
nucleo-H753ZI_TemplateAutoware_Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022e14  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b64  080230b8  080230b8  000240b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08025c1c  08025c1c  00026c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000044  08025c24  08025c24  00026c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08025c68  08025c68  00026c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000130c  24000000  08025c6c  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000683e0  24001310  08026f78  00028310  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  240696f0  08026f78  000286f0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0002830c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002fa0e  00000000  00000000  0002833a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005d7c  00000000  00000000  00057d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001fe0  00000000  00000000  0005dac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001884  00000000  00000000  0005faa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000445d8  00000000  00000000  0006132c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000376c1  00000000  00000000  000a5904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00192877  00000000  00000000  000dcfc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000076  00000000  00000000  0026f83c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009354  00000000  00000000  0026f8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007f  00000000  00000000  00278c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24001310 	.word	0x24001310
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0802309c 	.word	0x0802309c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24001314 	.word	0x24001314
 80002dc:	0802309c 	.word	0x0802309c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_ldivmod>:
 80003b0:	b97b      	cbnz	r3, 80003d2 <__aeabi_ldivmod+0x22>
 80003b2:	b972      	cbnz	r2, 80003d2 <__aeabi_ldivmod+0x22>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bfbe      	ittt	lt
 80003b8:	2000      	movlt	r0, #0
 80003ba:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80003be:	e006      	blt.n	80003ce <__aeabi_ldivmod+0x1e>
 80003c0:	bf08      	it	eq
 80003c2:	2800      	cmpeq	r0, #0
 80003c4:	bf1c      	itt	ne
 80003c6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80003ca:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003ce:	f000 b9b5 	b.w	800073c <__aeabi_idiv0>
 80003d2:	f1ad 0c08 	sub.w	ip, sp, #8
 80003d6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003da:	2900      	cmp	r1, #0
 80003dc:	db09      	blt.n	80003f2 <__aeabi_ldivmod+0x42>
 80003de:	2b00      	cmp	r3, #0
 80003e0:	db1a      	blt.n	8000418 <__aeabi_ldivmod+0x68>
 80003e2:	f000 f84d 	bl	8000480 <__udivmoddi4>
 80003e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ee:	b004      	add	sp, #16
 80003f0:	4770      	bx	lr
 80003f2:	4240      	negs	r0, r0
 80003f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db1b      	blt.n	8000434 <__aeabi_ldivmod+0x84>
 80003fc:	f000 f840 	bl	8000480 <__udivmoddi4>
 8000400:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000404:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000408:	b004      	add	sp, #16
 800040a:	4240      	negs	r0, r0
 800040c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000410:	4252      	negs	r2, r2
 8000412:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000416:	4770      	bx	lr
 8000418:	4252      	negs	r2, r2
 800041a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800041e:	f000 f82f 	bl	8000480 <__udivmoddi4>
 8000422:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000426:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800042a:	b004      	add	sp, #16
 800042c:	4240      	negs	r0, r0
 800042e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000432:	4770      	bx	lr
 8000434:	4252      	negs	r2, r2
 8000436:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800043a:	f000 f821 	bl	8000480 <__udivmoddi4>
 800043e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000442:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000446:	b004      	add	sp, #16
 8000448:	4252      	negs	r2, r2
 800044a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800044e:	4770      	bx	lr

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000460:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000464:	f000 b96a 	b.w	800073c <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9d08      	ldr	r5, [sp, #32]
 8000486:	460c      	mov	r4, r1
 8000488:	2b00      	cmp	r3, #0
 800048a:	d14e      	bne.n	800052a <__udivmoddi4+0xaa>
 800048c:	4694      	mov	ip, r2
 800048e:	458c      	cmp	ip, r1
 8000490:	4686      	mov	lr, r0
 8000492:	fab2 f282 	clz	r2, r2
 8000496:	d962      	bls.n	800055e <__udivmoddi4+0xde>
 8000498:	b14a      	cbz	r2, 80004ae <__udivmoddi4+0x2e>
 800049a:	f1c2 0320 	rsb	r3, r2, #32
 800049e:	4091      	lsls	r1, r2
 80004a0:	fa20 f303 	lsr.w	r3, r0, r3
 80004a4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a8:	4319      	orrs	r1, r3
 80004aa:	fa00 fe02 	lsl.w	lr, r0, r2
 80004ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b2:	fa1f f68c 	uxth.w	r6, ip
 80004b6:	fbb1 f4f7 	udiv	r4, r1, r7
 80004ba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004be:	fb07 1114 	mls	r1, r7, r4, r1
 80004c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c6:	fb04 f106 	mul.w	r1, r4, r6
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d90a      	bls.n	80004e4 <__udivmoddi4+0x64>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80004d6:	f080 8112 	bcs.w	80006fe <__udivmoddi4+0x27e>
 80004da:	4299      	cmp	r1, r3
 80004dc:	f240 810f 	bls.w	80006fe <__udivmoddi4+0x27e>
 80004e0:	3c02      	subs	r4, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	fa1f f38e 	uxth.w	r3, lr
 80004ea:	fbb1 f0f7 	udiv	r0, r1, r7
 80004ee:	fb07 1110 	mls	r1, r7, r0, r1
 80004f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f6:	fb00 f606 	mul.w	r6, r0, r6
 80004fa:	429e      	cmp	r6, r3
 80004fc:	d90a      	bls.n	8000514 <__udivmoddi4+0x94>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000506:	f080 80fc 	bcs.w	8000702 <__udivmoddi4+0x282>
 800050a:	429e      	cmp	r6, r3
 800050c:	f240 80f9 	bls.w	8000702 <__udivmoddi4+0x282>
 8000510:	4463      	add	r3, ip
 8000512:	3802      	subs	r0, #2
 8000514:	1b9b      	subs	r3, r3, r6
 8000516:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800051a:	2100      	movs	r1, #0
 800051c:	b11d      	cbz	r5, 8000526 <__udivmoddi4+0xa6>
 800051e:	40d3      	lsrs	r3, r2
 8000520:	2200      	movs	r2, #0
 8000522:	e9c5 3200 	strd	r3, r2, [r5]
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	428b      	cmp	r3, r1
 800052c:	d905      	bls.n	800053a <__udivmoddi4+0xba>
 800052e:	b10d      	cbz	r5, 8000534 <__udivmoddi4+0xb4>
 8000530:	e9c5 0100 	strd	r0, r1, [r5]
 8000534:	2100      	movs	r1, #0
 8000536:	4608      	mov	r0, r1
 8000538:	e7f5      	b.n	8000526 <__udivmoddi4+0xa6>
 800053a:	fab3 f183 	clz	r1, r3
 800053e:	2900      	cmp	r1, #0
 8000540:	d146      	bne.n	80005d0 <__udivmoddi4+0x150>
 8000542:	42a3      	cmp	r3, r4
 8000544:	d302      	bcc.n	800054c <__udivmoddi4+0xcc>
 8000546:	4290      	cmp	r0, r2
 8000548:	f0c0 80f0 	bcc.w	800072c <__udivmoddi4+0x2ac>
 800054c:	1a86      	subs	r6, r0, r2
 800054e:	eb64 0303 	sbc.w	r3, r4, r3
 8000552:	2001      	movs	r0, #1
 8000554:	2d00      	cmp	r5, #0
 8000556:	d0e6      	beq.n	8000526 <__udivmoddi4+0xa6>
 8000558:	e9c5 6300 	strd	r6, r3, [r5]
 800055c:	e7e3      	b.n	8000526 <__udivmoddi4+0xa6>
 800055e:	2a00      	cmp	r2, #0
 8000560:	f040 8090 	bne.w	8000684 <__udivmoddi4+0x204>
 8000564:	eba1 040c 	sub.w	r4, r1, ip
 8000568:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800056c:	fa1f f78c 	uxth.w	r7, ip
 8000570:	2101      	movs	r1, #1
 8000572:	fbb4 f6f8 	udiv	r6, r4, r8
 8000576:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800057a:	fb08 4416 	mls	r4, r8, r6, r4
 800057e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000582:	fb07 f006 	mul.w	r0, r7, r6
 8000586:	4298      	cmp	r0, r3
 8000588:	d908      	bls.n	800059c <__udivmoddi4+0x11c>
 800058a:	eb1c 0303 	adds.w	r3, ip, r3
 800058e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000592:	d202      	bcs.n	800059a <__udivmoddi4+0x11a>
 8000594:	4298      	cmp	r0, r3
 8000596:	f200 80cd 	bhi.w	8000734 <__udivmoddi4+0x2b4>
 800059a:	4626      	mov	r6, r4
 800059c:	1a1c      	subs	r4, r3, r0
 800059e:	fa1f f38e 	uxth.w	r3, lr
 80005a2:	fbb4 f0f8 	udiv	r0, r4, r8
 80005a6:	fb08 4410 	mls	r4, r8, r0, r4
 80005aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80005ae:	fb00 f707 	mul.w	r7, r0, r7
 80005b2:	429f      	cmp	r7, r3
 80005b4:	d908      	bls.n	80005c8 <__udivmoddi4+0x148>
 80005b6:	eb1c 0303 	adds.w	r3, ip, r3
 80005ba:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80005be:	d202      	bcs.n	80005c6 <__udivmoddi4+0x146>
 80005c0:	429f      	cmp	r7, r3
 80005c2:	f200 80b0 	bhi.w	8000726 <__udivmoddi4+0x2a6>
 80005c6:	4620      	mov	r0, r4
 80005c8:	1bdb      	subs	r3, r3, r7
 80005ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005ce:	e7a5      	b.n	800051c <__udivmoddi4+0x9c>
 80005d0:	f1c1 0620 	rsb	r6, r1, #32
 80005d4:	408b      	lsls	r3, r1
 80005d6:	fa22 f706 	lsr.w	r7, r2, r6
 80005da:	431f      	orrs	r7, r3
 80005dc:	fa20 fc06 	lsr.w	ip, r0, r6
 80005e0:	fa04 f301 	lsl.w	r3, r4, r1
 80005e4:	ea43 030c 	orr.w	r3, r3, ip
 80005e8:	40f4      	lsrs	r4, r6
 80005ea:	fa00 f801 	lsl.w	r8, r0, r1
 80005ee:	0c38      	lsrs	r0, r7, #16
 80005f0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80005f4:	fbb4 fef0 	udiv	lr, r4, r0
 80005f8:	fa1f fc87 	uxth.w	ip, r7
 80005fc:	fb00 441e 	mls	r4, r0, lr, r4
 8000600:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000604:	fb0e f90c 	mul.w	r9, lr, ip
 8000608:	45a1      	cmp	r9, r4
 800060a:	fa02 f201 	lsl.w	r2, r2, r1
 800060e:	d90a      	bls.n	8000626 <__udivmoddi4+0x1a6>
 8000610:	193c      	adds	r4, r7, r4
 8000612:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000616:	f080 8084 	bcs.w	8000722 <__udivmoddi4+0x2a2>
 800061a:	45a1      	cmp	r9, r4
 800061c:	f240 8081 	bls.w	8000722 <__udivmoddi4+0x2a2>
 8000620:	f1ae 0e02 	sub.w	lr, lr, #2
 8000624:	443c      	add	r4, r7
 8000626:	eba4 0409 	sub.w	r4, r4, r9
 800062a:	fa1f f983 	uxth.w	r9, r3
 800062e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000632:	fb00 4413 	mls	r4, r0, r3, r4
 8000636:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800063a:	fb03 fc0c 	mul.w	ip, r3, ip
 800063e:	45a4      	cmp	ip, r4
 8000640:	d907      	bls.n	8000652 <__udivmoddi4+0x1d2>
 8000642:	193c      	adds	r4, r7, r4
 8000644:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000648:	d267      	bcs.n	800071a <__udivmoddi4+0x29a>
 800064a:	45a4      	cmp	ip, r4
 800064c:	d965      	bls.n	800071a <__udivmoddi4+0x29a>
 800064e:	3b02      	subs	r3, #2
 8000650:	443c      	add	r4, r7
 8000652:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000656:	fba0 9302 	umull	r9, r3, r0, r2
 800065a:	eba4 040c 	sub.w	r4, r4, ip
 800065e:	429c      	cmp	r4, r3
 8000660:	46ce      	mov	lr, r9
 8000662:	469c      	mov	ip, r3
 8000664:	d351      	bcc.n	800070a <__udivmoddi4+0x28a>
 8000666:	d04e      	beq.n	8000706 <__udivmoddi4+0x286>
 8000668:	b155      	cbz	r5, 8000680 <__udivmoddi4+0x200>
 800066a:	ebb8 030e 	subs.w	r3, r8, lr
 800066e:	eb64 040c 	sbc.w	r4, r4, ip
 8000672:	fa04 f606 	lsl.w	r6, r4, r6
 8000676:	40cb      	lsrs	r3, r1
 8000678:	431e      	orrs	r6, r3
 800067a:	40cc      	lsrs	r4, r1
 800067c:	e9c5 6400 	strd	r6, r4, [r5]
 8000680:	2100      	movs	r1, #0
 8000682:	e750      	b.n	8000526 <__udivmoddi4+0xa6>
 8000684:	f1c2 0320 	rsb	r3, r2, #32
 8000688:	fa20 f103 	lsr.w	r1, r0, r3
 800068c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000690:	fa24 f303 	lsr.w	r3, r4, r3
 8000694:	4094      	lsls	r4, r2
 8000696:	430c      	orrs	r4, r1
 8000698:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800069c:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a0:	fa1f f78c 	uxth.w	r7, ip
 80006a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80006a8:	fb08 3110 	mls	r1, r8, r0, r3
 80006ac:	0c23      	lsrs	r3, r4, #16
 80006ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006b2:	fb00 f107 	mul.w	r1, r0, r7
 80006b6:	4299      	cmp	r1, r3
 80006b8:	d908      	bls.n	80006cc <__udivmoddi4+0x24c>
 80006ba:	eb1c 0303 	adds.w	r3, ip, r3
 80006be:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80006c2:	d22c      	bcs.n	800071e <__udivmoddi4+0x29e>
 80006c4:	4299      	cmp	r1, r3
 80006c6:	d92a      	bls.n	800071e <__udivmoddi4+0x29e>
 80006c8:	3802      	subs	r0, #2
 80006ca:	4463      	add	r3, ip
 80006cc:	1a5b      	subs	r3, r3, r1
 80006ce:	b2a4      	uxth	r4, r4
 80006d0:	fbb3 f1f8 	udiv	r1, r3, r8
 80006d4:	fb08 3311 	mls	r3, r8, r1, r3
 80006d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006dc:	fb01 f307 	mul.w	r3, r1, r7
 80006e0:	42a3      	cmp	r3, r4
 80006e2:	d908      	bls.n	80006f6 <__udivmoddi4+0x276>
 80006e4:	eb1c 0404 	adds.w	r4, ip, r4
 80006e8:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80006ec:	d213      	bcs.n	8000716 <__udivmoddi4+0x296>
 80006ee:	42a3      	cmp	r3, r4
 80006f0:	d911      	bls.n	8000716 <__udivmoddi4+0x296>
 80006f2:	3902      	subs	r1, #2
 80006f4:	4464      	add	r4, ip
 80006f6:	1ae4      	subs	r4, r4, r3
 80006f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80006fc:	e739      	b.n	8000572 <__udivmoddi4+0xf2>
 80006fe:	4604      	mov	r4, r0
 8000700:	e6f0      	b.n	80004e4 <__udivmoddi4+0x64>
 8000702:	4608      	mov	r0, r1
 8000704:	e706      	b.n	8000514 <__udivmoddi4+0x94>
 8000706:	45c8      	cmp	r8, r9
 8000708:	d2ae      	bcs.n	8000668 <__udivmoddi4+0x1e8>
 800070a:	ebb9 0e02 	subs.w	lr, r9, r2
 800070e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000712:	3801      	subs	r0, #1
 8000714:	e7a8      	b.n	8000668 <__udivmoddi4+0x1e8>
 8000716:	4631      	mov	r1, r6
 8000718:	e7ed      	b.n	80006f6 <__udivmoddi4+0x276>
 800071a:	4603      	mov	r3, r0
 800071c:	e799      	b.n	8000652 <__udivmoddi4+0x1d2>
 800071e:	4630      	mov	r0, r6
 8000720:	e7d4      	b.n	80006cc <__udivmoddi4+0x24c>
 8000722:	46d6      	mov	lr, sl
 8000724:	e77f      	b.n	8000626 <__udivmoddi4+0x1a6>
 8000726:	4463      	add	r3, ip
 8000728:	3802      	subs	r0, #2
 800072a:	e74d      	b.n	80005c8 <__udivmoddi4+0x148>
 800072c:	4606      	mov	r6, r0
 800072e:	4623      	mov	r3, r4
 8000730:	4608      	mov	r0, r1
 8000732:	e70f      	b.n	8000554 <__udivmoddi4+0xd4>
 8000734:	3e02      	subs	r6, #2
 8000736:	4463      	add	r3, ip
 8000738:	e730      	b.n	800059c <__udivmoddi4+0x11c>
 800073a:	bf00      	nop

0800073c <__aeabi_idiv0>:
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop

08000740 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08a      	sub	sp, #40	@ 0x28
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000752:	463b      	mov	r3, r7
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
 8000760:	615a      	str	r2, [r3, #20]
 8000762:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000764:	4b37      	ldr	r3, [pc, #220]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000766:	4a38      	ldr	r2, [pc, #224]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000768:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 800076a:	4b36      	ldr	r3, [pc, #216]	@ (8000844 <MX_ADC1_Init+0x104>)
 800076c:	f44f 1230 	mov.w	r2, #2883584	@ 0x2c0000
 8000770:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000772:	4b34      	ldr	r3, [pc, #208]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000778:	4b32      	ldr	r3, [pc, #200]	@ (8000844 <MX_ADC1_Init+0x104>)
 800077a:	2201      	movs	r2, #1
 800077c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800077e:	4b31      	ldr	r3, [pc, #196]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000780:	2204      	movs	r2, #4
 8000782:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000784:	4b2f      	ldr	r3, [pc, #188]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000786:	2200      	movs	r2, #0
 8000788:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800078a:	4b2e      	ldr	r3, [pc, #184]	@ (8000844 <MX_ADC1_Init+0x104>)
 800078c:	2201      	movs	r2, #1
 800078e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000790:	4b2c      	ldr	r3, [pc, #176]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000792:	2202      	movs	r2, #2
 8000794:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000796:	4b2b      	ldr	r3, [pc, #172]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000798:	2200      	movs	r2, #0
 800079a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800079c:	4b29      	ldr	r3, [pc, #164]	@ (8000844 <MX_ADC1_Init+0x104>)
 800079e:	2200      	movs	r2, #0
 80007a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007a2:	4b28      	ldr	r3, [pc, #160]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80007a8:	4b26      	ldr	r3, [pc, #152]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007aa:	2203      	movs	r2, #3
 80007ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007ae:	4b25      	ldr	r3, [pc, #148]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80007b4:	4b23      	ldr	r3, [pc, #140]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007ba:	4b22      	ldr	r3, [pc, #136]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007bc:	2200      	movs	r2, #0
 80007be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c2:	4820      	ldr	r0, [pc, #128]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007c4:	f003 f83a 	bl	800383c <HAL_ADC_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007ce:	f001 f969 	bl	8001aa4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	4619      	mov	r1, r3
 80007dc:	4819      	ldr	r0, [pc, #100]	@ (8000844 <MX_ADC1_Init+0x104>)
 80007de:	f004 f85d 	bl	800489c <HAL_ADCEx_MultiModeConfigChannel>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007e8:	f001 f95c 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007ec:	4b17      	ldr	r3, [pc, #92]	@ (800084c <MX_ADC1_Init+0x10c>)
 80007ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007f0:	2306      	movs	r3, #6
 80007f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 80007f4:	2306      	movs	r3, #6
 80007f6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007f8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007fe:	2304      	movs	r3, #4
 8000800:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000806:	2300      	movs	r3, #0
 8000808:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080a:	463b      	mov	r3, r7
 800080c:	4619      	mov	r1, r3
 800080e:	480d      	ldr	r0, [pc, #52]	@ (8000844 <MX_ADC1_Init+0x104>)
 8000810:	f003 fa98 	bl	8003d44 <HAL_ADC_ConfigChannel>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800081a:	f001 f943 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <MX_ADC1_Init+0x110>)
 8000820:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000822:	230c      	movs	r3, #12
 8000824:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000826:	463b      	mov	r3, r7
 8000828:	4619      	mov	r1, r3
 800082a:	4806      	ldr	r0, [pc, #24]	@ (8000844 <MX_ADC1_Init+0x104>)
 800082c:	f003 fa8a 	bl	8003d44 <HAL_ADC_ConfigChannel>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000836:	f001 f935 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800083a:	bf00      	nop
 800083c:	3728      	adds	r7, #40	@ 0x28
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2400132c 	.word	0x2400132c
 8000848:	40022000 	.word	0x40022000
 800084c:	19200040 	.word	0x19200040
 8000850:	08600004 	.word	0x08600004

08000854 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b0ba      	sub	sp, #232	@ 0xe8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800086c:	f107 0310 	add.w	r3, r7, #16
 8000870:	22c0      	movs	r2, #192	@ 0xc0
 8000872:	2100      	movs	r1, #0
 8000874:	4618      	mov	r0, r3
 8000876:	f021 fcb3 	bl	80221e0 <memset>
  if(adcHandle->Instance==ADC1)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a45      	ldr	r2, [pc, #276]	@ (8000994 <HAL_ADC_MspInit+0x140>)
 8000880:	4293      	cmp	r3, r2
 8000882:	f040 8083 	bne.w	800098c <HAL_ADC_MspInit+0x138>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000886:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800088a:	f04f 0300 	mov.w	r3, #0
 800088e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000892:	2301      	movs	r3, #1
 8000894:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 37;
 8000896:	2325      	movs	r3, #37	@ 0x25
 8000898:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800089a:	2302      	movs	r3, #2
 800089c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800089e:	2302      	movs	r3, #2
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80008a2:	2302      	movs	r3, #2
 80008a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 80008a6:	2380      	movs	r3, #128	@ 0x80
 80008a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80008aa:	2320      	movs	r3, #32
 80008ac:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 4096;
 80008ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008b2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ba:	f107 0310 	add.w	r3, r7, #16
 80008be:	4618      	mov	r0, r3
 80008c0:	f008 fa38 	bl	8008d34 <HAL_RCCEx_PeriphCLKConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 80008ca:	f001 f8eb 	bl	8001aa4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80008ce:	4b32      	ldr	r3, [pc, #200]	@ (8000998 <HAL_ADC_MspInit+0x144>)
 80008d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008d4:	4a30      	ldr	r2, [pc, #192]	@ (8000998 <HAL_ADC_MspInit+0x144>)
 80008d6:	f043 0320 	orr.w	r3, r3, #32
 80008da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80008de:	4b2e      	ldr	r3, [pc, #184]	@ (8000998 <HAL_ADC_MspInit+0x144>)
 80008e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008e4:	f003 0320 	and.w	r3, r3, #32
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000998 <HAL_ADC_MspInit+0x144>)
 80008ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f2:	4a29      	ldr	r2, [pc, #164]	@ (8000998 <HAL_ADC_MspInit+0x144>)
 80008f4:	f043 0320 	orr.w	r3, r3, #32
 80008f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008fc:	4b26      	ldr	r3, [pc, #152]	@ (8000998 <HAL_ADC_MspInit+0x144>)
 80008fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000902:	f003 0320 	and.w	r3, r3, #32
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800090a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800090e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000912:	2303      	movs	r3, #3
 8000914:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800091e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000922:	4619      	mov	r1, r3
 8000924:	481d      	ldr	r0, [pc, #116]	@ (800099c <HAL_ADC_MspInit+0x148>)
 8000926:	f006 ffbf 	bl	80078a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800092a:	4b1d      	ldr	r3, [pc, #116]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 800092c:	4a1d      	ldr	r2, [pc, #116]	@ (80009a4 <HAL_ADC_MspInit+0x150>)
 800092e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000930:	4b1b      	ldr	r3, [pc, #108]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000932:	2209      	movs	r2, #9
 8000934:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000936:	4b1a      	ldr	r3, [pc, #104]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800093c:	4b18      	ldr	r3, [pc, #96]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000942:	4b17      	ldr	r3, [pc, #92]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000944:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000948:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800094a:	4b15      	ldr	r3, [pc, #84]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 800094c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000950:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000952:	4b13      	ldr	r3, [pc, #76]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000954:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000958:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 800095c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000960:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000962:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000964:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000968:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 800096c:	2200      	movs	r2, #0
 800096e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000970:	480b      	ldr	r0, [pc, #44]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000972:	f004 f951 	bl	8004c18 <HAL_DMA_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <HAL_ADC_MspInit+0x12c>
    {
      Error_Handler();
 800097c:	f001 f892 	bl	8001aa4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a07      	ldr	r2, [pc, #28]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000984:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000986:	4a06      	ldr	r2, [pc, #24]	@ (80009a0 <HAL_ADC_MspInit+0x14c>)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800098c:	bf00      	nop
 800098e:	37e8      	adds	r7, #232	@ 0xe8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40022000 	.word	0x40022000
 8000998:	58024400 	.word	0x58024400
 800099c:	58021400 	.word	0x58021400
 80009a0:	24001390 	.word	0x24001390
 80009a4:	40020410 	.word	0x40020410

080009a8 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08a      	sub	sp, #40	@ 0x28
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80009b4:	f00e fffa 	bl	800f9ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80009b8:	4b5a      	ldr	r3, [pc, #360]	@ (8000b24 <pvPortMallocMicroROS+0x17c>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d101      	bne.n	80009c4 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80009c0:	f000 f986 	bl	8000cd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80009c4:	4b58      	ldr	r3, [pc, #352]	@ (8000b28 <pvPortMallocMicroROS+0x180>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4013      	ands	r3, r2
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	f040 8090 	bne.w	8000af2 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d01e      	beq.n	8000a16 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80009d8:	2208      	movs	r2, #8
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4413      	add	r3, r2
 80009de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d015      	beq.n	8000a16 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	f023 0307 	bic.w	r3, r3, #7
 80009f0:	3308      	adds	r3, #8
 80009f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d00b      	beq.n	8000a16 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80009fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a02:	f383 8811 	msr	BASEPRI, r3
 8000a06:	f3bf 8f6f 	isb	sy
 8000a0a:	f3bf 8f4f 	dsb	sy
 8000a0e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000a10:	bf00      	nop
 8000a12:	bf00      	nop
 8000a14:	e7fd      	b.n	8000a12 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d06a      	beq.n	8000af2 <pvPortMallocMicroROS+0x14a>
 8000a1c:	4b43      	ldr	r3, [pc, #268]	@ (8000b2c <pvPortMallocMicroROS+0x184>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d865      	bhi.n	8000af2 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8000a26:	4b42      	ldr	r3, [pc, #264]	@ (8000b30 <pvPortMallocMicroROS+0x188>)
 8000a28:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8000a2a:	4b41      	ldr	r3, [pc, #260]	@ (8000b30 <pvPortMallocMicroROS+0x188>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000a30:	e004      	b.n	8000a3c <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 8000a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a34:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8000a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d903      	bls.n	8000a4e <pvPortMallocMicroROS+0xa6>
 8000a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d1f1      	bne.n	8000a32 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000a4e:	4b35      	ldr	r3, [pc, #212]	@ (8000b24 <pvPortMallocMicroROS+0x17c>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d04c      	beq.n	8000af2 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000a58:	6a3b      	ldr	r3, [r7, #32]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2208      	movs	r2, #8
 8000a5e:	4413      	add	r3, r2
 8000a60:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	6a3b      	ldr	r3, [r7, #32]
 8000a68:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a6c:	685a      	ldr	r2, [r3, #4]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	1ad2      	subs	r2, r2, r3
 8000a72:	2308      	movs	r3, #8
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d920      	bls.n	8000abc <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000a7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4413      	add	r3, r2
 8000a80:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	f003 0307 	and.w	r3, r3, #7
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d00b      	beq.n	8000aa4 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8000a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a90:	f383 8811 	msr	BASEPRI, r3
 8000a94:	f3bf 8f6f 	isb	sy
 8000a98:	f3bf 8f4f 	dsb	sy
 8000a9c:	613b      	str	r3, [r7, #16]
}
 8000a9e:	bf00      	nop
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa6:	685a      	ldr	r2, [r3, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	1ad2      	subs	r2, r2, r3
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000ab6:	69b8      	ldr	r0, [r7, #24]
 8000ab8:	f000 f96e 	bl	8000d98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000abc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b2c <pvPortMallocMicroROS+0x184>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	4a19      	ldr	r2, [pc, #100]	@ (8000b2c <pvPortMallocMicroROS+0x184>)
 8000ac8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000aca:	4b18      	ldr	r3, [pc, #96]	@ (8000b2c <pvPortMallocMicroROS+0x184>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <pvPortMallocMicroROS+0x18c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d203      	bcs.n	8000ade <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000ad6:	4b15      	ldr	r3, [pc, #84]	@ (8000b2c <pvPortMallocMicroROS+0x184>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a16      	ldr	r2, [pc, #88]	@ (8000b34 <pvPortMallocMicroROS+0x18c>)
 8000adc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae0:	685a      	ldr	r2, [r3, #4]
 8000ae2:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <pvPortMallocMicroROS+0x180>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	431a      	orrs	r2, r3
 8000ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000af2:	f00e ff69 	bl	800f9c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	f003 0307 	and.w	r3, r3, #7
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d00b      	beq.n	8000b18 <pvPortMallocMicroROS+0x170>
	__asm volatile
 8000b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b04:	f383 8811 	msr	BASEPRI, r3
 8000b08:	f3bf 8f6f 	isb	sy
 8000b0c:	f3bf 8f4f 	dsb	sy
 8000b10:	60fb      	str	r3, [r7, #12]
}
 8000b12:	bf00      	nop
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8000b18:	69fb      	ldr	r3, [r7, #28]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3728      	adds	r7, #40	@ 0x28
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	24032150 	.word	0x24032150
 8000b28:	2403215c 	.word	0x2403215c
 8000b2c:	24032154 	.word	0x24032154
 8000b30:	24032148 	.word	0x24032148
 8000b34:	24032158 	.word	0x24032158

08000b38 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d04a      	beq.n	8000be0 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8000b4a:	2308      	movs	r3, #8
 8000b4c:	425b      	negs	r3, r3
 8000b4e:	697a      	ldr	r2, [r7, #20]
 8000b50:	4413      	add	r3, r2
 8000b52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	685a      	ldr	r2, [r3, #4]
 8000b5c:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <vPortFreeMicroROS+0xb0>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4013      	ands	r3, r2
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d10b      	bne.n	8000b7e <vPortFreeMicroROS+0x46>
	__asm volatile
 8000b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b6a:	f383 8811 	msr	BASEPRI, r3
 8000b6e:	f3bf 8f6f 	isb	sy
 8000b72:	f3bf 8f4f 	dsb	sy
 8000b76:	60fb      	str	r3, [r7, #12]
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	e7fd      	b.n	8000b7a <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d00b      	beq.n	8000b9e <vPortFreeMicroROS+0x66>
	__asm volatile
 8000b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b8a:	f383 8811 	msr	BASEPRI, r3
 8000b8e:	f3bf 8f6f 	isb	sy
 8000b92:	f3bf 8f4f 	dsb	sy
 8000b96:	60bb      	str	r3, [r7, #8]
}
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	e7fd      	b.n	8000b9a <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	685a      	ldr	r2, [r3, #4]
 8000ba2:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <vPortFreeMicroROS+0xb0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d019      	beq.n	8000be0 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d115      	bne.n	8000be0 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	685a      	ldr	r2, [r3, #4]
 8000bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <vPortFreeMicroROS+0xb0>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	401a      	ands	r2, r3
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8000bc4:	f00e fef2 	bl	800f9ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	685a      	ldr	r2, [r3, #4]
 8000bcc:	4b07      	ldr	r3, [pc, #28]	@ (8000bec <vPortFreeMicroROS+0xb4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	4a06      	ldr	r2, [pc, #24]	@ (8000bec <vPortFreeMicroROS+0xb4>)
 8000bd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000bd6:	6938      	ldr	r0, [r7, #16]
 8000bd8:	f000 f8de 	bl	8000d98 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8000bdc:	f00e fef4 	bl	800f9c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8000be0:	bf00      	nop
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	2403215c 	.word	0x2403215c
 8000bec:	24032154 	.word	0x24032154

08000bf0 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b087      	sub	sp, #28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8000bfc:	2308      	movs	r3, #8
 8000bfe:	425b      	negs	r3, r3
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	4413      	add	r3, r2
 8000c04:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	685a      	ldr	r2, [r3, #4]
 8000c0e:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <getBlockSize+0x38>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	4013      	ands	r3, r2
 8000c16:	60fb      	str	r3, [r7, #12]

	return count;
 8000c18:	68fb      	ldr	r3, [r7, #12]
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	371c      	adds	r7, #28
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	2403215c 	.word	0x2403215c

08000c2c <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000c36:	f00e feb9 	bl	800f9ac <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8000c3a:	6838      	ldr	r0, [r7, #0]
 8000c3c:	f7ff feb4 	bl	80009a8 <pvPortMallocMicroROS>
 8000c40:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d017      	beq.n	8000c78 <pvPortReallocMicroROS+0x4c>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d014      	beq.n	8000c78 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f7ff ffce 	bl	8000bf0 <getBlockSize>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2208      	movs	r2, #8
 8000c58:	1a9b      	subs	r3, r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8000c5c:	683a      	ldr	r2, [r7, #0]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d201      	bcs.n	8000c68 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8000c68:	68fa      	ldr	r2, [r7, #12]
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	68b8      	ldr	r0, [r7, #8]
 8000c6e:	f021 fbd6 	bl	802241e <memcpy>

		vPortFreeMicroROS(pv);
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f7ff ff60 	bl	8000b38 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8000c78:	f00e fea6 	bl	800f9c8 <xTaskResumeAll>

	return newmem;
 8000c7c:	68bb      	ldr	r3, [r7, #8]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3710      	adds	r7, #16
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
 8000c8e:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000c90:	f00e fe8c 	bl	800f9ac <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	fb02 f303 	mul.w	r3, r2, r3
 8000c9c:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8000c9e:	6978      	ldr	r0, [r7, #20]
 8000ca0:	f7ff fe82 	bl	80009a8 <pvPortMallocMicroROS>
 8000ca4:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	613b      	str	r3, [r7, #16]

  	while(count--)
 8000caa:	e004      	b.n	8000cb6 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	1c5a      	adds	r2, r3, #1
 8000cb0:	613a      	str	r2, [r7, #16]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	1e5a      	subs	r2, r3, #1
 8000cba:	617a      	str	r2, [r7, #20]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1f5      	bne.n	8000cac <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8000cc0:	f00e fe82 	bl	800f9c8 <xTaskResumeAll>
  	return mem;
 8000cc4:	68fb      	ldr	r3, [r7, #12]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000cd6:	4b29      	ldr	r3, [pc, #164]	@ (8000d7c <prvHeapInit+0xac>)
 8000cd8:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8000cda:	4b29      	ldr	r3, [pc, #164]	@ (8000d80 <prvHeapInit+0xb0>)
 8000cdc:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f003 0307 	and.w	r3, r3, #7
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00c      	beq.n	8000d02 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	3307      	adds	r3, #7
 8000cec:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f023 0307 	bic.w	r3, r3, #7
 8000cf4:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	4a20      	ldr	r2, [pc, #128]	@ (8000d80 <prvHeapInit+0xb0>)
 8000cfe:	4413      	add	r3, r2
 8000d00:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000d06:	4a1f      	ldr	r2, [pc, #124]	@ (8000d84 <prvHeapInit+0xb4>)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <prvHeapInit+0xb4>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	68ba      	ldr	r2, [r7, #8]
 8000d16:	4413      	add	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8000d1a:	2208      	movs	r2, #8
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	1a9b      	subs	r3, r3, r2
 8000d20:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f023 0307 	bic.w	r3, r3, #7
 8000d28:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	4a16      	ldr	r2, [pc, #88]	@ (8000d88 <prvHeapInit+0xb8>)
 8000d2e:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8000d30:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <prvHeapInit+0xb8>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2200      	movs	r2, #0
 8000d36:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000d38:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <prvHeapInit+0xb8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	1ad2      	subs	r2, r2, r3
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <prvHeapInit+0xb8>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	4a0c      	ldr	r2, [pc, #48]	@ (8000d8c <prvHeapInit+0xbc>)
 8000d5c:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	4a0b      	ldr	r2, [pc, #44]	@ (8000d90 <prvHeapInit+0xc0>)
 8000d64:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000d66:	4b0b      	ldr	r3, [pc, #44]	@ (8000d94 <prvHeapInit+0xc4>)
 8000d68:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000d6c:	601a      	str	r2, [r3, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	3714      	adds	r7, #20
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	00030d40 	.word	0x00030d40
 8000d80:	24001408 	.word	0x24001408
 8000d84:	24032148 	.word	0x24032148
 8000d88:	24032150 	.word	0x24032150
 8000d8c:	24032158 	.word	0x24032158
 8000d90:	24032154 	.word	0x24032154
 8000d94:	2403215c 	.word	0x2403215c

08000d98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000da0:	4b28      	ldr	r3, [pc, #160]	@ (8000e44 <prvInsertBlockIntoFreeList+0xac>)
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	e002      	b.n	8000dac <prvInsertBlockIntoFreeList+0x14>
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d8f7      	bhi.n	8000da6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d108      	bne.n	8000dda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	685a      	ldr	r2, [r3, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	441a      	add	r2, r3
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	441a      	add	r2, r3
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d118      	bne.n	8000e20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <prvInsertBlockIntoFreeList+0xb0>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d00d      	beq.n	8000e16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	685a      	ldr	r2, [r3, #4]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	441a      	add	r2, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	e008      	b.n	8000e28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <prvInsertBlockIntoFreeList+0xb0>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	e003      	b.n	8000e28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000e28:	68fa      	ldr	r2, [r7, #12]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d002      	beq.n	8000e36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	687a      	ldr	r2, [r7, #4]
 8000e34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000e36:	bf00      	nop
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	24032148 	.word	0x24032148
 8000e48:	24032150 	.word	0x24032150

08000e4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e52:	4b21      	ldr	r3, [pc, #132]	@ (8000ed8 <MX_DMA_Init+0x8c>)
 8000e54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e58:	4a1f      	ldr	r2, [pc, #124]	@ (8000ed8 <MX_DMA_Init+0x8c>)
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e62:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed8 <MX_DMA_Init+0x8c>)
 8000e64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e70:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <MX_DMA_Init+0x8c>)
 8000e72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e76:	4a18      	ldr	r2, [pc, #96]	@ (8000ed8 <MX_DMA_Init+0x8c>)
 8000e78:	f043 0302 	orr.w	r3, r3, #2
 8000e7c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e80:	4b15      	ldr	r3, [pc, #84]	@ (8000ed8 <MX_DMA_Init+0x8c>)
 8000e82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e86:	f003 0302 	and.w	r3, r3, #2
 8000e8a:	603b      	str	r3, [r7, #0]
 8000e8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2105      	movs	r1, #5
 8000e92:	200b      	movs	r0, #11
 8000e94:	f003 fe98 	bl	8004bc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e98:	200b      	movs	r0, #11
 8000e9a:	f003 feaf 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2105      	movs	r1, #5
 8000ea2:	200c      	movs	r0, #12
 8000ea4:	f003 fe90 	bl	8004bc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ea8:	200c      	movs	r0, #12
 8000eaa:	f003 fea7 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2105      	movs	r1, #5
 8000eb2:	2039      	movs	r0, #57	@ 0x39
 8000eb4:	f003 fe88 	bl	8004bc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000eb8:	2039      	movs	r0, #57	@ 0x39
 8000eba:	f003 fe9f 	bl	8004bfc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2105      	movs	r1, #5
 8000ec2:	203a      	movs	r0, #58	@ 0x3a
 8000ec4:	f003 fe80 	bl	8004bc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000ec8:	203a      	movs	r0, #58	@ 0x3a
 8000eca:	f003 fe97 	bl	8004bfc <HAL_NVIC_EnableIRQ>

}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	58024400 	.word	0x58024400

08000edc <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000eea:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8000eec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ef0:	4904      	ldr	r1, [pc, #16]	@ (8000f04 <cubemx_transport_open+0x28>)
 8000ef2:	68f8      	ldr	r0, [r7, #12]
 8000ef4:	f00a ffba 	bl	800be6c <HAL_UART_Receive_DMA>
    return true;
 8000ef8:	2301      	movs	r3, #1
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3710      	adds	r7, #16
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	24032160 	.word	0x24032160

08000f08 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000f16:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f00a fff3 	bl	800bf04 <HAL_UART_DMAStop>
    return true;
 8000f1e:	2301      	movs	r3, #1
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
 8000f34:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000f3c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f44:	2b20      	cmp	r3, #32
 8000f46:	d11b      	bne.n	8000f80 <cubemx_transport_write+0x58>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	68b9      	ldr	r1, [r7, #8]
 8000f50:	6978      	ldr	r0, [r7, #20]
 8000f52:	f00a ff0b 	bl	800bd6c <HAL_UART_Transmit_DMA>
 8000f56:	4603      	mov	r3, r0
 8000f58:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000f5a:	e002      	b.n	8000f62 <cubemx_transport_write+0x3a>
            osDelay(1);
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	f00d f999 	bl	800e294 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000f62:	7cfb      	ldrb	r3, [r7, #19]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d104      	bne.n	8000f72 <cubemx_transport_write+0x4a>
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6e:	2b20      	cmp	r3, #32
 8000f70:	d1f4      	bne.n	8000f5c <cubemx_transport_write+0x34>
        }

        return (ret == HAL_OK) ? len : 0;
 8000f72:	7cfb      	ldrb	r3, [r7, #19]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <cubemx_transport_write+0x54>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	e002      	b.n	8000f82 <cubemx_transport_write+0x5a>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	e000      	b.n	8000f82 <cubemx_transport_write+0x5a>
    }else{
        return 0;
 8000f80:	2300      	movs	r3, #0
    }
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000fa0:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa6:	b672      	cpsid	i
}
 8000fa8:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a5a      	ldr	r2, [pc, #360]	@ (800111c <cubemx_transport_read+0x190>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d068      	beq.n	800108a <cubemx_transport_read+0xfe>
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a57      	ldr	r2, [pc, #348]	@ (8001120 <cubemx_transport_read+0x194>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d061      	beq.n	800108a <cubemx_transport_read+0xfe>
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a55      	ldr	r2, [pc, #340]	@ (8001124 <cubemx_transport_read+0x198>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d05a      	beq.n	800108a <cubemx_transport_read+0xfe>
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a52      	ldr	r2, [pc, #328]	@ (8001128 <cubemx_transport_read+0x19c>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d053      	beq.n	800108a <cubemx_transport_read+0xfe>
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a50      	ldr	r2, [pc, #320]	@ (800112c <cubemx_transport_read+0x1a0>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d04c      	beq.n	800108a <cubemx_transport_read+0xfe>
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a4d      	ldr	r2, [pc, #308]	@ (8001130 <cubemx_transport_read+0x1a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d045      	beq.n	800108a <cubemx_transport_read+0xfe>
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a4b      	ldr	r2, [pc, #300]	@ (8001134 <cubemx_transport_read+0x1a8>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d03e      	beq.n	800108a <cubemx_transport_read+0xfe>
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a48      	ldr	r2, [pc, #288]	@ (8001138 <cubemx_transport_read+0x1ac>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d037      	beq.n	800108a <cubemx_transport_read+0xfe>
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a46      	ldr	r2, [pc, #280]	@ (800113c <cubemx_transport_read+0x1b0>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d030      	beq.n	800108a <cubemx_transport_read+0xfe>
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a43      	ldr	r2, [pc, #268]	@ (8001140 <cubemx_transport_read+0x1b4>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d029      	beq.n	800108a <cubemx_transport_read+0xfe>
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a41      	ldr	r2, [pc, #260]	@ (8001144 <cubemx_transport_read+0x1b8>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d022      	beq.n	800108a <cubemx_transport_read+0xfe>
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a3e      	ldr	r2, [pc, #248]	@ (8001148 <cubemx_transport_read+0x1bc>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d01b      	beq.n	800108a <cubemx_transport_read+0xfe>
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a3c      	ldr	r2, [pc, #240]	@ (800114c <cubemx_transport_read+0x1c0>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d014      	beq.n	800108a <cubemx_transport_read+0xfe>
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a39      	ldr	r2, [pc, #228]	@ (8001150 <cubemx_transport_read+0x1c4>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d00d      	beq.n	800108a <cubemx_transport_read+0xfe>
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a37      	ldr	r2, [pc, #220]	@ (8001154 <cubemx_transport_read+0x1c8>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d006      	beq.n	800108a <cubemx_transport_read+0xfe>
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a34      	ldr	r2, [pc, #208]	@ (8001158 <cubemx_transport_read+0x1cc>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d107      	bne.n	800109a <cubemx_transport_read+0x10e>
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8001098:	e006      	b.n	80010a8 <cubemx_transport_read+0x11c>
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80010a8:	4a2c      	ldr	r2, [pc, #176]	@ (800115c <cubemx_transport_read+0x1d0>)
 80010aa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80010ac:	b662      	cpsie	i
}
 80010ae:	bf00      	nop
        __enable_irq();
        ms_used++;
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	3301      	adds	r3, #1
 80010b4:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f00d f8ec 	bl	800e294 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80010bc:	4b28      	ldr	r3, [pc, #160]	@ (8001160 <cubemx_transport_read+0x1d4>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4b26      	ldr	r3, [pc, #152]	@ (800115c <cubemx_transport_read+0x1d0>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d104      	bne.n	80010d2 <cubemx_transport_read+0x146>
 80010c8:	69fa      	ldr	r2, [r7, #28]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	f6ff af6a 	blt.w	8000fa6 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80010d6:	e011      	b.n	80010fc <cubemx_transport_read+0x170>
        buf[wrote] = dma_buffer[dma_head];
 80010d8:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <cubemx_transport_read+0x1d4>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	440b      	add	r3, r1
 80010e2:	4920      	ldr	r1, [pc, #128]	@ (8001164 <cubemx_transport_read+0x1d8>)
 80010e4:	5c8a      	ldrb	r2, [r1, r2]
 80010e6:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80010e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001160 <cubemx_transport_read+0x1d4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001160 <cubemx_transport_read+0x1d4>)
 80010f4:	6013      	str	r3, [r2, #0]
        wrote++;
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	3301      	adds	r3, #1
 80010fa:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <cubemx_transport_read+0x1d4>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <cubemx_transport_read+0x1d0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	429a      	cmp	r2, r3
 8001106:	d003      	beq.n	8001110 <cubemx_transport_read+0x184>
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	429a      	cmp	r2, r3
 800110e:	d3e3      	bcc.n	80010d8 <cubemx_transport_read+0x14c>
    }
    
    return wrote;
 8001110:	69bb      	ldr	r3, [r7, #24]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3720      	adds	r7, #32
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40020010 	.word	0x40020010
 8001120:	40020028 	.word	0x40020028
 8001124:	40020040 	.word	0x40020040
 8001128:	40020058 	.word	0x40020058
 800112c:	40020070 	.word	0x40020070
 8001130:	40020088 	.word	0x40020088
 8001134:	400200a0 	.word	0x400200a0
 8001138:	400200b8 	.word	0x400200b8
 800113c:	40020410 	.word	0x40020410
 8001140:	40020428 	.word	0x40020428
 8001144:	40020440 	.word	0x40020440
 8001148:	40020458 	.word	0x40020458
 800114c:	40020470 	.word	0x40020470
 8001150:	40020488 	.word	0x40020488
 8001154:	400204a0 	.word	0x400204a0
 8001158:	400204b8 	.word	0x400204b8
 800115c:	24032964 	.word	0x24032964
 8001160:	24032960 	.word	0x24032960
 8001164:	24032160 	.word	0x24032160

08001168 <timer_watchdog_agent_callback>:
extern osThreadId_t TaskMicroAutowaHandle;

// Timer callbacks

void timer_watchdog_agent_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	e9c7 2300 	strd	r2, r3, [r7]
	
  if(RMW_RET_OK != rmw_uros_ping_agent(20, 1)) 
 8001174:	2101      	movs	r1, #1
 8001176:	2014      	movs	r0, #20
 8001178:	f014 f9d4 	bl	8015524 <rmw_uros_ping_agent>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d00b      	beq.n	800119a <timer_watchdog_agent_callback+0x32>
  {
    osThreadFlagsSet(TaskControleHandle, TO_MANUAL_MODE_FLAG);
 8001182:	4b08      	ldr	r3, [pc, #32]	@ (80011a4 <timer_watchdog_agent_callback+0x3c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2110      	movs	r1, #16
 8001188:	4618      	mov	r0, r3
 800118a:	f00c ff93 	bl	800e0b4 <osThreadFlagsSet>
    osThreadFlagsSet(TaskMicroAutowaHandle, TO_MANUAL_MODE_FLAG);
 800118e:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <timer_watchdog_agent_callback+0x40>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2110      	movs	r1, #16
 8001194:	4618      	mov	r0, r3
 8001196:	f00c ff8d 	bl	800e0b4 <osThreadFlagsSet>
  } 

  // Try to reconnect

}
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	24032968 	.word	0x24032968
 80011a8:	2403296c 	.word	0x2403296c

080011ac <clock_callback>:
  * @brief  ROS topic subscriber callback to recieve current timestamp
  * @param  xMsgIn: pointer to the message recieved in the topic.
  * @retval None
  */
void clock_callback(const void * xMsgIn)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  const rosgraph_msgs__msg__Clock * clock_msg_ = (const rosgraph_msgs__msg__Clock * )xMsgIn;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	60fb      	str	r3, [r7, #12]
  ucSubscribersRecieved = ucSubscribersRecieved | (0b1 << 0);
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <clock_callback+0x28>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <clock_callback+0x28>)
 80011c4:	701a      	strb	r2, [r3, #0]
}
 80011c6:	bf00      	nop
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	240329ea 	.word	0x240329ea

080011d8 <control_cmd_callback>:
  * @brief  ROS topic subscriber callback to recieve the control commands and save in control_cmd_msg_
  * @param  xMsgIn: pointer to the message recieved in the topic.
  * @retval None
  */
void control_cmd_callback(const void * xMsgIn)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  const autoware_auto_control_msgs__msg__AckermannControlCommand * control_cmd_msg_ = (const autoware_auto_control_msgs__msg__AckermannControlCommand * )xMsgIn;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	60fb      	str	r3, [r7, #12]
  ucSubscribersRecieved = ucSubscribersRecieved | (0b1 << 1);
 80011e4:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <control_cmd_callback+0x28>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	f043 0302 	orr.w	r3, r3, #2
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <control_cmd_callback+0x28>)
 80011f0:	701a      	strb	r2, [r3, #0]
}
 80011f2:	bf00      	nop
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	240329ea 	.word	0x240329ea

08001204 <control_mode_cmd_callback>:
  * @param  xRequestMsg: pointer to the request made for the server.
  * @param  xResponseMsg: pointer to the response gave by the server.
  * @retval None
  */
void control_mode_cmd_callback(const void * xRequestMsg, autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response * xResponseMsg)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  const autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request * control_mode_request_msg_ = (const autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request * )xRequestMsg;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	60fb      	str	r3, [r7, #12]

  if(AUTOWARE == control_mode_request_msg_->mode)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	7a1b      	ldrb	r3, [r3, #8]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d10f      	bne.n	800123a <control_mode_cmd_callback+0x36>
  {
    xResponseMsg->success = true;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
    osThreadFlagsSet(TaskControleHandle, TO_AUTOWARE_MODE_FLAG);
 8001220:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <control_mode_cmd_callback+0x6c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2101      	movs	r1, #1
 8001226:	4618      	mov	r0, r3
 8001228:	f00c ff44 	bl	800e0b4 <osThreadFlagsSet>
    osThreadFlagsSet(TaskMicroAutowaHandle, TO_AUTOWARE_MODE_FLAG);
 800122c:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <control_mode_cmd_callback+0x70>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2101      	movs	r1, #1
 8001232:	4618      	mov	r0, r3
 8001234:	f00c ff3e 	bl	800e0b4 <osThreadFlagsSet>
  else
  {
    xResponseMsg->success = false;
  }

}
 8001238:	e016      	b.n	8001268 <control_mode_cmd_callback+0x64>
  else if(MANUAL == control_mode_request_msg_->mode)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	7a1b      	ldrb	r3, [r3, #8]
 800123e:	2b04      	cmp	r3, #4
 8001240:	d10f      	bne.n	8001262 <control_mode_cmd_callback+0x5e>
    xResponseMsg->success = true;
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	2201      	movs	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
    osThreadFlagsSet(TaskControleHandle, TO_MANUAL_MODE_FLAG);
 8001248:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <control_mode_cmd_callback+0x6c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2110      	movs	r1, #16
 800124e:	4618      	mov	r0, r3
 8001250:	f00c ff30 	bl	800e0b4 <osThreadFlagsSet>
    osThreadFlagsSet(TaskMicroAutowaHandle, TO_MANUAL_MODE_FLAG);
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <control_mode_cmd_callback+0x70>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2110      	movs	r1, #16
 800125a:	4618      	mov	r0, r3
 800125c:	f00c ff2a 	bl	800e0b4 <osThreadFlagsSet>
}
 8001260:	e002      	b.n	8001268 <control_mode_cmd_callback+0x64>
    xResponseMsg->success = false;
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
}
 8001268:	bf00      	nop
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	24032968 	.word	0x24032968
 8001274:	2403296c 	.word	0x2403296c

08001278 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexControlSignal */
  MutexControlSignalHandle = osMutexNew(&MutexControlSignal_attributes);
 800127c:	480e      	ldr	r0, [pc, #56]	@ (80012b8 <MX_FREERTOS_Init+0x40>)
 800127e:	f00d f824 	bl	800e2ca <osMutexNew>
 8001282:	4603      	mov	r3, r0
 8001284:	4a0d      	ldr	r2, [pc, #52]	@ (80012bc <MX_FREERTOS_Init+0x44>)
 8001286:	6013      	str	r3, [r2, #0]

  /* creation of MutexControlAction */
  MutexControlActionHandle = osMutexNew(&MutexControlAction_attributes);
 8001288:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MX_FREERTOS_Init+0x48>)
 800128a:	f00d f81e 	bl	800e2ca <osMutexNew>
 800128e:	4603      	mov	r3, r0
 8001290:	4a0c      	ldr	r2, [pc, #48]	@ (80012c4 <MX_FREERTOS_Init+0x4c>)
 8001292:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskControle */
  TaskControleHandle = osThreadNew(StartTaskControle, NULL, &TaskControle_attributes);
 8001294:	4a0c      	ldr	r2, [pc, #48]	@ (80012c8 <MX_FREERTOS_Init+0x50>)
 8001296:	2100      	movs	r1, #0
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <MX_FREERTOS_Init+0x54>)
 800129a:	f00c fe78 	bl	800df8e <osThreadNew>
 800129e:	4603      	mov	r3, r0
 80012a0:	4a0b      	ldr	r2, [pc, #44]	@ (80012d0 <MX_FREERTOS_Init+0x58>)
 80012a2:	6013      	str	r3, [r2, #0]

  /* creation of TaskMicroAutowa */
  TaskMicroAutowaHandle = osThreadNew(StartMicroAutoware, NULL, &TaskMicroAutowa_attributes);
 80012a4:	4a0b      	ldr	r2, [pc, #44]	@ (80012d4 <MX_FREERTOS_Init+0x5c>)
 80012a6:	2100      	movs	r1, #0
 80012a8:	480b      	ldr	r0, [pc, #44]	@ (80012d8 <MX_FREERTOS_Init+0x60>)
 80012aa:	f00c fe70 	bl	800df8e <osThreadNew>
 80012ae:	4603      	mov	r3, r0
 80012b0:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <MX_FREERTOS_Init+0x64>)
 80012b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	080233b8 	.word	0x080233b8
 80012bc:	24032970 	.word	0x24032970
 80012c0:	080233c8 	.word	0x080233c8
 80012c4:	24032974 	.word	0x24032974
 80012c8:	08023370 	.word	0x08023370
 80012cc:	08002825 	.word	0x08002825
 80012d0:	24032968 	.word	0x24032968
 80012d4:	08023394 	.word	0x08023394
 80012d8:	08001ab1 	.word	0x08001ab1
 80012dc:	2403296c 	.word	0x2403296c

080012e0 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08e      	sub	sp, #56	@ 0x38
 80012e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f6:	4b9e      	ldr	r3, [pc, #632]	@ (8001570 <MX_GPIO_Init+0x290>)
 80012f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fc:	4a9c      	ldr	r2, [pc, #624]	@ (8001570 <MX_GPIO_Init+0x290>)
 80012fe:	f043 0304 	orr.w	r3, r3, #4
 8001302:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001306:	4b9a      	ldr	r3, [pc, #616]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130c:	f003 0304 	and.w	r3, r3, #4
 8001310:	623b      	str	r3, [r7, #32]
 8001312:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001314:	4b96      	ldr	r3, [pc, #600]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001316:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131a:	4a95      	ldr	r2, [pc, #596]	@ (8001570 <MX_GPIO_Init+0x290>)
 800131c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001320:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001324:	4b92      	ldr	r3, [pc, #584]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800132e:	61fb      	str	r3, [r7, #28]
 8001330:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001332:	4b8f      	ldr	r3, [pc, #572]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001338:	4a8d      	ldr	r2, [pc, #564]	@ (8001570 <MX_GPIO_Init+0x290>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001342:	4b8b      	ldr	r3, [pc, #556]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	61bb      	str	r3, [r7, #24]
 800134e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001350:	4b87      	ldr	r3, [pc, #540]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001352:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001356:	4a86      	ldr	r2, [pc, #536]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001358:	f043 0302 	orr.w	r3, r3, #2
 800135c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001360:	4b83      	ldr	r3, [pc, #524]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001362:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800136e:	4b80      	ldr	r3, [pc, #512]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001374:	4a7e      	ldr	r2, [pc, #504]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001376:	f043 0320 	orr.w	r3, r3, #32
 800137a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800137e:	4b7c      	ldr	r3, [pc, #496]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001384:	f003 0320 	and.w	r3, r3, #32
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800138c:	4b78      	ldr	r3, [pc, #480]	@ (8001570 <MX_GPIO_Init+0x290>)
 800138e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001392:	4a77      	ldr	r2, [pc, #476]	@ (8001570 <MX_GPIO_Init+0x290>)
 8001394:	f043 0308 	orr.w	r3, r3, #8
 8001398:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800139c:	4b74      	ldr	r3, [pc, #464]	@ (8001570 <MX_GPIO_Init+0x290>)
 800139e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a2:	f003 0308 	and.w	r3, r3, #8
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013aa:	4b71      	ldr	r3, [pc, #452]	@ (8001570 <MX_GPIO_Init+0x290>)
 80013ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b0:	4a6f      	ldr	r2, [pc, #444]	@ (8001570 <MX_GPIO_Init+0x290>)
 80013b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ba:	4b6d      	ldr	r3, [pc, #436]	@ (8001570 <MX_GPIO_Init+0x290>)
 80013bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013c8:	4b69      	ldr	r3, [pc, #420]	@ (8001570 <MX_GPIO_Init+0x290>)
 80013ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ce:	4a68      	ldr	r2, [pc, #416]	@ (8001570 <MX_GPIO_Init+0x290>)
 80013d0:	f043 0310 	orr.w	r3, r3, #16
 80013d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013d8:	4b65      	ldr	r3, [pc, #404]	@ (8001570 <MX_GPIO_Init+0x290>)
 80013da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013de:	f003 0310 	and.w	r3, r3, #16
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f244 0101 	movw	r1, #16385	@ 0x4001
 80013ec:	4861      	ldr	r0, [pc, #388]	@ (8001574 <MX_GPIO_Init+0x294>)
 80013ee:	f006 fc0b 	bl	8007c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013f8:	485f      	ldr	r0, [pc, #380]	@ (8001578 <MX_GPIO_Init+0x298>)
 80013fa:	f006 fc05 	bl	8007c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013fe:	2200      	movs	r2, #0
 8001400:	2102      	movs	r1, #2
 8001402:	485e      	ldr	r0, [pc, #376]	@ (800157c <MX_GPIO_Init+0x29c>)
 8001404:	f006 fc00 	bl	8007c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001408:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140e:	2300      	movs	r3, #0
 8001410:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001416:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141a:	4619      	mov	r1, r3
 800141c:	4858      	ldr	r0, [pc, #352]	@ (8001580 <MX_GPIO_Init+0x2a0>)
 800141e:	f006 fa43 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001422:	2332      	movs	r3, #50	@ 0x32
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142e:	2300      	movs	r3, #0
 8001430:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001432:	230b      	movs	r3, #11
 8001434:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800143a:	4619      	mov	r1, r3
 800143c:	4850      	ldr	r0, [pc, #320]	@ (8001580 <MX_GPIO_Init+0x2a0>)
 800143e:	f006 fa33 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001442:	2386      	movs	r3, #134	@ 0x86
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144e:	2300      	movs	r3, #0
 8001450:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001452:	230b      	movs	r3, #11
 8001454:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145a:	4619      	mov	r1, r3
 800145c:	4849      	ldr	r0, [pc, #292]	@ (8001584 <MX_GPIO_Init+0x2a4>)
 800145e:	f006 fa23 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8001462:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2300      	movs	r3, #0
 8001472:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001478:	4619      	mov	r1, r3
 800147a:	483e      	ldr	r0, [pc, #248]	@ (8001574 <MX_GPIO_Init+0x294>)
 800147c:	f006 fa14 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JoySW_Pin;
 8001480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001486:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800148c:	2301      	movs	r3, #1
 800148e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(JoySW_GPIO_Port, &GPIO_InitStruct);
 8001490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001494:	4619      	mov	r1, r3
 8001496:	483c      	ldr	r0, [pc, #240]	@ (8001588 <MX_GPIO_Init+0x2a8>)
 8001498:	f006 fa06 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800149c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014ae:	230b      	movs	r3, #11
 80014b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	482e      	ldr	r0, [pc, #184]	@ (8001574 <MX_GPIO_Init+0x294>)
 80014ba:	f006 f9f5 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80014be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80014d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d4:	4619      	mov	r1, r3
 80014d6:	4828      	ldr	r0, [pc, #160]	@ (8001578 <MX_GPIO_Init+0x298>)
 80014d8:	f006 f9e6 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80014dc:	2380      	movs	r3, #128	@ 0x80
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80014ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ee:	4619      	mov	r1, r3
 80014f0:	4826      	ldr	r0, [pc, #152]	@ (800158c <MX_GPIO_Init+0x2ac>)
 80014f2:	f006 f9d9 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80014f6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fc:	2302      	movs	r3, #2
 80014fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	2300      	movs	r3, #0
 8001506:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001508:	230a      	movs	r3, #10
 800150a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001510:	4619      	mov	r1, r3
 8001512:	481c      	ldr	r0, [pc, #112]	@ (8001584 <MX_GPIO_Init+0x2a4>)
 8001514:	f006 f9c8 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001518:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800151c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151e:	2302      	movs	r3, #2
 8001520:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	2300      	movs	r3, #0
 8001528:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800152a:	230b      	movs	r3, #11
 800152c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800152e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001532:	4619      	mov	r1, r3
 8001534:	4815      	ldr	r0, [pc, #84]	@ (800158c <MX_GPIO_Init+0x2ac>)
 8001536:	f006 f9b7 	bl	80078a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800153a:	2302      	movs	r3, #2
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153e:	2301      	movs	r3, #1
 8001540:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800154a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800154e:	4619      	mov	r1, r3
 8001550:	480a      	ldr	r0, [pc, #40]	@ (800157c <MX_GPIO_Init+0x29c>)
 8001552:	f006 f9a9 	bl	80078a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2107      	movs	r1, #7
 800155a:	2028      	movs	r0, #40	@ 0x28
 800155c:	f003 fb34 	bl	8004bc8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001560:	2028      	movs	r0, #40	@ 0x28
 8001562:	f003 fb4b 	bl	8004bfc <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3738      	adds	r7, #56	@ 0x38
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	58024400 	.word	0x58024400
 8001574:	58020400 	.word	0x58020400
 8001578:	58020c00 	.word	0x58020c00
 800157c:	58021000 	.word	0x58021000
 8001580:	58020800 	.word	0x58020800
 8001584:	58020000 	.word	0x58020000
 8001588:	58021400 	.word	0x58021400
 800158c:	58021800 	.word	0x58021800

08001590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001594:	f001 fede 	bl	8003354 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001598:	f000 f81c 	bl	80015d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800159c:	f7ff fea0 	bl	80012e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80015a0:	f7ff fc54 	bl	8000e4c <MX_DMA_Init>
  MX_USART3_UART_Init();
 80015a4:	f001 fb84 	bl	8002cb0 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80015a8:	f7ff f8ca 	bl	8000740 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80015ac:	f001 fb34 	bl	8002c18 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Starting ADC1 reading by DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t * ) uiADC1Buffer, 2);
 80015b0:	2202      	movs	r2, #2
 80015b2:	4906      	ldr	r1, [pc, #24]	@ (80015cc <main+0x3c>)
 80015b4:	4806      	ldr	r0, [pc, #24]	@ (80015d0 <main+0x40>)
 80015b6:	f002 fae3 	bl	8003b80 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015ba:	f00c fc89 	bl	800ded0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80015be:	f7ff fe5b 	bl	8001278 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80015c2:	f00c fca9 	bl	800df18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015c6:	bf00      	nop
 80015c8:	e7fd      	b.n	80015c6 <main+0x36>
 80015ca:	bf00      	nop
 80015cc:	2403297c 	.word	0x2403297c
 80015d0:	2400132c 	.word	0x2400132c

080015d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b09e      	sub	sp, #120	@ 0x78
 80015d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015de:	224c      	movs	r2, #76	@ 0x4c
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f020 fdfc 	bl	80221e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e8:	f107 030c 	add.w	r3, r7, #12
 80015ec:	2220      	movs	r2, #32
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f020 fdf5 	bl	80221e0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80015f6:	2002      	movs	r0, #2
 80015f8:	f006 fb3a 	bl	8007c70 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	4b49      	ldr	r3, [pc, #292]	@ (8001728 <SystemClock_Config+0x154>)
 8001602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001604:	4a48      	ldr	r2, [pc, #288]	@ (8001728 <SystemClock_Config+0x154>)
 8001606:	f023 0301 	bic.w	r3, r3, #1
 800160a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800160c:	4b46      	ldr	r3, [pc, #280]	@ (8001728 <SystemClock_Config+0x154>)
 800160e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	4b45      	ldr	r3, [pc, #276]	@ (800172c <SystemClock_Config+0x158>)
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	4a44      	ldr	r2, [pc, #272]	@ (800172c <SystemClock_Config+0x158>)
 800161c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001620:	6193      	str	r3, [r2, #24]
 8001622:	4b42      	ldr	r3, [pc, #264]	@ (800172c <SystemClock_Config+0x158>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800162e:	bf00      	nop
 8001630:	4b3e      	ldr	r3, [pc, #248]	@ (800172c <SystemClock_Config+0x158>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001638:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800163c:	d1f8      	bne.n	8001630 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163e:	4b3c      	ldr	r3, [pc, #240]	@ (8001730 <SystemClock_Config+0x15c>)
 8001640:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001644:	4a3a      	ldr	r2, [pc, #232]	@ (8001730 <SystemClock_Config+0x15c>)
 8001646:	f043 0302 	orr.w	r3, r3, #2
 800164a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800164e:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <SystemClock_Config+0x15c>)
 8001650:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001654:	f003 0302 	and.w	r3, r3, #2
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800165c:	2300      	movs	r3, #0
 800165e:	603b      	str	r3, [r7, #0]
 8001660:	4b32      	ldr	r3, [pc, #200]	@ (800172c <SystemClock_Config+0x158>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a31      	ldr	r2, [pc, #196]	@ (800172c <SystemClock_Config+0x158>)
 8001666:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b2f      	ldr	r3, [pc, #188]	@ (800172c <SystemClock_Config+0x158>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001674:	603b      	str	r3, [r7, #0]
 8001676:	4b2c      	ldr	r3, [pc, #176]	@ (8001728 <SystemClock_Config+0x154>)
 8001678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167a:	4a2b      	ldr	r2, [pc, #172]	@ (8001728 <SystemClock_Config+0x154>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001682:	4b29      	ldr	r3, [pc, #164]	@ (8001728 <SystemClock_Config+0x154>)
 8001684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800168e:	bf00      	nop
 8001690:	4b26      	ldr	r3, [pc, #152]	@ (800172c <SystemClock_Config+0x158>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800169c:	d1f8      	bne.n	8001690 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 800169e:	2310      	movs	r3, #16
 80016a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80016a2:	2380      	movs	r3, #128	@ 0x80
 80016a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80016a6:	2320      	movs	r3, #32
 80016a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016aa:	2302      	movs	r3, #2
 80016ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 80016ae:	2301      	movs	r3, #1
 80016b0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016b2:	2301      	movs	r3, #1
 80016b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 240;
 80016b6:	23f0      	movs	r3, #240	@ 0xf0
 80016b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 80016ba:	2302      	movs	r3, #2
 80016bc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016be:	2304      	movs	r3, #4
 80016c0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016c2:	2302      	movs	r3, #2
 80016c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80016c6:	2308      	movs	r3, #8
 80016c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80016ca:	2300      	movs	r3, #0
 80016cc:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016d6:	4618      	mov	r0, r3
 80016d8:	f006 fb04 	bl	8007ce4 <HAL_RCC_OscConfig>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <SystemClock_Config+0x112>
  {
    Error_Handler();
 80016e2:	f000 f9df 	bl	8001aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e6:	233f      	movs	r3, #63	@ 0x3f
 80016e8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ea:	2303      	movs	r3, #3
 80016ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80016f2:	2308      	movs	r3, #8
 80016f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80016f6:	2340      	movs	r3, #64	@ 0x40
 80016f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80016fa:	2340      	movs	r3, #64	@ 0x40
 80016fc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80016fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001702:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001704:	2340      	movs	r3, #64	@ 0x40
 8001706:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2104      	movs	r1, #4
 800170e:	4618      	mov	r0, r3
 8001710:	f006 ff42 	bl	8008598 <HAL_RCC_ClockConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0x14a>
  {
    Error_Handler();
 800171a:	f000 f9c3 	bl	8001aa4 <Error_Handler>
  }
}
 800171e:	bf00      	nop
 8001720:	3778      	adds	r7, #120	@ 0x78
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	58000400 	.word	0x58000400
 800172c:	58024800 	.word	0x58024800
 8001730:	58024400 	.word	0x58024400

08001734 <HAL_GPIO_EXTI_Callback>:
  * @brief  ISR callback for the JoySW, switching the control mode.
  * @param  GPIO_Pin: EXTI pin.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) 
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]
  if(JoySW_Pin == GPIO_Pin){
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001744:	d11a      	bne.n	800177c <HAL_GPIO_EXTI_Callback+0x48>

    unsigned int uiTick = osKernelGetTickCount();
 8001746:	f00c fc0d 	bl	800df64 <osKernelGetTickCount>
 800174a:	60f8      	str	r0, [r7, #12]

    if(uiTick > (uiJoySWTickOnPress + DEBOUNCE_TICKS)) // DEBOUNCE_TICKS debounce
 800174c:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <HAL_GPIO_EXTI_Callback+0x50>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	429a      	cmp	r2, r3
 8001758:	d910      	bls.n	800177c <HAL_GPIO_EXTI_Callback+0x48>
    {
      ucButtonState ^= 1;
 800175a:	4b0b      	ldr	r3, [pc, #44]	@ (8001788 <HAL_GPIO_EXTI_Callback+0x54>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	f083 0301 	eor.w	r3, r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b08      	ldr	r3, [pc, #32]	@ (8001788 <HAL_GPIO_EXTI_Callback+0x54>)
 8001766:	701a      	strb	r2, [r3, #0]
      uiJoySWTickOnPress = uiTick;
 8001768:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <HAL_GPIO_EXTI_Callback+0x50>)
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6013      	str	r3, [r2, #0]
      osThreadFlagsSet(TaskControleHandle, JOYSW_FLAG);
 800176e:	4b07      	ldr	r3, [pc, #28]	@ (800178c <HAL_GPIO_EXTI_Callback+0x58>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001776:	4618      	mov	r0, r3
 8001778:	f00c fc9c 	bl	800e0b4 <osThreadFlagsSet>
    }
  }
}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	24032984 	.word	0x24032984
 8001788:	24032978 	.word	0x24032978
 800178c:	24032968 	.word	0x24032968

08001790 <HAL_UART_RxCpltCallback>:
  * @brief  ISR callback for reading msg from UART with UART2_DMA_BUFFER_SIZE bytes.
  * @param  huart: Handle for serial UART
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  if(&huart2 == huart)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4ab5      	ldr	r2, [pc, #724]	@ (8001a70 <HAL_UART_RxCpltCallback+0x2e0>)
 800179c:	4293      	cmp	r3, r2
 800179e:	f040 8163 	bne.w	8001a68 <HAL_UART_RxCpltCallback+0x2d8>
  {

    // State machine state
    unsigned int ucSmState = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]

    for(unsigned char i = 0; i<UART2_DMA_BUFFER_SIZE; i++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	72fb      	strb	r3, [r7, #11]
 80017aa:	e154      	b.n	8001a56 <HAL_UART_RxCpltCallback+0x2c6>
    {
      switch (ucSmState)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2b2b      	cmp	r3, #43	@ 0x2b
 80017b0:	f200 814a 	bhi.w	8001a48 <HAL_UART_RxCpltCallback+0x2b8>
 80017b4:	a201      	add	r2, pc, #4	@ (adr r2, 80017bc <HAL_UART_RxCpltCallback+0x2c>)
 80017b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ba:	bf00      	nop
 80017bc:	0800186d 	.word	0x0800186d
 80017c0:	0800187f 	.word	0x0800187f
 80017c4:	08001a49 	.word	0x08001a49
 80017c8:	08001a49 	.word	0x08001a49
 80017cc:	08001a49 	.word	0x08001a49
 80017d0:	08001a49 	.word	0x08001a49
 80017d4:	08001a49 	.word	0x08001a49
 80017d8:	08001a49 	.word	0x08001a49
 80017dc:	08001a49 	.word	0x08001a49
 80017e0:	08001a49 	.word	0x08001a49
 80017e4:	08001949 	.word	0x08001949
 80017e8:	08001959 	.word	0x08001959
 80017ec:	08001969 	.word	0x08001969
 80017f0:	08001979 	.word	0x08001979
 80017f4:	08001a49 	.word	0x08001a49
 80017f8:	08001a49 	.word	0x08001a49
 80017fc:	08001a49 	.word	0x08001a49
 8001800:	08001a49 	.word	0x08001a49
 8001804:	08001a49 	.word	0x08001a49
 8001808:	08001a49 	.word	0x08001a49
 800180c:	08001989 	.word	0x08001989
 8001810:	08001999 	.word	0x08001999
 8001814:	080019a9 	.word	0x080019a9
 8001818:	080019b9 	.word	0x080019b9
 800181c:	08001a49 	.word	0x08001a49
 8001820:	08001a49 	.word	0x08001a49
 8001824:	08001a49 	.word	0x08001a49
 8001828:	08001a49 	.word	0x08001a49
 800182c:	08001a49 	.word	0x08001a49
 8001830:	08001a49 	.word	0x08001a49
 8001834:	080019c9 	.word	0x080019c9
 8001838:	080019d9 	.word	0x080019d9
 800183c:	080019e9 	.word	0x080019e9
 8001840:	080019f9 	.word	0x080019f9
 8001844:	08001a49 	.word	0x08001a49
 8001848:	08001a49 	.word	0x08001a49
 800184c:	08001a49 	.word	0x08001a49
 8001850:	08001a49 	.word	0x08001a49
 8001854:	08001a49 	.word	0x08001a49
 8001858:	08001a49 	.word	0x08001a49
 800185c:	08001a09 	.word	0x08001a09
 8001860:	08001a19 	.word	0x08001a19
 8001864:	08001a29 	.word	0x08001a29
 8001868:	08001a39 	.word	0x08001a39
      {
        case 0:
          if('#' == ucDmaBuffer[i])
 800186c:	7afb      	ldrb	r3, [r7, #11]
 800186e:	4a81      	ldr	r2, [pc, #516]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001870:	5cd3      	ldrb	r3, [r2, r3]
 8001872:	2b23      	cmp	r3, #35	@ 0x23
 8001874:	f040 80eb 	bne.w	8001a4e <HAL_UART_RxCpltCallback+0x2be>
          {
            ucSmState = 1;
 8001878:	2301      	movs	r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
          }
          break;
 800187c:	e0e7      	b.n	8001a4e <HAL_UART_RxCpltCallback+0x2be>

        case 1:
          switch (ucDmaBuffer[i])
 800187e:	7afb      	ldrb	r3, [r7, #11]
 8001880:	4a7c      	ldr	r2, [pc, #496]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001882:	5cd3      	ldrb	r3, [r2, r3]
 8001884:	3b24      	subs	r3, #36	@ 0x24
 8001886:	2b20      	cmp	r3, #32
 8001888:	d85a      	bhi.n	8001940 <HAL_UART_RxCpltCallback+0x1b0>
 800188a:	a201      	add	r2, pc, #4	@ (adr r2, 8001890 <HAL_UART_RxCpltCallback+0x100>)
 800188c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001890:	0800192d 	.word	0x0800192d
 8001894:	08001941 	.word	0x08001941
 8001898:	08001941 	.word	0x08001941
 800189c:	08001941 	.word	0x08001941
 80018a0:	08001941 	.word	0x08001941
 80018a4:	08001941 	.word	0x08001941
 80018a8:	08001941 	.word	0x08001941
 80018ac:	08001941 	.word	0x08001941
 80018b0:	08001941 	.word	0x08001941
 80018b4:	08001941 	.word	0x08001941
 80018b8:	08001941 	.word	0x08001941
 80018bc:	08001941 	.word	0x08001941
 80018c0:	08001941 	.word	0x08001941
 80018c4:	08001941 	.word	0x08001941
 80018c8:	08001941 	.word	0x08001941
 80018cc:	08001941 	.word	0x08001941
 80018d0:	08001941 	.word	0x08001941
 80018d4:	08001941 	.word	0x08001941
 80018d8:	08001941 	.word	0x08001941
 80018dc:	08001941 	.word	0x08001941
 80018e0:	08001941 	.word	0x08001941
 80018e4:	08001941 	.word	0x08001941
 80018e8:	08001941 	.word	0x08001941
 80018ec:	08001941 	.word	0x08001941
 80018f0:	08001941 	.word	0x08001941
 80018f4:	08001941 	.word	0x08001941
 80018f8:	08001941 	.word	0x08001941
 80018fc:	08001941 	.word	0x08001941
 8001900:	08001941 	.word	0x08001941
 8001904:	08001915 	.word	0x08001915
 8001908:	0800191b 	.word	0x0800191b
 800190c:	08001921 	.word	0x08001921
 8001910:	08001927 	.word	0x08001927
          {
            case 'A':
              ucSmState = 10;
 8001914:	230a      	movs	r3, #10
 8001916:	60fb      	str	r3, [r7, #12]
              break;
 8001918:	e015      	b.n	8001946 <HAL_UART_RxCpltCallback+0x1b6>

            case 'B':
              ucSmState = 20;
 800191a:	2314      	movs	r3, #20
 800191c:	60fb      	str	r3, [r7, #12]
              break;
 800191e:	e012      	b.n	8001946 <HAL_UART_RxCpltCallback+0x1b6>

            case 'C':
              ucSmState = 30;
 8001920:	231e      	movs	r3, #30
 8001922:	60fb      	str	r3, [r7, #12]
              break;
 8001924:	e00f      	b.n	8001946 <HAL_UART_RxCpltCallback+0x1b6>

            case 'D':
              ucSmState = 40;
 8001926:	2328      	movs	r3, #40	@ 0x28
 8001928:	60fb      	str	r3, [r7, #12]
              break;
 800192a:	e00c      	b.n	8001946 <HAL_UART_RxCpltCallback+0x1b6>

            case '$':
              ucSmState = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]

              // Message fully received, setting TaskControle ThreadFlag for sync.
              osThreadFlagsSet(TaskControleHandle, UART_NEW_DATA_FLAG);
 8001930:	4b51      	ldr	r3, [pc, #324]	@ (8001a78 <HAL_UART_RxCpltCallback+0x2e8>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8001938:	4618      	mov	r0, r3
 800193a:	f00c fbbb 	bl	800e0b4 <osThreadFlagsSet>
              //HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
              break;
 800193e:	e002      	b.n	8001946 <HAL_UART_RxCpltCallback+0x1b6>

            default:
              ucSmState = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
              break;
 8001944:	bf00      	nop
          }
          break;
 8001946:	e083      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 10:
          xVehicleStatus.xLongSpeed.ucBytes[0] = ucDmaBuffer[i];
 8001948:	7afb      	ldrb	r3, [r7, #11]
 800194a:	4a4a      	ldr	r2, [pc, #296]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 800194c:	5cd2      	ldrb	r2, [r2, r3]
 800194e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001950:	701a      	strb	r2, [r3, #0]
          ucSmState = 11;
 8001952:	230b      	movs	r3, #11
 8001954:	60fb      	str	r3, [r7, #12]
          break;
 8001956:	e07b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 11:
          xVehicleStatus.xLongSpeed.ucBytes[1] = ucDmaBuffer[i];
 8001958:	7afb      	ldrb	r3, [r7, #11]
 800195a:	4a46      	ldr	r2, [pc, #280]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 800195c:	5cd2      	ldrb	r2, [r2, r3]
 800195e:	4b47      	ldr	r3, [pc, #284]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001960:	705a      	strb	r2, [r3, #1]
          ucSmState = 12;
 8001962:	230c      	movs	r3, #12
 8001964:	60fb      	str	r3, [r7, #12]
          break;
 8001966:	e073      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 12:
          xVehicleStatus.xLongSpeed.ucBytes[2] = ucDmaBuffer[i];
 8001968:	7afb      	ldrb	r3, [r7, #11]
 800196a:	4a42      	ldr	r2, [pc, #264]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 800196c:	5cd2      	ldrb	r2, [r2, r3]
 800196e:	4b43      	ldr	r3, [pc, #268]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001970:	709a      	strb	r2, [r3, #2]
          ucSmState = 13;
 8001972:	230d      	movs	r3, #13
 8001974:	60fb      	str	r3, [r7, #12]
          break;
 8001976:	e06b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 13:
          xVehicleStatus.xLongSpeed.ucBytes[3] = ucDmaBuffer[i];
 8001978:	7afb      	ldrb	r3, [r7, #11]
 800197a:	4a3e      	ldr	r2, [pc, #248]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 800197c:	5cd2      	ldrb	r2, [r2, r3]
 800197e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001980:	70da      	strb	r2, [r3, #3]
          ucSmState = 1;
 8001982:	2301      	movs	r3, #1
 8001984:	60fb      	str	r3, [r7, #12]
          break;
 8001986:	e063      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 20:
          xVehicleStatus.xLatSpeed.ucBytes[0] = ucDmaBuffer[i];
 8001988:	7afb      	ldrb	r3, [r7, #11]
 800198a:	4a3a      	ldr	r2, [pc, #232]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 800198c:	5cd2      	ldrb	r2, [r2, r3]
 800198e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001990:	711a      	strb	r2, [r3, #4]
          ucSmState = 21;
 8001992:	2315      	movs	r3, #21
 8001994:	60fb      	str	r3, [r7, #12]
          break;
 8001996:	e05b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 21:
          xVehicleStatus.xLatSpeed.ucBytes[1] = ucDmaBuffer[i];
 8001998:	7afb      	ldrb	r3, [r7, #11]
 800199a:	4a36      	ldr	r2, [pc, #216]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 800199c:	5cd2      	ldrb	r2, [r2, r3]
 800199e:	4b37      	ldr	r3, [pc, #220]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 80019a0:	715a      	strb	r2, [r3, #5]
          ucSmState = 22;
 80019a2:	2316      	movs	r3, #22
 80019a4:	60fb      	str	r3, [r7, #12]
          break;
 80019a6:	e053      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 22:
          xVehicleStatus.xLatSpeed.ucBytes[2] = ucDmaBuffer[i];
 80019a8:	7afb      	ldrb	r3, [r7, #11]
 80019aa:	4a32      	ldr	r2, [pc, #200]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 80019ac:	5cd2      	ldrb	r2, [r2, r3]
 80019ae:	4b33      	ldr	r3, [pc, #204]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 80019b0:	719a      	strb	r2, [r3, #6]
          ucSmState = 23;
 80019b2:	2317      	movs	r3, #23
 80019b4:	60fb      	str	r3, [r7, #12]
          break;
 80019b6:	e04b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 23:
          xVehicleStatus.xLatSpeed.ucBytes[3] = ucDmaBuffer[i];
 80019b8:	7afb      	ldrb	r3, [r7, #11]
 80019ba:	4a2e      	ldr	r2, [pc, #184]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 80019bc:	5cd2      	ldrb	r2, [r2, r3]
 80019be:	4b2f      	ldr	r3, [pc, #188]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 80019c0:	71da      	strb	r2, [r3, #7]
          ucSmState = 1;
 80019c2:	2301      	movs	r3, #1
 80019c4:	60fb      	str	r3, [r7, #12]
          break;
 80019c6:	e043      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 30:
          xVehicleStatus.xHeadingRate.ucBytes[0] = ucDmaBuffer[i];
 80019c8:	7afb      	ldrb	r3, [r7, #11]
 80019ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 80019cc:	5cd2      	ldrb	r2, [r2, r3]
 80019ce:	4b2b      	ldr	r3, [pc, #172]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 80019d0:	721a      	strb	r2, [r3, #8]
          ucSmState = 31;
 80019d2:	231f      	movs	r3, #31
 80019d4:	60fb      	str	r3, [r7, #12]
          break;
 80019d6:	e03b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 31:
          xVehicleStatus.xHeadingRate.ucBytes[1] = ucDmaBuffer[i];
 80019d8:	7afb      	ldrb	r3, [r7, #11]
 80019da:	4a26      	ldr	r2, [pc, #152]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 80019dc:	5cd2      	ldrb	r2, [r2, r3]
 80019de:	4b27      	ldr	r3, [pc, #156]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 80019e0:	725a      	strb	r2, [r3, #9]
          ucSmState = 32;
 80019e2:	2320      	movs	r3, #32
 80019e4:	60fb      	str	r3, [r7, #12]
          break;
 80019e6:	e033      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 32:
          xVehicleStatus.xHeadingRate.ucBytes[2] = ucDmaBuffer[i];
 80019e8:	7afb      	ldrb	r3, [r7, #11]
 80019ea:	4a22      	ldr	r2, [pc, #136]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 80019ec:	5cd2      	ldrb	r2, [r2, r3]
 80019ee:	4b23      	ldr	r3, [pc, #140]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 80019f0:	729a      	strb	r2, [r3, #10]
          ucSmState = 33;
 80019f2:	2321      	movs	r3, #33	@ 0x21
 80019f4:	60fb      	str	r3, [r7, #12]
          break;
 80019f6:	e02b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 33:
          xVehicleStatus.xHeadingRate.ucBytes[3] = ucDmaBuffer[i];
 80019f8:	7afb      	ldrb	r3, [r7, #11]
 80019fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 80019fc:	5cd2      	ldrb	r2, [r2, r3]
 80019fe:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001a00:	72da      	strb	r2, [r3, #11]
          ucSmState = 1;
 8001a02:	2301      	movs	r3, #1
 8001a04:	60fb      	str	r3, [r7, #12]
          break;
 8001a06:	e023      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 40:
          xVehicleStatus.xSteeringStatus.ucBytes[0] = ucDmaBuffer[i];
 8001a08:	7afb      	ldrb	r3, [r7, #11]
 8001a0a:	4a1a      	ldr	r2, [pc, #104]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001a0c:	5cd2      	ldrb	r2, [r2, r3]
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001a10:	731a      	strb	r2, [r3, #12]
          ucSmState = 41;
 8001a12:	2329      	movs	r3, #41	@ 0x29
 8001a14:	60fb      	str	r3, [r7, #12]
          break;
 8001a16:	e01b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 41:
          xVehicleStatus.xSteeringStatus.ucBytes[1] = ucDmaBuffer[i];
 8001a18:	7afb      	ldrb	r3, [r7, #11]
 8001a1a:	4a16      	ldr	r2, [pc, #88]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001a1c:	5cd2      	ldrb	r2, [r2, r3]
 8001a1e:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001a20:	735a      	strb	r2, [r3, #13]
          ucSmState = 42;
 8001a22:	232a      	movs	r3, #42	@ 0x2a
 8001a24:	60fb      	str	r3, [r7, #12]
          break;
 8001a26:	e013      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 42:
          xVehicleStatus.xSteeringStatus.ucBytes[2] = ucDmaBuffer[i];
 8001a28:	7afb      	ldrb	r3, [r7, #11]
 8001a2a:	4a12      	ldr	r2, [pc, #72]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001a2c:	5cd2      	ldrb	r2, [r2, r3]
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001a30:	739a      	strb	r2, [r3, #14]
          ucSmState = 43;
 8001a32:	232b      	movs	r3, #43	@ 0x2b
 8001a34:	60fb      	str	r3, [r7, #12]
          break;
 8001a36:	e00b      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        case 43:
          xVehicleStatus.xSteeringStatus.ucBytes[3] = ucDmaBuffer[i];
 8001a38:	7afb      	ldrb	r3, [r7, #11]
 8001a3a:	4a0e      	ldr	r2, [pc, #56]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001a3c:	5cd2      	ldrb	r2, [r2, r3]
 8001a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <HAL_UART_RxCpltCallback+0x2ec>)
 8001a40:	73da      	strb	r2, [r3, #15]
          ucSmState = 1;
 8001a42:	2301      	movs	r3, #1
 8001a44:	60fb      	str	r3, [r7, #12]
          break;
 8001a46:	e003      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>

        default:
		      ucSmState = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
          break;
 8001a4c:	e000      	b.n	8001a50 <HAL_UART_RxCpltCallback+0x2c0>
          break;
 8001a4e:	bf00      	nop
    for(unsigned char i = 0; i<UART2_DMA_BUFFER_SIZE; i++)
 8001a50:	7afb      	ldrb	r3, [r7, #11]
 8001a52:	3301      	adds	r3, #1
 8001a54:	72fb      	strb	r3, [r7, #11]
 8001a56:	7afb      	ldrb	r3, [r7, #11]
 8001a58:	2b15      	cmp	r3, #21
 8001a5a:	f67f aea7 	bls.w	80017ac <HAL_UART_RxCpltCallback+0x1c>
      }
    }
    // Starting other UART reading
    HAL_UART_Receive_DMA(&huart2, ucDmaBuffer, UART2_DMA_BUFFER_SIZE);
 8001a5e:	2216      	movs	r2, #22
 8001a60:	4904      	ldr	r1, [pc, #16]	@ (8001a74 <HAL_UART_RxCpltCallback+0x2e4>)
 8001a62:	4803      	ldr	r0, [pc, #12]	@ (8001a70 <HAL_UART_RxCpltCallback+0x2e0>)
 8001a64:	f00a fa02 	bl	800be6c <HAL_UART_Receive_DMA>
  }
}
 8001a68:	bf00      	nop
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	24032a48 	.word	0x24032a48
 8001a74:	240329d4 	.word	0x240329d4
 8001a78:	24032968 	.word	0x24032968
 8001a7c:	240329c4 	.word	0x240329c4

08001a80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d101      	bne.n	8001a96 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a92:	f001 fc9b 	bl	80033cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40001000 	.word	0x40001000

08001aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa8:	b672      	cpsid	i
}
 8001aaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <Error_Handler+0x8>

08001ab0 <StartMicroAutoware>:
  * @brief  MicroAutoware task function.
  * @param  argument : not used.
  * @retval None
  */
void StartMicroAutoware(void * argument)
{
 8001ab0:	b5b0      	push	{r4, r5, r7, lr}
 8001ab2:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 8001ab6:	af02      	add	r7, sp, #8
 8001ab8:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001abc:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8001ac0:	6018      	str	r0, [r3, #0]

  // Variables -- START

  unsigned int uiFlags;
  unsigned char ucControlMode = MANUAL;
 8001ac2:	2304      	movs	r3, #4
 8001ac4:	f887 332f 	strb.w	r3, [r7, #815]	@ 0x32f

  // micro-ros QoS
  const rmw_qos_profile_t * qos_autoware = &rmw_qos_profile_autoware;
 8001ac8:	4bd7      	ldr	r3, [pc, #860]	@ (8001e28 <StartMicroAutoware+0x378>)
 8001aca:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
  rcl_allocator_t allocator;

  rclc_executor_t executor;

  // Number of subscribers + number of timers + number of services OR Number total of callbacks
  unsigned char ucNumberOfHandles = 3;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	f887 3327 	strb.w	r3, [r7, #807]	@ 0x327
  // Variables -- END

  // micro-ROS configuration

  // Setting transport layer
  rmw_uros_set_custom_transport(
 8001ad4:	4bd5      	ldr	r3, [pc, #852]	@ (8001e2c <StartMicroAutoware+0x37c>)
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	4bd5      	ldr	r3, [pc, #852]	@ (8001e30 <StartMicroAutoware+0x380>)
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	4bd5      	ldr	r3, [pc, #852]	@ (8001e34 <StartMicroAutoware+0x384>)
 8001ade:	4ad6      	ldr	r2, [pc, #856]	@ (8001e38 <StartMicroAutoware+0x388>)
 8001ae0:	49d6      	ldr	r1, [pc, #856]	@ (8001e3c <StartMicroAutoware+0x38c>)
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	f013 fd08 	bl	80154f8 <rmw_uros_set_custom_transport>
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read);

  // Setting memory allocation methods
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001ae8:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001aec:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8001af0:	4618      	mov	r0, r3
 8001af2:	f013 fc55 	bl	80153a0 <rcutils_get_zero_initialized_allocator>
  freeRTOS_allocator.allocate = microros_allocate;
 8001af6:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001afa:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8001afe:	4ad0      	ldr	r2, [pc, #832]	@ (8001e40 <StartMicroAutoware+0x390>)
 8001b00:	601a      	str	r2, [r3, #0]
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001b02:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b06:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8001b0a:	4ace      	ldr	r2, [pc, #824]	@ (8001e44 <StartMicroAutoware+0x394>)
 8001b0c:	605a      	str	r2, [r3, #4]
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001b0e:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b12:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8001b16:	4acc      	ldr	r2, [pc, #816]	@ (8001e48 <StartMicroAutoware+0x398>)
 8001b18:	609a      	str	r2, [r3, #8]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001b1a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b1e:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8001b22:	4aca      	ldr	r2, [pc, #808]	@ (8001e4c <StartMicroAutoware+0x39c>)
 8001b24:	60da      	str	r2, [r3, #12]

  // micro-ROS app

  executor = rclc_executor_get_zero_initialized_executor();
 8001b26:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b2a:	f5a3 741c 	sub.w	r4, r3, #624	@ 0x270
 8001b2e:	463b      	mov	r3, r7
 8001b30:	4618      	mov	r0, r3
 8001b32:	f012 ff81 	bl	8014a38 <rclc_executor_get_zero_initialized_executor>
 8001b36:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b3a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8001b3e:	4620      	mov	r0, r4
 8001b40:	4619      	mov	r1, r3
 8001b42:	2388      	movs	r3, #136	@ 0x88
 8001b44:	461a      	mov	r2, r3
 8001b46:	f020 fc6a 	bl	802241e <memcpy>

  allocator = rcl_get_default_allocator();
 8001b4a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b4e:	f5a3 74f2 	sub.w	r4, r3, #484	@ 0x1e4
 8001b52:	463b      	mov	r3, r7
 8001b54:	4618      	mov	r0, r3
 8001b56:	f013 fc31 	bl	80153bc <rcutils_get_default_allocator>
 8001b5a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001b5e:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8001b62:	461d      	mov	r5, r3
 8001b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b68:	682b      	ldr	r3, [r5, #0]
 8001b6a:	6023      	str	r3, [r4, #0]

  //create init_options
  rclc_support_init(&support, 0, NULL, &allocator);
 8001b6c:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8001b70:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 8001b74:	2200      	movs	r2, #0
 8001b76:	2100      	movs	r1, #0
 8001b78:	f013 fa8e 	bl	8015098 <rclc_support_init>

  // create node
  rclc_node_init_default(&VehicleInterfaceNode, NODE_NAME, "microautoware", &support);
 8001b7c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001b80:	f507 70ca 	add.w	r0, r7, #404	@ 0x194
 8001b84:	4ab2      	ldr	r2, [pc, #712]	@ (8001e50 <StartMicroAutoware+0x3a0>)
 8001b86:	49b3      	ldr	r1, [pc, #716]	@ (8001e54 <StartMicroAutoware+0x3a4>)
 8001b88:	f013 fad0 	bl	801512c <rclc_node_init_default>

  // create executor
  rclc_executor_init(&executor, &support.context, ucNumberOfHandles, &allocator);
 8001b8c:	f897 2327 	ldrb.w	r2, [r7, #807]	@ 0x327
 8001b90:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8001b94:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8001b98:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001b9c:	f012 ff58 	bl	8014a50 <rclc_executor_init>

  // create timers
  rclc_timer_init_default(&timer_watchdog_agent, &support, WATCHDOG_AGENT_TIMEOUT, timer_watchdog_agent_callback);
 8001ba0:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8001ba4:	f507 7036 	add.w	r0, r7, #728	@ 0x2d8
 8001ba8:	4bab      	ldr	r3, [pc, #684]	@ (8001e58 <StartMicroAutoware+0x3a8>)
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	f013 fbbc 	bl	8015330 <rclc_timer_init_default>

  // create subscribers
  rclc_subscription_init(
 8001bb8:	f014 fae4 	bl	8016184 <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001bc2:	f507 7046 	add.w	r0, r7, #792	@ 0x318
 8001bc6:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4ba3      	ldr	r3, [pc, #652]	@ (8001e5c <StartMicroAutoware+0x3ac>)
 8001bce:	f013 fb6f 	bl	80152b0 <rclc_subscription_init>
    		&clock_sub_,
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(rosgraph_msgs, msg, Clock),
    		"/clock", qos_autoware);
        
  rclc_subscription_init(
 8001bd2:	f00f feb3 	bl	801193c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001bdc:	f507 7045 	add.w	r0, r7, #788	@ 0x314
 8001be0:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	4b9e      	ldr	r3, [pc, #632]	@ (8001e60 <StartMicroAutoware+0x3b0>)
 8001be8:	f013 fb62 	bl	80152b0 <rclc_subscription_init>
    		&control_cmd_sub_,
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_control_msgs, msg, AckermannControlCommand),
    		"/control/command/control_cmd", qos_autoware);

  rclc_subscription_init(
 8001bec:	f010 f91e 	bl	8011e2c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001bf6:	f507 7044 	add.w	r0, r7, #784	@ 0x310
 8001bfa:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	4b98      	ldr	r3, [pc, #608]	@ (8001e64 <StartMicroAutoware+0x3b4>)
 8001c02:	f013 fb55 	bl	80152b0 <rclc_subscription_init>
    		&gear_cmd_sub_,
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, GearCommand),
    		"/control/command/gear_cmd", qos_autoware);

  rclc_subscription_init(
 8001c06:	f010 f989 	bl	8011f1c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001c10:	f507 7043 	add.w	r0, r7, #780	@ 0x30c
 8001c14:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	4b93      	ldr	r3, [pc, #588]	@ (8001e68 <StartMicroAutoware+0x3b8>)
 8001c1c:	f013 fb48 	bl	80152b0 <rclc_subscription_init>
    		&turn_indicators_cmd_sub_,
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, TurnIndicatorsCommand),
    		"/control/command/turn_indicators_cmd", qos_autoware);

  rclc_subscription_init(
 8001c20:	f010 f934 	bl	8011e8c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand>
 8001c24:	4602      	mov	r2, r0
 8001c26:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001c2a:	f507 7042 	add.w	r0, r7, #776	@ 0x308
 8001c2e:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	4b8d      	ldr	r3, [pc, #564]	@ (8001e6c <StartMicroAutoware+0x3bc>)
 8001c36:	f013 fb3b 	bl	80152b0 <rclc_subscription_init>
    		&hazard_lights_cmd_sub_,
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, HazardLightsCommand ),
    		"/control/command/hazard_lights_cmd", qos_autoware);

  rclc_subscription_init(
 8001c3a:	f014 fc35 	bl	80164a8 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001c44:	f507 7041 	add.w	r0, r7, #772	@ 0x304
 8001c48:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	4b88      	ldr	r3, [pc, #544]	@ (8001e70 <StartMicroAutoware+0x3c0>)
 8001c50:	f013 fb2e 	bl	80152b0 <rclc_subscription_init>
    		&actuation_cmd_sub_,
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(tier4_vehicle_msgs, msg, ActuationCommandStamped),
    		"/control/command/actuation_cmd", qos_autoware);

  rclc_subscription_init(
 8001c54:	f014 fc70 	bl	8016538 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001c5e:	f507 7040 	add.w	r0, r7, #768	@ 0x300
 8001c62:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	4b82      	ldr	r3, [pc, #520]	@ (8001e74 <StartMicroAutoware+0x3c4>)
 8001c6a:	f013 fb21 	bl	80152b0 <rclc_subscription_init>
    		&VehicleInterfaceNode,
    		ROSIDL_GET_MSG_TYPE_SUPPORT(tier4_vehicle_msgs, msg, VehicleEmergencyStamped),
    		"/control/command/emergency_cmd", qos_autoware);

  // create publishers
  rclc_publisher_init(
 8001c6e:	f010 f8c5 	bl	8011dfc <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport>
 8001c72:	4602      	mov	r2, r0
 8001c74:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001c78:	f507 703f 	add.w	r0, r7, #764	@ 0x2fc
 8001c7c:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	4b7d      	ldr	r3, [pc, #500]	@ (8001e78 <StartMicroAutoware+0x3c8>)
 8001c84:	f013 fa94 	bl	80151b0 <rclc_publisher_init>
        &control_mode_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, ControlModeReport),
        "/vehicle/status/control_mode", qos_autoware);

  rclc_publisher_init(
 8001c88:	f010 f978 	bl	8011f7c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001c92:	f507 703e 	add.w	r0, r7, #760	@ 0x2f8
 8001c96:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	4b77      	ldr	r3, [pc, #476]	@ (8001e7c <StartMicroAutoware+0x3cc>)
 8001c9e:	f013 fa87 	bl	80151b0 <rclc_publisher_init>
		    &vehicle_twist_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, VelocityReport),
        "/vehicle/status/velocity_status", qos_autoware);

  rclc_publisher_init(
 8001ca2:	f010 f923 	bl	8011eec <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001cac:	f507 703d 	add.w	r0, r7, #756	@ 0x2f4
 8001cb0:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	4b72      	ldr	r3, [pc, #456]	@ (8001e80 <StartMicroAutoware+0x3d0>)
 8001cb8:	f013 fa7a 	bl	80151b0 <rclc_publisher_init>
        &steering_status_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, SteeringReport),
        "/vehicle/status/steering_status", qos_autoware);

  rclc_publisher_init(
 8001cbc:	f010 f8ce 	bl	8011e5c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001cc6:	f507 703c 	add.w	r0, r7, #752	@ 0x2f0
 8001cca:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	4b6c      	ldr	r3, [pc, #432]	@ (8001e84 <StartMicroAutoware+0x3d4>)
 8001cd2:	f013 fa6d 	bl	80151b0 <rclc_publisher_init>
        &gear_status_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, GearReport),
        "/vehicle/status/gear_status", qos_autoware);

  rclc_publisher_init(
 8001cd6:	f010 f939 	bl	8011f4c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001ce0:	f507 703b 	add.w	r0, r7, #748	@ 0x2ec
 8001ce4:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	4b67      	ldr	r3, [pc, #412]	@ (8001e88 <StartMicroAutoware+0x3d8>)
 8001cec:	f013 fa60 	bl	80151b0 <rclc_publisher_init>
        &turn_indicators_status_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, TurnIndicatorsReport),
        "/vehicle/status/turn_indicators_status", qos_autoware);

  rclc_publisher_init(
 8001cf0:	f010 f8e4 	bl	8011ebc <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001cfa:	f507 703a 	add.w	r0, r7, #744	@ 0x2e8
 8001cfe:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	4b61      	ldr	r3, [pc, #388]	@ (8001e8c <StartMicroAutoware+0x3dc>)
 8001d06:	f013 fa53 	bl	80151b0 <rclc_publisher_init>
        &hazard_lights_status_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(autoware_auto_vehicle_msgs, msg, HazardLightsReport),
        "/vehicle/status/hazard_lights_status", qos_autoware);

  rclc_publisher_init(
 8001d0a:	f014 fbe5 	bl	80164d8 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001d14:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8001d18:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	4b5c      	ldr	r3, [pc, #368]	@ (8001e90 <StartMicroAutoware+0x3e0>)
 8001d20:	f013 fa46 	bl	80151b0 <rclc_publisher_init>
        &actuation_status_pub_,
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(tier4_vehicle_msgs, msg, ActuationStatusStamped),
        "/vehicle/status/actuation_status", qos_autoware);

  rclc_publisher_init(
 8001d24:	f014 fbf0 	bl	8016508 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001d2e:	f507 7038 	add.w	r0, r7, #736	@ 0x2e0
 8001d32:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	4b56      	ldr	r3, [pc, #344]	@ (8001e94 <StartMicroAutoware+0x3e4>)
 8001d3a:	f013 fa39 	bl	80151b0 <rclc_publisher_init>
        &VehicleInterfaceNode,
        ROSIDL_GET_MSG_TYPE_SUPPORT(tier4_vehicle_msgs, msg, SteeringWheelStatusStamped),
        "/vehicle/status/steering_wheel_status", qos_autoware);

  // creating servers
  rclc_service_init(
 8001d3e:	f010 f83d 	bl	8011dbc <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand>
 8001d42:	4602      	mov	r2, r0
 8001d44:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001d48:	f507 7037 	add.w	r0, r7, #732	@ 0x2dc
 8001d4c:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	4b51      	ldr	r3, [pc, #324]	@ (8001e98 <StartMicroAutoware+0x3e8>)
 8001d54:	f013 fa6c 	bl	8015230 <rclc_service_init>
        ROSIDL_GET_SRV_TYPE_SUPPORT(autoware_auto_vehicle_msgs, srv, ControlModeCommand),
        "/control/control_mode_request", qos_autoware);


  // adding callbacks to executor
  rclc_executor_add_subscription(&executor, &clock_sub_, &clock_msg_, &clock_callback, ON_NEW_DATA);
 8001d58:	f507 7234 	add.w	r2, r7, #720	@ 0x2d0
 8001d5c:	f507 7146 	add.w	r1, r7, #792	@ 0x318
 8001d60:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001d64:	2300      	movs	r3, #0
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	4b4c      	ldr	r3, [pc, #304]	@ (8001e9c <StartMicroAutoware+0x3ec>)
 8001d6a:	f012 feed 	bl	8014b48 <rclc_executor_add_subscription>
  rclc_executor_add_subscription(&executor, &control_cmd_sub_, &control_cmd_msg_, &control_cmd_callback, ON_NEW_DATA);
 8001d6e:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8001d72:	f507 7145 	add.w	r1, r7, #788	@ 0x314
 8001d76:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	4b48      	ldr	r3, [pc, #288]	@ (8001ea0 <StartMicroAutoware+0x3f0>)
 8001d80:	f012 fee2 	bl	8014b48 <rclc_executor_add_subscription>

  rclc_executor_add_service(&executor, &control_mode_server_, &control_mode_request_msg_, &control_mode_response_msg_, control_mode_cmd_callback);
 8001d84:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8001d88:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8001d8c:	f507 7137 	add.w	r1, r7, #732	@ 0x2dc
 8001d90:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001d94:	4c43      	ldr	r4, [pc, #268]	@ (8001ea4 <StartMicroAutoware+0x3f4>)
 8001d96:	9400      	str	r4, [sp, #0]
 8001d98:	f012 ff14 	bl	8014bc4 <rclc_executor_add_service>
//  rclc_executor_add_subscription(&executor, &actuation_cmd_sub_, &actuation_cmd_msg_, &actuation_cmd_callback, ON_NEW_DATA);
//  rclc_executor_add_subscription(&executor, &emergency_sub_, &emergency_msg_, &emergency_callback, ON_NEW_DATA);


  // pinging micro-ros agent
  rmw_ret_t xPingResult = rmw_uros_ping_agent(1000, 20);
 8001d9c:	2114      	movs	r1, #20
 8001d9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001da2:	f013 fbbf 	bl	8015524 <rmw_uros_ping_agent>
 8001da6:	f8c7 0320 	str.w	r0, [r7, #800]	@ 0x320

  // Setting flag on TaskControle to enable autonomus mode
  osThreadFlagsSet(TaskControleHandle, MICRO_ROS_AGENT_ONLINE_FLAG);
 8001daa:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea8 <StartMicroAutoware+0x3f8>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8001db2:	4618      	mov	r0, r3
 8001db4:	f00c f97e 	bl	800e0b4 <osThreadFlagsSet>
  // Task loop
  for (;;)
  {

    // Sync time with ROS
    rmw_uros_sync_session(TIMEOUT_TS_SYNC);
 8001db8:	203c      	movs	r0, #60	@ 0x3c
 8001dba:	f013 fdcd 	bl	8015958 <rmw_uros_sync_session>

    rclc_executor_spin_some(&executor, EXECUTOR_SPIN_TIME * (1000 * 1000)); // Spinning executor for EXECUTOR_SPIN_PERIOD * (1000 * 1000) ns.
 8001dbe:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8001dc2:	a317      	add	r3, pc, #92	@ (adr r3, 8001e20 <StartMicroAutoware+0x370>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	4608      	mov	r0, r1
 8001dca:	f013 f92b 	bl	8015024 <rclc_executor_spin_some>

    // Checking if control mode has changed by vehicle or Autoware.
    uiFlags = osThreadFlagsGet();
 8001dce:	f00c f9bf 	bl	800e150 <osThreadFlagsGet>
 8001dd2:	f8c7 031c 	str.w	r0, [r7, #796]	@ 0x31c
    uiFlags = osThreadFlagsWait(TO_AUTOWARE_MODE_FLAG | TO_MANUAL_MODE_FLAG, osFlagsWaitAny, 0);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2100      	movs	r1, #0
 8001dda:	2011      	movs	r0, #17
 8001ddc:	f00c f9d9 	bl	800e192 <osThreadFlagsWait>
 8001de0:	f8c7 031c 	str.w	r0, [r7, #796]	@ 0x31c

    if(CHECK_FLAG(TO_AUTOWARE_MODE_FLAG, uiFlags))
 8001de4:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d007      	beq.n	8001e00 <StartMicroAutoware+0x350>
 8001df0:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	db03      	blt.n	8001e00 <StartMicroAutoware+0x350>
    {
      ucControlMode = AUTOWARE;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	f887 332f 	strb.w	r3, [r7, #815]	@ 0x32f
 8001dfe:	e062      	b.n	8001ec6 <StartMicroAutoware+0x416>
    }
    else if(CHECK_FLAG(TO_MANUAL_MODE_FLAG, uiFlags))
 8001e00:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001e04:	f003 0310 	and.w	r3, r3, #16
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d04f      	beq.n	8001eac <StartMicroAutoware+0x3fc>
 8001e0c:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	db4b      	blt.n	8001eac <StartMicroAutoware+0x3fc>
    {
      ucControlMode = MANUAL;
 8001e14:	2304      	movs	r3, #4
 8001e16:	f887 332f 	strb.w	r3, [r7, #815]	@ 0x32f
 8001e1a:	e054      	b.n	8001ec6 <StartMicroAutoware+0x416>
 8001e1c:	f3af 8000 	nop.w
 8001e20:	01312d00 	.word	0x01312d00
 8001e24:	00000000 	.word	0x00000000
 8001e28:	080233d8 	.word	0x080233d8
 8001e2c:	08000f8d 	.word	0x08000f8d
 8001e30:	08000f29 	.word	0x08000f29
 8001e34:	08000f09 	.word	0x08000f09
 8001e38:	08000edd 	.word	0x08000edd
 8001e3c:	24032adc 	.word	0x24032adc
 8001e40:	080020d5 	.word	0x080020d5
 8001e44:	08002119 	.word	0x08002119
 8001e48:	08002151 	.word	0x08002151
 8001e4c:	080021bd 	.word	0x080021bd
 8001e50:	08023100 	.word	0x08023100
 8001e54:	08023110 	.word	0x08023110
 8001e58:	08001169 	.word	0x08001169
 8001e5c:	08023124 	.word	0x08023124
 8001e60:	0802312c 	.word	0x0802312c
 8001e64:	0802314c 	.word	0x0802314c
 8001e68:	08023168 	.word	0x08023168
 8001e6c:	08023190 	.word	0x08023190
 8001e70:	080231b4 	.word	0x080231b4
 8001e74:	080231d4 	.word	0x080231d4
 8001e78:	080231f4 	.word	0x080231f4
 8001e7c:	08023214 	.word	0x08023214
 8001e80:	08023234 	.word	0x08023234
 8001e84:	08023254 	.word	0x08023254
 8001e88:	08023270 	.word	0x08023270
 8001e8c:	08023298 	.word	0x08023298
 8001e90:	080232c0 	.word	0x080232c0
 8001e94:	080232e4 	.word	0x080232e4
 8001e98:	0802330c 	.word	0x0802330c
 8001e9c:	080011ad 	.word	0x080011ad
 8001ea0:	080011d9 	.word	0x080011d9
 8001ea4:	08001205 	.word	0x08001205
 8001ea8:	24032968 	.word	0x24032968
    }
    else if(CHECK_FLAG((TO_AUTOWARE_MODE_FLAG | TO_MANUAL_MODE_FLAG), uiFlags))
 8001eac:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001eb0:	f003 0311 	and.w	r3, r3, #17
 8001eb4:	2b11      	cmp	r3, #17
 8001eb6:	d106      	bne.n	8001ec6 <StartMicroAutoware+0x416>
 8001eb8:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	db02      	blt.n	8001ec6 <StartMicroAutoware+0x416>
    {
      ucControlMode = MANUAL;
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	f887 332f 	strb.w	r3, [r7, #815]	@ 0x32f
    }

    control_mode_msg_.stamp = clock_msg_.clock;
 8001ec6:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001eca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ece:	461a      	mov	r2, r3
 8001ed0:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001ed4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ed8:	e882 0003 	stmia.w	r2, {r0, r1}
    control_mode_msg_.mode = ucControlMode;
 8001edc:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001ee0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ee4:	f897 232f 	ldrb.w	r2, [r7, #815]	@ 0x32f
 8001ee8:	721a      	strb	r2, [r3, #8]
    rcl_publish(&control_mode_pub_, &control_mode_msg_, NULL);
 8001eea:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8001eee:	f507 733f 	add.w	r3, r7, #764	@ 0x2fc
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f012 fa11 	bl	801431c <rcl_publish>

    // All topics are recieved (maybe not all...)
    if(0b1 & (ucSubscribersRecieved >> 1)) // Checking if control_cmd_sub_ data arrives (second bit of ucSubscribersRecieved)
 8001efa:	4b6f      	ldr	r3, [pc, #444]	@ (80020b8 <StartMicroAutoware+0x608>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d03f      	beq.n	8001f88 <StartMicroAutoware+0x4d8>
    {
      // Autonomous mode: Gather all subs data, then compact and send to TaskControle.
      if(AUTOWARE == ucControlMode)
 8001f08:	f897 332f 	ldrb.w	r3, [r7, #815]	@ 0x32f
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d13b      	bne.n	8001f88 <StartMicroAutoware+0x4d8>
      {
        osMutexAcquire(MutexControlActionHandle, osWaitForever);
 8001f10:	4b6a      	ldr	r3, [pc, #424]	@ (80020bc <StartMicroAutoware+0x60c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f00c fa5c 	bl	800e3d6 <osMutexAcquire>
        xControlAction.xSteeringAngle.fFloat = control_cmd_msg_.lateral.steering_tire_angle * 1.2;
 8001f1e:	edd7 7aad 	vldr	s15, [r7, #692]	@ 0x2b4
 8001f22:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f26:	ed9f 6b62 	vldr	d6, [pc, #392]	@ 80020b0 <StartMicroAutoware+0x600>
 8001f2a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001f2e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001f32:	4b63      	ldr	r3, [pc, #396]	@ (80020c0 <StartMicroAutoware+0x610>)
 8001f34:	edc3 7a00 	vstr	s15, [r3]
        xControlAction.xSteeringVelocity.fFloat = control_cmd_msg_.lateral.steering_tire_rotation_rate * 1.2;
 8001f38:	edd7 7aae 	vldr	s15, [r7, #696]	@ 0x2b8
 8001f3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f40:	ed9f 6b5b 	vldr	d6, [pc, #364]	@ 80020b0 <StartMicroAutoware+0x600>
 8001f44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001f48:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001f4c:	4b5c      	ldr	r3, [pc, #368]	@ (80020c0 <StartMicroAutoware+0x610>)
 8001f4e:	edc3 7a01 	vstr	s15, [r3, #4]
        xControlAction.xSpeed.fFloat = control_cmd_msg_.longitudinal.speed;
 8001f52:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 8001f56:	4a5a      	ldr	r2, [pc, #360]	@ (80020c0 <StartMicroAutoware+0x610>)
 8001f58:	6093      	str	r3, [r2, #8]
        xControlAction.xAcceleration.fFloat = control_cmd_msg_.longitudinal.acceleration;
 8001f5a:	f8d7 32c8 	ldr.w	r3, [r7, #712]	@ 0x2c8
 8001f5e:	4a58      	ldr	r2, [pc, #352]	@ (80020c0 <StartMicroAutoware+0x610>)
 8001f60:	60d3      	str	r3, [r2, #12]
        xControlAction.xJerk.fFloat = control_cmd_msg_.longitudinal.jerk;
 8001f62:	f8d7 32cc 	ldr.w	r3, [r7, #716]	@ 0x2cc
 8001f66:	4a56      	ldr	r2, [pc, #344]	@ (80020c0 <StartMicroAutoware+0x610>)
 8001f68:	6113      	str	r3, [r2, #16]
        xControlAction.ucControlMode = AUTOWARE;
 8001f6a:	4b55      	ldr	r3, [pc, #340]	@ (80020c0 <StartMicroAutoware+0x610>)
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	751a      	strb	r2, [r3, #20]
        osMutexRelease(MutexControlActionHandle);
 8001f70:	4b52      	ldr	r3, [pc, #328]	@ (80020bc <StartMicroAutoware+0x60c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f00c fa79 	bl	800e46c <osMutexRelease>

        osThreadFlagsSet(TaskControleHandle, DATA_UPDATED_FLAG);
 8001f7a:	4b52      	ldr	r3, [pc, #328]	@ (80020c4 <StartMicroAutoware+0x614>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f82:	4618      	mov	r0, r3
 8001f84:	f00c f896 	bl	800e0b4 <osThreadFlagsSet>
      }

    }

    // WAIT for flag to sync xControlSignal update
    uiFlags = osThreadFlagsGet();
 8001f88:	f00c f8e2 	bl	800e150 <osThreadFlagsGet>
 8001f8c:	f8c7 031c 	str.w	r0, [r7, #796]	@ 0x31c
    uiFlags = osThreadFlagsWait(DATA_UPDATED_FLAG, osFlagsWaitAll, TIMEOUT_GET_CONTROL_SIGNAL);
 8001f90:	223c      	movs	r2, #60	@ 0x3c
 8001f92:	2101      	movs	r1, #1
 8001f94:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001f98:	f00c f8fb 	bl	800e192 <osThreadFlagsWait>
 8001f9c:	f8c7 031c 	str.w	r0, [r7, #796]	@ 0x31c

    // Timeout Error
    if(osFlagsErrorTimeout == uiFlags)
 8001fa0:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001fa4:	f113 0f02 	cmn.w	r3, #2
 8001fa8:	d07e      	beq.n	80020a8 <StartMicroAutoware+0x5f8>
    {

    }

    // xControlSignal updated
    else if(CHECK_FLAG(DATA_UPDATED_FLAG, uiFlags))
 8001faa:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d078      	beq.n	80020a8 <StartMicroAutoware+0x5f8>
 8001fb6:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	db74      	blt.n	80020a8 <StartMicroAutoware+0x5f8>
    {
      // Assembling microAutoware msgs
      osMutexAcquire(MutexControlSignalHandle, osWaitForever);
 8001fbe:	4b42      	ldr	r3, [pc, #264]	@ (80020c8 <StartMicroAutoware+0x618>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f00c fa05 	bl	800e3d6 <osMutexAcquire>

      // vehicle_twist_msg_ data

      rosidl_runtime_c__String xFrameId;
      char cFrame[10] = "base_link";
 8001fcc:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001fd0:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8001fd4:	4a3d      	ldr	r2, [pc, #244]	@ (80020cc <StartMicroAutoware+0x61c>)
 8001fd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fd8:	c303      	stmia	r3!, {r0, r1}
 8001fda:	801a      	strh	r2, [r3, #0]
      xFrameId.data = cFrame;
 8001fdc:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001fe0:	f5a3 7324 	sub.w	r3, r3, #656	@ 0x290
 8001fe4:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8001fe8:	601a      	str	r2, [r3, #0]
      xFrameId.size = 9;
 8001fea:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001fee:	f5a3 7324 	sub.w	r3, r3, #656	@ 0x290
 8001ff2:	2209      	movs	r2, #9
 8001ff4:	605a      	str	r2, [r3, #4]
      xFrameId.capacity = 9;
 8001ff6:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001ffa:	f5a3 7324 	sub.w	r3, r3, #656	@ 0x290
 8001ffe:	2209      	movs	r2, #9
 8002000:	609a      	str	r2, [r3, #8]

      vehicle_twist_msg_.header.stamp = clock_msg_.clock;
 8002002:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002006:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800200a:	461a      	mov	r2, r3
 800200c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8002010:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002014:	e882 0003 	stmia.w	r2, {r0, r1}
      vehicle_twist_msg_.header.frame_id = xFrameId;
 8002018:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800201c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002020:	f507 724c 	add.w	r2, r7, #816	@ 0x330
 8002024:	f5a2 7224 	sub.w	r2, r2, #656	@ 0x290
 8002028:	3308      	adds	r3, #8
 800202a:	ca07      	ldmia	r2, {r0, r1, r2}
 800202c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      vehicle_twist_msg_.heading_rate = xControlSignal.fHeadingRate;
 8002030:	4b27      	ldr	r3, [pc, #156]	@ (80020d0 <StartMicroAutoware+0x620>)
 8002032:	69da      	ldr	r2, [r3, #28]
 8002034:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002038:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800203c:	61da      	str	r2, [r3, #28]
      vehicle_twist_msg_.lateral_velocity = xControlSignal.fLatSpeed;
 800203e:	4b24      	ldr	r3, [pc, #144]	@ (80020d0 <StartMicroAutoware+0x620>)
 8002040:	699a      	ldr	r2, [r3, #24]
 8002042:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002046:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800204a:	619a      	str	r2, [r3, #24]
      vehicle_twist_msg_.longitudinal_velocity = xControlSignal.fLongSpeed;
 800204c:	4b20      	ldr	r3, [pc, #128]	@ (80020d0 <StartMicroAutoware+0x620>)
 800204e:	695a      	ldr	r2, [r3, #20]
 8002050:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002054:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002058:	615a      	str	r2, [r3, #20]

      // steering_status_msg_ data
      steering_status_msg_.stamp = clock_msg_.clock;
 800205a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800205e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002062:	461a      	mov	r2, r3
 8002064:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8002068:	e893 0003 	ldmia.w	r3, {r0, r1}
 800206c:	e882 0003 	stmia.w	r2, {r0, r1}
      steering_status_msg_.steering_tire_angle = xControlSignal.fSteeringStatus;
 8002070:	4b17      	ldr	r3, [pc, #92]	@ (80020d0 <StartMicroAutoware+0x620>)
 8002072:	6a1a      	ldr	r2, [r3, #32]
 8002074:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002078:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800207c:	609a      	str	r2, [r3, #8]

      osMutexRelease(MutexControlSignalHandle);
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <StartMicroAutoware+0x618>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f00c f9f2 	bl	800e46c <osMutexRelease>

      // Publishing in Autoware topics
      rcl_publish(&vehicle_twist_pub_, &vehicle_twist_msg_, NULL);
 8002088:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 800208c:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 8002090:	2200      	movs	r2, #0
 8002092:	4618      	mov	r0, r3
 8002094:	f012 f942 	bl	801431c <rcl_publish>
      rcl_publish(&steering_status_pub_, &steering_status_msg_, NULL);
 8002098:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 800209c:	f507 733d 	add.w	r3, r7, #756	@ 0x2f4
 80020a0:	2200      	movs	r2, #0
 80020a2:	4618      	mov	r0, r3
 80020a4:	f012 f93a 	bl	801431c <rcl_publish>
    }

    // Reseting subscribers flags
    ucSubscribersRecieved = 0;
 80020a8:	4b03      	ldr	r3, [pc, #12]	@ (80020b8 <StartMicroAutoware+0x608>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
    rmw_uros_sync_session(TIMEOUT_TS_SYNC);
 80020ae:	e683      	b.n	8001db8 <StartMicroAutoware+0x308>
 80020b0:	33333333 	.word	0x33333333
 80020b4:	3ff33333 	.word	0x3ff33333
 80020b8:	240329ea 	.word	0x240329ea
 80020bc:	24032974 	.word	0x24032974
 80020c0:	24032988 	.word	0x24032988
 80020c4:	24032968 	.word	0x24032968
 80020c8:	24032970 	.word	0x24032970
 80020cc:	0802332c 	.word	0x0802332c
 80020d0:	240329a0 	.word	0x240329a0

080020d4 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80020de:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <microros_allocate+0x3c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <microros_allocate+0x3c>)
 80020ec:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80020ee:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <microros_allocate+0x40>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <microros_allocate+0x40>)
 80020fc:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7fe fc52 	bl	80009a8 <pvPortMallocMicroROS>
 8002104:	4603      	mov	r3, r0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	240329ec 	.word	0x240329ec
 8002114:	240329f0 	.word	0x240329f0

08002118 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00c      	beq.n	8002142 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7fe fd61 	bl	8000bf0 <getBlockSize>
 800212e:	4603      	mov	r3, r0
 8002130:	4a06      	ldr	r2, [pc, #24]	@ (800214c <microros_deallocate+0x34>)
 8002132:	6812      	ldr	r2, [r2, #0]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	461a      	mov	r2, r3
 8002138:	4b04      	ldr	r3, [pc, #16]	@ (800214c <microros_deallocate+0x34>)
 800213a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7fe fcfb 	bl	8000b38 <vPortFreeMicroROS>
  }
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	240329f0 	.word	0x240329f0

08002150 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800215c:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <microros_reallocate+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	461a      	mov	r2, r3
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	4413      	add	r3, r2
 8002166:	461a      	mov	r2, r3
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <microros_reallocate+0x64>)
 800216a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800216c:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <microros_reallocate+0x68>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	4413      	add	r3, r2
 8002176:	461a      	mov	r2, r3
 8002178:	4b0f      	ldr	r3, [pc, #60]	@ (80021b8 <microros_reallocate+0x68>)
 800217a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d104      	bne.n	800218c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002182:	68b8      	ldr	r0, [r7, #8]
 8002184:	f7fe fc10 	bl	80009a8 <pvPortMallocMicroROS>
 8002188:	4603      	mov	r3, r0
 800218a:	e00e      	b.n	80021aa <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f7fe fd2f 	bl	8000bf0 <getBlockSize>
 8002192:	4603      	mov	r3, r0
 8002194:	4a08      	ldr	r2, [pc, #32]	@ (80021b8 <microros_reallocate+0x68>)
 8002196:	6812      	ldr	r2, [r2, #0]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	461a      	mov	r2, r3
 800219c:	4b06      	ldr	r3, [pc, #24]	@ (80021b8 <microros_reallocate+0x68>)
 800219e:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80021a0:	68b9      	ldr	r1, [r7, #8]
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f7fe fd42 	bl	8000c2c <pvPortReallocMicroROS>
 80021a8:	4603      	mov	r3, r0
  }
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	240329ec 	.word	0x240329ec
 80021b8:	240329f0 	.word	0x240329f0

080021bc <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	fb02 f303 	mul.w	r3, r2, r3
 80021d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002204 <microros_zero_allocate+0x48>)
 80021d2:	6812      	ldr	r2, [r2, #0]
 80021d4:	4413      	add	r3, r2
 80021d6:	461a      	mov	r2, r3
 80021d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002204 <microros_zero_allocate+0x48>)
 80021da:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	fb02 f303 	mul.w	r3, r2, r3
 80021e4:	4a08      	ldr	r2, [pc, #32]	@ (8002208 <microros_zero_allocate+0x4c>)
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	4413      	add	r3, r2
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <microros_zero_allocate+0x4c>)
 80021ee:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 80021f0:	68b9      	ldr	r1, [r7, #8]
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f7fe fd47 	bl	8000c86 <pvPortCallocMicroROS>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	240329ec 	.word	0x240329ec
 8002208:	240329f0 	.word	0x240329f0
 800220c:	00000000 	.word	0x00000000

08002210 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002210:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002222:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002226:	a320      	add	r3, pc, #128	@ (adr r3, 80022a8 <UTILS_NanosecondsToTimespec+0x98>)
 8002228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222c:	f7fe f8c0 	bl	80003b0 <__aeabi_ldivmod>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800223a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800223e:	a31a      	add	r3, pc, #104	@ (adr r3, 80022a8 <UTILS_NanosecondsToTimespec+0x98>)
 8002240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002244:	f7fe f8b4 	bl	80003b0 <__aeabi_ldivmod>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	2b00      	cmp	r3, #0
 8002252:	da20      	bge.n	8002296 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	4a11      	ldr	r2, [pc, #68]	@ (80022a0 <UTILS_NanosecondsToTimespec+0x90>)
 800225a:	fb82 1203 	smull	r1, r2, r2, r3
 800225e:	1712      	asrs	r2, r2, #28
 8002260:	17db      	asrs	r3, r3, #31
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	3301      	adds	r3, #1
 8002266:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226e:	6979      	ldr	r1, [r7, #20]
 8002270:	17c8      	asrs	r0, r1, #31
 8002272:	460c      	mov	r4, r1
 8002274:	4605      	mov	r5, r0
 8002276:	ebb2 0804 	subs.w	r8, r2, r4
 800227a:	eb63 0905 	sbc.w	r9, r3, r5
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	4906      	ldr	r1, [pc, #24]	@ (80022a4 <UTILS_NanosecondsToTimespec+0x94>)
 800228c:	fb01 f303 	mul.w	r3, r1, r3
 8002290:	441a      	add	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	609a      	str	r2, [r3, #8]
    }
}
 8002296:	bf00      	nop
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80022a0:	44b82fa1 	.word	0x44b82fa1
 80022a4:	3b9aca00 	.word	0x3b9aca00
 80022a8:	3b9aca00 	.word	0x3b9aca00
 80022ac:	00000000 	.word	0x00000000

080022b0 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80022b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022b4:	b08e      	sub	sp, #56	@ 0x38
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6278      	str	r0, [r7, #36]	@ 0x24
 80022ba:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80022bc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80022c0:	2300      	movs	r3, #0
 80022c2:	6013      	str	r3, [r2, #0]
 80022c4:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80022d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022d6:	4618      	mov	r0, r3
 80022d8:	f00d fe0c 	bl	800fef4 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80022dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022de:	17da      	asrs	r2, r3, #31
 80022e0:	61bb      	str	r3, [r7, #24]
 80022e2:	61fa      	str	r2, [r7, #28]
 80022e4:	f04f 0200 	mov.w	r2, #0
 80022e8:	f04f 0300 	mov.w	r3, #0
 80022ec:	69b9      	ldr	r1, [r7, #24]
 80022ee:	000b      	movs	r3, r1
 80022f0:	2200      	movs	r2, #0
 80022f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80022f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f8:	2200      	movs	r2, #0
 80022fa:	461c      	mov	r4, r3
 80022fc:	4615      	mov	r5, r2
 80022fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002302:	1911      	adds	r1, r2, r4
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	416b      	adcs	r3, r5
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800230e:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002312:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	f04f 0400 	mov.w	r4, #0
 800231e:	f04f 0500 	mov.w	r5, #0
 8002322:	015d      	lsls	r5, r3, #5
 8002324:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002328:	0154      	lsls	r4, r2, #5
 800232a:	4622      	mov	r2, r4
 800232c:	462b      	mov	r3, r5
 800232e:	ebb2 0800 	subs.w	r8, r2, r0
 8002332:	eb63 0901 	sbc.w	r9, r3, r1
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	f04f 0300 	mov.w	r3, #0
 800233e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002342:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002346:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800234a:	4690      	mov	r8, r2
 800234c:	4699      	mov	r9, r3
 800234e:	eb18 0a00 	adds.w	sl, r8, r0
 8002352:	eb49 0b01 	adc.w	fp, r9, r1
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	f04f 0300 	mov.w	r3, #0
 800235e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002362:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002366:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800236a:	ebb2 040a 	subs.w	r4, r2, sl
 800236e:	603c      	str	r4, [r7, #0]
 8002370:	eb63 030b 	sbc.w	r3, r3, fp
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	e9d7 4500 	ldrd	r4, r5, [r7]
 800237a:	4623      	mov	r3, r4
 800237c:	181b      	adds	r3, r3, r0
 800237e:	613b      	str	r3, [r7, #16]
 8002380:	462b      	mov	r3, r5
 8002382:	eb41 0303 	adc.w	r3, r1, r3
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	6a3a      	ldr	r2, [r7, #32]
 800238a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800238e:	f7ff ff3f 	bl	8002210 <UTILS_NanosecondsToTimespec>

    return 0;
 8002392:	2300      	movs	r3, #0
 8002394:	4618      	mov	r0, r3
 8002396:	3738      	adds	r7, #56	@ 0x38
 8002398:	46bd      	mov	sp, r7
 800239a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080023a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a6:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <HAL_MspInit+0x38>)
 80023a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023ac:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <HAL_MspInit+0x38>)
 80023ae:	f043 0302 	orr.w	r3, r3, #2
 80023b2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_MspInit+0x38>)
 80023b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80023c4:	2200      	movs	r2, #0
 80023c6:	210f      	movs	r1, #15
 80023c8:	f06f 0001 	mvn.w	r0, #1
 80023cc:	f002 fbfc 	bl	8004bc8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	58024400 	.word	0x58024400

080023dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b090      	sub	sp, #64	@ 0x40
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b0f      	cmp	r3, #15
 80023e8:	d827      	bhi.n	800243a <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 80023ea:	2200      	movs	r2, #0
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	2036      	movs	r0, #54	@ 0x36
 80023f0:	f002 fbea 	bl	8004bc8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80023f4:	2036      	movs	r0, #54	@ 0x36
 80023f6:	f002 fc01 	bl	8004bfc <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80023fa:	4a29      	ldr	r2, [pc, #164]	@ (80024a0 <HAL_InitTick+0xc4>)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002400:	4b28      	ldr	r3, [pc, #160]	@ (80024a4 <HAL_InitTick+0xc8>)
 8002402:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002406:	4a27      	ldr	r2, [pc, #156]	@ (80024a4 <HAL_InitTick+0xc8>)
 8002408:	f043 0310 	orr.w	r3, r3, #16
 800240c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002410:	4b24      	ldr	r3, [pc, #144]	@ (80024a4 <HAL_InitTick+0xc8>)
 8002412:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800241e:	f107 0210 	add.w	r2, r7, #16
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	4611      	mov	r1, r2
 8002428:	4618      	mov	r0, r3
 800242a:	f006 fc41 	bl	8008cb0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800242e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002430:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002434:	2b00      	cmp	r3, #0
 8002436:	d106      	bne.n	8002446 <HAL_InitTick+0x6a>
 8002438:	e001      	b.n	800243e <HAL_InitTick+0x62>
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e02b      	b.n	8002496 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800243e:	f006 fc0b 	bl	8008c58 <HAL_RCC_GetPCLK1Freq>
 8002442:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002444:	e004      	b.n	8002450 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002446:	f006 fc07 	bl	8008c58 <HAL_RCC_GetPCLK1Freq>
 800244a:	4603      	mov	r3, r0
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002452:	4a15      	ldr	r2, [pc, #84]	@ (80024a8 <HAL_InitTick+0xcc>)
 8002454:	fba2 2303 	umull	r2, r3, r2, r3
 8002458:	0c9b      	lsrs	r3, r3, #18
 800245a:	3b01      	subs	r3, #1
 800245c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800245e:	4b13      	ldr	r3, [pc, #76]	@ (80024ac <HAL_InitTick+0xd0>)
 8002460:	4a13      	ldr	r2, [pc, #76]	@ (80024b0 <HAL_InitTick+0xd4>)
 8002462:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <HAL_InitTick+0xd0>)
 8002466:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800246a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800246c:	4a0f      	ldr	r2, [pc, #60]	@ (80024ac <HAL_InitTick+0xd0>)
 800246e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002470:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <HAL_InitTick+0xd0>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <HAL_InitTick+0xd0>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800247e:	480b      	ldr	r0, [pc, #44]	@ (80024ac <HAL_InitTick+0xd0>)
 8002480:	f009 f956 	bl	800b730 <HAL_TIM_Base_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d104      	bne.n	8002494 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800248a:	4808      	ldr	r0, [pc, #32]	@ (80024ac <HAL_InitTick+0xd0>)
 800248c:	f009 f9b2 	bl	800b7f4 <HAL_TIM_Base_Start_IT>
 8002490:	4603      	mov	r3, r0
 8002492:	e000      	b.n	8002496 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	3740      	adds	r7, #64	@ 0x40
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	2400000c 	.word	0x2400000c
 80024a4:	58024400 	.word	0x58024400
 80024a8:	431bde83 	.word	0x431bde83
 80024ac:	240329f4 	.word	0x240329f4
 80024b0:	40001000 	.word	0x40001000

080024b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024b8:	bf00      	nop
 80024ba:	e7fd      	b.n	80024b8 <NMI_Handler+0x4>

080024bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <HardFault_Handler+0x4>

080024c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <MemManage_Handler+0x4>

080024cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <BusFault_Handler+0x4>

080024d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <UsageFault_Handler+0x4>

080024dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <DMA1_Stream0_IRQHandler+0x10>)
 80024f2:	f003 febb 	bl	800626c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	24032c60 	.word	0x24032c60

08002500 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002504:	4802      	ldr	r0, [pc, #8]	@ (8002510 <DMA1_Stream1_IRQHandler+0x10>)
 8002506:	f003 feb1 	bl	800626c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	24032cd8 	.word	0x24032cd8

08002514 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002518:	4802      	ldr	r0, [pc, #8]	@ (8002524 <USART2_IRQHandler+0x10>)
 800251a:	f009 fd89 	bl	800c030 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	24032a48 	.word	0x24032a48

08002528 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800252c:	4802      	ldr	r0, [pc, #8]	@ (8002538 <USART3_IRQHandler+0x10>)
 800252e:	f009 fd7f 	bl	800c030 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	24032adc 	.word	0x24032adc

0800253c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JoySW_Pin);
 8002540:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002544:	f005 fb79 	bl	8007c3a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}

0800254c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <TIM6_DAC_IRQHandler+0x10>)
 8002552:	f009 f9c7 	bl	800b8e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	240329f4 	.word	0x240329f4

08002560 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <DMA2_Stream1_IRQHandler+0x10>)
 8002566:	f003 fe81 	bl	800626c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	24032b70 	.word	0x24032b70

08002574 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002578:	4802      	ldr	r0, [pc, #8]	@ (8002584 <DMA2_Stream2_IRQHandler+0x10>)
 800257a:	f003 fe77 	bl	800626c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	24032be8 	.word	0x24032be8

08002588 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  return 1;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_kill>:

int _kill(int pid, int sig)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025a2:	f01f ff07 	bl	80223b4 <__errno>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2216      	movs	r2, #22
 80025aa:	601a      	str	r2, [r3, #0]
  return -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <_exit>:

void _exit (int status)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff ffe7 	bl	8002598 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025ca:	bf00      	nop
 80025cc:	e7fd      	b.n	80025ca <_exit+0x12>

080025ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	e00a      	b.n	80025f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025e0:	f3af 8000 	nop.w
 80025e4:	4601      	mov	r1, r0
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1c5a      	adds	r2, r3, #1
 80025ea:	60ba      	str	r2, [r7, #8]
 80025ec:	b2ca      	uxtb	r2, r1
 80025ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3301      	adds	r3, #1
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	dbf0      	blt.n	80025e0 <_read+0x12>
  }

  return len;
 80025fe:	687b      	ldr	r3, [r7, #4]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	e009      	b.n	800262e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	60ba      	str	r2, [r7, #8]
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	3301      	adds	r3, #1
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	429a      	cmp	r2, r3
 8002634:	dbf1      	blt.n	800261a <_write+0x12>
  }
  return len;
 8002636:	687b      	ldr	r3, [r7, #4]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <_close>:

int _close(int file)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002648:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002668:	605a      	str	r2, [r3, #4]
  return 0;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <_isatty>:

int _isatty(int file)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002680:	2301      	movs	r3, #1
}
 8002682:	4618      	mov	r0, r3
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800268e:	b480      	push	{r7}
 8002690:	b085      	sub	sp, #20
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026b0:	4a14      	ldr	r2, [pc, #80]	@ (8002704 <_sbrk+0x5c>)
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <_sbrk+0x60>)
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026bc:	4b13      	ldr	r3, [pc, #76]	@ (800270c <_sbrk+0x64>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d102      	bne.n	80026ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026c4:	4b11      	ldr	r3, [pc, #68]	@ (800270c <_sbrk+0x64>)
 80026c6:	4a12      	ldr	r2, [pc, #72]	@ (8002710 <_sbrk+0x68>)
 80026c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <_sbrk+0x64>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d207      	bcs.n	80026e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026d8:	f01f fe6c 	bl	80223b4 <__errno>
 80026dc:	4603      	mov	r3, r0
 80026de:	220c      	movs	r2, #12
 80026e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026e6:	e009      	b.n	80026fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026e8:	4b08      	ldr	r3, [pc, #32]	@ (800270c <_sbrk+0x64>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ee:	4b07      	ldr	r3, [pc, #28]	@ (800270c <_sbrk+0x64>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4413      	add	r3, r2
 80026f6:	4a05      	ldr	r2, [pc, #20]	@ (800270c <_sbrk+0x64>)
 80026f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026fa:	68fb      	ldr	r3, [r7, #12]
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	24080000 	.word	0x24080000
 8002708:	00000400 	.word	0x00000400
 800270c:	24032a44 	.word	0x24032a44
 8002710:	240696f0 	.word	0x240696f0

08002714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002718:	4b37      	ldr	r3, [pc, #220]	@ (80027f8 <SystemInit+0xe4>)
 800271a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800271e:	4a36      	ldr	r2, [pc, #216]	@ (80027f8 <SystemInit+0xe4>)
 8002720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002728:	4b34      	ldr	r3, [pc, #208]	@ (80027fc <SystemInit+0xe8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 030f 	and.w	r3, r3, #15
 8002730:	2b06      	cmp	r3, #6
 8002732:	d807      	bhi.n	8002744 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002734:	4b31      	ldr	r3, [pc, #196]	@ (80027fc <SystemInit+0xe8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f023 030f 	bic.w	r3, r3, #15
 800273c:	4a2f      	ldr	r2, [pc, #188]	@ (80027fc <SystemInit+0xe8>)
 800273e:	f043 0307 	orr.w	r3, r3, #7
 8002742:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002744:	4b2e      	ldr	r3, [pc, #184]	@ (8002800 <SystemInit+0xec>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a2d      	ldr	r2, [pc, #180]	@ (8002800 <SystemInit+0xec>)
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002750:	4b2b      	ldr	r3, [pc, #172]	@ (8002800 <SystemInit+0xec>)
 8002752:	2200      	movs	r2, #0
 8002754:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002756:	4b2a      	ldr	r3, [pc, #168]	@ (8002800 <SystemInit+0xec>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	4929      	ldr	r1, [pc, #164]	@ (8002800 <SystemInit+0xec>)
 800275c:	4b29      	ldr	r3, [pc, #164]	@ (8002804 <SystemInit+0xf0>)
 800275e:	4013      	ands	r3, r2
 8002760:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002762:	4b26      	ldr	r3, [pc, #152]	@ (80027fc <SystemInit+0xe8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d007      	beq.n	800277e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800276e:	4b23      	ldr	r3, [pc, #140]	@ (80027fc <SystemInit+0xe8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f023 030f 	bic.w	r3, r3, #15
 8002776:	4a21      	ldr	r2, [pc, #132]	@ (80027fc <SystemInit+0xe8>)
 8002778:	f043 0307 	orr.w	r3, r3, #7
 800277c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800277e:	4b20      	ldr	r3, [pc, #128]	@ (8002800 <SystemInit+0xec>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002784:	4b1e      	ldr	r3, [pc, #120]	@ (8002800 <SystemInit+0xec>)
 8002786:	2200      	movs	r2, #0
 8002788:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800278a:	4b1d      	ldr	r3, [pc, #116]	@ (8002800 <SystemInit+0xec>)
 800278c:	2200      	movs	r2, #0
 800278e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002790:	4b1b      	ldr	r3, [pc, #108]	@ (8002800 <SystemInit+0xec>)
 8002792:	4a1d      	ldr	r2, [pc, #116]	@ (8002808 <SystemInit+0xf4>)
 8002794:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002796:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <SystemInit+0xec>)
 8002798:	4a1c      	ldr	r2, [pc, #112]	@ (800280c <SystemInit+0xf8>)
 800279a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800279c:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <SystemInit+0xec>)
 800279e:	4a1c      	ldr	r2, [pc, #112]	@ (8002810 <SystemInit+0xfc>)
 80027a0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80027a2:	4b17      	ldr	r3, [pc, #92]	@ (8002800 <SystemInit+0xec>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80027a8:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <SystemInit+0xec>)
 80027aa:	4a19      	ldr	r2, [pc, #100]	@ (8002810 <SystemInit+0xfc>)
 80027ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80027ae:	4b14      	ldr	r3, [pc, #80]	@ (8002800 <SystemInit+0xec>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <SystemInit+0xec>)
 80027b6:	4a16      	ldr	r2, [pc, #88]	@ (8002810 <SystemInit+0xfc>)
 80027b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80027ba:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <SystemInit+0xec>)
 80027bc:	2200      	movs	r2, #0
 80027be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002800 <SystemInit+0xec>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002800 <SystemInit+0xec>)
 80027c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002800 <SystemInit+0xec>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80027d2:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <SystemInit+0x100>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <SystemInit+0x104>)
 80027d8:	4013      	ands	r3, r2
 80027da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027de:	d202      	bcs.n	80027e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80027e0:	4b0e      	ldr	r3, [pc, #56]	@ (800281c <SystemInit+0x108>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80027e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <SystemInit+0x10c>)
 80027e8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80027ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80027ee:	bf00      	nop
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000ed00 	.word	0xe000ed00
 80027fc:	52002000 	.word	0x52002000
 8002800:	58024400 	.word	0x58024400
 8002804:	eaf6ed7f 	.word	0xeaf6ed7f
 8002808:	02020200 	.word	0x02020200
 800280c:	01ff0000 	.word	0x01ff0000
 8002810:	01010280 	.word	0x01010280
 8002814:	5c001000 	.word	0x5c001000
 8002818:	ffff0000 	.word	0xffff0000
 800281c:	51008108 	.word	0x51008108
 8002820:	52004000 	.word	0x52004000

08002824 <StartTaskControle>:
  * @brief  TaskControle task function.
  * @param  argument: not used.
  * @retval None
  */
void StartTaskControle(void * argument)
{
 8002824:	b590      	push	{r4, r7, lr}
 8002826:	b099      	sub	sp, #100	@ 0x64
 8002828:	af04      	add	r7, sp, #16
 800282a:	6078      	str	r0, [r7, #4]
  // Local variables -- START
  unsigned char ucControlMode;
  unsigned char ucFlagFullMsg;

  // Joystick calibration
  unsigned int uiX0   = 33970;
 800282c:	f248 43b2 	movw	r3, #33970	@ 0x84b2
 8002830:	64bb      	str	r3, [r7, #72]	@ 0x48
  unsigned int uiXMin = 1057;
 8002832:	f240 4321 	movw	r3, #1057	@ 0x421
 8002836:	647b      	str	r3, [r7, #68]	@ 0x44
  unsigned int uiXMax = 65535;
 8002838:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800283c:	643b      	str	r3, [r7, #64]	@ 0x40
  unsigned int uiY0   = 33580;
 800283e:	f248 332c 	movw	r3, #33580	@ 0x832c
 8002842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  unsigned int uiYMin = 1062;
 8002844:	f240 4326 	movw	r3, #1062	@ 0x426
 8002848:	63bb      	str	r3, [r7, #56]	@ 0x38
  unsigned int uiYMax = 65535;
 800284a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800284e:	637b      	str	r3, [r7, #52]	@ 0x34

  // Return flags
  unsigned int uiFlags = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	633b      	str	r3, [r7, #48]	@ 0x30
  unsigned char ucTxMsgToCarla[MSG_TO_CARLA_SIZE];

  // Local variables -- END

  // Initialization of DMA RX in circular mode
  HAL_UART_Receive_DMA(&huart2, ucDmaBuffer, UART2_DMA_BUFFER_SIZE);
 8002854:	2216      	movs	r2, #22
 8002856:	4993      	ldr	r1, [pc, #588]	@ (8002aa4 <StartTaskControle+0x280>)
 8002858:	4893      	ldr	r0, [pc, #588]	@ (8002aa8 <StartTaskControle+0x284>)
 800285a:	f009 fb07 	bl	800be6c <HAL_UART_Receive_DMA>

  // Initialization of operation mode
  ucControlMode = MANUAL;
 800285e:	2304      	movs	r3, #4
 8002860:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  
  uiFlags = osThreadFlagsGet();
 8002864:	f00b fc74 	bl	800e150 <osThreadFlagsGet>
 8002868:	6338      	str	r0, [r7, #48]	@ 0x30
  uiFlags = osThreadFlagsWait(MICRO_ROS_AGENT_ONLINE_FLAG, osFlagsWaitAny, 1000 * 20); // Wait 20 seconds for uROS init
 800286a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800286e:	2100      	movs	r1, #0
 8002870:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002874:	f00b fc8d 	bl	800e192 <osThreadFlagsWait>
 8002878:	6338      	str	r0, [r7, #48]	@ 0x30

  if(osFlagsErrorTimeout == uiFlags)
 800287a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800287c:	f113 0f02 	cmn.w	r3, #2
 8002880:	d102      	bne.n	8002888 <StartTaskControle+0x64>
  {
    ucControlMode = MANUAL;
 8002882:	2304      	movs	r3, #4
 8002884:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  // Task loop
  for(;;)
  {

    // Looking fot operation mode change by Autoware -- START
	uiFlags = osThreadFlagsGet();
 8002888:	f00b fc62 	bl	800e150 <osThreadFlagsGet>
 800288c:	6338      	str	r0, [r7, #48]	@ 0x30
    uiFlags = osThreadFlagsWait(TO_AUTOWARE_MODE_FLAG | TO_MANUAL_MODE_FLAG, osFlagsWaitAny, 0);
 800288e:	2200      	movs	r2, #0
 8002890:	2100      	movs	r1, #0
 8002892:	2011      	movs	r0, #17
 8002894:	f00b fc7d 	bl	800e192 <osThreadFlagsWait>
 8002898:	6338      	str	r0, [r7, #48]	@ 0x30

    if(CHECK_FLAG(TO_AUTOWARE_MODE_FLAG, uiFlags))
 800289a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d006      	beq.n	80028b2 <StartTaskControle+0x8e>
 80028a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db03      	blt.n	80028b2 <StartTaskControle+0x8e>
    {
      ucControlMode = AUTOWARE;
 80028aa:	2301      	movs	r3, #1
 80028ac:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80028b0:	e016      	b.n	80028e0 <StartTaskControle+0xbc>
    }
    else if(CHECK_FLAG(TO_MANUAL_MODE_FLAG, uiFlags))
 80028b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d006      	beq.n	80028ca <StartTaskControle+0xa6>
 80028bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028be:	2b00      	cmp	r3, #0
 80028c0:	db03      	blt.n	80028ca <StartTaskControle+0xa6>
    {
      ucControlMode = MANUAL;
 80028c2:	2304      	movs	r3, #4
 80028c4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80028c8:	e00a      	b.n	80028e0 <StartTaskControle+0xbc>
    }
    else if(CHECK_FLAG((TO_AUTOWARE_MODE_FLAG | TO_MANUAL_MODE_FLAG), uiFlags))
 80028ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028cc:	f003 0311 	and.w	r3, r3, #17
 80028d0:	2b11      	cmp	r3, #17
 80028d2:	d105      	bne.n	80028e0 <StartTaskControle+0xbc>
 80028d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	db02      	blt.n	80028e0 <StartTaskControle+0xbc>
    {
      ucControlMode = MANUAL;
 80028da:	2304      	movs	r3, #4
 80028dc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }
    // Looking for operation mode change by Autoware -- END

    // Looking for operation mode change by JoySW -- START
    uiFlags = osThreadFlagsGet();
 80028e0:	f00b fc36 	bl	800e150 <osThreadFlagsGet>
 80028e4:	6338      	str	r0, [r7, #48]	@ 0x30
    uiFlags = osThreadFlagsWait(JOYSW_FLAG, osFlagsWaitAll, 0);
 80028e6:	2200      	movs	r2, #0
 80028e8:	2101      	movs	r1, #1
 80028ea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80028ee:	f00b fc50 	bl	800e192 <osThreadFlagsWait>
 80028f2:	6338      	str	r0, [r7, #48]	@ 0x30

    if(CHECK_FLAG(JOYSW_FLAG, uiFlags))
 80028f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01d      	beq.n	800293a <StartTaskControle+0x116>
 80028fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002900:	2b00      	cmp	r3, #0
 8002902:	db1a      	blt.n	800293a <StartTaskControle+0x116>
    {
      if(AUTOWARE == ucControlMode)
 8002904:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002908:	2b01      	cmp	r3, #1
 800290a:	d109      	bne.n	8002920 <StartTaskControle+0xfc>
      {
        ucControlMode = MANUAL;
 800290c:	2304      	movs	r3, #4
 800290e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        osThreadFlagsSet(TaskMicroAutowaHandle, TO_MANUAL_MODE_FLAG);
 8002912:	4b66      	ldr	r3, [pc, #408]	@ (8002aac <StartTaskControle+0x288>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2110      	movs	r1, #16
 8002918:	4618      	mov	r0, r3
 800291a:	f00b fbcb 	bl	800e0b4 <osThreadFlagsSet>
 800291e:	e00c      	b.n	800293a <StartTaskControle+0x116>
      }
      else if(MANUAL == ucControlMode)
 8002920:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002924:	2b04      	cmp	r3, #4
 8002926:	d108      	bne.n	800293a <StartTaskControle+0x116>
      {
        ucControlMode = AUTOWARE;
 8002928:	2301      	movs	r3, #1
 800292a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        osThreadFlagsSet(TaskMicroAutowaHandle, TO_AUTOWARE_MODE_FLAG);
 800292e:	4b5f      	ldr	r3, [pc, #380]	@ (8002aac <StartTaskControle+0x288>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2101      	movs	r1, #1
 8002934:	4618      	mov	r0, r3
 8002936:	f00b fbbd 	bl	800e0b4 <osThreadFlagsSet>
      }
    }
    // Looking for operation mode change by JoySW -- END

    // Autonomous mode (AUTOWARE) routine -- START
    if(AUTOWARE == ucControlMode)
 800293a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800293e:	2b01      	cmp	r3, #1
 8002940:	d168      	bne.n	8002a14 <StartTaskControle+0x1f0>
    {
      // Setting driving mode lights
	  vDrivingModeLights(ucControlMode);
 8002942:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002946:	4618      	mov	r0, r3
 8002948:	f000 fc90 	bl	800326c <vDrivingModeLights>

      // WAIT for flag to sync xControlAction update
  	  uiFlags = osThreadFlagsGet();
 800294c:	f00b fc00 	bl	800e150 <osThreadFlagsGet>
 8002950:	6338      	str	r0, [r7, #48]	@ 0x30
      uiFlags = osThreadFlagsWait(DATA_UPDATED_FLAG, osFlagsWaitAll, TIMEOUT_GET_CONTROL_ACTION);
 8002952:	223c      	movs	r2, #60	@ 0x3c
 8002954:	2101      	movs	r1, #1
 8002956:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800295a:	f00b fc1a 	bl	800e192 <osThreadFlagsWait>
 800295e:	6338      	str	r0, [r7, #48]	@ 0x30

      // Timeout error
      if(osFlagsErrorTimeout == uiFlags)
 8002960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002962:	f113 0f02 	cmn.w	r3, #2
 8002966:	d055      	beq.n	8002a14 <StartTaskControle+0x1f0>
      {
        //ucControlMode = MANUAL;
        //osThreadFlagsSet(TaskMicroAutowaHandle, TO_MANUAL_MODE_FLAG);
      }
      else if(CHECK_FLAG(DATA_UPDATED_FLAG, uiFlags))
 8002968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800296a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d050      	beq.n	8002a14 <StartTaskControle+0x1f0>
 8002972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002974:	2b00      	cmp	r3, #0
 8002976:	db4d      	blt.n	8002a14 <StartTaskControle+0x1f0>
      {
        osMutexAcquire(MutexControlActionHandle, osWaitForever);
 8002978:	4b4d      	ldr	r3, [pc, #308]	@ (8002ab0 <StartTaskControle+0x28c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002980:	4618      	mov	r0, r3
 8002982:	f00b fd28 	bl	800e3d6 <osMutexAcquire>
        vGetStringFromControlAction(xControlAction, ucTxMsgToCarla);
 8002986:	4b4b      	ldr	r3, [pc, #300]	@ (8002ab4 <StartTaskControle+0x290>)
 8002988:	f107 0208 	add.w	r2, r7, #8
 800298c:	9202      	str	r2, [sp, #8]
 800298e:	466c      	mov	r4, sp
 8002990:	f103 0210 	add.w	r2, r3, #16
 8002994:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002998:	e884 0003 	stmia.w	r4, {r0, r1}
 800299c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800299e:	f000 fbe1 	bl	8003164 <vGetStringFromControlAction>
        osMutexRelease(MutexControlActionHandle);
 80029a2:	4b43      	ldr	r3, [pc, #268]	@ (8002ab0 <StartTaskControle+0x28c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f00b fd60 	bl	800e46c <osMutexRelease>

        // Send cTxMsgToCarla to CARLA
        HAL_UART_Transmit_DMA(&huart2, ucTxMsgToCarla, MSG_TO_CARLA_SIZE);
 80029ac:	f107 0308 	add.w	r3, r7, #8
 80029b0:	221e      	movs	r2, #30
 80029b2:	4619      	mov	r1, r3
 80029b4:	483c      	ldr	r0, [pc, #240]	@ (8002aa8 <StartTaskControle+0x284>)
 80029b6:	f009 f9d9 	bl	800bd6c <HAL_UART_Transmit_DMA>

        // Wait CARLA full msg xVehicleStatusRx
        uiFlags = osThreadFlagsGet();
 80029ba:	f00b fbc9 	bl	800e150 <osThreadFlagsGet>
 80029be:	6338      	str	r0, [r7, #48]	@ 0x30
        uiFlags = osThreadFlagsWait(UART_NEW_DATA_FLAG, osFlagsWaitAll, TIMEOUT_GET_CARLA_RX);
 80029c0:	223c      	movs	r2, #60	@ 0x3c
 80029c2:	2101      	movs	r1, #1
 80029c4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80029c8:	f00b fbe3 	bl	800e192 <osThreadFlagsWait>
 80029cc:	6338      	str	r0, [r7, #48]	@ 0x30
        if(osFlagsErrorTimeout == uiFlags)
        {
         // ucControlMode = EMERGENCY;
        }

        osMutexAcquire(MutexControlSignalHandle, osWaitForever);
 80029ce:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab8 <StartTaskControle+0x294>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029d6:	4618      	mov	r0, r3
 80029d8:	f00b fcfd 	bl	800e3d6 <osMutexAcquire>

        xControlSignal.fLongSpeed = xVehicleStatus.xLongSpeed.fFloat;
 80029dc:	4b37      	ldr	r3, [pc, #220]	@ (8002abc <StartTaskControle+0x298>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a37      	ldr	r2, [pc, #220]	@ (8002ac0 <StartTaskControle+0x29c>)
 80029e2:	6153      	str	r3, [r2, #20]
        xControlSignal.fLatSpeed = xVehicleStatus.xLatSpeed.fFloat;
 80029e4:	4b35      	ldr	r3, [pc, #212]	@ (8002abc <StartTaskControle+0x298>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	4a35      	ldr	r2, [pc, #212]	@ (8002ac0 <StartTaskControle+0x29c>)
 80029ea:	6193      	str	r3, [r2, #24]
        xControlSignal.fHeadingRate = xVehicleStatus.xHeadingRate.fFloat;
 80029ec:	4b33      	ldr	r3, [pc, #204]	@ (8002abc <StartTaskControle+0x298>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	4a33      	ldr	r2, [pc, #204]	@ (8002ac0 <StartTaskControle+0x29c>)
 80029f2:	61d3      	str	r3, [r2, #28]
        xControlSignal.fSteeringStatus = xVehicleStatus.xSteeringStatus.fFloat;
 80029f4:	4b31      	ldr	r3, [pc, #196]	@ (8002abc <StartTaskControle+0x298>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4a31      	ldr	r2, [pc, #196]	@ (8002ac0 <StartTaskControle+0x29c>)
 80029fa:	6213      	str	r3, [r2, #32]

        osMutexRelease(MutexControlSignalHandle);
 80029fc:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab8 <StartTaskControle+0x294>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f00b fd33 	bl	800e46c <osMutexRelease>

        osThreadFlagsSet(TaskMicroAutowaHandle, DATA_UPDATED_FLAG);
 8002a06:	4b29      	ldr	r3, [pc, #164]	@ (8002aac <StartTaskControle+0x288>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f00b fb50 	bl	800e0b4 <osThreadFlagsSet>
    }
    // Autonomous mode (AUTOWARE) routine -- END


    // Manual mode (MANUAL) routine -- START
    if(MANUAL == ucControlMode)
 8002a14:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	f040 80ad 	bne.w	8002b78 <StartTaskControle+0x354>
    {
      // Setting driving mode lights
  	  vDrivingModeLights(ucControlMode);
 8002a1e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 fc22 	bl	800326c <vDrivingModeLights>

      // Joystick read block -- START
      fJoyXAxis = fGetJoyPostition((unsigned int) uiADC1Buffer[0], uiX0, uiXMax, uiXMin);
 8002a28:	4b26      	ldr	r3, [pc, #152]	@ (8002ac4 <StartTaskControle+0x2a0>)
 8002a2a:	6818      	ldr	r0, [r3, #0]
 8002a2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a30:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002a32:	f000 fb49 	bl	80030c8 <fGetJoyPostition>
 8002a36:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
      fJoyYAxis = fGetJoyPostition((unsigned int) uiADC1Buffer[1], uiY0, uiYMax, uiYMin);
 8002a3a:	4b22      	ldr	r3, [pc, #136]	@ (8002ac4 <StartTaskControle+0x2a0>)
 8002a3c:	6858      	ldr	r0, [r3, #4]
 8002a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a44:	f000 fb40 	bl	80030c8 <fGetJoyPostition>
 8002a48:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

      // Assembling xControlAction
      osMutexAcquire(MutexControlActionHandle, osWaitForever);
 8002a4c:	4b18      	ldr	r3, [pc, #96]	@ (8002ab0 <StartTaskControle+0x28c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a54:	4618      	mov	r0, r3
 8002a56:	f00b fcbe 	bl	800e3d6 <osMutexAcquire>
      xControlAction.xSteeringAngle.fFloat = -fJoyXAxis*MAX_STEERING_ANGLE;
 8002a5a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002a5e:	eef1 7a67 	vneg.f32	s15, s15
 8002a62:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <StartTaskControle+0x290>)
 8002a64:	edc3 7a00 	vstr	s15, [r3]
      xControlAction.xSteeringVelocity.fFloat = 0;
 8002a68:	4b12      	ldr	r3, [pc, #72]	@ (8002ab4 <StartTaskControle+0x290>)
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	605a      	str	r2, [r3, #4]
      xControlAction.xSpeed.fFloat = (fJoyYAxis > 0) ? fJoyYAxis*MAX_TROTTLE : 0.0;
 8002a70:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7c:	dd01      	ble.n	8002a82 <StartTaskControle+0x25e>
 8002a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a80:	e001      	b.n	8002a86 <StartTaskControle+0x262>
 8002a82:	f04f 0300 	mov.w	r3, #0
 8002a86:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab4 <StartTaskControle+0x290>)
 8002a88:	6093      	str	r3, [r2, #8]
      xControlAction.xAcceleration.fFloat = (fJoyYAxis < 0) ? -fJoyYAxis*MAX_BRAKE : 0.0;
 8002a8a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a96:	d519      	bpl.n	8002acc <StartTaskControle+0x2a8>
 8002a98:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a9c:	eef1 7a67 	vneg.f32	s15, s15
 8002aa0:	e016      	b.n	8002ad0 <StartTaskControle+0x2ac>
 8002aa2:	bf00      	nop
 8002aa4:	240329d4 	.word	0x240329d4
 8002aa8:	24032a48 	.word	0x24032a48
 8002aac:	2403296c 	.word	0x2403296c
 8002ab0:	24032974 	.word	0x24032974
 8002ab4:	24032988 	.word	0x24032988
 8002ab8:	24032970 	.word	0x24032970
 8002abc:	240329c4 	.word	0x240329c4
 8002ac0:	240329a0 	.word	0x240329a0
 8002ac4:	2403297c 	.word	0x2403297c
 8002ac8:	00000000 	.word	0x00000000
 8002acc:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8002ac8 <StartTaskControle+0x2a4>
 8002ad0:	4b4a      	ldr	r3, [pc, #296]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002ad2:	edc3 7a03 	vstr	s15, [r3, #12]
      xControlAction.xJerk.fFloat = 0;
 8002ad6:	4b49      	ldr	r3, [pc, #292]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	611a      	str	r2, [r3, #16]
      xControlAction.ucControlMode = MANUAL;
 8002ade:	4b47      	ldr	r3, [pc, #284]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002ae0:	2204      	movs	r2, #4
 8002ae2:	751a      	strb	r2, [r3, #20]
      vGetStringFromControlAction(xControlAction, ucTxMsgToCarla);
 8002ae4:	4b45      	ldr	r3, [pc, #276]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002ae6:	f107 0208 	add.w	r2, r7, #8
 8002aea:	9202      	str	r2, [sp, #8]
 8002aec:	466c      	mov	r4, sp
 8002aee:	f103 0210 	add.w	r2, r3, #16
 8002af2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002af6:	e884 0003 	stmia.w	r4, {r0, r1}
 8002afa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002afc:	f000 fb32 	bl	8003164 <vGetStringFromControlAction>

      osMutexRelease(MutexControlActionHandle);
 8002b00:	4b3f      	ldr	r3, [pc, #252]	@ (8002c00 <StartTaskControle+0x3dc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f00b fcb1 	bl	800e46c <osMutexRelease>

      // Send cTxMsgToCarla to CARLA
      HAL_UART_Transmit_DMA(&huart2, ucTxMsgToCarla, MSG_TO_CARLA_SIZE);
 8002b0a:	f107 0308 	add.w	r3, r7, #8
 8002b0e:	221e      	movs	r2, #30
 8002b10:	4619      	mov	r1, r3
 8002b12:	483c      	ldr	r0, [pc, #240]	@ (8002c04 <StartTaskControle+0x3e0>)
 8002b14:	f009 f92a 	bl	800bd6c <HAL_UART_Transmit_DMA>

      // Wait CARLA full msg xVehicleStatusRx
  	  uiFlags = osThreadFlagsGet();
 8002b18:	f00b fb1a 	bl	800e150 <osThreadFlagsGet>
 8002b1c:	6338      	str	r0, [r7, #48]	@ 0x30
      uiFlags = osThreadFlagsWait(UART_NEW_DATA_FLAG, osFlagsWaitAll, TIMEOUT_GET_CARLA_RX);
 8002b1e:	223c      	movs	r2, #60	@ 0x3c
 8002b20:	2101      	movs	r1, #1
 8002b22:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8002b26:	f00b fb34 	bl	800e192 <osThreadFlagsWait>
 8002b2a:	6338      	str	r0, [r7, #48]	@ 0x30
      {
        //ucControlMode = EMERGENCY;
      }

      // Assembling xControlSignal
      osMutexAcquire(MutexControlSignalHandle, osWaitForever);
 8002b2c:	4b36      	ldr	r3, [pc, #216]	@ (8002c08 <StartTaskControle+0x3e4>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b34:	4618      	mov	r0, r3
 8002b36:	f00b fc4e 	bl	800e3d6 <osMutexAcquire>

      xControlSignal.fLongSpeed = xVehicleStatus.xLongSpeed.fFloat;
 8002b3a:	4b34      	ldr	r3, [pc, #208]	@ (8002c0c <StartTaskControle+0x3e8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a34      	ldr	r2, [pc, #208]	@ (8002c10 <StartTaskControle+0x3ec>)
 8002b40:	6153      	str	r3, [r2, #20]
      xControlSignal.fLatSpeed = xVehicleStatus.xLatSpeed.fFloat;
 8002b42:	4b32      	ldr	r3, [pc, #200]	@ (8002c0c <StartTaskControle+0x3e8>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	4a32      	ldr	r2, [pc, #200]	@ (8002c10 <StartTaskControle+0x3ec>)
 8002b48:	6193      	str	r3, [r2, #24]
      xControlSignal.fHeadingRate = xVehicleStatus.xHeadingRate.fFloat;
 8002b4a:	4b30      	ldr	r3, [pc, #192]	@ (8002c0c <StartTaskControle+0x3e8>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	4a30      	ldr	r2, [pc, #192]	@ (8002c10 <StartTaskControle+0x3ec>)
 8002b50:	61d3      	str	r3, [r2, #28]
      xControlSignal.fSteeringStatus = xVehicleStatus.xSteeringStatus.fFloat;
 8002b52:	4b2e      	ldr	r3, [pc, #184]	@ (8002c0c <StartTaskControle+0x3e8>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	4a2e      	ldr	r2, [pc, #184]	@ (8002c10 <StartTaskControle+0x3ec>)
 8002b58:	6213      	str	r3, [r2, #32]

      osMutexRelease(MutexControlSignalHandle);
 8002b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002c08 <StartTaskControle+0x3e4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f00b fc84 	bl	800e46c <osMutexRelease>

      osThreadFlagsSet(TaskMicroAutowaHandle, DATA_UPDATED_FLAG);
 8002b64:	4b2b      	ldr	r3, [pc, #172]	@ (8002c14 <StartTaskControle+0x3f0>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f00b faa1 	bl	800e0b4 <osThreadFlagsSet>

      // WAIT
      osDelay(MANUAL_CONTROL_TIME_COMMAND);
 8002b72:	203c      	movs	r0, #60	@ 0x3c
 8002b74:	f00b fb8e 	bl	800e294 <osDelay>
    }
    // Manual mode (MANUAL) routine -- END

    // Emergency mode (EMERGENCY) routine -- START
    if(EMERGENCY == ucControlMode)
 8002b78:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f47f ae83 	bne.w	8002888 <StartTaskControle+0x64>
    {
      // Setting driving mode lights
  	  vDrivingModeLights(ucControlMode);
 8002b82:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002b86:	4618      	mov	r0, r3
 8002b88:	f000 fb70 	bl	800326c <vDrivingModeLights>
    
      osMutexAcquire(MutexControlActionHandle, osWaitForever);
 8002b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002c00 <StartTaskControle+0x3dc>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b94:	4618      	mov	r0, r3
 8002b96:	f00b fc1e 	bl	800e3d6 <osMutexAcquire>

      xControlAction.xSteeringAngle.fFloat = 0;
 8002b9a:	4b18      	ldr	r3, [pc, #96]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
      xControlAction.xSteeringVelocity.fFloat = 0;
 8002ba2:	4b16      	ldr	r3, [pc, #88]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	605a      	str	r2, [r3, #4]
      xControlAction.xSpeed.fFloat = 0;
 8002baa:	4b14      	ldr	r3, [pc, #80]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	609a      	str	r2, [r3, #8]
      xControlAction.xAcceleration.fFloat = 0;
 8002bb2:	4b12      	ldr	r3, [pc, #72]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	60da      	str	r2, [r3, #12]
      xControlAction.xJerk.fFloat = 0;
 8002bba:	4b10      	ldr	r3, [pc, #64]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	611a      	str	r2, [r3, #16]
      xControlAction.ucControlMode = EMERGENCY;
 8002bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	751a      	strb	r2, [r3, #20]
      vGetStringFromControlAction(xControlAction, ucTxMsgToCarla);
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bfc <StartTaskControle+0x3d8>)
 8002bca:	f107 0208 	add.w	r2, r7, #8
 8002bce:	9202      	str	r2, [sp, #8]
 8002bd0:	466c      	mov	r4, sp
 8002bd2:	f103 0210 	add.w	r2, r3, #16
 8002bd6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bda:	e884 0003 	stmia.w	r4, {r0, r1}
 8002bde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002be0:	f000 fac0 	bl	8003164 <vGetStringFromControlAction>

      // Try to stop the car whatever it takes
      while(1)
      {

        HAL_UART_Transmit_DMA(&huart2, ucTxMsgToCarla, MSG_TO_CARLA_SIZE);
 8002be4:	f107 0308 	add.w	r3, r7, #8
 8002be8:	221e      	movs	r2, #30
 8002bea:	4619      	mov	r1, r3
 8002bec:	4805      	ldr	r0, [pc, #20]	@ (8002c04 <StartTaskControle+0x3e0>)
 8002bee:	f009 f8bd 	bl	800bd6c <HAL_UART_Transmit_DMA>

        HAL_Delay(MANUAL_CONTROL_TIME_COMMAND);
 8002bf2:	203c      	movs	r0, #60	@ 0x3c
 8002bf4:	f000 fc0a 	bl	800340c <HAL_Delay>
        HAL_UART_Transmit_DMA(&huart2, ucTxMsgToCarla, MSG_TO_CARLA_SIZE);
 8002bf8:	bf00      	nop
 8002bfa:	e7f3      	b.n	8002be4 <StartTaskControle+0x3c0>
 8002bfc:	24032988 	.word	0x24032988
 8002c00:	24032974 	.word	0x24032974
 8002c04:	24032a48 	.word	0x24032a48
 8002c08:	24032970 	.word	0x24032970
 8002c0c:	240329c4 	.word	0x240329c4
 8002c10:	240329a0 	.word	0x240329a0
 8002c14:	2403296c 	.word	0x2403296c

08002c18 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c1c:	4b22      	ldr	r3, [pc, #136]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c1e:	4a23      	ldr	r2, [pc, #140]	@ (8002cac <MX_USART2_UART_Init+0x94>)
 8002c20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8002c22:	4b21      	ldr	r3, [pc, #132]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c24:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002c28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c30:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c36:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c3e:	220c      	movs	r2, #12
 8002c40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c42:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c48:	4b17      	ldr	r3, [pc, #92]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c54:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c5a:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c60:	4811      	ldr	r0, [pc, #68]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c62:	f009 f833 	bl	800bccc <HAL_UART_Init>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002c6c:	f7fe ff1a 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c70:	2100      	movs	r1, #0
 8002c72:	480d      	ldr	r0, [pc, #52]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c74:	f00b f81e 	bl	800dcb4 <HAL_UARTEx_SetTxFifoThreshold>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002c7e:	f7fe ff11 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c82:	2100      	movs	r1, #0
 8002c84:	4808      	ldr	r0, [pc, #32]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c86:	f00b f853 	bl	800dd30 <HAL_UARTEx_SetRxFifoThreshold>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002c90:	f7fe ff08 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002c94:	4804      	ldr	r0, [pc, #16]	@ (8002ca8 <MX_USART2_UART_Init+0x90>)
 8002c96:	f00a ffd4 	bl	800dc42 <HAL_UARTEx_DisableFifoMode>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002ca0:	f7fe ff00 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ca4:	bf00      	nop
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	24032a48 	.word	0x24032a48
 8002cac:	40004400 	.word	0x40004400

08002cb0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002cb4:	4b22      	ldr	r3, [pc, #136]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cb6:	4a23      	ldr	r2, [pc, #140]	@ (8002d44 <MX_USART3_UART_Init+0x94>)
 8002cb8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8002cba:	4b21      	ldr	r3, [pc, #132]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cbc:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002cc0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002cce:	4b1c      	ldr	r3, [pc, #112]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cd6:	220c      	movs	r2, #12
 8002cd8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cda:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce0:	4b17      	ldr	r3, [pc, #92]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ce6:	4b16      	ldr	r3, [pc, #88]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cec:	4b14      	ldr	r3, [pc, #80]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cf2:	4b13      	ldr	r3, [pc, #76]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cf8:	4811      	ldr	r0, [pc, #68]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002cfa:	f008 ffe7 	bl	800bccc <HAL_UART_Init>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002d04:	f7fe fece 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d08:	2100      	movs	r1, #0
 8002d0a:	480d      	ldr	r0, [pc, #52]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002d0c:	f00a ffd2 	bl	800dcb4 <HAL_UARTEx_SetTxFifoThreshold>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002d16:	f7fe fec5 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	4808      	ldr	r0, [pc, #32]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002d1e:	f00b f807 	bl	800dd30 <HAL_UARTEx_SetRxFifoThreshold>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002d28:	f7fe febc 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002d2c:	4804      	ldr	r0, [pc, #16]	@ (8002d40 <MX_USART3_UART_Init+0x90>)
 8002d2e:	f00a ff88 	bl	800dc42 <HAL_UARTEx_DisableFifoMode>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002d38:	f7fe feb4 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d3c:	bf00      	nop
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	24032adc 	.word	0x24032adc
 8002d44:	40004800 	.word	0x40004800

08002d48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b0be      	sub	sp, #248	@ 0xf8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d50:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	605a      	str	r2, [r3, #4]
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d60:	f107 0320 	add.w	r3, r7, #32
 8002d64:	22c0      	movs	r2, #192	@ 0xc0
 8002d66:	2100      	movs	r1, #0
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f01f fa39 	bl	80221e0 <memset>
  if(uartHandle->Instance==USART2)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a6a      	ldr	r2, [pc, #424]	@ (8002f1c <HAL_UART_MspInit+0x1d4>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	f040 80e1 	bne.w	8002f3c <HAL_UART_MspInit+0x1f4>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d7a:	f04f 0202 	mov.w	r2, #2
 8002d7e:	f04f 0300 	mov.w	r3, #0
 8002d82:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002d86:	2300      	movs	r3, #0
 8002d88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d8c:	f107 0320 	add.w	r3, r7, #32
 8002d90:	4618      	mov	r0, r3
 8002d92:	f005 ffcf 	bl	8008d34 <HAL_RCCEx_PeriphCLKConfig>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8002d9c:	f7fe fe82 	bl	8001aa4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002da0:	4b5f      	ldr	r3, [pc, #380]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002da2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002da6:	4a5e      	ldr	r2, [pc, #376]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002db0:	4b5b      	ldr	r3, [pc, #364]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dba:	61fb      	str	r3, [r7, #28]
 8002dbc:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dbe:	4b58      	ldr	r3, [pc, #352]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dc4:	4a56      	ldr	r2, [pc, #344]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002dce:	4b54      	ldr	r3, [pc, #336]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002dd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dd4:	f003 0301 	and.w	r3, r3, #1
 8002dd8:	61bb      	str	r3, [r7, #24]
 8002dda:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ddc:	4b50      	ldr	r3, [pc, #320]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002dde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002de2:	4a4f      	ldr	r2, [pc, #316]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002de4:	f043 0308 	orr.w	r3, r3, #8
 8002de8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002dec:	4b4c      	ldr	r3, [pc, #304]	@ (8002f20 <HAL_UART_MspInit+0x1d8>)
 8002dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002dfa:	2308      	movs	r3, #8
 8002dfc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e00:	2302      	movs	r3, #2
 8002e02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e12:	2307      	movs	r3, #7
 8002e14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e18:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4841      	ldr	r0, [pc, #260]	@ (8002f24 <HAL_UART_MspInit+0x1dc>)
 8002e20:	f004 fd42 	bl	80078a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002e24:	2320      	movs	r3, #32
 8002e26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e36:	2300      	movs	r3, #0
 8002e38:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e3c:	2307      	movs	r3, #7
 8002e3e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e42:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002e46:	4619      	mov	r1, r3
 8002e48:	4837      	ldr	r0, [pc, #220]	@ (8002f28 <HAL_UART_MspInit+0x1e0>)
 8002e4a:	f004 fd2d 	bl	80078a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA2_Stream1;
 8002e4e:	4b37      	ldr	r3, [pc, #220]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e50:	4a37      	ldr	r2, [pc, #220]	@ (8002f30 <HAL_UART_MspInit+0x1e8>)
 8002e52:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002e54:	4b35      	ldr	r3, [pc, #212]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e56:	222b      	movs	r2, #43	@ 0x2b
 8002e58:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e5a:	4b34      	ldr	r3, [pc, #208]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e60:	4b32      	ldr	r3, [pc, #200]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e66:	4b31      	ldr	r3, [pc, #196]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e6c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e74:	4b2d      	ldr	r3, [pc, #180]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002e80:	4b2a      	ldr	r3, [pc, #168]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e82:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002e86:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e88:	4b28      	ldr	r3, [pc, #160]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e8e:	4827      	ldr	r0, [pc, #156]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002e90:	f001 fec2 	bl	8004c18 <HAL_DMA_Init>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_UART_MspInit+0x156>
    {
      Error_Handler();
 8002e9a:	f7fe fe03 	bl	8001aa4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a22      	ldr	r2, [pc, #136]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002ea2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002ea6:	4a21      	ldr	r2, [pc, #132]	@ (8002f2c <HAL_UART_MspInit+0x1e4>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA2_Stream2;
 8002eac:	4b21      	ldr	r3, [pc, #132]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002eae:	4a22      	ldr	r2, [pc, #136]	@ (8002f38 <HAL_UART_MspInit+0x1f0>)
 8002eb0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002eb2:	4b20      	ldr	r3, [pc, #128]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002eb4:	222c      	movs	r2, #44	@ 0x2c
 8002eb6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002eba:	2240      	movs	r2, #64	@ 0x40
 8002ebc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002ec6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eca:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ecc:	4b19      	ldr	r3, [pc, #100]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed2:	4b18      	ldr	r3, [pc, #96]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002ed8:	4b16      	ldr	r3, [pc, #88]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ede:	4b15      	ldr	r3, [pc, #84]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002ee0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ee4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee6:	4b13      	ldr	r3, [pc, #76]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002eec:	4811      	ldr	r0, [pc, #68]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002eee:	f001 fe93 	bl	8004c18 <HAL_DMA_Init>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <HAL_UART_MspInit+0x1b4>
    {
      Error_Handler();
 8002ef8:	f7fe fdd4 	bl	8001aa4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a0d      	ldr	r2, [pc, #52]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002f00:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002f02:	4a0c      	ldr	r2, [pc, #48]	@ (8002f34 <HAL_UART_MspInit+0x1ec>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2105      	movs	r1, #5
 8002f0c:	2026      	movs	r0, #38	@ 0x26
 8002f0e:	f001 fe5b 	bl	8004bc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f12:	2026      	movs	r0, #38	@ 0x26
 8002f14:	f001 fe72 	bl	8004bfc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002f18:	e0c3      	b.n	80030a2 <HAL_UART_MspInit+0x35a>
 8002f1a:	bf00      	nop
 8002f1c:	40004400 	.word	0x40004400
 8002f20:	58024400 	.word	0x58024400
 8002f24:	58020000 	.word	0x58020000
 8002f28:	58020c00 	.word	0x58020c00
 8002f2c:	24032b70 	.word	0x24032b70
 8002f30:	40020428 	.word	0x40020428
 8002f34:	24032be8 	.word	0x24032be8
 8002f38:	40020440 	.word	0x40020440
  else if(uartHandle->Instance==USART3)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a5a      	ldr	r2, [pc, #360]	@ (80030ac <HAL_UART_MspInit+0x364>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	f040 80ad 	bne.w	80030a2 <HAL_UART_MspInit+0x35a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002f48:	f04f 0202 	mov.w	r2, #2
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002f54:	2300      	movs	r3, #0
 8002f56:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f5a:	f107 0320 	add.w	r3, r7, #32
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f005 fee8 	bl	8008d34 <HAL_RCCEx_PeriphCLKConfig>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <HAL_UART_MspInit+0x226>
      Error_Handler();
 8002f6a:	f7fe fd9b 	bl	8001aa4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f6e:	4b50      	ldr	r3, [pc, #320]	@ (80030b0 <HAL_UART_MspInit+0x368>)
 8002f70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f74:	4a4e      	ldr	r2, [pc, #312]	@ (80030b0 <HAL_UART_MspInit+0x368>)
 8002f76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80030b0 <HAL_UART_MspInit+0x368>)
 8002f80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f8c:	4b48      	ldr	r3, [pc, #288]	@ (80030b0 <HAL_UART_MspInit+0x368>)
 8002f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f92:	4a47      	ldr	r2, [pc, #284]	@ (80030b0 <HAL_UART_MspInit+0x368>)
 8002f94:	f043 0308 	orr.w	r3, r3, #8
 8002f98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f9c:	4b44      	ldr	r3, [pc, #272]	@ (80030b0 <HAL_UART_MspInit+0x368>)
 8002f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002faa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002fae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fc4:	2307      	movs	r3, #7
 8002fc6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4838      	ldr	r0, [pc, #224]	@ (80030b4 <HAL_UART_MspInit+0x36c>)
 8002fd2:	f004 fc69 	bl	80078a8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream0;
 8002fd6:	4b38      	ldr	r3, [pc, #224]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002fd8:	4a38      	ldr	r2, [pc, #224]	@ (80030bc <HAL_UART_MspInit+0x374>)
 8002fda:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002fdc:	4b36      	ldr	r3, [pc, #216]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002fde:	222d      	movs	r2, #45	@ 0x2d
 8002fe0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fe2:	4b35      	ldr	r3, [pc, #212]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fe8:	4b33      	ldr	r3, [pc, #204]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fee:	4b32      	ldr	r3, [pc, #200]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002ff0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ff4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ff6:	4b30      	ldr	r3, [pc, #192]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003002:	4b2d      	ldr	r3, [pc, #180]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8003004:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003008:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800300a:	4b2b      	ldr	r3, [pc, #172]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 800300c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003010:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003012:	4b29      	ldr	r3, [pc, #164]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8003014:	2200      	movs	r2, #0
 8003016:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003018:	4827      	ldr	r0, [pc, #156]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 800301a:	f001 fdfd 	bl	8004c18 <HAL_DMA_Init>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_UART_MspInit+0x2e0>
      Error_Handler();
 8003024:	f7fe fd3e 	bl	8001aa4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a23      	ldr	r2, [pc, #140]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 800302c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003030:	4a21      	ldr	r2, [pc, #132]	@ (80030b8 <HAL_UART_MspInit+0x370>)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream1;
 8003036:	4b22      	ldr	r3, [pc, #136]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003038:	4a22      	ldr	r2, [pc, #136]	@ (80030c4 <HAL_UART_MspInit+0x37c>)
 800303a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 800303e:	222e      	movs	r2, #46	@ 0x2e
 8003040:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003042:	4b1f      	ldr	r3, [pc, #124]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003044:	2240      	movs	r2, #64	@ 0x40
 8003046:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003048:	4b1d      	ldr	r3, [pc, #116]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 800304a:	2200      	movs	r2, #0
 800304c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800304e:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003050:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003054:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003056:	4b1a      	ldr	r3, [pc, #104]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003058:	2200      	movs	r2, #0
 800305a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800305c:	4b18      	ldr	r3, [pc, #96]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 800305e:	2200      	movs	r2, #0
 8003060:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003062:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003064:	2200      	movs	r2, #0
 8003066:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003068:	4b15      	ldr	r3, [pc, #84]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 800306a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800306e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003070:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003072:	2200      	movs	r2, #0
 8003074:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003076:	4812      	ldr	r0, [pc, #72]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 8003078:	f001 fdce 	bl	8004c18 <HAL_DMA_Init>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_UART_MspInit+0x33e>
      Error_Handler();
 8003082:	f7fe fd0f 	bl	8001aa4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a0d      	ldr	r2, [pc, #52]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 800308a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800308c:	4a0c      	ldr	r2, [pc, #48]	@ (80030c0 <HAL_UART_MspInit+0x378>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 8, 0);
 8003092:	2200      	movs	r2, #0
 8003094:	2108      	movs	r1, #8
 8003096:	2027      	movs	r0, #39	@ 0x27
 8003098:	f001 fd96 	bl	8004bc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800309c:	2027      	movs	r0, #39	@ 0x27
 800309e:	f001 fdad 	bl	8004bfc <HAL_NVIC_EnableIRQ>
}
 80030a2:	bf00      	nop
 80030a4:	37f8      	adds	r7, #248	@ 0xf8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40004800 	.word	0x40004800
 80030b0:	58024400 	.word	0x58024400
 80030b4:	58020c00 	.word	0x58020c00
 80030b8:	24032c60 	.word	0x24032c60
 80030bc:	40020010 	.word	0x40020010
 80030c0:	24032cd8 	.word	0x24032cd8
 80030c4:	40020028 	.word	0x40020028

080030c8 <fGetJoyPostition>:
  * @param  uiRefMax: Analog value for axis maximum limit.
  * @param  uiRefMin: Analog value for axis minimum limit.
  * @retval Float value with joystick position between -1 and 1.
  */
float fGetJoyPostition(unsigned int uiValue, unsigned int uiRef0, unsigned int uiRefMax, unsigned int uiRefMin)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
  if((uiValue > (uiRef0 + JOY_DEAD_BAND)) || (uiValue < (uiRef0 - JOY_DEAD_BAND)))
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d805      	bhi.n	80030ee <fGetJoyPostition+0x26>
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d22e      	bcs.n	800314c <fGetJoyPostition+0x84>
  {
    return ((int)(uiValue - uiRef0) > 0) ? ((int)(uiValue - uiRef0 - JOY_DEAD_BAND))/((float)(uiRefMax - uiRef0 - JOY_DEAD_BAND)) : ((int)(uiValue - uiRef0 - JOY_DEAD_BAND))/((float)(uiRef0 + JOY_DEAD_BAND - uiRefMin));
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	dd14      	ble.n	8003122 <fGetJoyPostition+0x5a>
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003102:	ee07 3a90 	vmov	s15, r3
 8003106:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003114:	ee07 3a90 	vmov	s15, r3
 8003118:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800311c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003120:	e016      	b.n	8003150 <fGetJoyPostition+0x88>
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800312c:	ee07 3a90 	vmov	s15, r3
 8003130:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800313e:	ee07 3a90 	vmov	s15, r3
 8003142:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003146:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800314a:	e001      	b.n	8003150 <fGetJoyPostition+0x88>
  }
  else
  {
	return 0.0;
 800314c:	eddf 7a04 	vldr	s15, [pc, #16]	@ 8003160 <fGetJoyPostition+0x98>
  }
}
 8003150:	eeb0 0a67 	vmov.f32	s0, s15
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	00000000 	.word	0x00000000

08003164 <vGetStringFromControlAction>:
  * @param  xControlActionTx: Compressed data with information to CARLA.
  * @param  ucTxMsg: Formated msg to be transmitted.
  * @retval None.
  */
void vGetStringFromControlAction(control_action xControlActionTx, unsigned char * ucTxMsg)
{
 8003164:	b084      	sub	sp, #16
 8003166:	b490      	push	{r4, r7}
 8003168:	af00      	add	r7, sp, #0
 800316a:	f107 0408 	add.w	r4, r7, #8
 800316e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ucTxMsg[0]  = (unsigned char)'#';
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	2223      	movs	r2, #35	@ 0x23
 8003176:	701a      	strb	r2, [r3, #0]
  ucTxMsg[1]  = (unsigned char)'S';
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	3301      	adds	r3, #1
 800317c:	2253      	movs	r2, #83	@ 0x53
 800317e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[2]  = xControlActionTx.xSteeringAngle.ucBytes[0];
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	3302      	adds	r3, #2
 8003184:	7a3a      	ldrb	r2, [r7, #8]
 8003186:	701a      	strb	r2, [r3, #0]
  ucTxMsg[3]  = xControlActionTx.xSteeringAngle.ucBytes[1];
 8003188:	6a3b      	ldr	r3, [r7, #32]
 800318a:	3303      	adds	r3, #3
 800318c:	7a7a      	ldrb	r2, [r7, #9]
 800318e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[4]  = xControlActionTx.xSteeringAngle.ucBytes[2];
 8003190:	6a3b      	ldr	r3, [r7, #32]
 8003192:	3304      	adds	r3, #4
 8003194:	7aba      	ldrb	r2, [r7, #10]
 8003196:	701a      	strb	r2, [r3, #0]
  ucTxMsg[5]  = xControlActionTx.xSteeringAngle.ucBytes[3];
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	3305      	adds	r3, #5
 800319c:	7afa      	ldrb	r2, [r7, #11]
 800319e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[6]  = (unsigned char)'W';
 80031a0:	6a3b      	ldr	r3, [r7, #32]
 80031a2:	3306      	adds	r3, #6
 80031a4:	2257      	movs	r2, #87	@ 0x57
 80031a6:	701a      	strb	r2, [r3, #0]
  ucTxMsg[7]  = xControlActionTx.xSteeringVelocity.ucBytes[0];
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	3307      	adds	r3, #7
 80031ac:	7b3a      	ldrb	r2, [r7, #12]
 80031ae:	701a      	strb	r2, [r3, #0]
  ucTxMsg[8]  = xControlActionTx.xSteeringVelocity.ucBytes[1];
 80031b0:	6a3b      	ldr	r3, [r7, #32]
 80031b2:	3308      	adds	r3, #8
 80031b4:	7b7a      	ldrb	r2, [r7, #13]
 80031b6:	701a      	strb	r2, [r3, #0]
  ucTxMsg[9]  = xControlActionTx.xSteeringVelocity.ucBytes[2];
 80031b8:	6a3b      	ldr	r3, [r7, #32]
 80031ba:	3309      	adds	r3, #9
 80031bc:	7bba      	ldrb	r2, [r7, #14]
 80031be:	701a      	strb	r2, [r3, #0]
  ucTxMsg[10] = xControlActionTx.xSteeringVelocity.ucBytes[3];
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	330a      	adds	r3, #10
 80031c4:	7bfa      	ldrb	r2, [r7, #15]
 80031c6:	701a      	strb	r2, [r3, #0]
  ucTxMsg[11] = (unsigned char)'V';
 80031c8:	6a3b      	ldr	r3, [r7, #32]
 80031ca:	330b      	adds	r3, #11
 80031cc:	2256      	movs	r2, #86	@ 0x56
 80031ce:	701a      	strb	r2, [r3, #0]
  ucTxMsg[12] = xControlActionTx.xSpeed.ucBytes[0];
 80031d0:	6a3b      	ldr	r3, [r7, #32]
 80031d2:	330c      	adds	r3, #12
 80031d4:	7c3a      	ldrb	r2, [r7, #16]
 80031d6:	701a      	strb	r2, [r3, #0]
  ucTxMsg[13] = xControlActionTx.xSpeed.ucBytes[1];
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	330d      	adds	r3, #13
 80031dc:	7c7a      	ldrb	r2, [r7, #17]
 80031de:	701a      	strb	r2, [r3, #0]
  ucTxMsg[14] = xControlActionTx.xSpeed.ucBytes[2];
 80031e0:	6a3b      	ldr	r3, [r7, #32]
 80031e2:	330e      	adds	r3, #14
 80031e4:	7cba      	ldrb	r2, [r7, #18]
 80031e6:	701a      	strb	r2, [r3, #0]
  ucTxMsg[15] = xControlActionTx.xSpeed.ucBytes[3];
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	330f      	adds	r3, #15
 80031ec:	7cfa      	ldrb	r2, [r7, #19]
 80031ee:	701a      	strb	r2, [r3, #0]
  ucTxMsg[16] = (unsigned char)'A';
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	3310      	adds	r3, #16
 80031f4:	2241      	movs	r2, #65	@ 0x41
 80031f6:	701a      	strb	r2, [r3, #0]
  ucTxMsg[17] = xControlActionTx.xAcceleration.ucBytes[0];
 80031f8:	6a3b      	ldr	r3, [r7, #32]
 80031fa:	3311      	adds	r3, #17
 80031fc:	7d3a      	ldrb	r2, [r7, #20]
 80031fe:	701a      	strb	r2, [r3, #0]
  ucTxMsg[18] = xControlActionTx.xAcceleration.ucBytes[1];
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	3312      	adds	r3, #18
 8003204:	7d7a      	ldrb	r2, [r7, #21]
 8003206:	701a      	strb	r2, [r3, #0]
  ucTxMsg[19] = xControlActionTx.xAcceleration.ucBytes[2];
 8003208:	6a3b      	ldr	r3, [r7, #32]
 800320a:	3313      	adds	r3, #19
 800320c:	7dba      	ldrb	r2, [r7, #22]
 800320e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[20] = xControlActionTx.xAcceleration.ucBytes[3];
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	3314      	adds	r3, #20
 8003214:	7dfa      	ldrb	r2, [r7, #23]
 8003216:	701a      	strb	r2, [r3, #0]
  ucTxMsg[21] = (unsigned char)'J';
 8003218:	6a3b      	ldr	r3, [r7, #32]
 800321a:	3315      	adds	r3, #21
 800321c:	224a      	movs	r2, #74	@ 0x4a
 800321e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[22] = xControlActionTx.xJerk.ucBytes[0];
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	3316      	adds	r3, #22
 8003224:	7e3a      	ldrb	r2, [r7, #24]
 8003226:	701a      	strb	r2, [r3, #0]
  ucTxMsg[23] = xControlActionTx.xJerk.ucBytes[1];
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	3317      	adds	r3, #23
 800322c:	7e7a      	ldrb	r2, [r7, #25]
 800322e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[24] = xControlActionTx.xJerk.ucBytes[2];
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	3318      	adds	r3, #24
 8003234:	7eba      	ldrb	r2, [r7, #26]
 8003236:	701a      	strb	r2, [r3, #0]
  ucTxMsg[25] = xControlActionTx.xJerk.ucBytes[3];
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	3319      	adds	r3, #25
 800323c:	7efa      	ldrb	r2, [r7, #27]
 800323e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[26] = (unsigned char)'M';
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	331a      	adds	r3, #26
 8003244:	224d      	movs	r2, #77	@ 0x4d
 8003246:	701a      	strb	r2, [r3, #0]
  ucTxMsg[27] = xControlActionTx.ucControlMode;
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	331b      	adds	r3, #27
 800324c:	7f3a      	ldrb	r2, [r7, #28]
 800324e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[28] = (unsigned char)'$';
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	331c      	adds	r3, #28
 8003254:	2224      	movs	r2, #36	@ 0x24
 8003256:	701a      	strb	r2, [r3, #0]
  ucTxMsg[29] = (unsigned char)'\0';
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	331d      	adds	r3, #29
 800325c:	2200      	movs	r2, #0
 800325e:	701a      	strb	r2, [r3, #0]
  
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	bc90      	pop	{r4, r7}
 8003266:	b004      	add	sp, #16
 8003268:	4770      	bx	lr
	...

0800326c <vDrivingModeLights>:
  * @brief  Update driving mode signaling lights
  * @param  ucDrivingMode:  Driving mode
  * @retval None
  */
void vDrivingModeLights(unsigned char ucDrivingMode)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
  switch (ucDrivingMode)
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	2b04      	cmp	r3, #4
 800327a:	d016      	beq.n	80032aa <vDrivingModeLights+0x3e>
 800327c:	2b04      	cmp	r3, #4
 800327e:	dc36      	bgt.n	80032ee <vDrivingModeLights+0x82>
 8003280:	2b00      	cmp	r3, #0
 8003282:	d023      	beq.n	80032cc <vDrivingModeLights+0x60>
 8003284:	2b01      	cmp	r3, #1
 8003286:	d132      	bne.n	80032ee <vDrivingModeLights+0x82>
  {
    case AUTOWARE:
      HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin, 0); // Green LED
 8003288:	2200      	movs	r2, #0
 800328a:	2101      	movs	r1, #1
 800328c:	481a      	ldr	r0, [pc, #104]	@ (80032f8 <vDrivingModeLights+0x8c>)
 800328e:	f004 fcbb 	bl	8007c08 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, 1); // Ambar LED
 8003292:	2201      	movs	r2, #1
 8003294:	2102      	movs	r1, #2
 8003296:	4819      	ldr	r0, [pc, #100]	@ (80032fc <vDrivingModeLights+0x90>)
 8003298:	f004 fcb6 	bl	8007c08 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin, 0); // Red LED
 800329c:	2200      	movs	r2, #0
 800329e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80032a2:	4815      	ldr	r0, [pc, #84]	@ (80032f8 <vDrivingModeLights+0x8c>)
 80032a4:	f004 fcb0 	bl	8007c08 <HAL_GPIO_WritePin>
      break;
 80032a8:	e022      	b.n	80032f0 <vDrivingModeLights+0x84>

    case MANUAL:
      HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin, 1); // Green LED
 80032aa:	2201      	movs	r2, #1
 80032ac:	2101      	movs	r1, #1
 80032ae:	4812      	ldr	r0, [pc, #72]	@ (80032f8 <vDrivingModeLights+0x8c>)
 80032b0:	f004 fcaa 	bl	8007c08 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, 0); // Ambar LED
 80032b4:	2200      	movs	r2, #0
 80032b6:	2102      	movs	r1, #2
 80032b8:	4810      	ldr	r0, [pc, #64]	@ (80032fc <vDrivingModeLights+0x90>)
 80032ba:	f004 fca5 	bl	8007c08 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin, 0); // Red LED
 80032be:	2200      	movs	r2, #0
 80032c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80032c4:	480c      	ldr	r0, [pc, #48]	@ (80032f8 <vDrivingModeLights+0x8c>)
 80032c6:	f004 fc9f 	bl	8007c08 <HAL_GPIO_WritePin>
      break;
 80032ca:	e011      	b.n	80032f0 <vDrivingModeLights+0x84>

    case EMERGENCY:
      HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, 0); // Green LED
 80032cc:	2200      	movs	r2, #0
 80032ce:	2102      	movs	r1, #2
 80032d0:	480a      	ldr	r0, [pc, #40]	@ (80032fc <vDrivingModeLights+0x90>)
 80032d2:	f004 fc99 	bl	8007c08 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin, 0); // Ambar LED
 80032d6:	2200      	movs	r2, #0
 80032d8:	2101      	movs	r1, #1
 80032da:	4807      	ldr	r0, [pc, #28]	@ (80032f8 <vDrivingModeLights+0x8c>)
 80032dc:	f004 fc94 	bl	8007c08 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin, 1); // Red LED
 80032e0:	2201      	movs	r2, #1
 80032e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80032e6:	4804      	ldr	r0, [pc, #16]	@ (80032f8 <vDrivingModeLights+0x8c>)
 80032e8:	f004 fc8e 	bl	8007c08 <HAL_GPIO_WritePin>
      break;
 80032ec:	e000      	b.n	80032f0 <vDrivingModeLights+0x84>

    default:
      break;
 80032ee:	bf00      	nop
  }

}
 80032f0:	bf00      	nop
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	58020400 	.word	0x58020400
 80032fc:	58021000 	.word	0x58021000

08003300 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003300:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003338 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003304:	f7ff fa06 	bl	8002714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003308:	480c      	ldr	r0, [pc, #48]	@ (800333c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800330a:	490d      	ldr	r1, [pc, #52]	@ (8003340 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800330c:	4a0d      	ldr	r2, [pc, #52]	@ (8003344 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800330e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003310:	e002      	b.n	8003318 <LoopCopyDataInit>

08003312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003316:	3304      	adds	r3, #4

08003318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800331a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800331c:	d3f9      	bcc.n	8003312 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800331e:	4a0a      	ldr	r2, [pc, #40]	@ (8003348 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003320:	4c0a      	ldr	r4, [pc, #40]	@ (800334c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003324:	e001      	b.n	800332a <LoopFillZerobss>

08003326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003328:	3204      	adds	r2, #4

0800332a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800332a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800332c:	d3fb      	bcc.n	8003326 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800332e:	f01f f847 	bl	80223c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003332:	f7fe f92d 	bl	8001590 <main>
  bx  lr
 8003336:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003338:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800333c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003340:	2400130c 	.word	0x2400130c
  ldr r2, =_sidata
 8003344:	08025c6c 	.word	0x08025c6c
  ldr r2, =_sbss
 8003348:	24001310 	.word	0x24001310
  ldr r4, =_ebss
 800334c:	240696f0 	.word	0x240696f0

08003350 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003350:	e7fe      	b.n	8003350 <ADC3_IRQHandler>
	...

08003354 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800335a:	2003      	movs	r0, #3
 800335c:	f001 fc29 	bl	8004bb2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003360:	f005 fad0 	bl	8008904 <HAL_RCC_GetSysClockFreq>
 8003364:	4602      	mov	r2, r0
 8003366:	4b15      	ldr	r3, [pc, #84]	@ (80033bc <HAL_Init+0x68>)
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	0a1b      	lsrs	r3, r3, #8
 800336c:	f003 030f 	and.w	r3, r3, #15
 8003370:	4913      	ldr	r1, [pc, #76]	@ (80033c0 <HAL_Init+0x6c>)
 8003372:	5ccb      	ldrb	r3, [r1, r3]
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	fa22 f303 	lsr.w	r3, r2, r3
 800337c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800337e:	4b0f      	ldr	r3, [pc, #60]	@ (80033bc <HAL_Init+0x68>)
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	4a0e      	ldr	r2, [pc, #56]	@ (80033c0 <HAL_Init+0x6c>)
 8003388:	5cd3      	ldrb	r3, [r2, r3]
 800338a:	f003 031f 	and.w	r3, r3, #31
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	fa22 f303 	lsr.w	r3, r2, r3
 8003394:	4a0b      	ldr	r2, [pc, #44]	@ (80033c4 <HAL_Init+0x70>)
 8003396:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003398:	4a0b      	ldr	r2, [pc, #44]	@ (80033c8 <HAL_Init+0x74>)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800339e:	200f      	movs	r0, #15
 80033a0:	f7ff f81c 	bl	80023dc <HAL_InitTick>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e002      	b.n	80033b4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80033ae:	f7fe fff7 	bl	80023a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3708      	adds	r7, #8
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	58024400 	.word	0x58024400
 80033c0:	08023428 	.word	0x08023428
 80033c4:	24000008 	.word	0x24000008
 80033c8:	24000004 	.word	0x24000004

080033cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80033d0:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <HAL_IncTick+0x20>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	461a      	mov	r2, r3
 80033d6:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <HAL_IncTick+0x24>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4413      	add	r3, r2
 80033dc:	4a04      	ldr	r2, [pc, #16]	@ (80033f0 <HAL_IncTick+0x24>)
 80033de:	6013      	str	r3, [r2, #0]
}
 80033e0:	bf00      	nop
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	24000010 	.word	0x24000010
 80033f0:	24032d50 	.word	0x24032d50

080033f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return uwTick;
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <HAL_GetTick+0x14>)
 80033fa:	681b      	ldr	r3, [r3, #0]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	24032d50 	.word	0x24032d50

0800340c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003414:	f7ff ffee 	bl	80033f4 <HAL_GetTick>
 8003418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003424:	d005      	beq.n	8003432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003426:	4b0a      	ldr	r3, [pc, #40]	@ (8003450 <HAL_Delay+0x44>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	461a      	mov	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4413      	add	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003432:	bf00      	nop
 8003434:	f7ff ffde 	bl	80033f4 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	429a      	cmp	r2, r3
 8003442:	d8f7      	bhi.n	8003434 <HAL_Delay+0x28>
  {
  }
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	24000010 	.word	0x24000010

08003454 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003458:	4b03      	ldr	r3, [pc, #12]	@ (8003468 <HAL_GetREVID+0x14>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	0c1b      	lsrs	r3, r3, #16
}
 800345e:	4618      	mov	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	5c001000 	.word	0x5c001000

0800346c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	431a      	orrs	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	609a      	str	r2, [r3, #8]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	609a      	str	r2, [r3, #8]
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b087      	sub	sp, #28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	3360      	adds	r3, #96	@ 0x60
 80034e6:	461a      	mov	r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	430b      	orrs	r3, r1
 8003502:	431a      	orrs	r2, r3
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003508:	bf00      	nop
 800350a:	371c      	adds	r7, #28
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f003 031f 	and.w	r3, r3, #31
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	fa01 f303 	lsl.w	r3, r1, r3
 8003534:	431a      	orrs	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	611a      	str	r2, [r3, #16]
}
 800353a:	bf00      	nop
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003546:	b480      	push	{r7}
 8003548:	b087      	sub	sp, #28
 800354a:	af00      	add	r7, sp, #0
 800354c:	60f8      	str	r0, [r7, #12]
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	3360      	adds	r3, #96	@ 0x60
 8003556:	461a      	mov	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	431a      	orrs	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	601a      	str	r2, [r3, #0]
  }
}
 8003570:	bf00      	nop
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003590:	2301      	movs	r3, #1
 8003592:	e000      	b.n	8003596 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b087      	sub	sp, #28
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	60f8      	str	r0, [r7, #12]
 80035aa:	60b9      	str	r1, [r7, #8]
 80035ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	3330      	adds	r3, #48	@ 0x30
 80035b2:	461a      	mov	r2, r3
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	0a1b      	lsrs	r3, r3, #8
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	4413      	add	r3, r2
 80035c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	f003 031f 	and.w	r3, r3, #31
 80035cc:	211f      	movs	r1, #31
 80035ce:	fa01 f303 	lsl.w	r3, r1, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	401a      	ands	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	0e9b      	lsrs	r3, r3, #26
 80035da:	f003 011f 	and.w	r1, r3, #31
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	f003 031f 	and.w	r3, r3, #31
 80035e4:	fa01 f303 	lsl.w	r3, r1, r3
 80035e8:	431a      	orrs	r2, r3
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80035ee:	bf00      	nop
 80035f0:	371c      	adds	r7, #28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b083      	sub	sp, #12
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
 8003602:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f023 0203 	bic.w	r2, r3, #3
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	60da      	str	r2, [r3, #12]
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003620:	b480      	push	{r7}
 8003622:	b087      	sub	sp, #28
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	3314      	adds	r3, #20
 8003630:	461a      	mov	r2, r3
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	0e5b      	lsrs	r3, r3, #25
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	4413      	add	r3, r2
 800363e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	0d1b      	lsrs	r3, r3, #20
 8003648:	f003 031f 	and.w	r3, r3, #31
 800364c:	2107      	movs	r1, #7
 800364e:	fa01 f303 	lsl.w	r3, r1, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	401a      	ands	r2, r3
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	0d1b      	lsrs	r3, r3, #20
 800365a:	f003 031f 	and.w	r3, r3, #31
 800365e:	6879      	ldr	r1, [r7, #4]
 8003660:	fa01 f303 	lsl.w	r3, r1, r3
 8003664:	431a      	orrs	r2, r3
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800366a:	bf00      	nop
 800366c:	371c      	adds	r7, #28
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
	...

08003678 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003690:	43db      	mvns	r3, r3
 8003692:	401a      	ands	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f003 0318 	and.w	r3, r3, #24
 800369a:	4908      	ldr	r1, [pc, #32]	@ (80036bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800369c:	40d9      	lsrs	r1, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	400b      	ands	r3, r1
 80036a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036a6:	431a      	orrs	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	000fffff 	.word	0x000fffff

080036c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 031f 	and.w	r3, r3, #31
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	4b04      	ldr	r3, [pc, #16]	@ (80036fc <LL_ADC_DisableDeepPowerDown+0x20>)
 80036ea:	4013      	ands	r3, r2
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6093      	str	r3, [r2, #8]
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	5fffffc0 	.word	0x5fffffc0

08003700 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003714:	d101      	bne.n	800371a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	4b05      	ldr	r3, [pc, #20]	@ (800374c <LL_ADC_EnableInternalRegulator+0x24>)
 8003736:	4013      	ands	r3, r2
 8003738:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	6fffffc0 	.word	0x6fffffc0

08003750 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003760:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003764:	d101      	bne.n	800376a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	4b05      	ldr	r3, [pc, #20]	@ (800379c <LL_ADC_Enable+0x24>)
 8003786:	4013      	ands	r3, r2
 8003788:	f043 0201 	orr.w	r2, r3, #1
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	7fffffc0 	.word	0x7fffffc0

080037a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d101      	bne.n	80037b8 <LL_ADC_IsEnabled+0x18>
 80037b4:	2301      	movs	r3, #1
 80037b6:	e000      	b.n	80037ba <LL_ADC_IsEnabled+0x1a>
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
	...

080037c8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <LL_ADC_REG_StartConversion+0x24>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	f043 0204 	orr.w	r2, r3, #4
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	7fffffc0 	.word	0x7fffffc0

080037f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b04      	cmp	r3, #4
 8003802:	d101      	bne.n	8003808 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003804:	2301      	movs	r3, #1
 8003806:	e000      	b.n	800380a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b08      	cmp	r3, #8
 8003828:	d101      	bne.n	800382e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800383c:	b590      	push	{r4, r7, lr}
 800383e:	b089      	sub	sp, #36	@ 0x24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003844:	2300      	movs	r3, #0
 8003846:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003848:	2300      	movs	r3, #0
 800384a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e18f      	b.n	8003b76 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003860:	2b00      	cmp	r3, #0
 8003862:	d109      	bne.n	8003878 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7fc fff5 	bl	8000854 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff ff3f 	bl	8003700 <LL_ADC_IsDeepPowerDownEnabled>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d004      	beq.n	8003892 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff ff25 	bl	80036dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f7ff ff5a 	bl	8003750 <LL_ADC_IsInternalRegulatorEnabled>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d114      	bne.n	80038cc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff ff3e 	bl	8003728 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038ac:	4b87      	ldr	r3, [pc, #540]	@ (8003acc <HAL_ADC_Init+0x290>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	099b      	lsrs	r3, r3, #6
 80038b2:	4a87      	ldr	r2, [pc, #540]	@ (8003ad0 <HAL_ADC_Init+0x294>)
 80038b4:	fba2 2303 	umull	r2, r3, r2, r3
 80038b8:	099b      	lsrs	r3, r3, #6
 80038ba:	3301      	adds	r3, #1
 80038bc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80038be:	e002      	b.n	80038c6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	3b01      	subs	r3, #1
 80038c4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1f9      	bne.n	80038c0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff ff3d 	bl	8003750 <LL_ADC_IsInternalRegulatorEnabled>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10d      	bne.n	80038f8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e0:	f043 0210 	orr.w	r2, r3, #16
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff77 	bl	80037f0 <LL_ADC_REG_IsConversionOngoing>
 8003902:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003908:	f003 0310 	and.w	r3, r3, #16
 800390c:	2b00      	cmp	r3, #0
 800390e:	f040 8129 	bne.w	8003b64 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2b00      	cmp	r3, #0
 8003916:	f040 8125 	bne.w	8003b64 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003922:	f043 0202 	orr.w	r2, r3, #2
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f7ff ff36 	bl	80037a0 <LL_ADC_IsEnabled>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d136      	bne.n	80039a8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a65      	ldr	r2, [pc, #404]	@ (8003ad4 <HAL_ADC_Init+0x298>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d004      	beq.n	800394e <HAL_ADC_Init+0x112>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a63      	ldr	r2, [pc, #396]	@ (8003ad8 <HAL_ADC_Init+0x29c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d10e      	bne.n	800396c <HAL_ADC_Init+0x130>
 800394e:	4861      	ldr	r0, [pc, #388]	@ (8003ad4 <HAL_ADC_Init+0x298>)
 8003950:	f7ff ff26 	bl	80037a0 <LL_ADC_IsEnabled>
 8003954:	4604      	mov	r4, r0
 8003956:	4860      	ldr	r0, [pc, #384]	@ (8003ad8 <HAL_ADC_Init+0x29c>)
 8003958:	f7ff ff22 	bl	80037a0 <LL_ADC_IsEnabled>
 800395c:	4603      	mov	r3, r0
 800395e:	4323      	orrs	r3, r4
 8003960:	2b00      	cmp	r3, #0
 8003962:	bf0c      	ite	eq
 8003964:	2301      	moveq	r3, #1
 8003966:	2300      	movne	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	e008      	b.n	800397e <HAL_ADC_Init+0x142>
 800396c:	485b      	ldr	r0, [pc, #364]	@ (8003adc <HAL_ADC_Init+0x2a0>)
 800396e:	f7ff ff17 	bl	80037a0 <LL_ADC_IsEnabled>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	bf0c      	ite	eq
 8003978:	2301      	moveq	r3, #1
 800397a:	2300      	movne	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d012      	beq.n	80039a8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a53      	ldr	r2, [pc, #332]	@ (8003ad4 <HAL_ADC_Init+0x298>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d004      	beq.n	8003996 <HAL_ADC_Init+0x15a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a51      	ldr	r2, [pc, #324]	@ (8003ad8 <HAL_ADC_Init+0x29c>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d101      	bne.n	800399a <HAL_ADC_Init+0x15e>
 8003996:	4a52      	ldr	r2, [pc, #328]	@ (8003ae0 <HAL_ADC_Init+0x2a4>)
 8003998:	e000      	b.n	800399c <HAL_ADC_Init+0x160>
 800399a:	4a52      	ldr	r2, [pc, #328]	@ (8003ae4 <HAL_ADC_Init+0x2a8>)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	4619      	mov	r1, r3
 80039a2:	4610      	mov	r0, r2
 80039a4:	f7ff fd62 	bl	800346c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80039a8:	f7ff fd54 	bl	8003454 <HAL_GetREVID>
 80039ac:	4603      	mov	r3, r0
 80039ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d914      	bls.n	80039e0 <HAL_ADC_Init+0x1a4>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	2b10      	cmp	r3, #16
 80039bc:	d110      	bne.n	80039e0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	7d5b      	ldrb	r3, [r3, #21]
 80039c2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80039c8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80039ce:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	7f1b      	ldrb	r3, [r3, #28]
 80039d4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80039d6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80039d8:	f043 030c 	orr.w	r3, r3, #12
 80039dc:	61bb      	str	r3, [r7, #24]
 80039de:	e00d      	b.n	80039fc <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7d5b      	ldrb	r3, [r3, #21]
 80039e4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80039ea:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80039f0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	7f1b      	ldrb	r3, [r3, #28]
 80039f6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	7f1b      	ldrb	r3, [r3, #28]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d106      	bne.n	8003a12 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	045b      	lsls	r3, r3, #17
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d009      	beq.n	8003a2e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a26:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68da      	ldr	r2, [r3, #12]
 8003a34:	4b2c      	ldr	r3, [pc, #176]	@ (8003ae8 <HAL_ADC_Init+0x2ac>)
 8003a36:	4013      	ands	r3, r2
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6812      	ldr	r2, [r2, #0]
 8003a3c:	69b9      	ldr	r1, [r7, #24]
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff fed2 	bl	80037f0 <LL_ADC_REG_IsConversionOngoing>
 8003a4c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7ff fedf 	bl	8003816 <LL_ADC_INJ_IsConversionOngoing>
 8003a58:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d15f      	bne.n	8003b20 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d15c      	bne.n	8003b20 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	7d1b      	ldrb	r3, [r3, #20]
 8003a6a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68da      	ldr	r2, [r3, #12]
 8003a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8003aec <HAL_ADC_Init+0x2b0>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6812      	ldr	r2, [r2, #0]
 8003a82:	69b9      	ldr	r1, [r7, #24]
 8003a84:	430b      	orrs	r3, r1
 8003a86:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d130      	bne.n	8003af4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a96:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	691a      	ldr	r2, [r3, #16]
 8003a9e:	4b14      	ldr	r3, [pc, #80]	@ (8003af0 <HAL_ADC_Init+0x2b4>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003aa6:	3a01      	subs	r2, #1
 8003aa8:	0411      	lsls	r1, r2, #16
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003aae:	4311      	orrs	r1, r2
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003ab4:	4311      	orrs	r1, r2
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003aba:	430a      	orrs	r2, r1
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	611a      	str	r2, [r3, #16]
 8003ac8:	e01c      	b.n	8003b04 <HAL_ADC_Init+0x2c8>
 8003aca:	bf00      	nop
 8003acc:	24000004 	.word	0x24000004
 8003ad0:	053e2d63 	.word	0x053e2d63
 8003ad4:	40022000 	.word	0x40022000
 8003ad8:	40022100 	.word	0x40022100
 8003adc:	58026000 	.word	0x58026000
 8003ae0:	40022300 	.word	0x40022300
 8003ae4:	58026300 	.word	0x58026300
 8003ae8:	fff0c003 	.word	0xfff0c003
 8003aec:	ffffbffc 	.word	0xffffbffc
 8003af0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	691a      	ldr	r2, [r3, #16]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0201 	bic.w	r2, r2, #1
 8003b02:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 fd8c 	bl	8004638 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d10c      	bne.n	8003b42 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2e:	f023 010f 	bic.w	r1, r3, #15
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	1e5a      	subs	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b40:	e007      	b.n	8003b52 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 020f 	bic.w	r2, r2, #15
 8003b50:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f023 0303 	bic.w	r3, r3, #3
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	655a      	str	r2, [r3, #84]	@ 0x54
 8003b62:	e007      	b.n	8003b74 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b68:	f043 0210 	orr.w	r2, r3, #16
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b74:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3724      	adds	r7, #36	@ 0x24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd90      	pop	{r4, r7, pc}
 8003b7e:	bf00      	nop

08003b80 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a55      	ldr	r2, [pc, #340]	@ (8003ce8 <HAL_ADC_Start_DMA+0x168>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d004      	beq.n	8003ba0 <HAL_ADC_Start_DMA+0x20>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a54      	ldr	r2, [pc, #336]	@ (8003cec <HAL_ADC_Start_DMA+0x16c>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d101      	bne.n	8003ba4 <HAL_ADC_Start_DMA+0x24>
 8003ba0:	4b53      	ldr	r3, [pc, #332]	@ (8003cf0 <HAL_ADC_Start_DMA+0x170>)
 8003ba2:	e000      	b.n	8003ba6 <HAL_ADC_Start_DMA+0x26>
 8003ba4:	4b53      	ldr	r3, [pc, #332]	@ (8003cf4 <HAL_ADC_Start_DMA+0x174>)
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff fd8a 	bl	80036c0 <LL_ADC_GetMultimode>
 8003bac:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff fe1c 	bl	80037f0 <LL_ADC_REG_IsConversionOngoing>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f040 808c 	bne.w	8003cd8 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d101      	bne.n	8003bce <HAL_ADC_Start_DMA+0x4e>
 8003bca:	2302      	movs	r3, #2
 8003bcc:	e087      	b.n	8003cde <HAL_ADC_Start_DMA+0x15e>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	2b05      	cmp	r3, #5
 8003be0:	d002      	beq.n	8003be8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	2b09      	cmp	r3, #9
 8003be6:	d170      	bne.n	8003cca <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 fc07 	bl	80043fc <ADC_Enable>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003bf2:	7dfb      	ldrb	r3, [r7, #23]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d163      	bne.n	8003cc0 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bfc:	4b3e      	ldr	r3, [pc, #248]	@ (8003cf8 <HAL_ADC_Start_DMA+0x178>)
 8003bfe:	4013      	ands	r3, r2
 8003c00:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a37      	ldr	r2, [pc, #220]	@ (8003cec <HAL_ADC_Start_DMA+0x16c>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d002      	beq.n	8003c18 <HAL_ADC_Start_DMA+0x98>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	e000      	b.n	8003c1a <HAL_ADC_Start_DMA+0x9a>
 8003c18:	4b33      	ldr	r3, [pc, #204]	@ (8003ce8 <HAL_ADC_Start_DMA+0x168>)
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d002      	beq.n	8003c28 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d105      	bne.n	8003c34 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c2c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c44:	f023 0206 	bic.w	r2, r3, #6
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c4c:	e002      	b.n	8003c54 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c58:	4a28      	ldr	r2, [pc, #160]	@ (8003cfc <HAL_ADC_Start_DMA+0x17c>)
 8003c5a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c60:	4a27      	ldr	r2, [pc, #156]	@ (8003d00 <HAL_ADC_Start_DMA+0x180>)
 8003c62:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c68:	4a26      	ldr	r2, [pc, #152]	@ (8003d04 <HAL_ADC_Start_DMA+0x184>)
 8003c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	221c      	movs	r2, #28
 8003c72:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0210 	orr.w	r2, r2, #16
 8003c8a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c94:	4619      	mov	r1, r3
 8003c96:	4610      	mov	r0, r2
 8003c98:	f7ff fcaf 	bl	80035fa <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	3340      	adds	r3, #64	@ 0x40
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f001 fb10 	bl	80052d0 <HAL_DMA_Start_IT>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff fd85 	bl	80037c8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003cbe:	e00d      	b.n	8003cdc <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8003cc8:	e008      	b.n	8003cdc <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003cd6:	e001      	b.n	8003cdc <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	40022000 	.word	0x40022000
 8003cec:	40022100 	.word	0x40022100
 8003cf0:	40022300 	.word	0x40022300
 8003cf4:	58026300 	.word	0x58026300
 8003cf8:	fffff0fe 	.word	0xfffff0fe
 8003cfc:	08004511 	.word	0x08004511
 8003d00:	080045e9 	.word	0x080045e9
 8003d04:	08004605 	.word	0x08004605

08003d08 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d44:	b590      	push	{r4, r7, lr}
 8003d46:	b0a1      	sub	sp, #132	@ 0x84
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d54:	2300      	movs	r3, #0
 8003d56:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	4a65      	ldr	r2, [pc, #404]	@ (8003ef4 <HAL_ADC_ConfigChannel+0x1b0>)
 8003d5e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d101      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x2a>
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	e32e      	b.n	80043cc <HAL_ADC_ConfigChannel+0x688>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff fd38 	bl	80037f0 <LL_ADC_REG_IsConversionOngoing>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f040 8313 	bne.w	80043ae <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	db2c      	blt.n	8003dea <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d108      	bne.n	8003dae <HAL_ADC_ConfigChannel+0x6a>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	0e9b      	lsrs	r3, r3, #26
 8003da2:	f003 031f 	and.w	r3, r3, #31
 8003da6:	2201      	movs	r2, #1
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	e016      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x98>
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003db6:	fa93 f3a3 	rbit	r3, r3
 8003dba:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003dbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dbe:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003dc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8003dc6:	2320      	movs	r3, #32
 8003dc8:	e003      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8003dca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dcc:	fab3 f383 	clz	r3, r3
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f003 031f 	and.w	r3, r3, #31
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6812      	ldr	r2, [r2, #0]
 8003de0:	69d1      	ldr	r1, [r2, #28]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6812      	ldr	r2, [r2, #0]
 8003de6:	430b      	orrs	r3, r1
 8003de8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6818      	ldr	r0, [r3, #0]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	6859      	ldr	r1, [r3, #4]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	f7ff fbd3 	bl	80035a2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff fcf5 	bl	80037f0 <LL_ADC_REG_IsConversionOngoing>
 8003e06:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff fd02 	bl	8003816 <LL_ADC_INJ_IsConversionOngoing>
 8003e12:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f040 80b8 	bne.w	8003f8c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f040 80b4 	bne.w	8003f8c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6818      	ldr	r0, [r3, #0]
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	6819      	ldr	r1, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	461a      	mov	r2, r3
 8003e32:	f7ff fbf5 	bl	8003620 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e36:	4b30      	ldr	r3, [pc, #192]	@ (8003ef8 <HAL_ADC_ConfigChannel+0x1b4>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e42:	d10b      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x118>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	089b      	lsrs	r3, r3, #2
 8003e50:	f003 0307 	and.w	r3, r3, #7
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	e01d      	b.n	8003e98 <HAL_ADC_ConfigChannel+0x154>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10b      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x13e>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	695a      	ldr	r2, [r3, #20]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	089b      	lsrs	r3, r3, #2
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e80:	e00a      	b.n	8003e98 <HAL_ADC_ConfigChannel+0x154>
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	695a      	ldr	r2, [r3, #20]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	089b      	lsrs	r3, r3, #2
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d02c      	beq.n	8003efc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6919      	ldr	r1, [r3, #16]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003eb0:	f7ff fb10 	bl	80034d4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6818      	ldr	r0, [r3, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	6919      	ldr	r1, [r3, #16]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	7e5b      	ldrb	r3, [r3, #25]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d102      	bne.n	8003eca <HAL_ADC_ConfigChannel+0x186>
 8003ec4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003ec8:	e000      	b.n	8003ecc <HAL_ADC_ConfigChannel+0x188>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	461a      	mov	r2, r3
 8003ece:	f7ff fb3a 	bl	8003546 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6818      	ldr	r0, [r3, #0]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	6919      	ldr	r1, [r3, #16]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	7e1b      	ldrb	r3, [r3, #24]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d102      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x1a4>
 8003ee2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003ee6:	e000      	b.n	8003eea <HAL_ADC_ConfigChannel+0x1a6>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	461a      	mov	r2, r3
 8003eec:	f7ff fb12 	bl	8003514 <LL_ADC_SetDataRightShift>
 8003ef0:	e04c      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x248>
 8003ef2:	bf00      	nop
 8003ef4:	47ff0000 	.word	0x47ff0000
 8003ef8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	069b      	lsls	r3, r3, #26
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d107      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f1e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	069b      	lsls	r3, r3, #26
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d107      	bne.n	8003f44 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f42:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	069b      	lsls	r3, r3, #26
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d107      	bne.n	8003f68 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f66:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	069b      	lsls	r3, r3, #26
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d107      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f8a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff fc05 	bl	80037a0 <LL_ADC_IsEnabled>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f040 8211 	bne.w	80043c0 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	6819      	ldr	r1, [r3, #0]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	461a      	mov	r2, r3
 8003fac:	f7ff fb64 	bl	8003678 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4aa1      	ldr	r2, [pc, #644]	@ (800423c <HAL_ADC_ConfigChannel+0x4f8>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	f040 812e 	bne.w	8004218 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10b      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x2a0>
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	0e9b      	lsrs	r3, r3, #26
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	f003 031f 	and.w	r3, r3, #31
 8003fd8:	2b09      	cmp	r3, #9
 8003fda:	bf94      	ite	ls
 8003fdc:	2301      	movls	r3, #1
 8003fde:	2300      	movhi	r3, #0
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	e019      	b.n	8004018 <HAL_ADC_ConfigChannel+0x2d4>
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fec:	fa93 f3a3 	rbit	r3, r3
 8003ff0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8003ffc:	2320      	movs	r3, #32
 8003ffe:	e003      	b.n	8004008 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8004000:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004002:	fab3 f383 	clz	r3, r3
 8004006:	b2db      	uxtb	r3, r3
 8004008:	3301      	adds	r3, #1
 800400a:	f003 031f 	and.w	r3, r3, #31
 800400e:	2b09      	cmp	r3, #9
 8004010:	bf94      	ite	ls
 8004012:	2301      	movls	r3, #1
 8004014:	2300      	movhi	r3, #0
 8004016:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004018:	2b00      	cmp	r3, #0
 800401a:	d079      	beq.n	8004110 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004024:	2b00      	cmp	r3, #0
 8004026:	d107      	bne.n	8004038 <HAL_ADC_ConfigChannel+0x2f4>
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	0e9b      	lsrs	r3, r3, #26
 800402e:	3301      	adds	r3, #1
 8004030:	069b      	lsls	r3, r3, #26
 8004032:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004036:	e015      	b.n	8004064 <HAL_ADC_ConfigChannel+0x320>
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004040:	fa93 f3a3 	rbit	r3, r3
 8004044:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004048:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800404a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8004050:	2320      	movs	r3, #32
 8004052:	e003      	b.n	800405c <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8004054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004056:	fab3 f383 	clz	r3, r3
 800405a:	b2db      	uxtb	r3, r3
 800405c:	3301      	adds	r3, #1
 800405e:	069b      	lsls	r3, r3, #26
 8004060:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800406c:	2b00      	cmp	r3, #0
 800406e:	d109      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x340>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	0e9b      	lsrs	r3, r3, #26
 8004076:	3301      	adds	r3, #1
 8004078:	f003 031f 	and.w	r3, r3, #31
 800407c:	2101      	movs	r1, #1
 800407e:	fa01 f303 	lsl.w	r3, r1, r3
 8004082:	e017      	b.n	80040b4 <HAL_ADC_ConfigChannel+0x370>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800408c:	fa93 f3a3 	rbit	r3, r3
 8004090:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004092:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004094:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 800409c:	2320      	movs	r3, #32
 800409e:	e003      	b.n	80040a8 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 80040a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040a2:	fab3 f383 	clz	r3, r3
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	3301      	adds	r3, #1
 80040aa:	f003 031f 	and.w	r3, r3, #31
 80040ae:	2101      	movs	r1, #1
 80040b0:	fa01 f303 	lsl.w	r3, r1, r3
 80040b4:	ea42 0103 	orr.w	r1, r2, r3
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d10a      	bne.n	80040da <HAL_ADC_ConfigChannel+0x396>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	0e9b      	lsrs	r3, r3, #26
 80040ca:	3301      	adds	r3, #1
 80040cc:	f003 021f 	and.w	r2, r3, #31
 80040d0:	4613      	mov	r3, r2
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	4413      	add	r3, r2
 80040d6:	051b      	lsls	r3, r3, #20
 80040d8:	e018      	b.n	800410c <HAL_ADC_ConfigChannel+0x3c8>
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e2:	fa93 f3a3 	rbit	r3, r3
 80040e6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80040e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80040ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 80040f2:	2320      	movs	r3, #32
 80040f4:	e003      	b.n	80040fe <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 80040f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f8:	fab3 f383 	clz	r3, r3
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	3301      	adds	r3, #1
 8004100:	f003 021f 	and.w	r2, r3, #31
 8004104:	4613      	mov	r3, r2
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	4413      	add	r3, r2
 800410a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800410c:	430b      	orrs	r3, r1
 800410e:	e07e      	b.n	800420e <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004118:	2b00      	cmp	r3, #0
 800411a:	d107      	bne.n	800412c <HAL_ADC_ConfigChannel+0x3e8>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	0e9b      	lsrs	r3, r3, #26
 8004122:	3301      	adds	r3, #1
 8004124:	069b      	lsls	r3, r3, #26
 8004126:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800412a:	e015      	b.n	8004158 <HAL_ADC_ConfigChannel+0x414>
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004134:	fa93 f3a3 	rbit	r3, r3
 8004138:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800413a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800413e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004140:	2b00      	cmp	r3, #0
 8004142:	d101      	bne.n	8004148 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8004144:	2320      	movs	r3, #32
 8004146:	e003      	b.n	8004150 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8004148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414a:	fab3 f383 	clz	r3, r3
 800414e:	b2db      	uxtb	r3, r3
 8004150:	3301      	adds	r3, #1
 8004152:	069b      	lsls	r3, r3, #26
 8004154:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004160:	2b00      	cmp	r3, #0
 8004162:	d109      	bne.n	8004178 <HAL_ADC_ConfigChannel+0x434>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	0e9b      	lsrs	r3, r3, #26
 800416a:	3301      	adds	r3, #1
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	2101      	movs	r1, #1
 8004172:	fa01 f303 	lsl.w	r3, r1, r3
 8004176:	e017      	b.n	80041a8 <HAL_ADC_ConfigChannel+0x464>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	fa93 f3a3 	rbit	r3, r3
 8004184:	61bb      	str	r3, [r7, #24]
  return result;
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8004190:	2320      	movs	r3, #32
 8004192:	e003      	b.n	800419c <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	fab3 f383 	clz	r3, r3
 800419a:	b2db      	uxtb	r3, r3
 800419c:	3301      	adds	r3, #1
 800419e:	f003 031f 	and.w	r3, r3, #31
 80041a2:	2101      	movs	r1, #1
 80041a4:	fa01 f303 	lsl.w	r3, r1, r3
 80041a8:	ea42 0103 	orr.w	r1, r2, r3
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10d      	bne.n	80041d4 <HAL_ADC_ConfigChannel+0x490>
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	0e9b      	lsrs	r3, r3, #26
 80041be:	3301      	adds	r3, #1
 80041c0:	f003 021f 	and.w	r2, r3, #31
 80041c4:	4613      	mov	r3, r2
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	4413      	add	r3, r2
 80041ca:	3b1e      	subs	r3, #30
 80041cc:	051b      	lsls	r3, r3, #20
 80041ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041d2:	e01b      	b.n	800420c <HAL_ADC_ConfigChannel+0x4c8>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	fa93 f3a3 	rbit	r3, r3
 80041e0:	60fb      	str	r3, [r7, #12]
  return result;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 80041ec:	2320      	movs	r3, #32
 80041ee:	e003      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	fab3 f383 	clz	r3, r3
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	3301      	adds	r3, #1
 80041fa:	f003 021f 	and.w	r2, r3, #31
 80041fe:	4613      	mov	r3, r2
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	4413      	add	r3, r2
 8004204:	3b1e      	subs	r3, #30
 8004206:	051b      	lsls	r3, r3, #20
 8004208:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800420c:	430b      	orrs	r3, r1
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	6892      	ldr	r2, [r2, #8]
 8004212:	4619      	mov	r1, r3
 8004214:	f7ff fa04 	bl	8003620 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	f280 80cf 	bge.w	80043c0 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a06      	ldr	r2, [pc, #24]	@ (8004240 <HAL_ADC_ConfigChannel+0x4fc>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d004      	beq.n	8004236 <HAL_ADC_ConfigChannel+0x4f2>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a04      	ldr	r2, [pc, #16]	@ (8004244 <HAL_ADC_ConfigChannel+0x500>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d10a      	bne.n	800424c <HAL_ADC_ConfigChannel+0x508>
 8004236:	4b04      	ldr	r3, [pc, #16]	@ (8004248 <HAL_ADC_ConfigChannel+0x504>)
 8004238:	e009      	b.n	800424e <HAL_ADC_ConfigChannel+0x50a>
 800423a:	bf00      	nop
 800423c:	47ff0000 	.word	0x47ff0000
 8004240:	40022000 	.word	0x40022000
 8004244:	40022100 	.word	0x40022100
 8004248:	40022300 	.word	0x40022300
 800424c:	4b61      	ldr	r3, [pc, #388]	@ (80043d4 <HAL_ADC_ConfigChannel+0x690>)
 800424e:	4618      	mov	r0, r3
 8004250:	f7ff f932 	bl	80034b8 <LL_ADC_GetCommonPathInternalCh>
 8004254:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a5f      	ldr	r2, [pc, #380]	@ (80043d8 <HAL_ADC_ConfigChannel+0x694>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d004      	beq.n	800426a <HAL_ADC_ConfigChannel+0x526>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a5d      	ldr	r2, [pc, #372]	@ (80043dc <HAL_ADC_ConfigChannel+0x698>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d10e      	bne.n	8004288 <HAL_ADC_ConfigChannel+0x544>
 800426a:	485b      	ldr	r0, [pc, #364]	@ (80043d8 <HAL_ADC_ConfigChannel+0x694>)
 800426c:	f7ff fa98 	bl	80037a0 <LL_ADC_IsEnabled>
 8004270:	4604      	mov	r4, r0
 8004272:	485a      	ldr	r0, [pc, #360]	@ (80043dc <HAL_ADC_ConfigChannel+0x698>)
 8004274:	f7ff fa94 	bl	80037a0 <LL_ADC_IsEnabled>
 8004278:	4603      	mov	r3, r0
 800427a:	4323      	orrs	r3, r4
 800427c:	2b00      	cmp	r3, #0
 800427e:	bf0c      	ite	eq
 8004280:	2301      	moveq	r3, #1
 8004282:	2300      	movne	r3, #0
 8004284:	b2db      	uxtb	r3, r3
 8004286:	e008      	b.n	800429a <HAL_ADC_ConfigChannel+0x556>
 8004288:	4855      	ldr	r0, [pc, #340]	@ (80043e0 <HAL_ADC_ConfigChannel+0x69c>)
 800428a:	f7ff fa89 	bl	80037a0 <LL_ADC_IsEnabled>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d07d      	beq.n	800439a <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a50      	ldr	r2, [pc, #320]	@ (80043e4 <HAL_ADC_ConfigChannel+0x6a0>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d130      	bne.n	800430a <HAL_ADC_ConfigChannel+0x5c6>
 80042a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d12b      	bne.n	800430a <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a4a      	ldr	r2, [pc, #296]	@ (80043e0 <HAL_ADC_ConfigChannel+0x69c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	f040 8081 	bne.w	80043c0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a45      	ldr	r2, [pc, #276]	@ (80043d8 <HAL_ADC_ConfigChannel+0x694>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d004      	beq.n	80042d2 <HAL_ADC_ConfigChannel+0x58e>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a43      	ldr	r2, [pc, #268]	@ (80043dc <HAL_ADC_ConfigChannel+0x698>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d101      	bne.n	80042d6 <HAL_ADC_ConfigChannel+0x592>
 80042d2:	4a45      	ldr	r2, [pc, #276]	@ (80043e8 <HAL_ADC_ConfigChannel+0x6a4>)
 80042d4:	e000      	b.n	80042d8 <HAL_ADC_ConfigChannel+0x594>
 80042d6:	4a3f      	ldr	r2, [pc, #252]	@ (80043d4 <HAL_ADC_ConfigChannel+0x690>)
 80042d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042de:	4619      	mov	r1, r3
 80042e0:	4610      	mov	r0, r2
 80042e2:	f7ff f8d6 	bl	8003492 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042e6:	4b41      	ldr	r3, [pc, #260]	@ (80043ec <HAL_ADC_ConfigChannel+0x6a8>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	099b      	lsrs	r3, r3, #6
 80042ec:	4a40      	ldr	r2, [pc, #256]	@ (80043f0 <HAL_ADC_ConfigChannel+0x6ac>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	099b      	lsrs	r3, r3, #6
 80042f4:	3301      	adds	r3, #1
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042fa:	e002      	b.n	8004302 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	3b01      	subs	r3, #1
 8004300:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1f9      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004308:	e05a      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a39      	ldr	r2, [pc, #228]	@ (80043f4 <HAL_ADC_ConfigChannel+0x6b0>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d11e      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x60e>
 8004314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004316:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d119      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a2f      	ldr	r2, [pc, #188]	@ (80043e0 <HAL_ADC_ConfigChannel+0x69c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d14b      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a2a      	ldr	r2, [pc, #168]	@ (80043d8 <HAL_ADC_ConfigChannel+0x694>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d004      	beq.n	800433c <HAL_ADC_ConfigChannel+0x5f8>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a29      	ldr	r2, [pc, #164]	@ (80043dc <HAL_ADC_ConfigChannel+0x698>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d101      	bne.n	8004340 <HAL_ADC_ConfigChannel+0x5fc>
 800433c:	4a2a      	ldr	r2, [pc, #168]	@ (80043e8 <HAL_ADC_ConfigChannel+0x6a4>)
 800433e:	e000      	b.n	8004342 <HAL_ADC_ConfigChannel+0x5fe>
 8004340:	4a24      	ldr	r2, [pc, #144]	@ (80043d4 <HAL_ADC_ConfigChannel+0x690>)
 8004342:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004344:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004348:	4619      	mov	r1, r3
 800434a:	4610      	mov	r0, r2
 800434c:	f7ff f8a1 	bl	8003492 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004350:	e036      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a28      	ldr	r2, [pc, #160]	@ (80043f8 <HAL_ADC_ConfigChannel+0x6b4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d131      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
 800435c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800435e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d12c      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a1d      	ldr	r2, [pc, #116]	@ (80043e0 <HAL_ADC_ConfigChannel+0x69c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d127      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a18      	ldr	r2, [pc, #96]	@ (80043d8 <HAL_ADC_ConfigChannel+0x694>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d004      	beq.n	8004384 <HAL_ADC_ConfigChannel+0x640>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a17      	ldr	r2, [pc, #92]	@ (80043dc <HAL_ADC_ConfigChannel+0x698>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d101      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x644>
 8004384:	4a18      	ldr	r2, [pc, #96]	@ (80043e8 <HAL_ADC_ConfigChannel+0x6a4>)
 8004386:	e000      	b.n	800438a <HAL_ADC_ConfigChannel+0x646>
 8004388:	4a12      	ldr	r2, [pc, #72]	@ (80043d4 <HAL_ADC_ConfigChannel+0x690>)
 800438a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800438c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004390:	4619      	mov	r1, r3
 8004392:	4610      	mov	r0, r2
 8004394:	f7ff f87d 	bl	8003492 <LL_ADC_SetCommonPathInternalCh>
 8004398:	e012      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439e:	f043 0220 	orr.w	r2, r3, #32
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80043ac:	e008      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b2:	f043 0220 	orr.w	r2, r3, #32
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80043c8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3784      	adds	r7, #132	@ 0x84
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd90      	pop	{r4, r7, pc}
 80043d4:	58026300 	.word	0x58026300
 80043d8:	40022000 	.word	0x40022000
 80043dc:	40022100 	.word	0x40022100
 80043e0:	58026000 	.word	0x58026000
 80043e4:	cb840000 	.word	0xcb840000
 80043e8:	40022300 	.word	0x40022300
 80043ec:	24000004 	.word	0x24000004
 80043f0:	053e2d63 	.word	0x053e2d63
 80043f4:	c7520000 	.word	0xc7520000
 80043f8:	cfb80000 	.word	0xcfb80000

080043fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff f9c9 	bl	80037a0 <LL_ADC_IsEnabled>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d16e      	bne.n	80044f2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689a      	ldr	r2, [r3, #8]
 800441a:	4b38      	ldr	r3, [pc, #224]	@ (80044fc <ADC_Enable+0x100>)
 800441c:	4013      	ands	r3, r2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00d      	beq.n	800443e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004426:	f043 0210 	orr.w	r2, r3, #16
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004432:	f043 0201 	orr.w	r2, r3, #1
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e05a      	b.n	80044f4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff f998 	bl	8003778 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004448:	f7fe ffd4 	bl	80033f4 <HAL_GetTick>
 800444c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a2b      	ldr	r2, [pc, #172]	@ (8004500 <ADC_Enable+0x104>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d004      	beq.n	8004462 <ADC_Enable+0x66>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a29      	ldr	r2, [pc, #164]	@ (8004504 <ADC_Enable+0x108>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d101      	bne.n	8004466 <ADC_Enable+0x6a>
 8004462:	4b29      	ldr	r3, [pc, #164]	@ (8004508 <ADC_Enable+0x10c>)
 8004464:	e000      	b.n	8004468 <ADC_Enable+0x6c>
 8004466:	4b29      	ldr	r3, [pc, #164]	@ (800450c <ADC_Enable+0x110>)
 8004468:	4618      	mov	r0, r3
 800446a:	f7ff f929 	bl	80036c0 <LL_ADC_GetMultimode>
 800446e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a23      	ldr	r2, [pc, #140]	@ (8004504 <ADC_Enable+0x108>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d002      	beq.n	8004480 <ADC_Enable+0x84>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	e000      	b.n	8004482 <ADC_Enable+0x86>
 8004480:	4b1f      	ldr	r3, [pc, #124]	@ (8004500 <ADC_Enable+0x104>)
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	6812      	ldr	r2, [r2, #0]
 8004486:	4293      	cmp	r3, r2
 8004488:	d02c      	beq.n	80044e4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d130      	bne.n	80044f2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004490:	e028      	b.n	80044e4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f7ff f982 	bl	80037a0 <LL_ADC_IsEnabled>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d104      	bne.n	80044ac <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff f966 	bl	8003778 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044ac:	f7fe ffa2 	bl	80033f4 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d914      	bls.n	80044e4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d00d      	beq.n	80044e4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044cc:	f043 0210 	orr.w	r2, r3, #16
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d8:	f043 0201 	orr.w	r2, r3, #1
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e007      	b.n	80044f4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d1cf      	bne.n	8004492 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	8000003f 	.word	0x8000003f
 8004500:	40022000 	.word	0x40022000
 8004504:	40022100 	.word	0x40022100
 8004508:	40022300 	.word	0x40022300
 800450c:	58026300 	.word	0x58026300

08004510 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004522:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004526:	2b00      	cmp	r3, #0
 8004528:	d14b      	bne.n	80045c2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d021      	beq.n	8004588 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f7ff f817 	bl	800357c <LL_ADC_REG_IsTriggerSourceSWStart>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d032      	beq.n	80045ba <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d12b      	bne.n	80045ba <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004566:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004572:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d11f      	bne.n	80045ba <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457e:	f043 0201 	orr.w	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	655a      	str	r2, [r3, #84]	@ 0x54
 8004586:	e018      	b.n	80045ba <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d111      	bne.n	80045ba <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d105      	bne.n	80045ba <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b2:	f043 0201 	orr.w	r2, r3, #1
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f7ff fba4 	bl	8003d08 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80045c0:	e00e      	b.n	80045e0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c6:	f003 0310 	and.w	r3, r3, #16
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f7ff fbae 	bl	8003d30 <HAL_ADC_ErrorCallback>
}
 80045d4:	e004      	b.n	80045e0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	4798      	blx	r3
}
 80045e0:	bf00      	nop
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f7ff fb90 	bl	8003d1c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045fc:	bf00      	nop
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004610:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004616:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004622:	f043 0204 	orr.w	r2, r3, #4
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f7ff fb80 	bl	8003d30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004630:	bf00      	nop
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a7a      	ldr	r2, [pc, #488]	@ (8004830 <ADC_ConfigureBoostMode+0x1f8>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d004      	beq.n	8004654 <ADC_ConfigureBoostMode+0x1c>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a79      	ldr	r2, [pc, #484]	@ (8004834 <ADC_ConfigureBoostMode+0x1fc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d109      	bne.n	8004668 <ADC_ConfigureBoostMode+0x30>
 8004654:	4b78      	ldr	r3, [pc, #480]	@ (8004838 <ADC_ConfigureBoostMode+0x200>)
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800465c:	2b00      	cmp	r3, #0
 800465e:	bf14      	ite	ne
 8004660:	2301      	movne	r3, #1
 8004662:	2300      	moveq	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	e008      	b.n	800467a <ADC_ConfigureBoostMode+0x42>
 8004668:	4b74      	ldr	r3, [pc, #464]	@ (800483c <ADC_ConfigureBoostMode+0x204>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004670:	2b00      	cmp	r3, #0
 8004672:	bf14      	ite	ne
 8004674:	2301      	movne	r3, #1
 8004676:	2300      	moveq	r3, #0
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d01c      	beq.n	80046b8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800467e:	f004 fabb 	bl	8008bf8 <HAL_RCC_GetHCLKFreq>
 8004682:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800468c:	d010      	beq.n	80046b0 <ADC_ConfigureBoostMode+0x78>
 800468e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004692:	d873      	bhi.n	800477c <ADC_ConfigureBoostMode+0x144>
 8004694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004698:	d002      	beq.n	80046a0 <ADC_ConfigureBoostMode+0x68>
 800469a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800469e:	d16d      	bne.n	800477c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	0c1b      	lsrs	r3, r3, #16
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ac:	60fb      	str	r3, [r7, #12]
        break;
 80046ae:	e068      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	089b      	lsrs	r3, r3, #2
 80046b4:	60fb      	str	r3, [r7, #12]
        break;
 80046b6:	e064      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80046b8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80046bc:	f04f 0100 	mov.w	r1, #0
 80046c0:	f005 fd42 	bl	800a148 <HAL_RCCEx_GetPeriphCLKFreq>
 80046c4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80046ce:	d051      	beq.n	8004774 <ADC_ConfigureBoostMode+0x13c>
 80046d0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80046d4:	d854      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 80046d6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80046da:	d047      	beq.n	800476c <ADC_ConfigureBoostMode+0x134>
 80046dc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80046e0:	d84e      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 80046e2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80046e6:	d03d      	beq.n	8004764 <ADC_ConfigureBoostMode+0x12c>
 80046e8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80046ec:	d848      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 80046ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046f2:	d033      	beq.n	800475c <ADC_ConfigureBoostMode+0x124>
 80046f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046f8:	d842      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 80046fa:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80046fe:	d029      	beq.n	8004754 <ADC_ConfigureBoostMode+0x11c>
 8004700:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004704:	d83c      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 8004706:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800470a:	d01a      	beq.n	8004742 <ADC_ConfigureBoostMode+0x10a>
 800470c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004710:	d836      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 8004712:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004716:	d014      	beq.n	8004742 <ADC_ConfigureBoostMode+0x10a>
 8004718:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800471c:	d830      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 800471e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004722:	d00e      	beq.n	8004742 <ADC_ConfigureBoostMode+0x10a>
 8004724:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004728:	d82a      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 800472a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800472e:	d008      	beq.n	8004742 <ADC_ConfigureBoostMode+0x10a>
 8004730:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004734:	d824      	bhi.n	8004780 <ADC_ConfigureBoostMode+0x148>
 8004736:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800473a:	d002      	beq.n	8004742 <ADC_ConfigureBoostMode+0x10a>
 800473c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004740:	d11e      	bne.n	8004780 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	0c9b      	lsrs	r3, r3, #18
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004750:	60fb      	str	r3, [r7, #12]
        break;
 8004752:	e016      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	091b      	lsrs	r3, r3, #4
 8004758:	60fb      	str	r3, [r7, #12]
        break;
 800475a:	e012      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	095b      	lsrs	r3, r3, #5
 8004760:	60fb      	str	r3, [r7, #12]
        break;
 8004762:	e00e      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	099b      	lsrs	r3, r3, #6
 8004768:	60fb      	str	r3, [r7, #12]
        break;
 800476a:	e00a      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	09db      	lsrs	r3, r3, #7
 8004770:	60fb      	str	r3, [r7, #12]
        break;
 8004772:	e006      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	0a1b      	lsrs	r3, r3, #8
 8004778:	60fb      	str	r3, [r7, #12]
        break;
 800477a:	e002      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
        break;
 800477c:	bf00      	nop
 800477e:	e000      	b.n	8004782 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004780:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004782:	f7fe fe67 	bl	8003454 <HAL_GetREVID>
 8004786:	4603      	mov	r3, r0
 8004788:	f241 0203 	movw	r2, #4099	@ 0x1003
 800478c:	4293      	cmp	r3, r2
 800478e:	d815      	bhi.n	80047bc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4a2b      	ldr	r2, [pc, #172]	@ (8004840 <ADC_ConfigureBoostMode+0x208>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d908      	bls.n	80047aa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80047a8:	e03e      	b.n	8004828 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689a      	ldr	r2, [r3, #8]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047b8:	609a      	str	r2, [r3, #8]
}
 80047ba:	e035      	b.n	8004828 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	085b      	lsrs	r3, r3, #1
 80047c0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004844 <ADC_ConfigureBoostMode+0x20c>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d808      	bhi.n	80047dc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80047d8:	609a      	str	r2, [r3, #8]
}
 80047da:	e025      	b.n	8004828 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a1a      	ldr	r2, [pc, #104]	@ (8004848 <ADC_ConfigureBoostMode+0x210>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d80a      	bhi.n	80047fa <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047f6:	609a      	str	r2, [r3, #8]
}
 80047f8:	e016      	b.n	8004828 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	4a13      	ldr	r2, [pc, #76]	@ (800484c <ADC_ConfigureBoostMode+0x214>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d80a      	bhi.n	8004818 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004814:	609a      	str	r2, [r3, #8]
}
 8004816:	e007      	b.n	8004828 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689a      	ldr	r2, [r3, #8]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004826:	609a      	str	r2, [r3, #8]
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40022000 	.word	0x40022000
 8004834:	40022100 	.word	0x40022100
 8004838:	40022300 	.word	0x40022300
 800483c:	58026300 	.word	0x58026300
 8004840:	01312d00 	.word	0x01312d00
 8004844:	005f5e10 	.word	0x005f5e10
 8004848:	00bebc20 	.word	0x00bebc20
 800484c:	017d7840 	.word	0x017d7840

08004850 <LL_ADC_IsEnabled>:
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b01      	cmp	r3, #1
 8004862:	d101      	bne.n	8004868 <LL_ADC_IsEnabled+0x18>
 8004864:	2301      	movs	r3, #1
 8004866:	e000      	b.n	800486a <LL_ADC_IsEnabled+0x1a>
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <LL_ADC_REG_IsConversionOngoing>:
{
 8004876:	b480      	push	{r7}
 8004878:	b083      	sub	sp, #12
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b04      	cmp	r3, #4
 8004888:	d101      	bne.n	800488e <LL_ADC_REG_IsConversionOngoing+0x18>
 800488a:	2301      	movs	r3, #1
 800488c:	e000      	b.n	8004890 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800489c:	b590      	push	{r4, r7, lr}
 800489e:	b09f      	sub	sp, #124	@ 0x7c
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048a6:	2300      	movs	r3, #0
 80048a8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0be      	b.n	8004a38 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80048c2:	2300      	movs	r3, #0
 80048c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80048c6:	2300      	movs	r3, #0
 80048c8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a5c      	ldr	r2, [pc, #368]	@ (8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d102      	bne.n	80048da <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80048d4:	4b5b      	ldr	r3, [pc, #364]	@ (8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80048d6:	60bb      	str	r3, [r7, #8]
 80048d8:	e001      	b.n	80048de <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10b      	bne.n	80048fc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e09d      	b.n	8004a38 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff ffb9 	bl	8004876 <LL_ADC_REG_IsConversionOngoing>
 8004904:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff ffb3 	bl	8004876 <LL_ADC_REG_IsConversionOngoing>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d17f      	bne.n	8004a16 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004916:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004918:	2b00      	cmp	r3, #0
 800491a:	d17c      	bne.n	8004a16 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a47      	ldr	r2, [pc, #284]	@ (8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d004      	beq.n	8004930 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a46      	ldr	r2, [pc, #280]	@ (8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d101      	bne.n	8004934 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004930:	4b45      	ldr	r3, [pc, #276]	@ (8004a48 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004932:	e000      	b.n	8004936 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004934:	4b45      	ldr	r3, [pc, #276]	@ (8004a4c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004936:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d039      	beq.n	80049b4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	431a      	orrs	r2, r3
 800494e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004950:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a3a      	ldr	r2, [pc, #232]	@ (8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d004      	beq.n	8004966 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a38      	ldr	r2, [pc, #224]	@ (8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d10e      	bne.n	8004984 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004966:	4836      	ldr	r0, [pc, #216]	@ (8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004968:	f7ff ff72 	bl	8004850 <LL_ADC_IsEnabled>
 800496c:	4604      	mov	r4, r0
 800496e:	4835      	ldr	r0, [pc, #212]	@ (8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004970:	f7ff ff6e 	bl	8004850 <LL_ADC_IsEnabled>
 8004974:	4603      	mov	r3, r0
 8004976:	4323      	orrs	r3, r4
 8004978:	2b00      	cmp	r3, #0
 800497a:	bf0c      	ite	eq
 800497c:	2301      	moveq	r3, #1
 800497e:	2300      	movne	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	e008      	b.n	8004996 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004984:	4832      	ldr	r0, [pc, #200]	@ (8004a50 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004986:	f7ff ff63 	bl	8004850 <LL_ADC_IsEnabled>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	bf0c      	ite	eq
 8004990:	2301      	moveq	r3, #1
 8004992:	2300      	movne	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d047      	beq.n	8004a2a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800499a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800499c:	689a      	ldr	r2, [r3, #8]
 800499e:	4b2d      	ldr	r3, [pc, #180]	@ (8004a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80049a0:	4013      	ands	r3, r2
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	6811      	ldr	r1, [r2, #0]
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	6892      	ldr	r2, [r2, #8]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	431a      	orrs	r2, r3
 80049ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049b0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80049b2:	e03a      	b.n	8004a2a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80049b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049be:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d004      	beq.n	80049d4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d10e      	bne.n	80049f2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80049d4:	481a      	ldr	r0, [pc, #104]	@ (8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80049d6:	f7ff ff3b 	bl	8004850 <LL_ADC_IsEnabled>
 80049da:	4604      	mov	r4, r0
 80049dc:	4819      	ldr	r0, [pc, #100]	@ (8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80049de:	f7ff ff37 	bl	8004850 <LL_ADC_IsEnabled>
 80049e2:	4603      	mov	r3, r0
 80049e4:	4323      	orrs	r3, r4
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	bf0c      	ite	eq
 80049ea:	2301      	moveq	r3, #1
 80049ec:	2300      	movne	r3, #0
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	e008      	b.n	8004a04 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80049f2:	4817      	ldr	r0, [pc, #92]	@ (8004a50 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80049f4:	f7ff ff2c 	bl	8004850 <LL_ADC_IsEnabled>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	bf0c      	ite	eq
 80049fe:	2301      	moveq	r3, #1
 8004a00:	2300      	movne	r3, #0
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d010      	beq.n	8004a2a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004a0e:	4013      	ands	r3, r2
 8004a10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a12:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a14:	e009      	b.n	8004a2a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a1a:	f043 0220 	orr.w	r2, r3, #32
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004a28:	e000      	b.n	8004a2c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a2a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004a34:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	377c      	adds	r7, #124	@ 0x7c
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd90      	pop	{r4, r7, pc}
 8004a40:	40022000 	.word	0x40022000
 8004a44:	40022100 	.word	0x40022100
 8004a48:	40022300 	.word	0x40022300
 8004a4c:	58026300 	.word	0x58026300
 8004a50:	58026000 	.word	0x58026000
 8004a54:	fffff0e0 	.word	0xfffff0e0

08004a58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f003 0307 	and.w	r3, r3, #7
 8004a66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a68:	4b0b      	ldr	r3, [pc, #44]	@ (8004a98 <__NVIC_SetPriorityGrouping+0x40>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a74:	4013      	ands	r3, r2
 8004a76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004a80:	4b06      	ldr	r3, [pc, #24]	@ (8004a9c <__NVIC_SetPriorityGrouping+0x44>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a86:	4a04      	ldr	r2, [pc, #16]	@ (8004a98 <__NVIC_SetPriorityGrouping+0x40>)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	60d3      	str	r3, [r2, #12]
}
 8004a8c:	bf00      	nop
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	e000ed00 	.word	0xe000ed00
 8004a9c:	05fa0000 	.word	0x05fa0000

08004aa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004aa4:	4b04      	ldr	r3, [pc, #16]	@ (8004ab8 <__NVIC_GetPriorityGrouping+0x18>)
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	0a1b      	lsrs	r3, r3, #8
 8004aaa:	f003 0307 	and.w	r3, r3, #7
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	e000ed00 	.word	0xe000ed00

08004abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004ac6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	db0b      	blt.n	8004ae6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	f003 021f 	and.w	r2, r3, #31
 8004ad4:	4907      	ldr	r1, [pc, #28]	@ (8004af4 <__NVIC_EnableIRQ+0x38>)
 8004ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	2001      	movs	r0, #1
 8004ade:	fa00 f202 	lsl.w	r2, r0, r2
 8004ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	e000e100 	.word	0xe000e100

08004af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	4603      	mov	r3, r0
 8004b00:	6039      	str	r1, [r7, #0]
 8004b02:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004b04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	db0a      	blt.n	8004b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	490c      	ldr	r1, [pc, #48]	@ (8004b44 <__NVIC_SetPriority+0x4c>)
 8004b12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b16:	0112      	lsls	r2, r2, #4
 8004b18:	b2d2      	uxtb	r2, r2
 8004b1a:	440b      	add	r3, r1
 8004b1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b20:	e00a      	b.n	8004b38 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	4908      	ldr	r1, [pc, #32]	@ (8004b48 <__NVIC_SetPriority+0x50>)
 8004b28:	88fb      	ldrh	r3, [r7, #6]
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	3b04      	subs	r3, #4
 8004b30:	0112      	lsls	r2, r2, #4
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	440b      	add	r3, r1
 8004b36:	761a      	strb	r2, [r3, #24]
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	e000e100 	.word	0xe000e100
 8004b48:	e000ed00 	.word	0xe000ed00

08004b4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b089      	sub	sp, #36	@ 0x24
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	f1c3 0307 	rsb	r3, r3, #7
 8004b66:	2b04      	cmp	r3, #4
 8004b68:	bf28      	it	cs
 8004b6a:	2304      	movcs	r3, #4
 8004b6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	3304      	adds	r3, #4
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d902      	bls.n	8004b7c <NVIC_EncodePriority+0x30>
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	3b03      	subs	r3, #3
 8004b7a:	e000      	b.n	8004b7e <NVIC_EncodePriority+0x32>
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43da      	mvns	r2, r3
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	401a      	ands	r2, r3
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9e:	43d9      	mvns	r1, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ba4:	4313      	orrs	r3, r2
         );
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3724      	adds	r7, #36	@ 0x24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b082      	sub	sp, #8
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7ff ff4c 	bl	8004a58 <__NVIC_SetPriorityGrouping>
}
 8004bc0:	bf00      	nop
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
 8004bd4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd6:	f7ff ff63 	bl	8004aa0 <__NVIC_GetPriorityGrouping>
 8004bda:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	68b9      	ldr	r1, [r7, #8]
 8004be0:	6978      	ldr	r0, [r7, #20]
 8004be2:	f7ff ffb3 	bl	8004b4c <NVIC_EncodePriority>
 8004be6:	4602      	mov	r2, r0
 8004be8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bec:	4611      	mov	r1, r2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7ff ff82 	bl	8004af8 <__NVIC_SetPriority>
}
 8004bf4:	bf00      	nop
 8004bf6:	3718      	adds	r7, #24
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff ff56 	bl	8004abc <__NVIC_EnableIRQ>
}
 8004c10:	bf00      	nop
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004c20:	f7fe fbe8 	bl	80033f4 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e316      	b.n	800525e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a66      	ldr	r2, [pc, #408]	@ (8004dd0 <HAL_DMA_Init+0x1b8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d04a      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a65      	ldr	r2, [pc, #404]	@ (8004dd4 <HAL_DMA_Init+0x1bc>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d045      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a63      	ldr	r2, [pc, #396]	@ (8004dd8 <HAL_DMA_Init+0x1c0>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d040      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a62      	ldr	r2, [pc, #392]	@ (8004ddc <HAL_DMA_Init+0x1c4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d03b      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a60      	ldr	r2, [pc, #384]	@ (8004de0 <HAL_DMA_Init+0x1c8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d036      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a5f      	ldr	r2, [pc, #380]	@ (8004de4 <HAL_DMA_Init+0x1cc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d031      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a5d      	ldr	r2, [pc, #372]	@ (8004de8 <HAL_DMA_Init+0x1d0>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d02c      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a5c      	ldr	r2, [pc, #368]	@ (8004dec <HAL_DMA_Init+0x1d4>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d027      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a5a      	ldr	r2, [pc, #360]	@ (8004df0 <HAL_DMA_Init+0x1d8>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d022      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a59      	ldr	r2, [pc, #356]	@ (8004df4 <HAL_DMA_Init+0x1dc>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d01d      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a57      	ldr	r2, [pc, #348]	@ (8004df8 <HAL_DMA_Init+0x1e0>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d018      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a56      	ldr	r2, [pc, #344]	@ (8004dfc <HAL_DMA_Init+0x1e4>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d013      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a54      	ldr	r2, [pc, #336]	@ (8004e00 <HAL_DMA_Init+0x1e8>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00e      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a53      	ldr	r2, [pc, #332]	@ (8004e04 <HAL_DMA_Init+0x1ec>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d009      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a51      	ldr	r2, [pc, #324]	@ (8004e08 <HAL_DMA_Init+0x1f0>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d004      	beq.n	8004cd0 <HAL_DMA_Init+0xb8>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a50      	ldr	r2, [pc, #320]	@ (8004e0c <HAL_DMA_Init+0x1f4>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d101      	bne.n	8004cd4 <HAL_DMA_Init+0xbc>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <HAL_DMA_Init+0xbe>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 813b 	beq.w	8004f52 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2202      	movs	r2, #2
 8004ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a37      	ldr	r2, [pc, #220]	@ (8004dd0 <HAL_DMA_Init+0x1b8>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d04a      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a36      	ldr	r2, [pc, #216]	@ (8004dd4 <HAL_DMA_Init+0x1bc>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d045      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a34      	ldr	r2, [pc, #208]	@ (8004dd8 <HAL_DMA_Init+0x1c0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d040      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a33      	ldr	r2, [pc, #204]	@ (8004ddc <HAL_DMA_Init+0x1c4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d03b      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a31      	ldr	r2, [pc, #196]	@ (8004de0 <HAL_DMA_Init+0x1c8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d036      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a30      	ldr	r2, [pc, #192]	@ (8004de4 <HAL_DMA_Init+0x1cc>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d031      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8004de8 <HAL_DMA_Init+0x1d0>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d02c      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a2d      	ldr	r2, [pc, #180]	@ (8004dec <HAL_DMA_Init+0x1d4>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d027      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a2b      	ldr	r2, [pc, #172]	@ (8004df0 <HAL_DMA_Init+0x1d8>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d022      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a2a      	ldr	r2, [pc, #168]	@ (8004df4 <HAL_DMA_Init+0x1dc>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d01d      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a28      	ldr	r2, [pc, #160]	@ (8004df8 <HAL_DMA_Init+0x1e0>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d018      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a27      	ldr	r2, [pc, #156]	@ (8004dfc <HAL_DMA_Init+0x1e4>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d013      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a25      	ldr	r2, [pc, #148]	@ (8004e00 <HAL_DMA_Init+0x1e8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00e      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a24      	ldr	r2, [pc, #144]	@ (8004e04 <HAL_DMA_Init+0x1ec>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d009      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a22      	ldr	r2, [pc, #136]	@ (8004e08 <HAL_DMA_Init+0x1f0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d004      	beq.n	8004d8c <HAL_DMA_Init+0x174>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a21      	ldr	r2, [pc, #132]	@ (8004e0c <HAL_DMA_Init+0x1f4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d108      	bne.n	8004d9e <HAL_DMA_Init+0x186>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 0201 	bic.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	e007      	b.n	8004dae <HAL_DMA_Init+0x196>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 0201 	bic.w	r2, r2, #1
 8004dac:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004dae:	e02f      	b.n	8004e10 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004db0:	f7fe fb20 	bl	80033f4 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b05      	cmp	r3, #5
 8004dbc:	d928      	bls.n	8004e10 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2203      	movs	r2, #3
 8004dc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e246      	b.n	800525e <HAL_DMA_Init+0x646>
 8004dd0:	40020010 	.word	0x40020010
 8004dd4:	40020028 	.word	0x40020028
 8004dd8:	40020040 	.word	0x40020040
 8004ddc:	40020058 	.word	0x40020058
 8004de0:	40020070 	.word	0x40020070
 8004de4:	40020088 	.word	0x40020088
 8004de8:	400200a0 	.word	0x400200a0
 8004dec:	400200b8 	.word	0x400200b8
 8004df0:	40020410 	.word	0x40020410
 8004df4:	40020428 	.word	0x40020428
 8004df8:	40020440 	.word	0x40020440
 8004dfc:	40020458 	.word	0x40020458
 8004e00:	40020470 	.word	0x40020470
 8004e04:	40020488 	.word	0x40020488
 8004e08:	400204a0 	.word	0x400204a0
 8004e0c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1c8      	bne.n	8004db0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	4b83      	ldr	r3, [pc, #524]	@ (8005038 <HAL_DMA_Init+0x420>)
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004e36:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e42:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e4e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d107      	bne.n	8004e74 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004e74:	4b71      	ldr	r3, [pc, #452]	@ (800503c <HAL_DMA_Init+0x424>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	4b71      	ldr	r3, [pc, #452]	@ (8005040 <HAL_DMA_Init+0x428>)
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e80:	d328      	bcc.n	8004ed4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b28      	cmp	r3, #40	@ 0x28
 8004e88:	d903      	bls.n	8004e92 <HAL_DMA_Init+0x27a>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e90:	d917      	bls.n	8004ec2 <HAL_DMA_Init+0x2aa>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e98:	d903      	bls.n	8004ea2 <HAL_DMA_Init+0x28a>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	2b42      	cmp	r3, #66	@ 0x42
 8004ea0:	d90f      	bls.n	8004ec2 <HAL_DMA_Init+0x2aa>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b46      	cmp	r3, #70	@ 0x46
 8004ea8:	d903      	bls.n	8004eb2 <HAL_DMA_Init+0x29a>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	2b48      	cmp	r3, #72	@ 0x48
 8004eb0:	d907      	bls.n	8004ec2 <HAL_DMA_Init+0x2aa>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2b4e      	cmp	r3, #78	@ 0x4e
 8004eb8:	d905      	bls.n	8004ec6 <HAL_DMA_Init+0x2ae>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	2b52      	cmp	r3, #82	@ 0x52
 8004ec0:	d801      	bhi.n	8004ec6 <HAL_DMA_Init+0x2ae>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <HAL_DMA_Init+0x2b0>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ed2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	f023 0307 	bic.w	r3, r3, #7
 8004eea:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	697a      	ldr	r2, [r7, #20]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efa:	2b04      	cmp	r3, #4
 8004efc:	d117      	bne.n	8004f2e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00e      	beq.n	8004f2e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f002 fb3f 	bl	8007594 <DMA_CheckFifoParam>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d008      	beq.n	8004f2e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2240      	movs	r2, #64	@ 0x40
 8004f20:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e197      	b.n	800525e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f002 fa7a 	bl	8007430 <DMA_CalcBaseAndBitshift>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f44:	f003 031f 	and.w	r3, r3, #31
 8004f48:	223f      	movs	r2, #63	@ 0x3f
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	609a      	str	r2, [r3, #8]
 8004f50:	e0cd      	b.n	80050ee <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a3b      	ldr	r2, [pc, #236]	@ (8005044 <HAL_DMA_Init+0x42c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d022      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a39      	ldr	r2, [pc, #228]	@ (8005048 <HAL_DMA_Init+0x430>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01d      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a38      	ldr	r2, [pc, #224]	@ (800504c <HAL_DMA_Init+0x434>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d018      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a36      	ldr	r2, [pc, #216]	@ (8005050 <HAL_DMA_Init+0x438>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d013      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a35      	ldr	r2, [pc, #212]	@ (8005054 <HAL_DMA_Init+0x43c>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d00e      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a33      	ldr	r2, [pc, #204]	@ (8005058 <HAL_DMA_Init+0x440>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d009      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a32      	ldr	r2, [pc, #200]	@ (800505c <HAL_DMA_Init+0x444>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d004      	beq.n	8004fa2 <HAL_DMA_Init+0x38a>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a30      	ldr	r2, [pc, #192]	@ (8005060 <HAL_DMA_Init+0x448>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d101      	bne.n	8004fa6 <HAL_DMA_Init+0x38e>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e000      	b.n	8004fa8 <HAL_DMA_Init+0x390>
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	f000 8097 	beq.w	80050dc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a24      	ldr	r2, [pc, #144]	@ (8005044 <HAL_DMA_Init+0x42c>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d021      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a22      	ldr	r2, [pc, #136]	@ (8005048 <HAL_DMA_Init+0x430>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d01c      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a21      	ldr	r2, [pc, #132]	@ (800504c <HAL_DMA_Init+0x434>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d017      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8005050 <HAL_DMA_Init+0x438>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d012      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a1e      	ldr	r2, [pc, #120]	@ (8005054 <HAL_DMA_Init+0x43c>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d00d      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8005058 <HAL_DMA_Init+0x440>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d008      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a1b      	ldr	r2, [pc, #108]	@ (800505c <HAL_DMA_Init+0x444>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d003      	beq.n	8004ffc <HAL_DMA_Init+0x3e4>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a19      	ldr	r2, [pc, #100]	@ (8005060 <HAL_DMA_Init+0x448>)
 8004ffa:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005014:	697a      	ldr	r2, [r7, #20]
 8005016:	4b13      	ldr	r3, [pc, #76]	@ (8005064 <HAL_DMA_Init+0x44c>)
 8005018:	4013      	ands	r3, r2
 800501a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	2b40      	cmp	r3, #64	@ 0x40
 8005022:	d021      	beq.n	8005068 <HAL_DMA_Init+0x450>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	2b80      	cmp	r3, #128	@ 0x80
 800502a:	d102      	bne.n	8005032 <HAL_DMA_Init+0x41a>
 800502c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005030:	e01b      	b.n	800506a <HAL_DMA_Init+0x452>
 8005032:	2300      	movs	r3, #0
 8005034:	e019      	b.n	800506a <HAL_DMA_Init+0x452>
 8005036:	bf00      	nop
 8005038:	fe10803f 	.word	0xfe10803f
 800503c:	5c001000 	.word	0x5c001000
 8005040:	ffff0000 	.word	0xffff0000
 8005044:	58025408 	.word	0x58025408
 8005048:	5802541c 	.word	0x5802541c
 800504c:	58025430 	.word	0x58025430
 8005050:	58025444 	.word	0x58025444
 8005054:	58025458 	.word	0x58025458
 8005058:	5802546c 	.word	0x5802546c
 800505c:	58025480 	.word	0x58025480
 8005060:	58025494 	.word	0x58025494
 8005064:	fffe000f 	.word	0xfffe000f
 8005068:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	68d2      	ldr	r2, [r2, #12]
 800506e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005070:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005078:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005080:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005088:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005090:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005098:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	4313      	orrs	r3, r2
 800509e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	4b6e      	ldr	r3, [pc, #440]	@ (8005268 <HAL_DMA_Init+0x650>)
 80050b0:	4413      	add	r3, r2
 80050b2:	4a6e      	ldr	r2, [pc, #440]	@ (800526c <HAL_DMA_Init+0x654>)
 80050b4:	fba2 2303 	umull	r2, r3, r2, r3
 80050b8:	091b      	lsrs	r3, r3, #4
 80050ba:	009a      	lsls	r2, r3, #2
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f002 f9b5 	bl	8007430 <DMA_CalcBaseAndBitshift>
 80050c6:	4603      	mov	r3, r0
 80050c8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050ce:	f003 031f 	and.w	r3, r3, #31
 80050d2:	2201      	movs	r2, #1
 80050d4:	409a      	lsls	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	605a      	str	r2, [r3, #4]
 80050da:	e008      	b.n	80050ee <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2240      	movs	r2, #64	@ 0x40
 80050e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2203      	movs	r2, #3
 80050e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e0b7      	b.n	800525e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a5f      	ldr	r2, [pc, #380]	@ (8005270 <HAL_DMA_Init+0x658>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d072      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a5d      	ldr	r2, [pc, #372]	@ (8005274 <HAL_DMA_Init+0x65c>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d06d      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a5c      	ldr	r2, [pc, #368]	@ (8005278 <HAL_DMA_Init+0x660>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d068      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a5a      	ldr	r2, [pc, #360]	@ (800527c <HAL_DMA_Init+0x664>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d063      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a59      	ldr	r2, [pc, #356]	@ (8005280 <HAL_DMA_Init+0x668>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d05e      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a57      	ldr	r2, [pc, #348]	@ (8005284 <HAL_DMA_Init+0x66c>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d059      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a56      	ldr	r2, [pc, #344]	@ (8005288 <HAL_DMA_Init+0x670>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d054      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a54      	ldr	r2, [pc, #336]	@ (800528c <HAL_DMA_Init+0x674>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d04f      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a53      	ldr	r2, [pc, #332]	@ (8005290 <HAL_DMA_Init+0x678>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d04a      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a51      	ldr	r2, [pc, #324]	@ (8005294 <HAL_DMA_Init+0x67c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d045      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a50      	ldr	r2, [pc, #320]	@ (8005298 <HAL_DMA_Init+0x680>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d040      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a4e      	ldr	r2, [pc, #312]	@ (800529c <HAL_DMA_Init+0x684>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d03b      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a4d      	ldr	r2, [pc, #308]	@ (80052a0 <HAL_DMA_Init+0x688>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d036      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a4b      	ldr	r2, [pc, #300]	@ (80052a4 <HAL_DMA_Init+0x68c>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d031      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a4a      	ldr	r2, [pc, #296]	@ (80052a8 <HAL_DMA_Init+0x690>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d02c      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a48      	ldr	r2, [pc, #288]	@ (80052ac <HAL_DMA_Init+0x694>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d027      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a47      	ldr	r2, [pc, #284]	@ (80052b0 <HAL_DMA_Init+0x698>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d022      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a45      	ldr	r2, [pc, #276]	@ (80052b4 <HAL_DMA_Init+0x69c>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d01d      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a44      	ldr	r2, [pc, #272]	@ (80052b8 <HAL_DMA_Init+0x6a0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d018      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a42      	ldr	r2, [pc, #264]	@ (80052bc <HAL_DMA_Init+0x6a4>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d013      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a41      	ldr	r2, [pc, #260]	@ (80052c0 <HAL_DMA_Init+0x6a8>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d00e      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a3f      	ldr	r2, [pc, #252]	@ (80052c4 <HAL_DMA_Init+0x6ac>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d009      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a3e      	ldr	r2, [pc, #248]	@ (80052c8 <HAL_DMA_Init+0x6b0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d004      	beq.n	80051de <HAL_DMA_Init+0x5c6>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a3c      	ldr	r2, [pc, #240]	@ (80052cc <HAL_DMA_Init+0x6b4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d101      	bne.n	80051e2 <HAL_DMA_Init+0x5ca>
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <HAL_DMA_Init+0x5cc>
 80051e2:	2300      	movs	r3, #0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d032      	beq.n	800524e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f002 fa4f 	bl	800768c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	2b80      	cmp	r3, #128	@ 0x80
 80051f4:	d102      	bne.n	80051fc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005204:	b2d2      	uxtb	r2, r2
 8005206:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005210:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d010      	beq.n	800523c <HAL_DMA_Init+0x624>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	2b08      	cmp	r3, #8
 8005220:	d80c      	bhi.n	800523c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f002 facc 	bl	80077c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005238:	605a      	str	r2, [r3, #4]
 800523a:	e008      	b.n	800524e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	a7fdabf8 	.word	0xa7fdabf8
 800526c:	cccccccd 	.word	0xcccccccd
 8005270:	40020010 	.word	0x40020010
 8005274:	40020028 	.word	0x40020028
 8005278:	40020040 	.word	0x40020040
 800527c:	40020058 	.word	0x40020058
 8005280:	40020070 	.word	0x40020070
 8005284:	40020088 	.word	0x40020088
 8005288:	400200a0 	.word	0x400200a0
 800528c:	400200b8 	.word	0x400200b8
 8005290:	40020410 	.word	0x40020410
 8005294:	40020428 	.word	0x40020428
 8005298:	40020440 	.word	0x40020440
 800529c:	40020458 	.word	0x40020458
 80052a0:	40020470 	.word	0x40020470
 80052a4:	40020488 	.word	0x40020488
 80052a8:	400204a0 	.word	0x400204a0
 80052ac:	400204b8 	.word	0x400204b8
 80052b0:	58025408 	.word	0x58025408
 80052b4:	5802541c 	.word	0x5802541c
 80052b8:	58025430 	.word	0x58025430
 80052bc:	58025444 	.word	0x58025444
 80052c0:	58025458 	.word	0x58025458
 80052c4:	5802546c 	.word	0x5802546c
 80052c8:	58025480 	.word	0x58025480
 80052cc:	58025494 	.word	0x58025494

080052d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
 80052dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e226      	b.n	800573a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_DMA_Start_IT+0x2a>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e21f      	b.n	800573a <HAL_DMA_Start_IT+0x46a>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b01      	cmp	r3, #1
 800530c:	f040 820a 	bne.w	8005724 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2202      	movs	r2, #2
 8005314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a68      	ldr	r2, [pc, #416]	@ (80054c4 <HAL_DMA_Start_IT+0x1f4>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d04a      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a66      	ldr	r2, [pc, #408]	@ (80054c8 <HAL_DMA_Start_IT+0x1f8>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d045      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a65      	ldr	r2, [pc, #404]	@ (80054cc <HAL_DMA_Start_IT+0x1fc>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d040      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a63      	ldr	r2, [pc, #396]	@ (80054d0 <HAL_DMA_Start_IT+0x200>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d03b      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a62      	ldr	r2, [pc, #392]	@ (80054d4 <HAL_DMA_Start_IT+0x204>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d036      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a60      	ldr	r2, [pc, #384]	@ (80054d8 <HAL_DMA_Start_IT+0x208>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d031      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a5f      	ldr	r2, [pc, #380]	@ (80054dc <HAL_DMA_Start_IT+0x20c>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d02c      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a5d      	ldr	r2, [pc, #372]	@ (80054e0 <HAL_DMA_Start_IT+0x210>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d027      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a5c      	ldr	r2, [pc, #368]	@ (80054e4 <HAL_DMA_Start_IT+0x214>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d022      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a5a      	ldr	r2, [pc, #360]	@ (80054e8 <HAL_DMA_Start_IT+0x218>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d01d      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a59      	ldr	r2, [pc, #356]	@ (80054ec <HAL_DMA_Start_IT+0x21c>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d018      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a57      	ldr	r2, [pc, #348]	@ (80054f0 <HAL_DMA_Start_IT+0x220>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d013      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a56      	ldr	r2, [pc, #344]	@ (80054f4 <HAL_DMA_Start_IT+0x224>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d00e      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a54      	ldr	r2, [pc, #336]	@ (80054f8 <HAL_DMA_Start_IT+0x228>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d009      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a53      	ldr	r2, [pc, #332]	@ (80054fc <HAL_DMA_Start_IT+0x22c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d004      	beq.n	80053be <HAL_DMA_Start_IT+0xee>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a51      	ldr	r2, [pc, #324]	@ (8005500 <HAL_DMA_Start_IT+0x230>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d108      	bne.n	80053d0 <HAL_DMA_Start_IT+0x100>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 0201 	bic.w	r2, r2, #1
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	e007      	b.n	80053e0 <HAL_DMA_Start_IT+0x110>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0201 	bic.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	68b9      	ldr	r1, [r7, #8]
 80053e6:	68f8      	ldr	r0, [r7, #12]
 80053e8:	f001 fe76 	bl	80070d8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a34      	ldr	r2, [pc, #208]	@ (80054c4 <HAL_DMA_Start_IT+0x1f4>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d04a      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a33      	ldr	r2, [pc, #204]	@ (80054c8 <HAL_DMA_Start_IT+0x1f8>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d045      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a31      	ldr	r2, [pc, #196]	@ (80054cc <HAL_DMA_Start_IT+0x1fc>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d040      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a30      	ldr	r2, [pc, #192]	@ (80054d0 <HAL_DMA_Start_IT+0x200>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d03b      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a2e      	ldr	r2, [pc, #184]	@ (80054d4 <HAL_DMA_Start_IT+0x204>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d036      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a2d      	ldr	r2, [pc, #180]	@ (80054d8 <HAL_DMA_Start_IT+0x208>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d031      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a2b      	ldr	r2, [pc, #172]	@ (80054dc <HAL_DMA_Start_IT+0x20c>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d02c      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a2a      	ldr	r2, [pc, #168]	@ (80054e0 <HAL_DMA_Start_IT+0x210>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d027      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a28      	ldr	r2, [pc, #160]	@ (80054e4 <HAL_DMA_Start_IT+0x214>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d022      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a27      	ldr	r2, [pc, #156]	@ (80054e8 <HAL_DMA_Start_IT+0x218>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d01d      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a25      	ldr	r2, [pc, #148]	@ (80054ec <HAL_DMA_Start_IT+0x21c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d018      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a24      	ldr	r2, [pc, #144]	@ (80054f0 <HAL_DMA_Start_IT+0x220>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d013      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a22      	ldr	r2, [pc, #136]	@ (80054f4 <HAL_DMA_Start_IT+0x224>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d00e      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a21      	ldr	r2, [pc, #132]	@ (80054f8 <HAL_DMA_Start_IT+0x228>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d009      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a1f      	ldr	r2, [pc, #124]	@ (80054fc <HAL_DMA_Start_IT+0x22c>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d004      	beq.n	800548c <HAL_DMA_Start_IT+0x1bc>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a1e      	ldr	r2, [pc, #120]	@ (8005500 <HAL_DMA_Start_IT+0x230>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d101      	bne.n	8005490 <HAL_DMA_Start_IT+0x1c0>
 800548c:	2301      	movs	r3, #1
 800548e:	e000      	b.n	8005492 <HAL_DMA_Start_IT+0x1c2>
 8005490:	2300      	movs	r3, #0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d036      	beq.n	8005504 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f023 021e 	bic.w	r2, r3, #30
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f042 0216 	orr.w	r2, r2, #22
 80054a8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d03e      	beq.n	8005530 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f042 0208 	orr.w	r2, r2, #8
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	e035      	b.n	8005530 <HAL_DMA_Start_IT+0x260>
 80054c4:	40020010 	.word	0x40020010
 80054c8:	40020028 	.word	0x40020028
 80054cc:	40020040 	.word	0x40020040
 80054d0:	40020058 	.word	0x40020058
 80054d4:	40020070 	.word	0x40020070
 80054d8:	40020088 	.word	0x40020088
 80054dc:	400200a0 	.word	0x400200a0
 80054e0:	400200b8 	.word	0x400200b8
 80054e4:	40020410 	.word	0x40020410
 80054e8:	40020428 	.word	0x40020428
 80054ec:	40020440 	.word	0x40020440
 80054f0:	40020458 	.word	0x40020458
 80054f4:	40020470 	.word	0x40020470
 80054f8:	40020488 	.word	0x40020488
 80054fc:	400204a0 	.word	0x400204a0
 8005500:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f023 020e 	bic.w	r2, r3, #14
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 020a 	orr.w	r2, r2, #10
 8005516:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551c:	2b00      	cmp	r3, #0
 800551e:	d007      	beq.n	8005530 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0204 	orr.w	r2, r2, #4
 800552e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a83      	ldr	r2, [pc, #524]	@ (8005744 <HAL_DMA_Start_IT+0x474>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d072      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a82      	ldr	r2, [pc, #520]	@ (8005748 <HAL_DMA_Start_IT+0x478>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d06d      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a80      	ldr	r2, [pc, #512]	@ (800574c <HAL_DMA_Start_IT+0x47c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d068      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a7f      	ldr	r2, [pc, #508]	@ (8005750 <HAL_DMA_Start_IT+0x480>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d063      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a7d      	ldr	r2, [pc, #500]	@ (8005754 <HAL_DMA_Start_IT+0x484>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d05e      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a7c      	ldr	r2, [pc, #496]	@ (8005758 <HAL_DMA_Start_IT+0x488>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d059      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a7a      	ldr	r2, [pc, #488]	@ (800575c <HAL_DMA_Start_IT+0x48c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d054      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a79      	ldr	r2, [pc, #484]	@ (8005760 <HAL_DMA_Start_IT+0x490>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d04f      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a77      	ldr	r2, [pc, #476]	@ (8005764 <HAL_DMA_Start_IT+0x494>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d04a      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a76      	ldr	r2, [pc, #472]	@ (8005768 <HAL_DMA_Start_IT+0x498>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d045      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a74      	ldr	r2, [pc, #464]	@ (800576c <HAL_DMA_Start_IT+0x49c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d040      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a73      	ldr	r2, [pc, #460]	@ (8005770 <HAL_DMA_Start_IT+0x4a0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d03b      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a71      	ldr	r2, [pc, #452]	@ (8005774 <HAL_DMA_Start_IT+0x4a4>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d036      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a70      	ldr	r2, [pc, #448]	@ (8005778 <HAL_DMA_Start_IT+0x4a8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d031      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a6e      	ldr	r2, [pc, #440]	@ (800577c <HAL_DMA_Start_IT+0x4ac>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d02c      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a6d      	ldr	r2, [pc, #436]	@ (8005780 <HAL_DMA_Start_IT+0x4b0>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d027      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a6b      	ldr	r2, [pc, #428]	@ (8005784 <HAL_DMA_Start_IT+0x4b4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d022      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a6a      	ldr	r2, [pc, #424]	@ (8005788 <HAL_DMA_Start_IT+0x4b8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d01d      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a68      	ldr	r2, [pc, #416]	@ (800578c <HAL_DMA_Start_IT+0x4bc>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d018      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a67      	ldr	r2, [pc, #412]	@ (8005790 <HAL_DMA_Start_IT+0x4c0>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d013      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a65      	ldr	r2, [pc, #404]	@ (8005794 <HAL_DMA_Start_IT+0x4c4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d00e      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a64      	ldr	r2, [pc, #400]	@ (8005798 <HAL_DMA_Start_IT+0x4c8>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d009      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a62      	ldr	r2, [pc, #392]	@ (800579c <HAL_DMA_Start_IT+0x4cc>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d004      	beq.n	8005620 <HAL_DMA_Start_IT+0x350>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a61      	ldr	r2, [pc, #388]	@ (80057a0 <HAL_DMA_Start_IT+0x4d0>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d101      	bne.n	8005624 <HAL_DMA_Start_IT+0x354>
 8005620:	2301      	movs	r3, #1
 8005622:	e000      	b.n	8005626 <HAL_DMA_Start_IT+0x356>
 8005624:	2300      	movs	r3, #0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d01a      	beq.n	8005660 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d007      	beq.n	8005648 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005646:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800564c:	2b00      	cmp	r3, #0
 800564e:	d007      	beq.n	8005660 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800565a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800565e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a37      	ldr	r2, [pc, #220]	@ (8005744 <HAL_DMA_Start_IT+0x474>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d04a      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a36      	ldr	r2, [pc, #216]	@ (8005748 <HAL_DMA_Start_IT+0x478>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d045      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a34      	ldr	r2, [pc, #208]	@ (800574c <HAL_DMA_Start_IT+0x47c>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d040      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a33      	ldr	r2, [pc, #204]	@ (8005750 <HAL_DMA_Start_IT+0x480>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d03b      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a31      	ldr	r2, [pc, #196]	@ (8005754 <HAL_DMA_Start_IT+0x484>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d036      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a30      	ldr	r2, [pc, #192]	@ (8005758 <HAL_DMA_Start_IT+0x488>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d031      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a2e      	ldr	r2, [pc, #184]	@ (800575c <HAL_DMA_Start_IT+0x48c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d02c      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a2d      	ldr	r2, [pc, #180]	@ (8005760 <HAL_DMA_Start_IT+0x490>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d027      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a2b      	ldr	r2, [pc, #172]	@ (8005764 <HAL_DMA_Start_IT+0x494>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d022      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a2a      	ldr	r2, [pc, #168]	@ (8005768 <HAL_DMA_Start_IT+0x498>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d01d      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a28      	ldr	r2, [pc, #160]	@ (800576c <HAL_DMA_Start_IT+0x49c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d018      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a27      	ldr	r2, [pc, #156]	@ (8005770 <HAL_DMA_Start_IT+0x4a0>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d013      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a25      	ldr	r2, [pc, #148]	@ (8005774 <HAL_DMA_Start_IT+0x4a4>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d00e      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a24      	ldr	r2, [pc, #144]	@ (8005778 <HAL_DMA_Start_IT+0x4a8>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d009      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a22      	ldr	r2, [pc, #136]	@ (800577c <HAL_DMA_Start_IT+0x4ac>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d004      	beq.n	8005700 <HAL_DMA_Start_IT+0x430>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a21      	ldr	r2, [pc, #132]	@ (8005780 <HAL_DMA_Start_IT+0x4b0>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d108      	bne.n	8005712 <HAL_DMA_Start_IT+0x442>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0201 	orr.w	r2, r2, #1
 800570e:	601a      	str	r2, [r3, #0]
 8005710:	e012      	b.n	8005738 <HAL_DMA_Start_IT+0x468>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f042 0201 	orr.w	r2, r2, #1
 8005720:	601a      	str	r2, [r3, #0]
 8005722:	e009      	b.n	8005738 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800572a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005738:	7dfb      	ldrb	r3, [r7, #23]
}
 800573a:	4618      	mov	r0, r3
 800573c:	3718      	adds	r7, #24
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40020010 	.word	0x40020010
 8005748:	40020028 	.word	0x40020028
 800574c:	40020040 	.word	0x40020040
 8005750:	40020058 	.word	0x40020058
 8005754:	40020070 	.word	0x40020070
 8005758:	40020088 	.word	0x40020088
 800575c:	400200a0 	.word	0x400200a0
 8005760:	400200b8 	.word	0x400200b8
 8005764:	40020410 	.word	0x40020410
 8005768:	40020428 	.word	0x40020428
 800576c:	40020440 	.word	0x40020440
 8005770:	40020458 	.word	0x40020458
 8005774:	40020470 	.word	0x40020470
 8005778:	40020488 	.word	0x40020488
 800577c:	400204a0 	.word	0x400204a0
 8005780:	400204b8 	.word	0x400204b8
 8005784:	58025408 	.word	0x58025408
 8005788:	5802541c 	.word	0x5802541c
 800578c:	58025430 	.word	0x58025430
 8005790:	58025444 	.word	0x58025444
 8005794:	58025458 	.word	0x58025458
 8005798:	5802546c 	.word	0x5802546c
 800579c:	58025480 	.word	0x58025480
 80057a0:	58025494 	.word	0x58025494

080057a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80057ac:	f7fd fe22 	bl	80033f4 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e2dc      	b.n	8005d76 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d008      	beq.n	80057da <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2280      	movs	r2, #128	@ 0x80
 80057cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e2cd      	b.n	8005d76 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a76      	ldr	r2, [pc, #472]	@ (80059b8 <HAL_DMA_Abort+0x214>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d04a      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a74      	ldr	r2, [pc, #464]	@ (80059bc <HAL_DMA_Abort+0x218>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d045      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a73      	ldr	r2, [pc, #460]	@ (80059c0 <HAL_DMA_Abort+0x21c>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d040      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a71      	ldr	r2, [pc, #452]	@ (80059c4 <HAL_DMA_Abort+0x220>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d03b      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a70      	ldr	r2, [pc, #448]	@ (80059c8 <HAL_DMA_Abort+0x224>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d036      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a6e      	ldr	r2, [pc, #440]	@ (80059cc <HAL_DMA_Abort+0x228>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d031      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a6d      	ldr	r2, [pc, #436]	@ (80059d0 <HAL_DMA_Abort+0x22c>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d02c      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a6b      	ldr	r2, [pc, #428]	@ (80059d4 <HAL_DMA_Abort+0x230>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d027      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a6a      	ldr	r2, [pc, #424]	@ (80059d8 <HAL_DMA_Abort+0x234>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d022      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a68      	ldr	r2, [pc, #416]	@ (80059dc <HAL_DMA_Abort+0x238>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d01d      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a67      	ldr	r2, [pc, #412]	@ (80059e0 <HAL_DMA_Abort+0x23c>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d018      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a65      	ldr	r2, [pc, #404]	@ (80059e4 <HAL_DMA_Abort+0x240>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d013      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a64      	ldr	r2, [pc, #400]	@ (80059e8 <HAL_DMA_Abort+0x244>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d00e      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a62      	ldr	r2, [pc, #392]	@ (80059ec <HAL_DMA_Abort+0x248>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d009      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a61      	ldr	r2, [pc, #388]	@ (80059f0 <HAL_DMA_Abort+0x24c>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d004      	beq.n	800587a <HAL_DMA_Abort+0xd6>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a5f      	ldr	r2, [pc, #380]	@ (80059f4 <HAL_DMA_Abort+0x250>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d101      	bne.n	800587e <HAL_DMA_Abort+0xda>
 800587a:	2301      	movs	r3, #1
 800587c:	e000      	b.n	8005880 <HAL_DMA_Abort+0xdc>
 800587e:	2300      	movs	r3, #0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d013      	beq.n	80058ac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f022 021e 	bic.w	r2, r2, #30
 8005892:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	695a      	ldr	r2, [r3, #20]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058a2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	e00a      	b.n	80058c2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f022 020e 	bic.w	r2, r2, #14
 80058ba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a3c      	ldr	r2, [pc, #240]	@ (80059b8 <HAL_DMA_Abort+0x214>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d072      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a3a      	ldr	r2, [pc, #232]	@ (80059bc <HAL_DMA_Abort+0x218>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d06d      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a39      	ldr	r2, [pc, #228]	@ (80059c0 <HAL_DMA_Abort+0x21c>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d068      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a37      	ldr	r2, [pc, #220]	@ (80059c4 <HAL_DMA_Abort+0x220>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d063      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a36      	ldr	r2, [pc, #216]	@ (80059c8 <HAL_DMA_Abort+0x224>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d05e      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a34      	ldr	r2, [pc, #208]	@ (80059cc <HAL_DMA_Abort+0x228>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d059      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a33      	ldr	r2, [pc, #204]	@ (80059d0 <HAL_DMA_Abort+0x22c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d054      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a31      	ldr	r2, [pc, #196]	@ (80059d4 <HAL_DMA_Abort+0x230>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d04f      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a30      	ldr	r2, [pc, #192]	@ (80059d8 <HAL_DMA_Abort+0x234>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d04a      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a2e      	ldr	r2, [pc, #184]	@ (80059dc <HAL_DMA_Abort+0x238>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d045      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a2d      	ldr	r2, [pc, #180]	@ (80059e0 <HAL_DMA_Abort+0x23c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d040      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a2b      	ldr	r2, [pc, #172]	@ (80059e4 <HAL_DMA_Abort+0x240>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d03b      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a2a      	ldr	r2, [pc, #168]	@ (80059e8 <HAL_DMA_Abort+0x244>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d036      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a28      	ldr	r2, [pc, #160]	@ (80059ec <HAL_DMA_Abort+0x248>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d031      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a27      	ldr	r2, [pc, #156]	@ (80059f0 <HAL_DMA_Abort+0x24c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d02c      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a25      	ldr	r2, [pc, #148]	@ (80059f4 <HAL_DMA_Abort+0x250>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d027      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a24      	ldr	r2, [pc, #144]	@ (80059f8 <HAL_DMA_Abort+0x254>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d022      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a22      	ldr	r2, [pc, #136]	@ (80059fc <HAL_DMA_Abort+0x258>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d01d      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a21      	ldr	r2, [pc, #132]	@ (8005a00 <HAL_DMA_Abort+0x25c>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d018      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a1f      	ldr	r2, [pc, #124]	@ (8005a04 <HAL_DMA_Abort+0x260>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d013      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a1e      	ldr	r2, [pc, #120]	@ (8005a08 <HAL_DMA_Abort+0x264>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00e      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a1c      	ldr	r2, [pc, #112]	@ (8005a0c <HAL_DMA_Abort+0x268>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d009      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a1b      	ldr	r2, [pc, #108]	@ (8005a10 <HAL_DMA_Abort+0x26c>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d004      	beq.n	80059b2 <HAL_DMA_Abort+0x20e>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a19      	ldr	r2, [pc, #100]	@ (8005a14 <HAL_DMA_Abort+0x270>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d132      	bne.n	8005a18 <HAL_DMA_Abort+0x274>
 80059b2:	2301      	movs	r3, #1
 80059b4:	e031      	b.n	8005a1a <HAL_DMA_Abort+0x276>
 80059b6:	bf00      	nop
 80059b8:	40020010 	.word	0x40020010
 80059bc:	40020028 	.word	0x40020028
 80059c0:	40020040 	.word	0x40020040
 80059c4:	40020058 	.word	0x40020058
 80059c8:	40020070 	.word	0x40020070
 80059cc:	40020088 	.word	0x40020088
 80059d0:	400200a0 	.word	0x400200a0
 80059d4:	400200b8 	.word	0x400200b8
 80059d8:	40020410 	.word	0x40020410
 80059dc:	40020428 	.word	0x40020428
 80059e0:	40020440 	.word	0x40020440
 80059e4:	40020458 	.word	0x40020458
 80059e8:	40020470 	.word	0x40020470
 80059ec:	40020488 	.word	0x40020488
 80059f0:	400204a0 	.word	0x400204a0
 80059f4:	400204b8 	.word	0x400204b8
 80059f8:	58025408 	.word	0x58025408
 80059fc:	5802541c 	.word	0x5802541c
 8005a00:	58025430 	.word	0x58025430
 8005a04:	58025444 	.word	0x58025444
 8005a08:	58025458 	.word	0x58025458
 8005a0c:	5802546c 	.word	0x5802546c
 8005a10:	58025480 	.word	0x58025480
 8005a14:	58025494 	.word	0x58025494
 8005a18:	2300      	movs	r3, #0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d007      	beq.n	8005a2e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a6d      	ldr	r2, [pc, #436]	@ (8005be8 <HAL_DMA_Abort+0x444>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d04a      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a6b      	ldr	r2, [pc, #428]	@ (8005bec <HAL_DMA_Abort+0x448>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d045      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a6a      	ldr	r2, [pc, #424]	@ (8005bf0 <HAL_DMA_Abort+0x44c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d040      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a68      	ldr	r2, [pc, #416]	@ (8005bf4 <HAL_DMA_Abort+0x450>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d03b      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a67      	ldr	r2, [pc, #412]	@ (8005bf8 <HAL_DMA_Abort+0x454>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d036      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a65      	ldr	r2, [pc, #404]	@ (8005bfc <HAL_DMA_Abort+0x458>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d031      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a64      	ldr	r2, [pc, #400]	@ (8005c00 <HAL_DMA_Abort+0x45c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d02c      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a62      	ldr	r2, [pc, #392]	@ (8005c04 <HAL_DMA_Abort+0x460>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d027      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a61      	ldr	r2, [pc, #388]	@ (8005c08 <HAL_DMA_Abort+0x464>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d022      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a5f      	ldr	r2, [pc, #380]	@ (8005c0c <HAL_DMA_Abort+0x468>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d01d      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a5e      	ldr	r2, [pc, #376]	@ (8005c10 <HAL_DMA_Abort+0x46c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d018      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a5c      	ldr	r2, [pc, #368]	@ (8005c14 <HAL_DMA_Abort+0x470>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d013      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a5b      	ldr	r2, [pc, #364]	@ (8005c18 <HAL_DMA_Abort+0x474>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00e      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a59      	ldr	r2, [pc, #356]	@ (8005c1c <HAL_DMA_Abort+0x478>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d009      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a58      	ldr	r2, [pc, #352]	@ (8005c20 <HAL_DMA_Abort+0x47c>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d004      	beq.n	8005ace <HAL_DMA_Abort+0x32a>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a56      	ldr	r2, [pc, #344]	@ (8005c24 <HAL_DMA_Abort+0x480>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d108      	bne.n	8005ae0 <HAL_DMA_Abort+0x33c>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 0201 	bic.w	r2, r2, #1
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	e007      	b.n	8005af0 <HAL_DMA_Abort+0x34c>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f022 0201 	bic.w	r2, r2, #1
 8005aee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005af0:	e013      	b.n	8005b1a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005af2:	f7fd fc7f 	bl	80033f4 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b05      	cmp	r3, #5
 8005afe:	d90c      	bls.n	8005b1a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2203      	movs	r2, #3
 8005b0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e12d      	b.n	8005d76 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1e5      	bne.n	8005af2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a2f      	ldr	r2, [pc, #188]	@ (8005be8 <HAL_DMA_Abort+0x444>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d04a      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a2d      	ldr	r2, [pc, #180]	@ (8005bec <HAL_DMA_Abort+0x448>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d045      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf0 <HAL_DMA_Abort+0x44c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d040      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf4 <HAL_DMA_Abort+0x450>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d03b      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a29      	ldr	r2, [pc, #164]	@ (8005bf8 <HAL_DMA_Abort+0x454>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d036      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a27      	ldr	r2, [pc, #156]	@ (8005bfc <HAL_DMA_Abort+0x458>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d031      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a26      	ldr	r2, [pc, #152]	@ (8005c00 <HAL_DMA_Abort+0x45c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d02c      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a24      	ldr	r2, [pc, #144]	@ (8005c04 <HAL_DMA_Abort+0x460>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d027      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a23      	ldr	r2, [pc, #140]	@ (8005c08 <HAL_DMA_Abort+0x464>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d022      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a21      	ldr	r2, [pc, #132]	@ (8005c0c <HAL_DMA_Abort+0x468>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d01d      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a20      	ldr	r2, [pc, #128]	@ (8005c10 <HAL_DMA_Abort+0x46c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d018      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a1e      	ldr	r2, [pc, #120]	@ (8005c14 <HAL_DMA_Abort+0x470>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d013      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1d      	ldr	r2, [pc, #116]	@ (8005c18 <HAL_DMA_Abort+0x474>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00e      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a1b      	ldr	r2, [pc, #108]	@ (8005c1c <HAL_DMA_Abort+0x478>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d009      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a1a      	ldr	r2, [pc, #104]	@ (8005c20 <HAL_DMA_Abort+0x47c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d004      	beq.n	8005bc6 <HAL_DMA_Abort+0x422>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a18      	ldr	r2, [pc, #96]	@ (8005c24 <HAL_DMA_Abort+0x480>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d101      	bne.n	8005bca <HAL_DMA_Abort+0x426>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e000      	b.n	8005bcc <HAL_DMA_Abort+0x428>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d02b      	beq.n	8005c28 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bda:	f003 031f 	and.w	r3, r3, #31
 8005bde:	223f      	movs	r2, #63	@ 0x3f
 8005be0:	409a      	lsls	r2, r3
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	609a      	str	r2, [r3, #8]
 8005be6:	e02a      	b.n	8005c3e <HAL_DMA_Abort+0x49a>
 8005be8:	40020010 	.word	0x40020010
 8005bec:	40020028 	.word	0x40020028
 8005bf0:	40020040 	.word	0x40020040
 8005bf4:	40020058 	.word	0x40020058
 8005bf8:	40020070 	.word	0x40020070
 8005bfc:	40020088 	.word	0x40020088
 8005c00:	400200a0 	.word	0x400200a0
 8005c04:	400200b8 	.word	0x400200b8
 8005c08:	40020410 	.word	0x40020410
 8005c0c:	40020428 	.word	0x40020428
 8005c10:	40020440 	.word	0x40020440
 8005c14:	40020458 	.word	0x40020458
 8005c18:	40020470 	.word	0x40020470
 8005c1c:	40020488 	.word	0x40020488
 8005c20:	400204a0 	.word	0x400204a0
 8005c24:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c2c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c32:	f003 031f 	and.w	r3, r3, #31
 8005c36:	2201      	movs	r2, #1
 8005c38:	409a      	lsls	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a4f      	ldr	r2, [pc, #316]	@ (8005d80 <HAL_DMA_Abort+0x5dc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d072      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a4d      	ldr	r2, [pc, #308]	@ (8005d84 <HAL_DMA_Abort+0x5e0>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d06d      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a4c      	ldr	r2, [pc, #304]	@ (8005d88 <HAL_DMA_Abort+0x5e4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d068      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a4a      	ldr	r2, [pc, #296]	@ (8005d8c <HAL_DMA_Abort+0x5e8>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d063      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a49      	ldr	r2, [pc, #292]	@ (8005d90 <HAL_DMA_Abort+0x5ec>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d05e      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a47      	ldr	r2, [pc, #284]	@ (8005d94 <HAL_DMA_Abort+0x5f0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d059      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a46      	ldr	r2, [pc, #280]	@ (8005d98 <HAL_DMA_Abort+0x5f4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d054      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a44      	ldr	r2, [pc, #272]	@ (8005d9c <HAL_DMA_Abort+0x5f8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d04f      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a43      	ldr	r2, [pc, #268]	@ (8005da0 <HAL_DMA_Abort+0x5fc>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d04a      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a41      	ldr	r2, [pc, #260]	@ (8005da4 <HAL_DMA_Abort+0x600>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d045      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a40      	ldr	r2, [pc, #256]	@ (8005da8 <HAL_DMA_Abort+0x604>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d040      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a3e      	ldr	r2, [pc, #248]	@ (8005dac <HAL_DMA_Abort+0x608>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d03b      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a3d      	ldr	r2, [pc, #244]	@ (8005db0 <HAL_DMA_Abort+0x60c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d036      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a3b      	ldr	r2, [pc, #236]	@ (8005db4 <HAL_DMA_Abort+0x610>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d031      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a3a      	ldr	r2, [pc, #232]	@ (8005db8 <HAL_DMA_Abort+0x614>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d02c      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a38      	ldr	r2, [pc, #224]	@ (8005dbc <HAL_DMA_Abort+0x618>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d027      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a37      	ldr	r2, [pc, #220]	@ (8005dc0 <HAL_DMA_Abort+0x61c>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d022      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a35      	ldr	r2, [pc, #212]	@ (8005dc4 <HAL_DMA_Abort+0x620>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d01d      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a34      	ldr	r2, [pc, #208]	@ (8005dc8 <HAL_DMA_Abort+0x624>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d018      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a32      	ldr	r2, [pc, #200]	@ (8005dcc <HAL_DMA_Abort+0x628>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d013      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a31      	ldr	r2, [pc, #196]	@ (8005dd0 <HAL_DMA_Abort+0x62c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00e      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a2f      	ldr	r2, [pc, #188]	@ (8005dd4 <HAL_DMA_Abort+0x630>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d009      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a2e      	ldr	r2, [pc, #184]	@ (8005dd8 <HAL_DMA_Abort+0x634>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d004      	beq.n	8005d2e <HAL_DMA_Abort+0x58a>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a2c      	ldr	r2, [pc, #176]	@ (8005ddc <HAL_DMA_Abort+0x638>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d101      	bne.n	8005d32 <HAL_DMA_Abort+0x58e>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e000      	b.n	8005d34 <HAL_DMA_Abort+0x590>
 8005d32:	2300      	movs	r3, #0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d015      	beq.n	8005d64 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d40:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00c      	beq.n	8005d64 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d58:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005d62:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3718      	adds	r7, #24
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	40020010 	.word	0x40020010
 8005d84:	40020028 	.word	0x40020028
 8005d88:	40020040 	.word	0x40020040
 8005d8c:	40020058 	.word	0x40020058
 8005d90:	40020070 	.word	0x40020070
 8005d94:	40020088 	.word	0x40020088
 8005d98:	400200a0 	.word	0x400200a0
 8005d9c:	400200b8 	.word	0x400200b8
 8005da0:	40020410 	.word	0x40020410
 8005da4:	40020428 	.word	0x40020428
 8005da8:	40020440 	.word	0x40020440
 8005dac:	40020458 	.word	0x40020458
 8005db0:	40020470 	.word	0x40020470
 8005db4:	40020488 	.word	0x40020488
 8005db8:	400204a0 	.word	0x400204a0
 8005dbc:	400204b8 	.word	0x400204b8
 8005dc0:	58025408 	.word	0x58025408
 8005dc4:	5802541c 	.word	0x5802541c
 8005dc8:	58025430 	.word	0x58025430
 8005dcc:	58025444 	.word	0x58025444
 8005dd0:	58025458 	.word	0x58025458
 8005dd4:	5802546c 	.word	0x5802546c
 8005dd8:	58025480 	.word	0x58025480
 8005ddc:	58025494 	.word	0x58025494

08005de0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e237      	b.n	8006262 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d004      	beq.n	8005e08 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2280      	movs	r2, #128	@ 0x80
 8005e02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e22c      	b.n	8006262 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a5c      	ldr	r2, [pc, #368]	@ (8005f80 <HAL_DMA_Abort_IT+0x1a0>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d04a      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a5b      	ldr	r2, [pc, #364]	@ (8005f84 <HAL_DMA_Abort_IT+0x1a4>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d045      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a59      	ldr	r2, [pc, #356]	@ (8005f88 <HAL_DMA_Abort_IT+0x1a8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d040      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a58      	ldr	r2, [pc, #352]	@ (8005f8c <HAL_DMA_Abort_IT+0x1ac>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d03b      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a56      	ldr	r2, [pc, #344]	@ (8005f90 <HAL_DMA_Abort_IT+0x1b0>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d036      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a55      	ldr	r2, [pc, #340]	@ (8005f94 <HAL_DMA_Abort_IT+0x1b4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d031      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a53      	ldr	r2, [pc, #332]	@ (8005f98 <HAL_DMA_Abort_IT+0x1b8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d02c      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a52      	ldr	r2, [pc, #328]	@ (8005f9c <HAL_DMA_Abort_IT+0x1bc>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d027      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a50      	ldr	r2, [pc, #320]	@ (8005fa0 <HAL_DMA_Abort_IT+0x1c0>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d022      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a4f      	ldr	r2, [pc, #316]	@ (8005fa4 <HAL_DMA_Abort_IT+0x1c4>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d01d      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a4d      	ldr	r2, [pc, #308]	@ (8005fa8 <HAL_DMA_Abort_IT+0x1c8>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d018      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a4c      	ldr	r2, [pc, #304]	@ (8005fac <HAL_DMA_Abort_IT+0x1cc>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d013      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a4a      	ldr	r2, [pc, #296]	@ (8005fb0 <HAL_DMA_Abort_IT+0x1d0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d00e      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a49      	ldr	r2, [pc, #292]	@ (8005fb4 <HAL_DMA_Abort_IT+0x1d4>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d009      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a47      	ldr	r2, [pc, #284]	@ (8005fb8 <HAL_DMA_Abort_IT+0x1d8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d004      	beq.n	8005ea8 <HAL_DMA_Abort_IT+0xc8>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a46      	ldr	r2, [pc, #280]	@ (8005fbc <HAL_DMA_Abort_IT+0x1dc>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d101      	bne.n	8005eac <HAL_DMA_Abort_IT+0xcc>
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e000      	b.n	8005eae <HAL_DMA_Abort_IT+0xce>
 8005eac:	2300      	movs	r3, #0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 8086 	beq.w	8005fc0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2204      	movs	r2, #4
 8005eb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a2f      	ldr	r2, [pc, #188]	@ (8005f80 <HAL_DMA_Abort_IT+0x1a0>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d04a      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a2e      	ldr	r2, [pc, #184]	@ (8005f84 <HAL_DMA_Abort_IT+0x1a4>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d045      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8005f88 <HAL_DMA_Abort_IT+0x1a8>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d040      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a2b      	ldr	r2, [pc, #172]	@ (8005f8c <HAL_DMA_Abort_IT+0x1ac>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d03b      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a29      	ldr	r2, [pc, #164]	@ (8005f90 <HAL_DMA_Abort_IT+0x1b0>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d036      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a28      	ldr	r2, [pc, #160]	@ (8005f94 <HAL_DMA_Abort_IT+0x1b4>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d031      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a26      	ldr	r2, [pc, #152]	@ (8005f98 <HAL_DMA_Abort_IT+0x1b8>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d02c      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a25      	ldr	r2, [pc, #148]	@ (8005f9c <HAL_DMA_Abort_IT+0x1bc>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d027      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a23      	ldr	r2, [pc, #140]	@ (8005fa0 <HAL_DMA_Abort_IT+0x1c0>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d022      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a22      	ldr	r2, [pc, #136]	@ (8005fa4 <HAL_DMA_Abort_IT+0x1c4>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d01d      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a20      	ldr	r2, [pc, #128]	@ (8005fa8 <HAL_DMA_Abort_IT+0x1c8>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d018      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fac <HAL_DMA_Abort_IT+0x1cc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d013      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a1d      	ldr	r2, [pc, #116]	@ (8005fb0 <HAL_DMA_Abort_IT+0x1d0>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d00e      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb4 <HAL_DMA_Abort_IT+0x1d4>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d009      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a1a      	ldr	r2, [pc, #104]	@ (8005fb8 <HAL_DMA_Abort_IT+0x1d8>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d004      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x17c>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a19      	ldr	r2, [pc, #100]	@ (8005fbc <HAL_DMA_Abort_IT+0x1dc>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d108      	bne.n	8005f6e <HAL_DMA_Abort_IT+0x18e>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f022 0201 	bic.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	e178      	b.n	8006260 <HAL_DMA_Abort_IT+0x480>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0201 	bic.w	r2, r2, #1
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	e16f      	b.n	8006260 <HAL_DMA_Abort_IT+0x480>
 8005f80:	40020010 	.word	0x40020010
 8005f84:	40020028 	.word	0x40020028
 8005f88:	40020040 	.word	0x40020040
 8005f8c:	40020058 	.word	0x40020058
 8005f90:	40020070 	.word	0x40020070
 8005f94:	40020088 	.word	0x40020088
 8005f98:	400200a0 	.word	0x400200a0
 8005f9c:	400200b8 	.word	0x400200b8
 8005fa0:	40020410 	.word	0x40020410
 8005fa4:	40020428 	.word	0x40020428
 8005fa8:	40020440 	.word	0x40020440
 8005fac:	40020458 	.word	0x40020458
 8005fb0:	40020470 	.word	0x40020470
 8005fb4:	40020488 	.word	0x40020488
 8005fb8:	400204a0 	.word	0x400204a0
 8005fbc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 020e 	bic.w	r2, r2, #14
 8005fce:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a6c      	ldr	r2, [pc, #432]	@ (8006188 <HAL_DMA_Abort_IT+0x3a8>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d04a      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a6b      	ldr	r2, [pc, #428]	@ (800618c <HAL_DMA_Abort_IT+0x3ac>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d045      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a69      	ldr	r2, [pc, #420]	@ (8006190 <HAL_DMA_Abort_IT+0x3b0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d040      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a68      	ldr	r2, [pc, #416]	@ (8006194 <HAL_DMA_Abort_IT+0x3b4>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d03b      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a66      	ldr	r2, [pc, #408]	@ (8006198 <HAL_DMA_Abort_IT+0x3b8>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d036      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a65      	ldr	r2, [pc, #404]	@ (800619c <HAL_DMA_Abort_IT+0x3bc>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d031      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a63      	ldr	r2, [pc, #396]	@ (80061a0 <HAL_DMA_Abort_IT+0x3c0>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d02c      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a62      	ldr	r2, [pc, #392]	@ (80061a4 <HAL_DMA_Abort_IT+0x3c4>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d027      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a60      	ldr	r2, [pc, #384]	@ (80061a8 <HAL_DMA_Abort_IT+0x3c8>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d022      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a5f      	ldr	r2, [pc, #380]	@ (80061ac <HAL_DMA_Abort_IT+0x3cc>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d01d      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a5d      	ldr	r2, [pc, #372]	@ (80061b0 <HAL_DMA_Abort_IT+0x3d0>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d018      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a5c      	ldr	r2, [pc, #368]	@ (80061b4 <HAL_DMA_Abort_IT+0x3d4>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d013      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a5a      	ldr	r2, [pc, #360]	@ (80061b8 <HAL_DMA_Abort_IT+0x3d8>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d00e      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a59      	ldr	r2, [pc, #356]	@ (80061bc <HAL_DMA_Abort_IT+0x3dc>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d009      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a57      	ldr	r2, [pc, #348]	@ (80061c0 <HAL_DMA_Abort_IT+0x3e0>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d004      	beq.n	8006070 <HAL_DMA_Abort_IT+0x290>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a56      	ldr	r2, [pc, #344]	@ (80061c4 <HAL_DMA_Abort_IT+0x3e4>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d108      	bne.n	8006082 <HAL_DMA_Abort_IT+0x2a2>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f022 0201 	bic.w	r2, r2, #1
 800607e:	601a      	str	r2, [r3, #0]
 8006080:	e007      	b.n	8006092 <HAL_DMA_Abort_IT+0x2b2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 0201 	bic.w	r2, r2, #1
 8006090:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a3c      	ldr	r2, [pc, #240]	@ (8006188 <HAL_DMA_Abort_IT+0x3a8>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d072      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a3a      	ldr	r2, [pc, #232]	@ (800618c <HAL_DMA_Abort_IT+0x3ac>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d06d      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a39      	ldr	r2, [pc, #228]	@ (8006190 <HAL_DMA_Abort_IT+0x3b0>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d068      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a37      	ldr	r2, [pc, #220]	@ (8006194 <HAL_DMA_Abort_IT+0x3b4>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d063      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a36      	ldr	r2, [pc, #216]	@ (8006198 <HAL_DMA_Abort_IT+0x3b8>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d05e      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a34      	ldr	r2, [pc, #208]	@ (800619c <HAL_DMA_Abort_IT+0x3bc>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d059      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a33      	ldr	r2, [pc, #204]	@ (80061a0 <HAL_DMA_Abort_IT+0x3c0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d054      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a31      	ldr	r2, [pc, #196]	@ (80061a4 <HAL_DMA_Abort_IT+0x3c4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d04f      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a30      	ldr	r2, [pc, #192]	@ (80061a8 <HAL_DMA_Abort_IT+0x3c8>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d04a      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a2e      	ldr	r2, [pc, #184]	@ (80061ac <HAL_DMA_Abort_IT+0x3cc>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d045      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a2d      	ldr	r2, [pc, #180]	@ (80061b0 <HAL_DMA_Abort_IT+0x3d0>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d040      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a2b      	ldr	r2, [pc, #172]	@ (80061b4 <HAL_DMA_Abort_IT+0x3d4>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d03b      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a2a      	ldr	r2, [pc, #168]	@ (80061b8 <HAL_DMA_Abort_IT+0x3d8>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d036      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a28      	ldr	r2, [pc, #160]	@ (80061bc <HAL_DMA_Abort_IT+0x3dc>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d031      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a27      	ldr	r2, [pc, #156]	@ (80061c0 <HAL_DMA_Abort_IT+0x3e0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d02c      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a25      	ldr	r2, [pc, #148]	@ (80061c4 <HAL_DMA_Abort_IT+0x3e4>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d027      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a24      	ldr	r2, [pc, #144]	@ (80061c8 <HAL_DMA_Abort_IT+0x3e8>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d022      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a22      	ldr	r2, [pc, #136]	@ (80061cc <HAL_DMA_Abort_IT+0x3ec>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d01d      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a21      	ldr	r2, [pc, #132]	@ (80061d0 <HAL_DMA_Abort_IT+0x3f0>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d018      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a1f      	ldr	r2, [pc, #124]	@ (80061d4 <HAL_DMA_Abort_IT+0x3f4>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d013      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a1e      	ldr	r2, [pc, #120]	@ (80061d8 <HAL_DMA_Abort_IT+0x3f8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d00e      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a1c      	ldr	r2, [pc, #112]	@ (80061dc <HAL_DMA_Abort_IT+0x3fc>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d009      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a1b      	ldr	r2, [pc, #108]	@ (80061e0 <HAL_DMA_Abort_IT+0x400>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d004      	beq.n	8006182 <HAL_DMA_Abort_IT+0x3a2>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a19      	ldr	r2, [pc, #100]	@ (80061e4 <HAL_DMA_Abort_IT+0x404>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d132      	bne.n	80061e8 <HAL_DMA_Abort_IT+0x408>
 8006182:	2301      	movs	r3, #1
 8006184:	e031      	b.n	80061ea <HAL_DMA_Abort_IT+0x40a>
 8006186:	bf00      	nop
 8006188:	40020010 	.word	0x40020010
 800618c:	40020028 	.word	0x40020028
 8006190:	40020040 	.word	0x40020040
 8006194:	40020058 	.word	0x40020058
 8006198:	40020070 	.word	0x40020070
 800619c:	40020088 	.word	0x40020088
 80061a0:	400200a0 	.word	0x400200a0
 80061a4:	400200b8 	.word	0x400200b8
 80061a8:	40020410 	.word	0x40020410
 80061ac:	40020428 	.word	0x40020428
 80061b0:	40020440 	.word	0x40020440
 80061b4:	40020458 	.word	0x40020458
 80061b8:	40020470 	.word	0x40020470
 80061bc:	40020488 	.word	0x40020488
 80061c0:	400204a0 	.word	0x400204a0
 80061c4:	400204b8 	.word	0x400204b8
 80061c8:	58025408 	.word	0x58025408
 80061cc:	5802541c 	.word	0x5802541c
 80061d0:	58025430 	.word	0x58025430
 80061d4:	58025444 	.word	0x58025444
 80061d8:	58025458 	.word	0x58025458
 80061dc:	5802546c 	.word	0x5802546c
 80061e0:	58025480 	.word	0x58025480
 80061e4:	58025494 	.word	0x58025494
 80061e8:	2300      	movs	r3, #0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d028      	beq.n	8006240 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80061fc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006202:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006208:	f003 031f 	and.w	r3, r3, #31
 800620c:	2201      	movs	r2, #1
 800620e:	409a      	lsls	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800621c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00c      	beq.n	8006240 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006234:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800623e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006254:	2b00      	cmp	r3, #0
 8006256:	d003      	beq.n	8006260 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop

0800626c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b08a      	sub	sp, #40	@ 0x28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006278:	4b67      	ldr	r3, [pc, #412]	@ (8006418 <HAL_DMA_IRQHandler+0x1ac>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a67      	ldr	r2, [pc, #412]	@ (800641c <HAL_DMA_IRQHandler+0x1b0>)
 800627e:	fba2 2303 	umull	r2, r3, r2, r3
 8006282:	0a9b      	lsrs	r3, r3, #10
 8006284:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800628a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006290:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a5f      	ldr	r2, [pc, #380]	@ (8006420 <HAL_DMA_IRQHandler+0x1b4>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d04a      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a5d      	ldr	r2, [pc, #372]	@ (8006424 <HAL_DMA_IRQHandler+0x1b8>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d045      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a5c      	ldr	r2, [pc, #368]	@ (8006428 <HAL_DMA_IRQHandler+0x1bc>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d040      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a5a      	ldr	r2, [pc, #360]	@ (800642c <HAL_DMA_IRQHandler+0x1c0>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d03b      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a59      	ldr	r2, [pc, #356]	@ (8006430 <HAL_DMA_IRQHandler+0x1c4>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d036      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a57      	ldr	r2, [pc, #348]	@ (8006434 <HAL_DMA_IRQHandler+0x1c8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d031      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a56      	ldr	r2, [pc, #344]	@ (8006438 <HAL_DMA_IRQHandler+0x1cc>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d02c      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a54      	ldr	r2, [pc, #336]	@ (800643c <HAL_DMA_IRQHandler+0x1d0>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d027      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a53      	ldr	r2, [pc, #332]	@ (8006440 <HAL_DMA_IRQHandler+0x1d4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d022      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a51      	ldr	r2, [pc, #324]	@ (8006444 <HAL_DMA_IRQHandler+0x1d8>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d01d      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a50      	ldr	r2, [pc, #320]	@ (8006448 <HAL_DMA_IRQHandler+0x1dc>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d018      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a4e      	ldr	r2, [pc, #312]	@ (800644c <HAL_DMA_IRQHandler+0x1e0>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d013      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a4d      	ldr	r2, [pc, #308]	@ (8006450 <HAL_DMA_IRQHandler+0x1e4>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d00e      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a4b      	ldr	r2, [pc, #300]	@ (8006454 <HAL_DMA_IRQHandler+0x1e8>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d009      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a4a      	ldr	r2, [pc, #296]	@ (8006458 <HAL_DMA_IRQHandler+0x1ec>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d004      	beq.n	800633e <HAL_DMA_IRQHandler+0xd2>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a48      	ldr	r2, [pc, #288]	@ (800645c <HAL_DMA_IRQHandler+0x1f0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d101      	bne.n	8006342 <HAL_DMA_IRQHandler+0xd6>
 800633e:	2301      	movs	r3, #1
 8006340:	e000      	b.n	8006344 <HAL_DMA_IRQHandler+0xd8>
 8006342:	2300      	movs	r3, #0
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 842b 	beq.w	8006ba0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800634e:	f003 031f 	and.w	r3, r3, #31
 8006352:	2208      	movs	r2, #8
 8006354:	409a      	lsls	r2, r3
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	4013      	ands	r3, r2
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80a2 	beq.w	80064a4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a2e      	ldr	r2, [pc, #184]	@ (8006420 <HAL_DMA_IRQHandler+0x1b4>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d04a      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a2d      	ldr	r2, [pc, #180]	@ (8006424 <HAL_DMA_IRQHandler+0x1b8>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d045      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a2b      	ldr	r2, [pc, #172]	@ (8006428 <HAL_DMA_IRQHandler+0x1bc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d040      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a2a      	ldr	r2, [pc, #168]	@ (800642c <HAL_DMA_IRQHandler+0x1c0>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d03b      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a28      	ldr	r2, [pc, #160]	@ (8006430 <HAL_DMA_IRQHandler+0x1c4>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d036      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a27      	ldr	r2, [pc, #156]	@ (8006434 <HAL_DMA_IRQHandler+0x1c8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d031      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a25      	ldr	r2, [pc, #148]	@ (8006438 <HAL_DMA_IRQHandler+0x1cc>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d02c      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a24      	ldr	r2, [pc, #144]	@ (800643c <HAL_DMA_IRQHandler+0x1d0>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d027      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a22      	ldr	r2, [pc, #136]	@ (8006440 <HAL_DMA_IRQHandler+0x1d4>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d022      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a21      	ldr	r2, [pc, #132]	@ (8006444 <HAL_DMA_IRQHandler+0x1d8>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d01d      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a1f      	ldr	r2, [pc, #124]	@ (8006448 <HAL_DMA_IRQHandler+0x1dc>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d018      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a1e      	ldr	r2, [pc, #120]	@ (800644c <HAL_DMA_IRQHandler+0x1e0>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d013      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a1c      	ldr	r2, [pc, #112]	@ (8006450 <HAL_DMA_IRQHandler+0x1e4>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00e      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a1b      	ldr	r2, [pc, #108]	@ (8006454 <HAL_DMA_IRQHandler+0x1e8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d009      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a19      	ldr	r2, [pc, #100]	@ (8006458 <HAL_DMA_IRQHandler+0x1ec>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d004      	beq.n	8006400 <HAL_DMA_IRQHandler+0x194>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a18      	ldr	r2, [pc, #96]	@ (800645c <HAL_DMA_IRQHandler+0x1f0>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d12f      	bne.n	8006460 <HAL_DMA_IRQHandler+0x1f4>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0304 	and.w	r3, r3, #4
 800640a:	2b00      	cmp	r3, #0
 800640c:	bf14      	ite	ne
 800640e:	2301      	movne	r3, #1
 8006410:	2300      	moveq	r3, #0
 8006412:	b2db      	uxtb	r3, r3
 8006414:	e02e      	b.n	8006474 <HAL_DMA_IRQHandler+0x208>
 8006416:	bf00      	nop
 8006418:	24000004 	.word	0x24000004
 800641c:	1b4e81b5 	.word	0x1b4e81b5
 8006420:	40020010 	.word	0x40020010
 8006424:	40020028 	.word	0x40020028
 8006428:	40020040 	.word	0x40020040
 800642c:	40020058 	.word	0x40020058
 8006430:	40020070 	.word	0x40020070
 8006434:	40020088 	.word	0x40020088
 8006438:	400200a0 	.word	0x400200a0
 800643c:	400200b8 	.word	0x400200b8
 8006440:	40020410 	.word	0x40020410
 8006444:	40020428 	.word	0x40020428
 8006448:	40020440 	.word	0x40020440
 800644c:	40020458 	.word	0x40020458
 8006450:	40020470 	.word	0x40020470
 8006454:	40020488 	.word	0x40020488
 8006458:	400204a0 	.word	0x400204a0
 800645c:	400204b8 	.word	0x400204b8
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0308 	and.w	r3, r3, #8
 800646a:	2b00      	cmp	r3, #0
 800646c:	bf14      	ite	ne
 800646e:	2301      	movne	r3, #1
 8006470:	2300      	moveq	r3, #0
 8006472:	b2db      	uxtb	r3, r3
 8006474:	2b00      	cmp	r3, #0
 8006476:	d015      	beq.n	80064a4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0204 	bic.w	r2, r2, #4
 8006486:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800648c:	f003 031f 	and.w	r3, r3, #31
 8006490:	2208      	movs	r2, #8
 8006492:	409a      	lsls	r2, r3
 8006494:	6a3b      	ldr	r3, [r7, #32]
 8006496:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649c:	f043 0201 	orr.w	r2, r3, #1
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064a8:	f003 031f 	and.w	r3, r3, #31
 80064ac:	69ba      	ldr	r2, [r7, #24]
 80064ae:	fa22 f303 	lsr.w	r3, r2, r3
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d06e      	beq.n	8006598 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a69      	ldr	r2, [pc, #420]	@ (8006664 <HAL_DMA_IRQHandler+0x3f8>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d04a      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a67      	ldr	r2, [pc, #412]	@ (8006668 <HAL_DMA_IRQHandler+0x3fc>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d045      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a66      	ldr	r2, [pc, #408]	@ (800666c <HAL_DMA_IRQHandler+0x400>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d040      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a64      	ldr	r2, [pc, #400]	@ (8006670 <HAL_DMA_IRQHandler+0x404>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d03b      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a63      	ldr	r2, [pc, #396]	@ (8006674 <HAL_DMA_IRQHandler+0x408>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d036      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a61      	ldr	r2, [pc, #388]	@ (8006678 <HAL_DMA_IRQHandler+0x40c>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d031      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a60      	ldr	r2, [pc, #384]	@ (800667c <HAL_DMA_IRQHandler+0x410>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d02c      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a5e      	ldr	r2, [pc, #376]	@ (8006680 <HAL_DMA_IRQHandler+0x414>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d027      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a5d      	ldr	r2, [pc, #372]	@ (8006684 <HAL_DMA_IRQHandler+0x418>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d022      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a5b      	ldr	r2, [pc, #364]	@ (8006688 <HAL_DMA_IRQHandler+0x41c>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d01d      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a5a      	ldr	r2, [pc, #360]	@ (800668c <HAL_DMA_IRQHandler+0x420>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d018      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a58      	ldr	r2, [pc, #352]	@ (8006690 <HAL_DMA_IRQHandler+0x424>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d013      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a57      	ldr	r2, [pc, #348]	@ (8006694 <HAL_DMA_IRQHandler+0x428>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d00e      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a55      	ldr	r2, [pc, #340]	@ (8006698 <HAL_DMA_IRQHandler+0x42c>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d009      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a54      	ldr	r2, [pc, #336]	@ (800669c <HAL_DMA_IRQHandler+0x430>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d004      	beq.n	800655a <HAL_DMA_IRQHandler+0x2ee>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a52      	ldr	r2, [pc, #328]	@ (80066a0 <HAL_DMA_IRQHandler+0x434>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d10a      	bne.n	8006570 <HAL_DMA_IRQHandler+0x304>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006564:	2b00      	cmp	r3, #0
 8006566:	bf14      	ite	ne
 8006568:	2301      	movne	r3, #1
 800656a:	2300      	moveq	r3, #0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	e003      	b.n	8006578 <HAL_DMA_IRQHandler+0x30c>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2300      	movs	r3, #0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00d      	beq.n	8006598 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006580:	f003 031f 	and.w	r3, r3, #31
 8006584:	2201      	movs	r2, #1
 8006586:	409a      	lsls	r2, r3
 8006588:	6a3b      	ldr	r3, [r7, #32]
 800658a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006590:	f043 0202 	orr.w	r2, r3, #2
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800659c:	f003 031f 	and.w	r3, r3, #31
 80065a0:	2204      	movs	r2, #4
 80065a2:	409a      	lsls	r2, r3
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	4013      	ands	r3, r2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 808f 	beq.w	80066cc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006664 <HAL_DMA_IRQHandler+0x3f8>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d04a      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a2a      	ldr	r2, [pc, #168]	@ (8006668 <HAL_DMA_IRQHandler+0x3fc>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d045      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a29      	ldr	r2, [pc, #164]	@ (800666c <HAL_DMA_IRQHandler+0x400>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d040      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a27      	ldr	r2, [pc, #156]	@ (8006670 <HAL_DMA_IRQHandler+0x404>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d03b      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a26      	ldr	r2, [pc, #152]	@ (8006674 <HAL_DMA_IRQHandler+0x408>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d036      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a24      	ldr	r2, [pc, #144]	@ (8006678 <HAL_DMA_IRQHandler+0x40c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d031      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a23      	ldr	r2, [pc, #140]	@ (800667c <HAL_DMA_IRQHandler+0x410>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d02c      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a21      	ldr	r2, [pc, #132]	@ (8006680 <HAL_DMA_IRQHandler+0x414>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d027      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a20      	ldr	r2, [pc, #128]	@ (8006684 <HAL_DMA_IRQHandler+0x418>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d022      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a1e      	ldr	r2, [pc, #120]	@ (8006688 <HAL_DMA_IRQHandler+0x41c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d01d      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a1d      	ldr	r2, [pc, #116]	@ (800668c <HAL_DMA_IRQHandler+0x420>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d018      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a1b      	ldr	r2, [pc, #108]	@ (8006690 <HAL_DMA_IRQHandler+0x424>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d013      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a1a      	ldr	r2, [pc, #104]	@ (8006694 <HAL_DMA_IRQHandler+0x428>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00e      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a18      	ldr	r2, [pc, #96]	@ (8006698 <HAL_DMA_IRQHandler+0x42c>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d009      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a17      	ldr	r2, [pc, #92]	@ (800669c <HAL_DMA_IRQHandler+0x430>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d004      	beq.n	800664e <HAL_DMA_IRQHandler+0x3e2>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a15      	ldr	r2, [pc, #84]	@ (80066a0 <HAL_DMA_IRQHandler+0x434>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d12a      	bne.n	80066a4 <HAL_DMA_IRQHandler+0x438>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b00      	cmp	r3, #0
 800665a:	bf14      	ite	ne
 800665c:	2301      	movne	r3, #1
 800665e:	2300      	moveq	r3, #0
 8006660:	b2db      	uxtb	r3, r3
 8006662:	e023      	b.n	80066ac <HAL_DMA_IRQHandler+0x440>
 8006664:	40020010 	.word	0x40020010
 8006668:	40020028 	.word	0x40020028
 800666c:	40020040 	.word	0x40020040
 8006670:	40020058 	.word	0x40020058
 8006674:	40020070 	.word	0x40020070
 8006678:	40020088 	.word	0x40020088
 800667c:	400200a0 	.word	0x400200a0
 8006680:	400200b8 	.word	0x400200b8
 8006684:	40020410 	.word	0x40020410
 8006688:	40020428 	.word	0x40020428
 800668c:	40020440 	.word	0x40020440
 8006690:	40020458 	.word	0x40020458
 8006694:	40020470 	.word	0x40020470
 8006698:	40020488 	.word	0x40020488
 800669c:	400204a0 	.word	0x400204a0
 80066a0:	400204b8 	.word	0x400204b8
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2300      	movs	r3, #0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00d      	beq.n	80066cc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b4:	f003 031f 	and.w	r3, r3, #31
 80066b8:	2204      	movs	r2, #4
 80066ba:	409a      	lsls	r2, r3
 80066bc:	6a3b      	ldr	r3, [r7, #32]
 80066be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c4:	f043 0204 	orr.w	r2, r3, #4
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066d0:	f003 031f 	and.w	r3, r3, #31
 80066d4:	2210      	movs	r2, #16
 80066d6:	409a      	lsls	r2, r3
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 80a6 	beq.w	800682e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a85      	ldr	r2, [pc, #532]	@ (80068fc <HAL_DMA_IRQHandler+0x690>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d04a      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a83      	ldr	r2, [pc, #524]	@ (8006900 <HAL_DMA_IRQHandler+0x694>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d045      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a82      	ldr	r2, [pc, #520]	@ (8006904 <HAL_DMA_IRQHandler+0x698>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d040      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a80      	ldr	r2, [pc, #512]	@ (8006908 <HAL_DMA_IRQHandler+0x69c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d03b      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a7f      	ldr	r2, [pc, #508]	@ (800690c <HAL_DMA_IRQHandler+0x6a0>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d036      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a7d      	ldr	r2, [pc, #500]	@ (8006910 <HAL_DMA_IRQHandler+0x6a4>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d031      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a7c      	ldr	r2, [pc, #496]	@ (8006914 <HAL_DMA_IRQHandler+0x6a8>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d02c      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a7a      	ldr	r2, [pc, #488]	@ (8006918 <HAL_DMA_IRQHandler+0x6ac>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d027      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a79      	ldr	r2, [pc, #484]	@ (800691c <HAL_DMA_IRQHandler+0x6b0>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d022      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a77      	ldr	r2, [pc, #476]	@ (8006920 <HAL_DMA_IRQHandler+0x6b4>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d01d      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a76      	ldr	r2, [pc, #472]	@ (8006924 <HAL_DMA_IRQHandler+0x6b8>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d018      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a74      	ldr	r2, [pc, #464]	@ (8006928 <HAL_DMA_IRQHandler+0x6bc>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d013      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a73      	ldr	r2, [pc, #460]	@ (800692c <HAL_DMA_IRQHandler+0x6c0>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d00e      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a71      	ldr	r2, [pc, #452]	@ (8006930 <HAL_DMA_IRQHandler+0x6c4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d009      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a70      	ldr	r2, [pc, #448]	@ (8006934 <HAL_DMA_IRQHandler+0x6c8>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d004      	beq.n	8006782 <HAL_DMA_IRQHandler+0x516>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a6e      	ldr	r2, [pc, #440]	@ (8006938 <HAL_DMA_IRQHandler+0x6cc>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d10a      	bne.n	8006798 <HAL_DMA_IRQHandler+0x52c>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0308 	and.w	r3, r3, #8
 800678c:	2b00      	cmp	r3, #0
 800678e:	bf14      	ite	ne
 8006790:	2301      	movne	r3, #1
 8006792:	2300      	moveq	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	e009      	b.n	80067ac <HAL_DMA_IRQHandler+0x540>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0304 	and.w	r3, r3, #4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	bf14      	ite	ne
 80067a6:	2301      	movne	r3, #1
 80067a8:	2300      	moveq	r3, #0
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d03e      	beq.n	800682e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067b4:	f003 031f 	and.w	r3, r3, #31
 80067b8:	2210      	movs	r2, #16
 80067ba:	409a      	lsls	r2, r3
 80067bc:	6a3b      	ldr	r3, [r7, #32]
 80067be:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d018      	beq.n	8006800 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d108      	bne.n	80067ee <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d024      	beq.n	800682e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	4798      	blx	r3
 80067ec:	e01f      	b.n	800682e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d01b      	beq.n	800682e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	4798      	blx	r3
 80067fe:	e016      	b.n	800682e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800680a:	2b00      	cmp	r3, #0
 800680c:	d107      	bne.n	800681e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f022 0208 	bic.w	r2, r2, #8
 800681c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006832:	f003 031f 	and.w	r3, r3, #31
 8006836:	2220      	movs	r2, #32
 8006838:	409a      	lsls	r2, r3
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	4013      	ands	r3, r2
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 8110 	beq.w	8006a64 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a2c      	ldr	r2, [pc, #176]	@ (80068fc <HAL_DMA_IRQHandler+0x690>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d04a      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a2b      	ldr	r2, [pc, #172]	@ (8006900 <HAL_DMA_IRQHandler+0x694>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d045      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a29      	ldr	r2, [pc, #164]	@ (8006904 <HAL_DMA_IRQHandler+0x698>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d040      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a28      	ldr	r2, [pc, #160]	@ (8006908 <HAL_DMA_IRQHandler+0x69c>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d03b      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a26      	ldr	r2, [pc, #152]	@ (800690c <HAL_DMA_IRQHandler+0x6a0>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d036      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a25      	ldr	r2, [pc, #148]	@ (8006910 <HAL_DMA_IRQHandler+0x6a4>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d031      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a23      	ldr	r2, [pc, #140]	@ (8006914 <HAL_DMA_IRQHandler+0x6a8>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d02c      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a22      	ldr	r2, [pc, #136]	@ (8006918 <HAL_DMA_IRQHandler+0x6ac>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d027      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a20      	ldr	r2, [pc, #128]	@ (800691c <HAL_DMA_IRQHandler+0x6b0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d022      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006920 <HAL_DMA_IRQHandler+0x6b4>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d01d      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006924 <HAL_DMA_IRQHandler+0x6b8>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d018      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006928 <HAL_DMA_IRQHandler+0x6bc>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d013      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a1a      	ldr	r2, [pc, #104]	@ (800692c <HAL_DMA_IRQHandler+0x6c0>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d00e      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a19      	ldr	r2, [pc, #100]	@ (8006930 <HAL_DMA_IRQHandler+0x6c4>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d009      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a17      	ldr	r2, [pc, #92]	@ (8006934 <HAL_DMA_IRQHandler+0x6c8>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d004      	beq.n	80068e4 <HAL_DMA_IRQHandler+0x678>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a16      	ldr	r2, [pc, #88]	@ (8006938 <HAL_DMA_IRQHandler+0x6cc>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d12b      	bne.n	800693c <HAL_DMA_IRQHandler+0x6d0>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0310 	and.w	r3, r3, #16
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	bf14      	ite	ne
 80068f2:	2301      	movne	r3, #1
 80068f4:	2300      	moveq	r3, #0
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	e02a      	b.n	8006950 <HAL_DMA_IRQHandler+0x6e4>
 80068fa:	bf00      	nop
 80068fc:	40020010 	.word	0x40020010
 8006900:	40020028 	.word	0x40020028
 8006904:	40020040 	.word	0x40020040
 8006908:	40020058 	.word	0x40020058
 800690c:	40020070 	.word	0x40020070
 8006910:	40020088 	.word	0x40020088
 8006914:	400200a0 	.word	0x400200a0
 8006918:	400200b8 	.word	0x400200b8
 800691c:	40020410 	.word	0x40020410
 8006920:	40020428 	.word	0x40020428
 8006924:	40020440 	.word	0x40020440
 8006928:	40020458 	.word	0x40020458
 800692c:	40020470 	.word	0x40020470
 8006930:	40020488 	.word	0x40020488
 8006934:	400204a0 	.word	0x400204a0
 8006938:	400204b8 	.word	0x400204b8
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	bf14      	ite	ne
 800694a:	2301      	movne	r3, #1
 800694c:	2300      	moveq	r3, #0
 800694e:	b2db      	uxtb	r3, r3
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 8087 	beq.w	8006a64 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800695a:	f003 031f 	and.w	r3, r3, #31
 800695e:	2220      	movs	r2, #32
 8006960:	409a      	lsls	r2, r3
 8006962:	6a3b      	ldr	r3, [r7, #32]
 8006964:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b04      	cmp	r3, #4
 8006970:	d139      	bne.n	80069e6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 0216 	bic.w	r2, r2, #22
 8006980:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	695a      	ldr	r2, [r3, #20]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006990:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <HAL_DMA_IRQHandler+0x736>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d007      	beq.n	80069b2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f022 0208 	bic.w	r2, r2, #8
 80069b0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069b6:	f003 031f 	and.w	r3, r3, #31
 80069ba:	223f      	movs	r2, #63	@ 0x3f
 80069bc:	409a      	lsls	r2, r3
 80069be:	6a3b      	ldr	r3, [r7, #32]
 80069c0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f000 834a 	beq.w	8007070 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	4798      	blx	r3
          }
          return;
 80069e4:	e344      	b.n	8007070 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d018      	beq.n	8006a26 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d108      	bne.n	8006a14 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d02c      	beq.n	8006a64 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	4798      	blx	r3
 8006a12:	e027      	b.n	8006a64 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d023      	beq.n	8006a64 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	4798      	blx	r3
 8006a24:	e01e      	b.n	8006a64 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10f      	bne.n	8006a54 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 0210 	bic.w	r2, r2, #16
 8006a42:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f000 8306 	beq.w	800707a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f000 8088 	beq.w	8006b8c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2204      	movs	r2, #4
 8006a80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a7a      	ldr	r2, [pc, #488]	@ (8006c74 <HAL_DMA_IRQHandler+0xa08>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d04a      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a79      	ldr	r2, [pc, #484]	@ (8006c78 <HAL_DMA_IRQHandler+0xa0c>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d045      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a77      	ldr	r2, [pc, #476]	@ (8006c7c <HAL_DMA_IRQHandler+0xa10>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d040      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a76      	ldr	r2, [pc, #472]	@ (8006c80 <HAL_DMA_IRQHandler+0xa14>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d03b      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a74      	ldr	r2, [pc, #464]	@ (8006c84 <HAL_DMA_IRQHandler+0xa18>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d036      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a73      	ldr	r2, [pc, #460]	@ (8006c88 <HAL_DMA_IRQHandler+0xa1c>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d031      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a71      	ldr	r2, [pc, #452]	@ (8006c8c <HAL_DMA_IRQHandler+0xa20>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d02c      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a70      	ldr	r2, [pc, #448]	@ (8006c90 <HAL_DMA_IRQHandler+0xa24>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d027      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8006c94 <HAL_DMA_IRQHandler+0xa28>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d022      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a6d      	ldr	r2, [pc, #436]	@ (8006c98 <HAL_DMA_IRQHandler+0xa2c>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d01d      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a6b      	ldr	r2, [pc, #428]	@ (8006c9c <HAL_DMA_IRQHandler+0xa30>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d018      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a6a      	ldr	r2, [pc, #424]	@ (8006ca0 <HAL_DMA_IRQHandler+0xa34>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d013      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a68      	ldr	r2, [pc, #416]	@ (8006ca4 <HAL_DMA_IRQHandler+0xa38>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00e      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a67      	ldr	r2, [pc, #412]	@ (8006ca8 <HAL_DMA_IRQHandler+0xa3c>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d009      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a65      	ldr	r2, [pc, #404]	@ (8006cac <HAL_DMA_IRQHandler+0xa40>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x8b8>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a64      	ldr	r2, [pc, #400]	@ (8006cb0 <HAL_DMA_IRQHandler+0xa44>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d108      	bne.n	8006b36 <HAL_DMA_IRQHandler+0x8ca>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f022 0201 	bic.w	r2, r2, #1
 8006b32:	601a      	str	r2, [r3, #0]
 8006b34:	e007      	b.n	8006b46 <HAL_DMA_IRQHandler+0x8da>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f022 0201 	bic.w	r2, r2, #1
 8006b44:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	60fb      	str	r3, [r7, #12]
 8006b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d307      	bcc.n	8006b62 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1f2      	bne.n	8006b46 <HAL_DMA_IRQHandler+0x8da>
 8006b60:	e000      	b.n	8006b64 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006b62:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d004      	beq.n	8006b7c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2203      	movs	r2, #3
 8006b76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006b7a:	e003      	b.n	8006b84 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f000 8272 	beq.w	800707a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	4798      	blx	r3
 8006b9e:	e26c      	b.n	800707a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a43      	ldr	r2, [pc, #268]	@ (8006cb4 <HAL_DMA_IRQHandler+0xa48>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d022      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a42      	ldr	r2, [pc, #264]	@ (8006cb8 <HAL_DMA_IRQHandler+0xa4c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d01d      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a40      	ldr	r2, [pc, #256]	@ (8006cbc <HAL_DMA_IRQHandler+0xa50>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d018      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8006cc0 <HAL_DMA_IRQHandler+0xa54>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d013      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a3d      	ldr	r2, [pc, #244]	@ (8006cc4 <HAL_DMA_IRQHandler+0xa58>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00e      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a3c      	ldr	r2, [pc, #240]	@ (8006cc8 <HAL_DMA_IRQHandler+0xa5c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d009      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a3a      	ldr	r2, [pc, #232]	@ (8006ccc <HAL_DMA_IRQHandler+0xa60>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d004      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x984>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a39      	ldr	r2, [pc, #228]	@ (8006cd0 <HAL_DMA_IRQHandler+0xa64>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d101      	bne.n	8006bf4 <HAL_DMA_IRQHandler+0x988>
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e000      	b.n	8006bf6 <HAL_DMA_IRQHandler+0x98a>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 823f 	beq.w	800707a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c08:	f003 031f 	and.w	r3, r3, #31
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	409a      	lsls	r2, r3
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	4013      	ands	r3, r2
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 80cd 	beq.w	8006db4 <HAL_DMA_IRQHandler+0xb48>
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	f003 0304 	and.w	r3, r3, #4
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 80c7 	beq.w	8006db4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c2a:	f003 031f 	and.w	r3, r3, #31
 8006c2e:	2204      	movs	r2, #4
 8006c30:	409a      	lsls	r2, r3
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d049      	beq.n	8006cd4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d109      	bne.n	8006c5e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 8210 	beq.w	8007074 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c5c:	e20a      	b.n	8007074 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 8206 	beq.w	8007074 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c70:	e200      	b.n	8007074 <HAL_DMA_IRQHandler+0xe08>
 8006c72:	bf00      	nop
 8006c74:	40020010 	.word	0x40020010
 8006c78:	40020028 	.word	0x40020028
 8006c7c:	40020040 	.word	0x40020040
 8006c80:	40020058 	.word	0x40020058
 8006c84:	40020070 	.word	0x40020070
 8006c88:	40020088 	.word	0x40020088
 8006c8c:	400200a0 	.word	0x400200a0
 8006c90:	400200b8 	.word	0x400200b8
 8006c94:	40020410 	.word	0x40020410
 8006c98:	40020428 	.word	0x40020428
 8006c9c:	40020440 	.word	0x40020440
 8006ca0:	40020458 	.word	0x40020458
 8006ca4:	40020470 	.word	0x40020470
 8006ca8:	40020488 	.word	0x40020488
 8006cac:	400204a0 	.word	0x400204a0
 8006cb0:	400204b8 	.word	0x400204b8
 8006cb4:	58025408 	.word	0x58025408
 8006cb8:	5802541c 	.word	0x5802541c
 8006cbc:	58025430 	.word	0x58025430
 8006cc0:	58025444 	.word	0x58025444
 8006cc4:	58025458 	.word	0x58025458
 8006cc8:	5802546c 	.word	0x5802546c
 8006ccc:	58025480 	.word	0x58025480
 8006cd0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	f003 0320 	and.w	r3, r3, #32
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d160      	bne.n	8006da0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a7f      	ldr	r2, [pc, #508]	@ (8006ee0 <HAL_DMA_IRQHandler+0xc74>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d04a      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a7d      	ldr	r2, [pc, #500]	@ (8006ee4 <HAL_DMA_IRQHandler+0xc78>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d045      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a7c      	ldr	r2, [pc, #496]	@ (8006ee8 <HAL_DMA_IRQHandler+0xc7c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d040      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a7a      	ldr	r2, [pc, #488]	@ (8006eec <HAL_DMA_IRQHandler+0xc80>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d03b      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a79      	ldr	r2, [pc, #484]	@ (8006ef0 <HAL_DMA_IRQHandler+0xc84>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d036      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a77      	ldr	r2, [pc, #476]	@ (8006ef4 <HAL_DMA_IRQHandler+0xc88>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d031      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a76      	ldr	r2, [pc, #472]	@ (8006ef8 <HAL_DMA_IRQHandler+0xc8c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d02c      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a74      	ldr	r2, [pc, #464]	@ (8006efc <HAL_DMA_IRQHandler+0xc90>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d027      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a73      	ldr	r2, [pc, #460]	@ (8006f00 <HAL_DMA_IRQHandler+0xc94>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d022      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a71      	ldr	r2, [pc, #452]	@ (8006f04 <HAL_DMA_IRQHandler+0xc98>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d01d      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a70      	ldr	r2, [pc, #448]	@ (8006f08 <HAL_DMA_IRQHandler+0xc9c>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d018      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a6e      	ldr	r2, [pc, #440]	@ (8006f0c <HAL_DMA_IRQHandler+0xca0>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d013      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a6d      	ldr	r2, [pc, #436]	@ (8006f10 <HAL_DMA_IRQHandler+0xca4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d00e      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a6b      	ldr	r2, [pc, #428]	@ (8006f14 <HAL_DMA_IRQHandler+0xca8>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d009      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a6a      	ldr	r2, [pc, #424]	@ (8006f18 <HAL_DMA_IRQHandler+0xcac>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d004      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xb12>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a68      	ldr	r2, [pc, #416]	@ (8006f1c <HAL_DMA_IRQHandler+0xcb0>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d108      	bne.n	8006d90 <HAL_DMA_IRQHandler+0xb24>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0208 	bic.w	r2, r2, #8
 8006d8c:	601a      	str	r2, [r3, #0]
 8006d8e:	e007      	b.n	8006da0 <HAL_DMA_IRQHandler+0xb34>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f022 0204 	bic.w	r2, r2, #4
 8006d9e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f000 8165 	beq.w	8007074 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006db2:	e15f      	b.n	8007074 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db8:	f003 031f 	and.w	r3, r3, #31
 8006dbc:	2202      	movs	r2, #2
 8006dbe:	409a      	lsls	r2, r3
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 80c5 	beq.w	8006f54 <HAL_DMA_IRQHandler+0xce8>
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f003 0302 	and.w	r3, r3, #2
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 80bf 	beq.w	8006f54 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dda:	f003 031f 	and.w	r3, r3, #31
 8006dde:	2202      	movs	r2, #2
 8006de0:	409a      	lsls	r2, r3
 8006de2:	69fb      	ldr	r3, [r7, #28]
 8006de4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d018      	beq.n	8006e22 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d109      	bne.n	8006e0e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 813a 	beq.w	8007078 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e0c:	e134      	b.n	8007078 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f000 8130 	beq.w	8007078 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e20:	e12a      	b.n	8007078 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	f003 0320 	and.w	r3, r3, #32
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f040 8089 	bne.w	8006f40 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a2b      	ldr	r2, [pc, #172]	@ (8006ee0 <HAL_DMA_IRQHandler+0xc74>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d04a      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a29      	ldr	r2, [pc, #164]	@ (8006ee4 <HAL_DMA_IRQHandler+0xc78>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d045      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a28      	ldr	r2, [pc, #160]	@ (8006ee8 <HAL_DMA_IRQHandler+0xc7c>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d040      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a26      	ldr	r2, [pc, #152]	@ (8006eec <HAL_DMA_IRQHandler+0xc80>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d03b      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a25      	ldr	r2, [pc, #148]	@ (8006ef0 <HAL_DMA_IRQHandler+0xc84>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d036      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a23      	ldr	r2, [pc, #140]	@ (8006ef4 <HAL_DMA_IRQHandler+0xc88>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d031      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a22      	ldr	r2, [pc, #136]	@ (8006ef8 <HAL_DMA_IRQHandler+0xc8c>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d02c      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a20      	ldr	r2, [pc, #128]	@ (8006efc <HAL_DMA_IRQHandler+0xc90>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d027      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a1f      	ldr	r2, [pc, #124]	@ (8006f00 <HAL_DMA_IRQHandler+0xc94>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d022      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a1d      	ldr	r2, [pc, #116]	@ (8006f04 <HAL_DMA_IRQHandler+0xc98>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d01d      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a1c      	ldr	r2, [pc, #112]	@ (8006f08 <HAL_DMA_IRQHandler+0xc9c>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d018      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8006f0c <HAL_DMA_IRQHandler+0xca0>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d013      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a19      	ldr	r2, [pc, #100]	@ (8006f10 <HAL_DMA_IRQHandler+0xca4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d00e      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a17      	ldr	r2, [pc, #92]	@ (8006f14 <HAL_DMA_IRQHandler+0xca8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d009      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a16      	ldr	r2, [pc, #88]	@ (8006f18 <HAL_DMA_IRQHandler+0xcac>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d004      	beq.n	8006ece <HAL_DMA_IRQHandler+0xc62>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a14      	ldr	r2, [pc, #80]	@ (8006f1c <HAL_DMA_IRQHandler+0xcb0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d128      	bne.n	8006f20 <HAL_DMA_IRQHandler+0xcb4>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f022 0214 	bic.w	r2, r2, #20
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	e027      	b.n	8006f30 <HAL_DMA_IRQHandler+0xcc4>
 8006ee0:	40020010 	.word	0x40020010
 8006ee4:	40020028 	.word	0x40020028
 8006ee8:	40020040 	.word	0x40020040
 8006eec:	40020058 	.word	0x40020058
 8006ef0:	40020070 	.word	0x40020070
 8006ef4:	40020088 	.word	0x40020088
 8006ef8:	400200a0 	.word	0x400200a0
 8006efc:	400200b8 	.word	0x400200b8
 8006f00:	40020410 	.word	0x40020410
 8006f04:	40020428 	.word	0x40020428
 8006f08:	40020440 	.word	0x40020440
 8006f0c:	40020458 	.word	0x40020458
 8006f10:	40020470 	.word	0x40020470
 8006f14:	40020488 	.word	0x40020488
 8006f18:	400204a0 	.word	0x400204a0
 8006f1c:	400204b8 	.word	0x400204b8
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 020a 	bic.w	r2, r2, #10
 8006f2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f000 8097 	beq.w	8007078 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f52:	e091      	b.n	8007078 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f58:	f003 031f 	and.w	r3, r3, #31
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	409a      	lsls	r2, r3
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	4013      	ands	r3, r2
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 8088 	beq.w	800707a <HAL_DMA_IRQHandler+0xe0e>
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	f003 0308 	and.w	r3, r3, #8
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f000 8082 	beq.w	800707a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a41      	ldr	r2, [pc, #260]	@ (8007080 <HAL_DMA_IRQHandler+0xe14>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d04a      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a3f      	ldr	r2, [pc, #252]	@ (8007084 <HAL_DMA_IRQHandler+0xe18>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d045      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a3e      	ldr	r2, [pc, #248]	@ (8007088 <HAL_DMA_IRQHandler+0xe1c>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d040      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a3c      	ldr	r2, [pc, #240]	@ (800708c <HAL_DMA_IRQHandler+0xe20>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d03b      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a3b      	ldr	r2, [pc, #236]	@ (8007090 <HAL_DMA_IRQHandler+0xe24>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d036      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a39      	ldr	r2, [pc, #228]	@ (8007094 <HAL_DMA_IRQHandler+0xe28>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d031      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a38      	ldr	r2, [pc, #224]	@ (8007098 <HAL_DMA_IRQHandler+0xe2c>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d02c      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a36      	ldr	r2, [pc, #216]	@ (800709c <HAL_DMA_IRQHandler+0xe30>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d027      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a35      	ldr	r2, [pc, #212]	@ (80070a0 <HAL_DMA_IRQHandler+0xe34>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d022      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a33      	ldr	r2, [pc, #204]	@ (80070a4 <HAL_DMA_IRQHandler+0xe38>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d01d      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a32      	ldr	r2, [pc, #200]	@ (80070a8 <HAL_DMA_IRQHandler+0xe3c>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d018      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a30      	ldr	r2, [pc, #192]	@ (80070ac <HAL_DMA_IRQHandler+0xe40>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d013      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a2f      	ldr	r2, [pc, #188]	@ (80070b0 <HAL_DMA_IRQHandler+0xe44>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d00e      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a2d      	ldr	r2, [pc, #180]	@ (80070b4 <HAL_DMA_IRQHandler+0xe48>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d009      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a2c      	ldr	r2, [pc, #176]	@ (80070b8 <HAL_DMA_IRQHandler+0xe4c>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d004      	beq.n	8007016 <HAL_DMA_IRQHandler+0xdaa>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a2a      	ldr	r2, [pc, #168]	@ (80070bc <HAL_DMA_IRQHandler+0xe50>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d108      	bne.n	8007028 <HAL_DMA_IRQHandler+0xdbc>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 021c 	bic.w	r2, r2, #28
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	e007      	b.n	8007038 <HAL_DMA_IRQHandler+0xdcc>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 020e 	bic.w	r2, r2, #14
 8007036:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800703c:	f003 031f 	and.w	r3, r3, #31
 8007040:	2201      	movs	r2, #1
 8007042:	409a      	lsls	r2, r3
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007062:	2b00      	cmp	r3, #0
 8007064:	d009      	beq.n	800707a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	4798      	blx	r3
 800706e:	e004      	b.n	800707a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007070:	bf00      	nop
 8007072:	e002      	b.n	800707a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007074:	bf00      	nop
 8007076:	e000      	b.n	800707a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007078:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800707a:	3728      	adds	r7, #40	@ 0x28
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	40020010 	.word	0x40020010
 8007084:	40020028 	.word	0x40020028
 8007088:	40020040 	.word	0x40020040
 800708c:	40020058 	.word	0x40020058
 8007090:	40020070 	.word	0x40020070
 8007094:	40020088 	.word	0x40020088
 8007098:	400200a0 	.word	0x400200a0
 800709c:	400200b8 	.word	0x400200b8
 80070a0:	40020410 	.word	0x40020410
 80070a4:	40020428 	.word	0x40020428
 80070a8:	40020440 	.word	0x40020440
 80070ac:	40020458 	.word	0x40020458
 80070b0:	40020470 	.word	0x40020470
 80070b4:	40020488 	.word	0x40020488
 80070b8:	400204a0 	.word	0x400204a0
 80070bc:	400204b8 	.word	0x400204b8

080070c0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070d8:	b480      	push	{r7}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ea:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070f0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a7f      	ldr	r2, [pc, #508]	@ (80072f4 <DMA_SetConfig+0x21c>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d072      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a7d      	ldr	r2, [pc, #500]	@ (80072f8 <DMA_SetConfig+0x220>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d06d      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a7c      	ldr	r2, [pc, #496]	@ (80072fc <DMA_SetConfig+0x224>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d068      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a7a      	ldr	r2, [pc, #488]	@ (8007300 <DMA_SetConfig+0x228>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d063      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a79      	ldr	r2, [pc, #484]	@ (8007304 <DMA_SetConfig+0x22c>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d05e      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a77      	ldr	r2, [pc, #476]	@ (8007308 <DMA_SetConfig+0x230>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d059      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a76      	ldr	r2, [pc, #472]	@ (800730c <DMA_SetConfig+0x234>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d054      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a74      	ldr	r2, [pc, #464]	@ (8007310 <DMA_SetConfig+0x238>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d04f      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a73      	ldr	r2, [pc, #460]	@ (8007314 <DMA_SetConfig+0x23c>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d04a      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a71      	ldr	r2, [pc, #452]	@ (8007318 <DMA_SetConfig+0x240>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d045      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a70      	ldr	r2, [pc, #448]	@ (800731c <DMA_SetConfig+0x244>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d040      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a6e      	ldr	r2, [pc, #440]	@ (8007320 <DMA_SetConfig+0x248>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d03b      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a6d      	ldr	r2, [pc, #436]	@ (8007324 <DMA_SetConfig+0x24c>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d036      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a6b      	ldr	r2, [pc, #428]	@ (8007328 <DMA_SetConfig+0x250>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d031      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a6a      	ldr	r2, [pc, #424]	@ (800732c <DMA_SetConfig+0x254>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d02c      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a68      	ldr	r2, [pc, #416]	@ (8007330 <DMA_SetConfig+0x258>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d027      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a67      	ldr	r2, [pc, #412]	@ (8007334 <DMA_SetConfig+0x25c>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d022      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a65      	ldr	r2, [pc, #404]	@ (8007338 <DMA_SetConfig+0x260>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d01d      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a64      	ldr	r2, [pc, #400]	@ (800733c <DMA_SetConfig+0x264>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d018      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a62      	ldr	r2, [pc, #392]	@ (8007340 <DMA_SetConfig+0x268>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d013      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a61      	ldr	r2, [pc, #388]	@ (8007344 <DMA_SetConfig+0x26c>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00e      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a5f      	ldr	r2, [pc, #380]	@ (8007348 <DMA_SetConfig+0x270>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d009      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a5e      	ldr	r2, [pc, #376]	@ (800734c <DMA_SetConfig+0x274>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d004      	beq.n	80071e2 <DMA_SetConfig+0x10a>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a5c      	ldr	r2, [pc, #368]	@ (8007350 <DMA_SetConfig+0x278>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d101      	bne.n	80071e6 <DMA_SetConfig+0x10e>
 80071e2:	2301      	movs	r3, #1
 80071e4:	e000      	b.n	80071e8 <DMA_SetConfig+0x110>
 80071e6:	2300      	movs	r3, #0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00d      	beq.n	8007208 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80071f4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d004      	beq.n	8007208 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007206:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a39      	ldr	r2, [pc, #228]	@ (80072f4 <DMA_SetConfig+0x21c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d04a      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a38      	ldr	r2, [pc, #224]	@ (80072f8 <DMA_SetConfig+0x220>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d045      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a36      	ldr	r2, [pc, #216]	@ (80072fc <DMA_SetConfig+0x224>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d040      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a35      	ldr	r2, [pc, #212]	@ (8007300 <DMA_SetConfig+0x228>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d03b      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a33      	ldr	r2, [pc, #204]	@ (8007304 <DMA_SetConfig+0x22c>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d036      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a32      	ldr	r2, [pc, #200]	@ (8007308 <DMA_SetConfig+0x230>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d031      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a30      	ldr	r2, [pc, #192]	@ (800730c <DMA_SetConfig+0x234>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d02c      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a2f      	ldr	r2, [pc, #188]	@ (8007310 <DMA_SetConfig+0x238>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d027      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a2d      	ldr	r2, [pc, #180]	@ (8007314 <DMA_SetConfig+0x23c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d022      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a2c      	ldr	r2, [pc, #176]	@ (8007318 <DMA_SetConfig+0x240>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d01d      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a2a      	ldr	r2, [pc, #168]	@ (800731c <DMA_SetConfig+0x244>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d018      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a29      	ldr	r2, [pc, #164]	@ (8007320 <DMA_SetConfig+0x248>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d013      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a27      	ldr	r2, [pc, #156]	@ (8007324 <DMA_SetConfig+0x24c>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d00e      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a26      	ldr	r2, [pc, #152]	@ (8007328 <DMA_SetConfig+0x250>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d009      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a24      	ldr	r2, [pc, #144]	@ (800732c <DMA_SetConfig+0x254>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d004      	beq.n	80072a8 <DMA_SetConfig+0x1d0>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a23      	ldr	r2, [pc, #140]	@ (8007330 <DMA_SetConfig+0x258>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d101      	bne.n	80072ac <DMA_SetConfig+0x1d4>
 80072a8:	2301      	movs	r3, #1
 80072aa:	e000      	b.n	80072ae <DMA_SetConfig+0x1d6>
 80072ac:	2300      	movs	r3, #0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d059      	beq.n	8007366 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072b6:	f003 031f 	and.w	r3, r3, #31
 80072ba:	223f      	movs	r2, #63	@ 0x3f
 80072bc:	409a      	lsls	r2, r3
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80072d0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	683a      	ldr	r2, [r7, #0]
 80072d8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	2b40      	cmp	r3, #64	@ 0x40
 80072e0:	d138      	bne.n	8007354 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80072f2:	e086      	b.n	8007402 <DMA_SetConfig+0x32a>
 80072f4:	40020010 	.word	0x40020010
 80072f8:	40020028 	.word	0x40020028
 80072fc:	40020040 	.word	0x40020040
 8007300:	40020058 	.word	0x40020058
 8007304:	40020070 	.word	0x40020070
 8007308:	40020088 	.word	0x40020088
 800730c:	400200a0 	.word	0x400200a0
 8007310:	400200b8 	.word	0x400200b8
 8007314:	40020410 	.word	0x40020410
 8007318:	40020428 	.word	0x40020428
 800731c:	40020440 	.word	0x40020440
 8007320:	40020458 	.word	0x40020458
 8007324:	40020470 	.word	0x40020470
 8007328:	40020488 	.word	0x40020488
 800732c:	400204a0 	.word	0x400204a0
 8007330:	400204b8 	.word	0x400204b8
 8007334:	58025408 	.word	0x58025408
 8007338:	5802541c 	.word	0x5802541c
 800733c:	58025430 	.word	0x58025430
 8007340:	58025444 	.word	0x58025444
 8007344:	58025458 	.word	0x58025458
 8007348:	5802546c 	.word	0x5802546c
 800734c:	58025480 	.word	0x58025480
 8007350:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	60da      	str	r2, [r3, #12]
}
 8007364:	e04d      	b.n	8007402 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a29      	ldr	r2, [pc, #164]	@ (8007410 <DMA_SetConfig+0x338>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d022      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a27      	ldr	r2, [pc, #156]	@ (8007414 <DMA_SetConfig+0x33c>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d01d      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a26      	ldr	r2, [pc, #152]	@ (8007418 <DMA_SetConfig+0x340>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d018      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a24      	ldr	r2, [pc, #144]	@ (800741c <DMA_SetConfig+0x344>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d013      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a23      	ldr	r2, [pc, #140]	@ (8007420 <DMA_SetConfig+0x348>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d00e      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a21      	ldr	r2, [pc, #132]	@ (8007424 <DMA_SetConfig+0x34c>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d009      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a20      	ldr	r2, [pc, #128]	@ (8007428 <DMA_SetConfig+0x350>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d004      	beq.n	80073b6 <DMA_SetConfig+0x2de>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1e      	ldr	r2, [pc, #120]	@ (800742c <DMA_SetConfig+0x354>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d101      	bne.n	80073ba <DMA_SetConfig+0x2e2>
 80073b6:	2301      	movs	r3, #1
 80073b8:	e000      	b.n	80073bc <DMA_SetConfig+0x2e4>
 80073ba:	2300      	movs	r3, #0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d020      	beq.n	8007402 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c4:	f003 031f 	and.w	r3, r3, #31
 80073c8:	2201      	movs	r2, #1
 80073ca:	409a      	lsls	r2, r3
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	683a      	ldr	r2, [r7, #0]
 80073d6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	2b40      	cmp	r3, #64	@ 0x40
 80073de:	d108      	bne.n	80073f2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68ba      	ldr	r2, [r7, #8]
 80073ee:	60da      	str	r2, [r3, #12]
}
 80073f0:	e007      	b.n	8007402 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	60da      	str	r2, [r3, #12]
}
 8007402:	bf00      	nop
 8007404:	371c      	adds	r7, #28
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	58025408 	.word	0x58025408
 8007414:	5802541c 	.word	0x5802541c
 8007418:	58025430 	.word	0x58025430
 800741c:	58025444 	.word	0x58025444
 8007420:	58025458 	.word	0x58025458
 8007424:	5802546c 	.word	0x5802546c
 8007428:	58025480 	.word	0x58025480
 800742c:	58025494 	.word	0x58025494

08007430 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a42      	ldr	r2, [pc, #264]	@ (8007548 <DMA_CalcBaseAndBitshift+0x118>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d04a      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a41      	ldr	r2, [pc, #260]	@ (800754c <DMA_CalcBaseAndBitshift+0x11c>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d045      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a3f      	ldr	r2, [pc, #252]	@ (8007550 <DMA_CalcBaseAndBitshift+0x120>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d040      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a3e      	ldr	r2, [pc, #248]	@ (8007554 <DMA_CalcBaseAndBitshift+0x124>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d03b      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a3c      	ldr	r2, [pc, #240]	@ (8007558 <DMA_CalcBaseAndBitshift+0x128>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d036      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a3b      	ldr	r2, [pc, #236]	@ (800755c <DMA_CalcBaseAndBitshift+0x12c>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d031      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a39      	ldr	r2, [pc, #228]	@ (8007560 <DMA_CalcBaseAndBitshift+0x130>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d02c      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a38      	ldr	r2, [pc, #224]	@ (8007564 <DMA_CalcBaseAndBitshift+0x134>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d027      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a36      	ldr	r2, [pc, #216]	@ (8007568 <DMA_CalcBaseAndBitshift+0x138>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d022      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a35      	ldr	r2, [pc, #212]	@ (800756c <DMA_CalcBaseAndBitshift+0x13c>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d01d      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a33      	ldr	r2, [pc, #204]	@ (8007570 <DMA_CalcBaseAndBitshift+0x140>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d018      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a32      	ldr	r2, [pc, #200]	@ (8007574 <DMA_CalcBaseAndBitshift+0x144>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d013      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a30      	ldr	r2, [pc, #192]	@ (8007578 <DMA_CalcBaseAndBitshift+0x148>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d00e      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a2f      	ldr	r2, [pc, #188]	@ (800757c <DMA_CalcBaseAndBitshift+0x14c>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d009      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007580 <DMA_CalcBaseAndBitshift+0x150>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d004      	beq.n	80074d8 <DMA_CalcBaseAndBitshift+0xa8>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a2c      	ldr	r2, [pc, #176]	@ (8007584 <DMA_CalcBaseAndBitshift+0x154>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d101      	bne.n	80074dc <DMA_CalcBaseAndBitshift+0xac>
 80074d8:	2301      	movs	r3, #1
 80074da:	e000      	b.n	80074de <DMA_CalcBaseAndBitshift+0xae>
 80074dc:	2300      	movs	r3, #0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d024      	beq.n	800752c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	3b10      	subs	r3, #16
 80074ea:	4a27      	ldr	r2, [pc, #156]	@ (8007588 <DMA_CalcBaseAndBitshift+0x158>)
 80074ec:	fba2 2303 	umull	r2, r3, r2, r3
 80074f0:	091b      	lsrs	r3, r3, #4
 80074f2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f003 0307 	and.w	r3, r3, #7
 80074fa:	4a24      	ldr	r2, [pc, #144]	@ (800758c <DMA_CalcBaseAndBitshift+0x15c>)
 80074fc:	5cd3      	ldrb	r3, [r2, r3]
 80074fe:	461a      	mov	r2, r3
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2b03      	cmp	r3, #3
 8007508:	d908      	bls.n	800751c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	461a      	mov	r2, r3
 8007510:	4b1f      	ldr	r3, [pc, #124]	@ (8007590 <DMA_CalcBaseAndBitshift+0x160>)
 8007512:	4013      	ands	r3, r2
 8007514:	1d1a      	adds	r2, r3, #4
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	659a      	str	r2, [r3, #88]	@ 0x58
 800751a:	e00d      	b.n	8007538 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	461a      	mov	r2, r3
 8007522:	4b1b      	ldr	r3, [pc, #108]	@ (8007590 <DMA_CalcBaseAndBitshift+0x160>)
 8007524:	4013      	ands	r3, r2
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	6593      	str	r3, [r2, #88]	@ 0x58
 800752a:	e005      	b.n	8007538 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800753c:	4618      	mov	r0, r3
 800753e:	3714      	adds	r7, #20
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	40020010 	.word	0x40020010
 800754c:	40020028 	.word	0x40020028
 8007550:	40020040 	.word	0x40020040
 8007554:	40020058 	.word	0x40020058
 8007558:	40020070 	.word	0x40020070
 800755c:	40020088 	.word	0x40020088
 8007560:	400200a0 	.word	0x400200a0
 8007564:	400200b8 	.word	0x400200b8
 8007568:	40020410 	.word	0x40020410
 800756c:	40020428 	.word	0x40020428
 8007570:	40020440 	.word	0x40020440
 8007574:	40020458 	.word	0x40020458
 8007578:	40020470 	.word	0x40020470
 800757c:	40020488 	.word	0x40020488
 8007580:	400204a0 	.word	0x400204a0
 8007584:	400204b8 	.word	0x400204b8
 8007588:	aaaaaaab 	.word	0xaaaaaaab
 800758c:	08023438 	.word	0x08023438
 8007590:	fffffc00 	.word	0xfffffc00

08007594 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	699b      	ldr	r3, [r3, #24]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d120      	bne.n	80075ea <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	d858      	bhi.n	8007662 <DMA_CheckFifoParam+0xce>
 80075b0:	a201      	add	r2, pc, #4	@ (adr r2, 80075b8 <DMA_CheckFifoParam+0x24>)
 80075b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b6:	bf00      	nop
 80075b8:	080075c9 	.word	0x080075c9
 80075bc:	080075db 	.word	0x080075db
 80075c0:	080075c9 	.word	0x080075c9
 80075c4:	08007663 	.word	0x08007663
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d048      	beq.n	8007666 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075d8:	e045      	b.n	8007666 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075e2:	d142      	bne.n	800766a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075e8:	e03f      	b.n	800766a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	699b      	ldr	r3, [r3, #24]
 80075ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075f2:	d123      	bne.n	800763c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f8:	2b03      	cmp	r3, #3
 80075fa:	d838      	bhi.n	800766e <DMA_CheckFifoParam+0xda>
 80075fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007604 <DMA_CheckFifoParam+0x70>)
 80075fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007602:	bf00      	nop
 8007604:	08007615 	.word	0x08007615
 8007608:	0800761b 	.word	0x0800761b
 800760c:	08007615 	.word	0x08007615
 8007610:	0800762d 	.word	0x0800762d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	73fb      	strb	r3, [r7, #15]
        break;
 8007618:	e030      	b.n	800767c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d025      	beq.n	8007672 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800762a:	e022      	b.n	8007672 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007630:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007634:	d11f      	bne.n	8007676 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800763a:	e01c      	b.n	8007676 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007640:	2b02      	cmp	r3, #2
 8007642:	d902      	bls.n	800764a <DMA_CheckFifoParam+0xb6>
 8007644:	2b03      	cmp	r3, #3
 8007646:	d003      	beq.n	8007650 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007648:	e018      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	73fb      	strb	r3, [r7, #15]
        break;
 800764e:	e015      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00e      	beq.n	800767a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	73fb      	strb	r3, [r7, #15]
    break;
 8007660:	e00b      	b.n	800767a <DMA_CheckFifoParam+0xe6>
        break;
 8007662:	bf00      	nop
 8007664:	e00a      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        break;
 8007666:	bf00      	nop
 8007668:	e008      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        break;
 800766a:	bf00      	nop
 800766c:	e006      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        break;
 800766e:	bf00      	nop
 8007670:	e004      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        break;
 8007672:	bf00      	nop
 8007674:	e002      	b.n	800767c <DMA_CheckFifoParam+0xe8>
        break;
 8007676:	bf00      	nop
 8007678:	e000      	b.n	800767c <DMA_CheckFifoParam+0xe8>
    break;
 800767a:	bf00      	nop
    }
  }

  return status;
 800767c:	7bfb      	ldrb	r3, [r7, #15]
}
 800767e:	4618      	mov	r0, r3
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop

0800768c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a38      	ldr	r2, [pc, #224]	@ (8007780 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d022      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a36      	ldr	r2, [pc, #216]	@ (8007784 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d01d      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a35      	ldr	r2, [pc, #212]	@ (8007788 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d018      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a33      	ldr	r2, [pc, #204]	@ (800778c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d013      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a32      	ldr	r2, [pc, #200]	@ (8007790 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d00e      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a30      	ldr	r2, [pc, #192]	@ (8007794 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d009      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a2f      	ldr	r2, [pc, #188]	@ (8007798 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d004      	beq.n	80076ea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a2d      	ldr	r2, [pc, #180]	@ (800779c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d101      	bne.n	80076ee <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80076ea:	2301      	movs	r3, #1
 80076ec:	e000      	b.n	80076f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80076ee:	2300      	movs	r3, #0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01a      	beq.n	800772a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	3b08      	subs	r3, #8
 80076fc:	4a28      	ldr	r2, [pc, #160]	@ (80077a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80076fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007702:	091b      	lsrs	r3, r3, #4
 8007704:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	4b26      	ldr	r3, [pc, #152]	@ (80077a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800770a:	4413      	add	r3, r2
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	461a      	mov	r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a24      	ldr	r2, [pc, #144]	@ (80077a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007718:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f003 031f 	and.w	r3, r3, #31
 8007720:	2201      	movs	r2, #1
 8007722:	409a      	lsls	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007728:	e024      	b.n	8007774 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	b2db      	uxtb	r3, r3
 8007730:	3b10      	subs	r3, #16
 8007732:	4a1e      	ldr	r2, [pc, #120]	@ (80077ac <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007734:	fba2 2303 	umull	r2, r3, r2, r3
 8007738:	091b      	lsrs	r3, r3, #4
 800773a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	4a1c      	ldr	r2, [pc, #112]	@ (80077b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d806      	bhi.n	8007752 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	4a1b      	ldr	r2, [pc, #108]	@ (80077b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d902      	bls.n	8007752 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	3308      	adds	r3, #8
 8007750:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4b18      	ldr	r3, [pc, #96]	@ (80077b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007756:	4413      	add	r3, r2
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	461a      	mov	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a16      	ldr	r2, [pc, #88]	@ (80077bc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007764:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f003 031f 	and.w	r3, r3, #31
 800776c:	2201      	movs	r2, #1
 800776e:	409a      	lsls	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007774:	bf00      	nop
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	58025408 	.word	0x58025408
 8007784:	5802541c 	.word	0x5802541c
 8007788:	58025430 	.word	0x58025430
 800778c:	58025444 	.word	0x58025444
 8007790:	58025458 	.word	0x58025458
 8007794:	5802546c 	.word	0x5802546c
 8007798:	58025480 	.word	0x58025480
 800779c:	58025494 	.word	0x58025494
 80077a0:	cccccccd 	.word	0xcccccccd
 80077a4:	16009600 	.word	0x16009600
 80077a8:	58025880 	.word	0x58025880
 80077ac:	aaaaaaab 	.word	0xaaaaaaab
 80077b0:	400204b8 	.word	0x400204b8
 80077b4:	4002040f 	.word	0x4002040f
 80077b8:	10008200 	.word	0x10008200
 80077bc:	40020880 	.word	0x40020880

080077c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d04a      	beq.n	800786c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2b08      	cmp	r3, #8
 80077da:	d847      	bhi.n	800786c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a25      	ldr	r2, [pc, #148]	@ (8007878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d022      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a24      	ldr	r2, [pc, #144]	@ (800787c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d01d      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a22      	ldr	r2, [pc, #136]	@ (8007880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d018      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a21      	ldr	r2, [pc, #132]	@ (8007884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d013      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a1f      	ldr	r2, [pc, #124]	@ (8007888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d00e      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1e      	ldr	r2, [pc, #120]	@ (800788c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d009      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a1c      	ldr	r2, [pc, #112]	@ (8007890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d004      	beq.n	800782c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1b      	ldr	r2, [pc, #108]	@ (8007894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d101      	bne.n	8007830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800782c:	2301      	movs	r3, #1
 800782e:	e000      	b.n	8007832 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007830:	2300      	movs	r3, #0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00a      	beq.n	800784c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	4b17      	ldr	r3, [pc, #92]	@ (8007898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	461a      	mov	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a15      	ldr	r2, [pc, #84]	@ (800789c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007848:	671a      	str	r2, [r3, #112]	@ 0x70
 800784a:	e009      	b.n	8007860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	4b14      	ldr	r3, [pc, #80]	@ (80078a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	461a      	mov	r2, r3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a11      	ldr	r2, [pc, #68]	@ (80078a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800785e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	3b01      	subs	r3, #1
 8007864:	2201      	movs	r2, #1
 8007866:	409a      	lsls	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800786c:	bf00      	nop
 800786e:	3714      	adds	r7, #20
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr
 8007878:	58025408 	.word	0x58025408
 800787c:	5802541c 	.word	0x5802541c
 8007880:	58025430 	.word	0x58025430
 8007884:	58025444 	.word	0x58025444
 8007888:	58025458 	.word	0x58025458
 800788c:	5802546c 	.word	0x5802546c
 8007890:	58025480 	.word	0x58025480
 8007894:	58025494 	.word	0x58025494
 8007898:	1600963f 	.word	0x1600963f
 800789c:	58025940 	.word	0x58025940
 80078a0:	1000823f 	.word	0x1000823f
 80078a4:	40020940 	.word	0x40020940

080078a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b089      	sub	sp, #36	@ 0x24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80078b6:	4b89      	ldr	r3, [pc, #548]	@ (8007adc <HAL_GPIO_Init+0x234>)
 80078b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80078ba:	e194      	b.n	8007be6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	2101      	movs	r1, #1
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	fa01 f303 	lsl.w	r3, r1, r3
 80078c8:	4013      	ands	r3, r2
 80078ca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f000 8186 	beq.w	8007be0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f003 0303 	and.w	r3, r3, #3
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d005      	beq.n	80078ec <HAL_GPIO_Init+0x44>
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f003 0303 	and.w	r3, r3, #3
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d130      	bne.n	800794e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	005b      	lsls	r3, r3, #1
 80078f6:	2203      	movs	r2, #3
 80078f8:	fa02 f303 	lsl.w	r3, r2, r3
 80078fc:	43db      	mvns	r3, r3
 80078fe:	69ba      	ldr	r2, [r7, #24]
 8007900:	4013      	ands	r3, r2
 8007902:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	68da      	ldr	r2, [r3, #12]
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	005b      	lsls	r3, r3, #1
 800790c:	fa02 f303 	lsl.w	r3, r2, r3
 8007910:	69ba      	ldr	r2, [r7, #24]
 8007912:	4313      	orrs	r3, r2
 8007914:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	69ba      	ldr	r2, [r7, #24]
 800791a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007922:	2201      	movs	r2, #1
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	fa02 f303 	lsl.w	r3, r2, r3
 800792a:	43db      	mvns	r3, r3
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	4013      	ands	r3, r2
 8007930:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	091b      	lsrs	r3, r3, #4
 8007938:	f003 0201 	and.w	r2, r3, #1
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	fa02 f303 	lsl.w	r3, r2, r3
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	4313      	orrs	r3, r2
 8007946:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	69ba      	ldr	r2, [r7, #24]
 800794c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	f003 0303 	and.w	r3, r3, #3
 8007956:	2b03      	cmp	r3, #3
 8007958:	d017      	beq.n	800798a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	005b      	lsls	r3, r3, #1
 8007964:	2203      	movs	r2, #3
 8007966:	fa02 f303 	lsl.w	r3, r2, r3
 800796a:	43db      	mvns	r3, r3
 800796c:	69ba      	ldr	r2, [r7, #24]
 800796e:	4013      	ands	r3, r2
 8007970:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	689a      	ldr	r2, [r3, #8]
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	005b      	lsls	r3, r3, #1
 800797a:	fa02 f303 	lsl.w	r3, r2, r3
 800797e:	69ba      	ldr	r2, [r7, #24]
 8007980:	4313      	orrs	r3, r2
 8007982:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	69ba      	ldr	r2, [r7, #24]
 8007988:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	f003 0303 	and.w	r3, r3, #3
 8007992:	2b02      	cmp	r3, #2
 8007994:	d123      	bne.n	80079de <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	08da      	lsrs	r2, r3, #3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3208      	adds	r2, #8
 800799e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	f003 0307 	and.w	r3, r3, #7
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	220f      	movs	r2, #15
 80079ae:	fa02 f303 	lsl.w	r3, r2, r3
 80079b2:	43db      	mvns	r3, r3
 80079b4:	69ba      	ldr	r2, [r7, #24]
 80079b6:	4013      	ands	r3, r2
 80079b8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	691a      	ldr	r2, [r3, #16]
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	f003 0307 	and.w	r3, r3, #7
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ca:	69ba      	ldr	r2, [r7, #24]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	08da      	lsrs	r2, r3, #3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	3208      	adds	r2, #8
 80079d8:	69b9      	ldr	r1, [r7, #24]
 80079da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	005b      	lsls	r3, r3, #1
 80079e8:	2203      	movs	r2, #3
 80079ea:	fa02 f303 	lsl.w	r3, r2, r3
 80079ee:	43db      	mvns	r3, r3
 80079f0:	69ba      	ldr	r2, [r7, #24]
 80079f2:	4013      	ands	r3, r2
 80079f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	f003 0203 	and.w	r2, r3, #3
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	005b      	lsls	r3, r3, #1
 8007a02:	fa02 f303 	lsl.w	r3, r2, r3
 8007a06:	69ba      	ldr	r2, [r7, #24]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 80e0 	beq.w	8007be0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a20:	4b2f      	ldr	r3, [pc, #188]	@ (8007ae0 <HAL_GPIO_Init+0x238>)
 8007a22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a26:	4a2e      	ldr	r2, [pc, #184]	@ (8007ae0 <HAL_GPIO_Init+0x238>)
 8007a28:	f043 0302 	orr.w	r3, r3, #2
 8007a2c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007a30:	4b2b      	ldr	r3, [pc, #172]	@ (8007ae0 <HAL_GPIO_Init+0x238>)
 8007a32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a36:	f003 0302 	and.w	r3, r3, #2
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a3e:	4a29      	ldr	r2, [pc, #164]	@ (8007ae4 <HAL_GPIO_Init+0x23c>)
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	089b      	lsrs	r3, r3, #2
 8007a44:	3302      	adds	r3, #2
 8007a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	f003 0303 	and.w	r3, r3, #3
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	220f      	movs	r2, #15
 8007a56:	fa02 f303 	lsl.w	r3, r2, r3
 8007a5a:	43db      	mvns	r3, r3
 8007a5c:	69ba      	ldr	r2, [r7, #24]
 8007a5e:	4013      	ands	r3, r2
 8007a60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a20      	ldr	r2, [pc, #128]	@ (8007ae8 <HAL_GPIO_Init+0x240>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d052      	beq.n	8007b10 <HAL_GPIO_Init+0x268>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a1f      	ldr	r2, [pc, #124]	@ (8007aec <HAL_GPIO_Init+0x244>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d031      	beq.n	8007ad6 <HAL_GPIO_Init+0x22e>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a1e      	ldr	r2, [pc, #120]	@ (8007af0 <HAL_GPIO_Init+0x248>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d02b      	beq.n	8007ad2 <HAL_GPIO_Init+0x22a>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8007af4 <HAL_GPIO_Init+0x24c>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d025      	beq.n	8007ace <HAL_GPIO_Init+0x226>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a1c      	ldr	r2, [pc, #112]	@ (8007af8 <HAL_GPIO_Init+0x250>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d01f      	beq.n	8007aca <HAL_GPIO_Init+0x222>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8007afc <HAL_GPIO_Init+0x254>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d019      	beq.n	8007ac6 <HAL_GPIO_Init+0x21e>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a1a      	ldr	r2, [pc, #104]	@ (8007b00 <HAL_GPIO_Init+0x258>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d013      	beq.n	8007ac2 <HAL_GPIO_Init+0x21a>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a19      	ldr	r2, [pc, #100]	@ (8007b04 <HAL_GPIO_Init+0x25c>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d00d      	beq.n	8007abe <HAL_GPIO_Init+0x216>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a18      	ldr	r2, [pc, #96]	@ (8007b08 <HAL_GPIO_Init+0x260>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d007      	beq.n	8007aba <HAL_GPIO_Init+0x212>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a17      	ldr	r2, [pc, #92]	@ (8007b0c <HAL_GPIO_Init+0x264>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d101      	bne.n	8007ab6 <HAL_GPIO_Init+0x20e>
 8007ab2:	2309      	movs	r3, #9
 8007ab4:	e02d      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ab6:	230a      	movs	r3, #10
 8007ab8:	e02b      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007aba:	2308      	movs	r3, #8
 8007abc:	e029      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007abe:	2307      	movs	r3, #7
 8007ac0:	e027      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ac2:	2306      	movs	r3, #6
 8007ac4:	e025      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ac6:	2305      	movs	r3, #5
 8007ac8:	e023      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007aca:	2304      	movs	r3, #4
 8007acc:	e021      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e01f      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ad2:	2302      	movs	r3, #2
 8007ad4:	e01d      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e01b      	b.n	8007b12 <HAL_GPIO_Init+0x26a>
 8007ada:	bf00      	nop
 8007adc:	58000080 	.word	0x58000080
 8007ae0:	58024400 	.word	0x58024400
 8007ae4:	58000400 	.word	0x58000400
 8007ae8:	58020000 	.word	0x58020000
 8007aec:	58020400 	.word	0x58020400
 8007af0:	58020800 	.word	0x58020800
 8007af4:	58020c00 	.word	0x58020c00
 8007af8:	58021000 	.word	0x58021000
 8007afc:	58021400 	.word	0x58021400
 8007b00:	58021800 	.word	0x58021800
 8007b04:	58021c00 	.word	0x58021c00
 8007b08:	58022000 	.word	0x58022000
 8007b0c:	58022400 	.word	0x58022400
 8007b10:	2300      	movs	r3, #0
 8007b12:	69fa      	ldr	r2, [r7, #28]
 8007b14:	f002 0203 	and.w	r2, r2, #3
 8007b18:	0092      	lsls	r2, r2, #2
 8007b1a:	4093      	lsls	r3, r2
 8007b1c:	69ba      	ldr	r2, [r7, #24]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b22:	4938      	ldr	r1, [pc, #224]	@ (8007c04 <HAL_GPIO_Init+0x35c>)
 8007b24:	69fb      	ldr	r3, [r7, #28]
 8007b26:	089b      	lsrs	r3, r3, #2
 8007b28:	3302      	adds	r3, #2
 8007b2a:	69ba      	ldr	r2, [r7, #24]
 8007b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007b30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	43db      	mvns	r3, r3
 8007b3c:	69ba      	ldr	r2, [r7, #24]
 8007b3e:	4013      	ands	r3, r2
 8007b40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007b4e:	69ba      	ldr	r2, [r7, #24]
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007b56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007b5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	43db      	mvns	r3, r3
 8007b6a:	69ba      	ldr	r2, [r7, #24]
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d003      	beq.n	8007b84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007b84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	43db      	mvns	r3, r3
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	4013      	ands	r3, r2
 8007b9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d003      	beq.n	8007bb0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007ba8:	69ba      	ldr	r2, [r7, #24]
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	69ba      	ldr	r2, [r7, #24]
 8007bb4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	43db      	mvns	r3, r3
 8007bc0:	69ba      	ldr	r2, [r7, #24]
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d003      	beq.n	8007bda <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	69ba      	ldr	r2, [r7, #24]
 8007bde:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	3301      	adds	r3, #1
 8007be4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	69fb      	ldr	r3, [r7, #28]
 8007bec:	fa22 f303 	lsr.w	r3, r2, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f47f ae63 	bne.w	80078bc <HAL_GPIO_Init+0x14>
  }
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	3724      	adds	r7, #36	@ 0x24
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr
 8007c04:	58000400 	.word	0x58000400

08007c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	460b      	mov	r3, r1
 8007c12:	807b      	strh	r3, [r7, #2]
 8007c14:	4613      	mov	r3, r2
 8007c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c18:	787b      	ldrb	r3, [r7, #1]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d003      	beq.n	8007c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c1e:	887a      	ldrh	r2, [r7, #2]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007c24:	e003      	b.n	8007c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007c26:	887b      	ldrh	r3, [r7, #2]
 8007c28:	041a      	lsls	r2, r3, #16
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	619a      	str	r2, [r3, #24]
}
 8007c2e:	bf00      	nop
 8007c30:	370c      	adds	r7, #12
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b082      	sub	sp, #8
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	4603      	mov	r3, r0
 8007c42:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007c44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c48:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007c4c:	88fb      	ldrh	r3, [r7, #6]
 8007c4e:	4013      	ands	r3, r2
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d008      	beq.n	8007c66 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007c54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007c58:	88fb      	ldrh	r3, [r7, #6]
 8007c5a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007c5e:	88fb      	ldrh	r3, [r7, #6]
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7f9 fd67 	bl	8001734 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007c66:	bf00      	nop
 8007c68:	3708      	adds	r7, #8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007c78:	4b19      	ldr	r3, [pc, #100]	@ (8007ce0 <HAL_PWREx_ConfigSupply+0x70>)
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	f003 0304 	and.w	r3, r3, #4
 8007c80:	2b04      	cmp	r3, #4
 8007c82:	d00a      	beq.n	8007c9a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007c84:	4b16      	ldr	r3, [pc, #88]	@ (8007ce0 <HAL_PWREx_ConfigSupply+0x70>)
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f003 0307 	and.w	r3, r3, #7
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d001      	beq.n	8007c96 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e01f      	b.n	8007cd6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007c96:	2300      	movs	r3, #0
 8007c98:	e01d      	b.n	8007cd6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007c9a:	4b11      	ldr	r3, [pc, #68]	@ (8007ce0 <HAL_PWREx_ConfigSupply+0x70>)
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	f023 0207 	bic.w	r2, r3, #7
 8007ca2:	490f      	ldr	r1, [pc, #60]	@ (8007ce0 <HAL_PWREx_ConfigSupply+0x70>)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007caa:	f7fb fba3 	bl	80033f4 <HAL_GetTick>
 8007cae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007cb0:	e009      	b.n	8007cc6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007cb2:	f7fb fb9f 	bl	80033f4 <HAL_GetTick>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	1ad3      	subs	r3, r2, r3
 8007cbc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cc0:	d901      	bls.n	8007cc6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e007      	b.n	8007cd6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007cc6:	4b06      	ldr	r3, [pc, #24]	@ (8007ce0 <HAL_PWREx_ConfigSupply+0x70>)
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cd2:	d1ee      	bne.n	8007cb2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	58024800 	.word	0x58024800

08007ce4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b08c      	sub	sp, #48	@ 0x30
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d102      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	f000 bc48 	b.w	8008588 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0301 	and.w	r3, r3, #1
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 8088 	beq.w	8007e16 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d06:	4b99      	ldr	r3, [pc, #612]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007d10:	4b96      	ldr	r3, [pc, #600]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d18:	2b10      	cmp	r3, #16
 8007d1a:	d007      	beq.n	8007d2c <HAL_RCC_OscConfig+0x48>
 8007d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d1e:	2b18      	cmp	r3, #24
 8007d20:	d111      	bne.n	8007d46 <HAL_RCC_OscConfig+0x62>
 8007d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d24:	f003 0303 	and.w	r3, r3, #3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d10c      	bne.n	8007d46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d2c:	4b8f      	ldr	r3, [pc, #572]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d06d      	beq.n	8007e14 <HAL_RCC_OscConfig+0x130>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d169      	bne.n	8007e14 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	f000 bc21 	b.w	8008588 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d4e:	d106      	bne.n	8007d5e <HAL_RCC_OscConfig+0x7a>
 8007d50:	4b86      	ldr	r3, [pc, #536]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a85      	ldr	r2, [pc, #532]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d5a:	6013      	str	r3, [r2, #0]
 8007d5c:	e02e      	b.n	8007dbc <HAL_RCC_OscConfig+0xd8>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10c      	bne.n	8007d80 <HAL_RCC_OscConfig+0x9c>
 8007d66:	4b81      	ldr	r3, [pc, #516]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a80      	ldr	r2, [pc, #512]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d70:	6013      	str	r3, [r2, #0]
 8007d72:	4b7e      	ldr	r3, [pc, #504]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a7d      	ldr	r2, [pc, #500]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d7c:	6013      	str	r3, [r2, #0]
 8007d7e:	e01d      	b.n	8007dbc <HAL_RCC_OscConfig+0xd8>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d88:	d10c      	bne.n	8007da4 <HAL_RCC_OscConfig+0xc0>
 8007d8a:	4b78      	ldr	r3, [pc, #480]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a77      	ldr	r2, [pc, #476]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d94:	6013      	str	r3, [r2, #0]
 8007d96:	4b75      	ldr	r3, [pc, #468]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a74      	ldr	r2, [pc, #464]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007da0:	6013      	str	r3, [r2, #0]
 8007da2:	e00b      	b.n	8007dbc <HAL_RCC_OscConfig+0xd8>
 8007da4:	4b71      	ldr	r3, [pc, #452]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a70      	ldr	r2, [pc, #448]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	4b6e      	ldr	r3, [pc, #440]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a6d      	ldr	r2, [pc, #436]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007db6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007dba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d013      	beq.n	8007dec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dc4:	f7fb fb16 	bl	80033f4 <HAL_GetTick>
 8007dc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007dca:	e008      	b.n	8007dde <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007dcc:	f7fb fb12 	bl	80033f4 <HAL_GetTick>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	1ad3      	subs	r3, r2, r3
 8007dd6:	2b64      	cmp	r3, #100	@ 0x64
 8007dd8:	d901      	bls.n	8007dde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e3d4      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007dde:	4b63      	ldr	r3, [pc, #396]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d0f0      	beq.n	8007dcc <HAL_RCC_OscConfig+0xe8>
 8007dea:	e014      	b.n	8007e16 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dec:	f7fb fb02 	bl	80033f4 <HAL_GetTick>
 8007df0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007df2:	e008      	b.n	8007e06 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007df4:	f7fb fafe 	bl	80033f4 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	2b64      	cmp	r3, #100	@ 0x64
 8007e00:	d901      	bls.n	8007e06 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e3c0      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e06:	4b59      	ldr	r3, [pc, #356]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1f0      	bne.n	8007df4 <HAL_RCC_OscConfig+0x110>
 8007e12:	e000      	b.n	8007e16 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 80ca 	beq.w	8007fb8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e24:	4b51      	ldr	r3, [pc, #324]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e26:	691b      	ldr	r3, [r3, #16]
 8007e28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e2c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e32:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007e34:	6a3b      	ldr	r3, [r7, #32]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d007      	beq.n	8007e4a <HAL_RCC_OscConfig+0x166>
 8007e3a:	6a3b      	ldr	r3, [r7, #32]
 8007e3c:	2b18      	cmp	r3, #24
 8007e3e:	d156      	bne.n	8007eee <HAL_RCC_OscConfig+0x20a>
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	f003 0303 	and.w	r3, r3, #3
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d151      	bne.n	8007eee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e4a:	4b48      	ldr	r3, [pc, #288]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0304 	and.w	r3, r3, #4
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d005      	beq.n	8007e62 <HAL_RCC_OscConfig+0x17e>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d101      	bne.n	8007e62 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e392      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007e62:	4b42      	ldr	r3, [pc, #264]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f023 0219 	bic.w	r2, r3, #25
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	68db      	ldr	r3, [r3, #12]
 8007e6e:	493f      	ldr	r1, [pc, #252]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e70:	4313      	orrs	r3, r2
 8007e72:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e74:	f7fb fabe 	bl	80033f4 <HAL_GetTick>
 8007e78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e7a:	e008      	b.n	8007e8e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e7c:	f7fb faba 	bl	80033f4 <HAL_GetTick>
 8007e80:	4602      	mov	r2, r0
 8007e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e84:	1ad3      	subs	r3, r2, r3
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d901      	bls.n	8007e8e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007e8a:	2303      	movs	r3, #3
 8007e8c:	e37c      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e8e:	4b37      	ldr	r3, [pc, #220]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 0304 	and.w	r3, r3, #4
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0f0      	beq.n	8007e7c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e9a:	f7fb fadb 	bl	8003454 <HAL_GetREVID>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d817      	bhi.n	8007ed8 <HAL_RCC_OscConfig+0x1f4>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b40      	cmp	r3, #64	@ 0x40
 8007eae:	d108      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x1de>
 8007eb0:	4b2e      	ldr	r3, [pc, #184]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007eb8:	4a2c      	ldr	r2, [pc, #176]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ebe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ec0:	e07a      	b.n	8007fb8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ec2:	4b2a      	ldr	r3, [pc, #168]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	031b      	lsls	r3, r3, #12
 8007ed0:	4926      	ldr	r1, [pc, #152]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ed6:	e06f      	b.n	8007fb8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ed8:	4b24      	ldr	r3, [pc, #144]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	691b      	ldr	r3, [r3, #16]
 8007ee4:	061b      	lsls	r3, r3, #24
 8007ee6:	4921      	ldr	r1, [pc, #132]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007eec:	e064      	b.n	8007fb8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	68db      	ldr	r3, [r3, #12]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d047      	beq.n	8007f86 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f023 0219 	bic.w	r2, r3, #25
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	491a      	ldr	r1, [pc, #104]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f08:	f7fb fa74 	bl	80033f4 <HAL_GetTick>
 8007f0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f0e:	e008      	b.n	8007f22 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f10:	f7fb fa70 	bl	80033f4 <HAL_GetTick>
 8007f14:	4602      	mov	r2, r0
 8007f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	d901      	bls.n	8007f22 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007f1e:	2303      	movs	r3, #3
 8007f20:	e332      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f22:	4b12      	ldr	r3, [pc, #72]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 0304 	and.w	r3, r3, #4
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d0f0      	beq.n	8007f10 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f2e:	f7fb fa91 	bl	8003454 <HAL_GetREVID>
 8007f32:	4603      	mov	r3, r0
 8007f34:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d819      	bhi.n	8007f70 <HAL_RCC_OscConfig+0x28c>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	2b40      	cmp	r3, #64	@ 0x40
 8007f42:	d108      	bne.n	8007f56 <HAL_RCC_OscConfig+0x272>
 8007f44:	4b09      	ldr	r3, [pc, #36]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007f4c:	4a07      	ldr	r2, [pc, #28]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007f4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f52:	6053      	str	r3, [r2, #4]
 8007f54:	e030      	b.n	8007fb8 <HAL_RCC_OscConfig+0x2d4>
 8007f56:	4b05      	ldr	r3, [pc, #20]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	691b      	ldr	r3, [r3, #16]
 8007f62:	031b      	lsls	r3, r3, #12
 8007f64:	4901      	ldr	r1, [pc, #4]	@ (8007f6c <HAL_RCC_OscConfig+0x288>)
 8007f66:	4313      	orrs	r3, r2
 8007f68:	604b      	str	r3, [r1, #4]
 8007f6a:	e025      	b.n	8007fb8 <HAL_RCC_OscConfig+0x2d4>
 8007f6c:	58024400 	.word	0x58024400
 8007f70:	4b9a      	ldr	r3, [pc, #616]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	061b      	lsls	r3, r3, #24
 8007f7e:	4997      	ldr	r1, [pc, #604]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007f80:	4313      	orrs	r3, r2
 8007f82:	604b      	str	r3, [r1, #4]
 8007f84:	e018      	b.n	8007fb8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f86:	4b95      	ldr	r3, [pc, #596]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a94      	ldr	r2, [pc, #592]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007f8c:	f023 0301 	bic.w	r3, r3, #1
 8007f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f92:	f7fb fa2f 	bl	80033f4 <HAL_GetTick>
 8007f96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007f98:	e008      	b.n	8007fac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f9a:	f7fb fa2b 	bl	80033f4 <HAL_GetTick>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa2:	1ad3      	subs	r3, r2, r3
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d901      	bls.n	8007fac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	e2ed      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007fac:	4b8b      	ldr	r3, [pc, #556]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f003 0304 	and.w	r3, r3, #4
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1f0      	bne.n	8007f9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0310 	and.w	r3, r3, #16
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f000 80a9 	beq.w	8008118 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fc6:	4b85      	ldr	r3, [pc, #532]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007fd0:	4b82      	ldr	r3, [pc, #520]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	2b08      	cmp	r3, #8
 8007fda:	d007      	beq.n	8007fec <HAL_RCC_OscConfig+0x308>
 8007fdc:	69bb      	ldr	r3, [r7, #24]
 8007fde:	2b18      	cmp	r3, #24
 8007fe0:	d13a      	bne.n	8008058 <HAL_RCC_OscConfig+0x374>
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	f003 0303 	and.w	r3, r3, #3
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d135      	bne.n	8008058 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fec:	4b7b      	ldr	r3, [pc, #492]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d005      	beq.n	8008004 <HAL_RCC_OscConfig+0x320>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	69db      	ldr	r3, [r3, #28]
 8007ffc:	2b80      	cmp	r3, #128	@ 0x80
 8007ffe:	d001      	beq.n	8008004 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	e2c1      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008004:	f7fb fa26 	bl	8003454 <HAL_GetREVID>
 8008008:	4603      	mov	r3, r0
 800800a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800800e:	4293      	cmp	r3, r2
 8008010:	d817      	bhi.n	8008042 <HAL_RCC_OscConfig+0x35e>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	2b20      	cmp	r3, #32
 8008018:	d108      	bne.n	800802c <HAL_RCC_OscConfig+0x348>
 800801a:	4b70      	ldr	r3, [pc, #448]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008022:	4a6e      	ldr	r2, [pc, #440]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008024:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008028:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800802a:	e075      	b.n	8008118 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800802c:	4b6b      	ldr	r3, [pc, #428]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a1b      	ldr	r3, [r3, #32]
 8008038:	069b      	lsls	r3, r3, #26
 800803a:	4968      	ldr	r1, [pc, #416]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 800803c:	4313      	orrs	r3, r2
 800803e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008040:	e06a      	b.n	8008118 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008042:	4b66      	ldr	r3, [pc, #408]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008044:	68db      	ldr	r3, [r3, #12]
 8008046:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a1b      	ldr	r3, [r3, #32]
 800804e:	061b      	lsls	r3, r3, #24
 8008050:	4962      	ldr	r1, [pc, #392]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008052:	4313      	orrs	r3, r2
 8008054:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008056:	e05f      	b.n	8008118 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	69db      	ldr	r3, [r3, #28]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d042      	beq.n	80080e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008060:	4b5e      	ldr	r3, [pc, #376]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a5d      	ldr	r2, [pc, #372]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800806a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800806c:	f7fb f9c2 	bl	80033f4 <HAL_GetTick>
 8008070:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008072:	e008      	b.n	8008086 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008074:	f7fb f9be 	bl	80033f4 <HAL_GetTick>
 8008078:	4602      	mov	r2, r0
 800807a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	2b02      	cmp	r3, #2
 8008080:	d901      	bls.n	8008086 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	e280      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008086:	4b55      	ldr	r3, [pc, #340]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800808e:	2b00      	cmp	r3, #0
 8008090:	d0f0      	beq.n	8008074 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008092:	f7fb f9df 	bl	8003454 <HAL_GetREVID>
 8008096:	4603      	mov	r3, r0
 8008098:	f241 0203 	movw	r2, #4099	@ 0x1003
 800809c:	4293      	cmp	r3, r2
 800809e:	d817      	bhi.n	80080d0 <HAL_RCC_OscConfig+0x3ec>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a1b      	ldr	r3, [r3, #32]
 80080a4:	2b20      	cmp	r3, #32
 80080a6:	d108      	bne.n	80080ba <HAL_RCC_OscConfig+0x3d6>
 80080a8:	4b4c      	ldr	r3, [pc, #304]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80080b0:	4a4a      	ldr	r2, [pc, #296]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080b6:	6053      	str	r3, [r2, #4]
 80080b8:	e02e      	b.n	8008118 <HAL_RCC_OscConfig+0x434>
 80080ba:	4b48      	ldr	r3, [pc, #288]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a1b      	ldr	r3, [r3, #32]
 80080c6:	069b      	lsls	r3, r3, #26
 80080c8:	4944      	ldr	r1, [pc, #272]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080ca:	4313      	orrs	r3, r2
 80080cc:	604b      	str	r3, [r1, #4]
 80080ce:	e023      	b.n	8008118 <HAL_RCC_OscConfig+0x434>
 80080d0:	4b42      	ldr	r3, [pc, #264]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a1b      	ldr	r3, [r3, #32]
 80080dc:	061b      	lsls	r3, r3, #24
 80080de:	493f      	ldr	r1, [pc, #252]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60cb      	str	r3, [r1, #12]
 80080e4:	e018      	b.n	8008118 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80080e6:	4b3d      	ldr	r3, [pc, #244]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a3c      	ldr	r2, [pc, #240]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80080ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080f2:	f7fb f97f 	bl	80033f4 <HAL_GetTick>
 80080f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80080f8:	e008      	b.n	800810c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80080fa:	f7fb f97b 	bl	80033f4 <HAL_GetTick>
 80080fe:	4602      	mov	r2, r0
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	2b02      	cmp	r3, #2
 8008106:	d901      	bls.n	800810c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008108:	2303      	movs	r3, #3
 800810a:	e23d      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800810c:	4b33      	ldr	r3, [pc, #204]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1f0      	bne.n	80080fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b00      	cmp	r3, #0
 8008122:	d036      	beq.n	8008192 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	695b      	ldr	r3, [r3, #20]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d019      	beq.n	8008160 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800812c:	4b2b      	ldr	r3, [pc, #172]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 800812e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008130:	4a2a      	ldr	r2, [pc, #168]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008132:	f043 0301 	orr.w	r3, r3, #1
 8008136:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008138:	f7fb f95c 	bl	80033f4 <HAL_GetTick>
 800813c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800813e:	e008      	b.n	8008152 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008140:	f7fb f958 	bl	80033f4 <HAL_GetTick>
 8008144:	4602      	mov	r2, r0
 8008146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	2b02      	cmp	r3, #2
 800814c:	d901      	bls.n	8008152 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e21a      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008152:	4b22      	ldr	r3, [pc, #136]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0f0      	beq.n	8008140 <HAL_RCC_OscConfig+0x45c>
 800815e:	e018      	b.n	8008192 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008160:	4b1e      	ldr	r3, [pc, #120]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008164:	4a1d      	ldr	r2, [pc, #116]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008166:	f023 0301 	bic.w	r3, r3, #1
 800816a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800816c:	f7fb f942 	bl	80033f4 <HAL_GetTick>
 8008170:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008172:	e008      	b.n	8008186 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008174:	f7fb f93e 	bl	80033f4 <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	2b02      	cmp	r3, #2
 8008180:	d901      	bls.n	8008186 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e200      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008186:	4b15      	ldr	r3, [pc, #84]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 8008188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800818a:	f003 0302 	and.w	r3, r3, #2
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1f0      	bne.n	8008174 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 0320 	and.w	r3, r3, #32
 800819a:	2b00      	cmp	r3, #0
 800819c:	d039      	beq.n	8008212 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d01c      	beq.n	80081e0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80081a6:	4b0d      	ldr	r3, [pc, #52]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a0c      	ldr	r2, [pc, #48]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80081ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80081b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80081b2:	f7fb f91f 	bl	80033f4 <HAL_GetTick>
 80081b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80081b8:	e008      	b.n	80081cc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081ba:	f7fb f91b 	bl	80033f4 <HAL_GetTick>
 80081be:	4602      	mov	r2, r0
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d901      	bls.n	80081cc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e1dd      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80081cc:	4b03      	ldr	r3, [pc, #12]	@ (80081dc <HAL_RCC_OscConfig+0x4f8>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d0f0      	beq.n	80081ba <HAL_RCC_OscConfig+0x4d6>
 80081d8:	e01b      	b.n	8008212 <HAL_RCC_OscConfig+0x52e>
 80081da:	bf00      	nop
 80081dc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80081e0:	4b9b      	ldr	r3, [pc, #620]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a9a      	ldr	r2, [pc, #616]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80081e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80081ec:	f7fb f902 	bl	80033f4 <HAL_GetTick>
 80081f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80081f2:	e008      	b.n	8008206 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081f4:	f7fb f8fe 	bl	80033f4 <HAL_GetTick>
 80081f8:	4602      	mov	r2, r0
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	1ad3      	subs	r3, r2, r3
 80081fe:	2b02      	cmp	r3, #2
 8008200:	d901      	bls.n	8008206 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008202:	2303      	movs	r3, #3
 8008204:	e1c0      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008206:	4b92      	ldr	r3, [pc, #584]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1f0      	bne.n	80081f4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0304 	and.w	r3, r3, #4
 800821a:	2b00      	cmp	r3, #0
 800821c:	f000 8081 	beq.w	8008322 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008220:	4b8c      	ldr	r3, [pc, #560]	@ (8008454 <HAL_RCC_OscConfig+0x770>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a8b      	ldr	r2, [pc, #556]	@ (8008454 <HAL_RCC_OscConfig+0x770>)
 8008226:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800822a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800822c:	f7fb f8e2 	bl	80033f4 <HAL_GetTick>
 8008230:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008232:	e008      	b.n	8008246 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008234:	f7fb f8de 	bl	80033f4 <HAL_GetTick>
 8008238:	4602      	mov	r2, r0
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	2b64      	cmp	r3, #100	@ 0x64
 8008240:	d901      	bls.n	8008246 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008242:	2303      	movs	r3, #3
 8008244:	e1a0      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008246:	4b83      	ldr	r3, [pc, #524]	@ (8008454 <HAL_RCC_OscConfig+0x770>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800824e:	2b00      	cmp	r3, #0
 8008250:	d0f0      	beq.n	8008234 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	2b01      	cmp	r3, #1
 8008258:	d106      	bne.n	8008268 <HAL_RCC_OscConfig+0x584>
 800825a:	4b7d      	ldr	r3, [pc, #500]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800825c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800825e:	4a7c      	ldr	r2, [pc, #496]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008260:	f043 0301 	orr.w	r3, r3, #1
 8008264:	6713      	str	r3, [r2, #112]	@ 0x70
 8008266:	e02d      	b.n	80082c4 <HAL_RCC_OscConfig+0x5e0>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d10c      	bne.n	800828a <HAL_RCC_OscConfig+0x5a6>
 8008270:	4b77      	ldr	r3, [pc, #476]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008274:	4a76      	ldr	r2, [pc, #472]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008276:	f023 0301 	bic.w	r3, r3, #1
 800827a:	6713      	str	r3, [r2, #112]	@ 0x70
 800827c:	4b74      	ldr	r3, [pc, #464]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800827e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008280:	4a73      	ldr	r2, [pc, #460]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008282:	f023 0304 	bic.w	r3, r3, #4
 8008286:	6713      	str	r3, [r2, #112]	@ 0x70
 8008288:	e01c      	b.n	80082c4 <HAL_RCC_OscConfig+0x5e0>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	2b05      	cmp	r3, #5
 8008290:	d10c      	bne.n	80082ac <HAL_RCC_OscConfig+0x5c8>
 8008292:	4b6f      	ldr	r3, [pc, #444]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008296:	4a6e      	ldr	r2, [pc, #440]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008298:	f043 0304 	orr.w	r3, r3, #4
 800829c:	6713      	str	r3, [r2, #112]	@ 0x70
 800829e:	4b6c      	ldr	r3, [pc, #432]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082a2:	4a6b      	ldr	r2, [pc, #428]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082a4:	f043 0301 	orr.w	r3, r3, #1
 80082a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80082aa:	e00b      	b.n	80082c4 <HAL_RCC_OscConfig+0x5e0>
 80082ac:	4b68      	ldr	r3, [pc, #416]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b0:	4a67      	ldr	r2, [pc, #412]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082b2:	f023 0301 	bic.w	r3, r3, #1
 80082b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80082b8:	4b65      	ldr	r3, [pc, #404]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082bc:	4a64      	ldr	r2, [pc, #400]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082be:	f023 0304 	bic.w	r3, r3, #4
 80082c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d015      	beq.n	80082f8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082cc:	f7fb f892 	bl	80033f4 <HAL_GetTick>
 80082d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082d2:	e00a      	b.n	80082ea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082d4:	f7fb f88e 	bl	80033f4 <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d901      	bls.n	80082ea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e14e      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082ea:	4b59      	ldr	r3, [pc, #356]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80082ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ee:	f003 0302 	and.w	r3, r3, #2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d0ee      	beq.n	80082d4 <HAL_RCC_OscConfig+0x5f0>
 80082f6:	e014      	b.n	8008322 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082f8:	f7fb f87c 	bl	80033f4 <HAL_GetTick>
 80082fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80082fe:	e00a      	b.n	8008316 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008300:	f7fb f878 	bl	80033f4 <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800830e:	4293      	cmp	r3, r2
 8008310:	d901      	bls.n	8008316 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e138      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008316:	4b4e      	ldr	r3, [pc, #312]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800831a:	f003 0302 	and.w	r3, r3, #2
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1ee      	bne.n	8008300 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008326:	2b00      	cmp	r3, #0
 8008328:	f000 812d 	beq.w	8008586 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800832c:	4b48      	ldr	r3, [pc, #288]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008334:	2b18      	cmp	r3, #24
 8008336:	f000 80bd 	beq.w	80084b4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800833e:	2b02      	cmp	r3, #2
 8008340:	f040 809e 	bne.w	8008480 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008344:	4b42      	ldr	r3, [pc, #264]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a41      	ldr	r2, [pc, #260]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800834a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800834e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008350:	f7fb f850 	bl	80033f4 <HAL_GetTick>
 8008354:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008356:	e008      	b.n	800836a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008358:	f7fb f84c 	bl	80033f4 <HAL_GetTick>
 800835c:	4602      	mov	r2, r0
 800835e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008360:	1ad3      	subs	r3, r2, r3
 8008362:	2b02      	cmp	r3, #2
 8008364:	d901      	bls.n	800836a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008366:	2303      	movs	r3, #3
 8008368:	e10e      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800836a:	4b39      	ldr	r3, [pc, #228]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008372:	2b00      	cmp	r3, #0
 8008374:	d1f0      	bne.n	8008358 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008376:	4b36      	ldr	r3, [pc, #216]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008378:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800837a:	4b37      	ldr	r3, [pc, #220]	@ (8008458 <HAL_RCC_OscConfig+0x774>)
 800837c:	4013      	ands	r3, r2
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008386:	0112      	lsls	r2, r2, #4
 8008388:	430a      	orrs	r2, r1
 800838a:	4931      	ldr	r1, [pc, #196]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800838c:	4313      	orrs	r3, r2
 800838e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008394:	3b01      	subs	r3, #1
 8008396:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800839e:	3b01      	subs	r3, #1
 80083a0:	025b      	lsls	r3, r3, #9
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	431a      	orrs	r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083aa:	3b01      	subs	r3, #1
 80083ac:	041b      	lsls	r3, r3, #16
 80083ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80083b2:	431a      	orrs	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b8:	3b01      	subs	r3, #1
 80083ba:	061b      	lsls	r3, r3, #24
 80083bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80083c0:	4923      	ldr	r1, [pc, #140]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083c2:	4313      	orrs	r3, r2
 80083c4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80083c6:	4b22      	ldr	r3, [pc, #136]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ca:	4a21      	ldr	r2, [pc, #132]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083cc:	f023 0301 	bic.w	r3, r3, #1
 80083d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80083d2:	4b1f      	ldr	r3, [pc, #124]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083d6:	4b21      	ldr	r3, [pc, #132]	@ (800845c <HAL_RCC_OscConfig+0x778>)
 80083d8:	4013      	ands	r3, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80083de:	00d2      	lsls	r2, r2, #3
 80083e0:	491b      	ldr	r1, [pc, #108]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083e2:	4313      	orrs	r3, r2
 80083e4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80083e6:	4b1a      	ldr	r3, [pc, #104]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ea:	f023 020c 	bic.w	r2, r3, #12
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f2:	4917      	ldr	r1, [pc, #92]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80083f8:	4b15      	ldr	r3, [pc, #84]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 80083fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fc:	f023 0202 	bic.w	r2, r3, #2
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008404:	4912      	ldr	r1, [pc, #72]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008406:	4313      	orrs	r3, r2
 8008408:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800840a:	4b11      	ldr	r3, [pc, #68]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800840c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800840e:	4a10      	ldr	r2, [pc, #64]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008414:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008416:	4b0e      	ldr	r3, [pc, #56]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800841a:	4a0d      	ldr	r2, [pc, #52]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800841c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008420:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008422:	4b0b      	ldr	r3, [pc, #44]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008426:	4a0a      	ldr	r2, [pc, #40]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008428:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800842c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800842e:	4b08      	ldr	r3, [pc, #32]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008432:	4a07      	ldr	r2, [pc, #28]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008434:	f043 0301 	orr.w	r3, r3, #1
 8008438:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800843a:	4b05      	ldr	r3, [pc, #20]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a04      	ldr	r2, [pc, #16]	@ (8008450 <HAL_RCC_OscConfig+0x76c>)
 8008440:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008444:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008446:	f7fa ffd5 	bl	80033f4 <HAL_GetTick>
 800844a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800844c:	e011      	b.n	8008472 <HAL_RCC_OscConfig+0x78e>
 800844e:	bf00      	nop
 8008450:	58024400 	.word	0x58024400
 8008454:	58024800 	.word	0x58024800
 8008458:	fffffc0c 	.word	0xfffffc0c
 800845c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008460:	f7fa ffc8 	bl	80033f4 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	2b02      	cmp	r3, #2
 800846c:	d901      	bls.n	8008472 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e08a      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008472:	4b47      	ldr	r3, [pc, #284]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d0f0      	beq.n	8008460 <HAL_RCC_OscConfig+0x77c>
 800847e:	e082      	b.n	8008586 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008480:	4b43      	ldr	r3, [pc, #268]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a42      	ldr	r2, [pc, #264]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008486:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800848a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800848c:	f7fa ffb2 	bl	80033f4 <HAL_GetTick>
 8008490:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008492:	e008      	b.n	80084a6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008494:	f7fa ffae 	bl	80033f4 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d901      	bls.n	80084a6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e070      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084a6:	4b3a      	ldr	r3, [pc, #232]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1f0      	bne.n	8008494 <HAL_RCC_OscConfig+0x7b0>
 80084b2:	e068      	b.n	8008586 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80084b4:	4b36      	ldr	r3, [pc, #216]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 80084b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80084ba:	4b35      	ldr	r3, [pc, #212]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 80084bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084be:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d031      	beq.n	800852c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	f003 0203 	and.w	r2, r3, #3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d12a      	bne.n	800852c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	091b      	lsrs	r3, r3, #4
 80084da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d122      	bne.n	800852c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d11a      	bne.n	800852c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	0a5b      	lsrs	r3, r3, #9
 80084fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008502:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008504:	429a      	cmp	r2, r3
 8008506:	d111      	bne.n	800852c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	0c1b      	lsrs	r3, r3, #16
 800850c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008514:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008516:	429a      	cmp	r2, r3
 8008518:	d108      	bne.n	800852c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	0e1b      	lsrs	r3, r3, #24
 800851e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008526:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008528:	429a      	cmp	r2, r3
 800852a:	d001      	beq.n	8008530 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e02b      	b.n	8008588 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008530:	4b17      	ldr	r3, [pc, #92]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008534:	08db      	lsrs	r3, r3, #3
 8008536:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800853a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	429a      	cmp	r2, r3
 8008544:	d01f      	beq.n	8008586 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008546:	4b12      	ldr	r3, [pc, #72]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854a:	4a11      	ldr	r2, [pc, #68]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 800854c:	f023 0301 	bic.w	r3, r3, #1
 8008550:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008552:	f7fa ff4f 	bl	80033f4 <HAL_GetTick>
 8008556:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008558:	bf00      	nop
 800855a:	f7fa ff4b 	bl	80033f4 <HAL_GetTick>
 800855e:	4602      	mov	r2, r0
 8008560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008562:	4293      	cmp	r3, r2
 8008564:	d0f9      	beq.n	800855a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008566:	4b0a      	ldr	r3, [pc, #40]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008568:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800856a:	4b0a      	ldr	r3, [pc, #40]	@ (8008594 <HAL_RCC_OscConfig+0x8b0>)
 800856c:	4013      	ands	r3, r2
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008572:	00d2      	lsls	r2, r2, #3
 8008574:	4906      	ldr	r1, [pc, #24]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008576:	4313      	orrs	r3, r2
 8008578:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800857a:	4b05      	ldr	r3, [pc, #20]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 800857c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857e:	4a04      	ldr	r2, [pc, #16]	@ (8008590 <HAL_RCC_OscConfig+0x8ac>)
 8008580:	f043 0301 	orr.w	r3, r3, #1
 8008584:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	3730      	adds	r7, #48	@ 0x30
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}
 8008590:	58024400 	.word	0x58024400
 8008594:	ffff0007 	.word	0xffff0007

08008598 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b086      	sub	sp, #24
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d101      	bne.n	80085ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085a8:	2301      	movs	r3, #1
 80085aa:	e19c      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80085ac:	4b8a      	ldr	r3, [pc, #552]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 030f 	and.w	r3, r3, #15
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d910      	bls.n	80085dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085ba:	4b87      	ldr	r3, [pc, #540]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f023 020f 	bic.w	r2, r3, #15
 80085c2:	4985      	ldr	r1, [pc, #532]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ca:	4b83      	ldr	r3, [pc, #524]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 030f 	and.w	r3, r3, #15
 80085d2:	683a      	ldr	r2, [r7, #0]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d001      	beq.n	80085dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	e184      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 0304 	and.w	r3, r3, #4
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d010      	beq.n	800860a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	691a      	ldr	r2, [r3, #16]
 80085ec:	4b7b      	ldr	r3, [pc, #492]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80085ee:	699b      	ldr	r3, [r3, #24]
 80085f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d908      	bls.n	800860a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80085f8:	4b78      	ldr	r3, [pc, #480]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80085fa:	699b      	ldr	r3, [r3, #24]
 80085fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	691b      	ldr	r3, [r3, #16]
 8008604:	4975      	ldr	r1, [pc, #468]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008606:	4313      	orrs	r3, r2
 8008608:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0308 	and.w	r3, r3, #8
 8008612:	2b00      	cmp	r3, #0
 8008614:	d010      	beq.n	8008638 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	695a      	ldr	r2, [r3, #20]
 800861a:	4b70      	ldr	r3, [pc, #448]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800861c:	69db      	ldr	r3, [r3, #28]
 800861e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008622:	429a      	cmp	r2, r3
 8008624:	d908      	bls.n	8008638 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008626:	4b6d      	ldr	r3, [pc, #436]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008628:	69db      	ldr	r3, [r3, #28]
 800862a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	496a      	ldr	r1, [pc, #424]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008634:	4313      	orrs	r3, r2
 8008636:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 0310 	and.w	r3, r3, #16
 8008640:	2b00      	cmp	r3, #0
 8008642:	d010      	beq.n	8008666 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	699a      	ldr	r2, [r3, #24]
 8008648:	4b64      	ldr	r3, [pc, #400]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800864a:	69db      	ldr	r3, [r3, #28]
 800864c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008650:	429a      	cmp	r2, r3
 8008652:	d908      	bls.n	8008666 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008654:	4b61      	ldr	r3, [pc, #388]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008656:	69db      	ldr	r3, [r3, #28]
 8008658:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	495e      	ldr	r1, [pc, #376]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008662:	4313      	orrs	r3, r2
 8008664:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 0320 	and.w	r3, r3, #32
 800866e:	2b00      	cmp	r3, #0
 8008670:	d010      	beq.n	8008694 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	69da      	ldr	r2, [r3, #28]
 8008676:	4b59      	ldr	r3, [pc, #356]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008678:	6a1b      	ldr	r3, [r3, #32]
 800867a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800867e:	429a      	cmp	r2, r3
 8008680:	d908      	bls.n	8008694 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008682:	4b56      	ldr	r3, [pc, #344]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	69db      	ldr	r3, [r3, #28]
 800868e:	4953      	ldr	r1, [pc, #332]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008690:	4313      	orrs	r3, r2
 8008692:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f003 0302 	and.w	r3, r3, #2
 800869c:	2b00      	cmp	r3, #0
 800869e:	d010      	beq.n	80086c2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	68da      	ldr	r2, [r3, #12]
 80086a4:	4b4d      	ldr	r3, [pc, #308]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80086a6:	699b      	ldr	r3, [r3, #24]
 80086a8:	f003 030f 	and.w	r3, r3, #15
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d908      	bls.n	80086c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086b0:	4b4a      	ldr	r3, [pc, #296]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	f023 020f 	bic.w	r2, r3, #15
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	4947      	ldr	r1, [pc, #284]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80086be:	4313      	orrs	r3, r2
 80086c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f003 0301 	and.w	r3, r3, #1
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d055      	beq.n	800877a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80086ce:	4b43      	ldr	r3, [pc, #268]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	4940      	ldr	r1, [pc, #256]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80086dc:	4313      	orrs	r3, r2
 80086de:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d107      	bne.n	80086f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80086e8:	4b3c      	ldr	r3, [pc, #240]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d121      	bne.n	8008738 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e0f6      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	2b03      	cmp	r3, #3
 80086fe:	d107      	bne.n	8008710 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008700:	4b36      	ldr	r3, [pc, #216]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d115      	bne.n	8008738 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e0ea      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d107      	bne.n	8008728 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008718:	4b30      	ldr	r3, [pc, #192]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008720:	2b00      	cmp	r3, #0
 8008722:	d109      	bne.n	8008738 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	e0de      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008728:	4b2c      	ldr	r3, [pc, #176]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0304 	and.w	r3, r3, #4
 8008730:	2b00      	cmp	r3, #0
 8008732:	d101      	bne.n	8008738 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e0d6      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008738:	4b28      	ldr	r3, [pc, #160]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800873a:	691b      	ldr	r3, [r3, #16]
 800873c:	f023 0207 	bic.w	r2, r3, #7
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	4925      	ldr	r1, [pc, #148]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008746:	4313      	orrs	r3, r2
 8008748:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800874a:	f7fa fe53 	bl	80033f4 <HAL_GetTick>
 800874e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008750:	e00a      	b.n	8008768 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008752:	f7fa fe4f 	bl	80033f4 <HAL_GetTick>
 8008756:	4602      	mov	r2, r0
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008760:	4293      	cmp	r3, r2
 8008762:	d901      	bls.n	8008768 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008764:	2303      	movs	r3, #3
 8008766:	e0be      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008768:	4b1c      	ldr	r3, [pc, #112]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800876a:	691b      	ldr	r3, [r3, #16]
 800876c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	00db      	lsls	r3, r3, #3
 8008776:	429a      	cmp	r2, r3
 8008778:	d1eb      	bne.n	8008752 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f003 0302 	and.w	r3, r3, #2
 8008782:	2b00      	cmp	r3, #0
 8008784:	d010      	beq.n	80087a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	4b14      	ldr	r3, [pc, #80]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 800878c:	699b      	ldr	r3, [r3, #24]
 800878e:	f003 030f 	and.w	r3, r3, #15
 8008792:	429a      	cmp	r2, r3
 8008794:	d208      	bcs.n	80087a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008796:	4b11      	ldr	r3, [pc, #68]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	f023 020f 	bic.w	r2, r3, #15
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	490e      	ldr	r1, [pc, #56]	@ (80087dc <HAL_RCC_ClockConfig+0x244>)
 80087a4:	4313      	orrs	r3, r2
 80087a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80087a8:	4b0b      	ldr	r3, [pc, #44]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f003 030f 	and.w	r3, r3, #15
 80087b0:	683a      	ldr	r2, [r7, #0]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d214      	bcs.n	80087e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087b6:	4b08      	ldr	r3, [pc, #32]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f023 020f 	bic.w	r2, r3, #15
 80087be:	4906      	ldr	r1, [pc, #24]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087c6:	4b04      	ldr	r3, [pc, #16]	@ (80087d8 <HAL_RCC_ClockConfig+0x240>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 030f 	and.w	r3, r3, #15
 80087ce:	683a      	ldr	r2, [r7, #0]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d005      	beq.n	80087e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e086      	b.n	80088e6 <HAL_RCC_ClockConfig+0x34e>
 80087d8:	52002000 	.word	0x52002000
 80087dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 0304 	and.w	r3, r3, #4
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d010      	beq.n	800880e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	691a      	ldr	r2, [r3, #16]
 80087f0:	4b3f      	ldr	r3, [pc, #252]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 80087f2:	699b      	ldr	r3, [r3, #24]
 80087f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d208      	bcs.n	800880e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80087fc:	4b3c      	ldr	r3, [pc, #240]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	691b      	ldr	r3, [r3, #16]
 8008808:	4939      	ldr	r1, [pc, #228]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 800880a:	4313      	orrs	r3, r2
 800880c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 0308 	and.w	r3, r3, #8
 8008816:	2b00      	cmp	r3, #0
 8008818:	d010      	beq.n	800883c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	695a      	ldr	r2, [r3, #20]
 800881e:	4b34      	ldr	r3, [pc, #208]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 8008820:	69db      	ldr	r3, [r3, #28]
 8008822:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008826:	429a      	cmp	r2, r3
 8008828:	d208      	bcs.n	800883c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800882a:	4b31      	ldr	r3, [pc, #196]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 800882c:	69db      	ldr	r3, [r3, #28]
 800882e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	492e      	ldr	r1, [pc, #184]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 8008838:	4313      	orrs	r3, r2
 800883a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f003 0310 	and.w	r3, r3, #16
 8008844:	2b00      	cmp	r3, #0
 8008846:	d010      	beq.n	800886a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	699a      	ldr	r2, [r3, #24]
 800884c:	4b28      	ldr	r3, [pc, #160]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 800884e:	69db      	ldr	r3, [r3, #28]
 8008850:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008854:	429a      	cmp	r2, r3
 8008856:	d208      	bcs.n	800886a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008858:	4b25      	ldr	r3, [pc, #148]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 800885a:	69db      	ldr	r3, [r3, #28]
 800885c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	4922      	ldr	r1, [pc, #136]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 8008866:	4313      	orrs	r3, r2
 8008868:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f003 0320 	and.w	r3, r3, #32
 8008872:	2b00      	cmp	r3, #0
 8008874:	d010      	beq.n	8008898 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	69da      	ldr	r2, [r3, #28]
 800887a:	4b1d      	ldr	r3, [pc, #116]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008882:	429a      	cmp	r2, r3
 8008884:	d208      	bcs.n	8008898 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008886:	4b1a      	ldr	r3, [pc, #104]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 8008888:	6a1b      	ldr	r3, [r3, #32]
 800888a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	69db      	ldr	r3, [r3, #28]
 8008892:	4917      	ldr	r1, [pc, #92]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 8008894:	4313      	orrs	r3, r2
 8008896:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008898:	f000 f834 	bl	8008904 <HAL_RCC_GetSysClockFreq>
 800889c:	4602      	mov	r2, r0
 800889e:	4b14      	ldr	r3, [pc, #80]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 80088a0:	699b      	ldr	r3, [r3, #24]
 80088a2:	0a1b      	lsrs	r3, r3, #8
 80088a4:	f003 030f 	and.w	r3, r3, #15
 80088a8:	4912      	ldr	r1, [pc, #72]	@ (80088f4 <HAL_RCC_ClockConfig+0x35c>)
 80088aa:	5ccb      	ldrb	r3, [r1, r3]
 80088ac:	f003 031f 	and.w	r3, r3, #31
 80088b0:	fa22 f303 	lsr.w	r3, r2, r3
 80088b4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80088b6:	4b0e      	ldr	r3, [pc, #56]	@ (80088f0 <HAL_RCC_ClockConfig+0x358>)
 80088b8:	699b      	ldr	r3, [r3, #24]
 80088ba:	f003 030f 	and.w	r3, r3, #15
 80088be:	4a0d      	ldr	r2, [pc, #52]	@ (80088f4 <HAL_RCC_ClockConfig+0x35c>)
 80088c0:	5cd3      	ldrb	r3, [r2, r3]
 80088c2:	f003 031f 	and.w	r3, r3, #31
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	fa22 f303 	lsr.w	r3, r2, r3
 80088cc:	4a0a      	ldr	r2, [pc, #40]	@ (80088f8 <HAL_RCC_ClockConfig+0x360>)
 80088ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80088d0:	4a0a      	ldr	r2, [pc, #40]	@ (80088fc <HAL_RCC_ClockConfig+0x364>)
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80088d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008900 <HAL_RCC_ClockConfig+0x368>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4618      	mov	r0, r3
 80088dc:	f7f9 fd7e 	bl	80023dc <HAL_InitTick>
 80088e0:	4603      	mov	r3, r0
 80088e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80088e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3718      	adds	r7, #24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	58024400 	.word	0x58024400
 80088f4:	08023428 	.word	0x08023428
 80088f8:	24000008 	.word	0x24000008
 80088fc:	24000004 	.word	0x24000004
 8008900:	2400000c 	.word	0x2400000c

08008904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008904:	b480      	push	{r7}
 8008906:	b089      	sub	sp, #36	@ 0x24
 8008908:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800890a:	4bb3      	ldr	r3, [pc, #716]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008912:	2b18      	cmp	r3, #24
 8008914:	f200 8155 	bhi.w	8008bc2 <HAL_RCC_GetSysClockFreq+0x2be>
 8008918:	a201      	add	r2, pc, #4	@ (adr r2, 8008920 <HAL_RCC_GetSysClockFreq+0x1c>)
 800891a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800891e:	bf00      	nop
 8008920:	08008985 	.word	0x08008985
 8008924:	08008bc3 	.word	0x08008bc3
 8008928:	08008bc3 	.word	0x08008bc3
 800892c:	08008bc3 	.word	0x08008bc3
 8008930:	08008bc3 	.word	0x08008bc3
 8008934:	08008bc3 	.word	0x08008bc3
 8008938:	08008bc3 	.word	0x08008bc3
 800893c:	08008bc3 	.word	0x08008bc3
 8008940:	080089ab 	.word	0x080089ab
 8008944:	08008bc3 	.word	0x08008bc3
 8008948:	08008bc3 	.word	0x08008bc3
 800894c:	08008bc3 	.word	0x08008bc3
 8008950:	08008bc3 	.word	0x08008bc3
 8008954:	08008bc3 	.word	0x08008bc3
 8008958:	08008bc3 	.word	0x08008bc3
 800895c:	08008bc3 	.word	0x08008bc3
 8008960:	080089b1 	.word	0x080089b1
 8008964:	08008bc3 	.word	0x08008bc3
 8008968:	08008bc3 	.word	0x08008bc3
 800896c:	08008bc3 	.word	0x08008bc3
 8008970:	08008bc3 	.word	0x08008bc3
 8008974:	08008bc3 	.word	0x08008bc3
 8008978:	08008bc3 	.word	0x08008bc3
 800897c:	08008bc3 	.word	0x08008bc3
 8008980:	080089b7 	.word	0x080089b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008984:	4b94      	ldr	r3, [pc, #592]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 0320 	and.w	r3, r3, #32
 800898c:	2b00      	cmp	r3, #0
 800898e:	d009      	beq.n	80089a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008990:	4b91      	ldr	r3, [pc, #580]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	08db      	lsrs	r3, r3, #3
 8008996:	f003 0303 	and.w	r3, r3, #3
 800899a:	4a90      	ldr	r2, [pc, #576]	@ (8008bdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800899c:	fa22 f303 	lsr.w	r3, r2, r3
 80089a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80089a2:	e111      	b.n	8008bc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80089a4:	4b8d      	ldr	r3, [pc, #564]	@ (8008bdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089a6:	61bb      	str	r3, [r7, #24]
      break;
 80089a8:	e10e      	b.n	8008bc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80089aa:	4b8d      	ldr	r3, [pc, #564]	@ (8008be0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80089ac:	61bb      	str	r3, [r7, #24]
      break;
 80089ae:	e10b      	b.n	8008bc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80089b0:	4b8c      	ldr	r3, [pc, #560]	@ (8008be4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80089b2:	61bb      	str	r3, [r7, #24]
      break;
 80089b4:	e108      	b.n	8008bc8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089b6:	4b88      	ldr	r3, [pc, #544]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ba:	f003 0303 	and.w	r3, r3, #3
 80089be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80089c0:	4b85      	ldr	r3, [pc, #532]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c4:	091b      	lsrs	r3, r3, #4
 80089c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80089cc:	4b82      	ldr	r3, [pc, #520]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d0:	f003 0301 	and.w	r3, r3, #1
 80089d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80089d6:	4b80      	ldr	r3, [pc, #512]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089da:	08db      	lsrs	r3, r3, #3
 80089dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	fb02 f303 	mul.w	r3, r2, r3
 80089e6:	ee07 3a90 	vmov	s15, r3
 80089ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f000 80e1 	beq.w	8008bbc <HAL_RCC_GetSysClockFreq+0x2b8>
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2b02      	cmp	r3, #2
 80089fe:	f000 8083 	beq.w	8008b08 <HAL_RCC_GetSysClockFreq+0x204>
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	f200 80a1 	bhi.w	8008b4c <HAL_RCC_GetSysClockFreq+0x248>
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d003      	beq.n	8008a18 <HAL_RCC_GetSysClockFreq+0x114>
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d056      	beq.n	8008ac4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008a16:	e099      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a18:	4b6f      	ldr	r3, [pc, #444]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 0320 	and.w	r3, r3, #32
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d02d      	beq.n	8008a80 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a24:	4b6c      	ldr	r3, [pc, #432]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	08db      	lsrs	r3, r3, #3
 8008a2a:	f003 0303 	and.w	r3, r3, #3
 8008a2e:	4a6b      	ldr	r2, [pc, #428]	@ (8008bdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008a30:	fa22 f303 	lsr.w	r3, r2, r3
 8008a34:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	ee07 3a90 	vmov	s15, r3
 8008a3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	ee07 3a90 	vmov	s15, r3
 8008a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a4e:	4b62      	ldr	r3, [pc, #392]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a56:	ee07 3a90 	vmov	s15, r3
 8008a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a62:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008be8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a7a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008a7e:	e087      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	ee07 3a90 	vmov	s15, r3
 8008a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008bec <HAL_RCC_GetSysClockFreq+0x2e8>
 8008a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a92:	4b51      	ldr	r3, [pc, #324]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aa2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aa6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008be8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008abe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008ac2:	e065      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ace:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008bf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ad6:	4b40      	ldr	r3, [pc, #256]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ae6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008be8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b06:	e043      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	ee07 3a90 	vmov	s15, r3
 8008b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b12:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008bf4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b22:	ee07 3a90 	vmov	s15, r3
 8008b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b2e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008be8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b4a:	e021      	b.n	8008b90 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	ee07 3a90 	vmov	s15, r3
 8008b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b56:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008bf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b66:	ee07 3a90 	vmov	s15, r3
 8008b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b72:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008be8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b8e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008b90:	4b11      	ldr	r3, [pc, #68]	@ (8008bd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b94:	0a5b      	lsrs	r3, r3, #9
 8008b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	ee07 3a90 	vmov	s15, r3
 8008ba4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008ba8:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bb4:	ee17 3a90 	vmov	r3, s15
 8008bb8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008bba:	e005      	b.n	8008bc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	61bb      	str	r3, [r7, #24]
      break;
 8008bc0:	e002      	b.n	8008bc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008bc2:	4b07      	ldr	r3, [pc, #28]	@ (8008be0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008bc4:	61bb      	str	r3, [r7, #24]
      break;
 8008bc6:	bf00      	nop
  }

  return sysclockfreq;
 8008bc8:	69bb      	ldr	r3, [r7, #24]
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3724      	adds	r7, #36	@ 0x24
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr
 8008bd6:	bf00      	nop
 8008bd8:	58024400 	.word	0x58024400
 8008bdc:	03d09000 	.word	0x03d09000
 8008be0:	003d0900 	.word	0x003d0900
 8008be4:	007a1200 	.word	0x007a1200
 8008be8:	46000000 	.word	0x46000000
 8008bec:	4c742400 	.word	0x4c742400
 8008bf0:	4a742400 	.word	0x4a742400
 8008bf4:	4af42400 	.word	0x4af42400

08008bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008bfe:	f7ff fe81 	bl	8008904 <HAL_RCC_GetSysClockFreq>
 8008c02:	4602      	mov	r2, r0
 8008c04:	4b10      	ldr	r3, [pc, #64]	@ (8008c48 <HAL_RCC_GetHCLKFreq+0x50>)
 8008c06:	699b      	ldr	r3, [r3, #24]
 8008c08:	0a1b      	lsrs	r3, r3, #8
 8008c0a:	f003 030f 	and.w	r3, r3, #15
 8008c0e:	490f      	ldr	r1, [pc, #60]	@ (8008c4c <HAL_RCC_GetHCLKFreq+0x54>)
 8008c10:	5ccb      	ldrb	r3, [r1, r3]
 8008c12:	f003 031f 	and.w	r3, r3, #31
 8008c16:	fa22 f303 	lsr.w	r3, r2, r3
 8008c1a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c48 <HAL_RCC_GetHCLKFreq+0x50>)
 8008c1e:	699b      	ldr	r3, [r3, #24]
 8008c20:	f003 030f 	and.w	r3, r3, #15
 8008c24:	4a09      	ldr	r2, [pc, #36]	@ (8008c4c <HAL_RCC_GetHCLKFreq+0x54>)
 8008c26:	5cd3      	ldrb	r3, [r2, r3]
 8008c28:	f003 031f 	and.w	r3, r3, #31
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c32:	4a07      	ldr	r2, [pc, #28]	@ (8008c50 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c34:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008c36:	4a07      	ldr	r2, [pc, #28]	@ (8008c54 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008c3c:	4b04      	ldr	r3, [pc, #16]	@ (8008c50 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3708      	adds	r7, #8
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}
 8008c48:	58024400 	.word	0x58024400
 8008c4c:	08023428 	.word	0x08023428
 8008c50:	24000008 	.word	0x24000008
 8008c54:	24000004 	.word	0x24000004

08008c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008c5c:	f7ff ffcc 	bl	8008bf8 <HAL_RCC_GetHCLKFreq>
 8008c60:	4602      	mov	r2, r0
 8008c62:	4b06      	ldr	r3, [pc, #24]	@ (8008c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008c64:	69db      	ldr	r3, [r3, #28]
 8008c66:	091b      	lsrs	r3, r3, #4
 8008c68:	f003 0307 	and.w	r3, r3, #7
 8008c6c:	4904      	ldr	r1, [pc, #16]	@ (8008c80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008c6e:	5ccb      	ldrb	r3, [r1, r3]
 8008c70:	f003 031f 	and.w	r3, r3, #31
 8008c74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	58024400 	.word	0x58024400
 8008c80:	08023428 	.word	0x08023428

08008c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008c88:	f7ff ffb6 	bl	8008bf8 <HAL_RCC_GetHCLKFreq>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	4b06      	ldr	r3, [pc, #24]	@ (8008ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c90:	69db      	ldr	r3, [r3, #28]
 8008c92:	0a1b      	lsrs	r3, r3, #8
 8008c94:	f003 0307 	and.w	r3, r3, #7
 8008c98:	4904      	ldr	r1, [pc, #16]	@ (8008cac <HAL_RCC_GetPCLK2Freq+0x28>)
 8008c9a:	5ccb      	ldrb	r3, [r1, r3]
 8008c9c:	f003 031f 	and.w	r3, r3, #31
 8008ca0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	58024400 	.word	0x58024400
 8008cac:	08023428 	.word	0x08023428

08008cb0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	223f      	movs	r2, #63	@ 0x3f
 8008cbe:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	f003 0207 	and.w	r2, r3, #7
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8008ccc:	4b17      	ldr	r3, [pc, #92]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008cce:	699b      	ldr	r3, [r3, #24]
 8008cd0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8008cd8:	4b14      	ldr	r3, [pc, #80]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	f003 020f 	and.w	r2, r3, #15
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8008ce4:	4b11      	ldr	r3, [pc, #68]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008ce6:	699b      	ldr	r3, [r3, #24]
 8008ce8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8008cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008cf2:	69db      	ldr	r3, [r3, #28]
 8008cf4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8008cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008cfe:	69db      	ldr	r3, [r3, #28]
 8008d00:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8008d08:	4b08      	ldr	r3, [pc, #32]	@ (8008d2c <HAL_RCC_GetClockConfig+0x7c>)
 8008d0a:	6a1b      	ldr	r3, [r3, #32]
 8008d0c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d14:	4b06      	ldr	r3, [pc, #24]	@ (8008d30 <HAL_RCC_GetClockConfig+0x80>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 020f 	and.w	r2, r3, #15
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	601a      	str	r2, [r3, #0]
}
 8008d20:	bf00      	nop
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr
 8008d2c:	58024400 	.word	0x58024400
 8008d30:	52002000 	.word	0x52002000

08008d34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d38:	b0ca      	sub	sp, #296	@ 0x128
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008d40:	2300      	movs	r3, #0
 8008d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008d46:	2300      	movs	r3, #0
 8008d48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008d58:	2500      	movs	r5, #0
 8008d5a:	ea54 0305 	orrs.w	r3, r4, r5
 8008d5e:	d049      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d6a:	d02f      	beq.n	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008d6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d70:	d828      	bhi.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008d72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d76:	d01a      	beq.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008d78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d7c:	d822      	bhi.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d003      	beq.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008d82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d86:	d007      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008d88:	e01c      	b.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d8a:	4bb8      	ldr	r3, [pc, #736]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d8e:	4ab7      	ldr	r2, [pc, #732]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008d96:	e01a      	b.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d9c:	3308      	adds	r3, #8
 8008d9e:	2102      	movs	r1, #2
 8008da0:	4618      	mov	r0, r3
 8008da2:	f002 fb61 	bl	800b468 <RCCEx_PLL2_Config>
 8008da6:	4603      	mov	r3, r0
 8008da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008dac:	e00f      	b.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008db2:	3328      	adds	r3, #40	@ 0x28
 8008db4:	2102      	movs	r1, #2
 8008db6:	4618      	mov	r0, r3
 8008db8:	f002 fc08 	bl	800b5cc <RCCEx_PLL3_Config>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008dc2:	e004      	b.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008dca:	e000      	b.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10a      	bne.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008dd6:	4ba5      	ldr	r3, [pc, #660]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008de2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008de4:	4aa1      	ldr	r2, [pc, #644]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008de6:	430b      	orrs	r3, r1
 8008de8:	6513      	str	r3, [r2, #80]	@ 0x50
 8008dea:	e003      	b.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008df0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008e00:	f04f 0900 	mov.w	r9, #0
 8008e04:	ea58 0309 	orrs.w	r3, r8, r9
 8008e08:	d047      	beq.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e10:	2b04      	cmp	r3, #4
 8008e12:	d82a      	bhi.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008e14:	a201      	add	r2, pc, #4	@ (adr r2, 8008e1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1a:	bf00      	nop
 8008e1c:	08008e31 	.word	0x08008e31
 8008e20:	08008e3f 	.word	0x08008e3f
 8008e24:	08008e55 	.word	0x08008e55
 8008e28:	08008e73 	.word	0x08008e73
 8008e2c:	08008e73 	.word	0x08008e73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e30:	4b8e      	ldr	r3, [pc, #568]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e34:	4a8d      	ldr	r2, [pc, #564]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e3c:	e01a      	b.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e42:	3308      	adds	r3, #8
 8008e44:	2100      	movs	r1, #0
 8008e46:	4618      	mov	r0, r3
 8008e48:	f002 fb0e 	bl	800b468 <RCCEx_PLL2_Config>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e52:	e00f      	b.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e58:	3328      	adds	r3, #40	@ 0x28
 8008e5a:	2100      	movs	r1, #0
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f002 fbb5 	bl	800b5cc <RCCEx_PLL3_Config>
 8008e62:	4603      	mov	r3, r0
 8008e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e68:	e004      	b.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e70:	e000      	b.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008e72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10a      	bne.n	8008e92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008e7c:	4b7b      	ldr	r3, [pc, #492]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e80:	f023 0107 	bic.w	r1, r3, #7
 8008e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e8a:	4a78      	ldr	r2, [pc, #480]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e8c:	430b      	orrs	r3, r1
 8008e8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e90:	e003      	b.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008ea6:	f04f 0b00 	mov.w	fp, #0
 8008eaa:	ea5a 030b 	orrs.w	r3, sl, fp
 8008eae:	d04c      	beq.n	8008f4a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008eb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eba:	d030      	beq.n	8008f1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008ebc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ec0:	d829      	bhi.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008ec2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ec4:	d02d      	beq.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ec8:	d825      	bhi.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008eca:	2b80      	cmp	r3, #128	@ 0x80
 8008ecc:	d018      	beq.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008ece:	2b80      	cmp	r3, #128	@ 0x80
 8008ed0:	d821      	bhi.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d002      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008ed6:	2b40      	cmp	r3, #64	@ 0x40
 8008ed8:	d007      	beq.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008eda:	e01c      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008edc:	4b63      	ldr	r3, [pc, #396]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee0:	4a62      	ldr	r2, [pc, #392]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008ee8:	e01c      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eee:	3308      	adds	r3, #8
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f002 fab8 	bl	800b468 <RCCEx_PLL2_Config>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008efe:	e011      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f04:	3328      	adds	r3, #40	@ 0x28
 8008f06:	2100      	movs	r1, #0
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f002 fb5f 	bl	800b5cc <RCCEx_PLL3_Config>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008f14:	e006      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f1c:	e002      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008f1e:	bf00      	nop
 8008f20:	e000      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008f22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d10a      	bne.n	8008f42 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008f2c:	4b4f      	ldr	r3, [pc, #316]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f30:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f3c:	430b      	orrs	r3, r1
 8008f3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008f40:	e003      	b.n	8008f4a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f52:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008f56:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008f60:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008f64:	460b      	mov	r3, r1
 8008f66:	4313      	orrs	r3, r2
 8008f68:	d053      	beq.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008f72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f76:	d035      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008f78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f7c:	d82e      	bhi.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008f7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008f82:	d031      	beq.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008f84:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008f88:	d828      	bhi.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008f8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f8e:	d01a      	beq.n	8008fc6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008f90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f94:	d822      	bhi.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d003      	beq.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008f9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f9e:	d007      	beq.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008fa0:	e01c      	b.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fa2:	4b32      	ldr	r3, [pc, #200]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa6:	4a31      	ldr	r2, [pc, #196]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008fae:	e01c      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fb4:	3308      	adds	r3, #8
 8008fb6:	2100      	movs	r1, #0
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f002 fa55 	bl	800b468 <RCCEx_PLL2_Config>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008fc4:	e011      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fca:	3328      	adds	r3, #40	@ 0x28
 8008fcc:	2100      	movs	r1, #0
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f002 fafc 	bl	800b5cc <RCCEx_PLL3_Config>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008fda:	e006      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fe2:	e002      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008fe4:	bf00      	nop
 8008fe6:	e000      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10b      	bne.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ff6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ffe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009002:	4a1a      	ldr	r2, [pc, #104]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009004:	430b      	orrs	r3, r1
 8009006:	6593      	str	r3, [r2, #88]	@ 0x58
 8009008:	e003      	b.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800900a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800900e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800901e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009022:	2300      	movs	r3, #0
 8009024:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009028:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800902c:	460b      	mov	r3, r1
 800902e:	4313      	orrs	r3, r2
 8009030:	d056      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009036:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800903a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800903e:	d038      	beq.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009040:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009044:	d831      	bhi.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009046:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800904a:	d034      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800904c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009050:	d82b      	bhi.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009052:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009056:	d01d      	beq.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009058:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800905c:	d825      	bhi.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800905e:	2b00      	cmp	r3, #0
 8009060:	d006      	beq.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009066:	d00a      	beq.n	800907e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009068:	e01f      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800906a:	bf00      	nop
 800906c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009070:	4ba2      	ldr	r3, [pc, #648]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009074:	4aa1      	ldr	r2, [pc, #644]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800907a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800907c:	e01c      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800907e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009082:	3308      	adds	r3, #8
 8009084:	2100      	movs	r1, #0
 8009086:	4618      	mov	r0, r3
 8009088:	f002 f9ee 	bl	800b468 <RCCEx_PLL2_Config>
 800908c:	4603      	mov	r3, r0
 800908e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009092:	e011      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009098:	3328      	adds	r3, #40	@ 0x28
 800909a:	2100      	movs	r1, #0
 800909c:	4618      	mov	r0, r3
 800909e:	f002 fa95 	bl	800b5cc <RCCEx_PLL3_Config>
 80090a2:	4603      	mov	r3, r0
 80090a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80090a8:	e006      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090b0:	e002      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80090b2:	bf00      	nop
 80090b4:	e000      	b.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80090b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d10b      	bne.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80090c0:	4b8e      	ldr	r3, [pc, #568]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090c4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80090c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80090d0:	4a8a      	ldr	r2, [pc, #552]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090d2:	430b      	orrs	r3, r1
 80090d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80090d6:	e003      	b.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80090e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80090ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80090f0:	2300      	movs	r3, #0
 80090f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80090f6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80090fa:	460b      	mov	r3, r1
 80090fc:	4313      	orrs	r3, r2
 80090fe:	d03a      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009106:	2b30      	cmp	r3, #48	@ 0x30
 8009108:	d01f      	beq.n	800914a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800910a:	2b30      	cmp	r3, #48	@ 0x30
 800910c:	d819      	bhi.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800910e:	2b20      	cmp	r3, #32
 8009110:	d00c      	beq.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009112:	2b20      	cmp	r3, #32
 8009114:	d815      	bhi.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009116:	2b00      	cmp	r3, #0
 8009118:	d019      	beq.n	800914e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800911a:	2b10      	cmp	r3, #16
 800911c:	d111      	bne.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800911e:	4b77      	ldr	r3, [pc, #476]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009122:	4a76      	ldr	r2, [pc, #472]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009128:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800912a:	e011      	b.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800912c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009130:	3308      	adds	r3, #8
 8009132:	2102      	movs	r1, #2
 8009134:	4618      	mov	r0, r3
 8009136:	f002 f997 	bl	800b468 <RCCEx_PLL2_Config>
 800913a:	4603      	mov	r3, r0
 800913c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009140:	e006      	b.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009148:	e002      	b.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800914a:	bf00      	nop
 800914c:	e000      	b.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800914e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009154:	2b00      	cmp	r3, #0
 8009156:	d10a      	bne.n	800916e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009158:	4b68      	ldr	r3, [pc, #416]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800915a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800915c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009166:	4a65      	ldr	r2, [pc, #404]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009168:	430b      	orrs	r3, r1
 800916a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800916c:	e003      	b.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800916e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009172:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800917a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009182:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009186:	2300      	movs	r3, #0
 8009188:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800918c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009190:	460b      	mov	r3, r1
 8009192:	4313      	orrs	r3, r2
 8009194:	d051      	beq.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800919a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800919c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091a0:	d035      	beq.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80091a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091a6:	d82e      	bhi.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80091a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091ac:	d031      	beq.n	8009212 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80091ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091b2:	d828      	bhi.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80091b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091b8:	d01a      	beq.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80091ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091be:	d822      	bhi.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d003      	beq.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80091c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091c8:	d007      	beq.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80091ca:	e01c      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091cc:	4b4b      	ldr	r3, [pc, #300]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d0:	4a4a      	ldr	r2, [pc, #296]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80091d8:	e01c      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80091da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091de:	3308      	adds	r3, #8
 80091e0:	2100      	movs	r1, #0
 80091e2:	4618      	mov	r0, r3
 80091e4:	f002 f940 	bl	800b468 <RCCEx_PLL2_Config>
 80091e8:	4603      	mov	r3, r0
 80091ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80091ee:	e011      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80091f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f4:	3328      	adds	r3, #40	@ 0x28
 80091f6:	2100      	movs	r1, #0
 80091f8:	4618      	mov	r0, r3
 80091fa:	f002 f9e7 	bl	800b5cc <RCCEx_PLL3_Config>
 80091fe:	4603      	mov	r3, r0
 8009200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009204:	e006      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800920c:	e002      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800920e:	bf00      	nop
 8009210:	e000      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009212:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10a      	bne.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800921c:	4b37      	ldr	r3, [pc, #220]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800921e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009220:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800922a:	4a34      	ldr	r2, [pc, #208]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800922c:	430b      	orrs	r3, r1
 800922e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009230:	e003      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800923a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800923e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009242:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009246:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800924a:	2300      	movs	r3, #0
 800924c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009250:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009254:	460b      	mov	r3, r1
 8009256:	4313      	orrs	r3, r2
 8009258:	d056      	beq.n	8009308 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800925a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009264:	d033      	beq.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009266:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800926a:	d82c      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800926c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009270:	d02f      	beq.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009272:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009276:	d826      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009278:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800927c:	d02b      	beq.n	80092d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800927e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009282:	d820      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009288:	d012      	beq.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800928a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800928e:	d81a      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009290:	2b00      	cmp	r3, #0
 8009292:	d022      	beq.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009298:	d115      	bne.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800929a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800929e:	3308      	adds	r3, #8
 80092a0:	2101      	movs	r1, #1
 80092a2:	4618      	mov	r0, r3
 80092a4:	f002 f8e0 	bl	800b468 <RCCEx_PLL2_Config>
 80092a8:	4603      	mov	r3, r0
 80092aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80092ae:	e015      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b4:	3328      	adds	r3, #40	@ 0x28
 80092b6:	2101      	movs	r1, #1
 80092b8:	4618      	mov	r0, r3
 80092ba:	f002 f987 	bl	800b5cc <RCCEx_PLL3_Config>
 80092be:	4603      	mov	r3, r0
 80092c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80092c4:	e00a      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092cc:	e006      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80092ce:	bf00      	nop
 80092d0:	e004      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80092d2:	bf00      	nop
 80092d4:	e002      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80092d6:	bf00      	nop
 80092d8:	e000      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80092da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10d      	bne.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80092e4:	4b05      	ldr	r3, [pc, #20]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80092ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092f2:	4a02      	ldr	r2, [pc, #8]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092f4:	430b      	orrs	r3, r1
 80092f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80092f8:	e006      	b.n	8009308 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80092fa:	bf00      	nop
 80092fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009300:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009304:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800930c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009310:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009314:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009318:	2300      	movs	r3, #0
 800931a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800931e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009322:	460b      	mov	r3, r1
 8009324:	4313      	orrs	r3, r2
 8009326:	d055      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800932c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009334:	d033      	beq.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009336:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800933a:	d82c      	bhi.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800933c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009340:	d02f      	beq.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009346:	d826      	bhi.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009348:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800934c:	d02b      	beq.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800934e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009352:	d820      	bhi.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009358:	d012      	beq.n	8009380 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800935a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800935e:	d81a      	bhi.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009360:	2b00      	cmp	r3, #0
 8009362:	d022      	beq.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009364:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009368:	d115      	bne.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800936a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800936e:	3308      	adds	r3, #8
 8009370:	2101      	movs	r1, #1
 8009372:	4618      	mov	r0, r3
 8009374:	f002 f878 	bl	800b468 <RCCEx_PLL2_Config>
 8009378:	4603      	mov	r3, r0
 800937a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800937e:	e015      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009384:	3328      	adds	r3, #40	@ 0x28
 8009386:	2101      	movs	r1, #1
 8009388:	4618      	mov	r0, r3
 800938a:	f002 f91f 	bl	800b5cc <RCCEx_PLL3_Config>
 800938e:	4603      	mov	r3, r0
 8009390:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009394:	e00a      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800939c:	e006      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800939e:	bf00      	nop
 80093a0:	e004      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80093a2:	bf00      	nop
 80093a4:	e002      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80093a6:	bf00      	nop
 80093a8:	e000      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80093aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d10b      	bne.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80093b4:	4ba3      	ldr	r3, [pc, #652]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093b8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80093bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80093c4:	4a9f      	ldr	r2, [pc, #636]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093c6:	430b      	orrs	r3, r1
 80093c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80093ca:	e003      	b.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80093d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80093e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80093e4:	2300      	movs	r3, #0
 80093e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80093ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80093ee:	460b      	mov	r3, r1
 80093f0:	4313      	orrs	r3, r2
 80093f2:	d037      	beq.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80093f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093fe:	d00e      	beq.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009404:	d816      	bhi.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009406:	2b00      	cmp	r3, #0
 8009408:	d018      	beq.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800940a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800940e:	d111      	bne.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009410:	4b8c      	ldr	r3, [pc, #560]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009414:	4a8b      	ldr	r2, [pc, #556]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800941a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800941c:	e00f      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800941e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009422:	3308      	adds	r3, #8
 8009424:	2101      	movs	r1, #1
 8009426:	4618      	mov	r0, r3
 8009428:	f002 f81e 	bl	800b468 <RCCEx_PLL2_Config>
 800942c:	4603      	mov	r3, r0
 800942e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009432:	e004      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800943a:	e000      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800943c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800943e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009442:	2b00      	cmp	r3, #0
 8009444:	d10a      	bne.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009446:	4b7f      	ldr	r3, [pc, #508]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800944a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800944e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009454:	4a7b      	ldr	r2, [pc, #492]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009456:	430b      	orrs	r3, r1
 8009458:	6513      	str	r3, [r2, #80]	@ 0x50
 800945a:	e003      	b.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800945c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009470:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009474:	2300      	movs	r3, #0
 8009476:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800947a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800947e:	460b      	mov	r3, r1
 8009480:	4313      	orrs	r3, r2
 8009482:	d039      	beq.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800948a:	2b03      	cmp	r3, #3
 800948c:	d81c      	bhi.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800948e:	a201      	add	r2, pc, #4	@ (adr r2, 8009494 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009494:	080094d1 	.word	0x080094d1
 8009498:	080094a5 	.word	0x080094a5
 800949c:	080094b3 	.word	0x080094b3
 80094a0:	080094d1 	.word	0x080094d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094a4:	4b67      	ldr	r3, [pc, #412]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094a8:	4a66      	ldr	r2, [pc, #408]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80094b0:	e00f      	b.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80094b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094b6:	3308      	adds	r3, #8
 80094b8:	2102      	movs	r1, #2
 80094ba:	4618      	mov	r0, r3
 80094bc:	f001 ffd4 	bl	800b468 <RCCEx_PLL2_Config>
 80094c0:	4603      	mov	r3, r0
 80094c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80094c6:	e004      	b.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094ce:	e000      	b.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80094d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10a      	bne.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80094da:	4b5a      	ldr	r3, [pc, #360]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094de:	f023 0103 	bic.w	r1, r3, #3
 80094e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094e8:	4a56      	ldr	r2, [pc, #344]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094ea:	430b      	orrs	r3, r1
 80094ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80094ee:	e003      	b.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80094f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009500:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009504:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009508:	2300      	movs	r3, #0
 800950a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800950e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009512:	460b      	mov	r3, r1
 8009514:	4313      	orrs	r3, r2
 8009516:	f000 809f 	beq.w	8009658 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800951a:	4b4b      	ldr	r3, [pc, #300]	@ (8009648 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a4a      	ldr	r2, [pc, #296]	@ (8009648 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009524:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009526:	f7f9 ff65 	bl	80033f4 <HAL_GetTick>
 800952a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800952e:	e00b      	b.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009530:	f7f9 ff60 	bl	80033f4 <HAL_GetTick>
 8009534:	4602      	mov	r2, r0
 8009536:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800953a:	1ad3      	subs	r3, r2, r3
 800953c:	2b64      	cmp	r3, #100	@ 0x64
 800953e:	d903      	bls.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009540:	2303      	movs	r3, #3
 8009542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009546:	e005      	b.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009548:	4b3f      	ldr	r3, [pc, #252]	@ (8009648 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009550:	2b00      	cmp	r3, #0
 8009552:	d0ed      	beq.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009558:	2b00      	cmp	r3, #0
 800955a:	d179      	bne.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800955c:	4b39      	ldr	r3, [pc, #228]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800955e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009564:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009568:	4053      	eors	r3, r2
 800956a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800956e:	2b00      	cmp	r3, #0
 8009570:	d015      	beq.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009572:	4b34      	ldr	r3, [pc, #208]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800957a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800957e:	4b31      	ldr	r3, [pc, #196]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009582:	4a30      	ldr	r2, [pc, #192]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009588:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800958a:	4b2e      	ldr	r3, [pc, #184]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800958c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800958e:	4a2d      	ldr	r2, [pc, #180]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009594:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009596:	4a2b      	ldr	r2, [pc, #172]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009598:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800959c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800959e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80095a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095aa:	d118      	bne.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ac:	f7f9 ff22 	bl	80033f4 <HAL_GetTick>
 80095b0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80095b4:	e00d      	b.n	80095d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095b6:	f7f9 ff1d 	bl	80033f4 <HAL_GetTick>
 80095ba:	4602      	mov	r2, r0
 80095bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80095c0:	1ad2      	subs	r2, r2, r3
 80095c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d903      	bls.n	80095d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80095ca:	2303      	movs	r3, #3
 80095cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80095d0:	e005      	b.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80095d2:	4b1c      	ldr	r3, [pc, #112]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095d6:	f003 0302 	and.w	r3, r3, #2
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d0eb      	beq.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80095de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d129      	bne.n	800963a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80095e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80095ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80095f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80095f6:	d10e      	bne.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80095f8:	4b12      	ldr	r3, [pc, #72]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095fa:	691b      	ldr	r3, [r3, #16]
 80095fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009604:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009608:	091a      	lsrs	r2, r3, #4
 800960a:	4b10      	ldr	r3, [pc, #64]	@ (800964c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800960c:	4013      	ands	r3, r2
 800960e:	4a0d      	ldr	r2, [pc, #52]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009610:	430b      	orrs	r3, r1
 8009612:	6113      	str	r3, [r2, #16]
 8009614:	e005      	b.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009616:	4b0b      	ldr	r3, [pc, #44]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	4a0a      	ldr	r2, [pc, #40]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800961c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009620:	6113      	str	r3, [r2, #16]
 8009622:	4b08      	ldr	r3, [pc, #32]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009624:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800962a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800962e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009632:	4a04      	ldr	r2, [pc, #16]	@ (8009644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009634:	430b      	orrs	r3, r1
 8009636:	6713      	str	r3, [r2, #112]	@ 0x70
 8009638:	e00e      	b.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800963a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800963e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009642:	e009      	b.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009644:	58024400 	.word	0x58024400
 8009648:	58024800 	.word	0x58024800
 800964c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009650:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009654:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800965c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009660:	f002 0301 	and.w	r3, r2, #1
 8009664:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009668:	2300      	movs	r3, #0
 800966a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800966e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009672:	460b      	mov	r3, r1
 8009674:	4313      	orrs	r3, r2
 8009676:	f000 8089 	beq.w	800978c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800967a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800967e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009680:	2b28      	cmp	r3, #40	@ 0x28
 8009682:	d86b      	bhi.n	800975c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009684:	a201      	add	r2, pc, #4	@ (adr r2, 800968c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800968a:	bf00      	nop
 800968c:	08009765 	.word	0x08009765
 8009690:	0800975d 	.word	0x0800975d
 8009694:	0800975d 	.word	0x0800975d
 8009698:	0800975d 	.word	0x0800975d
 800969c:	0800975d 	.word	0x0800975d
 80096a0:	0800975d 	.word	0x0800975d
 80096a4:	0800975d 	.word	0x0800975d
 80096a8:	0800975d 	.word	0x0800975d
 80096ac:	08009731 	.word	0x08009731
 80096b0:	0800975d 	.word	0x0800975d
 80096b4:	0800975d 	.word	0x0800975d
 80096b8:	0800975d 	.word	0x0800975d
 80096bc:	0800975d 	.word	0x0800975d
 80096c0:	0800975d 	.word	0x0800975d
 80096c4:	0800975d 	.word	0x0800975d
 80096c8:	0800975d 	.word	0x0800975d
 80096cc:	08009747 	.word	0x08009747
 80096d0:	0800975d 	.word	0x0800975d
 80096d4:	0800975d 	.word	0x0800975d
 80096d8:	0800975d 	.word	0x0800975d
 80096dc:	0800975d 	.word	0x0800975d
 80096e0:	0800975d 	.word	0x0800975d
 80096e4:	0800975d 	.word	0x0800975d
 80096e8:	0800975d 	.word	0x0800975d
 80096ec:	08009765 	.word	0x08009765
 80096f0:	0800975d 	.word	0x0800975d
 80096f4:	0800975d 	.word	0x0800975d
 80096f8:	0800975d 	.word	0x0800975d
 80096fc:	0800975d 	.word	0x0800975d
 8009700:	0800975d 	.word	0x0800975d
 8009704:	0800975d 	.word	0x0800975d
 8009708:	0800975d 	.word	0x0800975d
 800970c:	08009765 	.word	0x08009765
 8009710:	0800975d 	.word	0x0800975d
 8009714:	0800975d 	.word	0x0800975d
 8009718:	0800975d 	.word	0x0800975d
 800971c:	0800975d 	.word	0x0800975d
 8009720:	0800975d 	.word	0x0800975d
 8009724:	0800975d 	.word	0x0800975d
 8009728:	0800975d 	.word	0x0800975d
 800972c:	08009765 	.word	0x08009765
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009734:	3308      	adds	r3, #8
 8009736:	2101      	movs	r1, #1
 8009738:	4618      	mov	r0, r3
 800973a:	f001 fe95 	bl	800b468 <RCCEx_PLL2_Config>
 800973e:	4603      	mov	r3, r0
 8009740:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009744:	e00f      	b.n	8009766 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800974a:	3328      	adds	r3, #40	@ 0x28
 800974c:	2101      	movs	r1, #1
 800974e:	4618      	mov	r0, r3
 8009750:	f001 ff3c 	bl	800b5cc <RCCEx_PLL3_Config>
 8009754:	4603      	mov	r3, r0
 8009756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800975a:	e004      	b.n	8009766 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009762:	e000      	b.n	8009766 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009764:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800976a:	2b00      	cmp	r3, #0
 800976c:	d10a      	bne.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800976e:	4bbf      	ldr	r3, [pc, #764]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009772:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800977a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800977c:	4abb      	ldr	r2, [pc, #748]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800977e:	430b      	orrs	r3, r1
 8009780:	6553      	str	r3, [r2, #84]	@ 0x54
 8009782:	e003      	b.n	800978c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009784:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009788:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800978c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009794:	f002 0302 	and.w	r3, r2, #2
 8009798:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800979c:	2300      	movs	r3, #0
 800979e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80097a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80097a6:	460b      	mov	r3, r1
 80097a8:	4313      	orrs	r3, r2
 80097aa:	d041      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80097ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80097b2:	2b05      	cmp	r3, #5
 80097b4:	d824      	bhi.n	8009800 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80097b6:	a201      	add	r2, pc, #4	@ (adr r2, 80097bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80097b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097bc:	08009809 	.word	0x08009809
 80097c0:	080097d5 	.word	0x080097d5
 80097c4:	080097eb 	.word	0x080097eb
 80097c8:	08009809 	.word	0x08009809
 80097cc:	08009809 	.word	0x08009809
 80097d0:	08009809 	.word	0x08009809
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80097d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097d8:	3308      	adds	r3, #8
 80097da:	2101      	movs	r1, #1
 80097dc:	4618      	mov	r0, r3
 80097de:	f001 fe43 	bl	800b468 <RCCEx_PLL2_Config>
 80097e2:	4603      	mov	r3, r0
 80097e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80097e8:	e00f      	b.n	800980a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097ee:	3328      	adds	r3, #40	@ 0x28
 80097f0:	2101      	movs	r1, #1
 80097f2:	4618      	mov	r0, r3
 80097f4:	f001 feea 	bl	800b5cc <RCCEx_PLL3_Config>
 80097f8:	4603      	mov	r3, r0
 80097fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80097fe:	e004      	b.n	800980a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009806:	e000      	b.n	800980a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800980a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800980e:	2b00      	cmp	r3, #0
 8009810:	d10a      	bne.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009812:	4b96      	ldr	r3, [pc, #600]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009816:	f023 0107 	bic.w	r1, r3, #7
 800981a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800981e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009820:	4a92      	ldr	r2, [pc, #584]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009822:	430b      	orrs	r3, r1
 8009824:	6553      	str	r3, [r2, #84]	@ 0x54
 8009826:	e003      	b.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800982c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	f002 0304 	and.w	r3, r2, #4
 800983c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009840:	2300      	movs	r3, #0
 8009842:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009846:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800984a:	460b      	mov	r3, r1
 800984c:	4313      	orrs	r3, r2
 800984e:	d044      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009858:	2b05      	cmp	r3, #5
 800985a:	d825      	bhi.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	080098b1 	.word	0x080098b1
 8009868:	0800987d 	.word	0x0800987d
 800986c:	08009893 	.word	0x08009893
 8009870:	080098b1 	.word	0x080098b1
 8009874:	080098b1 	.word	0x080098b1
 8009878:	080098b1 	.word	0x080098b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800987c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009880:	3308      	adds	r3, #8
 8009882:	2101      	movs	r1, #1
 8009884:	4618      	mov	r0, r3
 8009886:	f001 fdef 	bl	800b468 <RCCEx_PLL2_Config>
 800988a:	4603      	mov	r3, r0
 800988c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009890:	e00f      	b.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009896:	3328      	adds	r3, #40	@ 0x28
 8009898:	2101      	movs	r1, #1
 800989a:	4618      	mov	r0, r3
 800989c:	f001 fe96 	bl	800b5cc <RCCEx_PLL3_Config>
 80098a0:	4603      	mov	r3, r0
 80098a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80098a6:	e004      	b.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098a8:	2301      	movs	r3, #1
 80098aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098ae:	e000      	b.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80098b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d10b      	bne.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80098ba:	4b6c      	ldr	r3, [pc, #432]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80098bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098be:	f023 0107 	bic.w	r1, r3, #7
 80098c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098ca:	4a68      	ldr	r2, [pc, #416]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80098cc:	430b      	orrs	r3, r1
 80098ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80098d0:	e003      	b.n	80098da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80098da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e2:	f002 0320 	and.w	r3, r2, #32
 80098e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80098ea:	2300      	movs	r3, #0
 80098ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80098f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80098f4:	460b      	mov	r3, r1
 80098f6:	4313      	orrs	r3, r2
 80098f8:	d055      	beq.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80098fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009902:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009906:	d033      	beq.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009908:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800990c:	d82c      	bhi.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800990e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009912:	d02f      	beq.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009918:	d826      	bhi.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800991a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800991e:	d02b      	beq.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009920:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009924:	d820      	bhi.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800992a:	d012      	beq.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800992c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009930:	d81a      	bhi.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009932:	2b00      	cmp	r3, #0
 8009934:	d022      	beq.n	800997c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800993a:	d115      	bne.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800993c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009940:	3308      	adds	r3, #8
 8009942:	2100      	movs	r1, #0
 8009944:	4618      	mov	r0, r3
 8009946:	f001 fd8f 	bl	800b468 <RCCEx_PLL2_Config>
 800994a:	4603      	mov	r3, r0
 800994c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009950:	e015      	b.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009956:	3328      	adds	r3, #40	@ 0x28
 8009958:	2102      	movs	r1, #2
 800995a:	4618      	mov	r0, r3
 800995c:	f001 fe36 	bl	800b5cc <RCCEx_PLL3_Config>
 8009960:	4603      	mov	r3, r0
 8009962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009966:	e00a      	b.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800996e:	e006      	b.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009970:	bf00      	nop
 8009972:	e004      	b.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009974:	bf00      	nop
 8009976:	e002      	b.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009978:	bf00      	nop
 800997a:	e000      	b.n	800997e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800997c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800997e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009982:	2b00      	cmp	r3, #0
 8009984:	d10b      	bne.n	800999e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009986:	4b39      	ldr	r3, [pc, #228]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800998a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800998e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009996:	4a35      	ldr	r2, [pc, #212]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009998:	430b      	orrs	r3, r1
 800999a:	6553      	str	r3, [r2, #84]	@ 0x54
 800999c:	e003      	b.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800999e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80099a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80099b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80099b6:	2300      	movs	r3, #0
 80099b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80099bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80099c0:	460b      	mov	r3, r1
 80099c2:	4313      	orrs	r3, r2
 80099c4:	d058      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80099c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80099ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80099d2:	d033      	beq.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80099d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80099d8:	d82c      	bhi.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80099da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099de:	d02f      	beq.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80099e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099e4:	d826      	bhi.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80099e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099ea:	d02b      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80099ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099f0:	d820      	bhi.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80099f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099f6:	d012      	beq.n	8009a1e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80099f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099fc:	d81a      	bhi.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d022      	beq.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009a02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a06:	d115      	bne.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a0c:	3308      	adds	r3, #8
 8009a0e:	2100      	movs	r1, #0
 8009a10:	4618      	mov	r0, r3
 8009a12:	f001 fd29 	bl	800b468 <RCCEx_PLL2_Config>
 8009a16:	4603      	mov	r3, r0
 8009a18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009a1c:	e015      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a22:	3328      	adds	r3, #40	@ 0x28
 8009a24:	2102      	movs	r1, #2
 8009a26:	4618      	mov	r0, r3
 8009a28:	f001 fdd0 	bl	800b5cc <RCCEx_PLL3_Config>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009a32:	e00a      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a34:	2301      	movs	r3, #1
 8009a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a3a:	e006      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009a3c:	bf00      	nop
 8009a3e:	e004      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009a40:	bf00      	nop
 8009a42:	e002      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009a44:	bf00      	nop
 8009a46:	e000      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009a48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10e      	bne.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009a52:	4b06      	ldr	r3, [pc, #24]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a56:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009a62:	4a02      	ldr	r2, [pc, #8]	@ (8009a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a64:	430b      	orrs	r3, r1
 8009a66:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a68:	e006      	b.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009a6a:	bf00      	nop
 8009a6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a80:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a88:	2300      	movs	r3, #0
 8009a8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009a8e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009a92:	460b      	mov	r3, r1
 8009a94:	4313      	orrs	r3, r2
 8009a96:	d055      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009aa0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009aa4:	d033      	beq.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009aa6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009aaa:	d82c      	bhi.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009aac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ab0:	d02f      	beq.n	8009b12 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009ab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ab6:	d826      	bhi.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ab8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009abc:	d02b      	beq.n	8009b16 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009abe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009ac2:	d820      	bhi.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ac4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ac8:	d012      	beq.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009aca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ace:	d81a      	bhi.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d022      	beq.n	8009b1a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009ad4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ad8:	d115      	bne.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ade:	3308      	adds	r3, #8
 8009ae0:	2100      	movs	r1, #0
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f001 fcc0 	bl	800b468 <RCCEx_PLL2_Config>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009aee:	e015      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009af4:	3328      	adds	r3, #40	@ 0x28
 8009af6:	2102      	movs	r1, #2
 8009af8:	4618      	mov	r0, r3
 8009afa:	f001 fd67 	bl	800b5cc <RCCEx_PLL3_Config>
 8009afe:	4603      	mov	r3, r0
 8009b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009b04:	e00a      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b0c:	e006      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009b0e:	bf00      	nop
 8009b10:	e004      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009b12:	bf00      	nop
 8009b14:	e002      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009b16:	bf00      	nop
 8009b18:	e000      	b.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d10b      	bne.n	8009b3c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009b24:	4ba1      	ldr	r3, [pc, #644]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b28:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b34:	4a9d      	ldr	r2, [pc, #628]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b36:	430b      	orrs	r3, r1
 8009b38:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b3a:	e003      	b.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4c:	f002 0308 	and.w	r3, r2, #8
 8009b50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b54:	2300      	movs	r3, #0
 8009b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009b5a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009b5e:	460b      	mov	r3, r1
 8009b60:	4313      	orrs	r3, r2
 8009b62:	d01e      	beq.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b70:	d10c      	bne.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b76:	3328      	adds	r3, #40	@ 0x28
 8009b78:	2102      	movs	r1, #2
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f001 fd26 	bl	800b5cc <RCCEx_PLL3_Config>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d002      	beq.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009b8c:	4b87      	ldr	r3, [pc, #540]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b90:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b9c:	4a83      	ldr	r2, [pc, #524]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b9e:	430b      	orrs	r3, r1
 8009ba0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009baa:	f002 0310 	and.w	r3, r2, #16
 8009bae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009bb8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	d01e      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bce:	d10c      	bne.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bd4:	3328      	adds	r3, #40	@ 0x28
 8009bd6:	2102      	movs	r1, #2
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f001 fcf7 	bl	800b5cc <RCCEx_PLL3_Config>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d002      	beq.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009bea:	4b70      	ldr	r3, [pc, #448]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009bfa:	4a6c      	ldr	r2, [pc, #432]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bfc:	430b      	orrs	r3, r1
 8009bfe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c08:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009c0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c10:	2300      	movs	r3, #0
 8009c12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c16:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	d03e      	beq.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009c28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c2c:	d022      	beq.n	8009c74 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009c2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c32:	d81b      	bhi.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d003      	beq.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009c38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c3c:	d00b      	beq.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009c3e:	e015      	b.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c44:	3308      	adds	r3, #8
 8009c46:	2100      	movs	r1, #0
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f001 fc0d 	bl	800b468 <RCCEx_PLL2_Config>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009c54:	e00f      	b.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c5a:	3328      	adds	r3, #40	@ 0x28
 8009c5c:	2102      	movs	r1, #2
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f001 fcb4 	bl	800b5cc <RCCEx_PLL3_Config>
 8009c64:	4603      	mov	r3, r0
 8009c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009c6a:	e004      	b.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c72:	e000      	b.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d10b      	bne.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009c7e:	4b4b      	ldr	r3, [pc, #300]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c82:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009c8e:	4a47      	ldr	r2, [pc, #284]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c90:	430b      	orrs	r3, r1
 8009c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c94:	e003      	b.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009caa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009cac:	2300      	movs	r3, #0
 8009cae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009cb0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	d03b      	beq.n	8009d32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009cc6:	d01f      	beq.n	8009d08 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009cc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009ccc:	d818      	bhi.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009cce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cd2:	d003      	beq.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009cd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009cd8:	d007      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009cda:	e011      	b.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009cdc:	4b33      	ldr	r3, [pc, #204]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ce0:	4a32      	ldr	r2, [pc, #200]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ce8:	e00f      	b.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cee:	3328      	adds	r3, #40	@ 0x28
 8009cf0:	2101      	movs	r1, #1
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f001 fc6a 	bl	800b5cc <RCCEx_PLL3_Config>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009cfe:	e004      	b.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d06:	e000      	b.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d10b      	bne.n	8009d2a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d12:	4b26      	ldr	r3, [pc, #152]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d16:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d22:	4a22      	ldr	r2, [pc, #136]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d24:	430b      	orrs	r3, r1
 8009d26:	6553      	str	r3, [r2, #84]	@ 0x54
 8009d28:	e003      	b.n	8009d32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009d3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d40:	2300      	movs	r3, #0
 8009d42:	677b      	str	r3, [r7, #116]	@ 0x74
 8009d44:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009d48:	460b      	mov	r3, r1
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	d034      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d003      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d5c:	d007      	beq.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009d5e:	e011      	b.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d60:	4b12      	ldr	r3, [pc, #72]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d64:	4a11      	ldr	r2, [pc, #68]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009d6c:	e00e      	b.n	8009d8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d72:	3308      	adds	r3, #8
 8009d74:	2102      	movs	r1, #2
 8009d76:	4618      	mov	r0, r3
 8009d78:	f001 fb76 	bl	800b468 <RCCEx_PLL2_Config>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009d82:	e003      	b.n	8009d8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009d84:	2301      	movs	r3, #1
 8009d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d10d      	bne.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009d94:	4b05      	ldr	r3, [pc, #20]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d98:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009da2:	4a02      	ldr	r2, [pc, #8]	@ (8009dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009da4:	430b      	orrs	r3, r1
 8009da6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009da8:	e006      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009daa:	bf00      	nop
 8009dac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009dca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009dce:	460b      	mov	r3, r1
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	d00c      	beq.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd8:	3328      	adds	r3, #40	@ 0x28
 8009dda:	2102      	movs	r1, #2
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f001 fbf5 	bl	800b5cc <RCCEx_PLL3_Config>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d002      	beq.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009de8:	2301      	movs	r3, #1
 8009dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009dfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009e04:	460b      	mov	r3, r1
 8009e06:	4313      	orrs	r3, r2
 8009e08:	d038      	beq.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e16:	d018      	beq.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009e18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e1c:	d811      	bhi.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009e1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e22:	d014      	beq.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e28:	d80b      	bhi.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d011      	beq.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009e2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e32:	d106      	bne.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e34:	4bc3      	ldr	r3, [pc, #780]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e38:	4ac2      	ldr	r2, [pc, #776]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009e40:	e008      	b.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e48:	e004      	b.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009e4a:	bf00      	nop
 8009e4c:	e002      	b.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009e4e:	bf00      	nop
 8009e50:	e000      	b.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009e52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d10b      	bne.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009e5c:	4bb9      	ldr	r3, [pc, #740]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e6c:	4ab5      	ldr	r2, [pc, #724]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e6e:	430b      	orrs	r3, r1
 8009e70:	6553      	str	r3, [r2, #84]	@ 0x54
 8009e72:	e003      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009e88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e8e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009e92:	460b      	mov	r3, r1
 8009e94:	4313      	orrs	r3, r2
 8009e96:	d009      	beq.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009e98:	4baa      	ldr	r3, [pc, #680]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ea6:	4aa7      	ldr	r2, [pc, #668]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ea8:	430b      	orrs	r3, r1
 8009eaa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009eb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eba:	2300      	movs	r3, #0
 8009ebc:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ebe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	d00a      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009ec8:	4b9e      	ldr	r3, [pc, #632]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009eca:	691b      	ldr	r3, [r3, #16]
 8009ecc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ed4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009ed8:	4a9a      	ldr	r2, [pc, #616]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009eda:	430b      	orrs	r3, r1
 8009edc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009eea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009eec:	2300      	movs	r3, #0
 8009eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ef0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	d009      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009efa:	4b92      	ldr	r3, [pc, #584]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009efe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f08:	4a8e      	ldr	r2, [pc, #568]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f0a:	430b      	orrs	r3, r1
 8009f0c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009f1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f20:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009f24:	460b      	mov	r3, r1
 8009f26:	4313      	orrs	r3, r2
 8009f28:	d00e      	beq.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009f2a:	4b86      	ldr	r3, [pc, #536]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f2c:	691b      	ldr	r3, [r3, #16]
 8009f2e:	4a85      	ldr	r2, [pc, #532]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009f34:	6113      	str	r3, [r2, #16]
 8009f36:	4b83      	ldr	r3, [pc, #524]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f38:	6919      	ldr	r1, [r3, #16]
 8009f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009f42:	4a80      	ldr	r2, [pc, #512]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f44:	430b      	orrs	r3, r1
 8009f46:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f50:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009f54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f56:	2300      	movs	r3, #0
 8009f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f5a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009f5e:	460b      	mov	r3, r1
 8009f60:	4313      	orrs	r3, r2
 8009f62:	d009      	beq.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009f64:	4b77      	ldr	r3, [pc, #476]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f68:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f72:	4a74      	ldr	r2, [pc, #464]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f74:	430b      	orrs	r3, r1
 8009f76:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f80:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f86:	2300      	movs	r3, #0
 8009f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009f8e:	460b      	mov	r3, r1
 8009f90:	4313      	orrs	r3, r2
 8009f92:	d00a      	beq.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009f94:	4b6b      	ldr	r3, [pc, #428]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f98:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009fa4:	4a67      	ldr	r2, [pc, #412]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fa6:	430b      	orrs	r3, r1
 8009fa8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb2:	2100      	movs	r1, #0
 8009fb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009fb6:	f003 0301 	and.w	r3, r3, #1
 8009fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fbc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	d011      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fca:	3308      	adds	r3, #8
 8009fcc:	2100      	movs	r1, #0
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f001 fa4a 	bl	800b468 <RCCEx_PLL2_Config>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d003      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	2100      	movs	r1, #0
 8009ff4:	6239      	str	r1, [r7, #32]
 8009ff6:	f003 0302 	and.w	r3, r3, #2
 8009ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ffc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a000:	460b      	mov	r3, r1
 800a002:	4313      	orrs	r3, r2
 800a004:	d011      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a00a:	3308      	adds	r3, #8
 800a00c:	2101      	movs	r1, #1
 800a00e:	4618      	mov	r0, r3
 800a010:	f001 fa2a 	bl	800b468 <RCCEx_PLL2_Config>
 800a014:	4603      	mov	r3, r0
 800a016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a01a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d003      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a026:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a032:	2100      	movs	r1, #0
 800a034:	61b9      	str	r1, [r7, #24]
 800a036:	f003 0304 	and.w	r3, r3, #4
 800a03a:	61fb      	str	r3, [r7, #28]
 800a03c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a040:	460b      	mov	r3, r1
 800a042:	4313      	orrs	r3, r2
 800a044:	d011      	beq.n	800a06a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a04a:	3308      	adds	r3, #8
 800a04c:	2102      	movs	r1, #2
 800a04e:	4618      	mov	r0, r3
 800a050:	f001 fa0a 	bl	800b468 <RCCEx_PLL2_Config>
 800a054:	4603      	mov	r3, r0
 800a056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a05a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d003      	beq.n	800a06a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a072:	2100      	movs	r1, #0
 800a074:	6139      	str	r1, [r7, #16]
 800a076:	f003 0308 	and.w	r3, r3, #8
 800a07a:	617b      	str	r3, [r7, #20]
 800a07c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a080:	460b      	mov	r3, r1
 800a082:	4313      	orrs	r3, r2
 800a084:	d011      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a08a:	3328      	adds	r3, #40	@ 0x28
 800a08c:	2100      	movs	r1, #0
 800a08e:	4618      	mov	r0, r3
 800a090:	f001 fa9c 	bl	800b5cc <RCCEx_PLL3_Config>
 800a094:	4603      	mov	r3, r0
 800a096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a09a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d003      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a0aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	f003 0310 	and.w	r3, r3, #16
 800a0ba:	60fb      	str	r3, [r7, #12]
 800a0bc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	d011      	beq.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a0c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ca:	3328      	adds	r3, #40	@ 0x28
 800a0cc:	2101      	movs	r1, #1
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f001 fa7c 	bl	800b5cc <RCCEx_PLL3_Config>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a0da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d003      	beq.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a0ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f2:	2100      	movs	r1, #0
 800a0f4:	6039      	str	r1, [r7, #0]
 800a0f6:	f003 0320 	and.w	r3, r3, #32
 800a0fa:	607b      	str	r3, [r7, #4]
 800a0fc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a100:	460b      	mov	r3, r1
 800a102:	4313      	orrs	r3, r2
 800a104:	d011      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a10a:	3328      	adds	r3, #40	@ 0x28
 800a10c:	2102      	movs	r1, #2
 800a10e:	4618      	mov	r0, r3
 800a110:	f001 fa5c 	bl	800b5cc <RCCEx_PLL3_Config>
 800a114:	4603      	mov	r3, r0
 800a116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a11a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d003      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a12a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d101      	bne.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a132:	2300      	movs	r3, #0
 800a134:	e000      	b.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a136:	2301      	movs	r3, #1
}
 800a138:	4618      	mov	r0, r3
 800a13a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a13e:	46bd      	mov	sp, r7
 800a140:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a144:	58024400 	.word	0x58024400

0800a148 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b090      	sub	sp, #64	@ 0x40
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a152:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a156:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a15a:	430b      	orrs	r3, r1
 800a15c:	f040 8094 	bne.w	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a160:	4b9e      	ldr	r3, [pc, #632]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a164:	f003 0307 	and.w	r3, r3, #7
 800a168:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16c:	2b04      	cmp	r3, #4
 800a16e:	f200 8087 	bhi.w	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a172:	a201      	add	r2, pc, #4	@ (adr r2, 800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a178:	0800a18d 	.word	0x0800a18d
 800a17c:	0800a1b5 	.word	0x0800a1b5
 800a180:	0800a1dd 	.word	0x0800a1dd
 800a184:	0800a279 	.word	0x0800a279
 800a188:	0800a205 	.word	0x0800a205
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a18c:	4b93      	ldr	r3, [pc, #588]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a194:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a198:	d108      	bne.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a19a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f001 f810 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1a8:	f000 bd45 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1b0:	f000 bd41 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a1b4:	4b89      	ldr	r3, [pc, #548]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a1c0:	d108      	bne.n	800a1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1c2:	f107 0318 	add.w	r3, r7, #24
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f000 fd54 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1d0:	f000 bd31 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1d8:	f000 bd2d 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a1dc:	4b7f      	ldr	r3, [pc, #508]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1e8:	d108      	bne.n	800a1fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1ea:	f107 030c 	add.w	r3, r7, #12
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f000 fe94 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1f8:	f000 bd1d 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a200:	f000 bd19 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a204:	4b75      	ldr	r3, [pc, #468]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a208:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a20c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a20e:	4b73      	ldr	r3, [pc, #460]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f003 0304 	and.w	r3, r3, #4
 800a216:	2b04      	cmp	r3, #4
 800a218:	d10c      	bne.n	800a234 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a21a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d109      	bne.n	800a234 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a220:	4b6e      	ldr	r3, [pc, #440]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	08db      	lsrs	r3, r3, #3
 800a226:	f003 0303 	and.w	r3, r3, #3
 800a22a:	4a6d      	ldr	r2, [pc, #436]	@ (800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a22c:	fa22 f303 	lsr.w	r3, r2, r3
 800a230:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a232:	e01f      	b.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a234:	4b69      	ldr	r3, [pc, #420]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a23c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a240:	d106      	bne.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a244:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a248:	d102      	bne.n	800a250 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a24a:	4b66      	ldr	r3, [pc, #408]	@ (800a3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a24c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a24e:	e011      	b.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a250:	4b62      	ldr	r3, [pc, #392]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a258:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a25c:	d106      	bne.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a25e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a264:	d102      	bne.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a266:	4b60      	ldr	r3, [pc, #384]	@ (800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a26a:	e003      	b.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a26c:	2300      	movs	r3, #0
 800a26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a270:	f000 bce1 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a274:	f000 bcdf 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a278:	4b5c      	ldr	r3, [pc, #368]	@ (800a3ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a27a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a27c:	f000 bcdb 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a280:	2300      	movs	r3, #0
 800a282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a284:	f000 bcd7 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a288:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a28c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a290:	430b      	orrs	r3, r1
 800a292:	f040 80ad 	bne.w	800a3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a296:	4b51      	ldr	r3, [pc, #324]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a29a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a29e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2a6:	d056      	beq.n	800a356 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a2a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2ae:	f200 8090 	bhi.w	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b4:	2bc0      	cmp	r3, #192	@ 0xc0
 800a2b6:	f000 8088 	beq.w	800a3ca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2bc:	2bc0      	cmp	r3, #192	@ 0xc0
 800a2be:	f200 8088 	bhi.w	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c4:	2b80      	cmp	r3, #128	@ 0x80
 800a2c6:	d032      	beq.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ca:	2b80      	cmp	r3, #128	@ 0x80
 800a2cc:	f200 8081 	bhi.w	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a2d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d003      	beq.n	800a2de <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a2d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2d8:	2b40      	cmp	r3, #64	@ 0x40
 800a2da:	d014      	beq.n	800a306 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a2dc:	e079      	b.n	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a2de:	4b3f      	ldr	r3, [pc, #252]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a2ea:	d108      	bne.n	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a2ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f000 ff67 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a2f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2fa:	f000 bc9c 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2fe:	2300      	movs	r3, #0
 800a300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a302:	f000 bc98 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a306:	4b35      	ldr	r3, [pc, #212]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a30e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a312:	d108      	bne.n	800a326 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a314:	f107 0318 	add.w	r3, r7, #24
 800a318:	4618      	mov	r0, r3
 800a31a:	f000 fcab 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a322:	f000 bc88 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a326:	2300      	movs	r3, #0
 800a328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a32a:	f000 bc84 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a32e:	4b2b      	ldr	r3, [pc, #172]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a33a:	d108      	bne.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a33c:	f107 030c 	add.w	r3, r7, #12
 800a340:	4618      	mov	r0, r3
 800a342:	f000 fdeb 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a34a:	f000 bc74 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a34e:	2300      	movs	r3, #0
 800a350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a352:	f000 bc70 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a356:	4b21      	ldr	r3, [pc, #132]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a35a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a35e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a360:	4b1e      	ldr	r3, [pc, #120]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f003 0304 	and.w	r3, r3, #4
 800a368:	2b04      	cmp	r3, #4
 800a36a:	d10c      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a36c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d109      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a372:	4b1a      	ldr	r3, [pc, #104]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	08db      	lsrs	r3, r3, #3
 800a378:	f003 0303 	and.w	r3, r3, #3
 800a37c:	4a18      	ldr	r2, [pc, #96]	@ (800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a37e:	fa22 f303 	lsr.w	r3, r2, r3
 800a382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a384:	e01f      	b.n	800a3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a386:	4b15      	ldr	r3, [pc, #84]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a38e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a392:	d106      	bne.n	800a3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a39a:	d102      	bne.n	800a3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a39c:	4b11      	ldr	r3, [pc, #68]	@ (800a3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a39e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3a0:	e011      	b.n	800a3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a3a2:	4b0e      	ldr	r3, [pc, #56]	@ (800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3ae:	d106      	bne.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a3b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3b6:	d102      	bne.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a3b8:	4b0b      	ldr	r3, [pc, #44]	@ (800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3bc:	e003      	b.n	800a3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a3c2:	f000 bc38 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a3c6:	f000 bc36 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a3ca:	4b08      	ldr	r3, [pc, #32]	@ (800a3ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a3cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ce:	f000 bc32 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d6:	f000 bc2e 	b.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a3da:	bf00      	nop
 800a3dc:	58024400 	.word	0x58024400
 800a3e0:	03d09000 	.word	0x03d09000
 800a3e4:	003d0900 	.word	0x003d0900
 800a3e8:	007a1200 	.word	0x007a1200
 800a3ec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a3f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3f4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a3f8:	430b      	orrs	r3, r1
 800a3fa:	f040 809c 	bne.w	800a536 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a3fe:	4b9e      	ldr	r3, [pc, #632]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a402:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a406:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a40e:	d054      	beq.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a412:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a416:	f200 808b 	bhi.w	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a41c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a420:	f000 8083 	beq.w	800a52a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a426:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a42a:	f200 8081 	bhi.w	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a434:	d02f      	beq.n	800a496 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a43c:	d878      	bhi.n	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a440:	2b00      	cmp	r3, #0
 800a442:	d004      	beq.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a44a:	d012      	beq.n	800a472 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a44c:	e070      	b.n	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a44e:	4b8a      	ldr	r3, [pc, #552]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a456:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a45a:	d107      	bne.n	800a46c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a45c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a460:	4618      	mov	r0, r3
 800a462:	f000 feaf 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a46a:	e3e4      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a46c:	2300      	movs	r3, #0
 800a46e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a470:	e3e1      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a472:	4b81      	ldr	r3, [pc, #516]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a47a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a47e:	d107      	bne.n	800a490 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a480:	f107 0318 	add.w	r3, r7, #24
 800a484:	4618      	mov	r0, r3
 800a486:	f000 fbf5 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a48e:	e3d2      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a490:	2300      	movs	r3, #0
 800a492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a494:	e3cf      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a496:	4b78      	ldr	r3, [pc, #480]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a49e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4a2:	d107      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4a4:	f107 030c 	add.w	r3, r7, #12
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f000 fd37 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4b2:	e3c0      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4b8:	e3bd      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a4ba:	4b6f      	ldr	r3, [pc, #444]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a4c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a4c4:	4b6c      	ldr	r3, [pc, #432]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f003 0304 	and.w	r3, r3, #4
 800a4cc:	2b04      	cmp	r3, #4
 800a4ce:	d10c      	bne.n	800a4ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a4d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d109      	bne.n	800a4ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4d6:	4b68      	ldr	r3, [pc, #416]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	08db      	lsrs	r3, r3, #3
 800a4dc:	f003 0303 	and.w	r3, r3, #3
 800a4e0:	4a66      	ldr	r2, [pc, #408]	@ (800a67c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a4e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a4e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4e8:	e01e      	b.n	800a528 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a4ea:	4b63      	ldr	r3, [pc, #396]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4f6:	d106      	bne.n	800a506 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a4f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4fe:	d102      	bne.n	800a506 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a500:	4b5f      	ldr	r3, [pc, #380]	@ (800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a504:	e010      	b.n	800a528 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a506:	4b5c      	ldr	r3, [pc, #368]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a50e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a512:	d106      	bne.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a51a:	d102      	bne.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a51c:	4b59      	ldr	r3, [pc, #356]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a520:	e002      	b.n	800a528 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a522:	2300      	movs	r3, #0
 800a524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a526:	e386      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a528:	e385      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a52a:	4b57      	ldr	r3, [pc, #348]	@ (800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a52c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a52e:	e382      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a530:	2300      	movs	r3, #0
 800a532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a534:	e37f      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a536:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a53a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a53e:	430b      	orrs	r3, r1
 800a540:	f040 80a7 	bne.w	800a692 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a544:	4b4c      	ldr	r3, [pc, #304]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a548:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a54c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a550:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a554:	d055      	beq.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a558:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a55c:	f200 8096 	bhi.w	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a562:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a566:	f000 8084 	beq.w	800a672 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a570:	f200 808c 	bhi.w	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a576:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a57a:	d030      	beq.n	800a5de <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a582:	f200 8083 	bhi.w	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d004      	beq.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a592:	d012      	beq.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a594:	e07a      	b.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a596:	4b38      	ldr	r3, [pc, #224]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a59e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5a2:	d107      	bne.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f000 fe0b 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5b2:	e340      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5b8:	e33d      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a5ba:	4b2f      	ldr	r3, [pc, #188]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5c6:	d107      	bne.n	800a5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5c8:	f107 0318 	add.w	r3, r7, #24
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f000 fb51 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a5d2:	69bb      	ldr	r3, [r7, #24]
 800a5d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5d6:	e32e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5dc:	e32b      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a5de:	4b26      	ldr	r3, [pc, #152]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a5e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5ea:	d107      	bne.n	800a5fc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5ec:	f107 030c 	add.w	r3, r7, #12
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 fc93 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5fa:	e31c      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a600:	e319      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a602:	4b1d      	ldr	r3, [pc, #116]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a606:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a60a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a60c:	4b1a      	ldr	r3, [pc, #104]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f003 0304 	and.w	r3, r3, #4
 800a614:	2b04      	cmp	r3, #4
 800a616:	d10c      	bne.n	800a632 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d109      	bne.n	800a632 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a61e:	4b16      	ldr	r3, [pc, #88]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	08db      	lsrs	r3, r3, #3
 800a624:	f003 0303 	and.w	r3, r3, #3
 800a628:	4a14      	ldr	r2, [pc, #80]	@ (800a67c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a62a:	fa22 f303 	lsr.w	r3, r2, r3
 800a62e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a630:	e01e      	b.n	800a670 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a632:	4b11      	ldr	r3, [pc, #68]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a63a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a63e:	d106      	bne.n	800a64e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a642:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a646:	d102      	bne.n	800a64e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a648:	4b0d      	ldr	r3, [pc, #52]	@ (800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a64a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a64c:	e010      	b.n	800a670 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a64e:	4b0a      	ldr	r3, [pc, #40]	@ (800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a656:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a65a:	d106      	bne.n	800a66a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a65c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a65e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a662:	d102      	bne.n	800a66a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a664:	4b07      	ldr	r3, [pc, #28]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a668:	e002      	b.n	800a670 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a66a:	2300      	movs	r3, #0
 800a66c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a66e:	e2e2      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a670:	e2e1      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a672:	4b05      	ldr	r3, [pc, #20]	@ (800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a676:	e2de      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a678:	58024400 	.word	0x58024400
 800a67c:	03d09000 	.word	0x03d09000
 800a680:	003d0900 	.word	0x003d0900
 800a684:	007a1200 	.word	0x007a1200
 800a688:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a68c:	2300      	movs	r3, #0
 800a68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a690:	e2d1      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a692:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a696:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a69a:	430b      	orrs	r3, r1
 800a69c:	f040 809c 	bne.w	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a6a0:	4b93      	ldr	r3, [pc, #588]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a6a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a6b0:	d054      	beq.n	800a75c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a6b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a6b8:	f200 808b 	bhi.w	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a6c2:	f000 8083 	beq.w	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a6cc:	f200 8081 	bhi.w	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a6d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6d6:	d02f      	beq.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6de:	d878      	bhi.n	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d004      	beq.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6ec:	d012      	beq.n	800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a6ee:	e070      	b.n	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a6f0:	4b7f      	ldr	r3, [pc, #508]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6fc:	d107      	bne.n	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a6fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a702:	4618      	mov	r0, r3
 800a704:	f000 fd5e 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a70c:	e293      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a70e:	2300      	movs	r3, #0
 800a710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a712:	e290      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a714:	4b76      	ldr	r3, [pc, #472]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a71c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a720:	d107      	bne.n	800a732 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a722:	f107 0318 	add.w	r3, r7, #24
 800a726:	4618      	mov	r0, r3
 800a728:	f000 faa4 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a730:	e281      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a732:	2300      	movs	r3, #0
 800a734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a736:	e27e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a738:	4b6d      	ldr	r3, [pc, #436]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a744:	d107      	bne.n	800a756 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a746:	f107 030c 	add.w	r3, r7, #12
 800a74a:	4618      	mov	r0, r3
 800a74c:	f000 fbe6 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a754:	e26f      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a756:	2300      	movs	r3, #0
 800a758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a75a:	e26c      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a75c:	4b64      	ldr	r3, [pc, #400]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a75e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a760:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a764:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a766:	4b62      	ldr	r3, [pc, #392]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0304 	and.w	r3, r3, #4
 800a76e:	2b04      	cmp	r3, #4
 800a770:	d10c      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a774:	2b00      	cmp	r3, #0
 800a776:	d109      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a778:	4b5d      	ldr	r3, [pc, #372]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	08db      	lsrs	r3, r3, #3
 800a77e:	f003 0303 	and.w	r3, r3, #3
 800a782:	4a5c      	ldr	r2, [pc, #368]	@ (800a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a784:	fa22 f303 	lsr.w	r3, r2, r3
 800a788:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a78a:	e01e      	b.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a78c:	4b58      	ldr	r3, [pc, #352]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a794:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a798:	d106      	bne.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a79a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a79c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7a0:	d102      	bne.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a7a2:	4b55      	ldr	r3, [pc, #340]	@ (800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a7a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7a6:	e010      	b.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a7a8:	4b51      	ldr	r3, [pc, #324]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7b4:	d106      	bne.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a7b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7bc:	d102      	bne.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a7be:	4b4f      	ldr	r3, [pc, #316]	@ (800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7c2:	e002      	b.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a7c8:	e235      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a7ca:	e234      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a7cc:	4b4c      	ldr	r3, [pc, #304]	@ (800a900 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a7ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7d0:	e231      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7d6:	e22e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a7d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7dc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a7e0:	430b      	orrs	r3, r1
 800a7e2:	f040 808f 	bne.w	800a904 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a7e6:	4b42      	ldr	r3, [pc, #264]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7ea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a7ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7f6:	d06b      	beq.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7fe:	d874      	bhi.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a802:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a806:	d056      	beq.n	800a8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a80e:	d86c      	bhi.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a812:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a816:	d03b      	beq.n	800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a81a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a81e:	d864      	bhi.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a822:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a826:	d021      	beq.n	800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a82a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a82e:	d85c      	bhi.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a832:	2b00      	cmp	r3, #0
 800a834:	d004      	beq.n	800a840 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a83c:	d004      	beq.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a83e:	e054      	b.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a840:	f7fe fa0a 	bl	8008c58 <HAL_RCC_GetPCLK1Freq>
 800a844:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a846:	e1f6      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a848:	4b29      	ldr	r3, [pc, #164]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a850:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a854:	d107      	bne.n	800a866 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a856:	f107 0318 	add.w	r3, r7, #24
 800a85a:	4618      	mov	r0, r3
 800a85c:	f000 fa0a 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a860:	69fb      	ldr	r3, [r7, #28]
 800a862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a864:	e1e7      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a866:	2300      	movs	r3, #0
 800a868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a86a:	e1e4      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a86c:	4b20      	ldr	r3, [pc, #128]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a878:	d107      	bne.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a87a:	f107 030c 	add.w	r3, r7, #12
 800a87e:	4618      	mov	r0, r3
 800a880:	f000 fb4c 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a884:	693b      	ldr	r3, [r7, #16]
 800a886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a888:	e1d5      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a88a:	2300      	movs	r3, #0
 800a88c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a88e:	e1d2      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a890:	4b17      	ldr	r3, [pc, #92]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f003 0304 	and.w	r3, r3, #4
 800a898:	2b04      	cmp	r3, #4
 800a89a:	d109      	bne.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a89c:	4b14      	ldr	r3, [pc, #80]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	08db      	lsrs	r3, r3, #3
 800a8a2:	f003 0303 	and.w	r3, r3, #3
 800a8a6:	4a13      	ldr	r2, [pc, #76]	@ (800a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a8a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a8ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8ae:	e1c2      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8b4:	e1bf      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a8b6:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8c2:	d102      	bne.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a8c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8c8:	e1b5      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8ce:	e1b2      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a8d0:	4b07      	ldr	r3, [pc, #28]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8dc:	d102      	bne.n	800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a8de:	4b07      	ldr	r3, [pc, #28]	@ (800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a8e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8e2:	e1a8      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8e8:	e1a5      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8ee:	e1a2      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8f0:	58024400 	.word	0x58024400
 800a8f4:	03d09000 	.word	0x03d09000
 800a8f8:	003d0900 	.word	0x003d0900
 800a8fc:	007a1200 	.word	0x007a1200
 800a900:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a904:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a908:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a90c:	430b      	orrs	r3, r1
 800a90e:	d173      	bne.n	800a9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a910:	4b9c      	ldr	r3, [pc, #624]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a914:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a918:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a91a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a91c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a920:	d02f      	beq.n	800a982 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a924:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a928:	d863      	bhi.n	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a92a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d004      	beq.n	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a936:	d012      	beq.n	800a95e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a938:	e05b      	b.n	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a93a:	4b92      	ldr	r3, [pc, #584]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a946:	d107      	bne.n	800a958 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a948:	f107 0318 	add.w	r3, r7, #24
 800a94c:	4618      	mov	r0, r3
 800a94e:	f000 f991 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a956:	e16e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a958:	2300      	movs	r3, #0
 800a95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a95c:	e16b      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a95e:	4b89      	ldr	r3, [pc, #548]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a96a:	d107      	bne.n	800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a96c:	f107 030c 	add.w	r3, r7, #12
 800a970:	4618      	mov	r0, r3
 800a972:	f000 fad3 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a97a:	e15c      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a97c:	2300      	movs	r3, #0
 800a97e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a980:	e159      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a982:	4b80      	ldr	r3, [pc, #512]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a986:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a98a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a98c:	4b7d      	ldr	r3, [pc, #500]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f003 0304 	and.w	r3, r3, #4
 800a994:	2b04      	cmp	r3, #4
 800a996:	d10c      	bne.n	800a9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d109      	bne.n	800a9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a99e:	4b79      	ldr	r3, [pc, #484]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	08db      	lsrs	r3, r3, #3
 800a9a4:	f003 0303 	and.w	r3, r3, #3
 800a9a8:	4a77      	ldr	r2, [pc, #476]	@ (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a9aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a9ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9b0:	e01e      	b.n	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a9b2:	4b74      	ldr	r3, [pc, #464]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9be:	d106      	bne.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a9c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9c6:	d102      	bne.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a9c8:	4b70      	ldr	r3, [pc, #448]	@ (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9cc:	e010      	b.n	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9ce:	4b6d      	ldr	r3, [pc, #436]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9da:	d106      	bne.n	800a9ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a9dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9e2:	d102      	bne.n	800a9ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a9e4:	4b6a      	ldr	r3, [pc, #424]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a9e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9e8:	e002      	b.n	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9ee:	e122      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9f0:	e121      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9f6:	e11e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a9f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9fc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800aa00:	430b      	orrs	r3, r1
 800aa02:	d133      	bne.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800aa04:	4b5f      	ldr	r3, [pc, #380]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa0c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aa0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d004      	beq.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800aa14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa1a:	d012      	beq.n	800aa42 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800aa1c:	e023      	b.n	800aa66 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa1e:	4b59      	ldr	r3, [pc, #356]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa2a:	d107      	bne.n	800aa3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa30:	4618      	mov	r0, r3
 800aa32:	f000 fbc7 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa3a:	e0fc      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa40:	e0f9      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa42:	4b50      	ldr	r3, [pc, #320]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa4e:	d107      	bne.n	800aa60 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa50:	f107 0318 	add.w	r3, r7, #24
 800aa54:	4618      	mov	r0, r3
 800aa56:	f000 f90d 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800aa5a:	6a3b      	ldr	r3, [r7, #32]
 800aa5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa5e:	e0ea      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa60:	2300      	movs	r3, #0
 800aa62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa64:	e0e7      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aa66:	2300      	movs	r3, #0
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa6a:	e0e4      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800aa6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa70:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800aa74:	430b      	orrs	r3, r1
 800aa76:	f040 808d 	bne.w	800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800aa7a:	4b42      	ldr	r3, [pc, #264]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa7e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800aa82:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aa84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa8a:	d06b      	beq.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800aa8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa92:	d874      	bhi.n	800ab7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aa94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa9a:	d056      	beq.n	800ab4a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800aa9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aaa2:	d86c      	bhi.n	800ab7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aaa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aaaa:	d03b      	beq.n	800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800aaac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aab2:	d864      	bhi.n	800ab7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaba:	d021      	beq.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800aabc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aabe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aac2:	d85c      	bhi.n	800ab7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d004      	beq.n	800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800aaca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aacc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aad0:	d004      	beq.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800aad2:	e054      	b.n	800ab7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800aad4:	f000 f8b8 	bl	800ac48 <HAL_RCCEx_GetD3PCLK1Freq>
 800aad8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aada:	e0ac      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aadc:	4b29      	ldr	r3, [pc, #164]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aae4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aae8:	d107      	bne.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aaea:	f107 0318 	add.w	r3, r7, #24
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f000 f8c0 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaf8:	e09d      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aafa:	2300      	movs	r3, #0
 800aafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aafe:	e09a      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab00:	4b20      	ldr	r3, [pc, #128]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab0c:	d107      	bne.n	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab0e:	f107 030c 	add.w	r3, r7, #12
 800ab12:	4618      	mov	r0, r3
 800ab14:	f000 fa02 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab1c:	e08b      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab22:	e088      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ab24:	4b17      	ldr	r3, [pc, #92]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f003 0304 	and.w	r3, r3, #4
 800ab2c:	2b04      	cmp	r3, #4
 800ab2e:	d109      	bne.n	800ab44 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab30:	4b14      	ldr	r3, [pc, #80]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	08db      	lsrs	r3, r3, #3
 800ab36:	f003 0303 	and.w	r3, r3, #3
 800ab3a:	4a13      	ldr	r2, [pc, #76]	@ (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ab3c:	fa22 f303 	lsr.w	r3, r2, r3
 800ab40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab42:	e078      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab44:	2300      	movs	r3, #0
 800ab46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab48:	e075      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ab4a:	4b0e      	ldr	r3, [pc, #56]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab56:	d102      	bne.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ab58:	4b0c      	ldr	r3, [pc, #48]	@ (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ab5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab5c:	e06b      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab62:	e068      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ab64:	4b07      	ldr	r3, [pc, #28]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab70:	d102      	bne.n	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ab72:	4b07      	ldr	r3, [pc, #28]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ab74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab76:	e05e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab7c:	e05b      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab82:	e058      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab84:	58024400 	.word	0x58024400
 800ab88:	03d09000 	.word	0x03d09000
 800ab8c:	003d0900 	.word	0x003d0900
 800ab90:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ab94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab98:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ab9c:	430b      	orrs	r3, r1
 800ab9e:	d148      	bne.n	800ac32 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aba0:	4b27      	ldr	r3, [pc, #156]	@ (800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aba4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aba8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800abaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abb0:	d02a      	beq.n	800ac08 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800abb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abb8:	d838      	bhi.n	800ac2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800abba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d004      	beq.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800abc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abc6:	d00d      	beq.n	800abe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800abc8:	e030      	b.n	800ac2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800abca:	4b1d      	ldr	r3, [pc, #116]	@ (800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abd6:	d102      	bne.n	800abde <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800abd8:	4b1a      	ldr	r3, [pc, #104]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800abda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abdc:	e02b      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abde:	2300      	movs	r3, #0
 800abe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abe2:	e028      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800abe4:	4b16      	ldr	r3, [pc, #88]	@ (800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800abf0:	d107      	bne.n	800ac02 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800abf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800abf6:	4618      	mov	r0, r3
 800abf8:	f000 fae4 	bl	800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800abfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac00:	e019      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac02:	2300      	movs	r3, #0
 800ac04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac06:	e016      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac08:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac14:	d107      	bne.n	800ac26 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac16:	f107 0318 	add.w	r3, r7, #24
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f000 f82a 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac24:	e007      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac26:	2300      	movs	r3, #0
 800ac28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac2a:	e004      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac30:	e001      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ac32:	2300      	movs	r3, #0
 800ac34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ac36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3740      	adds	r7, #64	@ 0x40
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	58024400 	.word	0x58024400
 800ac44:	007a1200 	.word	0x007a1200

0800ac48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ac4c:	f7fd ffd4 	bl	8008bf8 <HAL_RCC_GetHCLKFreq>
 800ac50:	4602      	mov	r2, r0
 800ac52:	4b06      	ldr	r3, [pc, #24]	@ (800ac6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ac54:	6a1b      	ldr	r3, [r3, #32]
 800ac56:	091b      	lsrs	r3, r3, #4
 800ac58:	f003 0307 	and.w	r3, r3, #7
 800ac5c:	4904      	ldr	r1, [pc, #16]	@ (800ac70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ac5e:	5ccb      	ldrb	r3, [r1, r3]
 800ac60:	f003 031f 	and.w	r3, r3, #31
 800ac64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	58024400 	.word	0x58024400
 800ac70:	08023428 	.word	0x08023428

0800ac74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b089      	sub	sp, #36	@ 0x24
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ac7c:	4ba1      	ldr	r3, [pc, #644]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac80:	f003 0303 	and.w	r3, r3, #3
 800ac84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ac86:	4b9f      	ldr	r3, [pc, #636]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac8a:	0b1b      	lsrs	r3, r3, #12
 800ac8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ac90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ac92:	4b9c      	ldr	r3, [pc, #624]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac96:	091b      	lsrs	r3, r3, #4
 800ac98:	f003 0301 	and.w	r3, r3, #1
 800ac9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ac9e:	4b99      	ldr	r3, [pc, #612]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aca2:	08db      	lsrs	r3, r3, #3
 800aca4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aca8:	693a      	ldr	r2, [r7, #16]
 800acaa:	fb02 f303 	mul.w	r3, r2, r3
 800acae:	ee07 3a90 	vmov	s15, r3
 800acb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acb6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	f000 8111 	beq.w	800aee4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800acc2:	69bb      	ldr	r3, [r7, #24]
 800acc4:	2b02      	cmp	r3, #2
 800acc6:	f000 8083 	beq.w	800add0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	2b02      	cmp	r3, #2
 800acce:	f200 80a1 	bhi.w	800ae14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d003      	beq.n	800ace0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800acd8:	69bb      	ldr	r3, [r7, #24]
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d056      	beq.n	800ad8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800acde:	e099      	b.n	800ae14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ace0:	4b88      	ldr	r3, [pc, #544]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f003 0320 	and.w	r3, r3, #32
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d02d      	beq.n	800ad48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acec:	4b85      	ldr	r3, [pc, #532]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	08db      	lsrs	r3, r3, #3
 800acf2:	f003 0303 	and.w	r3, r3, #3
 800acf6:	4a84      	ldr	r2, [pc, #528]	@ (800af08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800acf8:	fa22 f303 	lsr.w	r3, r2, r3
 800acfc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	ee07 3a90 	vmov	s15, r3
 800ad04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	ee07 3a90 	vmov	s15, r3
 800ad0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad16:	4b7b      	ldr	r3, [pc, #492]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad1e:	ee07 3a90 	vmov	s15, r3
 800ad22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad26:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ad46:	e087      	b.n	800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	ee07 3a90 	vmov	s15, r3
 800ad4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800af10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ad56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad5a:	4b6a      	ldr	r3, [pc, #424]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad62:	ee07 3a90 	vmov	s15, r3
 800ad66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad6a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad8a:	e065      	b.n	800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	ee07 3a90 	vmov	s15, r3
 800ad92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800af14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad9e:	4b59      	ldr	r3, [pc, #356]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ada0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ada2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ada6:	ee07 3a90 	vmov	s15, r3
 800adaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adae:	ed97 6a03 	vldr	s12, [r7, #12]
 800adb2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800adb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800adba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800adbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800adc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800adc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800adce:	e043      	b.n	800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	ee07 3a90 	vmov	s15, r3
 800add6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800af18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800adde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ade2:	4b48      	ldr	r3, [pc, #288]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ade4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ade6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adea:	ee07 3a90 	vmov	s15, r3
 800adee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adf2:	ed97 6a03 	vldr	s12, [r7, #12]
 800adf6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800adfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800adfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae12:	e021      	b.n	800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	ee07 3a90 	vmov	s15, r3
 800ae1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800af14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ae22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae26:	4b37      	ldr	r3, [pc, #220]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae2e:	ee07 3a90 	vmov	s15, r3
 800ae32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae36:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ae58:	4b2a      	ldr	r3, [pc, #168]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae5c:	0a5b      	lsrs	r3, r3, #9
 800ae5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae62:	ee07 3a90 	vmov	s15, r3
 800ae66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ae72:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae7e:	ee17 2a90 	vmov	r2, s15
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ae86:	4b1f      	ldr	r3, [pc, #124]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8a:	0c1b      	lsrs	r3, r3, #16
 800ae8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae90:	ee07 3a90 	vmov	s15, r3
 800ae94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aea0:	edd7 6a07 	vldr	s13, [r7, #28]
 800aea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aea8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aeac:	ee17 2a90 	vmov	r2, s15
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800aeb4:	4b13      	ldr	r3, [pc, #76]	@ (800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aeb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeb8:	0e1b      	lsrs	r3, r3, #24
 800aeba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aebe:	ee07 3a90 	vmov	s15, r3
 800aec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aec6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aeca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aece:	edd7 6a07 	vldr	s13, [r7, #28]
 800aed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aed6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aeda:	ee17 2a90 	vmov	r2, s15
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800aee2:	e008      	b.n	800aef6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2200      	movs	r2, #0
 800aee8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2200      	movs	r2, #0
 800aeee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	609a      	str	r2, [r3, #8]
}
 800aef6:	bf00      	nop
 800aef8:	3724      	adds	r7, #36	@ 0x24
 800aefa:	46bd      	mov	sp, r7
 800aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af00:	4770      	bx	lr
 800af02:	bf00      	nop
 800af04:	58024400 	.word	0x58024400
 800af08:	03d09000 	.word	0x03d09000
 800af0c:	46000000 	.word	0x46000000
 800af10:	4c742400 	.word	0x4c742400
 800af14:	4a742400 	.word	0x4a742400
 800af18:	4af42400 	.word	0x4af42400

0800af1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b089      	sub	sp, #36	@ 0x24
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800af24:	4ba1      	ldr	r3, [pc, #644]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af28:	f003 0303 	and.w	r3, r3, #3
 800af2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800af2e:	4b9f      	ldr	r3, [pc, #636]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af32:	0d1b      	lsrs	r3, r3, #20
 800af34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800af3a:	4b9c      	ldr	r3, [pc, #624]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af3e:	0a1b      	lsrs	r3, r3, #8
 800af40:	f003 0301 	and.w	r3, r3, #1
 800af44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800af46:	4b99      	ldr	r3, [pc, #612]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af4a:	08db      	lsrs	r3, r3, #3
 800af4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af50:	693a      	ldr	r2, [r7, #16]
 800af52:	fb02 f303 	mul.w	r3, r2, r3
 800af56:	ee07 3a90 	vmov	s15, r3
 800af5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	2b00      	cmp	r3, #0
 800af66:	f000 8111 	beq.w	800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	2b02      	cmp	r3, #2
 800af6e:	f000 8083 	beq.w	800b078 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	2b02      	cmp	r3, #2
 800af76:	f200 80a1 	bhi.w	800b0bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d003      	beq.n	800af88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800af80:	69bb      	ldr	r3, [r7, #24]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d056      	beq.n	800b034 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800af86:	e099      	b.n	800b0bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af88:	4b88      	ldr	r3, [pc, #544]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f003 0320 	and.w	r3, r3, #32
 800af90:	2b00      	cmp	r3, #0
 800af92:	d02d      	beq.n	800aff0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af94:	4b85      	ldr	r3, [pc, #532]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	08db      	lsrs	r3, r3, #3
 800af9a:	f003 0303 	and.w	r3, r3, #3
 800af9e:	4a84      	ldr	r2, [pc, #528]	@ (800b1b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800afa0:	fa22 f303 	lsr.w	r3, r2, r3
 800afa4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	ee07 3a90 	vmov	s15, r3
 800afac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	ee07 3a90 	vmov	s15, r3
 800afb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afbe:	4b7b      	ldr	r3, [pc, #492]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc6:	ee07 3a90 	vmov	s15, r3
 800afca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afce:	ed97 6a03 	vldr	s12, [r7, #12]
 800afd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800afee:	e087      	b.n	800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	ee07 3a90 	vmov	s15, r3
 800aff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800affa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b1b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800affe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b002:	4b6a      	ldr	r3, [pc, #424]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b00a:	ee07 3a90 	vmov	s15, r3
 800b00e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b012:	ed97 6a03 	vldr	s12, [r7, #12]
 800b016:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b01a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b01e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b022:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b026:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b02a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b02e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b032:	e065      	b.n	800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	ee07 3a90 	vmov	s15, r3
 800b03a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b03e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b1bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b046:	4b59      	ldr	r3, [pc, #356]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b04a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b04e:	ee07 3a90 	vmov	s15, r3
 800b052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b056:	ed97 6a03 	vldr	s12, [r7, #12]
 800b05a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b05e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b066:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b06a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b06e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b072:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b076:	e043      	b.n	800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	ee07 3a90 	vmov	s15, r3
 800b07e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b082:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b1c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b08a:	4b48      	ldr	r3, [pc, #288]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b08c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b08e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b092:	ee07 3a90 	vmov	s15, r3
 800b096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b09a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b09e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b0a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0ba:	e021      	b.n	800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	ee07 3a90 	vmov	s15, r3
 800b0c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b1bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0ce:	4b37      	ldr	r3, [pc, #220]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0d6:	ee07 3a90 	vmov	s15, r3
 800b0da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0de:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b0e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b100:	4b2a      	ldr	r3, [pc, #168]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b104:	0a5b      	lsrs	r3, r3, #9
 800b106:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b10a:	ee07 3a90 	vmov	s15, r3
 800b10e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b112:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b116:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b11a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b11e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b126:	ee17 2a90 	vmov	r2, s15
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b12e:	4b1f      	ldr	r3, [pc, #124]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b132:	0c1b      	lsrs	r3, r3, #16
 800b134:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b138:	ee07 3a90 	vmov	s15, r3
 800b13c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b140:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b144:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b148:	edd7 6a07 	vldr	s13, [r7, #28]
 800b14c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b154:	ee17 2a90 	vmov	r2, s15
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b15c:	4b13      	ldr	r3, [pc, #76]	@ (800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b15e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b160:	0e1b      	lsrs	r3, r3, #24
 800b162:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b166:	ee07 3a90 	vmov	s15, r3
 800b16a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b16e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b172:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b176:	edd7 6a07 	vldr	s13, [r7, #28]
 800b17a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b17e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b182:	ee17 2a90 	vmov	r2, s15
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b18a:	e008      	b.n	800b19e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2200      	movs	r2, #0
 800b19c:	609a      	str	r2, [r3, #8]
}
 800b19e:	bf00      	nop
 800b1a0:	3724      	adds	r7, #36	@ 0x24
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	58024400 	.word	0x58024400
 800b1b0:	03d09000 	.word	0x03d09000
 800b1b4:	46000000 	.word	0x46000000
 800b1b8:	4c742400 	.word	0x4c742400
 800b1bc:	4a742400 	.word	0x4a742400
 800b1c0:	4af42400 	.word	0x4af42400

0800b1c4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b089      	sub	sp, #36	@ 0x24
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1cc:	4ba0      	ldr	r3, [pc, #640]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d0:	f003 0303 	and.w	r3, r3, #3
 800b1d4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b1d6:	4b9e      	ldr	r3, [pc, #632]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1da:	091b      	lsrs	r3, r3, #4
 800b1dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b1e0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b1e2:	4b9b      	ldr	r3, [pc, #620]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e6:	f003 0301 	and.w	r3, r3, #1
 800b1ea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b1ec:	4b98      	ldr	r3, [pc, #608]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1f0:	08db      	lsrs	r3, r3, #3
 800b1f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b1f6:	693a      	ldr	r2, [r7, #16]
 800b1f8:	fb02 f303 	mul.w	r3, r2, r3
 800b1fc:	ee07 3a90 	vmov	s15, r3
 800b200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b204:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f000 8111 	beq.w	800b432 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b210:	69bb      	ldr	r3, [r7, #24]
 800b212:	2b02      	cmp	r3, #2
 800b214:	f000 8083 	beq.w	800b31e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	f200 80a1 	bhi.w	800b362 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b220:	69bb      	ldr	r3, [r7, #24]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d003      	beq.n	800b22e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d056      	beq.n	800b2da <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b22c:	e099      	b.n	800b362 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b22e:	4b88      	ldr	r3, [pc, #544]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 0320 	and.w	r3, r3, #32
 800b236:	2b00      	cmp	r3, #0
 800b238:	d02d      	beq.n	800b296 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b23a:	4b85      	ldr	r3, [pc, #532]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	08db      	lsrs	r3, r3, #3
 800b240:	f003 0303 	and.w	r3, r3, #3
 800b244:	4a83      	ldr	r2, [pc, #524]	@ (800b454 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b246:	fa22 f303 	lsr.w	r3, r2, r3
 800b24a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	ee07 3a90 	vmov	s15, r3
 800b252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	ee07 3a90 	vmov	s15, r3
 800b25c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b260:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b264:	4b7a      	ldr	r3, [pc, #488]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b26c:	ee07 3a90 	vmov	s15, r3
 800b270:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b274:	ed97 6a03 	vldr	s12, [r7, #12]
 800b278:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b27c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b280:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b284:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b288:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b28c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b290:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b294:	e087      	b.n	800b3a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	ee07 3a90 	vmov	s15, r3
 800b29c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b45c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b2a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2a8:	4b69      	ldr	r3, [pc, #420]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2b0:	ee07 3a90 	vmov	s15, r3
 800b2b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2bc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b2c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2d8:	e065      	b.n	800b3a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	ee07 3a90 	vmov	s15, r3
 800b2e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2e4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b460 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b2e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2ec:	4b58      	ldr	r3, [pc, #352]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2f4:	ee07 3a90 	vmov	s15, r3
 800b2f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b300:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b304:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b308:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b30c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b310:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b314:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b318:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b31c:	e043      	b.n	800b3a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	ee07 3a90 	vmov	s15, r3
 800b324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b328:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b464 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b32c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b330:	4b47      	ldr	r3, [pc, #284]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b338:	ee07 3a90 	vmov	s15, r3
 800b33c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b340:	ed97 6a03 	vldr	s12, [r7, #12]
 800b344:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b348:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b34c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b350:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b354:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b35c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b360:	e021      	b.n	800b3a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	ee07 3a90 	vmov	s15, r3
 800b368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b36c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b45c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b370:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b374:	4b36      	ldr	r3, [pc, #216]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b37c:	ee07 3a90 	vmov	s15, r3
 800b380:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b384:	ed97 6a03 	vldr	s12, [r7, #12]
 800b388:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b38c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b390:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b398:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b39c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3a4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b3a6:	4b2a      	ldr	r3, [pc, #168]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3aa:	0a5b      	lsrs	r3, r3, #9
 800b3ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3b0:	ee07 3a90 	vmov	s15, r3
 800b3b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3c0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3cc:	ee17 2a90 	vmov	r2, s15
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b3d4:	4b1e      	ldr	r3, [pc, #120]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3d8:	0c1b      	lsrs	r3, r3, #16
 800b3da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3de:	ee07 3a90 	vmov	s15, r3
 800b3e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3fa:	ee17 2a90 	vmov	r2, s15
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b402:	4b13      	ldr	r3, [pc, #76]	@ (800b450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b406:	0e1b      	lsrs	r3, r3, #24
 800b408:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b40c:	ee07 3a90 	vmov	s15, r3
 800b410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b414:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b418:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b41c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b428:	ee17 2a90 	vmov	r2, s15
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b430:	e008      	b.n	800b444 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2200      	movs	r2, #0
 800b436:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2200      	movs	r2, #0
 800b442:	609a      	str	r2, [r3, #8]
}
 800b444:	bf00      	nop
 800b446:	3724      	adds	r7, #36	@ 0x24
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr
 800b450:	58024400 	.word	0x58024400
 800b454:	03d09000 	.word	0x03d09000
 800b458:	46000000 	.word	0x46000000
 800b45c:	4c742400 	.word	0x4c742400
 800b460:	4a742400 	.word	0x4a742400
 800b464:	4af42400 	.word	0x4af42400

0800b468 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b084      	sub	sp, #16
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b472:	2300      	movs	r3, #0
 800b474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b476:	4b53      	ldr	r3, [pc, #332]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47a:	f003 0303 	and.w	r3, r3, #3
 800b47e:	2b03      	cmp	r3, #3
 800b480:	d101      	bne.n	800b486 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b482:	2301      	movs	r3, #1
 800b484:	e099      	b.n	800b5ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b486:	4b4f      	ldr	r3, [pc, #316]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a4e      	ldr	r2, [pc, #312]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b48c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b490:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b492:	f7f7 ffaf 	bl	80033f4 <HAL_GetTick>
 800b496:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b498:	e008      	b.n	800b4ac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b49a:	f7f7 ffab 	bl	80033f4 <HAL_GetTick>
 800b49e:	4602      	mov	r2, r0
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	1ad3      	subs	r3, r2, r3
 800b4a4:	2b02      	cmp	r3, #2
 800b4a6:	d901      	bls.n	800b4ac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b4a8:	2303      	movs	r3, #3
 800b4aa:	e086      	b.n	800b5ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b4ac:	4b45      	ldr	r3, [pc, #276]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d1f0      	bne.n	800b49a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b4b8:	4b42      	ldr	r3, [pc, #264]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4bc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	031b      	lsls	r3, r3, #12
 800b4c6:	493f      	ldr	r1, [pc, #252]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	628b      	str	r3, [r1, #40]	@ 0x28
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	3b01      	subs	r3, #1
 800b4d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	025b      	lsls	r3, r3, #9
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	431a      	orrs	r2, r3
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	68db      	ldr	r3, [r3, #12]
 800b4e6:	3b01      	subs	r3, #1
 800b4e8:	041b      	lsls	r3, r3, #16
 800b4ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b4ee:	431a      	orrs	r2, r3
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	691b      	ldr	r3, [r3, #16]
 800b4f4:	3b01      	subs	r3, #1
 800b4f6:	061b      	lsls	r3, r3, #24
 800b4f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b4fc:	4931      	ldr	r1, [pc, #196]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b4fe:	4313      	orrs	r3, r2
 800b500:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b502:	4b30      	ldr	r3, [pc, #192]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b506:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	695b      	ldr	r3, [r3, #20]
 800b50e:	492d      	ldr	r1, [pc, #180]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b510:	4313      	orrs	r3, r2
 800b512:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b514:	4b2b      	ldr	r3, [pc, #172]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b518:	f023 0220 	bic.w	r2, r3, #32
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	699b      	ldr	r3, [r3, #24]
 800b520:	4928      	ldr	r1, [pc, #160]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b522:	4313      	orrs	r3, r2
 800b524:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b526:	4b27      	ldr	r3, [pc, #156]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b52a:	4a26      	ldr	r2, [pc, #152]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b52c:	f023 0310 	bic.w	r3, r3, #16
 800b530:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b532:	4b24      	ldr	r3, [pc, #144]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b534:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b536:	4b24      	ldr	r3, [pc, #144]	@ (800b5c8 <RCCEx_PLL2_Config+0x160>)
 800b538:	4013      	ands	r3, r2
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	69d2      	ldr	r2, [r2, #28]
 800b53e:	00d2      	lsls	r2, r2, #3
 800b540:	4920      	ldr	r1, [pc, #128]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b542:	4313      	orrs	r3, r2
 800b544:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b546:	4b1f      	ldr	r3, [pc, #124]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b54a:	4a1e      	ldr	r2, [pc, #120]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b54c:	f043 0310 	orr.w	r3, r3, #16
 800b550:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d106      	bne.n	800b566 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b558:	4b1a      	ldr	r3, [pc, #104]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b55a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b55c:	4a19      	ldr	r2, [pc, #100]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b55e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b562:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b564:	e00f      	b.n	800b586 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d106      	bne.n	800b57a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b56c:	4b15      	ldr	r3, [pc, #84]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b56e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b570:	4a14      	ldr	r2, [pc, #80]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b576:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b578:	e005      	b.n	800b586 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b57a:	4b12      	ldr	r3, [pc, #72]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b57e:	4a11      	ldr	r2, [pc, #68]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b580:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b584:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b586:	4b0f      	ldr	r3, [pc, #60]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	4a0e      	ldr	r2, [pc, #56]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b58c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b590:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b592:	f7f7 ff2f 	bl	80033f4 <HAL_GetTick>
 800b596:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b598:	e008      	b.n	800b5ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b59a:	f7f7 ff2b 	bl	80033f4 <HAL_GetTick>
 800b59e:	4602      	mov	r2, r0
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	1ad3      	subs	r3, r2, r3
 800b5a4:	2b02      	cmp	r3, #2
 800b5a6:	d901      	bls.n	800b5ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b5a8:	2303      	movs	r3, #3
 800b5aa:	e006      	b.n	800b5ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b5ac:	4b05      	ldr	r3, [pc, #20]	@ (800b5c4 <RCCEx_PLL2_Config+0x15c>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d0f0      	beq.n	800b59a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b5b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	58024400 	.word	0x58024400
 800b5c8:	ffff0007 	.word	0xffff0007

0800b5cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b5da:	4b53      	ldr	r3, [pc, #332]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b5dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5de:	f003 0303 	and.w	r3, r3, #3
 800b5e2:	2b03      	cmp	r3, #3
 800b5e4:	d101      	bne.n	800b5ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	e099      	b.n	800b71e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b5ea:	4b4f      	ldr	r3, [pc, #316]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a4e      	ldr	r2, [pc, #312]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b5f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5f6:	f7f7 fefd 	bl	80033f4 <HAL_GetTick>
 800b5fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b5fc:	e008      	b.n	800b610 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b5fe:	f7f7 fef9 	bl	80033f4 <HAL_GetTick>
 800b602:	4602      	mov	r2, r0
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d901      	bls.n	800b610 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b60c:	2303      	movs	r3, #3
 800b60e:	e086      	b.n	800b71e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b610:	4b45      	ldr	r3, [pc, #276]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1f0      	bne.n	800b5fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b61c:	4b42      	ldr	r3, [pc, #264]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b61e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b620:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	051b      	lsls	r3, r3, #20
 800b62a:	493f      	ldr	r1, [pc, #252]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b62c:	4313      	orrs	r3, r2
 800b62e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	3b01      	subs	r3, #1
 800b636:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	3b01      	subs	r3, #1
 800b640:	025b      	lsls	r3, r3, #9
 800b642:	b29b      	uxth	r3, r3
 800b644:	431a      	orrs	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	3b01      	subs	r3, #1
 800b64c:	041b      	lsls	r3, r3, #16
 800b64e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b652:	431a      	orrs	r2, r3
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	691b      	ldr	r3, [r3, #16]
 800b658:	3b01      	subs	r3, #1
 800b65a:	061b      	lsls	r3, r3, #24
 800b65c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b660:	4931      	ldr	r1, [pc, #196]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b662:	4313      	orrs	r3, r2
 800b664:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b666:	4b30      	ldr	r3, [pc, #192]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b66a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	695b      	ldr	r3, [r3, #20]
 800b672:	492d      	ldr	r1, [pc, #180]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b674:	4313      	orrs	r3, r2
 800b676:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b678:	4b2b      	ldr	r3, [pc, #172]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b67a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b67c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	4928      	ldr	r1, [pc, #160]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b686:	4313      	orrs	r3, r2
 800b688:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b68a:	4b27      	ldr	r3, [pc, #156]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b68c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b68e:	4a26      	ldr	r2, [pc, #152]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b694:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b696:	4b24      	ldr	r3, [pc, #144]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b69a:	4b24      	ldr	r3, [pc, #144]	@ (800b72c <RCCEx_PLL3_Config+0x160>)
 800b69c:	4013      	ands	r3, r2
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	69d2      	ldr	r2, [r2, #28]
 800b6a2:	00d2      	lsls	r2, r2, #3
 800b6a4:	4920      	ldr	r1, [pc, #128]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b6aa:	4b1f      	ldr	r3, [pc, #124]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6ae:	4a1e      	ldr	r2, [pc, #120]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b6b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d106      	bne.n	800b6ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b6bc:	4b1a      	ldr	r3, [pc, #104]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c0:	4a19      	ldr	r2, [pc, #100]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b6c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b6c8:	e00f      	b.n	800b6ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	d106      	bne.n	800b6de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b6d0:	4b15      	ldr	r3, [pc, #84]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6d4:	4a14      	ldr	r2, [pc, #80]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b6da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b6dc:	e005      	b.n	800b6ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b6de:	4b12      	ldr	r3, [pc, #72]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6e2:	4a11      	ldr	r2, [pc, #68]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b6e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b6ea:	4b0f      	ldr	r3, [pc, #60]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	4a0e      	ldr	r2, [pc, #56]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b6f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6f6:	f7f7 fe7d 	bl	80033f4 <HAL_GetTick>
 800b6fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b6fc:	e008      	b.n	800b710 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b6fe:	f7f7 fe79 	bl	80033f4 <HAL_GetTick>
 800b702:	4602      	mov	r2, r0
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	1ad3      	subs	r3, r2, r3
 800b708:	2b02      	cmp	r3, #2
 800b70a:	d901      	bls.n	800b710 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b70c:	2303      	movs	r3, #3
 800b70e:	e006      	b.n	800b71e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b710:	4b05      	ldr	r3, [pc, #20]	@ (800b728 <RCCEx_PLL3_Config+0x15c>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d0f0      	beq.n	800b6fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
 800b726:	bf00      	nop
 800b728:	58024400 	.word	0x58024400
 800b72c:	ffff0007 	.word	0xffff0007

0800b730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b082      	sub	sp, #8
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d101      	bne.n	800b742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b73e:	2301      	movs	r3, #1
 800b740:	e049      	b.n	800b7d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d106      	bne.n	800b75c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2200      	movs	r2, #0
 800b752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f000 f841 	bl	800b7de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2202      	movs	r2, #2
 800b760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681a      	ldr	r2, [r3, #0]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3304      	adds	r3, #4
 800b76c:	4619      	mov	r1, r3
 800b76e:	4610      	mov	r0, r2
 800b770:	f000 f9e8 	bl	800bb44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2201      	movs	r2, #1
 800b778:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2201      	movs	r2, #1
 800b780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2201      	movs	r2, #1
 800b788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2201      	movs	r2, #1
 800b790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2201      	movs	r2, #1
 800b798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b7d4:	2300      	movs	r3, #0
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3708      	adds	r7, #8
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}

0800b7de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b7de:	b480      	push	{r7}
 800b7e0:	b083      	sub	sp, #12
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b7e6:	bf00      	nop
 800b7e8:	370c      	adds	r7, #12
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr
	...

0800b7f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b802:	b2db      	uxtb	r3, r3
 800b804:	2b01      	cmp	r3, #1
 800b806:	d001      	beq.n	800b80c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b808:	2301      	movs	r3, #1
 800b80a:	e054      	b.n	800b8b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2202      	movs	r2, #2
 800b810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	68da      	ldr	r2, [r3, #12]
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f042 0201 	orr.w	r2, r2, #1
 800b822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	4a26      	ldr	r2, [pc, #152]	@ (800b8c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d022      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b836:	d01d      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4a22      	ldr	r2, [pc, #136]	@ (800b8c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d018      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	4a21      	ldr	r2, [pc, #132]	@ (800b8cc <HAL_TIM_Base_Start_IT+0xd8>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	d013      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a1f      	ldr	r2, [pc, #124]	@ (800b8d0 <HAL_TIM_Base_Start_IT+0xdc>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d00e      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	4a1e      	ldr	r2, [pc, #120]	@ (800b8d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d009      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4a1c      	ldr	r2, [pc, #112]	@ (800b8d8 <HAL_TIM_Base_Start_IT+0xe4>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d004      	beq.n	800b874 <HAL_TIM_Base_Start_IT+0x80>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	4a1b      	ldr	r2, [pc, #108]	@ (800b8dc <HAL_TIM_Base_Start_IT+0xe8>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d115      	bne.n	800b8a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	689a      	ldr	r2, [r3, #8]
 800b87a:	4b19      	ldr	r3, [pc, #100]	@ (800b8e0 <HAL_TIM_Base_Start_IT+0xec>)
 800b87c:	4013      	ands	r3, r2
 800b87e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	2b06      	cmp	r3, #6
 800b884:	d015      	beq.n	800b8b2 <HAL_TIM_Base_Start_IT+0xbe>
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b88c:	d011      	beq.n	800b8b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	681a      	ldr	r2, [r3, #0]
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f042 0201 	orr.w	r2, r2, #1
 800b89c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b89e:	e008      	b.n	800b8b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f042 0201 	orr.w	r2, r2, #1
 800b8ae:	601a      	str	r2, [r3, #0]
 800b8b0:	e000      	b.n	800b8b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3714      	adds	r7, #20
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c0:	4770      	bx	lr
 800b8c2:	bf00      	nop
 800b8c4:	40010000 	.word	0x40010000
 800b8c8:	40000400 	.word	0x40000400
 800b8cc:	40000800 	.word	0x40000800
 800b8d0:	40000c00 	.word	0x40000c00
 800b8d4:	40010400 	.word	0x40010400
 800b8d8:	40001800 	.word	0x40001800
 800b8dc:	40014000 	.word	0x40014000
 800b8e0:	00010007 	.word	0x00010007

0800b8e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b084      	sub	sp, #16
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	68db      	ldr	r3, [r3, #12]
 800b8f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	691b      	ldr	r3, [r3, #16]
 800b8fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	f003 0302 	and.w	r3, r3, #2
 800b902:	2b00      	cmp	r3, #0
 800b904:	d020      	beq.n	800b948 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	f003 0302 	and.w	r3, r3, #2
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d01b      	beq.n	800b948 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f06f 0202 	mvn.w	r2, #2
 800b918:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2201      	movs	r2, #1
 800b91e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	699b      	ldr	r3, [r3, #24]
 800b926:	f003 0303 	and.w	r3, r3, #3
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d003      	beq.n	800b936 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f000 f8e9 	bl	800bb06 <HAL_TIM_IC_CaptureCallback>
 800b934:	e005      	b.n	800b942 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f000 f8db 	bl	800baf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f000 f8ec 	bl	800bb1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2200      	movs	r2, #0
 800b946:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	f003 0304 	and.w	r3, r3, #4
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d020      	beq.n	800b994 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	f003 0304 	and.w	r3, r3, #4
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d01b      	beq.n	800b994 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f06f 0204 	mvn.w	r2, #4
 800b964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2202      	movs	r2, #2
 800b96a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	699b      	ldr	r3, [r3, #24]
 800b972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b976:	2b00      	cmp	r3, #0
 800b978:	d003      	beq.n	800b982 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f000 f8c3 	bl	800bb06 <HAL_TIM_IC_CaptureCallback>
 800b980:	e005      	b.n	800b98e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	f000 f8b5 	bl	800baf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 f8c6 	bl	800bb1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	f003 0308 	and.w	r3, r3, #8
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d020      	beq.n	800b9e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f003 0308 	and.w	r3, r3, #8
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d01b      	beq.n	800b9e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f06f 0208 	mvn.w	r2, #8
 800b9b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2204      	movs	r2, #4
 800b9b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	69db      	ldr	r3, [r3, #28]
 800b9be:	f003 0303 	and.w	r3, r3, #3
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d003      	beq.n	800b9ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 f89d 	bl	800bb06 <HAL_TIM_IC_CaptureCallback>
 800b9cc:	e005      	b.n	800b9da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f000 f88f 	bl	800baf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f000 f8a0 	bl	800bb1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	f003 0310 	and.w	r3, r3, #16
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d020      	beq.n	800ba2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f003 0310 	and.w	r3, r3, #16
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d01b      	beq.n	800ba2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f06f 0210 	mvn.w	r2, #16
 800b9fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2208      	movs	r2, #8
 800ba02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	69db      	ldr	r3, [r3, #28]
 800ba0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d003      	beq.n	800ba1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f000 f877 	bl	800bb06 <HAL_TIM_IC_CaptureCallback>
 800ba18:	e005      	b.n	800ba26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f000 f869 	bl	800baf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f000 f87a 	bl	800bb1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	f003 0301 	and.w	r3, r3, #1
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d00c      	beq.n	800ba50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	f003 0301 	and.w	r3, r3, #1
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d007      	beq.n	800ba50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f06f 0201 	mvn.w	r2, #1
 800ba48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f7f6 f818 	bl	8001a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d104      	bne.n	800ba64 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00c      	beq.n	800ba7e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d007      	beq.n	800ba7e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ba76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	f000 f913 	bl	800bca4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d00c      	beq.n	800baa2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d007      	beq.n	800baa2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ba9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f000 f90b 	bl	800bcb8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d00c      	beq.n	800bac6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d007      	beq.n	800bac6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800babe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f000 f834 	bl	800bb2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	f003 0320 	and.w	r3, r3, #32
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d00c      	beq.n	800baea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f003 0320 	and.w	r3, r3, #32
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d007      	beq.n	800baea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f06f 0220 	mvn.w	r2, #32
 800bae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f000 f8d3 	bl	800bc90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800baea:	bf00      	nop
 800baec:	3710      	adds	r7, #16
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800baf2:	b480      	push	{r7}
 800baf4:	b083      	sub	sp, #12
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bafa:	bf00      	nop
 800bafc:	370c      	adds	r7, #12
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr

0800bb06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bb06:	b480      	push	{r7}
 800bb08:	b083      	sub	sp, #12
 800bb0a:	af00      	add	r7, sp, #0
 800bb0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bb0e:	bf00      	nop
 800bb10:	370c      	adds	r7, #12
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr

0800bb1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bb1a:	b480      	push	{r7}
 800bb1c:	b083      	sub	sp, #12
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bb22:	bf00      	nop
 800bb24:	370c      	adds	r7, #12
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr

0800bb2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bb2e:	b480      	push	{r7}
 800bb30:	b083      	sub	sp, #12
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bb36:	bf00      	nop
 800bb38:	370c      	adds	r7, #12
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb40:	4770      	bx	lr
	...

0800bb44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
 800bb4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	4a46      	ldr	r2, [pc, #280]	@ (800bc70 <TIM_Base_SetConfig+0x12c>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d013      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb62:	d00f      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	4a43      	ldr	r2, [pc, #268]	@ (800bc74 <TIM_Base_SetConfig+0x130>)
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d00b      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	4a42      	ldr	r2, [pc, #264]	@ (800bc78 <TIM_Base_SetConfig+0x134>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d007      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	4a41      	ldr	r2, [pc, #260]	@ (800bc7c <TIM_Base_SetConfig+0x138>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d003      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	4a40      	ldr	r2, [pc, #256]	@ (800bc80 <TIM_Base_SetConfig+0x13c>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d108      	bne.n	800bb96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	68fa      	ldr	r2, [r7, #12]
 800bb92:	4313      	orrs	r3, r2
 800bb94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4a35      	ldr	r2, [pc, #212]	@ (800bc70 <TIM_Base_SetConfig+0x12c>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d01f      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bba4:	d01b      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	4a32      	ldr	r2, [pc, #200]	@ (800bc74 <TIM_Base_SetConfig+0x130>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d017      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	4a31      	ldr	r2, [pc, #196]	@ (800bc78 <TIM_Base_SetConfig+0x134>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d013      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	4a30      	ldr	r2, [pc, #192]	@ (800bc7c <TIM_Base_SetConfig+0x138>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d00f      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	4a2f      	ldr	r2, [pc, #188]	@ (800bc80 <TIM_Base_SetConfig+0x13c>)
 800bbc2:	4293      	cmp	r3, r2
 800bbc4:	d00b      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	4a2e      	ldr	r2, [pc, #184]	@ (800bc84 <TIM_Base_SetConfig+0x140>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d007      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	4a2d      	ldr	r2, [pc, #180]	@ (800bc88 <TIM_Base_SetConfig+0x144>)
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d003      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	4a2c      	ldr	r2, [pc, #176]	@ (800bc8c <TIM_Base_SetConfig+0x148>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d108      	bne.n	800bbf0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	695b      	ldr	r3, [r3, #20]
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	68fa      	ldr	r2, [r7, #12]
 800bc02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	689a      	ldr	r2, [r3, #8]
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a16      	ldr	r2, [pc, #88]	@ (800bc70 <TIM_Base_SetConfig+0x12c>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d00f      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a18      	ldr	r2, [pc, #96]	@ (800bc80 <TIM_Base_SetConfig+0x13c>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d00b      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	4a17      	ldr	r2, [pc, #92]	@ (800bc84 <TIM_Base_SetConfig+0x140>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d007      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	4a16      	ldr	r2, [pc, #88]	@ (800bc88 <TIM_Base_SetConfig+0x144>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d003      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	4a15      	ldr	r2, [pc, #84]	@ (800bc8c <TIM_Base_SetConfig+0x148>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d103      	bne.n	800bc44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	691a      	ldr	r2, [r3, #16]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2201      	movs	r2, #1
 800bc48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	691b      	ldr	r3, [r3, #16]
 800bc4e:	f003 0301 	and.w	r3, r3, #1
 800bc52:	2b01      	cmp	r3, #1
 800bc54:	d105      	bne.n	800bc62 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	691b      	ldr	r3, [r3, #16]
 800bc5a:	f023 0201 	bic.w	r2, r3, #1
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	611a      	str	r2, [r3, #16]
  }
}
 800bc62:	bf00      	nop
 800bc64:	3714      	adds	r7, #20
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr
 800bc6e:	bf00      	nop
 800bc70:	40010000 	.word	0x40010000
 800bc74:	40000400 	.word	0x40000400
 800bc78:	40000800 	.word	0x40000800
 800bc7c:	40000c00 	.word	0x40000c00
 800bc80:	40010400 	.word	0x40010400
 800bc84:	40014000 	.word	0x40014000
 800bc88:	40014400 	.word	0x40014400
 800bc8c:	40014800 	.word	0x40014800

0800bc90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bc98:	bf00      	nop
 800bc9a:	370c      	adds	r7, #12
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr

0800bca4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b083      	sub	sp, #12
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bcac:	bf00      	nop
 800bcae:	370c      	adds	r7, #12
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b083      	sub	sp, #12
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bcc0:	bf00      	nop
 800bcc2:	370c      	adds	r7, #12
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr

0800bccc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b082      	sub	sp, #8
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d101      	bne.n	800bcde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	e042      	b.n	800bd64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d106      	bne.n	800bcf6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f7f7 f829 	bl	8002d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2224      	movs	r2, #36	@ 0x24
 800bcfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	681a      	ldr	r2, [r3, #0]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f022 0201 	bic.w	r2, r2, #1
 800bd0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d002      	beq.n	800bd1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f001 fae0 	bl	800d2dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f000 fd75 	bl	800c80c <UART_SetConfig>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d101      	bne.n	800bd2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	e01b      	b.n	800bd64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	685a      	ldr	r2, [r3, #4]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bd3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	689a      	ldr	r2, [r3, #8]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bd4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	681a      	ldr	r2, [r3, #0]
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f042 0201 	orr.w	r2, r2, #1
 800bd5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f001 fb5f 	bl	800d420 <UART_CheckIdleState>
 800bd62:	4603      	mov	r3, r0
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3708      	adds	r7, #8
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b08a      	sub	sp, #40	@ 0x28
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	60f8      	str	r0, [r7, #12]
 800bd74:	60b9      	str	r1, [r7, #8]
 800bd76:	4613      	mov	r3, r2
 800bd78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd80:	2b20      	cmp	r3, #32
 800bd82:	d167      	bne.n	800be54 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd84:	68bb      	ldr	r3, [r7, #8]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d002      	beq.n	800bd90 <HAL_UART_Transmit_DMA+0x24>
 800bd8a:	88fb      	ldrh	r3, [r7, #6]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d101      	bne.n	800bd94 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800bd90:	2301      	movs	r3, #1
 800bd92:	e060      	b.n	800be56 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	68ba      	ldr	r2, [r7, #8]
 800bd98:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	88fa      	ldrh	r2, [r7, #6]
 800bd9e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	88fa      	ldrh	r2, [r7, #6]
 800bda6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2200      	movs	r2, #0
 800bdae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	2221      	movs	r2, #33	@ 0x21
 800bdb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d028      	beq.n	800be14 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdc6:	4a26      	ldr	r2, [pc, #152]	@ (800be60 <HAL_UART_Transmit_DMA+0xf4>)
 800bdc8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdce:	4a25      	ldr	r2, [pc, #148]	@ (800be64 <HAL_UART_Transmit_DMA+0xf8>)
 800bdd0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdd6:	4a24      	ldr	r2, [pc, #144]	@ (800be68 <HAL_UART_Transmit_DMA+0xfc>)
 800bdd8:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdde:	2200      	movs	r2, #0
 800bde0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdea:	4619      	mov	r1, r3
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	3328      	adds	r3, #40	@ 0x28
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	88fb      	ldrh	r3, [r7, #6]
 800bdf6:	f7f9 fa6b 	bl	80052d0 <HAL_DMA_Start_IT>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d009      	beq.n	800be14 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2210      	movs	r2, #16
 800be04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	2220      	movs	r2, #32
 800be0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800be10:	2301      	movs	r3, #1
 800be12:	e020      	b.n	800be56 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2240      	movs	r2, #64	@ 0x40
 800be1a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3308      	adds	r3, #8
 800be22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	e853 3f00 	ldrex	r3, [r3]
 800be2a:	613b      	str	r3, [r7, #16]
   return(result);
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be32:	627b      	str	r3, [r7, #36]	@ 0x24
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	3308      	adds	r3, #8
 800be3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be3c:	623a      	str	r2, [r7, #32]
 800be3e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be40:	69f9      	ldr	r1, [r7, #28]
 800be42:	6a3a      	ldr	r2, [r7, #32]
 800be44:	e841 2300 	strex	r3, r2, [r1]
 800be48:	61bb      	str	r3, [r7, #24]
   return(result);
 800be4a:	69bb      	ldr	r3, [r7, #24]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1e5      	bne.n	800be1c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800be50:	2300      	movs	r3, #0
 800be52:	e000      	b.n	800be56 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800be54:	2302      	movs	r3, #2
  }
}
 800be56:	4618      	mov	r0, r3
 800be58:	3728      	adds	r7, #40	@ 0x28
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	0800d8ed 	.word	0x0800d8ed
 800be64:	0800d983 	.word	0x0800d983
 800be68:	0800db05 	.word	0x0800db05

0800be6c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b08a      	sub	sp, #40	@ 0x28
 800be70:	af00      	add	r7, sp, #0
 800be72:	60f8      	str	r0, [r7, #12]
 800be74:	60b9      	str	r1, [r7, #8]
 800be76:	4613      	mov	r3, r2
 800be78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be80:	2b20      	cmp	r3, #32
 800be82:	d137      	bne.n	800bef4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800be84:	68bb      	ldr	r3, [r7, #8]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d002      	beq.n	800be90 <HAL_UART_Receive_DMA+0x24>
 800be8a:	88fb      	ldrh	r3, [r7, #6]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d101      	bne.n	800be94 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800be90:	2301      	movs	r3, #1
 800be92:	e030      	b.n	800bef6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2200      	movs	r2, #0
 800be98:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	4a18      	ldr	r2, [pc, #96]	@ (800bf00 <HAL_UART_Receive_DMA+0x94>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d01f      	beq.n	800bee4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	685b      	ldr	r3, [r3, #4]
 800beaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d018      	beq.n	800bee4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	e853 3f00 	ldrex	r3, [r3]
 800bebe:	613b      	str	r3, [r7, #16]
   return(result);
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bec6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	461a      	mov	r2, r3
 800bece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed0:	623b      	str	r3, [r7, #32]
 800bed2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bed4:	69f9      	ldr	r1, [r7, #28]
 800bed6:	6a3a      	ldr	r2, [r7, #32]
 800bed8:	e841 2300 	strex	r3, r2, [r1]
 800bedc:	61bb      	str	r3, [r7, #24]
   return(result);
 800bede:	69bb      	ldr	r3, [r7, #24]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d1e6      	bne.n	800beb2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bee4:	88fb      	ldrh	r3, [r7, #6]
 800bee6:	461a      	mov	r2, r3
 800bee8:	68b9      	ldr	r1, [r7, #8]
 800beea:	68f8      	ldr	r0, [r7, #12]
 800beec:	f001 fbb0 	bl	800d650 <UART_Start_Receive_DMA>
 800bef0:	4603      	mov	r3, r0
 800bef2:	e000      	b.n	800bef6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bef4:	2302      	movs	r3, #2
  }
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3728      	adds	r7, #40	@ 0x28
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	58000c00 	.word	0x58000c00

0800bf04 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b090      	sub	sp, #64	@ 0x40
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	689b      	ldr	r3, [r3, #8]
 800bf22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf26:	2b80      	cmp	r3, #128	@ 0x80
 800bf28:	d139      	bne.n	800bf9e <HAL_UART_DMAStop+0x9a>
 800bf2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf2c:	2b21      	cmp	r3, #33	@ 0x21
 800bf2e:	d136      	bne.n	800bf9e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	3308      	adds	r3, #8
 800bf36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf38:	6a3b      	ldr	r3, [r7, #32]
 800bf3a:	e853 3f00 	ldrex	r3, [r3]
 800bf3e:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf46:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	3308      	adds	r3, #8
 800bf4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bf52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf58:	e841 2300 	strex	r3, r2, [r1]
 800bf5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1e5      	bne.n	800bf30 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d015      	beq.n	800bf98 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bf70:	4618      	mov	r0, r3
 800bf72:	f7f9 fc17 	bl	80057a4 <HAL_DMA_Abort>
 800bf76:	4603      	mov	r3, r0
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d00d      	beq.n	800bf98 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bf80:	4618      	mov	r0, r3
 800bf82:	f7fb f89d 	bl	80070c0 <HAL_DMA_GetError>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b20      	cmp	r3, #32
 800bf8a:	d105      	bne.n	800bf98 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2210      	movs	r2, #16
 800bf90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800bf94:	2303      	movs	r3, #3
 800bf96:	e047      	b.n	800c028 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f001 fbff 	bl	800d79c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	689b      	ldr	r3, [r3, #8]
 800bfa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfa8:	2b40      	cmp	r3, #64	@ 0x40
 800bfaa:	d13c      	bne.n	800c026 <HAL_UART_DMAStop+0x122>
 800bfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfae:	2b22      	cmp	r3, #34	@ 0x22
 800bfb0:	d139      	bne.n	800c026 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	3308      	adds	r3, #8
 800bfb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	e853 3f00 	ldrex	r3, [r3]
 800bfc0:	60bb      	str	r3, [r7, #8]
   return(result);
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bfc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	3308      	adds	r3, #8
 800bfd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfd2:	61ba      	str	r2, [r7, #24]
 800bfd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd6:	6979      	ldr	r1, [r7, #20]
 800bfd8:	69ba      	ldr	r2, [r7, #24]
 800bfda:	e841 2300 	strex	r3, r2, [r1]
 800bfde:	613b      	str	r3, [r7, #16]
   return(result);
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1e5      	bne.n	800bfb2 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d017      	beq.n	800c020 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bff6:	4618      	mov	r0, r3
 800bff8:	f7f9 fbd4 	bl	80057a4 <HAL_DMA_Abort>
 800bffc:	4603      	mov	r3, r0
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00e      	beq.n	800c020 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c008:	4618      	mov	r0, r3
 800c00a:	f7fb f859 	bl	80070c0 <HAL_DMA_GetError>
 800c00e:	4603      	mov	r3, r0
 800c010:	2b20      	cmp	r3, #32
 800c012:	d105      	bne.n	800c020 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2210      	movs	r2, #16
 800c018:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800c01c:	2303      	movs	r3, #3
 800c01e:	e003      	b.n	800c028 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f001 fbfd 	bl	800d820 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800c026:	2300      	movs	r3, #0
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3740      	adds	r7, #64	@ 0x40
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b0ba      	sub	sp, #232	@ 0xe8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	69db      	ldr	r3, [r3, #28]
 800c03e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	689b      	ldr	r3, [r3, #8]
 800c052:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c056:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c05a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c05e:	4013      	ands	r3, r2
 800c060:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c064:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d11b      	bne.n	800c0a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c06c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c070:	f003 0320 	and.w	r3, r3, #32
 800c074:	2b00      	cmp	r3, #0
 800c076:	d015      	beq.n	800c0a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c07c:	f003 0320 	and.w	r3, r3, #32
 800c080:	2b00      	cmp	r3, #0
 800c082:	d105      	bne.n	800c090 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c084:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c088:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d009      	beq.n	800c0a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c094:	2b00      	cmp	r3, #0
 800c096:	f000 8377 	beq.w	800c788 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	4798      	blx	r3
      }
      return;
 800c0a2:	e371      	b.n	800c788 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c0a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	f000 8123 	beq.w	800c2f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c0ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c0b2:	4b8d      	ldr	r3, [pc, #564]	@ (800c2e8 <HAL_UART_IRQHandler+0x2b8>)
 800c0b4:	4013      	ands	r3, r2
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d106      	bne.n	800c0c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c0ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c0be:	4b8b      	ldr	r3, [pc, #556]	@ (800c2ec <HAL_UART_IRQHandler+0x2bc>)
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	f000 8116 	beq.w	800c2f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c0c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0cc:	f003 0301 	and.w	r3, r3, #1
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d011      	beq.n	800c0f8 <HAL_UART_IRQHandler+0xc8>
 800c0d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c0d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d00b      	beq.n	800c0f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ee:	f043 0201 	orr.w	r2, r3, #1
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c0f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0fc:	f003 0302 	and.w	r3, r3, #2
 800c100:	2b00      	cmp	r3, #0
 800c102:	d011      	beq.n	800c128 <HAL_UART_IRQHandler+0xf8>
 800c104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c108:	f003 0301 	and.w	r3, r3, #1
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d00b      	beq.n	800c128 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	2202      	movs	r2, #2
 800c116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c11e:	f043 0204 	orr.w	r2, r3, #4
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c12c:	f003 0304 	and.w	r3, r3, #4
 800c130:	2b00      	cmp	r3, #0
 800c132:	d011      	beq.n	800c158 <HAL_UART_IRQHandler+0x128>
 800c134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c138:	f003 0301 	and.w	r3, r3, #1
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00b      	beq.n	800c158 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2204      	movs	r2, #4
 800c146:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c14e:	f043 0202 	orr.w	r2, r3, #2
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c15c:	f003 0308 	and.w	r3, r3, #8
 800c160:	2b00      	cmp	r3, #0
 800c162:	d017      	beq.n	800c194 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c168:	f003 0320 	and.w	r3, r3, #32
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d105      	bne.n	800c17c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c170:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c174:	4b5c      	ldr	r3, [pc, #368]	@ (800c2e8 <HAL_UART_IRQHandler+0x2b8>)
 800c176:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00b      	beq.n	800c194 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	2208      	movs	r2, #8
 800c182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c18a:	f043 0208 	orr.w	r2, r3, #8
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c198:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d012      	beq.n	800c1c6 <HAL_UART_IRQHandler+0x196>
 800c1a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d00c      	beq.n	800c1c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c1b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1bc:	f043 0220 	orr.w	r2, r3, #32
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	f000 82dd 	beq.w	800c78c <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c1d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1d6:	f003 0320 	and.w	r3, r3, #32
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d013      	beq.n	800c206 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c1de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1e2:	f003 0320 	and.w	r3, r3, #32
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d105      	bne.n	800c1f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c1ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c1ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d007      	beq.n	800c206 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d003      	beq.n	800c206 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c20c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c21a:	2b40      	cmp	r3, #64	@ 0x40
 800c21c:	d005      	beq.n	800c22a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c21e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c222:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c226:	2b00      	cmp	r3, #0
 800c228:	d054      	beq.n	800c2d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f001 faf8 	bl	800d820 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	689b      	ldr	r3, [r3, #8]
 800c236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c23a:	2b40      	cmp	r3, #64	@ 0x40
 800c23c:	d146      	bne.n	800c2cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	3308      	adds	r3, #8
 800c244:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c248:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c24c:	e853 3f00 	ldrex	r3, [r3]
 800c250:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c254:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c258:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c25c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	3308      	adds	r3, #8
 800c266:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c26a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c26e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c272:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c276:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c27a:	e841 2300 	strex	r3, r2, [r1]
 800c27e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c282:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c286:	2b00      	cmp	r3, #0
 800c288:	d1d9      	bne.n	800c23e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c290:	2b00      	cmp	r3, #0
 800c292:	d017      	beq.n	800c2c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c29a:	4a15      	ldr	r2, [pc, #84]	@ (800c2f0 <HAL_UART_IRQHandler+0x2c0>)
 800c29c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f7f9 fd9b 	bl	8005de0 <HAL_DMA_Abort_IT>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d019      	beq.n	800c2e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2b8:	687a      	ldr	r2, [r7, #4]
 800c2ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c2be:	4610      	mov	r0, r2
 800c2c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2c2:	e00f      	b.n	800c2e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f000 fa8b 	bl	800c7e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2ca:	e00b      	b.n	800c2e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 fa87 	bl	800c7e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2d2:	e007      	b.n	800c2e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f000 fa83 	bl	800c7e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c2e2:	e253      	b.n	800c78c <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2e4:	bf00      	nop
    return;
 800c2e6:	e251      	b.n	800c78c <HAL_UART_IRQHandler+0x75c>
 800c2e8:	10000001 	.word	0x10000001
 800c2ec:	04000120 	.word	0x04000120
 800c2f0:	0800db85 	.word	0x0800db85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2f8:	2b01      	cmp	r3, #1
 800c2fa:	f040 81e7 	bne.w	800c6cc <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c2fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c302:	f003 0310 	and.w	r3, r3, #16
 800c306:	2b00      	cmp	r3, #0
 800c308:	f000 81e0 	beq.w	800c6cc <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c30c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c310:	f003 0310 	and.w	r3, r3, #16
 800c314:	2b00      	cmp	r3, #0
 800c316:	f000 81d9 	beq.w	800c6cc <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	2210      	movs	r2, #16
 800c320:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	689b      	ldr	r3, [r3, #8]
 800c328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c32c:	2b40      	cmp	r3, #64	@ 0x40
 800c32e:	f040 8151 	bne.w	800c5d4 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	4a96      	ldr	r2, [pc, #600]	@ (800c594 <HAL_UART_IRQHandler+0x564>)
 800c33c:	4293      	cmp	r3, r2
 800c33e:	d068      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	4a93      	ldr	r2, [pc, #588]	@ (800c598 <HAL_UART_IRQHandler+0x568>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d061      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a91      	ldr	r2, [pc, #580]	@ (800c59c <HAL_UART_IRQHandler+0x56c>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d05a      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	4a8e      	ldr	r2, [pc, #568]	@ (800c5a0 <HAL_UART_IRQHandler+0x570>)
 800c366:	4293      	cmp	r3, r2
 800c368:	d053      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	4a8c      	ldr	r2, [pc, #560]	@ (800c5a4 <HAL_UART_IRQHandler+0x574>)
 800c374:	4293      	cmp	r3, r2
 800c376:	d04c      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	4a89      	ldr	r2, [pc, #548]	@ (800c5a8 <HAL_UART_IRQHandler+0x578>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d045      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a87      	ldr	r2, [pc, #540]	@ (800c5ac <HAL_UART_IRQHandler+0x57c>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d03e      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	4a84      	ldr	r2, [pc, #528]	@ (800c5b0 <HAL_UART_IRQHandler+0x580>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d037      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	4a82      	ldr	r2, [pc, #520]	@ (800c5b4 <HAL_UART_IRQHandler+0x584>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d030      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a7f      	ldr	r2, [pc, #508]	@ (800c5b8 <HAL_UART_IRQHandler+0x588>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d029      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a7d      	ldr	r2, [pc, #500]	@ (800c5bc <HAL_UART_IRQHandler+0x58c>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d022      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4a7a      	ldr	r2, [pc, #488]	@ (800c5c0 <HAL_UART_IRQHandler+0x590>)
 800c3d6:	4293      	cmp	r3, r2
 800c3d8:	d01b      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	4a78      	ldr	r2, [pc, #480]	@ (800c5c4 <HAL_UART_IRQHandler+0x594>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d014      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4a75      	ldr	r2, [pc, #468]	@ (800c5c8 <HAL_UART_IRQHandler+0x598>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d00d      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	4a73      	ldr	r2, [pc, #460]	@ (800c5cc <HAL_UART_IRQHandler+0x59c>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d006      	beq.n	800c412 <HAL_UART_IRQHandler+0x3e2>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	4a70      	ldr	r2, [pc, #448]	@ (800c5d0 <HAL_UART_IRQHandler+0x5a0>)
 800c40e:	4293      	cmp	r3, r2
 800c410:	d106      	bne.n	800c420 <HAL_UART_IRQHandler+0x3f0>
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	685b      	ldr	r3, [r3, #4]
 800c41c:	b29b      	uxth	r3, r3
 800c41e:	e005      	b.n	800c42c <HAL_UART_IRQHandler+0x3fc>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	b29b      	uxth	r3, r3
 800c42c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c430:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c434:	2b00      	cmp	r3, #0
 800c436:	f000 81ab 	beq.w	800c790 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c440:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c444:	429a      	cmp	r2, r3
 800c446:	f080 81a3 	bcs.w	800c790 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c450:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c45a:	69db      	ldr	r3, [r3, #28]
 800c45c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c460:	f000 8087 	beq.w	800c572 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c46c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c470:	e853 3f00 	ldrex	r3, [r3]
 800c474:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c478:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c47c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c480:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	461a      	mov	r2, r3
 800c48a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c48e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c492:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c496:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c49a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c49e:	e841 2300 	strex	r3, r2, [r1]
 800c4a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c4a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d1da      	bne.n	800c464 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	3308      	adds	r3, #8
 800c4b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c4b8:	e853 3f00 	ldrex	r3, [r3]
 800c4bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c4be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c4c0:	f023 0301 	bic.w	r3, r3, #1
 800c4c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	3308      	adds	r3, #8
 800c4ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c4d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c4d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c4da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c4de:	e841 2300 	strex	r3, r2, [r1]
 800c4e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c4e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1e1      	bne.n	800c4ae <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	3308      	adds	r3, #8
 800c4f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4f4:	e853 3f00 	ldrex	r3, [r3]
 800c4f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c4fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c4fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c500:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	3308      	adds	r3, #8
 800c50a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c50e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c510:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c512:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c514:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c516:	e841 2300 	strex	r3, r2, [r1]
 800c51a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c51c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d1e3      	bne.n	800c4ea <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2220      	movs	r2, #32
 800c526:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2200      	movs	r2, #0
 800c52e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c538:	e853 3f00 	ldrex	r3, [r3]
 800c53c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c53e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c540:	f023 0310 	bic.w	r3, r3, #16
 800c544:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	461a      	mov	r2, r3
 800c54e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c552:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c554:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c556:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c558:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c55a:	e841 2300 	strex	r3, r2, [r1]
 800c55e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c560:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c562:	2b00      	cmp	r3, #0
 800c564:	d1e4      	bne.n	800c530 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c56c:	4618      	mov	r0, r3
 800c56e:	f7f9 f919 	bl	80057a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2202      	movs	r2, #2
 800c576:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c584:	b29b      	uxth	r3, r3
 800c586:	1ad3      	subs	r3, r2, r3
 800c588:	b29b      	uxth	r3, r3
 800c58a:	4619      	mov	r1, r3
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f000 f931 	bl	800c7f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c592:	e0fd      	b.n	800c790 <HAL_UART_IRQHandler+0x760>
 800c594:	40020010 	.word	0x40020010
 800c598:	40020028 	.word	0x40020028
 800c59c:	40020040 	.word	0x40020040
 800c5a0:	40020058 	.word	0x40020058
 800c5a4:	40020070 	.word	0x40020070
 800c5a8:	40020088 	.word	0x40020088
 800c5ac:	400200a0 	.word	0x400200a0
 800c5b0:	400200b8 	.word	0x400200b8
 800c5b4:	40020410 	.word	0x40020410
 800c5b8:	40020428 	.word	0x40020428
 800c5bc:	40020440 	.word	0x40020440
 800c5c0:	40020458 	.word	0x40020458
 800c5c4:	40020470 	.word	0x40020470
 800c5c8:	40020488 	.word	0x40020488
 800c5cc:	400204a0 	.word	0x400204a0
 800c5d0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	1ad3      	subs	r3, r2, r3
 800c5e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f000 80cf 	beq.w	800c794 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800c5f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	f000 80ca 	beq.w	800c794 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c608:	e853 3f00 	ldrex	r3, [r3]
 800c60c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c60e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c610:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c614:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	461a      	mov	r2, r3
 800c61e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c622:	647b      	str	r3, [r7, #68]	@ 0x44
 800c624:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c626:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c628:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c62a:	e841 2300 	strex	r3, r2, [r1]
 800c62e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c632:	2b00      	cmp	r3, #0
 800c634:	d1e4      	bne.n	800c600 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	3308      	adds	r3, #8
 800c63c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c640:	e853 3f00 	ldrex	r3, [r3]
 800c644:	623b      	str	r3, [r7, #32]
   return(result);
 800c646:	6a3a      	ldr	r2, [r7, #32]
 800c648:	4b55      	ldr	r3, [pc, #340]	@ (800c7a0 <HAL_UART_IRQHandler+0x770>)
 800c64a:	4013      	ands	r3, r2
 800c64c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	3308      	adds	r3, #8
 800c656:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c65a:	633a      	str	r2, [r7, #48]	@ 0x30
 800c65c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c65e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c662:	e841 2300 	strex	r3, r2, [r1]
 800c666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d1e3      	bne.n	800c636 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	2220      	movs	r2, #32
 800c672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2200      	movs	r2, #0
 800c67a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2200      	movs	r2, #0
 800c680:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	e853 3f00 	ldrex	r3, [r3]
 800c68e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	f023 0310 	bic.w	r3, r3, #16
 800c696:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	461a      	mov	r2, r3
 800c6a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c6a4:	61fb      	str	r3, [r7, #28]
 800c6a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6a8:	69b9      	ldr	r1, [r7, #24]
 800c6aa:	69fa      	ldr	r2, [r7, #28]
 800c6ac:	e841 2300 	strex	r3, r2, [r1]
 800c6b0:	617b      	str	r3, [r7, #20]
   return(result);
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d1e4      	bne.n	800c682 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2202      	movs	r2, #2
 800c6bc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c6be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f000 f895 	bl	800c7f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c6ca:	e063      	b.n	800c794 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c6cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d00e      	beq.n	800c6f6 <HAL_UART_IRQHandler+0x6c6>
 800c6d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c6dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d008      	beq.n	800c6f6 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c6ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f001 fa89 	bl	800dc06 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c6f4:	e051      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c6f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d014      	beq.n	800c72c <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d105      	bne.n	800c71a <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c70e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c712:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c716:	2b00      	cmp	r3, #0
 800c718:	d008      	beq.n	800c72c <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d03a      	beq.n	800c798 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	4798      	blx	r3
    }
    return;
 800c72a:	e035      	b.n	800c798 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c72c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c734:	2b00      	cmp	r3, #0
 800c736:	d009      	beq.n	800c74c <HAL_UART_IRQHandler+0x71c>
 800c738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c73c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c740:	2b00      	cmp	r3, #0
 800c742:	d003      	beq.n	800c74c <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f001 fa33 	bl	800dbb0 <UART_EndTransmit_IT>
    return;
 800c74a:	e026      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c74c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c750:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c754:	2b00      	cmp	r3, #0
 800c756:	d009      	beq.n	800c76c <HAL_UART_IRQHandler+0x73c>
 800c758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c75c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c760:	2b00      	cmp	r3, #0
 800c762:	d003      	beq.n	800c76c <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f001 fa62 	bl	800dc2e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c76a:	e016      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c76c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c770:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c774:	2b00      	cmp	r3, #0
 800c776:	d010      	beq.n	800c79a <HAL_UART_IRQHandler+0x76a>
 800c778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	da0c      	bge.n	800c79a <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f001 fa4a 	bl	800dc1a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c786:	e008      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
      return;
 800c788:	bf00      	nop
 800c78a:	e006      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
    return;
 800c78c:	bf00      	nop
 800c78e:	e004      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
      return;
 800c790:	bf00      	nop
 800c792:	e002      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
      return;
 800c794:	bf00      	nop
 800c796:	e000      	b.n	800c79a <HAL_UART_IRQHandler+0x76a>
    return;
 800c798:	bf00      	nop
  }
}
 800c79a:	37e8      	adds	r7, #232	@ 0xe8
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}
 800c7a0:	effffffe 	.word	0xeffffffe

0800c7a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7a4:	b480      	push	{r7}
 800c7a6:	b083      	sub	sp, #12
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c7ac:	bf00      	nop
 800c7ae:	370c      	adds	r7, #12
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b6:	4770      	bx	lr

0800c7b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b083      	sub	sp, #12
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c7c0:	bf00      	nop
 800c7c2:	370c      	adds	r7, #12
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ca:	4770      	bx	lr

0800c7cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c7cc:	b480      	push	{r7}
 800c7ce:	b083      	sub	sp, #12
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c7d4:	bf00      	nop
 800c7d6:	370c      	adds	r7, #12
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr

0800c7e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b083      	sub	sp, #12
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c7e8:	bf00      	nop
 800c7ea:	370c      	adds	r7, #12
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f2:	4770      	bx	lr

0800c7f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c7f4:	b480      	push	{r7}
 800c7f6:	b083      	sub	sp, #12
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c800:	bf00      	nop
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr

0800c80c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c80c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c810:	b092      	sub	sp, #72	@ 0x48
 800c812:	af00      	add	r7, sp, #0
 800c814:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c816:	2300      	movs	r3, #0
 800c818:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	689a      	ldr	r2, [r3, #8]
 800c820:	697b      	ldr	r3, [r7, #20]
 800c822:	691b      	ldr	r3, [r3, #16]
 800c824:	431a      	orrs	r2, r3
 800c826:	697b      	ldr	r3, [r7, #20]
 800c828:	695b      	ldr	r3, [r3, #20]
 800c82a:	431a      	orrs	r2, r3
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	69db      	ldr	r3, [r3, #28]
 800c830:	4313      	orrs	r3, r2
 800c832:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c834:	697b      	ldr	r3, [r7, #20]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	681a      	ldr	r2, [r3, #0]
 800c83a:	4bbe      	ldr	r3, [pc, #760]	@ (800cb34 <UART_SetConfig+0x328>)
 800c83c:	4013      	ands	r3, r2
 800c83e:	697a      	ldr	r2, [r7, #20]
 800c840:	6812      	ldr	r2, [r2, #0]
 800c842:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c844:	430b      	orrs	r3, r1
 800c846:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c848:	697b      	ldr	r3, [r7, #20]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	68da      	ldr	r2, [r3, #12]
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	430a      	orrs	r2, r1
 800c85c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	699b      	ldr	r3, [r3, #24]
 800c862:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c864:	697b      	ldr	r3, [r7, #20]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4ab3      	ldr	r2, [pc, #716]	@ (800cb38 <UART_SetConfig+0x32c>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d004      	beq.n	800c878 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	6a1b      	ldr	r3, [r3, #32]
 800c872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c874:	4313      	orrs	r3, r2
 800c876:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	689a      	ldr	r2, [r3, #8]
 800c87e:	4baf      	ldr	r3, [pc, #700]	@ (800cb3c <UART_SetConfig+0x330>)
 800c880:	4013      	ands	r3, r2
 800c882:	697a      	ldr	r2, [r7, #20]
 800c884:	6812      	ldr	r2, [r2, #0]
 800c886:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c888:	430b      	orrs	r3, r1
 800c88a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c88c:	697b      	ldr	r3, [r7, #20]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c892:	f023 010f 	bic.w	r1, r3, #15
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	430a      	orrs	r2, r1
 800c8a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c8a2:	697b      	ldr	r3, [r7, #20]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4aa6      	ldr	r2, [pc, #664]	@ (800cb40 <UART_SetConfig+0x334>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d177      	bne.n	800c99c <UART_SetConfig+0x190>
 800c8ac:	4ba5      	ldr	r3, [pc, #660]	@ (800cb44 <UART_SetConfig+0x338>)
 800c8ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c8b4:	2b28      	cmp	r3, #40	@ 0x28
 800c8b6:	d86d      	bhi.n	800c994 <UART_SetConfig+0x188>
 800c8b8:	a201      	add	r2, pc, #4	@ (adr r2, 800c8c0 <UART_SetConfig+0xb4>)
 800c8ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8be:	bf00      	nop
 800c8c0:	0800c965 	.word	0x0800c965
 800c8c4:	0800c995 	.word	0x0800c995
 800c8c8:	0800c995 	.word	0x0800c995
 800c8cc:	0800c995 	.word	0x0800c995
 800c8d0:	0800c995 	.word	0x0800c995
 800c8d4:	0800c995 	.word	0x0800c995
 800c8d8:	0800c995 	.word	0x0800c995
 800c8dc:	0800c995 	.word	0x0800c995
 800c8e0:	0800c96d 	.word	0x0800c96d
 800c8e4:	0800c995 	.word	0x0800c995
 800c8e8:	0800c995 	.word	0x0800c995
 800c8ec:	0800c995 	.word	0x0800c995
 800c8f0:	0800c995 	.word	0x0800c995
 800c8f4:	0800c995 	.word	0x0800c995
 800c8f8:	0800c995 	.word	0x0800c995
 800c8fc:	0800c995 	.word	0x0800c995
 800c900:	0800c975 	.word	0x0800c975
 800c904:	0800c995 	.word	0x0800c995
 800c908:	0800c995 	.word	0x0800c995
 800c90c:	0800c995 	.word	0x0800c995
 800c910:	0800c995 	.word	0x0800c995
 800c914:	0800c995 	.word	0x0800c995
 800c918:	0800c995 	.word	0x0800c995
 800c91c:	0800c995 	.word	0x0800c995
 800c920:	0800c97d 	.word	0x0800c97d
 800c924:	0800c995 	.word	0x0800c995
 800c928:	0800c995 	.word	0x0800c995
 800c92c:	0800c995 	.word	0x0800c995
 800c930:	0800c995 	.word	0x0800c995
 800c934:	0800c995 	.word	0x0800c995
 800c938:	0800c995 	.word	0x0800c995
 800c93c:	0800c995 	.word	0x0800c995
 800c940:	0800c985 	.word	0x0800c985
 800c944:	0800c995 	.word	0x0800c995
 800c948:	0800c995 	.word	0x0800c995
 800c94c:	0800c995 	.word	0x0800c995
 800c950:	0800c995 	.word	0x0800c995
 800c954:	0800c995 	.word	0x0800c995
 800c958:	0800c995 	.word	0x0800c995
 800c95c:	0800c995 	.word	0x0800c995
 800c960:	0800c98d 	.word	0x0800c98d
 800c964:	2301      	movs	r3, #1
 800c966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c96a:	e222      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c96c:	2304      	movs	r3, #4
 800c96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c972:	e21e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c974:	2308      	movs	r3, #8
 800c976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c97a:	e21a      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c97c:	2310      	movs	r3, #16
 800c97e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c982:	e216      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c984:	2320      	movs	r3, #32
 800c986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c98a:	e212      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c98c:	2340      	movs	r3, #64	@ 0x40
 800c98e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c992:	e20e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c994:	2380      	movs	r3, #128	@ 0x80
 800c996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c99a:	e20a      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	4a69      	ldr	r2, [pc, #420]	@ (800cb48 <UART_SetConfig+0x33c>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d130      	bne.n	800ca08 <UART_SetConfig+0x1fc>
 800c9a6:	4b67      	ldr	r3, [pc, #412]	@ (800cb44 <UART_SetConfig+0x338>)
 800c9a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9aa:	f003 0307 	and.w	r3, r3, #7
 800c9ae:	2b05      	cmp	r3, #5
 800c9b0:	d826      	bhi.n	800ca00 <UART_SetConfig+0x1f4>
 800c9b2:	a201      	add	r2, pc, #4	@ (adr r2, 800c9b8 <UART_SetConfig+0x1ac>)
 800c9b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9b8:	0800c9d1 	.word	0x0800c9d1
 800c9bc:	0800c9d9 	.word	0x0800c9d9
 800c9c0:	0800c9e1 	.word	0x0800c9e1
 800c9c4:	0800c9e9 	.word	0x0800c9e9
 800c9c8:	0800c9f1 	.word	0x0800c9f1
 800c9cc:	0800c9f9 	.word	0x0800c9f9
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9d6:	e1ec      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c9d8:	2304      	movs	r3, #4
 800c9da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9de:	e1e8      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c9e0:	2308      	movs	r3, #8
 800c9e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9e6:	e1e4      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c9e8:	2310      	movs	r3, #16
 800c9ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ee:	e1e0      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c9f0:	2320      	movs	r3, #32
 800c9f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9f6:	e1dc      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800c9f8:	2340      	movs	r3, #64	@ 0x40
 800c9fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9fe:	e1d8      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca00:	2380      	movs	r3, #128	@ 0x80
 800ca02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca06:	e1d4      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca08:	697b      	ldr	r3, [r7, #20]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a4f      	ldr	r2, [pc, #316]	@ (800cb4c <UART_SetConfig+0x340>)
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d130      	bne.n	800ca74 <UART_SetConfig+0x268>
 800ca12:	4b4c      	ldr	r3, [pc, #304]	@ (800cb44 <UART_SetConfig+0x338>)
 800ca14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca16:	f003 0307 	and.w	r3, r3, #7
 800ca1a:	2b05      	cmp	r3, #5
 800ca1c:	d826      	bhi.n	800ca6c <UART_SetConfig+0x260>
 800ca1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ca24 <UART_SetConfig+0x218>)
 800ca20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca24:	0800ca3d 	.word	0x0800ca3d
 800ca28:	0800ca45 	.word	0x0800ca45
 800ca2c:	0800ca4d 	.word	0x0800ca4d
 800ca30:	0800ca55 	.word	0x0800ca55
 800ca34:	0800ca5d 	.word	0x0800ca5d
 800ca38:	0800ca65 	.word	0x0800ca65
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca42:	e1b6      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca44:	2304      	movs	r3, #4
 800ca46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca4a:	e1b2      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca4c:	2308      	movs	r3, #8
 800ca4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca52:	e1ae      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca54:	2310      	movs	r3, #16
 800ca56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca5a:	e1aa      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca5c:	2320      	movs	r3, #32
 800ca5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca62:	e1a6      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca64:	2340      	movs	r3, #64	@ 0x40
 800ca66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca6a:	e1a2      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca6c:	2380      	movs	r3, #128	@ 0x80
 800ca6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca72:	e19e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	4a35      	ldr	r2, [pc, #212]	@ (800cb50 <UART_SetConfig+0x344>)
 800ca7a:	4293      	cmp	r3, r2
 800ca7c:	d130      	bne.n	800cae0 <UART_SetConfig+0x2d4>
 800ca7e:	4b31      	ldr	r3, [pc, #196]	@ (800cb44 <UART_SetConfig+0x338>)
 800ca80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca82:	f003 0307 	and.w	r3, r3, #7
 800ca86:	2b05      	cmp	r3, #5
 800ca88:	d826      	bhi.n	800cad8 <UART_SetConfig+0x2cc>
 800ca8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca90 <UART_SetConfig+0x284>)
 800ca8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca90:	0800caa9 	.word	0x0800caa9
 800ca94:	0800cab1 	.word	0x0800cab1
 800ca98:	0800cab9 	.word	0x0800cab9
 800ca9c:	0800cac1 	.word	0x0800cac1
 800caa0:	0800cac9 	.word	0x0800cac9
 800caa4:	0800cad1 	.word	0x0800cad1
 800caa8:	2300      	movs	r3, #0
 800caaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caae:	e180      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cab0:	2304      	movs	r3, #4
 800cab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cab6:	e17c      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cab8:	2308      	movs	r3, #8
 800caba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cabe:	e178      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cac0:	2310      	movs	r3, #16
 800cac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cac6:	e174      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cac8:	2320      	movs	r3, #32
 800caca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cace:	e170      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cad0:	2340      	movs	r3, #64	@ 0x40
 800cad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cad6:	e16c      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cad8:	2380      	movs	r3, #128	@ 0x80
 800cada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cade:	e168      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	4a1b      	ldr	r2, [pc, #108]	@ (800cb54 <UART_SetConfig+0x348>)
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d142      	bne.n	800cb70 <UART_SetConfig+0x364>
 800caea:	4b16      	ldr	r3, [pc, #88]	@ (800cb44 <UART_SetConfig+0x338>)
 800caec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caee:	f003 0307 	and.w	r3, r3, #7
 800caf2:	2b05      	cmp	r3, #5
 800caf4:	d838      	bhi.n	800cb68 <UART_SetConfig+0x35c>
 800caf6:	a201      	add	r2, pc, #4	@ (adr r2, 800cafc <UART_SetConfig+0x2f0>)
 800caf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cafc:	0800cb15 	.word	0x0800cb15
 800cb00:	0800cb1d 	.word	0x0800cb1d
 800cb04:	0800cb25 	.word	0x0800cb25
 800cb08:	0800cb2d 	.word	0x0800cb2d
 800cb0c:	0800cb59 	.word	0x0800cb59
 800cb10:	0800cb61 	.word	0x0800cb61
 800cb14:	2300      	movs	r3, #0
 800cb16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb1a:	e14a      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb1c:	2304      	movs	r3, #4
 800cb1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb22:	e146      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb24:	2308      	movs	r3, #8
 800cb26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb2a:	e142      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb2c:	2310      	movs	r3, #16
 800cb2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb32:	e13e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb34:	cfff69f3 	.word	0xcfff69f3
 800cb38:	58000c00 	.word	0x58000c00
 800cb3c:	11fff4ff 	.word	0x11fff4ff
 800cb40:	40011000 	.word	0x40011000
 800cb44:	58024400 	.word	0x58024400
 800cb48:	40004400 	.word	0x40004400
 800cb4c:	40004800 	.word	0x40004800
 800cb50:	40004c00 	.word	0x40004c00
 800cb54:	40005000 	.word	0x40005000
 800cb58:	2320      	movs	r3, #32
 800cb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb5e:	e128      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb60:	2340      	movs	r3, #64	@ 0x40
 800cb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb66:	e124      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb68:	2380      	movs	r3, #128	@ 0x80
 800cb6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb6e:	e120      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	4acb      	ldr	r2, [pc, #812]	@ (800cea4 <UART_SetConfig+0x698>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d176      	bne.n	800cc68 <UART_SetConfig+0x45c>
 800cb7a:	4bcb      	ldr	r3, [pc, #812]	@ (800cea8 <UART_SetConfig+0x69c>)
 800cb7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cb82:	2b28      	cmp	r3, #40	@ 0x28
 800cb84:	d86c      	bhi.n	800cc60 <UART_SetConfig+0x454>
 800cb86:	a201      	add	r2, pc, #4	@ (adr r2, 800cb8c <UART_SetConfig+0x380>)
 800cb88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb8c:	0800cc31 	.word	0x0800cc31
 800cb90:	0800cc61 	.word	0x0800cc61
 800cb94:	0800cc61 	.word	0x0800cc61
 800cb98:	0800cc61 	.word	0x0800cc61
 800cb9c:	0800cc61 	.word	0x0800cc61
 800cba0:	0800cc61 	.word	0x0800cc61
 800cba4:	0800cc61 	.word	0x0800cc61
 800cba8:	0800cc61 	.word	0x0800cc61
 800cbac:	0800cc39 	.word	0x0800cc39
 800cbb0:	0800cc61 	.word	0x0800cc61
 800cbb4:	0800cc61 	.word	0x0800cc61
 800cbb8:	0800cc61 	.word	0x0800cc61
 800cbbc:	0800cc61 	.word	0x0800cc61
 800cbc0:	0800cc61 	.word	0x0800cc61
 800cbc4:	0800cc61 	.word	0x0800cc61
 800cbc8:	0800cc61 	.word	0x0800cc61
 800cbcc:	0800cc41 	.word	0x0800cc41
 800cbd0:	0800cc61 	.word	0x0800cc61
 800cbd4:	0800cc61 	.word	0x0800cc61
 800cbd8:	0800cc61 	.word	0x0800cc61
 800cbdc:	0800cc61 	.word	0x0800cc61
 800cbe0:	0800cc61 	.word	0x0800cc61
 800cbe4:	0800cc61 	.word	0x0800cc61
 800cbe8:	0800cc61 	.word	0x0800cc61
 800cbec:	0800cc49 	.word	0x0800cc49
 800cbf0:	0800cc61 	.word	0x0800cc61
 800cbf4:	0800cc61 	.word	0x0800cc61
 800cbf8:	0800cc61 	.word	0x0800cc61
 800cbfc:	0800cc61 	.word	0x0800cc61
 800cc00:	0800cc61 	.word	0x0800cc61
 800cc04:	0800cc61 	.word	0x0800cc61
 800cc08:	0800cc61 	.word	0x0800cc61
 800cc0c:	0800cc51 	.word	0x0800cc51
 800cc10:	0800cc61 	.word	0x0800cc61
 800cc14:	0800cc61 	.word	0x0800cc61
 800cc18:	0800cc61 	.word	0x0800cc61
 800cc1c:	0800cc61 	.word	0x0800cc61
 800cc20:	0800cc61 	.word	0x0800cc61
 800cc24:	0800cc61 	.word	0x0800cc61
 800cc28:	0800cc61 	.word	0x0800cc61
 800cc2c:	0800cc59 	.word	0x0800cc59
 800cc30:	2301      	movs	r3, #1
 800cc32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc36:	e0bc      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc38:	2304      	movs	r3, #4
 800cc3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc3e:	e0b8      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc40:	2308      	movs	r3, #8
 800cc42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc46:	e0b4      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc48:	2310      	movs	r3, #16
 800cc4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc4e:	e0b0      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc50:	2320      	movs	r3, #32
 800cc52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc56:	e0ac      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc58:	2340      	movs	r3, #64	@ 0x40
 800cc5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc5e:	e0a8      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc60:	2380      	movs	r3, #128	@ 0x80
 800cc62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc66:	e0a4      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cc68:	697b      	ldr	r3, [r7, #20]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a8f      	ldr	r2, [pc, #572]	@ (800ceac <UART_SetConfig+0x6a0>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d130      	bne.n	800ccd4 <UART_SetConfig+0x4c8>
 800cc72:	4b8d      	ldr	r3, [pc, #564]	@ (800cea8 <UART_SetConfig+0x69c>)
 800cc74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc76:	f003 0307 	and.w	r3, r3, #7
 800cc7a:	2b05      	cmp	r3, #5
 800cc7c:	d826      	bhi.n	800cccc <UART_SetConfig+0x4c0>
 800cc7e:	a201      	add	r2, pc, #4	@ (adr r2, 800cc84 <UART_SetConfig+0x478>)
 800cc80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc84:	0800cc9d 	.word	0x0800cc9d
 800cc88:	0800cca5 	.word	0x0800cca5
 800cc8c:	0800ccad 	.word	0x0800ccad
 800cc90:	0800ccb5 	.word	0x0800ccb5
 800cc94:	0800ccbd 	.word	0x0800ccbd
 800cc98:	0800ccc5 	.word	0x0800ccc5
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cca2:	e086      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cca4:	2304      	movs	r3, #4
 800cca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccaa:	e082      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ccac:	2308      	movs	r3, #8
 800ccae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccb2:	e07e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ccb4:	2310      	movs	r3, #16
 800ccb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccba:	e07a      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ccbc:	2320      	movs	r3, #32
 800ccbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccc2:	e076      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ccc4:	2340      	movs	r3, #64	@ 0x40
 800ccc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccca:	e072      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cccc:	2380      	movs	r3, #128	@ 0x80
 800ccce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccd2:	e06e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4a75      	ldr	r2, [pc, #468]	@ (800ceb0 <UART_SetConfig+0x6a4>)
 800ccda:	4293      	cmp	r3, r2
 800ccdc:	d130      	bne.n	800cd40 <UART_SetConfig+0x534>
 800ccde:	4b72      	ldr	r3, [pc, #456]	@ (800cea8 <UART_SetConfig+0x69c>)
 800cce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cce2:	f003 0307 	and.w	r3, r3, #7
 800cce6:	2b05      	cmp	r3, #5
 800cce8:	d826      	bhi.n	800cd38 <UART_SetConfig+0x52c>
 800ccea:	a201      	add	r2, pc, #4	@ (adr r2, 800ccf0 <UART_SetConfig+0x4e4>)
 800ccec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccf0:	0800cd09 	.word	0x0800cd09
 800ccf4:	0800cd11 	.word	0x0800cd11
 800ccf8:	0800cd19 	.word	0x0800cd19
 800ccfc:	0800cd21 	.word	0x0800cd21
 800cd00:	0800cd29 	.word	0x0800cd29
 800cd04:	0800cd31 	.word	0x0800cd31
 800cd08:	2300      	movs	r3, #0
 800cd0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd0e:	e050      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd10:	2304      	movs	r3, #4
 800cd12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd16:	e04c      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd18:	2308      	movs	r3, #8
 800cd1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd1e:	e048      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd20:	2310      	movs	r3, #16
 800cd22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd26:	e044      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd28:	2320      	movs	r3, #32
 800cd2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd2e:	e040      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd30:	2340      	movs	r3, #64	@ 0x40
 800cd32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd36:	e03c      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd38:	2380      	movs	r3, #128	@ 0x80
 800cd3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd3e:	e038      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	4a5b      	ldr	r2, [pc, #364]	@ (800ceb4 <UART_SetConfig+0x6a8>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d130      	bne.n	800cdac <UART_SetConfig+0x5a0>
 800cd4a:	4b57      	ldr	r3, [pc, #348]	@ (800cea8 <UART_SetConfig+0x69c>)
 800cd4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd4e:	f003 0307 	and.w	r3, r3, #7
 800cd52:	2b05      	cmp	r3, #5
 800cd54:	d826      	bhi.n	800cda4 <UART_SetConfig+0x598>
 800cd56:	a201      	add	r2, pc, #4	@ (adr r2, 800cd5c <UART_SetConfig+0x550>)
 800cd58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd5c:	0800cd75 	.word	0x0800cd75
 800cd60:	0800cd7d 	.word	0x0800cd7d
 800cd64:	0800cd85 	.word	0x0800cd85
 800cd68:	0800cd8d 	.word	0x0800cd8d
 800cd6c:	0800cd95 	.word	0x0800cd95
 800cd70:	0800cd9d 	.word	0x0800cd9d
 800cd74:	2302      	movs	r3, #2
 800cd76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd7a:	e01a      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd7c:	2304      	movs	r3, #4
 800cd7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd82:	e016      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd84:	2308      	movs	r3, #8
 800cd86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd8a:	e012      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd8c:	2310      	movs	r3, #16
 800cd8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd92:	e00e      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd94:	2320      	movs	r3, #32
 800cd96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd9a:	e00a      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cd9c:	2340      	movs	r3, #64	@ 0x40
 800cd9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cda2:	e006      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cda4:	2380      	movs	r3, #128	@ 0x80
 800cda6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdaa:	e002      	b.n	800cdb2 <UART_SetConfig+0x5a6>
 800cdac:	2380      	movs	r3, #128	@ 0x80
 800cdae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4a3f      	ldr	r2, [pc, #252]	@ (800ceb4 <UART_SetConfig+0x6a8>)
 800cdb8:	4293      	cmp	r3, r2
 800cdba:	f040 80f8 	bne.w	800cfae <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cdbe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cdc2:	2b20      	cmp	r3, #32
 800cdc4:	dc46      	bgt.n	800ce54 <UART_SetConfig+0x648>
 800cdc6:	2b02      	cmp	r3, #2
 800cdc8:	f2c0 8082 	blt.w	800ced0 <UART_SetConfig+0x6c4>
 800cdcc:	3b02      	subs	r3, #2
 800cdce:	2b1e      	cmp	r3, #30
 800cdd0:	d87e      	bhi.n	800ced0 <UART_SetConfig+0x6c4>
 800cdd2:	a201      	add	r2, pc, #4	@ (adr r2, 800cdd8 <UART_SetConfig+0x5cc>)
 800cdd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdd8:	0800ce5b 	.word	0x0800ce5b
 800cddc:	0800ced1 	.word	0x0800ced1
 800cde0:	0800ce63 	.word	0x0800ce63
 800cde4:	0800ced1 	.word	0x0800ced1
 800cde8:	0800ced1 	.word	0x0800ced1
 800cdec:	0800ced1 	.word	0x0800ced1
 800cdf0:	0800ce73 	.word	0x0800ce73
 800cdf4:	0800ced1 	.word	0x0800ced1
 800cdf8:	0800ced1 	.word	0x0800ced1
 800cdfc:	0800ced1 	.word	0x0800ced1
 800ce00:	0800ced1 	.word	0x0800ced1
 800ce04:	0800ced1 	.word	0x0800ced1
 800ce08:	0800ced1 	.word	0x0800ced1
 800ce0c:	0800ced1 	.word	0x0800ced1
 800ce10:	0800ce83 	.word	0x0800ce83
 800ce14:	0800ced1 	.word	0x0800ced1
 800ce18:	0800ced1 	.word	0x0800ced1
 800ce1c:	0800ced1 	.word	0x0800ced1
 800ce20:	0800ced1 	.word	0x0800ced1
 800ce24:	0800ced1 	.word	0x0800ced1
 800ce28:	0800ced1 	.word	0x0800ced1
 800ce2c:	0800ced1 	.word	0x0800ced1
 800ce30:	0800ced1 	.word	0x0800ced1
 800ce34:	0800ced1 	.word	0x0800ced1
 800ce38:	0800ced1 	.word	0x0800ced1
 800ce3c:	0800ced1 	.word	0x0800ced1
 800ce40:	0800ced1 	.word	0x0800ced1
 800ce44:	0800ced1 	.word	0x0800ced1
 800ce48:	0800ced1 	.word	0x0800ced1
 800ce4c:	0800ced1 	.word	0x0800ced1
 800ce50:	0800cec3 	.word	0x0800cec3
 800ce54:	2b40      	cmp	r3, #64	@ 0x40
 800ce56:	d037      	beq.n	800cec8 <UART_SetConfig+0x6bc>
 800ce58:	e03a      	b.n	800ced0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ce5a:	f7fd fef5 	bl	800ac48 <HAL_RCCEx_GetD3PCLK1Freq>
 800ce5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ce60:	e03c      	b.n	800cedc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7fd ff04 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ce6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce70:	e034      	b.n	800cedc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce72:	f107 0318 	add.w	r3, r7, #24
 800ce76:	4618      	mov	r0, r3
 800ce78:	f7fe f850 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ce7c:	69fb      	ldr	r3, [r7, #28]
 800ce7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce80:	e02c      	b.n	800cedc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce82:	4b09      	ldr	r3, [pc, #36]	@ (800cea8 <UART_SetConfig+0x69c>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f003 0320 	and.w	r3, r3, #32
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d016      	beq.n	800cebc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ce8e:	4b06      	ldr	r3, [pc, #24]	@ (800cea8 <UART_SetConfig+0x69c>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	08db      	lsrs	r3, r3, #3
 800ce94:	f003 0303 	and.w	r3, r3, #3
 800ce98:	4a07      	ldr	r2, [pc, #28]	@ (800ceb8 <UART_SetConfig+0x6ac>)
 800ce9a:	fa22 f303 	lsr.w	r3, r2, r3
 800ce9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cea0:	e01c      	b.n	800cedc <UART_SetConfig+0x6d0>
 800cea2:	bf00      	nop
 800cea4:	40011400 	.word	0x40011400
 800cea8:	58024400 	.word	0x58024400
 800ceac:	40007800 	.word	0x40007800
 800ceb0:	40007c00 	.word	0x40007c00
 800ceb4:	58000c00 	.word	0x58000c00
 800ceb8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800cebc:	4b9d      	ldr	r3, [pc, #628]	@ (800d134 <UART_SetConfig+0x928>)
 800cebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cec0:	e00c      	b.n	800cedc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cec2:	4b9d      	ldr	r3, [pc, #628]	@ (800d138 <UART_SetConfig+0x92c>)
 800cec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cec6:	e009      	b.n	800cedc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cec8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cece:	e005      	b.n	800cedc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ced0:	2300      	movs	r3, #0
 800ced2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ced4:	2301      	movs	r3, #1
 800ced6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ceda:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cedc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f000 81de 	beq.w	800d2a0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cee8:	4a94      	ldr	r2, [pc, #592]	@ (800d13c <UART_SetConfig+0x930>)
 800ceea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ceee:	461a      	mov	r2, r3
 800cef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cef2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cef6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cef8:	697b      	ldr	r3, [r7, #20]
 800cefa:	685a      	ldr	r2, [r3, #4]
 800cefc:	4613      	mov	r3, r2
 800cefe:	005b      	lsls	r3, r3, #1
 800cf00:	4413      	add	r3, r2
 800cf02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf04:	429a      	cmp	r2, r3
 800cf06:	d305      	bcc.n	800cf14 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	685b      	ldr	r3, [r3, #4]
 800cf0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cf0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d903      	bls.n	800cf1c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800cf14:	2301      	movs	r3, #1
 800cf16:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800cf1a:	e1c1      	b.n	800d2a0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf1e:	2200      	movs	r2, #0
 800cf20:	60bb      	str	r3, [r7, #8]
 800cf22:	60fa      	str	r2, [r7, #12]
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf28:	4a84      	ldr	r2, [pc, #528]	@ (800d13c <UART_SetConfig+0x930>)
 800cf2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf2e:	b29b      	uxth	r3, r3
 800cf30:	2200      	movs	r2, #0
 800cf32:	603b      	str	r3, [r7, #0]
 800cf34:	607a      	str	r2, [r7, #4]
 800cf36:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cf3e:	f7f3 fa87 	bl	8000450 <__aeabi_uldivmod>
 800cf42:	4602      	mov	r2, r0
 800cf44:	460b      	mov	r3, r1
 800cf46:	4610      	mov	r0, r2
 800cf48:	4619      	mov	r1, r3
 800cf4a:	f04f 0200 	mov.w	r2, #0
 800cf4e:	f04f 0300 	mov.w	r3, #0
 800cf52:	020b      	lsls	r3, r1, #8
 800cf54:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cf58:	0202      	lsls	r2, r0, #8
 800cf5a:	6979      	ldr	r1, [r7, #20]
 800cf5c:	6849      	ldr	r1, [r1, #4]
 800cf5e:	0849      	lsrs	r1, r1, #1
 800cf60:	2000      	movs	r0, #0
 800cf62:	460c      	mov	r4, r1
 800cf64:	4605      	mov	r5, r0
 800cf66:	eb12 0804 	adds.w	r8, r2, r4
 800cf6a:	eb43 0905 	adc.w	r9, r3, r5
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	2200      	movs	r2, #0
 800cf74:	469a      	mov	sl, r3
 800cf76:	4693      	mov	fp, r2
 800cf78:	4652      	mov	r2, sl
 800cf7a:	465b      	mov	r3, fp
 800cf7c:	4640      	mov	r0, r8
 800cf7e:	4649      	mov	r1, r9
 800cf80:	f7f3 fa66 	bl	8000450 <__aeabi_uldivmod>
 800cf84:	4602      	mov	r2, r0
 800cf86:	460b      	mov	r3, r1
 800cf88:	4613      	mov	r3, r2
 800cf8a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cf8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf92:	d308      	bcc.n	800cfa6 <UART_SetConfig+0x79a>
 800cf94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf9a:	d204      	bcs.n	800cfa6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cfa2:	60da      	str	r2, [r3, #12]
 800cfa4:	e17c      	b.n	800d2a0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800cfac:	e178      	b.n	800d2a0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	69db      	ldr	r3, [r3, #28]
 800cfb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cfb6:	f040 80c5 	bne.w	800d144 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800cfba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cfbe:	2b20      	cmp	r3, #32
 800cfc0:	dc48      	bgt.n	800d054 <UART_SetConfig+0x848>
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	db7b      	blt.n	800d0be <UART_SetConfig+0x8b2>
 800cfc6:	2b20      	cmp	r3, #32
 800cfc8:	d879      	bhi.n	800d0be <UART_SetConfig+0x8b2>
 800cfca:	a201      	add	r2, pc, #4	@ (adr r2, 800cfd0 <UART_SetConfig+0x7c4>)
 800cfcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfd0:	0800d05b 	.word	0x0800d05b
 800cfd4:	0800d063 	.word	0x0800d063
 800cfd8:	0800d0bf 	.word	0x0800d0bf
 800cfdc:	0800d0bf 	.word	0x0800d0bf
 800cfe0:	0800d06b 	.word	0x0800d06b
 800cfe4:	0800d0bf 	.word	0x0800d0bf
 800cfe8:	0800d0bf 	.word	0x0800d0bf
 800cfec:	0800d0bf 	.word	0x0800d0bf
 800cff0:	0800d07b 	.word	0x0800d07b
 800cff4:	0800d0bf 	.word	0x0800d0bf
 800cff8:	0800d0bf 	.word	0x0800d0bf
 800cffc:	0800d0bf 	.word	0x0800d0bf
 800d000:	0800d0bf 	.word	0x0800d0bf
 800d004:	0800d0bf 	.word	0x0800d0bf
 800d008:	0800d0bf 	.word	0x0800d0bf
 800d00c:	0800d0bf 	.word	0x0800d0bf
 800d010:	0800d08b 	.word	0x0800d08b
 800d014:	0800d0bf 	.word	0x0800d0bf
 800d018:	0800d0bf 	.word	0x0800d0bf
 800d01c:	0800d0bf 	.word	0x0800d0bf
 800d020:	0800d0bf 	.word	0x0800d0bf
 800d024:	0800d0bf 	.word	0x0800d0bf
 800d028:	0800d0bf 	.word	0x0800d0bf
 800d02c:	0800d0bf 	.word	0x0800d0bf
 800d030:	0800d0bf 	.word	0x0800d0bf
 800d034:	0800d0bf 	.word	0x0800d0bf
 800d038:	0800d0bf 	.word	0x0800d0bf
 800d03c:	0800d0bf 	.word	0x0800d0bf
 800d040:	0800d0bf 	.word	0x0800d0bf
 800d044:	0800d0bf 	.word	0x0800d0bf
 800d048:	0800d0bf 	.word	0x0800d0bf
 800d04c:	0800d0bf 	.word	0x0800d0bf
 800d050:	0800d0b1 	.word	0x0800d0b1
 800d054:	2b40      	cmp	r3, #64	@ 0x40
 800d056:	d02e      	beq.n	800d0b6 <UART_SetConfig+0x8aa>
 800d058:	e031      	b.n	800d0be <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d05a:	f7fb fdfd 	bl	8008c58 <HAL_RCC_GetPCLK1Freq>
 800d05e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d060:	e033      	b.n	800d0ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d062:	f7fb fe0f 	bl	8008c84 <HAL_RCC_GetPCLK2Freq>
 800d066:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d068:	e02f      	b.n	800d0ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d06a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d06e:	4618      	mov	r0, r3
 800d070:	f7fd fe00 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d078:	e027      	b.n	800d0ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d07a:	f107 0318 	add.w	r3, r7, #24
 800d07e:	4618      	mov	r0, r3
 800d080:	f7fd ff4c 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d084:	69fb      	ldr	r3, [r7, #28]
 800d086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d088:	e01f      	b.n	800d0ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d08a:	4b2d      	ldr	r3, [pc, #180]	@ (800d140 <UART_SetConfig+0x934>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f003 0320 	and.w	r3, r3, #32
 800d092:	2b00      	cmp	r3, #0
 800d094:	d009      	beq.n	800d0aa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d096:	4b2a      	ldr	r3, [pc, #168]	@ (800d140 <UART_SetConfig+0x934>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	08db      	lsrs	r3, r3, #3
 800d09c:	f003 0303 	and.w	r3, r3, #3
 800d0a0:	4a24      	ldr	r2, [pc, #144]	@ (800d134 <UART_SetConfig+0x928>)
 800d0a2:	fa22 f303 	lsr.w	r3, r2, r3
 800d0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d0a8:	e00f      	b.n	800d0ca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d0aa:	4b22      	ldr	r3, [pc, #136]	@ (800d134 <UART_SetConfig+0x928>)
 800d0ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0ae:	e00c      	b.n	800d0ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d0b0:	4b21      	ldr	r3, [pc, #132]	@ (800d138 <UART_SetConfig+0x92c>)
 800d0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0b4:	e009      	b.n	800d0ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d0b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d0ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0bc:	e005      	b.n	800d0ca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d0c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d0ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	f000 80e7 	beq.w	800d2a0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0d6:	4a19      	ldr	r2, [pc, #100]	@ (800d13c <UART_SetConfig+0x930>)
 800d0d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0dc:	461a      	mov	r2, r3
 800d0de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0e4:	005a      	lsls	r2, r3, #1
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	085b      	lsrs	r3, r3, #1
 800d0ec:	441a      	add	r2, r3
 800d0ee:	697b      	ldr	r3, [r7, #20]
 800d0f0:	685b      	ldr	r3, [r3, #4]
 800d0f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d0f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0fa:	2b0f      	cmp	r3, #15
 800d0fc:	d916      	bls.n	800d12c <UART_SetConfig+0x920>
 800d0fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d104:	d212      	bcs.n	800d12c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d108:	b29b      	uxth	r3, r3
 800d10a:	f023 030f 	bic.w	r3, r3, #15
 800d10e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d112:	085b      	lsrs	r3, r3, #1
 800d114:	b29b      	uxth	r3, r3
 800d116:	f003 0307 	and.w	r3, r3, #7
 800d11a:	b29a      	uxth	r2, r3
 800d11c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d11e:	4313      	orrs	r3, r2
 800d120:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d128:	60da      	str	r2, [r3, #12]
 800d12a:	e0b9      	b.n	800d2a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d12c:	2301      	movs	r3, #1
 800d12e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d132:	e0b5      	b.n	800d2a0 <UART_SetConfig+0xa94>
 800d134:	03d09000 	.word	0x03d09000
 800d138:	003d0900 	.word	0x003d0900
 800d13c:	08023440 	.word	0x08023440
 800d140:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d144:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d148:	2b20      	cmp	r3, #32
 800d14a:	dc49      	bgt.n	800d1e0 <UART_SetConfig+0x9d4>
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	db7c      	blt.n	800d24a <UART_SetConfig+0xa3e>
 800d150:	2b20      	cmp	r3, #32
 800d152:	d87a      	bhi.n	800d24a <UART_SetConfig+0xa3e>
 800d154:	a201      	add	r2, pc, #4	@ (adr r2, 800d15c <UART_SetConfig+0x950>)
 800d156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d15a:	bf00      	nop
 800d15c:	0800d1e7 	.word	0x0800d1e7
 800d160:	0800d1ef 	.word	0x0800d1ef
 800d164:	0800d24b 	.word	0x0800d24b
 800d168:	0800d24b 	.word	0x0800d24b
 800d16c:	0800d1f7 	.word	0x0800d1f7
 800d170:	0800d24b 	.word	0x0800d24b
 800d174:	0800d24b 	.word	0x0800d24b
 800d178:	0800d24b 	.word	0x0800d24b
 800d17c:	0800d207 	.word	0x0800d207
 800d180:	0800d24b 	.word	0x0800d24b
 800d184:	0800d24b 	.word	0x0800d24b
 800d188:	0800d24b 	.word	0x0800d24b
 800d18c:	0800d24b 	.word	0x0800d24b
 800d190:	0800d24b 	.word	0x0800d24b
 800d194:	0800d24b 	.word	0x0800d24b
 800d198:	0800d24b 	.word	0x0800d24b
 800d19c:	0800d217 	.word	0x0800d217
 800d1a0:	0800d24b 	.word	0x0800d24b
 800d1a4:	0800d24b 	.word	0x0800d24b
 800d1a8:	0800d24b 	.word	0x0800d24b
 800d1ac:	0800d24b 	.word	0x0800d24b
 800d1b0:	0800d24b 	.word	0x0800d24b
 800d1b4:	0800d24b 	.word	0x0800d24b
 800d1b8:	0800d24b 	.word	0x0800d24b
 800d1bc:	0800d24b 	.word	0x0800d24b
 800d1c0:	0800d24b 	.word	0x0800d24b
 800d1c4:	0800d24b 	.word	0x0800d24b
 800d1c8:	0800d24b 	.word	0x0800d24b
 800d1cc:	0800d24b 	.word	0x0800d24b
 800d1d0:	0800d24b 	.word	0x0800d24b
 800d1d4:	0800d24b 	.word	0x0800d24b
 800d1d8:	0800d24b 	.word	0x0800d24b
 800d1dc:	0800d23d 	.word	0x0800d23d
 800d1e0:	2b40      	cmp	r3, #64	@ 0x40
 800d1e2:	d02e      	beq.n	800d242 <UART_SetConfig+0xa36>
 800d1e4:	e031      	b.n	800d24a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d1e6:	f7fb fd37 	bl	8008c58 <HAL_RCC_GetPCLK1Freq>
 800d1ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d1ec:	e033      	b.n	800d256 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d1ee:	f7fb fd49 	bl	8008c84 <HAL_RCC_GetPCLK2Freq>
 800d1f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d1f4:	e02f      	b.n	800d256 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7fd fd3a 	bl	800ac74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d204:	e027      	b.n	800d256 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d206:	f107 0318 	add.w	r3, r7, #24
 800d20a:	4618      	mov	r0, r3
 800d20c:	f7fd fe86 	bl	800af1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d214:	e01f      	b.n	800d256 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d216:	4b2d      	ldr	r3, [pc, #180]	@ (800d2cc <UART_SetConfig+0xac0>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	f003 0320 	and.w	r3, r3, #32
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d009      	beq.n	800d236 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d222:	4b2a      	ldr	r3, [pc, #168]	@ (800d2cc <UART_SetConfig+0xac0>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	08db      	lsrs	r3, r3, #3
 800d228:	f003 0303 	and.w	r3, r3, #3
 800d22c:	4a28      	ldr	r2, [pc, #160]	@ (800d2d0 <UART_SetConfig+0xac4>)
 800d22e:	fa22 f303 	lsr.w	r3, r2, r3
 800d232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d234:	e00f      	b.n	800d256 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800d236:	4b26      	ldr	r3, [pc, #152]	@ (800d2d0 <UART_SetConfig+0xac4>)
 800d238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d23a:	e00c      	b.n	800d256 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d23c:	4b25      	ldr	r3, [pc, #148]	@ (800d2d4 <UART_SetConfig+0xac8>)
 800d23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d240:	e009      	b.n	800d256 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d248:	e005      	b.n	800d256 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800d24a:	2300      	movs	r3, #0
 800d24c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d24e:	2301      	movs	r3, #1
 800d250:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d254:	bf00      	nop
    }

    if (pclk != 0U)
 800d256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d021      	beq.n	800d2a0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d260:	4a1d      	ldr	r2, [pc, #116]	@ (800d2d8 <UART_SetConfig+0xacc>)
 800d262:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d266:	461a      	mov	r2, r3
 800d268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d26a:	fbb3 f2f2 	udiv	r2, r3, r2
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	685b      	ldr	r3, [r3, #4]
 800d272:	085b      	lsrs	r3, r3, #1
 800d274:	441a      	add	r2, r3
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d27e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d282:	2b0f      	cmp	r3, #15
 800d284:	d909      	bls.n	800d29a <UART_SetConfig+0xa8e>
 800d286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d28c:	d205      	bcs.n	800d29a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d290:	b29a      	uxth	r2, r3
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	60da      	str	r2, [r3, #12]
 800d298:	e002      	b.n	800d2a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d29a:	2301      	movs	r3, #1
 800d29c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d2a0:	697b      	ldr	r3, [r7, #20]
 800d2a2:	2201      	movs	r2, #1
 800d2a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	2201      	movs	r2, #1
 800d2ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d2bc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3748      	adds	r7, #72	@ 0x48
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d2ca:	bf00      	nop
 800d2cc:	58024400 	.word	0x58024400
 800d2d0:	03d09000 	.word	0x03d09000
 800d2d4:	003d0900 	.word	0x003d0900
 800d2d8:	08023440 	.word	0x08023440

0800d2dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b083      	sub	sp, #12
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2e8:	f003 0308 	and.w	r3, r3, #8
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d00a      	beq.n	800d306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	685b      	ldr	r3, [r3, #4]
 800d2f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	430a      	orrs	r2, r1
 800d304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d30a:	f003 0301 	and.w	r3, r3, #1
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d00a      	beq.n	800d328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	685b      	ldr	r3, [r3, #4]
 800d318:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	430a      	orrs	r2, r1
 800d326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d32c:	f003 0302 	and.w	r3, r3, #2
 800d330:	2b00      	cmp	r3, #0
 800d332:	d00a      	beq.n	800d34a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	685b      	ldr	r3, [r3, #4]
 800d33a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	430a      	orrs	r2, r1
 800d348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d34e:	f003 0304 	and.w	r3, r3, #4
 800d352:	2b00      	cmp	r3, #0
 800d354:	d00a      	beq.n	800d36c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	685b      	ldr	r3, [r3, #4]
 800d35c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	430a      	orrs	r2, r1
 800d36a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d370:	f003 0310 	and.w	r3, r3, #16
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00a      	beq.n	800d38e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	689b      	ldr	r3, [r3, #8]
 800d37e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	430a      	orrs	r2, r1
 800d38c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d392:	f003 0320 	and.w	r3, r3, #32
 800d396:	2b00      	cmp	r3, #0
 800d398:	d00a      	beq.n	800d3b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	689b      	ldr	r3, [r3, #8]
 800d3a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	430a      	orrs	r2, r1
 800d3ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d01a      	beq.n	800d3f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	430a      	orrs	r2, r1
 800d3d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d3d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d3da:	d10a      	bne.n	800d3f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	685b      	ldr	r3, [r3, #4]
 800d3e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	430a      	orrs	r2, r1
 800d3f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d00a      	beq.n	800d414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	430a      	orrs	r2, r1
 800d412:	605a      	str	r2, [r3, #4]
  }
}
 800d414:	bf00      	nop
 800d416:	370c      	adds	r7, #12
 800d418:	46bd      	mov	sp, r7
 800d41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41e:	4770      	bx	lr

0800d420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b098      	sub	sp, #96	@ 0x60
 800d424:	af02      	add	r7, sp, #8
 800d426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2200      	movs	r2, #0
 800d42c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d430:	f7f5 ffe0 	bl	80033f4 <HAL_GetTick>
 800d434:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f003 0308 	and.w	r3, r3, #8
 800d440:	2b08      	cmp	r3, #8
 800d442:	d12f      	bne.n	800d4a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d444:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d448:	9300      	str	r3, [sp, #0]
 800d44a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d44c:	2200      	movs	r2, #0
 800d44e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f000 f88e 	bl	800d574 <UART_WaitOnFlagUntilTimeout>
 800d458:	4603      	mov	r3, r0
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d022      	beq.n	800d4a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d466:	e853 3f00 	ldrex	r3, [r3]
 800d46a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d46c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d46e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d472:	653b      	str	r3, [r7, #80]	@ 0x50
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	461a      	mov	r2, r3
 800d47a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d47c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d47e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d480:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d484:	e841 2300 	strex	r3, r2, [r1]
 800d488:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d48a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d1e6      	bne.n	800d45e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2220      	movs	r2, #32
 800d494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2200      	movs	r2, #0
 800d49c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d4a0:	2303      	movs	r3, #3
 800d4a2:	e063      	b.n	800d56c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f003 0304 	and.w	r3, r3, #4
 800d4ae:	2b04      	cmp	r3, #4
 800d4b0:	d149      	bne.n	800d546 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d4b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d4b6:	9300      	str	r3, [sp, #0]
 800d4b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	f000 f857 	bl	800d574 <UART_WaitOnFlagUntilTimeout>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d03c      	beq.n	800d546 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d4:	e853 3f00 	ldrex	r3, [r3]
 800d4d8:	623b      	str	r3, [r7, #32]
   return(result);
 800d4da:	6a3b      	ldr	r3, [r7, #32]
 800d4dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d4e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	461a      	mov	r2, r3
 800d4e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800d4ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d4f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d4f2:	e841 2300 	strex	r3, r2, [r1]
 800d4f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d1e6      	bne.n	800d4cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	3308      	adds	r3, #8
 800d504:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d506:	693b      	ldr	r3, [r7, #16]
 800d508:	e853 3f00 	ldrex	r3, [r3]
 800d50c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	f023 0301 	bic.w	r3, r3, #1
 800d514:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	3308      	adds	r3, #8
 800d51c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d51e:	61fa      	str	r2, [r7, #28]
 800d520:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d522:	69b9      	ldr	r1, [r7, #24]
 800d524:	69fa      	ldr	r2, [r7, #28]
 800d526:	e841 2300 	strex	r3, r2, [r1]
 800d52a:	617b      	str	r3, [r7, #20]
   return(result);
 800d52c:	697b      	ldr	r3, [r7, #20]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d1e5      	bne.n	800d4fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2220      	movs	r2, #32
 800d536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	2200      	movs	r2, #0
 800d53e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d542:	2303      	movs	r3, #3
 800d544:	e012      	b.n	800d56c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2220      	movs	r2, #32
 800d54a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	2220      	movs	r2, #32
 800d552:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2200      	movs	r2, #0
 800d55a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2200      	movs	r2, #0
 800d560:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2200      	movs	r2, #0
 800d566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d56a:	2300      	movs	r3, #0
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3758      	adds	r7, #88	@ 0x58
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	60b9      	str	r1, [r7, #8]
 800d57e:	603b      	str	r3, [r7, #0]
 800d580:	4613      	mov	r3, r2
 800d582:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d584:	e04f      	b.n	800d626 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d586:	69bb      	ldr	r3, [r7, #24]
 800d588:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d58c:	d04b      	beq.n	800d626 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d58e:	f7f5 ff31 	bl	80033f4 <HAL_GetTick>
 800d592:	4602      	mov	r2, r0
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	1ad3      	subs	r3, r2, r3
 800d598:	69ba      	ldr	r2, [r7, #24]
 800d59a:	429a      	cmp	r2, r3
 800d59c:	d302      	bcc.n	800d5a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d101      	bne.n	800d5a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d5a4:	2303      	movs	r3, #3
 800d5a6:	e04e      	b.n	800d646 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f003 0304 	and.w	r3, r3, #4
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d037      	beq.n	800d626 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	2b80      	cmp	r3, #128	@ 0x80
 800d5ba:	d034      	beq.n	800d626 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	2b40      	cmp	r3, #64	@ 0x40
 800d5c0:	d031      	beq.n	800d626 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	69db      	ldr	r3, [r3, #28]
 800d5c8:	f003 0308 	and.w	r3, r3, #8
 800d5cc:	2b08      	cmp	r3, #8
 800d5ce:	d110      	bne.n	800d5f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2208      	movs	r2, #8
 800d5d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d5d8:	68f8      	ldr	r0, [r7, #12]
 800d5da:	f000 f921 	bl	800d820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2208      	movs	r2, #8
 800d5e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	e029      	b.n	800d646 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	69db      	ldr	r3, [r3, #28]
 800d5f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d5fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d600:	d111      	bne.n	800d626 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d60a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d60c:	68f8      	ldr	r0, [r7, #12]
 800d60e:	f000 f907 	bl	800d820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	2220      	movs	r2, #32
 800d616:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	2200      	movs	r2, #0
 800d61e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d622:	2303      	movs	r3, #3
 800d624:	e00f      	b.n	800d646 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	69da      	ldr	r2, [r3, #28]
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	4013      	ands	r3, r2
 800d630:	68ba      	ldr	r2, [r7, #8]
 800d632:	429a      	cmp	r2, r3
 800d634:	bf0c      	ite	eq
 800d636:	2301      	moveq	r3, #1
 800d638:	2300      	movne	r3, #0
 800d63a:	b2db      	uxtb	r3, r3
 800d63c:	461a      	mov	r2, r3
 800d63e:	79fb      	ldrb	r3, [r7, #7]
 800d640:	429a      	cmp	r2, r3
 800d642:	d0a0      	beq.n	800d586 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d644:	2300      	movs	r3, #0
}
 800d646:	4618      	mov	r0, r3
 800d648:	3710      	adds	r7, #16
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bd80      	pop	{r7, pc}
	...

0800d650 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b096      	sub	sp, #88	@ 0x58
 800d654:	af00      	add	r7, sp, #0
 800d656:	60f8      	str	r0, [r7, #12]
 800d658:	60b9      	str	r1, [r7, #8]
 800d65a:	4613      	mov	r3, r2
 800d65c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	68ba      	ldr	r2, [r7, #8]
 800d662:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	88fa      	ldrh	r2, [r7, #6]
 800d668:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	2200      	movs	r2, #0
 800d670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2222      	movs	r2, #34	@ 0x22
 800d678:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d682:	2b00      	cmp	r3, #0
 800d684:	d02d      	beq.n	800d6e2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d68c:	4a40      	ldr	r2, [pc, #256]	@ (800d790 <UART_Start_Receive_DMA+0x140>)
 800d68e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d696:	4a3f      	ldr	r2, [pc, #252]	@ (800d794 <UART_Start_Receive_DMA+0x144>)
 800d698:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6a0:	4a3d      	ldr	r2, [pc, #244]	@ (800d798 <UART_Start_Receive_DMA+0x148>)
 800d6a2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	3324      	adds	r3, #36	@ 0x24
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6c0:	461a      	mov	r2, r3
 800d6c2:	88fb      	ldrh	r3, [r7, #6]
 800d6c4:	f7f7 fe04 	bl	80052d0 <HAL_DMA_Start_IT>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d009      	beq.n	800d6e2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	2210      	movs	r2, #16
 800d6d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	2220      	movs	r2, #32
 800d6da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d6de:	2301      	movs	r3, #1
 800d6e0:	e051      	b.n	800d786 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	691b      	ldr	r3, [r3, #16]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d018      	beq.n	800d71c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6f2:	e853 3f00 	ldrex	r3, [r3]
 800d6f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	461a      	mov	r2, r3
 800d706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d708:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d70a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d70c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d70e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d710:	e841 2300 	strex	r3, r2, [r1]
 800d714:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d1e6      	bne.n	800d6ea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	3308      	adds	r3, #8
 800d722:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d726:	e853 3f00 	ldrex	r3, [r3]
 800d72a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d72e:	f043 0301 	orr.w	r3, r3, #1
 800d732:	653b      	str	r3, [r7, #80]	@ 0x50
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	3308      	adds	r3, #8
 800d73a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d73c:	637a      	str	r2, [r7, #52]	@ 0x34
 800d73e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d740:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d742:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d744:	e841 2300 	strex	r3, r2, [r1]
 800d748:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d74a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d1e5      	bne.n	800d71c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	3308      	adds	r3, #8
 800d756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	e853 3f00 	ldrex	r3, [r3]
 800d75e:	613b      	str	r3, [r7, #16]
   return(result);
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d766:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	3308      	adds	r3, #8
 800d76e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d770:	623a      	str	r2, [r7, #32]
 800d772:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d774:	69f9      	ldr	r1, [r7, #28]
 800d776:	6a3a      	ldr	r2, [r7, #32]
 800d778:	e841 2300 	strex	r3, r2, [r1]
 800d77c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d1e5      	bne.n	800d750 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d784:	2300      	movs	r3, #0
}
 800d786:	4618      	mov	r0, r3
 800d788:	3758      	adds	r7, #88	@ 0x58
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop
 800d790:	0800d99f 	.word	0x0800d99f
 800d794:	0800dac7 	.word	0x0800dac7
 800d798:	0800db05 	.word	0x0800db05

0800d79c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b08f      	sub	sp, #60	@ 0x3c
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7aa:	6a3b      	ldr	r3, [r7, #32]
 800d7ac:	e853 3f00 	ldrex	r3, [r3]
 800d7b0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d7b2:	69fb      	ldr	r3, [r7, #28]
 800d7b4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d7b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	461a      	mov	r2, r3
 800d7c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d7c4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d7c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d7ca:	e841 2300 	strex	r3, r2, [r1]
 800d7ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d7d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d1e6      	bne.n	800d7a4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	3308      	adds	r3, #8
 800d7dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	e853 3f00 	ldrex	r3, [r3]
 800d7e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d7ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	3308      	adds	r3, #8
 800d7f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7f6:	61ba      	str	r2, [r7, #24]
 800d7f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7fa:	6979      	ldr	r1, [r7, #20]
 800d7fc:	69ba      	ldr	r2, [r7, #24]
 800d7fe:	e841 2300 	strex	r3, r2, [r1]
 800d802:	613b      	str	r3, [r7, #16]
   return(result);
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d1e5      	bne.n	800d7d6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2220      	movs	r2, #32
 800d80e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d812:	bf00      	nop
 800d814:	373c      	adds	r7, #60	@ 0x3c
 800d816:	46bd      	mov	sp, r7
 800d818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81c:	4770      	bx	lr
	...

0800d820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d820:	b480      	push	{r7}
 800d822:	b095      	sub	sp, #84	@ 0x54
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d82e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d830:	e853 3f00 	ldrex	r3, [r3]
 800d834:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d838:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d83c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	461a      	mov	r2, r3
 800d844:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d846:	643b      	str	r3, [r7, #64]	@ 0x40
 800d848:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d84a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d84c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d84e:	e841 2300 	strex	r3, r2, [r1]
 800d852:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d856:	2b00      	cmp	r3, #0
 800d858:	d1e6      	bne.n	800d828 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	3308      	adds	r3, #8
 800d860:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d862:	6a3b      	ldr	r3, [r7, #32]
 800d864:	e853 3f00 	ldrex	r3, [r3]
 800d868:	61fb      	str	r3, [r7, #28]
   return(result);
 800d86a:	69fa      	ldr	r2, [r7, #28]
 800d86c:	4b1e      	ldr	r3, [pc, #120]	@ (800d8e8 <UART_EndRxTransfer+0xc8>)
 800d86e:	4013      	ands	r3, r2
 800d870:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	3308      	adds	r3, #8
 800d878:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d87a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d87c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d87e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d880:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d882:	e841 2300 	strex	r3, r2, [r1]
 800d886:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d1e5      	bne.n	800d85a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d892:	2b01      	cmp	r3, #1
 800d894:	d118      	bne.n	800d8c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	e853 3f00 	ldrex	r3, [r3]
 800d8a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	f023 0310 	bic.w	r3, r3, #16
 800d8aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	461a      	mov	r2, r3
 800d8b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8b4:	61bb      	str	r3, [r7, #24]
 800d8b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8b8:	6979      	ldr	r1, [r7, #20]
 800d8ba:	69ba      	ldr	r2, [r7, #24]
 800d8bc:	e841 2300 	strex	r3, r2, [r1]
 800d8c0:	613b      	str	r3, [r7, #16]
   return(result);
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d1e6      	bne.n	800d896 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2220      	movs	r2, #32
 800d8cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d8dc:	bf00      	nop
 800d8de:	3754      	adds	r7, #84	@ 0x54
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e6:	4770      	bx	lr
 800d8e8:	effffffe 	.word	0xeffffffe

0800d8ec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b090      	sub	sp, #64	@ 0x40
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	69db      	ldr	r3, [r3, #28]
 800d8fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d902:	d037      	beq.n	800d974 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800d904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d906:	2200      	movs	r2, #0
 800d908:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d90c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	3308      	adds	r3, #8
 800d912:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d916:	e853 3f00 	ldrex	r3, [r3]
 800d91a:	623b      	str	r3, [r7, #32]
   return(result);
 800d91c:	6a3b      	ldr	r3, [r7, #32]
 800d91e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d922:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	3308      	adds	r3, #8
 800d92a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d92c:	633a      	str	r2, [r7, #48]	@ 0x30
 800d92e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d930:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d934:	e841 2300 	strex	r3, r2, [r1]
 800d938:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d1e5      	bne.n	800d90c <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	e853 3f00 	ldrex	r3, [r3]
 800d94c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d954:	637b      	str	r3, [r7, #52]	@ 0x34
 800d956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	461a      	mov	r2, r3
 800d95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d95e:	61fb      	str	r3, [r7, #28]
 800d960:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d962:	69b9      	ldr	r1, [r7, #24]
 800d964:	69fa      	ldr	r2, [r7, #28]
 800d966:	e841 2300 	strex	r3, r2, [r1]
 800d96a:	617b      	str	r3, [r7, #20]
   return(result);
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d1e6      	bne.n	800d940 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d972:	e002      	b.n	800d97a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800d974:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d976:	f7fe ff15 	bl	800c7a4 <HAL_UART_TxCpltCallback>
}
 800d97a:	bf00      	nop
 800d97c:	3740      	adds	r7, #64	@ 0x40
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d982:	b580      	push	{r7, lr}
 800d984:	b084      	sub	sp, #16
 800d986:	af00      	add	r7, sp, #0
 800d988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d98e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d990:	68f8      	ldr	r0, [r7, #12]
 800d992:	f7fe ff11 	bl	800c7b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d996:	bf00      	nop
 800d998:	3710      	adds	r7, #16
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}

0800d99e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d99e:	b580      	push	{r7, lr}
 800d9a0:	b09c      	sub	sp, #112	@ 0x70
 800d9a2:	af00      	add	r7, sp, #0
 800d9a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9aa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	69db      	ldr	r3, [r3, #28]
 800d9b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d9b4:	d071      	beq.n	800da9a <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800d9b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d9be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9c6:	e853 3f00 	ldrex	r3, [r3]
 800d9ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d9cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d9d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d9d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	461a      	mov	r2, r3
 800d9da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d9dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d9de:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d9e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d9e4:	e841 2300 	strex	r3, r2, [r1]
 800d9e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d9ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d1e6      	bne.n	800d9be <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d9f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	3308      	adds	r3, #8
 800d9f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9fa:	e853 3f00 	ldrex	r3, [r3]
 800d9fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da02:	f023 0301 	bic.w	r3, r3, #1
 800da06:	667b      	str	r3, [r7, #100]	@ 0x64
 800da08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	3308      	adds	r3, #8
 800da0e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da10:	647a      	str	r2, [r7, #68]	@ 0x44
 800da12:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800da16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da18:	e841 2300 	strex	r3, r2, [r1]
 800da1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800da1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da20:	2b00      	cmp	r3, #0
 800da22:	d1e5      	bne.n	800d9f0 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	3308      	adds	r3, #8
 800da2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2e:	e853 3f00 	ldrex	r3, [r3]
 800da32:	623b      	str	r3, [r7, #32]
   return(result);
 800da34:	6a3b      	ldr	r3, [r7, #32]
 800da36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da3a:	663b      	str	r3, [r7, #96]	@ 0x60
 800da3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	3308      	adds	r3, #8
 800da42:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da44:	633a      	str	r2, [r7, #48]	@ 0x30
 800da46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da4c:	e841 2300 	strex	r3, r2, [r1]
 800da50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da54:	2b00      	cmp	r3, #0
 800da56:	d1e5      	bne.n	800da24 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800da58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da5a:	2220      	movs	r2, #32
 800da5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da64:	2b01      	cmp	r3, #1
 800da66:	d118      	bne.n	800da9a <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da6e:	693b      	ldr	r3, [r7, #16]
 800da70:	e853 3f00 	ldrex	r3, [r3]
 800da74:	60fb      	str	r3, [r7, #12]
   return(result);
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	f023 0310 	bic.w	r3, r3, #16
 800da7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	461a      	mov	r2, r3
 800da84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da86:	61fb      	str	r3, [r7, #28]
 800da88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8a:	69b9      	ldr	r1, [r7, #24]
 800da8c:	69fa      	ldr	r2, [r7, #28]
 800da8e:	e841 2300 	strex	r3, r2, [r1]
 800da92:	617b      	str	r3, [r7, #20]
   return(result);
 800da94:	697b      	ldr	r3, [r7, #20]
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1e6      	bne.n	800da68 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da9c:	2200      	movs	r2, #0
 800da9e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800daa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800daa4:	2b01      	cmp	r3, #1
 800daa6:	d107      	bne.n	800dab8 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800daa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daaa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800daae:	4619      	mov	r1, r3
 800dab0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800dab2:	f7fe fe9f 	bl	800c7f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dab6:	e002      	b.n	800dabe <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800dab8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800daba:	f7f3 fe69 	bl	8001790 <HAL_UART_RxCpltCallback>
}
 800dabe:	bf00      	nop
 800dac0:	3770      	adds	r7, #112	@ 0x70
 800dac2:	46bd      	mov	sp, r7
 800dac4:	bd80      	pop	{r7, pc}

0800dac6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dac6:	b580      	push	{r7, lr}
 800dac8:	b084      	sub	sp, #16
 800daca:	af00      	add	r7, sp, #0
 800dacc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dad2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2201      	movs	r2, #1
 800dad8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dade:	2b01      	cmp	r3, #1
 800dae0:	d109      	bne.n	800daf6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dae8:	085b      	lsrs	r3, r3, #1
 800daea:	b29b      	uxth	r3, r3
 800daec:	4619      	mov	r1, r3
 800daee:	68f8      	ldr	r0, [r7, #12]
 800daf0:	f7fe fe80 	bl	800c7f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800daf4:	e002      	b.n	800dafc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800daf6:	68f8      	ldr	r0, [r7, #12]
 800daf8:	f7fe fe68 	bl	800c7cc <HAL_UART_RxHalfCpltCallback>
}
 800dafc:	bf00      	nop
 800dafe:	3710      	adds	r7, #16
 800db00:	46bd      	mov	sp, r7
 800db02:	bd80      	pop	{r7, pc}

0800db04 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b086      	sub	sp, #24
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db10:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800db12:	697b      	ldr	r3, [r7, #20]
 800db14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db18:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800db20:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db2c:	2b80      	cmp	r3, #128	@ 0x80
 800db2e:	d109      	bne.n	800db44 <UART_DMAError+0x40>
 800db30:	693b      	ldr	r3, [r7, #16]
 800db32:	2b21      	cmp	r3, #33	@ 0x21
 800db34:	d106      	bne.n	800db44 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800db36:	697b      	ldr	r3, [r7, #20]
 800db38:	2200      	movs	r2, #0
 800db3a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800db3e:	6978      	ldr	r0, [r7, #20]
 800db40:	f7ff fe2c 	bl	800d79c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800db44:	697b      	ldr	r3, [r7, #20]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	689b      	ldr	r3, [r3, #8]
 800db4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db4e:	2b40      	cmp	r3, #64	@ 0x40
 800db50:	d109      	bne.n	800db66 <UART_DMAError+0x62>
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2b22      	cmp	r3, #34	@ 0x22
 800db56:	d106      	bne.n	800db66 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800db58:	697b      	ldr	r3, [r7, #20]
 800db5a:	2200      	movs	r2, #0
 800db5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800db60:	6978      	ldr	r0, [r7, #20]
 800db62:	f7ff fe5d 	bl	800d820 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db6c:	f043 0210 	orr.w	r2, r3, #16
 800db70:	697b      	ldr	r3, [r7, #20]
 800db72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800db76:	6978      	ldr	r0, [r7, #20]
 800db78:	f7fe fe32 	bl	800c7e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db7c:	bf00      	nop
 800db7e:	3718      	adds	r7, #24
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}

0800db84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2200      	movs	r2, #0
 800db96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2200      	movs	r2, #0
 800db9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dba2:	68f8      	ldr	r0, [r7, #12]
 800dba4:	f7fe fe1c 	bl	800c7e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dba8:	bf00      	nop
 800dbaa:	3710      	adds	r7, #16
 800dbac:	46bd      	mov	sp, r7
 800dbae:	bd80      	pop	{r7, pc}

0800dbb0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b088      	sub	sp, #32
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	e853 3f00 	ldrex	r3, [r3]
 800dbc4:	60bb      	str	r3, [r7, #8]
   return(result);
 800dbc6:	68bb      	ldr	r3, [r7, #8]
 800dbc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dbcc:	61fb      	str	r3, [r7, #28]
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	69fb      	ldr	r3, [r7, #28]
 800dbd6:	61bb      	str	r3, [r7, #24]
 800dbd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbda:	6979      	ldr	r1, [r7, #20]
 800dbdc:	69ba      	ldr	r2, [r7, #24]
 800dbde:	e841 2300 	strex	r3, r2, [r1]
 800dbe2:	613b      	str	r3, [r7, #16]
   return(result);
 800dbe4:	693b      	ldr	r3, [r7, #16]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d1e6      	bne.n	800dbb8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2220      	movs	r2, #32
 800dbee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f7fe fdd3 	bl	800c7a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dbfe:	bf00      	nop
 800dc00:	3720      	adds	r7, #32
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dc06:	b480      	push	{r7}
 800dc08:	b083      	sub	sp, #12
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dc0e:	bf00      	nop
 800dc10:	370c      	adds	r7, #12
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr

0800dc1a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dc1a:	b480      	push	{r7}
 800dc1c:	b083      	sub	sp, #12
 800dc1e:	af00      	add	r7, sp, #0
 800dc20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dc22:	bf00      	nop
 800dc24:	370c      	adds	r7, #12
 800dc26:	46bd      	mov	sp, r7
 800dc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2c:	4770      	bx	lr

0800dc2e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dc2e:	b480      	push	{r7}
 800dc30:	b083      	sub	sp, #12
 800dc32:	af00      	add	r7, sp, #0
 800dc34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dc36:	bf00      	nop
 800dc38:	370c      	adds	r7, #12
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc40:	4770      	bx	lr

0800dc42 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dc42:	b480      	push	{r7}
 800dc44:	b085      	sub	sp, #20
 800dc46:	af00      	add	r7, sp, #0
 800dc48:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dc50:	2b01      	cmp	r3, #1
 800dc52:	d101      	bne.n	800dc58 <HAL_UARTEx_DisableFifoMode+0x16>
 800dc54:	2302      	movs	r3, #2
 800dc56:	e027      	b.n	800dca8 <HAL_UARTEx_DisableFifoMode+0x66>
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2224      	movs	r2, #36	@ 0x24
 800dc64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	681a      	ldr	r2, [r3, #0]
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	f022 0201 	bic.w	r2, r2, #1
 800dc7e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dc86:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	68fa      	ldr	r2, [r7, #12]
 800dc94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2220      	movs	r2, #32
 800dc9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2200      	movs	r2, #0
 800dca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dca6:	2300      	movs	r3, #0
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3714      	adds	r7, #20
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b084      	sub	sp, #16
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
 800dcbc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dcc4:	2b01      	cmp	r3, #1
 800dcc6:	d101      	bne.n	800dccc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dcc8:	2302      	movs	r3, #2
 800dcca:	e02d      	b.n	800dd28 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	2201      	movs	r2, #1
 800dcd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2224      	movs	r2, #36	@ 0x24
 800dcd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	681a      	ldr	r2, [r3, #0]
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f022 0201 	bic.w	r2, r2, #1
 800dcf2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	689b      	ldr	r3, [r3, #8]
 800dcfa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	683a      	ldr	r2, [r7, #0]
 800dd04:	430a      	orrs	r2, r1
 800dd06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f000 f84f 	bl	800ddac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	68fa      	ldr	r2, [r7, #12]
 800dd14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	2220      	movs	r2, #32
 800dd1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2200      	movs	r2, #0
 800dd22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd26:	2300      	movs	r3, #0
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3710      	adds	r7, #16
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b084      	sub	sp, #16
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
 800dd38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dd40:	2b01      	cmp	r3, #1
 800dd42:	d101      	bne.n	800dd48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dd44:	2302      	movs	r3, #2
 800dd46:	e02d      	b.n	800dda4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2201      	movs	r2, #1
 800dd4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2224      	movs	r2, #36	@ 0x24
 800dd54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	681a      	ldr	r2, [r3, #0]
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	f022 0201 	bic.w	r2, r2, #1
 800dd6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	689b      	ldr	r3, [r3, #8]
 800dd76:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	683a      	ldr	r2, [r7, #0]
 800dd80:	430a      	orrs	r2, r1
 800dd82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dd84:	6878      	ldr	r0, [r7, #4]
 800dd86:	f000 f811 	bl	800ddac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	68fa      	ldr	r2, [r7, #12]
 800dd90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	2220      	movs	r2, #32
 800dd96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dda2:	2300      	movs	r3, #0
}
 800dda4:	4618      	mov	r0, r3
 800dda6:	3710      	adds	r7, #16
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	bd80      	pop	{r7, pc}

0800ddac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b085      	sub	sp, #20
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d108      	bne.n	800ddce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ddcc:	e031      	b.n	800de32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ddce:	2310      	movs	r3, #16
 800ddd0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ddd2:	2310      	movs	r3, #16
 800ddd4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	689b      	ldr	r3, [r3, #8]
 800dddc:	0e5b      	lsrs	r3, r3, #25
 800ddde:	b2db      	uxtb	r3, r3
 800dde0:	f003 0307 	and.w	r3, r3, #7
 800dde4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	689b      	ldr	r3, [r3, #8]
 800ddec:	0f5b      	lsrs	r3, r3, #29
 800ddee:	b2db      	uxtb	r3, r3
 800ddf0:	f003 0307 	and.w	r3, r3, #7
 800ddf4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ddf6:	7bbb      	ldrb	r3, [r7, #14]
 800ddf8:	7b3a      	ldrb	r2, [r7, #12]
 800ddfa:	4911      	ldr	r1, [pc, #68]	@ (800de40 <UARTEx_SetNbDataToProcess+0x94>)
 800ddfc:	5c8a      	ldrb	r2, [r1, r2]
 800ddfe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800de02:	7b3a      	ldrb	r2, [r7, #12]
 800de04:	490f      	ldr	r1, [pc, #60]	@ (800de44 <UARTEx_SetNbDataToProcess+0x98>)
 800de06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800de08:	fb93 f3f2 	sdiv	r3, r3, r2
 800de0c:	b29a      	uxth	r2, r3
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800de14:	7bfb      	ldrb	r3, [r7, #15]
 800de16:	7b7a      	ldrb	r2, [r7, #13]
 800de18:	4909      	ldr	r1, [pc, #36]	@ (800de40 <UARTEx_SetNbDataToProcess+0x94>)
 800de1a:	5c8a      	ldrb	r2, [r1, r2]
 800de1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800de20:	7b7a      	ldrb	r2, [r7, #13]
 800de22:	4908      	ldr	r1, [pc, #32]	@ (800de44 <UARTEx_SetNbDataToProcess+0x98>)
 800de24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800de26:	fb93 f3f2 	sdiv	r3, r3, r2
 800de2a:	b29a      	uxth	r2, r3
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800de32:	bf00      	nop
 800de34:	3714      	adds	r7, #20
 800de36:	46bd      	mov	sp, r7
 800de38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3c:	4770      	bx	lr
 800de3e:	bf00      	nop
 800de40:	08023458 	.word	0x08023458
 800de44:	08023460 	.word	0x08023460

0800de48 <__NVIC_SetPriority>:
{
 800de48:	b480      	push	{r7}
 800de4a:	b083      	sub	sp, #12
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	4603      	mov	r3, r0
 800de50:	6039      	str	r1, [r7, #0]
 800de52:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800de54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	db0a      	blt.n	800de72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	b2da      	uxtb	r2, r3
 800de60:	490c      	ldr	r1, [pc, #48]	@ (800de94 <__NVIC_SetPriority+0x4c>)
 800de62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800de66:	0112      	lsls	r2, r2, #4
 800de68:	b2d2      	uxtb	r2, r2
 800de6a:	440b      	add	r3, r1
 800de6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800de70:	e00a      	b.n	800de88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	b2da      	uxtb	r2, r3
 800de76:	4908      	ldr	r1, [pc, #32]	@ (800de98 <__NVIC_SetPriority+0x50>)
 800de78:	88fb      	ldrh	r3, [r7, #6]
 800de7a:	f003 030f 	and.w	r3, r3, #15
 800de7e:	3b04      	subs	r3, #4
 800de80:	0112      	lsls	r2, r2, #4
 800de82:	b2d2      	uxtb	r2, r2
 800de84:	440b      	add	r3, r1
 800de86:	761a      	strb	r2, [r3, #24]
}
 800de88:	bf00      	nop
 800de8a:	370c      	adds	r7, #12
 800de8c:	46bd      	mov	sp, r7
 800de8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de92:	4770      	bx	lr
 800de94:	e000e100 	.word	0xe000e100
 800de98:	e000ed00 	.word	0xe000ed00

0800de9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800de9c:	b580      	push	{r7, lr}
 800de9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800dea0:	4b05      	ldr	r3, [pc, #20]	@ (800deb8 <SysTick_Handler+0x1c>)
 800dea2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800dea4:	f002 f9c0 	bl	8010228 <xTaskGetSchedulerState>
 800dea8:	4603      	mov	r3, r0
 800deaa:	2b01      	cmp	r3, #1
 800deac:	d001      	beq.n	800deb2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800deae:	f003 fac3 	bl	8011438 <xPortSysTickHandler>
  }
}
 800deb2:	bf00      	nop
 800deb4:	bd80      	pop	{r7, pc}
 800deb6:	bf00      	nop
 800deb8:	e000e010 	.word	0xe000e010

0800debc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800debc:	b580      	push	{r7, lr}
 800debe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800dec0:	2100      	movs	r1, #0
 800dec2:	f06f 0004 	mvn.w	r0, #4
 800dec6:	f7ff ffbf 	bl	800de48 <__NVIC_SetPriority>
#endif
}
 800deca:	bf00      	nop
 800decc:	bd80      	pop	{r7, pc}
	...

0800ded0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ded0:	b480      	push	{r7}
 800ded2:	b083      	sub	sp, #12
 800ded4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ded6:	f3ef 8305 	mrs	r3, IPSR
 800deda:	603b      	str	r3, [r7, #0]
  return(result);
 800dedc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d003      	beq.n	800deea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800dee2:	f06f 0305 	mvn.w	r3, #5
 800dee6:	607b      	str	r3, [r7, #4]
 800dee8:	e00c      	b.n	800df04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800deea:	4b0a      	ldr	r3, [pc, #40]	@ (800df14 <osKernelInitialize+0x44>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d105      	bne.n	800defe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800def2:	4b08      	ldr	r3, [pc, #32]	@ (800df14 <osKernelInitialize+0x44>)
 800def4:	2201      	movs	r2, #1
 800def6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800def8:	2300      	movs	r3, #0
 800defa:	607b      	str	r3, [r7, #4]
 800defc:	e002      	b.n	800df04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800defe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800df02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800df04:	687b      	ldr	r3, [r7, #4]
}
 800df06:	4618      	mov	r0, r3
 800df08:	370c      	adds	r7, #12
 800df0a:	46bd      	mov	sp, r7
 800df0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df10:	4770      	bx	lr
 800df12:	bf00      	nop
 800df14:	24032d54 	.word	0x24032d54

0800df18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800df18:	b580      	push	{r7, lr}
 800df1a:	b082      	sub	sp, #8
 800df1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df1e:	f3ef 8305 	mrs	r3, IPSR
 800df22:	603b      	str	r3, [r7, #0]
  return(result);
 800df24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800df26:	2b00      	cmp	r3, #0
 800df28:	d003      	beq.n	800df32 <osKernelStart+0x1a>
    stat = osErrorISR;
 800df2a:	f06f 0305 	mvn.w	r3, #5
 800df2e:	607b      	str	r3, [r7, #4]
 800df30:	e010      	b.n	800df54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800df32:	4b0b      	ldr	r3, [pc, #44]	@ (800df60 <osKernelStart+0x48>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b01      	cmp	r3, #1
 800df38:	d109      	bne.n	800df4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800df3a:	f7ff ffbf 	bl	800debc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800df3e:	4b08      	ldr	r3, [pc, #32]	@ (800df60 <osKernelStart+0x48>)
 800df40:	2202      	movs	r2, #2
 800df42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800df44:	f001 fcc2 	bl	800f8cc <vTaskStartScheduler>
      stat = osOK;
 800df48:	2300      	movs	r3, #0
 800df4a:	607b      	str	r3, [r7, #4]
 800df4c:	e002      	b.n	800df54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800df4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800df52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800df54:	687b      	ldr	r3, [r7, #4]
}
 800df56:	4618      	mov	r0, r3
 800df58:	3708      	adds	r7, #8
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}
 800df5e:	bf00      	nop
 800df60:	24032d54 	.word	0x24032d54

0800df64 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df6a:	f3ef 8305 	mrs	r3, IPSR
 800df6e:	603b      	str	r3, [r7, #0]
  return(result);
 800df70:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800df72:	2b00      	cmp	r3, #0
 800df74:	d003      	beq.n	800df7e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800df76:	f001 fdd5 	bl	800fb24 <xTaskGetTickCountFromISR>
 800df7a:	6078      	str	r0, [r7, #4]
 800df7c:	e002      	b.n	800df84 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800df7e:	f001 fdc1 	bl	800fb04 <xTaskGetTickCount>
 800df82:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800df84:	687b      	ldr	r3, [r7, #4]
}
 800df86:	4618      	mov	r0, r3
 800df88:	3708      	adds	r7, #8
 800df8a:	46bd      	mov	sp, r7
 800df8c:	bd80      	pop	{r7, pc}

0800df8e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800df8e:	b580      	push	{r7, lr}
 800df90:	b08e      	sub	sp, #56	@ 0x38
 800df92:	af04      	add	r7, sp, #16
 800df94:	60f8      	str	r0, [r7, #12]
 800df96:	60b9      	str	r1, [r7, #8]
 800df98:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800df9a:	2300      	movs	r3, #0
 800df9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df9e:	f3ef 8305 	mrs	r3, IPSR
 800dfa2:	617b      	str	r3, [r7, #20]
  return(result);
 800dfa4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d17e      	bne.n	800e0a8 <osThreadNew+0x11a>
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d07b      	beq.n	800e0a8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800dfb0:	2380      	movs	r3, #128	@ 0x80
 800dfb2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800dfb4:	2318      	movs	r3, #24
 800dfb6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800dfbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dfc0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d045      	beq.n	800e054 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d002      	beq.n	800dfd6 <osThreadNew+0x48>
        name = attr->name;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	699b      	ldr	r3, [r3, #24]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d002      	beq.n	800dfe4 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	699b      	ldr	r3, [r3, #24]
 800dfe2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800dfe4:	69fb      	ldr	r3, [r7, #28]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d008      	beq.n	800dffc <osThreadNew+0x6e>
 800dfea:	69fb      	ldr	r3, [r7, #28]
 800dfec:	2b38      	cmp	r3, #56	@ 0x38
 800dfee:	d805      	bhi.n	800dffc <osThreadNew+0x6e>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	f003 0301 	and.w	r3, r3, #1
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d001      	beq.n	800e000 <osThreadNew+0x72>
        return (NULL);
 800dffc:	2300      	movs	r3, #0
 800dffe:	e054      	b.n	800e0aa <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	695b      	ldr	r3, [r3, #20]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d003      	beq.n	800e010 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	695b      	ldr	r3, [r3, #20]
 800e00c:	089b      	lsrs	r3, r3, #2
 800e00e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	689b      	ldr	r3, [r3, #8]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d00e      	beq.n	800e036 <osThreadNew+0xa8>
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	68db      	ldr	r3, [r3, #12]
 800e01c:	2ba7      	cmp	r3, #167	@ 0xa7
 800e01e:	d90a      	bls.n	800e036 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e024:	2b00      	cmp	r3, #0
 800e026:	d006      	beq.n	800e036 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	695b      	ldr	r3, [r3, #20]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d002      	beq.n	800e036 <osThreadNew+0xa8>
        mem = 1;
 800e030:	2301      	movs	r3, #1
 800e032:	61bb      	str	r3, [r7, #24]
 800e034:	e010      	b.n	800e058 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	689b      	ldr	r3, [r3, #8]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d10c      	bne.n	800e058 <osThreadNew+0xca>
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	2b00      	cmp	r3, #0
 800e044:	d108      	bne.n	800e058 <osThreadNew+0xca>
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	691b      	ldr	r3, [r3, #16]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d104      	bne.n	800e058 <osThreadNew+0xca>
          mem = 0;
 800e04e:	2300      	movs	r3, #0
 800e050:	61bb      	str	r3, [r7, #24]
 800e052:	e001      	b.n	800e058 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e054:	2300      	movs	r3, #0
 800e056:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e058:	69bb      	ldr	r3, [r7, #24]
 800e05a:	2b01      	cmp	r3, #1
 800e05c:	d110      	bne.n	800e080 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e062:	687a      	ldr	r2, [r7, #4]
 800e064:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e066:	9202      	str	r2, [sp, #8]
 800e068:	9301      	str	r3, [sp, #4]
 800e06a:	69fb      	ldr	r3, [r7, #28]
 800e06c:	9300      	str	r3, [sp, #0]
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	6a3a      	ldr	r2, [r7, #32]
 800e072:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e074:	68f8      	ldr	r0, [r7, #12]
 800e076:	f001 fa35 	bl	800f4e4 <xTaskCreateStatic>
 800e07a:	4603      	mov	r3, r0
 800e07c:	613b      	str	r3, [r7, #16]
 800e07e:	e013      	b.n	800e0a8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e080:	69bb      	ldr	r3, [r7, #24]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d110      	bne.n	800e0a8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e086:	6a3b      	ldr	r3, [r7, #32]
 800e088:	b29a      	uxth	r2, r3
 800e08a:	f107 0310 	add.w	r3, r7, #16
 800e08e:	9301      	str	r3, [sp, #4]
 800e090:	69fb      	ldr	r3, [r7, #28]
 800e092:	9300      	str	r3, [sp, #0]
 800e094:	68bb      	ldr	r3, [r7, #8]
 800e096:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e098:	68f8      	ldr	r0, [r7, #12]
 800e09a:	f001 fa83 	bl	800f5a4 <xTaskCreate>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	2b01      	cmp	r3, #1
 800e0a2:	d001      	beq.n	800e0a8 <osThreadNew+0x11a>
            hTask = NULL;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e0a8:	693b      	ldr	r3, [r7, #16]
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3728      	adds	r7, #40	@ 0x28
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}
	...

0800e0b4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b088      	sub	sp, #32
 800e0b8:	af02      	add	r7, sp, #8
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d002      	beq.n	800e0ce <osThreadFlagsSet+0x1a>
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	da03      	bge.n	800e0d6 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e0ce:	f06f 0303 	mvn.w	r3, #3
 800e0d2:	60fb      	str	r3, [r7, #12]
 800e0d4:	e035      	b.n	800e142 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800e0d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e0da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e0dc:	f3ef 8305 	mrs	r3, IPSR
 800e0e0:	613b      	str	r3, [r7, #16]
  return(result);
 800e0e2:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d01f      	beq.n	800e128 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e0ec:	f107 0308 	add.w	r3, r7, #8
 800e0f0:	9300      	str	r3, [sp, #0]
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	2201      	movs	r2, #1
 800e0f6:	6839      	ldr	r1, [r7, #0]
 800e0f8:	6978      	ldr	r0, [r7, #20]
 800e0fa:	f002 fb45 	bl	8010788 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e0fe:	f107 030c 	add.w	r3, r7, #12
 800e102:	2200      	movs	r2, #0
 800e104:	9200      	str	r2, [sp, #0]
 800e106:	2200      	movs	r2, #0
 800e108:	2100      	movs	r1, #0
 800e10a:	6978      	ldr	r0, [r7, #20]
 800e10c:	f002 fb3c 	bl	8010788 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d015      	beq.n	800e142 <osThreadFlagsSet+0x8e>
 800e116:	4b0d      	ldr	r3, [pc, #52]	@ (800e14c <osThreadFlagsSet+0x98>)
 800e118:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e11c:	601a      	str	r2, [r3, #0]
 800e11e:	f3bf 8f4f 	dsb	sy
 800e122:	f3bf 8f6f 	isb	sy
 800e126:	e00c      	b.n	800e142 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e128:	2300      	movs	r3, #0
 800e12a:	2201      	movs	r2, #1
 800e12c:	6839      	ldr	r1, [r7, #0]
 800e12e:	6978      	ldr	r0, [r7, #20]
 800e130:	f002 fa68 	bl	8010604 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e134:	f107 030c 	add.w	r3, r7, #12
 800e138:	2200      	movs	r2, #0
 800e13a:	2100      	movs	r1, #0
 800e13c:	6978      	ldr	r0, [r7, #20]
 800e13e:	f002 fa61 	bl	8010604 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e142:	68fb      	ldr	r3, [r7, #12]
}
 800e144:	4618      	mov	r0, r3
 800e146:	3718      	adds	r7, #24
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}
 800e14c:	e000ed04 	.word	0xe000ed04

0800e150 <osThreadFlagsGet>:

  /* Return flags before clearing */
  return (rflags);
}

uint32_t osThreadFlagsGet (void) {
 800e150:	b580      	push	{r7, lr}
 800e152:	b084      	sub	sp, #16
 800e154:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e156:	f3ef 8305 	mrs	r3, IPSR
 800e15a:	60bb      	str	r3, [r7, #8]
  return(result);
 800e15c:	68bb      	ldr	r3, [r7, #8]
  TaskHandle_t hTask;
  uint32_t rflags;

  if (IS_IRQ()) {
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d003      	beq.n	800e16a <osThreadFlagsGet+0x1a>
    rflags = (uint32_t)osErrorISR;
 800e162:	f06f 0305 	mvn.w	r3, #5
 800e166:	607b      	str	r3, [r7, #4]
 800e168:	e00e      	b.n	800e188 <osThreadFlagsGet+0x38>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800e16a:	f002 f84d 	bl	8010208 <xTaskGetCurrentTaskHandle>
 800e16e:	60f8      	str	r0, [r7, #12]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags) != pdPASS) {
 800e170:	1d3b      	adds	r3, r7, #4
 800e172:	2200      	movs	r2, #0
 800e174:	2100      	movs	r1, #0
 800e176:	68f8      	ldr	r0, [r7, #12]
 800e178:	f002 fa44 	bl	8010604 <xTaskGenericNotify>
 800e17c:	4603      	mov	r3, r0
 800e17e:	2b01      	cmp	r3, #1
 800e180:	d002      	beq.n	800e188 <osThreadFlagsGet+0x38>
      rflags = (uint32_t)osError;
 800e182:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e186:	607b      	str	r3, [r7, #4]
    }
  }

  return (rflags);
 800e188:	687b      	ldr	r3, [r7, #4]
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	3710      	adds	r7, #16
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}

0800e192 <osThreadFlagsWait>:

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e192:	b580      	push	{r7, lr}
 800e194:	b08c      	sub	sp, #48	@ 0x30
 800e196:	af00      	add	r7, sp, #0
 800e198:	60f8      	str	r0, [r7, #12]
 800e19a:	60b9      	str	r1, [r7, #8]
 800e19c:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e19e:	f3ef 8305 	mrs	r3, IPSR
 800e1a2:	617b      	str	r3, [r7, #20]
  return(result);
 800e1a4:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d003      	beq.n	800e1b2 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800e1aa:	f06f 0305 	mvn.w	r3, #5
 800e1ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1b0:	e06b      	b.n	800e28a <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	da03      	bge.n	800e1c0 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800e1b8:	f06f 0303 	mvn.w	r3, #3
 800e1bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1be:	e064      	b.n	800e28a <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	f003 0302 	and.w	r3, r3, #2
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d002      	beq.n	800e1d0 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e1ce:	e001      	b.n	800e1d4 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800e1dc:	f001 fc92 	bl	800fb04 <xTaskGetTickCount>
 800e1e0:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e1e2:	f107 0210 	add.w	r2, r7, #16
 800e1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1ea:	2000      	movs	r0, #0
 800e1ec:	f002 f9aa 	bl	8010544 <xTaskNotifyWait>
 800e1f0:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800e1f2:	69fb      	ldr	r3, [r7, #28]
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d137      	bne.n	800e268 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800e1f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	4013      	ands	r3, r2
 800e1fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e204:	4313      	orrs	r3, r2
 800e206:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e208:	68bb      	ldr	r3, [r7, #8]
 800e20a:	f003 0301 	and.w	r3, r3, #1
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d00c      	beq.n	800e22c <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800e212:	68fa      	ldr	r2, [r7, #12]
 800e214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e216:	4013      	ands	r3, r2
 800e218:	68fa      	ldr	r2, [r7, #12]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d032      	beq.n	800e284 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d10f      	bne.n	800e244 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e224:	f06f 0302 	mvn.w	r3, #2
 800e228:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e22a:	e02e      	b.n	800e28a <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e22c:	68fa      	ldr	r2, [r7, #12]
 800e22e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e230:	4013      	ands	r3, r2
 800e232:	2b00      	cmp	r3, #0
 800e234:	d128      	bne.n	800e288 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d103      	bne.n	800e244 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e23c:	f06f 0302 	mvn.w	r3, #2
 800e240:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e242:	e022      	b.n	800e28a <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e244:	f001 fc5e 	bl	800fb04 <xTaskGetTickCount>
 800e248:	4602      	mov	r2, r0
 800e24a:	6a3b      	ldr	r3, [r7, #32]
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800e250:	69ba      	ldr	r2, [r7, #24]
 800e252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e254:	429a      	cmp	r2, r3
 800e256:	d902      	bls.n	800e25e <osThreadFlagsWait+0xcc>
          tout  = 0;
 800e258:	2300      	movs	r3, #0
 800e25a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e25c:	e00e      	b.n	800e27c <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800e25e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	1ad3      	subs	r3, r2, r3
 800e264:	627b      	str	r3, [r7, #36]	@ 0x24
 800e266:	e009      	b.n	800e27c <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d103      	bne.n	800e276 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800e26e:	f06f 0302 	mvn.w	r3, #2
 800e272:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e274:	e002      	b.n	800e27c <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e276:	f06f 0301 	mvn.w	r3, #1
 800e27a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800e27c:	69fb      	ldr	r3, [r7, #28]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d1af      	bne.n	800e1e2 <osThreadFlagsWait+0x50>
 800e282:	e002      	b.n	800e28a <osThreadFlagsWait+0xf8>
            break;
 800e284:	bf00      	nop
 800e286:	e000      	b.n	800e28a <osThreadFlagsWait+0xf8>
            break;
 800e288:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800e28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3730      	adds	r7, #48	@ 0x30
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}

0800e294 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800e294:	b580      	push	{r7, lr}
 800e296:	b084      	sub	sp, #16
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e29c:	f3ef 8305 	mrs	r3, IPSR
 800e2a0:	60bb      	str	r3, [r7, #8]
  return(result);
 800e2a2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d003      	beq.n	800e2b0 <osDelay+0x1c>
    stat = osErrorISR;
 800e2a8:	f06f 0305 	mvn.w	r3, #5
 800e2ac:	60fb      	str	r3, [r7, #12]
 800e2ae:	e007      	b.n	800e2c0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d002      	beq.n	800e2c0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f001 fad0 	bl	800f860 <vTaskDelay>
    }
  }

  return (stat);
 800e2c0:	68fb      	ldr	r3, [r7, #12]
}
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	3710      	adds	r7, #16
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	bd80      	pop	{r7, pc}

0800e2ca <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800e2ca:	b580      	push	{r7, lr}
 800e2cc:	b088      	sub	sp, #32
 800e2ce:	af00      	add	r7, sp, #0
 800e2d0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e2d6:	f3ef 8305 	mrs	r3, IPSR
 800e2da:	60bb      	str	r3, [r7, #8]
  return(result);
 800e2dc:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d174      	bne.n	800e3cc <osMutexNew+0x102>
    if (attr != NULL) {
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d003      	beq.n	800e2f0 <osMutexNew+0x26>
      type = attr->attr_bits;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	61bb      	str	r3, [r7, #24]
 800e2ee:	e001      	b.n	800e2f4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800e2f4:	69bb      	ldr	r3, [r7, #24]
 800e2f6:	f003 0301 	and.w	r3, r3, #1
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d002      	beq.n	800e304 <osMutexNew+0x3a>
      rmtx = 1U;
 800e2fe:	2301      	movs	r3, #1
 800e300:	617b      	str	r3, [r7, #20]
 800e302:	e001      	b.n	800e308 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800e304:	2300      	movs	r3, #0
 800e306:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800e308:	69bb      	ldr	r3, [r7, #24]
 800e30a:	f003 0308 	and.w	r3, r3, #8
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d15c      	bne.n	800e3cc <osMutexNew+0x102>
      mem = -1;
 800e312:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e316:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d015      	beq.n	800e34a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	689b      	ldr	r3, [r3, #8]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d006      	beq.n	800e334 <osMutexNew+0x6a>
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	2b4f      	cmp	r3, #79	@ 0x4f
 800e32c:	d902      	bls.n	800e334 <osMutexNew+0x6a>
          mem = 1;
 800e32e:	2301      	movs	r3, #1
 800e330:	613b      	str	r3, [r7, #16]
 800e332:	e00c      	b.n	800e34e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	689b      	ldr	r3, [r3, #8]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d108      	bne.n	800e34e <osMutexNew+0x84>
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	68db      	ldr	r3, [r3, #12]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d104      	bne.n	800e34e <osMutexNew+0x84>
            mem = 0;
 800e344:	2300      	movs	r3, #0
 800e346:	613b      	str	r3, [r7, #16]
 800e348:	e001      	b.n	800e34e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800e34a:	2300      	movs	r3, #0
 800e34c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800e34e:	693b      	ldr	r3, [r7, #16]
 800e350:	2b01      	cmp	r3, #1
 800e352:	d112      	bne.n	800e37a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d007      	beq.n	800e36a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	689b      	ldr	r3, [r3, #8]
 800e35e:	4619      	mov	r1, r3
 800e360:	2004      	movs	r0, #4
 800e362:	f000 fb20 	bl	800e9a6 <xQueueCreateMutexStatic>
 800e366:	61f8      	str	r0, [r7, #28]
 800e368:	e016      	b.n	800e398 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	689b      	ldr	r3, [r3, #8]
 800e36e:	4619      	mov	r1, r3
 800e370:	2001      	movs	r0, #1
 800e372:	f000 fb18 	bl	800e9a6 <xQueueCreateMutexStatic>
 800e376:	61f8      	str	r0, [r7, #28]
 800e378:	e00e      	b.n	800e398 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d10b      	bne.n	800e398 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800e380:	697b      	ldr	r3, [r7, #20]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d004      	beq.n	800e390 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800e386:	2004      	movs	r0, #4
 800e388:	f000 faf5 	bl	800e976 <xQueueCreateMutex>
 800e38c:	61f8      	str	r0, [r7, #28]
 800e38e:	e003      	b.n	800e398 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800e390:	2001      	movs	r0, #1
 800e392:	f000 faf0 	bl	800e976 <xQueueCreateMutex>
 800e396:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800e398:	69fb      	ldr	r3, [r7, #28]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d00c      	beq.n	800e3b8 <osMutexNew+0xee>
        if (attr != NULL) {
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d003      	beq.n	800e3ac <osMutexNew+0xe2>
          name = attr->name;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	60fb      	str	r3, [r7, #12]
 800e3aa:	e001      	b.n	800e3b0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800e3b0:	68f9      	ldr	r1, [r7, #12]
 800e3b2:	69f8      	ldr	r0, [r7, #28]
 800e3b4:	f001 f838 	bl	800f428 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800e3b8:	69fb      	ldr	r3, [r7, #28]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d006      	beq.n	800e3cc <osMutexNew+0x102>
 800e3be:	697b      	ldr	r3, [r7, #20]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d003      	beq.n	800e3cc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	f043 0301 	orr.w	r3, r3, #1
 800e3ca:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800e3cc:	69fb      	ldr	r3, [r7, #28]
}
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	3720      	adds	r7, #32
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}

0800e3d6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800e3d6:	b580      	push	{r7, lr}
 800e3d8:	b086      	sub	sp, #24
 800e3da:	af00      	add	r7, sp, #0
 800e3dc:	6078      	str	r0, [r7, #4]
 800e3de:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f023 0301 	bic.w	r3, r3, #1
 800e3e6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	f003 0301 	and.w	r3, r3, #1
 800e3ee:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e3f4:	f3ef 8305 	mrs	r3, IPSR
 800e3f8:	60bb      	str	r3, [r7, #8]
  return(result);
 800e3fa:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d003      	beq.n	800e408 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800e400:	f06f 0305 	mvn.w	r3, #5
 800e404:	617b      	str	r3, [r7, #20]
 800e406:	e02c      	b.n	800e462 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800e408:	693b      	ldr	r3, [r7, #16]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d103      	bne.n	800e416 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800e40e:	f06f 0303 	mvn.w	r3, #3
 800e412:	617b      	str	r3, [r7, #20]
 800e414:	e025      	b.n	800e462 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d011      	beq.n	800e440 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800e41c:	6839      	ldr	r1, [r7, #0]
 800e41e:	6938      	ldr	r0, [r7, #16]
 800e420:	f000 fb11 	bl	800ea46 <xQueueTakeMutexRecursive>
 800e424:	4603      	mov	r3, r0
 800e426:	2b01      	cmp	r3, #1
 800e428:	d01b      	beq.n	800e462 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d003      	beq.n	800e438 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800e430:	f06f 0301 	mvn.w	r3, #1
 800e434:	617b      	str	r3, [r7, #20]
 800e436:	e014      	b.n	800e462 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800e438:	f06f 0302 	mvn.w	r3, #2
 800e43c:	617b      	str	r3, [r7, #20]
 800e43e:	e010      	b.n	800e462 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800e440:	6839      	ldr	r1, [r7, #0]
 800e442:	6938      	ldr	r0, [r7, #16]
 800e444:	f000 fdb8 	bl	800efb8 <xQueueSemaphoreTake>
 800e448:	4603      	mov	r3, r0
 800e44a:	2b01      	cmp	r3, #1
 800e44c:	d009      	beq.n	800e462 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800e44e:	683b      	ldr	r3, [r7, #0]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d003      	beq.n	800e45c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800e454:	f06f 0301 	mvn.w	r3, #1
 800e458:	617b      	str	r3, [r7, #20]
 800e45a:	e002      	b.n	800e462 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800e45c:	f06f 0302 	mvn.w	r3, #2
 800e460:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800e462:	697b      	ldr	r3, [r7, #20]
}
 800e464:	4618      	mov	r0, r3
 800e466:	3718      	adds	r7, #24
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}

0800e46c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b086      	sub	sp, #24
 800e470:	af00      	add	r7, sp, #0
 800e472:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f023 0301 	bic.w	r3, r3, #1
 800e47a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f003 0301 	and.w	r3, r3, #1
 800e482:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800e484:	2300      	movs	r3, #0
 800e486:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e488:	f3ef 8305 	mrs	r3, IPSR
 800e48c:	60bb      	str	r3, [r7, #8]
  return(result);
 800e48e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800e490:	2b00      	cmp	r3, #0
 800e492:	d003      	beq.n	800e49c <osMutexRelease+0x30>
    stat = osErrorISR;
 800e494:	f06f 0305 	mvn.w	r3, #5
 800e498:	617b      	str	r3, [r7, #20]
 800e49a:	e01f      	b.n	800e4dc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800e49c:	693b      	ldr	r3, [r7, #16]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d103      	bne.n	800e4aa <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800e4a2:	f06f 0303 	mvn.w	r3, #3
 800e4a6:	617b      	str	r3, [r7, #20]
 800e4a8:	e018      	b.n	800e4dc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d009      	beq.n	800e4c4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800e4b0:	6938      	ldr	r0, [r7, #16]
 800e4b2:	f000 fa93 	bl	800e9dc <xQueueGiveMutexRecursive>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d00f      	beq.n	800e4dc <osMutexRelease+0x70>
        stat = osErrorResource;
 800e4bc:	f06f 0302 	mvn.w	r3, #2
 800e4c0:	617b      	str	r3, [r7, #20]
 800e4c2:	e00b      	b.n	800e4dc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	2100      	movs	r1, #0
 800e4ca:	6938      	ldr	r0, [r7, #16]
 800e4cc:	f000 faf2 	bl	800eab4 <xQueueGenericSend>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	d002      	beq.n	800e4dc <osMutexRelease+0x70>
        stat = osErrorResource;
 800e4d6:	f06f 0302 	mvn.w	r3, #2
 800e4da:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800e4dc:	697b      	ldr	r3, [r7, #20]
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3718      	adds	r7, #24
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}
	...

0800e4e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e4e8:	b480      	push	{r7}
 800e4ea:	b085      	sub	sp, #20
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	60f8      	str	r0, [r7, #12]
 800e4f0:	60b9      	str	r1, [r7, #8]
 800e4f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	4a07      	ldr	r2, [pc, #28]	@ (800e514 <vApplicationGetIdleTaskMemory+0x2c>)
 800e4f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	4a06      	ldr	r2, [pc, #24]	@ (800e518 <vApplicationGetIdleTaskMemory+0x30>)
 800e4fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2280      	movs	r2, #128	@ 0x80
 800e504:	601a      	str	r2, [r3, #0]
}
 800e506:	bf00      	nop
 800e508:	3714      	adds	r7, #20
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr
 800e512:	bf00      	nop
 800e514:	24032d58 	.word	0x24032d58
 800e518:	24032e00 	.word	0x24032e00

0800e51c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e51c:	b480      	push	{r7}
 800e51e:	b085      	sub	sp, #20
 800e520:	af00      	add	r7, sp, #0
 800e522:	60f8      	str	r0, [r7, #12]
 800e524:	60b9      	str	r1, [r7, #8]
 800e526:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	4a07      	ldr	r2, [pc, #28]	@ (800e548 <vApplicationGetTimerTaskMemory+0x2c>)
 800e52c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e52e:	68bb      	ldr	r3, [r7, #8]
 800e530:	4a06      	ldr	r2, [pc, #24]	@ (800e54c <vApplicationGetTimerTaskMemory+0x30>)
 800e532:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e53a:	601a      	str	r2, [r3, #0]
}
 800e53c:	bf00      	nop
 800e53e:	3714      	adds	r7, #20
 800e540:	46bd      	mov	sp, r7
 800e542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e546:	4770      	bx	lr
 800e548:	24033000 	.word	0x24033000
 800e54c:	240330a8 	.word	0x240330a8

0800e550 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e550:	b480      	push	{r7}
 800e552:	b083      	sub	sp, #12
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f103 0208 	add.w	r2, r3, #8
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e568:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f103 0208 	add.w	r2, r3, #8
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	f103 0208 	add.w	r2, r3, #8
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2200      	movs	r2, #0
 800e582:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e584:	bf00      	nop
 800e586:	370c      	adds	r7, #12
 800e588:	46bd      	mov	sp, r7
 800e58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58e:	4770      	bx	lr

0800e590 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e590:	b480      	push	{r7}
 800e592:	b083      	sub	sp, #12
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2200      	movs	r2, #0
 800e59c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e59e:	bf00      	nop
 800e5a0:	370c      	adds	r7, #12
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a8:	4770      	bx	lr

0800e5aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e5aa:	b480      	push	{r7}
 800e5ac:	b085      	sub	sp, #20
 800e5ae:	af00      	add	r7, sp, #0
 800e5b0:	6078      	str	r0, [r7, #4]
 800e5b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	685b      	ldr	r3, [r3, #4]
 800e5b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	68fa      	ldr	r2, [r7, #12]
 800e5be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	689a      	ldr	r2, [r3, #8]
 800e5c4:	683b      	ldr	r3, [r7, #0]
 800e5c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	689b      	ldr	r3, [r3, #8]
 800e5cc:	683a      	ldr	r2, [r7, #0]
 800e5ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	683a      	ldr	r2, [r7, #0]
 800e5d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	1c5a      	adds	r2, r3, #1
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	601a      	str	r2, [r3, #0]
}
 800e5e6:	bf00      	nop
 800e5e8:	3714      	adds	r7, #20
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f0:	4770      	bx	lr

0800e5f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e5f2:	b480      	push	{r7}
 800e5f4:	b085      	sub	sp, #20
 800e5f6:	af00      	add	r7, sp, #0
 800e5f8:	6078      	str	r0, [r7, #4]
 800e5fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e602:	68bb      	ldr	r3, [r7, #8]
 800e604:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e608:	d103      	bne.n	800e612 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	691b      	ldr	r3, [r3, #16]
 800e60e:	60fb      	str	r3, [r7, #12]
 800e610:	e00c      	b.n	800e62c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	3308      	adds	r3, #8
 800e616:	60fb      	str	r3, [r7, #12]
 800e618:	e002      	b.n	800e620 <vListInsert+0x2e>
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	685b      	ldr	r3, [r3, #4]
 800e61e:	60fb      	str	r3, [r7, #12]
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	685b      	ldr	r3, [r3, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	68ba      	ldr	r2, [r7, #8]
 800e628:	429a      	cmp	r2, r3
 800e62a:	d2f6      	bcs.n	800e61a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	685a      	ldr	r2, [r3, #4]
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	683a      	ldr	r2, [r7, #0]
 800e63a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	68fa      	ldr	r2, [r7, #12]
 800e640:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	683a      	ldr	r2, [r7, #0]
 800e646:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	687a      	ldr	r2, [r7, #4]
 800e64c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	1c5a      	adds	r2, r3, #1
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	601a      	str	r2, [r3, #0]
}
 800e658:	bf00      	nop
 800e65a:	3714      	adds	r7, #20
 800e65c:	46bd      	mov	sp, r7
 800e65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e662:	4770      	bx	lr

0800e664 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e664:	b480      	push	{r7}
 800e666:	b085      	sub	sp, #20
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	691b      	ldr	r3, [r3, #16]
 800e670:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	685b      	ldr	r3, [r3, #4]
 800e676:	687a      	ldr	r2, [r7, #4]
 800e678:	6892      	ldr	r2, [r2, #8]
 800e67a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	689b      	ldr	r3, [r3, #8]
 800e680:	687a      	ldr	r2, [r7, #4]
 800e682:	6852      	ldr	r2, [r2, #4]
 800e684:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	685b      	ldr	r3, [r3, #4]
 800e68a:	687a      	ldr	r2, [r7, #4]
 800e68c:	429a      	cmp	r2, r3
 800e68e:	d103      	bne.n	800e698 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	689a      	ldr	r2, [r3, #8]
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2200      	movs	r2, #0
 800e69c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	1e5a      	subs	r2, r3, #1
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	681b      	ldr	r3, [r3, #0]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	3714      	adds	r7, #20
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr

0800e6b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b084      	sub	sp, #16
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d10b      	bne.n	800e6e4 <xQueueGenericReset+0x2c>
	__asm volatile
 800e6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6d0:	f383 8811 	msr	BASEPRI, r3
 800e6d4:	f3bf 8f6f 	isb	sy
 800e6d8:	f3bf 8f4f 	dsb	sy
 800e6dc:	60bb      	str	r3, [r7, #8]
}
 800e6de:	bf00      	nop
 800e6e0:	bf00      	nop
 800e6e2:	e7fd      	b.n	800e6e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e6e4:	f002 fe18 	bl	8011318 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	681a      	ldr	r2, [r3, #0]
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e6f0:	68f9      	ldr	r1, [r7, #12]
 800e6f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e6f4:	fb01 f303 	mul.w	r3, r1, r3
 800e6f8:	441a      	add	r2, r3
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	2200      	movs	r2, #0
 800e702:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	681a      	ldr	r2, [r3, #0]
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e714:	3b01      	subs	r3, #1
 800e716:	68f9      	ldr	r1, [r7, #12]
 800e718:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e71a:	fb01 f303 	mul.w	r3, r1, r3
 800e71e:	441a      	add	r2, r3
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	22ff      	movs	r2, #255	@ 0xff
 800e728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	22ff      	movs	r2, #255	@ 0xff
 800e730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d114      	bne.n	800e764 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	691b      	ldr	r3, [r3, #16]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d01a      	beq.n	800e778 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	3310      	adds	r3, #16
 800e746:	4618      	mov	r0, r3
 800e748:	f001 fb70 	bl	800fe2c <xTaskRemoveFromEventList>
 800e74c:	4603      	mov	r3, r0
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d012      	beq.n	800e778 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e752:	4b0d      	ldr	r3, [pc, #52]	@ (800e788 <xQueueGenericReset+0xd0>)
 800e754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e758:	601a      	str	r2, [r3, #0]
 800e75a:	f3bf 8f4f 	dsb	sy
 800e75e:	f3bf 8f6f 	isb	sy
 800e762:	e009      	b.n	800e778 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	3310      	adds	r3, #16
 800e768:	4618      	mov	r0, r3
 800e76a:	f7ff fef1 	bl	800e550 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	3324      	adds	r3, #36	@ 0x24
 800e772:	4618      	mov	r0, r3
 800e774:	f7ff feec 	bl	800e550 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e778:	f002 fe00 	bl	801137c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e77c:	2301      	movs	r3, #1
}
 800e77e:	4618      	mov	r0, r3
 800e780:	3710      	adds	r7, #16
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}
 800e786:	bf00      	nop
 800e788:	e000ed04 	.word	0xe000ed04

0800e78c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b08e      	sub	sp, #56	@ 0x38
 800e790:	af02      	add	r7, sp, #8
 800e792:	60f8      	str	r0, [r7, #12]
 800e794:	60b9      	str	r1, [r7, #8]
 800e796:	607a      	str	r2, [r7, #4]
 800e798:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d10b      	bne.n	800e7b8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800e7a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a4:	f383 8811 	msr	BASEPRI, r3
 800e7a8:	f3bf 8f6f 	isb	sy
 800e7ac:	f3bf 8f4f 	dsb	sy
 800e7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e7b2:	bf00      	nop
 800e7b4:	bf00      	nop
 800e7b6:	e7fd      	b.n	800e7b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e7b8:	683b      	ldr	r3, [r7, #0]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d10b      	bne.n	800e7d6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800e7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7c2:	f383 8811 	msr	BASEPRI, r3
 800e7c6:	f3bf 8f6f 	isb	sy
 800e7ca:	f3bf 8f4f 	dsb	sy
 800e7ce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e7d0:	bf00      	nop
 800e7d2:	bf00      	nop
 800e7d4:	e7fd      	b.n	800e7d2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d002      	beq.n	800e7e2 <xQueueGenericCreateStatic+0x56>
 800e7dc:	68bb      	ldr	r3, [r7, #8]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d001      	beq.n	800e7e6 <xQueueGenericCreateStatic+0x5a>
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	e000      	b.n	800e7e8 <xQueueGenericCreateStatic+0x5c>
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d10b      	bne.n	800e804 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800e7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7f0:	f383 8811 	msr	BASEPRI, r3
 800e7f4:	f3bf 8f6f 	isb	sy
 800e7f8:	f3bf 8f4f 	dsb	sy
 800e7fc:	623b      	str	r3, [r7, #32]
}
 800e7fe:	bf00      	nop
 800e800:	bf00      	nop
 800e802:	e7fd      	b.n	800e800 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d102      	bne.n	800e810 <xQueueGenericCreateStatic+0x84>
 800e80a:	68bb      	ldr	r3, [r7, #8]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d101      	bne.n	800e814 <xQueueGenericCreateStatic+0x88>
 800e810:	2301      	movs	r3, #1
 800e812:	e000      	b.n	800e816 <xQueueGenericCreateStatic+0x8a>
 800e814:	2300      	movs	r3, #0
 800e816:	2b00      	cmp	r3, #0
 800e818:	d10b      	bne.n	800e832 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800e81a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e81e:	f383 8811 	msr	BASEPRI, r3
 800e822:	f3bf 8f6f 	isb	sy
 800e826:	f3bf 8f4f 	dsb	sy
 800e82a:	61fb      	str	r3, [r7, #28]
}
 800e82c:	bf00      	nop
 800e82e:	bf00      	nop
 800e830:	e7fd      	b.n	800e82e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e832:	2350      	movs	r3, #80	@ 0x50
 800e834:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e836:	697b      	ldr	r3, [r7, #20]
 800e838:	2b50      	cmp	r3, #80	@ 0x50
 800e83a:	d00b      	beq.n	800e854 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800e83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e840:	f383 8811 	msr	BASEPRI, r3
 800e844:	f3bf 8f6f 	isb	sy
 800e848:	f3bf 8f4f 	dsb	sy
 800e84c:	61bb      	str	r3, [r7, #24]
}
 800e84e:	bf00      	nop
 800e850:	bf00      	nop
 800e852:	e7fd      	b.n	800e850 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e854:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800e85a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d00d      	beq.n	800e87c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e862:	2201      	movs	r2, #1
 800e864:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e868:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e86c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e86e:	9300      	str	r3, [sp, #0]
 800e870:	4613      	mov	r3, r2
 800e872:	687a      	ldr	r2, [r7, #4]
 800e874:	68b9      	ldr	r1, [r7, #8]
 800e876:	68f8      	ldr	r0, [r7, #12]
 800e878:	f000 f840 	bl	800e8fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800e87e:	4618      	mov	r0, r3
 800e880:	3730      	adds	r7, #48	@ 0x30
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}

0800e886 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e886:	b580      	push	{r7, lr}
 800e888:	b08a      	sub	sp, #40	@ 0x28
 800e88a:	af02      	add	r7, sp, #8
 800e88c:	60f8      	str	r0, [r7, #12]
 800e88e:	60b9      	str	r1, [r7, #8]
 800e890:	4613      	mov	r3, r2
 800e892:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d10b      	bne.n	800e8b2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800e89a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e89e:	f383 8811 	msr	BASEPRI, r3
 800e8a2:	f3bf 8f6f 	isb	sy
 800e8a6:	f3bf 8f4f 	dsb	sy
 800e8aa:	613b      	str	r3, [r7, #16]
}
 800e8ac:	bf00      	nop
 800e8ae:	bf00      	nop
 800e8b0:	e7fd      	b.n	800e8ae <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	68ba      	ldr	r2, [r7, #8]
 800e8b6:	fb02 f303 	mul.w	r3, r2, r3
 800e8ba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e8bc:	69fb      	ldr	r3, [r7, #28]
 800e8be:	3350      	adds	r3, #80	@ 0x50
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	f002 fe4b 	bl	801155c <pvPortMalloc>
 800e8c6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e8c8:	69bb      	ldr	r3, [r7, #24]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d011      	beq.n	800e8f2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e8ce:	69bb      	ldr	r3, [r7, #24]
 800e8d0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	3350      	adds	r3, #80	@ 0x50
 800e8d6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e8d8:	69bb      	ldr	r3, [r7, #24]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e8e0:	79fa      	ldrb	r2, [r7, #7]
 800e8e2:	69bb      	ldr	r3, [r7, #24]
 800e8e4:	9300      	str	r3, [sp, #0]
 800e8e6:	4613      	mov	r3, r2
 800e8e8:	697a      	ldr	r2, [r7, #20]
 800e8ea:	68b9      	ldr	r1, [r7, #8]
 800e8ec:	68f8      	ldr	r0, [r7, #12]
 800e8ee:	f000 f805 	bl	800e8fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e8f2:	69bb      	ldr	r3, [r7, #24]
	}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	3720      	adds	r7, #32
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}

0800e8fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b084      	sub	sp, #16
 800e900:	af00      	add	r7, sp, #0
 800e902:	60f8      	str	r0, [r7, #12]
 800e904:	60b9      	str	r1, [r7, #8]
 800e906:	607a      	str	r2, [r7, #4]
 800e908:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e90a:	68bb      	ldr	r3, [r7, #8]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d103      	bne.n	800e918 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e910:	69bb      	ldr	r3, [r7, #24]
 800e912:	69ba      	ldr	r2, [r7, #24]
 800e914:	601a      	str	r2, [r3, #0]
 800e916:	e002      	b.n	800e91e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e918:	69bb      	ldr	r3, [r7, #24]
 800e91a:	687a      	ldr	r2, [r7, #4]
 800e91c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e91e:	69bb      	ldr	r3, [r7, #24]
 800e920:	68fa      	ldr	r2, [r7, #12]
 800e922:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e924:	69bb      	ldr	r3, [r7, #24]
 800e926:	68ba      	ldr	r2, [r7, #8]
 800e928:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e92a:	2101      	movs	r1, #1
 800e92c:	69b8      	ldr	r0, [r7, #24]
 800e92e:	f7ff fec3 	bl	800e6b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e932:	69bb      	ldr	r3, [r7, #24]
 800e934:	78fa      	ldrb	r2, [r7, #3]
 800e936:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e93a:	bf00      	nop
 800e93c:	3710      	adds	r7, #16
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}

0800e942 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e942:	b580      	push	{r7, lr}
 800e944:	b082      	sub	sp, #8
 800e946:	af00      	add	r7, sp, #0
 800e948:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d00e      	beq.n	800e96e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2200      	movs	r2, #0
 800e954:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	2200      	movs	r2, #0
 800e95a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2200      	movs	r2, #0
 800e960:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e962:	2300      	movs	r3, #0
 800e964:	2200      	movs	r2, #0
 800e966:	2100      	movs	r1, #0
 800e968:	6878      	ldr	r0, [r7, #4]
 800e96a:	f000 f8a3 	bl	800eab4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e96e:	bf00      	nop
 800e970:	3708      	adds	r7, #8
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}

0800e976 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e976:	b580      	push	{r7, lr}
 800e978:	b086      	sub	sp, #24
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	4603      	mov	r3, r0
 800e97e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e980:	2301      	movs	r3, #1
 800e982:	617b      	str	r3, [r7, #20]
 800e984:	2300      	movs	r3, #0
 800e986:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e988:	79fb      	ldrb	r3, [r7, #7]
 800e98a:	461a      	mov	r2, r3
 800e98c:	6939      	ldr	r1, [r7, #16]
 800e98e:	6978      	ldr	r0, [r7, #20]
 800e990:	f7ff ff79 	bl	800e886 <xQueueGenericCreate>
 800e994:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e996:	68f8      	ldr	r0, [r7, #12]
 800e998:	f7ff ffd3 	bl	800e942 <prvInitialiseMutex>

		return xNewQueue;
 800e99c:	68fb      	ldr	r3, [r7, #12]
	}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3718      	adds	r7, #24
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}

0800e9a6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e9a6:	b580      	push	{r7, lr}
 800e9a8:	b088      	sub	sp, #32
 800e9aa:	af02      	add	r7, sp, #8
 800e9ac:	4603      	mov	r3, r0
 800e9ae:	6039      	str	r1, [r7, #0]
 800e9b0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	617b      	str	r3, [r7, #20]
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e9ba:	79fb      	ldrb	r3, [r7, #7]
 800e9bc:	9300      	str	r3, [sp, #0]
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	6939      	ldr	r1, [r7, #16]
 800e9c4:	6978      	ldr	r0, [r7, #20]
 800e9c6:	f7ff fee1 	bl	800e78c <xQueueGenericCreateStatic>
 800e9ca:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e9cc:	68f8      	ldr	r0, [r7, #12]
 800e9ce:	f7ff ffb8 	bl	800e942 <prvInitialiseMutex>

		return xNewQueue;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
	}
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	3718      	adds	r7, #24
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bd80      	pop	{r7, pc}

0800e9dc <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800e9dc:	b590      	push	{r4, r7, lr}
 800e9de:	b087      	sub	sp, #28
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e9e8:	693b      	ldr	r3, [r7, #16]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d10b      	bne.n	800ea06 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800e9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9f2:	f383 8811 	msr	BASEPRI, r3
 800e9f6:	f3bf 8f6f 	isb	sy
 800e9fa:	f3bf 8f4f 	dsb	sy
 800e9fe:	60fb      	str	r3, [r7, #12]
}
 800ea00:	bf00      	nop
 800ea02:	bf00      	nop
 800ea04:	e7fd      	b.n	800ea02 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ea06:	693b      	ldr	r3, [r7, #16]
 800ea08:	689c      	ldr	r4, [r3, #8]
 800ea0a:	f001 fbfd 	bl	8010208 <xTaskGetCurrentTaskHandle>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	429c      	cmp	r4, r3
 800ea12:	d111      	bne.n	800ea38 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	68db      	ldr	r3, [r3, #12]
 800ea18:	1e5a      	subs	r2, r3, #1
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800ea1e:	693b      	ldr	r3, [r7, #16]
 800ea20:	68db      	ldr	r3, [r3, #12]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d105      	bne.n	800ea32 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800ea26:	2300      	movs	r3, #0
 800ea28:	2200      	movs	r2, #0
 800ea2a:	2100      	movs	r1, #0
 800ea2c:	6938      	ldr	r0, [r7, #16]
 800ea2e:	f000 f841 	bl	800eab4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800ea32:	2301      	movs	r3, #1
 800ea34:	617b      	str	r3, [r7, #20]
 800ea36:	e001      	b.n	800ea3c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800ea38:	2300      	movs	r3, #0
 800ea3a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800ea3c:	697b      	ldr	r3, [r7, #20]
	}
 800ea3e:	4618      	mov	r0, r3
 800ea40:	371c      	adds	r7, #28
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd90      	pop	{r4, r7, pc}

0800ea46 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800ea46:	b590      	push	{r4, r7, lr}
 800ea48:	b087      	sub	sp, #28
 800ea4a:	af00      	add	r7, sp, #0
 800ea4c:	6078      	str	r0, [r7, #4]
 800ea4e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d10b      	bne.n	800ea72 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800ea5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea5e:	f383 8811 	msr	BASEPRI, r3
 800ea62:	f3bf 8f6f 	isb	sy
 800ea66:	f3bf 8f4f 	dsb	sy
 800ea6a:	60fb      	str	r3, [r7, #12]
}
 800ea6c:	bf00      	nop
 800ea6e:	bf00      	nop
 800ea70:	e7fd      	b.n	800ea6e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	689c      	ldr	r4, [r3, #8]
 800ea76:	f001 fbc7 	bl	8010208 <xTaskGetCurrentTaskHandle>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	429c      	cmp	r4, r3
 800ea7e:	d107      	bne.n	800ea90 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ea80:	693b      	ldr	r3, [r7, #16]
 800ea82:	68db      	ldr	r3, [r3, #12]
 800ea84:	1c5a      	adds	r2, r3, #1
 800ea86:	693b      	ldr	r3, [r7, #16]
 800ea88:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	617b      	str	r3, [r7, #20]
 800ea8e:	e00c      	b.n	800eaaa <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800ea90:	6839      	ldr	r1, [r7, #0]
 800ea92:	6938      	ldr	r0, [r7, #16]
 800ea94:	f000 fa90 	bl	800efb8 <xQueueSemaphoreTake>
 800ea98:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800ea9a:	697b      	ldr	r3, [r7, #20]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d004      	beq.n	800eaaa <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800eaa0:	693b      	ldr	r3, [r7, #16]
 800eaa2:	68db      	ldr	r3, [r3, #12]
 800eaa4:	1c5a      	adds	r2, r3, #1
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800eaaa:	697b      	ldr	r3, [r7, #20]
	}
 800eaac:	4618      	mov	r0, r3
 800eaae:	371c      	adds	r7, #28
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd90      	pop	{r4, r7, pc}

0800eab4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b08e      	sub	sp, #56	@ 0x38
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	607a      	str	r2, [r7, #4]
 800eac0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800eac2:	2300      	movs	r3, #0
 800eac4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800eaca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d10b      	bne.n	800eae8 <xQueueGenericSend+0x34>
	__asm volatile
 800ead0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ead4:	f383 8811 	msr	BASEPRI, r3
 800ead8:	f3bf 8f6f 	isb	sy
 800eadc:	f3bf 8f4f 	dsb	sy
 800eae0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800eae2:	bf00      	nop
 800eae4:	bf00      	nop
 800eae6:	e7fd      	b.n	800eae4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800eae8:	68bb      	ldr	r3, [r7, #8]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d103      	bne.n	800eaf6 <xQueueGenericSend+0x42>
 800eaee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d101      	bne.n	800eafa <xQueueGenericSend+0x46>
 800eaf6:	2301      	movs	r3, #1
 800eaf8:	e000      	b.n	800eafc <xQueueGenericSend+0x48>
 800eafa:	2300      	movs	r3, #0
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d10b      	bne.n	800eb18 <xQueueGenericSend+0x64>
	__asm volatile
 800eb00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb04:	f383 8811 	msr	BASEPRI, r3
 800eb08:	f3bf 8f6f 	isb	sy
 800eb0c:	f3bf 8f4f 	dsb	sy
 800eb10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eb12:	bf00      	nop
 800eb14:	bf00      	nop
 800eb16:	e7fd      	b.n	800eb14 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	2b02      	cmp	r3, #2
 800eb1c:	d103      	bne.n	800eb26 <xQueueGenericSend+0x72>
 800eb1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb22:	2b01      	cmp	r3, #1
 800eb24:	d101      	bne.n	800eb2a <xQueueGenericSend+0x76>
 800eb26:	2301      	movs	r3, #1
 800eb28:	e000      	b.n	800eb2c <xQueueGenericSend+0x78>
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d10b      	bne.n	800eb48 <xQueueGenericSend+0x94>
	__asm volatile
 800eb30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb34:	f383 8811 	msr	BASEPRI, r3
 800eb38:	f3bf 8f6f 	isb	sy
 800eb3c:	f3bf 8f4f 	dsb	sy
 800eb40:	623b      	str	r3, [r7, #32]
}
 800eb42:	bf00      	nop
 800eb44:	bf00      	nop
 800eb46:	e7fd      	b.n	800eb44 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eb48:	f001 fb6e 	bl	8010228 <xTaskGetSchedulerState>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d102      	bne.n	800eb58 <xQueueGenericSend+0xa4>
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d101      	bne.n	800eb5c <xQueueGenericSend+0xa8>
 800eb58:	2301      	movs	r3, #1
 800eb5a:	e000      	b.n	800eb5e <xQueueGenericSend+0xaa>
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d10b      	bne.n	800eb7a <xQueueGenericSend+0xc6>
	__asm volatile
 800eb62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb66:	f383 8811 	msr	BASEPRI, r3
 800eb6a:	f3bf 8f6f 	isb	sy
 800eb6e:	f3bf 8f4f 	dsb	sy
 800eb72:	61fb      	str	r3, [r7, #28]
}
 800eb74:	bf00      	nop
 800eb76:	bf00      	nop
 800eb78:	e7fd      	b.n	800eb76 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800eb7a:	f002 fbcd 	bl	8011318 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800eb7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eb82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb86:	429a      	cmp	r2, r3
 800eb88:	d302      	bcc.n	800eb90 <xQueueGenericSend+0xdc>
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	2b02      	cmp	r3, #2
 800eb8e:	d129      	bne.n	800ebe4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800eb90:	683a      	ldr	r2, [r7, #0]
 800eb92:	68b9      	ldr	r1, [r7, #8]
 800eb94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eb96:	f000 fb37 	bl	800f208 <prvCopyDataToQueue>
 800eb9a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eb9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d010      	beq.n	800ebc6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eba6:	3324      	adds	r3, #36	@ 0x24
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f001 f93f 	bl	800fe2c <xTaskRemoveFromEventList>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d013      	beq.n	800ebdc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ebb4:	4b3f      	ldr	r3, [pc, #252]	@ (800ecb4 <xQueueGenericSend+0x200>)
 800ebb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ebba:	601a      	str	r2, [r3, #0]
 800ebbc:	f3bf 8f4f 	dsb	sy
 800ebc0:	f3bf 8f6f 	isb	sy
 800ebc4:	e00a      	b.n	800ebdc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ebc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d007      	beq.n	800ebdc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ebcc:	4b39      	ldr	r3, [pc, #228]	@ (800ecb4 <xQueueGenericSend+0x200>)
 800ebce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ebd2:	601a      	str	r2, [r3, #0]
 800ebd4:	f3bf 8f4f 	dsb	sy
 800ebd8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ebdc:	f002 fbce 	bl	801137c <vPortExitCritical>
				return pdPASS;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	e063      	b.n	800ecac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d103      	bne.n	800ebf2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ebea:	f002 fbc7 	bl	801137c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	e05c      	b.n	800ecac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ebf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d106      	bne.n	800ec06 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ebf8:	f107 0314 	add.w	r3, r7, #20
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	f001 f9a1 	bl	800ff44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ec02:	2301      	movs	r3, #1
 800ec04:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ec06:	f002 fbb9 	bl	801137c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ec0a:	f000 fecf 	bl	800f9ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ec0e:	f002 fb83 	bl	8011318 <vPortEnterCritical>
 800ec12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ec18:	b25b      	sxtb	r3, r3
 800ec1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ec1e:	d103      	bne.n	800ec28 <xQueueGenericSend+0x174>
 800ec20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec22:	2200      	movs	r2, #0
 800ec24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ec28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ec2e:	b25b      	sxtb	r3, r3
 800ec30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ec34:	d103      	bne.n	800ec3e <xQueueGenericSend+0x18a>
 800ec36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec38:	2200      	movs	r2, #0
 800ec3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ec3e:	f002 fb9d 	bl	801137c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ec42:	1d3a      	adds	r2, r7, #4
 800ec44:	f107 0314 	add.w	r3, r7, #20
 800ec48:	4611      	mov	r1, r2
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f001 f990 	bl	800ff70 <xTaskCheckForTimeOut>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d124      	bne.n	800eca0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ec56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ec58:	f000 fbce 	bl	800f3f8 <prvIsQueueFull>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d018      	beq.n	800ec94 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ec62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec64:	3310      	adds	r3, #16
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	4611      	mov	r1, r2
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f001 f88c 	bl	800fd88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ec70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ec72:	f000 fb59 	bl	800f328 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ec76:	f000 fea7 	bl	800f9c8 <xTaskResumeAll>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	f47f af7c 	bne.w	800eb7a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ec82:	4b0c      	ldr	r3, [pc, #48]	@ (800ecb4 <xQueueGenericSend+0x200>)
 800ec84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec88:	601a      	str	r2, [r3, #0]
 800ec8a:	f3bf 8f4f 	dsb	sy
 800ec8e:	f3bf 8f6f 	isb	sy
 800ec92:	e772      	b.n	800eb7a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ec94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ec96:	f000 fb47 	bl	800f328 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ec9a:	f000 fe95 	bl	800f9c8 <xTaskResumeAll>
 800ec9e:	e76c      	b.n	800eb7a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800eca0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eca2:	f000 fb41 	bl	800f328 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eca6:	f000 fe8f 	bl	800f9c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ecaa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ecac:	4618      	mov	r0, r3
 800ecae:	3738      	adds	r7, #56	@ 0x38
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}
 800ecb4:	e000ed04 	.word	0xe000ed04

0800ecb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b090      	sub	sp, #64	@ 0x40
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	60f8      	str	r0, [r7, #12]
 800ecc0:	60b9      	str	r1, [r7, #8]
 800ecc2:	607a      	str	r2, [r7, #4]
 800ecc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ecca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d10b      	bne.n	800ece8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ecd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecd4:	f383 8811 	msr	BASEPRI, r3
 800ecd8:	f3bf 8f6f 	isb	sy
 800ecdc:	f3bf 8f4f 	dsb	sy
 800ece0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ece2:	bf00      	nop
 800ece4:	bf00      	nop
 800ece6:	e7fd      	b.n	800ece4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d103      	bne.n	800ecf6 <xQueueGenericSendFromISR+0x3e>
 800ecee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d101      	bne.n	800ecfa <xQueueGenericSendFromISR+0x42>
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	e000      	b.n	800ecfc <xQueueGenericSendFromISR+0x44>
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d10b      	bne.n	800ed18 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ed00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed04:	f383 8811 	msr	BASEPRI, r3
 800ed08:	f3bf 8f6f 	isb	sy
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ed12:	bf00      	nop
 800ed14:	bf00      	nop
 800ed16:	e7fd      	b.n	800ed14 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ed18:	683b      	ldr	r3, [r7, #0]
 800ed1a:	2b02      	cmp	r3, #2
 800ed1c:	d103      	bne.n	800ed26 <xQueueGenericSendFromISR+0x6e>
 800ed1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d101      	bne.n	800ed2a <xQueueGenericSendFromISR+0x72>
 800ed26:	2301      	movs	r3, #1
 800ed28:	e000      	b.n	800ed2c <xQueueGenericSendFromISR+0x74>
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d10b      	bne.n	800ed48 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ed30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed34:	f383 8811 	msr	BASEPRI, r3
 800ed38:	f3bf 8f6f 	isb	sy
 800ed3c:	f3bf 8f4f 	dsb	sy
 800ed40:	623b      	str	r3, [r7, #32]
}
 800ed42:	bf00      	nop
 800ed44:	bf00      	nop
 800ed46:	e7fd      	b.n	800ed44 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ed48:	f002 fbc6 	bl	80114d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ed4c:	f3ef 8211 	mrs	r2, BASEPRI
 800ed50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed54:	f383 8811 	msr	BASEPRI, r3
 800ed58:	f3bf 8f6f 	isb	sy
 800ed5c:	f3bf 8f4f 	dsb	sy
 800ed60:	61fa      	str	r2, [r7, #28]
 800ed62:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ed64:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ed66:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ed68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ed6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed70:	429a      	cmp	r2, r3
 800ed72:	d302      	bcc.n	800ed7a <xQueueGenericSendFromISR+0xc2>
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	2b02      	cmp	r3, #2
 800ed78:	d12f      	bne.n	800edda <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ed7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ed84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed88:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ed8a:	683a      	ldr	r2, [r7, #0]
 800ed8c:	68b9      	ldr	r1, [r7, #8]
 800ed8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ed90:	f000 fa3a 	bl	800f208 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ed94:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ed98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ed9c:	d112      	bne.n	800edc4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ed9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d016      	beq.n	800edd4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda8:	3324      	adds	r3, #36	@ 0x24
 800edaa:	4618      	mov	r0, r3
 800edac:	f001 f83e 	bl	800fe2c <xTaskRemoveFromEventList>
 800edb0:	4603      	mov	r3, r0
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d00e      	beq.n	800edd4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00b      	beq.n	800edd4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2201      	movs	r2, #1
 800edc0:	601a      	str	r2, [r3, #0]
 800edc2:	e007      	b.n	800edd4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800edc4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800edc8:	3301      	adds	r3, #1
 800edca:	b2db      	uxtb	r3, r3
 800edcc:	b25a      	sxtb	r2, r3
 800edce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800edd4:	2301      	movs	r3, #1
 800edd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800edd8:	e001      	b.n	800edde <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800edda:	2300      	movs	r3, #0
 800eddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800edde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ede0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ede2:	697b      	ldr	r3, [r7, #20]
 800ede4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ede8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800edea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800edec:	4618      	mov	r0, r3
 800edee:	3740      	adds	r7, #64	@ 0x40
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd80      	pop	{r7, pc}

0800edf4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b08c      	sub	sp, #48	@ 0x30
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	60f8      	str	r0, [r7, #12]
 800edfc:	60b9      	str	r1, [r7, #8]
 800edfe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ee00:	2300      	movs	r3, #0
 800ee02:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ee08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d10b      	bne.n	800ee26 <xQueueReceive+0x32>
	__asm volatile
 800ee0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee12:	f383 8811 	msr	BASEPRI, r3
 800ee16:	f3bf 8f6f 	isb	sy
 800ee1a:	f3bf 8f4f 	dsb	sy
 800ee1e:	623b      	str	r3, [r7, #32]
}
 800ee20:	bf00      	nop
 800ee22:	bf00      	nop
 800ee24:	e7fd      	b.n	800ee22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ee26:	68bb      	ldr	r3, [r7, #8]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d103      	bne.n	800ee34 <xQueueReceive+0x40>
 800ee2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d101      	bne.n	800ee38 <xQueueReceive+0x44>
 800ee34:	2301      	movs	r3, #1
 800ee36:	e000      	b.n	800ee3a <xQueueReceive+0x46>
 800ee38:	2300      	movs	r3, #0
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d10b      	bne.n	800ee56 <xQueueReceive+0x62>
	__asm volatile
 800ee3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee42:	f383 8811 	msr	BASEPRI, r3
 800ee46:	f3bf 8f6f 	isb	sy
 800ee4a:	f3bf 8f4f 	dsb	sy
 800ee4e:	61fb      	str	r3, [r7, #28]
}
 800ee50:	bf00      	nop
 800ee52:	bf00      	nop
 800ee54:	e7fd      	b.n	800ee52 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ee56:	f001 f9e7 	bl	8010228 <xTaskGetSchedulerState>
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d102      	bne.n	800ee66 <xQueueReceive+0x72>
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d101      	bne.n	800ee6a <xQueueReceive+0x76>
 800ee66:	2301      	movs	r3, #1
 800ee68:	e000      	b.n	800ee6c <xQueueReceive+0x78>
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d10b      	bne.n	800ee88 <xQueueReceive+0x94>
	__asm volatile
 800ee70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee74:	f383 8811 	msr	BASEPRI, r3
 800ee78:	f3bf 8f6f 	isb	sy
 800ee7c:	f3bf 8f4f 	dsb	sy
 800ee80:	61bb      	str	r3, [r7, #24]
}
 800ee82:	bf00      	nop
 800ee84:	bf00      	nop
 800ee86:	e7fd      	b.n	800ee84 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ee88:	f002 fa46 	bl	8011318 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ee8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee90:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ee92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d01f      	beq.n	800eed8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ee98:	68b9      	ldr	r1, [r7, #8]
 800ee9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ee9c:	f000 fa1e 	bl	800f2dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800eea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea2:	1e5a      	subs	r2, r3, #1
 800eea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eea6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeaa:	691b      	ldr	r3, [r3, #16]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d00f      	beq.n	800eed0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eeb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeb2:	3310      	adds	r3, #16
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	f000 ffb9 	bl	800fe2c <xTaskRemoveFromEventList>
 800eeba:	4603      	mov	r3, r0
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d007      	beq.n	800eed0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800eec0:	4b3c      	ldr	r3, [pc, #240]	@ (800efb4 <xQueueReceive+0x1c0>)
 800eec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eec6:	601a      	str	r2, [r3, #0]
 800eec8:	f3bf 8f4f 	dsb	sy
 800eecc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800eed0:	f002 fa54 	bl	801137c <vPortExitCritical>
				return pdPASS;
 800eed4:	2301      	movs	r3, #1
 800eed6:	e069      	b.n	800efac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d103      	bne.n	800eee6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800eede:	f002 fa4d 	bl	801137c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800eee2:	2300      	movs	r3, #0
 800eee4:	e062      	b.n	800efac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800eee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d106      	bne.n	800eefa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800eeec:	f107 0310 	add.w	r3, r7, #16
 800eef0:	4618      	mov	r0, r3
 800eef2:	f001 f827 	bl	800ff44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800eef6:	2301      	movs	r3, #1
 800eef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800eefa:	f002 fa3f 	bl	801137c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800eefe:	f000 fd55 	bl	800f9ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ef02:	f002 fa09 	bl	8011318 <vPortEnterCritical>
 800ef06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ef0c:	b25b      	sxtb	r3, r3
 800ef0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ef12:	d103      	bne.n	800ef1c <xQueueReceive+0x128>
 800ef14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef16:	2200      	movs	r2, #0
 800ef18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef22:	b25b      	sxtb	r3, r3
 800ef24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ef28:	d103      	bne.n	800ef32 <xQueueReceive+0x13e>
 800ef2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef32:	f002 fa23 	bl	801137c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ef36:	1d3a      	adds	r2, r7, #4
 800ef38:	f107 0310 	add.w	r3, r7, #16
 800ef3c:	4611      	mov	r1, r2
 800ef3e:	4618      	mov	r0, r3
 800ef40:	f001 f816 	bl	800ff70 <xTaskCheckForTimeOut>
 800ef44:	4603      	mov	r3, r0
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d123      	bne.n	800ef92 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ef4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef4c:	f000 fa3e 	bl	800f3cc <prvIsQueueEmpty>
 800ef50:	4603      	mov	r3, r0
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d017      	beq.n	800ef86 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ef56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef58:	3324      	adds	r3, #36	@ 0x24
 800ef5a:	687a      	ldr	r2, [r7, #4]
 800ef5c:	4611      	mov	r1, r2
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f000 ff12 	bl	800fd88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ef64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef66:	f000 f9df 	bl	800f328 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ef6a:	f000 fd2d 	bl	800f9c8 <xTaskResumeAll>
 800ef6e:	4603      	mov	r3, r0
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d189      	bne.n	800ee88 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ef74:	4b0f      	ldr	r3, [pc, #60]	@ (800efb4 <xQueueReceive+0x1c0>)
 800ef76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef7a:	601a      	str	r2, [r3, #0]
 800ef7c:	f3bf 8f4f 	dsb	sy
 800ef80:	f3bf 8f6f 	isb	sy
 800ef84:	e780      	b.n	800ee88 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ef86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef88:	f000 f9ce 	bl	800f328 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ef8c:	f000 fd1c 	bl	800f9c8 <xTaskResumeAll>
 800ef90:	e77a      	b.n	800ee88 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ef92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef94:	f000 f9c8 	bl	800f328 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ef98:	f000 fd16 	bl	800f9c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ef9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef9e:	f000 fa15 	bl	800f3cc <prvIsQueueEmpty>
 800efa2:	4603      	mov	r3, r0
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	f43f af6f 	beq.w	800ee88 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800efaa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800efac:	4618      	mov	r0, r3
 800efae:	3730      	adds	r7, #48	@ 0x30
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}
 800efb4:	e000ed04 	.word	0xe000ed04

0800efb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b08e      	sub	sp, #56	@ 0x38
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
 800efc0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800efc2:	2300      	movs	r3, #0
 800efc4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800efca:	2300      	movs	r3, #0
 800efcc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800efce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d10b      	bne.n	800efec <xQueueSemaphoreTake+0x34>
	__asm volatile
 800efd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efd8:	f383 8811 	msr	BASEPRI, r3
 800efdc:	f3bf 8f6f 	isb	sy
 800efe0:	f3bf 8f4f 	dsb	sy
 800efe4:	623b      	str	r3, [r7, #32]
}
 800efe6:	bf00      	nop
 800efe8:	bf00      	nop
 800efea:	e7fd      	b.n	800efe8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800efec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d00b      	beq.n	800f00c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800eff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eff8:	f383 8811 	msr	BASEPRI, r3
 800effc:	f3bf 8f6f 	isb	sy
 800f000:	f3bf 8f4f 	dsb	sy
 800f004:	61fb      	str	r3, [r7, #28]
}
 800f006:	bf00      	nop
 800f008:	bf00      	nop
 800f00a:	e7fd      	b.n	800f008 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f00c:	f001 f90c 	bl	8010228 <xTaskGetSchedulerState>
 800f010:	4603      	mov	r3, r0
 800f012:	2b00      	cmp	r3, #0
 800f014:	d102      	bne.n	800f01c <xQueueSemaphoreTake+0x64>
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d101      	bne.n	800f020 <xQueueSemaphoreTake+0x68>
 800f01c:	2301      	movs	r3, #1
 800f01e:	e000      	b.n	800f022 <xQueueSemaphoreTake+0x6a>
 800f020:	2300      	movs	r3, #0
 800f022:	2b00      	cmp	r3, #0
 800f024:	d10b      	bne.n	800f03e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f02a:	f383 8811 	msr	BASEPRI, r3
 800f02e:	f3bf 8f6f 	isb	sy
 800f032:	f3bf 8f4f 	dsb	sy
 800f036:	61bb      	str	r3, [r7, #24]
}
 800f038:	bf00      	nop
 800f03a:	bf00      	nop
 800f03c:	e7fd      	b.n	800f03a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f03e:	f002 f96b 	bl	8011318 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f046:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d024      	beq.n	800f098 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f050:	1e5a      	subs	r2, r3, #1
 800f052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f054:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d104      	bne.n	800f068 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f05e:	f001 fa5d 	bl	801051c <pvTaskIncrementMutexHeldCount>
 800f062:	4602      	mov	r2, r0
 800f064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f066:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f06a:	691b      	ldr	r3, [r3, #16]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d00f      	beq.n	800f090 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f072:	3310      	adds	r3, #16
 800f074:	4618      	mov	r0, r3
 800f076:	f000 fed9 	bl	800fe2c <xTaskRemoveFromEventList>
 800f07a:	4603      	mov	r3, r0
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d007      	beq.n	800f090 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f080:	4b54      	ldr	r3, [pc, #336]	@ (800f1d4 <xQueueSemaphoreTake+0x21c>)
 800f082:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f086:	601a      	str	r2, [r3, #0]
 800f088:	f3bf 8f4f 	dsb	sy
 800f08c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f090:	f002 f974 	bl	801137c <vPortExitCritical>
				return pdPASS;
 800f094:	2301      	movs	r3, #1
 800f096:	e098      	b.n	800f1ca <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f098:	683b      	ldr	r3, [r7, #0]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d112      	bne.n	800f0c4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d00b      	beq.n	800f0bc <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0a8:	f383 8811 	msr	BASEPRI, r3
 800f0ac:	f3bf 8f6f 	isb	sy
 800f0b0:	f3bf 8f4f 	dsb	sy
 800f0b4:	617b      	str	r3, [r7, #20]
}
 800f0b6:	bf00      	nop
 800f0b8:	bf00      	nop
 800f0ba:	e7fd      	b.n	800f0b8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f0bc:	f002 f95e 	bl	801137c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	e082      	b.n	800f1ca <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f0c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d106      	bne.n	800f0d8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f0ca:	f107 030c 	add.w	r3, r7, #12
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f000 ff38 	bl	800ff44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f0d4:	2301      	movs	r3, #1
 800f0d6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f0d8:	f002 f950 	bl	801137c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f0dc:	f000 fc66 	bl	800f9ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f0e0:	f002 f91a 	bl	8011318 <vPortEnterCritical>
 800f0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f0ea:	b25b      	sxtb	r3, r3
 800f0ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f0f0:	d103      	bne.n	800f0fa <xQueueSemaphoreTake+0x142>
 800f0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f100:	b25b      	sxtb	r3, r3
 800f102:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f106:	d103      	bne.n	800f110 <xQueueSemaphoreTake+0x158>
 800f108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f10a:	2200      	movs	r2, #0
 800f10c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f110:	f002 f934 	bl	801137c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f114:	463a      	mov	r2, r7
 800f116:	f107 030c 	add.w	r3, r7, #12
 800f11a:	4611      	mov	r1, r2
 800f11c:	4618      	mov	r0, r3
 800f11e:	f000 ff27 	bl	800ff70 <xTaskCheckForTimeOut>
 800f122:	4603      	mov	r3, r0
 800f124:	2b00      	cmp	r3, #0
 800f126:	d132      	bne.n	800f18e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f128:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f12a:	f000 f94f 	bl	800f3cc <prvIsQueueEmpty>
 800f12e:	4603      	mov	r3, r0
 800f130:	2b00      	cmp	r3, #0
 800f132:	d026      	beq.n	800f182 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d109      	bne.n	800f150 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f13c:	f002 f8ec 	bl	8011318 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f142:	689b      	ldr	r3, [r3, #8]
 800f144:	4618      	mov	r0, r3
 800f146:	f001 f88d 	bl	8010264 <xTaskPriorityInherit>
 800f14a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f14c:	f002 f916 	bl	801137c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f152:	3324      	adds	r3, #36	@ 0x24
 800f154:	683a      	ldr	r2, [r7, #0]
 800f156:	4611      	mov	r1, r2
 800f158:	4618      	mov	r0, r3
 800f15a:	f000 fe15 	bl	800fd88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f15e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f160:	f000 f8e2 	bl	800f328 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f164:	f000 fc30 	bl	800f9c8 <xTaskResumeAll>
 800f168:	4603      	mov	r3, r0
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	f47f af67 	bne.w	800f03e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f170:	4b18      	ldr	r3, [pc, #96]	@ (800f1d4 <xQueueSemaphoreTake+0x21c>)
 800f172:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f176:	601a      	str	r2, [r3, #0]
 800f178:	f3bf 8f4f 	dsb	sy
 800f17c:	f3bf 8f6f 	isb	sy
 800f180:	e75d      	b.n	800f03e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f182:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f184:	f000 f8d0 	bl	800f328 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f188:	f000 fc1e 	bl	800f9c8 <xTaskResumeAll>
 800f18c:	e757      	b.n	800f03e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f18e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f190:	f000 f8ca 	bl	800f328 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f194:	f000 fc18 	bl	800f9c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f198:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f19a:	f000 f917 	bl	800f3cc <prvIsQueueEmpty>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	f43f af4c 	beq.w	800f03e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d00d      	beq.n	800f1c8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f1ac:	f002 f8b4 	bl	8011318 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f1b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f1b2:	f000 f811 	bl	800f1d8 <prvGetDisinheritPriorityAfterTimeout>
 800f1b6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1ba:	689b      	ldr	r3, [r3, #8]
 800f1bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f001 f928 	bl	8010414 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f1c4:	f002 f8da 	bl	801137c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f1c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	3738      	adds	r7, #56	@ 0x38
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bd80      	pop	{r7, pc}
 800f1d2:	bf00      	nop
 800f1d4:	e000ed04 	.word	0xe000ed04

0800f1d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f1d8:	b480      	push	{r7}
 800f1da:	b085      	sub	sp, #20
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d006      	beq.n	800f1f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800f1f2:	60fb      	str	r3, [r7, #12]
 800f1f4:	e001      	b.n	800f1fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
	}
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	3714      	adds	r7, #20
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b086      	sub	sp, #24
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	60f8      	str	r0, [r7, #12]
 800f210:	60b9      	str	r1, [r7, #8]
 800f212:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f214:	2300      	movs	r3, #0
 800f216:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f21c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f222:	2b00      	cmp	r3, #0
 800f224:	d10d      	bne.n	800f242 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d14d      	bne.n	800f2ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	689b      	ldr	r3, [r3, #8]
 800f232:	4618      	mov	r0, r3
 800f234:	f001 f87e 	bl	8010334 <xTaskPriorityDisinherit>
 800f238:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2200      	movs	r2, #0
 800f23e:	609a      	str	r2, [r3, #8]
 800f240:	e043      	b.n	800f2ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d119      	bne.n	800f27c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	6858      	ldr	r0, [r3, #4]
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f250:	461a      	mov	r2, r3
 800f252:	68b9      	ldr	r1, [r7, #8]
 800f254:	f013 f8e3 	bl	802241e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	685a      	ldr	r2, [r3, #4]
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f260:	441a      	add	r2, r3
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	685a      	ldr	r2, [r3, #4]
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	689b      	ldr	r3, [r3, #8]
 800f26e:	429a      	cmp	r2, r3
 800f270:	d32b      	bcc.n	800f2ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	605a      	str	r2, [r3, #4]
 800f27a:	e026      	b.n	800f2ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	68d8      	ldr	r0, [r3, #12]
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f284:	461a      	mov	r2, r3
 800f286:	68b9      	ldr	r1, [r7, #8]
 800f288:	f013 f8c9 	bl	802241e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	68da      	ldr	r2, [r3, #12]
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f294:	425b      	negs	r3, r3
 800f296:	441a      	add	r2, r3
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	68da      	ldr	r2, [r3, #12]
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	429a      	cmp	r2, r3
 800f2a6:	d207      	bcs.n	800f2b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	689a      	ldr	r2, [r3, #8]
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2b0:	425b      	negs	r3, r3
 800f2b2:	441a      	add	r2, r3
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	2b02      	cmp	r3, #2
 800f2bc:	d105      	bne.n	800f2ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f2be:	693b      	ldr	r3, [r7, #16]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d002      	beq.n	800f2ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f2c4:	693b      	ldr	r3, [r7, #16]
 800f2c6:	3b01      	subs	r3, #1
 800f2c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f2ca:	693b      	ldr	r3, [r7, #16]
 800f2cc:	1c5a      	adds	r2, r3, #1
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f2d2:	697b      	ldr	r3, [r7, #20]
}
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	3718      	adds	r7, #24
 800f2d8:	46bd      	mov	sp, r7
 800f2da:	bd80      	pop	{r7, pc}

0800f2dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	b082      	sub	sp, #8
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	6078      	str	r0, [r7, #4]
 800f2e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d018      	beq.n	800f320 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	68da      	ldr	r2, [r3, #12]
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2f6:	441a      	add	r2, r3
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	68da      	ldr	r2, [r3, #12]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	689b      	ldr	r3, [r3, #8]
 800f304:	429a      	cmp	r2, r3
 800f306:	d303      	bcc.n	800f310 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681a      	ldr	r2, [r3, #0]
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	68d9      	ldr	r1, [r3, #12]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f318:	461a      	mov	r2, r3
 800f31a:	6838      	ldr	r0, [r7, #0]
 800f31c:	f013 f87f 	bl	802241e <memcpy>
	}
}
 800f320:	bf00      	nop
 800f322:	3708      	adds	r7, #8
 800f324:	46bd      	mov	sp, r7
 800f326:	bd80      	pop	{r7, pc}

0800f328 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b084      	sub	sp, #16
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f330:	f001 fff2 	bl	8011318 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f33a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f33c:	e011      	b.n	800f362 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f342:	2b00      	cmp	r3, #0
 800f344:	d012      	beq.n	800f36c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	3324      	adds	r3, #36	@ 0x24
 800f34a:	4618      	mov	r0, r3
 800f34c:	f000 fd6e 	bl	800fe2c <xTaskRemoveFromEventList>
 800f350:	4603      	mov	r3, r0
 800f352:	2b00      	cmp	r3, #0
 800f354:	d001      	beq.n	800f35a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f356:	f000 fe6f 	bl	8010038 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f35a:	7bfb      	ldrb	r3, [r7, #15]
 800f35c:	3b01      	subs	r3, #1
 800f35e:	b2db      	uxtb	r3, r3
 800f360:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f366:	2b00      	cmp	r3, #0
 800f368:	dce9      	bgt.n	800f33e <prvUnlockQueue+0x16>
 800f36a:	e000      	b.n	800f36e <prvUnlockQueue+0x46>
					break;
 800f36c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	22ff      	movs	r2, #255	@ 0xff
 800f372:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f376:	f002 f801 	bl	801137c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f37a:	f001 ffcd 	bl	8011318 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f384:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f386:	e011      	b.n	800f3ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	691b      	ldr	r3, [r3, #16]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d012      	beq.n	800f3b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	3310      	adds	r3, #16
 800f394:	4618      	mov	r0, r3
 800f396:	f000 fd49 	bl	800fe2c <xTaskRemoveFromEventList>
 800f39a:	4603      	mov	r3, r0
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d001      	beq.n	800f3a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f3a0:	f000 fe4a 	bl	8010038 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f3a4:	7bbb      	ldrb	r3, [r7, #14]
 800f3a6:	3b01      	subs	r3, #1
 800f3a8:	b2db      	uxtb	r3, r3
 800f3aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f3ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	dce9      	bgt.n	800f388 <prvUnlockQueue+0x60>
 800f3b4:	e000      	b.n	800f3b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f3b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	22ff      	movs	r2, #255	@ 0xff
 800f3bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f3c0:	f001 ffdc 	bl	801137c <vPortExitCritical>
}
 800f3c4:	bf00      	nop
 800f3c6:	3710      	adds	r7, #16
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	bd80      	pop	{r7, pc}

0800f3cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b084      	sub	sp, #16
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f3d4:	f001 ffa0 	bl	8011318 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d102      	bne.n	800f3e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f3e0:	2301      	movs	r3, #1
 800f3e2:	60fb      	str	r3, [r7, #12]
 800f3e4:	e001      	b.n	800f3ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f3ea:	f001 ffc7 	bl	801137c <vPortExitCritical>

	return xReturn;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
}
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	3710      	adds	r7, #16
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	bd80      	pop	{r7, pc}

0800f3f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b084      	sub	sp, #16
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f400:	f001 ff8a 	bl	8011318 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f40c:	429a      	cmp	r2, r3
 800f40e:	d102      	bne.n	800f416 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f410:	2301      	movs	r3, #1
 800f412:	60fb      	str	r3, [r7, #12]
 800f414:	e001      	b.n	800f41a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f416:	2300      	movs	r3, #0
 800f418:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f41a:	f001 ffaf 	bl	801137c <vPortExitCritical>

	return xReturn;
 800f41e:	68fb      	ldr	r3, [r7, #12]
}
 800f420:	4618      	mov	r0, r3
 800f422:	3710      	adds	r7, #16
 800f424:	46bd      	mov	sp, r7
 800f426:	bd80      	pop	{r7, pc}

0800f428 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f428:	b480      	push	{r7}
 800f42a:	b085      	sub	sp, #20
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	6078      	str	r0, [r7, #4]
 800f430:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f432:	2300      	movs	r3, #0
 800f434:	60fb      	str	r3, [r7, #12]
 800f436:	e014      	b.n	800f462 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f438:	4a0f      	ldr	r2, [pc, #60]	@ (800f478 <vQueueAddToRegistry+0x50>)
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d10b      	bne.n	800f45c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f444:	490c      	ldr	r1, [pc, #48]	@ (800f478 <vQueueAddToRegistry+0x50>)
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	683a      	ldr	r2, [r7, #0]
 800f44a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f44e:	4a0a      	ldr	r2, [pc, #40]	@ (800f478 <vQueueAddToRegistry+0x50>)
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	00db      	lsls	r3, r3, #3
 800f454:	4413      	add	r3, r2
 800f456:	687a      	ldr	r2, [r7, #4]
 800f458:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f45a:	e006      	b.n	800f46a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	3301      	adds	r3, #1
 800f460:	60fb      	str	r3, [r7, #12]
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	2b07      	cmp	r3, #7
 800f466:	d9e7      	bls.n	800f438 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f468:	bf00      	nop
 800f46a:	bf00      	nop
 800f46c:	3714      	adds	r7, #20
 800f46e:	46bd      	mov	sp, r7
 800f470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f474:	4770      	bx	lr
 800f476:	bf00      	nop
 800f478:	240334a8 	.word	0x240334a8

0800f47c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b086      	sub	sp, #24
 800f480:	af00      	add	r7, sp, #0
 800f482:	60f8      	str	r0, [r7, #12]
 800f484:	60b9      	str	r1, [r7, #8]
 800f486:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f48c:	f001 ff44 	bl	8011318 <vPortEnterCritical>
 800f490:	697b      	ldr	r3, [r7, #20]
 800f492:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f496:	b25b      	sxtb	r3, r3
 800f498:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f49c:	d103      	bne.n	800f4a6 <vQueueWaitForMessageRestricted+0x2a>
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f4a6:	697b      	ldr	r3, [r7, #20]
 800f4a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f4ac:	b25b      	sxtb	r3, r3
 800f4ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f4b2:	d103      	bne.n	800f4bc <vQueueWaitForMessageRestricted+0x40>
 800f4b4:	697b      	ldr	r3, [r7, #20]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f4bc:	f001 ff5e 	bl	801137c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f4c0:	697b      	ldr	r3, [r7, #20]
 800f4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d106      	bne.n	800f4d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f4c8:	697b      	ldr	r3, [r7, #20]
 800f4ca:	3324      	adds	r3, #36	@ 0x24
 800f4cc:	687a      	ldr	r2, [r7, #4]
 800f4ce:	68b9      	ldr	r1, [r7, #8]
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f000 fc7f 	bl	800fdd4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f4d6:	6978      	ldr	r0, [r7, #20]
 800f4d8:	f7ff ff26 	bl	800f328 <prvUnlockQueue>
	}
 800f4dc:	bf00      	nop
 800f4de:	3718      	adds	r7, #24
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	bd80      	pop	{r7, pc}

0800f4e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b08e      	sub	sp, #56	@ 0x38
 800f4e8:	af04      	add	r7, sp, #16
 800f4ea:	60f8      	str	r0, [r7, #12]
 800f4ec:	60b9      	str	r1, [r7, #8]
 800f4ee:	607a      	str	r2, [r7, #4]
 800f4f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f4f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d10b      	bne.n	800f510 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4fc:	f383 8811 	msr	BASEPRI, r3
 800f500:	f3bf 8f6f 	isb	sy
 800f504:	f3bf 8f4f 	dsb	sy
 800f508:	623b      	str	r3, [r7, #32]
}
 800f50a:	bf00      	nop
 800f50c:	bf00      	nop
 800f50e:	e7fd      	b.n	800f50c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f512:	2b00      	cmp	r3, #0
 800f514:	d10b      	bne.n	800f52e <xTaskCreateStatic+0x4a>
	__asm volatile
 800f516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f51a:	f383 8811 	msr	BASEPRI, r3
 800f51e:	f3bf 8f6f 	isb	sy
 800f522:	f3bf 8f4f 	dsb	sy
 800f526:	61fb      	str	r3, [r7, #28]
}
 800f528:	bf00      	nop
 800f52a:	bf00      	nop
 800f52c:	e7fd      	b.n	800f52a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f52e:	23a8      	movs	r3, #168	@ 0xa8
 800f530:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f532:	693b      	ldr	r3, [r7, #16]
 800f534:	2ba8      	cmp	r3, #168	@ 0xa8
 800f536:	d00b      	beq.n	800f550 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f53c:	f383 8811 	msr	BASEPRI, r3
 800f540:	f3bf 8f6f 	isb	sy
 800f544:	f3bf 8f4f 	dsb	sy
 800f548:	61bb      	str	r3, [r7, #24]
}
 800f54a:	bf00      	nop
 800f54c:	bf00      	nop
 800f54e:	e7fd      	b.n	800f54c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f550:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f554:	2b00      	cmp	r3, #0
 800f556:	d01e      	beq.n	800f596 <xTaskCreateStatic+0xb2>
 800f558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d01b      	beq.n	800f596 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f560:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f564:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f566:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f56a:	2202      	movs	r2, #2
 800f56c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f570:	2300      	movs	r3, #0
 800f572:	9303      	str	r3, [sp, #12]
 800f574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f576:	9302      	str	r3, [sp, #8]
 800f578:	f107 0314 	add.w	r3, r7, #20
 800f57c:	9301      	str	r3, [sp, #4]
 800f57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f580:	9300      	str	r3, [sp, #0]
 800f582:	683b      	ldr	r3, [r7, #0]
 800f584:	687a      	ldr	r2, [r7, #4]
 800f586:	68b9      	ldr	r1, [r7, #8]
 800f588:	68f8      	ldr	r0, [r7, #12]
 800f58a:	f000 f851 	bl	800f630 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f58e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f590:	f000 f8f6 	bl	800f780 <prvAddNewTaskToReadyList>
 800f594:	e001      	b.n	800f59a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f596:	2300      	movs	r3, #0
 800f598:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f59a:	697b      	ldr	r3, [r7, #20]
	}
 800f59c:	4618      	mov	r0, r3
 800f59e:	3728      	adds	r7, #40	@ 0x28
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}

0800f5a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	b08c      	sub	sp, #48	@ 0x30
 800f5a8:	af04      	add	r7, sp, #16
 800f5aa:	60f8      	str	r0, [r7, #12]
 800f5ac:	60b9      	str	r1, [r7, #8]
 800f5ae:	603b      	str	r3, [r7, #0]
 800f5b0:	4613      	mov	r3, r2
 800f5b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f5b4:	88fb      	ldrh	r3, [r7, #6]
 800f5b6:	009b      	lsls	r3, r3, #2
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	f001 ffcf 	bl	801155c <pvPortMalloc>
 800f5be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d00e      	beq.n	800f5e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f5c6:	20a8      	movs	r0, #168	@ 0xa8
 800f5c8:	f001 ffc8 	bl	801155c <pvPortMalloc>
 800f5cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f5ce:	69fb      	ldr	r3, [r7, #28]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d003      	beq.n	800f5dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f5d4:	69fb      	ldr	r3, [r7, #28]
 800f5d6:	697a      	ldr	r2, [r7, #20]
 800f5d8:	631a      	str	r2, [r3, #48]	@ 0x30
 800f5da:	e005      	b.n	800f5e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f5dc:	6978      	ldr	r0, [r7, #20]
 800f5de:	f002 f88b 	bl	80116f8 <vPortFree>
 800f5e2:	e001      	b.n	800f5e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f5e8:	69fb      	ldr	r3, [r7, #28]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d017      	beq.n	800f61e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f5ee:	69fb      	ldr	r3, [r7, #28]
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f5f6:	88fa      	ldrh	r2, [r7, #6]
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	9303      	str	r3, [sp, #12]
 800f5fc:	69fb      	ldr	r3, [r7, #28]
 800f5fe:	9302      	str	r3, [sp, #8]
 800f600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f602:	9301      	str	r3, [sp, #4]
 800f604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f606:	9300      	str	r3, [sp, #0]
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	68b9      	ldr	r1, [r7, #8]
 800f60c:	68f8      	ldr	r0, [r7, #12]
 800f60e:	f000 f80f 	bl	800f630 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f612:	69f8      	ldr	r0, [r7, #28]
 800f614:	f000 f8b4 	bl	800f780 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f618:	2301      	movs	r3, #1
 800f61a:	61bb      	str	r3, [r7, #24]
 800f61c:	e002      	b.n	800f624 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f61e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f622:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f624:	69bb      	ldr	r3, [r7, #24]
	}
 800f626:	4618      	mov	r0, r3
 800f628:	3720      	adds	r7, #32
 800f62a:	46bd      	mov	sp, r7
 800f62c:	bd80      	pop	{r7, pc}
	...

0800f630 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b088      	sub	sp, #32
 800f634:	af00      	add	r7, sp, #0
 800f636:	60f8      	str	r0, [r7, #12]
 800f638:	60b9      	str	r1, [r7, #8]
 800f63a:	607a      	str	r2, [r7, #4]
 800f63c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f640:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	009b      	lsls	r3, r3, #2
 800f646:	461a      	mov	r2, r3
 800f648:	21a5      	movs	r1, #165	@ 0xa5
 800f64a:	f012 fdc9 	bl	80221e0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f652:	6879      	ldr	r1, [r7, #4]
 800f654:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800f658:	440b      	add	r3, r1
 800f65a:	009b      	lsls	r3, r3, #2
 800f65c:	4413      	add	r3, r2
 800f65e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f660:	69bb      	ldr	r3, [r7, #24]
 800f662:	f023 0307 	bic.w	r3, r3, #7
 800f666:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f668:	69bb      	ldr	r3, [r7, #24]
 800f66a:	f003 0307 	and.w	r3, r3, #7
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d00b      	beq.n	800f68a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f676:	f383 8811 	msr	BASEPRI, r3
 800f67a:	f3bf 8f6f 	isb	sy
 800f67e:	f3bf 8f4f 	dsb	sy
 800f682:	617b      	str	r3, [r7, #20]
}
 800f684:	bf00      	nop
 800f686:	bf00      	nop
 800f688:	e7fd      	b.n	800f686 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d01f      	beq.n	800f6d0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f690:	2300      	movs	r3, #0
 800f692:	61fb      	str	r3, [r7, #28]
 800f694:	e012      	b.n	800f6bc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f696:	68ba      	ldr	r2, [r7, #8]
 800f698:	69fb      	ldr	r3, [r7, #28]
 800f69a:	4413      	add	r3, r2
 800f69c:	7819      	ldrb	r1, [r3, #0]
 800f69e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6a0:	69fb      	ldr	r3, [r7, #28]
 800f6a2:	4413      	add	r3, r2
 800f6a4:	3334      	adds	r3, #52	@ 0x34
 800f6a6:	460a      	mov	r2, r1
 800f6a8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f6aa:	68ba      	ldr	r2, [r7, #8]
 800f6ac:	69fb      	ldr	r3, [r7, #28]
 800f6ae:	4413      	add	r3, r2
 800f6b0:	781b      	ldrb	r3, [r3, #0]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d006      	beq.n	800f6c4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f6b6:	69fb      	ldr	r3, [r7, #28]
 800f6b8:	3301      	adds	r3, #1
 800f6ba:	61fb      	str	r3, [r7, #28]
 800f6bc:	69fb      	ldr	r3, [r7, #28]
 800f6be:	2b0f      	cmp	r3, #15
 800f6c0:	d9e9      	bls.n	800f696 <prvInitialiseNewTask+0x66>
 800f6c2:	e000      	b.n	800f6c6 <prvInitialiseNewTask+0x96>
			{
				break;
 800f6c4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f6ce:	e003      	b.n	800f6d8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f6d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6da:	2b37      	cmp	r3, #55	@ 0x37
 800f6dc:	d901      	bls.n	800f6e2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f6de:	2337      	movs	r3, #55	@ 0x37
 800f6e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6e6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6ec:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6f6:	3304      	adds	r3, #4
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	f7fe ff49 	bl	800e590 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f700:	3318      	adds	r3, #24
 800f702:	4618      	mov	r0, r3
 800f704:	f7fe ff44 	bl	800e590 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f70a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f70c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f710:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f716:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f71a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f71c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f71e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f720:	2200      	movs	r2, #0
 800f722:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f728:	2200      	movs	r2, #0
 800f72a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f730:	3354      	adds	r3, #84	@ 0x54
 800f732:	224c      	movs	r2, #76	@ 0x4c
 800f734:	2100      	movs	r1, #0
 800f736:	4618      	mov	r0, r3
 800f738:	f012 fd52 	bl	80221e0 <memset>
 800f73c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f73e:	4a0d      	ldr	r2, [pc, #52]	@ (800f774 <prvInitialiseNewTask+0x144>)
 800f740:	659a      	str	r2, [r3, #88]	@ 0x58
 800f742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f744:	4a0c      	ldr	r2, [pc, #48]	@ (800f778 <prvInitialiseNewTask+0x148>)
 800f746:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f74a:	4a0c      	ldr	r2, [pc, #48]	@ (800f77c <prvInitialiseNewTask+0x14c>)
 800f74c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f74e:	683a      	ldr	r2, [r7, #0]
 800f750:	68f9      	ldr	r1, [r7, #12]
 800f752:	69b8      	ldr	r0, [r7, #24]
 800f754:	f001 fcac 	bl	80110b0 <pxPortInitialiseStack>
 800f758:	4602      	mov	r2, r0
 800f75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f75c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f760:	2b00      	cmp	r3, #0
 800f762:	d002      	beq.n	800f76a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f768:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f76a:	bf00      	nop
 800f76c:	3720      	adds	r7, #32
 800f76e:	46bd      	mov	sp, r7
 800f770:	bd80      	pop	{r7, pc}
 800f772:	bf00      	nop
 800f774:	240695ac 	.word	0x240695ac
 800f778:	24069614 	.word	0x24069614
 800f77c:	2406967c 	.word	0x2406967c

0800f780 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b082      	sub	sp, #8
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f788:	f001 fdc6 	bl	8011318 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f78c:	4b2d      	ldr	r3, [pc, #180]	@ (800f844 <prvAddNewTaskToReadyList+0xc4>)
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	3301      	adds	r3, #1
 800f792:	4a2c      	ldr	r2, [pc, #176]	@ (800f844 <prvAddNewTaskToReadyList+0xc4>)
 800f794:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f796:	4b2c      	ldr	r3, [pc, #176]	@ (800f848 <prvAddNewTaskToReadyList+0xc8>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d109      	bne.n	800f7b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f79e:	4a2a      	ldr	r2, [pc, #168]	@ (800f848 <prvAddNewTaskToReadyList+0xc8>)
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f7a4:	4b27      	ldr	r3, [pc, #156]	@ (800f844 <prvAddNewTaskToReadyList+0xc4>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	2b01      	cmp	r3, #1
 800f7aa:	d110      	bne.n	800f7ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f7ac:	f000 fc68 	bl	8010080 <prvInitialiseTaskLists>
 800f7b0:	e00d      	b.n	800f7ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f7b2:	4b26      	ldr	r3, [pc, #152]	@ (800f84c <prvAddNewTaskToReadyList+0xcc>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d109      	bne.n	800f7ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f7ba:	4b23      	ldr	r3, [pc, #140]	@ (800f848 <prvAddNewTaskToReadyList+0xc8>)
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7c4:	429a      	cmp	r2, r3
 800f7c6:	d802      	bhi.n	800f7ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f7c8:	4a1f      	ldr	r2, [pc, #124]	@ (800f848 <prvAddNewTaskToReadyList+0xc8>)
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f7ce:	4b20      	ldr	r3, [pc, #128]	@ (800f850 <prvAddNewTaskToReadyList+0xd0>)
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	3301      	adds	r3, #1
 800f7d4:	4a1e      	ldr	r2, [pc, #120]	@ (800f850 <prvAddNewTaskToReadyList+0xd0>)
 800f7d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f7d8:	4b1d      	ldr	r3, [pc, #116]	@ (800f850 <prvAddNewTaskToReadyList+0xd0>)
 800f7da:	681a      	ldr	r2, [r3, #0]
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7e4:	4b1b      	ldr	r3, [pc, #108]	@ (800f854 <prvAddNewTaskToReadyList+0xd4>)
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	d903      	bls.n	800f7f4 <prvAddNewTaskToReadyList+0x74>
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7f0:	4a18      	ldr	r2, [pc, #96]	@ (800f854 <prvAddNewTaskToReadyList+0xd4>)
 800f7f2:	6013      	str	r3, [r2, #0]
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7f8:	4613      	mov	r3, r2
 800f7fa:	009b      	lsls	r3, r3, #2
 800f7fc:	4413      	add	r3, r2
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	4a15      	ldr	r2, [pc, #84]	@ (800f858 <prvAddNewTaskToReadyList+0xd8>)
 800f802:	441a      	add	r2, r3
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	3304      	adds	r3, #4
 800f808:	4619      	mov	r1, r3
 800f80a:	4610      	mov	r0, r2
 800f80c:	f7fe fecd 	bl	800e5aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f810:	f001 fdb4 	bl	801137c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f814:	4b0d      	ldr	r3, [pc, #52]	@ (800f84c <prvAddNewTaskToReadyList+0xcc>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d00e      	beq.n	800f83a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f81c:	4b0a      	ldr	r3, [pc, #40]	@ (800f848 <prvAddNewTaskToReadyList+0xc8>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f826:	429a      	cmp	r2, r3
 800f828:	d207      	bcs.n	800f83a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f82a:	4b0c      	ldr	r3, [pc, #48]	@ (800f85c <prvAddNewTaskToReadyList+0xdc>)
 800f82c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f830:	601a      	str	r2, [r3, #0]
 800f832:	f3bf 8f4f 	dsb	sy
 800f836:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f83a:	bf00      	nop
 800f83c:	3708      	adds	r7, #8
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}
 800f842:	bf00      	nop
 800f844:	240339bc 	.word	0x240339bc
 800f848:	240334e8 	.word	0x240334e8
 800f84c:	240339c8 	.word	0x240339c8
 800f850:	240339d8 	.word	0x240339d8
 800f854:	240339c4 	.word	0x240339c4
 800f858:	240334ec 	.word	0x240334ec
 800f85c:	e000ed04 	.word	0xe000ed04

0800f860 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f860:	b580      	push	{r7, lr}
 800f862:	b084      	sub	sp, #16
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f868:	2300      	movs	r3, #0
 800f86a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d018      	beq.n	800f8a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f872:	4b14      	ldr	r3, [pc, #80]	@ (800f8c4 <vTaskDelay+0x64>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d00b      	beq.n	800f892 <vTaskDelay+0x32>
	__asm volatile
 800f87a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f87e:	f383 8811 	msr	BASEPRI, r3
 800f882:	f3bf 8f6f 	isb	sy
 800f886:	f3bf 8f4f 	dsb	sy
 800f88a:	60bb      	str	r3, [r7, #8]
}
 800f88c:	bf00      	nop
 800f88e:	bf00      	nop
 800f890:	e7fd      	b.n	800f88e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f892:	f000 f88b 	bl	800f9ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f896:	2100      	movs	r1, #0
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	f001 f85b 	bl	8010954 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f89e:	f000 f893 	bl	800f9c8 <xTaskResumeAll>
 800f8a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d107      	bne.n	800f8ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f8aa:	4b07      	ldr	r3, [pc, #28]	@ (800f8c8 <vTaskDelay+0x68>)
 800f8ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8b0:	601a      	str	r2, [r3, #0]
 800f8b2:	f3bf 8f4f 	dsb	sy
 800f8b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f8ba:	bf00      	nop
 800f8bc:	3710      	adds	r7, #16
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}
 800f8c2:	bf00      	nop
 800f8c4:	240339e4 	.word	0x240339e4
 800f8c8:	e000ed04 	.word	0xe000ed04

0800f8cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b08a      	sub	sp, #40	@ 0x28
 800f8d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f8da:	463a      	mov	r2, r7
 800f8dc:	1d39      	adds	r1, r7, #4
 800f8de:	f107 0308 	add.w	r3, r7, #8
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	f7fe fe00 	bl	800e4e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f8e8:	6839      	ldr	r1, [r7, #0]
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	68ba      	ldr	r2, [r7, #8]
 800f8ee:	9202      	str	r2, [sp, #8]
 800f8f0:	9301      	str	r3, [sp, #4]
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	9300      	str	r3, [sp, #0]
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	460a      	mov	r2, r1
 800f8fa:	4924      	ldr	r1, [pc, #144]	@ (800f98c <vTaskStartScheduler+0xc0>)
 800f8fc:	4824      	ldr	r0, [pc, #144]	@ (800f990 <vTaskStartScheduler+0xc4>)
 800f8fe:	f7ff fdf1 	bl	800f4e4 <xTaskCreateStatic>
 800f902:	4603      	mov	r3, r0
 800f904:	4a23      	ldr	r2, [pc, #140]	@ (800f994 <vTaskStartScheduler+0xc8>)
 800f906:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f908:	4b22      	ldr	r3, [pc, #136]	@ (800f994 <vTaskStartScheduler+0xc8>)
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d002      	beq.n	800f916 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f910:	2301      	movs	r3, #1
 800f912:	617b      	str	r3, [r7, #20]
 800f914:	e001      	b.n	800f91a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f916:	2300      	movs	r3, #0
 800f918:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f91a:	697b      	ldr	r3, [r7, #20]
 800f91c:	2b01      	cmp	r3, #1
 800f91e:	d102      	bne.n	800f926 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f920:	f001 f86c 	bl	80109fc <xTimerCreateTimerTask>
 800f924:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f926:	697b      	ldr	r3, [r7, #20]
 800f928:	2b01      	cmp	r3, #1
 800f92a:	d11b      	bne.n	800f964 <vTaskStartScheduler+0x98>
	__asm volatile
 800f92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f930:	f383 8811 	msr	BASEPRI, r3
 800f934:	f3bf 8f6f 	isb	sy
 800f938:	f3bf 8f4f 	dsb	sy
 800f93c:	613b      	str	r3, [r7, #16]
}
 800f93e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f940:	4b15      	ldr	r3, [pc, #84]	@ (800f998 <vTaskStartScheduler+0xcc>)
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	3354      	adds	r3, #84	@ 0x54
 800f946:	4a15      	ldr	r2, [pc, #84]	@ (800f99c <vTaskStartScheduler+0xd0>)
 800f948:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f94a:	4b15      	ldr	r3, [pc, #84]	@ (800f9a0 <vTaskStartScheduler+0xd4>)
 800f94c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f950:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f952:	4b14      	ldr	r3, [pc, #80]	@ (800f9a4 <vTaskStartScheduler+0xd8>)
 800f954:	2201      	movs	r2, #1
 800f956:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f958:	4b13      	ldr	r3, [pc, #76]	@ (800f9a8 <vTaskStartScheduler+0xdc>)
 800f95a:	2200      	movs	r2, #0
 800f95c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f95e:	f001 fc37 	bl	80111d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f962:	e00f      	b.n	800f984 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f964:	697b      	ldr	r3, [r7, #20]
 800f966:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f96a:	d10b      	bne.n	800f984 <vTaskStartScheduler+0xb8>
	__asm volatile
 800f96c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f970:	f383 8811 	msr	BASEPRI, r3
 800f974:	f3bf 8f6f 	isb	sy
 800f978:	f3bf 8f4f 	dsb	sy
 800f97c:	60fb      	str	r3, [r7, #12]
}
 800f97e:	bf00      	nop
 800f980:	bf00      	nop
 800f982:	e7fd      	b.n	800f980 <vTaskStartScheduler+0xb4>
}
 800f984:	bf00      	nop
 800f986:	3718      	adds	r7, #24
 800f988:	46bd      	mov	sp, r7
 800f98a:	bd80      	pop	{r7, pc}
 800f98c:	08023338 	.word	0x08023338
 800f990:	08010051 	.word	0x08010051
 800f994:	240339e0 	.word	0x240339e0
 800f998:	240334e8 	.word	0x240334e8
 800f99c:	240012bc 	.word	0x240012bc
 800f9a0:	240339dc 	.word	0x240339dc
 800f9a4:	240339c8 	.word	0x240339c8
 800f9a8:	240339c0 	.word	0x240339c0

0800f9ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f9b0:	4b04      	ldr	r3, [pc, #16]	@ (800f9c4 <vTaskSuspendAll+0x18>)
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	3301      	adds	r3, #1
 800f9b6:	4a03      	ldr	r2, [pc, #12]	@ (800f9c4 <vTaskSuspendAll+0x18>)
 800f9b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f9ba:	bf00      	nop
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c2:	4770      	bx	lr
 800f9c4:	240339e4 	.word	0x240339e4

0800f9c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f9d6:	4b42      	ldr	r3, [pc, #264]	@ (800fae0 <xTaskResumeAll+0x118>)
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d10b      	bne.n	800f9f6 <xTaskResumeAll+0x2e>
	__asm volatile
 800f9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9e2:	f383 8811 	msr	BASEPRI, r3
 800f9e6:	f3bf 8f6f 	isb	sy
 800f9ea:	f3bf 8f4f 	dsb	sy
 800f9ee:	603b      	str	r3, [r7, #0]
}
 800f9f0:	bf00      	nop
 800f9f2:	bf00      	nop
 800f9f4:	e7fd      	b.n	800f9f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f9f6:	f001 fc8f 	bl	8011318 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f9fa:	4b39      	ldr	r3, [pc, #228]	@ (800fae0 <xTaskResumeAll+0x118>)
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	3b01      	subs	r3, #1
 800fa00:	4a37      	ldr	r2, [pc, #220]	@ (800fae0 <xTaskResumeAll+0x118>)
 800fa02:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fa04:	4b36      	ldr	r3, [pc, #216]	@ (800fae0 <xTaskResumeAll+0x118>)
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d162      	bne.n	800fad2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fa0c:	4b35      	ldr	r3, [pc, #212]	@ (800fae4 <xTaskResumeAll+0x11c>)
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d05e      	beq.n	800fad2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fa14:	e02f      	b.n	800fa76 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa16:	4b34      	ldr	r3, [pc, #208]	@ (800fae8 <xTaskResumeAll+0x120>)
 800fa18:	68db      	ldr	r3, [r3, #12]
 800fa1a:	68db      	ldr	r3, [r3, #12]
 800fa1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	3318      	adds	r3, #24
 800fa22:	4618      	mov	r0, r3
 800fa24:	f7fe fe1e 	bl	800e664 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	3304      	adds	r3, #4
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f7fe fe19 	bl	800e664 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa36:	4b2d      	ldr	r3, [pc, #180]	@ (800faec <xTaskResumeAll+0x124>)
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	429a      	cmp	r2, r3
 800fa3c:	d903      	bls.n	800fa46 <xTaskResumeAll+0x7e>
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa42:	4a2a      	ldr	r2, [pc, #168]	@ (800faec <xTaskResumeAll+0x124>)
 800fa44:	6013      	str	r3, [r2, #0]
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa4a:	4613      	mov	r3, r2
 800fa4c:	009b      	lsls	r3, r3, #2
 800fa4e:	4413      	add	r3, r2
 800fa50:	009b      	lsls	r3, r3, #2
 800fa52:	4a27      	ldr	r2, [pc, #156]	@ (800faf0 <xTaskResumeAll+0x128>)
 800fa54:	441a      	add	r2, r3
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	3304      	adds	r3, #4
 800fa5a:	4619      	mov	r1, r3
 800fa5c:	4610      	mov	r0, r2
 800fa5e:	f7fe fda4 	bl	800e5aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa66:	4b23      	ldr	r3, [pc, #140]	@ (800faf4 <xTaskResumeAll+0x12c>)
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa6c:	429a      	cmp	r2, r3
 800fa6e:	d302      	bcc.n	800fa76 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800fa70:	4b21      	ldr	r3, [pc, #132]	@ (800faf8 <xTaskResumeAll+0x130>)
 800fa72:	2201      	movs	r2, #1
 800fa74:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fa76:	4b1c      	ldr	r3, [pc, #112]	@ (800fae8 <xTaskResumeAll+0x120>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d1cb      	bne.n	800fa16 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d001      	beq.n	800fa88 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fa84:	f000 fba0 	bl	80101c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fa88:	4b1c      	ldr	r3, [pc, #112]	@ (800fafc <xTaskResumeAll+0x134>)
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d010      	beq.n	800fab6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fa94:	f000 f858 	bl	800fb48 <xTaskIncrementTick>
 800fa98:	4603      	mov	r3, r0
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d002      	beq.n	800faa4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800fa9e:	4b16      	ldr	r3, [pc, #88]	@ (800faf8 <xTaskResumeAll+0x130>)
 800faa0:	2201      	movs	r2, #1
 800faa2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	3b01      	subs	r3, #1
 800faa8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d1f1      	bne.n	800fa94 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800fab0:	4b12      	ldr	r3, [pc, #72]	@ (800fafc <xTaskResumeAll+0x134>)
 800fab2:	2200      	movs	r2, #0
 800fab4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fab6:	4b10      	ldr	r3, [pc, #64]	@ (800faf8 <xTaskResumeAll+0x130>)
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d009      	beq.n	800fad2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fabe:	2301      	movs	r3, #1
 800fac0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fac2:	4b0f      	ldr	r3, [pc, #60]	@ (800fb00 <xTaskResumeAll+0x138>)
 800fac4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fac8:	601a      	str	r2, [r3, #0]
 800faca:	f3bf 8f4f 	dsb	sy
 800face:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fad2:	f001 fc53 	bl	801137c <vPortExitCritical>

	return xAlreadyYielded;
 800fad6:	68bb      	ldr	r3, [r7, #8]
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3710      	adds	r7, #16
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}
 800fae0:	240339e4 	.word	0x240339e4
 800fae4:	240339bc 	.word	0x240339bc
 800fae8:	2403397c 	.word	0x2403397c
 800faec:	240339c4 	.word	0x240339c4
 800faf0:	240334ec 	.word	0x240334ec
 800faf4:	240334e8 	.word	0x240334e8
 800faf8:	240339d0 	.word	0x240339d0
 800fafc:	240339cc 	.word	0x240339cc
 800fb00:	e000ed04 	.word	0xe000ed04

0800fb04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fb04:	b480      	push	{r7}
 800fb06:	b083      	sub	sp, #12
 800fb08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fb0a:	4b05      	ldr	r3, [pc, #20]	@ (800fb20 <xTaskGetTickCount+0x1c>)
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fb10:	687b      	ldr	r3, [r7, #4]
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	370c      	adds	r7, #12
 800fb16:	46bd      	mov	sp, r7
 800fb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1c:	4770      	bx	lr
 800fb1e:	bf00      	nop
 800fb20:	240339c0 	.word	0x240339c0

0800fb24 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b082      	sub	sp, #8
 800fb28:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fb2a:	f001 fcd5 	bl	80114d8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800fb2e:	2300      	movs	r3, #0
 800fb30:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800fb32:	4b04      	ldr	r3, [pc, #16]	@ (800fb44 <xTaskGetTickCountFromISR+0x20>)
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fb38:	683b      	ldr	r3, [r7, #0]
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3708      	adds	r7, #8
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}
 800fb42:	bf00      	nop
 800fb44:	240339c0 	.word	0x240339c0

0800fb48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b086      	sub	sp, #24
 800fb4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fb4e:	2300      	movs	r3, #0
 800fb50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fb52:	4b4f      	ldr	r3, [pc, #316]	@ (800fc90 <xTaskIncrementTick+0x148>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	f040 8090 	bne.w	800fc7c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fb5c:	4b4d      	ldr	r3, [pc, #308]	@ (800fc94 <xTaskIncrementTick+0x14c>)
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	3301      	adds	r3, #1
 800fb62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fb64:	4a4b      	ldr	r2, [pc, #300]	@ (800fc94 <xTaskIncrementTick+0x14c>)
 800fb66:	693b      	ldr	r3, [r7, #16]
 800fb68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fb6a:	693b      	ldr	r3, [r7, #16]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d121      	bne.n	800fbb4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800fb70:	4b49      	ldr	r3, [pc, #292]	@ (800fc98 <xTaskIncrementTick+0x150>)
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d00b      	beq.n	800fb92 <xTaskIncrementTick+0x4a>
	__asm volatile
 800fb7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb7e:	f383 8811 	msr	BASEPRI, r3
 800fb82:	f3bf 8f6f 	isb	sy
 800fb86:	f3bf 8f4f 	dsb	sy
 800fb8a:	603b      	str	r3, [r7, #0]
}
 800fb8c:	bf00      	nop
 800fb8e:	bf00      	nop
 800fb90:	e7fd      	b.n	800fb8e <xTaskIncrementTick+0x46>
 800fb92:	4b41      	ldr	r3, [pc, #260]	@ (800fc98 <xTaskIncrementTick+0x150>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	60fb      	str	r3, [r7, #12]
 800fb98:	4b40      	ldr	r3, [pc, #256]	@ (800fc9c <xTaskIncrementTick+0x154>)
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	4a3e      	ldr	r2, [pc, #248]	@ (800fc98 <xTaskIncrementTick+0x150>)
 800fb9e:	6013      	str	r3, [r2, #0]
 800fba0:	4a3e      	ldr	r2, [pc, #248]	@ (800fc9c <xTaskIncrementTick+0x154>)
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	6013      	str	r3, [r2, #0]
 800fba6:	4b3e      	ldr	r3, [pc, #248]	@ (800fca0 <xTaskIncrementTick+0x158>)
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	3301      	adds	r3, #1
 800fbac:	4a3c      	ldr	r2, [pc, #240]	@ (800fca0 <xTaskIncrementTick+0x158>)
 800fbae:	6013      	str	r3, [r2, #0]
 800fbb0:	f000 fb0a 	bl	80101c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fbb4:	4b3b      	ldr	r3, [pc, #236]	@ (800fca4 <xTaskIncrementTick+0x15c>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	693a      	ldr	r2, [r7, #16]
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d349      	bcc.n	800fc52 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fbbe:	4b36      	ldr	r3, [pc, #216]	@ (800fc98 <xTaskIncrementTick+0x150>)
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d104      	bne.n	800fbd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fbc8:	4b36      	ldr	r3, [pc, #216]	@ (800fca4 <xTaskIncrementTick+0x15c>)
 800fbca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fbce:	601a      	str	r2, [r3, #0]
					break;
 800fbd0:	e03f      	b.n	800fc52 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fbd2:	4b31      	ldr	r3, [pc, #196]	@ (800fc98 <xTaskIncrementTick+0x150>)
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	68db      	ldr	r3, [r3, #12]
 800fbd8:	68db      	ldr	r3, [r3, #12]
 800fbda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fbdc:	68bb      	ldr	r3, [r7, #8]
 800fbde:	685b      	ldr	r3, [r3, #4]
 800fbe0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fbe2:	693a      	ldr	r2, [r7, #16]
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	429a      	cmp	r2, r3
 800fbe8:	d203      	bcs.n	800fbf2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fbea:	4a2e      	ldr	r2, [pc, #184]	@ (800fca4 <xTaskIncrementTick+0x15c>)
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fbf0:	e02f      	b.n	800fc52 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fbf2:	68bb      	ldr	r3, [r7, #8]
 800fbf4:	3304      	adds	r3, #4
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f7fe fd34 	bl	800e664 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fbfc:	68bb      	ldr	r3, [r7, #8]
 800fbfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d004      	beq.n	800fc0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fc04:	68bb      	ldr	r3, [r7, #8]
 800fc06:	3318      	adds	r3, #24
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f7fe fd2b 	bl	800e664 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fc0e:	68bb      	ldr	r3, [r7, #8]
 800fc10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc12:	4b25      	ldr	r3, [pc, #148]	@ (800fca8 <xTaskIncrementTick+0x160>)
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	429a      	cmp	r2, r3
 800fc18:	d903      	bls.n	800fc22 <xTaskIncrementTick+0xda>
 800fc1a:	68bb      	ldr	r3, [r7, #8]
 800fc1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc1e:	4a22      	ldr	r2, [pc, #136]	@ (800fca8 <xTaskIncrementTick+0x160>)
 800fc20:	6013      	str	r3, [r2, #0]
 800fc22:	68bb      	ldr	r3, [r7, #8]
 800fc24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc26:	4613      	mov	r3, r2
 800fc28:	009b      	lsls	r3, r3, #2
 800fc2a:	4413      	add	r3, r2
 800fc2c:	009b      	lsls	r3, r3, #2
 800fc2e:	4a1f      	ldr	r2, [pc, #124]	@ (800fcac <xTaskIncrementTick+0x164>)
 800fc30:	441a      	add	r2, r3
 800fc32:	68bb      	ldr	r3, [r7, #8]
 800fc34:	3304      	adds	r3, #4
 800fc36:	4619      	mov	r1, r3
 800fc38:	4610      	mov	r0, r2
 800fc3a:	f7fe fcb6 	bl	800e5aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fc3e:	68bb      	ldr	r3, [r7, #8]
 800fc40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc42:	4b1b      	ldr	r3, [pc, #108]	@ (800fcb0 <xTaskIncrementTick+0x168>)
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc48:	429a      	cmp	r2, r3
 800fc4a:	d3b8      	bcc.n	800fbbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fc50:	e7b5      	b.n	800fbbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fc52:	4b17      	ldr	r3, [pc, #92]	@ (800fcb0 <xTaskIncrementTick+0x168>)
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc58:	4914      	ldr	r1, [pc, #80]	@ (800fcac <xTaskIncrementTick+0x164>)
 800fc5a:	4613      	mov	r3, r2
 800fc5c:	009b      	lsls	r3, r3, #2
 800fc5e:	4413      	add	r3, r2
 800fc60:	009b      	lsls	r3, r3, #2
 800fc62:	440b      	add	r3, r1
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	2b01      	cmp	r3, #1
 800fc68:	d901      	bls.n	800fc6e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800fc6a:	2301      	movs	r3, #1
 800fc6c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fc6e:	4b11      	ldr	r3, [pc, #68]	@ (800fcb4 <xTaskIncrementTick+0x16c>)
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d007      	beq.n	800fc86 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800fc76:	2301      	movs	r3, #1
 800fc78:	617b      	str	r3, [r7, #20]
 800fc7a:	e004      	b.n	800fc86 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fc7c:	4b0e      	ldr	r3, [pc, #56]	@ (800fcb8 <xTaskIncrementTick+0x170>)
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	3301      	adds	r3, #1
 800fc82:	4a0d      	ldr	r2, [pc, #52]	@ (800fcb8 <xTaskIncrementTick+0x170>)
 800fc84:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fc86:	697b      	ldr	r3, [r7, #20]
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3718      	adds	r7, #24
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}
 800fc90:	240339e4 	.word	0x240339e4
 800fc94:	240339c0 	.word	0x240339c0
 800fc98:	24033974 	.word	0x24033974
 800fc9c:	24033978 	.word	0x24033978
 800fca0:	240339d4 	.word	0x240339d4
 800fca4:	240339dc 	.word	0x240339dc
 800fca8:	240339c4 	.word	0x240339c4
 800fcac:	240334ec 	.word	0x240334ec
 800fcb0:	240334e8 	.word	0x240334e8
 800fcb4:	240339d0 	.word	0x240339d0
 800fcb8:	240339cc 	.word	0x240339cc

0800fcbc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fcbc:	b480      	push	{r7}
 800fcbe:	b085      	sub	sp, #20
 800fcc0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fcc2:	4b2b      	ldr	r3, [pc, #172]	@ (800fd70 <vTaskSwitchContext+0xb4>)
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d003      	beq.n	800fcd2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fcca:	4b2a      	ldr	r3, [pc, #168]	@ (800fd74 <vTaskSwitchContext+0xb8>)
 800fccc:	2201      	movs	r2, #1
 800fcce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fcd0:	e047      	b.n	800fd62 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800fcd2:	4b28      	ldr	r3, [pc, #160]	@ (800fd74 <vTaskSwitchContext+0xb8>)
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fcd8:	4b27      	ldr	r3, [pc, #156]	@ (800fd78 <vTaskSwitchContext+0xbc>)
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	60fb      	str	r3, [r7, #12]
 800fcde:	e011      	b.n	800fd04 <vTaskSwitchContext+0x48>
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d10b      	bne.n	800fcfe <vTaskSwitchContext+0x42>
	__asm volatile
 800fce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcea:	f383 8811 	msr	BASEPRI, r3
 800fcee:	f3bf 8f6f 	isb	sy
 800fcf2:	f3bf 8f4f 	dsb	sy
 800fcf6:	607b      	str	r3, [r7, #4]
}
 800fcf8:	bf00      	nop
 800fcfa:	bf00      	nop
 800fcfc:	e7fd      	b.n	800fcfa <vTaskSwitchContext+0x3e>
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	3b01      	subs	r3, #1
 800fd02:	60fb      	str	r3, [r7, #12]
 800fd04:	491d      	ldr	r1, [pc, #116]	@ (800fd7c <vTaskSwitchContext+0xc0>)
 800fd06:	68fa      	ldr	r2, [r7, #12]
 800fd08:	4613      	mov	r3, r2
 800fd0a:	009b      	lsls	r3, r3, #2
 800fd0c:	4413      	add	r3, r2
 800fd0e:	009b      	lsls	r3, r3, #2
 800fd10:	440b      	add	r3, r1
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d0e3      	beq.n	800fce0 <vTaskSwitchContext+0x24>
 800fd18:	68fa      	ldr	r2, [r7, #12]
 800fd1a:	4613      	mov	r3, r2
 800fd1c:	009b      	lsls	r3, r3, #2
 800fd1e:	4413      	add	r3, r2
 800fd20:	009b      	lsls	r3, r3, #2
 800fd22:	4a16      	ldr	r2, [pc, #88]	@ (800fd7c <vTaskSwitchContext+0xc0>)
 800fd24:	4413      	add	r3, r2
 800fd26:	60bb      	str	r3, [r7, #8]
 800fd28:	68bb      	ldr	r3, [r7, #8]
 800fd2a:	685b      	ldr	r3, [r3, #4]
 800fd2c:	685a      	ldr	r2, [r3, #4]
 800fd2e:	68bb      	ldr	r3, [r7, #8]
 800fd30:	605a      	str	r2, [r3, #4]
 800fd32:	68bb      	ldr	r3, [r7, #8]
 800fd34:	685a      	ldr	r2, [r3, #4]
 800fd36:	68bb      	ldr	r3, [r7, #8]
 800fd38:	3308      	adds	r3, #8
 800fd3a:	429a      	cmp	r2, r3
 800fd3c:	d104      	bne.n	800fd48 <vTaskSwitchContext+0x8c>
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	685b      	ldr	r3, [r3, #4]
 800fd42:	685a      	ldr	r2, [r3, #4]
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	605a      	str	r2, [r3, #4]
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	68db      	ldr	r3, [r3, #12]
 800fd4e:	4a0c      	ldr	r2, [pc, #48]	@ (800fd80 <vTaskSwitchContext+0xc4>)
 800fd50:	6013      	str	r3, [r2, #0]
 800fd52:	4a09      	ldr	r2, [pc, #36]	@ (800fd78 <vTaskSwitchContext+0xbc>)
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fd58:	4b09      	ldr	r3, [pc, #36]	@ (800fd80 <vTaskSwitchContext+0xc4>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	3354      	adds	r3, #84	@ 0x54
 800fd5e:	4a09      	ldr	r2, [pc, #36]	@ (800fd84 <vTaskSwitchContext+0xc8>)
 800fd60:	6013      	str	r3, [r2, #0]
}
 800fd62:	bf00      	nop
 800fd64:	3714      	adds	r7, #20
 800fd66:	46bd      	mov	sp, r7
 800fd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6c:	4770      	bx	lr
 800fd6e:	bf00      	nop
 800fd70:	240339e4 	.word	0x240339e4
 800fd74:	240339d0 	.word	0x240339d0
 800fd78:	240339c4 	.word	0x240339c4
 800fd7c:	240334ec 	.word	0x240334ec
 800fd80:	240334e8 	.word	0x240334e8
 800fd84:	240012bc 	.word	0x240012bc

0800fd88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b084      	sub	sp, #16
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
 800fd90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d10b      	bne.n	800fdb0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800fd98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd9c:	f383 8811 	msr	BASEPRI, r3
 800fda0:	f3bf 8f6f 	isb	sy
 800fda4:	f3bf 8f4f 	dsb	sy
 800fda8:	60fb      	str	r3, [r7, #12]
}
 800fdaa:	bf00      	nop
 800fdac:	bf00      	nop
 800fdae:	e7fd      	b.n	800fdac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fdb0:	4b07      	ldr	r3, [pc, #28]	@ (800fdd0 <vTaskPlaceOnEventList+0x48>)
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	3318      	adds	r3, #24
 800fdb6:	4619      	mov	r1, r3
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f7fe fc1a 	bl	800e5f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fdbe:	2101      	movs	r1, #1
 800fdc0:	6838      	ldr	r0, [r7, #0]
 800fdc2:	f000 fdc7 	bl	8010954 <prvAddCurrentTaskToDelayedList>
}
 800fdc6:	bf00      	nop
 800fdc8:	3710      	adds	r7, #16
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	bd80      	pop	{r7, pc}
 800fdce:	bf00      	nop
 800fdd0:	240334e8 	.word	0x240334e8

0800fdd4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b086      	sub	sp, #24
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	60f8      	str	r0, [r7, #12]
 800fddc:	60b9      	str	r1, [r7, #8]
 800fdde:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d10b      	bne.n	800fdfe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800fde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdea:	f383 8811 	msr	BASEPRI, r3
 800fdee:	f3bf 8f6f 	isb	sy
 800fdf2:	f3bf 8f4f 	dsb	sy
 800fdf6:	617b      	str	r3, [r7, #20]
}
 800fdf8:	bf00      	nop
 800fdfa:	bf00      	nop
 800fdfc:	e7fd      	b.n	800fdfa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fdfe:	4b0a      	ldr	r3, [pc, #40]	@ (800fe28 <vTaskPlaceOnEventListRestricted+0x54>)
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	3318      	adds	r3, #24
 800fe04:	4619      	mov	r1, r3
 800fe06:	68f8      	ldr	r0, [r7, #12]
 800fe08:	f7fe fbcf 	bl	800e5aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d002      	beq.n	800fe18 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800fe12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fe16:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800fe18:	6879      	ldr	r1, [r7, #4]
 800fe1a:	68b8      	ldr	r0, [r7, #8]
 800fe1c:	f000 fd9a 	bl	8010954 <prvAddCurrentTaskToDelayedList>
	}
 800fe20:	bf00      	nop
 800fe22:	3718      	adds	r7, #24
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}
 800fe28:	240334e8 	.word	0x240334e8

0800fe2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b086      	sub	sp, #24
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	68db      	ldr	r3, [r3, #12]
 800fe38:	68db      	ldr	r3, [r3, #12]
 800fe3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fe3c:	693b      	ldr	r3, [r7, #16]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d10b      	bne.n	800fe5a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800fe42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe46:	f383 8811 	msr	BASEPRI, r3
 800fe4a:	f3bf 8f6f 	isb	sy
 800fe4e:	f3bf 8f4f 	dsb	sy
 800fe52:	60fb      	str	r3, [r7, #12]
}
 800fe54:	bf00      	nop
 800fe56:	bf00      	nop
 800fe58:	e7fd      	b.n	800fe56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800fe5a:	693b      	ldr	r3, [r7, #16]
 800fe5c:	3318      	adds	r3, #24
 800fe5e:	4618      	mov	r0, r3
 800fe60:	f7fe fc00 	bl	800e664 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fe64:	4b1d      	ldr	r3, [pc, #116]	@ (800fedc <xTaskRemoveFromEventList+0xb0>)
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d11d      	bne.n	800fea8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800fe6c:	693b      	ldr	r3, [r7, #16]
 800fe6e:	3304      	adds	r3, #4
 800fe70:	4618      	mov	r0, r3
 800fe72:	f7fe fbf7 	bl	800e664 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800fe76:	693b      	ldr	r3, [r7, #16]
 800fe78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe7a:	4b19      	ldr	r3, [pc, #100]	@ (800fee0 <xTaskRemoveFromEventList+0xb4>)
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	429a      	cmp	r2, r3
 800fe80:	d903      	bls.n	800fe8a <xTaskRemoveFromEventList+0x5e>
 800fe82:	693b      	ldr	r3, [r7, #16]
 800fe84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe86:	4a16      	ldr	r2, [pc, #88]	@ (800fee0 <xTaskRemoveFromEventList+0xb4>)
 800fe88:	6013      	str	r3, [r2, #0]
 800fe8a:	693b      	ldr	r3, [r7, #16]
 800fe8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe8e:	4613      	mov	r3, r2
 800fe90:	009b      	lsls	r3, r3, #2
 800fe92:	4413      	add	r3, r2
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	4a13      	ldr	r2, [pc, #76]	@ (800fee4 <xTaskRemoveFromEventList+0xb8>)
 800fe98:	441a      	add	r2, r3
 800fe9a:	693b      	ldr	r3, [r7, #16]
 800fe9c:	3304      	adds	r3, #4
 800fe9e:	4619      	mov	r1, r3
 800fea0:	4610      	mov	r0, r2
 800fea2:	f7fe fb82 	bl	800e5aa <vListInsertEnd>
 800fea6:	e005      	b.n	800feb4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800fea8:	693b      	ldr	r3, [r7, #16]
 800feaa:	3318      	adds	r3, #24
 800feac:	4619      	mov	r1, r3
 800feae:	480e      	ldr	r0, [pc, #56]	@ (800fee8 <xTaskRemoveFromEventList+0xbc>)
 800feb0:	f7fe fb7b 	bl	800e5aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800feb8:	4b0c      	ldr	r3, [pc, #48]	@ (800feec <xTaskRemoveFromEventList+0xc0>)
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800febe:	429a      	cmp	r2, r3
 800fec0:	d905      	bls.n	800fece <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800fec2:	2301      	movs	r3, #1
 800fec4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800fec6:	4b0a      	ldr	r3, [pc, #40]	@ (800fef0 <xTaskRemoveFromEventList+0xc4>)
 800fec8:	2201      	movs	r2, #1
 800feca:	601a      	str	r2, [r3, #0]
 800fecc:	e001      	b.n	800fed2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800fece:	2300      	movs	r3, #0
 800fed0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800fed2:	697b      	ldr	r3, [r7, #20]
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3718      	adds	r7, #24
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	240339e4 	.word	0x240339e4
 800fee0:	240339c4 	.word	0x240339c4
 800fee4:	240334ec 	.word	0x240334ec
 800fee8:	2403397c 	.word	0x2403397c
 800feec:	240334e8 	.word	0x240334e8
 800fef0:	240339d0 	.word	0x240339d0

0800fef4 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b084      	sub	sp, #16
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d10b      	bne.n	800ff1a <vTaskSetTimeOutState+0x26>
	__asm volatile
 800ff02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff06:	f383 8811 	msr	BASEPRI, r3
 800ff0a:	f3bf 8f6f 	isb	sy
 800ff0e:	f3bf 8f4f 	dsb	sy
 800ff12:	60fb      	str	r3, [r7, #12]
}
 800ff14:	bf00      	nop
 800ff16:	bf00      	nop
 800ff18:	e7fd      	b.n	800ff16 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800ff1a:	f001 f9fd 	bl	8011318 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ff1e:	4b07      	ldr	r3, [pc, #28]	@ (800ff3c <vTaskSetTimeOutState+0x48>)
 800ff20:	681a      	ldr	r2, [r3, #0]
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800ff26:	4b06      	ldr	r3, [pc, #24]	@ (800ff40 <vTaskSetTimeOutState+0x4c>)
 800ff28:	681a      	ldr	r2, [r3, #0]
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800ff2e:	f001 fa25 	bl	801137c <vPortExitCritical>
}
 800ff32:	bf00      	nop
 800ff34:	3710      	adds	r7, #16
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd80      	pop	{r7, pc}
 800ff3a:	bf00      	nop
 800ff3c:	240339d4 	.word	0x240339d4
 800ff40:	240339c0 	.word	0x240339c0

0800ff44 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ff44:	b480      	push	{r7}
 800ff46:	b083      	sub	sp, #12
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ff4c:	4b06      	ldr	r3, [pc, #24]	@ (800ff68 <vTaskInternalSetTimeOutState+0x24>)
 800ff4e:	681a      	ldr	r2, [r3, #0]
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ff54:	4b05      	ldr	r3, [pc, #20]	@ (800ff6c <vTaskInternalSetTimeOutState+0x28>)
 800ff56:	681a      	ldr	r2, [r3, #0]
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	605a      	str	r2, [r3, #4]
}
 800ff5c:	bf00      	nop
 800ff5e:	370c      	adds	r7, #12
 800ff60:	46bd      	mov	sp, r7
 800ff62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff66:	4770      	bx	lr
 800ff68:	240339d4 	.word	0x240339d4
 800ff6c:	240339c0 	.word	0x240339c0

0800ff70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b088      	sub	sp, #32
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
 800ff78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d10b      	bne.n	800ff98 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ff80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff84:	f383 8811 	msr	BASEPRI, r3
 800ff88:	f3bf 8f6f 	isb	sy
 800ff8c:	f3bf 8f4f 	dsb	sy
 800ff90:	613b      	str	r3, [r7, #16]
}
 800ff92:	bf00      	nop
 800ff94:	bf00      	nop
 800ff96:	e7fd      	b.n	800ff94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ff98:	683b      	ldr	r3, [r7, #0]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d10b      	bne.n	800ffb6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ff9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffa2:	f383 8811 	msr	BASEPRI, r3
 800ffa6:	f3bf 8f6f 	isb	sy
 800ffaa:	f3bf 8f4f 	dsb	sy
 800ffae:	60fb      	str	r3, [r7, #12]
}
 800ffb0:	bf00      	nop
 800ffb2:	bf00      	nop
 800ffb4:	e7fd      	b.n	800ffb2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ffb6:	f001 f9af 	bl	8011318 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ffba:	4b1d      	ldr	r3, [pc, #116]	@ (8010030 <xTaskCheckForTimeOut+0xc0>)
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	685b      	ldr	r3, [r3, #4]
 800ffc4:	69ba      	ldr	r2, [r7, #24]
 800ffc6:	1ad3      	subs	r3, r2, r3
 800ffc8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ffca:	683b      	ldr	r3, [r7, #0]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ffd2:	d102      	bne.n	800ffda <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ffd4:	2300      	movs	r3, #0
 800ffd6:	61fb      	str	r3, [r7, #28]
 800ffd8:	e023      	b.n	8010022 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681a      	ldr	r2, [r3, #0]
 800ffde:	4b15      	ldr	r3, [pc, #84]	@ (8010034 <xTaskCheckForTimeOut+0xc4>)
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	429a      	cmp	r2, r3
 800ffe4:	d007      	beq.n	800fff6 <xTaskCheckForTimeOut+0x86>
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	685b      	ldr	r3, [r3, #4]
 800ffea:	69ba      	ldr	r2, [r7, #24]
 800ffec:	429a      	cmp	r2, r3
 800ffee:	d302      	bcc.n	800fff6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fff0:	2301      	movs	r3, #1
 800fff2:	61fb      	str	r3, [r7, #28]
 800fff4:	e015      	b.n	8010022 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fff6:	683b      	ldr	r3, [r7, #0]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	697a      	ldr	r2, [r7, #20]
 800fffc:	429a      	cmp	r2, r3
 800fffe:	d20b      	bcs.n	8010018 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010000:	683b      	ldr	r3, [r7, #0]
 8010002:	681a      	ldr	r2, [r3, #0]
 8010004:	697b      	ldr	r3, [r7, #20]
 8010006:	1ad2      	subs	r2, r2, r3
 8010008:	683b      	ldr	r3, [r7, #0]
 801000a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f7ff ff99 	bl	800ff44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010012:	2300      	movs	r3, #0
 8010014:	61fb      	str	r3, [r7, #28]
 8010016:	e004      	b.n	8010022 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	2200      	movs	r2, #0
 801001c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801001e:	2301      	movs	r3, #1
 8010020:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010022:	f001 f9ab 	bl	801137c <vPortExitCritical>

	return xReturn;
 8010026:	69fb      	ldr	r3, [r7, #28]
}
 8010028:	4618      	mov	r0, r3
 801002a:	3720      	adds	r7, #32
 801002c:	46bd      	mov	sp, r7
 801002e:	bd80      	pop	{r7, pc}
 8010030:	240339c0 	.word	0x240339c0
 8010034:	240339d4 	.word	0x240339d4

08010038 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010038:	b480      	push	{r7}
 801003a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801003c:	4b03      	ldr	r3, [pc, #12]	@ (801004c <vTaskMissedYield+0x14>)
 801003e:	2201      	movs	r2, #1
 8010040:	601a      	str	r2, [r3, #0]
}
 8010042:	bf00      	nop
 8010044:	46bd      	mov	sp, r7
 8010046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004a:	4770      	bx	lr
 801004c:	240339d0 	.word	0x240339d0

08010050 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b082      	sub	sp, #8
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010058:	f000 f852 	bl	8010100 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801005c:	4b06      	ldr	r3, [pc, #24]	@ (8010078 <prvIdleTask+0x28>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	2b01      	cmp	r3, #1
 8010062:	d9f9      	bls.n	8010058 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010064:	4b05      	ldr	r3, [pc, #20]	@ (801007c <prvIdleTask+0x2c>)
 8010066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801006a:	601a      	str	r2, [r3, #0]
 801006c:	f3bf 8f4f 	dsb	sy
 8010070:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010074:	e7f0      	b.n	8010058 <prvIdleTask+0x8>
 8010076:	bf00      	nop
 8010078:	240334ec 	.word	0x240334ec
 801007c:	e000ed04 	.word	0xe000ed04

08010080 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b082      	sub	sp, #8
 8010084:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010086:	2300      	movs	r3, #0
 8010088:	607b      	str	r3, [r7, #4]
 801008a:	e00c      	b.n	80100a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801008c:	687a      	ldr	r2, [r7, #4]
 801008e:	4613      	mov	r3, r2
 8010090:	009b      	lsls	r3, r3, #2
 8010092:	4413      	add	r3, r2
 8010094:	009b      	lsls	r3, r3, #2
 8010096:	4a12      	ldr	r2, [pc, #72]	@ (80100e0 <prvInitialiseTaskLists+0x60>)
 8010098:	4413      	add	r3, r2
 801009a:	4618      	mov	r0, r3
 801009c:	f7fe fa58 	bl	800e550 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	3301      	adds	r3, #1
 80100a4:	607b      	str	r3, [r7, #4]
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	2b37      	cmp	r3, #55	@ 0x37
 80100aa:	d9ef      	bls.n	801008c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80100ac:	480d      	ldr	r0, [pc, #52]	@ (80100e4 <prvInitialiseTaskLists+0x64>)
 80100ae:	f7fe fa4f 	bl	800e550 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80100b2:	480d      	ldr	r0, [pc, #52]	@ (80100e8 <prvInitialiseTaskLists+0x68>)
 80100b4:	f7fe fa4c 	bl	800e550 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80100b8:	480c      	ldr	r0, [pc, #48]	@ (80100ec <prvInitialiseTaskLists+0x6c>)
 80100ba:	f7fe fa49 	bl	800e550 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80100be:	480c      	ldr	r0, [pc, #48]	@ (80100f0 <prvInitialiseTaskLists+0x70>)
 80100c0:	f7fe fa46 	bl	800e550 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80100c4:	480b      	ldr	r0, [pc, #44]	@ (80100f4 <prvInitialiseTaskLists+0x74>)
 80100c6:	f7fe fa43 	bl	800e550 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80100ca:	4b0b      	ldr	r3, [pc, #44]	@ (80100f8 <prvInitialiseTaskLists+0x78>)
 80100cc:	4a05      	ldr	r2, [pc, #20]	@ (80100e4 <prvInitialiseTaskLists+0x64>)
 80100ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80100d0:	4b0a      	ldr	r3, [pc, #40]	@ (80100fc <prvInitialiseTaskLists+0x7c>)
 80100d2:	4a05      	ldr	r2, [pc, #20]	@ (80100e8 <prvInitialiseTaskLists+0x68>)
 80100d4:	601a      	str	r2, [r3, #0]
}
 80100d6:	bf00      	nop
 80100d8:	3708      	adds	r7, #8
 80100da:	46bd      	mov	sp, r7
 80100dc:	bd80      	pop	{r7, pc}
 80100de:	bf00      	nop
 80100e0:	240334ec 	.word	0x240334ec
 80100e4:	2403394c 	.word	0x2403394c
 80100e8:	24033960 	.word	0x24033960
 80100ec:	2403397c 	.word	0x2403397c
 80100f0:	24033990 	.word	0x24033990
 80100f4:	240339a8 	.word	0x240339a8
 80100f8:	24033974 	.word	0x24033974
 80100fc:	24033978 	.word	0x24033978

08010100 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b082      	sub	sp, #8
 8010104:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010106:	e019      	b.n	801013c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010108:	f001 f906 	bl	8011318 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801010c:	4b10      	ldr	r3, [pc, #64]	@ (8010150 <prvCheckTasksWaitingTermination+0x50>)
 801010e:	68db      	ldr	r3, [r3, #12]
 8010110:	68db      	ldr	r3, [r3, #12]
 8010112:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	3304      	adds	r3, #4
 8010118:	4618      	mov	r0, r3
 801011a:	f7fe faa3 	bl	800e664 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801011e:	4b0d      	ldr	r3, [pc, #52]	@ (8010154 <prvCheckTasksWaitingTermination+0x54>)
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	3b01      	subs	r3, #1
 8010124:	4a0b      	ldr	r2, [pc, #44]	@ (8010154 <prvCheckTasksWaitingTermination+0x54>)
 8010126:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010128:	4b0b      	ldr	r3, [pc, #44]	@ (8010158 <prvCheckTasksWaitingTermination+0x58>)
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	3b01      	subs	r3, #1
 801012e:	4a0a      	ldr	r2, [pc, #40]	@ (8010158 <prvCheckTasksWaitingTermination+0x58>)
 8010130:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010132:	f001 f923 	bl	801137c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010136:	6878      	ldr	r0, [r7, #4]
 8010138:	f000 f810 	bl	801015c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801013c:	4b06      	ldr	r3, [pc, #24]	@ (8010158 <prvCheckTasksWaitingTermination+0x58>)
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d1e1      	bne.n	8010108 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010144:	bf00      	nop
 8010146:	bf00      	nop
 8010148:	3708      	adds	r7, #8
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
 801014e:	bf00      	nop
 8010150:	24033990 	.word	0x24033990
 8010154:	240339bc 	.word	0x240339bc
 8010158:	240339a4 	.word	0x240339a4

0801015c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801015c:	b580      	push	{r7, lr}
 801015e:	b084      	sub	sp, #16
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	3354      	adds	r3, #84	@ 0x54
 8010168:	4618      	mov	r0, r3
 801016a:	f012 f887 	bl	802227c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010174:	2b00      	cmp	r3, #0
 8010176:	d108      	bne.n	801018a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801017c:	4618      	mov	r0, r3
 801017e:	f001 fabb 	bl	80116f8 <vPortFree>
				vPortFree( pxTCB );
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f001 fab8 	bl	80116f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010188:	e019      	b.n	80101be <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010190:	2b01      	cmp	r3, #1
 8010192:	d103      	bne.n	801019c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010194:	6878      	ldr	r0, [r7, #4]
 8010196:	f001 faaf 	bl	80116f8 <vPortFree>
	}
 801019a:	e010      	b.n	80101be <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80101a2:	2b02      	cmp	r3, #2
 80101a4:	d00b      	beq.n	80101be <prvDeleteTCB+0x62>
	__asm volatile
 80101a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101aa:	f383 8811 	msr	BASEPRI, r3
 80101ae:	f3bf 8f6f 	isb	sy
 80101b2:	f3bf 8f4f 	dsb	sy
 80101b6:	60fb      	str	r3, [r7, #12]
}
 80101b8:	bf00      	nop
 80101ba:	bf00      	nop
 80101bc:	e7fd      	b.n	80101ba <prvDeleteTCB+0x5e>
	}
 80101be:	bf00      	nop
 80101c0:	3710      	adds	r7, #16
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
	...

080101c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80101c8:	b480      	push	{r7}
 80101ca:	b083      	sub	sp, #12
 80101cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80101ce:	4b0c      	ldr	r3, [pc, #48]	@ (8010200 <prvResetNextTaskUnblockTime+0x38>)
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d104      	bne.n	80101e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80101d8:	4b0a      	ldr	r3, [pc, #40]	@ (8010204 <prvResetNextTaskUnblockTime+0x3c>)
 80101da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80101de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80101e0:	e008      	b.n	80101f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101e2:	4b07      	ldr	r3, [pc, #28]	@ (8010200 <prvResetNextTaskUnblockTime+0x38>)
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	68db      	ldr	r3, [r3, #12]
 80101e8:	68db      	ldr	r3, [r3, #12]
 80101ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	685b      	ldr	r3, [r3, #4]
 80101f0:	4a04      	ldr	r2, [pc, #16]	@ (8010204 <prvResetNextTaskUnblockTime+0x3c>)
 80101f2:	6013      	str	r3, [r2, #0]
}
 80101f4:	bf00      	nop
 80101f6:	370c      	adds	r7, #12
 80101f8:	46bd      	mov	sp, r7
 80101fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101fe:	4770      	bx	lr
 8010200:	24033974 	.word	0x24033974
 8010204:	240339dc 	.word	0x240339dc

08010208 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010208:	b480      	push	{r7}
 801020a:	b083      	sub	sp, #12
 801020c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801020e:	4b05      	ldr	r3, [pc, #20]	@ (8010224 <xTaskGetCurrentTaskHandle+0x1c>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010214:	687b      	ldr	r3, [r7, #4]
	}
 8010216:	4618      	mov	r0, r3
 8010218:	370c      	adds	r7, #12
 801021a:	46bd      	mov	sp, r7
 801021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010220:	4770      	bx	lr
 8010222:	bf00      	nop
 8010224:	240334e8 	.word	0x240334e8

08010228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010228:	b480      	push	{r7}
 801022a:	b083      	sub	sp, #12
 801022c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801022e:	4b0b      	ldr	r3, [pc, #44]	@ (801025c <xTaskGetSchedulerState+0x34>)
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d102      	bne.n	801023c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010236:	2301      	movs	r3, #1
 8010238:	607b      	str	r3, [r7, #4]
 801023a:	e008      	b.n	801024e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801023c:	4b08      	ldr	r3, [pc, #32]	@ (8010260 <xTaskGetSchedulerState+0x38>)
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d102      	bne.n	801024a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010244:	2302      	movs	r3, #2
 8010246:	607b      	str	r3, [r7, #4]
 8010248:	e001      	b.n	801024e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801024a:	2300      	movs	r3, #0
 801024c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801024e:	687b      	ldr	r3, [r7, #4]
	}
 8010250:	4618      	mov	r0, r3
 8010252:	370c      	adds	r7, #12
 8010254:	46bd      	mov	sp, r7
 8010256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025a:	4770      	bx	lr
 801025c:	240339c8 	.word	0x240339c8
 8010260:	240339e4 	.word	0x240339e4

08010264 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010264:	b580      	push	{r7, lr}
 8010266:	b084      	sub	sp, #16
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010270:	2300      	movs	r3, #0
 8010272:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d051      	beq.n	801031e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801027a:	68bb      	ldr	r3, [r7, #8]
 801027c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801027e:	4b2a      	ldr	r3, [pc, #168]	@ (8010328 <xTaskPriorityInherit+0xc4>)
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010284:	429a      	cmp	r2, r3
 8010286:	d241      	bcs.n	801030c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	699b      	ldr	r3, [r3, #24]
 801028c:	2b00      	cmp	r3, #0
 801028e:	db06      	blt.n	801029e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010290:	4b25      	ldr	r3, [pc, #148]	@ (8010328 <xTaskPriorityInherit+0xc4>)
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010296:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	6959      	ldr	r1, [r3, #20]
 80102a2:	68bb      	ldr	r3, [r7, #8]
 80102a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102a6:	4613      	mov	r3, r2
 80102a8:	009b      	lsls	r3, r3, #2
 80102aa:	4413      	add	r3, r2
 80102ac:	009b      	lsls	r3, r3, #2
 80102ae:	4a1f      	ldr	r2, [pc, #124]	@ (801032c <xTaskPriorityInherit+0xc8>)
 80102b0:	4413      	add	r3, r2
 80102b2:	4299      	cmp	r1, r3
 80102b4:	d122      	bne.n	80102fc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	3304      	adds	r3, #4
 80102ba:	4618      	mov	r0, r3
 80102bc:	f7fe f9d2 	bl	800e664 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80102c0:	4b19      	ldr	r3, [pc, #100]	@ (8010328 <xTaskPriorityInherit+0xc4>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102ce:	4b18      	ldr	r3, [pc, #96]	@ (8010330 <xTaskPriorityInherit+0xcc>)
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	429a      	cmp	r2, r3
 80102d4:	d903      	bls.n	80102de <xTaskPriorityInherit+0x7a>
 80102d6:	68bb      	ldr	r3, [r7, #8]
 80102d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102da:	4a15      	ldr	r2, [pc, #84]	@ (8010330 <xTaskPriorityInherit+0xcc>)
 80102dc:	6013      	str	r3, [r2, #0]
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102e2:	4613      	mov	r3, r2
 80102e4:	009b      	lsls	r3, r3, #2
 80102e6:	4413      	add	r3, r2
 80102e8:	009b      	lsls	r3, r3, #2
 80102ea:	4a10      	ldr	r2, [pc, #64]	@ (801032c <xTaskPriorityInherit+0xc8>)
 80102ec:	441a      	add	r2, r3
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	3304      	adds	r3, #4
 80102f2:	4619      	mov	r1, r3
 80102f4:	4610      	mov	r0, r2
 80102f6:	f7fe f958 	bl	800e5aa <vListInsertEnd>
 80102fa:	e004      	b.n	8010306 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80102fc:	4b0a      	ldr	r3, [pc, #40]	@ (8010328 <xTaskPriorityInherit+0xc4>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010302:	68bb      	ldr	r3, [r7, #8]
 8010304:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010306:	2301      	movs	r3, #1
 8010308:	60fb      	str	r3, [r7, #12]
 801030a:	e008      	b.n	801031e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801030c:	68bb      	ldr	r3, [r7, #8]
 801030e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010310:	4b05      	ldr	r3, [pc, #20]	@ (8010328 <xTaskPriorityInherit+0xc4>)
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010316:	429a      	cmp	r2, r3
 8010318:	d201      	bcs.n	801031e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801031a:	2301      	movs	r3, #1
 801031c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801031e:	68fb      	ldr	r3, [r7, #12]
	}
 8010320:	4618      	mov	r0, r3
 8010322:	3710      	adds	r7, #16
 8010324:	46bd      	mov	sp, r7
 8010326:	bd80      	pop	{r7, pc}
 8010328:	240334e8 	.word	0x240334e8
 801032c:	240334ec 	.word	0x240334ec
 8010330:	240339c4 	.word	0x240339c4

08010334 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010334:	b580      	push	{r7, lr}
 8010336:	b086      	sub	sp, #24
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010340:	2300      	movs	r3, #0
 8010342:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d058      	beq.n	80103fc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801034a:	4b2f      	ldr	r3, [pc, #188]	@ (8010408 <xTaskPriorityDisinherit+0xd4>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	693a      	ldr	r2, [r7, #16]
 8010350:	429a      	cmp	r2, r3
 8010352:	d00b      	beq.n	801036c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010358:	f383 8811 	msr	BASEPRI, r3
 801035c:	f3bf 8f6f 	isb	sy
 8010360:	f3bf 8f4f 	dsb	sy
 8010364:	60fb      	str	r3, [r7, #12]
}
 8010366:	bf00      	nop
 8010368:	bf00      	nop
 801036a:	e7fd      	b.n	8010368 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801036c:	693b      	ldr	r3, [r7, #16]
 801036e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010370:	2b00      	cmp	r3, #0
 8010372:	d10b      	bne.n	801038c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010378:	f383 8811 	msr	BASEPRI, r3
 801037c:	f3bf 8f6f 	isb	sy
 8010380:	f3bf 8f4f 	dsb	sy
 8010384:	60bb      	str	r3, [r7, #8]
}
 8010386:	bf00      	nop
 8010388:	bf00      	nop
 801038a:	e7fd      	b.n	8010388 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801038c:	693b      	ldr	r3, [r7, #16]
 801038e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010390:	1e5a      	subs	r2, r3, #1
 8010392:	693b      	ldr	r3, [r7, #16]
 8010394:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010396:	693b      	ldr	r3, [r7, #16]
 8010398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801039e:	429a      	cmp	r2, r3
 80103a0:	d02c      	beq.n	80103fc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80103a2:	693b      	ldr	r3, [r7, #16]
 80103a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d128      	bne.n	80103fc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103aa:	693b      	ldr	r3, [r7, #16]
 80103ac:	3304      	adds	r3, #4
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7fe f958 	bl	800e664 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80103b8:	693b      	ldr	r3, [r7, #16]
 80103ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80103bc:	693b      	ldr	r3, [r7, #16]
 80103be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80103c4:	693b      	ldr	r3, [r7, #16]
 80103c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103cc:	4b0f      	ldr	r3, [pc, #60]	@ (801040c <xTaskPriorityDisinherit+0xd8>)
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	429a      	cmp	r2, r3
 80103d2:	d903      	bls.n	80103dc <xTaskPriorityDisinherit+0xa8>
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103d8:	4a0c      	ldr	r2, [pc, #48]	@ (801040c <xTaskPriorityDisinherit+0xd8>)
 80103da:	6013      	str	r3, [r2, #0]
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103e0:	4613      	mov	r3, r2
 80103e2:	009b      	lsls	r3, r3, #2
 80103e4:	4413      	add	r3, r2
 80103e6:	009b      	lsls	r3, r3, #2
 80103e8:	4a09      	ldr	r2, [pc, #36]	@ (8010410 <xTaskPriorityDisinherit+0xdc>)
 80103ea:	441a      	add	r2, r3
 80103ec:	693b      	ldr	r3, [r7, #16]
 80103ee:	3304      	adds	r3, #4
 80103f0:	4619      	mov	r1, r3
 80103f2:	4610      	mov	r0, r2
 80103f4:	f7fe f8d9 	bl	800e5aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80103f8:	2301      	movs	r3, #1
 80103fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80103fc:	697b      	ldr	r3, [r7, #20]
	}
 80103fe:	4618      	mov	r0, r3
 8010400:	3718      	adds	r7, #24
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}
 8010406:	bf00      	nop
 8010408:	240334e8 	.word	0x240334e8
 801040c:	240339c4 	.word	0x240339c4
 8010410:	240334ec 	.word	0x240334ec

08010414 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010414:	b580      	push	{r7, lr}
 8010416:	b088      	sub	sp, #32
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
 801041c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010422:	2301      	movs	r3, #1
 8010424:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	2b00      	cmp	r3, #0
 801042a:	d06c      	beq.n	8010506 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801042c:	69bb      	ldr	r3, [r7, #24]
 801042e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010430:	2b00      	cmp	r3, #0
 8010432:	d10b      	bne.n	801044c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010438:	f383 8811 	msr	BASEPRI, r3
 801043c:	f3bf 8f6f 	isb	sy
 8010440:	f3bf 8f4f 	dsb	sy
 8010444:	60fb      	str	r3, [r7, #12]
}
 8010446:	bf00      	nop
 8010448:	bf00      	nop
 801044a:	e7fd      	b.n	8010448 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801044c:	69bb      	ldr	r3, [r7, #24]
 801044e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010450:	683a      	ldr	r2, [r7, #0]
 8010452:	429a      	cmp	r2, r3
 8010454:	d902      	bls.n	801045c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	61fb      	str	r3, [r7, #28]
 801045a:	e002      	b.n	8010462 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801045c:	69bb      	ldr	r3, [r7, #24]
 801045e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010460:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010462:	69bb      	ldr	r3, [r7, #24]
 8010464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010466:	69fa      	ldr	r2, [r7, #28]
 8010468:	429a      	cmp	r2, r3
 801046a:	d04c      	beq.n	8010506 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801046c:	69bb      	ldr	r3, [r7, #24]
 801046e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010470:	697a      	ldr	r2, [r7, #20]
 8010472:	429a      	cmp	r2, r3
 8010474:	d147      	bne.n	8010506 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010476:	4b26      	ldr	r3, [pc, #152]	@ (8010510 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	69ba      	ldr	r2, [r7, #24]
 801047c:	429a      	cmp	r2, r3
 801047e:	d10b      	bne.n	8010498 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8010480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010484:	f383 8811 	msr	BASEPRI, r3
 8010488:	f3bf 8f6f 	isb	sy
 801048c:	f3bf 8f4f 	dsb	sy
 8010490:	60bb      	str	r3, [r7, #8]
}
 8010492:	bf00      	nop
 8010494:	bf00      	nop
 8010496:	e7fd      	b.n	8010494 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010498:	69bb      	ldr	r3, [r7, #24]
 801049a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801049c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801049e:	69bb      	ldr	r3, [r7, #24]
 80104a0:	69fa      	ldr	r2, [r7, #28]
 80104a2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80104a4:	69bb      	ldr	r3, [r7, #24]
 80104a6:	699b      	ldr	r3, [r3, #24]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	db04      	blt.n	80104b6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104ac:	69fb      	ldr	r3, [r7, #28]
 80104ae:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80104b2:	69bb      	ldr	r3, [r7, #24]
 80104b4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80104b6:	69bb      	ldr	r3, [r7, #24]
 80104b8:	6959      	ldr	r1, [r3, #20]
 80104ba:	693a      	ldr	r2, [r7, #16]
 80104bc:	4613      	mov	r3, r2
 80104be:	009b      	lsls	r3, r3, #2
 80104c0:	4413      	add	r3, r2
 80104c2:	009b      	lsls	r3, r3, #2
 80104c4:	4a13      	ldr	r2, [pc, #76]	@ (8010514 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80104c6:	4413      	add	r3, r2
 80104c8:	4299      	cmp	r1, r3
 80104ca:	d11c      	bne.n	8010506 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	3304      	adds	r3, #4
 80104d0:	4618      	mov	r0, r3
 80104d2:	f7fe f8c7 	bl	800e664 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80104d6:	69bb      	ldr	r3, [r7, #24]
 80104d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104da:	4b0f      	ldr	r3, [pc, #60]	@ (8010518 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	429a      	cmp	r2, r3
 80104e0:	d903      	bls.n	80104ea <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80104e2:	69bb      	ldr	r3, [r7, #24]
 80104e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104e6:	4a0c      	ldr	r2, [pc, #48]	@ (8010518 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80104e8:	6013      	str	r3, [r2, #0]
 80104ea:	69bb      	ldr	r3, [r7, #24]
 80104ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104ee:	4613      	mov	r3, r2
 80104f0:	009b      	lsls	r3, r3, #2
 80104f2:	4413      	add	r3, r2
 80104f4:	009b      	lsls	r3, r3, #2
 80104f6:	4a07      	ldr	r2, [pc, #28]	@ (8010514 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80104f8:	441a      	add	r2, r3
 80104fa:	69bb      	ldr	r3, [r7, #24]
 80104fc:	3304      	adds	r3, #4
 80104fe:	4619      	mov	r1, r3
 8010500:	4610      	mov	r0, r2
 8010502:	f7fe f852 	bl	800e5aa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010506:	bf00      	nop
 8010508:	3720      	adds	r7, #32
 801050a:	46bd      	mov	sp, r7
 801050c:	bd80      	pop	{r7, pc}
 801050e:	bf00      	nop
 8010510:	240334e8 	.word	0x240334e8
 8010514:	240334ec 	.word	0x240334ec
 8010518:	240339c4 	.word	0x240339c4

0801051c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801051c:	b480      	push	{r7}
 801051e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010520:	4b07      	ldr	r3, [pc, #28]	@ (8010540 <pvTaskIncrementMutexHeldCount+0x24>)
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d004      	beq.n	8010532 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010528:	4b05      	ldr	r3, [pc, #20]	@ (8010540 <pvTaskIncrementMutexHeldCount+0x24>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801052e:	3201      	adds	r2, #1
 8010530:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8010532:	4b03      	ldr	r3, [pc, #12]	@ (8010540 <pvTaskIncrementMutexHeldCount+0x24>)
 8010534:	681b      	ldr	r3, [r3, #0]
	}
 8010536:	4618      	mov	r0, r3
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr
 8010540:	240334e8 	.word	0x240334e8

08010544 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010544:	b580      	push	{r7, lr}
 8010546:	b086      	sub	sp, #24
 8010548:	af00      	add	r7, sp, #0
 801054a:	60f8      	str	r0, [r7, #12]
 801054c:	60b9      	str	r1, [r7, #8]
 801054e:	607a      	str	r2, [r7, #4]
 8010550:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8010552:	f000 fee1 	bl	8011318 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010556:	4b29      	ldr	r3, [pc, #164]	@ (80105fc <xTaskNotifyWait+0xb8>)
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801055e:	b2db      	uxtb	r3, r3
 8010560:	2b02      	cmp	r3, #2
 8010562:	d01c      	beq.n	801059e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010564:	4b25      	ldr	r3, [pc, #148]	@ (80105fc <xTaskNotifyWait+0xb8>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 801056c:	68fa      	ldr	r2, [r7, #12]
 801056e:	43d2      	mvns	r2, r2
 8010570:	400a      	ands	r2, r1
 8010572:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010576:	4b21      	ldr	r3, [pc, #132]	@ (80105fc <xTaskNotifyWait+0xb8>)
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	2201      	movs	r2, #1
 801057c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8010580:	683b      	ldr	r3, [r7, #0]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d00b      	beq.n	801059e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010586:	2101      	movs	r1, #1
 8010588:	6838      	ldr	r0, [r7, #0]
 801058a:	f000 f9e3 	bl	8010954 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801058e:	4b1c      	ldr	r3, [pc, #112]	@ (8010600 <xTaskNotifyWait+0xbc>)
 8010590:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010594:	601a      	str	r2, [r3, #0]
 8010596:	f3bf 8f4f 	dsb	sy
 801059a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801059e:	f000 feed 	bl	801137c <vPortExitCritical>

		taskENTER_CRITICAL();
 80105a2:	f000 feb9 	bl	8011318 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d005      	beq.n	80105b8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80105ac:	4b13      	ldr	r3, [pc, #76]	@ (80105fc <xTaskNotifyWait+0xb8>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80105b8:	4b10      	ldr	r3, [pc, #64]	@ (80105fc <xTaskNotifyWait+0xb8>)
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80105c0:	b2db      	uxtb	r3, r3
 80105c2:	2b02      	cmp	r3, #2
 80105c4:	d002      	beq.n	80105cc <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80105c6:	2300      	movs	r3, #0
 80105c8:	617b      	str	r3, [r7, #20]
 80105ca:	e00a      	b.n	80105e2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80105cc:	4b0b      	ldr	r3, [pc, #44]	@ (80105fc <xTaskNotifyWait+0xb8>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80105d4:	68ba      	ldr	r2, [r7, #8]
 80105d6:	43d2      	mvns	r2, r2
 80105d8:	400a      	ands	r2, r1
 80105da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80105de:	2301      	movs	r3, #1
 80105e0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80105e2:	4b06      	ldr	r3, [pc, #24]	@ (80105fc <xTaskNotifyWait+0xb8>)
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	2200      	movs	r2, #0
 80105e8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80105ec:	f000 fec6 	bl	801137c <vPortExitCritical>

		return xReturn;
 80105f0:	697b      	ldr	r3, [r7, #20]
	}
 80105f2:	4618      	mov	r0, r3
 80105f4:	3718      	adds	r7, #24
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bd80      	pop	{r7, pc}
 80105fa:	bf00      	nop
 80105fc:	240334e8 	.word	0x240334e8
 8010600:	e000ed04 	.word	0xe000ed04

08010604 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010604:	b580      	push	{r7, lr}
 8010606:	b08a      	sub	sp, #40	@ 0x28
 8010608:	af00      	add	r7, sp, #0
 801060a:	60f8      	str	r0, [r7, #12]
 801060c:	60b9      	str	r1, [r7, #8]
 801060e:	603b      	str	r3, [r7, #0]
 8010610:	4613      	mov	r3, r2
 8010612:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010614:	2301      	movs	r3, #1
 8010616:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d10b      	bne.n	8010636 <xTaskGenericNotify+0x32>
	__asm volatile
 801061e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010622:	f383 8811 	msr	BASEPRI, r3
 8010626:	f3bf 8f6f 	isb	sy
 801062a:	f3bf 8f4f 	dsb	sy
 801062e:	61bb      	str	r3, [r7, #24]
}
 8010630:	bf00      	nop
 8010632:	bf00      	nop
 8010634:	e7fd      	b.n	8010632 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801063a:	f000 fe6d 	bl	8011318 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d004      	beq.n	801064e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010644:	6a3b      	ldr	r3, [r7, #32]
 8010646:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801064e:	6a3b      	ldr	r3, [r7, #32]
 8010650:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010654:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010656:	6a3b      	ldr	r3, [r7, #32]
 8010658:	2202      	movs	r2, #2
 801065a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801065e:	79fb      	ldrb	r3, [r7, #7]
 8010660:	2b04      	cmp	r3, #4
 8010662:	d82e      	bhi.n	80106c2 <xTaskGenericNotify+0xbe>
 8010664:	a201      	add	r2, pc, #4	@ (adr r2, 801066c <xTaskGenericNotify+0x68>)
 8010666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801066a:	bf00      	nop
 801066c:	080106e7 	.word	0x080106e7
 8010670:	08010681 	.word	0x08010681
 8010674:	08010693 	.word	0x08010693
 8010678:	080106a3 	.word	0x080106a3
 801067c:	080106ad 	.word	0x080106ad
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010680:	6a3b      	ldr	r3, [r7, #32]
 8010682:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010686:	68bb      	ldr	r3, [r7, #8]
 8010688:	431a      	orrs	r2, r3
 801068a:	6a3b      	ldr	r3, [r7, #32]
 801068c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010690:	e02c      	b.n	80106ec <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010692:	6a3b      	ldr	r3, [r7, #32]
 8010694:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010698:	1c5a      	adds	r2, r3, #1
 801069a:	6a3b      	ldr	r3, [r7, #32]
 801069c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80106a0:	e024      	b.n	80106ec <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80106a2:	6a3b      	ldr	r3, [r7, #32]
 80106a4:	68ba      	ldr	r2, [r7, #8]
 80106a6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80106aa:	e01f      	b.n	80106ec <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80106ac:	7ffb      	ldrb	r3, [r7, #31]
 80106ae:	2b02      	cmp	r3, #2
 80106b0:	d004      	beq.n	80106bc <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80106b2:	6a3b      	ldr	r3, [r7, #32]
 80106b4:	68ba      	ldr	r2, [r7, #8]
 80106b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80106ba:	e017      	b.n	80106ec <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80106bc:	2300      	movs	r3, #0
 80106be:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80106c0:	e014      	b.n	80106ec <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80106c2:	6a3b      	ldr	r3, [r7, #32]
 80106c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80106c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80106cc:	d00d      	beq.n	80106ea <xTaskGenericNotify+0xe6>
	__asm volatile
 80106ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106d2:	f383 8811 	msr	BASEPRI, r3
 80106d6:	f3bf 8f6f 	isb	sy
 80106da:	f3bf 8f4f 	dsb	sy
 80106de:	617b      	str	r3, [r7, #20]
}
 80106e0:	bf00      	nop
 80106e2:	bf00      	nop
 80106e4:	e7fd      	b.n	80106e2 <xTaskGenericNotify+0xde>
					break;
 80106e6:	bf00      	nop
 80106e8:	e000      	b.n	80106ec <xTaskGenericNotify+0xe8>

					break;
 80106ea:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80106ec:	7ffb      	ldrb	r3, [r7, #31]
 80106ee:	2b01      	cmp	r3, #1
 80106f0:	d13b      	bne.n	801076a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80106f2:	6a3b      	ldr	r3, [r7, #32]
 80106f4:	3304      	adds	r3, #4
 80106f6:	4618      	mov	r0, r3
 80106f8:	f7fd ffb4 	bl	800e664 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80106fc:	6a3b      	ldr	r3, [r7, #32]
 80106fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010700:	4b1d      	ldr	r3, [pc, #116]	@ (8010778 <xTaskGenericNotify+0x174>)
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	429a      	cmp	r2, r3
 8010706:	d903      	bls.n	8010710 <xTaskGenericNotify+0x10c>
 8010708:	6a3b      	ldr	r3, [r7, #32]
 801070a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801070c:	4a1a      	ldr	r2, [pc, #104]	@ (8010778 <xTaskGenericNotify+0x174>)
 801070e:	6013      	str	r3, [r2, #0]
 8010710:	6a3b      	ldr	r3, [r7, #32]
 8010712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010714:	4613      	mov	r3, r2
 8010716:	009b      	lsls	r3, r3, #2
 8010718:	4413      	add	r3, r2
 801071a:	009b      	lsls	r3, r3, #2
 801071c:	4a17      	ldr	r2, [pc, #92]	@ (801077c <xTaskGenericNotify+0x178>)
 801071e:	441a      	add	r2, r3
 8010720:	6a3b      	ldr	r3, [r7, #32]
 8010722:	3304      	adds	r3, #4
 8010724:	4619      	mov	r1, r3
 8010726:	4610      	mov	r0, r2
 8010728:	f7fd ff3f 	bl	800e5aa <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801072c:	6a3b      	ldr	r3, [r7, #32]
 801072e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010730:	2b00      	cmp	r3, #0
 8010732:	d00b      	beq.n	801074c <xTaskGenericNotify+0x148>
	__asm volatile
 8010734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010738:	f383 8811 	msr	BASEPRI, r3
 801073c:	f3bf 8f6f 	isb	sy
 8010740:	f3bf 8f4f 	dsb	sy
 8010744:	613b      	str	r3, [r7, #16]
}
 8010746:	bf00      	nop
 8010748:	bf00      	nop
 801074a:	e7fd      	b.n	8010748 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801074c:	6a3b      	ldr	r3, [r7, #32]
 801074e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010750:	4b0b      	ldr	r3, [pc, #44]	@ (8010780 <xTaskGenericNotify+0x17c>)
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010756:	429a      	cmp	r2, r3
 8010758:	d907      	bls.n	801076a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801075a:	4b0a      	ldr	r3, [pc, #40]	@ (8010784 <xTaskGenericNotify+0x180>)
 801075c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010760:	601a      	str	r2, [r3, #0]
 8010762:	f3bf 8f4f 	dsb	sy
 8010766:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801076a:	f000 fe07 	bl	801137c <vPortExitCritical>

		return xReturn;
 801076e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8010770:	4618      	mov	r0, r3
 8010772:	3728      	adds	r7, #40	@ 0x28
 8010774:	46bd      	mov	sp, r7
 8010776:	bd80      	pop	{r7, pc}
 8010778:	240339c4 	.word	0x240339c4
 801077c:	240334ec 	.word	0x240334ec
 8010780:	240334e8 	.word	0x240334e8
 8010784:	e000ed04 	.word	0xe000ed04

08010788 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010788:	b580      	push	{r7, lr}
 801078a:	b08e      	sub	sp, #56	@ 0x38
 801078c:	af00      	add	r7, sp, #0
 801078e:	60f8      	str	r0, [r7, #12]
 8010790:	60b9      	str	r1, [r7, #8]
 8010792:	603b      	str	r3, [r7, #0]
 8010794:	4613      	mov	r3, r2
 8010796:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010798:	2301      	movs	r3, #1
 801079a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d10b      	bne.n	80107ba <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80107a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a6:	f383 8811 	msr	BASEPRI, r3
 80107aa:	f3bf 8f6f 	isb	sy
 80107ae:	f3bf 8f4f 	dsb	sy
 80107b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80107b4:	bf00      	nop
 80107b6:	bf00      	nop
 80107b8:	e7fd      	b.n	80107b6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80107ba:	f000 fe8d 	bl	80114d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80107c2:	f3ef 8211 	mrs	r2, BASEPRI
 80107c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107ca:	f383 8811 	msr	BASEPRI, r3
 80107ce:	f3bf 8f6f 	isb	sy
 80107d2:	f3bf 8f4f 	dsb	sy
 80107d6:	623a      	str	r2, [r7, #32]
 80107d8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80107da:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80107dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d004      	beq.n	80107ee <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80107e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80107ea:	683b      	ldr	r3, [r7, #0]
 80107ec:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80107ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107f0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80107f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80107f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107fa:	2202      	movs	r2, #2
 80107fc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8010800:	79fb      	ldrb	r3, [r7, #7]
 8010802:	2b04      	cmp	r3, #4
 8010804:	d82e      	bhi.n	8010864 <xTaskGenericNotifyFromISR+0xdc>
 8010806:	a201      	add	r2, pc, #4	@ (adr r2, 801080c <xTaskGenericNotifyFromISR+0x84>)
 8010808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801080c:	08010889 	.word	0x08010889
 8010810:	08010821 	.word	0x08010821
 8010814:	08010833 	.word	0x08010833
 8010818:	08010843 	.word	0x08010843
 801081c:	0801084d 	.word	0x0801084d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010822:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010826:	68bb      	ldr	r3, [r7, #8]
 8010828:	431a      	orrs	r2, r3
 801082a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801082c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010830:	e02d      	b.n	801088e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010834:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010838:	1c5a      	adds	r2, r3, #1
 801083a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801083c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010840:	e025      	b.n	801088e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010844:	68ba      	ldr	r2, [r7, #8]
 8010846:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801084a:	e020      	b.n	801088e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801084c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010850:	2b02      	cmp	r3, #2
 8010852:	d004      	beq.n	801085e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010856:	68ba      	ldr	r2, [r7, #8]
 8010858:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801085c:	e017      	b.n	801088e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 801085e:	2300      	movs	r3, #0
 8010860:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8010862:	e014      	b.n	801088e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010866:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801086a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801086e:	d00d      	beq.n	801088c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8010870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010874:	f383 8811 	msr	BASEPRI, r3
 8010878:	f3bf 8f6f 	isb	sy
 801087c:	f3bf 8f4f 	dsb	sy
 8010880:	61bb      	str	r3, [r7, #24]
}
 8010882:	bf00      	nop
 8010884:	bf00      	nop
 8010886:	e7fd      	b.n	8010884 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8010888:	bf00      	nop
 801088a:	e000      	b.n	801088e <xTaskGenericNotifyFromISR+0x106>
					break;
 801088c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801088e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010892:	2b01      	cmp	r3, #1
 8010894:	d147      	bne.n	8010926 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801089a:	2b00      	cmp	r3, #0
 801089c:	d00b      	beq.n	80108b6 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 801089e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108a2:	f383 8811 	msr	BASEPRI, r3
 80108a6:	f3bf 8f6f 	isb	sy
 80108aa:	f3bf 8f4f 	dsb	sy
 80108ae:	617b      	str	r3, [r7, #20]
}
 80108b0:	bf00      	nop
 80108b2:	bf00      	nop
 80108b4:	e7fd      	b.n	80108b2 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80108b6:	4b21      	ldr	r3, [pc, #132]	@ (801093c <xTaskGenericNotifyFromISR+0x1b4>)
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d11d      	bne.n	80108fa <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108c0:	3304      	adds	r3, #4
 80108c2:	4618      	mov	r0, r3
 80108c4:	f7fd fece 	bl	800e664 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80108c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108cc:	4b1c      	ldr	r3, [pc, #112]	@ (8010940 <xTaskGenericNotifyFromISR+0x1b8>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d903      	bls.n	80108dc <xTaskGenericNotifyFromISR+0x154>
 80108d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108d8:	4a19      	ldr	r2, [pc, #100]	@ (8010940 <xTaskGenericNotifyFromISR+0x1b8>)
 80108da:	6013      	str	r3, [r2, #0]
 80108dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108e0:	4613      	mov	r3, r2
 80108e2:	009b      	lsls	r3, r3, #2
 80108e4:	4413      	add	r3, r2
 80108e6:	009b      	lsls	r3, r3, #2
 80108e8:	4a16      	ldr	r2, [pc, #88]	@ (8010944 <xTaskGenericNotifyFromISR+0x1bc>)
 80108ea:	441a      	add	r2, r3
 80108ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ee:	3304      	adds	r3, #4
 80108f0:	4619      	mov	r1, r3
 80108f2:	4610      	mov	r0, r2
 80108f4:	f7fd fe59 	bl	800e5aa <vListInsertEnd>
 80108f8:	e005      	b.n	8010906 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80108fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108fc:	3318      	adds	r3, #24
 80108fe:	4619      	mov	r1, r3
 8010900:	4811      	ldr	r0, [pc, #68]	@ (8010948 <xTaskGenericNotifyFromISR+0x1c0>)
 8010902:	f7fd fe52 	bl	800e5aa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801090a:	4b10      	ldr	r3, [pc, #64]	@ (801094c <xTaskGenericNotifyFromISR+0x1c4>)
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010910:	429a      	cmp	r2, r3
 8010912:	d908      	bls.n	8010926 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010916:	2b00      	cmp	r3, #0
 8010918:	d002      	beq.n	8010920 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801091a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801091c:	2201      	movs	r2, #1
 801091e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010920:	4b0b      	ldr	r3, [pc, #44]	@ (8010950 <xTaskGenericNotifyFromISR+0x1c8>)
 8010922:	2201      	movs	r2, #1
 8010924:	601a      	str	r2, [r3, #0]
 8010926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010928:	613b      	str	r3, [r7, #16]
	__asm volatile
 801092a:	693b      	ldr	r3, [r7, #16]
 801092c:	f383 8811 	msr	BASEPRI, r3
}
 8010930:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8010932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8010934:	4618      	mov	r0, r3
 8010936:	3738      	adds	r7, #56	@ 0x38
 8010938:	46bd      	mov	sp, r7
 801093a:	bd80      	pop	{r7, pc}
 801093c:	240339e4 	.word	0x240339e4
 8010940:	240339c4 	.word	0x240339c4
 8010944:	240334ec 	.word	0x240334ec
 8010948:	2403397c 	.word	0x2403397c
 801094c:	240334e8 	.word	0x240334e8
 8010950:	240339d0 	.word	0x240339d0

08010954 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b084      	sub	sp, #16
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
 801095c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801095e:	4b21      	ldr	r3, [pc, #132]	@ (80109e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010964:	4b20      	ldr	r3, [pc, #128]	@ (80109e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	3304      	adds	r3, #4
 801096a:	4618      	mov	r0, r3
 801096c:	f7fd fe7a 	bl	800e664 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010976:	d10a      	bne.n	801098e <prvAddCurrentTaskToDelayedList+0x3a>
 8010978:	683b      	ldr	r3, [r7, #0]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d007      	beq.n	801098e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801097e:	4b1a      	ldr	r3, [pc, #104]	@ (80109e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	3304      	adds	r3, #4
 8010984:	4619      	mov	r1, r3
 8010986:	4819      	ldr	r0, [pc, #100]	@ (80109ec <prvAddCurrentTaskToDelayedList+0x98>)
 8010988:	f7fd fe0f 	bl	800e5aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801098c:	e026      	b.n	80109dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801098e:	68fa      	ldr	r2, [r7, #12]
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	4413      	add	r3, r2
 8010994:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010996:	4b14      	ldr	r3, [pc, #80]	@ (80109e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	68ba      	ldr	r2, [r7, #8]
 801099c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801099e:	68ba      	ldr	r2, [r7, #8]
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	429a      	cmp	r2, r3
 80109a4:	d209      	bcs.n	80109ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80109a6:	4b12      	ldr	r3, [pc, #72]	@ (80109f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80109a8:	681a      	ldr	r2, [r3, #0]
 80109aa:	4b0f      	ldr	r3, [pc, #60]	@ (80109e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	3304      	adds	r3, #4
 80109b0:	4619      	mov	r1, r3
 80109b2:	4610      	mov	r0, r2
 80109b4:	f7fd fe1d 	bl	800e5f2 <vListInsert>
}
 80109b8:	e010      	b.n	80109dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80109ba:	4b0e      	ldr	r3, [pc, #56]	@ (80109f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80109bc:	681a      	ldr	r2, [r3, #0]
 80109be:	4b0a      	ldr	r3, [pc, #40]	@ (80109e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	3304      	adds	r3, #4
 80109c4:	4619      	mov	r1, r3
 80109c6:	4610      	mov	r0, r2
 80109c8:	f7fd fe13 	bl	800e5f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80109cc:	4b0a      	ldr	r3, [pc, #40]	@ (80109f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	68ba      	ldr	r2, [r7, #8]
 80109d2:	429a      	cmp	r2, r3
 80109d4:	d202      	bcs.n	80109dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80109d6:	4a08      	ldr	r2, [pc, #32]	@ (80109f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	6013      	str	r3, [r2, #0]
}
 80109dc:	bf00      	nop
 80109de:	3710      	adds	r7, #16
 80109e0:	46bd      	mov	sp, r7
 80109e2:	bd80      	pop	{r7, pc}
 80109e4:	240339c0 	.word	0x240339c0
 80109e8:	240334e8 	.word	0x240334e8
 80109ec:	240339a8 	.word	0x240339a8
 80109f0:	24033978 	.word	0x24033978
 80109f4:	24033974 	.word	0x24033974
 80109f8:	240339dc 	.word	0x240339dc

080109fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b08a      	sub	sp, #40	@ 0x28
 8010a00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010a02:	2300      	movs	r3, #0
 8010a04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010a06:	f000 fb13 	bl	8011030 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8010a80 <xTimerCreateTimerTask+0x84>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d021      	beq.n	8010a56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010a12:	2300      	movs	r3, #0
 8010a14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010a16:	2300      	movs	r3, #0
 8010a18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010a1a:	1d3a      	adds	r2, r7, #4
 8010a1c:	f107 0108 	add.w	r1, r7, #8
 8010a20:	f107 030c 	add.w	r3, r7, #12
 8010a24:	4618      	mov	r0, r3
 8010a26:	f7fd fd79 	bl	800e51c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010a2a:	6879      	ldr	r1, [r7, #4]
 8010a2c:	68bb      	ldr	r3, [r7, #8]
 8010a2e:	68fa      	ldr	r2, [r7, #12]
 8010a30:	9202      	str	r2, [sp, #8]
 8010a32:	9301      	str	r3, [sp, #4]
 8010a34:	2302      	movs	r3, #2
 8010a36:	9300      	str	r3, [sp, #0]
 8010a38:	2300      	movs	r3, #0
 8010a3a:	460a      	mov	r2, r1
 8010a3c:	4911      	ldr	r1, [pc, #68]	@ (8010a84 <xTimerCreateTimerTask+0x88>)
 8010a3e:	4812      	ldr	r0, [pc, #72]	@ (8010a88 <xTimerCreateTimerTask+0x8c>)
 8010a40:	f7fe fd50 	bl	800f4e4 <xTaskCreateStatic>
 8010a44:	4603      	mov	r3, r0
 8010a46:	4a11      	ldr	r2, [pc, #68]	@ (8010a8c <xTimerCreateTimerTask+0x90>)
 8010a48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010a4a:	4b10      	ldr	r3, [pc, #64]	@ (8010a8c <xTimerCreateTimerTask+0x90>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d001      	beq.n	8010a56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010a52:	2301      	movs	r3, #1
 8010a54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010a56:	697b      	ldr	r3, [r7, #20]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d10b      	bne.n	8010a74 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a60:	f383 8811 	msr	BASEPRI, r3
 8010a64:	f3bf 8f6f 	isb	sy
 8010a68:	f3bf 8f4f 	dsb	sy
 8010a6c:	613b      	str	r3, [r7, #16]
}
 8010a6e:	bf00      	nop
 8010a70:	bf00      	nop
 8010a72:	e7fd      	b.n	8010a70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010a74:	697b      	ldr	r3, [r7, #20]
}
 8010a76:	4618      	mov	r0, r3
 8010a78:	3718      	adds	r7, #24
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bd80      	pop	{r7, pc}
 8010a7e:	bf00      	nop
 8010a80:	24033a18 	.word	0x24033a18
 8010a84:	08023340 	.word	0x08023340
 8010a88:	08010bc9 	.word	0x08010bc9
 8010a8c:	24033a1c 	.word	0x24033a1c

08010a90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010a90:	b580      	push	{r7, lr}
 8010a92:	b08a      	sub	sp, #40	@ 0x28
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	60f8      	str	r0, [r7, #12]
 8010a98:	60b9      	str	r1, [r7, #8]
 8010a9a:	607a      	str	r2, [r7, #4]
 8010a9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d10b      	bne.n	8010ac0 <xTimerGenericCommand+0x30>
	__asm volatile
 8010aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aac:	f383 8811 	msr	BASEPRI, r3
 8010ab0:	f3bf 8f6f 	isb	sy
 8010ab4:	f3bf 8f4f 	dsb	sy
 8010ab8:	623b      	str	r3, [r7, #32]
}
 8010aba:	bf00      	nop
 8010abc:	bf00      	nop
 8010abe:	e7fd      	b.n	8010abc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010ac0:	4b19      	ldr	r3, [pc, #100]	@ (8010b28 <xTimerGenericCommand+0x98>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d02a      	beq.n	8010b1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010ac8:	68bb      	ldr	r3, [r7, #8]
 8010aca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010ad4:	68bb      	ldr	r3, [r7, #8]
 8010ad6:	2b05      	cmp	r3, #5
 8010ad8:	dc18      	bgt.n	8010b0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010ada:	f7ff fba5 	bl	8010228 <xTaskGetSchedulerState>
 8010ade:	4603      	mov	r3, r0
 8010ae0:	2b02      	cmp	r3, #2
 8010ae2:	d109      	bne.n	8010af8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010ae4:	4b10      	ldr	r3, [pc, #64]	@ (8010b28 <xTimerGenericCommand+0x98>)
 8010ae6:	6818      	ldr	r0, [r3, #0]
 8010ae8:	f107 0110 	add.w	r1, r7, #16
 8010aec:	2300      	movs	r3, #0
 8010aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010af0:	f7fd ffe0 	bl	800eab4 <xQueueGenericSend>
 8010af4:	6278      	str	r0, [r7, #36]	@ 0x24
 8010af6:	e012      	b.n	8010b1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010af8:	4b0b      	ldr	r3, [pc, #44]	@ (8010b28 <xTimerGenericCommand+0x98>)
 8010afa:	6818      	ldr	r0, [r3, #0]
 8010afc:	f107 0110 	add.w	r1, r7, #16
 8010b00:	2300      	movs	r3, #0
 8010b02:	2200      	movs	r2, #0
 8010b04:	f7fd ffd6 	bl	800eab4 <xQueueGenericSend>
 8010b08:	6278      	str	r0, [r7, #36]	@ 0x24
 8010b0a:	e008      	b.n	8010b1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010b0c:	4b06      	ldr	r3, [pc, #24]	@ (8010b28 <xTimerGenericCommand+0x98>)
 8010b0e:	6818      	ldr	r0, [r3, #0]
 8010b10:	f107 0110 	add.w	r1, r7, #16
 8010b14:	2300      	movs	r3, #0
 8010b16:	683a      	ldr	r2, [r7, #0]
 8010b18:	f7fe f8ce 	bl	800ecb8 <xQueueGenericSendFromISR>
 8010b1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3728      	adds	r7, #40	@ 0x28
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}
 8010b28:	24033a18 	.word	0x24033a18

08010b2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b088      	sub	sp, #32
 8010b30:	af02      	add	r7, sp, #8
 8010b32:	6078      	str	r0, [r7, #4]
 8010b34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b36:	4b23      	ldr	r3, [pc, #140]	@ (8010bc4 <prvProcessExpiredTimer+0x98>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	68db      	ldr	r3, [r3, #12]
 8010b3c:	68db      	ldr	r3, [r3, #12]
 8010b3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010b40:	697b      	ldr	r3, [r7, #20]
 8010b42:	3304      	adds	r3, #4
 8010b44:	4618      	mov	r0, r3
 8010b46:	f7fd fd8d 	bl	800e664 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010b4a:	697b      	ldr	r3, [r7, #20]
 8010b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010b50:	f003 0304 	and.w	r3, r3, #4
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d023      	beq.n	8010ba0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010b58:	697b      	ldr	r3, [r7, #20]
 8010b5a:	699a      	ldr	r2, [r3, #24]
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	18d1      	adds	r1, r2, r3
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	683a      	ldr	r2, [r7, #0]
 8010b64:	6978      	ldr	r0, [r7, #20]
 8010b66:	f000 f8d5 	bl	8010d14 <prvInsertTimerInActiveList>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d020      	beq.n	8010bb2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010b70:	2300      	movs	r3, #0
 8010b72:	9300      	str	r3, [sp, #0]
 8010b74:	2300      	movs	r3, #0
 8010b76:	687a      	ldr	r2, [r7, #4]
 8010b78:	2100      	movs	r1, #0
 8010b7a:	6978      	ldr	r0, [r7, #20]
 8010b7c:	f7ff ff88 	bl	8010a90 <xTimerGenericCommand>
 8010b80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010b82:	693b      	ldr	r3, [r7, #16]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d114      	bne.n	8010bb2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b8c:	f383 8811 	msr	BASEPRI, r3
 8010b90:	f3bf 8f6f 	isb	sy
 8010b94:	f3bf 8f4f 	dsb	sy
 8010b98:	60fb      	str	r3, [r7, #12]
}
 8010b9a:	bf00      	nop
 8010b9c:	bf00      	nop
 8010b9e:	e7fd      	b.n	8010b9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010ba6:	f023 0301 	bic.w	r3, r3, #1
 8010baa:	b2da      	uxtb	r2, r3
 8010bac:	697b      	ldr	r3, [r7, #20]
 8010bae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010bb2:	697b      	ldr	r3, [r7, #20]
 8010bb4:	6a1b      	ldr	r3, [r3, #32]
 8010bb6:	6978      	ldr	r0, [r7, #20]
 8010bb8:	4798      	blx	r3
}
 8010bba:	bf00      	nop
 8010bbc:	3718      	adds	r7, #24
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bd80      	pop	{r7, pc}
 8010bc2:	bf00      	nop
 8010bc4:	24033a10 	.word	0x24033a10

08010bc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b084      	sub	sp, #16
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010bd0:	f107 0308 	add.w	r3, r7, #8
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	f000 f859 	bl	8010c8c <prvGetNextExpireTime>
 8010bda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010bdc:	68bb      	ldr	r3, [r7, #8]
 8010bde:	4619      	mov	r1, r3
 8010be0:	68f8      	ldr	r0, [r7, #12]
 8010be2:	f000 f805 	bl	8010bf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010be6:	f000 f8d7 	bl	8010d98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010bea:	bf00      	nop
 8010bec:	e7f0      	b.n	8010bd0 <prvTimerTask+0x8>
	...

08010bf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b084      	sub	sp, #16
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
 8010bf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010bfa:	f7fe fed7 	bl	800f9ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010bfe:	f107 0308 	add.w	r3, r7, #8
 8010c02:	4618      	mov	r0, r3
 8010c04:	f000 f866 	bl	8010cd4 <prvSampleTimeNow>
 8010c08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010c0a:	68bb      	ldr	r3, [r7, #8]
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d130      	bne.n	8010c72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010c10:	683b      	ldr	r3, [r7, #0]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d10a      	bne.n	8010c2c <prvProcessTimerOrBlockTask+0x3c>
 8010c16:	687a      	ldr	r2, [r7, #4]
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d806      	bhi.n	8010c2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010c1e:	f7fe fed3 	bl	800f9c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010c22:	68f9      	ldr	r1, [r7, #12]
 8010c24:	6878      	ldr	r0, [r7, #4]
 8010c26:	f7ff ff81 	bl	8010b2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010c2a:	e024      	b.n	8010c76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d008      	beq.n	8010c44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010c32:	4b13      	ldr	r3, [pc, #76]	@ (8010c80 <prvProcessTimerOrBlockTask+0x90>)
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d101      	bne.n	8010c40 <prvProcessTimerOrBlockTask+0x50>
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	e000      	b.n	8010c42 <prvProcessTimerOrBlockTask+0x52>
 8010c40:	2300      	movs	r3, #0
 8010c42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010c44:	4b0f      	ldr	r3, [pc, #60]	@ (8010c84 <prvProcessTimerOrBlockTask+0x94>)
 8010c46:	6818      	ldr	r0, [r3, #0]
 8010c48:	687a      	ldr	r2, [r7, #4]
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	1ad3      	subs	r3, r2, r3
 8010c4e:	683a      	ldr	r2, [r7, #0]
 8010c50:	4619      	mov	r1, r3
 8010c52:	f7fe fc13 	bl	800f47c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010c56:	f7fe feb7 	bl	800f9c8 <xTaskResumeAll>
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d10a      	bne.n	8010c76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010c60:	4b09      	ldr	r3, [pc, #36]	@ (8010c88 <prvProcessTimerOrBlockTask+0x98>)
 8010c62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c66:	601a      	str	r2, [r3, #0]
 8010c68:	f3bf 8f4f 	dsb	sy
 8010c6c:	f3bf 8f6f 	isb	sy
}
 8010c70:	e001      	b.n	8010c76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010c72:	f7fe fea9 	bl	800f9c8 <xTaskResumeAll>
}
 8010c76:	bf00      	nop
 8010c78:	3710      	adds	r7, #16
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	bd80      	pop	{r7, pc}
 8010c7e:	bf00      	nop
 8010c80:	24033a14 	.word	0x24033a14
 8010c84:	24033a18 	.word	0x24033a18
 8010c88:	e000ed04 	.word	0xe000ed04

08010c8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010c8c:	b480      	push	{r7}
 8010c8e:	b085      	sub	sp, #20
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010c94:	4b0e      	ldr	r3, [pc, #56]	@ (8010cd0 <prvGetNextExpireTime+0x44>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d101      	bne.n	8010ca2 <prvGetNextExpireTime+0x16>
 8010c9e:	2201      	movs	r2, #1
 8010ca0:	e000      	b.n	8010ca4 <prvGetNextExpireTime+0x18>
 8010ca2:	2200      	movs	r2, #0
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d105      	bne.n	8010cbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010cb0:	4b07      	ldr	r3, [pc, #28]	@ (8010cd0 <prvGetNextExpireTime+0x44>)
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	68db      	ldr	r3, [r3, #12]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	60fb      	str	r3, [r7, #12]
 8010cba:	e001      	b.n	8010cc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3714      	adds	r7, #20
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ccc:	4770      	bx	lr
 8010cce:	bf00      	nop
 8010cd0:	24033a10 	.word	0x24033a10

08010cd4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b084      	sub	sp, #16
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010cdc:	f7fe ff12 	bl	800fb04 <xTaskGetTickCount>
 8010ce0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8010d10 <prvSampleTimeNow+0x3c>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	68fa      	ldr	r2, [r7, #12]
 8010ce8:	429a      	cmp	r2, r3
 8010cea:	d205      	bcs.n	8010cf8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010cec:	f000 f93a 	bl	8010f64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2201      	movs	r2, #1
 8010cf4:	601a      	str	r2, [r3, #0]
 8010cf6:	e002      	b.n	8010cfe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010cfe:	4a04      	ldr	r2, [pc, #16]	@ (8010d10 <prvSampleTimeNow+0x3c>)
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010d04:	68fb      	ldr	r3, [r7, #12]
}
 8010d06:	4618      	mov	r0, r3
 8010d08:	3710      	adds	r7, #16
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}
 8010d0e:	bf00      	nop
 8010d10:	24033a20 	.word	0x24033a20

08010d14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010d14:	b580      	push	{r7, lr}
 8010d16:	b086      	sub	sp, #24
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	60f8      	str	r0, [r7, #12]
 8010d1c:	60b9      	str	r1, [r7, #8]
 8010d1e:	607a      	str	r2, [r7, #4]
 8010d20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010d22:	2300      	movs	r3, #0
 8010d24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	68ba      	ldr	r2, [r7, #8]
 8010d2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	68fa      	ldr	r2, [r7, #12]
 8010d30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010d32:	68ba      	ldr	r2, [r7, #8]
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	429a      	cmp	r2, r3
 8010d38:	d812      	bhi.n	8010d60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d3a:	687a      	ldr	r2, [r7, #4]
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	1ad2      	subs	r2, r2, r3
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	699b      	ldr	r3, [r3, #24]
 8010d44:	429a      	cmp	r2, r3
 8010d46:	d302      	bcc.n	8010d4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010d48:	2301      	movs	r3, #1
 8010d4a:	617b      	str	r3, [r7, #20]
 8010d4c:	e01b      	b.n	8010d86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010d4e:	4b10      	ldr	r3, [pc, #64]	@ (8010d90 <prvInsertTimerInActiveList+0x7c>)
 8010d50:	681a      	ldr	r2, [r3, #0]
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	3304      	adds	r3, #4
 8010d56:	4619      	mov	r1, r3
 8010d58:	4610      	mov	r0, r2
 8010d5a:	f7fd fc4a 	bl	800e5f2 <vListInsert>
 8010d5e:	e012      	b.n	8010d86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010d60:	687a      	ldr	r2, [r7, #4]
 8010d62:	683b      	ldr	r3, [r7, #0]
 8010d64:	429a      	cmp	r2, r3
 8010d66:	d206      	bcs.n	8010d76 <prvInsertTimerInActiveList+0x62>
 8010d68:	68ba      	ldr	r2, [r7, #8]
 8010d6a:	683b      	ldr	r3, [r7, #0]
 8010d6c:	429a      	cmp	r2, r3
 8010d6e:	d302      	bcc.n	8010d76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010d70:	2301      	movs	r3, #1
 8010d72:	617b      	str	r3, [r7, #20]
 8010d74:	e007      	b.n	8010d86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010d76:	4b07      	ldr	r3, [pc, #28]	@ (8010d94 <prvInsertTimerInActiveList+0x80>)
 8010d78:	681a      	ldr	r2, [r3, #0]
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	3304      	adds	r3, #4
 8010d7e:	4619      	mov	r1, r3
 8010d80:	4610      	mov	r0, r2
 8010d82:	f7fd fc36 	bl	800e5f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010d86:	697b      	ldr	r3, [r7, #20]
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	3718      	adds	r7, #24
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}
 8010d90:	24033a14 	.word	0x24033a14
 8010d94:	24033a10 	.word	0x24033a10

08010d98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b08e      	sub	sp, #56	@ 0x38
 8010d9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010d9e:	e0ce      	b.n	8010f3e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	da19      	bge.n	8010dda <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010da6:	1d3b      	adds	r3, r7, #4
 8010da8:	3304      	adds	r3, #4
 8010daa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d10b      	bne.n	8010dca <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010db6:	f383 8811 	msr	BASEPRI, r3
 8010dba:	f3bf 8f6f 	isb	sy
 8010dbe:	f3bf 8f4f 	dsb	sy
 8010dc2:	61fb      	str	r3, [r7, #28]
}
 8010dc4:	bf00      	nop
 8010dc6:	bf00      	nop
 8010dc8:	e7fd      	b.n	8010dc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010dd0:	6850      	ldr	r0, [r2, #4]
 8010dd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010dd4:	6892      	ldr	r2, [r2, #8]
 8010dd6:	4611      	mov	r1, r2
 8010dd8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	f2c0 80ae 	blt.w	8010f3e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de8:	695b      	ldr	r3, [r3, #20]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d004      	beq.n	8010df8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df0:	3304      	adds	r3, #4
 8010df2:	4618      	mov	r0, r3
 8010df4:	f7fd fc36 	bl	800e664 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010df8:	463b      	mov	r3, r7
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	f7ff ff6a 	bl	8010cd4 <prvSampleTimeNow>
 8010e00:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	2b09      	cmp	r3, #9
 8010e06:	f200 8097 	bhi.w	8010f38 <prvProcessReceivedCommands+0x1a0>
 8010e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8010e10 <prvProcessReceivedCommands+0x78>)
 8010e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e10:	08010e39 	.word	0x08010e39
 8010e14:	08010e39 	.word	0x08010e39
 8010e18:	08010e39 	.word	0x08010e39
 8010e1c:	08010eaf 	.word	0x08010eaf
 8010e20:	08010ec3 	.word	0x08010ec3
 8010e24:	08010f0f 	.word	0x08010f0f
 8010e28:	08010e39 	.word	0x08010e39
 8010e2c:	08010e39 	.word	0x08010e39
 8010e30:	08010eaf 	.word	0x08010eaf
 8010e34:	08010ec3 	.word	0x08010ec3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e3e:	f043 0301 	orr.w	r3, r3, #1
 8010e42:	b2da      	uxtb	r2, r3
 8010e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010e4a:	68ba      	ldr	r2, [r7, #8]
 8010e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e4e:	699b      	ldr	r3, [r3, #24]
 8010e50:	18d1      	adds	r1, r2, r3
 8010e52:	68bb      	ldr	r3, [r7, #8]
 8010e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e58:	f7ff ff5c 	bl	8010d14 <prvInsertTimerInActiveList>
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d06c      	beq.n	8010f3c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e64:	6a1b      	ldr	r3, [r3, #32]
 8010e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e70:	f003 0304 	and.w	r3, r3, #4
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d061      	beq.n	8010f3c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010e78:	68ba      	ldr	r2, [r7, #8]
 8010e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e7c:	699b      	ldr	r3, [r3, #24]
 8010e7e:	441a      	add	r2, r3
 8010e80:	2300      	movs	r3, #0
 8010e82:	9300      	str	r3, [sp, #0]
 8010e84:	2300      	movs	r3, #0
 8010e86:	2100      	movs	r1, #0
 8010e88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e8a:	f7ff fe01 	bl	8010a90 <xTimerGenericCommand>
 8010e8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010e90:	6a3b      	ldr	r3, [r7, #32]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d152      	bne.n	8010f3c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e9a:	f383 8811 	msr	BASEPRI, r3
 8010e9e:	f3bf 8f6f 	isb	sy
 8010ea2:	f3bf 8f4f 	dsb	sy
 8010ea6:	61bb      	str	r3, [r7, #24]
}
 8010ea8:	bf00      	nop
 8010eaa:	bf00      	nop
 8010eac:	e7fd      	b.n	8010eaa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010eb4:	f023 0301 	bic.w	r3, r3, #1
 8010eb8:	b2da      	uxtb	r2, r3
 8010eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ebc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010ec0:	e03d      	b.n	8010f3e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010ec8:	f043 0301 	orr.w	r3, r3, #1
 8010ecc:	b2da      	uxtb	r2, r3
 8010ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010ed4:	68ba      	ldr	r2, [r7, #8]
 8010ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010edc:	699b      	ldr	r3, [r3, #24]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d10b      	bne.n	8010efa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ee6:	f383 8811 	msr	BASEPRI, r3
 8010eea:	f3bf 8f6f 	isb	sy
 8010eee:	f3bf 8f4f 	dsb	sy
 8010ef2:	617b      	str	r3, [r7, #20]
}
 8010ef4:	bf00      	nop
 8010ef6:	bf00      	nop
 8010ef8:	e7fd      	b.n	8010ef6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010efc:	699a      	ldr	r2, [r3, #24]
 8010efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f00:	18d1      	adds	r1, r2, r3
 8010f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f08:	f7ff ff04 	bl	8010d14 <prvInsertTimerInActiveList>
					break;
 8010f0c:	e017      	b.n	8010f3e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f14:	f003 0302 	and.w	r3, r3, #2
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d103      	bne.n	8010f24 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010f1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f1e:	f000 fbeb 	bl	80116f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010f22:	e00c      	b.n	8010f3e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f2a:	f023 0301 	bic.w	r3, r3, #1
 8010f2e:	b2da      	uxtb	r2, r3
 8010f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010f36:	e002      	b.n	8010f3e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010f38:	bf00      	nop
 8010f3a:	e000      	b.n	8010f3e <prvProcessReceivedCommands+0x1a6>
					break;
 8010f3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010f3e:	4b08      	ldr	r3, [pc, #32]	@ (8010f60 <prvProcessReceivedCommands+0x1c8>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	1d39      	adds	r1, r7, #4
 8010f44:	2200      	movs	r2, #0
 8010f46:	4618      	mov	r0, r3
 8010f48:	f7fd ff54 	bl	800edf4 <xQueueReceive>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	f47f af26 	bne.w	8010da0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010f54:	bf00      	nop
 8010f56:	bf00      	nop
 8010f58:	3730      	adds	r7, #48	@ 0x30
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bd80      	pop	{r7, pc}
 8010f5e:	bf00      	nop
 8010f60:	24033a18 	.word	0x24033a18

08010f64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b088      	sub	sp, #32
 8010f68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010f6a:	e049      	b.n	8011000 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8011028 <prvSwitchTimerLists+0xc4>)
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	68db      	ldr	r3, [r3, #12]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f76:	4b2c      	ldr	r3, [pc, #176]	@ (8011028 <prvSwitchTimerLists+0xc4>)
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	68db      	ldr	r3, [r3, #12]
 8010f7c:	68db      	ldr	r3, [r3, #12]
 8010f7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	3304      	adds	r3, #4
 8010f84:	4618      	mov	r0, r3
 8010f86:	f7fd fb6d 	bl	800e664 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	6a1b      	ldr	r3, [r3, #32]
 8010f8e:	68f8      	ldr	r0, [r7, #12]
 8010f90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f98:	f003 0304 	and.w	r3, r3, #4
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d02f      	beq.n	8011000 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	699b      	ldr	r3, [r3, #24]
 8010fa4:	693a      	ldr	r2, [r7, #16]
 8010fa6:	4413      	add	r3, r2
 8010fa8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010faa:	68ba      	ldr	r2, [r7, #8]
 8010fac:	693b      	ldr	r3, [r7, #16]
 8010fae:	429a      	cmp	r2, r3
 8010fb0:	d90e      	bls.n	8010fd0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	68ba      	ldr	r2, [r7, #8]
 8010fb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	68fa      	ldr	r2, [r7, #12]
 8010fbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8011028 <prvSwitchTimerLists+0xc4>)
 8010fc0:	681a      	ldr	r2, [r3, #0]
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	3304      	adds	r3, #4
 8010fc6:	4619      	mov	r1, r3
 8010fc8:	4610      	mov	r0, r2
 8010fca:	f7fd fb12 	bl	800e5f2 <vListInsert>
 8010fce:	e017      	b.n	8011000 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	9300      	str	r3, [sp, #0]
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	693a      	ldr	r2, [r7, #16]
 8010fd8:	2100      	movs	r1, #0
 8010fda:	68f8      	ldr	r0, [r7, #12]
 8010fdc:	f7ff fd58 	bl	8010a90 <xTimerGenericCommand>
 8010fe0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d10b      	bne.n	8011000 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8010fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fec:	f383 8811 	msr	BASEPRI, r3
 8010ff0:	f3bf 8f6f 	isb	sy
 8010ff4:	f3bf 8f4f 	dsb	sy
 8010ff8:	603b      	str	r3, [r7, #0]
}
 8010ffa:	bf00      	nop
 8010ffc:	bf00      	nop
 8010ffe:	e7fd      	b.n	8010ffc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011000:	4b09      	ldr	r3, [pc, #36]	@ (8011028 <prvSwitchTimerLists+0xc4>)
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d1b0      	bne.n	8010f6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801100a:	4b07      	ldr	r3, [pc, #28]	@ (8011028 <prvSwitchTimerLists+0xc4>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011010:	4b06      	ldr	r3, [pc, #24]	@ (801102c <prvSwitchTimerLists+0xc8>)
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	4a04      	ldr	r2, [pc, #16]	@ (8011028 <prvSwitchTimerLists+0xc4>)
 8011016:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011018:	4a04      	ldr	r2, [pc, #16]	@ (801102c <prvSwitchTimerLists+0xc8>)
 801101a:	697b      	ldr	r3, [r7, #20]
 801101c:	6013      	str	r3, [r2, #0]
}
 801101e:	bf00      	nop
 8011020:	3718      	adds	r7, #24
 8011022:	46bd      	mov	sp, r7
 8011024:	bd80      	pop	{r7, pc}
 8011026:	bf00      	nop
 8011028:	24033a10 	.word	0x24033a10
 801102c:	24033a14 	.word	0x24033a14

08011030 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011030:	b580      	push	{r7, lr}
 8011032:	b082      	sub	sp, #8
 8011034:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011036:	f000 f96f 	bl	8011318 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801103a:	4b15      	ldr	r3, [pc, #84]	@ (8011090 <prvCheckForValidListAndQueue+0x60>)
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d120      	bne.n	8011084 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011042:	4814      	ldr	r0, [pc, #80]	@ (8011094 <prvCheckForValidListAndQueue+0x64>)
 8011044:	f7fd fa84 	bl	800e550 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011048:	4813      	ldr	r0, [pc, #76]	@ (8011098 <prvCheckForValidListAndQueue+0x68>)
 801104a:	f7fd fa81 	bl	800e550 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801104e:	4b13      	ldr	r3, [pc, #76]	@ (801109c <prvCheckForValidListAndQueue+0x6c>)
 8011050:	4a10      	ldr	r2, [pc, #64]	@ (8011094 <prvCheckForValidListAndQueue+0x64>)
 8011052:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011054:	4b12      	ldr	r3, [pc, #72]	@ (80110a0 <prvCheckForValidListAndQueue+0x70>)
 8011056:	4a10      	ldr	r2, [pc, #64]	@ (8011098 <prvCheckForValidListAndQueue+0x68>)
 8011058:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801105a:	2300      	movs	r3, #0
 801105c:	9300      	str	r3, [sp, #0]
 801105e:	4b11      	ldr	r3, [pc, #68]	@ (80110a4 <prvCheckForValidListAndQueue+0x74>)
 8011060:	4a11      	ldr	r2, [pc, #68]	@ (80110a8 <prvCheckForValidListAndQueue+0x78>)
 8011062:	2110      	movs	r1, #16
 8011064:	200a      	movs	r0, #10
 8011066:	f7fd fb91 	bl	800e78c <xQueueGenericCreateStatic>
 801106a:	4603      	mov	r3, r0
 801106c:	4a08      	ldr	r2, [pc, #32]	@ (8011090 <prvCheckForValidListAndQueue+0x60>)
 801106e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011070:	4b07      	ldr	r3, [pc, #28]	@ (8011090 <prvCheckForValidListAndQueue+0x60>)
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d005      	beq.n	8011084 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011078:	4b05      	ldr	r3, [pc, #20]	@ (8011090 <prvCheckForValidListAndQueue+0x60>)
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	490b      	ldr	r1, [pc, #44]	@ (80110ac <prvCheckForValidListAndQueue+0x7c>)
 801107e:	4618      	mov	r0, r3
 8011080:	f7fe f9d2 	bl	800f428 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011084:	f000 f97a 	bl	801137c <vPortExitCritical>
}
 8011088:	bf00      	nop
 801108a:	46bd      	mov	sp, r7
 801108c:	bd80      	pop	{r7, pc}
 801108e:	bf00      	nop
 8011090:	24033a18 	.word	0x24033a18
 8011094:	240339e8 	.word	0x240339e8
 8011098:	240339fc 	.word	0x240339fc
 801109c:	24033a10 	.word	0x24033a10
 80110a0:	24033a14 	.word	0x24033a14
 80110a4:	24033ac4 	.word	0x24033ac4
 80110a8:	24033a24 	.word	0x24033a24
 80110ac:	08023348 	.word	0x08023348

080110b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80110b0:	b480      	push	{r7}
 80110b2:	b085      	sub	sp, #20
 80110b4:	af00      	add	r7, sp, #0
 80110b6:	60f8      	str	r0, [r7, #12]
 80110b8:	60b9      	str	r1, [r7, #8]
 80110ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	3b04      	subs	r3, #4
 80110c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80110c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	3b04      	subs	r3, #4
 80110ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80110d0:	68bb      	ldr	r3, [r7, #8]
 80110d2:	f023 0201 	bic.w	r2, r3, #1
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	3b04      	subs	r3, #4
 80110de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80110e0:	4a0c      	ldr	r2, [pc, #48]	@ (8011114 <pxPortInitialiseStack+0x64>)
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	3b14      	subs	r3, #20
 80110ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80110ec:	687a      	ldr	r2, [r7, #4]
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	3b04      	subs	r3, #4
 80110f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	f06f 0202 	mvn.w	r2, #2
 80110fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	3b20      	subs	r3, #32
 8011104:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011106:	68fb      	ldr	r3, [r7, #12]
}
 8011108:	4618      	mov	r0, r3
 801110a:	3714      	adds	r7, #20
 801110c:	46bd      	mov	sp, r7
 801110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011112:	4770      	bx	lr
 8011114:	08011119 	.word	0x08011119

08011118 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011118:	b480      	push	{r7}
 801111a:	b085      	sub	sp, #20
 801111c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801111e:	2300      	movs	r3, #0
 8011120:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011122:	4b13      	ldr	r3, [pc, #76]	@ (8011170 <prvTaskExitError+0x58>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801112a:	d00b      	beq.n	8011144 <prvTaskExitError+0x2c>
	__asm volatile
 801112c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011130:	f383 8811 	msr	BASEPRI, r3
 8011134:	f3bf 8f6f 	isb	sy
 8011138:	f3bf 8f4f 	dsb	sy
 801113c:	60fb      	str	r3, [r7, #12]
}
 801113e:	bf00      	nop
 8011140:	bf00      	nop
 8011142:	e7fd      	b.n	8011140 <prvTaskExitError+0x28>
	__asm volatile
 8011144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011148:	f383 8811 	msr	BASEPRI, r3
 801114c:	f3bf 8f6f 	isb	sy
 8011150:	f3bf 8f4f 	dsb	sy
 8011154:	60bb      	str	r3, [r7, #8]
}
 8011156:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011158:	bf00      	nop
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d0fc      	beq.n	801115a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011160:	bf00      	nop
 8011162:	bf00      	nop
 8011164:	3714      	adds	r7, #20
 8011166:	46bd      	mov	sp, r7
 8011168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801116c:	4770      	bx	lr
 801116e:	bf00      	nop
 8011170:	24000014 	.word	0x24000014
	...

08011180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011180:	4b07      	ldr	r3, [pc, #28]	@ (80111a0 <pxCurrentTCBConst2>)
 8011182:	6819      	ldr	r1, [r3, #0]
 8011184:	6808      	ldr	r0, [r1, #0]
 8011186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801118a:	f380 8809 	msr	PSP, r0
 801118e:	f3bf 8f6f 	isb	sy
 8011192:	f04f 0000 	mov.w	r0, #0
 8011196:	f380 8811 	msr	BASEPRI, r0
 801119a:	4770      	bx	lr
 801119c:	f3af 8000 	nop.w

080111a0 <pxCurrentTCBConst2>:
 80111a0:	240334e8 	.word	0x240334e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80111a4:	bf00      	nop
 80111a6:	bf00      	nop

080111a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80111a8:	4808      	ldr	r0, [pc, #32]	@ (80111cc <prvPortStartFirstTask+0x24>)
 80111aa:	6800      	ldr	r0, [r0, #0]
 80111ac:	6800      	ldr	r0, [r0, #0]
 80111ae:	f380 8808 	msr	MSP, r0
 80111b2:	f04f 0000 	mov.w	r0, #0
 80111b6:	f380 8814 	msr	CONTROL, r0
 80111ba:	b662      	cpsie	i
 80111bc:	b661      	cpsie	f
 80111be:	f3bf 8f4f 	dsb	sy
 80111c2:	f3bf 8f6f 	isb	sy
 80111c6:	df00      	svc	0
 80111c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80111ca:	bf00      	nop
 80111cc:	e000ed08 	.word	0xe000ed08

080111d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b086      	sub	sp, #24
 80111d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80111d6:	4b47      	ldr	r3, [pc, #284]	@ (80112f4 <xPortStartScheduler+0x124>)
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	4a47      	ldr	r2, [pc, #284]	@ (80112f8 <xPortStartScheduler+0x128>)
 80111dc:	4293      	cmp	r3, r2
 80111de:	d10b      	bne.n	80111f8 <xPortStartScheduler+0x28>
	__asm volatile
 80111e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111e4:	f383 8811 	msr	BASEPRI, r3
 80111e8:	f3bf 8f6f 	isb	sy
 80111ec:	f3bf 8f4f 	dsb	sy
 80111f0:	613b      	str	r3, [r7, #16]
}
 80111f2:	bf00      	nop
 80111f4:	bf00      	nop
 80111f6:	e7fd      	b.n	80111f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80111f8:	4b3e      	ldr	r3, [pc, #248]	@ (80112f4 <xPortStartScheduler+0x124>)
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	4a3f      	ldr	r2, [pc, #252]	@ (80112fc <xPortStartScheduler+0x12c>)
 80111fe:	4293      	cmp	r3, r2
 8011200:	d10b      	bne.n	801121a <xPortStartScheduler+0x4a>
	__asm volatile
 8011202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011206:	f383 8811 	msr	BASEPRI, r3
 801120a:	f3bf 8f6f 	isb	sy
 801120e:	f3bf 8f4f 	dsb	sy
 8011212:	60fb      	str	r3, [r7, #12]
}
 8011214:	bf00      	nop
 8011216:	bf00      	nop
 8011218:	e7fd      	b.n	8011216 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801121a:	4b39      	ldr	r3, [pc, #228]	@ (8011300 <xPortStartScheduler+0x130>)
 801121c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801121e:	697b      	ldr	r3, [r7, #20]
 8011220:	781b      	ldrb	r3, [r3, #0]
 8011222:	b2db      	uxtb	r3, r3
 8011224:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011226:	697b      	ldr	r3, [r7, #20]
 8011228:	22ff      	movs	r2, #255	@ 0xff
 801122a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801122c:	697b      	ldr	r3, [r7, #20]
 801122e:	781b      	ldrb	r3, [r3, #0]
 8011230:	b2db      	uxtb	r3, r3
 8011232:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011234:	78fb      	ldrb	r3, [r7, #3]
 8011236:	b2db      	uxtb	r3, r3
 8011238:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801123c:	b2da      	uxtb	r2, r3
 801123e:	4b31      	ldr	r3, [pc, #196]	@ (8011304 <xPortStartScheduler+0x134>)
 8011240:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011242:	4b31      	ldr	r3, [pc, #196]	@ (8011308 <xPortStartScheduler+0x138>)
 8011244:	2207      	movs	r2, #7
 8011246:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011248:	e009      	b.n	801125e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801124a:	4b2f      	ldr	r3, [pc, #188]	@ (8011308 <xPortStartScheduler+0x138>)
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	3b01      	subs	r3, #1
 8011250:	4a2d      	ldr	r2, [pc, #180]	@ (8011308 <xPortStartScheduler+0x138>)
 8011252:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011254:	78fb      	ldrb	r3, [r7, #3]
 8011256:	b2db      	uxtb	r3, r3
 8011258:	005b      	lsls	r3, r3, #1
 801125a:	b2db      	uxtb	r3, r3
 801125c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801125e:	78fb      	ldrb	r3, [r7, #3]
 8011260:	b2db      	uxtb	r3, r3
 8011262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011266:	2b80      	cmp	r3, #128	@ 0x80
 8011268:	d0ef      	beq.n	801124a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801126a:	4b27      	ldr	r3, [pc, #156]	@ (8011308 <xPortStartScheduler+0x138>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	f1c3 0307 	rsb	r3, r3, #7
 8011272:	2b04      	cmp	r3, #4
 8011274:	d00b      	beq.n	801128e <xPortStartScheduler+0xbe>
	__asm volatile
 8011276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801127a:	f383 8811 	msr	BASEPRI, r3
 801127e:	f3bf 8f6f 	isb	sy
 8011282:	f3bf 8f4f 	dsb	sy
 8011286:	60bb      	str	r3, [r7, #8]
}
 8011288:	bf00      	nop
 801128a:	bf00      	nop
 801128c:	e7fd      	b.n	801128a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801128e:	4b1e      	ldr	r3, [pc, #120]	@ (8011308 <xPortStartScheduler+0x138>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	021b      	lsls	r3, r3, #8
 8011294:	4a1c      	ldr	r2, [pc, #112]	@ (8011308 <xPortStartScheduler+0x138>)
 8011296:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011298:	4b1b      	ldr	r3, [pc, #108]	@ (8011308 <xPortStartScheduler+0x138>)
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80112a0:	4a19      	ldr	r2, [pc, #100]	@ (8011308 <xPortStartScheduler+0x138>)
 80112a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	b2da      	uxtb	r2, r3
 80112a8:	697b      	ldr	r3, [r7, #20]
 80112aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80112ac:	4b17      	ldr	r3, [pc, #92]	@ (801130c <xPortStartScheduler+0x13c>)
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	4a16      	ldr	r2, [pc, #88]	@ (801130c <xPortStartScheduler+0x13c>)
 80112b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80112b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80112b8:	4b14      	ldr	r3, [pc, #80]	@ (801130c <xPortStartScheduler+0x13c>)
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	4a13      	ldr	r2, [pc, #76]	@ (801130c <xPortStartScheduler+0x13c>)
 80112be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80112c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80112c4:	f000 f8da 	bl	801147c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80112c8:	4b11      	ldr	r3, [pc, #68]	@ (8011310 <xPortStartScheduler+0x140>)
 80112ca:	2200      	movs	r2, #0
 80112cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80112ce:	f000 f8f9 	bl	80114c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80112d2:	4b10      	ldr	r3, [pc, #64]	@ (8011314 <xPortStartScheduler+0x144>)
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	4a0f      	ldr	r2, [pc, #60]	@ (8011314 <xPortStartScheduler+0x144>)
 80112d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80112dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80112de:	f7ff ff63 	bl	80111a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80112e2:	f7fe fceb 	bl	800fcbc <vTaskSwitchContext>
	prvTaskExitError();
 80112e6:	f7ff ff17 	bl	8011118 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80112ea:	2300      	movs	r3, #0
}
 80112ec:	4618      	mov	r0, r3
 80112ee:	3718      	adds	r7, #24
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd80      	pop	{r7, pc}
 80112f4:	e000ed00 	.word	0xe000ed00
 80112f8:	410fc271 	.word	0x410fc271
 80112fc:	410fc270 	.word	0x410fc270
 8011300:	e000e400 	.word	0xe000e400
 8011304:	24033b14 	.word	0x24033b14
 8011308:	24033b18 	.word	0x24033b18
 801130c:	e000ed20 	.word	0xe000ed20
 8011310:	24000014 	.word	0x24000014
 8011314:	e000ef34 	.word	0xe000ef34

08011318 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011318:	b480      	push	{r7}
 801131a:	b083      	sub	sp, #12
 801131c:	af00      	add	r7, sp, #0
	__asm volatile
 801131e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011322:	f383 8811 	msr	BASEPRI, r3
 8011326:	f3bf 8f6f 	isb	sy
 801132a:	f3bf 8f4f 	dsb	sy
 801132e:	607b      	str	r3, [r7, #4]
}
 8011330:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011332:	4b10      	ldr	r3, [pc, #64]	@ (8011374 <vPortEnterCritical+0x5c>)
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	3301      	adds	r3, #1
 8011338:	4a0e      	ldr	r2, [pc, #56]	@ (8011374 <vPortEnterCritical+0x5c>)
 801133a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801133c:	4b0d      	ldr	r3, [pc, #52]	@ (8011374 <vPortEnterCritical+0x5c>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	2b01      	cmp	r3, #1
 8011342:	d110      	bne.n	8011366 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011344:	4b0c      	ldr	r3, [pc, #48]	@ (8011378 <vPortEnterCritical+0x60>)
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	b2db      	uxtb	r3, r3
 801134a:	2b00      	cmp	r3, #0
 801134c:	d00b      	beq.n	8011366 <vPortEnterCritical+0x4e>
	__asm volatile
 801134e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011352:	f383 8811 	msr	BASEPRI, r3
 8011356:	f3bf 8f6f 	isb	sy
 801135a:	f3bf 8f4f 	dsb	sy
 801135e:	603b      	str	r3, [r7, #0]
}
 8011360:	bf00      	nop
 8011362:	bf00      	nop
 8011364:	e7fd      	b.n	8011362 <vPortEnterCritical+0x4a>
	}
}
 8011366:	bf00      	nop
 8011368:	370c      	adds	r7, #12
 801136a:	46bd      	mov	sp, r7
 801136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011370:	4770      	bx	lr
 8011372:	bf00      	nop
 8011374:	24000014 	.word	0x24000014
 8011378:	e000ed04 	.word	0xe000ed04

0801137c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801137c:	b480      	push	{r7}
 801137e:	b083      	sub	sp, #12
 8011380:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011382:	4b12      	ldr	r3, [pc, #72]	@ (80113cc <vPortExitCritical+0x50>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d10b      	bne.n	80113a2 <vPortExitCritical+0x26>
	__asm volatile
 801138a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801138e:	f383 8811 	msr	BASEPRI, r3
 8011392:	f3bf 8f6f 	isb	sy
 8011396:	f3bf 8f4f 	dsb	sy
 801139a:	607b      	str	r3, [r7, #4]
}
 801139c:	bf00      	nop
 801139e:	bf00      	nop
 80113a0:	e7fd      	b.n	801139e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80113a2:	4b0a      	ldr	r3, [pc, #40]	@ (80113cc <vPortExitCritical+0x50>)
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	3b01      	subs	r3, #1
 80113a8:	4a08      	ldr	r2, [pc, #32]	@ (80113cc <vPortExitCritical+0x50>)
 80113aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80113ac:	4b07      	ldr	r3, [pc, #28]	@ (80113cc <vPortExitCritical+0x50>)
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d105      	bne.n	80113c0 <vPortExitCritical+0x44>
 80113b4:	2300      	movs	r3, #0
 80113b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	f383 8811 	msr	BASEPRI, r3
}
 80113be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80113c0:	bf00      	nop
 80113c2:	370c      	adds	r7, #12
 80113c4:	46bd      	mov	sp, r7
 80113c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ca:	4770      	bx	lr
 80113cc:	24000014 	.word	0x24000014

080113d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80113d0:	f3ef 8009 	mrs	r0, PSP
 80113d4:	f3bf 8f6f 	isb	sy
 80113d8:	4b15      	ldr	r3, [pc, #84]	@ (8011430 <pxCurrentTCBConst>)
 80113da:	681a      	ldr	r2, [r3, #0]
 80113dc:	f01e 0f10 	tst.w	lr, #16
 80113e0:	bf08      	it	eq
 80113e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80113e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113ea:	6010      	str	r0, [r2, #0]
 80113ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80113f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80113f4:	f380 8811 	msr	BASEPRI, r0
 80113f8:	f3bf 8f4f 	dsb	sy
 80113fc:	f3bf 8f6f 	isb	sy
 8011400:	f7fe fc5c 	bl	800fcbc <vTaskSwitchContext>
 8011404:	f04f 0000 	mov.w	r0, #0
 8011408:	f380 8811 	msr	BASEPRI, r0
 801140c:	bc09      	pop	{r0, r3}
 801140e:	6819      	ldr	r1, [r3, #0]
 8011410:	6808      	ldr	r0, [r1, #0]
 8011412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011416:	f01e 0f10 	tst.w	lr, #16
 801141a:	bf08      	it	eq
 801141c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011420:	f380 8809 	msr	PSP, r0
 8011424:	f3bf 8f6f 	isb	sy
 8011428:	4770      	bx	lr
 801142a:	bf00      	nop
 801142c:	f3af 8000 	nop.w

08011430 <pxCurrentTCBConst>:
 8011430:	240334e8 	.word	0x240334e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011434:	bf00      	nop
 8011436:	bf00      	nop

08011438 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
	__asm volatile
 801143e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011442:	f383 8811 	msr	BASEPRI, r3
 8011446:	f3bf 8f6f 	isb	sy
 801144a:	f3bf 8f4f 	dsb	sy
 801144e:	607b      	str	r3, [r7, #4]
}
 8011450:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011452:	f7fe fb79 	bl	800fb48 <xTaskIncrementTick>
 8011456:	4603      	mov	r3, r0
 8011458:	2b00      	cmp	r3, #0
 801145a:	d003      	beq.n	8011464 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801145c:	4b06      	ldr	r3, [pc, #24]	@ (8011478 <xPortSysTickHandler+0x40>)
 801145e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011462:	601a      	str	r2, [r3, #0]
 8011464:	2300      	movs	r3, #0
 8011466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	f383 8811 	msr	BASEPRI, r3
}
 801146e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011470:	bf00      	nop
 8011472:	3708      	adds	r7, #8
 8011474:	46bd      	mov	sp, r7
 8011476:	bd80      	pop	{r7, pc}
 8011478:	e000ed04 	.word	0xe000ed04

0801147c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801147c:	b480      	push	{r7}
 801147e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011480:	4b0b      	ldr	r3, [pc, #44]	@ (80114b0 <vPortSetupTimerInterrupt+0x34>)
 8011482:	2200      	movs	r2, #0
 8011484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011486:	4b0b      	ldr	r3, [pc, #44]	@ (80114b4 <vPortSetupTimerInterrupt+0x38>)
 8011488:	2200      	movs	r2, #0
 801148a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801148c:	4b0a      	ldr	r3, [pc, #40]	@ (80114b8 <vPortSetupTimerInterrupt+0x3c>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	4a0a      	ldr	r2, [pc, #40]	@ (80114bc <vPortSetupTimerInterrupt+0x40>)
 8011492:	fba2 2303 	umull	r2, r3, r2, r3
 8011496:	099b      	lsrs	r3, r3, #6
 8011498:	4a09      	ldr	r2, [pc, #36]	@ (80114c0 <vPortSetupTimerInterrupt+0x44>)
 801149a:	3b01      	subs	r3, #1
 801149c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801149e:	4b04      	ldr	r3, [pc, #16]	@ (80114b0 <vPortSetupTimerInterrupt+0x34>)
 80114a0:	2207      	movs	r2, #7
 80114a2:	601a      	str	r2, [r3, #0]
}
 80114a4:	bf00      	nop
 80114a6:	46bd      	mov	sp, r7
 80114a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ac:	4770      	bx	lr
 80114ae:	bf00      	nop
 80114b0:	e000e010 	.word	0xe000e010
 80114b4:	e000e018 	.word	0xe000e018
 80114b8:	24000004 	.word	0x24000004
 80114bc:	10624dd3 	.word	0x10624dd3
 80114c0:	e000e014 	.word	0xe000e014

080114c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80114c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80114d4 <vPortEnableVFP+0x10>
 80114c8:	6801      	ldr	r1, [r0, #0]
 80114ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80114ce:	6001      	str	r1, [r0, #0]
 80114d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80114d2:	bf00      	nop
 80114d4:	e000ed88 	.word	0xe000ed88

080114d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80114d8:	b480      	push	{r7}
 80114da:	b085      	sub	sp, #20
 80114dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80114de:	f3ef 8305 	mrs	r3, IPSR
 80114e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	2b0f      	cmp	r3, #15
 80114e8:	d915      	bls.n	8011516 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80114ea:	4a18      	ldr	r2, [pc, #96]	@ (801154c <vPortValidateInterruptPriority+0x74>)
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	4413      	add	r3, r2
 80114f0:	781b      	ldrb	r3, [r3, #0]
 80114f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80114f4:	4b16      	ldr	r3, [pc, #88]	@ (8011550 <vPortValidateInterruptPriority+0x78>)
 80114f6:	781b      	ldrb	r3, [r3, #0]
 80114f8:	7afa      	ldrb	r2, [r7, #11]
 80114fa:	429a      	cmp	r2, r3
 80114fc:	d20b      	bcs.n	8011516 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80114fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011502:	f383 8811 	msr	BASEPRI, r3
 8011506:	f3bf 8f6f 	isb	sy
 801150a:	f3bf 8f4f 	dsb	sy
 801150e:	607b      	str	r3, [r7, #4]
}
 8011510:	bf00      	nop
 8011512:	bf00      	nop
 8011514:	e7fd      	b.n	8011512 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011516:	4b0f      	ldr	r3, [pc, #60]	@ (8011554 <vPortValidateInterruptPriority+0x7c>)
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801151e:	4b0e      	ldr	r3, [pc, #56]	@ (8011558 <vPortValidateInterruptPriority+0x80>)
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	429a      	cmp	r2, r3
 8011524:	d90b      	bls.n	801153e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801152a:	f383 8811 	msr	BASEPRI, r3
 801152e:	f3bf 8f6f 	isb	sy
 8011532:	f3bf 8f4f 	dsb	sy
 8011536:	603b      	str	r3, [r7, #0]
}
 8011538:	bf00      	nop
 801153a:	bf00      	nop
 801153c:	e7fd      	b.n	801153a <vPortValidateInterruptPriority+0x62>
	}
 801153e:	bf00      	nop
 8011540:	3714      	adds	r7, #20
 8011542:	46bd      	mov	sp, r7
 8011544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011548:	4770      	bx	lr
 801154a:	bf00      	nop
 801154c:	e000e3f0 	.word	0xe000e3f0
 8011550:	24033b14 	.word	0x24033b14
 8011554:	e000ed0c 	.word	0xe000ed0c
 8011558:	24033b18 	.word	0x24033b18

0801155c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801155c:	b580      	push	{r7, lr}
 801155e:	b08a      	sub	sp, #40	@ 0x28
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011564:	2300      	movs	r3, #0
 8011566:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011568:	f7fe fa20 	bl	800f9ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801156c:	4b5c      	ldr	r3, [pc, #368]	@ (80116e0 <pvPortMalloc+0x184>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d101      	bne.n	8011578 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011574:	f000 f924 	bl	80117c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011578:	4b5a      	ldr	r3, [pc, #360]	@ (80116e4 <pvPortMalloc+0x188>)
 801157a:	681a      	ldr	r2, [r3, #0]
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	4013      	ands	r3, r2
 8011580:	2b00      	cmp	r3, #0
 8011582:	f040 8095 	bne.w	80116b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d01e      	beq.n	80115ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801158c:	2208      	movs	r2, #8
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	4413      	add	r3, r2
 8011592:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	f003 0307 	and.w	r3, r3, #7
 801159a:	2b00      	cmp	r3, #0
 801159c:	d015      	beq.n	80115ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	f023 0307 	bic.w	r3, r3, #7
 80115a4:	3308      	adds	r3, #8
 80115a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	f003 0307 	and.w	r3, r3, #7
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d00b      	beq.n	80115ca <pvPortMalloc+0x6e>
	__asm volatile
 80115b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115b6:	f383 8811 	msr	BASEPRI, r3
 80115ba:	f3bf 8f6f 	isb	sy
 80115be:	f3bf 8f4f 	dsb	sy
 80115c2:	617b      	str	r3, [r7, #20]
}
 80115c4:	bf00      	nop
 80115c6:	bf00      	nop
 80115c8:	e7fd      	b.n	80115c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d06f      	beq.n	80116b0 <pvPortMalloc+0x154>
 80115d0:	4b45      	ldr	r3, [pc, #276]	@ (80116e8 <pvPortMalloc+0x18c>)
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	687a      	ldr	r2, [r7, #4]
 80115d6:	429a      	cmp	r2, r3
 80115d8:	d86a      	bhi.n	80116b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80115da:	4b44      	ldr	r3, [pc, #272]	@ (80116ec <pvPortMalloc+0x190>)
 80115dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80115de:	4b43      	ldr	r3, [pc, #268]	@ (80116ec <pvPortMalloc+0x190>)
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80115e4:	e004      	b.n	80115f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80115e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80115ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80115f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115f2:	685b      	ldr	r3, [r3, #4]
 80115f4:	687a      	ldr	r2, [r7, #4]
 80115f6:	429a      	cmp	r2, r3
 80115f8:	d903      	bls.n	8011602 <pvPortMalloc+0xa6>
 80115fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d1f1      	bne.n	80115e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011602:	4b37      	ldr	r3, [pc, #220]	@ (80116e0 <pvPortMalloc+0x184>)
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011608:	429a      	cmp	r2, r3
 801160a:	d051      	beq.n	80116b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801160c:	6a3b      	ldr	r3, [r7, #32]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	2208      	movs	r2, #8
 8011612:	4413      	add	r3, r2
 8011614:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011618:	681a      	ldr	r2, [r3, #0]
 801161a:	6a3b      	ldr	r3, [r7, #32]
 801161c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801161e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011620:	685a      	ldr	r2, [r3, #4]
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	1ad2      	subs	r2, r2, r3
 8011626:	2308      	movs	r3, #8
 8011628:	005b      	lsls	r3, r3, #1
 801162a:	429a      	cmp	r2, r3
 801162c:	d920      	bls.n	8011670 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801162e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	4413      	add	r3, r2
 8011634:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011636:	69bb      	ldr	r3, [r7, #24]
 8011638:	f003 0307 	and.w	r3, r3, #7
 801163c:	2b00      	cmp	r3, #0
 801163e:	d00b      	beq.n	8011658 <pvPortMalloc+0xfc>
	__asm volatile
 8011640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011644:	f383 8811 	msr	BASEPRI, r3
 8011648:	f3bf 8f6f 	isb	sy
 801164c:	f3bf 8f4f 	dsb	sy
 8011650:	613b      	str	r3, [r7, #16]
}
 8011652:	bf00      	nop
 8011654:	bf00      	nop
 8011656:	e7fd      	b.n	8011654 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801165a:	685a      	ldr	r2, [r3, #4]
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	1ad2      	subs	r2, r2, r3
 8011660:	69bb      	ldr	r3, [r7, #24]
 8011662:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011666:	687a      	ldr	r2, [r7, #4]
 8011668:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801166a:	69b8      	ldr	r0, [r7, #24]
 801166c:	f000 f90c 	bl	8011888 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011670:	4b1d      	ldr	r3, [pc, #116]	@ (80116e8 <pvPortMalloc+0x18c>)
 8011672:	681a      	ldr	r2, [r3, #0]
 8011674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011676:	685b      	ldr	r3, [r3, #4]
 8011678:	1ad3      	subs	r3, r2, r3
 801167a:	4a1b      	ldr	r2, [pc, #108]	@ (80116e8 <pvPortMalloc+0x18c>)
 801167c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801167e:	4b1a      	ldr	r3, [pc, #104]	@ (80116e8 <pvPortMalloc+0x18c>)
 8011680:	681a      	ldr	r2, [r3, #0]
 8011682:	4b1b      	ldr	r3, [pc, #108]	@ (80116f0 <pvPortMalloc+0x194>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	429a      	cmp	r2, r3
 8011688:	d203      	bcs.n	8011692 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801168a:	4b17      	ldr	r3, [pc, #92]	@ (80116e8 <pvPortMalloc+0x18c>)
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	4a18      	ldr	r2, [pc, #96]	@ (80116f0 <pvPortMalloc+0x194>)
 8011690:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011694:	685a      	ldr	r2, [r3, #4]
 8011696:	4b13      	ldr	r3, [pc, #76]	@ (80116e4 <pvPortMalloc+0x188>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	431a      	orrs	r2, r3
 801169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801169e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80116a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116a2:	2200      	movs	r2, #0
 80116a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80116a6:	4b13      	ldr	r3, [pc, #76]	@ (80116f4 <pvPortMalloc+0x198>)
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	3301      	adds	r3, #1
 80116ac:	4a11      	ldr	r2, [pc, #68]	@ (80116f4 <pvPortMalloc+0x198>)
 80116ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80116b0:	f7fe f98a 	bl	800f9c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80116b4:	69fb      	ldr	r3, [r7, #28]
 80116b6:	f003 0307 	and.w	r3, r3, #7
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d00b      	beq.n	80116d6 <pvPortMalloc+0x17a>
	__asm volatile
 80116be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c2:	f383 8811 	msr	BASEPRI, r3
 80116c6:	f3bf 8f6f 	isb	sy
 80116ca:	f3bf 8f4f 	dsb	sy
 80116ce:	60fb      	str	r3, [r7, #12]
}
 80116d0:	bf00      	nop
 80116d2:	bf00      	nop
 80116d4:	e7fd      	b.n	80116d2 <pvPortMalloc+0x176>
	return pvReturn;
 80116d6:	69fb      	ldr	r3, [r7, #28]
}
 80116d8:	4618      	mov	r0, r3
 80116da:	3728      	adds	r7, #40	@ 0x28
 80116dc:	46bd      	mov	sp, r7
 80116de:	bd80      	pop	{r7, pc}
 80116e0:	24064864 	.word	0x24064864
 80116e4:	24064878 	.word	0x24064878
 80116e8:	24064868 	.word	0x24064868
 80116ec:	2406485c 	.word	0x2406485c
 80116f0:	2406486c 	.word	0x2406486c
 80116f4:	24064870 	.word	0x24064870

080116f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b086      	sub	sp, #24
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d04f      	beq.n	80117aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801170a:	2308      	movs	r3, #8
 801170c:	425b      	negs	r3, r3
 801170e:	697a      	ldr	r2, [r7, #20]
 8011710:	4413      	add	r3, r2
 8011712:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011714:	697b      	ldr	r3, [r7, #20]
 8011716:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011718:	693b      	ldr	r3, [r7, #16]
 801171a:	685a      	ldr	r2, [r3, #4]
 801171c:	4b25      	ldr	r3, [pc, #148]	@ (80117b4 <vPortFree+0xbc>)
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	4013      	ands	r3, r2
 8011722:	2b00      	cmp	r3, #0
 8011724:	d10b      	bne.n	801173e <vPortFree+0x46>
	__asm volatile
 8011726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801172a:	f383 8811 	msr	BASEPRI, r3
 801172e:	f3bf 8f6f 	isb	sy
 8011732:	f3bf 8f4f 	dsb	sy
 8011736:	60fb      	str	r3, [r7, #12]
}
 8011738:	bf00      	nop
 801173a:	bf00      	nop
 801173c:	e7fd      	b.n	801173a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801173e:	693b      	ldr	r3, [r7, #16]
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d00b      	beq.n	801175e <vPortFree+0x66>
	__asm volatile
 8011746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801174a:	f383 8811 	msr	BASEPRI, r3
 801174e:	f3bf 8f6f 	isb	sy
 8011752:	f3bf 8f4f 	dsb	sy
 8011756:	60bb      	str	r3, [r7, #8]
}
 8011758:	bf00      	nop
 801175a:	bf00      	nop
 801175c:	e7fd      	b.n	801175a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801175e:	693b      	ldr	r3, [r7, #16]
 8011760:	685a      	ldr	r2, [r3, #4]
 8011762:	4b14      	ldr	r3, [pc, #80]	@ (80117b4 <vPortFree+0xbc>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	4013      	ands	r3, r2
 8011768:	2b00      	cmp	r3, #0
 801176a:	d01e      	beq.n	80117aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801176c:	693b      	ldr	r3, [r7, #16]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d11a      	bne.n	80117aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011774:	693b      	ldr	r3, [r7, #16]
 8011776:	685a      	ldr	r2, [r3, #4]
 8011778:	4b0e      	ldr	r3, [pc, #56]	@ (80117b4 <vPortFree+0xbc>)
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	43db      	mvns	r3, r3
 801177e:	401a      	ands	r2, r3
 8011780:	693b      	ldr	r3, [r7, #16]
 8011782:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011784:	f7fe f912 	bl	800f9ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011788:	693b      	ldr	r3, [r7, #16]
 801178a:	685a      	ldr	r2, [r3, #4]
 801178c:	4b0a      	ldr	r3, [pc, #40]	@ (80117b8 <vPortFree+0xc0>)
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	4413      	add	r3, r2
 8011792:	4a09      	ldr	r2, [pc, #36]	@ (80117b8 <vPortFree+0xc0>)
 8011794:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011796:	6938      	ldr	r0, [r7, #16]
 8011798:	f000 f876 	bl	8011888 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801179c:	4b07      	ldr	r3, [pc, #28]	@ (80117bc <vPortFree+0xc4>)
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	3301      	adds	r3, #1
 80117a2:	4a06      	ldr	r2, [pc, #24]	@ (80117bc <vPortFree+0xc4>)
 80117a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80117a6:	f7fe f90f 	bl	800f9c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80117aa:	bf00      	nop
 80117ac:	3718      	adds	r7, #24
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bd80      	pop	{r7, pc}
 80117b2:	bf00      	nop
 80117b4:	24064878 	.word	0x24064878
 80117b8:	24064868 	.word	0x24064868
 80117bc:	24064874 	.word	0x24064874

080117c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80117c0:	b480      	push	{r7}
 80117c2:	b085      	sub	sp, #20
 80117c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80117c6:	4b29      	ldr	r3, [pc, #164]	@ (801186c <prvHeapInit+0xac>)
 80117c8:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80117ca:	4b29      	ldr	r3, [pc, #164]	@ (8011870 <prvHeapInit+0xb0>)
 80117cc:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	f003 0307 	and.w	r3, r3, #7
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d00c      	beq.n	80117f2 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	3307      	adds	r3, #7
 80117dc:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	f023 0307 	bic.w	r3, r3, #7
 80117e4:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80117e6:	68ba      	ldr	r2, [r7, #8]
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	1ad3      	subs	r3, r2, r3
 80117ec:	4a20      	ldr	r2, [pc, #128]	@ (8011870 <prvHeapInit+0xb0>)
 80117ee:	4413      	add	r3, r2
 80117f0:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80117f6:	4a1f      	ldr	r2, [pc, #124]	@ (8011874 <prvHeapInit+0xb4>)
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80117fc:	4b1d      	ldr	r3, [pc, #116]	@ (8011874 <prvHeapInit+0xb4>)
 80117fe:	2200      	movs	r2, #0
 8011800:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	68ba      	ldr	r2, [r7, #8]
 8011806:	4413      	add	r3, r2
 8011808:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801180a:	2208      	movs	r2, #8
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	1a9b      	subs	r3, r3, r2
 8011810:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	f023 0307 	bic.w	r3, r3, #7
 8011818:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	4a16      	ldr	r2, [pc, #88]	@ (8011878 <prvHeapInit+0xb8>)
 801181e:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011820:	4b15      	ldr	r3, [pc, #84]	@ (8011878 <prvHeapInit+0xb8>)
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	2200      	movs	r2, #0
 8011826:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011828:	4b13      	ldr	r3, [pc, #76]	@ (8011878 <prvHeapInit+0xb8>)
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	2200      	movs	r2, #0
 801182e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	68fa      	ldr	r2, [r7, #12]
 8011838:	1ad2      	subs	r2, r2, r3
 801183a:	683b      	ldr	r3, [r7, #0]
 801183c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801183e:	4b0e      	ldr	r3, [pc, #56]	@ (8011878 <prvHeapInit+0xb8>)
 8011840:	681a      	ldr	r2, [r3, #0]
 8011842:	683b      	ldr	r3, [r7, #0]
 8011844:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011846:	683b      	ldr	r3, [r7, #0]
 8011848:	685b      	ldr	r3, [r3, #4]
 801184a:	4a0c      	ldr	r2, [pc, #48]	@ (801187c <prvHeapInit+0xbc>)
 801184c:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801184e:	683b      	ldr	r3, [r7, #0]
 8011850:	685b      	ldr	r3, [r3, #4]
 8011852:	4a0b      	ldr	r2, [pc, #44]	@ (8011880 <prvHeapInit+0xc0>)
 8011854:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011856:	4b0b      	ldr	r3, [pc, #44]	@ (8011884 <prvHeapInit+0xc4>)
 8011858:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801185c:	601a      	str	r2, [r3, #0]
}
 801185e:	bf00      	nop
 8011860:	3714      	adds	r7, #20
 8011862:	46bd      	mov	sp, r7
 8011864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011868:	4770      	bx	lr
 801186a:	bf00      	nop
 801186c:	00030d40 	.word	0x00030d40
 8011870:	24033b1c 	.word	0x24033b1c
 8011874:	2406485c 	.word	0x2406485c
 8011878:	24064864 	.word	0x24064864
 801187c:	2406486c 	.word	0x2406486c
 8011880:	24064868 	.word	0x24064868
 8011884:	24064878 	.word	0x24064878

08011888 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011888:	b480      	push	{r7}
 801188a:	b085      	sub	sp, #20
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011890:	4b28      	ldr	r3, [pc, #160]	@ (8011934 <prvInsertBlockIntoFreeList+0xac>)
 8011892:	60fb      	str	r3, [r7, #12]
 8011894:	e002      	b.n	801189c <prvInsertBlockIntoFreeList+0x14>
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	60fb      	str	r3, [r7, #12]
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	687a      	ldr	r2, [r7, #4]
 80118a2:	429a      	cmp	r2, r3
 80118a4:	d8f7      	bhi.n	8011896 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	685b      	ldr	r3, [r3, #4]
 80118ae:	68ba      	ldr	r2, [r7, #8]
 80118b0:	4413      	add	r3, r2
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	429a      	cmp	r2, r3
 80118b6:	d108      	bne.n	80118ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	685a      	ldr	r2, [r3, #4]
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	685b      	ldr	r3, [r3, #4]
 80118c0:	441a      	add	r2, r3
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	685b      	ldr	r3, [r3, #4]
 80118d2:	68ba      	ldr	r2, [r7, #8]
 80118d4:	441a      	add	r2, r3
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	429a      	cmp	r2, r3
 80118dc:	d118      	bne.n	8011910 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	681a      	ldr	r2, [r3, #0]
 80118e2:	4b15      	ldr	r3, [pc, #84]	@ (8011938 <prvInsertBlockIntoFreeList+0xb0>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	429a      	cmp	r2, r3
 80118e8:	d00d      	beq.n	8011906 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	685a      	ldr	r2, [r3, #4]
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	685b      	ldr	r3, [r3, #4]
 80118f4:	441a      	add	r2, r3
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	681a      	ldr	r2, [r3, #0]
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	601a      	str	r2, [r3, #0]
 8011904:	e008      	b.n	8011918 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011906:	4b0c      	ldr	r3, [pc, #48]	@ (8011938 <prvInsertBlockIntoFreeList+0xb0>)
 8011908:	681a      	ldr	r2, [r3, #0]
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	601a      	str	r2, [r3, #0]
 801190e:	e003      	b.n	8011918 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	681a      	ldr	r2, [r3, #0]
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011918:	68fa      	ldr	r2, [r7, #12]
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	429a      	cmp	r2, r3
 801191e:	d002      	beq.n	8011926 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	687a      	ldr	r2, [r7, #4]
 8011924:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011926:	bf00      	nop
 8011928:	3714      	adds	r7, #20
 801192a:	46bd      	mov	sp, r7
 801192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011930:	4770      	bx	lr
 8011932:	bf00      	nop
 8011934:	2406485c 	.word	0x2406485c
 8011938:	24064864 	.word	0x24064864

0801193c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand>:
 801193c:	4b04      	ldr	r3, [pc, #16]	@ (8011950 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x14>)
 801193e:	681a      	ldr	r2, [r3, #0]
 8011940:	b10a      	cbz	r2, 8011946 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0xa>
 8011942:	4803      	ldr	r0, [pc, #12]	@ (8011950 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x14>)
 8011944:	4770      	bx	lr
 8011946:	4a03      	ldr	r2, [pc, #12]	@ (8011954 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x18>)
 8011948:	4801      	ldr	r0, [pc, #4]	@ (8011950 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x14>)
 801194a:	6812      	ldr	r2, [r2, #0]
 801194c:	601a      	str	r2, [r3, #0]
 801194e:	4770      	bx	lr
 8011950:	24000020 	.word	0x24000020
 8011954:	24000d2c 	.word	0x24000d2c

08011958 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand>:
 8011958:	4a02      	ldr	r2, [pc, #8]	@ (8011964 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0xc>)
 801195a:	4b03      	ldr	r3, [pc, #12]	@ (8011968 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x10>)
 801195c:	6812      	ldr	r2, [r2, #0]
 801195e:	601a      	str	r2, [r3, #0]
 8011960:	4770      	bx	lr
 8011962:	bf00      	nop
 8011964:	24000d2c 	.word	0x24000d2c
 8011968:	24000020 	.word	0x24000020

0801196c <autoware_auto_control_msgs__msg__AckermannControlCommand__rosidl_typesupport_introspection_c__AckermannControlCommand_init_function>:
 801196c:	f004 bffc 	b.w	8016968 <autoware_auto_control_msgs__msg__AckermannControlCommand__init>

08011970 <autoware_auto_control_msgs__msg__AckermannControlCommand__rosidl_typesupport_introspection_c__AckermannControlCommand_fini_function>:
 8011970:	f005 b838 	b.w	80169e4 <autoware_auto_control_msgs__msg__AckermannControlCommand__fini>

08011974 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand>:
 8011974:	b510      	push	{r4, lr}
 8011976:	4c0a      	ldr	r4, [pc, #40]	@ (80119a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x2c>)
 8011978:	f001 f880 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801197c:	60e0      	str	r0, [r4, #12]
 801197e:	f000 f819 	bl	80119b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand>
 8011982:	64a0      	str	r0, [r4, #72]	@ 0x48
 8011984:	f000 f830 	bl	80119e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand>
 8011988:	4b06      	ldr	r3, [pc, #24]	@ (80119a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x30>)
 801198a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 801198e:	681a      	ldr	r2, [r3, #0]
 8011990:	b10a      	cbz	r2, 8011996 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x22>
 8011992:	4804      	ldr	r0, [pc, #16]	@ (80119a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x30>)
 8011994:	bd10      	pop	{r4, pc}
 8011996:	4a04      	ldr	r2, [pc, #16]	@ (80119a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x34>)
 8011998:	4802      	ldr	r0, [pc, #8]	@ (80119a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x30>)
 801199a:	6812      	ldr	r2, [r2, #0]
 801199c:	601a      	str	r2, [r3, #0]
 801199e:	bd10      	pop	{r4, pc}
 80119a0:	2400002c 	.word	0x2400002c
 80119a4:	240000e0 	.word	0x240000e0
 80119a8:	24000d30 	.word	0x24000d30

080119ac <autoware_auto_control_msgs__msg__AckermannLateralCommand__rosidl_typesupport_introspection_c__AckermannLateralCommand_init_function>:
 80119ac:	f005 b82a 	b.w	8016a04 <autoware_auto_control_msgs__msg__AckermannLateralCommand__init>

080119b0 <autoware_auto_control_msgs__msg__AckermannLateralCommand__rosidl_typesupport_introspection_c__AckermannLateralCommand_fini_function>:
 80119b0:	f005 b83c 	b.w	8016a2c <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini>

080119b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand>:
 80119b4:	b508      	push	{r3, lr}
 80119b6:	f001 f861 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80119ba:	4b06      	ldr	r3, [pc, #24]	@ (80119d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x20>)
 80119bc:	4906      	ldr	r1, [pc, #24]	@ (80119d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x24>)
 80119be:	681a      	ldr	r2, [r3, #0]
 80119c0:	60c8      	str	r0, [r1, #12]
 80119c2:	b10a      	cbz	r2, 80119c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x14>
 80119c4:	4803      	ldr	r0, [pc, #12]	@ (80119d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x20>)
 80119c6:	bd08      	pop	{r3, pc}
 80119c8:	4a04      	ldr	r2, [pc, #16]	@ (80119dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x28>)
 80119ca:	4802      	ldr	r0, [pc, #8]	@ (80119d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x20>)
 80119cc:	6812      	ldr	r2, [r2, #0]
 80119ce:	601a      	str	r2, [r3, #0]
 80119d0:	bd08      	pop	{r3, pc}
 80119d2:	bf00      	nop
 80119d4:	240001a0 	.word	0x240001a0
 80119d8:	240000ec 	.word	0x240000ec
 80119dc:	24000d30 	.word	0x24000d30

080119e0 <autoware_auto_control_msgs__msg__LongitudinalCommand__rosidl_typesupport_introspection_c__LongitudinalCommand_init_function>:
 80119e0:	f005 b828 	b.w	8016a34 <autoware_auto_control_msgs__msg__LongitudinalCommand__init>

080119e4 <autoware_auto_control_msgs__msg__LongitudinalCommand__rosidl_typesupport_introspection_c__LongitudinalCommand_fini_function>:
 80119e4:	f005 b83c 	b.w	8016a60 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini>

080119e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand>:
 80119e8:	b508      	push	{r3, lr}
 80119ea:	f001 f847 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80119ee:	4b06      	ldr	r3, [pc, #24]	@ (8011a08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x20>)
 80119f0:	4906      	ldr	r1, [pc, #24]	@ (8011a0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x24>)
 80119f2:	681a      	ldr	r2, [r3, #0]
 80119f4:	60c8      	str	r0, [r1, #12]
 80119f6:	b10a      	cbz	r2, 80119fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x14>
 80119f8:	4803      	ldr	r0, [pc, #12]	@ (8011a08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x20>)
 80119fa:	bd08      	pop	{r3, pc}
 80119fc:	4a04      	ldr	r2, [pc, #16]	@ (8011a10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x28>)
 80119fe:	4802      	ldr	r0, [pc, #8]	@ (8011a08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x20>)
 8011a00:	6812      	ldr	r2, [r2, #0]
 8011a02:	601a      	str	r2, [r3, #0]
 8011a04:	bd08      	pop	{r3, pc}
 8011a06:	bf00      	nop
 8011a08:	2400029c 	.word	0x2400029c
 8011a0c:	240001ac 	.word	0x240001ac
 8011a10:	24000d30 	.word	0x24000d30

08011a14 <get_serialized_size_autoware_auto_control_msgs__msg__AckermannControlCommand>:
 8011a14:	b570      	push	{r4, r5, r6, lr}
 8011a16:	4604      	mov	r4, r0
 8011a18:	b190      	cbz	r0, 8011a40 <get_serialized_size_autoware_auto_control_msgs__msg__AckermannControlCommand+0x2c>
 8011a1a:	460e      	mov	r6, r1
 8011a1c:	f001 f83c 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8011a20:	4605      	mov	r5, r0
 8011a22:	f104 0008 	add.w	r0, r4, #8
 8011a26:	4435      	add	r5, r6
 8011a28:	4629      	mov	r1, r5
 8011a2a:	f000 f885 	bl	8011b38 <get_serialized_size_autoware_auto_control_msgs__msg__AckermannLateralCommand>
 8011a2e:	4601      	mov	r1, r0
 8011a30:	f104 0018 	add.w	r0, r4, #24
 8011a34:	440d      	add	r5, r1
 8011a36:	4629      	mov	r1, r5
 8011a38:	f000 f90e 	bl	8011c58 <get_serialized_size_autoware_auto_control_msgs__msg__LongitudinalCommand>
 8011a3c:	1b80      	subs	r0, r0, r6
 8011a3e:	4428      	add	r0, r5
 8011a40:	bd70      	pop	{r4, r5, r6, pc}
 8011a42:	bf00      	nop

08011a44 <_AckermannControlCommand__cdr_deserialize>:
 8011a44:	b570      	push	{r4, r5, r6, lr}
 8011a46:	460c      	mov	r4, r1
 8011a48:	b1e1      	cbz	r1, 8011a84 <_AckermannControlCommand__cdr_deserialize+0x40>
 8011a4a:	4605      	mov	r5, r0
 8011a4c:	f001 f888 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011a50:	4603      	mov	r3, r0
 8011a52:	4621      	mov	r1, r4
 8011a54:	4628      	mov	r0, r5
 8011a56:	685b      	ldr	r3, [r3, #4]
 8011a58:	68db      	ldr	r3, [r3, #12]
 8011a5a:	4798      	blx	r3
 8011a5c:	f000 f8f8 	bl	8011c50 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand>
 8011a60:	4603      	mov	r3, r0
 8011a62:	f104 0108 	add.w	r1, r4, #8
 8011a66:	4628      	mov	r0, r5
 8011a68:	685b      	ldr	r3, [r3, #4]
 8011a6a:	68db      	ldr	r3, [r3, #12]
 8011a6c:	4798      	blx	r3
 8011a6e:	f000 f9a1 	bl	8011db4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand>
 8011a72:	4603      	mov	r3, r0
 8011a74:	f104 0118 	add.w	r1, r4, #24
 8011a78:	4628      	mov	r0, r5
 8011a7a:	685b      	ldr	r3, [r3, #4]
 8011a7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011a80:	68db      	ldr	r3, [r3, #12]
 8011a82:	4718      	bx	r3
 8011a84:	4608      	mov	r0, r1
 8011a86:	bd70      	pop	{r4, r5, r6, pc}

08011a88 <_AckermannControlCommand__cdr_serialize>:
 8011a88:	b510      	push	{r4, lr}
 8011a8a:	b082      	sub	sp, #8
 8011a8c:	9101      	str	r1, [sp, #4]
 8011a8e:	b1e8      	cbz	r0, 8011acc <_AckermannControlCommand__cdr_serialize+0x44>
 8011a90:	4604      	mov	r4, r0
 8011a92:	f001 f865 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011a96:	4603      	mov	r3, r0
 8011a98:	9901      	ldr	r1, [sp, #4]
 8011a9a:	4620      	mov	r0, r4
 8011a9c:	685b      	ldr	r3, [r3, #4]
 8011a9e:	689b      	ldr	r3, [r3, #8]
 8011aa0:	4798      	blx	r3
 8011aa2:	f000 f8d5 	bl	8011c50 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand>
 8011aa6:	4603      	mov	r3, r0
 8011aa8:	9901      	ldr	r1, [sp, #4]
 8011aaa:	f104 0008 	add.w	r0, r4, #8
 8011aae:	685b      	ldr	r3, [r3, #4]
 8011ab0:	689b      	ldr	r3, [r3, #8]
 8011ab2:	4798      	blx	r3
 8011ab4:	f000 f97e 	bl	8011db4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	9901      	ldr	r1, [sp, #4]
 8011abc:	f104 0018 	add.w	r0, r4, #24
 8011ac0:	685b      	ldr	r3, [r3, #4]
 8011ac2:	689b      	ldr	r3, [r3, #8]
 8011ac4:	b002      	add	sp, #8
 8011ac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011aca:	4718      	bx	r3
 8011acc:	b002      	add	sp, #8
 8011ace:	bd10      	pop	{r4, pc}

08011ad0 <_AckermannControlCommand__get_serialized_size>:
 8011ad0:	b538      	push	{r3, r4, r5, lr}
 8011ad2:	4604      	mov	r4, r0
 8011ad4:	b180      	cbz	r0, 8011af8 <_AckermannControlCommand__get_serialized_size+0x28>
 8011ad6:	2100      	movs	r1, #0
 8011ad8:	f000 ffde 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8011adc:	4605      	mov	r5, r0
 8011ade:	f104 0008 	add.w	r0, r4, #8
 8011ae2:	4629      	mov	r1, r5
 8011ae4:	f000 f828 	bl	8011b38 <get_serialized_size_autoware_auto_control_msgs__msg__AckermannLateralCommand>
 8011ae8:	4601      	mov	r1, r0
 8011aea:	f104 0018 	add.w	r0, r4, #24
 8011aee:	440d      	add	r5, r1
 8011af0:	4629      	mov	r1, r5
 8011af2:	f000 f8b1 	bl	8011c58 <get_serialized_size_autoware_auto_control_msgs__msg__LongitudinalCommand>
 8011af6:	4428      	add	r0, r5
 8011af8:	bd38      	pop	{r3, r4, r5, pc}
 8011afa:	bf00      	nop

08011afc <_AckermannControlCommand__max_serialized_size>:
 8011afc:	b510      	push	{r4, lr}
 8011afe:	b082      	sub	sp, #8
 8011b00:	2301      	movs	r3, #1
 8011b02:	2100      	movs	r1, #0
 8011b04:	f10d 0007 	add.w	r0, sp, #7
 8011b08:	f88d 3007 	strb.w	r3, [sp, #7]
 8011b0c:	f001 f814 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8011b10:	4604      	mov	r4, r0
 8011b12:	f10d 0007 	add.w	r0, sp, #7
 8011b16:	4621      	mov	r1, r4
 8011b18:	f000 f884 	bl	8011c24 <max_serialized_size_autoware_auto_control_msgs__msg__AckermannLateralCommand>
 8011b1c:	4601      	mov	r1, r0
 8011b1e:	f10d 0007 	add.w	r0, sp, #7
 8011b22:	440c      	add	r4, r1
 8011b24:	4621      	mov	r1, r4
 8011b26:	f000 f929 	bl	8011d7c <max_serialized_size_autoware_auto_control_msgs__msg__LongitudinalCommand>
 8011b2a:	4420      	add	r0, r4
 8011b2c:	b002      	add	sp, #8
 8011b2e:	bd10      	pop	{r4, pc}

08011b30 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand>:
 8011b30:	4800      	ldr	r0, [pc, #0]	@ (8011b34 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannControlCommand+0x4>)
 8011b32:	4770      	bx	lr
 8011b34:	240002a8 	.word	0x240002a8

08011b38 <get_serialized_size_autoware_auto_control_msgs__msg__AckermannLateralCommand>:
 8011b38:	b538      	push	{r3, r4, r5, lr}
 8011b3a:	b188      	cbz	r0, 8011b60 <get_serialized_size_autoware_auto_control_msgs__msg__AckermannLateralCommand+0x28>
 8011b3c:	460d      	mov	r5, r1
 8011b3e:	f000 ffab 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8011b42:	2104      	movs	r1, #4
 8011b44:	182c      	adds	r4, r5, r0
 8011b46:	f1c5 0504 	rsb	r5, r5, #4
 8011b4a:	4620      	mov	r0, r4
 8011b4c:	f002 faa8 	bl	80140a0 <ucdr_alignment>
 8011b50:	2104      	movs	r1, #4
 8011b52:	4408      	add	r0, r1
 8011b54:	4404      	add	r4, r0
 8011b56:	4620      	mov	r0, r4
 8011b58:	f002 faa2 	bl	80140a0 <ucdr_alignment>
 8011b5c:	4428      	add	r0, r5
 8011b5e:	4420      	add	r0, r4
 8011b60:	bd38      	pop	{r3, r4, r5, pc}
 8011b62:	bf00      	nop

08011b64 <_AckermannLateralCommand__cdr_deserialize>:
 8011b64:	b538      	push	{r3, r4, r5, lr}
 8011b66:	460c      	mov	r4, r1
 8011b68:	b1a1      	cbz	r1, 8011b94 <_AckermannLateralCommand__cdr_deserialize+0x30>
 8011b6a:	4605      	mov	r5, r0
 8011b6c:	f000 fff8 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011b70:	4603      	mov	r3, r0
 8011b72:	4621      	mov	r1, r4
 8011b74:	4628      	mov	r0, r5
 8011b76:	685b      	ldr	r3, [r3, #4]
 8011b78:	68db      	ldr	r3, [r3, #12]
 8011b7a:	4798      	blx	r3
 8011b7c:	f104 0108 	add.w	r1, r4, #8
 8011b80:	4628      	mov	r0, r5
 8011b82:	f002 f80f 	bl	8013ba4 <ucdr_deserialize_float>
 8011b86:	f104 010c 	add.w	r1, r4, #12
 8011b8a:	4628      	mov	r0, r5
 8011b8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b90:	f002 b808 	b.w	8013ba4 <ucdr_deserialize_float>
 8011b94:	4608      	mov	r0, r1
 8011b96:	bd38      	pop	{r3, r4, r5, pc}

08011b98 <_AckermannLateralCommand__cdr_serialize>:
 8011b98:	b1b0      	cbz	r0, 8011bc8 <_AckermannLateralCommand__cdr_serialize+0x30>
 8011b9a:	b538      	push	{r3, r4, r5, lr}
 8011b9c:	4604      	mov	r4, r0
 8011b9e:	460d      	mov	r5, r1
 8011ba0:	f000 ffde 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011ba4:	4603      	mov	r3, r0
 8011ba6:	4629      	mov	r1, r5
 8011ba8:	4620      	mov	r0, r4
 8011baa:	685b      	ldr	r3, [r3, #4]
 8011bac:	689b      	ldr	r3, [r3, #8]
 8011bae:	4798      	blx	r3
 8011bb0:	ed94 0a02 	vldr	s0, [r4, #8]
 8011bb4:	4628      	mov	r0, r5
 8011bb6:	f001 ff5d 	bl	8013a74 <ucdr_serialize_float>
 8011bba:	ed94 0a03 	vldr	s0, [r4, #12]
 8011bbe:	4628      	mov	r0, r5
 8011bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011bc4:	f001 bf56 	b.w	8013a74 <ucdr_serialize_float>
 8011bc8:	4770      	bx	lr
 8011bca:	bf00      	nop

08011bcc <_AckermannLateralCommand__get_serialized_size>:
 8011bcc:	b180      	cbz	r0, 8011bf0 <_AckermannLateralCommand__get_serialized_size+0x24>
 8011bce:	2100      	movs	r1, #0
 8011bd0:	b510      	push	{r4, lr}
 8011bd2:	f000 ff61 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8011bd6:	4604      	mov	r4, r0
 8011bd8:	2104      	movs	r1, #4
 8011bda:	f002 fa61 	bl	80140a0 <ucdr_alignment>
 8011bde:	2104      	movs	r1, #4
 8011be0:	4420      	add	r0, r4
 8011be2:	1844      	adds	r4, r0, r1
 8011be4:	4620      	mov	r0, r4
 8011be6:	f002 fa5b 	bl	80140a0 <ucdr_alignment>
 8011bea:	3004      	adds	r0, #4
 8011bec:	4420      	add	r0, r4
 8011bee:	bd10      	pop	{r4, pc}
 8011bf0:	4770      	bx	lr
 8011bf2:	bf00      	nop

08011bf4 <_AckermannLateralCommand__max_serialized_size>:
 8011bf4:	b510      	push	{r4, lr}
 8011bf6:	b082      	sub	sp, #8
 8011bf8:	2301      	movs	r3, #1
 8011bfa:	2100      	movs	r1, #0
 8011bfc:	f10d 0007 	add.w	r0, sp, #7
 8011c00:	f88d 3007 	strb.w	r3, [sp, #7]
 8011c04:	f000 ff98 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8011c08:	4604      	mov	r4, r0
 8011c0a:	2104      	movs	r1, #4
 8011c0c:	f002 fa48 	bl	80140a0 <ucdr_alignment>
 8011c10:	2104      	movs	r1, #4
 8011c12:	4420      	add	r0, r4
 8011c14:	1844      	adds	r4, r0, r1
 8011c16:	4620      	mov	r0, r4
 8011c18:	f002 fa42 	bl	80140a0 <ucdr_alignment>
 8011c1c:	3004      	adds	r0, #4
 8011c1e:	4420      	add	r0, r4
 8011c20:	b002      	add	sp, #8
 8011c22:	bd10      	pop	{r4, pc}

08011c24 <max_serialized_size_autoware_auto_control_msgs__msg__AckermannLateralCommand>:
 8011c24:	2301      	movs	r3, #1
 8011c26:	b570      	push	{r4, r5, r6, lr}
 8011c28:	460c      	mov	r4, r1
 8011c2a:	7003      	strb	r3, [r0, #0]
 8011c2c:	f000 ff84 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8011c30:	2104      	movs	r1, #4
 8011c32:	1826      	adds	r6, r4, r0
 8011c34:	f1c4 0404 	rsb	r4, r4, #4
 8011c38:	4630      	mov	r0, r6
 8011c3a:	f002 fa31 	bl	80140a0 <ucdr_alignment>
 8011c3e:	2104      	movs	r1, #4
 8011c40:	1845      	adds	r5, r0, r1
 8011c42:	4435      	add	r5, r6
 8011c44:	4628      	mov	r0, r5
 8011c46:	f002 fa2b 	bl	80140a0 <ucdr_alignment>
 8011c4a:	4420      	add	r0, r4
 8011c4c:	4428      	add	r0, r5
 8011c4e:	bd70      	pop	{r4, r5, r6, pc}

08011c50 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand>:
 8011c50:	4800      	ldr	r0, [pc, #0]	@ (8011c54 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__AckermannLateralCommand+0x4>)
 8011c52:	4770      	bx	lr
 8011c54:	240002d0 	.word	0x240002d0

08011c58 <get_serialized_size_autoware_auto_control_msgs__msg__LongitudinalCommand>:
 8011c58:	b1c8      	cbz	r0, 8011c8e <get_serialized_size_autoware_auto_control_msgs__msg__LongitudinalCommand+0x36>
 8011c5a:	b570      	push	{r4, r5, r6, lr}
 8011c5c:	460d      	mov	r5, r1
 8011c5e:	f000 ff1b 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8011c62:	2104      	movs	r1, #4
 8011c64:	182e      	adds	r6, r5, r0
 8011c66:	f1c5 0504 	rsb	r5, r5, #4
 8011c6a:	4630      	mov	r0, r6
 8011c6c:	f002 fa18 	bl	80140a0 <ucdr_alignment>
 8011c70:	2104      	movs	r1, #4
 8011c72:	1844      	adds	r4, r0, r1
 8011c74:	4434      	add	r4, r6
 8011c76:	4620      	mov	r0, r4
 8011c78:	f002 fa12 	bl	80140a0 <ucdr_alignment>
 8011c7c:	2104      	movs	r1, #4
 8011c7e:	4408      	add	r0, r1
 8011c80:	4404      	add	r4, r0
 8011c82:	4620      	mov	r0, r4
 8011c84:	f002 fa0c 	bl	80140a0 <ucdr_alignment>
 8011c88:	4428      	add	r0, r5
 8011c8a:	4420      	add	r0, r4
 8011c8c:	bd70      	pop	{r4, r5, r6, pc}
 8011c8e:	4770      	bx	lr

08011c90 <_LongitudinalCommand__cdr_deserialize>:
 8011c90:	b538      	push	{r3, r4, r5, lr}
 8011c92:	460c      	mov	r4, r1
 8011c94:	b1c9      	cbz	r1, 8011cca <_LongitudinalCommand__cdr_deserialize+0x3a>
 8011c96:	4605      	mov	r5, r0
 8011c98:	f000 ff62 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	4621      	mov	r1, r4
 8011ca0:	4628      	mov	r0, r5
 8011ca2:	685b      	ldr	r3, [r3, #4]
 8011ca4:	68db      	ldr	r3, [r3, #12]
 8011ca6:	4798      	blx	r3
 8011ca8:	f104 0108 	add.w	r1, r4, #8
 8011cac:	4628      	mov	r0, r5
 8011cae:	f001 ff79 	bl	8013ba4 <ucdr_deserialize_float>
 8011cb2:	f104 010c 	add.w	r1, r4, #12
 8011cb6:	4628      	mov	r0, r5
 8011cb8:	f001 ff74 	bl	8013ba4 <ucdr_deserialize_float>
 8011cbc:	f104 0110 	add.w	r1, r4, #16
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011cc6:	f001 bf6d 	b.w	8013ba4 <ucdr_deserialize_float>
 8011cca:	4608      	mov	r0, r1
 8011ccc:	bd38      	pop	{r3, r4, r5, pc}
 8011cce:	bf00      	nop

08011cd0 <_LongitudinalCommand__cdr_serialize>:
 8011cd0:	b1d8      	cbz	r0, 8011d0a <_LongitudinalCommand__cdr_serialize+0x3a>
 8011cd2:	b538      	push	{r3, r4, r5, lr}
 8011cd4:	4604      	mov	r4, r0
 8011cd6:	460d      	mov	r5, r1
 8011cd8:	f000 ff42 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011cdc:	4603      	mov	r3, r0
 8011cde:	4629      	mov	r1, r5
 8011ce0:	4620      	mov	r0, r4
 8011ce2:	685b      	ldr	r3, [r3, #4]
 8011ce4:	689b      	ldr	r3, [r3, #8]
 8011ce6:	4798      	blx	r3
 8011ce8:	ed94 0a02 	vldr	s0, [r4, #8]
 8011cec:	4628      	mov	r0, r5
 8011cee:	f001 fec1 	bl	8013a74 <ucdr_serialize_float>
 8011cf2:	ed94 0a03 	vldr	s0, [r4, #12]
 8011cf6:	4628      	mov	r0, r5
 8011cf8:	f001 febc 	bl	8013a74 <ucdr_serialize_float>
 8011cfc:	ed94 0a04 	vldr	s0, [r4, #16]
 8011d00:	4628      	mov	r0, r5
 8011d02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d06:	f001 beb5 	b.w	8013a74 <ucdr_serialize_float>
 8011d0a:	4770      	bx	lr

08011d0c <_LongitudinalCommand__get_serialized_size>:
 8011d0c:	b1b0      	cbz	r0, 8011d3c <_LongitudinalCommand__get_serialized_size+0x30>
 8011d0e:	2100      	movs	r1, #0
 8011d10:	b510      	push	{r4, lr}
 8011d12:	f000 fec1 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8011d16:	4604      	mov	r4, r0
 8011d18:	2104      	movs	r1, #4
 8011d1a:	f002 f9c1 	bl	80140a0 <ucdr_alignment>
 8011d1e:	2104      	movs	r1, #4
 8011d20:	4420      	add	r0, r4
 8011d22:	1844      	adds	r4, r0, r1
 8011d24:	4620      	mov	r0, r4
 8011d26:	f002 f9bb 	bl	80140a0 <ucdr_alignment>
 8011d2a:	2104      	movs	r1, #4
 8011d2c:	4408      	add	r0, r1
 8011d2e:	4404      	add	r4, r0
 8011d30:	4620      	mov	r0, r4
 8011d32:	f002 f9b5 	bl	80140a0 <ucdr_alignment>
 8011d36:	3004      	adds	r0, #4
 8011d38:	4420      	add	r0, r4
 8011d3a:	bd10      	pop	{r4, pc}
 8011d3c:	4770      	bx	lr
 8011d3e:	bf00      	nop

08011d40 <_LongitudinalCommand__max_serialized_size>:
 8011d40:	b510      	push	{r4, lr}
 8011d42:	b082      	sub	sp, #8
 8011d44:	2301      	movs	r3, #1
 8011d46:	2100      	movs	r1, #0
 8011d48:	f10d 0007 	add.w	r0, sp, #7
 8011d4c:	f88d 3007 	strb.w	r3, [sp, #7]
 8011d50:	f000 fef2 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8011d54:	4604      	mov	r4, r0
 8011d56:	2104      	movs	r1, #4
 8011d58:	f002 f9a2 	bl	80140a0 <ucdr_alignment>
 8011d5c:	2104      	movs	r1, #4
 8011d5e:	4420      	add	r0, r4
 8011d60:	1844      	adds	r4, r0, r1
 8011d62:	4620      	mov	r0, r4
 8011d64:	f002 f99c 	bl	80140a0 <ucdr_alignment>
 8011d68:	2104      	movs	r1, #4
 8011d6a:	4408      	add	r0, r1
 8011d6c:	4404      	add	r4, r0
 8011d6e:	4620      	mov	r0, r4
 8011d70:	f002 f996 	bl	80140a0 <ucdr_alignment>
 8011d74:	3004      	adds	r0, #4
 8011d76:	4420      	add	r0, r4
 8011d78:	b002      	add	sp, #8
 8011d7a:	bd10      	pop	{r4, pc}

08011d7c <max_serialized_size_autoware_auto_control_msgs__msg__LongitudinalCommand>:
 8011d7c:	2301      	movs	r3, #1
 8011d7e:	b570      	push	{r4, r5, r6, lr}
 8011d80:	460c      	mov	r4, r1
 8011d82:	7003      	strb	r3, [r0, #0]
 8011d84:	f000 fed8 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8011d88:	2104      	movs	r1, #4
 8011d8a:	1826      	adds	r6, r4, r0
 8011d8c:	f1c4 0404 	rsb	r4, r4, #4
 8011d90:	4630      	mov	r0, r6
 8011d92:	f002 f985 	bl	80140a0 <ucdr_alignment>
 8011d96:	2104      	movs	r1, #4
 8011d98:	1845      	adds	r5, r0, r1
 8011d9a:	4435      	add	r5, r6
 8011d9c:	4628      	mov	r0, r5
 8011d9e:	f002 f97f 	bl	80140a0 <ucdr_alignment>
 8011da2:	2104      	movs	r1, #4
 8011da4:	4408      	add	r0, r1
 8011da6:	4405      	add	r5, r0
 8011da8:	4628      	mov	r0, r5
 8011daa:	f002 f979 	bl	80140a0 <ucdr_alignment>
 8011dae:	4420      	add	r0, r4
 8011db0:	4428      	add	r0, r5
 8011db2:	bd70      	pop	{r4, r5, r6, pc}

08011db4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand>:
 8011db4:	4800      	ldr	r0, [pc, #0]	@ (8011db8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_control_msgs__msg__LongitudinalCommand+0x4>)
 8011db6:	4770      	bx	lr
 8011db8:	240002f8 	.word	0x240002f8

08011dbc <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand>:
 8011dbc:	4b04      	ldr	r3, [pc, #16]	@ (8011dd0 <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x14>)
 8011dbe:	681a      	ldr	r2, [r3, #0]
 8011dc0:	b10a      	cbz	r2, 8011dc6 <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0xa>
 8011dc2:	4803      	ldr	r0, [pc, #12]	@ (8011dd0 <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x14>)
 8011dc4:	4770      	bx	lr
 8011dc6:	4a03      	ldr	r2, [pc, #12]	@ (8011dd4 <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x18>)
 8011dc8:	4801      	ldr	r0, [pc, #4]	@ (8011dd0 <rosidl_typesupport_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x14>)
 8011dca:	6812      	ldr	r2, [r2, #0]
 8011dcc:	601a      	str	r2, [r3, #0]
 8011dce:	4770      	bx	lr
 8011dd0:	24000328 	.word	0x24000328
 8011dd4:	24000d2c 	.word	0x24000d2c

08011dd8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request>:
 8011dd8:	4b04      	ldr	r3, [pc, #16]	@ (8011dec <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x14>)
 8011dda:	4805      	ldr	r0, [pc, #20]	@ (8011df0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x18>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	4905      	ldr	r1, [pc, #20]	@ (8011df4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x1c>)
 8011de0:	4a05      	ldr	r2, [pc, #20]	@ (8011df8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8011de2:	6003      	str	r3, [r0, #0]
 8011de4:	600b      	str	r3, [r1, #0]
 8011de6:	6013      	str	r3, [r2, #0]
 8011de8:	4770      	bx	lr
 8011dea:	bf00      	nop
 8011dec:	24000d2c 	.word	0x24000d2c
 8011df0:	24000344 	.word	0x24000344
 8011df4:	24000350 	.word	0x24000350
 8011df8:	24000328 	.word	0x24000328

08011dfc <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport>:
 8011dfc:	4b04      	ldr	r3, [pc, #16]	@ (8011e10 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x14>)
 8011dfe:	681a      	ldr	r2, [r3, #0]
 8011e00:	b10a      	cbz	r2, 8011e06 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0xa>
 8011e02:	4803      	ldr	r0, [pc, #12]	@ (8011e10 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x14>)
 8011e04:	4770      	bx	lr
 8011e06:	4a03      	ldr	r2, [pc, #12]	@ (8011e14 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x18>)
 8011e08:	4801      	ldr	r0, [pc, #4]	@ (8011e10 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x14>)
 8011e0a:	6812      	ldr	r2, [r2, #0]
 8011e0c:	601a      	str	r2, [r3, #0]
 8011e0e:	4770      	bx	lr
 8011e10:	24000364 	.word	0x24000364
 8011e14:	24000d2c 	.word	0x24000d2c

08011e18 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport>:
 8011e18:	4a02      	ldr	r2, [pc, #8]	@ (8011e24 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0xc>)
 8011e1a:	4b03      	ldr	r3, [pc, #12]	@ (8011e28 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x10>)
 8011e1c:	6812      	ldr	r2, [r2, #0]
 8011e1e:	601a      	str	r2, [r3, #0]
 8011e20:	4770      	bx	lr
 8011e22:	bf00      	nop
 8011e24:	24000d2c 	.word	0x24000d2c
 8011e28:	24000364 	.word	0x24000364

08011e2c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand>:
 8011e2c:	4b04      	ldr	r3, [pc, #16]	@ (8011e40 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x14>)
 8011e2e:	681a      	ldr	r2, [r3, #0]
 8011e30:	b10a      	cbz	r2, 8011e36 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0xa>
 8011e32:	4803      	ldr	r0, [pc, #12]	@ (8011e40 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x14>)
 8011e34:	4770      	bx	lr
 8011e36:	4a03      	ldr	r2, [pc, #12]	@ (8011e44 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x18>)
 8011e38:	4801      	ldr	r0, [pc, #4]	@ (8011e40 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x14>)
 8011e3a:	6812      	ldr	r2, [r2, #0]
 8011e3c:	601a      	str	r2, [r3, #0]
 8011e3e:	4770      	bx	lr
 8011e40:	24000378 	.word	0x24000378
 8011e44:	24000d2c 	.word	0x24000d2c

08011e48 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand>:
 8011e48:	4a02      	ldr	r2, [pc, #8]	@ (8011e54 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0xc>)
 8011e4a:	4b03      	ldr	r3, [pc, #12]	@ (8011e58 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x10>)
 8011e4c:	6812      	ldr	r2, [r2, #0]
 8011e4e:	601a      	str	r2, [r3, #0]
 8011e50:	4770      	bx	lr
 8011e52:	bf00      	nop
 8011e54:	24000d2c 	.word	0x24000d2c
 8011e58:	24000378 	.word	0x24000378

08011e5c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport>:
 8011e5c:	4b04      	ldr	r3, [pc, #16]	@ (8011e70 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x14>)
 8011e5e:	681a      	ldr	r2, [r3, #0]
 8011e60:	b10a      	cbz	r2, 8011e66 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0xa>
 8011e62:	4803      	ldr	r0, [pc, #12]	@ (8011e70 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x14>)
 8011e64:	4770      	bx	lr
 8011e66:	4a03      	ldr	r2, [pc, #12]	@ (8011e74 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x18>)
 8011e68:	4801      	ldr	r0, [pc, #4]	@ (8011e70 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x14>)
 8011e6a:	6812      	ldr	r2, [r2, #0]
 8011e6c:	601a      	str	r2, [r3, #0]
 8011e6e:	4770      	bx	lr
 8011e70:	2400038c 	.word	0x2400038c
 8011e74:	24000d2c 	.word	0x24000d2c

08011e78 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport>:
 8011e78:	4a02      	ldr	r2, [pc, #8]	@ (8011e84 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0xc>)
 8011e7a:	4b03      	ldr	r3, [pc, #12]	@ (8011e88 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x10>)
 8011e7c:	6812      	ldr	r2, [r2, #0]
 8011e7e:	601a      	str	r2, [r3, #0]
 8011e80:	4770      	bx	lr
 8011e82:	bf00      	nop
 8011e84:	24000d2c 	.word	0x24000d2c
 8011e88:	2400038c 	.word	0x2400038c

08011e8c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand>:
 8011e8c:	4b04      	ldr	r3, [pc, #16]	@ (8011ea0 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x14>)
 8011e8e:	681a      	ldr	r2, [r3, #0]
 8011e90:	b10a      	cbz	r2, 8011e96 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0xa>
 8011e92:	4803      	ldr	r0, [pc, #12]	@ (8011ea0 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x14>)
 8011e94:	4770      	bx	lr
 8011e96:	4a03      	ldr	r2, [pc, #12]	@ (8011ea4 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x18>)
 8011e98:	4801      	ldr	r0, [pc, #4]	@ (8011ea0 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x14>)
 8011e9a:	6812      	ldr	r2, [r2, #0]
 8011e9c:	601a      	str	r2, [r3, #0]
 8011e9e:	4770      	bx	lr
 8011ea0:	240003a0 	.word	0x240003a0
 8011ea4:	24000d2c 	.word	0x24000d2c

08011ea8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand>:
 8011ea8:	4a02      	ldr	r2, [pc, #8]	@ (8011eb4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0xc>)
 8011eaa:	4b03      	ldr	r3, [pc, #12]	@ (8011eb8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x10>)
 8011eac:	6812      	ldr	r2, [r2, #0]
 8011eae:	601a      	str	r2, [r3, #0]
 8011eb0:	4770      	bx	lr
 8011eb2:	bf00      	nop
 8011eb4:	24000d2c 	.word	0x24000d2c
 8011eb8:	240003a0 	.word	0x240003a0

08011ebc <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport>:
 8011ebc:	4b04      	ldr	r3, [pc, #16]	@ (8011ed0 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x14>)
 8011ebe:	681a      	ldr	r2, [r3, #0]
 8011ec0:	b10a      	cbz	r2, 8011ec6 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0xa>
 8011ec2:	4803      	ldr	r0, [pc, #12]	@ (8011ed0 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x14>)
 8011ec4:	4770      	bx	lr
 8011ec6:	4a03      	ldr	r2, [pc, #12]	@ (8011ed4 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x18>)
 8011ec8:	4801      	ldr	r0, [pc, #4]	@ (8011ed0 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x14>)
 8011eca:	6812      	ldr	r2, [r2, #0]
 8011ecc:	601a      	str	r2, [r3, #0]
 8011ece:	4770      	bx	lr
 8011ed0:	240003b4 	.word	0x240003b4
 8011ed4:	24000d2c 	.word	0x24000d2c

08011ed8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport>:
 8011ed8:	4a02      	ldr	r2, [pc, #8]	@ (8011ee4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0xc>)
 8011eda:	4b03      	ldr	r3, [pc, #12]	@ (8011ee8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x10>)
 8011edc:	6812      	ldr	r2, [r2, #0]
 8011ede:	601a      	str	r2, [r3, #0]
 8011ee0:	4770      	bx	lr
 8011ee2:	bf00      	nop
 8011ee4:	24000d2c 	.word	0x24000d2c
 8011ee8:	240003b4 	.word	0x240003b4

08011eec <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport>:
 8011eec:	4b04      	ldr	r3, [pc, #16]	@ (8011f00 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x14>)
 8011eee:	681a      	ldr	r2, [r3, #0]
 8011ef0:	b10a      	cbz	r2, 8011ef6 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0xa>
 8011ef2:	4803      	ldr	r0, [pc, #12]	@ (8011f00 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x14>)
 8011ef4:	4770      	bx	lr
 8011ef6:	4a03      	ldr	r2, [pc, #12]	@ (8011f04 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x18>)
 8011ef8:	4801      	ldr	r0, [pc, #4]	@ (8011f00 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x14>)
 8011efa:	6812      	ldr	r2, [r2, #0]
 8011efc:	601a      	str	r2, [r3, #0]
 8011efe:	4770      	bx	lr
 8011f00:	240003c8 	.word	0x240003c8
 8011f04:	24000d2c 	.word	0x24000d2c

08011f08 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport>:
 8011f08:	4a02      	ldr	r2, [pc, #8]	@ (8011f14 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0xc>)
 8011f0a:	4b03      	ldr	r3, [pc, #12]	@ (8011f18 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x10>)
 8011f0c:	6812      	ldr	r2, [r2, #0]
 8011f0e:	601a      	str	r2, [r3, #0]
 8011f10:	4770      	bx	lr
 8011f12:	bf00      	nop
 8011f14:	24000d2c 	.word	0x24000d2c
 8011f18:	240003c8 	.word	0x240003c8

08011f1c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand>:
 8011f1c:	4b04      	ldr	r3, [pc, #16]	@ (8011f30 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x14>)
 8011f1e:	681a      	ldr	r2, [r3, #0]
 8011f20:	b10a      	cbz	r2, 8011f26 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0xa>
 8011f22:	4803      	ldr	r0, [pc, #12]	@ (8011f30 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x14>)
 8011f24:	4770      	bx	lr
 8011f26:	4a03      	ldr	r2, [pc, #12]	@ (8011f34 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x18>)
 8011f28:	4801      	ldr	r0, [pc, #4]	@ (8011f30 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x14>)
 8011f2a:	6812      	ldr	r2, [r2, #0]
 8011f2c:	601a      	str	r2, [r3, #0]
 8011f2e:	4770      	bx	lr
 8011f30:	240003dc 	.word	0x240003dc
 8011f34:	24000d2c 	.word	0x24000d2c

08011f38 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand>:
 8011f38:	4a02      	ldr	r2, [pc, #8]	@ (8011f44 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0xc>)
 8011f3a:	4b03      	ldr	r3, [pc, #12]	@ (8011f48 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x10>)
 8011f3c:	6812      	ldr	r2, [r2, #0]
 8011f3e:	601a      	str	r2, [r3, #0]
 8011f40:	4770      	bx	lr
 8011f42:	bf00      	nop
 8011f44:	24000d2c 	.word	0x24000d2c
 8011f48:	240003dc 	.word	0x240003dc

08011f4c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport>:
 8011f4c:	4b04      	ldr	r3, [pc, #16]	@ (8011f60 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x14>)
 8011f4e:	681a      	ldr	r2, [r3, #0]
 8011f50:	b10a      	cbz	r2, 8011f56 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0xa>
 8011f52:	4803      	ldr	r0, [pc, #12]	@ (8011f60 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x14>)
 8011f54:	4770      	bx	lr
 8011f56:	4a03      	ldr	r2, [pc, #12]	@ (8011f64 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x18>)
 8011f58:	4801      	ldr	r0, [pc, #4]	@ (8011f60 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x14>)
 8011f5a:	6812      	ldr	r2, [r2, #0]
 8011f5c:	601a      	str	r2, [r3, #0]
 8011f5e:	4770      	bx	lr
 8011f60:	240003f0 	.word	0x240003f0
 8011f64:	24000d2c 	.word	0x24000d2c

08011f68 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport>:
 8011f68:	4a02      	ldr	r2, [pc, #8]	@ (8011f74 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0xc>)
 8011f6a:	4b03      	ldr	r3, [pc, #12]	@ (8011f78 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x10>)
 8011f6c:	6812      	ldr	r2, [r2, #0]
 8011f6e:	601a      	str	r2, [r3, #0]
 8011f70:	4770      	bx	lr
 8011f72:	bf00      	nop
 8011f74:	24000d2c 	.word	0x24000d2c
 8011f78:	240003f0 	.word	0x240003f0

08011f7c <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport>:
 8011f7c:	4b04      	ldr	r3, [pc, #16]	@ (8011f90 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x14>)
 8011f7e:	681a      	ldr	r2, [r3, #0]
 8011f80:	b10a      	cbz	r2, 8011f86 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0xa>
 8011f82:	4803      	ldr	r0, [pc, #12]	@ (8011f90 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x14>)
 8011f84:	4770      	bx	lr
 8011f86:	4a03      	ldr	r2, [pc, #12]	@ (8011f94 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x18>)
 8011f88:	4801      	ldr	r0, [pc, #4]	@ (8011f90 <rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x14>)
 8011f8a:	6812      	ldr	r2, [r2, #0]
 8011f8c:	601a      	str	r2, [r3, #0]
 8011f8e:	4770      	bx	lr
 8011f90:	24000404 	.word	0x24000404
 8011f94:	24000d2c 	.word	0x24000d2c

08011f98 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport>:
 8011f98:	4a02      	ldr	r2, [pc, #8]	@ (8011fa4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0xc>)
 8011f9a:	4b03      	ldr	r3, [pc, #12]	@ (8011fa8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x10>)
 8011f9c:	6812      	ldr	r2, [r2, #0]
 8011f9e:	601a      	str	r2, [r3, #0]
 8011fa0:	4770      	bx	lr
 8011fa2:	bf00      	nop
 8011fa4:	24000d2c 	.word	0x24000d2c
 8011fa8:	24000404 	.word	0x24000404

08011fac <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__rosidl_typesupport_introspection_c__ControlModeCommand_Request_init_function>:
 8011fac:	f004 bd5c 	b.w	8016a68 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__init>

08011fb0 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__rosidl_typesupport_introspection_c__ControlModeCommand_Request_fini_function>:
 8011fb0:	f004 bd6c 	b.w	8016a8c <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__fini>

08011fb4 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response__rosidl_typesupport_introspection_c__ControlModeCommand_Response_init_function>:
 8011fb4:	f004 bd6e 	b.w	8016a94 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response__init>

08011fb8 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response__rosidl_typesupport_introspection_c__ControlModeCommand_Response_fini_function>:
 8011fb8:	f004 bd70 	b.w	8016a9c <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response__fini>

08011fbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request>:
 8011fbc:	b508      	push	{r3, lr}
 8011fbe:	f000 fd5d 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011fc2:	4b06      	ldr	r3, [pc, #24]	@ (8011fdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8011fc4:	4906      	ldr	r1, [pc, #24]	@ (8011fe0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x24>)
 8011fc6:	681a      	ldr	r2, [r3, #0]
 8011fc8:	60c8      	str	r0, [r1, #12]
 8011fca:	b10a      	cbz	r2, 8011fd0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x14>
 8011fcc:	4803      	ldr	r0, [pc, #12]	@ (8011fdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8011fce:	bd08      	pop	{r3, pc}
 8011fd0:	4a04      	ldr	r2, [pc, #16]	@ (8011fe4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x28>)
 8011fd2:	4802      	ldr	r0, [pc, #8]	@ (8011fdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8011fd4:	6812      	ldr	r2, [r2, #0]
 8011fd6:	601a      	str	r2, [r3, #0]
 8011fd8:	bd08      	pop	{r3, pc}
 8011fda:	bf00      	nop
 8011fdc:	24000488 	.word	0x24000488
 8011fe0:	24000410 	.word	0x24000410
 8011fe4:	24000d30 	.word	0x24000d30

08011fe8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response>:
 8011fe8:	4b04      	ldr	r3, [pc, #16]	@ (8011ffc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0x14>)
 8011fea:	681a      	ldr	r2, [r3, #0]
 8011fec:	b10a      	cbz	r2, 8011ff2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0xa>
 8011fee:	4803      	ldr	r0, [pc, #12]	@ (8011ffc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0x14>)
 8011ff0:	4770      	bx	lr
 8011ff2:	4a03      	ldr	r2, [pc, #12]	@ (8012000 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0x18>)
 8011ff4:	4801      	ldr	r0, [pc, #4]	@ (8011ffc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0x14>)
 8011ff6:	6812      	ldr	r2, [r2, #0]
 8011ff8:	601a      	str	r2, [r3, #0]
 8011ffa:	4770      	bx	lr
 8011ffc:	240004d0 	.word	0x240004d0
 8012000:	24000d30 	.word	0x24000d30

08012004 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand>:
 8012004:	4b16      	ldr	r3, [pc, #88]	@ (8012060 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x5c>)
 8012006:	681a      	ldr	r2, [r3, #0]
 8012008:	b510      	push	{r4, lr}
 801200a:	b132      	cbz	r2, 801201a <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x16>
 801200c:	685c      	ldr	r4, [r3, #4]
 801200e:	68a3      	ldr	r3, [r4, #8]
 8012010:	b153      	cbz	r3, 8012028 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x24>
 8012012:	68e3      	ldr	r3, [r4, #12]
 8012014:	b1a3      	cbz	r3, 8012040 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x3c>
 8012016:	4812      	ldr	r0, [pc, #72]	@ (8012060 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x5c>)
 8012018:	bd10      	pop	{r4, pc}
 801201a:	4a12      	ldr	r2, [pc, #72]	@ (8012064 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x60>)
 801201c:	685c      	ldr	r4, [r3, #4]
 801201e:	6812      	ldr	r2, [r2, #0]
 8012020:	601a      	str	r2, [r3, #0]
 8012022:	68a3      	ldr	r3, [r4, #8]
 8012024:	2b00      	cmp	r3, #0
 8012026:	d1f4      	bne.n	8012012 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0xe>
 8012028:	f000 fd28 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801202c:	4b0e      	ldr	r3, [pc, #56]	@ (8012068 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x64>)
 801202e:	490f      	ldr	r1, [pc, #60]	@ (801206c <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x68>)
 8012030:	681a      	ldr	r2, [r3, #0]
 8012032:	60c8      	str	r0, [r1, #12]
 8012034:	b17a      	cbz	r2, 8012056 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x52>
 8012036:	685b      	ldr	r3, [r3, #4]
 8012038:	60a3      	str	r3, [r4, #8]
 801203a:	68e3      	ldr	r3, [r4, #12]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d1ea      	bne.n	8012016 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x12>
 8012040:	4b0b      	ldr	r3, [pc, #44]	@ (8012070 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x6c>)
 8012042:	681a      	ldr	r2, [r3, #0]
 8012044:	b11a      	cbz	r2, 801204e <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x4a>
 8012046:	685b      	ldr	r3, [r3, #4]
 8012048:	4805      	ldr	r0, [pc, #20]	@ (8012060 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x5c>)
 801204a:	60e3      	str	r3, [r4, #12]
 801204c:	bd10      	pop	{r4, pc}
 801204e:	4a05      	ldr	r2, [pc, #20]	@ (8012064 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x60>)
 8012050:	6812      	ldr	r2, [r2, #0]
 8012052:	601a      	str	r2, [r3, #0]
 8012054:	e7f7      	b.n	8012046 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x42>
 8012056:	4a03      	ldr	r2, [pc, #12]	@ (8012064 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x60>)
 8012058:	6812      	ldr	r2, [r2, #0]
 801205a:	601a      	str	r2, [r3, #0]
 801205c:	e7eb      	b.n	8012036 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x32>
 801205e:	bf00      	nop
 8012060:	240004ec 	.word	0x240004ec
 8012064:	24000d30 	.word	0x24000d30
 8012068:	24000488 	.word	0x24000488
 801206c:	24000410 	.word	0x24000410
 8012070:	240004d0 	.word	0x240004d0

08012074 <autoware_auto_vehicle_msgs__msg__ControlModeReport__rosidl_typesupport_introspection_c__ControlModeReport_init_function>:
 8012074:	f004 bd14 	b.w	8016aa0 <autoware_auto_vehicle_msgs__msg__ControlModeReport__init>

08012078 <autoware_auto_vehicle_msgs__msg__ControlModeReport__rosidl_typesupport_introspection_c__ControlModeReport_fini_function>:
 8012078:	f004 bd26 	b.w	8016ac8 <autoware_auto_vehicle_msgs__msg__ControlModeReport__fini>

0801207c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport>:
 801207c:	b508      	push	{r3, lr}
 801207e:	f000 fcfd 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012082:	4b06      	ldr	r3, [pc, #24]	@ (801209c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x20>)
 8012084:	4906      	ldr	r1, [pc, #24]	@ (80120a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x24>)
 8012086:	681a      	ldr	r2, [r3, #0]
 8012088:	60c8      	str	r0, [r1, #12]
 801208a:	b10a      	cbz	r2, 8012090 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x14>
 801208c:	4803      	ldr	r0, [pc, #12]	@ (801209c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x20>)
 801208e:	bd08      	pop	{r3, pc}
 8012090:	4a04      	ldr	r2, [pc, #16]	@ (80120a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x28>)
 8012092:	4802      	ldr	r0, [pc, #8]	@ (801209c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x20>)
 8012094:	6812      	ldr	r2, [r2, #0]
 8012096:	601a      	str	r2, [r3, #0]
 8012098:	bd08      	pop	{r3, pc}
 801209a:	bf00      	nop
 801209c:	24000570 	.word	0x24000570
 80120a0:	240004f8 	.word	0x240004f8
 80120a4:	24000d30 	.word	0x24000d30

080120a8 <autoware_auto_vehicle_msgs__msg__GearCommand__rosidl_typesupport_introspection_c__GearCommand_init_function>:
 80120a8:	f004 bd12 	b.w	8016ad0 <autoware_auto_vehicle_msgs__msg__GearCommand__init>

080120ac <autoware_auto_vehicle_msgs__msg__GearCommand__rosidl_typesupport_introspection_c__GearCommand_fini_function>:
 80120ac:	f004 bd24 	b.w	8016af8 <autoware_auto_vehicle_msgs__msg__GearCommand__fini>

080120b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand>:
 80120b0:	b508      	push	{r3, lr}
 80120b2:	f000 fce3 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80120b6:	4b06      	ldr	r3, [pc, #24]	@ (80120d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x20>)
 80120b8:	4906      	ldr	r1, [pc, #24]	@ (80120d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x24>)
 80120ba:	681a      	ldr	r2, [r3, #0]
 80120bc:	60c8      	str	r0, [r1, #12]
 80120be:	b10a      	cbz	r2, 80120c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x14>
 80120c0:	4803      	ldr	r0, [pc, #12]	@ (80120d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x20>)
 80120c2:	bd08      	pop	{r3, pc}
 80120c4:	4a04      	ldr	r2, [pc, #16]	@ (80120d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x28>)
 80120c6:	4802      	ldr	r0, [pc, #8]	@ (80120d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x20>)
 80120c8:	6812      	ldr	r2, [r2, #0]
 80120ca:	601a      	str	r2, [r3, #0]
 80120cc:	bd08      	pop	{r3, pc}
 80120ce:	bf00      	nop
 80120d0:	240005f4 	.word	0x240005f4
 80120d4:	2400057c 	.word	0x2400057c
 80120d8:	24000d30 	.word	0x24000d30

080120dc <autoware_auto_vehicle_msgs__msg__GearReport__rosidl_typesupport_introspection_c__GearReport_init_function>:
 80120dc:	f004 bd10 	b.w	8016b00 <autoware_auto_vehicle_msgs__msg__GearReport__init>

080120e0 <autoware_auto_vehicle_msgs__msg__GearReport__rosidl_typesupport_introspection_c__GearReport_fini_function>:
 80120e0:	f004 bd22 	b.w	8016b28 <autoware_auto_vehicle_msgs__msg__GearReport__fini>

080120e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport>:
 80120e4:	b508      	push	{r3, lr}
 80120e6:	f000 fcc9 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80120ea:	4b06      	ldr	r3, [pc, #24]	@ (8012104 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x20>)
 80120ec:	4906      	ldr	r1, [pc, #24]	@ (8012108 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x24>)
 80120ee:	681a      	ldr	r2, [r3, #0]
 80120f0:	60c8      	str	r0, [r1, #12]
 80120f2:	b10a      	cbz	r2, 80120f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x14>
 80120f4:	4803      	ldr	r0, [pc, #12]	@ (8012104 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x20>)
 80120f6:	bd08      	pop	{r3, pc}
 80120f8:	4a04      	ldr	r2, [pc, #16]	@ (801210c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x28>)
 80120fa:	4802      	ldr	r0, [pc, #8]	@ (8012104 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x20>)
 80120fc:	6812      	ldr	r2, [r2, #0]
 80120fe:	601a      	str	r2, [r3, #0]
 8012100:	bd08      	pop	{r3, pc}
 8012102:	bf00      	nop
 8012104:	24000678 	.word	0x24000678
 8012108:	24000600 	.word	0x24000600
 801210c:	24000d30 	.word	0x24000d30

08012110 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__rosidl_typesupport_introspection_c__HazardLightsCommand_init_function>:
 8012110:	f004 bd0e 	b.w	8016b30 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__init>

08012114 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__rosidl_typesupport_introspection_c__HazardLightsCommand_fini_function>:
 8012114:	f004 bd20 	b.w	8016b58 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__fini>

08012118 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand>:
 8012118:	b508      	push	{r3, lr}
 801211a:	f000 fcaf 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801211e:	4b06      	ldr	r3, [pc, #24]	@ (8012138 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x20>)
 8012120:	4906      	ldr	r1, [pc, #24]	@ (801213c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x24>)
 8012122:	681a      	ldr	r2, [r3, #0]
 8012124:	60c8      	str	r0, [r1, #12]
 8012126:	b10a      	cbz	r2, 801212c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x14>
 8012128:	4803      	ldr	r0, [pc, #12]	@ (8012138 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x20>)
 801212a:	bd08      	pop	{r3, pc}
 801212c:	4a04      	ldr	r2, [pc, #16]	@ (8012140 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x28>)
 801212e:	4802      	ldr	r0, [pc, #8]	@ (8012138 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x20>)
 8012130:	6812      	ldr	r2, [r2, #0]
 8012132:	601a      	str	r2, [r3, #0]
 8012134:	bd08      	pop	{r3, pc}
 8012136:	bf00      	nop
 8012138:	240006fc 	.word	0x240006fc
 801213c:	24000684 	.word	0x24000684
 8012140:	24000d30 	.word	0x24000d30

08012144 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__rosidl_typesupport_introspection_c__HazardLightsReport_init_function>:
 8012144:	f004 bd0c 	b.w	8016b60 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__init>

08012148 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__rosidl_typesupport_introspection_c__HazardLightsReport_fini_function>:
 8012148:	f004 bd1e 	b.w	8016b88 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__fini>

0801214c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport>:
 801214c:	b508      	push	{r3, lr}
 801214e:	f000 fc95 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012152:	4b06      	ldr	r3, [pc, #24]	@ (801216c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x20>)
 8012154:	4906      	ldr	r1, [pc, #24]	@ (8012170 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x24>)
 8012156:	681a      	ldr	r2, [r3, #0]
 8012158:	60c8      	str	r0, [r1, #12]
 801215a:	b10a      	cbz	r2, 8012160 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x14>
 801215c:	4803      	ldr	r0, [pc, #12]	@ (801216c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x20>)
 801215e:	bd08      	pop	{r3, pc}
 8012160:	4a04      	ldr	r2, [pc, #16]	@ (8012174 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x28>)
 8012162:	4802      	ldr	r0, [pc, #8]	@ (801216c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x20>)
 8012164:	6812      	ldr	r2, [r2, #0]
 8012166:	601a      	str	r2, [r3, #0]
 8012168:	bd08      	pop	{r3, pc}
 801216a:	bf00      	nop
 801216c:	24000780 	.word	0x24000780
 8012170:	24000708 	.word	0x24000708
 8012174:	24000d30 	.word	0x24000d30

08012178 <autoware_auto_vehicle_msgs__msg__SteeringReport__rosidl_typesupport_introspection_c__SteeringReport_init_function>:
 8012178:	f004 bd0a 	b.w	8016b90 <autoware_auto_vehicle_msgs__msg__SteeringReport__init>

0801217c <autoware_auto_vehicle_msgs__msg__SteeringReport__rosidl_typesupport_introspection_c__SteeringReport_fini_function>:
 801217c:	f004 bd1c 	b.w	8016bb8 <autoware_auto_vehicle_msgs__msg__SteeringReport__fini>

08012180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport>:
 8012180:	b508      	push	{r3, lr}
 8012182:	f000 fc7b 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012186:	4b06      	ldr	r3, [pc, #24]	@ (80121a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x20>)
 8012188:	4906      	ldr	r1, [pc, #24]	@ (80121a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x24>)
 801218a:	681a      	ldr	r2, [r3, #0]
 801218c:	60c8      	str	r0, [r1, #12]
 801218e:	b10a      	cbz	r2, 8012194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x14>
 8012190:	4803      	ldr	r0, [pc, #12]	@ (80121a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x20>)
 8012192:	bd08      	pop	{r3, pc}
 8012194:	4a04      	ldr	r2, [pc, #16]	@ (80121a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x28>)
 8012196:	4802      	ldr	r0, [pc, #8]	@ (80121a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x20>)
 8012198:	6812      	ldr	r2, [r2, #0]
 801219a:	601a      	str	r2, [r3, #0]
 801219c:	bd08      	pop	{r3, pc}
 801219e:	bf00      	nop
 80121a0:	24000804 	.word	0x24000804
 80121a4:	2400078c 	.word	0x2400078c
 80121a8:	24000d30 	.word	0x24000d30

080121ac <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__rosidl_typesupport_introspection_c__TurnIndicatorsCommand_init_function>:
 80121ac:	f004 bd08 	b.w	8016bc0 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__init>

080121b0 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__rosidl_typesupport_introspection_c__TurnIndicatorsCommand_fini_function>:
 80121b0:	f004 bd1a 	b.w	8016be8 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__fini>

080121b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand>:
 80121b4:	b508      	push	{r3, lr}
 80121b6:	f000 fc61 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80121ba:	4b06      	ldr	r3, [pc, #24]	@ (80121d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x20>)
 80121bc:	4906      	ldr	r1, [pc, #24]	@ (80121d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x24>)
 80121be:	681a      	ldr	r2, [r3, #0]
 80121c0:	60c8      	str	r0, [r1, #12]
 80121c2:	b10a      	cbz	r2, 80121c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x14>
 80121c4:	4803      	ldr	r0, [pc, #12]	@ (80121d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x20>)
 80121c6:	bd08      	pop	{r3, pc}
 80121c8:	4a04      	ldr	r2, [pc, #16]	@ (80121dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x28>)
 80121ca:	4802      	ldr	r0, [pc, #8]	@ (80121d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x20>)
 80121cc:	6812      	ldr	r2, [r2, #0]
 80121ce:	601a      	str	r2, [r3, #0]
 80121d0:	bd08      	pop	{r3, pc}
 80121d2:	bf00      	nop
 80121d4:	24000888 	.word	0x24000888
 80121d8:	24000810 	.word	0x24000810
 80121dc:	24000d30 	.word	0x24000d30

080121e0 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__rosidl_typesupport_introspection_c__TurnIndicatorsReport_init_function>:
 80121e0:	f004 bd06 	b.w	8016bf0 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__init>

080121e4 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__rosidl_typesupport_introspection_c__TurnIndicatorsReport_fini_function>:
 80121e4:	f004 bd18 	b.w	8016c18 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__fini>

080121e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport>:
 80121e8:	b508      	push	{r3, lr}
 80121ea:	f000 fc47 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80121ee:	4b06      	ldr	r3, [pc, #24]	@ (8012208 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x20>)
 80121f0:	4906      	ldr	r1, [pc, #24]	@ (801220c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x24>)
 80121f2:	681a      	ldr	r2, [r3, #0]
 80121f4:	60c8      	str	r0, [r1, #12]
 80121f6:	b10a      	cbz	r2, 80121fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x14>
 80121f8:	4803      	ldr	r0, [pc, #12]	@ (8012208 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x20>)
 80121fa:	bd08      	pop	{r3, pc}
 80121fc:	4a04      	ldr	r2, [pc, #16]	@ (8012210 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x28>)
 80121fe:	4802      	ldr	r0, [pc, #8]	@ (8012208 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x20>)
 8012200:	6812      	ldr	r2, [r2, #0]
 8012202:	601a      	str	r2, [r3, #0]
 8012204:	bd08      	pop	{r3, pc}
 8012206:	bf00      	nop
 8012208:	2400090c 	.word	0x2400090c
 801220c:	24000894 	.word	0x24000894
 8012210:	24000d30 	.word	0x24000d30

08012214 <autoware_auto_vehicle_msgs__msg__VelocityReport__rosidl_typesupport_introspection_c__VelocityReport_init_function>:
 8012214:	f004 bd04 	b.w	8016c20 <autoware_auto_vehicle_msgs__msg__VelocityReport__init>

08012218 <autoware_auto_vehicle_msgs__msg__VelocityReport__rosidl_typesupport_introspection_c__VelocityReport_fini_function>:
 8012218:	f004 bd18 	b.w	8016c4c <autoware_auto_vehicle_msgs__msg__VelocityReport__fini>

0801221c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport>:
 801221c:	b508      	push	{r3, lr}
 801221e:	f004 f897 	bl	8016350 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8012222:	4b06      	ldr	r3, [pc, #24]	@ (801223c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x20>)
 8012224:	4906      	ldr	r1, [pc, #24]	@ (8012240 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x24>)
 8012226:	681a      	ldr	r2, [r3, #0]
 8012228:	60c8      	str	r0, [r1, #12]
 801222a:	b10a      	cbz	r2, 8012230 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x14>
 801222c:	4803      	ldr	r0, [pc, #12]	@ (801223c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x20>)
 801222e:	bd08      	pop	{r3, pc}
 8012230:	4a04      	ldr	r2, [pc, #16]	@ (8012244 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x28>)
 8012232:	4802      	ldr	r0, [pc, #8]	@ (801223c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x20>)
 8012234:	6812      	ldr	r2, [r2, #0]
 8012236:	601a      	str	r2, [r3, #0]
 8012238:	bd08      	pop	{r3, pc}
 801223a:	bf00      	nop
 801223c:	24000a08 	.word	0x24000a08
 8012240:	24000918 	.word	0x24000918
 8012244:	24000d30 	.word	0x24000d30

08012248 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request>:
 8012248:	4800      	ldr	r0, [pc, #0]	@ (801224c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x4>)
 801224a:	4770      	bx	lr
 801224c:	24000a30 	.word	0x24000a30

08012250 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response>:
 8012250:	4800      	ldr	r0, [pc, #0]	@ (8012254 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0x4>)
 8012252:	4770      	bx	lr
 8012254:	24000a3c 	.word	0x24000a3c

08012258 <_ControlModeCommand_Response__max_serialized_size>:
 8012258:	2101      	movs	r1, #1
 801225a:	2000      	movs	r0, #0
 801225c:	b508      	push	{r3, lr}
 801225e:	f001 ff1f 	bl	80140a0 <ucdr_alignment>
 8012262:	3001      	adds	r0, #1
 8012264:	bd08      	pop	{r3, pc}
 8012266:	bf00      	nop

08012268 <_ControlModeCommand_Response__cdr_deserialize>:
 8012268:	b109      	cbz	r1, 801226e <_ControlModeCommand_Response__cdr_deserialize+0x6>
 801226a:	f000 bc93 	b.w	8012b94 <ucdr_deserialize_bool>
 801226e:	4608      	mov	r0, r1
 8012270:	4770      	bx	lr
 8012272:	bf00      	nop

08012274 <get_serialized_size_autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request>:
 8012274:	b538      	push	{r3, r4, r5, lr}
 8012276:	b158      	cbz	r0, 8012290 <get_serialized_size_autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request+0x1c>
 8012278:	460d      	mov	r5, r1
 801227a:	f000 fc0d 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801227e:	2101      	movs	r1, #1
 8012280:	182c      	adds	r4, r5, r0
 8012282:	f1c5 0501 	rsb	r5, r5, #1
 8012286:	4620      	mov	r0, r4
 8012288:	f001 ff0a 	bl	80140a0 <ucdr_alignment>
 801228c:	4428      	add	r0, r5
 801228e:	4420      	add	r0, r4
 8012290:	bd38      	pop	{r3, r4, r5, pc}
 8012292:	bf00      	nop

08012294 <get_serialized_size_autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response>:
 8012294:	b138      	cbz	r0, 80122a6 <get_serialized_size_autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response+0x12>
 8012296:	b508      	push	{r3, lr}
 8012298:	460b      	mov	r3, r1
 801229a:	2101      	movs	r1, #1
 801229c:	4618      	mov	r0, r3
 801229e:	f001 feff 	bl	80140a0 <ucdr_alignment>
 80122a2:	3001      	adds	r0, #1
 80122a4:	bd08      	pop	{r3, pc}
 80122a6:	4770      	bx	lr

080122a8 <_ControlModeCommand_Request__cdr_deserialize>:
 80122a8:	b538      	push	{r3, r4, r5, lr}
 80122aa:	460c      	mov	r4, r1
 80122ac:	b179      	cbz	r1, 80122ce <_ControlModeCommand_Request__cdr_deserialize+0x26>
 80122ae:	4605      	mov	r5, r0
 80122b0:	f000 fc56 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80122b4:	4603      	mov	r3, r0
 80122b6:	4621      	mov	r1, r4
 80122b8:	4628      	mov	r0, r5
 80122ba:	685b      	ldr	r3, [r3, #4]
 80122bc:	68db      	ldr	r3, [r3, #12]
 80122be:	4798      	blx	r3
 80122c0:	f104 0108 	add.w	r1, r4, #8
 80122c4:	4628      	mov	r0, r5
 80122c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122ca:	f000 bc91 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 80122ce:	4608      	mov	r0, r1
 80122d0:	bd38      	pop	{r3, r4, r5, pc}
 80122d2:	bf00      	nop

080122d4 <_ControlModeCommand_Request__cdr_serialize>:
 80122d4:	b180      	cbz	r0, 80122f8 <_ControlModeCommand_Request__cdr_serialize+0x24>
 80122d6:	b538      	push	{r3, r4, r5, lr}
 80122d8:	4604      	mov	r4, r0
 80122da:	460d      	mov	r5, r1
 80122dc:	f000 fc40 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80122e0:	4603      	mov	r3, r0
 80122e2:	4629      	mov	r1, r5
 80122e4:	4620      	mov	r0, r4
 80122e6:	685b      	ldr	r3, [r3, #4]
 80122e8:	689b      	ldr	r3, [r3, #8]
 80122ea:	4798      	blx	r3
 80122ec:	7a21      	ldrb	r1, [r4, #8]
 80122ee:	4628      	mov	r0, r5
 80122f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122f4:	f000 bc66 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 80122f8:	4770      	bx	lr
 80122fa:	bf00      	nop

080122fc <_ControlModeCommand_Response__cdr_serialize>:
 80122fc:	460a      	mov	r2, r1
 80122fe:	b118      	cbz	r0, 8012308 <_ControlModeCommand_Response__cdr_serialize+0xc>
 8012300:	7801      	ldrb	r1, [r0, #0]
 8012302:	4610      	mov	r0, r2
 8012304:	f000 bc30 	b.w	8012b68 <ucdr_serialize_bool>
 8012308:	4770      	bx	lr
 801230a:	bf00      	nop

0801230c <_ControlModeCommand_Response__get_serialized_size>:
 801230c:	b130      	cbz	r0, 801231c <_ControlModeCommand_Response__get_serialized_size+0x10>
 801230e:	2101      	movs	r1, #1
 8012310:	2000      	movs	r0, #0
 8012312:	b508      	push	{r3, lr}
 8012314:	f001 fec4 	bl	80140a0 <ucdr_alignment>
 8012318:	3001      	adds	r0, #1
 801231a:	bd08      	pop	{r3, pc}
 801231c:	4770      	bx	lr
 801231e:	bf00      	nop

08012320 <_ControlModeCommand_Request__get_serialized_size>:
 8012320:	b150      	cbz	r0, 8012338 <_ControlModeCommand_Request__get_serialized_size+0x18>
 8012322:	2100      	movs	r1, #0
 8012324:	b510      	push	{r4, lr}
 8012326:	f000 fbb7 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801232a:	4604      	mov	r4, r0
 801232c:	2101      	movs	r1, #1
 801232e:	f001 feb7 	bl	80140a0 <ucdr_alignment>
 8012332:	4420      	add	r0, r4
 8012334:	3001      	adds	r0, #1
 8012336:	bd10      	pop	{r4, pc}
 8012338:	4770      	bx	lr
 801233a:	bf00      	nop

0801233c <_ControlModeCommand_Request__max_serialized_size>:
 801233c:	b510      	push	{r4, lr}
 801233e:	b082      	sub	sp, #8
 8012340:	2401      	movs	r4, #1
 8012342:	2100      	movs	r1, #0
 8012344:	f10d 0007 	add.w	r0, sp, #7
 8012348:	f88d 4007 	strb.w	r4, [sp, #7]
 801234c:	f000 fbf4 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8012350:	4621      	mov	r1, r4
 8012352:	4604      	mov	r4, r0
 8012354:	f001 fea4 	bl	80140a0 <ucdr_alignment>
 8012358:	4420      	add	r0, r4
 801235a:	3001      	adds	r0, #1
 801235c:	b002      	add	sp, #8
 801235e:	bd10      	pop	{r4, pc}

08012360 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand>:
 8012360:	4800      	ldr	r0, [pc, #0]	@ (8012364 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__autoware_auto_vehicle_msgs__srv__ControlModeCommand+0x4>)
 8012362:	4770      	bx	lr
 8012364:	24000a24 	.word	0x24000a24

08012368 <get_serialized_size_autoware_auto_vehicle_msgs__msg__ControlModeReport>:
 8012368:	b538      	push	{r3, r4, r5, lr}
 801236a:	b158      	cbz	r0, 8012384 <get_serialized_size_autoware_auto_vehicle_msgs__msg__ControlModeReport+0x1c>
 801236c:	460d      	mov	r5, r1
 801236e:	f000 fb93 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8012372:	2101      	movs	r1, #1
 8012374:	182c      	adds	r4, r5, r0
 8012376:	f1c5 0501 	rsb	r5, r5, #1
 801237a:	4620      	mov	r0, r4
 801237c:	f001 fe90 	bl	80140a0 <ucdr_alignment>
 8012380:	4428      	add	r0, r5
 8012382:	4420      	add	r0, r4
 8012384:	bd38      	pop	{r3, r4, r5, pc}
 8012386:	bf00      	nop

08012388 <_ControlModeReport__cdr_deserialize>:
 8012388:	b538      	push	{r3, r4, r5, lr}
 801238a:	460c      	mov	r4, r1
 801238c:	b179      	cbz	r1, 80123ae <_ControlModeReport__cdr_deserialize+0x26>
 801238e:	4605      	mov	r5, r0
 8012390:	f000 fbe6 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012394:	4603      	mov	r3, r0
 8012396:	4621      	mov	r1, r4
 8012398:	4628      	mov	r0, r5
 801239a:	685b      	ldr	r3, [r3, #4]
 801239c:	68db      	ldr	r3, [r3, #12]
 801239e:	4798      	blx	r3
 80123a0:	f104 0108 	add.w	r1, r4, #8
 80123a4:	4628      	mov	r0, r5
 80123a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123aa:	f000 bc21 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 80123ae:	4608      	mov	r0, r1
 80123b0:	bd38      	pop	{r3, r4, r5, pc}
 80123b2:	bf00      	nop

080123b4 <_ControlModeReport__cdr_serialize>:
 80123b4:	b180      	cbz	r0, 80123d8 <_ControlModeReport__cdr_serialize+0x24>
 80123b6:	b538      	push	{r3, r4, r5, lr}
 80123b8:	4604      	mov	r4, r0
 80123ba:	460d      	mov	r5, r1
 80123bc:	f000 fbd0 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80123c0:	4603      	mov	r3, r0
 80123c2:	4629      	mov	r1, r5
 80123c4:	4620      	mov	r0, r4
 80123c6:	685b      	ldr	r3, [r3, #4]
 80123c8:	689b      	ldr	r3, [r3, #8]
 80123ca:	4798      	blx	r3
 80123cc:	7a21      	ldrb	r1, [r4, #8]
 80123ce:	4628      	mov	r0, r5
 80123d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123d4:	f000 bbf6 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 80123d8:	4770      	bx	lr
 80123da:	bf00      	nop

080123dc <_ControlModeReport__get_serialized_size>:
 80123dc:	b150      	cbz	r0, 80123f4 <_ControlModeReport__get_serialized_size+0x18>
 80123de:	2100      	movs	r1, #0
 80123e0:	b510      	push	{r4, lr}
 80123e2:	f000 fb59 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80123e6:	4604      	mov	r4, r0
 80123e8:	2101      	movs	r1, #1
 80123ea:	f001 fe59 	bl	80140a0 <ucdr_alignment>
 80123ee:	4420      	add	r0, r4
 80123f0:	3001      	adds	r0, #1
 80123f2:	bd10      	pop	{r4, pc}
 80123f4:	4770      	bx	lr
 80123f6:	bf00      	nop

080123f8 <_ControlModeReport__max_serialized_size>:
 80123f8:	b510      	push	{r4, lr}
 80123fa:	b082      	sub	sp, #8
 80123fc:	2401      	movs	r4, #1
 80123fe:	2100      	movs	r1, #0
 8012400:	f10d 0007 	add.w	r0, sp, #7
 8012404:	f88d 4007 	strb.w	r4, [sp, #7]
 8012408:	f000 fb96 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 801240c:	4621      	mov	r1, r4
 801240e:	4604      	mov	r4, r0
 8012410:	f001 fe46 	bl	80140a0 <ucdr_alignment>
 8012414:	4420      	add	r0, r4
 8012416:	3001      	adds	r0, #1
 8012418:	b002      	add	sp, #8
 801241a:	bd10      	pop	{r4, pc}

0801241c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport>:
 801241c:	4800      	ldr	r0, [pc, #0]	@ (8012420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__ControlModeReport+0x4>)
 801241e:	4770      	bx	lr
 8012420:	24000a80 	.word	0x24000a80

08012424 <get_serialized_size_autoware_auto_vehicle_msgs__msg__GearCommand>:
 8012424:	b538      	push	{r3, r4, r5, lr}
 8012426:	b158      	cbz	r0, 8012440 <get_serialized_size_autoware_auto_vehicle_msgs__msg__GearCommand+0x1c>
 8012428:	460d      	mov	r5, r1
 801242a:	f000 fb35 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801242e:	2101      	movs	r1, #1
 8012430:	182c      	adds	r4, r5, r0
 8012432:	f1c5 0501 	rsb	r5, r5, #1
 8012436:	4620      	mov	r0, r4
 8012438:	f001 fe32 	bl	80140a0 <ucdr_alignment>
 801243c:	4428      	add	r0, r5
 801243e:	4420      	add	r0, r4
 8012440:	bd38      	pop	{r3, r4, r5, pc}
 8012442:	bf00      	nop

08012444 <_GearCommand__cdr_deserialize>:
 8012444:	b538      	push	{r3, r4, r5, lr}
 8012446:	460c      	mov	r4, r1
 8012448:	b179      	cbz	r1, 801246a <_GearCommand__cdr_deserialize+0x26>
 801244a:	4605      	mov	r5, r0
 801244c:	f000 fb88 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012450:	4603      	mov	r3, r0
 8012452:	4621      	mov	r1, r4
 8012454:	4628      	mov	r0, r5
 8012456:	685b      	ldr	r3, [r3, #4]
 8012458:	68db      	ldr	r3, [r3, #12]
 801245a:	4798      	blx	r3
 801245c:	f104 0108 	add.w	r1, r4, #8
 8012460:	4628      	mov	r0, r5
 8012462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012466:	f000 bbc3 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 801246a:	4608      	mov	r0, r1
 801246c:	bd38      	pop	{r3, r4, r5, pc}
 801246e:	bf00      	nop

08012470 <_GearCommand__cdr_serialize>:
 8012470:	b180      	cbz	r0, 8012494 <_GearCommand__cdr_serialize+0x24>
 8012472:	b538      	push	{r3, r4, r5, lr}
 8012474:	4604      	mov	r4, r0
 8012476:	460d      	mov	r5, r1
 8012478:	f000 fb72 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801247c:	4603      	mov	r3, r0
 801247e:	4629      	mov	r1, r5
 8012480:	4620      	mov	r0, r4
 8012482:	685b      	ldr	r3, [r3, #4]
 8012484:	689b      	ldr	r3, [r3, #8]
 8012486:	4798      	blx	r3
 8012488:	7a21      	ldrb	r1, [r4, #8]
 801248a:	4628      	mov	r0, r5
 801248c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012490:	f000 bb98 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 8012494:	4770      	bx	lr
 8012496:	bf00      	nop

08012498 <_GearCommand__get_serialized_size>:
 8012498:	b150      	cbz	r0, 80124b0 <_GearCommand__get_serialized_size+0x18>
 801249a:	2100      	movs	r1, #0
 801249c:	b510      	push	{r4, lr}
 801249e:	f000 fafb 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80124a2:	4604      	mov	r4, r0
 80124a4:	2101      	movs	r1, #1
 80124a6:	f001 fdfb 	bl	80140a0 <ucdr_alignment>
 80124aa:	4420      	add	r0, r4
 80124ac:	3001      	adds	r0, #1
 80124ae:	bd10      	pop	{r4, pc}
 80124b0:	4770      	bx	lr
 80124b2:	bf00      	nop

080124b4 <_GearCommand__max_serialized_size>:
 80124b4:	b510      	push	{r4, lr}
 80124b6:	b082      	sub	sp, #8
 80124b8:	2401      	movs	r4, #1
 80124ba:	2100      	movs	r1, #0
 80124bc:	f10d 0007 	add.w	r0, sp, #7
 80124c0:	f88d 4007 	strb.w	r4, [sp, #7]
 80124c4:	f000 fb38 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 80124c8:	4621      	mov	r1, r4
 80124ca:	4604      	mov	r4, r0
 80124cc:	f001 fde8 	bl	80140a0 <ucdr_alignment>
 80124d0:	4420      	add	r0, r4
 80124d2:	3001      	adds	r0, #1
 80124d4:	b002      	add	sp, #8
 80124d6:	bd10      	pop	{r4, pc}

080124d8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand>:
 80124d8:	4800      	ldr	r0, [pc, #0]	@ (80124dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearCommand+0x4>)
 80124da:	4770      	bx	lr
 80124dc:	24000aa8 	.word	0x24000aa8

080124e0 <get_serialized_size_autoware_auto_vehicle_msgs__msg__GearReport>:
 80124e0:	b538      	push	{r3, r4, r5, lr}
 80124e2:	b158      	cbz	r0, 80124fc <get_serialized_size_autoware_auto_vehicle_msgs__msg__GearReport+0x1c>
 80124e4:	460d      	mov	r5, r1
 80124e6:	f000 fad7 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80124ea:	2101      	movs	r1, #1
 80124ec:	182c      	adds	r4, r5, r0
 80124ee:	f1c5 0501 	rsb	r5, r5, #1
 80124f2:	4620      	mov	r0, r4
 80124f4:	f001 fdd4 	bl	80140a0 <ucdr_alignment>
 80124f8:	4428      	add	r0, r5
 80124fa:	4420      	add	r0, r4
 80124fc:	bd38      	pop	{r3, r4, r5, pc}
 80124fe:	bf00      	nop

08012500 <_GearReport__cdr_deserialize>:
 8012500:	b538      	push	{r3, r4, r5, lr}
 8012502:	460c      	mov	r4, r1
 8012504:	b179      	cbz	r1, 8012526 <_GearReport__cdr_deserialize+0x26>
 8012506:	4605      	mov	r5, r0
 8012508:	f000 fb2a 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801250c:	4603      	mov	r3, r0
 801250e:	4621      	mov	r1, r4
 8012510:	4628      	mov	r0, r5
 8012512:	685b      	ldr	r3, [r3, #4]
 8012514:	68db      	ldr	r3, [r3, #12]
 8012516:	4798      	blx	r3
 8012518:	f104 0108 	add.w	r1, r4, #8
 801251c:	4628      	mov	r0, r5
 801251e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012522:	f000 bb65 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 8012526:	4608      	mov	r0, r1
 8012528:	bd38      	pop	{r3, r4, r5, pc}
 801252a:	bf00      	nop

0801252c <_GearReport__cdr_serialize>:
 801252c:	b180      	cbz	r0, 8012550 <_GearReport__cdr_serialize+0x24>
 801252e:	b538      	push	{r3, r4, r5, lr}
 8012530:	4604      	mov	r4, r0
 8012532:	460d      	mov	r5, r1
 8012534:	f000 fb14 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012538:	4603      	mov	r3, r0
 801253a:	4629      	mov	r1, r5
 801253c:	4620      	mov	r0, r4
 801253e:	685b      	ldr	r3, [r3, #4]
 8012540:	689b      	ldr	r3, [r3, #8]
 8012542:	4798      	blx	r3
 8012544:	7a21      	ldrb	r1, [r4, #8]
 8012546:	4628      	mov	r0, r5
 8012548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801254c:	f000 bb3a 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 8012550:	4770      	bx	lr
 8012552:	bf00      	nop

08012554 <_GearReport__get_serialized_size>:
 8012554:	b150      	cbz	r0, 801256c <_GearReport__get_serialized_size+0x18>
 8012556:	2100      	movs	r1, #0
 8012558:	b510      	push	{r4, lr}
 801255a:	f000 fa9d 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801255e:	4604      	mov	r4, r0
 8012560:	2101      	movs	r1, #1
 8012562:	f001 fd9d 	bl	80140a0 <ucdr_alignment>
 8012566:	4420      	add	r0, r4
 8012568:	3001      	adds	r0, #1
 801256a:	bd10      	pop	{r4, pc}
 801256c:	4770      	bx	lr
 801256e:	bf00      	nop

08012570 <_GearReport__max_serialized_size>:
 8012570:	b510      	push	{r4, lr}
 8012572:	b082      	sub	sp, #8
 8012574:	2401      	movs	r4, #1
 8012576:	2100      	movs	r1, #0
 8012578:	f10d 0007 	add.w	r0, sp, #7
 801257c:	f88d 4007 	strb.w	r4, [sp, #7]
 8012580:	f000 fada 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8012584:	4621      	mov	r1, r4
 8012586:	4604      	mov	r4, r0
 8012588:	f001 fd8a 	bl	80140a0 <ucdr_alignment>
 801258c:	4420      	add	r0, r4
 801258e:	3001      	adds	r0, #1
 8012590:	b002      	add	sp, #8
 8012592:	bd10      	pop	{r4, pc}

08012594 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport>:
 8012594:	4800      	ldr	r0, [pc, #0]	@ (8012598 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__GearReport+0x4>)
 8012596:	4770      	bx	lr
 8012598:	24000ad0 	.word	0x24000ad0

0801259c <get_serialized_size_autoware_auto_vehicle_msgs__msg__HazardLightsCommand>:
 801259c:	b538      	push	{r3, r4, r5, lr}
 801259e:	b158      	cbz	r0, 80125b8 <get_serialized_size_autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x1c>
 80125a0:	460d      	mov	r5, r1
 80125a2:	f000 fa79 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80125a6:	2101      	movs	r1, #1
 80125a8:	182c      	adds	r4, r5, r0
 80125aa:	f1c5 0501 	rsb	r5, r5, #1
 80125ae:	4620      	mov	r0, r4
 80125b0:	f001 fd76 	bl	80140a0 <ucdr_alignment>
 80125b4:	4428      	add	r0, r5
 80125b6:	4420      	add	r0, r4
 80125b8:	bd38      	pop	{r3, r4, r5, pc}
 80125ba:	bf00      	nop

080125bc <_HazardLightsCommand__cdr_deserialize>:
 80125bc:	b538      	push	{r3, r4, r5, lr}
 80125be:	460c      	mov	r4, r1
 80125c0:	b179      	cbz	r1, 80125e2 <_HazardLightsCommand__cdr_deserialize+0x26>
 80125c2:	4605      	mov	r5, r0
 80125c4:	f000 facc 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80125c8:	4603      	mov	r3, r0
 80125ca:	4621      	mov	r1, r4
 80125cc:	4628      	mov	r0, r5
 80125ce:	685b      	ldr	r3, [r3, #4]
 80125d0:	68db      	ldr	r3, [r3, #12]
 80125d2:	4798      	blx	r3
 80125d4:	f104 0108 	add.w	r1, r4, #8
 80125d8:	4628      	mov	r0, r5
 80125da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125de:	f000 bb07 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 80125e2:	4608      	mov	r0, r1
 80125e4:	bd38      	pop	{r3, r4, r5, pc}
 80125e6:	bf00      	nop

080125e8 <_HazardLightsCommand__cdr_serialize>:
 80125e8:	b180      	cbz	r0, 801260c <_HazardLightsCommand__cdr_serialize+0x24>
 80125ea:	b538      	push	{r3, r4, r5, lr}
 80125ec:	4604      	mov	r4, r0
 80125ee:	460d      	mov	r5, r1
 80125f0:	f000 fab6 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80125f4:	4603      	mov	r3, r0
 80125f6:	4629      	mov	r1, r5
 80125f8:	4620      	mov	r0, r4
 80125fa:	685b      	ldr	r3, [r3, #4]
 80125fc:	689b      	ldr	r3, [r3, #8]
 80125fe:	4798      	blx	r3
 8012600:	7a21      	ldrb	r1, [r4, #8]
 8012602:	4628      	mov	r0, r5
 8012604:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012608:	f000 badc 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 801260c:	4770      	bx	lr
 801260e:	bf00      	nop

08012610 <_HazardLightsCommand__get_serialized_size>:
 8012610:	b150      	cbz	r0, 8012628 <_HazardLightsCommand__get_serialized_size+0x18>
 8012612:	2100      	movs	r1, #0
 8012614:	b510      	push	{r4, lr}
 8012616:	f000 fa3f 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801261a:	4604      	mov	r4, r0
 801261c:	2101      	movs	r1, #1
 801261e:	f001 fd3f 	bl	80140a0 <ucdr_alignment>
 8012622:	4420      	add	r0, r4
 8012624:	3001      	adds	r0, #1
 8012626:	bd10      	pop	{r4, pc}
 8012628:	4770      	bx	lr
 801262a:	bf00      	nop

0801262c <_HazardLightsCommand__max_serialized_size>:
 801262c:	b510      	push	{r4, lr}
 801262e:	b082      	sub	sp, #8
 8012630:	2401      	movs	r4, #1
 8012632:	2100      	movs	r1, #0
 8012634:	f10d 0007 	add.w	r0, sp, #7
 8012638:	f88d 4007 	strb.w	r4, [sp, #7]
 801263c:	f000 fa7c 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8012640:	4621      	mov	r1, r4
 8012642:	4604      	mov	r4, r0
 8012644:	f001 fd2c 	bl	80140a0 <ucdr_alignment>
 8012648:	4420      	add	r0, r4
 801264a:	3001      	adds	r0, #1
 801264c:	b002      	add	sp, #8
 801264e:	bd10      	pop	{r4, pc}

08012650 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand>:
 8012650:	4800      	ldr	r0, [pc, #0]	@ (8012654 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsCommand+0x4>)
 8012652:	4770      	bx	lr
 8012654:	24000af8 	.word	0x24000af8

08012658 <get_serialized_size_autoware_auto_vehicle_msgs__msg__HazardLightsReport>:
 8012658:	b538      	push	{r3, r4, r5, lr}
 801265a:	b158      	cbz	r0, 8012674 <get_serialized_size_autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x1c>
 801265c:	460d      	mov	r5, r1
 801265e:	f000 fa1b 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8012662:	2101      	movs	r1, #1
 8012664:	182c      	adds	r4, r5, r0
 8012666:	f1c5 0501 	rsb	r5, r5, #1
 801266a:	4620      	mov	r0, r4
 801266c:	f001 fd18 	bl	80140a0 <ucdr_alignment>
 8012670:	4428      	add	r0, r5
 8012672:	4420      	add	r0, r4
 8012674:	bd38      	pop	{r3, r4, r5, pc}
 8012676:	bf00      	nop

08012678 <_HazardLightsReport__cdr_deserialize>:
 8012678:	b538      	push	{r3, r4, r5, lr}
 801267a:	460c      	mov	r4, r1
 801267c:	b179      	cbz	r1, 801269e <_HazardLightsReport__cdr_deserialize+0x26>
 801267e:	4605      	mov	r5, r0
 8012680:	f000 fa6e 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012684:	4603      	mov	r3, r0
 8012686:	4621      	mov	r1, r4
 8012688:	4628      	mov	r0, r5
 801268a:	685b      	ldr	r3, [r3, #4]
 801268c:	68db      	ldr	r3, [r3, #12]
 801268e:	4798      	blx	r3
 8012690:	f104 0108 	add.w	r1, r4, #8
 8012694:	4628      	mov	r0, r5
 8012696:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801269a:	f000 baa9 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 801269e:	4608      	mov	r0, r1
 80126a0:	bd38      	pop	{r3, r4, r5, pc}
 80126a2:	bf00      	nop

080126a4 <_HazardLightsReport__cdr_serialize>:
 80126a4:	b180      	cbz	r0, 80126c8 <_HazardLightsReport__cdr_serialize+0x24>
 80126a6:	b538      	push	{r3, r4, r5, lr}
 80126a8:	4604      	mov	r4, r0
 80126aa:	460d      	mov	r5, r1
 80126ac:	f000 fa58 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80126b0:	4603      	mov	r3, r0
 80126b2:	4629      	mov	r1, r5
 80126b4:	4620      	mov	r0, r4
 80126b6:	685b      	ldr	r3, [r3, #4]
 80126b8:	689b      	ldr	r3, [r3, #8]
 80126ba:	4798      	blx	r3
 80126bc:	7a21      	ldrb	r1, [r4, #8]
 80126be:	4628      	mov	r0, r5
 80126c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126c4:	f000 ba7e 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 80126c8:	4770      	bx	lr
 80126ca:	bf00      	nop

080126cc <_HazardLightsReport__get_serialized_size>:
 80126cc:	b150      	cbz	r0, 80126e4 <_HazardLightsReport__get_serialized_size+0x18>
 80126ce:	2100      	movs	r1, #0
 80126d0:	b510      	push	{r4, lr}
 80126d2:	f000 f9e1 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80126d6:	4604      	mov	r4, r0
 80126d8:	2101      	movs	r1, #1
 80126da:	f001 fce1 	bl	80140a0 <ucdr_alignment>
 80126de:	4420      	add	r0, r4
 80126e0:	3001      	adds	r0, #1
 80126e2:	bd10      	pop	{r4, pc}
 80126e4:	4770      	bx	lr
 80126e6:	bf00      	nop

080126e8 <_HazardLightsReport__max_serialized_size>:
 80126e8:	b510      	push	{r4, lr}
 80126ea:	b082      	sub	sp, #8
 80126ec:	2401      	movs	r4, #1
 80126ee:	2100      	movs	r1, #0
 80126f0:	f10d 0007 	add.w	r0, sp, #7
 80126f4:	f88d 4007 	strb.w	r4, [sp, #7]
 80126f8:	f000 fa1e 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 80126fc:	4621      	mov	r1, r4
 80126fe:	4604      	mov	r4, r0
 8012700:	f001 fcce 	bl	80140a0 <ucdr_alignment>
 8012704:	4420      	add	r0, r4
 8012706:	3001      	adds	r0, #1
 8012708:	b002      	add	sp, #8
 801270a:	bd10      	pop	{r4, pc}

0801270c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport>:
 801270c:	4800      	ldr	r0, [pc, #0]	@ (8012710 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__HazardLightsReport+0x4>)
 801270e:	4770      	bx	lr
 8012710:	24000b20 	.word	0x24000b20

08012714 <get_serialized_size_autoware_auto_vehicle_msgs__msg__SteeringReport>:
 8012714:	b538      	push	{r3, r4, r5, lr}
 8012716:	b158      	cbz	r0, 8012730 <get_serialized_size_autoware_auto_vehicle_msgs__msg__SteeringReport+0x1c>
 8012718:	460d      	mov	r5, r1
 801271a:	f000 f9bd 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801271e:	2104      	movs	r1, #4
 8012720:	182c      	adds	r4, r5, r0
 8012722:	f1c5 0504 	rsb	r5, r5, #4
 8012726:	4620      	mov	r0, r4
 8012728:	f001 fcba 	bl	80140a0 <ucdr_alignment>
 801272c:	4428      	add	r0, r5
 801272e:	4420      	add	r0, r4
 8012730:	bd38      	pop	{r3, r4, r5, pc}
 8012732:	bf00      	nop

08012734 <_SteeringReport__cdr_deserialize>:
 8012734:	b538      	push	{r3, r4, r5, lr}
 8012736:	460c      	mov	r4, r1
 8012738:	b179      	cbz	r1, 801275a <_SteeringReport__cdr_deserialize+0x26>
 801273a:	4605      	mov	r5, r0
 801273c:	f000 fa10 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012740:	4603      	mov	r3, r0
 8012742:	4621      	mov	r1, r4
 8012744:	4628      	mov	r0, r5
 8012746:	685b      	ldr	r3, [r3, #4]
 8012748:	68db      	ldr	r3, [r3, #12]
 801274a:	4798      	blx	r3
 801274c:	f104 0108 	add.w	r1, r4, #8
 8012750:	4628      	mov	r0, r5
 8012752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012756:	f001 ba25 	b.w	8013ba4 <ucdr_deserialize_float>
 801275a:	4608      	mov	r0, r1
 801275c:	bd38      	pop	{r3, r4, r5, pc}
 801275e:	bf00      	nop

08012760 <_SteeringReport__cdr_serialize>:
 8012760:	b188      	cbz	r0, 8012786 <_SteeringReport__cdr_serialize+0x26>
 8012762:	b538      	push	{r3, r4, r5, lr}
 8012764:	4604      	mov	r4, r0
 8012766:	460d      	mov	r5, r1
 8012768:	f000 f9fa 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801276c:	4603      	mov	r3, r0
 801276e:	4629      	mov	r1, r5
 8012770:	4620      	mov	r0, r4
 8012772:	685b      	ldr	r3, [r3, #4]
 8012774:	689b      	ldr	r3, [r3, #8]
 8012776:	4798      	blx	r3
 8012778:	ed94 0a02 	vldr	s0, [r4, #8]
 801277c:	4628      	mov	r0, r5
 801277e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012782:	f001 b977 	b.w	8013a74 <ucdr_serialize_float>
 8012786:	4770      	bx	lr

08012788 <_SteeringReport__get_serialized_size>:
 8012788:	b150      	cbz	r0, 80127a0 <_SteeringReport__get_serialized_size+0x18>
 801278a:	2100      	movs	r1, #0
 801278c:	b510      	push	{r4, lr}
 801278e:	f000 f983 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8012792:	4604      	mov	r4, r0
 8012794:	2104      	movs	r1, #4
 8012796:	f001 fc83 	bl	80140a0 <ucdr_alignment>
 801279a:	4420      	add	r0, r4
 801279c:	3004      	adds	r0, #4
 801279e:	bd10      	pop	{r4, pc}
 80127a0:	4770      	bx	lr
 80127a2:	bf00      	nop

080127a4 <_SteeringReport__max_serialized_size>:
 80127a4:	b510      	push	{r4, lr}
 80127a6:	b082      	sub	sp, #8
 80127a8:	2301      	movs	r3, #1
 80127aa:	2100      	movs	r1, #0
 80127ac:	f10d 0007 	add.w	r0, sp, #7
 80127b0:	f88d 3007 	strb.w	r3, [sp, #7]
 80127b4:	f000 f9c0 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 80127b8:	4604      	mov	r4, r0
 80127ba:	2104      	movs	r1, #4
 80127bc:	f001 fc70 	bl	80140a0 <ucdr_alignment>
 80127c0:	4420      	add	r0, r4
 80127c2:	3004      	adds	r0, #4
 80127c4:	b002      	add	sp, #8
 80127c6:	bd10      	pop	{r4, pc}

080127c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport>:
 80127c8:	4800      	ldr	r0, [pc, #0]	@ (80127cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__SteeringReport+0x4>)
 80127ca:	4770      	bx	lr
 80127cc:	24000b48 	.word	0x24000b48

080127d0 <get_serialized_size_autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand>:
 80127d0:	b538      	push	{r3, r4, r5, lr}
 80127d2:	b158      	cbz	r0, 80127ec <get_serialized_size_autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x1c>
 80127d4:	460d      	mov	r5, r1
 80127d6:	f000 f95f 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80127da:	2101      	movs	r1, #1
 80127dc:	182c      	adds	r4, r5, r0
 80127de:	f1c5 0501 	rsb	r5, r5, #1
 80127e2:	4620      	mov	r0, r4
 80127e4:	f001 fc5c 	bl	80140a0 <ucdr_alignment>
 80127e8:	4428      	add	r0, r5
 80127ea:	4420      	add	r0, r4
 80127ec:	bd38      	pop	{r3, r4, r5, pc}
 80127ee:	bf00      	nop

080127f0 <_TurnIndicatorsCommand__cdr_deserialize>:
 80127f0:	b538      	push	{r3, r4, r5, lr}
 80127f2:	460c      	mov	r4, r1
 80127f4:	b179      	cbz	r1, 8012816 <_TurnIndicatorsCommand__cdr_deserialize+0x26>
 80127f6:	4605      	mov	r5, r0
 80127f8:	f000 f9b2 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80127fc:	4603      	mov	r3, r0
 80127fe:	4621      	mov	r1, r4
 8012800:	4628      	mov	r0, r5
 8012802:	685b      	ldr	r3, [r3, #4]
 8012804:	68db      	ldr	r3, [r3, #12]
 8012806:	4798      	blx	r3
 8012808:	f104 0108 	add.w	r1, r4, #8
 801280c:	4628      	mov	r0, r5
 801280e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012812:	f000 b9ed 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 8012816:	4608      	mov	r0, r1
 8012818:	bd38      	pop	{r3, r4, r5, pc}
 801281a:	bf00      	nop

0801281c <_TurnIndicatorsCommand__cdr_serialize>:
 801281c:	b180      	cbz	r0, 8012840 <_TurnIndicatorsCommand__cdr_serialize+0x24>
 801281e:	b538      	push	{r3, r4, r5, lr}
 8012820:	4604      	mov	r4, r0
 8012822:	460d      	mov	r5, r1
 8012824:	f000 f99c 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012828:	4603      	mov	r3, r0
 801282a:	4629      	mov	r1, r5
 801282c:	4620      	mov	r0, r4
 801282e:	685b      	ldr	r3, [r3, #4]
 8012830:	689b      	ldr	r3, [r3, #8]
 8012832:	4798      	blx	r3
 8012834:	7a21      	ldrb	r1, [r4, #8]
 8012836:	4628      	mov	r0, r5
 8012838:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801283c:	f000 b9c2 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 8012840:	4770      	bx	lr
 8012842:	bf00      	nop

08012844 <_TurnIndicatorsCommand__get_serialized_size>:
 8012844:	b150      	cbz	r0, 801285c <_TurnIndicatorsCommand__get_serialized_size+0x18>
 8012846:	2100      	movs	r1, #0
 8012848:	b510      	push	{r4, lr}
 801284a:	f000 f925 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801284e:	4604      	mov	r4, r0
 8012850:	2101      	movs	r1, #1
 8012852:	f001 fc25 	bl	80140a0 <ucdr_alignment>
 8012856:	4420      	add	r0, r4
 8012858:	3001      	adds	r0, #1
 801285a:	bd10      	pop	{r4, pc}
 801285c:	4770      	bx	lr
 801285e:	bf00      	nop

08012860 <_TurnIndicatorsCommand__max_serialized_size>:
 8012860:	b510      	push	{r4, lr}
 8012862:	b082      	sub	sp, #8
 8012864:	2401      	movs	r4, #1
 8012866:	2100      	movs	r1, #0
 8012868:	f10d 0007 	add.w	r0, sp, #7
 801286c:	f88d 4007 	strb.w	r4, [sp, #7]
 8012870:	f000 f962 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8012874:	4621      	mov	r1, r4
 8012876:	4604      	mov	r4, r0
 8012878:	f001 fc12 	bl	80140a0 <ucdr_alignment>
 801287c:	4420      	add	r0, r4
 801287e:	3001      	adds	r0, #1
 8012880:	b002      	add	sp, #8
 8012882:	bd10      	pop	{r4, pc}

08012884 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand>:
 8012884:	4800      	ldr	r0, [pc, #0]	@ (8012888 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand+0x4>)
 8012886:	4770      	bx	lr
 8012888:	24000b70 	.word	0x24000b70

0801288c <get_serialized_size_autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport>:
 801288c:	b538      	push	{r3, r4, r5, lr}
 801288e:	b158      	cbz	r0, 80128a8 <get_serialized_size_autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x1c>
 8012890:	460d      	mov	r5, r1
 8012892:	f000 f901 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8012896:	2101      	movs	r1, #1
 8012898:	182c      	adds	r4, r5, r0
 801289a:	f1c5 0501 	rsb	r5, r5, #1
 801289e:	4620      	mov	r0, r4
 80128a0:	f001 fbfe 	bl	80140a0 <ucdr_alignment>
 80128a4:	4428      	add	r0, r5
 80128a6:	4420      	add	r0, r4
 80128a8:	bd38      	pop	{r3, r4, r5, pc}
 80128aa:	bf00      	nop

080128ac <_TurnIndicatorsReport__cdr_deserialize>:
 80128ac:	b538      	push	{r3, r4, r5, lr}
 80128ae:	460c      	mov	r4, r1
 80128b0:	b179      	cbz	r1, 80128d2 <_TurnIndicatorsReport__cdr_deserialize+0x26>
 80128b2:	4605      	mov	r5, r0
 80128b4:	f000 f954 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80128b8:	4603      	mov	r3, r0
 80128ba:	4621      	mov	r1, r4
 80128bc:	4628      	mov	r0, r5
 80128be:	685b      	ldr	r3, [r3, #4]
 80128c0:	68db      	ldr	r3, [r3, #12]
 80128c2:	4798      	blx	r3
 80128c4:	f104 0108 	add.w	r1, r4, #8
 80128c8:	4628      	mov	r0, r5
 80128ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80128ce:	f000 b98f 	b.w	8012bf0 <ucdr_deserialize_uint8_t>
 80128d2:	4608      	mov	r0, r1
 80128d4:	bd38      	pop	{r3, r4, r5, pc}
 80128d6:	bf00      	nop

080128d8 <_TurnIndicatorsReport__cdr_serialize>:
 80128d8:	b180      	cbz	r0, 80128fc <_TurnIndicatorsReport__cdr_serialize+0x24>
 80128da:	b538      	push	{r3, r4, r5, lr}
 80128dc:	4604      	mov	r4, r0
 80128de:	460d      	mov	r5, r1
 80128e0:	f000 f93e 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80128e4:	4603      	mov	r3, r0
 80128e6:	4629      	mov	r1, r5
 80128e8:	4620      	mov	r0, r4
 80128ea:	685b      	ldr	r3, [r3, #4]
 80128ec:	689b      	ldr	r3, [r3, #8]
 80128ee:	4798      	blx	r3
 80128f0:	7a21      	ldrb	r1, [r4, #8]
 80128f2:	4628      	mov	r0, r5
 80128f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80128f8:	f000 b964 	b.w	8012bc4 <ucdr_serialize_uint8_t>
 80128fc:	4770      	bx	lr
 80128fe:	bf00      	nop

08012900 <_TurnIndicatorsReport__get_serialized_size>:
 8012900:	b150      	cbz	r0, 8012918 <_TurnIndicatorsReport__get_serialized_size+0x18>
 8012902:	2100      	movs	r1, #0
 8012904:	b510      	push	{r4, lr}
 8012906:	f000 f8c7 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801290a:	4604      	mov	r4, r0
 801290c:	2101      	movs	r1, #1
 801290e:	f001 fbc7 	bl	80140a0 <ucdr_alignment>
 8012912:	4420      	add	r0, r4
 8012914:	3001      	adds	r0, #1
 8012916:	bd10      	pop	{r4, pc}
 8012918:	4770      	bx	lr
 801291a:	bf00      	nop

0801291c <_TurnIndicatorsReport__max_serialized_size>:
 801291c:	b510      	push	{r4, lr}
 801291e:	b082      	sub	sp, #8
 8012920:	2401      	movs	r4, #1
 8012922:	2100      	movs	r1, #0
 8012924:	f10d 0007 	add.w	r0, sp, #7
 8012928:	f88d 4007 	strb.w	r4, [sp, #7]
 801292c:	f000 f904 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8012930:	4621      	mov	r1, r4
 8012932:	4604      	mov	r4, r0
 8012934:	f001 fbb4 	bl	80140a0 <ucdr_alignment>
 8012938:	4420      	add	r0, r4
 801293a:	3001      	adds	r0, #1
 801293c:	b002      	add	sp, #8
 801293e:	bd10      	pop	{r4, pc}

08012940 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport>:
 8012940:	4800      	ldr	r0, [pc, #0]	@ (8012944 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport+0x4>)
 8012942:	4770      	bx	lr
 8012944:	24000b98 	.word	0x24000b98

08012948 <get_serialized_size_autoware_auto_vehicle_msgs__msg__VelocityReport>:
 8012948:	b1c8      	cbz	r0, 801297e <get_serialized_size_autoware_auto_vehicle_msgs__msg__VelocityReport+0x36>
 801294a:	b570      	push	{r4, r5, r6, lr}
 801294c:	460d      	mov	r5, r1
 801294e:	f003 fd23 	bl	8016398 <get_serialized_size_std_msgs__msg__Header>
 8012952:	2104      	movs	r1, #4
 8012954:	182e      	adds	r6, r5, r0
 8012956:	f1c5 0504 	rsb	r5, r5, #4
 801295a:	4630      	mov	r0, r6
 801295c:	f001 fba0 	bl	80140a0 <ucdr_alignment>
 8012960:	2104      	movs	r1, #4
 8012962:	1844      	adds	r4, r0, r1
 8012964:	4434      	add	r4, r6
 8012966:	4620      	mov	r0, r4
 8012968:	f001 fb9a 	bl	80140a0 <ucdr_alignment>
 801296c:	2104      	movs	r1, #4
 801296e:	4408      	add	r0, r1
 8012970:	4404      	add	r4, r0
 8012972:	4620      	mov	r0, r4
 8012974:	f001 fb94 	bl	80140a0 <ucdr_alignment>
 8012978:	4428      	add	r0, r5
 801297a:	4420      	add	r0, r4
 801297c:	bd70      	pop	{r4, r5, r6, pc}
 801297e:	4770      	bx	lr

08012980 <_VelocityReport__cdr_deserialize>:
 8012980:	b538      	push	{r3, r4, r5, lr}
 8012982:	460c      	mov	r4, r1
 8012984:	b1c9      	cbz	r1, 80129ba <_VelocityReport__cdr_deserialize+0x3a>
 8012986:	4605      	mov	r5, r0
 8012988:	f003 fd8a 	bl	80164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801298c:	4603      	mov	r3, r0
 801298e:	4621      	mov	r1, r4
 8012990:	4628      	mov	r0, r5
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	68db      	ldr	r3, [r3, #12]
 8012996:	4798      	blx	r3
 8012998:	f104 0114 	add.w	r1, r4, #20
 801299c:	4628      	mov	r0, r5
 801299e:	f001 f901 	bl	8013ba4 <ucdr_deserialize_float>
 80129a2:	f104 0118 	add.w	r1, r4, #24
 80129a6:	4628      	mov	r0, r5
 80129a8:	f001 f8fc 	bl	8013ba4 <ucdr_deserialize_float>
 80129ac:	f104 011c 	add.w	r1, r4, #28
 80129b0:	4628      	mov	r0, r5
 80129b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129b6:	f001 b8f5 	b.w	8013ba4 <ucdr_deserialize_float>
 80129ba:	4608      	mov	r0, r1
 80129bc:	bd38      	pop	{r3, r4, r5, pc}
 80129be:	bf00      	nop

080129c0 <_VelocityReport__cdr_serialize>:
 80129c0:	b1d8      	cbz	r0, 80129fa <_VelocityReport__cdr_serialize+0x3a>
 80129c2:	b538      	push	{r3, r4, r5, lr}
 80129c4:	4604      	mov	r4, r0
 80129c6:	460d      	mov	r5, r1
 80129c8:	f003 fd6a 	bl	80164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80129cc:	4603      	mov	r3, r0
 80129ce:	4629      	mov	r1, r5
 80129d0:	4620      	mov	r0, r4
 80129d2:	685b      	ldr	r3, [r3, #4]
 80129d4:	689b      	ldr	r3, [r3, #8]
 80129d6:	4798      	blx	r3
 80129d8:	ed94 0a05 	vldr	s0, [r4, #20]
 80129dc:	4628      	mov	r0, r5
 80129de:	f001 f849 	bl	8013a74 <ucdr_serialize_float>
 80129e2:	ed94 0a06 	vldr	s0, [r4, #24]
 80129e6:	4628      	mov	r0, r5
 80129e8:	f001 f844 	bl	8013a74 <ucdr_serialize_float>
 80129ec:	ed94 0a07 	vldr	s0, [r4, #28]
 80129f0:	4628      	mov	r0, r5
 80129f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129f6:	f001 b83d 	b.w	8013a74 <ucdr_serialize_float>
 80129fa:	4770      	bx	lr

080129fc <_VelocityReport__get_serialized_size>:
 80129fc:	b1b0      	cbz	r0, 8012a2c <_VelocityReport__get_serialized_size+0x30>
 80129fe:	2100      	movs	r1, #0
 8012a00:	b510      	push	{r4, lr}
 8012a02:	f003 fcc9 	bl	8016398 <get_serialized_size_std_msgs__msg__Header>
 8012a06:	4604      	mov	r4, r0
 8012a08:	2104      	movs	r1, #4
 8012a0a:	f001 fb49 	bl	80140a0 <ucdr_alignment>
 8012a0e:	2104      	movs	r1, #4
 8012a10:	4420      	add	r0, r4
 8012a12:	1844      	adds	r4, r0, r1
 8012a14:	4620      	mov	r0, r4
 8012a16:	f001 fb43 	bl	80140a0 <ucdr_alignment>
 8012a1a:	2104      	movs	r1, #4
 8012a1c:	4408      	add	r0, r1
 8012a1e:	4404      	add	r4, r0
 8012a20:	4620      	mov	r0, r4
 8012a22:	f001 fb3d 	bl	80140a0 <ucdr_alignment>
 8012a26:	3004      	adds	r0, #4
 8012a28:	4420      	add	r0, r4
 8012a2a:	bd10      	pop	{r4, pc}
 8012a2c:	4770      	bx	lr
 8012a2e:	bf00      	nop

08012a30 <_VelocityReport__max_serialized_size>:
 8012a30:	b510      	push	{r4, lr}
 8012a32:	b082      	sub	sp, #8
 8012a34:	2301      	movs	r3, #1
 8012a36:	2100      	movs	r1, #0
 8012a38:	f10d 0007 	add.w	r0, sp, #7
 8012a3c:	f88d 3007 	strb.w	r3, [sp, #7]
 8012a40:	f003 fd24 	bl	801648c <max_serialized_size_std_msgs__msg__Header>
 8012a44:	4604      	mov	r4, r0
 8012a46:	2104      	movs	r1, #4
 8012a48:	f001 fb2a 	bl	80140a0 <ucdr_alignment>
 8012a4c:	2104      	movs	r1, #4
 8012a4e:	4420      	add	r0, r4
 8012a50:	1844      	adds	r4, r0, r1
 8012a52:	4620      	mov	r0, r4
 8012a54:	f001 fb24 	bl	80140a0 <ucdr_alignment>
 8012a58:	2104      	movs	r1, #4
 8012a5a:	4408      	add	r0, r1
 8012a5c:	4404      	add	r4, r0
 8012a5e:	4620      	mov	r0, r4
 8012a60:	f001 fb1e 	bl	80140a0 <ucdr_alignment>
 8012a64:	3004      	adds	r0, #4
 8012a66:	4420      	add	r0, r4
 8012a68:	b002      	add	sp, #8
 8012a6a:	bd10      	pop	{r4, pc}

08012a6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport>:
 8012a6c:	4800      	ldr	r0, [pc, #0]	@ (8012a70 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_auto_vehicle_msgs__msg__VelocityReport+0x4>)
 8012a6e:	4770      	bx	lr
 8012a70:	24000bc0 	.word	0x24000bc0

08012a74 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8012a74:	f004 b8ee 	b.w	8016c54 <builtin_interfaces__msg__Time__init>

08012a78 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8012a78:	f004 b8f0 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>

08012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8012a7c:	4b04      	ldr	r3, [pc, #16]	@ (8012a90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8012a7e:	681a      	ldr	r2, [r3, #0]
 8012a80:	b10a      	cbz	r2, 8012a86 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 8012a82:	4803      	ldr	r0, [pc, #12]	@ (8012a90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8012a84:	4770      	bx	lr
 8012a86:	4a03      	ldr	r2, [pc, #12]	@ (8012a94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8012a88:	4801      	ldr	r0, [pc, #4]	@ (8012a90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8012a8a:	6812      	ldr	r2, [r2, #0]
 8012a8c:	601a      	str	r2, [r3, #0]
 8012a8e:	4770      	bx	lr
 8012a90:	24000c60 	.word	0x24000c60
 8012a94:	24000d30 	.word	0x24000d30

08012a98 <get_serialized_size_builtin_interfaces__msg__Time>:
 8012a98:	b180      	cbz	r0, 8012abc <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8012a9a:	b538      	push	{r3, r4, r5, lr}
 8012a9c:	460d      	mov	r5, r1
 8012a9e:	2104      	movs	r1, #4
 8012aa0:	4628      	mov	r0, r5
 8012aa2:	f001 fafd 	bl	80140a0 <ucdr_alignment>
 8012aa6:	1d2b      	adds	r3, r5, #4
 8012aa8:	f1c5 0504 	rsb	r5, r5, #4
 8012aac:	2104      	movs	r1, #4
 8012aae:	181c      	adds	r4, r3, r0
 8012ab0:	4620      	mov	r0, r4
 8012ab2:	f001 faf5 	bl	80140a0 <ucdr_alignment>
 8012ab6:	4428      	add	r0, r5
 8012ab8:	4420      	add	r0, r4
 8012aba:	bd38      	pop	{r3, r4, r5, pc}
 8012abc:	4770      	bx	lr
 8012abe:	bf00      	nop

08012ac0 <_Time__cdr_deserialize>:
 8012ac0:	b538      	push	{r3, r4, r5, lr}
 8012ac2:	460c      	mov	r4, r1
 8012ac4:	b141      	cbz	r1, 8012ad8 <_Time__cdr_deserialize+0x18>
 8012ac6:	4605      	mov	r5, r0
 8012ac8:	f000 ff44 	bl	8013954 <ucdr_deserialize_int32_t>
 8012acc:	1d21      	adds	r1, r4, #4
 8012ace:	4628      	mov	r0, r5
 8012ad0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012ad4:	f000 bbbc 	b.w	8013250 <ucdr_deserialize_uint32_t>
 8012ad8:	4608      	mov	r0, r1
 8012ada:	bd38      	pop	{r3, r4, r5, pc}

08012adc <_Time__cdr_serialize>:
 8012adc:	b160      	cbz	r0, 8012af8 <_Time__cdr_serialize+0x1c>
 8012ade:	b538      	push	{r3, r4, r5, lr}
 8012ae0:	460d      	mov	r5, r1
 8012ae2:	4604      	mov	r4, r0
 8012ae4:	6801      	ldr	r1, [r0, #0]
 8012ae6:	4628      	mov	r0, r5
 8012ae8:	f000 fe9c 	bl	8013824 <ucdr_serialize_int32_t>
 8012aec:	6861      	ldr	r1, [r4, #4]
 8012aee:	4628      	mov	r0, r5
 8012af0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012af4:	f000 ba7c 	b.w	8012ff0 <ucdr_serialize_uint32_t>
 8012af8:	4770      	bx	lr
 8012afa:	bf00      	nop

08012afc <_Time__get_serialized_size>:
 8012afc:	b160      	cbz	r0, 8012b18 <_Time__get_serialized_size+0x1c>
 8012afe:	2104      	movs	r1, #4
 8012b00:	2000      	movs	r0, #0
 8012b02:	b510      	push	{r4, lr}
 8012b04:	f001 facc 	bl	80140a0 <ucdr_alignment>
 8012b08:	2104      	movs	r1, #4
 8012b0a:	1844      	adds	r4, r0, r1
 8012b0c:	4620      	mov	r0, r4
 8012b0e:	f001 fac7 	bl	80140a0 <ucdr_alignment>
 8012b12:	3004      	adds	r0, #4
 8012b14:	4420      	add	r0, r4
 8012b16:	bd10      	pop	{r4, pc}
 8012b18:	4770      	bx	lr
 8012b1a:	bf00      	nop

08012b1c <_Time__max_serialized_size>:
 8012b1c:	b510      	push	{r4, lr}
 8012b1e:	2104      	movs	r1, #4
 8012b20:	2000      	movs	r0, #0
 8012b22:	f001 fabd 	bl	80140a0 <ucdr_alignment>
 8012b26:	2104      	movs	r1, #4
 8012b28:	1844      	adds	r4, r0, r1
 8012b2a:	4620      	mov	r0, r4
 8012b2c:	f001 fab8 	bl	80140a0 <ucdr_alignment>
 8012b30:	3004      	adds	r0, #4
 8012b32:	4420      	add	r0, r4
 8012b34:	bd10      	pop	{r4, pc}
 8012b36:	bf00      	nop

08012b38 <max_serialized_size_builtin_interfaces__msg__Time>:
 8012b38:	b538      	push	{r3, r4, r5, lr}
 8012b3a:	460c      	mov	r4, r1
 8012b3c:	2301      	movs	r3, #1
 8012b3e:	2104      	movs	r1, #4
 8012b40:	1d25      	adds	r5, r4, #4
 8012b42:	7003      	strb	r3, [r0, #0]
 8012b44:	4620      	mov	r0, r4
 8012b46:	f1c4 0404 	rsb	r4, r4, #4
 8012b4a:	f001 faa9 	bl	80140a0 <ucdr_alignment>
 8012b4e:	4405      	add	r5, r0
 8012b50:	2104      	movs	r1, #4
 8012b52:	4628      	mov	r0, r5
 8012b54:	f001 faa4 	bl	80140a0 <ucdr_alignment>
 8012b58:	4420      	add	r0, r4
 8012b5a:	4428      	add	r0, r5
 8012b5c:	bd38      	pop	{r3, r4, r5, pc}
 8012b5e:	bf00      	nop

08012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8012b60:	4800      	ldr	r0, [pc, #0]	@ (8012b64 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 8012b62:	4770      	bx	lr
 8012b64:	24000c6c 	.word	0x24000c6c

08012b68 <ucdr_serialize_bool>:
 8012b68:	b538      	push	{r3, r4, r5, lr}
 8012b6a:	460d      	mov	r5, r1
 8012b6c:	2101      	movs	r1, #1
 8012b6e:	4604      	mov	r4, r0
 8012b70:	f001 fa4a 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012b74:	b148      	cbz	r0, 8012b8a <ucdr_serialize_bool+0x22>
 8012b76:	68a3      	ldr	r3, [r4, #8]
 8012b78:	2101      	movs	r1, #1
 8012b7a:	701d      	strb	r5, [r3, #0]
 8012b7c:	68a2      	ldr	r2, [r4, #8]
 8012b7e:	6923      	ldr	r3, [r4, #16]
 8012b80:	440a      	add	r2, r1
 8012b82:	7561      	strb	r1, [r4, #21]
 8012b84:	440b      	add	r3, r1
 8012b86:	60a2      	str	r2, [r4, #8]
 8012b88:	6123      	str	r3, [r4, #16]
 8012b8a:	7da0      	ldrb	r0, [r4, #22]
 8012b8c:	f080 0001 	eor.w	r0, r0, #1
 8012b90:	bd38      	pop	{r3, r4, r5, pc}
 8012b92:	bf00      	nop

08012b94 <ucdr_deserialize_bool>:
 8012b94:	b538      	push	{r3, r4, r5, lr}
 8012b96:	460d      	mov	r5, r1
 8012b98:	2101      	movs	r1, #1
 8012b9a:	4604      	mov	r4, r0
 8012b9c:	f001 fa34 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012ba0:	b160      	cbz	r0, 8012bbc <ucdr_deserialize_bool+0x28>
 8012ba2:	68a2      	ldr	r2, [r4, #8]
 8012ba4:	2101      	movs	r1, #1
 8012ba6:	6923      	ldr	r3, [r4, #16]
 8012ba8:	f812 0b01 	ldrb.w	r0, [r2], #1
 8012bac:	440b      	add	r3, r1
 8012bae:	3800      	subs	r0, #0
 8012bb0:	bf18      	it	ne
 8012bb2:	2001      	movne	r0, #1
 8012bb4:	7028      	strb	r0, [r5, #0]
 8012bb6:	60a2      	str	r2, [r4, #8]
 8012bb8:	6123      	str	r3, [r4, #16]
 8012bba:	7561      	strb	r1, [r4, #21]
 8012bbc:	7da0      	ldrb	r0, [r4, #22]
 8012bbe:	f080 0001 	eor.w	r0, r0, #1
 8012bc2:	bd38      	pop	{r3, r4, r5, pc}

08012bc4 <ucdr_serialize_uint8_t>:
 8012bc4:	b538      	push	{r3, r4, r5, lr}
 8012bc6:	460d      	mov	r5, r1
 8012bc8:	2101      	movs	r1, #1
 8012bca:	4604      	mov	r4, r0
 8012bcc:	f001 fa1c 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012bd0:	b148      	cbz	r0, 8012be6 <ucdr_serialize_uint8_t+0x22>
 8012bd2:	68a3      	ldr	r3, [r4, #8]
 8012bd4:	2101      	movs	r1, #1
 8012bd6:	701d      	strb	r5, [r3, #0]
 8012bd8:	68a2      	ldr	r2, [r4, #8]
 8012bda:	6923      	ldr	r3, [r4, #16]
 8012bdc:	440a      	add	r2, r1
 8012bde:	7561      	strb	r1, [r4, #21]
 8012be0:	440b      	add	r3, r1
 8012be2:	60a2      	str	r2, [r4, #8]
 8012be4:	6123      	str	r3, [r4, #16]
 8012be6:	7da0      	ldrb	r0, [r4, #22]
 8012be8:	f080 0001 	eor.w	r0, r0, #1
 8012bec:	bd38      	pop	{r3, r4, r5, pc}
 8012bee:	bf00      	nop

08012bf0 <ucdr_deserialize_uint8_t>:
 8012bf0:	b538      	push	{r3, r4, r5, lr}
 8012bf2:	460d      	mov	r5, r1
 8012bf4:	2101      	movs	r1, #1
 8012bf6:	4604      	mov	r4, r0
 8012bf8:	f001 fa06 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012bfc:	b150      	cbz	r0, 8012c14 <ucdr_deserialize_uint8_t+0x24>
 8012bfe:	68a3      	ldr	r3, [r4, #8]
 8012c00:	2101      	movs	r1, #1
 8012c02:	781b      	ldrb	r3, [r3, #0]
 8012c04:	702b      	strb	r3, [r5, #0]
 8012c06:	68a2      	ldr	r2, [r4, #8]
 8012c08:	6923      	ldr	r3, [r4, #16]
 8012c0a:	440a      	add	r2, r1
 8012c0c:	7561      	strb	r1, [r4, #21]
 8012c0e:	440b      	add	r3, r1
 8012c10:	60a2      	str	r2, [r4, #8]
 8012c12:	6123      	str	r3, [r4, #16]
 8012c14:	7da0      	ldrb	r0, [r4, #22]
 8012c16:	f080 0001 	eor.w	r0, r0, #1
 8012c1a:	bd38      	pop	{r3, r4, r5, pc}

08012c1c <ucdr_serialize_uint16_t>:
 8012c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c20:	460b      	mov	r3, r1
 8012c22:	b082      	sub	sp, #8
 8012c24:	4604      	mov	r4, r0
 8012c26:	2102      	movs	r1, #2
 8012c28:	f8ad 3006 	strh.w	r3, [sp, #6]
 8012c2c:	f001 fa40 	bl	80140b0 <ucdr_buffer_alignment>
 8012c30:	4601      	mov	r1, r0
 8012c32:	4620      	mov	r0, r4
 8012c34:	7d67      	ldrb	r7, [r4, #21]
 8012c36:	f001 fa83 	bl	8014140 <ucdr_advance_buffer>
 8012c3a:	2102      	movs	r1, #2
 8012c3c:	4620      	mov	r0, r4
 8012c3e:	f001 f9d7 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8012c42:	bb78      	cbnz	r0, 8012ca4 <ucdr_serialize_uint16_t+0x88>
 8012c44:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012c48:	42ab      	cmp	r3, r5
 8012c4a:	d926      	bls.n	8012c9a <ucdr_serialize_uint16_t+0x7e>
 8012c4c:	1b5e      	subs	r6, r3, r5
 8012c4e:	60a3      	str	r3, [r4, #8]
 8012c50:	6923      	ldr	r3, [r4, #16]
 8012c52:	4620      	mov	r0, r4
 8012c54:	f1c6 0802 	rsb	r8, r6, #2
 8012c58:	4433      	add	r3, r6
 8012c5a:	4641      	mov	r1, r8
 8012c5c:	6123      	str	r3, [r4, #16]
 8012c5e:	f001 f9d3 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012c62:	2800      	cmp	r0, #0
 8012c64:	d03b      	beq.n	8012cde <ucdr_serialize_uint16_t+0xc2>
 8012c66:	7d23      	ldrb	r3, [r4, #20]
 8012c68:	2b01      	cmp	r3, #1
 8012c6a:	d04a      	beq.n	8012d02 <ucdr_serialize_uint16_t+0xe6>
 8012c6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012c70:	702b      	strb	r3, [r5, #0]
 8012c72:	2e00      	cmp	r6, #0
 8012c74:	d040      	beq.n	8012cf8 <ucdr_serialize_uint16_t+0xdc>
 8012c76:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012c7a:	706b      	strb	r3, [r5, #1]
 8012c7c:	6923      	ldr	r3, [r4, #16]
 8012c7e:	2102      	movs	r1, #2
 8012c80:	68a2      	ldr	r2, [r4, #8]
 8012c82:	3302      	adds	r3, #2
 8012c84:	7da0      	ldrb	r0, [r4, #22]
 8012c86:	4442      	add	r2, r8
 8012c88:	7561      	strb	r1, [r4, #21]
 8012c8a:	1b9e      	subs	r6, r3, r6
 8012c8c:	f080 0001 	eor.w	r0, r0, #1
 8012c90:	60a2      	str	r2, [r4, #8]
 8012c92:	6126      	str	r6, [r4, #16]
 8012c94:	b002      	add	sp, #8
 8012c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c9a:	2102      	movs	r1, #2
 8012c9c:	4620      	mov	r0, r4
 8012c9e:	f001 f9b3 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012ca2:	b190      	cbz	r0, 8012cca <ucdr_serialize_uint16_t+0xae>
 8012ca4:	7d23      	ldrb	r3, [r4, #20]
 8012ca6:	2b01      	cmp	r3, #1
 8012ca8:	68a3      	ldr	r3, [r4, #8]
 8012caa:	d014      	beq.n	8012cd6 <ucdr_serialize_uint16_t+0xba>
 8012cac:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8012cb0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012cb4:	7019      	strb	r1, [r3, #0]
 8012cb6:	68a3      	ldr	r3, [r4, #8]
 8012cb8:	705a      	strb	r2, [r3, #1]
 8012cba:	2102      	movs	r1, #2
 8012cbc:	68a2      	ldr	r2, [r4, #8]
 8012cbe:	6923      	ldr	r3, [r4, #16]
 8012cc0:	440a      	add	r2, r1
 8012cc2:	7561      	strb	r1, [r4, #21]
 8012cc4:	440b      	add	r3, r1
 8012cc6:	60a2      	str	r2, [r4, #8]
 8012cc8:	6123      	str	r3, [r4, #16]
 8012cca:	7da0      	ldrb	r0, [r4, #22]
 8012ccc:	f080 0001 	eor.w	r0, r0, #1
 8012cd0:	b002      	add	sp, #8
 8012cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cd6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012cda:	801a      	strh	r2, [r3, #0]
 8012cdc:	e7ed      	b.n	8012cba <ucdr_serialize_uint16_t+0x9e>
 8012cde:	68a2      	ldr	r2, [r4, #8]
 8012ce0:	6923      	ldr	r3, [r4, #16]
 8012ce2:	7da0      	ldrb	r0, [r4, #22]
 8012ce4:	1b92      	subs	r2, r2, r6
 8012ce6:	1b9b      	subs	r3, r3, r6
 8012ce8:	7567      	strb	r7, [r4, #21]
 8012cea:	f080 0001 	eor.w	r0, r0, #1
 8012cee:	60a2      	str	r2, [r4, #8]
 8012cf0:	6123      	str	r3, [r4, #16]
 8012cf2:	b002      	add	sp, #8
 8012cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cf8:	68a3      	ldr	r3, [r4, #8]
 8012cfa:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012cfe:	701a      	strb	r2, [r3, #0]
 8012d00:	e7bc      	b.n	8012c7c <ucdr_serialize_uint16_t+0x60>
 8012d02:	4628      	mov	r0, r5
 8012d04:	f10d 0506 	add.w	r5, sp, #6
 8012d08:	4632      	mov	r2, r6
 8012d0a:	4629      	mov	r1, r5
 8012d0c:	f00f fb87 	bl	802241e <memcpy>
 8012d10:	4642      	mov	r2, r8
 8012d12:	19a9      	adds	r1, r5, r6
 8012d14:	68a0      	ldr	r0, [r4, #8]
 8012d16:	f00f fb82 	bl	802241e <memcpy>
 8012d1a:	e7af      	b.n	8012c7c <ucdr_serialize_uint16_t+0x60>

08012d1c <ucdr_serialize_endian_uint16_t>:
 8012d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012d20:	4604      	mov	r4, r0
 8012d22:	b083      	sub	sp, #12
 8012d24:	460d      	mov	r5, r1
 8012d26:	2102      	movs	r1, #2
 8012d28:	f8ad 2006 	strh.w	r2, [sp, #6]
 8012d2c:	f001 f9c0 	bl	80140b0 <ucdr_buffer_alignment>
 8012d30:	4601      	mov	r1, r0
 8012d32:	4620      	mov	r0, r4
 8012d34:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012d38:	f001 fa02 	bl	8014140 <ucdr_advance_buffer>
 8012d3c:	2102      	movs	r1, #2
 8012d3e:	4620      	mov	r0, r4
 8012d40:	f001 f956 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8012d44:	bb70      	cbnz	r0, 8012da4 <ucdr_serialize_endian_uint16_t+0x88>
 8012d46:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012d4a:	42be      	cmp	r6, r7
 8012d4c:	d925      	bls.n	8012d9a <ucdr_serialize_endian_uint16_t+0x7e>
 8012d4e:	6923      	ldr	r3, [r4, #16]
 8012d50:	4620      	mov	r0, r4
 8012d52:	60a6      	str	r6, [r4, #8]
 8012d54:	1bf6      	subs	r6, r6, r7
 8012d56:	4433      	add	r3, r6
 8012d58:	f1c6 0902 	rsb	r9, r6, #2
 8012d5c:	6123      	str	r3, [r4, #16]
 8012d5e:	4649      	mov	r1, r9
 8012d60:	f001 f952 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012d64:	2800      	cmp	r0, #0
 8012d66:	d039      	beq.n	8012ddc <ucdr_serialize_endian_uint16_t+0xc0>
 8012d68:	2d01      	cmp	r5, #1
 8012d6a:	d04a      	beq.n	8012e02 <ucdr_serialize_endian_uint16_t+0xe6>
 8012d6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012d70:	703b      	strb	r3, [r7, #0]
 8012d72:	2e00      	cmp	r6, #0
 8012d74:	d040      	beq.n	8012df8 <ucdr_serialize_endian_uint16_t+0xdc>
 8012d76:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012d7a:	707b      	strb	r3, [r7, #1]
 8012d7c:	6923      	ldr	r3, [r4, #16]
 8012d7e:	2102      	movs	r1, #2
 8012d80:	68a2      	ldr	r2, [r4, #8]
 8012d82:	7da0      	ldrb	r0, [r4, #22]
 8012d84:	3302      	adds	r3, #2
 8012d86:	444a      	add	r2, r9
 8012d88:	7561      	strb	r1, [r4, #21]
 8012d8a:	1b9b      	subs	r3, r3, r6
 8012d8c:	f080 0001 	eor.w	r0, r0, #1
 8012d90:	60a2      	str	r2, [r4, #8]
 8012d92:	6123      	str	r3, [r4, #16]
 8012d94:	b003      	add	sp, #12
 8012d96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d9a:	2102      	movs	r1, #2
 8012d9c:	4620      	mov	r0, r4
 8012d9e:	f001 f933 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012da2:	b188      	cbz	r0, 8012dc8 <ucdr_serialize_endian_uint16_t+0xac>
 8012da4:	2d01      	cmp	r5, #1
 8012da6:	68a3      	ldr	r3, [r4, #8]
 8012da8:	d014      	beq.n	8012dd4 <ucdr_serialize_endian_uint16_t+0xb8>
 8012daa:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8012dae:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012db2:	7019      	strb	r1, [r3, #0]
 8012db4:	68a3      	ldr	r3, [r4, #8]
 8012db6:	705a      	strb	r2, [r3, #1]
 8012db8:	2102      	movs	r1, #2
 8012dba:	68a2      	ldr	r2, [r4, #8]
 8012dbc:	6923      	ldr	r3, [r4, #16]
 8012dbe:	440a      	add	r2, r1
 8012dc0:	7561      	strb	r1, [r4, #21]
 8012dc2:	440b      	add	r3, r1
 8012dc4:	60a2      	str	r2, [r4, #8]
 8012dc6:	6123      	str	r3, [r4, #16]
 8012dc8:	7da0      	ldrb	r0, [r4, #22]
 8012dca:	f080 0001 	eor.w	r0, r0, #1
 8012dce:	b003      	add	sp, #12
 8012dd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012dd4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012dd8:	801a      	strh	r2, [r3, #0]
 8012dda:	e7ed      	b.n	8012db8 <ucdr_serialize_endian_uint16_t+0x9c>
 8012ddc:	68a2      	ldr	r2, [r4, #8]
 8012dde:	6923      	ldr	r3, [r4, #16]
 8012de0:	7da0      	ldrb	r0, [r4, #22]
 8012de2:	1b92      	subs	r2, r2, r6
 8012de4:	1b9b      	subs	r3, r3, r6
 8012de6:	f884 8015 	strb.w	r8, [r4, #21]
 8012dea:	f080 0001 	eor.w	r0, r0, #1
 8012dee:	60a2      	str	r2, [r4, #8]
 8012df0:	6123      	str	r3, [r4, #16]
 8012df2:	b003      	add	sp, #12
 8012df4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012df8:	68a3      	ldr	r3, [r4, #8]
 8012dfa:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012dfe:	701a      	strb	r2, [r3, #0]
 8012e00:	e7bc      	b.n	8012d7c <ucdr_serialize_endian_uint16_t+0x60>
 8012e02:	f10d 0506 	add.w	r5, sp, #6
 8012e06:	4632      	mov	r2, r6
 8012e08:	4638      	mov	r0, r7
 8012e0a:	4629      	mov	r1, r5
 8012e0c:	f00f fb07 	bl	802241e <memcpy>
 8012e10:	464a      	mov	r2, r9
 8012e12:	19a9      	adds	r1, r5, r6
 8012e14:	68a0      	ldr	r0, [r4, #8]
 8012e16:	f00f fb02 	bl	802241e <memcpy>
 8012e1a:	e7af      	b.n	8012d7c <ucdr_serialize_endian_uint16_t+0x60>

08012e1c <ucdr_deserialize_uint16_t>:
 8012e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e20:	4604      	mov	r4, r0
 8012e22:	460d      	mov	r5, r1
 8012e24:	2102      	movs	r1, #2
 8012e26:	f001 f943 	bl	80140b0 <ucdr_buffer_alignment>
 8012e2a:	4601      	mov	r1, r0
 8012e2c:	4620      	mov	r0, r4
 8012e2e:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012e32:	f001 f985 	bl	8014140 <ucdr_advance_buffer>
 8012e36:	2102      	movs	r1, #2
 8012e38:	4620      	mov	r0, r4
 8012e3a:	f001 f8d9 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8012e3e:	bb60      	cbnz	r0, 8012e9a <ucdr_deserialize_uint16_t+0x7e>
 8012e40:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012e44:	42be      	cmp	r6, r7
 8012e46:	d923      	bls.n	8012e90 <ucdr_deserialize_uint16_t+0x74>
 8012e48:	6923      	ldr	r3, [r4, #16]
 8012e4a:	4620      	mov	r0, r4
 8012e4c:	60a6      	str	r6, [r4, #8]
 8012e4e:	1bf6      	subs	r6, r6, r7
 8012e50:	4433      	add	r3, r6
 8012e52:	f1c6 0902 	rsb	r9, r6, #2
 8012e56:	6123      	str	r3, [r4, #16]
 8012e58:	4649      	mov	r1, r9
 8012e5a:	f001 f8d5 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012e5e:	2800      	cmp	r0, #0
 8012e60:	d034      	beq.n	8012ecc <ucdr_deserialize_uint16_t+0xb0>
 8012e62:	7d23      	ldrb	r3, [r4, #20]
 8012e64:	2b01      	cmp	r3, #1
 8012e66:	d042      	beq.n	8012eee <ucdr_deserialize_uint16_t+0xd2>
 8012e68:	787b      	ldrb	r3, [r7, #1]
 8012e6a:	702b      	strb	r3, [r5, #0]
 8012e6c:	2e00      	cmp	r6, #0
 8012e6e:	d03a      	beq.n	8012ee6 <ucdr_deserialize_uint16_t+0xca>
 8012e70:	783b      	ldrb	r3, [r7, #0]
 8012e72:	706b      	strb	r3, [r5, #1]
 8012e74:	6923      	ldr	r3, [r4, #16]
 8012e76:	2102      	movs	r1, #2
 8012e78:	68a2      	ldr	r2, [r4, #8]
 8012e7a:	3302      	adds	r3, #2
 8012e7c:	7da0      	ldrb	r0, [r4, #22]
 8012e7e:	444a      	add	r2, r9
 8012e80:	7561      	strb	r1, [r4, #21]
 8012e82:	1b9b      	subs	r3, r3, r6
 8012e84:	f080 0001 	eor.w	r0, r0, #1
 8012e88:	60a2      	str	r2, [r4, #8]
 8012e8a:	6123      	str	r3, [r4, #16]
 8012e8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e90:	2102      	movs	r1, #2
 8012e92:	4620      	mov	r0, r4
 8012e94:	f001 f8b8 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012e98:	b180      	cbz	r0, 8012ebc <ucdr_deserialize_uint16_t+0xa0>
 8012e9a:	7d23      	ldrb	r3, [r4, #20]
 8012e9c:	2b01      	cmp	r3, #1
 8012e9e:	68a3      	ldr	r3, [r4, #8]
 8012ea0:	d011      	beq.n	8012ec6 <ucdr_deserialize_uint16_t+0xaa>
 8012ea2:	785b      	ldrb	r3, [r3, #1]
 8012ea4:	702b      	strb	r3, [r5, #0]
 8012ea6:	68a3      	ldr	r3, [r4, #8]
 8012ea8:	781b      	ldrb	r3, [r3, #0]
 8012eaa:	706b      	strb	r3, [r5, #1]
 8012eac:	2102      	movs	r1, #2
 8012eae:	68a2      	ldr	r2, [r4, #8]
 8012eb0:	6923      	ldr	r3, [r4, #16]
 8012eb2:	440a      	add	r2, r1
 8012eb4:	7561      	strb	r1, [r4, #21]
 8012eb6:	440b      	add	r3, r1
 8012eb8:	60a2      	str	r2, [r4, #8]
 8012eba:	6123      	str	r3, [r4, #16]
 8012ebc:	7da0      	ldrb	r0, [r4, #22]
 8012ebe:	f080 0001 	eor.w	r0, r0, #1
 8012ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ec6:	881b      	ldrh	r3, [r3, #0]
 8012ec8:	802b      	strh	r3, [r5, #0]
 8012eca:	e7ef      	b.n	8012eac <ucdr_deserialize_uint16_t+0x90>
 8012ecc:	68a2      	ldr	r2, [r4, #8]
 8012ece:	6923      	ldr	r3, [r4, #16]
 8012ed0:	1b92      	subs	r2, r2, r6
 8012ed2:	7da0      	ldrb	r0, [r4, #22]
 8012ed4:	1b9b      	subs	r3, r3, r6
 8012ed6:	f884 8015 	strb.w	r8, [r4, #21]
 8012eda:	f080 0001 	eor.w	r0, r0, #1
 8012ede:	60a2      	str	r2, [r4, #8]
 8012ee0:	6123      	str	r3, [r4, #16]
 8012ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ee6:	68a3      	ldr	r3, [r4, #8]
 8012ee8:	781b      	ldrb	r3, [r3, #0]
 8012eea:	706b      	strb	r3, [r5, #1]
 8012eec:	e7c2      	b.n	8012e74 <ucdr_deserialize_uint16_t+0x58>
 8012eee:	4639      	mov	r1, r7
 8012ef0:	4632      	mov	r2, r6
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	f00f fa93 	bl	802241e <memcpy>
 8012ef8:	464a      	mov	r2, r9
 8012efa:	19a8      	adds	r0, r5, r6
 8012efc:	68a1      	ldr	r1, [r4, #8]
 8012efe:	f00f fa8e 	bl	802241e <memcpy>
 8012f02:	e7b7      	b.n	8012e74 <ucdr_deserialize_uint16_t+0x58>

08012f04 <ucdr_deserialize_endian_uint16_t>:
 8012f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f08:	4604      	mov	r4, r0
 8012f0a:	460e      	mov	r6, r1
 8012f0c:	2102      	movs	r1, #2
 8012f0e:	4615      	mov	r5, r2
 8012f10:	f001 f8ce 	bl	80140b0 <ucdr_buffer_alignment>
 8012f14:	4601      	mov	r1, r0
 8012f16:	4620      	mov	r0, r4
 8012f18:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012f1c:	f001 f910 	bl	8014140 <ucdr_advance_buffer>
 8012f20:	2102      	movs	r1, #2
 8012f22:	4620      	mov	r0, r4
 8012f24:	f001 f864 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8012f28:	bb70      	cbnz	r0, 8012f88 <ucdr_deserialize_endian_uint16_t+0x84>
 8012f2a:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 8012f2e:	454f      	cmp	r7, r9
 8012f30:	d925      	bls.n	8012f7e <ucdr_deserialize_endian_uint16_t+0x7a>
 8012f32:	6923      	ldr	r3, [r4, #16]
 8012f34:	4620      	mov	r0, r4
 8012f36:	60a7      	str	r7, [r4, #8]
 8012f38:	eba7 0709 	sub.w	r7, r7, r9
 8012f3c:	443b      	add	r3, r7
 8012f3e:	f1c7 0a02 	rsb	sl, r7, #2
 8012f42:	6123      	str	r3, [r4, #16]
 8012f44:	4651      	mov	r1, sl
 8012f46:	f001 f85f 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012f4a:	2800      	cmp	r0, #0
 8012f4c:	d034      	beq.n	8012fb8 <ucdr_deserialize_endian_uint16_t+0xb4>
 8012f4e:	2e01      	cmp	r6, #1
 8012f50:	d043      	beq.n	8012fda <ucdr_deserialize_endian_uint16_t+0xd6>
 8012f52:	f899 3001 	ldrb.w	r3, [r9, #1]
 8012f56:	702b      	strb	r3, [r5, #0]
 8012f58:	2f00      	cmp	r7, #0
 8012f5a:	d03a      	beq.n	8012fd2 <ucdr_deserialize_endian_uint16_t+0xce>
 8012f5c:	f899 3000 	ldrb.w	r3, [r9]
 8012f60:	706b      	strb	r3, [r5, #1]
 8012f62:	6923      	ldr	r3, [r4, #16]
 8012f64:	2102      	movs	r1, #2
 8012f66:	68a2      	ldr	r2, [r4, #8]
 8012f68:	3302      	adds	r3, #2
 8012f6a:	7da0      	ldrb	r0, [r4, #22]
 8012f6c:	4452      	add	r2, sl
 8012f6e:	7561      	strb	r1, [r4, #21]
 8012f70:	1bdb      	subs	r3, r3, r7
 8012f72:	f080 0001 	eor.w	r0, r0, #1
 8012f76:	60a2      	str	r2, [r4, #8]
 8012f78:	6123      	str	r3, [r4, #16]
 8012f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f7e:	2102      	movs	r1, #2
 8012f80:	4620      	mov	r0, r4
 8012f82:	f001 f841 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8012f86:	b178      	cbz	r0, 8012fa8 <ucdr_deserialize_endian_uint16_t+0xa4>
 8012f88:	2e01      	cmp	r6, #1
 8012f8a:	68a3      	ldr	r3, [r4, #8]
 8012f8c:	d011      	beq.n	8012fb2 <ucdr_deserialize_endian_uint16_t+0xae>
 8012f8e:	785b      	ldrb	r3, [r3, #1]
 8012f90:	702b      	strb	r3, [r5, #0]
 8012f92:	68a3      	ldr	r3, [r4, #8]
 8012f94:	781b      	ldrb	r3, [r3, #0]
 8012f96:	706b      	strb	r3, [r5, #1]
 8012f98:	2102      	movs	r1, #2
 8012f9a:	68a2      	ldr	r2, [r4, #8]
 8012f9c:	6923      	ldr	r3, [r4, #16]
 8012f9e:	440a      	add	r2, r1
 8012fa0:	7561      	strb	r1, [r4, #21]
 8012fa2:	440b      	add	r3, r1
 8012fa4:	60a2      	str	r2, [r4, #8]
 8012fa6:	6123      	str	r3, [r4, #16]
 8012fa8:	7da0      	ldrb	r0, [r4, #22]
 8012faa:	f080 0001 	eor.w	r0, r0, #1
 8012fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fb2:	881b      	ldrh	r3, [r3, #0]
 8012fb4:	802b      	strh	r3, [r5, #0]
 8012fb6:	e7ef      	b.n	8012f98 <ucdr_deserialize_endian_uint16_t+0x94>
 8012fb8:	68a2      	ldr	r2, [r4, #8]
 8012fba:	6923      	ldr	r3, [r4, #16]
 8012fbc:	1bd2      	subs	r2, r2, r7
 8012fbe:	7da0      	ldrb	r0, [r4, #22]
 8012fc0:	1bdb      	subs	r3, r3, r7
 8012fc2:	f884 8015 	strb.w	r8, [r4, #21]
 8012fc6:	f080 0001 	eor.w	r0, r0, #1
 8012fca:	60a2      	str	r2, [r4, #8]
 8012fcc:	6123      	str	r3, [r4, #16]
 8012fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fd2:	68a3      	ldr	r3, [r4, #8]
 8012fd4:	781b      	ldrb	r3, [r3, #0]
 8012fd6:	706b      	strb	r3, [r5, #1]
 8012fd8:	e7c3      	b.n	8012f62 <ucdr_deserialize_endian_uint16_t+0x5e>
 8012fda:	4649      	mov	r1, r9
 8012fdc:	463a      	mov	r2, r7
 8012fde:	4628      	mov	r0, r5
 8012fe0:	f00f fa1d 	bl	802241e <memcpy>
 8012fe4:	4652      	mov	r2, sl
 8012fe6:	19e8      	adds	r0, r5, r7
 8012fe8:	68a1      	ldr	r1, [r4, #8]
 8012fea:	f00f fa18 	bl	802241e <memcpy>
 8012fee:	e7b8      	b.n	8012f62 <ucdr_deserialize_endian_uint16_t+0x5e>

08012ff0 <ucdr_serialize_uint32_t>:
 8012ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ff4:	b082      	sub	sp, #8
 8012ff6:	4604      	mov	r4, r0
 8012ff8:	9101      	str	r1, [sp, #4]
 8012ffa:	2104      	movs	r1, #4
 8012ffc:	f001 f858 	bl	80140b0 <ucdr_buffer_alignment>
 8013000:	4601      	mov	r1, r0
 8013002:	4620      	mov	r0, r4
 8013004:	7d67      	ldrb	r7, [r4, #21]
 8013006:	f001 f89b 	bl	8014140 <ucdr_advance_buffer>
 801300a:	2104      	movs	r1, #4
 801300c:	4620      	mov	r0, r4
 801300e:	f000 ffef 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013012:	2800      	cmp	r0, #0
 8013014:	d139      	bne.n	801308a <ucdr_serialize_uint32_t+0x9a>
 8013016:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 801301a:	42ab      	cmp	r3, r5
 801301c:	d930      	bls.n	8013080 <ucdr_serialize_uint32_t+0x90>
 801301e:	1b5e      	subs	r6, r3, r5
 8013020:	60a3      	str	r3, [r4, #8]
 8013022:	6923      	ldr	r3, [r4, #16]
 8013024:	4620      	mov	r0, r4
 8013026:	f1c6 0804 	rsb	r8, r6, #4
 801302a:	4433      	add	r3, r6
 801302c:	4641      	mov	r1, r8
 801302e:	6123      	str	r3, [r4, #16]
 8013030:	f000 ffea 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013034:	2800      	cmp	r0, #0
 8013036:	d04c      	beq.n	80130d2 <ucdr_serialize_uint32_t+0xe2>
 8013038:	7d23      	ldrb	r3, [r4, #20]
 801303a:	2b01      	cmp	r3, #1
 801303c:	d063      	beq.n	8013106 <ucdr_serialize_uint32_t+0x116>
 801303e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013042:	702b      	strb	r3, [r5, #0]
 8013044:	2e00      	cmp	r6, #0
 8013046:	d051      	beq.n	80130ec <ucdr_serialize_uint32_t+0xfc>
 8013048:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801304c:	2e01      	cmp	r6, #1
 801304e:	706b      	strb	r3, [r5, #1]
 8013050:	d050      	beq.n	80130f4 <ucdr_serialize_uint32_t+0x104>
 8013052:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013056:	2e02      	cmp	r6, #2
 8013058:	70ab      	strb	r3, [r5, #2]
 801305a:	d04f      	beq.n	80130fc <ucdr_serialize_uint32_t+0x10c>
 801305c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013060:	70eb      	strb	r3, [r5, #3]
 8013062:	6923      	ldr	r3, [r4, #16]
 8013064:	2104      	movs	r1, #4
 8013066:	68a2      	ldr	r2, [r4, #8]
 8013068:	3304      	adds	r3, #4
 801306a:	7da0      	ldrb	r0, [r4, #22]
 801306c:	4442      	add	r2, r8
 801306e:	7561      	strb	r1, [r4, #21]
 8013070:	1b9e      	subs	r6, r3, r6
 8013072:	f080 0001 	eor.w	r0, r0, #1
 8013076:	60a2      	str	r2, [r4, #8]
 8013078:	6126      	str	r6, [r4, #16]
 801307a:	b002      	add	sp, #8
 801307c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013080:	2104      	movs	r1, #4
 8013082:	4620      	mov	r0, r4
 8013084:	f000 ffc0 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013088:	b1d0      	cbz	r0, 80130c0 <ucdr_serialize_uint32_t+0xd0>
 801308a:	7d23      	ldrb	r3, [r4, #20]
 801308c:	2b01      	cmp	r3, #1
 801308e:	68a3      	ldr	r3, [r4, #8]
 8013090:	d01c      	beq.n	80130cc <ucdr_serialize_uint32_t+0xdc>
 8013092:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8013096:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801309a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801309e:	7018      	strb	r0, [r3, #0]
 80130a0:	68a3      	ldr	r3, [r4, #8]
 80130a2:	705a      	strb	r2, [r3, #1]
 80130a4:	68a3      	ldr	r3, [r4, #8]
 80130a6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80130aa:	7099      	strb	r1, [r3, #2]
 80130ac:	68a3      	ldr	r3, [r4, #8]
 80130ae:	70da      	strb	r2, [r3, #3]
 80130b0:	2104      	movs	r1, #4
 80130b2:	68a2      	ldr	r2, [r4, #8]
 80130b4:	6923      	ldr	r3, [r4, #16]
 80130b6:	440a      	add	r2, r1
 80130b8:	7561      	strb	r1, [r4, #21]
 80130ba:	440b      	add	r3, r1
 80130bc:	60a2      	str	r2, [r4, #8]
 80130be:	6123      	str	r3, [r4, #16]
 80130c0:	7da0      	ldrb	r0, [r4, #22]
 80130c2:	f080 0001 	eor.w	r0, r0, #1
 80130c6:	b002      	add	sp, #8
 80130c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130cc:	9a01      	ldr	r2, [sp, #4]
 80130ce:	601a      	str	r2, [r3, #0]
 80130d0:	e7ee      	b.n	80130b0 <ucdr_serialize_uint32_t+0xc0>
 80130d2:	68a2      	ldr	r2, [r4, #8]
 80130d4:	6923      	ldr	r3, [r4, #16]
 80130d6:	7da0      	ldrb	r0, [r4, #22]
 80130d8:	1b92      	subs	r2, r2, r6
 80130da:	1b9b      	subs	r3, r3, r6
 80130dc:	7567      	strb	r7, [r4, #21]
 80130de:	f080 0001 	eor.w	r0, r0, #1
 80130e2:	60a2      	str	r2, [r4, #8]
 80130e4:	6123      	str	r3, [r4, #16]
 80130e6:	b002      	add	sp, #8
 80130e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130ec:	68a3      	ldr	r3, [r4, #8]
 80130ee:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80130f2:	701a      	strb	r2, [r3, #0]
 80130f4:	68a3      	ldr	r3, [r4, #8]
 80130f6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80130fa:	701a      	strb	r2, [r3, #0]
 80130fc:	68a3      	ldr	r3, [r4, #8]
 80130fe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013102:	701a      	strb	r2, [r3, #0]
 8013104:	e7ad      	b.n	8013062 <ucdr_serialize_uint32_t+0x72>
 8013106:	4628      	mov	r0, r5
 8013108:	ad01      	add	r5, sp, #4
 801310a:	4632      	mov	r2, r6
 801310c:	4629      	mov	r1, r5
 801310e:	f00f f986 	bl	802241e <memcpy>
 8013112:	4642      	mov	r2, r8
 8013114:	19a9      	adds	r1, r5, r6
 8013116:	68a0      	ldr	r0, [r4, #8]
 8013118:	f00f f981 	bl	802241e <memcpy>
 801311c:	e7a1      	b.n	8013062 <ucdr_serialize_uint32_t+0x72>
 801311e:	bf00      	nop

08013120 <ucdr_serialize_endian_uint32_t>:
 8013120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013124:	4604      	mov	r4, r0
 8013126:	b083      	sub	sp, #12
 8013128:	460d      	mov	r5, r1
 801312a:	2104      	movs	r1, #4
 801312c:	9201      	str	r2, [sp, #4]
 801312e:	f000 ffbf 	bl	80140b0 <ucdr_buffer_alignment>
 8013132:	4601      	mov	r1, r0
 8013134:	4620      	mov	r0, r4
 8013136:	f894 8015 	ldrb.w	r8, [r4, #21]
 801313a:	f001 f801 	bl	8014140 <ucdr_advance_buffer>
 801313e:	2104      	movs	r1, #4
 8013140:	4620      	mov	r0, r4
 8013142:	f000 ff55 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013146:	2800      	cmp	r0, #0
 8013148:	d138      	bne.n	80131bc <ucdr_serialize_endian_uint32_t+0x9c>
 801314a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 801314e:	42b7      	cmp	r7, r6
 8013150:	d92f      	bls.n	80131b2 <ucdr_serialize_endian_uint32_t+0x92>
 8013152:	6923      	ldr	r3, [r4, #16]
 8013154:	4620      	mov	r0, r4
 8013156:	60a7      	str	r7, [r4, #8]
 8013158:	1bbf      	subs	r7, r7, r6
 801315a:	443b      	add	r3, r7
 801315c:	f1c7 0904 	rsb	r9, r7, #4
 8013160:	6123      	str	r3, [r4, #16]
 8013162:	4649      	mov	r1, r9
 8013164:	f000 ff50 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013168:	2800      	cmp	r0, #0
 801316a:	d04a      	beq.n	8013202 <ucdr_serialize_endian_uint32_t+0xe2>
 801316c:	2d01      	cmp	r5, #1
 801316e:	d063      	beq.n	8013238 <ucdr_serialize_endian_uint32_t+0x118>
 8013170:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013174:	7033      	strb	r3, [r6, #0]
 8013176:	2f00      	cmp	r7, #0
 8013178:	d051      	beq.n	801321e <ucdr_serialize_endian_uint32_t+0xfe>
 801317a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801317e:	2f01      	cmp	r7, #1
 8013180:	7073      	strb	r3, [r6, #1]
 8013182:	d050      	beq.n	8013226 <ucdr_serialize_endian_uint32_t+0x106>
 8013184:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013188:	2f02      	cmp	r7, #2
 801318a:	70b3      	strb	r3, [r6, #2]
 801318c:	d04f      	beq.n	801322e <ucdr_serialize_endian_uint32_t+0x10e>
 801318e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013192:	70f3      	strb	r3, [r6, #3]
 8013194:	6923      	ldr	r3, [r4, #16]
 8013196:	2104      	movs	r1, #4
 8013198:	68a2      	ldr	r2, [r4, #8]
 801319a:	7da0      	ldrb	r0, [r4, #22]
 801319c:	3304      	adds	r3, #4
 801319e:	444a      	add	r2, r9
 80131a0:	7561      	strb	r1, [r4, #21]
 80131a2:	1bdb      	subs	r3, r3, r7
 80131a4:	f080 0001 	eor.w	r0, r0, #1
 80131a8:	60a2      	str	r2, [r4, #8]
 80131aa:	6123      	str	r3, [r4, #16]
 80131ac:	b003      	add	sp, #12
 80131ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80131b2:	2104      	movs	r1, #4
 80131b4:	4620      	mov	r0, r4
 80131b6:	f000 ff27 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80131ba:	b1c8      	cbz	r0, 80131f0 <ucdr_serialize_endian_uint32_t+0xd0>
 80131bc:	2d01      	cmp	r5, #1
 80131be:	68a3      	ldr	r3, [r4, #8]
 80131c0:	d01c      	beq.n	80131fc <ucdr_serialize_endian_uint32_t+0xdc>
 80131c2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80131c6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80131ca:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80131ce:	7018      	strb	r0, [r3, #0]
 80131d0:	68a3      	ldr	r3, [r4, #8]
 80131d2:	705a      	strb	r2, [r3, #1]
 80131d4:	68a3      	ldr	r3, [r4, #8]
 80131d6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80131da:	7099      	strb	r1, [r3, #2]
 80131dc:	68a3      	ldr	r3, [r4, #8]
 80131de:	70da      	strb	r2, [r3, #3]
 80131e0:	2104      	movs	r1, #4
 80131e2:	68a2      	ldr	r2, [r4, #8]
 80131e4:	6923      	ldr	r3, [r4, #16]
 80131e6:	440a      	add	r2, r1
 80131e8:	7561      	strb	r1, [r4, #21]
 80131ea:	440b      	add	r3, r1
 80131ec:	60a2      	str	r2, [r4, #8]
 80131ee:	6123      	str	r3, [r4, #16]
 80131f0:	7da0      	ldrb	r0, [r4, #22]
 80131f2:	f080 0001 	eor.w	r0, r0, #1
 80131f6:	b003      	add	sp, #12
 80131f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80131fc:	9a01      	ldr	r2, [sp, #4]
 80131fe:	601a      	str	r2, [r3, #0]
 8013200:	e7ee      	b.n	80131e0 <ucdr_serialize_endian_uint32_t+0xc0>
 8013202:	68a2      	ldr	r2, [r4, #8]
 8013204:	6923      	ldr	r3, [r4, #16]
 8013206:	7da0      	ldrb	r0, [r4, #22]
 8013208:	1bd2      	subs	r2, r2, r7
 801320a:	1bdb      	subs	r3, r3, r7
 801320c:	f884 8015 	strb.w	r8, [r4, #21]
 8013210:	f080 0001 	eor.w	r0, r0, #1
 8013214:	60a2      	str	r2, [r4, #8]
 8013216:	6123      	str	r3, [r4, #16]
 8013218:	b003      	add	sp, #12
 801321a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801321e:	68a3      	ldr	r3, [r4, #8]
 8013220:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013224:	701a      	strb	r2, [r3, #0]
 8013226:	68a3      	ldr	r3, [r4, #8]
 8013228:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801322c:	701a      	strb	r2, [r3, #0]
 801322e:	68a3      	ldr	r3, [r4, #8]
 8013230:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013234:	701a      	strb	r2, [r3, #0]
 8013236:	e7ad      	b.n	8013194 <ucdr_serialize_endian_uint32_t+0x74>
 8013238:	ad01      	add	r5, sp, #4
 801323a:	463a      	mov	r2, r7
 801323c:	4630      	mov	r0, r6
 801323e:	4629      	mov	r1, r5
 8013240:	f00f f8ed 	bl	802241e <memcpy>
 8013244:	464a      	mov	r2, r9
 8013246:	19e9      	adds	r1, r5, r7
 8013248:	68a0      	ldr	r0, [r4, #8]
 801324a:	f00f f8e8 	bl	802241e <memcpy>
 801324e:	e7a1      	b.n	8013194 <ucdr_serialize_endian_uint32_t+0x74>

08013250 <ucdr_deserialize_uint32_t>:
 8013250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013254:	4604      	mov	r4, r0
 8013256:	460d      	mov	r5, r1
 8013258:	2104      	movs	r1, #4
 801325a:	f000 ff29 	bl	80140b0 <ucdr_buffer_alignment>
 801325e:	4601      	mov	r1, r0
 8013260:	4620      	mov	r0, r4
 8013262:	f894 8015 	ldrb.w	r8, [r4, #21]
 8013266:	f000 ff6b 	bl	8014140 <ucdr_advance_buffer>
 801326a:	2104      	movs	r1, #4
 801326c:	4620      	mov	r0, r4
 801326e:	f000 febf 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013272:	2800      	cmp	r0, #0
 8013274:	d138      	bne.n	80132e8 <ucdr_deserialize_uint32_t+0x98>
 8013276:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 801327a:	42b7      	cmp	r7, r6
 801327c:	d92f      	bls.n	80132de <ucdr_deserialize_uint32_t+0x8e>
 801327e:	6923      	ldr	r3, [r4, #16]
 8013280:	4620      	mov	r0, r4
 8013282:	60a7      	str	r7, [r4, #8]
 8013284:	1bbf      	subs	r7, r7, r6
 8013286:	443b      	add	r3, r7
 8013288:	f1c7 0904 	rsb	r9, r7, #4
 801328c:	6123      	str	r3, [r4, #16]
 801328e:	4649      	mov	r1, r9
 8013290:	f000 feba 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013294:	2800      	cmp	r0, #0
 8013296:	d046      	beq.n	8013326 <ucdr_deserialize_uint32_t+0xd6>
 8013298:	7d23      	ldrb	r3, [r4, #20]
 801329a:	2b01      	cmp	r3, #1
 801329c:	d05c      	beq.n	8013358 <ucdr_deserialize_uint32_t+0x108>
 801329e:	78f3      	ldrb	r3, [r6, #3]
 80132a0:	702b      	strb	r3, [r5, #0]
 80132a2:	2f00      	cmp	r7, #0
 80132a4:	d04c      	beq.n	8013340 <ucdr_deserialize_uint32_t+0xf0>
 80132a6:	78b3      	ldrb	r3, [r6, #2]
 80132a8:	2f01      	cmp	r7, #1
 80132aa:	706b      	strb	r3, [r5, #1]
 80132ac:	f105 0302 	add.w	r3, r5, #2
 80132b0:	d04a      	beq.n	8013348 <ucdr_deserialize_uint32_t+0xf8>
 80132b2:	7873      	ldrb	r3, [r6, #1]
 80132b4:	2f02      	cmp	r7, #2
 80132b6:	70ab      	strb	r3, [r5, #2]
 80132b8:	f105 0303 	add.w	r3, r5, #3
 80132bc:	d048      	beq.n	8013350 <ucdr_deserialize_uint32_t+0x100>
 80132be:	7833      	ldrb	r3, [r6, #0]
 80132c0:	70eb      	strb	r3, [r5, #3]
 80132c2:	6923      	ldr	r3, [r4, #16]
 80132c4:	2104      	movs	r1, #4
 80132c6:	68a2      	ldr	r2, [r4, #8]
 80132c8:	3304      	adds	r3, #4
 80132ca:	7da0      	ldrb	r0, [r4, #22]
 80132cc:	444a      	add	r2, r9
 80132ce:	7561      	strb	r1, [r4, #21]
 80132d0:	1bdb      	subs	r3, r3, r7
 80132d2:	f080 0001 	eor.w	r0, r0, #1
 80132d6:	60a2      	str	r2, [r4, #8]
 80132d8:	6123      	str	r3, [r4, #16]
 80132da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80132de:	2104      	movs	r1, #4
 80132e0:	4620      	mov	r0, r4
 80132e2:	f000 fe91 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80132e6:	b1b0      	cbz	r0, 8013316 <ucdr_deserialize_uint32_t+0xc6>
 80132e8:	7d23      	ldrb	r3, [r4, #20]
 80132ea:	2b01      	cmp	r3, #1
 80132ec:	68a3      	ldr	r3, [r4, #8]
 80132ee:	d017      	beq.n	8013320 <ucdr_deserialize_uint32_t+0xd0>
 80132f0:	78db      	ldrb	r3, [r3, #3]
 80132f2:	702b      	strb	r3, [r5, #0]
 80132f4:	68a3      	ldr	r3, [r4, #8]
 80132f6:	789b      	ldrb	r3, [r3, #2]
 80132f8:	706b      	strb	r3, [r5, #1]
 80132fa:	68a3      	ldr	r3, [r4, #8]
 80132fc:	785b      	ldrb	r3, [r3, #1]
 80132fe:	70ab      	strb	r3, [r5, #2]
 8013300:	68a3      	ldr	r3, [r4, #8]
 8013302:	781b      	ldrb	r3, [r3, #0]
 8013304:	70eb      	strb	r3, [r5, #3]
 8013306:	2104      	movs	r1, #4
 8013308:	68a2      	ldr	r2, [r4, #8]
 801330a:	6923      	ldr	r3, [r4, #16]
 801330c:	440a      	add	r2, r1
 801330e:	7561      	strb	r1, [r4, #21]
 8013310:	440b      	add	r3, r1
 8013312:	60a2      	str	r2, [r4, #8]
 8013314:	6123      	str	r3, [r4, #16]
 8013316:	7da0      	ldrb	r0, [r4, #22]
 8013318:	f080 0001 	eor.w	r0, r0, #1
 801331c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	602b      	str	r3, [r5, #0]
 8013324:	e7ef      	b.n	8013306 <ucdr_deserialize_uint32_t+0xb6>
 8013326:	68a2      	ldr	r2, [r4, #8]
 8013328:	6923      	ldr	r3, [r4, #16]
 801332a:	1bd2      	subs	r2, r2, r7
 801332c:	7da0      	ldrb	r0, [r4, #22]
 801332e:	1bdb      	subs	r3, r3, r7
 8013330:	f884 8015 	strb.w	r8, [r4, #21]
 8013334:	f080 0001 	eor.w	r0, r0, #1
 8013338:	60a2      	str	r2, [r4, #8]
 801333a:	6123      	str	r3, [r4, #16]
 801333c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013340:	68a3      	ldr	r3, [r4, #8]
 8013342:	789b      	ldrb	r3, [r3, #2]
 8013344:	706b      	strb	r3, [r5, #1]
 8013346:	1cab      	adds	r3, r5, #2
 8013348:	68a2      	ldr	r2, [r4, #8]
 801334a:	7852      	ldrb	r2, [r2, #1]
 801334c:	f803 2b01 	strb.w	r2, [r3], #1
 8013350:	68a2      	ldr	r2, [r4, #8]
 8013352:	7812      	ldrb	r2, [r2, #0]
 8013354:	701a      	strb	r2, [r3, #0]
 8013356:	e7b4      	b.n	80132c2 <ucdr_deserialize_uint32_t+0x72>
 8013358:	4631      	mov	r1, r6
 801335a:	463a      	mov	r2, r7
 801335c:	4628      	mov	r0, r5
 801335e:	f00f f85e 	bl	802241e <memcpy>
 8013362:	464a      	mov	r2, r9
 8013364:	19e8      	adds	r0, r5, r7
 8013366:	68a1      	ldr	r1, [r4, #8]
 8013368:	f00f f859 	bl	802241e <memcpy>
 801336c:	e7a9      	b.n	80132c2 <ucdr_deserialize_uint32_t+0x72>
 801336e:	bf00      	nop

08013370 <ucdr_deserialize_endian_uint32_t>:
 8013370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013374:	4604      	mov	r4, r0
 8013376:	460e      	mov	r6, r1
 8013378:	2104      	movs	r1, #4
 801337a:	4615      	mov	r5, r2
 801337c:	f000 fe98 	bl	80140b0 <ucdr_buffer_alignment>
 8013380:	4601      	mov	r1, r0
 8013382:	4620      	mov	r0, r4
 8013384:	f894 8015 	ldrb.w	r8, [r4, #21]
 8013388:	f000 feda 	bl	8014140 <ucdr_advance_buffer>
 801338c:	2104      	movs	r1, #4
 801338e:	4620      	mov	r0, r4
 8013390:	f000 fe2e 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013394:	2800      	cmp	r0, #0
 8013396:	d13c      	bne.n	8013412 <ucdr_deserialize_endian_uint32_t+0xa2>
 8013398:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 801339c:	42bb      	cmp	r3, r7
 801339e:	d933      	bls.n	8013408 <ucdr_deserialize_endian_uint32_t+0x98>
 80133a0:	eba3 0907 	sub.w	r9, r3, r7
 80133a4:	60a3      	str	r3, [r4, #8]
 80133a6:	6923      	ldr	r3, [r4, #16]
 80133a8:	4620      	mov	r0, r4
 80133aa:	f1c9 0a04 	rsb	sl, r9, #4
 80133ae:	444b      	add	r3, r9
 80133b0:	4651      	mov	r1, sl
 80133b2:	6123      	str	r3, [r4, #16]
 80133b4:	f000 fe28 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80133b8:	2800      	cmp	r0, #0
 80133ba:	d048      	beq.n	801344e <ucdr_deserialize_endian_uint32_t+0xde>
 80133bc:	2e01      	cmp	r6, #1
 80133be:	d061      	beq.n	8013484 <ucdr_deserialize_endian_uint32_t+0x114>
 80133c0:	78fb      	ldrb	r3, [r7, #3]
 80133c2:	702b      	strb	r3, [r5, #0]
 80133c4:	f1b9 0f00 	cmp.w	r9, #0
 80133c8:	d050      	beq.n	801346c <ucdr_deserialize_endian_uint32_t+0xfc>
 80133ca:	78bb      	ldrb	r3, [r7, #2]
 80133cc:	f1b9 0f01 	cmp.w	r9, #1
 80133d0:	706b      	strb	r3, [r5, #1]
 80133d2:	f105 0302 	add.w	r3, r5, #2
 80133d6:	d04d      	beq.n	8013474 <ucdr_deserialize_endian_uint32_t+0x104>
 80133d8:	787b      	ldrb	r3, [r7, #1]
 80133da:	f1b9 0f02 	cmp.w	r9, #2
 80133de:	70ab      	strb	r3, [r5, #2]
 80133e0:	f105 0303 	add.w	r3, r5, #3
 80133e4:	d04a      	beq.n	801347c <ucdr_deserialize_endian_uint32_t+0x10c>
 80133e6:	783b      	ldrb	r3, [r7, #0]
 80133e8:	70eb      	strb	r3, [r5, #3]
 80133ea:	6923      	ldr	r3, [r4, #16]
 80133ec:	2104      	movs	r1, #4
 80133ee:	68a2      	ldr	r2, [r4, #8]
 80133f0:	3304      	adds	r3, #4
 80133f2:	7da0      	ldrb	r0, [r4, #22]
 80133f4:	4452      	add	r2, sl
 80133f6:	7561      	strb	r1, [r4, #21]
 80133f8:	eba3 0309 	sub.w	r3, r3, r9
 80133fc:	f080 0001 	eor.w	r0, r0, #1
 8013400:	60a2      	str	r2, [r4, #8]
 8013402:	6123      	str	r3, [r4, #16]
 8013404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013408:	2104      	movs	r1, #4
 801340a:	4620      	mov	r0, r4
 801340c:	f000 fdfc 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013410:	b1a8      	cbz	r0, 801343e <ucdr_deserialize_endian_uint32_t+0xce>
 8013412:	2e01      	cmp	r6, #1
 8013414:	68a3      	ldr	r3, [r4, #8]
 8013416:	d017      	beq.n	8013448 <ucdr_deserialize_endian_uint32_t+0xd8>
 8013418:	78db      	ldrb	r3, [r3, #3]
 801341a:	702b      	strb	r3, [r5, #0]
 801341c:	68a3      	ldr	r3, [r4, #8]
 801341e:	789b      	ldrb	r3, [r3, #2]
 8013420:	706b      	strb	r3, [r5, #1]
 8013422:	68a3      	ldr	r3, [r4, #8]
 8013424:	785b      	ldrb	r3, [r3, #1]
 8013426:	70ab      	strb	r3, [r5, #2]
 8013428:	68a3      	ldr	r3, [r4, #8]
 801342a:	781b      	ldrb	r3, [r3, #0]
 801342c:	70eb      	strb	r3, [r5, #3]
 801342e:	2104      	movs	r1, #4
 8013430:	68a2      	ldr	r2, [r4, #8]
 8013432:	6923      	ldr	r3, [r4, #16]
 8013434:	440a      	add	r2, r1
 8013436:	7561      	strb	r1, [r4, #21]
 8013438:	440b      	add	r3, r1
 801343a:	60a2      	str	r2, [r4, #8]
 801343c:	6123      	str	r3, [r4, #16]
 801343e:	7da0      	ldrb	r0, [r4, #22]
 8013440:	f080 0001 	eor.w	r0, r0, #1
 8013444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	602b      	str	r3, [r5, #0]
 801344c:	e7ef      	b.n	801342e <ucdr_deserialize_endian_uint32_t+0xbe>
 801344e:	68a2      	ldr	r2, [r4, #8]
 8013450:	6923      	ldr	r3, [r4, #16]
 8013452:	eba2 0209 	sub.w	r2, r2, r9
 8013456:	7da0      	ldrb	r0, [r4, #22]
 8013458:	eba3 0309 	sub.w	r3, r3, r9
 801345c:	f884 8015 	strb.w	r8, [r4, #21]
 8013460:	f080 0001 	eor.w	r0, r0, #1
 8013464:	60a2      	str	r2, [r4, #8]
 8013466:	6123      	str	r3, [r4, #16]
 8013468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801346c:	68a3      	ldr	r3, [r4, #8]
 801346e:	789b      	ldrb	r3, [r3, #2]
 8013470:	706b      	strb	r3, [r5, #1]
 8013472:	1cab      	adds	r3, r5, #2
 8013474:	68a2      	ldr	r2, [r4, #8]
 8013476:	7852      	ldrb	r2, [r2, #1]
 8013478:	f803 2b01 	strb.w	r2, [r3], #1
 801347c:	68a2      	ldr	r2, [r4, #8]
 801347e:	7812      	ldrb	r2, [r2, #0]
 8013480:	701a      	strb	r2, [r3, #0]
 8013482:	e7b2      	b.n	80133ea <ucdr_deserialize_endian_uint32_t+0x7a>
 8013484:	4639      	mov	r1, r7
 8013486:	464a      	mov	r2, r9
 8013488:	4628      	mov	r0, r5
 801348a:	f00e ffc8 	bl	802241e <memcpy>
 801348e:	4652      	mov	r2, sl
 8013490:	eb05 0009 	add.w	r0, r5, r9
 8013494:	68a1      	ldr	r1, [r4, #8]
 8013496:	f00e ffc2 	bl	802241e <memcpy>
 801349a:	e7a6      	b.n	80133ea <ucdr_deserialize_endian_uint32_t+0x7a>

0801349c <ucdr_serialize_uint64_t>:
 801349c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134a0:	4604      	mov	r4, r0
 80134a2:	b082      	sub	sp, #8
 80134a4:	2108      	movs	r1, #8
 80134a6:	e9cd 2300 	strd	r2, r3, [sp]
 80134aa:	f000 fe01 	bl	80140b0 <ucdr_buffer_alignment>
 80134ae:	4601      	mov	r1, r0
 80134b0:	4620      	mov	r0, r4
 80134b2:	7d67      	ldrb	r7, [r4, #21]
 80134b4:	f000 fe44 	bl	8014140 <ucdr_advance_buffer>
 80134b8:	2108      	movs	r1, #8
 80134ba:	4620      	mov	r0, r4
 80134bc:	f000 fd98 	bl	8013ff0 <ucdr_check_buffer_available_for>
 80134c0:	2800      	cmp	r0, #0
 80134c2:	d14e      	bne.n	8013562 <ucdr_serialize_uint64_t+0xc6>
 80134c4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80134c8:	42ab      	cmp	r3, r5
 80134ca:	d945      	bls.n	8013558 <ucdr_serialize_uint64_t+0xbc>
 80134cc:	1b5e      	subs	r6, r3, r5
 80134ce:	60a3      	str	r3, [r4, #8]
 80134d0:	6923      	ldr	r3, [r4, #16]
 80134d2:	4620      	mov	r0, r4
 80134d4:	f1c6 0808 	rsb	r8, r6, #8
 80134d8:	4433      	add	r3, r6
 80134da:	4641      	mov	r1, r8
 80134dc:	6123      	str	r3, [r4, #16]
 80134de:	f000 fd93 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80134e2:	2800      	cmp	r0, #0
 80134e4:	d074      	beq.n	80135d0 <ucdr_serialize_uint64_t+0x134>
 80134e6:	7d23      	ldrb	r3, [r4, #20]
 80134e8:	2b01      	cmp	r3, #1
 80134ea:	f000 809b 	beq.w	8013624 <ucdr_serialize_uint64_t+0x188>
 80134ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80134f2:	702b      	strb	r3, [r5, #0]
 80134f4:	2e00      	cmp	r6, #0
 80134f6:	d078      	beq.n	80135ea <ucdr_serialize_uint64_t+0x14e>
 80134f8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80134fc:	2e01      	cmp	r6, #1
 80134fe:	706b      	strb	r3, [r5, #1]
 8013500:	d077      	beq.n	80135f2 <ucdr_serialize_uint64_t+0x156>
 8013502:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013506:	2e02      	cmp	r6, #2
 8013508:	70ab      	strb	r3, [r5, #2]
 801350a:	d076      	beq.n	80135fa <ucdr_serialize_uint64_t+0x15e>
 801350c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013510:	2e03      	cmp	r6, #3
 8013512:	70eb      	strb	r3, [r5, #3]
 8013514:	d075      	beq.n	8013602 <ucdr_serialize_uint64_t+0x166>
 8013516:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801351a:	2e04      	cmp	r6, #4
 801351c:	712b      	strb	r3, [r5, #4]
 801351e:	d074      	beq.n	801360a <ucdr_serialize_uint64_t+0x16e>
 8013520:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8013524:	2e05      	cmp	r6, #5
 8013526:	716b      	strb	r3, [r5, #5]
 8013528:	d073      	beq.n	8013612 <ucdr_serialize_uint64_t+0x176>
 801352a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 801352e:	2e06      	cmp	r6, #6
 8013530:	71ab      	strb	r3, [r5, #6]
 8013532:	d072      	beq.n	801361a <ucdr_serialize_uint64_t+0x17e>
 8013534:	f89d 3000 	ldrb.w	r3, [sp]
 8013538:	71eb      	strb	r3, [r5, #7]
 801353a:	6923      	ldr	r3, [r4, #16]
 801353c:	2108      	movs	r1, #8
 801353e:	68a2      	ldr	r2, [r4, #8]
 8013540:	3308      	adds	r3, #8
 8013542:	7da0      	ldrb	r0, [r4, #22]
 8013544:	4442      	add	r2, r8
 8013546:	7561      	strb	r1, [r4, #21]
 8013548:	1b9e      	subs	r6, r3, r6
 801354a:	f080 0001 	eor.w	r0, r0, #1
 801354e:	60a2      	str	r2, [r4, #8]
 8013550:	6126      	str	r6, [r4, #16]
 8013552:	b002      	add	sp, #8
 8013554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013558:	2108      	movs	r1, #8
 801355a:	4620      	mov	r0, r4
 801355c:	f000 fd54 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013560:	b350      	cbz	r0, 80135b8 <ucdr_serialize_uint64_t+0x11c>
 8013562:	7d23      	ldrb	r3, [r4, #20]
 8013564:	2b01      	cmp	r3, #1
 8013566:	d02d      	beq.n	80135c4 <ucdr_serialize_uint64_t+0x128>
 8013568:	68a3      	ldr	r3, [r4, #8]
 801356a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 801356e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013572:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8013576:	7018      	strb	r0, [r3, #0]
 8013578:	68a3      	ldr	r3, [r4, #8]
 801357a:	705a      	strb	r2, [r3, #1]
 801357c:	68a3      	ldr	r3, [r4, #8]
 801357e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013582:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8013586:	7099      	strb	r1, [r3, #2]
 8013588:	68a3      	ldr	r3, [r4, #8]
 801358a:	70da      	strb	r2, [r3, #3]
 801358c:	68a3      	ldr	r3, [r4, #8]
 801358e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8013592:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8013596:	7118      	strb	r0, [r3, #4]
 8013598:	68a3      	ldr	r3, [r4, #8]
 801359a:	715a      	strb	r2, [r3, #5]
 801359c:	68a3      	ldr	r3, [r4, #8]
 801359e:	f89d 2000 	ldrb.w	r2, [sp]
 80135a2:	7199      	strb	r1, [r3, #6]
 80135a4:	68a3      	ldr	r3, [r4, #8]
 80135a6:	71da      	strb	r2, [r3, #7]
 80135a8:	2108      	movs	r1, #8
 80135aa:	68a2      	ldr	r2, [r4, #8]
 80135ac:	6923      	ldr	r3, [r4, #16]
 80135ae:	440a      	add	r2, r1
 80135b0:	7561      	strb	r1, [r4, #21]
 80135b2:	440b      	add	r3, r1
 80135b4:	60a2      	str	r2, [r4, #8]
 80135b6:	6123      	str	r3, [r4, #16]
 80135b8:	7da0      	ldrb	r0, [r4, #22]
 80135ba:	f080 0001 	eor.w	r0, r0, #1
 80135be:	b002      	add	sp, #8
 80135c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135c4:	466b      	mov	r3, sp
 80135c6:	68a2      	ldr	r2, [r4, #8]
 80135c8:	cb03      	ldmia	r3!, {r0, r1}
 80135ca:	6010      	str	r0, [r2, #0]
 80135cc:	6051      	str	r1, [r2, #4]
 80135ce:	e7eb      	b.n	80135a8 <ucdr_serialize_uint64_t+0x10c>
 80135d0:	68a2      	ldr	r2, [r4, #8]
 80135d2:	6923      	ldr	r3, [r4, #16]
 80135d4:	7da0      	ldrb	r0, [r4, #22]
 80135d6:	1b92      	subs	r2, r2, r6
 80135d8:	1b9b      	subs	r3, r3, r6
 80135da:	7567      	strb	r7, [r4, #21]
 80135dc:	f080 0001 	eor.w	r0, r0, #1
 80135e0:	60a2      	str	r2, [r4, #8]
 80135e2:	6123      	str	r3, [r4, #16]
 80135e4:	b002      	add	sp, #8
 80135e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135ea:	68a3      	ldr	r3, [r4, #8]
 80135ec:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80135f0:	701a      	strb	r2, [r3, #0]
 80135f2:	68a3      	ldr	r3, [r4, #8]
 80135f4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80135f8:	701a      	strb	r2, [r3, #0]
 80135fa:	68a3      	ldr	r3, [r4, #8]
 80135fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013600:	701a      	strb	r2, [r3, #0]
 8013602:	68a3      	ldr	r3, [r4, #8]
 8013604:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8013608:	701a      	strb	r2, [r3, #0]
 801360a:	68a3      	ldr	r3, [r4, #8]
 801360c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8013610:	701a      	strb	r2, [r3, #0]
 8013612:	68a3      	ldr	r3, [r4, #8]
 8013614:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8013618:	701a      	strb	r2, [r3, #0]
 801361a:	68a3      	ldr	r3, [r4, #8]
 801361c:	f89d 2000 	ldrb.w	r2, [sp]
 8013620:	701a      	strb	r2, [r3, #0]
 8013622:	e78a      	b.n	801353a <ucdr_serialize_uint64_t+0x9e>
 8013624:	4628      	mov	r0, r5
 8013626:	466d      	mov	r5, sp
 8013628:	4632      	mov	r2, r6
 801362a:	4629      	mov	r1, r5
 801362c:	f00e fef7 	bl	802241e <memcpy>
 8013630:	4642      	mov	r2, r8
 8013632:	19a9      	adds	r1, r5, r6
 8013634:	68a0      	ldr	r0, [r4, #8]
 8013636:	f00e fef2 	bl	802241e <memcpy>
 801363a:	e77e      	b.n	801353a <ucdr_serialize_uint64_t+0x9e>

0801363c <ucdr_serialize_int16_t>:
 801363c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013640:	460b      	mov	r3, r1
 8013642:	b082      	sub	sp, #8
 8013644:	4604      	mov	r4, r0
 8013646:	2102      	movs	r1, #2
 8013648:	f8ad 3006 	strh.w	r3, [sp, #6]
 801364c:	f000 fd30 	bl	80140b0 <ucdr_buffer_alignment>
 8013650:	4601      	mov	r1, r0
 8013652:	4620      	mov	r0, r4
 8013654:	7d67      	ldrb	r7, [r4, #21]
 8013656:	f000 fd73 	bl	8014140 <ucdr_advance_buffer>
 801365a:	2102      	movs	r1, #2
 801365c:	4620      	mov	r0, r4
 801365e:	f000 fcc7 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013662:	bb78      	cbnz	r0, 80136c4 <ucdr_serialize_int16_t+0x88>
 8013664:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8013668:	42ab      	cmp	r3, r5
 801366a:	d926      	bls.n	80136ba <ucdr_serialize_int16_t+0x7e>
 801366c:	1b5e      	subs	r6, r3, r5
 801366e:	60a3      	str	r3, [r4, #8]
 8013670:	6923      	ldr	r3, [r4, #16]
 8013672:	4620      	mov	r0, r4
 8013674:	f1c6 0802 	rsb	r8, r6, #2
 8013678:	4433      	add	r3, r6
 801367a:	4641      	mov	r1, r8
 801367c:	6123      	str	r3, [r4, #16]
 801367e:	f000 fcc3 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013682:	2800      	cmp	r0, #0
 8013684:	d03b      	beq.n	80136fe <ucdr_serialize_int16_t+0xc2>
 8013686:	7d23      	ldrb	r3, [r4, #20]
 8013688:	2b01      	cmp	r3, #1
 801368a:	d04a      	beq.n	8013722 <ucdr_serialize_int16_t+0xe6>
 801368c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013690:	702b      	strb	r3, [r5, #0]
 8013692:	2e00      	cmp	r6, #0
 8013694:	d040      	beq.n	8013718 <ucdr_serialize_int16_t+0xdc>
 8013696:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801369a:	706b      	strb	r3, [r5, #1]
 801369c:	6923      	ldr	r3, [r4, #16]
 801369e:	2102      	movs	r1, #2
 80136a0:	68a2      	ldr	r2, [r4, #8]
 80136a2:	3302      	adds	r3, #2
 80136a4:	7da0      	ldrb	r0, [r4, #22]
 80136a6:	4442      	add	r2, r8
 80136a8:	7561      	strb	r1, [r4, #21]
 80136aa:	1b9e      	subs	r6, r3, r6
 80136ac:	f080 0001 	eor.w	r0, r0, #1
 80136b0:	60a2      	str	r2, [r4, #8]
 80136b2:	6126      	str	r6, [r4, #16]
 80136b4:	b002      	add	sp, #8
 80136b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136ba:	2102      	movs	r1, #2
 80136bc:	4620      	mov	r0, r4
 80136be:	f000 fca3 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80136c2:	b190      	cbz	r0, 80136ea <ucdr_serialize_int16_t+0xae>
 80136c4:	7d23      	ldrb	r3, [r4, #20]
 80136c6:	2b01      	cmp	r3, #1
 80136c8:	68a3      	ldr	r3, [r4, #8]
 80136ca:	d014      	beq.n	80136f6 <ucdr_serialize_int16_t+0xba>
 80136cc:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80136d0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80136d4:	7019      	strb	r1, [r3, #0]
 80136d6:	68a3      	ldr	r3, [r4, #8]
 80136d8:	705a      	strb	r2, [r3, #1]
 80136da:	2102      	movs	r1, #2
 80136dc:	68a2      	ldr	r2, [r4, #8]
 80136de:	6923      	ldr	r3, [r4, #16]
 80136e0:	440a      	add	r2, r1
 80136e2:	7561      	strb	r1, [r4, #21]
 80136e4:	440b      	add	r3, r1
 80136e6:	60a2      	str	r2, [r4, #8]
 80136e8:	6123      	str	r3, [r4, #16]
 80136ea:	7da0      	ldrb	r0, [r4, #22]
 80136ec:	f080 0001 	eor.w	r0, r0, #1
 80136f0:	b002      	add	sp, #8
 80136f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136f6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80136fa:	801a      	strh	r2, [r3, #0]
 80136fc:	e7ed      	b.n	80136da <ucdr_serialize_int16_t+0x9e>
 80136fe:	68a2      	ldr	r2, [r4, #8]
 8013700:	6923      	ldr	r3, [r4, #16]
 8013702:	7da0      	ldrb	r0, [r4, #22]
 8013704:	1b92      	subs	r2, r2, r6
 8013706:	1b9b      	subs	r3, r3, r6
 8013708:	7567      	strb	r7, [r4, #21]
 801370a:	f080 0001 	eor.w	r0, r0, #1
 801370e:	60a2      	str	r2, [r4, #8]
 8013710:	6123      	str	r3, [r4, #16]
 8013712:	b002      	add	sp, #8
 8013714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013718:	68a3      	ldr	r3, [r4, #8]
 801371a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801371e:	701a      	strb	r2, [r3, #0]
 8013720:	e7bc      	b.n	801369c <ucdr_serialize_int16_t+0x60>
 8013722:	4628      	mov	r0, r5
 8013724:	f10d 0506 	add.w	r5, sp, #6
 8013728:	4632      	mov	r2, r6
 801372a:	4629      	mov	r1, r5
 801372c:	f00e fe77 	bl	802241e <memcpy>
 8013730:	4642      	mov	r2, r8
 8013732:	19a9      	adds	r1, r5, r6
 8013734:	68a0      	ldr	r0, [r4, #8]
 8013736:	f00e fe72 	bl	802241e <memcpy>
 801373a:	e7af      	b.n	801369c <ucdr_serialize_int16_t+0x60>

0801373c <ucdr_deserialize_int16_t>:
 801373c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013740:	4604      	mov	r4, r0
 8013742:	460d      	mov	r5, r1
 8013744:	2102      	movs	r1, #2
 8013746:	f000 fcb3 	bl	80140b0 <ucdr_buffer_alignment>
 801374a:	4601      	mov	r1, r0
 801374c:	4620      	mov	r0, r4
 801374e:	f894 8015 	ldrb.w	r8, [r4, #21]
 8013752:	f000 fcf5 	bl	8014140 <ucdr_advance_buffer>
 8013756:	2102      	movs	r1, #2
 8013758:	4620      	mov	r0, r4
 801375a:	f000 fc49 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801375e:	bb60      	cbnz	r0, 80137ba <ucdr_deserialize_int16_t+0x7e>
 8013760:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8013764:	42be      	cmp	r6, r7
 8013766:	d923      	bls.n	80137b0 <ucdr_deserialize_int16_t+0x74>
 8013768:	6923      	ldr	r3, [r4, #16]
 801376a:	4620      	mov	r0, r4
 801376c:	60a6      	str	r6, [r4, #8]
 801376e:	1bf6      	subs	r6, r6, r7
 8013770:	4433      	add	r3, r6
 8013772:	f1c6 0902 	rsb	r9, r6, #2
 8013776:	6123      	str	r3, [r4, #16]
 8013778:	4649      	mov	r1, r9
 801377a:	f000 fc45 	bl	8014008 <ucdr_check_final_buffer_behavior>
 801377e:	2800      	cmp	r0, #0
 8013780:	d034      	beq.n	80137ec <ucdr_deserialize_int16_t+0xb0>
 8013782:	7d23      	ldrb	r3, [r4, #20]
 8013784:	2b01      	cmp	r3, #1
 8013786:	d042      	beq.n	801380e <ucdr_deserialize_int16_t+0xd2>
 8013788:	787b      	ldrb	r3, [r7, #1]
 801378a:	702b      	strb	r3, [r5, #0]
 801378c:	2e00      	cmp	r6, #0
 801378e:	d03a      	beq.n	8013806 <ucdr_deserialize_int16_t+0xca>
 8013790:	783b      	ldrb	r3, [r7, #0]
 8013792:	706b      	strb	r3, [r5, #1]
 8013794:	6923      	ldr	r3, [r4, #16]
 8013796:	2102      	movs	r1, #2
 8013798:	68a2      	ldr	r2, [r4, #8]
 801379a:	3302      	adds	r3, #2
 801379c:	7da0      	ldrb	r0, [r4, #22]
 801379e:	444a      	add	r2, r9
 80137a0:	7561      	strb	r1, [r4, #21]
 80137a2:	1b9b      	subs	r3, r3, r6
 80137a4:	f080 0001 	eor.w	r0, r0, #1
 80137a8:	60a2      	str	r2, [r4, #8]
 80137aa:	6123      	str	r3, [r4, #16]
 80137ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137b0:	2102      	movs	r1, #2
 80137b2:	4620      	mov	r0, r4
 80137b4:	f000 fc28 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80137b8:	b180      	cbz	r0, 80137dc <ucdr_deserialize_int16_t+0xa0>
 80137ba:	7d23      	ldrb	r3, [r4, #20]
 80137bc:	2b01      	cmp	r3, #1
 80137be:	68a3      	ldr	r3, [r4, #8]
 80137c0:	d011      	beq.n	80137e6 <ucdr_deserialize_int16_t+0xaa>
 80137c2:	785b      	ldrb	r3, [r3, #1]
 80137c4:	702b      	strb	r3, [r5, #0]
 80137c6:	68a3      	ldr	r3, [r4, #8]
 80137c8:	781b      	ldrb	r3, [r3, #0]
 80137ca:	706b      	strb	r3, [r5, #1]
 80137cc:	2102      	movs	r1, #2
 80137ce:	68a2      	ldr	r2, [r4, #8]
 80137d0:	6923      	ldr	r3, [r4, #16]
 80137d2:	440a      	add	r2, r1
 80137d4:	7561      	strb	r1, [r4, #21]
 80137d6:	440b      	add	r3, r1
 80137d8:	60a2      	str	r2, [r4, #8]
 80137da:	6123      	str	r3, [r4, #16]
 80137dc:	7da0      	ldrb	r0, [r4, #22]
 80137de:	f080 0001 	eor.w	r0, r0, #1
 80137e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137e6:	881b      	ldrh	r3, [r3, #0]
 80137e8:	802b      	strh	r3, [r5, #0]
 80137ea:	e7ef      	b.n	80137cc <ucdr_deserialize_int16_t+0x90>
 80137ec:	68a2      	ldr	r2, [r4, #8]
 80137ee:	6923      	ldr	r3, [r4, #16]
 80137f0:	1b92      	subs	r2, r2, r6
 80137f2:	7da0      	ldrb	r0, [r4, #22]
 80137f4:	1b9b      	subs	r3, r3, r6
 80137f6:	f884 8015 	strb.w	r8, [r4, #21]
 80137fa:	f080 0001 	eor.w	r0, r0, #1
 80137fe:	60a2      	str	r2, [r4, #8]
 8013800:	6123      	str	r3, [r4, #16]
 8013802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013806:	68a3      	ldr	r3, [r4, #8]
 8013808:	781b      	ldrb	r3, [r3, #0]
 801380a:	706b      	strb	r3, [r5, #1]
 801380c:	e7c2      	b.n	8013794 <ucdr_deserialize_int16_t+0x58>
 801380e:	4639      	mov	r1, r7
 8013810:	4632      	mov	r2, r6
 8013812:	4628      	mov	r0, r5
 8013814:	f00e fe03 	bl	802241e <memcpy>
 8013818:	464a      	mov	r2, r9
 801381a:	19a8      	adds	r0, r5, r6
 801381c:	68a1      	ldr	r1, [r4, #8]
 801381e:	f00e fdfe 	bl	802241e <memcpy>
 8013822:	e7b7      	b.n	8013794 <ucdr_deserialize_int16_t+0x58>

08013824 <ucdr_serialize_int32_t>:
 8013824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013828:	b082      	sub	sp, #8
 801382a:	4604      	mov	r4, r0
 801382c:	9101      	str	r1, [sp, #4]
 801382e:	2104      	movs	r1, #4
 8013830:	f000 fc3e 	bl	80140b0 <ucdr_buffer_alignment>
 8013834:	4601      	mov	r1, r0
 8013836:	4620      	mov	r0, r4
 8013838:	7d67      	ldrb	r7, [r4, #21]
 801383a:	f000 fc81 	bl	8014140 <ucdr_advance_buffer>
 801383e:	2104      	movs	r1, #4
 8013840:	4620      	mov	r0, r4
 8013842:	f000 fbd5 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013846:	2800      	cmp	r0, #0
 8013848:	d139      	bne.n	80138be <ucdr_serialize_int32_t+0x9a>
 801384a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 801384e:	42ab      	cmp	r3, r5
 8013850:	d930      	bls.n	80138b4 <ucdr_serialize_int32_t+0x90>
 8013852:	1b5e      	subs	r6, r3, r5
 8013854:	60a3      	str	r3, [r4, #8]
 8013856:	6923      	ldr	r3, [r4, #16]
 8013858:	4620      	mov	r0, r4
 801385a:	f1c6 0804 	rsb	r8, r6, #4
 801385e:	4433      	add	r3, r6
 8013860:	4641      	mov	r1, r8
 8013862:	6123      	str	r3, [r4, #16]
 8013864:	f000 fbd0 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013868:	2800      	cmp	r0, #0
 801386a:	d04c      	beq.n	8013906 <ucdr_serialize_int32_t+0xe2>
 801386c:	7d23      	ldrb	r3, [r4, #20]
 801386e:	2b01      	cmp	r3, #1
 8013870:	d063      	beq.n	801393a <ucdr_serialize_int32_t+0x116>
 8013872:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013876:	702b      	strb	r3, [r5, #0]
 8013878:	2e00      	cmp	r6, #0
 801387a:	d051      	beq.n	8013920 <ucdr_serialize_int32_t+0xfc>
 801387c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013880:	2e01      	cmp	r6, #1
 8013882:	706b      	strb	r3, [r5, #1]
 8013884:	d050      	beq.n	8013928 <ucdr_serialize_int32_t+0x104>
 8013886:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801388a:	2e02      	cmp	r6, #2
 801388c:	70ab      	strb	r3, [r5, #2]
 801388e:	d04f      	beq.n	8013930 <ucdr_serialize_int32_t+0x10c>
 8013890:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013894:	70eb      	strb	r3, [r5, #3]
 8013896:	6923      	ldr	r3, [r4, #16]
 8013898:	2104      	movs	r1, #4
 801389a:	68a2      	ldr	r2, [r4, #8]
 801389c:	3304      	adds	r3, #4
 801389e:	7da0      	ldrb	r0, [r4, #22]
 80138a0:	4442      	add	r2, r8
 80138a2:	7561      	strb	r1, [r4, #21]
 80138a4:	1b9e      	subs	r6, r3, r6
 80138a6:	f080 0001 	eor.w	r0, r0, #1
 80138aa:	60a2      	str	r2, [r4, #8]
 80138ac:	6126      	str	r6, [r4, #16]
 80138ae:	b002      	add	sp, #8
 80138b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138b4:	2104      	movs	r1, #4
 80138b6:	4620      	mov	r0, r4
 80138b8:	f000 fba6 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80138bc:	b1d0      	cbz	r0, 80138f4 <ucdr_serialize_int32_t+0xd0>
 80138be:	7d23      	ldrb	r3, [r4, #20]
 80138c0:	2b01      	cmp	r3, #1
 80138c2:	68a3      	ldr	r3, [r4, #8]
 80138c4:	d01c      	beq.n	8013900 <ucdr_serialize_int32_t+0xdc>
 80138c6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80138ca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80138ce:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80138d2:	7018      	strb	r0, [r3, #0]
 80138d4:	68a3      	ldr	r3, [r4, #8]
 80138d6:	705a      	strb	r2, [r3, #1]
 80138d8:	68a3      	ldr	r3, [r4, #8]
 80138da:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80138de:	7099      	strb	r1, [r3, #2]
 80138e0:	68a3      	ldr	r3, [r4, #8]
 80138e2:	70da      	strb	r2, [r3, #3]
 80138e4:	2104      	movs	r1, #4
 80138e6:	68a2      	ldr	r2, [r4, #8]
 80138e8:	6923      	ldr	r3, [r4, #16]
 80138ea:	440a      	add	r2, r1
 80138ec:	7561      	strb	r1, [r4, #21]
 80138ee:	440b      	add	r3, r1
 80138f0:	60a2      	str	r2, [r4, #8]
 80138f2:	6123      	str	r3, [r4, #16]
 80138f4:	7da0      	ldrb	r0, [r4, #22]
 80138f6:	f080 0001 	eor.w	r0, r0, #1
 80138fa:	b002      	add	sp, #8
 80138fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013900:	9a01      	ldr	r2, [sp, #4]
 8013902:	601a      	str	r2, [r3, #0]
 8013904:	e7ee      	b.n	80138e4 <ucdr_serialize_int32_t+0xc0>
 8013906:	68a2      	ldr	r2, [r4, #8]
 8013908:	6923      	ldr	r3, [r4, #16]
 801390a:	7da0      	ldrb	r0, [r4, #22]
 801390c:	1b92      	subs	r2, r2, r6
 801390e:	1b9b      	subs	r3, r3, r6
 8013910:	7567      	strb	r7, [r4, #21]
 8013912:	f080 0001 	eor.w	r0, r0, #1
 8013916:	60a2      	str	r2, [r4, #8]
 8013918:	6123      	str	r3, [r4, #16]
 801391a:	b002      	add	sp, #8
 801391c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013920:	68a3      	ldr	r3, [r4, #8]
 8013922:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013926:	701a      	strb	r2, [r3, #0]
 8013928:	68a3      	ldr	r3, [r4, #8]
 801392a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801392e:	701a      	strb	r2, [r3, #0]
 8013930:	68a3      	ldr	r3, [r4, #8]
 8013932:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013936:	701a      	strb	r2, [r3, #0]
 8013938:	e7ad      	b.n	8013896 <ucdr_serialize_int32_t+0x72>
 801393a:	4628      	mov	r0, r5
 801393c:	ad01      	add	r5, sp, #4
 801393e:	4632      	mov	r2, r6
 8013940:	4629      	mov	r1, r5
 8013942:	f00e fd6c 	bl	802241e <memcpy>
 8013946:	4642      	mov	r2, r8
 8013948:	19a9      	adds	r1, r5, r6
 801394a:	68a0      	ldr	r0, [r4, #8]
 801394c:	f00e fd67 	bl	802241e <memcpy>
 8013950:	e7a1      	b.n	8013896 <ucdr_serialize_int32_t+0x72>
 8013952:	bf00      	nop

08013954 <ucdr_deserialize_int32_t>:
 8013954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013958:	4604      	mov	r4, r0
 801395a:	460d      	mov	r5, r1
 801395c:	2104      	movs	r1, #4
 801395e:	f000 fba7 	bl	80140b0 <ucdr_buffer_alignment>
 8013962:	4601      	mov	r1, r0
 8013964:	4620      	mov	r0, r4
 8013966:	f894 8015 	ldrb.w	r8, [r4, #21]
 801396a:	f000 fbe9 	bl	8014140 <ucdr_advance_buffer>
 801396e:	2104      	movs	r1, #4
 8013970:	4620      	mov	r0, r4
 8013972:	f000 fb3d 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013976:	2800      	cmp	r0, #0
 8013978:	d138      	bne.n	80139ec <ucdr_deserialize_int32_t+0x98>
 801397a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 801397e:	42b7      	cmp	r7, r6
 8013980:	d92f      	bls.n	80139e2 <ucdr_deserialize_int32_t+0x8e>
 8013982:	6923      	ldr	r3, [r4, #16]
 8013984:	4620      	mov	r0, r4
 8013986:	60a7      	str	r7, [r4, #8]
 8013988:	1bbf      	subs	r7, r7, r6
 801398a:	443b      	add	r3, r7
 801398c:	f1c7 0904 	rsb	r9, r7, #4
 8013990:	6123      	str	r3, [r4, #16]
 8013992:	4649      	mov	r1, r9
 8013994:	f000 fb38 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013998:	2800      	cmp	r0, #0
 801399a:	d046      	beq.n	8013a2a <ucdr_deserialize_int32_t+0xd6>
 801399c:	7d23      	ldrb	r3, [r4, #20]
 801399e:	2b01      	cmp	r3, #1
 80139a0:	d05c      	beq.n	8013a5c <ucdr_deserialize_int32_t+0x108>
 80139a2:	78f3      	ldrb	r3, [r6, #3]
 80139a4:	702b      	strb	r3, [r5, #0]
 80139a6:	2f00      	cmp	r7, #0
 80139a8:	d04c      	beq.n	8013a44 <ucdr_deserialize_int32_t+0xf0>
 80139aa:	78b3      	ldrb	r3, [r6, #2]
 80139ac:	2f01      	cmp	r7, #1
 80139ae:	706b      	strb	r3, [r5, #1]
 80139b0:	f105 0302 	add.w	r3, r5, #2
 80139b4:	d04a      	beq.n	8013a4c <ucdr_deserialize_int32_t+0xf8>
 80139b6:	7873      	ldrb	r3, [r6, #1]
 80139b8:	2f02      	cmp	r7, #2
 80139ba:	70ab      	strb	r3, [r5, #2]
 80139bc:	f105 0303 	add.w	r3, r5, #3
 80139c0:	d048      	beq.n	8013a54 <ucdr_deserialize_int32_t+0x100>
 80139c2:	7833      	ldrb	r3, [r6, #0]
 80139c4:	70eb      	strb	r3, [r5, #3]
 80139c6:	6923      	ldr	r3, [r4, #16]
 80139c8:	2104      	movs	r1, #4
 80139ca:	68a2      	ldr	r2, [r4, #8]
 80139cc:	3304      	adds	r3, #4
 80139ce:	7da0      	ldrb	r0, [r4, #22]
 80139d0:	444a      	add	r2, r9
 80139d2:	7561      	strb	r1, [r4, #21]
 80139d4:	1bdb      	subs	r3, r3, r7
 80139d6:	f080 0001 	eor.w	r0, r0, #1
 80139da:	60a2      	str	r2, [r4, #8]
 80139dc:	6123      	str	r3, [r4, #16]
 80139de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139e2:	2104      	movs	r1, #4
 80139e4:	4620      	mov	r0, r4
 80139e6:	f000 fb0f 	bl	8014008 <ucdr_check_final_buffer_behavior>
 80139ea:	b1b0      	cbz	r0, 8013a1a <ucdr_deserialize_int32_t+0xc6>
 80139ec:	7d23      	ldrb	r3, [r4, #20]
 80139ee:	2b01      	cmp	r3, #1
 80139f0:	68a3      	ldr	r3, [r4, #8]
 80139f2:	d017      	beq.n	8013a24 <ucdr_deserialize_int32_t+0xd0>
 80139f4:	78db      	ldrb	r3, [r3, #3]
 80139f6:	702b      	strb	r3, [r5, #0]
 80139f8:	68a3      	ldr	r3, [r4, #8]
 80139fa:	789b      	ldrb	r3, [r3, #2]
 80139fc:	706b      	strb	r3, [r5, #1]
 80139fe:	68a3      	ldr	r3, [r4, #8]
 8013a00:	785b      	ldrb	r3, [r3, #1]
 8013a02:	70ab      	strb	r3, [r5, #2]
 8013a04:	68a3      	ldr	r3, [r4, #8]
 8013a06:	781b      	ldrb	r3, [r3, #0]
 8013a08:	70eb      	strb	r3, [r5, #3]
 8013a0a:	2104      	movs	r1, #4
 8013a0c:	68a2      	ldr	r2, [r4, #8]
 8013a0e:	6923      	ldr	r3, [r4, #16]
 8013a10:	440a      	add	r2, r1
 8013a12:	7561      	strb	r1, [r4, #21]
 8013a14:	440b      	add	r3, r1
 8013a16:	60a2      	str	r2, [r4, #8]
 8013a18:	6123      	str	r3, [r4, #16]
 8013a1a:	7da0      	ldrb	r0, [r4, #22]
 8013a1c:	f080 0001 	eor.w	r0, r0, #1
 8013a20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	602b      	str	r3, [r5, #0]
 8013a28:	e7ef      	b.n	8013a0a <ucdr_deserialize_int32_t+0xb6>
 8013a2a:	68a2      	ldr	r2, [r4, #8]
 8013a2c:	6923      	ldr	r3, [r4, #16]
 8013a2e:	1bd2      	subs	r2, r2, r7
 8013a30:	7da0      	ldrb	r0, [r4, #22]
 8013a32:	1bdb      	subs	r3, r3, r7
 8013a34:	f884 8015 	strb.w	r8, [r4, #21]
 8013a38:	f080 0001 	eor.w	r0, r0, #1
 8013a3c:	60a2      	str	r2, [r4, #8]
 8013a3e:	6123      	str	r3, [r4, #16]
 8013a40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a44:	68a3      	ldr	r3, [r4, #8]
 8013a46:	789b      	ldrb	r3, [r3, #2]
 8013a48:	706b      	strb	r3, [r5, #1]
 8013a4a:	1cab      	adds	r3, r5, #2
 8013a4c:	68a2      	ldr	r2, [r4, #8]
 8013a4e:	7852      	ldrb	r2, [r2, #1]
 8013a50:	f803 2b01 	strb.w	r2, [r3], #1
 8013a54:	68a2      	ldr	r2, [r4, #8]
 8013a56:	7812      	ldrb	r2, [r2, #0]
 8013a58:	701a      	strb	r2, [r3, #0]
 8013a5a:	e7b4      	b.n	80139c6 <ucdr_deserialize_int32_t+0x72>
 8013a5c:	4631      	mov	r1, r6
 8013a5e:	463a      	mov	r2, r7
 8013a60:	4628      	mov	r0, r5
 8013a62:	f00e fcdc 	bl	802241e <memcpy>
 8013a66:	464a      	mov	r2, r9
 8013a68:	19e8      	adds	r0, r5, r7
 8013a6a:	68a1      	ldr	r1, [r4, #8]
 8013a6c:	f00e fcd7 	bl	802241e <memcpy>
 8013a70:	e7a9      	b.n	80139c6 <ucdr_deserialize_int32_t+0x72>
 8013a72:	bf00      	nop

08013a74 <ucdr_serialize_float>:
 8013a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a78:	4604      	mov	r4, r0
 8013a7a:	b082      	sub	sp, #8
 8013a7c:	2104      	movs	r1, #4
 8013a7e:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013a82:	f000 fb15 	bl	80140b0 <ucdr_buffer_alignment>
 8013a86:	4601      	mov	r1, r0
 8013a88:	4620      	mov	r0, r4
 8013a8a:	7d67      	ldrb	r7, [r4, #21]
 8013a8c:	f000 fb58 	bl	8014140 <ucdr_advance_buffer>
 8013a90:	2104      	movs	r1, #4
 8013a92:	4620      	mov	r0, r4
 8013a94:	f000 faac 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013a98:	2800      	cmp	r0, #0
 8013a9a:	d139      	bne.n	8013b10 <ucdr_serialize_float+0x9c>
 8013a9c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8013aa0:	42ab      	cmp	r3, r5
 8013aa2:	d930      	bls.n	8013b06 <ucdr_serialize_float+0x92>
 8013aa4:	1b5e      	subs	r6, r3, r5
 8013aa6:	60a3      	str	r3, [r4, #8]
 8013aa8:	6923      	ldr	r3, [r4, #16]
 8013aaa:	4620      	mov	r0, r4
 8013aac:	f1c6 0804 	rsb	r8, r6, #4
 8013ab0:	4433      	add	r3, r6
 8013ab2:	4641      	mov	r1, r8
 8013ab4:	6123      	str	r3, [r4, #16]
 8013ab6:	f000 faa7 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013aba:	2800      	cmp	r0, #0
 8013abc:	d04c      	beq.n	8013b58 <ucdr_serialize_float+0xe4>
 8013abe:	7d23      	ldrb	r3, [r4, #20]
 8013ac0:	2b01      	cmp	r3, #1
 8013ac2:	d063      	beq.n	8013b8c <ucdr_serialize_float+0x118>
 8013ac4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013ac8:	702b      	strb	r3, [r5, #0]
 8013aca:	2e00      	cmp	r6, #0
 8013acc:	d051      	beq.n	8013b72 <ucdr_serialize_float+0xfe>
 8013ace:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013ad2:	2e01      	cmp	r6, #1
 8013ad4:	706b      	strb	r3, [r5, #1]
 8013ad6:	d050      	beq.n	8013b7a <ucdr_serialize_float+0x106>
 8013ad8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013adc:	2e02      	cmp	r6, #2
 8013ade:	70ab      	strb	r3, [r5, #2]
 8013ae0:	d04f      	beq.n	8013b82 <ucdr_serialize_float+0x10e>
 8013ae2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013ae6:	70eb      	strb	r3, [r5, #3]
 8013ae8:	6923      	ldr	r3, [r4, #16]
 8013aea:	2104      	movs	r1, #4
 8013aec:	68a2      	ldr	r2, [r4, #8]
 8013aee:	3304      	adds	r3, #4
 8013af0:	7da0      	ldrb	r0, [r4, #22]
 8013af2:	4442      	add	r2, r8
 8013af4:	7561      	strb	r1, [r4, #21]
 8013af6:	1b9e      	subs	r6, r3, r6
 8013af8:	f080 0001 	eor.w	r0, r0, #1
 8013afc:	60a2      	str	r2, [r4, #8]
 8013afe:	6126      	str	r6, [r4, #16]
 8013b00:	b002      	add	sp, #8
 8013b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b06:	2104      	movs	r1, #4
 8013b08:	4620      	mov	r0, r4
 8013b0a:	f000 fa7d 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013b0e:	b1d0      	cbz	r0, 8013b46 <ucdr_serialize_float+0xd2>
 8013b10:	7d23      	ldrb	r3, [r4, #20]
 8013b12:	2b01      	cmp	r3, #1
 8013b14:	68a3      	ldr	r3, [r4, #8]
 8013b16:	d01c      	beq.n	8013b52 <ucdr_serialize_float+0xde>
 8013b18:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8013b1c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013b20:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8013b24:	7018      	strb	r0, [r3, #0]
 8013b26:	68a3      	ldr	r3, [r4, #8]
 8013b28:	705a      	strb	r2, [r3, #1]
 8013b2a:	68a3      	ldr	r3, [r4, #8]
 8013b2c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013b30:	7099      	strb	r1, [r3, #2]
 8013b32:	68a3      	ldr	r3, [r4, #8]
 8013b34:	70da      	strb	r2, [r3, #3]
 8013b36:	2104      	movs	r1, #4
 8013b38:	68a2      	ldr	r2, [r4, #8]
 8013b3a:	6923      	ldr	r3, [r4, #16]
 8013b3c:	440a      	add	r2, r1
 8013b3e:	7561      	strb	r1, [r4, #21]
 8013b40:	440b      	add	r3, r1
 8013b42:	60a2      	str	r2, [r4, #8]
 8013b44:	6123      	str	r3, [r4, #16]
 8013b46:	7da0      	ldrb	r0, [r4, #22]
 8013b48:	f080 0001 	eor.w	r0, r0, #1
 8013b4c:	b002      	add	sp, #8
 8013b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b52:	9a01      	ldr	r2, [sp, #4]
 8013b54:	601a      	str	r2, [r3, #0]
 8013b56:	e7ee      	b.n	8013b36 <ucdr_serialize_float+0xc2>
 8013b58:	68a2      	ldr	r2, [r4, #8]
 8013b5a:	6923      	ldr	r3, [r4, #16]
 8013b5c:	7da0      	ldrb	r0, [r4, #22]
 8013b5e:	1b92      	subs	r2, r2, r6
 8013b60:	1b9b      	subs	r3, r3, r6
 8013b62:	7567      	strb	r7, [r4, #21]
 8013b64:	f080 0001 	eor.w	r0, r0, #1
 8013b68:	60a2      	str	r2, [r4, #8]
 8013b6a:	6123      	str	r3, [r4, #16]
 8013b6c:	b002      	add	sp, #8
 8013b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b72:	68a3      	ldr	r3, [r4, #8]
 8013b74:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013b78:	701a      	strb	r2, [r3, #0]
 8013b7a:	68a3      	ldr	r3, [r4, #8]
 8013b7c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8013b80:	701a      	strb	r2, [r3, #0]
 8013b82:	68a3      	ldr	r3, [r4, #8]
 8013b84:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013b88:	701a      	strb	r2, [r3, #0]
 8013b8a:	e7ad      	b.n	8013ae8 <ucdr_serialize_float+0x74>
 8013b8c:	4628      	mov	r0, r5
 8013b8e:	ad01      	add	r5, sp, #4
 8013b90:	4632      	mov	r2, r6
 8013b92:	4629      	mov	r1, r5
 8013b94:	f00e fc43 	bl	802241e <memcpy>
 8013b98:	4642      	mov	r2, r8
 8013b9a:	19a9      	adds	r1, r5, r6
 8013b9c:	68a0      	ldr	r0, [r4, #8]
 8013b9e:	f00e fc3e 	bl	802241e <memcpy>
 8013ba2:	e7a1      	b.n	8013ae8 <ucdr_serialize_float+0x74>

08013ba4 <ucdr_deserialize_float>:
 8013ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ba8:	4604      	mov	r4, r0
 8013baa:	460d      	mov	r5, r1
 8013bac:	2104      	movs	r1, #4
 8013bae:	f000 fa7f 	bl	80140b0 <ucdr_buffer_alignment>
 8013bb2:	4601      	mov	r1, r0
 8013bb4:	4620      	mov	r0, r4
 8013bb6:	f894 8015 	ldrb.w	r8, [r4, #21]
 8013bba:	f000 fac1 	bl	8014140 <ucdr_advance_buffer>
 8013bbe:	2104      	movs	r1, #4
 8013bc0:	4620      	mov	r0, r4
 8013bc2:	f000 fa15 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013bc6:	2800      	cmp	r0, #0
 8013bc8:	d138      	bne.n	8013c3c <ucdr_deserialize_float+0x98>
 8013bca:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8013bce:	42b7      	cmp	r7, r6
 8013bd0:	d92f      	bls.n	8013c32 <ucdr_deserialize_float+0x8e>
 8013bd2:	6923      	ldr	r3, [r4, #16]
 8013bd4:	4620      	mov	r0, r4
 8013bd6:	60a7      	str	r7, [r4, #8]
 8013bd8:	1bbf      	subs	r7, r7, r6
 8013bda:	443b      	add	r3, r7
 8013bdc:	f1c7 0904 	rsb	r9, r7, #4
 8013be0:	6123      	str	r3, [r4, #16]
 8013be2:	4649      	mov	r1, r9
 8013be4:	f000 fa10 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013be8:	2800      	cmp	r0, #0
 8013bea:	d046      	beq.n	8013c7a <ucdr_deserialize_float+0xd6>
 8013bec:	7d23      	ldrb	r3, [r4, #20]
 8013bee:	2b01      	cmp	r3, #1
 8013bf0:	d05c      	beq.n	8013cac <ucdr_deserialize_float+0x108>
 8013bf2:	78f3      	ldrb	r3, [r6, #3]
 8013bf4:	702b      	strb	r3, [r5, #0]
 8013bf6:	2f00      	cmp	r7, #0
 8013bf8:	d04c      	beq.n	8013c94 <ucdr_deserialize_float+0xf0>
 8013bfa:	78b3      	ldrb	r3, [r6, #2]
 8013bfc:	2f01      	cmp	r7, #1
 8013bfe:	706b      	strb	r3, [r5, #1]
 8013c00:	f105 0302 	add.w	r3, r5, #2
 8013c04:	d04a      	beq.n	8013c9c <ucdr_deserialize_float+0xf8>
 8013c06:	7873      	ldrb	r3, [r6, #1]
 8013c08:	2f02      	cmp	r7, #2
 8013c0a:	70ab      	strb	r3, [r5, #2]
 8013c0c:	f105 0303 	add.w	r3, r5, #3
 8013c10:	d048      	beq.n	8013ca4 <ucdr_deserialize_float+0x100>
 8013c12:	7833      	ldrb	r3, [r6, #0]
 8013c14:	70eb      	strb	r3, [r5, #3]
 8013c16:	6923      	ldr	r3, [r4, #16]
 8013c18:	2104      	movs	r1, #4
 8013c1a:	68a2      	ldr	r2, [r4, #8]
 8013c1c:	3304      	adds	r3, #4
 8013c1e:	7da0      	ldrb	r0, [r4, #22]
 8013c20:	444a      	add	r2, r9
 8013c22:	7561      	strb	r1, [r4, #21]
 8013c24:	1bdb      	subs	r3, r3, r7
 8013c26:	f080 0001 	eor.w	r0, r0, #1
 8013c2a:	60a2      	str	r2, [r4, #8]
 8013c2c:	6123      	str	r3, [r4, #16]
 8013c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c32:	2104      	movs	r1, #4
 8013c34:	4620      	mov	r0, r4
 8013c36:	f000 f9e7 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013c3a:	b1b0      	cbz	r0, 8013c6a <ucdr_deserialize_float+0xc6>
 8013c3c:	7d23      	ldrb	r3, [r4, #20]
 8013c3e:	2b01      	cmp	r3, #1
 8013c40:	68a3      	ldr	r3, [r4, #8]
 8013c42:	d017      	beq.n	8013c74 <ucdr_deserialize_float+0xd0>
 8013c44:	78db      	ldrb	r3, [r3, #3]
 8013c46:	702b      	strb	r3, [r5, #0]
 8013c48:	68a3      	ldr	r3, [r4, #8]
 8013c4a:	789b      	ldrb	r3, [r3, #2]
 8013c4c:	706b      	strb	r3, [r5, #1]
 8013c4e:	68a3      	ldr	r3, [r4, #8]
 8013c50:	785b      	ldrb	r3, [r3, #1]
 8013c52:	70ab      	strb	r3, [r5, #2]
 8013c54:	68a3      	ldr	r3, [r4, #8]
 8013c56:	781b      	ldrb	r3, [r3, #0]
 8013c58:	70eb      	strb	r3, [r5, #3]
 8013c5a:	2104      	movs	r1, #4
 8013c5c:	68a2      	ldr	r2, [r4, #8]
 8013c5e:	6923      	ldr	r3, [r4, #16]
 8013c60:	440a      	add	r2, r1
 8013c62:	7561      	strb	r1, [r4, #21]
 8013c64:	440b      	add	r3, r1
 8013c66:	60a2      	str	r2, [r4, #8]
 8013c68:	6123      	str	r3, [r4, #16]
 8013c6a:	7da0      	ldrb	r0, [r4, #22]
 8013c6c:	f080 0001 	eor.w	r0, r0, #1
 8013c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	602b      	str	r3, [r5, #0]
 8013c78:	e7ef      	b.n	8013c5a <ucdr_deserialize_float+0xb6>
 8013c7a:	68a2      	ldr	r2, [r4, #8]
 8013c7c:	6923      	ldr	r3, [r4, #16]
 8013c7e:	1bd2      	subs	r2, r2, r7
 8013c80:	7da0      	ldrb	r0, [r4, #22]
 8013c82:	1bdb      	subs	r3, r3, r7
 8013c84:	f884 8015 	strb.w	r8, [r4, #21]
 8013c88:	f080 0001 	eor.w	r0, r0, #1
 8013c8c:	60a2      	str	r2, [r4, #8]
 8013c8e:	6123      	str	r3, [r4, #16]
 8013c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c94:	68a3      	ldr	r3, [r4, #8]
 8013c96:	789b      	ldrb	r3, [r3, #2]
 8013c98:	706b      	strb	r3, [r5, #1]
 8013c9a:	1cab      	adds	r3, r5, #2
 8013c9c:	68a2      	ldr	r2, [r4, #8]
 8013c9e:	7852      	ldrb	r2, [r2, #1]
 8013ca0:	f803 2b01 	strb.w	r2, [r3], #1
 8013ca4:	68a2      	ldr	r2, [r4, #8]
 8013ca6:	7812      	ldrb	r2, [r2, #0]
 8013ca8:	701a      	strb	r2, [r3, #0]
 8013caa:	e7b4      	b.n	8013c16 <ucdr_deserialize_float+0x72>
 8013cac:	4631      	mov	r1, r6
 8013cae:	463a      	mov	r2, r7
 8013cb0:	4628      	mov	r0, r5
 8013cb2:	f00e fbb4 	bl	802241e <memcpy>
 8013cb6:	464a      	mov	r2, r9
 8013cb8:	19e8      	adds	r0, r5, r7
 8013cba:	68a1      	ldr	r1, [r4, #8]
 8013cbc:	f00e fbaf 	bl	802241e <memcpy>
 8013cc0:	e7a9      	b.n	8013c16 <ucdr_deserialize_float+0x72>
 8013cc2:	bf00      	nop

08013cc4 <ucdr_serialize_double>:
 8013cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cc8:	4604      	mov	r4, r0
 8013cca:	b082      	sub	sp, #8
 8013ccc:	2108      	movs	r1, #8
 8013cce:	ed8d 0b00 	vstr	d0, [sp]
 8013cd2:	f000 f9ed 	bl	80140b0 <ucdr_buffer_alignment>
 8013cd6:	4601      	mov	r1, r0
 8013cd8:	4620      	mov	r0, r4
 8013cda:	7d67      	ldrb	r7, [r4, #21]
 8013cdc:	f000 fa30 	bl	8014140 <ucdr_advance_buffer>
 8013ce0:	2108      	movs	r1, #8
 8013ce2:	4620      	mov	r0, r4
 8013ce4:	f000 f984 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013ce8:	2800      	cmp	r0, #0
 8013cea:	d14e      	bne.n	8013d8a <ucdr_serialize_double+0xc6>
 8013cec:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8013cf0:	42ab      	cmp	r3, r5
 8013cf2:	d945      	bls.n	8013d80 <ucdr_serialize_double+0xbc>
 8013cf4:	1b5e      	subs	r6, r3, r5
 8013cf6:	60a3      	str	r3, [r4, #8]
 8013cf8:	6923      	ldr	r3, [r4, #16]
 8013cfa:	4620      	mov	r0, r4
 8013cfc:	f1c6 0808 	rsb	r8, r6, #8
 8013d00:	4433      	add	r3, r6
 8013d02:	4641      	mov	r1, r8
 8013d04:	6123      	str	r3, [r4, #16]
 8013d06:	f000 f97f 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013d0a:	2800      	cmp	r0, #0
 8013d0c:	d074      	beq.n	8013df8 <ucdr_serialize_double+0x134>
 8013d0e:	7d23      	ldrb	r3, [r4, #20]
 8013d10:	2b01      	cmp	r3, #1
 8013d12:	f000 809b 	beq.w	8013e4c <ucdr_serialize_double+0x188>
 8013d16:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013d1a:	702b      	strb	r3, [r5, #0]
 8013d1c:	2e00      	cmp	r6, #0
 8013d1e:	d078      	beq.n	8013e12 <ucdr_serialize_double+0x14e>
 8013d20:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013d24:	2e01      	cmp	r6, #1
 8013d26:	706b      	strb	r3, [r5, #1]
 8013d28:	d077      	beq.n	8013e1a <ucdr_serialize_double+0x156>
 8013d2a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013d2e:	2e02      	cmp	r6, #2
 8013d30:	70ab      	strb	r3, [r5, #2]
 8013d32:	d076      	beq.n	8013e22 <ucdr_serialize_double+0x15e>
 8013d34:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013d38:	2e03      	cmp	r6, #3
 8013d3a:	70eb      	strb	r3, [r5, #3]
 8013d3c:	d075      	beq.n	8013e2a <ucdr_serialize_double+0x166>
 8013d3e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8013d42:	2e04      	cmp	r6, #4
 8013d44:	712b      	strb	r3, [r5, #4]
 8013d46:	d074      	beq.n	8013e32 <ucdr_serialize_double+0x16e>
 8013d48:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8013d4c:	2e05      	cmp	r6, #5
 8013d4e:	716b      	strb	r3, [r5, #5]
 8013d50:	d073      	beq.n	8013e3a <ucdr_serialize_double+0x176>
 8013d52:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8013d56:	2e06      	cmp	r6, #6
 8013d58:	71ab      	strb	r3, [r5, #6]
 8013d5a:	d072      	beq.n	8013e42 <ucdr_serialize_double+0x17e>
 8013d5c:	f89d 3000 	ldrb.w	r3, [sp]
 8013d60:	71eb      	strb	r3, [r5, #7]
 8013d62:	6923      	ldr	r3, [r4, #16]
 8013d64:	2108      	movs	r1, #8
 8013d66:	68a2      	ldr	r2, [r4, #8]
 8013d68:	3308      	adds	r3, #8
 8013d6a:	7da0      	ldrb	r0, [r4, #22]
 8013d6c:	4442      	add	r2, r8
 8013d6e:	7561      	strb	r1, [r4, #21]
 8013d70:	1b9e      	subs	r6, r3, r6
 8013d72:	f080 0001 	eor.w	r0, r0, #1
 8013d76:	60a2      	str	r2, [r4, #8]
 8013d78:	6126      	str	r6, [r4, #16]
 8013d7a:	b002      	add	sp, #8
 8013d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d80:	2108      	movs	r1, #8
 8013d82:	4620      	mov	r0, r4
 8013d84:	f000 f940 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013d88:	b350      	cbz	r0, 8013de0 <ucdr_serialize_double+0x11c>
 8013d8a:	7d23      	ldrb	r3, [r4, #20]
 8013d8c:	2b01      	cmp	r3, #1
 8013d8e:	d02d      	beq.n	8013dec <ucdr_serialize_double+0x128>
 8013d90:	68a3      	ldr	r3, [r4, #8]
 8013d92:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8013d96:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013d9a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8013d9e:	7018      	strb	r0, [r3, #0]
 8013da0:	68a3      	ldr	r3, [r4, #8]
 8013da2:	705a      	strb	r2, [r3, #1]
 8013da4:	68a3      	ldr	r3, [r4, #8]
 8013da6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013daa:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8013dae:	7099      	strb	r1, [r3, #2]
 8013db0:	68a3      	ldr	r3, [r4, #8]
 8013db2:	70da      	strb	r2, [r3, #3]
 8013db4:	68a3      	ldr	r3, [r4, #8]
 8013db6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8013dba:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8013dbe:	7118      	strb	r0, [r3, #4]
 8013dc0:	68a3      	ldr	r3, [r4, #8]
 8013dc2:	715a      	strb	r2, [r3, #5]
 8013dc4:	68a3      	ldr	r3, [r4, #8]
 8013dc6:	f89d 2000 	ldrb.w	r2, [sp]
 8013dca:	7199      	strb	r1, [r3, #6]
 8013dcc:	68a3      	ldr	r3, [r4, #8]
 8013dce:	71da      	strb	r2, [r3, #7]
 8013dd0:	2108      	movs	r1, #8
 8013dd2:	68a2      	ldr	r2, [r4, #8]
 8013dd4:	6923      	ldr	r3, [r4, #16]
 8013dd6:	440a      	add	r2, r1
 8013dd8:	7561      	strb	r1, [r4, #21]
 8013dda:	440b      	add	r3, r1
 8013ddc:	60a2      	str	r2, [r4, #8]
 8013dde:	6123      	str	r3, [r4, #16]
 8013de0:	7da0      	ldrb	r0, [r4, #22]
 8013de2:	f080 0001 	eor.w	r0, r0, #1
 8013de6:	b002      	add	sp, #8
 8013de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dec:	466b      	mov	r3, sp
 8013dee:	68a2      	ldr	r2, [r4, #8]
 8013df0:	cb03      	ldmia	r3!, {r0, r1}
 8013df2:	6010      	str	r0, [r2, #0]
 8013df4:	6051      	str	r1, [r2, #4]
 8013df6:	e7eb      	b.n	8013dd0 <ucdr_serialize_double+0x10c>
 8013df8:	68a2      	ldr	r2, [r4, #8]
 8013dfa:	6923      	ldr	r3, [r4, #16]
 8013dfc:	7da0      	ldrb	r0, [r4, #22]
 8013dfe:	1b92      	subs	r2, r2, r6
 8013e00:	1b9b      	subs	r3, r3, r6
 8013e02:	7567      	strb	r7, [r4, #21]
 8013e04:	f080 0001 	eor.w	r0, r0, #1
 8013e08:	60a2      	str	r2, [r4, #8]
 8013e0a:	6123      	str	r3, [r4, #16]
 8013e0c:	b002      	add	sp, #8
 8013e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e12:	68a3      	ldr	r3, [r4, #8]
 8013e14:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013e18:	701a      	strb	r2, [r3, #0]
 8013e1a:	68a3      	ldr	r3, [r4, #8]
 8013e1c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8013e20:	701a      	strb	r2, [r3, #0]
 8013e22:	68a3      	ldr	r3, [r4, #8]
 8013e24:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013e28:	701a      	strb	r2, [r3, #0]
 8013e2a:	68a3      	ldr	r3, [r4, #8]
 8013e2c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8013e30:	701a      	strb	r2, [r3, #0]
 8013e32:	68a3      	ldr	r3, [r4, #8]
 8013e34:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8013e38:	701a      	strb	r2, [r3, #0]
 8013e3a:	68a3      	ldr	r3, [r4, #8]
 8013e3c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8013e40:	701a      	strb	r2, [r3, #0]
 8013e42:	68a3      	ldr	r3, [r4, #8]
 8013e44:	f89d 2000 	ldrb.w	r2, [sp]
 8013e48:	701a      	strb	r2, [r3, #0]
 8013e4a:	e78a      	b.n	8013d62 <ucdr_serialize_double+0x9e>
 8013e4c:	4628      	mov	r0, r5
 8013e4e:	466d      	mov	r5, sp
 8013e50:	4632      	mov	r2, r6
 8013e52:	4629      	mov	r1, r5
 8013e54:	f00e fae3 	bl	802241e <memcpy>
 8013e58:	4642      	mov	r2, r8
 8013e5a:	19a9      	adds	r1, r5, r6
 8013e5c:	68a0      	ldr	r0, [r4, #8]
 8013e5e:	f00e fade 	bl	802241e <memcpy>
 8013e62:	e77e      	b.n	8013d62 <ucdr_serialize_double+0x9e>

08013e64 <ucdr_deserialize_double>:
 8013e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e68:	4604      	mov	r4, r0
 8013e6a:	460d      	mov	r5, r1
 8013e6c:	2108      	movs	r1, #8
 8013e6e:	f000 f91f 	bl	80140b0 <ucdr_buffer_alignment>
 8013e72:	4601      	mov	r1, r0
 8013e74:	4620      	mov	r0, r4
 8013e76:	f894 8015 	ldrb.w	r8, [r4, #21]
 8013e7a:	f000 f961 	bl	8014140 <ucdr_advance_buffer>
 8013e7e:	2108      	movs	r1, #8
 8013e80:	4620      	mov	r0, r4
 8013e82:	f000 f8b5 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8013e86:	2800      	cmp	r0, #0
 8013e88:	d151      	bne.n	8013f2e <ucdr_deserialize_double+0xca>
 8013e8a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8013e8e:	42be      	cmp	r6, r7
 8013e90:	d948      	bls.n	8013f24 <ucdr_deserialize_double+0xc0>
 8013e92:	6923      	ldr	r3, [r4, #16]
 8013e94:	4620      	mov	r0, r4
 8013e96:	60a6      	str	r6, [r4, #8]
 8013e98:	1bf6      	subs	r6, r6, r7
 8013e9a:	4433      	add	r3, r6
 8013e9c:	f1c6 0908 	rsb	r9, r6, #8
 8013ea0:	6123      	str	r3, [r4, #16]
 8013ea2:	4649      	mov	r1, r9
 8013ea4:	f000 f8b0 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013ea8:	2800      	cmp	r0, #0
 8013eaa:	d06d      	beq.n	8013f88 <ucdr_deserialize_double+0x124>
 8013eac:	7d23      	ldrb	r3, [r4, #20]
 8013eae:	2b01      	cmp	r3, #1
 8013eb0:	f000 8093 	beq.w	8013fda <ucdr_deserialize_double+0x176>
 8013eb4:	79fb      	ldrb	r3, [r7, #7]
 8013eb6:	702b      	strb	r3, [r5, #0]
 8013eb8:	2e00      	cmp	r6, #0
 8013eba:	d072      	beq.n	8013fa2 <ucdr_deserialize_double+0x13e>
 8013ebc:	79bb      	ldrb	r3, [r7, #6]
 8013ebe:	2e01      	cmp	r6, #1
 8013ec0:	706b      	strb	r3, [r5, #1]
 8013ec2:	f105 0302 	add.w	r3, r5, #2
 8013ec6:	d070      	beq.n	8013faa <ucdr_deserialize_double+0x146>
 8013ec8:	797b      	ldrb	r3, [r7, #5]
 8013eca:	2e02      	cmp	r6, #2
 8013ecc:	70ab      	strb	r3, [r5, #2]
 8013ece:	f105 0303 	add.w	r3, r5, #3
 8013ed2:	d06e      	beq.n	8013fb2 <ucdr_deserialize_double+0x14e>
 8013ed4:	793b      	ldrb	r3, [r7, #4]
 8013ed6:	2e03      	cmp	r6, #3
 8013ed8:	70eb      	strb	r3, [r5, #3]
 8013eda:	f105 0304 	add.w	r3, r5, #4
 8013ede:	d06c      	beq.n	8013fba <ucdr_deserialize_double+0x156>
 8013ee0:	78fb      	ldrb	r3, [r7, #3]
 8013ee2:	2e04      	cmp	r6, #4
 8013ee4:	712b      	strb	r3, [r5, #4]
 8013ee6:	f105 0305 	add.w	r3, r5, #5
 8013eea:	d06a      	beq.n	8013fc2 <ucdr_deserialize_double+0x15e>
 8013eec:	78bb      	ldrb	r3, [r7, #2]
 8013eee:	2e05      	cmp	r6, #5
 8013ef0:	716b      	strb	r3, [r5, #5]
 8013ef2:	f105 0306 	add.w	r3, r5, #6
 8013ef6:	d068      	beq.n	8013fca <ucdr_deserialize_double+0x166>
 8013ef8:	787b      	ldrb	r3, [r7, #1]
 8013efa:	2e06      	cmp	r6, #6
 8013efc:	71ab      	strb	r3, [r5, #6]
 8013efe:	f105 0307 	add.w	r3, r5, #7
 8013f02:	d066      	beq.n	8013fd2 <ucdr_deserialize_double+0x16e>
 8013f04:	783b      	ldrb	r3, [r7, #0]
 8013f06:	71eb      	strb	r3, [r5, #7]
 8013f08:	6923      	ldr	r3, [r4, #16]
 8013f0a:	2108      	movs	r1, #8
 8013f0c:	68a2      	ldr	r2, [r4, #8]
 8013f0e:	3308      	adds	r3, #8
 8013f10:	7da0      	ldrb	r0, [r4, #22]
 8013f12:	444a      	add	r2, r9
 8013f14:	7561      	strb	r1, [r4, #21]
 8013f16:	1b9e      	subs	r6, r3, r6
 8013f18:	f080 0001 	eor.w	r0, r0, #1
 8013f1c:	60a2      	str	r2, [r4, #8]
 8013f1e:	6126      	str	r6, [r4, #16]
 8013f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f24:	2108      	movs	r1, #8
 8013f26:	4620      	mov	r0, r4
 8013f28:	f000 f86e 	bl	8014008 <ucdr_check_final_buffer_behavior>
 8013f2c:	b310      	cbz	r0, 8013f74 <ucdr_deserialize_double+0x110>
 8013f2e:	7d23      	ldrb	r3, [r4, #20]
 8013f30:	2b01      	cmp	r3, #1
 8013f32:	68a3      	ldr	r3, [r4, #8]
 8013f34:	d023      	beq.n	8013f7e <ucdr_deserialize_double+0x11a>
 8013f36:	79db      	ldrb	r3, [r3, #7]
 8013f38:	702b      	strb	r3, [r5, #0]
 8013f3a:	68a3      	ldr	r3, [r4, #8]
 8013f3c:	799b      	ldrb	r3, [r3, #6]
 8013f3e:	706b      	strb	r3, [r5, #1]
 8013f40:	68a3      	ldr	r3, [r4, #8]
 8013f42:	795b      	ldrb	r3, [r3, #5]
 8013f44:	70ab      	strb	r3, [r5, #2]
 8013f46:	68a3      	ldr	r3, [r4, #8]
 8013f48:	791b      	ldrb	r3, [r3, #4]
 8013f4a:	70eb      	strb	r3, [r5, #3]
 8013f4c:	68a3      	ldr	r3, [r4, #8]
 8013f4e:	78db      	ldrb	r3, [r3, #3]
 8013f50:	712b      	strb	r3, [r5, #4]
 8013f52:	68a3      	ldr	r3, [r4, #8]
 8013f54:	789b      	ldrb	r3, [r3, #2]
 8013f56:	716b      	strb	r3, [r5, #5]
 8013f58:	68a3      	ldr	r3, [r4, #8]
 8013f5a:	785b      	ldrb	r3, [r3, #1]
 8013f5c:	71ab      	strb	r3, [r5, #6]
 8013f5e:	68a3      	ldr	r3, [r4, #8]
 8013f60:	781b      	ldrb	r3, [r3, #0]
 8013f62:	71eb      	strb	r3, [r5, #7]
 8013f64:	2108      	movs	r1, #8
 8013f66:	68a2      	ldr	r2, [r4, #8]
 8013f68:	6923      	ldr	r3, [r4, #16]
 8013f6a:	440a      	add	r2, r1
 8013f6c:	7561      	strb	r1, [r4, #21]
 8013f6e:	440b      	add	r3, r1
 8013f70:	60a2      	str	r2, [r4, #8]
 8013f72:	6123      	str	r3, [r4, #16]
 8013f74:	7da0      	ldrb	r0, [r4, #22]
 8013f76:	f080 0001 	eor.w	r0, r0, #1
 8013f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f7e:	681a      	ldr	r2, [r3, #0]
 8013f80:	685b      	ldr	r3, [r3, #4]
 8013f82:	602a      	str	r2, [r5, #0]
 8013f84:	606b      	str	r3, [r5, #4]
 8013f86:	e7ed      	b.n	8013f64 <ucdr_deserialize_double+0x100>
 8013f88:	68a2      	ldr	r2, [r4, #8]
 8013f8a:	6923      	ldr	r3, [r4, #16]
 8013f8c:	1b92      	subs	r2, r2, r6
 8013f8e:	7da0      	ldrb	r0, [r4, #22]
 8013f90:	1b9b      	subs	r3, r3, r6
 8013f92:	f884 8015 	strb.w	r8, [r4, #21]
 8013f96:	f080 0001 	eor.w	r0, r0, #1
 8013f9a:	60a2      	str	r2, [r4, #8]
 8013f9c:	6123      	str	r3, [r4, #16]
 8013f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fa2:	68a3      	ldr	r3, [r4, #8]
 8013fa4:	799b      	ldrb	r3, [r3, #6]
 8013fa6:	706b      	strb	r3, [r5, #1]
 8013fa8:	1cab      	adds	r3, r5, #2
 8013faa:	68a2      	ldr	r2, [r4, #8]
 8013fac:	7952      	ldrb	r2, [r2, #5]
 8013fae:	f803 2b01 	strb.w	r2, [r3], #1
 8013fb2:	68a2      	ldr	r2, [r4, #8]
 8013fb4:	7912      	ldrb	r2, [r2, #4]
 8013fb6:	f803 2b01 	strb.w	r2, [r3], #1
 8013fba:	68a2      	ldr	r2, [r4, #8]
 8013fbc:	78d2      	ldrb	r2, [r2, #3]
 8013fbe:	f803 2b01 	strb.w	r2, [r3], #1
 8013fc2:	68a2      	ldr	r2, [r4, #8]
 8013fc4:	7892      	ldrb	r2, [r2, #2]
 8013fc6:	f803 2b01 	strb.w	r2, [r3], #1
 8013fca:	68a2      	ldr	r2, [r4, #8]
 8013fcc:	7852      	ldrb	r2, [r2, #1]
 8013fce:	f803 2b01 	strb.w	r2, [r3], #1
 8013fd2:	68a2      	ldr	r2, [r4, #8]
 8013fd4:	7812      	ldrb	r2, [r2, #0]
 8013fd6:	701a      	strb	r2, [r3, #0]
 8013fd8:	e796      	b.n	8013f08 <ucdr_deserialize_double+0xa4>
 8013fda:	4639      	mov	r1, r7
 8013fdc:	4632      	mov	r2, r6
 8013fde:	4628      	mov	r0, r5
 8013fe0:	f00e fa1d 	bl	802241e <memcpy>
 8013fe4:	464a      	mov	r2, r9
 8013fe6:	19a8      	adds	r0, r5, r6
 8013fe8:	68a1      	ldr	r1, [r4, #8]
 8013fea:	f00e fa18 	bl	802241e <memcpy>
 8013fee:	e78b      	b.n	8013f08 <ucdr_deserialize_double+0xa4>

08013ff0 <ucdr_check_buffer_available_for>:
 8013ff0:	7d83      	ldrb	r3, [r0, #22]
 8013ff2:	b93b      	cbnz	r3, 8014004 <ucdr_check_buffer_available_for+0x14>
 8013ff4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8013ff8:	4419      	add	r1, r3
 8013ffa:	4288      	cmp	r0, r1
 8013ffc:	bf34      	ite	cc
 8013ffe:	2000      	movcc	r0, #0
 8014000:	2001      	movcs	r0, #1
 8014002:	4770      	bx	lr
 8014004:	2000      	movs	r0, #0
 8014006:	4770      	bx	lr

08014008 <ucdr_check_final_buffer_behavior>:
 8014008:	7d83      	ldrb	r3, [r0, #22]
 801400a:	b943      	cbnz	r3, 801401e <ucdr_check_final_buffer_behavior+0x16>
 801400c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8014010:	b510      	push	{r4, lr}
 8014012:	4291      	cmp	r1, r2
 8014014:	4604      	mov	r4, r0
 8014016:	d205      	bcs.n	8014024 <ucdr_check_final_buffer_behavior+0x1c>
 8014018:	2301      	movs	r3, #1
 801401a:	4618      	mov	r0, r3
 801401c:	bd10      	pop	{r4, pc}
 801401e:	2300      	movs	r3, #0
 8014020:	4618      	mov	r0, r3
 8014022:	4770      	bx	lr
 8014024:	6982      	ldr	r2, [r0, #24]
 8014026:	b13a      	cbz	r2, 8014038 <ucdr_check_final_buffer_behavior+0x30>
 8014028:	69c1      	ldr	r1, [r0, #28]
 801402a:	4790      	blx	r2
 801402c:	f080 0301 	eor.w	r3, r0, #1
 8014030:	75a0      	strb	r0, [r4, #22]
 8014032:	b2db      	uxtb	r3, r3
 8014034:	4618      	mov	r0, r3
 8014036:	bd10      	pop	{r4, pc}
 8014038:	2001      	movs	r0, #1
 801403a:	75a0      	strb	r0, [r4, #22]
 801403c:	e7fa      	b.n	8014034 <ucdr_check_final_buffer_behavior+0x2c>
 801403e:	bf00      	nop

08014040 <ucdr_set_on_full_buffer_callback>:
 8014040:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8014044:	4770      	bx	lr
 8014046:	bf00      	nop

08014048 <ucdr_init_buffer_origin_offset_endian>:
 8014048:	b410      	push	{r4}
 801404a:	9c01      	ldr	r4, [sp, #4]
 801404c:	440a      	add	r2, r1
 801404e:	6001      	str	r1, [r0, #0]
 8014050:	6042      	str	r2, [r0, #4]
 8014052:	190a      	adds	r2, r1, r4
 8014054:	441c      	add	r4, r3
 8014056:	6082      	str	r2, [r0, #8]
 8014058:	2200      	movs	r2, #0
 801405a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 801405e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8014062:	7542      	strb	r2, [r0, #21]
 8014064:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014068:	7582      	strb	r2, [r0, #22]
 801406a:	7503      	strb	r3, [r0, #20]
 801406c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8014070:	4770      	bx	lr
 8014072:	bf00      	nop

08014074 <ucdr_init_buffer_origin_offset>:
 8014074:	b510      	push	{r4, lr}
 8014076:	b082      	sub	sp, #8
 8014078:	9c04      	ldr	r4, [sp, #16]
 801407a:	9400      	str	r4, [sp, #0]
 801407c:	2401      	movs	r4, #1
 801407e:	9401      	str	r4, [sp, #4]
 8014080:	f7ff ffe2 	bl	8014048 <ucdr_init_buffer_origin_offset_endian>
 8014084:	b002      	add	sp, #8
 8014086:	bd10      	pop	{r4, pc}

08014088 <ucdr_init_buffer_origin>:
 8014088:	b510      	push	{r4, lr}
 801408a:	2400      	movs	r4, #0
 801408c:	b082      	sub	sp, #8
 801408e:	9400      	str	r4, [sp, #0]
 8014090:	f7ff fff0 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8014094:	b002      	add	sp, #8
 8014096:	bd10      	pop	{r4, pc}

08014098 <ucdr_init_buffer>:
 8014098:	2300      	movs	r3, #0
 801409a:	f7ff bff5 	b.w	8014088 <ucdr_init_buffer_origin>
 801409e:	bf00      	nop

080140a0 <ucdr_alignment>:
 80140a0:	fbb0 f2f1 	udiv	r2, r0, r1
 80140a4:	fb02 0011 	mls	r0, r2, r1, r0
 80140a8:	1e4b      	subs	r3, r1, #1
 80140aa:	1a08      	subs	r0, r1, r0
 80140ac:	4018      	ands	r0, r3
 80140ae:	4770      	bx	lr

080140b0 <ucdr_buffer_alignment>:
 80140b0:	7d43      	ldrb	r3, [r0, #21]
 80140b2:	428b      	cmp	r3, r1
 80140b4:	d209      	bcs.n	80140ca <ucdr_buffer_alignment+0x1a>
 80140b6:	6903      	ldr	r3, [r0, #16]
 80140b8:	1e4a      	subs	r2, r1, #1
 80140ba:	fbb3 f0f1 	udiv	r0, r3, r1
 80140be:	fb01 3010 	mls	r0, r1, r0, r3
 80140c2:	1a09      	subs	r1, r1, r0
 80140c4:	ea01 0002 	and.w	r0, r1, r2
 80140c8:	4770      	bx	lr
 80140ca:	2000      	movs	r0, #0
 80140cc:	4770      	bx	lr
 80140ce:	bf00      	nop

080140d0 <ucdr_align_to>:
 80140d0:	b538      	push	{r3, r4, r5, lr}
 80140d2:	4604      	mov	r4, r0
 80140d4:	460d      	mov	r5, r1
 80140d6:	f7ff ffeb 	bl	80140b0 <ucdr_buffer_alignment>
 80140da:	68a3      	ldr	r3, [r4, #8]
 80140dc:	7565      	strb	r5, [r4, #21]
 80140de:	181a      	adds	r2, r3, r0
 80140e0:	6923      	ldr	r3, [r4, #16]
 80140e2:	4418      	add	r0, r3
 80140e4:	6863      	ldr	r3, [r4, #4]
 80140e6:	4293      	cmp	r3, r2
 80140e8:	6120      	str	r0, [r4, #16]
 80140ea:	bf28      	it	cs
 80140ec:	4613      	movcs	r3, r2
 80140ee:	60a3      	str	r3, [r4, #8]
 80140f0:	bd38      	pop	{r3, r4, r5, pc}
 80140f2:	bf00      	nop

080140f4 <ucdr_buffer_length>:
 80140f4:	6882      	ldr	r2, [r0, #8]
 80140f6:	6800      	ldr	r0, [r0, #0]
 80140f8:	1a10      	subs	r0, r2, r0
 80140fa:	4770      	bx	lr

080140fc <ucdr_buffer_remaining>:
 80140fc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8014100:	1a10      	subs	r0, r2, r0
 8014102:	4770      	bx	lr

08014104 <ucdr_check_final_buffer_behavior_array>:
 8014104:	b538      	push	{r3, r4, r5, lr}
 8014106:	7d83      	ldrb	r3, [r0, #22]
 8014108:	b9a3      	cbnz	r3, 8014134 <ucdr_check_final_buffer_behavior_array+0x30>
 801410a:	4604      	mov	r4, r0
 801410c:	460d      	mov	r5, r1
 801410e:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 8014112:	429a      	cmp	r2, r3
 8014114:	d300      	bcc.n	8014118 <ucdr_check_final_buffer_behavior_array+0x14>
 8014116:	b931      	cbnz	r1, 8014126 <ucdr_check_final_buffer_behavior_array+0x22>
 8014118:	4620      	mov	r0, r4
 801411a:	f7ff ffef 	bl	80140fc <ucdr_buffer_remaining>
 801411e:	42a8      	cmp	r0, r5
 8014120:	bf28      	it	cs
 8014122:	4628      	movcs	r0, r5
 8014124:	bd38      	pop	{r3, r4, r5, pc}
 8014126:	6983      	ldr	r3, [r0, #24]
 8014128:	b133      	cbz	r3, 8014138 <ucdr_check_final_buffer_behavior_array+0x34>
 801412a:	69c1      	ldr	r1, [r0, #28]
 801412c:	4798      	blx	r3
 801412e:	75a0      	strb	r0, [r4, #22]
 8014130:	2800      	cmp	r0, #0
 8014132:	d0f1      	beq.n	8014118 <ucdr_check_final_buffer_behavior_array+0x14>
 8014134:	2000      	movs	r0, #0
 8014136:	bd38      	pop	{r3, r4, r5, pc}
 8014138:	2301      	movs	r3, #1
 801413a:	7583      	strb	r3, [r0, #22]
 801413c:	e7fa      	b.n	8014134 <ucdr_check_final_buffer_behavior_array+0x30>
 801413e:	bf00      	nop

08014140 <ucdr_advance_buffer>:
 8014140:	b538      	push	{r3, r4, r5, lr}
 8014142:	4604      	mov	r4, r0
 8014144:	460d      	mov	r5, r1
 8014146:	f7ff ff53 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801414a:	b178      	cbz	r0, 801416c <ucdr_advance_buffer+0x2c>
 801414c:	6923      	ldr	r3, [r4, #16]
 801414e:	68a2      	ldr	r2, [r4, #8]
 8014150:	442b      	add	r3, r5
 8014152:	442a      	add	r2, r5
 8014154:	6123      	str	r3, [r4, #16]
 8014156:	2301      	movs	r3, #1
 8014158:	60a2      	str	r2, [r4, #8]
 801415a:	7563      	strb	r3, [r4, #21]
 801415c:	bd38      	pop	{r3, r4, r5, pc}
 801415e:	68a2      	ldr	r2, [r4, #8]
 8014160:	1a2d      	subs	r5, r5, r0
 8014162:	6923      	ldr	r3, [r4, #16]
 8014164:	4402      	add	r2, r0
 8014166:	4418      	add	r0, r3
 8014168:	60a2      	str	r2, [r4, #8]
 801416a:	6120      	str	r0, [r4, #16]
 801416c:	4629      	mov	r1, r5
 801416e:	2201      	movs	r2, #1
 8014170:	4620      	mov	r0, r4
 8014172:	f7ff ffc7 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 8014176:	2800      	cmp	r0, #0
 8014178:	d1f1      	bne.n	801415e <ucdr_advance_buffer+0x1e>
 801417a:	2301      	movs	r3, #1
 801417c:	7563      	strb	r3, [r4, #21]
 801417e:	bd38      	pop	{r3, r4, r5, pc}

08014180 <rcl_get_zero_initialized_publisher>:
 8014180:	4b01      	ldr	r3, [pc, #4]	@ (8014188 <rcl_get_zero_initialized_publisher+0x8>)
 8014182:	6818      	ldr	r0, [r3, #0]
 8014184:	4770      	bx	lr
 8014186:	bf00      	nop
 8014188:	080247d8 	.word	0x080247d8

0801418c <rcl_publisher_init>:
 801418c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014190:	b088      	sub	sp, #32
 8014192:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014194:	2e00      	cmp	r6, #0
 8014196:	d06b      	beq.n	8014270 <rcl_publisher_init+0xe4>
 8014198:	f106 0a50 	add.w	sl, r6, #80	@ 0x50
 801419c:	4605      	mov	r5, r0
 801419e:	460f      	mov	r7, r1
 80141a0:	4690      	mov	r8, r2
 80141a2:	4650      	mov	r0, sl
 80141a4:	4699      	mov	r9, r3
 80141a6:	f001 f917 	bl	80153d8 <rcutils_allocator_is_valid>
 80141aa:	f080 0401 	eor.w	r4, r0, #1
 80141ae:	b2e4      	uxtb	r4, r4
 80141b0:	2c00      	cmp	r4, #0
 80141b2:	d15d      	bne.n	8014270 <rcl_publisher_init+0xe4>
 80141b4:	2d00      	cmp	r5, #0
 80141b6:	d05b      	beq.n	8014270 <rcl_publisher_init+0xe4>
 80141b8:	682b      	ldr	r3, [r5, #0]
 80141ba:	b123      	cbz	r3, 80141c6 <rcl_publisher_init+0x3a>
 80141bc:	2464      	movs	r4, #100	@ 0x64
 80141be:	4620      	mov	r0, r4
 80141c0:	b008      	add	sp, #32
 80141c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141c6:	4638      	mov	r0, r7
 80141c8:	f007 f812 	bl	801b1f0 <rcl_node_is_valid>
 80141cc:	2800      	cmp	r0, #0
 80141ce:	d054      	beq.n	801427a <rcl_publisher_init+0xee>
 80141d0:	f1b8 0f00 	cmp.w	r8, #0
 80141d4:	d04c      	beq.n	8014270 <rcl_publisher_init+0xe4>
 80141d6:	fab9 f389 	clz	r3, r9
 80141da:	095b      	lsrs	r3, r3, #5
 80141dc:	f1b9 0f00 	cmp.w	r9, #0
 80141e0:	d046      	beq.n	8014270 <rcl_publisher_init+0xe4>
 80141e2:	aa07      	add	r2, sp, #28
 80141e4:	9307      	str	r3, [sp, #28]
 80141e6:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80141ea:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 80141ee:	9205      	str	r2, [sp, #20]
 80141f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80141f4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80141f8:	4649      	mov	r1, r9
 80141fa:	4638      	mov	r0, r7
 80141fc:	e89a 000c 	ldmia.w	sl, {r2, r3}
 8014200:	f007 f84e 	bl	801b2a0 <rcl_node_resolve_name>
 8014204:	2800      	cmp	r0, #0
 8014206:	d14f      	bne.n	80142a8 <rcl_publisher_init+0x11c>
 8014208:	6d33      	ldr	r3, [r6, #80]	@ 0x50
 801420a:	20c8      	movs	r0, #200	@ 0xc8
 801420c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 801420e:	4798      	blx	r3
 8014210:	6028      	str	r0, [r5, #0]
 8014212:	2800      	cmp	r0, #0
 8014214:	d050      	beq.n	80142b8 <rcl_publisher_init+0x12c>
 8014216:	4638      	mov	r0, r7
 8014218:	f007 f80c 	bl	801b234 <rcl_node_get_rmw_handle>
 801421c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014220:	4641      	mov	r1, r8
 8014222:	9a07      	ldr	r2, [sp, #28]
 8014224:	9300      	str	r3, [sp, #0]
 8014226:	4633      	mov	r3, r6
 8014228:	682c      	ldr	r4, [r5, #0]
 801422a:	f001 fa23 	bl	8015674 <rmw_create_publisher>
 801422e:	682b      	ldr	r3, [r5, #0]
 8014230:	f8c4 00c4 	str.w	r0, [r4, #196]	@ 0xc4
 8014234:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8014238:	b370      	cbz	r0, 8014298 <rcl_publisher_init+0x10c>
 801423a:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 801423e:	f001 fafd 	bl	801583c <rmw_publisher_get_actual_qos>
 8014242:	682b      	ldr	r3, [r5, #0]
 8014244:	4604      	mov	r4, r0
 8014246:	b9d0      	cbnz	r0, 801427e <rcl_publisher_init+0xf2>
 8014248:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 801424c:	4631      	mov	r1, r6
 801424e:	4618      	mov	r0, r3
 8014250:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 8014254:	2270      	movs	r2, #112	@ 0x70
 8014256:	f00e f8e2 	bl	802241e <memcpy>
 801425a:	683a      	ldr	r2, [r7, #0]
 801425c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 8014260:	9807      	ldr	r0, [sp, #28]
 8014262:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014264:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014266:	4798      	blx	r3
 8014268:	4620      	mov	r0, r4
 801426a:	b008      	add	sp, #32
 801426c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014270:	240b      	movs	r4, #11
 8014272:	4620      	mov	r0, r4
 8014274:	b008      	add	sp, #32
 8014276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801427a:	24c8      	movs	r4, #200	@ 0xc8
 801427c:	e79f      	b.n	80141be <rcl_publisher_init+0x32>
 801427e:	b1cb      	cbz	r3, 80142b4 <rcl_publisher_init+0x128>
 8014280:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8014284:	b142      	cbz	r2, 8014298 <rcl_publisher_init+0x10c>
 8014286:	4638      	mov	r0, r7
 8014288:	f006 ffd4 	bl	801b234 <rcl_node_get_rmw_handle>
 801428c:	682b      	ldr	r3, [r5, #0]
 801428e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 8014292:	f001 fae7 	bl	8015864 <rmw_destroy_publisher>
 8014296:	682b      	ldr	r3, [r5, #0]
 8014298:	4618      	mov	r0, r3
 801429a:	6d72      	ldr	r2, [r6, #84]	@ 0x54
 801429c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 801429e:	2401      	movs	r4, #1
 80142a0:	4790      	blx	r2
 80142a2:	2300      	movs	r3, #0
 80142a4:	602b      	str	r3, [r5, #0]
 80142a6:	e7db      	b.n	8014260 <rcl_publisher_init+0xd4>
 80142a8:	2867      	cmp	r0, #103	@ 0x67
 80142aa:	d007      	beq.n	80142bc <rcl_publisher_init+0x130>
 80142ac:	2869      	cmp	r0, #105	@ 0x69
 80142ae:	d005      	beq.n	80142bc <rcl_publisher_init+0x130>
 80142b0:	280a      	cmp	r0, #10
 80142b2:	d001      	beq.n	80142b8 <rcl_publisher_init+0x12c>
 80142b4:	2401      	movs	r4, #1
 80142b6:	e7d3      	b.n	8014260 <rcl_publisher_init+0xd4>
 80142b8:	240a      	movs	r4, #10
 80142ba:	e7d1      	b.n	8014260 <rcl_publisher_init+0xd4>
 80142bc:	2467      	movs	r4, #103	@ 0x67
 80142be:	e7cf      	b.n	8014260 <rcl_publisher_init+0xd4>

080142c0 <rcl_publisher_get_default_options>:
 80142c0:	b570      	push	{r4, r5, r6, lr}
 80142c2:	4d14      	ldr	r5, [pc, #80]	@ (8014314 <rcl_publisher_get_default_options+0x54>)
 80142c4:	b088      	sub	sp, #32
 80142c6:	4604      	mov	r4, r0
 80142c8:	2250      	movs	r2, #80	@ 0x50
 80142ca:	4913      	ldr	r1, [pc, #76]	@ (8014318 <rcl_publisher_get_default_options+0x58>)
 80142cc:	4628      	mov	r0, r5
 80142ce:	f00e f8a6 	bl	802241e <memcpy>
 80142d2:	a802      	add	r0, sp, #8
 80142d4:	f001 f872 	bl	80153bc <rcutils_get_default_allocator>
 80142d8:	f10d 0c08 	add.w	ip, sp, #8
 80142dc:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 80142e0:	466e      	mov	r6, sp
 80142e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80142e6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80142ea:	f8dc 3000 	ldr.w	r3, [ip]
 80142ee:	4630      	mov	r0, r6
 80142f0:	f8ce 3000 	str.w	r3, [lr]
 80142f4:	f001 f8fc 	bl	80154f0 <rmw_get_default_publisher_options>
 80142f8:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 80142fc:	2270      	movs	r2, #112	@ 0x70
 80142fe:	e896 0003 	ldmia.w	r6, {r0, r1}
 8014302:	e883 0003 	stmia.w	r3, {r0, r1}
 8014306:	4629      	mov	r1, r5
 8014308:	4620      	mov	r0, r4
 801430a:	f00e f888 	bl	802241e <memcpy>
 801430e:	4620      	mov	r0, r4
 8014310:	b008      	add	sp, #32
 8014312:	bd70      	pop	{r4, r5, r6, pc}
 8014314:	24064880 	.word	0x24064880
 8014318:	080247e0 	.word	0x080247e0

0801431c <rcl_publish>:
 801431c:	b1f8      	cbz	r0, 801435e <rcl_publish+0x42>
 801431e:	6803      	ldr	r3, [r0, #0]
 8014320:	b570      	push	{r4, r5, r6, lr}
 8014322:	4604      	mov	r4, r0
 8014324:	b1b3      	cbz	r3, 8014354 <rcl_publish+0x38>
 8014326:	4616      	mov	r6, r2
 8014328:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 801432c:	b192      	cbz	r2, 8014354 <rcl_publish+0x38>
 801432e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8014332:	460d      	mov	r5, r1
 8014334:	f006 fb7c 	bl	801aa30 <rcl_context_is_valid>
 8014338:	b160      	cbz	r0, 8014354 <rcl_publish+0x38>
 801433a:	6823      	ldr	r3, [r4, #0]
 801433c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8014340:	b140      	cbz	r0, 8014354 <rcl_publish+0x38>
 8014342:	b155      	cbz	r5, 801435a <rcl_publish+0x3e>
 8014344:	4632      	mov	r2, r6
 8014346:	4629      	mov	r1, r5
 8014348:	f001 f934 	bl	80155b4 <rmw_publish>
 801434c:	3800      	subs	r0, #0
 801434e:	bf18      	it	ne
 8014350:	2001      	movne	r0, #1
 8014352:	bd70      	pop	{r4, r5, r6, pc}
 8014354:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8014358:	bd70      	pop	{r4, r5, r6, pc}
 801435a:	200b      	movs	r0, #11
 801435c:	bd70      	pop	{r4, r5, r6, pc}
 801435e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8014362:	4770      	bx	lr

08014364 <rcl_publisher_is_valid>:
 8014364:	b1a0      	cbz	r0, 8014390 <rcl_publisher_is_valid+0x2c>
 8014366:	6803      	ldr	r3, [r0, #0]
 8014368:	b510      	push	{r4, lr}
 801436a:	4604      	mov	r4, r0
 801436c:	b173      	cbz	r3, 801438c <rcl_publisher_is_valid+0x28>
 801436e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8014372:	b15a      	cbz	r2, 801438c <rcl_publisher_is_valid+0x28>
 8014374:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8014378:	f006 fb5a 	bl	801aa30 <rcl_context_is_valid>
 801437c:	b130      	cbz	r0, 801438c <rcl_publisher_is_valid+0x28>
 801437e:	6823      	ldr	r3, [r4, #0]
 8014380:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8014384:	3800      	subs	r0, #0
 8014386:	bf18      	it	ne
 8014388:	2001      	movne	r0, #1
 801438a:	bd10      	pop	{r4, pc}
 801438c:	2000      	movs	r0, #0
 801438e:	bd10      	pop	{r4, pc}
 8014390:	2000      	movs	r0, #0
 8014392:	4770      	bx	lr

08014394 <rcl_publisher_is_valid_except_context>:
 8014394:	b130      	cbz	r0, 80143a4 <rcl_publisher_is_valid_except_context+0x10>
 8014396:	6800      	ldr	r0, [r0, #0]
 8014398:	b120      	cbz	r0, 80143a4 <rcl_publisher_is_valid_except_context+0x10>
 801439a:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 801439e:	3800      	subs	r0, #0
 80143a0:	bf18      	it	ne
 80143a2:	2001      	movne	r0, #1
 80143a4:	4770      	bx	lr
 80143a6:	bf00      	nop

080143a8 <_rclc_check_for_new_data>:
 80143a8:	2800      	cmp	r0, #0
 80143aa:	d046      	beq.n	801443a <_rclc_check_for_new_data+0x92>
 80143ac:	4603      	mov	r3, r0
 80143ae:	b530      	push	{r4, r5, lr}
 80143b0:	7802      	ldrb	r2, [r0, #0]
 80143b2:	b085      	sub	sp, #20
 80143b4:	2a0a      	cmp	r2, #10
 80143b6:	d842      	bhi.n	801443e <_rclc_check_for_new_data+0x96>
 80143b8:	e8df f002 	tbb	[pc, r2]
 80143bc:	14181212 	.word	0x14181212
 80143c0:	06060614 	.word	0x06060614
 80143c4:	2e1a      	.short	0x2e1a
 80143c6:	16          	.byte	0x16
 80143c7:	00          	.byte	0x00
 80143c8:	6a0a      	ldr	r2, [r1, #32]
 80143ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80143cc:	2000      	movs	r0, #0
 80143ce:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80143d2:	1a12      	subs	r2, r2, r0
 80143d4:	bf18      	it	ne
 80143d6:	2201      	movne	r2, #1
 80143d8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80143dc:	b005      	add	sp, #20
 80143de:	bd30      	pop	{r4, r5, pc}
 80143e0:	680a      	ldr	r2, [r1, #0]
 80143e2:	e7f2      	b.n	80143ca <_rclc_check_for_new_data+0x22>
 80143e4:	698a      	ldr	r2, [r1, #24]
 80143e6:	e7f0      	b.n	80143ca <_rclc_check_for_new_data+0x22>
 80143e8:	688a      	ldr	r2, [r1, #8]
 80143ea:	e7ee      	b.n	80143ca <_rclc_check_for_new_data+0x22>
 80143ec:	690a      	ldr	r2, [r1, #16]
 80143ee:	e7ec      	b.n	80143ca <_rclc_check_for_new_data+0x22>
 80143f0:	685c      	ldr	r4, [r3, #4]
 80143f2:	4608      	mov	r0, r1
 80143f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80143f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80143fc:	f104 0542 	add.w	r5, r4, #66	@ 0x42
 8014400:	f104 0110 	add.w	r1, r4, #16
 8014404:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8014408:	9500      	str	r5, [sp, #0]
 801440a:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 801440e:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 8014412:	f008 ff3d 	bl	801d290 <rcl_action_client_wait_set_get_entities_ready>
 8014416:	e7e1      	b.n	80143dc <_rclc_check_for_new_data+0x34>
 8014418:	685c      	ldr	r4, [r3, #4]
 801441a:	4608      	mov	r0, r1
 801441c:	f104 0222 	add.w	r2, r4, #34	@ 0x22
 8014420:	f104 0123 	add.w	r1, r4, #35	@ 0x23
 8014424:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8014428:	e9cd 2100 	strd	r2, r1, [sp]
 801442c:	f104 0220 	add.w	r2, r4, #32
 8014430:	f104 0110 	add.w	r1, r4, #16
 8014434:	f009 f946 	bl	801d6c4 <rcl_action_server_wait_set_get_entities_ready>
 8014438:	e7d0      	b.n	80143dc <_rclc_check_for_new_data+0x34>
 801443a:	200b      	movs	r0, #11
 801443c:	4770      	bx	lr
 801443e:	2001      	movs	r0, #1
 8014440:	e7cc      	b.n	80143dc <_rclc_check_for_new_data+0x34>
 8014442:	bf00      	nop

08014444 <_rclc_take_new_data>:
 8014444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014446:	b09b      	sub	sp, #108	@ 0x6c
 8014448:	2800      	cmp	r0, #0
 801444a:	f000 8088 	beq.w	801455e <_rclc_take_new_data+0x11a>
 801444e:	7803      	ldrb	r3, [r0, #0]
 8014450:	4604      	mov	r4, r0
 8014452:	2b0a      	cmp	r3, #10
 8014454:	f200 8167 	bhi.w	8014726 <_rclc_take_new_data+0x2e2>
 8014458:	e8df f003 	tbb	[pc, r3]
 801445c:	44152d2d 	.word	0x44152d2d
 8014460:	19191944 	.word	0x19191944
 8014464:	065a      	.short	0x065a
 8014466:	15          	.byte	0x15
 8014467:	00          	.byte	0x00
 8014468:	6840      	ldr	r0, [r0, #4]
 801446a:	f890 3020 	ldrb.w	r3, [r0, #32]
 801446e:	2b00      	cmp	r3, #0
 8014470:	f040 80b2 	bne.w	80145d8 <_rclc_take_new_data+0x194>
 8014474:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 8014478:	2b00      	cmp	r3, #0
 801447a:	f040 80e4 	bne.w	8014646 <_rclc_take_new_data+0x202>
 801447e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8014482:	2b00      	cmp	r3, #0
 8014484:	d16f      	bne.n	8014566 <_rclc_take_new_data+0x122>
 8014486:	2500      	movs	r5, #0
 8014488:	4628      	mov	r0, r5
 801448a:	b01b      	add	sp, #108	@ 0x6c
 801448c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801448e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8014490:	6a0b      	ldr	r3, [r1, #32]
 8014492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014496:	2b00      	cmp	r3, #0
 8014498:	d0f5      	beq.n	8014486 <_rclc_take_new_data+0x42>
 801449a:	6882      	ldr	r2, [r0, #8]
 801449c:	f100 0110 	add.w	r1, r0, #16
 80144a0:	6840      	ldr	r0, [r0, #4]
 80144a2:	f007 f993 	bl	801b7cc <rcl_take_request>
 80144a6:	4605      	mov	r5, r0
 80144a8:	2800      	cmp	r0, #0
 80144aa:	d0ec      	beq.n	8014486 <_rclc_take_new_data+0x42>
 80144ac:	f240 2359 	movw	r3, #601	@ 0x259
 80144b0:	4298      	cmp	r0, r3
 80144b2:	d013      	beq.n	80144dc <_rclc_take_new_data+0x98>
 80144b4:	e029      	b.n	801450a <_rclc_take_new_data+0xc6>
 80144b6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 80144b8:	680b      	ldr	r3, [r1, #0]
 80144ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d0e1      	beq.n	8014486 <_rclc_take_new_data+0x42>
 80144c2:	2300      	movs	r3, #0
 80144c4:	aa0a      	add	r2, sp, #40	@ 0x28
 80144c6:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 80144ca:	f007 fac3 	bl	801ba54 <rcl_take>
 80144ce:	4605      	mov	r5, r0
 80144d0:	2800      	cmp	r0, #0
 80144d2:	d0d9      	beq.n	8014488 <_rclc_take_new_data+0x44>
 80144d4:	f240 1391 	movw	r3, #401	@ 0x191
 80144d8:	4298      	cmp	r0, r3
 80144da:	d116      	bne.n	801450a <_rclc_take_new_data+0xc6>
 80144dc:	2300      	movs	r3, #0
 80144de:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 80144e2:	e7d1      	b.n	8014488 <_rclc_take_new_data+0x44>
 80144e4:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 80144e6:	698b      	ldr	r3, [r1, #24]
 80144e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d0ca      	beq.n	8014486 <_rclc_take_new_data+0x42>
 80144f0:	6882      	ldr	r2, [r0, #8]
 80144f2:	f100 0110 	add.w	r1, r0, #16
 80144f6:	6840      	ldr	r0, [r0, #4]
 80144f8:	f006 fa2a 	bl	801a950 <rcl_take_response>
 80144fc:	4605      	mov	r5, r0
 80144fe:	2800      	cmp	r0, #0
 8014500:	d0c1      	beq.n	8014486 <_rclc_take_new_data+0x42>
 8014502:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8014506:	4298      	cmp	r0, r3
 8014508:	d0be      	beq.n	8014488 <_rclc_take_new_data+0x44>
 801450a:	f000 ff89 	bl	8015420 <rcutils_reset_error>
 801450e:	e7bb      	b.n	8014488 <_rclc_take_new_data+0x44>
 8014510:	6840      	ldr	r0, [r0, #4]
 8014512:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8014516:	2b00      	cmp	r3, #0
 8014518:	d17d      	bne.n	8014616 <_rclc_take_new_data+0x1d2>
 801451a:	69c3      	ldr	r3, [r0, #28]
 801451c:	b11b      	cbz	r3, 8014526 <_rclc_take_new_data+0xe2>
 801451e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8014522:	2b00      	cmp	r3, #0
 8014524:	d144      	bne.n	80145b0 <_rclc_take_new_data+0x16c>
 8014526:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 801452a:	2b00      	cmp	r3, #0
 801452c:	f040 80ac 	bne.w	8014688 <_rclc_take_new_data+0x244>
 8014530:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8014534:	2b00      	cmp	r3, #0
 8014536:	d0a6      	beq.n	8014486 <_rclc_take_new_data+0x42>
 8014538:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 801453a:	a90a      	add	r1, sp, #40	@ 0x28
 801453c:	3010      	adds	r0, #16
 801453e:	f008 fd7f 	bl	801d040 <rcl_action_take_result_response>
 8014542:	4605      	mov	r5, r0
 8014544:	2800      	cmp	r0, #0
 8014546:	d1e0      	bne.n	801450a <_rclc_take_new_data+0xc6>
 8014548:	6860      	ldr	r0, [r4, #4]
 801454a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801454e:	f009 f9e9 	bl	801d924 <rclc_action_find_handle_by_result_request_sequence_number>
 8014552:	2800      	cmp	r0, #0
 8014554:	d098      	beq.n	8014488 <_rclc_take_new_data+0x44>
 8014556:	2301      	movs	r3, #1
 8014558:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 801455c:	e794      	b.n	8014488 <_rclc_take_new_data+0x44>
 801455e:	250b      	movs	r5, #11
 8014560:	4628      	mov	r0, r5
 8014562:	b01b      	add	sp, #108	@ 0x6c
 8014564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014566:	ae04      	add	r6, sp, #16
 8014568:	3010      	adds	r0, #16
 801456a:	aa0a      	add	r2, sp, #40	@ 0x28
 801456c:	4631      	mov	r1, r6
 801456e:	f008 ffdd 	bl	801d52c <rcl_action_take_cancel_request>
 8014572:	4605      	mov	r5, r0
 8014574:	2800      	cmp	r0, #0
 8014576:	d1c8      	bne.n	801450a <_rclc_take_new_data+0xc6>
 8014578:	a90a      	add	r1, sp, #40	@ 0x28
 801457a:	6860      	ldr	r0, [r4, #4]
 801457c:	f009 f992 	bl	801d8a4 <rclc_action_find_goal_handle_by_uuid>
 8014580:	4607      	mov	r7, r0
 8014582:	2800      	cmp	r0, #0
 8014584:	f000 80bb 	beq.w	80146fe <_rclc_take_new_data+0x2ba>
 8014588:	2101      	movs	r1, #1
 801458a:	f990 0008 	ldrsb.w	r0, [r0, #8]
 801458e:	f009 f913 	bl	801d7b8 <rcl_action_transition_goal_state>
 8014592:	2803      	cmp	r0, #3
 8014594:	4684      	mov	ip, r0
 8014596:	f040 80a7 	bne.w	80146e8 <_rclc_take_new_data+0x2a4>
 801459a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 801459e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80145a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80145a2:	e896 0003 	ldmia.w	r6, {r0, r1}
 80145a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80145aa:	f887 c008 	strb.w	ip, [r7, #8]
 80145ae:	e76b      	b.n	8014488 <_rclc_take_new_data+0x44>
 80145b0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80145b2:	3010      	adds	r0, #16
 80145b4:	f008 fdc4 	bl	801d140 <rcl_action_take_feedback>
 80145b8:	4605      	mov	r5, r0
 80145ba:	2800      	cmp	r0, #0
 80145bc:	d1a5      	bne.n	801450a <_rclc_take_new_data+0xc6>
 80145be:	6860      	ldr	r0, [r4, #4]
 80145c0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80145c2:	f009 f96f 	bl	801d8a4 <rclc_action_find_goal_handle_by_uuid>
 80145c6:	4603      	mov	r3, r0
 80145c8:	2800      	cmp	r0, #0
 80145ca:	f000 80a3 	beq.w	8014714 <_rclc_take_new_data+0x2d0>
 80145ce:	2201      	movs	r2, #1
 80145d0:	6860      	ldr	r0, [r4, #4]
 80145d2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 80145d6:	e7a6      	b.n	8014526 <_rclc_take_new_data+0xe2>
 80145d8:	f009 f93e 	bl	801d858 <rclc_action_take_goal_handle>
 80145dc:	4606      	mov	r6, r0
 80145de:	6860      	ldr	r0, [r4, #4]
 80145e0:	2e00      	cmp	r6, #0
 80145e2:	f43f af47 	beq.w	8014474 <_rclc_take_new_data+0x30>
 80145e6:	6070      	str	r0, [r6, #4]
 80145e8:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 80145ec:	69f2      	ldr	r2, [r6, #28]
 80145ee:	3010      	adds	r0, #16
 80145f0:	f008 fee4 	bl	801d3bc <rcl_action_take_goal_request>
 80145f4:	4605      	mov	r5, r0
 80145f6:	2800      	cmp	r0, #0
 80145f8:	f040 808e 	bne.w	8014718 <_rclc_take_new_data+0x2d4>
 80145fc:	69f7      	ldr	r7, [r6, #28]
 80145fe:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8014600:	7235      	strb	r5, [r6, #8]
 8014602:	f8c6 0009 	str.w	r0, [r6, #9]
 8014606:	f8c6 100d 	str.w	r1, [r6, #13]
 801460a:	6860      	ldr	r0, [r4, #4]
 801460c:	f8c6 2011 	str.w	r2, [r6, #17]
 8014610:	f8c6 3015 	str.w	r3, [r6, #21]
 8014614:	e72e      	b.n	8014474 <_rclc_take_new_data+0x30>
 8014616:	aa04      	add	r2, sp, #16
 8014618:	a90a      	add	r1, sp, #40	@ 0x28
 801461a:	3010      	adds	r0, #16
 801461c:	f008 fc98 	bl	801cf50 <rcl_action_take_goal_response>
 8014620:	4605      	mov	r5, r0
 8014622:	2800      	cmp	r0, #0
 8014624:	f47f af71 	bne.w	801450a <_rclc_take_new_data+0xc6>
 8014628:	6860      	ldr	r0, [r4, #4]
 801462a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801462e:	f009 f967 	bl	801d900 <rclc_action_find_handle_by_goal_request_sequence_number>
 8014632:	b130      	cbz	r0, 8014642 <_rclc_take_new_data+0x1fe>
 8014634:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8014638:	2201      	movs	r2, #1
 801463a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 801463e:	f880 2020 	strb.w	r2, [r0, #32]
 8014642:	6860      	ldr	r0, [r4, #4]
 8014644:	e769      	b.n	801451a <_rclc_take_new_data+0xd6>
 8014646:	3010      	adds	r0, #16
 8014648:	aa04      	add	r2, sp, #16
 801464a:	a90a      	add	r1, sp, #40	@ 0x28
 801464c:	f008 ff2e 	bl	801d4ac <rcl_action_take_result_request>
 8014650:	4605      	mov	r5, r0
 8014652:	2800      	cmp	r0, #0
 8014654:	f47f af59 	bne.w	801450a <_rclc_take_new_data+0xc6>
 8014658:	a904      	add	r1, sp, #16
 801465a:	6860      	ldr	r0, [r4, #4]
 801465c:	f009 f922 	bl	801d8a4 <rclc_action_find_goal_handle_by_uuid>
 8014660:	4607      	mov	r7, r0
 8014662:	b160      	cbz	r0, 801467e <_rclc_take_new_data+0x23a>
 8014664:	ad0a      	add	r5, sp, #40	@ 0x28
 8014666:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 801466a:	f04f 0c02 	mov.w	ip, #2
 801466e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014670:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014672:	e895 0003 	ldmia.w	r5, {r0, r1}
 8014676:	e886 0003 	stmia.w	r6, {r0, r1}
 801467a:	f887 c008 	strb.w	ip, [r7, #8]
 801467e:	6860      	ldr	r0, [r4, #4]
 8014680:	2300      	movs	r3, #0
 8014682:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 8014686:	e6fa      	b.n	801447e <_rclc_take_new_data+0x3a>
 8014688:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 801468c:	a90a      	add	r1, sp, #40	@ 0x28
 801468e:	3010      	adds	r0, #16
 8014690:	f008 fd16 	bl	801d0c0 <rcl_action_take_cancel_response>
 8014694:	4605      	mov	r5, r0
 8014696:	2800      	cmp	r0, #0
 8014698:	f47f af37 	bne.w	801450a <_rclc_take_new_data+0xc6>
 801469c:	6860      	ldr	r0, [r4, #4]
 801469e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80146a2:	f009 f951 	bl	801d948 <rclc_action_find_handle_by_cancel_request_sequence_number>
 80146a6:	4606      	mov	r6, r0
 80146a8:	6860      	ldr	r0, [r4, #4]
 80146aa:	2e00      	cmp	r6, #0
 80146ac:	f43f af40 	beq.w	8014530 <_rclc_take_new_data+0xec>
 80146b0:	2701      	movs	r7, #1
 80146b2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80146b4:	84b7      	strh	r7, [r6, #36]	@ 0x24
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	f43f af3a 	beq.w	8014530 <_rclc_take_new_data+0xec>
 80146bc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80146be:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80146c2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80146c6:	f009 f8ed 	bl	801d8a4 <rclc_action_find_goal_handle_by_uuid>
 80146ca:	b138      	cbz	r0, 80146dc <_rclc_take_new_data+0x298>
 80146cc:	6860      	ldr	r0, [r4, #4]
 80146ce:	3501      	adds	r5, #1
 80146d0:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 80146d4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80146d6:	42ab      	cmp	r3, r5
 80146d8:	d8f0      	bhi.n	80146bc <_rclc_take_new_data+0x278>
 80146da:	e729      	b.n	8014530 <_rclc_take_new_data+0xec>
 80146dc:	6860      	ldr	r0, [r4, #4]
 80146de:	3501      	adds	r5, #1
 80146e0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80146e2:	42ab      	cmp	r3, r5
 80146e4:	d8ea      	bhi.n	80146bc <_rclc_take_new_data+0x278>
 80146e6:	e723      	b.n	8014530 <_rclc_take_new_data+0xec>
 80146e8:	ab06      	add	r3, sp, #24
 80146ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80146ec:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80146f0:	2103      	movs	r1, #3
 80146f2:	6860      	ldr	r0, [r4, #4]
 80146f4:	e896 000c 	ldmia.w	r6, {r2, r3}
 80146f8:	f009 f99a 	bl	801da30 <rclc_action_server_goal_cancel_reject>
 80146fc:	e6c4      	b.n	8014488 <_rclc_take_new_data+0x44>
 80146fe:	ab06      	add	r3, sp, #24
 8014700:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014702:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014706:	2102      	movs	r1, #2
 8014708:	6860      	ldr	r0, [r4, #4]
 801470a:	e896 000c 	ldmia.w	r6, {r2, r3}
 801470e:	f009 f98f 	bl	801da30 <rclc_action_server_goal_cancel_reject>
 8014712:	e6b9      	b.n	8014488 <_rclc_take_new_data+0x44>
 8014714:	6860      	ldr	r0, [r4, #4]
 8014716:	e706      	b.n	8014526 <_rclc_take_new_data+0xe2>
 8014718:	4631      	mov	r1, r6
 801471a:	6860      	ldr	r0, [r4, #4]
 801471c:	f009 f8ac 	bl	801d878 <rclc_action_remove_used_goal_handle>
 8014720:	f000 fe7e 	bl	8015420 <rcutils_reset_error>
 8014724:	e6b0      	b.n	8014488 <_rclc_take_new_data+0x44>
 8014726:	2501      	movs	r5, #1
 8014728:	e6ae      	b.n	8014488 <_rclc_take_new_data+0x44>
 801472a:	bf00      	nop

0801472c <_rclc_execute.part.0>:
 801472c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801472e:	7803      	ldrb	r3, [r0, #0]
 8014730:	b085      	sub	sp, #20
 8014732:	4604      	mov	r4, r0
 8014734:	2b0a      	cmp	r3, #10
 8014736:	f200 8139 	bhi.w	80149ac <_rclc_execute.part.0+0x280>
 801473a:	e8df f003 	tbb	[pc, r3]
 801473e:	4268      	.short	0x4268
 8014740:	06a75b4d 	.word	0x06a75b4d
 8014744:	721d0606 	.word	0x721d0606
 8014748:	62          	.byte	0x62
 8014749:	00          	.byte	0x00
 801474a:	2b06      	cmp	r3, #6
 801474c:	f000 8126 	beq.w	801499c <_rclc_execute.part.0+0x270>
 8014750:	2b07      	cmp	r3, #7
 8014752:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014754:	f040 811c 	bne.w	8014990 <_rclc_execute.part.0+0x264>
 8014758:	f104 0510 	add.w	r5, r4, #16
 801475c:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 8014760:	6880      	ldr	r0, [r0, #8]
 8014762:	4798      	blx	r3
 8014764:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8014766:	4629      	mov	r1, r5
 8014768:	6860      	ldr	r0, [r4, #4]
 801476a:	f007 f86f 	bl	801b84c <rcl_send_response>
 801476e:	4604      	mov	r4, r0
 8014770:	b378      	cbz	r0, 80147d2 <_rclc_execute.part.0+0xa6>
 8014772:	f000 fe55 	bl	8015420 <rcutils_reset_error>
 8014776:	e02c      	b.n	80147d2 <_rclc_execute.part.0+0xa6>
 8014778:	6840      	ldr	r0, [r0, #4]
 801477a:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 801477e:	2b00      	cmp	r3, #0
 8014780:	f000 808e 	beq.w	80148a0 <_rclc_execute.part.0+0x174>
 8014784:	2600      	movs	r6, #0
 8014786:	2701      	movs	r7, #1
 8014788:	e004      	b.n	8014794 <_rclc_execute.part.0+0x68>
 801478a:	f009 f83f 	bl	801d80c <rclc_action_send_result_request>
 801478e:	b998      	cbnz	r0, 80147b8 <_rclc_execute.part.0+0x8c>
 8014790:	722f      	strb	r7, [r5, #8]
 8014792:	6860      	ldr	r0, [r4, #4]
 8014794:	f009 f8ea 	bl	801d96c <rclc_action_find_first_handle_with_goal_response>
 8014798:	4605      	mov	r5, r0
 801479a:	2800      	cmp	r0, #0
 801479c:	d07f      	beq.n	801489e <_rclc_execute.part.0+0x172>
 801479e:	6863      	ldr	r3, [r4, #4]
 80147a0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80147a2:	699b      	ldr	r3, [r3, #24]
 80147a4:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 80147a8:	f885 6020 	strb.w	r6, [r5, #32]
 80147ac:	4798      	blx	r3
 80147ae:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 80147b2:	4628      	mov	r0, r5
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d1e8      	bne.n	801478a <_rclc_execute.part.0+0x5e>
 80147b8:	6860      	ldr	r0, [r4, #4]
 80147ba:	4629      	mov	r1, r5
 80147bc:	f009 f85c 	bl	801d878 <rclc_action_remove_used_goal_handle>
 80147c0:	e7e7      	b.n	8014792 <_rclc_execute.part.0+0x66>
 80147c2:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 80147c6:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 80147ca:	b100      	cbz	r0, 80147ce <_rclc_execute.part.0+0xa2>
 80147cc:	68a0      	ldr	r0, [r4, #8]
 80147ce:	2400      	movs	r4, #0
 80147d0:	4798      	blx	r3
 80147d2:	4620      	mov	r0, r4
 80147d4:	b005      	add	sp, #20
 80147d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80147d8:	6840      	ldr	r0, [r0, #4]
 80147da:	f007 fc6f 	bl	801c0bc <rcl_timer_call>
 80147de:	f240 3321 	movw	r3, #801	@ 0x321
 80147e2:	4604      	mov	r4, r0
 80147e4:	4298      	cmp	r0, r3
 80147e6:	d001      	beq.n	80147ec <_rclc_execute.part.0+0xc0>
 80147e8:	2800      	cmp	r0, #0
 80147ea:	d1c2      	bne.n	8014772 <_rclc_execute.part.0+0x46>
 80147ec:	2400      	movs	r4, #0
 80147ee:	4620      	mov	r0, r4
 80147f0:	b005      	add	sp, #20
 80147f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80147f4:	2400      	movs	r4, #0
 80147f6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80147f8:	6880      	ldr	r0, [r0, #8]
 80147fa:	4798      	blx	r3
 80147fc:	4620      	mov	r0, r4
 80147fe:	b005      	add	sp, #20
 8014800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014802:	2400      	movs	r4, #0
 8014804:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014806:	4798      	blx	r3
 8014808:	4620      	mov	r0, r4
 801480a:	b005      	add	sp, #20
 801480c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801480e:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 8014812:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014814:	b100      	cbz	r0, 8014818 <_rclc_execute.part.0+0xec>
 8014816:	68a0      	ldr	r0, [r4, #8]
 8014818:	2400      	movs	r4, #0
 801481a:	4798      	blx	r3
 801481c:	4620      	mov	r0, r4
 801481e:	b005      	add	sp, #20
 8014820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014822:	6840      	ldr	r0, [r0, #4]
 8014824:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8014828:	bb3b      	cbnz	r3, 801487a <_rclc_execute.part.0+0x14e>
 801482a:	f890 3020 	ldrb.w	r3, [r0, #32]
 801482e:	2b00      	cmp	r3, #0
 8014830:	d07d      	beq.n	801492e <_rclc_execute.part.0+0x202>
 8014832:	f640 0634 	movw	r6, #2100	@ 0x834
 8014836:	2701      	movs	r7, #1
 8014838:	e007      	b.n	801484a <_rclc_execute.part.0+0x11e>
 801483a:	4628      	mov	r0, r5
 801483c:	f009 f8ae 	bl	801d99c <rclc_action_server_response_goal_request>
 8014840:	4629      	mov	r1, r5
 8014842:	6860      	ldr	r0, [r4, #4]
 8014844:	f009 f818 	bl	801d878 <rclc_action_remove_used_goal_handle>
 8014848:	6860      	ldr	r0, [r4, #4]
 801484a:	2100      	movs	r1, #0
 801484c:	f009 f840 	bl	801d8d0 <rclc_action_find_first_handle_by_status>
 8014850:	4605      	mov	r5, r0
 8014852:	2800      	cmp	r0, #0
 8014854:	d068      	beq.n	8014928 <_rclc_execute.part.0+0x1fc>
 8014856:	6863      	ldr	r3, [r4, #4]
 8014858:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801485a:	699b      	ldr	r3, [r3, #24]
 801485c:	4798      	blx	r3
 801485e:	42b0      	cmp	r0, r6
 8014860:	f04f 0100 	mov.w	r1, #0
 8014864:	d1e9      	bne.n	801483a <_rclc_execute.part.0+0x10e>
 8014866:	2101      	movs	r1, #1
 8014868:	4628      	mov	r0, r5
 801486a:	f009 f897 	bl	801d99c <rclc_action_server_response_goal_request>
 801486e:	722f      	strb	r7, [r5, #8]
 8014870:	e7ea      	b.n	8014848 <_rclc_execute.part.0+0x11c>
 8014872:	6848      	ldr	r0, [r1, #4]
 8014874:	f009 f800 	bl	801d878 <rclc_action_remove_used_goal_handle>
 8014878:	6860      	ldr	r0, [r4, #4]
 801487a:	f009 f835 	bl	801d8e8 <rclc_action_find_first_terminated_handle>
 801487e:	4601      	mov	r1, r0
 8014880:	2800      	cmp	r0, #0
 8014882:	d1f6      	bne.n	8014872 <_rclc_execute.part.0+0x146>
 8014884:	6860      	ldr	r0, [r4, #4]
 8014886:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 801488a:	e7ce      	b.n	801482a <_rclc_execute.part.0+0xfe>
 801488c:	2400      	movs	r4, #0
 801488e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014890:	f100 0110 	add.w	r1, r0, #16
 8014894:	6880      	ldr	r0, [r0, #8]
 8014896:	4798      	blx	r3
 8014898:	4620      	mov	r0, r4
 801489a:	b005      	add	sp, #20
 801489c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801489e:	6860      	ldr	r0, [r4, #4]
 80148a0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80148a4:	b18b      	cbz	r3, 80148ca <_rclc_execute.part.0+0x19e>
 80148a6:	68c5      	ldr	r5, [r0, #12]
 80148a8:	b32d      	cbz	r5, 80148f6 <_rclc_execute.part.0+0x1ca>
 80148aa:	2600      	movs	r6, #0
 80148ac:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 80148b0:	b143      	cbz	r3, 80148c4 <_rclc_execute.part.0+0x198>
 80148b2:	69c3      	ldr	r3, [r0, #28]
 80148b4:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 80148b8:	b123      	cbz	r3, 80148c4 <_rclc_execute.part.0+0x198>
 80148ba:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80148bc:	4628      	mov	r0, r5
 80148be:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80148c0:	4798      	blx	r3
 80148c2:	6860      	ldr	r0, [r4, #4]
 80148c4:	682d      	ldr	r5, [r5, #0]
 80148c6:	2d00      	cmp	r5, #0
 80148c8:	d1f0      	bne.n	80148ac <_rclc_execute.part.0+0x180>
 80148ca:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80148ce:	b193      	cbz	r3, 80148f6 <_rclc_execute.part.0+0x1ca>
 80148d0:	68c5      	ldr	r5, [r0, #12]
 80148d2:	b185      	cbz	r5, 80148f6 <_rclc_execute.part.0+0x1ca>
 80148d4:	2600      	movs	r6, #0
 80148d6:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 80148da:	b14b      	cbz	r3, 80148f0 <_rclc_execute.part.0+0x1c4>
 80148dc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80148de:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 80148e2:	b12b      	cbz	r3, 80148f0 <_rclc_execute.part.0+0x1c4>
 80148e4:	4628      	mov	r0, r5
 80148e6:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 80148ea:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80148ec:	4798      	blx	r3
 80148ee:	6860      	ldr	r0, [r4, #4]
 80148f0:	682d      	ldr	r5, [r5, #0]
 80148f2:	2d00      	cmp	r5, #0
 80148f4:	d1ef      	bne.n	80148d6 <_rclc_execute.part.0+0x1aa>
 80148f6:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	f43f af76 	beq.w	80147ec <_rclc_execute.part.0+0xc0>
 8014900:	2700      	movs	r7, #0
 8014902:	e00b      	b.n	801491c <_rclc_execute.part.0+0x1f0>
 8014904:	6863      	ldr	r3, [r4, #4]
 8014906:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014908:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801490a:	6a1e      	ldr	r6, [r3, #32]
 801490c:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 8014910:	47b0      	blx	r6
 8014912:	6860      	ldr	r0, [r4, #4]
 8014914:	4629      	mov	r1, r5
 8014916:	f008 ffaf 	bl	801d878 <rclc_action_remove_used_goal_handle>
 801491a:	6860      	ldr	r0, [r4, #4]
 801491c:	f009 f832 	bl	801d984 <rclc_action_find_first_handle_with_result_response>
 8014920:	4605      	mov	r5, r0
 8014922:	2800      	cmp	r0, #0
 8014924:	d1ee      	bne.n	8014904 <_rclc_execute.part.0+0x1d8>
 8014926:	e761      	b.n	80147ec <_rclc_execute.part.0+0xc0>
 8014928:	6860      	ldr	r0, [r4, #4]
 801492a:	f880 5020 	strb.w	r5, [r0, #32]
 801492e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8014932:	2b00      	cmp	r3, #0
 8014934:	f43f af5a 	beq.w	80147ec <_rclc_execute.part.0+0xc0>
 8014938:	68c5      	ldr	r5, [r0, #12]
 801493a:	b1b5      	cbz	r5, 801496a <_rclc_execute.part.0+0x23e>
 801493c:	2602      	movs	r6, #2
 801493e:	e001      	b.n	8014944 <_rclc_execute.part.0+0x218>
 8014940:	682d      	ldr	r5, [r5, #0]
 8014942:	b195      	cbz	r5, 801496a <_rclc_execute.part.0+0x23e>
 8014944:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8014948:	2b03      	cmp	r3, #3
 801494a:	d1f9      	bne.n	8014940 <_rclc_execute.part.0+0x214>
 801494c:	69c3      	ldr	r3, [r0, #28]
 801494e:	4628      	mov	r0, r5
 8014950:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014952:	4798      	blx	r3
 8014954:	4603      	mov	r3, r0
 8014956:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 801495a:	4628      	mov	r0, r5
 801495c:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 8014960:	b143      	cbz	r3, 8014974 <_rclc_execute.part.0+0x248>
 8014962:	f009 f839 	bl	801d9d8 <rclc_action_server_goal_cancel_accept>
 8014966:	6860      	ldr	r0, [r4, #4]
 8014968:	e7ea      	b.n	8014940 <_rclc_execute.part.0+0x214>
 801496a:	2300      	movs	r3, #0
 801496c:	461c      	mov	r4, r3
 801496e:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 8014972:	e72e      	b.n	80147d2 <_rclc_execute.part.0+0xa6>
 8014974:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8014976:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 801497a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801497e:	2101      	movs	r1, #1
 8014980:	6860      	ldr	r0, [r4, #4]
 8014982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014986:	f009 f853 	bl	801da30 <rclc_action_server_goal_cancel_reject>
 801498a:	722e      	strb	r6, [r5, #8]
 801498c:	6860      	ldr	r0, [r4, #4]
 801498e:	e7d7      	b.n	8014940 <_rclc_execute.part.0+0x214>
 8014990:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8014992:	f104 0510 	add.w	r5, r4, #16
 8014996:	6880      	ldr	r0, [r0, #8]
 8014998:	4798      	blx	r3
 801499a:	e6e3      	b.n	8014764 <_rclc_execute.part.0+0x38>
 801499c:	f100 0510 	add.w	r5, r0, #16
 80149a0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80149a2:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80149a4:	4629      	mov	r1, r5
 80149a6:	6880      	ldr	r0, [r0, #8]
 80149a8:	4798      	blx	r3
 80149aa:	e6db      	b.n	8014764 <_rclc_execute.part.0+0x38>
 80149ac:	2401      	movs	r4, #1
 80149ae:	e710      	b.n	80147d2 <_rclc_execute.part.0+0xa6>

080149b0 <rclc_executor_trigger_any>:
 80149b0:	2800      	cmp	r0, #0
 80149b2:	d03d      	beq.n	8014a30 <rclc_executor_trigger_any+0x80>
 80149b4:	2900      	cmp	r1, #0
 80149b6:	d03c      	beq.n	8014a32 <rclc_executor_trigger_any+0x82>
 80149b8:	4603      	mov	r3, r0
 80149ba:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 80149be:	2200      	movs	r2, #0
 80149c0:	2800      	cmp	r0, #0
 80149c2:	d035      	beq.n	8014a30 <rclc_executor_trigger_any+0x80>
 80149c4:	b430      	push	{r4, r5}
 80149c6:	f893 c000 	ldrb.w	ip, [r3]
 80149ca:	f1bc 0f08 	cmp.w	ip, #8
 80149ce:	d11d      	bne.n	8014a0c <rclc_executor_trigger_any+0x5c>
 80149d0:	685c      	ldr	r4, [r3, #4]
 80149d2:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80149d4:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 80149d8:	d105      	bne.n	80149e6 <rclc_executor_trigger_any+0x36>
 80149da:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 80149de:	b910      	cbnz	r0, 80149e6 <rclc_executor_trigger_any+0x36>
 80149e0:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 80149e4:	b128      	cbz	r0, 80149f2 <rclc_executor_trigger_any+0x42>
 80149e6:	bc30      	pop	{r4, r5}
 80149e8:	4770      	bx	lr
 80149ea:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 80149ee:	2800      	cmp	r0, #0
 80149f0:	d1f9      	bne.n	80149e6 <rclc_executor_trigger_any+0x36>
 80149f2:	3201      	adds	r2, #1
 80149f4:	3340      	adds	r3, #64	@ 0x40
 80149f6:	4291      	cmp	r1, r2
 80149f8:	d017      	beq.n	8014a2a <rclc_executor_trigger_any+0x7a>
 80149fa:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d0f1      	beq.n	80149e6 <rclc_executor_trigger_any+0x36>
 8014a02:	f893 c000 	ldrb.w	ip, [r3]
 8014a06:	f1bc 0f08 	cmp.w	ip, #8
 8014a0a:	d0e1      	beq.n	80149d0 <rclc_executor_trigger_any+0x20>
 8014a0c:	f1bc 0f09 	cmp.w	ip, #9
 8014a10:	d1eb      	bne.n	80149ea <rclc_executor_trigger_any+0x3a>
 8014a12:	685c      	ldr	r4, [r3, #4]
 8014a14:	6a25      	ldr	r5, [r4, #32]
 8014a16:	2d00      	cmp	r5, #0
 8014a18:	d1e5      	bne.n	80149e6 <rclc_executor_trigger_any+0x36>
 8014a1a:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 8014a1e:	2800      	cmp	r0, #0
 8014a20:	d1e1      	bne.n	80149e6 <rclc_executor_trigger_any+0x36>
 8014a22:	3201      	adds	r2, #1
 8014a24:	3340      	adds	r3, #64	@ 0x40
 8014a26:	4291      	cmp	r1, r2
 8014a28:	d1e7      	bne.n	80149fa <rclc_executor_trigger_any+0x4a>
 8014a2a:	2000      	movs	r0, #0
 8014a2c:	bc30      	pop	{r4, r5}
 8014a2e:	4770      	bx	lr
 8014a30:	4770      	bx	lr
 8014a32:	4608      	mov	r0, r1
 8014a34:	4770      	bx	lr
 8014a36:	bf00      	nop

08014a38 <rclc_executor_get_zero_initialized_executor>:
 8014a38:	b510      	push	{r4, lr}
 8014a3a:	4604      	mov	r4, r0
 8014a3c:	2288      	movs	r2, #136	@ 0x88
 8014a3e:	4902      	ldr	r1, [pc, #8]	@ (8014a48 <rclc_executor_get_zero_initialized_executor+0x10>)
 8014a40:	f00d fced 	bl	802241e <memcpy>
 8014a44:	4620      	mov	r0, r4
 8014a46:	bd10      	pop	{r4, pc}
 8014a48:	08024830 	.word	0x08024830
 8014a4c:	00000000 	.word	0x00000000

08014a50 <rclc_executor_init>:
 8014a50:	2900      	cmp	r1, #0
 8014a52:	d06a      	beq.n	8014b2a <rclc_executor_init+0xda>
 8014a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a58:	4605      	mov	r5, r0
 8014a5a:	b0b0      	sub	sp, #192	@ 0xc0
 8014a5c:	2800      	cmp	r0, #0
 8014a5e:	d05c      	beq.n	8014b1a <rclc_executor_init+0xca>
 8014a60:	4616      	mov	r6, r2
 8014a62:	4618      	mov	r0, r3
 8014a64:	4688      	mov	r8, r1
 8014a66:	461f      	mov	r7, r3
 8014a68:	f000 fcb6 	bl	80153d8 <rcutils_allocator_is_valid>
 8014a6c:	2e00      	cmp	r6, #0
 8014a6e:	d054      	beq.n	8014b1a <rclc_executor_init+0xca>
 8014a70:	f080 0401 	eor.w	r4, r0, #1
 8014a74:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8014a78:	d14f      	bne.n	8014b1a <rclc_executor_init+0xca>
 8014a7a:	2288      	movs	r2, #136	@ 0x88
 8014a7c:	4930      	ldr	r1, [pc, #192]	@ (8014b40 <rclc_executor_init+0xf0>)
 8014a7e:	a80e      	add	r0, sp, #56	@ 0x38
 8014a80:	f00d fccd 	bl	802241e <memcpy>
 8014a84:	a90e      	add	r1, sp, #56	@ 0x38
 8014a86:	2288      	movs	r2, #136	@ 0x88
 8014a88:	4628      	mov	r0, r5
 8014a8a:	f00d fcc8 	bl	802241e <memcpy>
 8014a8e:	4668      	mov	r0, sp
 8014a90:	f8c5 8000 	str.w	r8, [r5]
 8014a94:	60ae      	str	r6, [r5, #8]
 8014a96:	f007 fc87 	bl	801c3a8 <rcl_get_zero_initialized_wait_set>
 8014a9a:	46ec      	mov	ip, sp
 8014a9c:	f105 0e14 	add.w	lr, r5, #20
 8014aa0:	f8d7 8000 	ldr.w	r8, [r7]
 8014aa4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014aa8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014aac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ab0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014ab4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ab8:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 8014b38 <rclc_executor_init+0xe8>
 8014abc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014ac0:	f8dc 3000 	ldr.w	r3, [ip]
 8014ac4:	01b0      	lsls	r0, r6, #6
 8014ac6:	6939      	ldr	r1, [r7, #16]
 8014ac8:	f8ce 3000 	str.w	r3, [lr]
 8014acc:	612f      	str	r7, [r5, #16]
 8014ace:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 8014ad2:	47c0      	blx	r8
 8014ad4:	6068      	str	r0, [r5, #4]
 8014ad6:	b908      	cbnz	r0, 8014adc <rclc_executor_init+0x8c>
 8014ad8:	e029      	b.n	8014b2e <rclc_executor_init+0xde>
 8014ada:	6868      	ldr	r0, [r5, #4]
 8014adc:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 8014ae0:	3401      	adds	r4, #1
 8014ae2:	4631      	mov	r1, r6
 8014ae4:	f000 fac0 	bl	8015068 <rclc_executor_handle_init>
 8014ae8:	42a6      	cmp	r6, r4
 8014aea:	d8f6      	bhi.n	8014ada <rclc_executor_init+0x8a>
 8014aec:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 8014af0:	f000 faae 	bl	8015050 <rclc_executor_handle_counters_zero_init>
 8014af4:	4a13      	ldr	r2, [pc, #76]	@ (8014b44 <rclc_executor_init+0xf4>)
 8014af6:	2300      	movs	r3, #0
 8014af8:	6868      	ldr	r0, [r5, #4]
 8014afa:	e9c5 231e 	strd	r2, r3, [r5, #120]	@ 0x78
 8014afe:	b168      	cbz	r0, 8014b1c <rclc_executor_init+0xcc>
 8014b00:	68ab      	ldr	r3, [r5, #8]
 8014b02:	b173      	cbz	r3, 8014b22 <rclc_executor_init+0xd2>
 8014b04:	692a      	ldr	r2, [r5, #16]
 8014b06:	fab2 f382 	clz	r3, r2
 8014b0a:	095b      	lsrs	r3, r3, #5
 8014b0c:	b14a      	cbz	r2, 8014b22 <rclc_executor_init+0xd2>
 8014b0e:	4618      	mov	r0, r3
 8014b10:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
 8014b14:	b030      	add	sp, #192	@ 0xc0
 8014b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b1a:	200b      	movs	r0, #11
 8014b1c:	b030      	add	sp, #192	@ 0xc0
 8014b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b22:	2000      	movs	r0, #0
 8014b24:	b030      	add	sp, #192	@ 0xc0
 8014b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b2a:	200b      	movs	r0, #11
 8014b2c:	4770      	bx	lr
 8014b2e:	200a      	movs	r0, #10
 8014b30:	e7f4      	b.n	8014b1c <rclc_executor_init+0xcc>
 8014b32:	bf00      	nop
 8014b34:	f3af 8000 	nop.w
 8014b38:	3b9aca00 	.word	0x3b9aca00
 8014b3c:	00000000 	.word	0x00000000
 8014b40:	08024830 	.word	0x08024830
 8014b44:	080149b1 	.word	0x080149b1

08014b48 <rclc_executor_add_subscription>:
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	bf18      	it	ne
 8014b4c:	2a00      	cmpne	r2, #0
 8014b4e:	b570      	push	{r4, r5, r6, lr}
 8014b50:	4604      	mov	r4, r0
 8014b52:	bf0c      	ite	eq
 8014b54:	2001      	moveq	r0, #1
 8014b56:	2000      	movne	r0, #0
 8014b58:	f89d c010 	ldrb.w	ip, [sp, #16]
 8014b5c:	2900      	cmp	r1, #0
 8014b5e:	bf08      	it	eq
 8014b60:	f040 0001 	orreq.w	r0, r0, #1
 8014b64:	bb28      	cbnz	r0, 8014bb2 <rclc_executor_add_subscription+0x6a>
 8014b66:	fab4 f584 	clz	r5, r4
 8014b6a:	096d      	lsrs	r5, r5, #5
 8014b6c:	b30c      	cbz	r4, 8014bb2 <rclc_executor_add_subscription+0x6a>
 8014b6e:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 8014b72:	4286      	cmp	r6, r0
 8014b74:	d301      	bcc.n	8014b7a <rclc_executor_add_subscription+0x32>
 8014b76:	2001      	movs	r0, #1
 8014b78:	bd70      	pop	{r4, r5, r6, pc}
 8014b7a:	6860      	ldr	r0, [r4, #4]
 8014b7c:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 8014b80:	f800 500e 	strb.w	r5, [r0, lr]
 8014b84:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 8014b88:	3601      	adds	r6, #1
 8014b8a:	6303      	str	r3, [r0, #48]	@ 0x30
 8014b8c:	2301      	movs	r3, #1
 8014b8e:	62c5      	str	r5, [r0, #44]	@ 0x2c
 8014b90:	f104 0514 	add.w	r5, r4, #20
 8014b94:	f880 c001 	strb.w	ip, [r0, #1]
 8014b98:	8703      	strh	r3, [r0, #56]	@ 0x38
 8014b9a:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8014b9e:	4628      	mov	r0, r5
 8014ba0:	60e6      	str	r6, [r4, #12]
 8014ba2:	f007 fc15 	bl	801c3d0 <rcl_wait_set_is_valid>
 8014ba6:	b930      	cbnz	r0, 8014bb6 <rclc_executor_add_subscription+0x6e>
 8014ba8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8014baa:	2000      	movs	r0, #0
 8014bac:	3301      	adds	r3, #1
 8014bae:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014bb0:	bd70      	pop	{r4, r5, r6, pc}
 8014bb2:	200b      	movs	r0, #11
 8014bb4:	bd70      	pop	{r4, r5, r6, pc}
 8014bb6:	4628      	mov	r0, r5
 8014bb8:	f007 fc10 	bl	801c3dc <rcl_wait_set_fini>
 8014bbc:	2800      	cmp	r0, #0
 8014bbe:	d0f3      	beq.n	8014ba8 <rclc_executor_add_subscription+0x60>
 8014bc0:	bd70      	pop	{r4, r5, r6, pc}
 8014bc2:	bf00      	nop

08014bc4 <rclc_executor_add_service>:
 8014bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014bc6:	9d06      	ldr	r5, [sp, #24]
 8014bc8:	4604      	mov	r4, r0
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	bf18      	it	ne
 8014bce:	2d00      	cmpne	r5, #0
 8014bd0:	bf0c      	ite	eq
 8014bd2:	2001      	moveq	r0, #1
 8014bd4:	2000      	movne	r0, #0
 8014bd6:	2a00      	cmp	r2, #0
 8014bd8:	bf08      	it	eq
 8014bda:	f040 0001 	orreq.w	r0, r0, #1
 8014bde:	2900      	cmp	r1, #0
 8014be0:	bf08      	it	eq
 8014be2:	f040 0001 	orreq.w	r0, r0, #1
 8014be6:	bb40      	cbnz	r0, 8014c3a <rclc_executor_add_service+0x76>
 8014be8:	fab4 f684 	clz	r6, r4
 8014bec:	0976      	lsrs	r6, r6, #5
 8014bee:	b324      	cbz	r4, 8014c3a <rclc_executor_add_service+0x76>
 8014bf0:	e9d4 7002 	ldrd	r7, r0, [r4, #8]
 8014bf4:	42b8      	cmp	r0, r7
 8014bf6:	d301      	bcc.n	8014bfc <rclc_executor_add_service+0x38>
 8014bf8:	2001      	movs	r0, #1
 8014bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014bfc:	6867      	ldr	r7, [r4, #4]
 8014bfe:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 8014c02:	f100 0c01 	add.w	ip, r0, #1
 8014c06:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 8014c0a:	6283      	str	r3, [r0, #40]	@ 0x28
 8014c0c:	2305      	movs	r3, #5
 8014c0e:	6305      	str	r5, [r0, #48]	@ 0x30
 8014c10:	f104 0514 	add.w	r5, r4, #20
 8014c14:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8014c18:	f827 300e 	strh.w	r3, [r7, lr]
 8014c1c:	2301      	movs	r3, #1
 8014c1e:	62c6      	str	r6, [r0, #44]	@ 0x2c
 8014c20:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 8014c24:	4628      	mov	r0, r5
 8014c26:	f8c4 c00c 	str.w	ip, [r4, #12]
 8014c2a:	f007 fbd1 	bl	801c3d0 <rcl_wait_set_is_valid>
 8014c2e:	b930      	cbnz	r0, 8014c3e <rclc_executor_add_service+0x7a>
 8014c30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8014c32:	2000      	movs	r0, #0
 8014c34:	3301      	adds	r3, #1
 8014c36:	6563      	str	r3, [r4, #84]	@ 0x54
 8014c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c3a:	200b      	movs	r0, #11
 8014c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c3e:	4628      	mov	r0, r5
 8014c40:	f007 fbcc 	bl	801c3dc <rcl_wait_set_fini>
 8014c44:	2800      	cmp	r0, #0
 8014c46:	d0f3      	beq.n	8014c30 <rclc_executor_add_service+0x6c>
 8014c48:	e7d7      	b.n	8014bfa <rclc_executor_add_service+0x36>
 8014c4a:	bf00      	nop

08014c4c <rclc_executor_prepare>:
 8014c4c:	2800      	cmp	r0, #0
 8014c4e:	d044      	beq.n	8014cda <rclc_executor_prepare+0x8e>
 8014c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014c52:	f100 0514 	add.w	r5, r0, #20
 8014c56:	b09b      	sub	sp, #108	@ 0x6c
 8014c58:	4604      	mov	r4, r0
 8014c5a:	4628      	mov	r0, r5
 8014c5c:	f007 fbb8 	bl	801c3d0 <rcl_wait_set_is_valid>
 8014c60:	b110      	cbz	r0, 8014c68 <rclc_executor_prepare+0x1c>
 8014c62:	2000      	movs	r0, #0
 8014c64:	b01b      	add	sp, #108	@ 0x6c
 8014c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c68:	4628      	mov	r0, r5
 8014c6a:	f007 fbb7 	bl	801c3dc <rcl_wait_set_fini>
 8014c6e:	2800      	cmp	r0, #0
 8014c70:	d130      	bne.n	8014cd4 <rclc_executor_prepare+0x88>
 8014c72:	a80c      	add	r0, sp, #48	@ 0x30
 8014c74:	ae04      	add	r6, sp, #16
 8014c76:	f007 fb97 	bl	801c3a8 <rcl_get_zero_initialized_wait_set>
 8014c7a:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8014c7e:	46ae      	mov	lr, r5
 8014c80:	6927      	ldr	r7, [r4, #16]
 8014c82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014c86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014c8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014c8e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014c92:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014c96:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014c9a:	f8dc 3000 	ldr.w	r3, [ip]
 8014c9e:	f8ce 3000 	str.w	r3, [lr]
 8014ca2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8014ca4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014ca6:	683b      	ldr	r3, [r7, #0]
 8014ca8:	4628      	mov	r0, r5
 8014caa:	6822      	ldr	r2, [r4, #0]
 8014cac:	6033      	str	r3, [r6, #0]
 8014cae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014cb0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8014cb2:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8014cb6:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 8014cba:	e9cd 2100 	strd	r2, r1, [sp]
 8014cbe:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8014cc0:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014cc2:	f007 fe8b 	bl	801c9dc <rcl_wait_set_init>
 8014cc6:	2800      	cmp	r0, #0
 8014cc8:	d0cc      	beq.n	8014c64 <rclc_executor_prepare+0x18>
 8014cca:	900b      	str	r0, [sp, #44]	@ 0x2c
 8014ccc:	f000 fba8 	bl	8015420 <rcutils_reset_error>
 8014cd0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8014cd2:	e7c7      	b.n	8014c64 <rclc_executor_prepare+0x18>
 8014cd4:	f000 fba4 	bl	8015420 <rcutils_reset_error>
 8014cd8:	e7cb      	b.n	8014c72 <rclc_executor_prepare+0x26>
 8014cda:	200b      	movs	r0, #11
 8014cdc:	4770      	bx	lr
 8014cde:	bf00      	nop

08014ce0 <rclc_executor_spin_some.part.0>:
 8014ce0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ce4:	4605      	mov	r5, r0
 8014ce6:	4691      	mov	r9, r2
 8014ce8:	4698      	mov	r8, r3
 8014cea:	f7ff ffaf 	bl	8014c4c <rclc_executor_prepare>
 8014cee:	f105 0614 	add.w	r6, r5, #20
 8014cf2:	4630      	mov	r0, r6
 8014cf4:	f007 fc3e 	bl	801c574 <rcl_wait_set_clear>
 8014cf8:	4607      	mov	r7, r0
 8014cfa:	2800      	cmp	r0, #0
 8014cfc:	f040 80a8 	bne.w	8014e50 <rclc_executor_spin_some.part.0+0x170>
 8014d00:	68ab      	ldr	r3, [r5, #8]
 8014d02:	b30b      	cbz	r3, 8014d48 <rclc_executor_spin_some.part.0+0x68>
 8014d04:	4604      	mov	r4, r0
 8014d06:	6869      	ldr	r1, [r5, #4]
 8014d08:	01a2      	lsls	r2, r4, #6
 8014d0a:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 8014d0e:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 8014d12:	b1cb      	cbz	r3, 8014d48 <rclc_executor_spin_some.part.0+0x68>
 8014d14:	5c8b      	ldrb	r3, [r1, r2]
 8014d16:	2b0a      	cmp	r3, #10
 8014d18:	f200 80de 	bhi.w	8014ed8 <rclc_executor_spin_some.part.0+0x1f8>
 8014d1c:	e8df f003 	tbb	[pc, r3]
 8014d20:	8da99d9d 	.word	0x8da99d9d
 8014d24:	0606068d 	.word	0x0606068d
 8014d28:	c1ce      	.short	0xc1ce
 8014d2a:	b5          	.byte	0xb5
 8014d2b:	00          	.byte	0x00
 8014d2c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014d30:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014d34:	4630      	mov	r0, r6
 8014d36:	f007 ff6d 	bl	801cc14 <rcl_wait_set_add_service>
 8014d3a:	2800      	cmp	r0, #0
 8014d3c:	f040 8087 	bne.w	8014e4e <rclc_executor_spin_some.part.0+0x16e>
 8014d40:	3401      	adds	r4, #1
 8014d42:	68ab      	ldr	r3, [r5, #8]
 8014d44:	429c      	cmp	r4, r3
 8014d46:	d3de      	bcc.n	8014d06 <rclc_executor_spin_some.part.0+0x26>
 8014d48:	4643      	mov	r3, r8
 8014d4a:	464a      	mov	r2, r9
 8014d4c:	4630      	mov	r0, r6
 8014d4e:	f007 ff8f 	bl	801cc70 <rcl_wait>
 8014d52:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	f000 80c6 	beq.w	8014ee8 <rclc_executor_spin_some.part.0+0x208>
 8014d5c:	2b01      	cmp	r3, #1
 8014d5e:	f040 80bb 	bne.w	8014ed8 <rclc_executor_spin_some.part.0+0x1f8>
 8014d62:	68ab      	ldr	r3, [r5, #8]
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	f000 8159 	beq.w	801501c <rclc_executor_spin_some.part.0+0x33c>
 8014d6a:	2400      	movs	r4, #0
 8014d6c:	f240 1991 	movw	r9, #401	@ 0x191
 8014d70:	46a0      	mov	r8, r4
 8014d72:	e00a      	b.n	8014d8a <rclc_executor_spin_some.part.0+0xaa>
 8014d74:	f7ff fb18 	bl	80143a8 <_rclc_check_for_new_data>
 8014d78:	4604      	mov	r4, r0
 8014d7a:	b110      	cbz	r0, 8014d82 <rclc_executor_spin_some.part.0+0xa2>
 8014d7c:	4548      	cmp	r0, r9
 8014d7e:	f040 80b1 	bne.w	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014d82:	68ab      	ldr	r3, [r5, #8]
 8014d84:	4598      	cmp	r8, r3
 8014d86:	f080 8126 	bcs.w	8014fd6 <rclc_executor_spin_some.part.0+0x2f6>
 8014d8a:	686a      	ldr	r2, [r5, #4]
 8014d8c:	4631      	mov	r1, r6
 8014d8e:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 8014d92:	f108 0801 	add.w	r8, r8, #1
 8014d96:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 8014d9a:	f1bc 0f00 	cmp.w	ip, #0
 8014d9e:	d1e9      	bne.n	8014d74 <rclc_executor_spin_some.part.0+0x94>
 8014da0:	4619      	mov	r1, r3
 8014da2:	4610      	mov	r0, r2
 8014da4:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 8014da8:	4798      	blx	r3
 8014daa:	2800      	cmp	r0, #0
 8014dac:	f000 809a 	beq.w	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014db0:	68ab      	ldr	r3, [r5, #8]
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	f000 8096 	beq.w	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014db8:	f04f 0800 	mov.w	r8, #0
 8014dbc:	f240 1991 	movw	r9, #401	@ 0x191
 8014dc0:	e009      	b.n	8014dd6 <rclc_executor_spin_some.part.0+0xf6>
 8014dc2:	f7ff fb3f 	bl	8014444 <_rclc_take_new_data>
 8014dc6:	4604      	mov	r4, r0
 8014dc8:	b110      	cbz	r0, 8014dd0 <rclc_executor_spin_some.part.0+0xf0>
 8014dca:	4548      	cmp	r0, r9
 8014dcc:	f040 808a 	bne.w	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014dd0:	68ab      	ldr	r3, [r5, #8]
 8014dd2:	4598      	cmp	r8, r3
 8014dd4:	d209      	bcs.n	8014dea <rclc_executor_spin_some.part.0+0x10a>
 8014dd6:	6868      	ldr	r0, [r5, #4]
 8014dd8:	4631      	mov	r1, r6
 8014dda:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 8014dde:	f108 0801 	add.w	r8, r8, #1
 8014de2:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 8014de6:	2a00      	cmp	r2, #0
 8014de8:	d1eb      	bne.n	8014dc2 <rclc_executor_spin_some.part.0+0xe2>
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d07a      	beq.n	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014dee:	2600      	movs	r6, #0
 8014df0:	e00e      	b.n	8014e10 <rclc_executor_spin_some.part.0+0x130>
 8014df2:	f812 200c 	ldrb.w	r2, [r2, ip]
 8014df6:	2a08      	cmp	r2, #8
 8014df8:	f000 80fc 	beq.w	8014ff4 <rclc_executor_spin_some.part.0+0x314>
 8014dfc:	2a09      	cmp	r2, #9
 8014dfe:	f000 80ee 	beq.w	8014fde <rclc_executor_spin_some.part.0+0x2fe>
 8014e02:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 8014e06:	b98a      	cbnz	r2, 8014e2c <rclc_executor_spin_some.part.0+0x14c>
 8014e08:	3601      	adds	r6, #1
 8014e0a:	429e      	cmp	r6, r3
 8014e0c:	d267      	bcs.n	8014ede <rclc_executor_spin_some.part.0+0x1fe>
 8014e0e:	2400      	movs	r4, #0
 8014e10:	686a      	ldr	r2, [r5, #4]
 8014e12:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 8014e16:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 8014e1a:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 8014e1e:	2900      	cmp	r1, #0
 8014e20:	d060      	beq.n	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014e22:	7841      	ldrb	r1, [r0, #1]
 8014e24:	2900      	cmp	r1, #0
 8014e26:	d0e4      	beq.n	8014df2 <rclc_executor_spin_some.part.0+0x112>
 8014e28:	2901      	cmp	r1, #1
 8014e2a:	d1ed      	bne.n	8014e08 <rclc_executor_spin_some.part.0+0x128>
 8014e2c:	f7ff fc7e 	bl	801472c <_rclc_execute.part.0>
 8014e30:	2800      	cmp	r0, #0
 8014e32:	f040 80b5 	bne.w	8014fa0 <rclc_executor_spin_some.part.0+0x2c0>
 8014e36:	68ab      	ldr	r3, [r5, #8]
 8014e38:	e7e6      	b.n	8014e08 <rclc_executor_spin_some.part.0+0x128>
 8014e3a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014e3e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014e42:	4630      	mov	r0, r6
 8014e44:	f007 feba 	bl	801cbbc <rcl_wait_set_add_client>
 8014e48:	2800      	cmp	r0, #0
 8014e4a:	f43f af79 	beq.w	8014d40 <rclc_executor_spin_some.part.0+0x60>
 8014e4e:	4607      	mov	r7, r0
 8014e50:	f000 fae6 	bl	8015420 <rcutils_reset_error>
 8014e54:	4638      	mov	r0, r7
 8014e56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e5a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014e5e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014e62:	4630      	mov	r0, r6
 8014e64:	f007 fb5a 	bl	801c51c <rcl_wait_set_add_subscription>
 8014e68:	2800      	cmp	r0, #0
 8014e6a:	f43f af69 	beq.w	8014d40 <rclc_executor_spin_some.part.0+0x60>
 8014e6e:	4607      	mov	r7, r0
 8014e70:	e7ee      	b.n	8014e50 <rclc_executor_spin_some.part.0+0x170>
 8014e72:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014e76:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014e7a:	4630      	mov	r0, r6
 8014e7c:	f007 fe6e 	bl	801cb5c <rcl_wait_set_add_timer>
 8014e80:	2800      	cmp	r0, #0
 8014e82:	f43f af5d 	beq.w	8014d40 <rclc_executor_spin_some.part.0+0x60>
 8014e86:	4607      	mov	r7, r0
 8014e88:	e7e2      	b.n	8014e50 <rclc_executor_spin_some.part.0+0x170>
 8014e8a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014e8e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014e92:	4630      	mov	r0, r6
 8014e94:	f007 fe36 	bl	801cb04 <rcl_wait_set_add_guard_condition>
 8014e98:	2800      	cmp	r0, #0
 8014e9a:	f43f af51 	beq.w	8014d40 <rclc_executor_spin_some.part.0+0x60>
 8014e9e:	4607      	mov	r7, r0
 8014ea0:	e7d6      	b.n	8014e50 <rclc_executor_spin_some.part.0+0x170>
 8014ea2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014ea6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014eaa:	4630      	mov	r0, r6
 8014eac:	3110      	adds	r1, #16
 8014eae:	f008 fbb5 	bl	801d61c <rcl_action_wait_set_add_action_server>
 8014eb2:	2800      	cmp	r0, #0
 8014eb4:	f43f af44 	beq.w	8014d40 <rclc_executor_spin_some.part.0+0x60>
 8014eb8:	4607      	mov	r7, r0
 8014eba:	e7c9      	b.n	8014e50 <rclc_executor_spin_some.part.0+0x170>
 8014ebc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014ec0:	2300      	movs	r3, #0
 8014ec2:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014ec6:	4630      	mov	r0, r6
 8014ec8:	3110      	adds	r1, #16
 8014eca:	f008 f97d 	bl	801d1c8 <rcl_action_wait_set_add_action_client>
 8014ece:	2800      	cmp	r0, #0
 8014ed0:	f43f af36 	beq.w	8014d40 <rclc_executor_spin_some.part.0+0x60>
 8014ed4:	4607      	mov	r7, r0
 8014ed6:	e7bb      	b.n	8014e50 <rclc_executor_spin_some.part.0+0x170>
 8014ed8:	2701      	movs	r7, #1
 8014eda:	f000 faa1 	bl	8015420 <rcutils_reset_error>
 8014ede:	4638      	mov	r0, r7
 8014ee0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ee4:	4627      	mov	r7, r4
 8014ee6:	e7fa      	b.n	8014ede <rclc_executor_spin_some.part.0+0x1fe>
 8014ee8:	68ab      	ldr	r3, [r5, #8]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	f000 8093 	beq.w	8015016 <rclc_executor_spin_some.part.0+0x336>
 8014ef0:	2400      	movs	r4, #0
 8014ef2:	f240 1991 	movw	r9, #401	@ 0x191
 8014ef6:	46a0      	mov	r8, r4
 8014ef8:	e008      	b.n	8014f0c <rclc_executor_spin_some.part.0+0x22c>
 8014efa:	f7ff fa55 	bl	80143a8 <_rclc_check_for_new_data>
 8014efe:	4604      	mov	r4, r0
 8014f00:	b108      	cbz	r0, 8014f06 <rclc_executor_spin_some.part.0+0x226>
 8014f02:	4548      	cmp	r0, r9
 8014f04:	d1ee      	bne.n	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014f06:	68ab      	ldr	r3, [r5, #8]
 8014f08:	4598      	cmp	r8, r3
 8014f0a:	d266      	bcs.n	8014fda <rclc_executor_spin_some.part.0+0x2fa>
 8014f0c:	686a      	ldr	r2, [r5, #4]
 8014f0e:	4631      	mov	r1, r6
 8014f10:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 8014f14:	f108 0801 	add.w	r8, r8, #1
 8014f18:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 8014f1c:	f1bc 0f00 	cmp.w	ip, #0
 8014f20:	d1eb      	bne.n	8014efa <rclc_executor_spin_some.part.0+0x21a>
 8014f22:	4619      	mov	r1, r3
 8014f24:	4610      	mov	r0, r2
 8014f26:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 8014f2a:	4798      	blx	r3
 8014f2c:	2800      	cmp	r0, #0
 8014f2e:	d0d9      	beq.n	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014f30:	68ab      	ldr	r3, [r5, #8]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d0d6      	beq.n	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014f36:	f04f 0a00 	mov.w	sl, #0
 8014f3a:	f240 1891 	movw	r8, #401	@ 0x191
 8014f3e:	f240 2959 	movw	r9, #601	@ 0x259
 8014f42:	e00e      	b.n	8014f62 <rclc_executor_spin_some.part.0+0x282>
 8014f44:	f813 300b 	ldrb.w	r3, [r3, fp]
 8014f48:	2b08      	cmp	r3, #8
 8014f4a:	d034      	beq.n	8014fb6 <rclc_executor_spin_some.part.0+0x2d6>
 8014f4c:	2b09      	cmp	r3, #9
 8014f4e:	d029      	beq.n	8014fa4 <rclc_executor_spin_some.part.0+0x2c4>
 8014f50:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 8014f54:	bb03      	cbnz	r3, 8014f98 <rclc_executor_spin_some.part.0+0x2b8>
 8014f56:	f10a 0a01 	add.w	sl, sl, #1
 8014f5a:	68ab      	ldr	r3, [r5, #8]
 8014f5c:	459a      	cmp	sl, r3
 8014f5e:	d2be      	bcs.n	8014ede <rclc_executor_spin_some.part.0+0x1fe>
 8014f60:	2400      	movs	r4, #0
 8014f62:	6868      	ldr	r0, [r5, #4]
 8014f64:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 8014f68:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 8014f6c:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d0b7      	beq.n	8014ee4 <rclc_executor_spin_some.part.0+0x204>
 8014f74:	4631      	mov	r1, r6
 8014f76:	f7ff fa65 	bl	8014444 <_rclc_take_new_data>
 8014f7a:	2800      	cmp	r0, #0
 8014f7c:	bf18      	it	ne
 8014f7e:	4540      	cmpne	r0, r8
 8014f80:	d001      	beq.n	8014f86 <rclc_executor_spin_some.part.0+0x2a6>
 8014f82:	4548      	cmp	r0, r9
 8014f84:	d10c      	bne.n	8014fa0 <rclc_executor_spin_some.part.0+0x2c0>
 8014f86:	686b      	ldr	r3, [r5, #4]
 8014f88:	eb13 000b 	adds.w	r0, r3, fp
 8014f8c:	d021      	beq.n	8014fd2 <rclc_executor_spin_some.part.0+0x2f2>
 8014f8e:	7842      	ldrb	r2, [r0, #1]
 8014f90:	2a00      	cmp	r2, #0
 8014f92:	d0d7      	beq.n	8014f44 <rclc_executor_spin_some.part.0+0x264>
 8014f94:	2a01      	cmp	r2, #1
 8014f96:	d1de      	bne.n	8014f56 <rclc_executor_spin_some.part.0+0x276>
 8014f98:	f7ff fbc8 	bl	801472c <_rclc_execute.part.0>
 8014f9c:	2800      	cmp	r0, #0
 8014f9e:	d0da      	beq.n	8014f56 <rclc_executor_spin_some.part.0+0x276>
 8014fa0:	4607      	mov	r7, r0
 8014fa2:	e79c      	b.n	8014ede <rclc_executor_spin_some.part.0+0x1fe>
 8014fa4:	6843      	ldr	r3, [r0, #4]
 8014fa6:	6a1a      	ldr	r2, [r3, #32]
 8014fa8:	2a00      	cmp	r2, #0
 8014faa:	d1f5      	bne.n	8014f98 <rclc_executor_spin_some.part.0+0x2b8>
 8014fac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d0d0      	beq.n	8014f56 <rclc_executor_spin_some.part.0+0x276>
 8014fb4:	e7f0      	b.n	8014f98 <rclc_executor_spin_some.part.0+0x2b8>
 8014fb6:	6843      	ldr	r3, [r0, #4]
 8014fb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014fba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8014fbe:	d1eb      	bne.n	8014f98 <rclc_executor_spin_some.part.0+0x2b8>
 8014fc0:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8014fc4:	2a00      	cmp	r2, #0
 8014fc6:	d1e7      	bne.n	8014f98 <rclc_executor_spin_some.part.0+0x2b8>
 8014fc8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d0c2      	beq.n	8014f56 <rclc_executor_spin_some.part.0+0x276>
 8014fd0:	e7e2      	b.n	8014f98 <rclc_executor_spin_some.part.0+0x2b8>
 8014fd2:	270b      	movs	r7, #11
 8014fd4:	e783      	b.n	8014ede <rclc_executor_spin_some.part.0+0x1fe>
 8014fd6:	686a      	ldr	r2, [r5, #4]
 8014fd8:	e6e2      	b.n	8014da0 <rclc_executor_spin_some.part.0+0xc0>
 8014fda:	686a      	ldr	r2, [r5, #4]
 8014fdc:	e7a1      	b.n	8014f22 <rclc_executor_spin_some.part.0+0x242>
 8014fde:	6842      	ldr	r2, [r0, #4]
 8014fe0:	6a11      	ldr	r1, [r2, #32]
 8014fe2:	2900      	cmp	r1, #0
 8014fe4:	f47f af22 	bne.w	8014e2c <rclc_executor_spin_some.part.0+0x14c>
 8014fe8:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8014fec:	2a00      	cmp	r2, #0
 8014fee:	f43f af0b 	beq.w	8014e08 <rclc_executor_spin_some.part.0+0x128>
 8014ff2:	e71b      	b.n	8014e2c <rclc_executor_spin_some.part.0+0x14c>
 8014ff4:	6842      	ldr	r2, [r0, #4]
 8014ff6:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8014ff8:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 8014ffc:	f47f af16 	bne.w	8014e2c <rclc_executor_spin_some.part.0+0x14c>
 8015000:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 8015004:	2900      	cmp	r1, #0
 8015006:	f47f af11 	bne.w	8014e2c <rclc_executor_spin_some.part.0+0x14c>
 801500a:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 801500e:	2a00      	cmp	r2, #0
 8015010:	f43f aefa 	beq.w	8014e08 <rclc_executor_spin_some.part.0+0x128>
 8015014:	e70a      	b.n	8014e2c <rclc_executor_spin_some.part.0+0x14c>
 8015016:	686a      	ldr	r2, [r5, #4]
 8015018:	461c      	mov	r4, r3
 801501a:	e782      	b.n	8014f22 <rclc_executor_spin_some.part.0+0x242>
 801501c:	686a      	ldr	r2, [r5, #4]
 801501e:	461c      	mov	r4, r3
 8015020:	e6be      	b.n	8014da0 <rclc_executor_spin_some.part.0+0xc0>
 8015022:	bf00      	nop

08015024 <rclc_executor_spin_some>:
 8015024:	b190      	cbz	r0, 801504c <rclc_executor_spin_some+0x28>
 8015026:	b570      	push	{r4, r5, r6, lr}
 8015028:	4604      	mov	r4, r0
 801502a:	6800      	ldr	r0, [r0, #0]
 801502c:	4616      	mov	r6, r2
 801502e:	461d      	mov	r5, r3
 8015030:	f005 fcfe 	bl	801aa30 <rcl_context_is_valid>
 8015034:	b130      	cbz	r0, 8015044 <rclc_executor_spin_some+0x20>
 8015036:	4632      	mov	r2, r6
 8015038:	462b      	mov	r3, r5
 801503a:	4620      	mov	r0, r4
 801503c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015040:	f7ff be4e 	b.w	8014ce0 <rclc_executor_spin_some.part.0>
 8015044:	f000 f9ec 	bl	8015420 <rcutils_reset_error>
 8015048:	2001      	movs	r0, #1
 801504a:	bd70      	pop	{r4, r5, r6, pc}
 801504c:	200b      	movs	r0, #11
 801504e:	4770      	bx	lr

08015050 <rclc_executor_handle_counters_zero_init>:
 8015050:	b130      	cbz	r0, 8015060 <rclc_executor_handle_counters_zero_init+0x10>
 8015052:	2220      	movs	r2, #32
 8015054:	2100      	movs	r1, #0
 8015056:	b508      	push	{r3, lr}
 8015058:	f00d f8c2 	bl	80221e0 <memset>
 801505c:	2000      	movs	r0, #0
 801505e:	bd08      	pop	{r3, pc}
 8015060:	200b      	movs	r0, #11
 8015062:	4770      	bx	lr
 8015064:	0000      	movs	r0, r0
	...

08015068 <rclc_executor_handle_init>:
 8015068:	4603      	mov	r3, r0
 801506a:	b178      	cbz	r0, 801508c <rclc_executor_handle_init+0x24>
 801506c:	2200      	movs	r2, #0
 801506e:	f04f 0c0b 	mov.w	ip, #11
 8015072:	6341      	str	r1, [r0, #52]	@ 0x34
 8015074:	4610      	mov	r0, r2
 8015076:	f8a3 c000 	strh.w	ip, [r3]
 801507a:	631a      	str	r2, [r3, #48]	@ 0x30
 801507c:	871a      	strh	r2, [r3, #56]	@ 0x38
 801507e:	ed9f 7b04 	vldr	d7, [pc, #16]	@ 8015090 <rclc_executor_handle_init+0x28>
 8015082:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8015086:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28
 801508a:	4770      	bx	lr
 801508c:	200b      	movs	r0, #11
 801508e:	4770      	bx	lr
	...

08015098 <rclc_support_init>:
 8015098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801509c:	b086      	sub	sp, #24
 801509e:	b3bb      	cbz	r3, 8015110 <rclc_support_init+0x78>
 80150a0:	4606      	mov	r6, r0
 80150a2:	b3a8      	cbz	r0, 8015110 <rclc_support_init+0x78>
 80150a4:	461c      	mov	r4, r3
 80150a6:	460f      	mov	r7, r1
 80150a8:	4690      	mov	r8, r2
 80150aa:	f005 fe2d 	bl	801ad08 <rcl_get_zero_initialized_init_options>
 80150ae:	f104 050c 	add.w	r5, r4, #12
 80150b2:	9005      	str	r0, [sp, #20]
 80150b4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80150b8:	e88d 0003 	stmia.w	sp, {r0, r1}
 80150bc:	a805      	add	r0, sp, #20
 80150be:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80150c2:	f005 fe23 	bl	801ad0c <rcl_init_options_init>
 80150c6:	4605      	mov	r5, r0
 80150c8:	b9e0      	cbnz	r0, 8015104 <rclc_support_init+0x6c>
 80150ca:	ad02      	add	r5, sp, #8
 80150cc:	4628      	mov	r0, r5
 80150ce:	f005 fca5 	bl	801aa1c <rcl_get_zero_initialized_context>
 80150d2:	4633      	mov	r3, r6
 80150d4:	aa05      	add	r2, sp, #20
 80150d6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80150da:	e886 0003 	stmia.w	r6, {r0, r1}
 80150de:	4641      	mov	r1, r8
 80150e0:	4638      	mov	r0, r7
 80150e2:	f005 fd0b 	bl	801aafc <rcl_init>
 80150e6:	4605      	mov	r5, r0
 80150e8:	b9b8      	cbnz	r0, 801511a <rclc_support_init+0x82>
 80150ea:	4622      	mov	r2, r4
 80150ec:	f106 010c 	add.w	r1, r6, #12
 80150f0:	2003      	movs	r0, #3
 80150f2:	60b4      	str	r4, [r6, #8]
 80150f4:	f006 fd2e 	bl	801bb54 <rcl_clock_init>
 80150f8:	4605      	mov	r5, r0
 80150fa:	b970      	cbnz	r0, 801511a <rclc_support_init+0x82>
 80150fc:	a805      	add	r0, sp, #20
 80150fe:	f005 fe6b 	bl	801add8 <rcl_init_options_fini>
 8015102:	b108      	cbz	r0, 8015108 <rclc_support_init+0x70>
 8015104:	f000 f98c 	bl	8015420 <rcutils_reset_error>
 8015108:	4628      	mov	r0, r5
 801510a:	b006      	add	sp, #24
 801510c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015110:	250b      	movs	r5, #11
 8015112:	4628      	mov	r0, r5
 8015114:	b006      	add	sp, #24
 8015116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801511a:	f000 f981 	bl	8015420 <rcutils_reset_error>
 801511e:	a805      	add	r0, sp, #20
 8015120:	f005 fe5a 	bl	801add8 <rcl_init_options_fini>
 8015124:	2800      	cmp	r0, #0
 8015126:	d0ef      	beq.n	8015108 <rclc_support_init+0x70>
 8015128:	e7ec      	b.n	8015104 <rclc_support_init+0x6c>
 801512a:	bf00      	nop

0801512c <rclc_node_init_default>:
 801512c:	2b00      	cmp	r3, #0
 801512e:	bf18      	it	ne
 8015130:	2a00      	cmpne	r2, #0
 8015132:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015136:	4616      	mov	r6, r2
 8015138:	bf0c      	ite	eq
 801513a:	2201      	moveq	r2, #1
 801513c:	2200      	movne	r2, #0
 801513e:	b0a1      	sub	sp, #132	@ 0x84
 8015140:	2900      	cmp	r1, #0
 8015142:	bf08      	it	eq
 8015144:	f042 0201 	orreq.w	r2, r2, #1
 8015148:	bb22      	cbnz	r2, 8015194 <rclc_node_init_default+0x68>
 801514a:	4604      	mov	r4, r0
 801514c:	b310      	cbz	r0, 8015194 <rclc_node_init_default+0x68>
 801514e:	f10d 0810 	add.w	r8, sp, #16
 8015152:	461f      	mov	r7, r3
 8015154:	460d      	mov	r5, r1
 8015156:	f10d 0918 	add.w	r9, sp, #24
 801515a:	4640      	mov	r0, r8
 801515c:	f005 fef6 	bl	801af4c <rcl_get_zero_initialized_node>
 8015160:	e898 0003 	ldmia.w	r8, {r0, r1}
 8015164:	e884 0003 	stmia.w	r4, {r0, r1}
 8015168:	4648      	mov	r0, r9
 801516a:	f006 f869 	bl	801b240 <rcl_node_get_default_options>
 801516e:	4640      	mov	r0, r8
 8015170:	f005 feec 	bl	801af4c <rcl_get_zero_initialized_node>
 8015174:	f8cd 9000 	str.w	r9, [sp]
 8015178:	463b      	mov	r3, r7
 801517a:	4632      	mov	r2, r6
 801517c:	e898 0003 	ldmia.w	r8, {r0, r1}
 8015180:	e884 0003 	stmia.w	r4, {r0, r1}
 8015184:	4629      	mov	r1, r5
 8015186:	4620      	mov	r0, r4
 8015188:	f005 feea 	bl	801af60 <rcl_node_init>
 801518c:	b930      	cbnz	r0, 801519c <rclc_node_init_default+0x70>
 801518e:	b021      	add	sp, #132	@ 0x84
 8015190:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015194:	200b      	movs	r0, #11
 8015196:	b021      	add	sp, #132	@ 0x84
 8015198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801519c:	9003      	str	r0, [sp, #12]
 801519e:	f000 f93f 	bl	8015420 <rcutils_reset_error>
 80151a2:	f000 f93d 	bl	8015420 <rcutils_reset_error>
 80151a6:	9803      	ldr	r0, [sp, #12]
 80151a8:	b021      	add	sp, #132	@ 0x84
 80151aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80151ae:	bf00      	nop

080151b0 <rclc_publisher_init>:
 80151b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80151b4:	b0a1      	sub	sp, #132	@ 0x84
 80151b6:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 80151b8:	2e00      	cmp	r6, #0
 80151ba:	bf18      	it	ne
 80151bc:	2b00      	cmpne	r3, #0
 80151be:	bf0c      	ite	eq
 80151c0:	f04f 0c01 	moveq.w	ip, #1
 80151c4:	f04f 0c00 	movne.w	ip, #0
 80151c8:	2a00      	cmp	r2, #0
 80151ca:	bf08      	it	eq
 80151cc:	f04c 0c01 	orreq.w	ip, ip, #1
 80151d0:	2900      	cmp	r1, #0
 80151d2:	bf08      	it	eq
 80151d4:	f04c 0c01 	orreq.w	ip, ip, #1
 80151d8:	f1bc 0f00 	cmp.w	ip, #0
 80151dc:	d11d      	bne.n	801521a <rclc_publisher_init+0x6a>
 80151de:	4604      	mov	r4, r0
 80151e0:	b1d8      	cbz	r0, 801521a <rclc_publisher_init+0x6a>
 80151e2:	f10d 0910 	add.w	r9, sp, #16
 80151e6:	461f      	mov	r7, r3
 80151e8:	4690      	mov	r8, r2
 80151ea:	460d      	mov	r5, r1
 80151ec:	f7fe ffc8 	bl	8014180 <rcl_get_zero_initialized_publisher>
 80151f0:	6020      	str	r0, [r4, #0]
 80151f2:	4648      	mov	r0, r9
 80151f4:	f7ff f864 	bl	80142c0 <rcl_publisher_get_default_options>
 80151f8:	4631      	mov	r1, r6
 80151fa:	2250      	movs	r2, #80	@ 0x50
 80151fc:	4648      	mov	r0, r9
 80151fe:	f00d f90e 	bl	802241e <memcpy>
 8015202:	463b      	mov	r3, r7
 8015204:	4642      	mov	r2, r8
 8015206:	4629      	mov	r1, r5
 8015208:	4620      	mov	r0, r4
 801520a:	f8cd 9000 	str.w	r9, [sp]
 801520e:	f7fe ffbd 	bl	801418c <rcl_publisher_init>
 8015212:	b930      	cbnz	r0, 8015222 <rclc_publisher_init+0x72>
 8015214:	b021      	add	sp, #132	@ 0x84
 8015216:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801521a:	200b      	movs	r0, #11
 801521c:	b021      	add	sp, #132	@ 0x84
 801521e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015222:	9003      	str	r0, [sp, #12]
 8015224:	f000 f8fc 	bl	8015420 <rcutils_reset_error>
 8015228:	9803      	ldr	r0, [sp, #12]
 801522a:	b021      	add	sp, #132	@ 0x84
 801522c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08015230 <rclc_service_init>:
 8015230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015234:	b09f      	sub	sp, #124	@ 0x7c
 8015236:	9e26      	ldr	r6, [sp, #152]	@ 0x98
 8015238:	2e00      	cmp	r6, #0
 801523a:	bf18      	it	ne
 801523c:	2b00      	cmpne	r3, #0
 801523e:	bf0c      	ite	eq
 8015240:	f04f 0c01 	moveq.w	ip, #1
 8015244:	f04f 0c00 	movne.w	ip, #0
 8015248:	2a00      	cmp	r2, #0
 801524a:	bf08      	it	eq
 801524c:	f04c 0c01 	orreq.w	ip, ip, #1
 8015250:	2900      	cmp	r1, #0
 8015252:	bf08      	it	eq
 8015254:	f04c 0c01 	orreq.w	ip, ip, #1
 8015258:	f1bc 0f00 	cmp.w	ip, #0
 801525c:	d11d      	bne.n	801529a <rclc_service_init+0x6a>
 801525e:	4604      	mov	r4, r0
 8015260:	b1d8      	cbz	r0, 801529a <rclc_service_init+0x6a>
 8015262:	f10d 0910 	add.w	r9, sp, #16
 8015266:	461f      	mov	r7, r3
 8015268:	4690      	mov	r8, r2
 801526a:	460d      	mov	r5, r1
 801526c:	f006 f9ec 	bl	801b648 <rcl_get_zero_initialized_service>
 8015270:	6020      	str	r0, [r4, #0]
 8015272:	4648      	mov	r0, r9
 8015274:	f006 fa80 	bl	801b778 <rcl_service_get_default_options>
 8015278:	4631      	mov	r1, r6
 801527a:	2250      	movs	r2, #80	@ 0x50
 801527c:	4648      	mov	r0, r9
 801527e:	f00d f8ce 	bl	802241e <memcpy>
 8015282:	463b      	mov	r3, r7
 8015284:	4642      	mov	r2, r8
 8015286:	4629      	mov	r1, r5
 8015288:	4620      	mov	r0, r4
 801528a:	f8cd 9000 	str.w	r9, [sp]
 801528e:	f006 f9e1 	bl	801b654 <rcl_service_init>
 8015292:	b930      	cbnz	r0, 80152a2 <rclc_service_init+0x72>
 8015294:	b01f      	add	sp, #124	@ 0x7c
 8015296:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801529a:	200b      	movs	r0, #11
 801529c:	b01f      	add	sp, #124	@ 0x7c
 801529e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80152a2:	9003      	str	r0, [sp, #12]
 80152a4:	f000 f8bc 	bl	8015420 <rcutils_reset_error>
 80152a8:	9803      	ldr	r0, [sp, #12]
 80152aa:	b01f      	add	sp, #124	@ 0x7c
 80152ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080152b0 <rclc_subscription_init>:
 80152b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80152b4:	b0a1      	sub	sp, #132	@ 0x84
 80152b6:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 80152b8:	2e00      	cmp	r6, #0
 80152ba:	bf18      	it	ne
 80152bc:	2b00      	cmpne	r3, #0
 80152be:	bf0c      	ite	eq
 80152c0:	f04f 0c01 	moveq.w	ip, #1
 80152c4:	f04f 0c00 	movne.w	ip, #0
 80152c8:	2a00      	cmp	r2, #0
 80152ca:	bf08      	it	eq
 80152cc:	f04c 0c01 	orreq.w	ip, ip, #1
 80152d0:	2900      	cmp	r1, #0
 80152d2:	bf08      	it	eq
 80152d4:	f04c 0c01 	orreq.w	ip, ip, #1
 80152d8:	f1bc 0f00 	cmp.w	ip, #0
 80152dc:	d11d      	bne.n	801531a <rclc_subscription_init+0x6a>
 80152de:	4604      	mov	r4, r0
 80152e0:	b1d8      	cbz	r0, 801531a <rclc_subscription_init+0x6a>
 80152e2:	f10d 0910 	add.w	r9, sp, #16
 80152e6:	461f      	mov	r7, r3
 80152e8:	4690      	mov	r8, r2
 80152ea:	460d      	mov	r5, r1
 80152ec:	f006 fad0 	bl	801b890 <rcl_get_zero_initialized_subscription>
 80152f0:	6020      	str	r0, [r4, #0]
 80152f2:	4648      	mov	r0, r9
 80152f4:	f006 fb80 	bl	801b9f8 <rcl_subscription_get_default_options>
 80152f8:	4631      	mov	r1, r6
 80152fa:	2250      	movs	r2, #80	@ 0x50
 80152fc:	4648      	mov	r0, r9
 80152fe:	f00d f88e 	bl	802241e <memcpy>
 8015302:	463b      	mov	r3, r7
 8015304:	4642      	mov	r2, r8
 8015306:	4629      	mov	r1, r5
 8015308:	4620      	mov	r0, r4
 801530a:	f8cd 9000 	str.w	r9, [sp]
 801530e:	f006 fac5 	bl	801b89c <rcl_subscription_init>
 8015312:	b930      	cbnz	r0, 8015322 <rclc_subscription_init+0x72>
 8015314:	b021      	add	sp, #132	@ 0x84
 8015316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801531a:	200b      	movs	r0, #11
 801531c:	b021      	add	sp, #132	@ 0x84
 801531e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015322:	9003      	str	r0, [sp, #12]
 8015324:	f000 f87c 	bl	8015420 <rcutils_reset_error>
 8015328:	9803      	ldr	r0, [sp, #12]
 801532a:	b021      	add	sp, #132	@ 0x84
 801532c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08015330 <rclc_timer_init_default>:
 8015330:	b361      	cbz	r1, 801538c <rclc_timer_init_default+0x5c>
 8015332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015336:	4606      	mov	r6, r0
 8015338:	b08a      	sub	sp, #40	@ 0x28
 801533a:	b318      	cbz	r0, 8015384 <rclc_timer_init_default+0x54>
 801533c:	460d      	mov	r5, r1
 801533e:	4690      	mov	r8, r2
 8015340:	461f      	mov	r7, r3
 8015342:	f006 fdff 	bl	801bf44 <rcl_get_zero_initialized_timer>
 8015346:	68ac      	ldr	r4, [r5, #8]
 8015348:	f10d 0c0c 	add.w	ip, sp, #12
 801534c:	6030      	str	r0, [r6, #0]
 801534e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015350:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015354:	6823      	ldr	r3, [r4, #0]
 8015356:	462a      	mov	r2, r5
 8015358:	f105 010c 	add.w	r1, r5, #12
 801535c:	4630      	mov	r0, r6
 801535e:	f8cc 3000 	str.w	r3, [ip]
 8015362:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015364:	e9cd 8700 	strd	r8, r7, [sp]
 8015368:	9302      	str	r3, [sp, #8]
 801536a:	f006 fdf1 	bl	801bf50 <rcl_timer_init>
 801536e:	b910      	cbnz	r0, 8015376 <rclc_timer_init_default+0x46>
 8015370:	b00a      	add	sp, #40	@ 0x28
 8015372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015376:	9009      	str	r0, [sp, #36]	@ 0x24
 8015378:	f000 f852 	bl	8015420 <rcutils_reset_error>
 801537c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801537e:	b00a      	add	sp, #40	@ 0x28
 8015380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015384:	200b      	movs	r0, #11
 8015386:	b00a      	add	sp, #40	@ 0x28
 8015388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801538c:	200b      	movs	r0, #11
 801538e:	4770      	bx	lr

08015390 <__default_zero_allocate>:
 8015390:	f00c ba4e 	b.w	8021830 <calloc>

08015394 <__default_reallocate>:
 8015394:	f00c bbec 	b.w	8021b70 <realloc>

08015398 <__default_deallocate>:
 8015398:	f00c bac8 	b.w	802192c <free>

0801539c <__default_allocate>:
 801539c:	f00c babe 	b.w	802191c <malloc>

080153a0 <rcutils_get_zero_initialized_allocator>:
 80153a0:	b510      	push	{r4, lr}
 80153a2:	4c05      	ldr	r4, [pc, #20]	@ (80153b8 <rcutils_get_zero_initialized_allocator+0x18>)
 80153a4:	4686      	mov	lr, r0
 80153a6:	4684      	mov	ip, r0
 80153a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80153aa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80153ae:	6823      	ldr	r3, [r4, #0]
 80153b0:	4670      	mov	r0, lr
 80153b2:	f8cc 3000 	str.w	r3, [ip]
 80153b6:	bd10      	pop	{r4, pc}
 80153b8:	080248b8 	.word	0x080248b8

080153bc <rcutils_get_default_allocator>:
 80153bc:	b510      	push	{r4, lr}
 80153be:	4c05      	ldr	r4, [pc, #20]	@ (80153d4 <rcutils_get_default_allocator+0x18>)
 80153c0:	4686      	mov	lr, r0
 80153c2:	4684      	mov	ip, r0
 80153c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80153c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80153ca:	6823      	ldr	r3, [r4, #0]
 80153cc:	4670      	mov	r0, lr
 80153ce:	f8cc 3000 	str.w	r3, [ip]
 80153d2:	bd10      	pop	{r4, pc}
 80153d4:	24000c94 	.word	0x24000c94

080153d8 <rcutils_allocator_is_valid>:
 80153d8:	b158      	cbz	r0, 80153f2 <rcutils_allocator_is_valid+0x1a>
 80153da:	6803      	ldr	r3, [r0, #0]
 80153dc:	b143      	cbz	r3, 80153f0 <rcutils_allocator_is_valid+0x18>
 80153de:	6843      	ldr	r3, [r0, #4]
 80153e0:	b133      	cbz	r3, 80153f0 <rcutils_allocator_is_valid+0x18>
 80153e2:	68c3      	ldr	r3, [r0, #12]
 80153e4:	b123      	cbz	r3, 80153f0 <rcutils_allocator_is_valid+0x18>
 80153e6:	6880      	ldr	r0, [r0, #8]
 80153e8:	3800      	subs	r0, #0
 80153ea:	bf18      	it	ne
 80153ec:	2001      	movne	r0, #1
 80153ee:	4770      	bx	lr
 80153f0:	4618      	mov	r0, r3
 80153f2:	4770      	bx	lr

080153f4 <rcutils_get_error_string>:
 80153f4:	4b06      	ldr	r3, [pc, #24]	@ (8015410 <rcutils_get_error_string+0x1c>)
 80153f6:	781b      	ldrb	r3, [r3, #0]
 80153f8:	b13b      	cbz	r3, 801540a <rcutils_get_error_string+0x16>
 80153fa:	4b06      	ldr	r3, [pc, #24]	@ (8015414 <rcutils_get_error_string+0x20>)
 80153fc:	781a      	ldrb	r2, [r3, #0]
 80153fe:	b90a      	cbnz	r2, 8015404 <rcutils_get_error_string+0x10>
 8015400:	2201      	movs	r2, #1
 8015402:	701a      	strb	r2, [r3, #0]
 8015404:	4b04      	ldr	r3, [pc, #16]	@ (8015418 <rcutils_get_error_string+0x24>)
 8015406:	7818      	ldrb	r0, [r3, #0]
 8015408:	4770      	bx	lr
 801540a:	4b04      	ldr	r3, [pc, #16]	@ (801541c <rcutils_get_error_string+0x28>)
 801540c:	7818      	ldrb	r0, [r3, #0]
 801540e:	4770      	bx	lr
 8015410:	240648f0 	.word	0x240648f0
 8015414:	24064909 	.word	0x24064909
 8015418:	24064908 	.word	0x24064908
 801541c:	080238c8 	.word	0x080238c8

08015420 <rcutils_reset_error>:
 8015420:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8015440 <rcutils_reset_error+0x20>
 8015424:	2300      	movs	r3, #0
 8015426:	4a08      	ldr	r2, [pc, #32]	@ (8015448 <rcutils_reset_error+0x28>)
 8015428:	4808      	ldr	r0, [pc, #32]	@ (801544c <rcutils_reset_error+0x2c>)
 801542a:	8013      	strh	r3, [r2, #0]
 801542c:	4908      	ldr	r1, [pc, #32]	@ (8015450 <rcutils_reset_error+0x30>)
 801542e:	7003      	strb	r3, [r0, #0]
 8015430:	700b      	strb	r3, [r1, #0]
 8015432:	ed82 7b02 	vstr	d7, [r2, #8]
 8015436:	4a07      	ldr	r2, [pc, #28]	@ (8015454 <rcutils_reset_error+0x34>)
 8015438:	7013      	strb	r3, [r2, #0]
 801543a:	4770      	bx	lr
 801543c:	f3af 8000 	nop.w
	...
 8015448:	240648f8 	.word	0x240648f8
 801544c:	24064909 	.word	0x24064909
 8015450:	24064908 	.word	0x24064908
 8015454:	240648f0 	.word	0x240648f0

08015458 <rcutils_system_time_now>:
 8015458:	b300      	cbz	r0, 801549c <rcutils_system_time_now+0x44>
 801545a:	b570      	push	{r4, r5, r6, lr}
 801545c:	b084      	sub	sp, #16
 801545e:	4604      	mov	r4, r0
 8015460:	2001      	movs	r0, #1
 8015462:	4669      	mov	r1, sp
 8015464:	f7ec ff24 	bl	80022b0 <clock_gettime>
 8015468:	e9dd 3100 	ldrd	r3, r1, [sp]
 801546c:	2900      	cmp	r1, #0
 801546e:	db12      	blt.n	8015496 <rcutils_system_time_now+0x3e>
 8015470:	ea53 0201 	orrs.w	r2, r3, r1
 8015474:	9d02      	ldr	r5, [sp, #8]
 8015476:	d101      	bne.n	801547c <rcutils_system_time_now+0x24>
 8015478:	2d00      	cmp	r5, #0
 801547a:	db0c      	blt.n	8015496 <rcutils_system_time_now+0x3e>
 801547c:	4e08      	ldr	r6, [pc, #32]	@ (80154a0 <rcutils_system_time_now+0x48>)
 801547e:	2000      	movs	r0, #0
 8015480:	fba3 3206 	umull	r3, r2, r3, r6
 8015484:	195b      	adds	r3, r3, r5
 8015486:	fb06 2201 	mla	r2, r6, r1, r2
 801548a:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 801548e:	e9c4 3200 	strd	r3, r2, [r4]
 8015492:	b004      	add	sp, #16
 8015494:	bd70      	pop	{r4, r5, r6, pc}
 8015496:	2002      	movs	r0, #2
 8015498:	b004      	add	sp, #16
 801549a:	bd70      	pop	{r4, r5, r6, pc}
 801549c:	200b      	movs	r0, #11
 801549e:	4770      	bx	lr
 80154a0:	3b9aca00 	.word	0x3b9aca00

080154a4 <rcutils_steady_time_now>:
 80154a4:	b300      	cbz	r0, 80154e8 <rcutils_steady_time_now+0x44>
 80154a6:	b570      	push	{r4, r5, r6, lr}
 80154a8:	b084      	sub	sp, #16
 80154aa:	4604      	mov	r4, r0
 80154ac:	2000      	movs	r0, #0
 80154ae:	4669      	mov	r1, sp
 80154b0:	f7ec fefe 	bl	80022b0 <clock_gettime>
 80154b4:	e9dd 3100 	ldrd	r3, r1, [sp]
 80154b8:	2900      	cmp	r1, #0
 80154ba:	db12      	blt.n	80154e2 <rcutils_steady_time_now+0x3e>
 80154bc:	ea53 0201 	orrs.w	r2, r3, r1
 80154c0:	9d02      	ldr	r5, [sp, #8]
 80154c2:	d101      	bne.n	80154c8 <rcutils_steady_time_now+0x24>
 80154c4:	2d00      	cmp	r5, #0
 80154c6:	db0c      	blt.n	80154e2 <rcutils_steady_time_now+0x3e>
 80154c8:	4e08      	ldr	r6, [pc, #32]	@ (80154ec <rcutils_steady_time_now+0x48>)
 80154ca:	2000      	movs	r0, #0
 80154cc:	fba3 3206 	umull	r3, r2, r3, r6
 80154d0:	195b      	adds	r3, r3, r5
 80154d2:	fb06 2201 	mla	r2, r6, r1, r2
 80154d6:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 80154da:	e9c4 3200 	strd	r3, r2, [r4]
 80154de:	b004      	add	sp, #16
 80154e0:	bd70      	pop	{r4, r5, r6, pc}
 80154e2:	2002      	movs	r0, #2
 80154e4:	b004      	add	sp, #16
 80154e6:	bd70      	pop	{r4, r5, r6, pc}
 80154e8:	200b      	movs	r0, #11
 80154ea:	4770      	bx	lr
 80154ec:	3b9aca00 	.word	0x3b9aca00

080154f0 <rmw_get_default_publisher_options>:
 80154f0:	2200      	movs	r2, #0
 80154f2:	6002      	str	r2, [r0, #0]
 80154f4:	7102      	strb	r2, [r0, #4]
 80154f6:	4770      	bx	lr

080154f8 <rmw_uros_set_custom_transport>:
 80154f8:	b470      	push	{r4, r5, r6}
 80154fa:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 80154fe:	b162      	cbz	r2, 801551a <rmw_uros_set_custom_transport+0x22>
 8015500:	b15b      	cbz	r3, 801551a <rmw_uros_set_custom_transport+0x22>
 8015502:	b155      	cbz	r5, 801551a <rmw_uros_set_custom_transport+0x22>
 8015504:	b14e      	cbz	r6, 801551a <rmw_uros_set_custom_transport+0x22>
 8015506:	4c06      	ldr	r4, [pc, #24]	@ (8015520 <rmw_uros_set_custom_transport+0x28>)
 8015508:	7020      	strb	r0, [r4, #0]
 801550a:	2000      	movs	r0, #0
 801550c:	6166      	str	r6, [r4, #20]
 801550e:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8015512:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8015516:	bc70      	pop	{r4, r5, r6}
 8015518:	4770      	bx	lr
 801551a:	200b      	movs	r0, #11
 801551c:	bc70      	pop	{r4, r5, r6}
 801551e:	4770      	bx	lr
 8015520:	2406490c 	.word	0x2406490c

08015524 <rmw_uros_ping_agent>:
 8015524:	4b1f      	ldr	r3, [pc, #124]	@ (80155a4 <rmw_uros_ping_agent+0x80>)
 8015526:	7b1a      	ldrb	r2, [r3, #12]
 8015528:	b570      	push	{r4, r5, r6, lr}
 801552a:	4605      	mov	r5, r0
 801552c:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8015530:	460e      	mov	r6, r1
 8015532:	b192      	cbz	r2, 801555a <rmw_uros_ping_agent+0x36>
 8015534:	681c      	ldr	r4, [r3, #0]
 8015536:	b184      	cbz	r4, 801555a <rmw_uros_ping_agent+0x36>
 8015538:	68a0      	ldr	r0, [r4, #8]
 801553a:	4632      	mov	r2, r6
 801553c:	4629      	mov	r1, r5
 801553e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015542:	f001 ff0f 	bl	8017364 <uxr_ping_agent_session>
 8015546:	6864      	ldr	r4, [r4, #4]
 8015548:	f080 0301 	eor.w	r3, r0, #1
 801554c:	b2d8      	uxtb	r0, r3
 801554e:	b10c      	cbz	r4, 8015554 <rmw_uros_ping_agent+0x30>
 8015550:	2800      	cmp	r0, #0
 8015552:	d1f1      	bne.n	8015538 <rmw_uros_ping_agent+0x14>
 8015554:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8015558:	bd70      	pop	{r4, r5, r6, pc}
 801555a:	4b13      	ldr	r3, [pc, #76]	@ (80155a8 <rmw_uros_ping_agent+0x84>)
 801555c:	2100      	movs	r1, #0
 801555e:	781a      	ldrb	r2, [r3, #0]
 8015560:	6918      	ldr	r0, [r3, #16]
 8015562:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 8015566:	685a      	ldr	r2, [r3, #4]
 8015568:	909c      	str	r0, [sp, #624]	@ 0x270
 801556a:	92a3      	str	r2, [sp, #652]	@ 0x28c
 801556c:	6958      	ldr	r0, [r3, #20]
 801556e:	68da      	ldr	r2, [r3, #12]
 8015570:	689b      	ldr	r3, [r3, #8]
 8015572:	929b      	str	r2, [sp, #620]	@ 0x26c
 8015574:	466a      	mov	r2, sp
 8015576:	909d      	str	r0, [sp, #628]	@ 0x274
 8015578:	4608      	mov	r0, r1
 801557a:	939a      	str	r3, [sp, #616]	@ 0x268
 801557c:	f000 f9c6 	bl	801590c <rmw_uxrce_transport_init>
 8015580:	2800      	cmp	r0, #0
 8015582:	d1e7      	bne.n	8015554 <rmw_uros_ping_agent+0x30>
 8015584:	4632      	mov	r2, r6
 8015586:	4629      	mov	r1, r5
 8015588:	a89e      	add	r0, sp, #632	@ 0x278
 801558a:	f001 ff37 	bl	80173fc <uxr_ping_agent_attempts>
 801558e:	4604      	mov	r4, r0
 8015590:	4668      	mov	r0, sp
 8015592:	f001 feb3 	bl	80172fc <uxr_close_custom_transport>
 8015596:	f084 0301 	eor.w	r3, r4, #1
 801559a:	b2d8      	uxtb	r0, r3
 801559c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80155a0:	bd70      	pop	{r4, r5, r6, pc}
 80155a2:	bf00      	nop
 80155a4:	24069224 	.word	0x24069224
 80155a8:	2406490c 	.word	0x2406490c

080155ac <flush_session>:
 80155ac:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 80155ae:	f002 bcb7 	b.w	8017f20 <uxr_run_session_until_confirm_delivery>
 80155b2:	bf00      	nop

080155b4 <rmw_publish>:
 80155b4:	2800      	cmp	r0, #0
 80155b6:	d053      	beq.n	8015660 <rmw_publish+0xac>
 80155b8:	b570      	push	{r4, r5, r6, lr}
 80155ba:	460d      	mov	r5, r1
 80155bc:	b08e      	sub	sp, #56	@ 0x38
 80155be:	2900      	cmp	r1, #0
 80155c0:	d04b      	beq.n	801565a <rmw_publish+0xa6>
 80155c2:	4604      	mov	r4, r0
 80155c4:	6800      	ldr	r0, [r0, #0]
 80155c6:	f000 fdcf 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 80155ca:	2800      	cmp	r0, #0
 80155cc:	d045      	beq.n	801565a <rmw_publish+0xa6>
 80155ce:	6866      	ldr	r6, [r4, #4]
 80155d0:	2e00      	cmp	r6, #0
 80155d2:	d042      	beq.n	801565a <rmw_publish+0xa6>
 80155d4:	69b4      	ldr	r4, [r6, #24]
 80155d6:	4628      	mov	r0, r5
 80155d8:	6923      	ldr	r3, [r4, #16]
 80155da:	4798      	blx	r3
 80155dc:	69f3      	ldr	r3, [r6, #28]
 80155de:	9005      	str	r0, [sp, #20]
 80155e0:	b113      	cbz	r3, 80155e8 <rmw_publish+0x34>
 80155e2:	a805      	add	r0, sp, #20
 80155e4:	4798      	blx	r3
 80155e6:	9805      	ldr	r0, [sp, #20]
 80155e8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 80155ec:	691b      	ldr	r3, [r3, #16]
 80155ee:	9000      	str	r0, [sp, #0]
 80155f0:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80155f4:	6972      	ldr	r2, [r6, #20]
 80155f6:	ab06      	add	r3, sp, #24
 80155f8:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 80155fa:	f003 ff8b 	bl	8019514 <uxr_prepare_output_stream>
 80155fe:	b1d8      	cbz	r0, 8015638 <rmw_publish+0x84>
 8015600:	68a3      	ldr	r3, [r4, #8]
 8015602:	a906      	add	r1, sp, #24
 8015604:	4628      	mov	r0, r5
 8015606:	4798      	blx	r3
 8015608:	6a33      	ldr	r3, [r6, #32]
 801560a:	4604      	mov	r4, r0
 801560c:	b10b      	cbz	r3, 8015612 <rmw_publish+0x5e>
 801560e:	a806      	add	r0, sp, #24
 8015610:	4798      	blx	r3
 8015612:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 8015616:	2b01      	cmp	r3, #1
 8015618:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 801561c:	d022      	beq.n	8015664 <rmw_publish+0xb0>
 801561e:	6918      	ldr	r0, [r3, #16]
 8015620:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 8015622:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015626:	f002 fc7b 	bl	8017f20 <uxr_run_session_until_confirm_delivery>
 801562a:	4020      	ands	r0, r4
 801562c:	b2c4      	uxtb	r4, r0
 801562e:	f084 0001 	eor.w	r0, r4, #1
 8015632:	b2c0      	uxtb	r0, r0
 8015634:	b00e      	add	sp, #56	@ 0x38
 8015636:	bd70      	pop	{r4, r5, r6, pc}
 8015638:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 801563c:	6918      	ldr	r0, [r3, #16]
 801563e:	9b05      	ldr	r3, [sp, #20]
 8015640:	9602      	str	r6, [sp, #8]
 8015642:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015646:	9300      	str	r3, [sp, #0]
 8015648:	4b09      	ldr	r3, [pc, #36]	@ (8015670 <rmw_publish+0xbc>)
 801564a:	9301      	str	r3, [sp, #4]
 801564c:	ab06      	add	r3, sp, #24
 801564e:	6972      	ldr	r2, [r6, #20]
 8015650:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 8015652:	f003 ff8f 	bl	8019574 <uxr_prepare_output_stream_fragmented>
 8015656:	2800      	cmp	r0, #0
 8015658:	d1d2      	bne.n	8015600 <rmw_publish+0x4c>
 801565a:	2001      	movs	r0, #1
 801565c:	b00e      	add	sp, #56	@ 0x38
 801565e:	bd70      	pop	{r4, r5, r6, pc}
 8015660:	2001      	movs	r0, #1
 8015662:	4770      	bx	lr
 8015664:	6918      	ldr	r0, [r3, #16]
 8015666:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801566a:	f002 f89f 	bl	80177ac <uxr_flash_output_streams>
 801566e:	e7de      	b.n	801562e <rmw_publish+0x7a>
 8015670:	080155ad 	.word	0x080155ad

08015674 <rmw_create_publisher>:
 8015674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015678:	b087      	sub	sp, #28
 801567a:	2800      	cmp	r0, #0
 801567c:	f000 80d2 	beq.w	8015824 <rmw_create_publisher+0x1b0>
 8015680:	460e      	mov	r6, r1
 8015682:	2900      	cmp	r1, #0
 8015684:	f000 80ce 	beq.w	8015824 <rmw_create_publisher+0x1b0>
 8015688:	4604      	mov	r4, r0
 801568a:	6800      	ldr	r0, [r0, #0]
 801568c:	4615      	mov	r5, r2
 801568e:	461f      	mov	r7, r3
 8015690:	f000 fd6a 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 8015694:	f080 0001 	eor.w	r0, r0, #1
 8015698:	b2c0      	uxtb	r0, r0
 801569a:	2800      	cmp	r0, #0
 801569c:	f040 80c2 	bne.w	8015824 <rmw_create_publisher+0x1b0>
 80156a0:	2d00      	cmp	r5, #0
 80156a2:	f000 80bf 	beq.w	8015824 <rmw_create_publisher+0x1b0>
 80156a6:	782b      	ldrb	r3, [r5, #0]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	f000 80bb 	beq.w	8015824 <rmw_create_publisher+0x1b0>
 80156ae:	2f00      	cmp	r7, #0
 80156b0:	f000 80b8 	beq.w	8015824 <rmw_create_publisher+0x1b0>
 80156b4:	485e      	ldr	r0, [pc, #376]	@ (8015830 <rmw_create_publisher+0x1bc>)
 80156b6:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80156ba:	f008 ff73 	bl	801e5a4 <get_memory>
 80156be:	2800      	cmp	r0, #0
 80156c0:	f000 80b0 	beq.w	8015824 <rmw_create_publisher+0x1b0>
 80156c4:	6884      	ldr	r4, [r0, #8]
 80156c6:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 80156ca:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 80156ce:	f008 ffd1 	bl	801e674 <rmw_get_implementation_identifier>
 80156d2:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 80156d6:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 80156da:	4628      	mov	r0, r5
 80156dc:	f7ea fe0a 	bl	80002f4 <strlen>
 80156e0:	3001      	adds	r0, #1
 80156e2:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 80156e6:	283c      	cmp	r0, #60	@ 0x3c
 80156e8:	f200 808f 	bhi.w	801580a <rmw_create_publisher+0x196>
 80156ec:	462b      	mov	r3, r5
 80156ee:	4a51      	ldr	r2, [pc, #324]	@ (8015834 <rmw_create_publisher+0x1c0>)
 80156f0:	213c      	movs	r1, #60	@ 0x3c
 80156f2:	4650      	mov	r0, sl
 80156f4:	f00c fc06 	bl	8021f04 <sniprintf>
 80156f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80156fc:	4639      	mov	r1, r7
 80156fe:	2250      	movs	r2, #80	@ 0x50
 8015700:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8015702:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8015706:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 801570a:	f00c fe88 	bl	802241e <memcpy>
 801570e:	7a3b      	ldrb	r3, [r7, #8]
 8015710:	4630      	mov	r0, r6
 8015712:	4949      	ldr	r1, [pc, #292]	@ (8015838 <rmw_create_publisher+0x1c4>)
 8015714:	2b02      	cmp	r3, #2
 8015716:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801571a:	bf0c      	ite	eq
 801571c:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 8015720:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 8015724:	67a3      	str	r3, [r4, #120]	@ 0x78
 8015726:	2300      	movs	r3, #0
 8015728:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801572c:	f000 fd98 	bl	8016260 <get_message_typesupport_handle>
 8015730:	2800      	cmp	r0, #0
 8015732:	d06a      	beq.n	801580a <rmw_create_publisher+0x196>
 8015734:	6842      	ldr	r2, [r0, #4]
 8015736:	61a2      	str	r2, [r4, #24]
 8015738:	2a00      	cmp	r2, #0
 801573a:	d066      	beq.n	801580a <rmw_create_publisher+0x196>
 801573c:	4629      	mov	r1, r5
 801573e:	463b      	mov	r3, r7
 8015740:	4648      	mov	r0, r9
 8015742:	f009 fa03 	bl	801eb4c <create_topic>
 8015746:	6260      	str	r0, [r4, #36]	@ 0x24
 8015748:	2800      	cmp	r0, #0
 801574a:	d062      	beq.n	8015812 <rmw_create_publisher+0x19e>
 801574c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015750:	2103      	movs	r1, #3
 8015752:	2506      	movs	r5, #6
 8015754:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015758:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 801575c:	1c42      	adds	r2, r0, #1
 801575e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 8015762:	f001 fdcf 	bl	8017304 <uxr_object_id>
 8015766:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 801576a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801576e:	6120      	str	r0, [r4, #16]
 8015770:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8015774:	6910      	ldr	r0, [r2, #16]
 8015776:	9500      	str	r5, [sp, #0]
 8015778:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801577c:	6819      	ldr	r1, [r3, #0]
 801577e:	6922      	ldr	r2, [r4, #16]
 8015780:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015784:	f001 fb78 	bl	8016e78 <uxr_buffer_create_publisher_bin>
 8015788:	4602      	mov	r2, r0
 801578a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801578e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8015792:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015796:	f000 fbd5 	bl	8015f44 <run_xrce_session>
 801579a:	b3b0      	cbz	r0, 801580a <rmw_create_publisher+0x196>
 801579c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80157a0:	2105      	movs	r1, #5
 80157a2:	f10d 0a10 	add.w	sl, sp, #16
 80157a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80157aa:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 80157ae:	1c42      	adds	r2, r0, #1
 80157b0:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 80157b4:	f001 fda6 	bl	8017304 <uxr_object_id>
 80157b8:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80157bc:	4639      	mov	r1, r7
 80157be:	6160      	str	r0, [r4, #20]
 80157c0:	691e      	ldr	r6, [r3, #16]
 80157c2:	4650      	mov	r0, sl
 80157c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80157c8:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 80157cc:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 80157d0:	f8d3 7384 	ldr.w	r7, [r3, #900]	@ 0x384
 80157d4:	f000 fbd2 	bl	8015f7c <convert_qos_profile>
 80157d8:	9503      	str	r5, [sp, #12]
 80157da:	e89a 0003 	ldmia.w	sl, {r0, r1}
 80157de:	9001      	str	r0, [sp, #4]
 80157e0:	4630      	mov	r0, r6
 80157e2:	f8ad 1008 	strh.w	r1, [sp, #8]
 80157e6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80157ea:	9300      	str	r3, [sp, #0]
 80157ec:	6839      	ldr	r1, [r7, #0]
 80157ee:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80157f2:	f001 fba1 	bl	8016f38 <uxr_buffer_create_datawriter_bin>
 80157f6:	4602      	mov	r2, r0
 80157f8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80157fc:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8015800:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015804:	f000 fb9e 	bl	8015f44 <run_xrce_session>
 8015808:	b970      	cbnz	r0, 8015828 <rmw_create_publisher+0x1b4>
 801580a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 801580c:	b108      	cbz	r0, 8015812 <rmw_create_publisher+0x19e>
 801580e:	f000 fa8b 	bl	8015d28 <rmw_uxrce_fini_topic_memory>
 8015812:	4640      	mov	r0, r8
 8015814:	f04f 0800 	mov.w	r8, #0
 8015818:	f000 fa2e 	bl	8015c78 <rmw_uxrce_fini_publisher_memory>
 801581c:	4640      	mov	r0, r8
 801581e:	b007      	add	sp, #28
 8015820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015824:	f04f 0800 	mov.w	r8, #0
 8015828:	4640      	mov	r0, r8
 801582a:	b007      	add	sp, #28
 801582c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015830:	24069204 	.word	0x24069204
 8015834:	080248dc 	.word	0x080248dc
 8015838:	080235a8 	.word	0x080235a8

0801583c <rmw_publisher_get_actual_qos>:
 801583c:	b178      	cbz	r0, 801585e <rmw_publisher_get_actual_qos+0x22>
 801583e:	b510      	push	{r4, lr}
 8015840:	fab1 f481 	clz	r4, r1
 8015844:	0964      	lsrs	r4, r4, #5
 8015846:	b141      	cbz	r1, 801585a <rmw_publisher_get_actual_qos+0x1e>
 8015848:	6843      	ldr	r3, [r0, #4]
 801584a:	2250      	movs	r2, #80	@ 0x50
 801584c:	4608      	mov	r0, r1
 801584e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8015852:	f00c fde4 	bl	802241e <memcpy>
 8015856:	4620      	mov	r0, r4
 8015858:	bd10      	pop	{r4, pc}
 801585a:	200b      	movs	r0, #11
 801585c:	bd10      	pop	{r4, pc}
 801585e:	200b      	movs	r0, #11
 8015860:	4770      	bx	lr
 8015862:	bf00      	nop

08015864 <rmw_destroy_publisher>:
 8015864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015868:	b128      	cbz	r0, 8015876 <rmw_destroy_publisher+0x12>
 801586a:	4604      	mov	r4, r0
 801586c:	6800      	ldr	r0, [r0, #0]
 801586e:	460d      	mov	r5, r1
 8015870:	f000 fc7a 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 8015874:	b918      	cbnz	r0, 801587e <rmw_destroy_publisher+0x1a>
 8015876:	2401      	movs	r4, #1
 8015878:	4620      	mov	r0, r4
 801587a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801587e:	6863      	ldr	r3, [r4, #4]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d0f8      	beq.n	8015876 <rmw_destroy_publisher+0x12>
 8015884:	fab5 f485 	clz	r4, r5
 8015888:	0964      	lsrs	r4, r4, #5
 801588a:	2d00      	cmp	r5, #0
 801588c:	d0f3      	beq.n	8015876 <rmw_destroy_publisher+0x12>
 801588e:	6828      	ldr	r0, [r5, #0]
 8015890:	f000 fc6a 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 8015894:	2800      	cmp	r0, #0
 8015896:	d0ee      	beq.n	8015876 <rmw_destroy_publisher+0x12>
 8015898:	686e      	ldr	r6, [r5, #4]
 801589a:	2e00      	cmp	r6, #0
 801589c:	d0eb      	beq.n	8015876 <rmw_destroy_publisher+0x12>
 801589e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80158a0:	f8d6 7080 	ldr.w	r7, [r6, #128]	@ 0x80
 80158a4:	f009 f9a2 	bl	801ebec <destroy_topic>
 80158a8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 80158ac:	6972      	ldr	r2, [r6, #20]
 80158ae:	6918      	ldr	r0, [r3, #16]
 80158b0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80158b4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80158b8:	6819      	ldr	r1, [r3, #0]
 80158ba:	f001 fa29 	bl	8016d10 <uxr_buffer_delete_entity>
 80158be:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 80158c2:	4680      	mov	r8, r0
 80158c4:	6932      	ldr	r2, [r6, #16]
 80158c6:	6918      	ldr	r0, [r3, #16]
 80158c8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80158cc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80158d0:	6819      	ldr	r1, [r3, #0]
 80158d2:	f001 fa1d 	bl	8016d10 <uxr_buffer_delete_entity>
 80158d6:	4606      	mov	r6, r0
 80158d8:	6938      	ldr	r0, [r7, #16]
 80158da:	4642      	mov	r2, r8
 80158dc:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80158e0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80158e4:	f000 fb2e 	bl	8015f44 <run_xrce_session>
 80158e8:	693f      	ldr	r7, [r7, #16]
 80158ea:	4632      	mov	r2, r6
 80158ec:	4606      	mov	r6, r0
 80158ee:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 80158f2:	4638      	mov	r0, r7
 80158f4:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 80158f8:	f000 fb24 	bl	8015f44 <run_xrce_session>
 80158fc:	b126      	cbz	r6, 8015908 <rmw_destroy_publisher+0xa4>
 80158fe:	b118      	cbz	r0, 8015908 <rmw_destroy_publisher+0xa4>
 8015900:	4628      	mov	r0, r5
 8015902:	f000 f9b9 	bl	8015c78 <rmw_uxrce_fini_publisher_memory>
 8015906:	e7b7      	b.n	8015878 <rmw_destroy_publisher+0x14>
 8015908:	2402      	movs	r4, #2
 801590a:	e7f9      	b.n	8015900 <rmw_destroy_publisher+0x9c>

0801590c <rmw_uxrce_transport_init>:
 801590c:	b508      	push	{r3, lr}
 801590e:	b108      	cbz	r0, 8015914 <rmw_uxrce_transport_init+0x8>
 8015910:	f100 0210 	add.w	r2, r0, #16
 8015914:	b139      	cbz	r1, 8015926 <rmw_uxrce_transport_init+0x1a>
 8015916:	6949      	ldr	r1, [r1, #20]
 8015918:	4610      	mov	r0, r2
 801591a:	f001 fcbb 	bl	8017294 <uxr_init_custom_transport>
 801591e:	f080 0001 	eor.w	r0, r0, #1
 8015922:	b2c0      	uxtb	r0, r0
 8015924:	bd08      	pop	{r3, pc}
 8015926:	4b04      	ldr	r3, [pc, #16]	@ (8015938 <rmw_uxrce_transport_init+0x2c>)
 8015928:	4610      	mov	r0, r2
 801592a:	6859      	ldr	r1, [r3, #4]
 801592c:	f001 fcb2 	bl	8017294 <uxr_init_custom_transport>
 8015930:	f080 0001 	eor.w	r0, r0, #1
 8015934:	b2c0      	uxtb	r0, r0
 8015936:	bd08      	pop	{r3, pc}
 8015938:	2406490c 	.word	0x2406490c

0801593c <rmw_uros_epoch_nanos>:
 801593c:	4b05      	ldr	r3, [pc, #20]	@ (8015954 <rmw_uros_epoch_nanos+0x18>)
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	b123      	cbz	r3, 801594c <rmw_uros_epoch_nanos+0x10>
 8015942:	6898      	ldr	r0, [r3, #8]
 8015944:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015948:	f001 bf26 	b.w	8017798 <uxr_epoch_nanos>
 801594c:	2000      	movs	r0, #0
 801594e:	2100      	movs	r1, #0
 8015950:	4770      	bx	lr
 8015952:	bf00      	nop
 8015954:	24069224 	.word	0x24069224

08015958 <rmw_uros_sync_session>:
 8015958:	b508      	push	{r3, lr}
 801595a:	4b07      	ldr	r3, [pc, #28]	@ (8015978 <rmw_uros_sync_session+0x20>)
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	b14b      	cbz	r3, 8015974 <rmw_uros_sync_session+0x1c>
 8015960:	4601      	mov	r1, r0
 8015962:	6898      	ldr	r0, [r3, #8]
 8015964:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015968:	f002 fb56 	bl	8018018 <uxr_sync_session>
 801596c:	f080 0001 	eor.w	r0, r0, #1
 8015970:	b2c0      	uxtb	r0, r0
 8015972:	bd08      	pop	{r3, pc}
 8015974:	2001      	movs	r0, #1
 8015976:	bd08      	pop	{r3, pc}
 8015978:	24069224 	.word	0x24069224

0801597c <rmw_uxrce_init_service_memory>:
 801597c:	b1e2      	cbz	r2, 80159b8 <rmw_uxrce_init_service_memory+0x3c>
 801597e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015982:	7b05      	ldrb	r5, [r0, #12]
 8015984:	4606      	mov	r6, r0
 8015986:	b9ad      	cbnz	r5, 80159b4 <rmw_uxrce_init_service_memory+0x38>
 8015988:	23c8      	movs	r3, #200	@ 0xc8
 801598a:	4617      	mov	r7, r2
 801598c:	460c      	mov	r4, r1
 801598e:	46a8      	mov	r8, r5
 8015990:	6083      	str	r3, [r0, #8]
 8015992:	f240 1301 	movw	r3, #257	@ 0x101
 8015996:	e9c0 5500 	strd	r5, r5, [r0]
 801599a:	8183      	strh	r3, [r0, #12]
 801599c:	3501      	adds	r5, #1
 801599e:	4621      	mov	r1, r4
 80159a0:	4630      	mov	r0, r6
 80159a2:	f008 fe0f 	bl	801e5c4 <put_memory>
 80159a6:	42af      	cmp	r7, r5
 80159a8:	60a4      	str	r4, [r4, #8]
 80159aa:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 80159ae:	f804 8cbc 	strb.w	r8, [r4, #-188]
 80159b2:	d1f3      	bne.n	801599c <rmw_uxrce_init_service_memory+0x20>
 80159b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159b8:	4770      	bx	lr
 80159ba:	bf00      	nop

080159bc <rmw_uxrce_init_client_memory>:
 80159bc:	b1e2      	cbz	r2, 80159f8 <rmw_uxrce_init_client_memory+0x3c>
 80159be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80159c2:	7b05      	ldrb	r5, [r0, #12]
 80159c4:	4606      	mov	r6, r0
 80159c6:	b9ad      	cbnz	r5, 80159f4 <rmw_uxrce_init_client_memory+0x38>
 80159c8:	23c8      	movs	r3, #200	@ 0xc8
 80159ca:	4617      	mov	r7, r2
 80159cc:	460c      	mov	r4, r1
 80159ce:	46a8      	mov	r8, r5
 80159d0:	6083      	str	r3, [r0, #8]
 80159d2:	f240 1301 	movw	r3, #257	@ 0x101
 80159d6:	e9c0 5500 	strd	r5, r5, [r0]
 80159da:	8183      	strh	r3, [r0, #12]
 80159dc:	3501      	adds	r5, #1
 80159de:	4621      	mov	r1, r4
 80159e0:	4630      	mov	r0, r6
 80159e2:	f008 fdef 	bl	801e5c4 <put_memory>
 80159e6:	42af      	cmp	r7, r5
 80159e8:	60a4      	str	r4, [r4, #8]
 80159ea:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 80159ee:	f804 8cbc 	strb.w	r8, [r4, #-188]
 80159f2:	d1f3      	bne.n	80159dc <rmw_uxrce_init_client_memory+0x20>
 80159f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159f8:	4770      	bx	lr
 80159fa:	bf00      	nop

080159fc <rmw_uxrce_init_publisher_memory>:
 80159fc:	b1e2      	cbz	r2, 8015a38 <rmw_uxrce_init_publisher_memory+0x3c>
 80159fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a02:	7b05      	ldrb	r5, [r0, #12]
 8015a04:	4606      	mov	r6, r0
 8015a06:	b9ad      	cbnz	r5, 8015a34 <rmw_uxrce_init_publisher_memory+0x38>
 8015a08:	23d8      	movs	r3, #216	@ 0xd8
 8015a0a:	4617      	mov	r7, r2
 8015a0c:	460c      	mov	r4, r1
 8015a0e:	46a8      	mov	r8, r5
 8015a10:	6083      	str	r3, [r0, #8]
 8015a12:	f240 1301 	movw	r3, #257	@ 0x101
 8015a16:	e9c0 5500 	strd	r5, r5, [r0]
 8015a1a:	8183      	strh	r3, [r0, #12]
 8015a1c:	3501      	adds	r5, #1
 8015a1e:	4621      	mov	r1, r4
 8015a20:	4630      	mov	r0, r6
 8015a22:	f008 fdcf 	bl	801e5c4 <put_memory>
 8015a26:	42af      	cmp	r7, r5
 8015a28:	60a4      	str	r4, [r4, #8]
 8015a2a:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 8015a2e:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8015a32:	d1f3      	bne.n	8015a1c <rmw_uxrce_init_publisher_memory+0x20>
 8015a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a38:	4770      	bx	lr
 8015a3a:	bf00      	nop

08015a3c <rmw_uxrce_init_subscription_memory>:
 8015a3c:	b1e2      	cbz	r2, 8015a78 <rmw_uxrce_init_subscription_memory+0x3c>
 8015a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a42:	7b05      	ldrb	r5, [r0, #12]
 8015a44:	4606      	mov	r6, r0
 8015a46:	b9ad      	cbnz	r5, 8015a74 <rmw_uxrce_init_subscription_memory+0x38>
 8015a48:	23d8      	movs	r3, #216	@ 0xd8
 8015a4a:	4617      	mov	r7, r2
 8015a4c:	460c      	mov	r4, r1
 8015a4e:	46a8      	mov	r8, r5
 8015a50:	6083      	str	r3, [r0, #8]
 8015a52:	f240 1301 	movw	r3, #257	@ 0x101
 8015a56:	e9c0 5500 	strd	r5, r5, [r0]
 8015a5a:	8183      	strh	r3, [r0, #12]
 8015a5c:	3501      	adds	r5, #1
 8015a5e:	4621      	mov	r1, r4
 8015a60:	4630      	mov	r0, r6
 8015a62:	f008 fdaf 	bl	801e5c4 <put_memory>
 8015a66:	42af      	cmp	r7, r5
 8015a68:	60a4      	str	r4, [r4, #8]
 8015a6a:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 8015a6e:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8015a72:	d1f3      	bne.n	8015a5c <rmw_uxrce_init_subscription_memory+0x20>
 8015a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a78:	4770      	bx	lr
 8015a7a:	bf00      	nop

08015a7c <rmw_uxrce_init_node_memory>:
 8015a7c:	b1e2      	cbz	r2, 8015ab8 <rmw_uxrce_init_node_memory+0x3c>
 8015a7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a82:	7b05      	ldrb	r5, [r0, #12]
 8015a84:	4606      	mov	r6, r0
 8015a86:	b9ad      	cbnz	r5, 8015ab4 <rmw_uxrce_init_node_memory+0x38>
 8015a88:	23a4      	movs	r3, #164	@ 0xa4
 8015a8a:	4617      	mov	r7, r2
 8015a8c:	460c      	mov	r4, r1
 8015a8e:	46a8      	mov	r8, r5
 8015a90:	6083      	str	r3, [r0, #8]
 8015a92:	f240 1301 	movw	r3, #257	@ 0x101
 8015a96:	e9c0 5500 	strd	r5, r5, [r0]
 8015a9a:	8183      	strh	r3, [r0, #12]
 8015a9c:	3501      	adds	r5, #1
 8015a9e:	4621      	mov	r1, r4
 8015aa0:	4630      	mov	r0, r6
 8015aa2:	f008 fd8f 	bl	801e5c4 <put_memory>
 8015aa6:	42af      	cmp	r7, r5
 8015aa8:	60a4      	str	r4, [r4, #8]
 8015aaa:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 8015aae:	f804 8c98 	strb.w	r8, [r4, #-152]
 8015ab2:	d1f3      	bne.n	8015a9c <rmw_uxrce_init_node_memory+0x20>
 8015ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ab8:	4770      	bx	lr
 8015aba:	bf00      	nop

08015abc <rmw_uxrce_init_session_memory>:
 8015abc:	b1ea      	cbz	r2, 8015afa <rmw_uxrce_init_session_memory+0x3e>
 8015abe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ac2:	7b05      	ldrb	r5, [r0, #12]
 8015ac4:	4606      	mov	r6, r0
 8015ac6:	b9b5      	cbnz	r5, 8015af6 <rmw_uxrce_init_session_memory+0x3a>
 8015ac8:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 8015acc:	f240 1301 	movw	r3, #257	@ 0x101
 8015ad0:	4617      	mov	r7, r2
 8015ad2:	460c      	mov	r4, r1
 8015ad4:	46a9      	mov	r9, r5
 8015ad6:	f8c0 8008 	str.w	r8, [r0, #8]
 8015ada:	8183      	strh	r3, [r0, #12]
 8015adc:	e9c0 5500 	strd	r5, r5, [r0]
 8015ae0:	3501      	adds	r5, #1
 8015ae2:	4621      	mov	r1, r4
 8015ae4:	4630      	mov	r0, r6
 8015ae6:	f008 fd6d 	bl	801e5c4 <put_memory>
 8015aea:	42af      	cmp	r7, r5
 8015aec:	60a4      	str	r4, [r4, #8]
 8015aee:	f884 900c 	strb.w	r9, [r4, #12]
 8015af2:	4444      	add	r4, r8
 8015af4:	d1f4      	bne.n	8015ae0 <rmw_uxrce_init_session_memory+0x24>
 8015af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015afa:	4770      	bx	lr

08015afc <rmw_uxrce_init_topic_memory>:
 8015afc:	b1e2      	cbz	r2, 8015b38 <rmw_uxrce_init_topic_memory+0x3c>
 8015afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b02:	7b05      	ldrb	r5, [r0, #12]
 8015b04:	4606      	mov	r6, r0
 8015b06:	b9ad      	cbnz	r5, 8015b34 <rmw_uxrce_init_topic_memory+0x38>
 8015b08:	231c      	movs	r3, #28
 8015b0a:	4617      	mov	r7, r2
 8015b0c:	460c      	mov	r4, r1
 8015b0e:	46a8      	mov	r8, r5
 8015b10:	6083      	str	r3, [r0, #8]
 8015b12:	f240 1301 	movw	r3, #257	@ 0x101
 8015b16:	e9c0 5500 	strd	r5, r5, [r0]
 8015b1a:	8183      	strh	r3, [r0, #12]
 8015b1c:	3501      	adds	r5, #1
 8015b1e:	4621      	mov	r1, r4
 8015b20:	4630      	mov	r0, r6
 8015b22:	f008 fd4f 	bl	801e5c4 <put_memory>
 8015b26:	42af      	cmp	r7, r5
 8015b28:	60a4      	str	r4, [r4, #8]
 8015b2a:	f104 041c 	add.w	r4, r4, #28
 8015b2e:	f804 8c10 	strb.w	r8, [r4, #-16]
 8015b32:	d1f3      	bne.n	8015b1c <rmw_uxrce_init_topic_memory+0x20>
 8015b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b38:	4770      	bx	lr
 8015b3a:	bf00      	nop

08015b3c <rmw_uxrce_init_static_input_buffer_memory>:
 8015b3c:	b1ea      	cbz	r2, 8015b7a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 8015b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b42:	7b05      	ldrb	r5, [r0, #12]
 8015b44:	4606      	mov	r6, r0
 8015b46:	b9b5      	cbnz	r5, 8015b76 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8015b48:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 8015b4c:	4617      	mov	r7, r2
 8015b4e:	460c      	mov	r4, r1
 8015b50:	46a8      	mov	r8, r5
 8015b52:	6083      	str	r3, [r0, #8]
 8015b54:	f240 1301 	movw	r3, #257	@ 0x101
 8015b58:	e9c0 5500 	strd	r5, r5, [r0]
 8015b5c:	8183      	strh	r3, [r0, #12]
 8015b5e:	3501      	adds	r5, #1
 8015b60:	4621      	mov	r1, r4
 8015b62:	4630      	mov	r0, r6
 8015b64:	f008 fd2e 	bl	801e5c4 <put_memory>
 8015b68:	42af      	cmp	r7, r5
 8015b6a:	60a4      	str	r4, [r4, #8]
 8015b6c:	f884 800c 	strb.w	r8, [r4, #12]
 8015b70:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 8015b74:	d1f3      	bne.n	8015b5e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8015b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b7a:	4770      	bx	lr

08015b7c <rmw_uxrce_init_init_options_impl_memory>:
 8015b7c:	b1e2      	cbz	r2, 8015bb8 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 8015b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b82:	7b05      	ldrb	r5, [r0, #12]
 8015b84:	4606      	mov	r6, r0
 8015b86:	b9ad      	cbnz	r5, 8015bb4 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8015b88:	232c      	movs	r3, #44	@ 0x2c
 8015b8a:	4617      	mov	r7, r2
 8015b8c:	460c      	mov	r4, r1
 8015b8e:	46a8      	mov	r8, r5
 8015b90:	6083      	str	r3, [r0, #8]
 8015b92:	f240 1301 	movw	r3, #257	@ 0x101
 8015b96:	e9c0 5500 	strd	r5, r5, [r0]
 8015b9a:	8183      	strh	r3, [r0, #12]
 8015b9c:	3501      	adds	r5, #1
 8015b9e:	4621      	mov	r1, r4
 8015ba0:	4630      	mov	r0, r6
 8015ba2:	f008 fd0f 	bl	801e5c4 <put_memory>
 8015ba6:	42af      	cmp	r7, r5
 8015ba8:	60a4      	str	r4, [r4, #8]
 8015baa:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 8015bae:	f804 8c20 	strb.w	r8, [r4, #-32]
 8015bb2:	d1f3      	bne.n	8015b9c <rmw_uxrce_init_init_options_impl_memory+0x20>
 8015bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015bb8:	4770      	bx	lr
 8015bba:	bf00      	nop

08015bbc <rmw_uxrce_init_wait_set_memory>:
 8015bbc:	b1e2      	cbz	r2, 8015bf8 <rmw_uxrce_init_wait_set_memory+0x3c>
 8015bbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015bc2:	7b05      	ldrb	r5, [r0, #12]
 8015bc4:	4606      	mov	r6, r0
 8015bc6:	b9ad      	cbnz	r5, 8015bf4 <rmw_uxrce_init_wait_set_memory+0x38>
 8015bc8:	231c      	movs	r3, #28
 8015bca:	4617      	mov	r7, r2
 8015bcc:	460c      	mov	r4, r1
 8015bce:	46a8      	mov	r8, r5
 8015bd0:	6083      	str	r3, [r0, #8]
 8015bd2:	f240 1301 	movw	r3, #257	@ 0x101
 8015bd6:	e9c0 5500 	strd	r5, r5, [r0]
 8015bda:	8183      	strh	r3, [r0, #12]
 8015bdc:	3501      	adds	r5, #1
 8015bde:	4621      	mov	r1, r4
 8015be0:	4630      	mov	r0, r6
 8015be2:	f008 fcef 	bl	801e5c4 <put_memory>
 8015be6:	42af      	cmp	r7, r5
 8015be8:	60a4      	str	r4, [r4, #8]
 8015bea:	f104 041c 	add.w	r4, r4, #28
 8015bee:	f804 8c10 	strb.w	r8, [r4, #-16]
 8015bf2:	d1f3      	bne.n	8015bdc <rmw_uxrce_init_wait_set_memory+0x20>
 8015bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015bf8:	4770      	bx	lr
 8015bfa:	bf00      	nop

08015bfc <rmw_uxrce_init_guard_condition_memory>:
 8015bfc:	b1e2      	cbz	r2, 8015c38 <rmw_uxrce_init_guard_condition_memory+0x3c>
 8015bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c02:	7b05      	ldrb	r5, [r0, #12]
 8015c04:	4606      	mov	r6, r0
 8015c06:	b9ad      	cbnz	r5, 8015c34 <rmw_uxrce_init_guard_condition_memory+0x38>
 8015c08:	2320      	movs	r3, #32
 8015c0a:	4617      	mov	r7, r2
 8015c0c:	460c      	mov	r4, r1
 8015c0e:	46a8      	mov	r8, r5
 8015c10:	6083      	str	r3, [r0, #8]
 8015c12:	f240 1301 	movw	r3, #257	@ 0x101
 8015c16:	e9c0 5500 	strd	r5, r5, [r0]
 8015c1a:	8183      	strh	r3, [r0, #12]
 8015c1c:	3501      	adds	r5, #1
 8015c1e:	4621      	mov	r1, r4
 8015c20:	4630      	mov	r0, r6
 8015c22:	f008 fccf 	bl	801e5c4 <put_memory>
 8015c26:	42af      	cmp	r7, r5
 8015c28:	60a4      	str	r4, [r4, #8]
 8015c2a:	f104 0420 	add.w	r4, r4, #32
 8015c2e:	f804 8c14 	strb.w	r8, [r4, #-20]
 8015c32:	d1f3      	bne.n	8015c1c <rmw_uxrce_init_guard_condition_memory+0x20>
 8015c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c38:	4770      	bx	lr
 8015c3a:	bf00      	nop

08015c3c <rmw_uxrce_fini_session_memory>:
 8015c3c:	4601      	mov	r1, r0
 8015c3e:	4801      	ldr	r0, [pc, #4]	@ (8015c44 <rmw_uxrce_fini_session_memory+0x8>)
 8015c40:	f008 bcc0 	b.w	801e5c4 <put_memory>
 8015c44:	24069224 	.word	0x24069224

08015c48 <rmw_uxrce_fini_node_memory>:
 8015c48:	b538      	push	{r3, r4, r5, lr}
 8015c4a:	4604      	mov	r4, r0
 8015c4c:	6800      	ldr	r0, [r0, #0]
 8015c4e:	b128      	cbz	r0, 8015c5c <rmw_uxrce_fini_node_memory+0x14>
 8015c50:	4b07      	ldr	r3, [pc, #28]	@ (8015c70 <rmw_uxrce_fini_node_memory+0x28>)
 8015c52:	6819      	ldr	r1, [r3, #0]
 8015c54:	f7ea fb44 	bl	80002e0 <strcmp>
 8015c58:	b940      	cbnz	r0, 8015c6c <rmw_uxrce_fini_node_memory+0x24>
 8015c5a:	6020      	str	r0, [r4, #0]
 8015c5c:	6861      	ldr	r1, [r4, #4]
 8015c5e:	b129      	cbz	r1, 8015c6c <rmw_uxrce_fini_node_memory+0x24>
 8015c60:	2500      	movs	r5, #0
 8015c62:	4804      	ldr	r0, [pc, #16]	@ (8015c74 <rmw_uxrce_fini_node_memory+0x2c>)
 8015c64:	610d      	str	r5, [r1, #16]
 8015c66:	f008 fcad 	bl	801e5c4 <put_memory>
 8015c6a:	6065      	str	r5, [r4, #4]
 8015c6c:	bd38      	pop	{r3, r4, r5, pc}
 8015c6e:	bf00      	nop
 8015c70:	08025858 	.word	0x08025858
 8015c74:	240691f4 	.word	0x240691f4

08015c78 <rmw_uxrce_fini_publisher_memory>:
 8015c78:	b510      	push	{r4, lr}
 8015c7a:	4604      	mov	r4, r0
 8015c7c:	6800      	ldr	r0, [r0, #0]
 8015c7e:	b128      	cbz	r0, 8015c8c <rmw_uxrce_fini_publisher_memory+0x14>
 8015c80:	4b06      	ldr	r3, [pc, #24]	@ (8015c9c <rmw_uxrce_fini_publisher_memory+0x24>)
 8015c82:	6819      	ldr	r1, [r3, #0]
 8015c84:	f7ea fb2c 	bl	80002e0 <strcmp>
 8015c88:	b938      	cbnz	r0, 8015c9a <rmw_uxrce_fini_publisher_memory+0x22>
 8015c8a:	6020      	str	r0, [r4, #0]
 8015c8c:	6861      	ldr	r1, [r4, #4]
 8015c8e:	b121      	cbz	r1, 8015c9a <rmw_uxrce_fini_publisher_memory+0x22>
 8015c90:	4803      	ldr	r0, [pc, #12]	@ (8015ca0 <rmw_uxrce_fini_publisher_memory+0x28>)
 8015c92:	f008 fc97 	bl	801e5c4 <put_memory>
 8015c96:	2300      	movs	r3, #0
 8015c98:	6063      	str	r3, [r4, #4]
 8015c9a:	bd10      	pop	{r4, pc}
 8015c9c:	08025858 	.word	0x08025858
 8015ca0:	24069204 	.word	0x24069204

08015ca4 <rmw_uxrce_fini_subscription_memory>:
 8015ca4:	b510      	push	{r4, lr}
 8015ca6:	4604      	mov	r4, r0
 8015ca8:	6800      	ldr	r0, [r0, #0]
 8015caa:	b128      	cbz	r0, 8015cb8 <rmw_uxrce_fini_subscription_memory+0x14>
 8015cac:	4b06      	ldr	r3, [pc, #24]	@ (8015cc8 <rmw_uxrce_fini_subscription_memory+0x24>)
 8015cae:	6819      	ldr	r1, [r3, #0]
 8015cb0:	f7ea fb16 	bl	80002e0 <strcmp>
 8015cb4:	b938      	cbnz	r0, 8015cc6 <rmw_uxrce_fini_subscription_memory+0x22>
 8015cb6:	6020      	str	r0, [r4, #0]
 8015cb8:	6861      	ldr	r1, [r4, #4]
 8015cba:	b121      	cbz	r1, 8015cc6 <rmw_uxrce_fini_subscription_memory+0x22>
 8015cbc:	4803      	ldr	r0, [pc, #12]	@ (8015ccc <rmw_uxrce_fini_subscription_memory+0x28>)
 8015cbe:	f008 fc81 	bl	801e5c4 <put_memory>
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	6063      	str	r3, [r4, #4]
 8015cc6:	bd10      	pop	{r4, pc}
 8015cc8:	08025858 	.word	0x08025858
 8015ccc:	24069244 	.word	0x24069244

08015cd0 <rmw_uxrce_fini_service_memory>:
 8015cd0:	b510      	push	{r4, lr}
 8015cd2:	4604      	mov	r4, r0
 8015cd4:	6800      	ldr	r0, [r0, #0]
 8015cd6:	b128      	cbz	r0, 8015ce4 <rmw_uxrce_fini_service_memory+0x14>
 8015cd8:	4b06      	ldr	r3, [pc, #24]	@ (8015cf4 <rmw_uxrce_fini_service_memory+0x24>)
 8015cda:	6819      	ldr	r1, [r3, #0]
 8015cdc:	f7ea fb00 	bl	80002e0 <strcmp>
 8015ce0:	b938      	cbnz	r0, 8015cf2 <rmw_uxrce_fini_service_memory+0x22>
 8015ce2:	6020      	str	r0, [r4, #0]
 8015ce4:	6861      	ldr	r1, [r4, #4]
 8015ce6:	b121      	cbz	r1, 8015cf2 <rmw_uxrce_fini_service_memory+0x22>
 8015ce8:	4803      	ldr	r0, [pc, #12]	@ (8015cf8 <rmw_uxrce_fini_service_memory+0x28>)
 8015cea:	f008 fc6b 	bl	801e5c4 <put_memory>
 8015cee:	2300      	movs	r3, #0
 8015cf0:	6063      	str	r3, [r4, #4]
 8015cf2:	bd10      	pop	{r4, pc}
 8015cf4:	08025858 	.word	0x08025858
 8015cf8:	24069214 	.word	0x24069214

08015cfc <rmw_uxrce_fini_client_memory>:
 8015cfc:	b510      	push	{r4, lr}
 8015cfe:	4604      	mov	r4, r0
 8015d00:	6800      	ldr	r0, [r0, #0]
 8015d02:	b128      	cbz	r0, 8015d10 <rmw_uxrce_fini_client_memory+0x14>
 8015d04:	4b06      	ldr	r3, [pc, #24]	@ (8015d20 <rmw_uxrce_fini_client_memory+0x24>)
 8015d06:	6819      	ldr	r1, [r3, #0]
 8015d08:	f7ea faea 	bl	80002e0 <strcmp>
 8015d0c:	b938      	cbnz	r0, 8015d1e <rmw_uxrce_fini_client_memory+0x22>
 8015d0e:	6020      	str	r0, [r4, #0]
 8015d10:	6861      	ldr	r1, [r4, #4]
 8015d12:	b121      	cbz	r1, 8015d1e <rmw_uxrce_fini_client_memory+0x22>
 8015d14:	4803      	ldr	r0, [pc, #12]	@ (8015d24 <rmw_uxrce_fini_client_memory+0x28>)
 8015d16:	f008 fc55 	bl	801e5c4 <put_memory>
 8015d1a:	2300      	movs	r3, #0
 8015d1c:	6063      	str	r3, [r4, #4]
 8015d1e:	bd10      	pop	{r4, pc}
 8015d20:	08025858 	.word	0x08025858
 8015d24:	24064928 	.word	0x24064928

08015d28 <rmw_uxrce_fini_topic_memory>:
 8015d28:	b510      	push	{r4, lr}
 8015d2a:	4604      	mov	r4, r0
 8015d2c:	4803      	ldr	r0, [pc, #12]	@ (8015d3c <rmw_uxrce_fini_topic_memory+0x14>)
 8015d2e:	4621      	mov	r1, r4
 8015d30:	f008 fc48 	bl	801e5c4 <put_memory>
 8015d34:	2300      	movs	r3, #0
 8015d36:	61a3      	str	r3, [r4, #24]
 8015d38:	bd10      	pop	{r4, pc}
 8015d3a:	bf00      	nop
 8015d3c:	24069254 	.word	0x24069254

08015d40 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8015d40:	b082      	sub	sp, #8
 8015d42:	492b      	ldr	r1, [pc, #172]	@ (8015df0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8015d44:	b530      	push	{r4, r5, lr}
 8015d46:	680d      	ldr	r5, [r1, #0]
 8015d48:	ac03      	add	r4, sp, #12
 8015d4a:	e884 000c 	stmia.w	r4, {r2, r3}
 8015d4e:	461c      	mov	r4, r3
 8015d50:	2d00      	cmp	r5, #0
 8015d52:	d04b      	beq.n	8015dec <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 8015d54:	462b      	mov	r3, r5
 8015d56:	2100      	movs	r1, #0
 8015d58:	689a      	ldr	r2, [r3, #8]
 8015d5a:	685b      	ldr	r3, [r3, #4]
 8015d5c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 8015d60:	4290      	cmp	r0, r2
 8015d62:	bf08      	it	eq
 8015d64:	3101      	addeq	r1, #1
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d1f6      	bne.n	8015d58 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 8015d6a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8015d6e:	2b02      	cmp	r3, #2
 8015d70:	d029      	beq.n	8015dc6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8015d72:	d820      	bhi.n	8015db6 <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 8015d74:	428c      	cmp	r4, r1
 8015d76:	d828      	bhi.n	8015dca <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8015d78:	fab4 f284 	clz	r2, r4
 8015d7c:	0952      	lsrs	r2, r2, #5
 8015d7e:	b324      	cbz	r4, 8015dca <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8015d80:	b1dd      	cbz	r5, 8015dba <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 8015d82:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8015d86:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8015d8a:	e001      	b.n	8015d90 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 8015d8c:	686d      	ldr	r5, [r5, #4]
 8015d8e:	b1ad      	cbz	r5, 8015dbc <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8015d90:	68ab      	ldr	r3, [r5, #8]
 8015d92:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 8015d96:	4288      	cmp	r0, r1
 8015d98:	d1f8      	bne.n	8015d8c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8015d9a:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 8015d9e:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8015da2:	4561      	cmp	r1, ip
 8015da4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8015da8:	eb73 0e04 	sbcs.w	lr, r3, r4
 8015dac:	daee      	bge.n	8015d8c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8015dae:	468c      	mov	ip, r1
 8015db0:	461c      	mov	r4, r3
 8015db2:	462a      	mov	r2, r5
 8015db4:	e7ea      	b.n	8015d8c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8015db6:	2b03      	cmp	r3, #3
 8015db8:	d0dc      	beq.n	8015d74 <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 8015dba:	2200      	movs	r2, #0
 8015dbc:	4610      	mov	r0, r2
 8015dbe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015dc2:	b002      	add	sp, #8
 8015dc4:	4770      	bx	lr
 8015dc6:	428c      	cmp	r4, r1
 8015dc8:	d905      	bls.n	8015dd6 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 8015dca:	4809      	ldr	r0, [pc, #36]	@ (8015df0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8015dcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015dd0:	b002      	add	sp, #8
 8015dd2:	f008 bbe7 	b.w	801e5a4 <get_memory>
 8015dd6:	fab4 f284 	clz	r2, r4
 8015dda:	0952      	lsrs	r2, r2, #5
 8015ddc:	2c00      	cmp	r4, #0
 8015dde:	d1ed      	bne.n	8015dbc <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8015de0:	4803      	ldr	r0, [pc, #12]	@ (8015df0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8015de2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015de6:	b002      	add	sp, #8
 8015de8:	f008 bbdc 	b.w	801e5a4 <get_memory>
 8015dec:	4629      	mov	r1, r5
 8015dee:	e7bc      	b.n	8015d6a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8015df0:	24069234 	.word	0x24069234

08015df4 <rmw_uxrce_find_static_input_buffer_by_owner>:
 8015df4:	4b12      	ldr	r3, [pc, #72]	@ (8015e40 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	b530      	push	{r4, r5, lr}
 8015dfa:	b1f3      	cbz	r3, 8015e3a <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 8015dfc:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8015e00:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8015e04:	2400      	movs	r4, #0
 8015e06:	e001      	b.n	8015e0c <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8015e08:	685b      	ldr	r3, [r3, #4]
 8015e0a:	b1a3      	cbz	r3, 8015e36 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 8015e0c:	689a      	ldr	r2, [r3, #8]
 8015e0e:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 8015e12:	4288      	cmp	r0, r1
 8015e14:	d1f8      	bne.n	8015e08 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8015e16:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 8015e1a:	f502 6202 	add.w	r2, r2, #2080	@ 0x820
 8015e1e:	4571      	cmp	r1, lr
 8015e20:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8015e24:	eb72 050c 	sbcs.w	r5, r2, ip
 8015e28:	daee      	bge.n	8015e08 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8015e2a:	461c      	mov	r4, r3
 8015e2c:	685b      	ldr	r3, [r3, #4]
 8015e2e:	468e      	mov	lr, r1
 8015e30:	4694      	mov	ip, r2
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d1ea      	bne.n	8015e0c <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8015e36:	4620      	mov	r0, r4
 8015e38:	bd30      	pop	{r4, r5, pc}
 8015e3a:	461c      	mov	r4, r3
 8015e3c:	4620      	mov	r0, r4
 8015e3e:	bd30      	pop	{r4, r5, pc}
 8015e40:	24069234 	.word	0x24069234
 8015e44:	00000000 	.word	0x00000000

08015e48 <rmw_uxrce_clean_expired_static_input_buffer>:
 8015e48:	4b3d      	ldr	r3, [pc, #244]	@ (8015f40 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8015e4a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e4e:	681f      	ldr	r7, [r3, #0]
 8015e50:	ed2d 8b06 	vpush	{d8-d10}
 8015e54:	b08d      	sub	sp, #52	@ 0x34
 8015e56:	f7ff fd71 	bl	801593c <rmw_uros_epoch_nanos>
 8015e5a:	2f00      	cmp	r7, #0
 8015e5c:	d05d      	beq.n	8015f1a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8015e5e:	46b8      	mov	r8, r7
 8015e60:	4681      	mov	r9, r0
 8015e62:	468a      	mov	sl, r1
 8015e64:	ac04      	add	r4, sp, #16
 8015e66:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8015e6a:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 8015e6e:	2b04      	cmp	r3, #4
 8015e70:	ed9f 8b2d 	vldr	d8, [pc, #180]	@ 8015f28 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 8015e74:	ed9f ab2e 	vldr	d10, [pc, #184]	@ 8015f30 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 8015e78:	ed9f 9b2f 	vldr	d9, [pc, #188]	@ 8015f38 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 8015e7c:	d03f      	beq.n	8015efe <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8015e7e:	2b05      	cmp	r3, #5
 8015e80:	d044      	beq.n	8015f0c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8015e82:	2b03      	cmp	r3, #3
 8015e84:	d03b      	beq.n	8015efe <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8015e86:	ed8d 8b04 	vstr	d8, [sp, #16]
 8015e8a:	ed8d ab06 	vstr	d10, [sp, #24]
 8015e8e:	ab08      	add	r3, sp, #32
 8015e90:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015e94:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 8015e98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015e9a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015e9e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8015ea2:	f008 f9a1 	bl	801e1e8 <rmw_time_equal>
 8015ea6:	b118      	cbz	r0, 8015eb0 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8015ea8:	ed8d 9b04 	vstr	d9, [sp, #16]
 8015eac:	ed8d 8b06 	vstr	d8, [sp, #24]
 8015eb0:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 8015eb4:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 8015eb8:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8015ebc:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8015ec0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8015ec4:	f008 f9e6 	bl	801e294 <rmw_time_total_nsec>
 8015ec8:	1830      	adds	r0, r6, r0
 8015eca:	eb47 0101 	adc.w	r1, r7, r1
 8015ece:	4548      	cmp	r0, r9
 8015ed0:	eb71 030a 	sbcs.w	r3, r1, sl
 8015ed4:	db05      	blt.n	8015ee2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 8015ed6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8015eda:	4591      	cmp	r9, r2
 8015edc:	eb7a 0303 	sbcs.w	r3, sl, r3
 8015ee0:	da03      	bge.n	8015eea <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 8015ee2:	4641      	mov	r1, r8
 8015ee4:	4816      	ldr	r0, [pc, #88]	@ (8015f40 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8015ee6:	f008 fb6d 	bl	801e5c4 <put_memory>
 8015eea:	f1bb 0f00 	cmp.w	fp, #0
 8015eee:	d014      	beq.n	8015f1a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8015ef0:	46d8      	mov	r8, fp
 8015ef2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8015ef6:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 8015efa:	2b04      	cmp	r3, #4
 8015efc:	d1bf      	bne.n	8015e7e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 8015efe:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 8015f02:	3340      	adds	r3, #64	@ 0x40
 8015f04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015f06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015f0a:	e7c0      	b.n	8015e8e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8015f0c:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 8015f10:	3348      	adds	r3, #72	@ 0x48
 8015f12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015f14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015f18:	e7b9      	b.n	8015e8e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8015f1a:	b00d      	add	sp, #52	@ 0x34
 8015f1c:	ecbd 8b06 	vpop	{d8-d10}
 8015f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f24:	f3af 8000 	nop.w
	...
 8015f30:	00000001 	.word	0x00000001
 8015f34:	00000000 	.word	0x00000000
 8015f38:	0000001e 	.word	0x0000001e
 8015f3c:	00000000 	.word	0x00000000
 8015f40:	24069234 	.word	0x24069234

08015f44 <run_xrce_session>:
 8015f44:	b510      	push	{r4, lr}
 8015f46:	788c      	ldrb	r4, [r1, #2]
 8015f48:	b086      	sub	sp, #24
 8015f4a:	2c01      	cmp	r4, #1
 8015f4c:	f8ad 200e 	strh.w	r2, [sp, #14]
 8015f50:	d00c      	beq.n	8015f6c <run_xrce_session+0x28>
 8015f52:	2401      	movs	r4, #1
 8015f54:	4619      	mov	r1, r3
 8015f56:	f10d 020e 	add.w	r2, sp, #14
 8015f5a:	f10d 0317 	add.w	r3, sp, #23
 8015f5e:	9400      	str	r4, [sp, #0]
 8015f60:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015f64:	f002 f800 	bl	8017f68 <uxr_run_session_until_all_status>
 8015f68:	b006      	add	sp, #24
 8015f6a:	bd10      	pop	{r4, pc}
 8015f6c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015f70:	f001 fc1c 	bl	80177ac <uxr_flash_output_streams>
 8015f74:	4620      	mov	r0, r4
 8015f76:	b006      	add	sp, #24
 8015f78:	bd10      	pop	{r4, pc}
 8015f7a:	bf00      	nop

08015f7c <convert_qos_profile>:
 8015f7c:	7a4a      	ldrb	r2, [r1, #9]
 8015f7e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8015f82:	2a02      	cmp	r2, #2
 8015f84:	bf18      	it	ne
 8015f86:	2200      	movne	r2, #0
 8015f88:	7002      	strb	r2, [r0, #0]
 8015f8a:	f1ac 0202 	sub.w	r2, ip, #2
 8015f8e:	fab2 f282 	clz	r2, r2
 8015f92:	0952      	lsrs	r2, r2, #5
 8015f94:	7042      	strb	r2, [r0, #1]
 8015f96:	780a      	ldrb	r2, [r1, #0]
 8015f98:	8889      	ldrh	r1, [r1, #4]
 8015f9a:	f1a2 0202 	sub.w	r2, r2, #2
 8015f9e:	8081      	strh	r1, [r0, #4]
 8015fa0:	fab2 f282 	clz	r2, r2
 8015fa4:	0952      	lsrs	r2, r2, #5
 8015fa6:	7082      	strb	r2, [r0, #2]
 8015fa8:	4770      	bx	lr
 8015faa:	bf00      	nop

08015fac <generate_service_topics>:
 8015fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015fae:	461d      	mov	r5, r3
 8015fb0:	b083      	sub	sp, #12
 8015fb2:	4606      	mov	r6, r0
 8015fb4:	4c11      	ldr	r4, [pc, #68]	@ (8015ffc <generate_service_topics+0x50>)
 8015fb6:	4608      	mov	r0, r1
 8015fb8:	4b11      	ldr	r3, [pc, #68]	@ (8016000 <generate_service_topics+0x54>)
 8015fba:	4617      	mov	r7, r2
 8015fbc:	4629      	mov	r1, r5
 8015fbe:	4a11      	ldr	r2, [pc, #68]	@ (8016004 <generate_service_topics+0x58>)
 8015fc0:	9401      	str	r4, [sp, #4]
 8015fc2:	9600      	str	r6, [sp, #0]
 8015fc4:	f00b ff9e 	bl	8021f04 <sniprintf>
 8015fc8:	4a0f      	ldr	r2, [pc, #60]	@ (8016008 <generate_service_topics+0x5c>)
 8015fca:	4604      	mov	r4, r0
 8015fcc:	4b0f      	ldr	r3, [pc, #60]	@ (801600c <generate_service_topics+0x60>)
 8015fce:	9201      	str	r2, [sp, #4]
 8015fd0:	4638      	mov	r0, r7
 8015fd2:	4a0c      	ldr	r2, [pc, #48]	@ (8016004 <generate_service_topics+0x58>)
 8015fd4:	4629      	mov	r1, r5
 8015fd6:	9600      	str	r6, [sp, #0]
 8015fd8:	f00b ff94 	bl	8021f04 <sniprintf>
 8015fdc:	2c00      	cmp	r4, #0
 8015fde:	bfa8      	it	ge
 8015fe0:	42a5      	cmpge	r5, r4
 8015fe2:	bfcc      	ite	gt
 8015fe4:	2401      	movgt	r4, #1
 8015fe6:	2400      	movle	r4, #0
 8015fe8:	dd05      	ble.n	8015ff6 <generate_service_topics+0x4a>
 8015fea:	2800      	cmp	r0, #0
 8015fec:	bfa8      	it	ge
 8015fee:	4285      	cmpge	r5, r0
 8015ff0:	bfcc      	ite	gt
 8015ff2:	2401      	movgt	r4, #1
 8015ff4:	2400      	movle	r4, #0
 8015ff6:	4620      	mov	r0, r4
 8015ff8:	b003      	add	sp, #12
 8015ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015ffc:	08024900 	.word	0x08024900
 8016000:	080248fc 	.word	0x080248fc
 8016004:	080248d8 	.word	0x080248d8
 8016008:	080248f4 	.word	0x080248f4
 801600c:	080248f0 	.word	0x080248f0

08016010 <generate_service_types>:
 8016010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016014:	4606      	mov	r6, r0
 8016016:	b087      	sub	sp, #28
 8016018:	461c      	mov	r4, r3
 801601a:	6883      	ldr	r3, [r0, #8]
 801601c:	460d      	mov	r5, r1
 801601e:	4617      	mov	r7, r2
 8016020:	4798      	blx	r3
 8016022:	68f3      	ldr	r3, [r6, #12]
 8016024:	4606      	mov	r6, r0
 8016026:	4798      	blx	r3
 8016028:	2300      	movs	r3, #0
 801602a:	f8d0 b004 	ldr.w	fp, [r0, #4]
 801602e:	6872      	ldr	r2, [r6, #4]
 8016030:	702b      	strb	r3, [r5, #0]
 8016032:	6813      	ldr	r3, [r2, #0]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d03f      	beq.n	80160b8 <generate_service_types+0xa8>
 8016038:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80160cc <generate_service_types+0xbc>
 801603c:	4649      	mov	r1, r9
 801603e:	f8df 8094 	ldr.w	r8, [pc, #148]	@ 80160d4 <generate_service_types+0xc4>
 8016042:	4628      	mov	r0, r5
 8016044:	f8df a090 	ldr.w	sl, [pc, #144]	@ 80160d8 <generate_service_types+0xc8>
 8016048:	f8cd 8014 	str.w	r8, [sp, #20]
 801604c:	6852      	ldr	r2, [r2, #4]
 801604e:	9100      	str	r1, [sp, #0]
 8016050:	4621      	mov	r1, r4
 8016052:	f8cd 8008 	str.w	r8, [sp, #8]
 8016056:	f8cd a004 	str.w	sl, [sp, #4]
 801605a:	e9cd 9203 	strd	r9, r2, [sp, #12]
 801605e:	4a1a      	ldr	r2, [pc, #104]	@ (80160c8 <generate_service_types+0xb8>)
 8016060:	f00b ff50 	bl	8021f04 <sniprintf>
 8016064:	2300      	movs	r3, #0
 8016066:	42a0      	cmp	r0, r4
 8016068:	ea6f 0600 	mvn.w	r6, r0
 801606c:	703b      	strb	r3, [r7, #0]
 801606e:	f8db 3000 	ldr.w	r3, [fp]
 8016072:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 8016076:	bfac      	ite	ge
 8016078:	2500      	movge	r5, #0
 801607a:	2501      	movlt	r5, #1
 801607c:	b30b      	cbz	r3, 80160c2 <generate_service_types+0xb2>
 801607e:	4a13      	ldr	r2, [pc, #76]	@ (80160cc <generate_service_types+0xbc>)
 8016080:	f8cd 8014 	str.w	r8, [sp, #20]
 8016084:	402e      	ands	r6, r5
 8016086:	f8db 1004 	ldr.w	r1, [fp, #4]
 801608a:	4638      	mov	r0, r7
 801608c:	9104      	str	r1, [sp, #16]
 801608e:	4621      	mov	r1, r4
 8016090:	e9cd 2a00 	strd	r2, sl, [sp]
 8016094:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016098:	4a0b      	ldr	r2, [pc, #44]	@ (80160c8 <generate_service_types+0xb8>)
 801609a:	f00b ff33 	bl	8021f04 <sniprintf>
 801609e:	2800      	cmp	r0, #0
 80160a0:	bfb4      	ite	lt
 80160a2:	2600      	movlt	r6, #0
 80160a4:	f006 0601 	andge.w	r6, r6, #1
 80160a8:	42a0      	cmp	r0, r4
 80160aa:	bfac      	ite	ge
 80160ac:	2000      	movge	r0, #0
 80160ae:	f006 0001 	andlt.w	r0, r6, #1
 80160b2:	b007      	add	sp, #28
 80160b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160b8:	4b05      	ldr	r3, [pc, #20]	@ (80160d0 <generate_service_types+0xc0>)
 80160ba:	f8df 9010 	ldr.w	r9, [pc, #16]	@ 80160cc <generate_service_types+0xbc>
 80160be:	4619      	mov	r1, r3
 80160c0:	e7bd      	b.n	801603e <generate_service_types+0x2e>
 80160c2:	4b03      	ldr	r3, [pc, #12]	@ (80160d0 <generate_service_types+0xc0>)
 80160c4:	461a      	mov	r2, r3
 80160c6:	e7db      	b.n	8016080 <generate_service_types+0x70>
 80160c8:	080248d0 	.word	0x080248d0
 80160cc:	080248cc 	.word	0x080248cc
 80160d0:	08025994 	.word	0x08025994
 80160d4:	080248e0 	.word	0x080248e0
 80160d8:	080248e4 	.word	0x080248e4

080160dc <generate_type_name>:
 80160dc:	2300      	movs	r3, #0
 80160de:	b530      	push	{r4, r5, lr}
 80160e0:	700b      	strb	r3, [r1, #0]
 80160e2:	b087      	sub	sp, #28
 80160e4:	6803      	ldr	r3, [r0, #0]
 80160e6:	4614      	mov	r4, r2
 80160e8:	b1bb      	cbz	r3, 801611a <generate_type_name+0x3e>
 80160ea:	4a0e      	ldr	r2, [pc, #56]	@ (8016124 <generate_type_name+0x48>)
 80160ec:	4615      	mov	r5, r2
 80160ee:	9500      	str	r5, [sp, #0]
 80160f0:	9203      	str	r2, [sp, #12]
 80160f2:	4d0d      	ldr	r5, [pc, #52]	@ (8016128 <generate_type_name+0x4c>)
 80160f4:	6842      	ldr	r2, [r0, #4]
 80160f6:	4608      	mov	r0, r1
 80160f8:	490c      	ldr	r1, [pc, #48]	@ (801612c <generate_type_name+0x50>)
 80160fa:	9204      	str	r2, [sp, #16]
 80160fc:	9105      	str	r1, [sp, #20]
 80160fe:	9102      	str	r1, [sp, #8]
 8016100:	4621      	mov	r1, r4
 8016102:	4a0b      	ldr	r2, [pc, #44]	@ (8016130 <generate_type_name+0x54>)
 8016104:	9501      	str	r5, [sp, #4]
 8016106:	f00b fefd 	bl	8021f04 <sniprintf>
 801610a:	2800      	cmp	r0, #0
 801610c:	bfa8      	it	ge
 801610e:	4284      	cmpge	r4, r0
 8016110:	bfcc      	ite	gt
 8016112:	2001      	movgt	r0, #1
 8016114:	2000      	movle	r0, #0
 8016116:	b007      	add	sp, #28
 8016118:	bd30      	pop	{r4, r5, pc}
 801611a:	4b06      	ldr	r3, [pc, #24]	@ (8016134 <generate_type_name+0x58>)
 801611c:	4a01      	ldr	r2, [pc, #4]	@ (8016124 <generate_type_name+0x48>)
 801611e:	461d      	mov	r5, r3
 8016120:	e7e5      	b.n	80160ee <generate_type_name+0x12>
 8016122:	bf00      	nop
 8016124:	080248cc 	.word	0x080248cc
 8016128:	080248e4 	.word	0x080248e4
 801612c:	080248e0 	.word	0x080248e0
 8016130:	080248d0 	.word	0x080248d0
 8016134:	08025994 	.word	0x08025994

08016138 <generate_topic_name>:
 8016138:	b530      	push	{r4, r5, lr}
 801613a:	4614      	mov	r4, r2
 801613c:	b083      	sub	sp, #12
 801613e:	4605      	mov	r5, r0
 8016140:	4b07      	ldr	r3, [pc, #28]	@ (8016160 <generate_topic_name+0x28>)
 8016142:	4a08      	ldr	r2, [pc, #32]	@ (8016164 <generate_topic_name+0x2c>)
 8016144:	4608      	mov	r0, r1
 8016146:	9500      	str	r5, [sp, #0]
 8016148:	4621      	mov	r1, r4
 801614a:	f00b fedb 	bl	8021f04 <sniprintf>
 801614e:	2800      	cmp	r0, #0
 8016150:	bfa8      	it	ge
 8016152:	4284      	cmpge	r4, r0
 8016154:	bfcc      	ite	gt
 8016156:	2001      	movgt	r0, #1
 8016158:	2000      	movle	r0, #0
 801615a:	b003      	add	sp, #12
 801615c:	bd30      	pop	{r4, r5, pc}
 801615e:	bf00      	nop
 8016160:	08024908 	.word	0x08024908
 8016164:	080248e8 	.word	0x080248e8

08016168 <is_uxrce_rmw_identifier_valid>:
 8016168:	b510      	push	{r4, lr}
 801616a:	4604      	mov	r4, r0
 801616c:	b140      	cbz	r0, 8016180 <is_uxrce_rmw_identifier_valid+0x18>
 801616e:	f008 fa81 	bl	801e674 <rmw_get_implementation_identifier>
 8016172:	4601      	mov	r1, r0
 8016174:	4620      	mov	r0, r4
 8016176:	f7ea f8b3 	bl	80002e0 <strcmp>
 801617a:	fab0 f080 	clz	r0, r0
 801617e:	0940      	lsrs	r0, r0, #5
 8016180:	bd10      	pop	{r4, pc}
 8016182:	bf00      	nop

08016184 <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock>:
 8016184:	4b04      	ldr	r3, [pc, #16]	@ (8016198 <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x14>)
 8016186:	681a      	ldr	r2, [r3, #0]
 8016188:	b10a      	cbz	r2, 801618e <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0xa>
 801618a:	4803      	ldr	r0, [pc, #12]	@ (8016198 <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x14>)
 801618c:	4770      	bx	lr
 801618e:	4a03      	ldr	r2, [pc, #12]	@ (801619c <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x18>)
 8016190:	4801      	ldr	r0, [pc, #4]	@ (8016198 <rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x14>)
 8016192:	6812      	ldr	r2, [r2, #0]
 8016194:	601a      	str	r2, [r3, #0]
 8016196:	4770      	bx	lr
 8016198:	24000cb0 	.word	0x24000cb0
 801619c:	24000d2c 	.word	0x24000d2c

080161a0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock>:
 80161a0:	4a02      	ldr	r2, [pc, #8]	@ (80161ac <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0xc>)
 80161a2:	4b03      	ldr	r3, [pc, #12]	@ (80161b0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x10>)
 80161a4:	6812      	ldr	r2, [r2, #0]
 80161a6:	601a      	str	r2, [r3, #0]
 80161a8:	4770      	bx	lr
 80161aa:	bf00      	nop
 80161ac:	24000d2c 	.word	0x24000d2c
 80161b0:	24000cb0 	.word	0x24000cb0

080161b4 <rosgraph_msgs__msg__Clock__rosidl_typesupport_introspection_c__Clock_init_function>:
 80161b4:	f009 bc2a 	b.w	801fa0c <rosgraph_msgs__msg__Clock__init>

080161b8 <rosgraph_msgs__msg__Clock__rosidl_typesupport_introspection_c__Clock_fini_function>:
 80161b8:	f009 bc3a 	b.w	801fa30 <rosgraph_msgs__msg__Clock__fini>

080161bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock>:
 80161bc:	b508      	push	{r3, lr}
 80161be:	f7fc fc5d 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80161c2:	4b06      	ldr	r3, [pc, #24]	@ (80161dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x20>)
 80161c4:	4906      	ldr	r1, [pc, #24]	@ (80161e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x24>)
 80161c6:	681a      	ldr	r2, [r3, #0]
 80161c8:	60c8      	str	r0, [r1, #12]
 80161ca:	b10a      	cbz	r2, 80161d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x14>
 80161cc:	4803      	ldr	r0, [pc, #12]	@ (80161dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x20>)
 80161ce:	bd08      	pop	{r3, pc}
 80161d0:	4a04      	ldr	r2, [pc, #16]	@ (80161e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x28>)
 80161d2:	4802      	ldr	r0, [pc, #8]	@ (80161dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x20>)
 80161d4:	6812      	ldr	r2, [r2, #0]
 80161d6:	601a      	str	r2, [r3, #0]
 80161d8:	bd08      	pop	{r3, pc}
 80161da:	bf00      	nop
 80161dc:	24000cf8 	.word	0x24000cf8
 80161e0:	24000cbc 	.word	0x24000cbc
 80161e4:	24000d30 	.word	0x24000d30

080161e8 <get_serialized_size_rosgraph_msgs__msg__Clock>:
 80161e8:	b108      	cbz	r0, 80161ee <get_serialized_size_rosgraph_msgs__msg__Clock+0x6>
 80161ea:	f7fc bc55 	b.w	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80161ee:	4770      	bx	lr

080161f0 <_Clock__max_serialized_size>:
 80161f0:	b500      	push	{lr}
 80161f2:	b083      	sub	sp, #12
 80161f4:	2301      	movs	r3, #1
 80161f6:	2100      	movs	r1, #0
 80161f8:	f10d 0007 	add.w	r0, sp, #7
 80161fc:	f88d 3007 	strb.w	r3, [sp, #7]
 8016200:	f7fc fc9a 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8016204:	b003      	add	sp, #12
 8016206:	f85d fb04 	ldr.w	pc, [sp], #4
 801620a:	bf00      	nop

0801620c <_Clock__get_serialized_size>:
 801620c:	b110      	cbz	r0, 8016214 <_Clock__get_serialized_size+0x8>
 801620e:	2100      	movs	r1, #0
 8016210:	f7fc bc42 	b.w	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8016214:	4770      	bx	lr
 8016216:	bf00      	nop

08016218 <_Clock__cdr_deserialize>:
 8016218:	b570      	push	{r4, r5, r6, lr}
 801621a:	460c      	mov	r4, r1
 801621c:	b151      	cbz	r1, 8016234 <_Clock__cdr_deserialize+0x1c>
 801621e:	4605      	mov	r5, r0
 8016220:	f7fc fc9e 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8016224:	4603      	mov	r3, r0
 8016226:	4621      	mov	r1, r4
 8016228:	4628      	mov	r0, r5
 801622a:	685b      	ldr	r3, [r3, #4]
 801622c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016230:	68db      	ldr	r3, [r3, #12]
 8016232:	4718      	bx	r3
 8016234:	4608      	mov	r0, r1
 8016236:	bd70      	pop	{r4, r5, r6, pc}

08016238 <_Clock__cdr_serialize>:
 8016238:	b160      	cbz	r0, 8016254 <_Clock__cdr_serialize+0x1c>
 801623a:	b570      	push	{r4, r5, r6, lr}
 801623c:	4604      	mov	r4, r0
 801623e:	460d      	mov	r5, r1
 8016240:	f7fc fc8e 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8016244:	4603      	mov	r3, r0
 8016246:	4629      	mov	r1, r5
 8016248:	4620      	mov	r0, r4
 801624a:	685b      	ldr	r3, [r3, #4]
 801624c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016250:	689b      	ldr	r3, [r3, #8]
 8016252:	4718      	bx	r3
 8016254:	4770      	bx	lr
 8016256:	bf00      	nop

08016258 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock>:
 8016258:	4800      	ldr	r0, [pc, #0]	@ (801625c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__rosgraph_msgs__msg__Clock+0x4>)
 801625a:	4770      	bx	lr
 801625c:	24000d04 	.word	0x24000d04

08016260 <get_message_typesupport_handle>:
 8016260:	6883      	ldr	r3, [r0, #8]
 8016262:	4718      	bx	r3

08016264 <get_message_typesupport_handle_function>:
 8016264:	b510      	push	{r4, lr}
 8016266:	4604      	mov	r4, r0
 8016268:	6800      	ldr	r0, [r0, #0]
 801626a:	f7ea f839 	bl	80002e0 <strcmp>
 801626e:	2800      	cmp	r0, #0
 8016270:	bf0c      	ite	eq
 8016272:	4620      	moveq	r0, r4
 8016274:	2000      	movne	r0, #0
 8016276:	bd10      	pop	{r4, pc}

08016278 <get_service_typesupport_handle>:
 8016278:	6883      	ldr	r3, [r0, #8]
 801627a:	4718      	bx	r3

0801627c <get_service_typesupport_handle_function>:
 801627c:	b510      	push	{r4, lr}
 801627e:	4604      	mov	r4, r0
 8016280:	6800      	ldr	r0, [r0, #0]
 8016282:	f7ea f82d 	bl	80002e0 <strcmp>
 8016286:	2800      	cmp	r0, #0
 8016288:	bf0c      	ite	eq
 801628a:	4620      	moveq	r0, r4
 801628c:	2000      	movne	r0, #0
 801628e:	bd10      	pop	{r4, pc}

08016290 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8016290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016294:	6805      	ldr	r5, [r0, #0]
 8016296:	4604      	mov	r4, r0
 8016298:	460e      	mov	r6, r1
 801629a:	4628      	mov	r0, r5
 801629c:	f7ea f820 	bl	80002e0 <strcmp>
 80162a0:	b1c8      	cbz	r0, 80162d6 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 80162a2:	4b11      	ldr	r3, [pc, #68]	@ (80162e8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	429d      	cmp	r5, r3
 80162a8:	d112      	bne.n	80162d0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 80162aa:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80162ae:	f8d8 4000 	ldr.w	r4, [r8]
 80162b2:	b16c      	cbz	r4, 80162d0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 80162b4:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80162b8:	2700      	movs	r7, #0
 80162ba:	3d04      	subs	r5, #4
 80162bc:	4631      	mov	r1, r6
 80162be:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80162c2:	f7ea f80d 	bl	80002e0 <strcmp>
 80162c6:	00bb      	lsls	r3, r7, #2
 80162c8:	b140      	cbz	r0, 80162dc <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 80162ca:	3701      	adds	r7, #1
 80162cc:	42bc      	cmp	r4, r7
 80162ce:	d1f5      	bne.n	80162bc <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 80162d0:	2000      	movs	r0, #0
 80162d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162d6:	4620      	mov	r0, r4
 80162d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162dc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80162e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80162e4:	58d3      	ldr	r3, [r2, r3]
 80162e6:	4718      	bx	r3
 80162e8:	24000d2c 	.word	0x24000d2c

080162ec <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 80162ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162f0:	6805      	ldr	r5, [r0, #0]
 80162f2:	4604      	mov	r4, r0
 80162f4:	460e      	mov	r6, r1
 80162f6:	4628      	mov	r0, r5
 80162f8:	f7e9 fff2 	bl	80002e0 <strcmp>
 80162fc:	b1c8      	cbz	r0, 8016332 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 80162fe:	4b11      	ldr	r3, [pc, #68]	@ (8016344 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	429d      	cmp	r5, r3
 8016304:	d112      	bne.n	801632c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8016306:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801630a:	f8d8 4000 	ldr.w	r4, [r8]
 801630e:	b16c      	cbz	r4, 801632c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8016310:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016314:	2700      	movs	r7, #0
 8016316:	3d04      	subs	r5, #4
 8016318:	4631      	mov	r1, r6
 801631a:	f855 0f04 	ldr.w	r0, [r5, #4]!
 801631e:	f7e9 ffdf 	bl	80002e0 <strcmp>
 8016322:	00bb      	lsls	r3, r7, #2
 8016324:	b140      	cbz	r0, 8016338 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 8016326:	3701      	adds	r7, #1
 8016328:	42bc      	cmp	r4, r7
 801632a:	d1f5      	bne.n	8016318 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 801632c:	2000      	movs	r0, #0
 801632e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016332:	4620      	mov	r0, r4
 8016334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016338:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801633c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016340:	58d3      	ldr	r3, [r2, r3]
 8016342:	4718      	bx	r3
 8016344:	24000d2c 	.word	0x24000d2c

08016348 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8016348:	f009 bb76 	b.w	801fa38 <std_msgs__msg__Header__init>

0801634c <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 801634c:	f009 bb98 	b.w	801fa80 <std_msgs__msg__Header__fini>

08016350 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8016350:	b508      	push	{r3, lr}
 8016352:	f7fc fb93 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8016356:	4b06      	ldr	r3, [pc, #24]	@ (8016370 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8016358:	4906      	ldr	r1, [pc, #24]	@ (8016374 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 801635a:	681a      	ldr	r2, [r3, #0]
 801635c:	60c8      	str	r0, [r1, #12]
 801635e:	b10a      	cbz	r2, 8016364 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8016360:	4803      	ldr	r0, [pc, #12]	@ (8016370 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8016362:	bd08      	pop	{r3, pc}
 8016364:	4a04      	ldr	r2, [pc, #16]	@ (8016378 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 8016366:	4802      	ldr	r0, [pc, #8]	@ (8016370 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8016368:	6812      	ldr	r2, [r2, #0]
 801636a:	601a      	str	r2, [r3, #0]
 801636c:	bd08      	pop	{r3, pc}
 801636e:	bf00      	nop
 8016370:	24000dac 	.word	0x24000dac
 8016374:	24000d34 	.word	0x24000d34
 8016378:	24000d30 	.word	0x24000d30

0801637c <_Header__max_serialized_size>:
 801637c:	b500      	push	{lr}
 801637e:	b083      	sub	sp, #12
 8016380:	2301      	movs	r3, #1
 8016382:	2100      	movs	r1, #0
 8016384:	f10d 0007 	add.w	r0, sp, #7
 8016388:	f88d 3007 	strb.w	r3, [sp, #7]
 801638c:	f7fc fbd4 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8016390:	b003      	add	sp, #12
 8016392:	f85d fb04 	ldr.w	pc, [sp], #4
 8016396:	bf00      	nop

08016398 <get_serialized_size_std_msgs__msg__Header>:
 8016398:	b570      	push	{r4, r5, r6, lr}
 801639a:	4605      	mov	r5, r0
 801639c:	b168      	cbz	r0, 80163ba <get_serialized_size_std_msgs__msg__Header+0x22>
 801639e:	460c      	mov	r4, r1
 80163a0:	f7fc fb7a 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80163a4:	2104      	movs	r1, #4
 80163a6:	1826      	adds	r6, r4, r0
 80163a8:	f1c4 0405 	rsb	r4, r4, #5
 80163ac:	4630      	mov	r0, r6
 80163ae:	f7fd fe77 	bl	80140a0 <ucdr_alignment>
 80163b2:	68e9      	ldr	r1, [r5, #12]
 80163b4:	440c      	add	r4, r1
 80163b6:	4404      	add	r4, r0
 80163b8:	19a0      	adds	r0, r4, r6
 80163ba:	bd70      	pop	{r4, r5, r6, pc}

080163bc <_Header__cdr_deserialize>:
 80163bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80163be:	460c      	mov	r4, r1
 80163c0:	b083      	sub	sp, #12
 80163c2:	b1e9      	cbz	r1, 8016400 <_Header__cdr_deserialize+0x44>
 80163c4:	4606      	mov	r6, r0
 80163c6:	f7fc fbcb 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80163ca:	4603      	mov	r3, r0
 80163cc:	4621      	mov	r1, r4
 80163ce:	4630      	mov	r0, r6
 80163d0:	685b      	ldr	r3, [r3, #4]
 80163d2:	68db      	ldr	r3, [r3, #12]
 80163d4:	4798      	blx	r3
 80163d6:	6927      	ldr	r7, [r4, #16]
 80163d8:	ab01      	add	r3, sp, #4
 80163da:	68a1      	ldr	r1, [r4, #8]
 80163dc:	463a      	mov	r2, r7
 80163de:	4630      	mov	r0, r6
 80163e0:	f000 fc50 	bl	8016c84 <ucdr_deserialize_sequence_char>
 80163e4:	9b01      	ldr	r3, [sp, #4]
 80163e6:	4605      	mov	r5, r0
 80163e8:	b920      	cbnz	r0, 80163f4 <_Header__cdr_deserialize+0x38>
 80163ea:	429f      	cmp	r7, r3
 80163ec:	d30c      	bcc.n	8016408 <_Header__cdr_deserialize+0x4c>
 80163ee:	4628      	mov	r0, r5
 80163f0:	b003      	add	sp, #12
 80163f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80163f4:	b103      	cbz	r3, 80163f8 <_Header__cdr_deserialize+0x3c>
 80163f6:	3b01      	subs	r3, #1
 80163f8:	4628      	mov	r0, r5
 80163fa:	60e3      	str	r3, [r4, #12]
 80163fc:	b003      	add	sp, #12
 80163fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016400:	460d      	mov	r5, r1
 8016402:	4628      	mov	r0, r5
 8016404:	b003      	add	sp, #12
 8016406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016408:	2101      	movs	r1, #1
 801640a:	4630      	mov	r0, r6
 801640c:	75b5      	strb	r5, [r6, #22]
 801640e:	7571      	strb	r1, [r6, #21]
 8016410:	60e5      	str	r5, [r4, #12]
 8016412:	f7fd fe5d 	bl	80140d0 <ucdr_align_to>
 8016416:	4630      	mov	r0, r6
 8016418:	9901      	ldr	r1, [sp, #4]
 801641a:	f7fd fe91 	bl	8014140 <ucdr_advance_buffer>
 801641e:	4628      	mov	r0, r5
 8016420:	b003      	add	sp, #12
 8016422:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016424 <_Header__cdr_serialize>:
 8016424:	b308      	cbz	r0, 801646a <_Header__cdr_serialize+0x46>
 8016426:	b570      	push	{r4, r5, r6, lr}
 8016428:	4604      	mov	r4, r0
 801642a:	460d      	mov	r5, r1
 801642c:	f7fc fb98 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8016430:	4603      	mov	r3, r0
 8016432:	4629      	mov	r1, r5
 8016434:	4620      	mov	r0, r4
 8016436:	685b      	ldr	r3, [r3, #4]
 8016438:	689b      	ldr	r3, [r3, #8]
 801643a:	4798      	blx	r3
 801643c:	68a6      	ldr	r6, [r4, #8]
 801643e:	b15e      	cbz	r6, 8016458 <_Header__cdr_serialize+0x34>
 8016440:	4630      	mov	r0, r6
 8016442:	f7e9 ff57 	bl	80002f4 <strlen>
 8016446:	4603      	mov	r3, r0
 8016448:	1c42      	adds	r2, r0, #1
 801644a:	4631      	mov	r1, r6
 801644c:	4628      	mov	r0, r5
 801644e:	60e3      	str	r3, [r4, #12]
 8016450:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016454:	f000 bc04 	b.w	8016c60 <ucdr_serialize_sequence_char>
 8016458:	4633      	mov	r3, r6
 801645a:	4632      	mov	r2, r6
 801645c:	4631      	mov	r1, r6
 801645e:	4628      	mov	r0, r5
 8016460:	60e3      	str	r3, [r4, #12]
 8016462:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016466:	f000 bbfb 	b.w	8016c60 <ucdr_serialize_sequence_char>
 801646a:	4770      	bx	lr

0801646c <_Header__get_serialized_size>:
 801646c:	b538      	push	{r3, r4, r5, lr}
 801646e:	4604      	mov	r4, r0
 8016470:	b150      	cbz	r0, 8016488 <_Header__get_serialized_size+0x1c>
 8016472:	2100      	movs	r1, #0
 8016474:	f7fc fb10 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 8016478:	2104      	movs	r1, #4
 801647a:	4605      	mov	r5, r0
 801647c:	f7fd fe10 	bl	80140a0 <ucdr_alignment>
 8016480:	68e2      	ldr	r2, [r4, #12]
 8016482:	3205      	adds	r2, #5
 8016484:	1953      	adds	r3, r2, r5
 8016486:	4418      	add	r0, r3
 8016488:	bd38      	pop	{r3, r4, r5, pc}
 801648a:	bf00      	nop

0801648c <max_serialized_size_std_msgs__msg__Header>:
 801648c:	2301      	movs	r3, #1
 801648e:	b510      	push	{r4, lr}
 8016490:	7003      	strb	r3, [r0, #0]
 8016492:	4604      	mov	r4, r0
 8016494:	f7fc fb50 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8016498:	2300      	movs	r3, #0
 801649a:	7023      	strb	r3, [r4, #0]
 801649c:	bd10      	pop	{r4, pc}
 801649e:	bf00      	nop

080164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 80164a0:	4800      	ldr	r0, [pc, #0]	@ (80164a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 80164a2:	4770      	bx	lr
 80164a4:	24000db8 	.word	0x24000db8

080164a8 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 80164a8:	4b04      	ldr	r3, [pc, #16]	@ (80164bc <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x14>)
 80164aa:	681a      	ldr	r2, [r3, #0]
 80164ac:	b10a      	cbz	r2, 80164b2 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0xa>
 80164ae:	4803      	ldr	r0, [pc, #12]	@ (80164bc <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x14>)
 80164b0:	4770      	bx	lr
 80164b2:	4a03      	ldr	r2, [pc, #12]	@ (80164c0 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x18>)
 80164b4:	4801      	ldr	r0, [pc, #4]	@ (80164bc <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x14>)
 80164b6:	6812      	ldr	r2, [r2, #0]
 80164b8:	601a      	str	r2, [r3, #0]
 80164ba:	4770      	bx	lr
 80164bc:	24000de8 	.word	0x24000de8
 80164c0:	24000d2c 	.word	0x24000d2c

080164c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 80164c4:	4a02      	ldr	r2, [pc, #8]	@ (80164d0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0xc>)
 80164c6:	4b03      	ldr	r3, [pc, #12]	@ (80164d4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x10>)
 80164c8:	6812      	ldr	r2, [r2, #0]
 80164ca:	601a      	str	r2, [r3, #0]
 80164cc:	4770      	bx	lr
 80164ce:	bf00      	nop
 80164d0:	24000d2c 	.word	0x24000d2c
 80164d4:	24000de8 	.word	0x24000de8

080164d8 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 80164d8:	4b04      	ldr	r3, [pc, #16]	@ (80164ec <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x14>)
 80164da:	681a      	ldr	r2, [r3, #0]
 80164dc:	b10a      	cbz	r2, 80164e2 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0xa>
 80164de:	4803      	ldr	r0, [pc, #12]	@ (80164ec <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x14>)
 80164e0:	4770      	bx	lr
 80164e2:	4a03      	ldr	r2, [pc, #12]	@ (80164f0 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x18>)
 80164e4:	4801      	ldr	r0, [pc, #4]	@ (80164ec <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x14>)
 80164e6:	6812      	ldr	r2, [r2, #0]
 80164e8:	601a      	str	r2, [r3, #0]
 80164ea:	4770      	bx	lr
 80164ec:	24000dfc 	.word	0x24000dfc
 80164f0:	24000d2c 	.word	0x24000d2c

080164f4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 80164f4:	4a02      	ldr	r2, [pc, #8]	@ (8016500 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0xc>)
 80164f6:	4b03      	ldr	r3, [pc, #12]	@ (8016504 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x10>)
 80164f8:	6812      	ldr	r2, [r2, #0]
 80164fa:	601a      	str	r2, [r3, #0]
 80164fc:	4770      	bx	lr
 80164fe:	bf00      	nop
 8016500:	24000d2c 	.word	0x24000d2c
 8016504:	24000dfc 	.word	0x24000dfc

08016508 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 8016508:	4b04      	ldr	r3, [pc, #16]	@ (801651c <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x14>)
 801650a:	681a      	ldr	r2, [r3, #0]
 801650c:	b10a      	cbz	r2, 8016512 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0xa>
 801650e:	4803      	ldr	r0, [pc, #12]	@ (801651c <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x14>)
 8016510:	4770      	bx	lr
 8016512:	4a03      	ldr	r2, [pc, #12]	@ (8016520 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x18>)
 8016514:	4801      	ldr	r0, [pc, #4]	@ (801651c <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x14>)
 8016516:	6812      	ldr	r2, [r2, #0]
 8016518:	601a      	str	r2, [r3, #0]
 801651a:	4770      	bx	lr
 801651c:	24000e10 	.word	0x24000e10
 8016520:	24000d2c 	.word	0x24000d2c

08016524 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 8016524:	4a02      	ldr	r2, [pc, #8]	@ (8016530 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0xc>)
 8016526:	4b03      	ldr	r3, [pc, #12]	@ (8016534 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x10>)
 8016528:	6812      	ldr	r2, [r2, #0]
 801652a:	601a      	str	r2, [r3, #0]
 801652c:	4770      	bx	lr
 801652e:	bf00      	nop
 8016530:	24000d2c 	.word	0x24000d2c
 8016534:	24000e10 	.word	0x24000e10

08016538 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 8016538:	4b04      	ldr	r3, [pc, #16]	@ (801654c <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x14>)
 801653a:	681a      	ldr	r2, [r3, #0]
 801653c:	b10a      	cbz	r2, 8016542 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0xa>
 801653e:	4803      	ldr	r0, [pc, #12]	@ (801654c <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x14>)
 8016540:	4770      	bx	lr
 8016542:	4a03      	ldr	r2, [pc, #12]	@ (8016550 <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x18>)
 8016544:	4801      	ldr	r0, [pc, #4]	@ (801654c <rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x14>)
 8016546:	6812      	ldr	r2, [r2, #0]
 8016548:	601a      	str	r2, [r3, #0]
 801654a:	4770      	bx	lr
 801654c:	24000e24 	.word	0x24000e24
 8016550:	24000d2c 	.word	0x24000d2c

08016554 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 8016554:	4a02      	ldr	r2, [pc, #8]	@ (8016560 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0xc>)
 8016556:	4b03      	ldr	r3, [pc, #12]	@ (8016564 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x10>)
 8016558:	6812      	ldr	r2, [r2, #0]
 801655a:	601a      	str	r2, [r3, #0]
 801655c:	4770      	bx	lr
 801655e:	bf00      	nop
 8016560:	24000d2c 	.word	0x24000d2c
 8016564:	24000e24 	.word	0x24000e24

08016568 <tier4_vehicle_msgs__msg__ActuationCommandStamped__rosidl_typesupport_introspection_c__ActuationCommandStamped_init_function>:
 8016568:	f009 ba96 	b.w	801fa98 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init>

0801656c <tier4_vehicle_msgs__msg__ActuationCommandStamped__rosidl_typesupport_introspection_c__ActuationCommandStamped_fini_function>:
 801656c:	f009 bab8 	b.w	801fae0 <tier4_vehicle_msgs__msg__ActuationCommandStamped__fini>

08016570 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 8016570:	b510      	push	{r4, lr}
 8016572:	4c08      	ldr	r4, [pc, #32]	@ (8016594 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x24>)
 8016574:	f7ff feec 	bl	8016350 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8016578:	60e0      	str	r0, [r4, #12]
 801657a:	f009 fb1d 	bl	801fbb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>
 801657e:	4b06      	ldr	r3, [pc, #24]	@ (8016598 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x28>)
 8016580:	64a0      	str	r0, [r4, #72]	@ 0x48
 8016582:	681a      	ldr	r2, [r3, #0]
 8016584:	b10a      	cbz	r2, 801658a <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x1a>
 8016586:	4804      	ldr	r0, [pc, #16]	@ (8016598 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x28>)
 8016588:	bd10      	pop	{r4, pc}
 801658a:	4a04      	ldr	r2, [pc, #16]	@ (801659c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x2c>)
 801658c:	4802      	ldr	r0, [pc, #8]	@ (8016598 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x28>)
 801658e:	6812      	ldr	r2, [r2, #0]
 8016590:	601a      	str	r2, [r3, #0]
 8016592:	bd10      	pop	{r4, pc}
 8016594:	24000e30 	.word	0x24000e30
 8016598:	24000ea8 	.word	0x24000ea8
 801659c:	24000d30 	.word	0x24000d30

080165a0 <tier4_vehicle_msgs__msg__ActuationStatusStamped__rosidl_typesupport_introspection_c__ActuationStatusStamped_init_function>:
 80165a0:	f009 baaa 	b.w	801faf8 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init>

080165a4 <tier4_vehicle_msgs__msg__ActuationStatusStamped__rosidl_typesupport_introspection_c__ActuationStatusStamped_fini_function>:
 80165a4:	f009 bacc 	b.w	801fb40 <tier4_vehicle_msgs__msg__ActuationStatusStamped__fini>

080165a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 80165a8:	b510      	push	{r4, lr}
 80165aa:	4c08      	ldr	r4, [pc, #32]	@ (80165cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x24>)
 80165ac:	f7ff fed0 	bl	8016350 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 80165b0:	60e0      	str	r0, [r4, #12]
 80165b2:	f009 fb13 	bl	801fbdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>
 80165b6:	4b06      	ldr	r3, [pc, #24]	@ (80165d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x28>)
 80165b8:	64a0      	str	r0, [r4, #72]	@ 0x48
 80165ba:	681a      	ldr	r2, [r3, #0]
 80165bc:	b10a      	cbz	r2, 80165c2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x1a>
 80165be:	4804      	ldr	r0, [pc, #16]	@ (80165d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x28>)
 80165c0:	bd10      	pop	{r4, pc}
 80165c2:	4a04      	ldr	r2, [pc, #16]	@ (80165d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x2c>)
 80165c4:	4802      	ldr	r0, [pc, #8]	@ (80165d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x28>)
 80165c6:	6812      	ldr	r2, [r2, #0]
 80165c8:	601a      	str	r2, [r3, #0]
 80165ca:	bd10      	pop	{r4, pc}
 80165cc:	24000eb4 	.word	0x24000eb4
 80165d0:	24000f2c 	.word	0x24000f2c
 80165d4:	24000d30 	.word	0x24000d30

080165d8 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__rosidl_typesupport_introspection_c__SteeringWheelStatusStamped_init_function>:
 80165d8:	f009 babe 	b.w	801fb58 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init>

080165dc <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__rosidl_typesupport_introspection_c__SteeringWheelStatusStamped_fini_function>:
 80165dc:	f009 bace 	b.w	801fb7c <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__fini>

080165e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 80165e0:	b508      	push	{r3, lr}
 80165e2:	f7fc fa4b 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80165e6:	4b06      	ldr	r3, [pc, #24]	@ (8016600 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x20>)
 80165e8:	4906      	ldr	r1, [pc, #24]	@ (8016604 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x24>)
 80165ea:	681a      	ldr	r2, [r3, #0]
 80165ec:	60c8      	str	r0, [r1, #12]
 80165ee:	b10a      	cbz	r2, 80165f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x14>
 80165f0:	4803      	ldr	r0, [pc, #12]	@ (8016600 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x20>)
 80165f2:	bd08      	pop	{r3, pc}
 80165f4:	4a04      	ldr	r2, [pc, #16]	@ (8016608 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x28>)
 80165f6:	4802      	ldr	r0, [pc, #8]	@ (8016600 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x20>)
 80165f8:	6812      	ldr	r2, [r2, #0]
 80165fa:	601a      	str	r2, [r3, #0]
 80165fc:	bd08      	pop	{r3, pc}
 80165fe:	bf00      	nop
 8016600:	24000fb0 	.word	0x24000fb0
 8016604:	24000f38 	.word	0x24000f38
 8016608:	24000d30 	.word	0x24000d30

0801660c <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__rosidl_typesupport_introspection_c__VehicleEmergencyStamped_init_function>:
 801660c:	f009 baba 	b.w	801fb84 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init>

08016610 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__rosidl_typesupport_introspection_c__VehicleEmergencyStamped_fini_function>:
 8016610:	f009 baca 	b.w	801fba8 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__fini>

08016614 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 8016614:	b508      	push	{r3, lr}
 8016616:	f7fc fa31 	bl	8012a7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801661a:	4b06      	ldr	r3, [pc, #24]	@ (8016634 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x20>)
 801661c:	4906      	ldr	r1, [pc, #24]	@ (8016638 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x24>)
 801661e:	681a      	ldr	r2, [r3, #0]
 8016620:	60c8      	str	r0, [r1, #12]
 8016622:	b10a      	cbz	r2, 8016628 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x14>
 8016624:	4803      	ldr	r0, [pc, #12]	@ (8016634 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x20>)
 8016626:	bd08      	pop	{r3, pc}
 8016628:	4a04      	ldr	r2, [pc, #16]	@ (801663c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x28>)
 801662a:	4802      	ldr	r0, [pc, #8]	@ (8016634 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x20>)
 801662c:	6812      	ldr	r2, [r2, #0]
 801662e:	601a      	str	r2, [r3, #0]
 8016630:	bd08      	pop	{r3, pc}
 8016632:	bf00      	nop
 8016634:	24001034 	.word	0x24001034
 8016638:	24000fbc 	.word	0x24000fbc
 801663c:	24000d30 	.word	0x24000d30

08016640 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 8016640:	b538      	push	{r3, r4, r5, lr}
 8016642:	4604      	mov	r4, r0
 8016644:	b150      	cbz	r0, 801665c <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommandStamped+0x1c>
 8016646:	460d      	mov	r5, r1
 8016648:	f7ff fea6 	bl	8016398 <get_serialized_size_std_msgs__msg__Header>
 801664c:	4603      	mov	r3, r0
 801664e:	f104 0018 	add.w	r0, r4, #24
 8016652:	461c      	mov	r4, r3
 8016654:	18e9      	adds	r1, r5, r3
 8016656:	f009 facf 	bl	801fbf8 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>
 801665a:	4420      	add	r0, r4
 801665c:	bd38      	pop	{r3, r4, r5, pc}
 801665e:	bf00      	nop

08016660 <_ActuationCommandStamped__cdr_deserialize>:
 8016660:	b570      	push	{r4, r5, r6, lr}
 8016662:	460c      	mov	r4, r1
 8016664:	b199      	cbz	r1, 801668e <_ActuationCommandStamped__cdr_deserialize+0x2e>
 8016666:	4605      	mov	r5, r0
 8016668:	f7ff ff1a 	bl	80164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801666c:	4603      	mov	r3, r0
 801666e:	4621      	mov	r1, r4
 8016670:	4628      	mov	r0, r5
 8016672:	685b      	ldr	r3, [r3, #4]
 8016674:	68db      	ldr	r3, [r3, #12]
 8016676:	4798      	blx	r3
 8016678:	f009 fb46 	bl	801fd08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>
 801667c:	4603      	mov	r3, r0
 801667e:	f104 0118 	add.w	r1, r4, #24
 8016682:	4628      	mov	r0, r5
 8016684:	685b      	ldr	r3, [r3, #4]
 8016686:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801668a:	68db      	ldr	r3, [r3, #12]
 801668c:	4718      	bx	r3
 801668e:	4608      	mov	r0, r1
 8016690:	bd70      	pop	{r4, r5, r6, pc}
 8016692:	bf00      	nop

08016694 <_ActuationCommandStamped__cdr_serialize>:
 8016694:	b510      	push	{r4, lr}
 8016696:	b082      	sub	sp, #8
 8016698:	9101      	str	r1, [sp, #4]
 801669a:	b1a0      	cbz	r0, 80166c6 <_ActuationCommandStamped__cdr_serialize+0x32>
 801669c:	4604      	mov	r4, r0
 801669e:	f7ff feff 	bl	80164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80166a2:	4603      	mov	r3, r0
 80166a4:	9901      	ldr	r1, [sp, #4]
 80166a6:	4620      	mov	r0, r4
 80166a8:	685b      	ldr	r3, [r3, #4]
 80166aa:	689b      	ldr	r3, [r3, #8]
 80166ac:	4798      	blx	r3
 80166ae:	f009 fb2b 	bl	801fd08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>
 80166b2:	4603      	mov	r3, r0
 80166b4:	9901      	ldr	r1, [sp, #4]
 80166b6:	f104 0018 	add.w	r0, r4, #24
 80166ba:	685b      	ldr	r3, [r3, #4]
 80166bc:	689b      	ldr	r3, [r3, #8]
 80166be:	b002      	add	sp, #8
 80166c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80166c4:	4718      	bx	r3
 80166c6:	b002      	add	sp, #8
 80166c8:	bd10      	pop	{r4, pc}
 80166ca:	bf00      	nop

080166cc <_ActuationCommandStamped__get_serialized_size>:
 80166cc:	b510      	push	{r4, lr}
 80166ce:	4604      	mov	r4, r0
 80166d0:	b148      	cbz	r0, 80166e6 <_ActuationCommandStamped__get_serialized_size+0x1a>
 80166d2:	2100      	movs	r1, #0
 80166d4:	f7ff fe60 	bl	8016398 <get_serialized_size_std_msgs__msg__Header>
 80166d8:	4601      	mov	r1, r0
 80166da:	f104 0018 	add.w	r0, r4, #24
 80166de:	460c      	mov	r4, r1
 80166e0:	f009 fa8a 	bl	801fbf8 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>
 80166e4:	4420      	add	r0, r4
 80166e6:	bd10      	pop	{r4, pc}

080166e8 <_ActuationCommandStamped__max_serialized_size>:
 80166e8:	b510      	push	{r4, lr}
 80166ea:	b082      	sub	sp, #8
 80166ec:	2301      	movs	r3, #1
 80166ee:	2100      	movs	r1, #0
 80166f0:	f10d 0007 	add.w	r0, sp, #7
 80166f4:	f88d 3007 	strb.w	r3, [sp, #7]
 80166f8:	f7ff fec8 	bl	801648c <max_serialized_size_std_msgs__msg__Header>
 80166fc:	4604      	mov	r4, r0
 80166fe:	f10d 0007 	add.w	r0, sp, #7
 8016702:	4621      	mov	r1, r4
 8016704:	f009 fae6 	bl	801fcd4 <max_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>
 8016708:	4420      	add	r0, r4
 801670a:	b002      	add	sp, #8
 801670c:	bd10      	pop	{r4, pc}
 801670e:	bf00      	nop

08016710 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 8016710:	4800      	ldr	r0, [pc, #0]	@ (8016714 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x4>)
 8016712:	4770      	bx	lr
 8016714:	24001040 	.word	0x24001040

08016718 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 8016718:	b538      	push	{r3, r4, r5, lr}
 801671a:	4604      	mov	r4, r0
 801671c:	b150      	cbz	r0, 8016734 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatusStamped+0x1c>
 801671e:	460d      	mov	r5, r1
 8016720:	f7ff fe3a 	bl	8016398 <get_serialized_size_std_msgs__msg__Header>
 8016724:	4603      	mov	r3, r0
 8016726:	f104 0018 	add.w	r0, r4, #24
 801672a:	461c      	mov	r4, r3
 801672c:	18e9      	adds	r1, r5, r3
 801672e:	f009 faef 	bl	801fd10 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>
 8016732:	4420      	add	r0, r4
 8016734:	bd38      	pop	{r3, r4, r5, pc}
 8016736:	bf00      	nop

08016738 <_ActuationStatusStamped__cdr_deserialize>:
 8016738:	b570      	push	{r4, r5, r6, lr}
 801673a:	460c      	mov	r4, r1
 801673c:	b199      	cbz	r1, 8016766 <_ActuationStatusStamped__cdr_deserialize+0x2e>
 801673e:	4605      	mov	r5, r0
 8016740:	f7ff feae 	bl	80164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8016744:	4603      	mov	r3, r0
 8016746:	4621      	mov	r1, r4
 8016748:	4628      	mov	r0, r5
 801674a:	685b      	ldr	r3, [r3, #4]
 801674c:	68db      	ldr	r3, [r3, #12]
 801674e:	4798      	blx	r3
 8016750:	f009 fb66 	bl	801fe20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>
 8016754:	4603      	mov	r3, r0
 8016756:	f104 0118 	add.w	r1, r4, #24
 801675a:	4628      	mov	r0, r5
 801675c:	685b      	ldr	r3, [r3, #4]
 801675e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016762:	68db      	ldr	r3, [r3, #12]
 8016764:	4718      	bx	r3
 8016766:	4608      	mov	r0, r1
 8016768:	bd70      	pop	{r4, r5, r6, pc}
 801676a:	bf00      	nop

0801676c <_ActuationStatusStamped__cdr_serialize>:
 801676c:	b510      	push	{r4, lr}
 801676e:	b082      	sub	sp, #8
 8016770:	9101      	str	r1, [sp, #4]
 8016772:	b1a0      	cbz	r0, 801679e <_ActuationStatusStamped__cdr_serialize+0x32>
 8016774:	4604      	mov	r4, r0
 8016776:	f7ff fe93 	bl	80164a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801677a:	4603      	mov	r3, r0
 801677c:	9901      	ldr	r1, [sp, #4]
 801677e:	4620      	mov	r0, r4
 8016780:	685b      	ldr	r3, [r3, #4]
 8016782:	689b      	ldr	r3, [r3, #8]
 8016784:	4798      	blx	r3
 8016786:	f009 fb4b 	bl	801fe20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>
 801678a:	4603      	mov	r3, r0
 801678c:	9901      	ldr	r1, [sp, #4]
 801678e:	f104 0018 	add.w	r0, r4, #24
 8016792:	685b      	ldr	r3, [r3, #4]
 8016794:	689b      	ldr	r3, [r3, #8]
 8016796:	b002      	add	sp, #8
 8016798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801679c:	4718      	bx	r3
 801679e:	b002      	add	sp, #8
 80167a0:	bd10      	pop	{r4, pc}
 80167a2:	bf00      	nop

080167a4 <_ActuationStatusStamped__get_serialized_size>:
 80167a4:	b510      	push	{r4, lr}
 80167a6:	4604      	mov	r4, r0
 80167a8:	b148      	cbz	r0, 80167be <_ActuationStatusStamped__get_serialized_size+0x1a>
 80167aa:	2100      	movs	r1, #0
 80167ac:	f7ff fdf4 	bl	8016398 <get_serialized_size_std_msgs__msg__Header>
 80167b0:	4601      	mov	r1, r0
 80167b2:	f104 0018 	add.w	r0, r4, #24
 80167b6:	460c      	mov	r4, r1
 80167b8:	f009 faaa 	bl	801fd10 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>
 80167bc:	4420      	add	r0, r4
 80167be:	bd10      	pop	{r4, pc}

080167c0 <_ActuationStatusStamped__max_serialized_size>:
 80167c0:	b510      	push	{r4, lr}
 80167c2:	b082      	sub	sp, #8
 80167c4:	2301      	movs	r3, #1
 80167c6:	2100      	movs	r1, #0
 80167c8:	f10d 0007 	add.w	r0, sp, #7
 80167cc:	f88d 3007 	strb.w	r3, [sp, #7]
 80167d0:	f7ff fe5c 	bl	801648c <max_serialized_size_std_msgs__msg__Header>
 80167d4:	4604      	mov	r4, r0
 80167d6:	f10d 0007 	add.w	r0, sp, #7
 80167da:	4621      	mov	r1, r4
 80167dc:	f009 fb06 	bl	801fdec <max_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>
 80167e0:	4420      	add	r0, r4
 80167e2:	b002      	add	sp, #8
 80167e4:	bd10      	pop	{r4, pc}
 80167e6:	bf00      	nop

080167e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 80167e8:	4800      	ldr	r0, [pc, #0]	@ (80167ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x4>)
 80167ea:	4770      	bx	lr
 80167ec:	24001068 	.word	0x24001068

080167f0 <get_serialized_size_tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 80167f0:	b538      	push	{r3, r4, r5, lr}
 80167f2:	b158      	cbz	r0, 801680c <get_serialized_size_tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x1c>
 80167f4:	460d      	mov	r5, r1
 80167f6:	f7fc f94f 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80167fa:	2104      	movs	r1, #4
 80167fc:	182c      	adds	r4, r5, r0
 80167fe:	f1c5 0504 	rsb	r5, r5, #4
 8016802:	4620      	mov	r0, r4
 8016804:	f7fd fc4c 	bl	80140a0 <ucdr_alignment>
 8016808:	4428      	add	r0, r5
 801680a:	4420      	add	r0, r4
 801680c:	bd38      	pop	{r3, r4, r5, pc}
 801680e:	bf00      	nop

08016810 <_SteeringWheelStatusStamped__cdr_deserialize>:
 8016810:	b538      	push	{r3, r4, r5, lr}
 8016812:	460c      	mov	r4, r1
 8016814:	b179      	cbz	r1, 8016836 <_SteeringWheelStatusStamped__cdr_deserialize+0x26>
 8016816:	4605      	mov	r5, r0
 8016818:	f7fc f9a2 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801681c:	4603      	mov	r3, r0
 801681e:	4621      	mov	r1, r4
 8016820:	4628      	mov	r0, r5
 8016822:	685b      	ldr	r3, [r3, #4]
 8016824:	68db      	ldr	r3, [r3, #12]
 8016826:	4798      	blx	r3
 8016828:	f104 0108 	add.w	r1, r4, #8
 801682c:	4628      	mov	r0, r5
 801682e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016832:	f7fd b9b7 	b.w	8013ba4 <ucdr_deserialize_float>
 8016836:	4608      	mov	r0, r1
 8016838:	bd38      	pop	{r3, r4, r5, pc}
 801683a:	bf00      	nop

0801683c <_SteeringWheelStatusStamped__cdr_serialize>:
 801683c:	b188      	cbz	r0, 8016862 <_SteeringWheelStatusStamped__cdr_serialize+0x26>
 801683e:	b538      	push	{r3, r4, r5, lr}
 8016840:	4604      	mov	r4, r0
 8016842:	460d      	mov	r5, r1
 8016844:	f7fc f98c 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8016848:	4603      	mov	r3, r0
 801684a:	4629      	mov	r1, r5
 801684c:	4620      	mov	r0, r4
 801684e:	685b      	ldr	r3, [r3, #4]
 8016850:	689b      	ldr	r3, [r3, #8]
 8016852:	4798      	blx	r3
 8016854:	ed94 0a02 	vldr	s0, [r4, #8]
 8016858:	4628      	mov	r0, r5
 801685a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801685e:	f7fd b909 	b.w	8013a74 <ucdr_serialize_float>
 8016862:	4770      	bx	lr

08016864 <_SteeringWheelStatusStamped__get_serialized_size>:
 8016864:	b150      	cbz	r0, 801687c <_SteeringWheelStatusStamped__get_serialized_size+0x18>
 8016866:	2100      	movs	r1, #0
 8016868:	b510      	push	{r4, lr}
 801686a:	f7fc f915 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801686e:	4604      	mov	r4, r0
 8016870:	2104      	movs	r1, #4
 8016872:	f7fd fc15 	bl	80140a0 <ucdr_alignment>
 8016876:	4420      	add	r0, r4
 8016878:	3004      	adds	r0, #4
 801687a:	bd10      	pop	{r4, pc}
 801687c:	4770      	bx	lr
 801687e:	bf00      	nop

08016880 <_SteeringWheelStatusStamped__max_serialized_size>:
 8016880:	b510      	push	{r4, lr}
 8016882:	b082      	sub	sp, #8
 8016884:	2301      	movs	r3, #1
 8016886:	2100      	movs	r1, #0
 8016888:	f10d 0007 	add.w	r0, sp, #7
 801688c:	f88d 3007 	strb.w	r3, [sp, #7]
 8016890:	f7fc f952 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8016894:	4604      	mov	r4, r0
 8016896:	2104      	movs	r1, #4
 8016898:	f7fd fc02 	bl	80140a0 <ucdr_alignment>
 801689c:	4420      	add	r0, r4
 801689e:	3004      	adds	r0, #4
 80168a0:	b002      	add	sp, #8
 80168a2:	bd10      	pop	{r4, pc}

080168a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 80168a4:	4800      	ldr	r0, [pc, #0]	@ (80168a8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x4>)
 80168a6:	4770      	bx	lr
 80168a8:	24001090 	.word	0x24001090

080168ac <get_serialized_size_tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 80168ac:	b538      	push	{r3, r4, r5, lr}
 80168ae:	b158      	cbz	r0, 80168c8 <get_serialized_size_tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x1c>
 80168b0:	460d      	mov	r5, r1
 80168b2:	f7fc f8f1 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 80168b6:	2101      	movs	r1, #1
 80168b8:	182c      	adds	r4, r5, r0
 80168ba:	f1c5 0501 	rsb	r5, r5, #1
 80168be:	4620      	mov	r0, r4
 80168c0:	f7fd fbee 	bl	80140a0 <ucdr_alignment>
 80168c4:	4428      	add	r0, r5
 80168c6:	4420      	add	r0, r4
 80168c8:	bd38      	pop	{r3, r4, r5, pc}
 80168ca:	bf00      	nop

080168cc <_VehicleEmergencyStamped__cdr_deserialize>:
 80168cc:	b538      	push	{r3, r4, r5, lr}
 80168ce:	460c      	mov	r4, r1
 80168d0:	b179      	cbz	r1, 80168f2 <_VehicleEmergencyStamped__cdr_deserialize+0x26>
 80168d2:	4605      	mov	r5, r0
 80168d4:	f7fc f944 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80168d8:	4603      	mov	r3, r0
 80168da:	4621      	mov	r1, r4
 80168dc:	4628      	mov	r0, r5
 80168de:	685b      	ldr	r3, [r3, #4]
 80168e0:	68db      	ldr	r3, [r3, #12]
 80168e2:	4798      	blx	r3
 80168e4:	f104 0108 	add.w	r1, r4, #8
 80168e8:	4628      	mov	r0, r5
 80168ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168ee:	f7fc b951 	b.w	8012b94 <ucdr_deserialize_bool>
 80168f2:	4608      	mov	r0, r1
 80168f4:	bd38      	pop	{r3, r4, r5, pc}
 80168f6:	bf00      	nop

080168f8 <_VehicleEmergencyStamped__cdr_serialize>:
 80168f8:	b180      	cbz	r0, 801691c <_VehicleEmergencyStamped__cdr_serialize+0x24>
 80168fa:	b538      	push	{r3, r4, r5, lr}
 80168fc:	4604      	mov	r4, r0
 80168fe:	460d      	mov	r5, r1
 8016900:	f7fc f92e 	bl	8012b60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8016904:	4603      	mov	r3, r0
 8016906:	4629      	mov	r1, r5
 8016908:	4620      	mov	r0, r4
 801690a:	685b      	ldr	r3, [r3, #4]
 801690c:	689b      	ldr	r3, [r3, #8]
 801690e:	4798      	blx	r3
 8016910:	7a21      	ldrb	r1, [r4, #8]
 8016912:	4628      	mov	r0, r5
 8016914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016918:	f7fc b926 	b.w	8012b68 <ucdr_serialize_bool>
 801691c:	4770      	bx	lr
 801691e:	bf00      	nop

08016920 <_VehicleEmergencyStamped__get_serialized_size>:
 8016920:	b150      	cbz	r0, 8016938 <_VehicleEmergencyStamped__get_serialized_size+0x18>
 8016922:	2100      	movs	r1, #0
 8016924:	b510      	push	{r4, lr}
 8016926:	f7fc f8b7 	bl	8012a98 <get_serialized_size_builtin_interfaces__msg__Time>
 801692a:	4604      	mov	r4, r0
 801692c:	2101      	movs	r1, #1
 801692e:	f7fd fbb7 	bl	80140a0 <ucdr_alignment>
 8016932:	4420      	add	r0, r4
 8016934:	3001      	adds	r0, #1
 8016936:	bd10      	pop	{r4, pc}
 8016938:	4770      	bx	lr
 801693a:	bf00      	nop

0801693c <_VehicleEmergencyStamped__max_serialized_size>:
 801693c:	b510      	push	{r4, lr}
 801693e:	b082      	sub	sp, #8
 8016940:	2401      	movs	r4, #1
 8016942:	2100      	movs	r1, #0
 8016944:	f10d 0007 	add.w	r0, sp, #7
 8016948:	f88d 4007 	strb.w	r4, [sp, #7]
 801694c:	f7fc f8f4 	bl	8012b38 <max_serialized_size_builtin_interfaces__msg__Time>
 8016950:	4621      	mov	r1, r4
 8016952:	4604      	mov	r4, r0
 8016954:	f7fd fba4 	bl	80140a0 <ucdr_alignment>
 8016958:	4420      	add	r0, r4
 801695a:	3001      	adds	r0, #1
 801695c:	b002      	add	sp, #8
 801695e:	bd10      	pop	{r4, pc}

08016960 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 8016960:	4800      	ldr	r0, [pc, #0]	@ (8016964 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x4>)
 8016962:	4770      	bx	lr
 8016964:	240010b8 	.word	0x240010b8

08016968 <autoware_auto_control_msgs__msg__AckermannControlCommand__init>:
 8016968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801696a:	4605      	mov	r5, r0
 801696c:	b300      	cbz	r0, 80169b0 <autoware_auto_control_msgs__msg__AckermannControlCommand__init+0x48>
 801696e:	f000 f971 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016972:	4604      	mov	r4, r0
 8016974:	b178      	cbz	r0, 8016996 <autoware_auto_control_msgs__msg__AckermannControlCommand__init+0x2e>
 8016976:	f105 0608 	add.w	r6, r5, #8
 801697a:	4630      	mov	r0, r6
 801697c:	f000 f842 	bl	8016a04 <autoware_auto_control_msgs__msg__AckermannLateralCommand__init>
 8016980:	4604      	mov	r4, r0
 8016982:	b1c0      	cbz	r0, 80169b6 <autoware_auto_control_msgs__msg__AckermannControlCommand__init+0x4e>
 8016984:	f105 0718 	add.w	r7, r5, #24
 8016988:	4638      	mov	r0, r7
 801698a:	f000 f853 	bl	8016a34 <autoware_auto_control_msgs__msg__LongitudinalCommand__init>
 801698e:	4604      	mov	r4, r0
 8016990:	b1e8      	cbz	r0, 80169ce <autoware_auto_control_msgs__msg__AckermannControlCommand__init+0x66>
 8016992:	4620      	mov	r0, r4
 8016994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016996:	4628      	mov	r0, r5
 8016998:	f000 f960 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801699c:	f105 0008 	add.w	r0, r5, #8
 80169a0:	f000 f844 	bl	8016a2c <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini>
 80169a4:	f105 0018 	add.w	r0, r5, #24
 80169a8:	f000 f85a 	bl	8016a60 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini>
 80169ac:	4620      	mov	r0, r4
 80169ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169b0:	4604      	mov	r4, r0
 80169b2:	4620      	mov	r0, r4
 80169b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169b6:	4628      	mov	r0, r5
 80169b8:	f000 f950 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 80169bc:	4630      	mov	r0, r6
 80169be:	f000 f835 	bl	8016a2c <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini>
 80169c2:	f105 0018 	add.w	r0, r5, #24
 80169c6:	f000 f84b 	bl	8016a60 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini>
 80169ca:	4620      	mov	r0, r4
 80169cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169ce:	4628      	mov	r0, r5
 80169d0:	f000 f944 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 80169d4:	4630      	mov	r0, r6
 80169d6:	f000 f829 	bl	8016a2c <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini>
 80169da:	4638      	mov	r0, r7
 80169dc:	f000 f840 	bl	8016a60 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini>
 80169e0:	e7d7      	b.n	8016992 <autoware_auto_control_msgs__msg__AckermannControlCommand__init+0x2a>
 80169e2:	bf00      	nop

080169e4 <autoware_auto_control_msgs__msg__AckermannControlCommand__fini>:
 80169e4:	b168      	cbz	r0, 8016a02 <autoware_auto_control_msgs__msg__AckermannControlCommand__fini+0x1e>
 80169e6:	b510      	push	{r4, lr}
 80169e8:	4604      	mov	r4, r0
 80169ea:	f000 f937 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 80169ee:	f104 0008 	add.w	r0, r4, #8
 80169f2:	f000 f81b 	bl	8016a2c <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini>
 80169f6:	f104 0018 	add.w	r0, r4, #24
 80169fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80169fe:	f000 b82f 	b.w	8016a60 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini>
 8016a02:	4770      	bx	lr

08016a04 <autoware_auto_control_msgs__msg__AckermannLateralCommand__init>:
 8016a04:	b538      	push	{r3, r4, r5, lr}
 8016a06:	4604      	mov	r4, r0
 8016a08:	b140      	cbz	r0, 8016a1c <autoware_auto_control_msgs__msg__AckermannLateralCommand__init+0x18>
 8016a0a:	f000 f923 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016a0e:	4605      	mov	r5, r0
 8016a10:	b138      	cbz	r0, 8016a22 <autoware_auto_control_msgs__msg__AckermannLateralCommand__init+0x1e>
 8016a12:	2300      	movs	r3, #0
 8016a14:	4628      	mov	r0, r5
 8016a16:	60a3      	str	r3, [r4, #8]
 8016a18:	60e3      	str	r3, [r4, #12]
 8016a1a:	bd38      	pop	{r3, r4, r5, pc}
 8016a1c:	4605      	mov	r5, r0
 8016a1e:	4628      	mov	r0, r5
 8016a20:	bd38      	pop	{r3, r4, r5, pc}
 8016a22:	4620      	mov	r0, r4
 8016a24:	f000 f91a 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016a28:	4628      	mov	r0, r5
 8016a2a:	bd38      	pop	{r3, r4, r5, pc}

08016a2c <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini>:
 8016a2c:	b108      	cbz	r0, 8016a32 <autoware_auto_control_msgs__msg__AckermannLateralCommand__fini+0x6>
 8016a2e:	f000 b915 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016a32:	4770      	bx	lr

08016a34 <autoware_auto_control_msgs__msg__LongitudinalCommand__init>:
 8016a34:	b538      	push	{r3, r4, r5, lr}
 8016a36:	4604      	mov	r4, r0
 8016a38:	b148      	cbz	r0, 8016a4e <autoware_auto_control_msgs__msg__LongitudinalCommand__init+0x1a>
 8016a3a:	f000 f90b 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016a3e:	4605      	mov	r5, r0
 8016a40:	b140      	cbz	r0, 8016a54 <autoware_auto_control_msgs__msg__LongitudinalCommand__init+0x20>
 8016a42:	2300      	movs	r3, #0
 8016a44:	4628      	mov	r0, r5
 8016a46:	60a3      	str	r3, [r4, #8]
 8016a48:	60e3      	str	r3, [r4, #12]
 8016a4a:	6123      	str	r3, [r4, #16]
 8016a4c:	bd38      	pop	{r3, r4, r5, pc}
 8016a4e:	4605      	mov	r5, r0
 8016a50:	4628      	mov	r0, r5
 8016a52:	bd38      	pop	{r3, r4, r5, pc}
 8016a54:	4620      	mov	r0, r4
 8016a56:	f000 f901 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016a5a:	4628      	mov	r0, r5
 8016a5c:	bd38      	pop	{r3, r4, r5, pc}
 8016a5e:	bf00      	nop

08016a60 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini>:
 8016a60:	b108      	cbz	r0, 8016a66 <autoware_auto_control_msgs__msg__LongitudinalCommand__fini+0x6>
 8016a62:	f000 b8fb 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016a66:	4770      	bx	lr

08016a68 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__init>:
 8016a68:	b538      	push	{r3, r4, r5, lr}
 8016a6a:	4604      	mov	r4, r0
 8016a6c:	b128      	cbz	r0, 8016a7a <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__init+0x12>
 8016a6e:	f000 f8f1 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016a72:	4605      	mov	r5, r0
 8016a74:	b120      	cbz	r0, 8016a80 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__init+0x18>
 8016a76:	4628      	mov	r0, r5
 8016a78:	bd38      	pop	{r3, r4, r5, pc}
 8016a7a:	4605      	mov	r5, r0
 8016a7c:	4628      	mov	r0, r5
 8016a7e:	bd38      	pop	{r3, r4, r5, pc}
 8016a80:	4620      	mov	r0, r4
 8016a82:	f000 f8eb 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016a86:	4628      	mov	r0, r5
 8016a88:	bd38      	pop	{r3, r4, r5, pc}
 8016a8a:	bf00      	nop

08016a8c <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__fini>:
 8016a8c:	b108      	cbz	r0, 8016a92 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Request__fini+0x6>
 8016a8e:	f000 b8e5 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016a92:	4770      	bx	lr

08016a94 <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response__init>:
 8016a94:	3800      	subs	r0, #0
 8016a96:	bf18      	it	ne
 8016a98:	2001      	movne	r0, #1
 8016a9a:	4770      	bx	lr

08016a9c <autoware_auto_vehicle_msgs__srv__ControlModeCommand_Response__fini>:
 8016a9c:	4770      	bx	lr
 8016a9e:	bf00      	nop

08016aa0 <autoware_auto_vehicle_msgs__msg__ControlModeReport__init>:
 8016aa0:	b538      	push	{r3, r4, r5, lr}
 8016aa2:	4604      	mov	r4, r0
 8016aa4:	b138      	cbz	r0, 8016ab6 <autoware_auto_vehicle_msgs__msg__ControlModeReport__init+0x16>
 8016aa6:	f000 f8d5 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016aaa:	4605      	mov	r5, r0
 8016aac:	b130      	cbz	r0, 8016abc <autoware_auto_vehicle_msgs__msg__ControlModeReport__init+0x1c>
 8016aae:	2300      	movs	r3, #0
 8016ab0:	4628      	mov	r0, r5
 8016ab2:	7223      	strb	r3, [r4, #8]
 8016ab4:	bd38      	pop	{r3, r4, r5, pc}
 8016ab6:	4605      	mov	r5, r0
 8016ab8:	4628      	mov	r0, r5
 8016aba:	bd38      	pop	{r3, r4, r5, pc}
 8016abc:	4620      	mov	r0, r4
 8016abe:	f000 f8cd 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016ac2:	4628      	mov	r0, r5
 8016ac4:	bd38      	pop	{r3, r4, r5, pc}
 8016ac6:	bf00      	nop

08016ac8 <autoware_auto_vehicle_msgs__msg__ControlModeReport__fini>:
 8016ac8:	b108      	cbz	r0, 8016ace <autoware_auto_vehicle_msgs__msg__ControlModeReport__fini+0x6>
 8016aca:	f000 b8c7 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016ace:	4770      	bx	lr

08016ad0 <autoware_auto_vehicle_msgs__msg__GearCommand__init>:
 8016ad0:	b538      	push	{r3, r4, r5, lr}
 8016ad2:	4604      	mov	r4, r0
 8016ad4:	b138      	cbz	r0, 8016ae6 <autoware_auto_vehicle_msgs__msg__GearCommand__init+0x16>
 8016ad6:	f000 f8bd 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016ada:	4605      	mov	r5, r0
 8016adc:	b130      	cbz	r0, 8016aec <autoware_auto_vehicle_msgs__msg__GearCommand__init+0x1c>
 8016ade:	2300      	movs	r3, #0
 8016ae0:	4628      	mov	r0, r5
 8016ae2:	7223      	strb	r3, [r4, #8]
 8016ae4:	bd38      	pop	{r3, r4, r5, pc}
 8016ae6:	4605      	mov	r5, r0
 8016ae8:	4628      	mov	r0, r5
 8016aea:	bd38      	pop	{r3, r4, r5, pc}
 8016aec:	4620      	mov	r0, r4
 8016aee:	f000 f8b5 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016af2:	4628      	mov	r0, r5
 8016af4:	bd38      	pop	{r3, r4, r5, pc}
 8016af6:	bf00      	nop

08016af8 <autoware_auto_vehicle_msgs__msg__GearCommand__fini>:
 8016af8:	b108      	cbz	r0, 8016afe <autoware_auto_vehicle_msgs__msg__GearCommand__fini+0x6>
 8016afa:	f000 b8af 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016afe:	4770      	bx	lr

08016b00 <autoware_auto_vehicle_msgs__msg__GearReport__init>:
 8016b00:	b538      	push	{r3, r4, r5, lr}
 8016b02:	4604      	mov	r4, r0
 8016b04:	b138      	cbz	r0, 8016b16 <autoware_auto_vehicle_msgs__msg__GearReport__init+0x16>
 8016b06:	f000 f8a5 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016b0a:	4605      	mov	r5, r0
 8016b0c:	b130      	cbz	r0, 8016b1c <autoware_auto_vehicle_msgs__msg__GearReport__init+0x1c>
 8016b0e:	2300      	movs	r3, #0
 8016b10:	4628      	mov	r0, r5
 8016b12:	7223      	strb	r3, [r4, #8]
 8016b14:	bd38      	pop	{r3, r4, r5, pc}
 8016b16:	4605      	mov	r5, r0
 8016b18:	4628      	mov	r0, r5
 8016b1a:	bd38      	pop	{r3, r4, r5, pc}
 8016b1c:	4620      	mov	r0, r4
 8016b1e:	f000 f89d 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016b22:	4628      	mov	r0, r5
 8016b24:	bd38      	pop	{r3, r4, r5, pc}
 8016b26:	bf00      	nop

08016b28 <autoware_auto_vehicle_msgs__msg__GearReport__fini>:
 8016b28:	b108      	cbz	r0, 8016b2e <autoware_auto_vehicle_msgs__msg__GearReport__fini+0x6>
 8016b2a:	f000 b897 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016b2e:	4770      	bx	lr

08016b30 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__init>:
 8016b30:	b538      	push	{r3, r4, r5, lr}
 8016b32:	4604      	mov	r4, r0
 8016b34:	b138      	cbz	r0, 8016b46 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__init+0x16>
 8016b36:	f000 f88d 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016b3a:	4605      	mov	r5, r0
 8016b3c:	b130      	cbz	r0, 8016b4c <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__init+0x1c>
 8016b3e:	2300      	movs	r3, #0
 8016b40:	4628      	mov	r0, r5
 8016b42:	7223      	strb	r3, [r4, #8]
 8016b44:	bd38      	pop	{r3, r4, r5, pc}
 8016b46:	4605      	mov	r5, r0
 8016b48:	4628      	mov	r0, r5
 8016b4a:	bd38      	pop	{r3, r4, r5, pc}
 8016b4c:	4620      	mov	r0, r4
 8016b4e:	f000 f885 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016b52:	4628      	mov	r0, r5
 8016b54:	bd38      	pop	{r3, r4, r5, pc}
 8016b56:	bf00      	nop

08016b58 <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__fini>:
 8016b58:	b108      	cbz	r0, 8016b5e <autoware_auto_vehicle_msgs__msg__HazardLightsCommand__fini+0x6>
 8016b5a:	f000 b87f 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016b5e:	4770      	bx	lr

08016b60 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__init>:
 8016b60:	b538      	push	{r3, r4, r5, lr}
 8016b62:	4604      	mov	r4, r0
 8016b64:	b138      	cbz	r0, 8016b76 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__init+0x16>
 8016b66:	f000 f875 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016b6a:	4605      	mov	r5, r0
 8016b6c:	b130      	cbz	r0, 8016b7c <autoware_auto_vehicle_msgs__msg__HazardLightsReport__init+0x1c>
 8016b6e:	2300      	movs	r3, #0
 8016b70:	4628      	mov	r0, r5
 8016b72:	7223      	strb	r3, [r4, #8]
 8016b74:	bd38      	pop	{r3, r4, r5, pc}
 8016b76:	4605      	mov	r5, r0
 8016b78:	4628      	mov	r0, r5
 8016b7a:	bd38      	pop	{r3, r4, r5, pc}
 8016b7c:	4620      	mov	r0, r4
 8016b7e:	f000 f86d 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016b82:	4628      	mov	r0, r5
 8016b84:	bd38      	pop	{r3, r4, r5, pc}
 8016b86:	bf00      	nop

08016b88 <autoware_auto_vehicle_msgs__msg__HazardLightsReport__fini>:
 8016b88:	b108      	cbz	r0, 8016b8e <autoware_auto_vehicle_msgs__msg__HazardLightsReport__fini+0x6>
 8016b8a:	f000 b867 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016b8e:	4770      	bx	lr

08016b90 <autoware_auto_vehicle_msgs__msg__SteeringReport__init>:
 8016b90:	b538      	push	{r3, r4, r5, lr}
 8016b92:	4604      	mov	r4, r0
 8016b94:	b138      	cbz	r0, 8016ba6 <autoware_auto_vehicle_msgs__msg__SteeringReport__init+0x16>
 8016b96:	f000 f85d 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016b9a:	4605      	mov	r5, r0
 8016b9c:	b130      	cbz	r0, 8016bac <autoware_auto_vehicle_msgs__msg__SteeringReport__init+0x1c>
 8016b9e:	2300      	movs	r3, #0
 8016ba0:	4628      	mov	r0, r5
 8016ba2:	60a3      	str	r3, [r4, #8]
 8016ba4:	bd38      	pop	{r3, r4, r5, pc}
 8016ba6:	4605      	mov	r5, r0
 8016ba8:	4628      	mov	r0, r5
 8016baa:	bd38      	pop	{r3, r4, r5, pc}
 8016bac:	4620      	mov	r0, r4
 8016bae:	f000 f855 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016bb2:	4628      	mov	r0, r5
 8016bb4:	bd38      	pop	{r3, r4, r5, pc}
 8016bb6:	bf00      	nop

08016bb8 <autoware_auto_vehicle_msgs__msg__SteeringReport__fini>:
 8016bb8:	b108      	cbz	r0, 8016bbe <autoware_auto_vehicle_msgs__msg__SteeringReport__fini+0x6>
 8016bba:	f000 b84f 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016bbe:	4770      	bx	lr

08016bc0 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__init>:
 8016bc0:	b538      	push	{r3, r4, r5, lr}
 8016bc2:	4604      	mov	r4, r0
 8016bc4:	b138      	cbz	r0, 8016bd6 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__init+0x16>
 8016bc6:	f000 f845 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016bca:	4605      	mov	r5, r0
 8016bcc:	b130      	cbz	r0, 8016bdc <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__init+0x1c>
 8016bce:	2300      	movs	r3, #0
 8016bd0:	4628      	mov	r0, r5
 8016bd2:	7223      	strb	r3, [r4, #8]
 8016bd4:	bd38      	pop	{r3, r4, r5, pc}
 8016bd6:	4605      	mov	r5, r0
 8016bd8:	4628      	mov	r0, r5
 8016bda:	bd38      	pop	{r3, r4, r5, pc}
 8016bdc:	4620      	mov	r0, r4
 8016bde:	f000 f83d 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016be2:	4628      	mov	r0, r5
 8016be4:	bd38      	pop	{r3, r4, r5, pc}
 8016be6:	bf00      	nop

08016be8 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__fini>:
 8016be8:	b108      	cbz	r0, 8016bee <autoware_auto_vehicle_msgs__msg__TurnIndicatorsCommand__fini+0x6>
 8016bea:	f000 b837 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016bee:	4770      	bx	lr

08016bf0 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__init>:
 8016bf0:	b538      	push	{r3, r4, r5, lr}
 8016bf2:	4604      	mov	r4, r0
 8016bf4:	b138      	cbz	r0, 8016c06 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__init+0x16>
 8016bf6:	f000 f82d 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 8016bfa:	4605      	mov	r5, r0
 8016bfc:	b130      	cbz	r0, 8016c0c <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__init+0x1c>
 8016bfe:	2300      	movs	r3, #0
 8016c00:	4628      	mov	r0, r5
 8016c02:	7223      	strb	r3, [r4, #8]
 8016c04:	bd38      	pop	{r3, r4, r5, pc}
 8016c06:	4605      	mov	r5, r0
 8016c08:	4628      	mov	r0, r5
 8016c0a:	bd38      	pop	{r3, r4, r5, pc}
 8016c0c:	4620      	mov	r0, r4
 8016c0e:	f000 f825 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 8016c12:	4628      	mov	r0, r5
 8016c14:	bd38      	pop	{r3, r4, r5, pc}
 8016c16:	bf00      	nop

08016c18 <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__fini>:
 8016c18:	b108      	cbz	r0, 8016c1e <autoware_auto_vehicle_msgs__msg__TurnIndicatorsReport__fini+0x6>
 8016c1a:	f000 b81f 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 8016c1e:	4770      	bx	lr

08016c20 <autoware_auto_vehicle_msgs__msg__VelocityReport__init>:
 8016c20:	b538      	push	{r3, r4, r5, lr}
 8016c22:	4604      	mov	r4, r0
 8016c24:	b148      	cbz	r0, 8016c3a <autoware_auto_vehicle_msgs__msg__VelocityReport__init+0x1a>
 8016c26:	f008 ff07 	bl	801fa38 <std_msgs__msg__Header__init>
 8016c2a:	4605      	mov	r5, r0
 8016c2c:	b140      	cbz	r0, 8016c40 <autoware_auto_vehicle_msgs__msg__VelocityReport__init+0x20>
 8016c2e:	2300      	movs	r3, #0
 8016c30:	4628      	mov	r0, r5
 8016c32:	6163      	str	r3, [r4, #20]
 8016c34:	61a3      	str	r3, [r4, #24]
 8016c36:	61e3      	str	r3, [r4, #28]
 8016c38:	bd38      	pop	{r3, r4, r5, pc}
 8016c3a:	4605      	mov	r5, r0
 8016c3c:	4628      	mov	r0, r5
 8016c3e:	bd38      	pop	{r3, r4, r5, pc}
 8016c40:	4620      	mov	r0, r4
 8016c42:	f008 ff1d 	bl	801fa80 <std_msgs__msg__Header__fini>
 8016c46:	4628      	mov	r0, r5
 8016c48:	bd38      	pop	{r3, r4, r5, pc}
 8016c4a:	bf00      	nop

08016c4c <autoware_auto_vehicle_msgs__msg__VelocityReport__fini>:
 8016c4c:	b108      	cbz	r0, 8016c52 <autoware_auto_vehicle_msgs__msg__VelocityReport__fini+0x6>
 8016c4e:	f008 bf17 	b.w	801fa80 <std_msgs__msg__Header__fini>
 8016c52:	4770      	bx	lr

08016c54 <builtin_interfaces__msg__Time__init>:
 8016c54:	3800      	subs	r0, #0
 8016c56:	bf18      	it	ne
 8016c58:	2001      	movne	r0, #1
 8016c5a:	4770      	bx	lr

08016c5c <builtin_interfaces__msg__Time__fini>:
 8016c5c:	4770      	bx	lr
 8016c5e:	bf00      	nop

08016c60 <ucdr_serialize_sequence_char>:
 8016c60:	b570      	push	{r4, r5, r6, lr}
 8016c62:	4615      	mov	r5, r2
 8016c64:	460e      	mov	r6, r1
 8016c66:	7d01      	ldrb	r1, [r0, #20]
 8016c68:	4604      	mov	r4, r0
 8016c6a:	f7fc fa59 	bl	8013120 <ucdr_serialize_endian_uint32_t>
 8016c6e:	b90d      	cbnz	r5, 8016c74 <ucdr_serialize_sequence_char+0x14>
 8016c70:	2001      	movs	r0, #1
 8016c72:	bd70      	pop	{r4, r5, r6, pc}
 8016c74:	462b      	mov	r3, r5
 8016c76:	4632      	mov	r2, r6
 8016c78:	7d21      	ldrb	r1, [r4, #20]
 8016c7a:	4620      	mov	r0, r4
 8016c7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016c80:	f009 b8d2 	b.w	801fe28 <ucdr_serialize_endian_array_char>

08016c84 <ucdr_deserialize_sequence_char>:
 8016c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c88:	461d      	mov	r5, r3
 8016c8a:	4616      	mov	r6, r2
 8016c8c:	460f      	mov	r7, r1
 8016c8e:	461a      	mov	r2, r3
 8016c90:	7d01      	ldrb	r1, [r0, #20]
 8016c92:	4604      	mov	r4, r0
 8016c94:	f7fc fb6c 	bl	8013370 <ucdr_deserialize_endian_uint32_t>
 8016c98:	682b      	ldr	r3, [r5, #0]
 8016c9a:	429e      	cmp	r6, r3
 8016c9c:	d201      	bcs.n	8016ca2 <ucdr_deserialize_sequence_char+0x1e>
 8016c9e:	2201      	movs	r2, #1
 8016ca0:	75a2      	strb	r2, [r4, #22]
 8016ca2:	b913      	cbnz	r3, 8016caa <ucdr_deserialize_sequence_char+0x26>
 8016ca4:	2001      	movs	r0, #1
 8016ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016caa:	463a      	mov	r2, r7
 8016cac:	7d21      	ldrb	r1, [r4, #20]
 8016cae:	4620      	mov	r0, r4
 8016cb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016cb4:	f009 b8ea 	b.w	801fe8c <ucdr_deserialize_endian_array_char>

08016cb8 <ucdr_serialize_sequence_uint8_t>:
 8016cb8:	b570      	push	{r4, r5, r6, lr}
 8016cba:	4615      	mov	r5, r2
 8016cbc:	460e      	mov	r6, r1
 8016cbe:	7d01      	ldrb	r1, [r0, #20]
 8016cc0:	4604      	mov	r4, r0
 8016cc2:	f7fc fa2d 	bl	8013120 <ucdr_serialize_endian_uint32_t>
 8016cc6:	b90d      	cbnz	r5, 8016ccc <ucdr_serialize_sequence_uint8_t+0x14>
 8016cc8:	2001      	movs	r0, #1
 8016cca:	bd70      	pop	{r4, r5, r6, pc}
 8016ccc:	462b      	mov	r3, r5
 8016cce:	4632      	mov	r2, r6
 8016cd0:	7d21      	ldrb	r1, [r4, #20]
 8016cd2:	4620      	mov	r0, r4
 8016cd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016cd8:	f009 b93e 	b.w	801ff58 <ucdr_serialize_endian_array_uint8_t>

08016cdc <ucdr_deserialize_sequence_uint8_t>:
 8016cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ce0:	461d      	mov	r5, r3
 8016ce2:	4616      	mov	r6, r2
 8016ce4:	460f      	mov	r7, r1
 8016ce6:	461a      	mov	r2, r3
 8016ce8:	7d01      	ldrb	r1, [r0, #20]
 8016cea:	4604      	mov	r4, r0
 8016cec:	f7fc fb40 	bl	8013370 <ucdr_deserialize_endian_uint32_t>
 8016cf0:	682b      	ldr	r3, [r5, #0]
 8016cf2:	429e      	cmp	r6, r3
 8016cf4:	d201      	bcs.n	8016cfa <ucdr_deserialize_sequence_uint8_t+0x1e>
 8016cf6:	2201      	movs	r2, #1
 8016cf8:	75a2      	strb	r2, [r4, #22]
 8016cfa:	b913      	cbnz	r3, 8016d02 <ucdr_deserialize_sequence_uint8_t+0x26>
 8016cfc:	2001      	movs	r0, #1
 8016cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d02:	463a      	mov	r2, r7
 8016d04:	7d21      	ldrb	r1, [r4, #20]
 8016d06:	4620      	mov	r0, r4
 8016d08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d0c:	f009 b98a 	b.w	8020024 <ucdr_deserialize_endian_array_uint8_t>

08016d10 <uxr_buffer_delete_entity>:
 8016d10:	b510      	push	{r4, lr}
 8016d12:	2300      	movs	r3, #0
 8016d14:	b08e      	sub	sp, #56	@ 0x38
 8016d16:	4604      	mov	r4, r0
 8016d18:	9103      	str	r1, [sp, #12]
 8016d1a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8016d1e:	2303      	movs	r3, #3
 8016d20:	2204      	movs	r2, #4
 8016d22:	9300      	str	r3, [sp, #0]
 8016d24:	ab06      	add	r3, sp, #24
 8016d26:	f001 fbcb 	bl	80184c0 <uxr_prepare_stream_to_write_submessage>
 8016d2a:	b918      	cbnz	r0, 8016d34 <uxr_buffer_delete_entity+0x24>
 8016d2c:	4604      	mov	r4, r0
 8016d2e:	4620      	mov	r0, r4
 8016d30:	b00e      	add	sp, #56	@ 0x38
 8016d32:	bd10      	pop	{r4, pc}
 8016d34:	9902      	ldr	r1, [sp, #8]
 8016d36:	aa05      	add	r2, sp, #20
 8016d38:	4620      	mov	r0, r4
 8016d3a:	f001 fcfd 	bl	8018738 <uxr_init_base_object_request>
 8016d3e:	4604      	mov	r4, r0
 8016d40:	a905      	add	r1, sp, #20
 8016d42:	a806      	add	r0, sp, #24
 8016d44:	f003 fc18 	bl	801a578 <uxr_serialize_DELETE_Payload>
 8016d48:	4620      	mov	r0, r4
 8016d4a:	b00e      	add	sp, #56	@ 0x38
 8016d4c:	bd10      	pop	{r4, pc}
 8016d4e:	bf00      	nop

08016d50 <uxr_common_create_entity>:
 8016d50:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8016d54:	b510      	push	{r4, lr}
 8016d56:	f1bc 0f01 	cmp.w	ip, #1
 8016d5a:	b08c      	sub	sp, #48	@ 0x30
 8016d5c:	4604      	mov	r4, r0
 8016d5e:	9202      	str	r2, [sp, #8]
 8016d60:	bf0c      	ite	eq
 8016d62:	f003 0201 	andeq.w	r2, r3, #1
 8016d66:	2200      	movne	r2, #0
 8016d68:	330e      	adds	r3, #14
 8016d6a:	9103      	str	r1, [sp, #12]
 8016d6c:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8016d70:	441a      	add	r2, r3
 8016d72:	ab04      	add	r3, sp, #16
 8016d74:	9101      	str	r1, [sp, #4]
 8016d76:	2101      	movs	r1, #1
 8016d78:	b292      	uxth	r2, r2
 8016d7a:	9100      	str	r1, [sp, #0]
 8016d7c:	9903      	ldr	r1, [sp, #12]
 8016d7e:	f001 fb9f 	bl	80184c0 <uxr_prepare_stream_to_write_submessage>
 8016d82:	b918      	cbnz	r0, 8016d8c <uxr_common_create_entity+0x3c>
 8016d84:	4604      	mov	r4, r0
 8016d86:	4620      	mov	r0, r4
 8016d88:	b00c      	add	sp, #48	@ 0x30
 8016d8a:	bd10      	pop	{r4, pc}
 8016d8c:	9902      	ldr	r1, [sp, #8]
 8016d8e:	4620      	mov	r0, r4
 8016d90:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016d92:	f001 fcd1 	bl	8018738 <uxr_init_base_object_request>
 8016d96:	4604      	mov	r4, r0
 8016d98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8016d9a:	a804      	add	r0, sp, #16
 8016d9c:	f003 fb30 	bl	801a400 <uxr_serialize_CREATE_Payload>
 8016da0:	4620      	mov	r0, r4
 8016da2:	b00c      	add	sp, #48	@ 0x30
 8016da4:	bd10      	pop	{r4, pc}
 8016da6:	bf00      	nop

08016da8 <uxr_buffer_create_participant_bin>:
 8016da8:	b570      	push	{r4, r5, r6, lr}
 8016daa:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8016dae:	4605      	mov	r5, r0
 8016db0:	ac11      	add	r4, sp, #68	@ 0x44
 8016db2:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8016db6:	2303      	movs	r3, #3
 8016db8:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8016dbc:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8016dc0:	7223      	strb	r3, [r4, #8]
 8016dc2:	2300      	movs	r3, #0
 8016dc4:	2201      	movs	r2, #1
 8016dc6:	f88d 3014 	strb.w	r3, [sp, #20]
 8016dca:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8016dcc:	7122      	strb	r2, [r4, #4]
 8016dce:	b1cb      	cbz	r3, 8016e04 <uxr_buffer_create_participant_bin+0x5c>
 8016dd0:	f88d 201c 	strb.w	r2, [sp, #28]
 8016dd4:	9308      	str	r3, [sp, #32]
 8016dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016dda:	a915      	add	r1, sp, #84	@ 0x54
 8016ddc:	a809      	add	r0, sp, #36	@ 0x24
 8016dde:	f7fd f95b 	bl	8014098 <ucdr_init_buffer>
 8016de2:	a905      	add	r1, sp, #20
 8016de4:	a809      	add	r0, sp, #36	@ 0x24
 8016de6:	f002 fec1 	bl	8019b6c <uxr_serialize_OBJK_DomainParticipant_Binary>
 8016dea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016dec:	9600      	str	r6, [sp, #0]
 8016dee:	4628      	mov	r0, r5
 8016df0:	9401      	str	r4, [sp, #4]
 8016df2:	60e3      	str	r3, [r4, #12]
 8016df4:	b29b      	uxth	r3, r3
 8016df6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8016dfa:	f7ff ffa9 	bl	8016d50 <uxr_common_create_entity>
 8016dfe:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8016e02:	bd70      	pop	{r4, r5, r6, pc}
 8016e04:	f88d 301c 	strb.w	r3, [sp, #28]
 8016e08:	e7e5      	b.n	8016dd6 <uxr_buffer_create_participant_bin+0x2e>
 8016e0a:	bf00      	nop

08016e0c <uxr_buffer_create_topic_bin>:
 8016e0c:	b570      	push	{r4, r5, r6, lr}
 8016e0e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8016e12:	4605      	mov	r5, r0
 8016e14:	4618      	mov	r0, r3
 8016e16:	9105      	str	r1, [sp, #20]
 8016e18:	a997      	add	r1, sp, #604	@ 0x25c
 8016e1a:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8016e1e:	ac13      	add	r4, sp, #76	@ 0x4c
 8016e20:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8016e24:	2302      	movs	r3, #2
 8016e26:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8016e2a:	f000 fa8d 	bl	8017348 <uxr_object_id_to_raw>
 8016e2e:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8016e30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016e34:	a917      	add	r1, sp, #92	@ 0x5c
 8016e36:	a80b      	add	r0, sp, #44	@ 0x2c
 8016e38:	9306      	str	r3, [sp, #24]
 8016e3a:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8016e3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8016e3e:	2303      	movs	r3, #3
 8016e40:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8016e44:	2301      	movs	r3, #1
 8016e46:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8016e4a:	2300      	movs	r3, #0
 8016e4c:	f88d 301c 	strb.w	r3, [sp, #28]
 8016e50:	f7fd f922 	bl	8014098 <ucdr_init_buffer>
 8016e54:	a906      	add	r1, sp, #24
 8016e56:	a80b      	add	r0, sp, #44	@ 0x2c
 8016e58:	f002 feaa 	bl	8019bb0 <uxr_serialize_OBJK_Topic_Binary>
 8016e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016e5e:	4628      	mov	r0, r5
 8016e60:	9600      	str	r6, [sp, #0]
 8016e62:	9316      	str	r3, [sp, #88]	@ 0x58
 8016e64:	b29b      	uxth	r3, r3
 8016e66:	9401      	str	r4, [sp, #4]
 8016e68:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8016e6c:	f7ff ff70 	bl	8016d50 <uxr_common_create_entity>
 8016e70:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8016e74:	bd70      	pop	{r4, r5, r6, pc}
 8016e76:	bf00      	nop

08016e78 <uxr_buffer_create_publisher_bin>:
 8016e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016e7a:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8016e7e:	2603      	movs	r6, #3
 8016e80:	4605      	mov	r5, r0
 8016e82:	4618      	mov	r0, r3
 8016e84:	9105      	str	r1, [sp, #20]
 8016e86:	a992      	add	r1, sp, #584	@ 0x248
 8016e88:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8016e8c:	ac0e      	add	r4, sp, #56	@ 0x38
 8016e8e:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8016e92:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8016e96:	f000 fa57 	bl	8017348 <uxr_object_id_to_raw>
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016ea0:	a912      	add	r1, sp, #72	@ 0x48
 8016ea2:	a806      	add	r0, sp, #24
 8016ea4:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8016ea8:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8016eac:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8016eb0:	f7fd f8f2 	bl	8014098 <ucdr_init_buffer>
 8016eb4:	a993      	add	r1, sp, #588	@ 0x24c
 8016eb6:	a806      	add	r0, sp, #24
 8016eb8:	f002 ff2e 	bl	8019d18 <uxr_serialize_OBJK_Publisher_Binary>
 8016ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016ebe:	4628      	mov	r0, r5
 8016ec0:	9700      	str	r7, [sp, #0]
 8016ec2:	9311      	str	r3, [sp, #68]	@ 0x44
 8016ec4:	b29b      	uxth	r3, r3
 8016ec6:	9401      	str	r4, [sp, #4]
 8016ec8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8016ecc:	f7ff ff40 	bl	8016d50 <uxr_common_create_entity>
 8016ed0:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8016ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ed6:	bf00      	nop

08016ed8 <uxr_buffer_create_subscriber_bin>:
 8016ed8:	b570      	push	{r4, r5, r6, lr}
 8016eda:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 8016ede:	4605      	mov	r5, r0
 8016ee0:	4618      	mov	r0, r3
 8016ee2:	9105      	str	r1, [sp, #20]
 8016ee4:	a992      	add	r1, sp, #584	@ 0x248
 8016ee6:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 8016eea:	ac0e      	add	r4, sp, #56	@ 0x38
 8016eec:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8016ef0:	2304      	movs	r3, #4
 8016ef2:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8016ef6:	f000 fa27 	bl	8017348 <uxr_object_id_to_raw>
 8016efa:	2300      	movs	r3, #0
 8016efc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016f00:	a912      	add	r1, sp, #72	@ 0x48
 8016f02:	a806      	add	r0, sp, #24
 8016f04:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8016f08:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8016f0c:	2303      	movs	r3, #3
 8016f0e:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8016f12:	f7fd f8c1 	bl	8014098 <ucdr_init_buffer>
 8016f16:	a993      	add	r1, sp, #588	@ 0x24c
 8016f18:	a806      	add	r0, sp, #24
 8016f1a:	f002 ffad 	bl	8019e78 <uxr_serialize_OBJK_Subscriber_Binary>
 8016f1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016f20:	4628      	mov	r0, r5
 8016f22:	9600      	str	r6, [sp, #0]
 8016f24:	9311      	str	r3, [sp, #68]	@ 0x44
 8016f26:	b29b      	uxth	r3, r3
 8016f28:	9401      	str	r4, [sp, #4]
 8016f2a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8016f2e:	f7ff ff0f 	bl	8016d50 <uxr_common_create_entity>
 8016f32:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 8016f36:	bd70      	pop	{r4, r5, r6, pc}

08016f38 <uxr_buffer_create_datawriter_bin>:
 8016f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f3c:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8016f40:	4606      	mov	r6, r0
 8016f42:	4618      	mov	r0, r3
 8016f44:	2703      	movs	r7, #3
 8016f46:	ac1d      	add	r4, sp, #116	@ 0x74
 8016f48:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 8016f4c:	9105      	str	r1, [sp, #20]
 8016f4e:	a9a1      	add	r1, sp, #644	@ 0x284
 8016f50:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 8016f54:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8016f58:	2305      	movs	r3, #5
 8016f5a:	7123      	strb	r3, [r4, #4]
 8016f5c:	f000 f9f4 	bl	8017348 <uxr_object_id_to_raw>
 8016f60:	a90e      	add	r1, sp, #56	@ 0x38
 8016f62:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8016f64:	7227      	strb	r7, [r4, #8]
 8016f66:	f000 f9ef 	bl	8017348 <uxr_object_id_to_raw>
 8016f6a:	2300      	movs	r3, #0
 8016f6c:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8016f70:	3d00      	subs	r5, #0
 8016f72:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8016f76:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8016f7a:	bf18      	it	ne
 8016f7c:	2501      	movne	r5, #1
 8016f7e:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8016f82:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8016f86:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8016f8a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016f8e:	2301      	movs	r3, #1
 8016f90:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8016f94:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8016f98:	bb8a      	cbnz	r2, 8016ffe <uxr_buffer_create_datawriter_bin+0xc6>
 8016f9a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 8016f9e:	f04f 0c13 	mov.w	ip, #19
 8016fa2:	250b      	movs	r5, #11
 8016fa4:	2221      	movs	r2, #33	@ 0x21
 8016fa6:	2111      	movs	r1, #17
 8016fa8:	2009      	movs	r0, #9
 8016faa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016fae:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 8016fb2:	b923      	cbnz	r3, 8016fbe <uxr_buffer_create_datawriter_bin+0x86>
 8016fb4:	4672      	mov	r2, lr
 8016fb6:	4661      	mov	r1, ip
 8016fb8:	4628      	mov	r0, r5
 8016fba:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8016fbe:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 8016fc2:	2b01      	cmp	r3, #1
 8016fc4:	d025      	beq.n	8017012 <uxr_buffer_create_datawriter_bin+0xda>
 8016fc6:	2b03      	cmp	r3, #3
 8016fc8:	d029      	beq.n	801701e <uxr_buffer_create_datawriter_bin+0xe6>
 8016fca:	b32b      	cbz	r3, 8017018 <uxr_buffer_create_datawriter_bin+0xe0>
 8016fcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016fd0:	a921      	add	r1, sp, #132	@ 0x84
 8016fd2:	a806      	add	r0, sp, #24
 8016fd4:	f7fd f860 	bl	8014098 <ucdr_init_buffer>
 8016fd8:	a90e      	add	r1, sp, #56	@ 0x38
 8016fda:	a806      	add	r0, sp, #24
 8016fdc:	f002 fffe 	bl	8019fdc <uxr_serialize_OBJK_DataWriter_Binary>
 8016fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016fe2:	f8cd 8000 	str.w	r8, [sp]
 8016fe6:	4630      	mov	r0, r6
 8016fe8:	9401      	str	r4, [sp, #4]
 8016fea:	60e3      	str	r3, [r4, #12]
 8016fec:	b29b      	uxth	r3, r3
 8016fee:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8016ff2:	f7ff fead 	bl	8016d50 <uxr_common_create_entity>
 8016ff6:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8016ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ffe:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 8017002:	f04f 0c12 	mov.w	ip, #18
 8017006:	250a      	movs	r5, #10
 8017008:	2220      	movs	r2, #32
 801700a:	2110      	movs	r1, #16
 801700c:	2008      	movs	r0, #8
 801700e:	2702      	movs	r7, #2
 8017010:	e7cd      	b.n	8016fae <uxr_buffer_create_datawriter_bin+0x76>
 8017012:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8017016:	e7d9      	b.n	8016fcc <uxr_buffer_create_datawriter_bin+0x94>
 8017018:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 801701c:	e7d6      	b.n	8016fcc <uxr_buffer_create_datawriter_bin+0x94>
 801701e:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 8017022:	e7d3      	b.n	8016fcc <uxr_buffer_create_datawriter_bin+0x94>

08017024 <uxr_buffer_create_datareader_bin>:
 8017024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017028:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801702c:	4606      	mov	r6, r0
 801702e:	4618      	mov	r0, r3
 8017030:	2703      	movs	r7, #3
 8017032:	ac1f      	add	r4, sp, #124	@ 0x7c
 8017034:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 8017038:	9105      	str	r1, [sp, #20]
 801703a:	a9a3      	add	r1, sp, #652	@ 0x28c
 801703c:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 8017040:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017044:	2306      	movs	r3, #6
 8017046:	7123      	strb	r3, [r4, #4]
 8017048:	f000 f97e 	bl	8017348 <uxr_object_id_to_raw>
 801704c:	a90e      	add	r1, sp, #56	@ 0x38
 801704e:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8017050:	7227      	strb	r7, [r4, #8]
 8017052:	f000 f979 	bl	8017348 <uxr_object_id_to_raw>
 8017056:	2300      	movs	r3, #0
 8017058:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 801705c:	3d00      	subs	r5, #0
 801705e:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 8017062:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 8017066:	bf18      	it	ne
 8017068:	2501      	movne	r5, #1
 801706a:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 801706e:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8017072:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8017076:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 801707a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801707e:	2301      	movs	r3, #1
 8017080:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8017084:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8017088:	bb8a      	cbnz	r2, 80170ee <uxr_buffer_create_datareader_bin+0xca>
 801708a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801708e:	f04f 0c13 	mov.w	ip, #19
 8017092:	250b      	movs	r5, #11
 8017094:	2221      	movs	r2, #33	@ 0x21
 8017096:	2111      	movs	r1, #17
 8017098:	2009      	movs	r0, #9
 801709a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801709e:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 80170a2:	b923      	cbnz	r3, 80170ae <uxr_buffer_create_datareader_bin+0x8a>
 80170a4:	4672      	mov	r2, lr
 80170a6:	4661      	mov	r1, ip
 80170a8:	4628      	mov	r0, r5
 80170aa:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 80170ae:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 80170b2:	2b01      	cmp	r3, #1
 80170b4:	d025      	beq.n	8017102 <uxr_buffer_create_datareader_bin+0xde>
 80170b6:	2b03      	cmp	r3, #3
 80170b8:	d029      	beq.n	801710e <uxr_buffer_create_datareader_bin+0xea>
 80170ba:	b32b      	cbz	r3, 8017108 <uxr_buffer_create_datareader_bin+0xe4>
 80170bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80170c0:	a923      	add	r1, sp, #140	@ 0x8c
 80170c2:	a806      	add	r0, sp, #24
 80170c4:	f7fc ffe8 	bl	8014098 <ucdr_init_buffer>
 80170c8:	a90e      	add	r1, sp, #56	@ 0x38
 80170ca:	a806      	add	r0, sp, #24
 80170cc:	f002 ff4a 	bl	8019f64 <uxr_serialize_OBJK_DataReader_Binary>
 80170d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80170d2:	f8cd 8000 	str.w	r8, [sp]
 80170d6:	4630      	mov	r0, r6
 80170d8:	9401      	str	r4, [sp, #4]
 80170da:	60e3      	str	r3, [r4, #12]
 80170dc:	b29b      	uxth	r3, r3
 80170de:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80170e2:	f7ff fe35 	bl	8016d50 <uxr_common_create_entity>
 80170e6:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80170ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170ee:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 80170f2:	f04f 0c12 	mov.w	ip, #18
 80170f6:	250a      	movs	r5, #10
 80170f8:	2220      	movs	r2, #32
 80170fa:	2110      	movs	r1, #16
 80170fc:	2008      	movs	r0, #8
 80170fe:	2702      	movs	r7, #2
 8017100:	e7cd      	b.n	801709e <uxr_buffer_create_datareader_bin+0x7a>
 8017102:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8017106:	e7d9      	b.n	80170bc <uxr_buffer_create_datareader_bin+0x98>
 8017108:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 801710c:	e7d6      	b.n	80170bc <uxr_buffer_create_datareader_bin+0x98>
 801710e:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 8017112:	e7d3      	b.n	80170bc <uxr_buffer_create_datareader_bin+0x98>

08017114 <uxr_buffer_create_replier_bin>:
 8017114:	b570      	push	{r4, r5, r6, lr}
 8017116:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 801711a:	4605      	mov	r5, r0
 801711c:	4618      	mov	r0, r3
 801711e:	9105      	str	r1, [sp, #20]
 8017120:	a999      	add	r1, sp, #612	@ 0x264
 8017122:	f89d 6294 	ldrb.w	r6, [sp, #660]	@ 0x294
 8017126:	ac15      	add	r4, sp, #84	@ 0x54
 8017128:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801712c:	2308      	movs	r3, #8
 801712e:	f88d 3058 	strb.w	r3, [sp, #88]	@ 0x58
 8017132:	f000 f909 	bl	8017348 <uxr_object_id_to_raw>
 8017136:	9b9e      	ldr	r3, [sp, #632]	@ 0x278
 8017138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801713c:	a919      	add	r1, sp, #100	@ 0x64
 801713e:	a80d      	add	r0, sp, #52	@ 0x34
 8017140:	9306      	str	r3, [sp, #24]
 8017142:	9b9f      	ldr	r3, [sp, #636]	@ 0x27c
 8017144:	9307      	str	r3, [sp, #28]
 8017146:	9ba0      	ldr	r3, [sp, #640]	@ 0x280
 8017148:	9308      	str	r3, [sp, #32]
 801714a:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 801714c:	930c      	str	r3, [sp, #48]	@ 0x30
 801714e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8017150:	930a      	str	r3, [sp, #40]	@ 0x28
 8017152:	2301      	movs	r3, #1
 8017154:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8017158:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 801715c:	2303      	movs	r3, #3
 801715e:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 8017162:	f7fc ff99 	bl	8014098 <ucdr_init_buffer>
 8017166:	a906      	add	r1, sp, #24
 8017168:	a80d      	add	r0, sp, #52	@ 0x34
 801716a:	f002 ff63 	bl	801a034 <uxr_serialize_OBJK_Replier_Binary>
 801716e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017170:	4628      	mov	r0, r5
 8017172:	9600      	str	r6, [sp, #0]
 8017174:	9318      	str	r3, [sp, #96]	@ 0x60
 8017176:	b29b      	uxth	r3, r3
 8017178:	9401      	str	r4, [sp, #4]
 801717a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801717e:	f7ff fde7 	bl	8016d50 <uxr_common_create_entity>
 8017182:	f50d 7d1a 	add.w	sp, sp, #616	@ 0x268
 8017186:	bd70      	pop	{r4, r5, r6, pc}

08017188 <get_custom_error>:
 8017188:	4b01      	ldr	r3, [pc, #4]	@ (8017190 <get_custom_error+0x8>)
 801718a:	7818      	ldrb	r0, [r3, #0]
 801718c:	4770      	bx	lr
 801718e:	bf00      	nop
 8017190:	24069274 	.word	0x24069274

08017194 <recv_custom_msg>:
 8017194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017198:	4693      	mov	fp, r2
 801719a:	b089      	sub	sp, #36	@ 0x24
 801719c:	2200      	movs	r2, #0
 801719e:	4604      	mov	r4, r0
 80171a0:	468a      	mov	sl, r1
 80171a2:	9305      	str	r3, [sp, #20]
 80171a4:	f88d 201e 	strb.w	r2, [sp, #30]
 80171a8:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 80171ac:	b322      	cbz	r2, 80171f8 <recv_custom_msg+0x64>
 80171ae:	f200 2902 	addw	r9, r0, #514	@ 0x202
 80171b2:	f10d 081f 	add.w	r8, sp, #31
 80171b6:	af05      	add	r7, sp, #20
 80171b8:	f10d 061e 	add.w	r6, sp, #30
 80171bc:	f44f 7500 	mov.w	r5, #512	@ 0x200
 80171c0:	e002      	b.n	80171c8 <recv_custom_msg+0x34>
 80171c2:	9b05      	ldr	r3, [sp, #20]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	dd0f      	ble.n	80171e8 <recv_custom_msg+0x54>
 80171c8:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 80171cc:	4623      	mov	r3, r4
 80171ce:	4622      	mov	r2, r4
 80171d0:	4648      	mov	r0, r9
 80171d2:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80171d6:	e9cd 5600 	strd	r5, r6, [sp]
 80171da:	f001 fcc3 	bl	8018b64 <uxr_read_framed_msg>
 80171de:	2800      	cmp	r0, #0
 80171e0:	d0ef      	beq.n	80171c2 <recv_custom_msg+0x2e>
 80171e2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80171e6:	b1b3      	cbz	r3, 8017216 <recv_custom_msg+0x82>
 80171e8:	4b0f      	ldr	r3, [pc, #60]	@ (8017228 <recv_custom_msg+0x94>)
 80171ea:	2000      	movs	r0, #0
 80171ec:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80171f0:	701a      	strb	r2, [r3, #0]
 80171f2:	b009      	add	sp, #36	@ 0x24
 80171f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171f8:	f10d 021f 	add.w	r2, sp, #31
 80171fc:	4601      	mov	r1, r0
 80171fe:	9200      	str	r2, [sp, #0]
 8017200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017204:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8017208:	47a8      	blx	r5
 801720a:	2800      	cmp	r0, #0
 801720c:	d0ec      	beq.n	80171e8 <recv_custom_msg+0x54>
 801720e:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8017212:	2b00      	cmp	r3, #0
 8017214:	d1e8      	bne.n	80171e8 <recv_custom_msg+0x54>
 8017216:	f8cb 0000 	str.w	r0, [fp]
 801721a:	2001      	movs	r0, #1
 801721c:	f8ca 4000 	str.w	r4, [sl]
 8017220:	b009      	add	sp, #36	@ 0x24
 8017222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017226:	bf00      	nop
 8017228:	24069274 	.word	0x24069274

0801722c <send_custom_msg>:
 801722c:	b530      	push	{r4, r5, lr}
 801722e:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 8017232:	b087      	sub	sp, #28
 8017234:	4614      	mov	r4, r2
 8017236:	b995      	cbnz	r5, 801725e <send_custom_msg+0x32>
 8017238:	f8d0 5270 	ldr.w	r5, [r0, #624]	@ 0x270
 801723c:	f10d 0317 	add.w	r3, sp, #23
 8017240:	47a8      	blx	r5
 8017242:	1e03      	subs	r3, r0, #0
 8017244:	bf18      	it	ne
 8017246:	2301      	movne	r3, #1
 8017248:	42a0      	cmp	r0, r4
 801724a:	bf18      	it	ne
 801724c:	2300      	movne	r3, #0
 801724e:	b91b      	cbnz	r3, 8017258 <send_custom_msg+0x2c>
 8017250:	4a0a      	ldr	r2, [pc, #40]	@ (801727c <send_custom_msg+0x50>)
 8017252:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8017256:	7011      	strb	r1, [r2, #0]
 8017258:	4618      	mov	r0, r3
 801725a:	b007      	add	sp, #28
 801725c:	bd30      	pop	{r4, r5, pc}
 801725e:	460b      	mov	r3, r1
 8017260:	2200      	movs	r2, #0
 8017262:	f10d 0117 	add.w	r1, sp, #23
 8017266:	9400      	str	r4, [sp, #0]
 8017268:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801726c:	4602      	mov	r2, r0
 801726e:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8017272:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8017276:	f001 fa97 	bl	80187a8 <uxr_write_framed_msg>
 801727a:	e7e2      	b.n	8017242 <send_custom_msg+0x16>
 801727c:	24069274 	.word	0x24069274

08017280 <uxr_set_custom_transport_callbacks>:
 8017280:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8017284:	9901      	ldr	r1, [sp, #4]
 8017286:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 801728a:	9b00      	ldr	r3, [sp, #0]
 801728c:	e9c0 319c 	strd	r3, r1, [r0, #624]	@ 0x270
 8017290:	4770      	bx	lr
 8017292:	bf00      	nop

08017294 <uxr_init_custom_transport>:
 8017294:	b538      	push	{r3, r4, r5, lr}
 8017296:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 801729a:	b303      	cbz	r3, 80172de <uxr_init_custom_transport+0x4a>
 801729c:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 80172a0:	4604      	mov	r4, r0
 80172a2:	b1e2      	cbz	r2, 80172de <uxr_init_custom_transport+0x4a>
 80172a4:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 80172a8:	b1ca      	cbz	r2, 80172de <uxr_init_custom_transport+0x4a>
 80172aa:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 80172ae:	b1b2      	cbz	r2, 80172de <uxr_init_custom_transport+0x4a>
 80172b0:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 80172b4:	4798      	blx	r3
 80172b6:	4605      	mov	r5, r0
 80172b8:	b188      	cbz	r0, 80172de <uxr_init_custom_transport+0x4a>
 80172ba:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 80172be:	b98b      	cbnz	r3, 80172e4 <uxr_init_custom_transport+0x50>
 80172c0:	4b0b      	ldr	r3, [pc, #44]	@ (80172f0 <uxr_init_custom_transport+0x5c>)
 80172c2:	4628      	mov	r0, r5
 80172c4:	490b      	ldr	r1, [pc, #44]	@ (80172f4 <uxr_init_custom_transport+0x60>)
 80172c6:	4a0c      	ldr	r2, [pc, #48]	@ (80172f8 <uxr_init_custom_transport+0x64>)
 80172c8:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 80172cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80172d0:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 80172d4:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 80172d8:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 80172dc:	bd38      	pop	{r3, r4, r5, pc}
 80172de:	2500      	movs	r5, #0
 80172e0:	4628      	mov	r0, r5
 80172e2:	bd38      	pop	{r3, r4, r5, pc}
 80172e4:	2100      	movs	r1, #0
 80172e6:	f204 2002 	addw	r0, r4, #514	@ 0x202
 80172ea:	f001 fa57 	bl	801879c <uxr_init_framing_io>
 80172ee:	e7e7      	b.n	80172c0 <uxr_init_custom_transport+0x2c>
 80172f0:	08017195 	.word	0x08017195
 80172f4:	0801722d 	.word	0x0801722d
 80172f8:	08017189 	.word	0x08017189

080172fc <uxr_close_custom_transport>:
 80172fc:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8017300:	4718      	bx	r3
 8017302:	bf00      	nop

08017304 <uxr_object_id>:
 8017304:	b082      	sub	sp, #8
 8017306:	2300      	movs	r3, #0
 8017308:	f88d 1006 	strb.w	r1, [sp, #6]
 801730c:	f360 030f 	bfi	r3, r0, #0, #16
 8017310:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8017314:	f362 431f 	bfi	r3, r2, #16, #16
 8017318:	4618      	mov	r0, r3
 801731a:	b002      	add	sp, #8
 801731c:	4770      	bx	lr
 801731e:	bf00      	nop

08017320 <uxr_object_id_from_raw>:
 8017320:	7843      	ldrb	r3, [r0, #1]
 8017322:	b082      	sub	sp, #8
 8017324:	7801      	ldrb	r1, [r0, #0]
 8017326:	2000      	movs	r0, #0
 8017328:	091a      	lsrs	r2, r3, #4
 801732a:	f003 030f 	and.w	r3, r3, #15
 801732e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8017332:	f88d 3006 	strb.w	r3, [sp, #6]
 8017336:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 801733a:	f362 000f 	bfi	r0, r2, #0, #16
 801733e:	f363 401f 	bfi	r0, r3, #16, #16
 8017342:	b002      	add	sp, #8
 8017344:	4770      	bx	lr
 8017346:	bf00      	nop

08017348 <uxr_object_id_to_raw>:
 8017348:	4602      	mov	r2, r0
 801734a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801734e:	b082      	sub	sp, #8
 8017350:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8017354:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8017358:	f881 c000 	strb.w	ip, [r1]
 801735c:	7048      	strb	r0, [r1, #1]
 801735e:	b002      	add	sp, #8
 8017360:	4770      	bx	lr
 8017362:	bf00      	nop

08017364 <uxr_ping_agent_session>:
 8017364:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017368:	4617      	mov	r7, r2
 801736a:	b091      	sub	sp, #68	@ 0x44
 801736c:	2210      	movs	r2, #16
 801736e:	4606      	mov	r6, r0
 8017370:	4688      	mov	r8, r1
 8017372:	a808      	add	r0, sp, #32
 8017374:	eb0d 0102 	add.w	r1, sp, r2
 8017378:	2500      	movs	r5, #0
 801737a:	f7fc fe8d 	bl	8014098 <ucdr_init_buffer>
 801737e:	4b1e      	ldr	r3, [pc, #120]	@ (80173f8 <uxr_ping_agent_session+0x94>)
 8017380:	2402      	movs	r4, #2
 8017382:	462a      	mov	r2, r5
 8017384:	881b      	ldrh	r3, [r3, #0]
 8017386:	a808      	add	r0, sp, #32
 8017388:	9500      	str	r5, [sp, #0]
 801738a:	f8ad 300a 	strh.w	r3, [sp, #10]
 801738e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8017392:	7831      	ldrb	r1, [r6, #0]
 8017394:	f8ad 3008 	strh.w	r3, [sp, #8]
 8017398:	462b      	mov	r3, r5
 801739a:	9403      	str	r4, [sp, #12]
 801739c:	f002 f9b4 	bl	8019708 <uxr_serialize_message_header>
 80173a0:	4621      	mov	r1, r4
 80173a2:	462b      	mov	r3, r5
 80173a4:	2208      	movs	r2, #8
 80173a6:	a808      	add	r0, sp, #32
 80173a8:	f001 ffb2 	bl	8019310 <uxr_buffer_submessage_header>
 80173ac:	4604      	mov	r4, r0
 80173ae:	a902      	add	r1, sp, #8
 80173b0:	a808      	add	r0, sp, #32
 80173b2:	f003 f8b5 	bl	801a520 <uxr_serialize_GET_INFO_Payload>
 80173b6:	b104      	cbz	r4, 80173ba <uxr_ping_agent_session+0x56>
 80173b8:	b918      	cbnz	r0, 80173c2 <uxr_ping_agent_session+0x5e>
 80173ba:	2000      	movs	r0, #0
 80173bc:	b011      	add	sp, #68	@ 0x44
 80173be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80173c2:	a808      	add	r0, sp, #32
 80173c4:	f7fc fe96 	bl	80140f4 <ucdr_buffer_length>
 80173c8:	4681      	mov	r9, r0
 80173ca:	e00d      	b.n	80173e8 <uxr_ping_agent_session+0x84>
 80173cc:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80173ce:	e9d3 0400 	ldrd	r0, r4, [r3]
 80173d2:	47a0      	blx	r4
 80173d4:	4604      	mov	r4, r0
 80173d6:	4641      	mov	r1, r8
 80173d8:	4630      	mov	r0, r6
 80173da:	f000 fe71 	bl	80180c0 <uxr_run_session_until_pong>
 80173de:	ea04 0c00 	and.w	ip, r4, r0
 80173e2:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 80173e6:	d1e9      	bne.n	80173bc <uxr_ping_agent_session+0x58>
 80173e8:	42af      	cmp	r7, r5
 80173ea:	464a      	mov	r2, r9
 80173ec:	a904      	add	r1, sp, #16
 80173ee:	f105 0501 	add.w	r5, r5, #1
 80173f2:	d1eb      	bne.n	80173cc <uxr_ping_agent_session+0x68>
 80173f4:	e7e1      	b.n	80173ba <uxr_ping_agent_session+0x56>
 80173f6:	bf00      	nop
 80173f8:	08023350 	.word	0x08023350

080173fc <uxr_ping_agent_attempts>:
 80173fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017400:	ed2d 8b02 	vpush	{d8}
 8017404:	b0d3      	sub	sp, #332	@ 0x14c
 8017406:	4606      	mov	r6, r0
 8017408:	468a      	mov	sl, r1
 801740a:	2400      	movs	r4, #0
 801740c:	a90c      	add	r1, sp, #48	@ 0x30
 801740e:	a810      	add	r0, sp, #64	@ 0x40
 8017410:	9205      	str	r2, [sp, #20]
 8017412:	2210      	movs	r2, #16
 8017414:	f7fc fe40 	bl	8014098 <ucdr_init_buffer>
 8017418:	4b53      	ldr	r3, [pc, #332]	@ (8017568 <uxr_ping_agent_attempts+0x16c>)
 801741a:	2502      	movs	r5, #2
 801741c:	4622      	mov	r2, r4
 801741e:	881b      	ldrh	r3, [r3, #0]
 8017420:	2180      	movs	r1, #128	@ 0x80
 8017422:	a810      	add	r0, sp, #64	@ 0x40
 8017424:	9400      	str	r4, [sp, #0]
 8017426:	f8ad 3082 	strh.w	r3, [sp, #130]	@ 0x82
 801742a:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 801742e:	9521      	str	r5, [sp, #132]	@ 0x84
 8017430:	f8ad 3080 	strh.w	r3, [sp, #128]	@ 0x80
 8017434:	4623      	mov	r3, r4
 8017436:	f002 f967 	bl	8019708 <uxr_serialize_message_header>
 801743a:	4623      	mov	r3, r4
 801743c:	4629      	mov	r1, r5
 801743e:	2208      	movs	r2, #8
 8017440:	a810      	add	r0, sp, #64	@ 0x40
 8017442:	f001 ff65 	bl	8019310 <uxr_buffer_submessage_header>
 8017446:	4681      	mov	r9, r0
 8017448:	a920      	add	r1, sp, #128	@ 0x80
 801744a:	a810      	add	r0, sp, #64	@ 0x40
 801744c:	f003 f868 	bl	801a520 <uxr_serialize_GET_INFO_Payload>
 8017450:	ea09 0000 	and.w	r0, r9, r0
 8017454:	f010 09ff 	ands.w	r9, r0, #255	@ 0xff
 8017458:	d107      	bne.n	801746a <uxr_ping_agent_attempts+0x6e>
 801745a:	f04f 0b00 	mov.w	fp, #0
 801745e:	4658      	mov	r0, fp
 8017460:	b053      	add	sp, #332	@ 0x14c
 8017462:	ecbd 8b02 	vpop	{d8}
 8017466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801746a:	a810      	add	r0, sp, #64	@ 0x40
 801746c:	9404      	str	r4, [sp, #16]
 801746e:	f7fc fe41 	bl	80140f4 <ucdr_buffer_length>
 8017472:	ee08 0a10 	vmov	s16, r0
 8017476:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801747a:	4293      	cmp	r3, r2
 801747c:	d0ed      	beq.n	801745a <uxr_ping_agent_attempts+0x5e>
 801747e:	ee18 2a10 	vmov	r2, s16
 8017482:	a90c      	add	r1, sp, #48	@ 0x30
 8017484:	4655      	mov	r5, sl
 8017486:	f04f 0800 	mov.w	r8, #0
 801748a:	e9d6 0300 	ldrd	r0, r3, [r6]
 801748e:	4798      	blx	r3
 8017490:	f001 ff84 	bl	801939c <uxr_millis>
 8017494:	9003      	str	r0, [sp, #12]
 8017496:	e00b      	b.n	80174b0 <uxr_ping_agent_attempts+0xb4>
 8017498:	f001 ff80 	bl	801939c <uxr_millis>
 801749c:	9b03      	ldr	r3, [sp, #12]
 801749e:	1ac0      	subs	r0, r0, r3
 80174a0:	1a2d      	subs	r5, r5, r0
 80174a2:	f001 ff7b 	bl	801939c <uxr_millis>
 80174a6:	9003      	str	r0, [sp, #12]
 80174a8:	2d00      	cmp	r5, #0
 80174aa:	dd30      	ble.n	801750e <uxr_ping_agent_attempts+0x112>
 80174ac:	2f00      	cmp	r7, #0
 80174ae:	d02e      	beq.n	801750e <uxr_ping_agent_attempts+0x112>
 80174b0:	4653      	mov	r3, sl
 80174b2:	aa09      	add	r2, sp, #36	@ 0x24
 80174b4:	a908      	add	r1, sp, #32
 80174b6:	6830      	ldr	r0, [r6, #0]
 80174b8:	68b4      	ldr	r4, [r6, #8]
 80174ba:	464f      	mov	r7, r9
 80174bc:	f8cd 8020 	str.w	r8, [sp, #32]
 80174c0:	47a0      	blx	r4
 80174c2:	4683      	mov	fp, r0
 80174c4:	2800      	cmp	r0, #0
 80174c6:	d0e7      	beq.n	8017498 <uxr_ping_agent_attempts+0x9c>
 80174c8:	a818      	add	r0, sp, #96	@ 0x60
 80174ca:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80174ce:	f7fc fde3 	bl	8014098 <ucdr_init_buffer>
 80174d2:	ab07      	add	r3, sp, #28
 80174d4:	f10d 0219 	add.w	r2, sp, #25
 80174d8:	a918      	add	r1, sp, #96	@ 0x60
 80174da:	a80a      	add	r0, sp, #40	@ 0x28
 80174dc:	e9cd 880a 	strd	r8, r8, [sp, #40]	@ 0x28
 80174e0:	f001 f8e2 	bl	80186a8 <uxr_read_session_header>
 80174e4:	22c8      	movs	r2, #200	@ 0xc8
 80174e6:	2100      	movs	r1, #0
 80174e8:	a820      	add	r0, sp, #128	@ 0x80
 80174ea:	f00a fe79 	bl	80221e0 <memset>
 80174ee:	a818      	add	r0, sp, #96	@ 0x60
 80174f0:	f7fc fe04 	bl	80140fc <ucdr_buffer_remaining>
 80174f4:	2804      	cmp	r0, #4
 80174f6:	d816      	bhi.n	8017526 <uxr_ping_agent_attempts+0x12a>
 80174f8:	f89d 3135 	ldrb.w	r3, [sp, #309]	@ 0x135
 80174fc:	2b00      	cmp	r3, #0
 80174fe:	bf13      	iteet	ne
 8017500:	f04f 0b01 	movne.w	fp, #1
 8017504:	f04f 0b00 	moveq.w	fp, #0
 8017508:	2701      	moveq	r7, #1
 801750a:	2700      	movne	r7, #0
 801750c:	e7c4      	b.n	8017498 <uxr_ping_agent_attempts+0x9c>
 801750e:	9b04      	ldr	r3, [sp, #16]
 8017510:	3301      	adds	r3, #1
 8017512:	9304      	str	r3, [sp, #16]
 8017514:	f1bb 0f00 	cmp.w	fp, #0
 8017518:	d0ad      	beq.n	8017476 <uxr_ping_agent_attempts+0x7a>
 801751a:	4658      	mov	r0, fp
 801751c:	b053      	add	sp, #332	@ 0x14c
 801751e:	ecbd 8b02 	vpop	{d8}
 8017522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017526:	f10d 031e 	add.w	r3, sp, #30
 801752a:	f10d 021b 	add.w	r2, sp, #27
 801752e:	f10d 011a 	add.w	r1, sp, #26
 8017532:	a818      	add	r0, sp, #96	@ 0x60
 8017534:	f88d 801a 	strb.w	r8, [sp, #26]
 8017538:	f8ad 801e 	strh.w	r8, [sp, #30]
 801753c:	f88d 801b 	strb.w	r8, [sp, #27]
 8017540:	f002 f934 	bl	80197ac <uxr_deserialize_submessage_header>
 8017544:	a818      	add	r0, sp, #96	@ 0x60
 8017546:	f7fc fdd9 	bl	80140fc <ucdr_buffer_remaining>
 801754a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801754e:	4298      	cmp	r0, r3
 8017550:	d3d2      	bcc.n	80174f8 <uxr_ping_agent_attempts+0xfc>
 8017552:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8017556:	2b06      	cmp	r3, #6
 8017558:	d1ce      	bne.n	80174f8 <uxr_ping_agent_attempts+0xfc>
 801755a:	a918      	add	r1, sp, #96	@ 0x60
 801755c:	a820      	add	r0, sp, #128	@ 0x80
 801755e:	f88d 8135 	strb.w	r8, [sp, #309]	@ 0x135
 8017562:	f000 f997 	bl	8017894 <read_submessage_info>
 8017566:	e7c7      	b.n	80174f8 <uxr_ping_agent_attempts+0xfc>
 8017568:	08023350 	.word	0x08023350

0801756c <on_get_fragmentation_info>:
 801756c:	b500      	push	{lr}
 801756e:	b08b      	sub	sp, #44	@ 0x2c
 8017570:	4601      	mov	r1, r0
 8017572:	2204      	movs	r2, #4
 8017574:	a802      	add	r0, sp, #8
 8017576:	f7fc fd8f 	bl	8014098 <ucdr_init_buffer>
 801757a:	f10d 0305 	add.w	r3, sp, #5
 801757e:	f10d 0206 	add.w	r2, sp, #6
 8017582:	a901      	add	r1, sp, #4
 8017584:	a802      	add	r0, sp, #8
 8017586:	f001 fedd 	bl	8019344 <uxr_read_submessage_header>
 801758a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801758e:	2b0d      	cmp	r3, #13
 8017590:	d003      	beq.n	801759a <on_get_fragmentation_info+0x2e>
 8017592:	2000      	movs	r0, #0
 8017594:	b00b      	add	sp, #44	@ 0x2c
 8017596:	f85d fb04 	ldr.w	pc, [sp], #4
 801759a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801759e:	f013 0f02 	tst.w	r3, #2
 80175a2:	bf14      	ite	ne
 80175a4:	2002      	movne	r0, #2
 80175a6:	2001      	moveq	r0, #1
 80175a8:	b00b      	add	sp, #44	@ 0x2c
 80175aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80175ae:	bf00      	nop

080175b0 <read_submessage_get_info>:
 80175b0:	b570      	push	{r4, r5, r6, lr}
 80175b2:	2500      	movs	r5, #0
 80175b4:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80175b8:	460e      	mov	r6, r1
 80175ba:	4604      	mov	r4, r0
 80175bc:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80175c0:	4629      	mov	r1, r5
 80175c2:	a810      	add	r0, sp, #64	@ 0x40
 80175c4:	9503      	str	r5, [sp, #12]
 80175c6:	9504      	str	r5, [sp, #16]
 80175c8:	f00a fe0a 	bl	80221e0 <memset>
 80175cc:	a903      	add	r1, sp, #12
 80175ce:	4630      	mov	r0, r6
 80175d0:	f002 ffbc 	bl	801a54c <uxr_deserialize_GET_INFO_Payload>
 80175d4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80175d8:	4620      	mov	r0, r4
 80175da:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80175de:	f001 f8a3 	bl	8018728 <uxr_session_header_offset>
 80175e2:	462b      	mov	r3, r5
 80175e4:	220c      	movs	r2, #12
 80175e6:	a905      	add	r1, sp, #20
 80175e8:	9000      	str	r0, [sp, #0]
 80175ea:	a808      	add	r0, sp, #32
 80175ec:	f7fc fd42 	bl	8014074 <ucdr_init_buffer_origin_offset>
 80175f0:	a910      	add	r1, sp, #64	@ 0x40
 80175f2:	a808      	add	r0, sp, #32
 80175f4:	f003 f81e 	bl	801a634 <uxr_serialize_INFO_Payload>
 80175f8:	9b08      	ldr	r3, [sp, #32]
 80175fa:	462a      	mov	r2, r5
 80175fc:	4629      	mov	r1, r5
 80175fe:	4620      	mov	r0, r4
 8017600:	f001 f83e 	bl	8018680 <uxr_stamp_session_header>
 8017604:	a808      	add	r0, sp, #32
 8017606:	f7fc fd75 	bl	80140f4 <ucdr_buffer_length>
 801760a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801760c:	4602      	mov	r2, r0
 801760e:	a905      	add	r1, sp, #20
 8017610:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017614:	47a0      	blx	r4
 8017616:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 801761a:	bd70      	pop	{r4, r5, r6, pc}

0801761c <write_submessage_acknack.isra.0>:
 801761c:	b570      	push	{r4, r5, r6, lr}
 801761e:	b092      	sub	sp, #72	@ 0x48
 8017620:	4605      	mov	r5, r0
 8017622:	460e      	mov	r6, r1
 8017624:	4614      	mov	r4, r2
 8017626:	f001 f87f 	bl	8018728 <uxr_session_header_offset>
 801762a:	a905      	add	r1, sp, #20
 801762c:	9000      	str	r0, [sp, #0]
 801762e:	2300      	movs	r3, #0
 8017630:	a80a      	add	r0, sp, #40	@ 0x28
 8017632:	2211      	movs	r2, #17
 8017634:	f7fc fd1e 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8017638:	2218      	movs	r2, #24
 801763a:	2300      	movs	r3, #0
 801763c:	210a      	movs	r1, #10
 801763e:	fb02 5404 	mla	r4, r2, r4, r5
 8017642:	a80a      	add	r0, sp, #40	@ 0x28
 8017644:	2205      	movs	r2, #5
 8017646:	3450      	adds	r4, #80	@ 0x50
 8017648:	f001 fe62 	bl	8019310 <uxr_buffer_submessage_header>
 801764c:	a903      	add	r1, sp, #12
 801764e:	4620      	mov	r0, r4
 8017650:	f008 fece 	bl	80203f0 <uxr_compute_acknack>
 8017654:	ba40      	rev16	r0, r0
 8017656:	a903      	add	r1, sp, #12
 8017658:	f88d 6010 	strb.w	r6, [sp, #16]
 801765c:	f8ad 000e 	strh.w	r0, [sp, #14]
 8017660:	a80a      	add	r0, sp, #40	@ 0x28
 8017662:	f003 f859 	bl	801a718 <uxr_serialize_ACKNACK_Payload>
 8017666:	2200      	movs	r2, #0
 8017668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801766a:	4628      	mov	r0, r5
 801766c:	4611      	mov	r1, r2
 801766e:	f001 f807 	bl	8018680 <uxr_stamp_session_header>
 8017672:	a80a      	add	r0, sp, #40	@ 0x28
 8017674:	f7fc fd3e 	bl	80140f4 <ucdr_buffer_length>
 8017678:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 801767a:	4602      	mov	r2, r0
 801767c:	a905      	add	r1, sp, #20
 801767e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017682:	47a0      	blx	r4
 8017684:	b012      	add	sp, #72	@ 0x48
 8017686:	bd70      	pop	{r4, r5, r6, pc}

08017688 <uxr_init_session>:
 8017688:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80176c0 <uxr_init_session+0x38>
 801768c:	2300      	movs	r3, #0
 801768e:	b510      	push	{r4, lr}
 8017690:	4604      	mov	r4, r0
 8017692:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8017696:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 801769a:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 801769e:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 80176a2:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 80176a6:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 80176aa:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80176ae:	2181      	movs	r1, #129	@ 0x81
 80176b0:	f000 ff4a 	bl	8018548 <uxr_init_session_info>
 80176b4:	f104 0008 	add.w	r0, r4, #8
 80176b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80176bc:	f001 bd44 	b.w	8019148 <uxr_init_stream_storage>
	...

080176c8 <uxr_set_status_callback>:
 80176c8:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80176cc:	4770      	bx	lr
 80176ce:	bf00      	nop

080176d0 <uxr_set_topic_callback>:
 80176d0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80176d4:	4770      	bx	lr
 80176d6:	bf00      	nop

080176d8 <uxr_set_request_callback>:
 80176d8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80176dc:	4770      	bx	lr
 80176de:	bf00      	nop

080176e0 <uxr_set_reply_callback>:
 80176e0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80176e4:	4770      	bx	lr
 80176e6:	bf00      	nop

080176e8 <uxr_create_output_best_effort_stream>:
 80176e8:	b510      	push	{r4, lr}
 80176ea:	4604      	mov	r4, r0
 80176ec:	b084      	sub	sp, #16
 80176ee:	e9cd 2100 	strd	r2, r1, [sp]
 80176f2:	f001 f819 	bl	8018728 <uxr_session_header_offset>
 80176f6:	4603      	mov	r3, r0
 80176f8:	f104 0008 	add.w	r0, r4, #8
 80176fc:	e9dd 2100 	ldrd	r2, r1, [sp]
 8017700:	b004      	add	sp, #16
 8017702:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017706:	f001 bd65 	b.w	80191d4 <uxr_add_output_best_effort_buffer>
 801770a:	bf00      	nop

0801770c <uxr_create_output_reliable_stream>:
 801770c:	b530      	push	{r4, r5, lr}
 801770e:	b089      	sub	sp, #36	@ 0x24
 8017710:	4604      	mov	r4, r0
 8017712:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017716:	9303      	str	r3, [sp, #12]
 8017718:	f001 f806 	bl	8018728 <uxr_session_header_offset>
 801771c:	4605      	mov	r5, r0
 801771e:	9905      	ldr	r1, [sp, #20]
 8017720:	f104 0008 	add.w	r0, r4, #8
 8017724:	9500      	str	r5, [sp, #0]
 8017726:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 801772a:	f001 fd67 	bl	80191fc <uxr_add_output_reliable_buffer>
 801772e:	2200      	movs	r2, #0
 8017730:	fa5f fc80 	uxtb.w	ip, r0
 8017734:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8017738:	f3c0 4107 	ubfx	r1, r0, #16, #8
 801773c:	0e03      	lsrs	r3, r0, #24
 801773e:	f36c 0207 	bfi	r2, ip, #0, #8
 8017742:	f364 220f 	bfi	r2, r4, #8, #8
 8017746:	f361 4217 	bfi	r2, r1, #16, #8
 801774a:	f363 621f 	bfi	r2, r3, #24, #8
 801774e:	4610      	mov	r0, r2
 8017750:	b009      	add	sp, #36	@ 0x24
 8017752:	bd30      	pop	{r4, r5, pc}

08017754 <uxr_create_input_best_effort_stream>:
 8017754:	b082      	sub	sp, #8
 8017756:	3008      	adds	r0, #8
 8017758:	b002      	add	sp, #8
 801775a:	f001 bd69 	b.w	8019230 <uxr_add_input_best_effort_buffer>
 801775e:	bf00      	nop

08017760 <uxr_create_input_reliable_stream>:
 8017760:	b510      	push	{r4, lr}
 8017762:	4c0c      	ldr	r4, [pc, #48]	@ (8017794 <uxr_create_input_reliable_stream+0x34>)
 8017764:	b084      	sub	sp, #16
 8017766:	3008      	adds	r0, #8
 8017768:	9400      	str	r4, [sp, #0]
 801776a:	f001 fd77 	bl	801925c <uxr_add_input_reliable_buffer>
 801776e:	2200      	movs	r2, #0
 8017770:	fa5f fe80 	uxtb.w	lr, r0
 8017774:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 8017778:	f3c0 4107 	ubfx	r1, r0, #16, #8
 801777c:	0e03      	lsrs	r3, r0, #24
 801777e:	f36e 0207 	bfi	r2, lr, #0, #8
 8017782:	f36c 220f 	bfi	r2, ip, #8, #8
 8017786:	f361 4217 	bfi	r2, r1, #16, #8
 801778a:	f363 621f 	bfi	r2, r3, #24, #8
 801778e:	4610      	mov	r0, r2
 8017790:	b004      	add	sp, #16
 8017792:	bd10      	pop	{r4, pc}
 8017794:	0801756d 	.word	0x0801756d

08017798 <uxr_epoch_nanos>:
 8017798:	b510      	push	{r4, lr}
 801779a:	4604      	mov	r4, r0
 801779c:	f001 fe1a 	bl	80193d4 <uxr_nanos>
 80177a0:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 80177a4:	1ac0      	subs	r0, r0, r3
 80177a6:	eb61 0102 	sbc.w	r1, r1, r2
 80177aa:	bd10      	pop	{r4, pc}

080177ac <uxr_flash_output_streams>:
 80177ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80177b0:	7e03      	ldrb	r3, [r0, #24]
 80177b2:	b084      	sub	sp, #16
 80177b4:	4604      	mov	r4, r0
 80177b6:	b1fb      	cbz	r3, 80177f8 <uxr_flash_output_streams+0x4c>
 80177b8:	f04f 0900 	mov.w	r9, #0
 80177bc:	f10d 0802 	add.w	r8, sp, #2
 80177c0:	af03      	add	r7, sp, #12
 80177c2:	ae02      	add	r6, sp, #8
 80177c4:	4648      	mov	r0, r9
 80177c6:	2201      	movs	r2, #1
 80177c8:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80177cc:	4611      	mov	r1, r2
 80177ce:	3508      	adds	r5, #8
 80177d0:	f001 fc60 	bl	8019094 <uxr_stream_id>
 80177d4:	4684      	mov	ip, r0
 80177d6:	4643      	mov	r3, r8
 80177d8:	463a      	mov	r2, r7
 80177da:	4631      	mov	r1, r6
 80177dc:	4628      	mov	r0, r5
 80177de:	f8cd c004 	str.w	ip, [sp, #4]
 80177e2:	f008 fe8f 	bl	8020504 <uxr_prepare_best_effort_buffer_to_send>
 80177e6:	2800      	cmp	r0, #0
 80177e8:	d13d      	bne.n	8017866 <uxr_flash_output_streams+0xba>
 80177ea:	f109 0901 	add.w	r9, r9, #1
 80177ee:	7e23      	ldrb	r3, [r4, #24]
 80177f0:	fa5f f089 	uxtb.w	r0, r9
 80177f4:	4283      	cmp	r3, r0
 80177f6:	d8e6      	bhi.n	80177c6 <uxr_flash_output_streams+0x1a>
 80177f8:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 80177fc:	b383      	cbz	r3, 8017860 <uxr_flash_output_streams+0xb4>
 80177fe:	f04f 0900 	mov.w	r9, #0
 8017802:	f10d 0802 	add.w	r8, sp, #2
 8017806:	af03      	add	r7, sp, #12
 8017808:	ae02      	add	r6, sp, #8
 801780a:	4648      	mov	r0, r9
 801780c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8017810:	2201      	movs	r2, #1
 8017812:	2102      	movs	r1, #2
 8017814:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8017818:	f001 fc3c 	bl	8019094 <uxr_stream_id>
 801781c:	9001      	str	r0, [sp, #4]
 801781e:	3520      	adds	r5, #32
 8017820:	e00c      	b.n	801783c <uxr_flash_output_streams+0x90>
 8017822:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8017826:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801782a:	9b02      	ldr	r3, [sp, #8]
 801782c:	f000 ff28 	bl	8018680 <uxr_stamp_session_header>
 8017830:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8017832:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8017836:	e9d3 0a00 	ldrd	r0, sl, [r3]
 801783a:	47d0      	blx	sl
 801783c:	4643      	mov	r3, r8
 801783e:	463a      	mov	r2, r7
 8017840:	4631      	mov	r1, r6
 8017842:	4628      	mov	r0, r5
 8017844:	f009 f880 	bl	8020948 <uxr_prepare_next_reliable_buffer_to_send>
 8017848:	4603      	mov	r3, r0
 801784a:	4620      	mov	r0, r4
 801784c:	2b00      	cmp	r3, #0
 801784e:	d1e8      	bne.n	8017822 <uxr_flash_output_streams+0x76>
 8017850:	f109 0901 	add.w	r9, r9, #1
 8017854:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8017858:	fa5f f089 	uxtb.w	r0, r9
 801785c:	4283      	cmp	r3, r0
 801785e:	d8d5      	bhi.n	801780c <uxr_flash_output_streams+0x60>
 8017860:	b004      	add	sp, #16
 8017862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017866:	9b02      	ldr	r3, [sp, #8]
 8017868:	4620      	mov	r0, r4
 801786a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801786e:	f109 0901 	add.w	r9, r9, #1
 8017872:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8017876:	f000 ff03 	bl	8018680 <uxr_stamp_session_header>
 801787a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801787c:	9a03      	ldr	r2, [sp, #12]
 801787e:	685d      	ldr	r5, [r3, #4]
 8017880:	6818      	ldr	r0, [r3, #0]
 8017882:	9902      	ldr	r1, [sp, #8]
 8017884:	47a8      	blx	r5
 8017886:	7e23      	ldrb	r3, [r4, #24]
 8017888:	fa5f f089 	uxtb.w	r0, r9
 801788c:	4283      	cmp	r3, r0
 801788e:	d89a      	bhi.n	80177c6 <uxr_flash_output_streams+0x1a>
 8017890:	e7b2      	b.n	80177f8 <uxr_flash_output_streams+0x4c>
 8017892:	bf00      	nop

08017894 <read_submessage_info>:
 8017894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017898:	460d      	mov	r5, r1
 801789a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801789e:	4606      	mov	r6, r0
 80178a0:	4669      	mov	r1, sp
 80178a2:	4628      	mov	r0, r5
 80178a4:	f002 fd4e 	bl	801a344 <uxr_deserialize_BaseObjectReply>
 80178a8:	4604      	mov	r4, r0
 80178aa:	a902      	add	r1, sp, #8
 80178ac:	4628      	mov	r0, r5
 80178ae:	f89d 7005 	ldrb.w	r7, [sp, #5]
 80178b2:	f7fb f96f 	bl	8012b94 <ucdr_deserialize_bool>
 80178b6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80178ba:	4004      	ands	r4, r0
 80178bc:	b2e4      	uxtb	r4, r4
 80178be:	b95b      	cbnz	r3, 80178d8 <read_submessage_info+0x44>
 80178c0:	a987      	add	r1, sp, #540	@ 0x21c
 80178c2:	4628      	mov	r0, r5
 80178c4:	f7fb f966 	bl	8012b94 <ucdr_deserialize_bool>
 80178c8:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80178cc:	4680      	mov	r8, r0
 80178ce:	b94b      	cbnz	r3, 80178e4 <read_submessage_info+0x50>
 80178d0:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80178d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178d8:	a903      	add	r1, sp, #12
 80178da:	4628      	mov	r0, r5
 80178dc:	f002 fbde 	bl	801a09c <uxr_deserialize_ObjectVariant>
 80178e0:	4004      	ands	r4, r0
 80178e2:	e7ed      	b.n	80178c0 <read_submessage_info+0x2c>
 80178e4:	a988      	add	r1, sp, #544	@ 0x220
 80178e6:	4628      	mov	r0, r5
 80178e8:	f7fb f982 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 80178ec:	ea14 0f08 	tst.w	r4, r8
 80178f0:	d0ee      	beq.n	80178d0 <read_submessage_info+0x3c>
 80178f2:	2800      	cmp	r0, #0
 80178f4:	d0ec      	beq.n	80178d0 <read_submessage_info+0x3c>
 80178f6:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80178fa:	2b0d      	cmp	r3, #13
 80178fc:	d1e8      	bne.n	80178d0 <read_submessage_info+0x3c>
 80178fe:	a98a      	add	r1, sp, #552	@ 0x228
 8017900:	4628      	mov	r0, r5
 8017902:	f7fb ff1b 	bl	801373c <ucdr_deserialize_int16_t>
 8017906:	b138      	cbz	r0, 8017918 <read_submessage_info+0x84>
 8017908:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 801790c:	2b00      	cmp	r3, #0
 801790e:	dd06      	ble.n	801791e <read_submessage_info+0x8a>
 8017910:	2f00      	cmp	r7, #0
 8017912:	bf14      	ite	ne
 8017914:	2001      	movne	r0, #1
 8017916:	2002      	moveq	r0, #2
 8017918:	f886 00b5 	strb.w	r0, [r6, #181]	@ 0xb5
 801791c:	e7d8      	b.n	80178d0 <read_submessage_info+0x3c>
 801791e:	2000      	movs	r0, #0
 8017920:	e7fa      	b.n	8017918 <read_submessage_info+0x84>
 8017922:	bf00      	nop

08017924 <read_submessage_list>:
 8017924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017928:	4604      	mov	r4, r0
 801792a:	b097      	sub	sp, #92	@ 0x5c
 801792c:	460d      	mov	r5, r1
 801792e:	4ec1      	ldr	r6, [pc, #772]	@ (8017c34 <read_submessage_list+0x310>)
 8017930:	9209      	str	r2, [sp, #36]	@ 0x24
 8017932:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8017936:	aa0c      	add	r2, sp, #48	@ 0x30
 8017938:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 801793c:	4628      	mov	r0, r5
 801793e:	f001 fd01 	bl	8019344 <uxr_read_submessage_header>
 8017942:	2800      	cmp	r0, #0
 8017944:	f000 8142 	beq.w	8017bcc <read_submessage_list+0x2a8>
 8017948:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 801794c:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8017950:	3b02      	subs	r3, #2
 8017952:	2b0d      	cmp	r3, #13
 8017954:	d8ed      	bhi.n	8017932 <read_submessage_list+0xe>
 8017956:	a101      	add	r1, pc, #4	@ (adr r1, 801795c <read_submessage_list+0x38>)
 8017958:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801795c:	08017bc3 	.word	0x08017bc3
 8017960:	08017933 	.word	0x08017933
 8017964:	08017bb3 	.word	0x08017bb3
 8017968:	08017b51 	.word	0x08017b51
 801796c:	08017b47 	.word	0x08017b47
 8017970:	08017933 	.word	0x08017933
 8017974:	08017933 	.word	0x08017933
 8017978:	08017a9d 	.word	0x08017a9d
 801797c:	08017a2f 	.word	0x08017a2f
 8017980:	080179ef 	.word	0x080179ef
 8017984:	08017933 	.word	0x08017933
 8017988:	08017933 	.word	0x08017933
 801798c:	08017933 	.word	0x08017933
 8017990:	08017995 	.word	0x08017995
 8017994:	a910      	add	r1, sp, #64	@ 0x40
 8017996:	4628      	mov	r0, r5
 8017998:	f002 ff20 	bl	801a7dc <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 801799c:	f8d4 8090 	ldr.w	r8, [r4, #144]	@ 0x90
 80179a0:	f1b8 0f00 	cmp.w	r8, #0
 80179a4:	f000 811a 	beq.w	8017bdc <read_submessage_list+0x2b8>
 80179a8:	f001 fd14 	bl	80193d4 <uxr_nanos>
 80179ac:	4602      	mov	r2, r0
 80179ae:	460b      	mov	r3, r1
 80179b0:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80179b4:	2100      	movs	r1, #0
 80179b6:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 80179b8:	9006      	str	r0, [sp, #24]
 80179ba:	468c      	mov	ip, r1
 80179bc:	9815      	ldr	r0, [sp, #84]	@ 0x54
 80179be:	fbc7 0c06 	smlal	r0, ip, r7, r6
 80179c2:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80179c4:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 80179c8:	468c      	mov	ip, r1
 80179ca:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80179cc:	fbc7 0c06 	smlal	r0, ip, r7, r6
 80179d0:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 80179d4:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	@ 0x48
 80179d8:	fbc7 0106 	smlal	r0, r1, r7, r6
 80179dc:	e9cd 0100 	strd	r0, r1, [sp]
 80179e0:	4620      	mov	r0, r4
 80179e2:	47c0      	blx	r8
 80179e4:	f04f 0301 	mov.w	r3, #1
 80179e8:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 80179ec:	e7a1      	b.n	8017932 <read_submessage_list+0xe>
 80179ee:	a910      	add	r1, sp, #64	@ 0x40
 80179f0:	4628      	mov	r0, r5
 80179f2:	f002 fed1 	bl	801a798 <uxr_deserialize_HEARTBEAT_Payload>
 80179f6:	2100      	movs	r1, #0
 80179f8:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80179fc:	f001 fb78 	bl	80190f0 <uxr_stream_id_from_raw>
 8017a00:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8017a04:	900f      	str	r0, [sp, #60]	@ 0x3c
 8017a06:	f104 0008 	add.w	r0, r4, #8
 8017a0a:	4641      	mov	r1, r8
 8017a0c:	f001 fc5e 	bl	80192cc <uxr_get_input_reliable_stream>
 8017a10:	2800      	cmp	r0, #0
 8017a12:	d08e      	beq.n	8017932 <read_submessage_list+0xe>
 8017a14:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8017a18:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8017a1c:	f008 fcdc 	bl	80203d8 <uxr_process_heartbeat>
 8017a20:	4642      	mov	r2, r8
 8017a22:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8017a26:	4620      	mov	r0, r4
 8017a28:	f7ff fdf8 	bl	801761c <write_submessage_acknack.isra.0>
 8017a2c:	e781      	b.n	8017932 <read_submessage_list+0xe>
 8017a2e:	a910      	add	r1, sp, #64	@ 0x40
 8017a30:	4628      	mov	r0, r5
 8017a32:	f002 fe89 	bl	801a748 <uxr_deserialize_ACKNACK_Payload>
 8017a36:	2100      	movs	r1, #0
 8017a38:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8017a3c:	f001 fb58 	bl	80190f0 <uxr_stream_id_from_raw>
 8017a40:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8017a44:	900d      	str	r0, [sp, #52]	@ 0x34
 8017a46:	f104 0008 	add.w	r0, r4, #8
 8017a4a:	f001 fc29 	bl	80192a0 <uxr_get_output_reliable_stream>
 8017a4e:	4680      	mov	r8, r0
 8017a50:	2800      	cmp	r0, #0
 8017a52:	f43f af6e 	beq.w	8017932 <read_submessage_list+0xe>
 8017a56:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 8017a5a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8017a5e:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8017a62:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8017a66:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8017a6a:	b289      	uxth	r1, r1
 8017a6c:	f009 f814 	bl	8020a98 <uxr_process_acknack>
 8017a70:	4640      	mov	r0, r8
 8017a72:	f008 ffd5 	bl	8020a20 <uxr_begin_output_nack_buffer_it>
 8017a76:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8017a7a:	e005      	b.n	8017a88 <read_submessage_list+0x164>
 8017a7c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8017a7e:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	@ 0x38
 8017a82:	e9d3 0900 	ldrd	r0, r9, [r3]
 8017a86:	47c8      	blx	r9
 8017a88:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8017a8c:	aa0f      	add	r2, sp, #60	@ 0x3c
 8017a8e:	4651      	mov	r1, sl
 8017a90:	4640      	mov	r0, r8
 8017a92:	f008 ffc7 	bl	8020a24 <uxr_next_reliable_nack_buffer_to_send>
 8017a96:	2800      	cmp	r0, #0
 8017a98:	d1f0      	bne.n	8017a7c <read_submessage_list+0x158>
 8017a9a:	e74a      	b.n	8017932 <read_submessage_list+0xe>
 8017a9c:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8017aa0:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8017aa4:	f8bd 8030 	ldrh.w	r8, [sp, #48]	@ 0x30
 8017aa8:	4628      	mov	r0, r5
 8017aaa:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 8017aae:	4651      	mov	r1, sl
 8017ab0:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8017ab4:	f1a8 0804 	sub.w	r8, r8, #4
 8017ab8:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8017abc:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8017ac0:	fa1f f888 	uxth.w	r8, r8
 8017ac4:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8017ac8:	f009 090e 	and.w	r9, r9, #14
 8017acc:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8017ad0:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8017ad4:	f002 fb84 	bl	801a1e0 <uxr_deserialize_BaseObjectRequest>
 8017ad8:	4650      	mov	r0, sl
 8017ada:	a90f      	add	r1, sp, #60	@ 0x3c
 8017adc:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8017ae0:	f000 fe4a 	bl	8018778 <uxr_parse_base_object_request>
 8017ae4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017ae6:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8017aea:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8017aee:	9110      	str	r1, [sp, #64]	@ 0x40
 8017af0:	f1bb 0f00 	cmp.w	fp, #0
 8017af4:	d006      	beq.n	8017b04 <read_submessage_list+0x1e0>
 8017af6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8017afa:	4652      	mov	r2, sl
 8017afc:	4620      	mov	r0, r4
 8017afe:	9300      	str	r3, [sp, #0]
 8017b00:	2300      	movs	r3, #0
 8017b02:	47d8      	blx	fp
 8017b04:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8017b06:	b182      	cbz	r2, 8017b2a <read_submessage_list+0x206>
 8017b08:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8017b0a:	f04f 0c00 	mov.w	ip, #0
 8017b0e:	3902      	subs	r1, #2
 8017b10:	e003      	b.n	8017b1a <read_submessage_list+0x1f6>
 8017b12:	f10c 0c01 	add.w	ip, ip, #1
 8017b16:	4594      	cmp	ip, r2
 8017b18:	d007      	beq.n	8017b2a <read_submessage_list+0x206>
 8017b1a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8017b1e:	4553      	cmp	r3, sl
 8017b20:	d1f7      	bne.n	8017b12 <read_submessage_list+0x1ee>
 8017b22:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8017b24:	2200      	movs	r2, #0
 8017b26:	f803 200c 	strb.w	r2, [r3, ip]
 8017b2a:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8017b2e:	464b      	mov	r3, r9
 8017b30:	4642      	mov	r2, r8
 8017b32:	4620      	mov	r0, r4
 8017b34:	9102      	str	r1, [sp, #8]
 8017b36:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017b38:	9101      	str	r1, [sp, #4]
 8017b3a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8017b3c:	9100      	str	r1, [sp, #0]
 8017b3e:	4629      	mov	r1, r5
 8017b40:	f009 f86c 	bl	8020c1c <read_submessage_format>
 8017b44:	e6f5      	b.n	8017932 <read_submessage_list+0xe>
 8017b46:	4629      	mov	r1, r5
 8017b48:	4620      	mov	r0, r4
 8017b4a:	f7ff fea3 	bl	8017894 <read_submessage_info>
 8017b4e:	e6f0      	b.n	8017932 <read_submessage_list+0xe>
 8017b50:	2a00      	cmp	r2, #0
 8017b52:	d03e      	beq.n	8017bd2 <read_submessage_list+0x2ae>
 8017b54:	a910      	add	r1, sp, #64	@ 0x40
 8017b56:	4628      	mov	r0, r5
 8017b58:	f002 fd4e 	bl	801a5f8 <uxr_deserialize_STATUS_Payload>
 8017b5c:	a90e      	add	r1, sp, #56	@ 0x38
 8017b5e:	aa0d      	add	r2, sp, #52	@ 0x34
 8017b60:	a810      	add	r0, sp, #64	@ 0x40
 8017b62:	f000 fe09 	bl	8018778 <uxr_parse_base_object_request>
 8017b66:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8017b68:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8017b6c:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 8017b70:	f8bd 8034 	ldrh.w	r8, [sp, #52]	@ 0x34
 8017b74:	910f      	str	r1, [sp, #60]	@ 0x3c
 8017b76:	f1ba 0f00 	cmp.w	sl, #0
 8017b7a:	d006      	beq.n	8017b8a <read_submessage_list+0x266>
 8017b7c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8017b80:	4642      	mov	r2, r8
 8017b82:	4620      	mov	r0, r4
 8017b84:	9300      	str	r3, [sp, #0]
 8017b86:	464b      	mov	r3, r9
 8017b88:	47d0      	blx	sl
 8017b8a:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8017b8c:	2a00      	cmp	r2, #0
 8017b8e:	f43f aed0 	beq.w	8017932 <read_submessage_list+0xe>
 8017b92:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8017b94:	2100      	movs	r1, #0
 8017b96:	3802      	subs	r0, #2
 8017b98:	e003      	b.n	8017ba2 <read_submessage_list+0x27e>
 8017b9a:	3101      	adds	r1, #1
 8017b9c:	4291      	cmp	r1, r2
 8017b9e:	f43f aec8 	beq.w	8017932 <read_submessage_list+0xe>
 8017ba2:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8017ba6:	4543      	cmp	r3, r8
 8017ba8:	d1f7      	bne.n	8017b9a <read_submessage_list+0x276>
 8017baa:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8017bac:	f803 9001 	strb.w	r9, [r3, r1]
 8017bb0:	e6bf      	b.n	8017932 <read_submessage_list+0xe>
 8017bb2:	2a00      	cmp	r2, #0
 8017bb4:	f47f aebd 	bne.w	8017932 <read_submessage_list+0xe>
 8017bb8:	4629      	mov	r1, r5
 8017bba:	4620      	mov	r0, r4
 8017bbc:	f000 fd20 	bl	8018600 <uxr_read_create_session_status>
 8017bc0:	e6b7      	b.n	8017932 <read_submessage_list+0xe>
 8017bc2:	4629      	mov	r1, r5
 8017bc4:	4620      	mov	r0, r4
 8017bc6:	f7ff fcf3 	bl	80175b0 <read_submessage_get_info>
 8017bca:	e6b2      	b.n	8017932 <read_submessage_list+0xe>
 8017bcc:	b017      	add	sp, #92	@ 0x5c
 8017bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017bd2:	4629      	mov	r1, r5
 8017bd4:	4620      	mov	r0, r4
 8017bd6:	f000 fd21 	bl	801861c <uxr_read_delete_session_status>
 8017bda:	e6aa      	b.n	8017932 <read_submessage_list+0xe>
 8017bdc:	f001 fbfa 	bl	80193d4 <uxr_nanos>
 8017be0:	4642      	mov	r2, r8
 8017be2:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8017be4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017be6:	fbc7 3206 	smlal	r3, r2, r7, r6
 8017bea:	1818      	adds	r0, r3, r0
 8017bec:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8017bee:	eb42 0101 	adc.w	r1, r2, r1
 8017bf2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017bf4:	4642      	mov	r2, r8
 8017bf6:	fbc7 3206 	smlal	r3, r2, r7, r6
 8017bfa:	469c      	mov	ip, r3
 8017bfc:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	@ 0x40
 8017c00:	fbc3 7806 	smlal	r7, r8, r3, r6
 8017c04:	4643      	mov	r3, r8
 8017c06:	eb1c 0c07 	adds.w	ip, ip, r7
 8017c0a:	eb42 0203 	adc.w	r2, r2, r3
 8017c0e:	ebb0 030c 	subs.w	r3, r0, ip
 8017c12:	eb61 0202 	sbc.w	r2, r1, r2
 8017c16:	2a00      	cmp	r2, #0
 8017c18:	db08      	blt.n	8017c2c <read_submessage_list+0x308>
 8017c1a:	085b      	lsrs	r3, r3, #1
 8017c1c:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8017c20:	1052      	asrs	r2, r2, #1
 8017c22:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
 8017c26:	f8c4 209c 	str.w	r2, [r4, #156]	@ 0x9c
 8017c2a:	e6db      	b.n	80179e4 <read_submessage_list+0xc0>
 8017c2c:	3301      	adds	r3, #1
 8017c2e:	f142 0200 	adc.w	r2, r2, #0
 8017c32:	e7f2      	b.n	8017c1a <read_submessage_list+0x2f6>
 8017c34:	3b9aca00 	.word	0x3b9aca00

08017c38 <listen_message_reliably>:
 8017c38:	1e0b      	subs	r3, r1, #0
 8017c3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c3e:	bfb8      	it	lt
 8017c40:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8017c44:	b09d      	sub	sp, #116	@ 0x74
 8017c46:	4680      	mov	r8, r0
 8017c48:	9305      	str	r3, [sp, #20]
 8017c4a:	f001 fba7 	bl	801939c <uxr_millis>
 8017c4e:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8017c52:	4681      	mov	r9, r0
 8017c54:	2a00      	cmp	r2, #0
 8017c56:	f000 809a 	beq.w	8017d8e <listen_message_reliably+0x156>
 8017c5a:	2600      	movs	r6, #0
 8017c5c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017c60:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8017c64:	460f      	mov	r7, r1
 8017c66:	4630      	mov	r0, r6
 8017c68:	9303      	str	r3, [sp, #12]
 8017c6a:	e00e      	b.n	8017c8a <listen_message_reliably+0x52>
 8017c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017c6e:	3601      	adds	r6, #1
 8017c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017c72:	455a      	cmp	r2, fp
 8017c74:	9903      	ldr	r1, [sp, #12]
 8017c76:	b2f0      	uxtb	r0, r6
 8017c78:	eb73 0101 	sbcs.w	r1, r3, r1
 8017c7c:	da01      	bge.n	8017c82 <listen_message_reliably+0x4a>
 8017c7e:	4693      	mov	fp, r2
 8017c80:	9303      	str	r3, [sp, #12]
 8017c82:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8017c86:	4283      	cmp	r3, r0
 8017c88:	d95f      	bls.n	8017d4a <listen_message_reliably+0x112>
 8017c8a:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8017c8e:	2102      	movs	r1, #2
 8017c90:	2201      	movs	r2, #1
 8017c92:	00e4      	lsls	r4, r4, #3
 8017c94:	f001 f9fe 	bl	8019094 <uxr_stream_id>
 8017c98:	4601      	mov	r1, r0
 8017c9a:	f104 0520 	add.w	r5, r4, #32
 8017c9e:	463b      	mov	r3, r7
 8017ca0:	464a      	mov	r2, r9
 8017ca2:	9109      	str	r1, [sp, #36]	@ 0x24
 8017ca4:	4445      	add	r5, r8
 8017ca6:	4628      	mov	r0, r5
 8017ca8:	f008 fe8e 	bl	80209c8 <uxr_update_output_stream_heartbeat_timestamp>
 8017cac:	eb08 0304 	add.w	r3, r8, r4
 8017cb0:	2800      	cmp	r0, #0
 8017cb2:	d0db      	beq.n	8017c6c <listen_message_reliably+0x34>
 8017cb4:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8017cb8:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8017cbc:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8017cc0:	4640      	mov	r0, r8
 8017cc2:	3501      	adds	r5, #1
 8017cc4:	4444      	add	r4, r8
 8017cc6:	9304      	str	r3, [sp, #16]
 8017cc8:	f000 fd2e 	bl	8018728 <uxr_session_header_offset>
 8017ccc:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8017cd0:	2300      	movs	r3, #0
 8017cd2:	2211      	movs	r2, #17
 8017cd4:	a90c      	add	r1, sp, #48	@ 0x30
 8017cd6:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8017cda:	9000      	str	r0, [sp, #0]
 8017cdc:	4650      	mov	r0, sl
 8017cde:	3601      	adds	r6, #1
 8017ce0:	f7fc f9c8 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8017ce4:	2300      	movs	r3, #0
 8017ce6:	2205      	movs	r2, #5
 8017ce8:	210b      	movs	r1, #11
 8017cea:	4650      	mov	r0, sl
 8017cec:	f001 fb10 	bl	8019310 <uxr_buffer_submessage_header>
 8017cf0:	2101      	movs	r1, #1
 8017cf2:	8968      	ldrh	r0, [r5, #10]
 8017cf4:	f009 f85c 	bl	8020db0 <uxr_seq_num_add>
 8017cf8:	892b      	ldrh	r3, [r5, #8]
 8017cfa:	4602      	mov	r2, r0
 8017cfc:	a90a      	add	r1, sp, #40	@ 0x28
 8017cfe:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8017d02:	4650      	mov	r0, sl
 8017d04:	9b04      	ldr	r3, [sp, #16]
 8017d06:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8017d0a:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8017d0e:	f002 fd2f 	bl	801a770 <uxr_serialize_HEARTBEAT_Payload>
 8017d12:	2200      	movs	r2, #0
 8017d14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017d16:	4640      	mov	r0, r8
 8017d18:	4611      	mov	r1, r2
 8017d1a:	f000 fcb1 	bl	8018680 <uxr_stamp_session_header>
 8017d1e:	4650      	mov	r0, sl
 8017d20:	f7fc f9e8 	bl	80140f4 <ucdr_buffer_length>
 8017d24:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8017d28:	4602      	mov	r2, r0
 8017d2a:	a90c      	add	r1, sp, #48	@ 0x30
 8017d2c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8017d30:	47a8      	blx	r5
 8017d32:	9903      	ldr	r1, [sp, #12]
 8017d34:	b2f0      	uxtb	r0, r6
 8017d36:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8017d3a:	455a      	cmp	r2, fp
 8017d3c:	eb73 0101 	sbcs.w	r1, r3, r1
 8017d40:	db9d      	blt.n	8017c7e <listen_message_reliably+0x46>
 8017d42:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8017d46:	4283      	cmp	r3, r0
 8017d48:	d89f      	bhi.n	8017c8a <listen_message_reliably+0x52>
 8017d4a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017d4e:	9a03      	ldr	r2, [sp, #12]
 8017d50:	429a      	cmp	r2, r3
 8017d52:	bf08      	it	eq
 8017d54:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8017d58:	d019      	beq.n	8017d8e <listen_message_reliably+0x156>
 8017d5a:	ebab 0309 	sub.w	r3, fp, r9
 8017d5e:	2b00      	cmp	r3, #0
 8017d60:	9d05      	ldr	r5, [sp, #20]
 8017d62:	f8d8 0070 	ldr.w	r0, [r8, #112]	@ 0x70
 8017d66:	aa08      	add	r2, sp, #32
 8017d68:	bf08      	it	eq
 8017d6a:	2301      	moveq	r3, #1
 8017d6c:	a907      	add	r1, sp, #28
 8017d6e:	6884      	ldr	r4, [r0, #8]
 8017d70:	429d      	cmp	r5, r3
 8017d72:	6800      	ldr	r0, [r0, #0]
 8017d74:	bfa8      	it	ge
 8017d76:	461d      	movge	r5, r3
 8017d78:	462b      	mov	r3, r5
 8017d7a:	47a0      	blx	r4
 8017d7c:	b948      	cbnz	r0, 8017d92 <listen_message_reliably+0x15a>
 8017d7e:	9b05      	ldr	r3, [sp, #20]
 8017d80:	1b5b      	subs	r3, r3, r5
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	9305      	str	r3, [sp, #20]
 8017d86:	f73f af60 	bgt.w	8017c4a <listen_message_reliably+0x12>
 8017d8a:	4604      	mov	r4, r0
 8017d8c:	e012      	b.n	8017db4 <listen_message_reliably+0x17c>
 8017d8e:	9b05      	ldr	r3, [sp, #20]
 8017d90:	e7e5      	b.n	8017d5e <listen_message_reliably+0x126>
 8017d92:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8017d96:	4604      	mov	r4, r0
 8017d98:	2500      	movs	r5, #0
 8017d9a:	a80c      	add	r0, sp, #48	@ 0x30
 8017d9c:	f7fc f97c 	bl	8014098 <ucdr_init_buffer>
 8017da0:	f10d 031a 	add.w	r3, sp, #26
 8017da4:	aa06      	add	r2, sp, #24
 8017da6:	a90c      	add	r1, sp, #48	@ 0x30
 8017da8:	4640      	mov	r0, r8
 8017daa:	f88d 5018 	strb.w	r5, [sp, #24]
 8017dae:	f000 fc7b 	bl	80186a8 <uxr_read_session_header>
 8017db2:	b918      	cbnz	r0, 8017dbc <listen_message_reliably+0x184>
 8017db4:	4620      	mov	r0, r4
 8017db6:	b01d      	add	sp, #116	@ 0x74
 8017db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dbc:	4629      	mov	r1, r5
 8017dbe:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8017dc2:	f001 f995 	bl	80190f0 <uxr_stream_id_from_raw>
 8017dc6:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8017dca:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8017dce:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8017dd2:	2e01      	cmp	r6, #1
 8017dd4:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8017dd8:	d04b      	beq.n	8017e72 <listen_message_reliably+0x23a>
 8017dda:	2e02      	cmp	r6, #2
 8017ddc:	d00f      	beq.n	8017dfe <listen_message_reliably+0x1c6>
 8017dde:	2e00      	cmp	r6, #0
 8017de0:	d1e8      	bne.n	8017db4 <listen_message_reliably+0x17c>
 8017de2:	4631      	mov	r1, r6
 8017de4:	4630      	mov	r0, r6
 8017de6:	f001 f983 	bl	80190f0 <uxr_stream_id_from_raw>
 8017dea:	4602      	mov	r2, r0
 8017dec:	a90c      	add	r1, sp, #48	@ 0x30
 8017dee:	4640      	mov	r0, r8
 8017df0:	920a      	str	r2, [sp, #40]	@ 0x28
 8017df2:	f7ff fd97 	bl	8017924 <read_submessage_list>
 8017df6:	4620      	mov	r0, r4
 8017df8:	b01d      	add	sp, #116	@ 0x74
 8017dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dfe:	4629      	mov	r1, r5
 8017e00:	f108 0008 	add.w	r0, r8, #8
 8017e04:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8017e08:	f001 fa60 	bl	80192cc <uxr_get_input_reliable_stream>
 8017e0c:	4607      	mov	r7, r0
 8017e0e:	b338      	cbz	r0, 8017e60 <listen_message_reliably+0x228>
 8017e10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017e12:	a80c      	add	r0, sp, #48	@ 0x30
 8017e14:	9203      	str	r2, [sp, #12]
 8017e16:	f7fc f971 	bl	80140fc <ucdr_buffer_remaining>
 8017e1a:	4603      	mov	r3, r0
 8017e1c:	f10d 0019 	add.w	r0, sp, #25
 8017e20:	9a03      	ldr	r2, [sp, #12]
 8017e22:	4651      	mov	r1, sl
 8017e24:	9000      	str	r0, [sp, #0]
 8017e26:	4638      	mov	r0, r7
 8017e28:	f008 f9da 	bl	80201e0 <uxr_receive_reliable_message>
 8017e2c:	b1c0      	cbz	r0, 8017e60 <listen_message_reliably+0x228>
 8017e2e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8017e32:	b393      	cbz	r3, 8017e9a <listen_message_reliably+0x262>
 8017e34:	ae14      	add	r6, sp, #80	@ 0x50
 8017e36:	f04f 0a02 	mov.w	sl, #2
 8017e3a:	e00a      	b.n	8017e52 <listen_message_reliably+0x21a>
 8017e3c:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8017e40:	4631      	mov	r1, r6
 8017e42:	f88d 5029 	strb.w	r5, [sp, #41]	@ 0x29
 8017e46:	4640      	mov	r0, r8
 8017e48:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8017e4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017e4e:	f7ff fd69 	bl	8017924 <read_submessage_list>
 8017e52:	2204      	movs	r2, #4
 8017e54:	4631      	mov	r1, r6
 8017e56:	4638      	mov	r0, r7
 8017e58:	f008 fa44 	bl	80202e4 <uxr_next_input_reliable_buffer_available>
 8017e5c:	2800      	cmp	r0, #0
 8017e5e:	d1ed      	bne.n	8017e3c <listen_message_reliably+0x204>
 8017e60:	4640      	mov	r0, r8
 8017e62:	462a      	mov	r2, r5
 8017e64:	4649      	mov	r1, r9
 8017e66:	f7ff fbd9 	bl	801761c <write_submessage_acknack.isra.0>
 8017e6a:	4620      	mov	r0, r4
 8017e6c:	b01d      	add	sp, #116	@ 0x74
 8017e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e72:	4629      	mov	r1, r5
 8017e74:	f108 0008 	add.w	r0, r8, #8
 8017e78:	f001 fa1e 	bl	80192b8 <uxr_get_input_best_effort_stream>
 8017e7c:	2800      	cmp	r0, #0
 8017e7e:	d099      	beq.n	8017db4 <listen_message_reliably+0x17c>
 8017e80:	4651      	mov	r1, sl
 8017e82:	f008 f923 	bl	80200cc <uxr_receive_best_effort_message>
 8017e86:	2800      	cmp	r0, #0
 8017e88:	d094      	beq.n	8017db4 <listen_message_reliably+0x17c>
 8017e8a:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8017e8e:	a90c      	add	r1, sp, #48	@ 0x30
 8017e90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017e92:	4640      	mov	r0, r8
 8017e94:	f7ff fd46 	bl	8017924 <read_submessage_list>
 8017e98:	e78c      	b.n	8017db4 <listen_message_reliably+0x17c>
 8017e9a:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8017e9e:	a90c      	add	r1, sp, #48	@ 0x30
 8017ea0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017ea2:	4640      	mov	r0, r8
 8017ea4:	f7ff fd3e 	bl	8017924 <read_submessage_list>
 8017ea8:	e7c4      	b.n	8017e34 <listen_message_reliably+0x1fc>
 8017eaa:	bf00      	nop

08017eac <uxr_run_session_timeout>:
 8017eac:	b570      	push	{r4, r5, r6, lr}
 8017eae:	4604      	mov	r4, r0
 8017eb0:	460d      	mov	r5, r1
 8017eb2:	f001 fa73 	bl	801939c <uxr_millis>
 8017eb6:	4606      	mov	r6, r0
 8017eb8:	4620      	mov	r0, r4
 8017eba:	f7ff fc77 	bl	80177ac <uxr_flash_output_streams>
 8017ebe:	4629      	mov	r1, r5
 8017ec0:	4620      	mov	r0, r4
 8017ec2:	f7ff feb9 	bl	8017c38 <listen_message_reliably>
 8017ec6:	f001 fa69 	bl	801939c <uxr_millis>
 8017eca:	1b83      	subs	r3, r0, r6
 8017ecc:	1ae9      	subs	r1, r5, r3
 8017ece:	2900      	cmp	r1, #0
 8017ed0:	dcf6      	bgt.n	8017ec0 <uxr_run_session_timeout+0x14>
 8017ed2:	f104 0008 	add.w	r0, r4, #8
 8017ed6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017eda:	f001 ba03 	b.w	80192e4 <uxr_output_streams_confirmed>
 8017ede:	bf00      	nop

08017ee0 <uxr_run_session_until_data>:
 8017ee0:	b570      	push	{r4, r5, r6, lr}
 8017ee2:	4604      	mov	r4, r0
 8017ee4:	460d      	mov	r5, r1
 8017ee6:	f001 fa59 	bl	801939c <uxr_millis>
 8017eea:	4606      	mov	r6, r0
 8017eec:	4620      	mov	r0, r4
 8017eee:	f7ff fc5d 	bl	80177ac <uxr_flash_output_streams>
 8017ef2:	2300      	movs	r3, #0
 8017ef4:	4629      	mov	r1, r5
 8017ef6:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8017efa:	e005      	b.n	8017f08 <uxr_run_session_until_data+0x28>
 8017efc:	f001 fa4e 	bl	801939c <uxr_millis>
 8017f00:	1b83      	subs	r3, r0, r6
 8017f02:	1ae9      	subs	r1, r5, r3
 8017f04:	2900      	cmp	r1, #0
 8017f06:	dd07      	ble.n	8017f18 <uxr_run_session_until_data+0x38>
 8017f08:	4620      	mov	r0, r4
 8017f0a:	f7ff fe95 	bl	8017c38 <listen_message_reliably>
 8017f0e:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8017f12:	2800      	cmp	r0, #0
 8017f14:	d0f2      	beq.n	8017efc <uxr_run_session_until_data+0x1c>
 8017f16:	bd70      	pop	{r4, r5, r6, pc}
 8017f18:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8017f1c:	bd70      	pop	{r4, r5, r6, pc}
 8017f1e:	bf00      	nop

08017f20 <uxr_run_session_until_confirm_delivery>:
 8017f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f24:	4606      	mov	r6, r0
 8017f26:	460d      	mov	r5, r1
 8017f28:	f001 fa38 	bl	801939c <uxr_millis>
 8017f2c:	4607      	mov	r7, r0
 8017f2e:	4630      	mov	r0, r6
 8017f30:	f106 0808 	add.w	r8, r6, #8
 8017f34:	f7ff fc3a 	bl	80177ac <uxr_flash_output_streams>
 8017f38:	2d00      	cmp	r5, #0
 8017f3a:	db10      	blt.n	8017f5e <uxr_run_session_until_confirm_delivery+0x3e>
 8017f3c:	462c      	mov	r4, r5
 8017f3e:	e006      	b.n	8017f4e <uxr_run_session_until_confirm_delivery+0x2e>
 8017f40:	f7ff fe7a 	bl	8017c38 <listen_message_reliably>
 8017f44:	f001 fa2a 	bl	801939c <uxr_millis>
 8017f48:	1bc3      	subs	r3, r0, r7
 8017f4a:	1aec      	subs	r4, r5, r3
 8017f4c:	d407      	bmi.n	8017f5e <uxr_run_session_until_confirm_delivery+0x3e>
 8017f4e:	4640      	mov	r0, r8
 8017f50:	f001 f9c8 	bl	80192e4 <uxr_output_streams_confirmed>
 8017f54:	4603      	mov	r3, r0
 8017f56:	4621      	mov	r1, r4
 8017f58:	4630      	mov	r0, r6
 8017f5a:	2b00      	cmp	r3, #0
 8017f5c:	d0f0      	beq.n	8017f40 <uxr_run_session_until_confirm_delivery+0x20>
 8017f5e:	4640      	mov	r0, r8
 8017f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017f64:	f001 b9be 	b.w	80192e4 <uxr_output_streams_confirmed>

08017f68 <uxr_run_session_until_all_status>:
 8017f68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f6c:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 8017f70:	4606      	mov	r6, r0
 8017f72:	4688      	mov	r8, r1
 8017f74:	4692      	mov	sl, r2
 8017f76:	461f      	mov	r7, r3
 8017f78:	f7ff fc18 	bl	80177ac <uxr_flash_output_streams>
 8017f7c:	f1bb 0f00 	cmp.w	fp, #0
 8017f80:	d004      	beq.n	8017f8c <uxr_run_session_until_all_status+0x24>
 8017f82:	465a      	mov	r2, fp
 8017f84:	21ff      	movs	r1, #255	@ 0xff
 8017f86:	4638      	mov	r0, r7
 8017f88:	f00a f92a 	bl	80221e0 <memset>
 8017f8c:	f8c6 b07c 	str.w	fp, [r6, #124]	@ 0x7c
 8017f90:	1e7d      	subs	r5, r7, #1
 8017f92:	e9c6 a71d 	strd	sl, r7, [r6, #116]	@ 0x74
 8017f96:	f001 fa01 	bl	801939c <uxr_millis>
 8017f9a:	4641      	mov	r1, r8
 8017f9c:	4681      	mov	r9, r0
 8017f9e:	4630      	mov	r0, r6
 8017fa0:	f7ff fe4a 	bl	8017c38 <listen_message_reliably>
 8017fa4:	f001 f9fa 	bl	801939c <uxr_millis>
 8017fa8:	eba0 0009 	sub.w	r0, r0, r9
 8017fac:	eba8 0100 	sub.w	r1, r8, r0
 8017fb0:	f1bb 0f00 	cmp.w	fp, #0
 8017fb4:	d029      	beq.n	801800a <uxr_run_session_until_all_status+0xa2>
 8017fb6:	46ae      	mov	lr, r5
 8017fb8:	f04f 0c00 	mov.w	ip, #0
 8017fbc:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8017fc0:	2cff      	cmp	r4, #255	@ 0xff
 8017fc2:	d015      	beq.n	8017ff0 <uxr_run_session_until_all_status+0x88>
 8017fc4:	f10c 0c01 	add.w	ip, ip, #1
 8017fc8:	45e3      	cmp	fp, ip
 8017fca:	d8f7      	bhi.n	8017fbc <uxr_run_session_until_all_status+0x54>
 8017fcc:	2300      	movs	r3, #0
 8017fce:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8017fd0:	e000      	b.n	8017fd4 <uxr_run_session_until_all_status+0x6c>
 8017fd2:	b158      	cbz	r0, 8017fec <uxr_run_session_until_all_status+0x84>
 8017fd4:	462b      	mov	r3, r5
 8017fd6:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8017fda:	3302      	adds	r3, #2
 8017fdc:	2801      	cmp	r0, #1
 8017fde:	eba3 0307 	sub.w	r3, r3, r7
 8017fe2:	bf8c      	ite	hi
 8017fe4:	2000      	movhi	r0, #0
 8017fe6:	2001      	movls	r0, #1
 8017fe8:	459b      	cmp	fp, r3
 8017fea:	d8f2      	bhi.n	8017fd2 <uxr_run_session_until_all_status+0x6a>
 8017fec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ff0:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 8017ff4:	f10c 0c01 	add.w	ip, ip, #1
 8017ff8:	45dc      	cmp	ip, fp
 8017ffa:	d201      	bcs.n	8018000 <uxr_run_session_until_all_status+0x98>
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	d0dd      	beq.n	8017fbc <uxr_run_session_until_all_status+0x54>
 8018000:	2900      	cmp	r1, #0
 8018002:	dde3      	ble.n	8017fcc <uxr_run_session_until_all_status+0x64>
 8018004:	2b00      	cmp	r3, #0
 8018006:	d1ca      	bne.n	8017f9e <uxr_run_session_until_all_status+0x36>
 8018008:	e7e0      	b.n	8017fcc <uxr_run_session_until_all_status+0x64>
 801800a:	2001      	movs	r0, #1
 801800c:	f8c6 b07c 	str.w	fp, [r6, #124]	@ 0x7c
 8018010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018014:	0000      	movs	r0, r0
	...

08018018 <uxr_sync_session>:
 8018018:	b5f0      	push	{r4, r5, r6, r7, lr}
 801801a:	b093      	sub	sp, #76	@ 0x4c
 801801c:	4604      	mov	r4, r0
 801801e:	460d      	mov	r5, r1
 8018020:	f000 fb82 	bl	8018728 <uxr_session_header_offset>
 8018024:	2214      	movs	r2, #20
 8018026:	2300      	movs	r3, #0
 8018028:	9000      	str	r0, [sp, #0]
 801802a:	a80a      	add	r0, sp, #40	@ 0x28
 801802c:	eb0d 0102 	add.w	r1, sp, r2
 8018030:	f7fc f820 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8018034:	2300      	movs	r3, #0
 8018036:	2208      	movs	r2, #8
 8018038:	210e      	movs	r1, #14
 801803a:	a80a      	add	r0, sp, #40	@ 0x28
 801803c:	f001 f968 	bl	8019310 <uxr_buffer_submessage_header>
 8018040:	f001 f9c8 	bl	80193d4 <uxr_nanos>
 8018044:	460e      	mov	r6, r1
 8018046:	4607      	mov	r7, r0
 8018048:	a31b      	add	r3, pc, #108	@ (adr r3, 80180b8 <uxr_sync_session+0xa0>)
 801804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801804e:	f7e8 f9af 	bl	80003b0 <__aeabi_ldivmod>
 8018052:	4631      	mov	r1, r6
 8018054:	9003      	str	r0, [sp, #12]
 8018056:	4638      	mov	r0, r7
 8018058:	a317      	add	r3, pc, #92	@ (adr r3, 80180b8 <uxr_sync_session+0xa0>)
 801805a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801805e:	f7e8 f9a7 	bl	80003b0 <__aeabi_ldivmod>
 8018062:	a903      	add	r1, sp, #12
 8018064:	a80a      	add	r0, sp, #40	@ 0x28
 8018066:	9204      	str	r2, [sp, #16]
 8018068:	f002 fbaa 	bl	801a7c0 <uxr_serialize_TIMESTAMP_Payload>
 801806c:	2200      	movs	r2, #0
 801806e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018070:	4620      	mov	r0, r4
 8018072:	4611      	mov	r1, r2
 8018074:	f000 fb04 	bl	8018680 <uxr_stamp_session_header>
 8018078:	a80a      	add	r0, sp, #40	@ 0x28
 801807a:	f7fc f83b 	bl	80140f4 <ucdr_buffer_length>
 801807e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8018080:	4602      	mov	r2, r0
 8018082:	a905      	add	r1, sp, #20
 8018084:	e9d3 0600 	ldrd	r0, r6, [r3]
 8018088:	47b0      	blx	r6
 801808a:	f001 f987 	bl	801939c <uxr_millis>
 801808e:	2300      	movs	r3, #0
 8018090:	4606      	mov	r6, r0
 8018092:	4629      	mov	r1, r5
 8018094:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8018098:	e000      	b.n	801809c <uxr_sync_session+0x84>
 801809a:	b950      	cbnz	r0, 80180b2 <uxr_sync_session+0x9a>
 801809c:	4620      	mov	r0, r4
 801809e:	f7ff fdcb 	bl	8017c38 <listen_message_reliably>
 80180a2:	f001 f97b 	bl	801939c <uxr_millis>
 80180a6:	1b83      	subs	r3, r0, r6
 80180a8:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 80180ac:	1ae9      	subs	r1, r5, r3
 80180ae:	2900      	cmp	r1, #0
 80180b0:	dcf3      	bgt.n	801809a <uxr_sync_session+0x82>
 80180b2:	b013      	add	sp, #76	@ 0x4c
 80180b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180b6:	bf00      	nop
 80180b8:	3b9aca00 	.word	0x3b9aca00
 80180bc:	00000000 	.word	0x00000000

080180c0 <uxr_run_session_until_pong>:
 80180c0:	b570      	push	{r4, r5, r6, lr}
 80180c2:	4604      	mov	r4, r0
 80180c4:	460d      	mov	r5, r1
 80180c6:	f001 f969 	bl	801939c <uxr_millis>
 80180ca:	4606      	mov	r6, r0
 80180cc:	4620      	mov	r0, r4
 80180ce:	f7ff fb6d 	bl	80177ac <uxr_flash_output_streams>
 80180d2:	2300      	movs	r3, #0
 80180d4:	4629      	mov	r1, r5
 80180d6:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 80180da:	e005      	b.n	80180e8 <uxr_run_session_until_pong+0x28>
 80180dc:	f001 f95e 	bl	801939c <uxr_millis>
 80180e0:	1b83      	subs	r3, r0, r6
 80180e2:	1ae9      	subs	r1, r5, r3
 80180e4:	2900      	cmp	r1, #0
 80180e6:	dd0c      	ble.n	8018102 <uxr_run_session_until_pong+0x42>
 80180e8:	4620      	mov	r0, r4
 80180ea:	f7ff fda5 	bl	8017c38 <listen_message_reliably>
 80180ee:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 80180f2:	2800      	cmp	r0, #0
 80180f4:	d0f2      	beq.n	80180dc <uxr_run_session_until_pong+0x1c>
 80180f6:	f1a0 0001 	sub.w	r0, r0, #1
 80180fa:	fab0 f080 	clz	r0, r0
 80180fe:	0940      	lsrs	r0, r0, #5
 8018100:	bd70      	pop	{r4, r5, r6, pc}
 8018102:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8018106:	f1a0 0001 	sub.w	r0, r0, #1
 801810a:	fab0 f080 	clz	r0, r0
 801810e:	0940      	lsrs	r0, r0, #5
 8018110:	bd70      	pop	{r4, r5, r6, pc}
 8018112:	bf00      	nop

08018114 <wait_session_status>:
 8018114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018118:	4604      	mov	r4, r0
 801811a:	b09d      	sub	sp, #116	@ 0x74
 801811c:	20ff      	movs	r0, #255	@ 0xff
 801811e:	9303      	str	r3, [sp, #12]
 8018120:	7160      	strb	r0, [r4, #5]
 8018122:	2b00      	cmp	r3, #0
 8018124:	f000 80b6 	beq.w	8018294 <wait_session_status+0x180>
 8018128:	4689      	mov	r9, r1
 801812a:	4692      	mov	sl, r2
 801812c:	f04f 0b00 	mov.w	fp, #0
 8018130:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8018132:	4652      	mov	r2, sl
 8018134:	4649      	mov	r1, r9
 8018136:	e9d3 0500 	ldrd	r0, r5, [r3]
 801813a:	47a8      	blx	r5
 801813c:	f001 f92e 	bl	801939c <uxr_millis>
 8018140:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018144:	4605      	mov	r5, r0
 8018146:	e009      	b.n	801815c <wait_session_status+0x48>
 8018148:	f001 f928 	bl	801939c <uxr_millis>
 801814c:	1b40      	subs	r0, r0, r5
 801814e:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8018152:	2b00      	cmp	r3, #0
 8018154:	dd40      	ble.n	80181d8 <wait_session_status+0xc4>
 8018156:	7960      	ldrb	r0, [r4, #5]
 8018158:	28ff      	cmp	r0, #255	@ 0xff
 801815a:	d145      	bne.n	80181e8 <wait_session_status+0xd4>
 801815c:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801815e:	a908      	add	r1, sp, #32
 8018160:	6896      	ldr	r6, [r2, #8]
 8018162:	6810      	ldr	r0, [r2, #0]
 8018164:	aa09      	add	r2, sp, #36	@ 0x24
 8018166:	47b0      	blx	r6
 8018168:	2800      	cmp	r0, #0
 801816a:	d0ed      	beq.n	8018148 <wait_session_status+0x34>
 801816c:	a80c      	add	r0, sp, #48	@ 0x30
 801816e:	2600      	movs	r6, #0
 8018170:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8018174:	f7fb ff90 	bl	8014098 <ucdr_init_buffer>
 8018178:	f10d 031e 	add.w	r3, sp, #30
 801817c:	aa07      	add	r2, sp, #28
 801817e:	a90c      	add	r1, sp, #48	@ 0x30
 8018180:	4620      	mov	r0, r4
 8018182:	f88d 601c 	strb.w	r6, [sp, #28]
 8018186:	f000 fa8f 	bl	80186a8 <uxr_read_session_header>
 801818a:	2800      	cmp	r0, #0
 801818c:	d0dc      	beq.n	8018148 <wait_session_status+0x34>
 801818e:	4631      	mov	r1, r6
 8018190:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8018194:	f000 ffac 	bl	80190f0 <uxr_stream_id_from_raw>
 8018198:	f3c0 4707 	ubfx	r7, r0, #16, #8
 801819c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80181a0:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80181a4:	2f01      	cmp	r7, #1
 80181a6:	9302      	str	r3, [sp, #8]
 80181a8:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 80181ac:	d05c      	beq.n	8018268 <wait_session_status+0x154>
 80181ae:	2f02      	cmp	r7, #2
 80181b0:	d020      	beq.n	80181f4 <wait_session_status+0xe0>
 80181b2:	2f00      	cmp	r7, #0
 80181b4:	d1c8      	bne.n	8018148 <wait_session_status+0x34>
 80181b6:	4639      	mov	r1, r7
 80181b8:	4638      	mov	r0, r7
 80181ba:	f000 ff99 	bl	80190f0 <uxr_stream_id_from_raw>
 80181be:	a90c      	add	r1, sp, #48	@ 0x30
 80181c0:	4602      	mov	r2, r0
 80181c2:	900b      	str	r0, [sp, #44]	@ 0x2c
 80181c4:	4620      	mov	r0, r4
 80181c6:	f7ff fbad 	bl	8017924 <read_submessage_list>
 80181ca:	f001 f8e7 	bl	801939c <uxr_millis>
 80181ce:	1b40      	subs	r0, r0, r5
 80181d0:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	dcbe      	bgt.n	8018156 <wait_session_status+0x42>
 80181d8:	f10b 0b01 	add.w	fp, fp, #1
 80181dc:	9b03      	ldr	r3, [sp, #12]
 80181de:	7960      	ldrb	r0, [r4, #5]
 80181e0:	455b      	cmp	r3, fp
 80181e2:	d001      	beq.n	80181e8 <wait_session_status+0xd4>
 80181e4:	28ff      	cmp	r0, #255	@ 0xff
 80181e6:	d0a3      	beq.n	8018130 <wait_session_status+0x1c>
 80181e8:	38ff      	subs	r0, #255	@ 0xff
 80181ea:	bf18      	it	ne
 80181ec:	2001      	movne	r0, #1
 80181ee:	b01d      	add	sp, #116	@ 0x74
 80181f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181f4:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 80181f8:	4631      	mov	r1, r6
 80181fa:	f104 0008 	add.w	r0, r4, #8
 80181fe:	9304      	str	r3, [sp, #16]
 8018200:	f001 f864 	bl	80192cc <uxr_get_input_reliable_stream>
 8018204:	4680      	mov	r8, r0
 8018206:	b348      	cbz	r0, 801825c <wait_session_status+0x148>
 8018208:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801820a:	a80c      	add	r0, sp, #48	@ 0x30
 801820c:	9205      	str	r2, [sp, #20]
 801820e:	f7fb ff75 	bl	80140fc <ucdr_buffer_remaining>
 8018212:	4603      	mov	r3, r0
 8018214:	f10d 001d 	add.w	r0, sp, #29
 8018218:	9a05      	ldr	r2, [sp, #20]
 801821a:	9000      	str	r0, [sp, #0]
 801821c:	4640      	mov	r0, r8
 801821e:	9902      	ldr	r1, [sp, #8]
 8018220:	f007 ffde 	bl	80201e0 <uxr_receive_reliable_message>
 8018224:	b1d0      	cbz	r0, 801825c <wait_session_status+0x148>
 8018226:	f89d 301d 	ldrb.w	r3, [sp, #29]
 801822a:	2b00      	cmp	r3, #0
 801822c:	d03a      	beq.n	80182a4 <wait_session_status+0x190>
 801822e:	9f04      	ldr	r7, [sp, #16]
 8018230:	e00a      	b.n	8018248 <wait_session_status+0x134>
 8018232:	f04f 0302 	mov.w	r3, #2
 8018236:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 801823a:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 801823e:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 8018242:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018244:	f7ff fb6e 	bl	8017924 <read_submessage_list>
 8018248:	a914      	add	r1, sp, #80	@ 0x50
 801824a:	2204      	movs	r2, #4
 801824c:	4640      	mov	r0, r8
 801824e:	f008 f849 	bl	80202e4 <uxr_next_input_reliable_buffer_available>
 8018252:	4603      	mov	r3, r0
 8018254:	a914      	add	r1, sp, #80	@ 0x50
 8018256:	4620      	mov	r0, r4
 8018258:	2b00      	cmp	r3, #0
 801825a:	d1ea      	bne.n	8018232 <wait_session_status+0x11e>
 801825c:	4632      	mov	r2, r6
 801825e:	9904      	ldr	r1, [sp, #16]
 8018260:	4620      	mov	r0, r4
 8018262:	f7ff f9db 	bl	801761c <write_submessage_acknack.isra.0>
 8018266:	e76f      	b.n	8018148 <wait_session_status+0x34>
 8018268:	4631      	mov	r1, r6
 801826a:	f104 0008 	add.w	r0, r4, #8
 801826e:	f001 f823 	bl	80192b8 <uxr_get_input_best_effort_stream>
 8018272:	2800      	cmp	r0, #0
 8018274:	f43f af68 	beq.w	8018148 <wait_session_status+0x34>
 8018278:	9902      	ldr	r1, [sp, #8]
 801827a:	f007 ff27 	bl	80200cc <uxr_receive_best_effort_message>
 801827e:	2800      	cmp	r0, #0
 8018280:	f43f af62 	beq.w	8018148 <wait_session_status+0x34>
 8018284:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8018288:	a90c      	add	r1, sp, #48	@ 0x30
 801828a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801828c:	4620      	mov	r0, r4
 801828e:	f7ff fb49 	bl	8017924 <read_submessage_list>
 8018292:	e759      	b.n	8018148 <wait_session_status+0x34>
 8018294:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8018296:	e9d3 0400 	ldrd	r0, r4, [r3]
 801829a:	47a0      	blx	r4
 801829c:	2001      	movs	r0, #1
 801829e:	b01d      	add	sp, #116	@ 0x74
 80182a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182a4:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 80182a8:	a90c      	add	r1, sp, #48	@ 0x30
 80182aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80182ac:	4620      	mov	r0, r4
 80182ae:	f7ff fb39 	bl	8017924 <read_submessage_list>
 80182b2:	e7bc      	b.n	801822e <wait_session_status+0x11a>

080182b4 <uxr_delete_session_retries>:
 80182b4:	b530      	push	{r4, r5, lr}
 80182b6:	b08f      	sub	sp, #60	@ 0x3c
 80182b8:	4604      	mov	r4, r0
 80182ba:	460d      	mov	r5, r1
 80182bc:	f000 fa34 	bl	8018728 <uxr_session_header_offset>
 80182c0:	2300      	movs	r3, #0
 80182c2:	2210      	movs	r2, #16
 80182c4:	a902      	add	r1, sp, #8
 80182c6:	9000      	str	r0, [sp, #0]
 80182c8:	a806      	add	r0, sp, #24
 80182ca:	f7fb fed3 	bl	8014074 <ucdr_init_buffer_origin_offset>
 80182ce:	a906      	add	r1, sp, #24
 80182d0:	4620      	mov	r0, r4
 80182d2:	f000 f979 	bl	80185c8 <uxr_buffer_delete_session>
 80182d6:	2200      	movs	r2, #0
 80182d8:	9b06      	ldr	r3, [sp, #24]
 80182da:	4620      	mov	r0, r4
 80182dc:	4611      	mov	r1, r2
 80182de:	f000 f9cf 	bl	8018680 <uxr_stamp_session_header>
 80182e2:	a806      	add	r0, sp, #24
 80182e4:	f7fb ff06 	bl	80140f4 <ucdr_buffer_length>
 80182e8:	462b      	mov	r3, r5
 80182ea:	4602      	mov	r2, r0
 80182ec:	a902      	add	r1, sp, #8
 80182ee:	4620      	mov	r0, r4
 80182f0:	f7ff ff10 	bl	8018114 <wait_session_status>
 80182f4:	b118      	cbz	r0, 80182fe <uxr_delete_session_retries+0x4a>
 80182f6:	7960      	ldrb	r0, [r4, #5]
 80182f8:	fab0 f080 	clz	r0, r0
 80182fc:	0940      	lsrs	r0, r0, #5
 80182fe:	b00f      	add	sp, #60	@ 0x3c
 8018300:	bd30      	pop	{r4, r5, pc}
 8018302:	bf00      	nop

08018304 <uxr_create_session>:
 8018304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018308:	f100 0b08 	add.w	fp, r0, #8
 801830c:	4604      	mov	r4, r0
 801830e:	b0ab      	sub	sp, #172	@ 0xac
 8018310:	4658      	mov	r0, fp
 8018312:	465e      	mov	r6, fp
 8018314:	f000 ff22 	bl	801915c <uxr_reset_stream_storage>
 8018318:	4620      	mov	r0, r4
 801831a:	f000 fa05 	bl	8018728 <uxr_session_header_offset>
 801831e:	2300      	movs	r3, #0
 8018320:	221c      	movs	r2, #28
 8018322:	a90b      	add	r1, sp, #44	@ 0x2c
 8018324:	9000      	str	r0, [sp, #0]
 8018326:	a812      	add	r0, sp, #72	@ 0x48
 8018328:	f7fb fea4 	bl	8014074 <ucdr_init_buffer_origin_offset>
 801832c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801832e:	a912      	add	r1, sp, #72	@ 0x48
 8018330:	4620      	mov	r0, r4
 8018332:	8a1a      	ldrh	r2, [r3, #16]
 8018334:	3a04      	subs	r2, #4
 8018336:	b292      	uxth	r2, r2
 8018338:	f000 f91c 	bl	8018574 <uxr_buffer_create_session>
 801833c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801833e:	4620      	mov	r0, r4
 8018340:	f000 f98a 	bl	8018658 <uxr_stamp_create_session_header>
 8018344:	a812      	add	r0, sp, #72	@ 0x48
 8018346:	f7fb fed5 	bl	80140f4 <ucdr_buffer_length>
 801834a:	23ff      	movs	r3, #255	@ 0xff
 801834c:	4681      	mov	r9, r0
 801834e:	7163      	strb	r3, [r4, #5]
 8018350:	230a      	movs	r3, #10
 8018352:	9303      	str	r3, [sp, #12]
 8018354:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8018356:	464a      	mov	r2, r9
 8018358:	a90b      	add	r1, sp, #44	@ 0x2c
 801835a:	e9d3 0500 	ldrd	r0, r5, [r3]
 801835e:	47a8      	blx	r5
 8018360:	f001 f81c 	bl	801939c <uxr_millis>
 8018364:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018368:	4605      	mov	r5, r0
 801836a:	e009      	b.n	8018380 <uxr_create_session+0x7c>
 801836c:	f001 f816 	bl	801939c <uxr_millis>
 8018370:	1b40      	subs	r0, r0, r5
 8018372:	7962      	ldrb	r2, [r4, #5]
 8018374:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8018378:	2b00      	cmp	r3, #0
 801837a:	dd38      	ble.n	80183ee <uxr_create_session+0xea>
 801837c:	2aff      	cmp	r2, #255	@ 0xff
 801837e:	d13c      	bne.n	80183fa <uxr_create_session+0xf6>
 8018380:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8018382:	a907      	add	r1, sp, #28
 8018384:	6897      	ldr	r7, [r2, #8]
 8018386:	6810      	ldr	r0, [r2, #0]
 8018388:	aa08      	add	r2, sp, #32
 801838a:	47b8      	blx	r7
 801838c:	2800      	cmp	r0, #0
 801838e:	d0ed      	beq.n	801836c <uxr_create_session+0x68>
 8018390:	a81a      	add	r0, sp, #104	@ 0x68
 8018392:	2700      	movs	r7, #0
 8018394:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8018398:	f7fb fe7e 	bl	8014098 <ucdr_init_buffer>
 801839c:	f10d 031a 	add.w	r3, sp, #26
 80183a0:	aa06      	add	r2, sp, #24
 80183a2:	a91a      	add	r1, sp, #104	@ 0x68
 80183a4:	4620      	mov	r0, r4
 80183a6:	f88d 7018 	strb.w	r7, [sp, #24]
 80183aa:	f000 f97d 	bl	80186a8 <uxr_read_session_header>
 80183ae:	2800      	cmp	r0, #0
 80183b0:	d0dc      	beq.n	801836c <uxr_create_session+0x68>
 80183b2:	4639      	mov	r1, r7
 80183b4:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80183b8:	f000 fe9a 	bl	80190f0 <uxr_stream_id_from_raw>
 80183bc:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80183c0:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 80183c4:	f3c0 2807 	ubfx	r8, r0, #8, #8
 80183c8:	2f01      	cmp	r7, #1
 80183ca:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 80183ce:	d053      	beq.n	8018478 <uxr_create_session+0x174>
 80183d0:	2f02      	cmp	r7, #2
 80183d2:	d018      	beq.n	8018406 <uxr_create_session+0x102>
 80183d4:	2f00      	cmp	r7, #0
 80183d6:	d1c9      	bne.n	801836c <uxr_create_session+0x68>
 80183d8:	4639      	mov	r1, r7
 80183da:	4638      	mov	r0, r7
 80183dc:	f000 fe88 	bl	80190f0 <uxr_stream_id_from_raw>
 80183e0:	a91a      	add	r1, sp, #104	@ 0x68
 80183e2:	4602      	mov	r2, r0
 80183e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80183e6:	4620      	mov	r0, r4
 80183e8:	f7ff fa9c 	bl	8017924 <read_submessage_list>
 80183ec:	e7be      	b.n	801836c <uxr_create_session+0x68>
 80183ee:	9b03      	ldr	r3, [sp, #12]
 80183f0:	3b01      	subs	r3, #1
 80183f2:	9303      	str	r3, [sp, #12]
 80183f4:	d001      	beq.n	80183fa <uxr_create_session+0xf6>
 80183f6:	2aff      	cmp	r2, #255	@ 0xff
 80183f8:	d0ac      	beq.n	8018354 <uxr_create_session+0x50>
 80183fa:	2a00      	cmp	r2, #0
 80183fc:	d051      	beq.n	80184a2 <uxr_create_session+0x19e>
 80183fe:	2000      	movs	r0, #0
 8018400:	b02b      	add	sp, #172	@ 0xac
 8018402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018406:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 801840a:	4641      	mov	r1, r8
 801840c:	4630      	mov	r0, r6
 801840e:	9304      	str	r3, [sp, #16]
 8018410:	f000 ff5c 	bl	80192cc <uxr_get_input_reliable_stream>
 8018414:	4682      	mov	sl, r0
 8018416:	b348      	cbz	r0, 801846c <uxr_create_session+0x168>
 8018418:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801841a:	a81a      	add	r0, sp, #104	@ 0x68
 801841c:	9205      	str	r2, [sp, #20]
 801841e:	f7fb fe6d 	bl	80140fc <ucdr_buffer_remaining>
 8018422:	4603      	mov	r3, r0
 8018424:	f10d 0019 	add.w	r0, sp, #25
 8018428:	9a05      	ldr	r2, [sp, #20]
 801842a:	4659      	mov	r1, fp
 801842c:	9000      	str	r0, [sp, #0]
 801842e:	4650      	mov	r0, sl
 8018430:	f007 fed6 	bl	80201e0 <uxr_receive_reliable_message>
 8018434:	b1d0      	cbz	r0, 801846c <uxr_create_session+0x168>
 8018436:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801843a:	2b00      	cmp	r3, #0
 801843c:	d038      	beq.n	80184b0 <uxr_create_session+0x1ac>
 801843e:	9f04      	ldr	r7, [sp, #16]
 8018440:	e00a      	b.n	8018458 <uxr_create_session+0x154>
 8018442:	f04f 0302 	mov.w	r3, #2
 8018446:	f88d 7028 	strb.w	r7, [sp, #40]	@ 0x28
 801844a:	f88d 8029 	strb.w	r8, [sp, #41]	@ 0x29
 801844e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018452:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018454:	f7ff fa66 	bl	8017924 <read_submessage_list>
 8018458:	a922      	add	r1, sp, #136	@ 0x88
 801845a:	2204      	movs	r2, #4
 801845c:	4650      	mov	r0, sl
 801845e:	f007 ff41 	bl	80202e4 <uxr_next_input_reliable_buffer_available>
 8018462:	4603      	mov	r3, r0
 8018464:	a922      	add	r1, sp, #136	@ 0x88
 8018466:	4620      	mov	r0, r4
 8018468:	2b00      	cmp	r3, #0
 801846a:	d1ea      	bne.n	8018442 <uxr_create_session+0x13e>
 801846c:	4642      	mov	r2, r8
 801846e:	9904      	ldr	r1, [sp, #16]
 8018470:	4620      	mov	r0, r4
 8018472:	f7ff f8d3 	bl	801761c <write_submessage_acknack.isra.0>
 8018476:	e779      	b.n	801836c <uxr_create_session+0x68>
 8018478:	4641      	mov	r1, r8
 801847a:	4630      	mov	r0, r6
 801847c:	f000 ff1c 	bl	80192b8 <uxr_get_input_best_effort_stream>
 8018480:	2800      	cmp	r0, #0
 8018482:	f43f af73 	beq.w	801836c <uxr_create_session+0x68>
 8018486:	4659      	mov	r1, fp
 8018488:	f007 fe20 	bl	80200cc <uxr_receive_best_effort_message>
 801848c:	2800      	cmp	r0, #0
 801848e:	f43f af6d 	beq.w	801836c <uxr_create_session+0x68>
 8018492:	f88d 702a 	strb.w	r7, [sp, #42]	@ 0x2a
 8018496:	a91a      	add	r1, sp, #104	@ 0x68
 8018498:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801849a:	4620      	mov	r0, r4
 801849c:	f7ff fa42 	bl	8017924 <read_submessage_list>
 80184a0:	e764      	b.n	801836c <uxr_create_session+0x68>
 80184a2:	4630      	mov	r0, r6
 80184a4:	f000 fe5a 	bl	801915c <uxr_reset_stream_storage>
 80184a8:	2001      	movs	r0, #1
 80184aa:	b02b      	add	sp, #172	@ 0xac
 80184ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184b0:	f88d 702a 	strb.w	r7, [sp, #42]	@ 0x2a
 80184b4:	a91a      	add	r1, sp, #104	@ 0x68
 80184b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80184b8:	4620      	mov	r0, r4
 80184ba:	f7ff fa33 	bl	8017924 <read_submessage_list>
 80184be:	e7be      	b.n	801843e <uxr_create_session+0x13a>

080184c0 <uxr_prepare_stream_to_write_submessage>:
 80184c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80184c4:	b082      	sub	sp, #8
 80184c6:	4604      	mov	r4, r0
 80184c8:	4610      	mov	r0, r2
 80184ca:	4615      	mov	r5, r2
 80184cc:	461e      	mov	r6, r3
 80184ce:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 80184d2:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 80184d6:	f105 0904 	add.w	r9, r5, #4
 80184da:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 80184de:	9101      	str	r1, [sp, #4]
 80184e0:	f000 ff56 	bl	8019390 <uxr_submessage_padding>
 80184e4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80184e8:	4481      	add	r9, r0
 80184ea:	2b01      	cmp	r3, #1
 80184ec:	d01d      	beq.n	801852a <uxr_prepare_stream_to_write_submessage+0x6a>
 80184ee:	2b02      	cmp	r3, #2
 80184f0:	d116      	bne.n	8018520 <uxr_prepare_stream_to_write_submessage+0x60>
 80184f2:	f104 0008 	add.w	r0, r4, #8
 80184f6:	4651      	mov	r1, sl
 80184f8:	f000 fed2 	bl	80192a0 <uxr_get_output_reliable_stream>
 80184fc:	4604      	mov	r4, r0
 80184fe:	b158      	cbz	r0, 8018518 <uxr_prepare_stream_to_write_submessage+0x58>
 8018500:	4649      	mov	r1, r9
 8018502:	4632      	mov	r2, r6
 8018504:	f008 f8b2 	bl	802066c <uxr_prepare_reliable_buffer_to_write>
 8018508:	4604      	mov	r4, r0
 801850a:	b12c      	cbz	r4, 8018518 <uxr_prepare_stream_to_write_submessage+0x58>
 801850c:	4643      	mov	r3, r8
 801850e:	b2aa      	uxth	r2, r5
 8018510:	4639      	mov	r1, r7
 8018512:	4630      	mov	r0, r6
 8018514:	f000 fefc 	bl	8019310 <uxr_buffer_submessage_header>
 8018518:	4620      	mov	r0, r4
 801851a:	b002      	add	sp, #8
 801851c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018520:	2400      	movs	r4, #0
 8018522:	4620      	mov	r0, r4
 8018524:	b002      	add	sp, #8
 8018526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801852a:	f104 0008 	add.w	r0, r4, #8
 801852e:	4651      	mov	r1, sl
 8018530:	f000 feae 	bl	8019290 <uxr_get_output_best_effort_stream>
 8018534:	4604      	mov	r4, r0
 8018536:	2800      	cmp	r0, #0
 8018538:	d0ee      	beq.n	8018518 <uxr_prepare_stream_to_write_submessage+0x58>
 801853a:	4649      	mov	r1, r9
 801853c:	4632      	mov	r2, r6
 801853e:	f007 ffc1 	bl	80204c4 <uxr_prepare_best_effort_buffer_to_write>
 8018542:	4604      	mov	r4, r0
 8018544:	e7e1      	b.n	801850a <uxr_prepare_stream_to_write_submessage+0x4a>
 8018546:	bf00      	nop

08018548 <uxr_init_session_info>:
 8018548:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 801854c:	23ff      	movs	r3, #255	@ 0xff
 801854e:	7102      	strb	r2, [r0, #4]
 8018550:	f880 c001 	strb.w	ip, [r0, #1]
 8018554:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8018558:	f3c2 2207 	ubfx	r2, r2, #8, #8
 801855c:	7001      	strb	r1, [r0, #0]
 801855e:	f880 c002 	strb.w	ip, [r0, #2]
 8018562:	7143      	strb	r3, [r0, #5]
 8018564:	70c2      	strb	r2, [r0, #3]
 8018566:	b500      	push	{lr}
 8018568:	f04f 0e09 	mov.w	lr, #9
 801856c:	f8a0 e006 	strh.w	lr, [r0, #6]
 8018570:	f85d fb04 	ldr.w	pc, [sp], #4

08018574 <uxr_buffer_create_session>:
 8018574:	b530      	push	{r4, r5, lr}
 8018576:	2300      	movs	r3, #0
 8018578:	b089      	sub	sp, #36	@ 0x24
 801857a:	4d12      	ldr	r5, [pc, #72]	@ (80185c4 <uxr_buffer_create_session+0x50>)
 801857c:	460c      	mov	r4, r1
 801857e:	9307      	str	r3, [sp, #28]
 8018580:	4619      	mov	r1, r3
 8018582:	f8ad 201c 	strh.w	r2, [sp, #28]
 8018586:	2201      	movs	r2, #1
 8018588:	9301      	str	r3, [sp, #4]
 801858a:	80c2      	strh	r2, [r0, #6]
 801858c:	f88d 2004 	strb.w	r2, [sp, #4]
 8018590:	682a      	ldr	r2, [r5, #0]
 8018592:	9303      	str	r3, [sp, #12]
 8018594:	9200      	str	r2, [sp, #0]
 8018596:	88aa      	ldrh	r2, [r5, #4]
 8018598:	9306      	str	r3, [sp, #24]
 801859a:	f8ad 2006 	strh.w	r2, [sp, #6]
 801859e:	f8d0 2001 	ldr.w	r2, [r0, #1]
 80185a2:	9202      	str	r2, [sp, #8]
 80185a4:	7802      	ldrb	r2, [r0, #0]
 80185a6:	4620      	mov	r0, r4
 80185a8:	f88d 200c 	strb.w	r2, [sp, #12]
 80185ac:	2210      	movs	r2, #16
 80185ae:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80185b2:	f000 fead 	bl	8019310 <uxr_buffer_submessage_header>
 80185b6:	4669      	mov	r1, sp
 80185b8:	4620      	mov	r0, r4
 80185ba:	f001 ff1f 	bl	801a3fc <uxr_serialize_CREATE_CLIENT_Payload>
 80185be:	b009      	add	sp, #36	@ 0x24
 80185c0:	bd30      	pop	{r4, r5, pc}
 80185c2:	bf00      	nop
 80185c4:	08023354 	.word	0x08023354

080185c8 <uxr_buffer_delete_session>:
 80185c8:	4a0c      	ldr	r2, [pc, #48]	@ (80185fc <uxr_buffer_delete_session+0x34>)
 80185ca:	2302      	movs	r3, #2
 80185cc:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 80185d0:	b510      	push	{r4, lr}
 80185d2:	460c      	mov	r4, r1
 80185d4:	b082      	sub	sp, #8
 80185d6:	8911      	ldrh	r1, [r2, #8]
 80185d8:	2204      	movs	r2, #4
 80185da:	80c3      	strh	r3, [r0, #6]
 80185dc:	2300      	movs	r3, #0
 80185de:	f8ad 1006 	strh.w	r1, [sp, #6]
 80185e2:	4620      	mov	r0, r4
 80185e4:	2103      	movs	r1, #3
 80185e6:	f8ad c004 	strh.w	ip, [sp, #4]
 80185ea:	f000 fe91 	bl	8019310 <uxr_buffer_submessage_header>
 80185ee:	a901      	add	r1, sp, #4
 80185f0:	4620      	mov	r0, r4
 80185f2:	f001 ffc1 	bl	801a578 <uxr_serialize_DELETE_Payload>
 80185f6:	b002      	add	sp, #8
 80185f8:	bd10      	pop	{r4, pc}
 80185fa:	bf00      	nop
 80185fc:	08023354 	.word	0x08023354

08018600 <uxr_read_create_session_status>:
 8018600:	b510      	push	{r4, lr}
 8018602:	460b      	mov	r3, r1
 8018604:	b088      	sub	sp, #32
 8018606:	4604      	mov	r4, r0
 8018608:	a901      	add	r1, sp, #4
 801860a:	4618      	mov	r0, r3
 801860c:	f001 ffc4 	bl	801a598 <uxr_deserialize_STATUS_AGENT_Payload>
 8018610:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8018614:	7163      	strb	r3, [r4, #5]
 8018616:	b008      	add	sp, #32
 8018618:	bd10      	pop	{r4, pc}
 801861a:	bf00      	nop

0801861c <uxr_read_delete_session_status>:
 801861c:	b510      	push	{r4, lr}
 801861e:	b084      	sub	sp, #16
 8018620:	4604      	mov	r4, r0
 8018622:	4608      	mov	r0, r1
 8018624:	a902      	add	r1, sp, #8
 8018626:	f001 ffe7 	bl	801a5f8 <uxr_deserialize_STATUS_Payload>
 801862a:	88e3      	ldrh	r3, [r4, #6]
 801862c:	2b02      	cmp	r3, #2
 801862e:	d001      	beq.n	8018634 <uxr_read_delete_session_status+0x18>
 8018630:	b004      	add	sp, #16
 8018632:	bd10      	pop	{r4, pc}
 8018634:	f10d 000a 	add.w	r0, sp, #10
 8018638:	f7fe fe72 	bl	8017320 <uxr_object_id_from_raw>
 801863c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8018640:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8018644:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018648:	b29b      	uxth	r3, r3
 801864a:	2b02      	cmp	r3, #2
 801864c:	d1f0      	bne.n	8018630 <uxr_read_delete_session_status+0x14>
 801864e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8018652:	7163      	strb	r3, [r4, #5]
 8018654:	e7ec      	b.n	8018630 <uxr_read_delete_session_status+0x14>
 8018656:	bf00      	nop

08018658 <uxr_stamp_create_session_header>:
 8018658:	b510      	push	{r4, lr}
 801865a:	2208      	movs	r2, #8
 801865c:	b08a      	sub	sp, #40	@ 0x28
 801865e:	4604      	mov	r4, r0
 8018660:	eb0d 0002 	add.w	r0, sp, r2
 8018664:	f7fb fd18 	bl	8014098 <ucdr_init_buffer>
 8018668:	f814 1b01 	ldrb.w	r1, [r4], #1
 801866c:	2300      	movs	r3, #0
 801866e:	a802      	add	r0, sp, #8
 8018670:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8018674:	9400      	str	r4, [sp, #0]
 8018676:	461a      	mov	r2, r3
 8018678:	f001 f846 	bl	8019708 <uxr_serialize_message_header>
 801867c:	b00a      	add	sp, #40	@ 0x28
 801867e:	bd10      	pop	{r4, pc}

08018680 <uxr_stamp_session_header>:
 8018680:	b530      	push	{r4, r5, lr}
 8018682:	b08d      	sub	sp, #52	@ 0x34
 8018684:	4604      	mov	r4, r0
 8018686:	460d      	mov	r5, r1
 8018688:	4619      	mov	r1, r3
 801868a:	a804      	add	r0, sp, #16
 801868c:	9203      	str	r2, [sp, #12]
 801868e:	2208      	movs	r2, #8
 8018690:	f7fb fd02 	bl	8014098 <ucdr_init_buffer>
 8018694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018698:	9b03      	ldr	r3, [sp, #12]
 801869a:	462a      	mov	r2, r5
 801869c:	a804      	add	r0, sp, #16
 801869e:	9400      	str	r4, [sp, #0]
 80186a0:	f001 f832 	bl	8019708 <uxr_serialize_message_header>
 80186a4:	b00d      	add	sp, #52	@ 0x34
 80186a6:	bd30      	pop	{r4, r5, pc}

080186a8 <uxr_read_session_header>:
 80186a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186ac:	4607      	mov	r7, r0
 80186ae:	b084      	sub	sp, #16
 80186b0:	4608      	mov	r0, r1
 80186b2:	460c      	mov	r4, r1
 80186b4:	4615      	mov	r5, r2
 80186b6:	461e      	mov	r6, r3
 80186b8:	f7fb fd20 	bl	80140fc <ucdr_buffer_remaining>
 80186bc:	2808      	cmp	r0, #8
 80186be:	d803      	bhi.n	80186c8 <uxr_read_session_header+0x20>
 80186c0:	2000      	movs	r0, #0
 80186c2:	b004      	add	sp, #16
 80186c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80186c8:	f10d 080c 	add.w	r8, sp, #12
 80186cc:	4633      	mov	r3, r6
 80186ce:	462a      	mov	r2, r5
 80186d0:	4620      	mov	r0, r4
 80186d2:	f10d 010b 	add.w	r1, sp, #11
 80186d6:	f8cd 8000 	str.w	r8, [sp]
 80186da:	f001 f833 	bl	8019744 <uxr_deserialize_message_header>
 80186de:	783a      	ldrb	r2, [r7, #0]
 80186e0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80186e4:	4293      	cmp	r3, r2
 80186e6:	d1eb      	bne.n	80186c0 <uxr_read_session_header+0x18>
 80186e8:	061b      	lsls	r3, r3, #24
 80186ea:	d41b      	bmi.n	8018724 <uxr_read_session_header+0x7c>
 80186ec:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80186f0:	787b      	ldrb	r3, [r7, #1]
 80186f2:	429a      	cmp	r2, r3
 80186f4:	d003      	beq.n	80186fe <uxr_read_session_header+0x56>
 80186f6:	2001      	movs	r0, #1
 80186f8:	f080 0001 	eor.w	r0, r0, #1
 80186fc:	e7e1      	b.n	80186c2 <uxr_read_session_header+0x1a>
 80186fe:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8018702:	1cb8      	adds	r0, r7, #2
 8018704:	78bb      	ldrb	r3, [r7, #2]
 8018706:	429a      	cmp	r2, r3
 8018708:	d1f5      	bne.n	80186f6 <uxr_read_session_header+0x4e>
 801870a:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801870e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8018712:	429a      	cmp	r2, r3
 8018714:	d1ef      	bne.n	80186f6 <uxr_read_session_header+0x4e>
 8018716:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801871a:	7843      	ldrb	r3, [r0, #1]
 801871c:	429a      	cmp	r2, r3
 801871e:	d1ea      	bne.n	80186f6 <uxr_read_session_header+0x4e>
 8018720:	2000      	movs	r0, #0
 8018722:	e7e9      	b.n	80186f8 <uxr_read_session_header+0x50>
 8018724:	2001      	movs	r0, #1
 8018726:	e7cc      	b.n	80186c2 <uxr_read_session_header+0x1a>

08018728 <uxr_session_header_offset>:
 8018728:	f990 3000 	ldrsb.w	r3, [r0]
 801872c:	2b00      	cmp	r3, #0
 801872e:	bfac      	ite	ge
 8018730:	2008      	movge	r0, #8
 8018732:	2004      	movlt	r0, #4
 8018734:	4770      	bx	lr
 8018736:	bf00      	nop

08018738 <uxr_init_base_object_request>:
 8018738:	b510      	push	{r4, lr}
 801873a:	b082      	sub	sp, #8
 801873c:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8018740:	9101      	str	r1, [sp, #4]
 8018742:	88c3      	ldrh	r3, [r0, #6]
 8018744:	f1a3 010a 	sub.w	r1, r3, #10
 8018748:	b289      	uxth	r1, r1
 801874a:	42a1      	cmp	r1, r4
 801874c:	d80f      	bhi.n	801876e <uxr_init_base_object_request+0x36>
 801874e:	3301      	adds	r3, #1
 8018750:	b29c      	uxth	r4, r3
 8018752:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 8018756:	b2db      	uxtb	r3, r3
 8018758:	80c4      	strh	r4, [r0, #6]
 801875a:	1c91      	adds	r1, r2, #2
 801875c:	9801      	ldr	r0, [sp, #4]
 801875e:	f882 c000 	strb.w	ip, [r2]
 8018762:	7053      	strb	r3, [r2, #1]
 8018764:	f7fe fdf0 	bl	8017348 <uxr_object_id_to_raw>
 8018768:	4620      	mov	r0, r4
 801876a:	b002      	add	sp, #8
 801876c:	bd10      	pop	{r4, pc}
 801876e:	230a      	movs	r3, #10
 8018770:	f04f 0c00 	mov.w	ip, #0
 8018774:	461c      	mov	r4, r3
 8018776:	e7ef      	b.n	8018758 <uxr_init_base_object_request+0x20>

08018778 <uxr_parse_base_object_request>:
 8018778:	b570      	push	{r4, r5, r6, lr}
 801877a:	4604      	mov	r4, r0
 801877c:	3002      	adds	r0, #2
 801877e:	460d      	mov	r5, r1
 8018780:	4616      	mov	r6, r2
 8018782:	f7fe fdcd 	bl	8017320 <uxr_object_id_from_raw>
 8018786:	f3c0 430f 	ubfx	r3, r0, #16, #16
 801878a:	8028      	strh	r0, [r5, #0]
 801878c:	806b      	strh	r3, [r5, #2]
 801878e:	7822      	ldrb	r2, [r4, #0]
 8018790:	7863      	ldrb	r3, [r4, #1]
 8018792:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018796:	8033      	strh	r3, [r6, #0]
 8018798:	bd70      	pop	{r4, r5, r6, pc}
 801879a:	bf00      	nop

0801879c <uxr_init_framing_io>:
 801879c:	2300      	movs	r3, #0
 801879e:	7041      	strb	r1, [r0, #1]
 80187a0:	7003      	strb	r3, [r0, #0]
 80187a2:	8583      	strh	r3, [r0, #44]	@ 0x2c
 80187a4:	4770      	bx	lr
 80187a6:	bf00      	nop

080187a8 <uxr_write_framed_msg>:
 80187a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187ac:	4617      	mov	r7, r2
 80187ae:	7842      	ldrb	r2, [r0, #1]
 80187b0:	460e      	mov	r6, r1
 80187b2:	b083      	sub	sp, #12
 80187b4:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 80187b8:	469b      	mov	fp, r3
 80187ba:	237e      	movs	r3, #126	@ 0x7e
 80187bc:	4604      	mov	r4, r0
 80187be:	2901      	cmp	r1, #1
 80187c0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80187c4:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 80187c8:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 80187cc:	f240 8115 	bls.w	80189fa <uxr_write_framed_msg+0x252>
 80187d0:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 80187d4:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 80187d8:	2202      	movs	r2, #2
 80187da:	2901      	cmp	r1, #1
 80187dc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80187e0:	d952      	bls.n	8018888 <uxr_write_framed_msg+0xe0>
 80187e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80187e4:	2103      	movs	r1, #3
 80187e6:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 80187ea:	b2dd      	uxtb	r5, r3
 80187ec:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 80187f0:	f1a5 027d 	sub.w	r2, r5, #125	@ 0x7d
 80187f4:	2a01      	cmp	r2, #1
 80187f6:	d95c      	bls.n	80188b2 <uxr_write_framed_msg+0x10a>
 80187f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80187fa:	1862      	adds	r2, r4, r1
 80187fc:	3101      	adds	r1, #1
 80187fe:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8018802:	f882 5038 	strb.w	r5, [r2, #56]	@ 0x38
 8018806:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 801880a:	f1a0 027d 	sub.w	r2, r0, #125	@ 0x7d
 801880e:	2a01      	cmp	r2, #1
 8018810:	d961      	bls.n	80188d6 <uxr_write_framed_msg+0x12e>
 8018812:	1c4a      	adds	r2, r1, #1
 8018814:	4421      	add	r1, r4
 8018816:	b2d2      	uxtb	r2, r2
 8018818:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801881c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8018820:	2b00      	cmp	r3, #0
 8018822:	d06a      	beq.n	80188fa <uxr_write_framed_msg+0x152>
 8018824:	f04f 0800 	mov.w	r8, #0
 8018828:	46c1      	mov	r9, r8
 801882a:	e016      	b.n	801885a <uxr_write_framed_msg+0xb2>
 801882c:	2a29      	cmp	r2, #41	@ 0x29
 801882e:	d868      	bhi.n	8018902 <uxr_write_framed_msg+0x15a>
 8018830:	18a0      	adds	r0, r4, r2
 8018832:	3201      	adds	r2, #1
 8018834:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8018838:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801883c:	ea88 0101 	eor.w	r1, r8, r1
 8018840:	4b7d      	ldr	r3, [pc, #500]	@ (8018a38 <uxr_write_framed_msg+0x290>)
 8018842:	f109 0901 	add.w	r9, r9, #1
 8018846:	b2c9      	uxtb	r1, r1
 8018848:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 801884c:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 8018850:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018852:	454b      	cmp	r3, r9
 8018854:	d969      	bls.n	801892a <uxr_write_framed_msg+0x182>
 8018856:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801885a:	f81b 1009 	ldrb.w	r1, [fp, r9]
 801885e:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8018862:	2801      	cmp	r0, #1
 8018864:	d8e2      	bhi.n	801882c <uxr_write_framed_msg+0x84>
 8018866:	1c50      	adds	r0, r2, #1
 8018868:	b2c0      	uxtb	r0, r0
 801886a:	2829      	cmp	r0, #41	@ 0x29
 801886c:	d849      	bhi.n	8018902 <uxr_write_framed_msg+0x15a>
 801886e:	18a0      	adds	r0, r4, r2
 8018870:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 8018874:	3202      	adds	r2, #2
 8018876:	f081 0520 	eor.w	r5, r1, #32
 801887a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 801887e:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8018882:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8018886:	e7d9      	b.n	801883c <uxr_write_framed_msg+0x94>
 8018888:	2104      	movs	r1, #4
 801888a:	f04f 0c03 	mov.w	ip, #3
 801888e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018890:	4422      	add	r2, r4
 8018892:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8018896:	44a4      	add	ip, r4
 8018898:	b2dd      	uxtb	r5, r3
 801889a:	f080 0020 	eor.w	r0, r0, #32
 801889e:	f882 e038 	strb.w	lr, [r2, #56]	@ 0x38
 80188a2:	f1a5 027d 	sub.w	r2, r5, #125	@ 0x7d
 80188a6:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 80188aa:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 80188ae:	2a01      	cmp	r2, #1
 80188b0:	d8a2      	bhi.n	80187f8 <uxr_write_framed_msg+0x50>
 80188b2:	1862      	adds	r2, r4, r1
 80188b4:	207d      	movs	r0, #125	@ 0x7d
 80188b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80188b8:	f085 0520 	eor.w	r5, r5, #32
 80188bc:	f882 0038 	strb.w	r0, [r2, #56]	@ 0x38
 80188c0:	3102      	adds	r1, #2
 80188c2:	f3c3 2007 	ubfx	r0, r3, #8, #8
 80188c6:	f882 5039 	strb.w	r5, [r2, #57]	@ 0x39
 80188ca:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 80188ce:	f1a0 027d 	sub.w	r2, r0, #125	@ 0x7d
 80188d2:	2a01      	cmp	r2, #1
 80188d4:	d89d      	bhi.n	8018812 <uxr_write_framed_msg+0x6a>
 80188d6:	1c4d      	adds	r5, r1, #1
 80188d8:	1c8a      	adds	r2, r1, #2
 80188da:	f080 0020 	eor.w	r0, r0, #32
 80188de:	4421      	add	r1, r4
 80188e0:	fa54 f585 	uxtab	r5, r4, r5
 80188e4:	b2d2      	uxtb	r2, r2
 80188e6:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 80188ea:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 80188ee:	f885 0038 	strb.w	r0, [r5, #56]	@ 0x38
 80188f2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	d194      	bne.n	8018824 <uxr_write_framed_msg+0x7c>
 80188fa:	4619      	mov	r1, r3
 80188fc:	f8ad 3004 	strh.w	r3, [sp, #4]
 8018900:	e019      	b.n	8018936 <uxr_write_framed_msg+0x18e>
 8018902:	2500      	movs	r5, #0
 8018904:	e000      	b.n	8018908 <uxr_write_framed_msg+0x160>
 8018906:	b160      	cbz	r0, 8018922 <uxr_write_framed_msg+0x17a>
 8018908:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801890c:	1b52      	subs	r2, r2, r5
 801890e:	4653      	mov	r3, sl
 8018910:	4638      	mov	r0, r7
 8018912:	4421      	add	r1, r4
 8018914:	47b0      	blx	r6
 8018916:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801891a:	4405      	add	r5, r0
 801891c:	4295      	cmp	r5, r2
 801891e:	d3f2      	bcc.n	8018906 <uxr_write_framed_msg+0x15e>
 8018920:	d066      	beq.n	80189f0 <uxr_write_framed_msg+0x248>
 8018922:	2000      	movs	r0, #0
 8018924:	b003      	add	sp, #12
 8018926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801892a:	fa5f f188 	uxtb.w	r1, r8
 801892e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8018932:	f8ad 8004 	strh.w	r8, [sp, #4]
 8018936:	f04f 0900 	mov.w	r9, #0
 801893a:	f04f 0b7d 	mov.w	fp, #125	@ 0x7d
 801893e:	46c8      	mov	r8, r9
 8018940:	e013      	b.n	801896a <uxr_write_framed_msg+0x1c2>
 8018942:	2a29      	cmp	r2, #41	@ 0x29
 8018944:	d824      	bhi.n	8018990 <uxr_write_framed_msg+0x1e8>
 8018946:	18a3      	adds	r3, r4, r2
 8018948:	3201      	adds	r2, #1
 801894a:	f883 1038 	strb.w	r1, [r3, #56]	@ 0x38
 801894e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8018952:	f109 0901 	add.w	r9, r9, #1
 8018956:	f1b9 0f02 	cmp.w	r9, #2
 801895a:	d02d      	beq.n	80189b8 <uxr_write_framed_msg+0x210>
 801895c:	f109 0308 	add.w	r3, r9, #8
 8018960:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8018964:	446b      	add	r3, sp
 8018966:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 801896a:	f1a1 037d 	sub.w	r3, r1, #125	@ 0x7d
 801896e:	2b01      	cmp	r3, #1
 8018970:	d8e7      	bhi.n	8018942 <uxr_write_framed_msg+0x19a>
 8018972:	1c53      	adds	r3, r2, #1
 8018974:	b2db      	uxtb	r3, r3
 8018976:	2b29      	cmp	r3, #41	@ 0x29
 8018978:	d80a      	bhi.n	8018990 <uxr_write_framed_msg+0x1e8>
 801897a:	18a3      	adds	r3, r4, r2
 801897c:	f081 0120 	eor.w	r1, r1, #32
 8018980:	3202      	adds	r2, #2
 8018982:	f883 1039 	strb.w	r1, [r3, #57]	@ 0x39
 8018986:	f883 b038 	strb.w	fp, [r3, #56]	@ 0x38
 801898a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801898e:	e7e0      	b.n	8018952 <uxr_write_framed_msg+0x1aa>
 8018990:	2500      	movs	r5, #0
 8018992:	e001      	b.n	8018998 <uxr_write_framed_msg+0x1f0>
 8018994:	2800      	cmp	r0, #0
 8018996:	d0c4      	beq.n	8018922 <uxr_write_framed_msg+0x17a>
 8018998:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801899c:	1b52      	subs	r2, r2, r5
 801899e:	4653      	mov	r3, sl
 80189a0:	4638      	mov	r0, r7
 80189a2:	4421      	add	r1, r4
 80189a4:	47b0      	blx	r6
 80189a6:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80189aa:	4405      	add	r5, r0
 80189ac:	4295      	cmp	r5, r2
 80189ae:	d3f1      	bcc.n	8018994 <uxr_write_framed_msg+0x1ec>
 80189b0:	d1b7      	bne.n	8018922 <uxr_write_framed_msg+0x17a>
 80189b2:	f884 8062 	strb.w	r8, [r4, #98]	@ 0x62
 80189b6:	e7d1      	b.n	801895c <uxr_write_framed_msg+0x1b4>
 80189b8:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80189bc:	b19a      	cbz	r2, 80189e6 <uxr_write_framed_msg+0x23e>
 80189be:	2500      	movs	r5, #0
 80189c0:	e001      	b.n	80189c6 <uxr_write_framed_msg+0x21e>
 80189c2:	2800      	cmp	r0, #0
 80189c4:	d0ad      	beq.n	8018922 <uxr_write_framed_msg+0x17a>
 80189c6:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80189ca:	1b52      	subs	r2, r2, r5
 80189cc:	4653      	mov	r3, sl
 80189ce:	4638      	mov	r0, r7
 80189d0:	4421      	add	r1, r4
 80189d2:	47b0      	blx	r6
 80189d4:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80189d8:	4405      	add	r5, r0
 80189da:	4295      	cmp	r5, r2
 80189dc:	d3f1      	bcc.n	80189c2 <uxr_write_framed_msg+0x21a>
 80189de:	d1a0      	bne.n	8018922 <uxr_write_framed_msg+0x17a>
 80189e0:	2300      	movs	r3, #0
 80189e2:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80189e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80189e8:	b298      	uxth	r0, r3
 80189ea:	b003      	add	sp, #12
 80189ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189f0:	f04f 0300 	mov.w	r3, #0
 80189f4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80189f8:	e72a      	b.n	8018850 <uxr_write_framed_msg+0xa8>
 80189fa:	217d      	movs	r1, #125	@ 0x7d
 80189fc:	f082 0220 	eor.w	r2, r2, #32
 8018a00:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8018a04:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8018a08:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8018a0c:	2203      	movs	r2, #3
 8018a0e:	2901      	cmp	r1, #1
 8018a10:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8018a14:	d803      	bhi.n	8018a1e <uxr_write_framed_msg+0x276>
 8018a16:	2105      	movs	r1, #5
 8018a18:	f04f 0c04 	mov.w	ip, #4
 8018a1c:	e737      	b.n	801888e <uxr_write_framed_msg+0xe6>
 8018a1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018a20:	2104      	movs	r1, #4
 8018a22:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8018a26:	b2dd      	uxtb	r5, r3
 8018a28:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 8018a2c:	f1a5 027d 	sub.w	r2, r5, #125	@ 0x7d
 8018a30:	2a01      	cmp	r2, #1
 8018a32:	f63f aee1 	bhi.w	80187f8 <uxr_write_framed_msg+0x50>
 8018a36:	e73c      	b.n	80188b2 <uxr_write_framed_msg+0x10a>
 8018a38:	08025044 	.word	0x08025044

08018a3c <uxr_framing_read_transport>:
 8018a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a40:	4604      	mov	r4, r0
 8018a42:	b085      	sub	sp, #20
 8018a44:	4692      	mov	sl, r2
 8018a46:	4689      	mov	r9, r1
 8018a48:	461d      	mov	r5, r3
 8018a4a:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8018a4c:	f000 fca6 	bl	801939c <uxr_millis>
 8018a50:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8018a54:	f894 702d 	ldrb.w	r7, [r4, #45]	@ 0x2d
 8018a58:	4680      	mov	r8, r0
 8018a5a:	42ba      	cmp	r2, r7
 8018a5c:	d05f      	beq.n	8018b1e <uxr_framing_read_transport+0xe2>
 8018a5e:	d817      	bhi.n	8018a90 <uxr_framing_read_transport+0x54>
 8018a60:	3f01      	subs	r7, #1
 8018a62:	1aba      	subs	r2, r7, r2
 8018a64:	2700      	movs	r7, #0
 8018a66:	b2d2      	uxtb	r2, r2
 8018a68:	42b2      	cmp	r2, r6
 8018a6a:	d81a      	bhi.n	8018aa2 <uxr_framing_read_transport+0x66>
 8018a6c:	19d3      	adds	r3, r2, r7
 8018a6e:	42b3      	cmp	r3, r6
 8018a70:	d852      	bhi.n	8018b18 <uxr_framing_read_transport+0xdc>
 8018a72:	b9d2      	cbnz	r2, 8018aaa <uxr_framing_read_transport+0x6e>
 8018a74:	2600      	movs	r6, #0
 8018a76:	f000 fc91 	bl	801939c <uxr_millis>
 8018a7a:	682b      	ldr	r3, [r5, #0]
 8018a7c:	eba0 0008 	sub.w	r0, r0, r8
 8018a80:	1a1b      	subs	r3, r3, r0
 8018a82:	4630      	mov	r0, r6
 8018a84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018a88:	602b      	str	r3, [r5, #0]
 8018a8a:	b005      	add	sp, #20
 8018a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a90:	2f00      	cmp	r7, #0
 8018a92:	d060      	beq.n	8018b56 <uxr_framing_read_transport+0x11a>
 8018a94:	f1c2 022a 	rsb	r2, r2, #42	@ 0x2a
 8018a98:	3f01      	subs	r7, #1
 8018a9a:	b2d2      	uxtb	r2, r2
 8018a9c:	b2ff      	uxtb	r7, r7
 8018a9e:	42b2      	cmp	r2, r6
 8018aa0:	d9e4      	bls.n	8018a6c <uxr_framing_read_transport+0x30>
 8018aa2:	b2f2      	uxtb	r2, r6
 8018aa4:	2700      	movs	r7, #0
 8018aa6:	2a00      	cmp	r2, #0
 8018aa8:	d0e4      	beq.n	8018a74 <uxr_framing_read_transport+0x38>
 8018aaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018aac:	4650      	mov	r0, sl
 8018aae:	9203      	str	r2, [sp, #12]
 8018ab0:	9300      	str	r3, [sp, #0]
 8018ab2:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8018ab6:	682b      	ldr	r3, [r5, #0]
 8018ab8:	3102      	adds	r1, #2
 8018aba:	f8df b0a4 	ldr.w	fp, [pc, #164]	@ 8018b60 <uxr_framing_read_transport+0x124>
 8018abe:	4421      	add	r1, r4
 8018ac0:	47c8      	blx	r9
 8018ac2:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8018ac6:	4606      	mov	r6, r0
 8018ac8:	4403      	add	r3, r0
 8018aca:	0859      	lsrs	r1, r3, #1
 8018acc:	fbab 2101 	umull	r2, r1, fp, r1
 8018ad0:	222a      	movs	r2, #42	@ 0x2a
 8018ad2:	0889      	lsrs	r1, r1, #2
 8018ad4:	fb02 3111 	mls	r1, r2, r1, r3
 8018ad8:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8018adc:	2800      	cmp	r0, #0
 8018ade:	d0c9      	beq.n	8018a74 <uxr_framing_read_transport+0x38>
 8018ae0:	9a03      	ldr	r2, [sp, #12]
 8018ae2:	4290      	cmp	r0, r2
 8018ae4:	d1c7      	bne.n	8018a76 <uxr_framing_read_transport+0x3a>
 8018ae6:	2f00      	cmp	r7, #0
 8018ae8:	d0c5      	beq.n	8018a76 <uxr_framing_read_transport+0x3a>
 8018aea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018aec:	3102      	adds	r1, #2
 8018aee:	463a      	mov	r2, r7
 8018af0:	4650      	mov	r0, sl
 8018af2:	4421      	add	r1, r4
 8018af4:	9300      	str	r3, [sp, #0]
 8018af6:	2300      	movs	r3, #0
 8018af8:	47c8      	blx	r9
 8018afa:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8018afe:	4406      	add	r6, r0
 8018b00:	1813      	adds	r3, r2, r0
 8018b02:	085a      	lsrs	r2, r3, #1
 8018b04:	fbab 1b02 	umull	r1, fp, fp, r2
 8018b08:	222a      	movs	r2, #42	@ 0x2a
 8018b0a:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8018b0e:	fb02 331b 	mls	r3, r2, fp, r3
 8018b12:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8018b16:	e7ae      	b.n	8018a76 <uxr_framing_read_transport+0x3a>
 8018b18:	1ab6      	subs	r6, r6, r2
 8018b1a:	b2f7      	uxtb	r7, r6
 8018b1c:	e7a9      	b.n	8018a72 <uxr_framing_read_transport+0x36>
 8018b1e:	2300      	movs	r3, #0
 8018b20:	2e28      	cmp	r6, #40	@ 0x28
 8018b22:	85a3      	strh	r3, [r4, #44]	@ 0x2c
 8018b24:	d9bd      	bls.n	8018aa2 <uxr_framing_read_transport+0x66>
 8018b26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018b28:	2229      	movs	r2, #41	@ 0x29
 8018b2a:	1ca1      	adds	r1, r4, #2
 8018b2c:	4650      	mov	r0, sl
 8018b2e:	9300      	str	r3, [sp, #0]
 8018b30:	682b      	ldr	r3, [r5, #0]
 8018b32:	47c8      	blx	r9
 8018b34:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8018b38:	4606      	mov	r6, r0
 8018b3a:	212a      	movs	r1, #42	@ 0x2a
 8018b3c:	4403      	add	r3, r0
 8018b3e:	4808      	ldr	r0, [pc, #32]	@ (8018b60 <uxr_framing_read_transport+0x124>)
 8018b40:	085a      	lsrs	r2, r3, #1
 8018b42:	fba0 0202 	umull	r0, r2, r0, r2
 8018b46:	0892      	lsrs	r2, r2, #2
 8018b48:	fb01 3312 	mls	r3, r1, r2, r3
 8018b4c:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8018b50:	2e00      	cmp	r6, #0
 8018b52:	d08f      	beq.n	8018a74 <uxr_framing_read_transport+0x38>
 8018b54:	e78f      	b.n	8018a76 <uxr_framing_read_transport+0x3a>
 8018b56:	f1c2 0229 	rsb	r2, r2, #41	@ 0x29
 8018b5a:	b2d2      	uxtb	r2, r2
 8018b5c:	e784      	b.n	8018a68 <uxr_framing_read_transport+0x2c>
 8018b5e:	bf00      	nop
 8018b60:	30c30c31 	.word	0x30c30c31

08018b64 <uxr_read_framed_msg>:
 8018b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b68:	461e      	mov	r6, r3
 8018b6a:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 8018b6e:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8018b72:	b083      	sub	sp, #12
 8018b74:	4604      	mov	r4, r0
 8018b76:	4688      	mov	r8, r1
 8018b78:	429d      	cmp	r5, r3
 8018b7a:	4691      	mov	r9, r2
 8018b7c:	f000 818c 	beq.w	8018e98 <uxr_read_framed_msg+0x334>
 8018b80:	7823      	ldrb	r3, [r4, #0]
 8018b82:	4dc3      	ldr	r5, [pc, #780]	@ (8018e90 <uxr_read_framed_msg+0x32c>)
 8018b84:	4fc3      	ldr	r7, [pc, #780]	@ (8018e94 <uxr_read_framed_msg+0x330>)
 8018b86:	2b07      	cmp	r3, #7
 8018b88:	d8fd      	bhi.n	8018b86 <uxr_read_framed_msg+0x22>
 8018b8a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8018b8e:	011c      	.short	0x011c
 8018b90:	00d900fb 	.word	0x00d900fb
 8018b94:	008f00ba 	.word	0x008f00ba
 8018b98:	00320051 	.word	0x00320051
 8018b9c:	0008      	.short	0x0008
 8018b9e:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8018ba2:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018ba6:	4299      	cmp	r1, r3
 8018ba8:	f000 814d 	beq.w	8018e46 <uxr_read_framed_msg+0x2e2>
 8018bac:	18e2      	adds	r2, r4, r3
 8018bae:	7892      	ldrb	r2, [r2, #2]
 8018bb0:	2a7d      	cmp	r2, #125	@ 0x7d
 8018bb2:	f000 81b8 	beq.w	8018f26 <uxr_read_framed_msg+0x3c2>
 8018bb6:	3301      	adds	r3, #1
 8018bb8:	212a      	movs	r1, #42	@ 0x2a
 8018bba:	2a7e      	cmp	r2, #126	@ 0x7e
 8018bbc:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8018bc0:	fba5 c000 	umull	ip, r0, r5, r0
 8018bc4:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8018bc8:	fb01 3310 	mls	r3, r1, r0, r3
 8018bcc:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018bd0:	f000 8257 	beq.w	8019082 <uxr_read_framed_msg+0x51e>
 8018bd4:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8018bd6:	2000      	movs	r0, #0
 8018bd8:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8018bda:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018bde:	7020      	strb	r0, [r4, #0]
 8018be0:	b29b      	uxth	r3, r3
 8018be2:	4299      	cmp	r1, r3
 8018be4:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8018be6:	f000 8178 	beq.w	8018eda <uxr_read_framed_msg+0x376>
 8018bea:	2000      	movs	r0, #0
 8018bec:	b003      	add	sp, #12
 8018bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018bf2:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8018bf6:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018bfa:	4298      	cmp	r0, r3
 8018bfc:	f000 8132 	beq.w	8018e64 <uxr_read_framed_msg+0x300>
 8018c00:	18e2      	adds	r2, r4, r3
 8018c02:	7891      	ldrb	r1, [r2, #2]
 8018c04:	297d      	cmp	r1, #125	@ 0x7d
 8018c06:	f000 8170 	beq.w	8018eea <uxr_read_framed_msg+0x386>
 8018c0a:	3301      	adds	r3, #1
 8018c0c:	202a      	movs	r0, #42	@ 0x2a
 8018c0e:	297e      	cmp	r1, #126	@ 0x7e
 8018c10:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8018c14:	fba5 c202 	umull	ip, r2, r5, r2
 8018c18:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8018c1c:	fb00 3312 	mls	r3, r0, r2, r3
 8018c20:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018c24:	f000 821d 	beq.w	8019062 <uxr_read_framed_msg+0x4fe>
 8018c28:	2307      	movs	r3, #7
 8018c2a:	86a1      	strh	r1, [r4, #52]	@ 0x34
 8018c2c:	7023      	strb	r3, [r4, #0]
 8018c2e:	e7aa      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018c30:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8018c32:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8018c36:	459e      	cmp	lr, r3
 8018c38:	d827      	bhi.n	8018c8a <uxr_read_framed_msg+0x126>
 8018c3a:	e032      	b.n	8018ca2 <uxr_read_framed_msg+0x13e>
 8018c3c:	fba5 b101 	umull	fp, r1, r5, r1
 8018c40:	f89c c002 	ldrb.w	ip, [ip, #2]
 8018c44:	f04f 0b2a 	mov.w	fp, #42	@ 0x2a
 8018c48:	0889      	lsrs	r1, r1, #2
 8018c4a:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8018c4e:	fb0b 0111 	mls	r1, fp, r1, r0
 8018c52:	f000 80d4 	beq.w	8018dfe <uxr_read_framed_msg+0x29a>
 8018c56:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8018c5a:	f884 102d 	strb.w	r1, [r4, #45]	@ 0x2d
 8018c5e:	f000 80cb 	beq.w	8018df8 <uxr_read_framed_msg+0x294>
 8018c62:	f806 c003 	strb.w	ip, [r6, r3]
 8018c66:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 8018c68:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8018c6a:	ea80 010c 	eor.w	r1, r0, ip
 8018c6e:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8018c72:	3301      	adds	r3, #1
 8018c74:	b2c9      	uxtb	r1, r1
 8018c76:	b29b      	uxth	r3, r3
 8018c78:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 8018c7c:	4573      	cmp	r3, lr
 8018c7e:	8663      	strh	r3, [r4, #50]	@ 0x32
 8018c80:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8018c84:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8018c86:	f080 811d 	bcs.w	8018ec4 <uxr_read_framed_msg+0x360>
 8018c8a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8018c8e:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8018c92:	1c50      	adds	r0, r2, #1
 8018c94:	eb04 0c02 	add.w	ip, r4, r2
 8018c98:	4592      	cmp	sl, r2
 8018c9a:	ea4f 0150 	mov.w	r1, r0, lsr #1
 8018c9e:	d1cd      	bne.n	8018c3c <uxr_read_framed_msg+0xd8>
 8018ca0:	459e      	cmp	lr, r3
 8018ca2:	f040 8114 	bne.w	8018ece <uxr_read_framed_msg+0x36a>
 8018ca6:	2306      	movs	r3, #6
 8018ca8:	7023      	strb	r3, [r4, #0]
 8018caa:	e76c      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018cac:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8018cb0:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018cb4:	4298      	cmp	r0, r3
 8018cb6:	f000 80c6 	beq.w	8018e46 <uxr_read_framed_msg+0x2e2>
 8018cba:	18e2      	adds	r2, r4, r3
 8018cbc:	7891      	ldrb	r1, [r2, #2]
 8018cbe:	297d      	cmp	r1, #125	@ 0x7d
 8018cc0:	f000 8193 	beq.w	8018fea <uxr_read_framed_msg+0x486>
 8018cc4:	3301      	adds	r3, #1
 8018cc6:	202a      	movs	r0, #42	@ 0x2a
 8018cc8:	297e      	cmp	r1, #126	@ 0x7e
 8018cca:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8018cce:	fba5 c202 	umull	ip, r2, r5, r2
 8018cd2:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8018cd6:	fb00 3312 	mls	r3, r0, r2, r3
 8018cda:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018cde:	f000 81d0 	beq.w	8019082 <uxr_read_framed_msg+0x51e>
 8018ce2:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8018ce4:	2000      	movs	r0, #0
 8018ce6:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8018cea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8018cec:	8660      	strh	r0, [r4, #50]	@ 0x32
 8018cee:	b29b      	uxth	r3, r3
 8018cf0:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8018cf2:	428b      	cmp	r3, r1
 8018cf4:	8623      	strh	r3, [r4, #48]	@ 0x30
 8018cf6:	f240 80e2 	bls.w	8018ebe <uxr_read_framed_msg+0x35a>
 8018cfa:	7020      	strb	r0, [r4, #0]
 8018cfc:	b003      	add	sp, #12
 8018cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d02:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8018d06:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018d0a:	4298      	cmp	r0, r3
 8018d0c:	f000 80aa 	beq.w	8018e64 <uxr_read_framed_msg+0x300>
 8018d10:	18e2      	adds	r2, r4, r3
 8018d12:	7891      	ldrb	r1, [r2, #2]
 8018d14:	297d      	cmp	r1, #125	@ 0x7d
 8018d16:	f000 8186 	beq.w	8019026 <uxr_read_framed_msg+0x4c2>
 8018d1a:	3301      	adds	r3, #1
 8018d1c:	202a      	movs	r0, #42	@ 0x2a
 8018d1e:	297e      	cmp	r1, #126	@ 0x7e
 8018d20:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8018d24:	fba5 c202 	umull	ip, r2, r5, r2
 8018d28:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8018d2c:	fb00 3312 	mls	r3, r0, r2, r3
 8018d30:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018d34:	f000 8195 	beq.w	8019062 <uxr_read_framed_msg+0x4fe>
 8018d38:	2304      	movs	r3, #4
 8018d3a:	8621      	strh	r1, [r4, #48]	@ 0x30
 8018d3c:	7023      	strb	r3, [r4, #0]
 8018d3e:	e722      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018d40:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8018d44:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8018d48:	4290      	cmp	r0, r2
 8018d4a:	f000 80b4 	beq.w	8018eb6 <uxr_read_framed_msg+0x352>
 8018d4e:	18a3      	adds	r3, r4, r2
 8018d50:	7899      	ldrb	r1, [r3, #2]
 8018d52:	297d      	cmp	r1, #125	@ 0x7d
 8018d54:	f000 8107 	beq.w	8018f66 <uxr_read_framed_msg+0x402>
 8018d58:	3201      	adds	r2, #1
 8018d5a:	232a      	movs	r3, #42	@ 0x2a
 8018d5c:	297e      	cmp	r1, #126	@ 0x7e
 8018d5e:	ea4f 0052 	mov.w	r0, r2, lsr #1
 8018d62:	fba5 c000 	umull	ip, r0, r5, r0
 8018d66:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8018d6a:	fb03 2210 	mls	r2, r3, r0, r2
 8018d6e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8018d72:	f000 818a 	beq.w	801908a <uxr_read_framed_msg+0x526>
 8018d76:	7863      	ldrb	r3, [r4, #1]
 8018d78:	428b      	cmp	r3, r1
 8018d7a:	bf0c      	ite	eq
 8018d7c:	2303      	moveq	r3, #3
 8018d7e:	2300      	movne	r3, #0
 8018d80:	7023      	strb	r3, [r4, #0]
 8018d82:	e700      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018d84:	2300      	movs	r3, #0
 8018d86:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8018d8a:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 8018d8e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018d92:	4299      	cmp	r1, r3
 8018d94:	d06a      	beq.n	8018e6c <uxr_read_framed_msg+0x308>
 8018d96:	18e2      	adds	r2, r4, r3
 8018d98:	7890      	ldrb	r0, [r2, #2]
 8018d9a:	287d      	cmp	r0, #125	@ 0x7d
 8018d9c:	f000 8100 	beq.w	8018fa0 <uxr_read_framed_msg+0x43c>
 8018da0:	3301      	adds	r3, #1
 8018da2:	212a      	movs	r1, #42	@ 0x2a
 8018da4:	287e      	cmp	r0, #126	@ 0x7e
 8018da6:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8018daa:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8018dae:	fba5 c202 	umull	ip, r2, r5, r2
 8018db2:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8018db6:	fb01 3312 	mls	r3, r1, r2, r3
 8018dba:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018dbe:	d055      	beq.n	8018e6c <uxr_read_framed_msg+0x308>
 8018dc0:	2302      	movs	r3, #2
 8018dc2:	7023      	strb	r3, [r4, #0]
 8018dc4:	e6df      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018dc6:	f894 c02c 	ldrb.w	ip, [r4, #44]	@ 0x2c
 8018dca:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8018dce:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018dd2:	1c5a      	adds	r2, r3, #1
 8018dd4:	459c      	cmp	ip, r3
 8018dd6:	eb04 0103 	add.w	r1, r4, r3
 8018dda:	ea4f 0352 	mov.w	r3, r2, lsr #1
 8018dde:	f43f af04 	beq.w	8018bea <uxr_read_framed_msg+0x86>
 8018de2:	fba5 0303 	umull	r0, r3, r5, r3
 8018de6:	7889      	ldrb	r1, [r1, #2]
 8018de8:	089b      	lsrs	r3, r3, #2
 8018dea:	297e      	cmp	r1, #126	@ 0x7e
 8018dec:	fb0e 2313 	mls	r3, lr, r3, r2
 8018df0:	b2db      	uxtb	r3, r3
 8018df2:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018df6:	d1ec      	bne.n	8018dd2 <uxr_read_framed_msg+0x26e>
 8018df8:	2301      	movs	r3, #1
 8018dfa:	7023      	strb	r3, [r4, #0]
 8018dfc:	e6c3      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018dfe:	1c50      	adds	r0, r2, #1
 8018e00:	f04f 0b2a 	mov.w	fp, #42	@ 0x2a
 8018e04:	3202      	adds	r2, #2
 8018e06:	0841      	lsrs	r1, r0, #1
 8018e08:	fba5 c101 	umull	ip, r1, r5, r1
 8018e0c:	0889      	lsrs	r1, r1, #2
 8018e0e:	fb0b 0111 	mls	r1, fp, r1, r0
 8018e12:	1860      	adds	r0, r4, r1
 8018e14:	b2c9      	uxtb	r1, r1
 8018e16:	458a      	cmp	sl, r1
 8018e18:	f43f af42 	beq.w	8018ca0 <uxr_read_framed_msg+0x13c>
 8018e1c:	0851      	lsrs	r1, r2, #1
 8018e1e:	7880      	ldrb	r0, [r0, #2]
 8018e20:	fba5 a101 	umull	sl, r1, r5, r1
 8018e24:	287e      	cmp	r0, #126	@ 0x7e
 8018e26:	f080 0c20 	eor.w	ip, r0, #32
 8018e2a:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8018e2e:	fb0b 2211 	mls	r2, fp, r1, r2
 8018e32:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8018e36:	f47f af14 	bne.w	8018c62 <uxr_read_framed_msg+0xfe>
 8018e3a:	459e      	cmp	lr, r3
 8018e3c:	f43f af33 	beq.w	8018ca6 <uxr_read_framed_msg+0x142>
 8018e40:	2301      	movs	r3, #1
 8018e42:	7023      	strb	r3, [r4, #0]
 8018e44:	e69f      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018e46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e48:	9300      	str	r3, [sp, #0]
 8018e4a:	2301      	movs	r3, #1
 8018e4c:	9301      	str	r3, [sp, #4]
 8018e4e:	464a      	mov	r2, r9
 8018e50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018e52:	4641      	mov	r1, r8
 8018e54:	4620      	mov	r0, r4
 8018e56:	f7ff fdf1 	bl	8018a3c <uxr_framing_read_transport>
 8018e5a:	2800      	cmp	r0, #0
 8018e5c:	f43f aec5 	beq.w	8018bea <uxr_read_framed_msg+0x86>
 8018e60:	7823      	ldrb	r3, [r4, #0]
 8018e62:	e690      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018e64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e66:	9300      	str	r3, [sp, #0]
 8018e68:	2302      	movs	r3, #2
 8018e6a:	e7ef      	b.n	8018e4c <uxr_read_framed_msg+0x2e8>
 8018e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e6e:	464a      	mov	r2, r9
 8018e70:	4641      	mov	r1, r8
 8018e72:	4620      	mov	r0, r4
 8018e74:	9300      	str	r3, [sp, #0]
 8018e76:	2304      	movs	r3, #4
 8018e78:	9301      	str	r3, [sp, #4]
 8018e7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018e7c:	f7ff fdde 	bl	8018a3c <uxr_framing_read_transport>
 8018e80:	2800      	cmp	r0, #0
 8018e82:	d1ed      	bne.n	8018e60 <uxr_read_framed_msg+0x2fc>
 8018e84:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8018e88:	2b7e      	cmp	r3, #126	@ 0x7e
 8018e8a:	d0e9      	beq.n	8018e60 <uxr_read_framed_msg+0x2fc>
 8018e8c:	e6ad      	b.n	8018bea <uxr_read_framed_msg+0x86>
 8018e8e:	bf00      	nop
 8018e90:	30c30c31 	.word	0x30c30c31
 8018e94:	08025044 	.word	0x08025044
 8018e98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018e9a:	9300      	str	r3, [sp, #0]
 8018e9c:	2305      	movs	r3, #5
 8018e9e:	9301      	str	r3, [sp, #4]
 8018ea0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018ea2:	f7ff fdcb 	bl	8018a3c <uxr_framing_read_transport>
 8018ea6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8018eaa:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8018eae:	429a      	cmp	r2, r3
 8018eb0:	f43f ae9b 	beq.w	8018bea <uxr_read_framed_msg+0x86>
 8018eb4:	e664      	b.n	8018b80 <uxr_read_framed_msg+0x1c>
 8018eb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018eb8:	9300      	str	r3, [sp, #0]
 8018eba:	2303      	movs	r3, #3
 8018ebc:	e7c6      	b.n	8018e4c <uxr_read_framed_msg+0x2e8>
 8018ebe:	2305      	movs	r3, #5
 8018ec0:	7023      	strb	r3, [r4, #0]
 8018ec2:	e660      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8018ec4:	f43f aeef 	beq.w	8018ca6 <uxr_read_framed_msg+0x142>
 8018ec8:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8018ecc:	d094      	beq.n	8018df8 <uxr_read_framed_msg+0x294>
 8018ece:	ebae 0303 	sub.w	r3, lr, r3
 8018ed2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018ed4:	3302      	adds	r3, #2
 8018ed6:	9200      	str	r2, [sp, #0]
 8018ed8:	e7b8      	b.n	8018e4c <uxr_read_framed_msg+0x2e8>
 8018eda:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8018ede:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018ee0:	7013      	strb	r3, [r2, #0]
 8018ee2:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8018ee4:	b003      	add	sp, #12
 8018ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018eea:	1c59      	adds	r1, r3, #1
 8018eec:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8018ef0:	084a      	lsrs	r2, r1, #1
 8018ef2:	fba5 e202 	umull	lr, r2, r5, r2
 8018ef6:	0892      	lsrs	r2, r2, #2
 8018ef8:	fb0c 1212 	mls	r2, ip, r2, r1
 8018efc:	b2d1      	uxtb	r1, r2
 8018efe:	4288      	cmp	r0, r1
 8018f00:	d0b0      	beq.n	8018e64 <uxr_read_framed_msg+0x300>
 8018f02:	3302      	adds	r3, #2
 8018f04:	4422      	add	r2, r4
 8018f06:	7891      	ldrb	r1, [r2, #2]
 8018f08:	085a      	lsrs	r2, r3, #1
 8018f0a:	fba5 0202 	umull	r0, r2, r5, r2
 8018f0e:	297e      	cmp	r1, #126	@ 0x7e
 8018f10:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8018f14:	fb0c 3312 	mls	r3, ip, r2, r3
 8018f18:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018f1c:	f000 80a1 	beq.w	8019062 <uxr_read_framed_msg+0x4fe>
 8018f20:	f081 0120 	eor.w	r1, r1, #32
 8018f24:	e680      	b.n	8018c28 <uxr_read_framed_msg+0xc4>
 8018f26:	f103 0c01 	add.w	ip, r3, #1
 8018f2a:	202a      	movs	r0, #42	@ 0x2a
 8018f2c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8018f30:	fba5 e202 	umull	lr, r2, r5, r2
 8018f34:	0892      	lsrs	r2, r2, #2
 8018f36:	fb00 c212 	mls	r2, r0, r2, ip
 8018f3a:	fa5f fc82 	uxtb.w	ip, r2
 8018f3e:	4561      	cmp	r1, ip
 8018f40:	d081      	beq.n	8018e46 <uxr_read_framed_msg+0x2e2>
 8018f42:	3302      	adds	r3, #2
 8018f44:	4422      	add	r2, r4
 8018f46:	0859      	lsrs	r1, r3, #1
 8018f48:	7892      	ldrb	r2, [r2, #2]
 8018f4a:	fba5 c101 	umull	ip, r1, r5, r1
 8018f4e:	2a7e      	cmp	r2, #126	@ 0x7e
 8018f50:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8018f54:	fb00 3311 	mls	r3, r0, r1, r3
 8018f58:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018f5c:	f000 8091 	beq.w	8019082 <uxr_read_framed_msg+0x51e>
 8018f60:	f082 0220 	eor.w	r2, r2, #32
 8018f64:	e636      	b.n	8018bd4 <uxr_read_framed_msg+0x70>
 8018f66:	1c51      	adds	r1, r2, #1
 8018f68:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8018f6c:	084b      	lsrs	r3, r1, #1
 8018f6e:	fba5 e303 	umull	lr, r3, r5, r3
 8018f72:	089b      	lsrs	r3, r3, #2
 8018f74:	fb0c 1313 	mls	r3, ip, r3, r1
 8018f78:	b2d9      	uxtb	r1, r3
 8018f7a:	4288      	cmp	r0, r1
 8018f7c:	d09b      	beq.n	8018eb6 <uxr_read_framed_msg+0x352>
 8018f7e:	3202      	adds	r2, #2
 8018f80:	4423      	add	r3, r4
 8018f82:	0850      	lsrs	r0, r2, #1
 8018f84:	789b      	ldrb	r3, [r3, #2]
 8018f86:	fba5 1000 	umull	r1, r0, r5, r0
 8018f8a:	2b7e      	cmp	r3, #126	@ 0x7e
 8018f8c:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8018f90:	fb0c 2210 	mls	r2, ip, r0, r2
 8018f94:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8018f98:	d077      	beq.n	801908a <uxr_read_framed_msg+0x526>
 8018f9a:	f083 0120 	eor.w	r1, r3, #32
 8018f9e:	e6ea      	b.n	8018d76 <uxr_read_framed_msg+0x212>
 8018fa0:	f103 0c01 	add.w	ip, r3, #1
 8018fa4:	202a      	movs	r0, #42	@ 0x2a
 8018fa6:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8018faa:	fba5 e202 	umull	lr, r2, r5, r2
 8018fae:	0892      	lsrs	r2, r2, #2
 8018fb0:	fb00 c212 	mls	r2, r0, r2, ip
 8018fb4:	fa5f fc82 	uxtb.w	ip, r2
 8018fb8:	4561      	cmp	r1, ip
 8018fba:	f43f af57 	beq.w	8018e6c <uxr_read_framed_msg+0x308>
 8018fbe:	3302      	adds	r3, #2
 8018fc0:	4422      	add	r2, r4
 8018fc2:	7891      	ldrb	r1, [r2, #2]
 8018fc4:	085a      	lsrs	r2, r3, #1
 8018fc6:	fba5 c202 	umull	ip, r2, r5, r2
 8018fca:	297e      	cmp	r1, #126	@ 0x7e
 8018fcc:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8018fd0:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8018fd4:	fb00 3312 	mls	r3, r0, r2, r3
 8018fd8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8018fdc:	f43f af46 	beq.w	8018e6c <uxr_read_framed_msg+0x308>
 8018fe0:	f081 0120 	eor.w	r1, r1, #32
 8018fe4:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8018fe8:	e6ea      	b.n	8018dc0 <uxr_read_framed_msg+0x25c>
 8018fea:	1c59      	adds	r1, r3, #1
 8018fec:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8018ff0:	084a      	lsrs	r2, r1, #1
 8018ff2:	fba5 e202 	umull	lr, r2, r5, r2
 8018ff6:	0892      	lsrs	r2, r2, #2
 8018ff8:	fb0c 1212 	mls	r2, ip, r2, r1
 8018ffc:	b2d1      	uxtb	r1, r2
 8018ffe:	4288      	cmp	r0, r1
 8019000:	f43f af21 	beq.w	8018e46 <uxr_read_framed_msg+0x2e2>
 8019004:	3302      	adds	r3, #2
 8019006:	4422      	add	r2, r4
 8019008:	7891      	ldrb	r1, [r2, #2]
 801900a:	085a      	lsrs	r2, r3, #1
 801900c:	fba5 0202 	umull	r0, r2, r5, r2
 8019010:	297e      	cmp	r1, #126	@ 0x7e
 8019012:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019016:	fb0c 3312 	mls	r3, ip, r2, r3
 801901a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801901e:	d030      	beq.n	8019082 <uxr_read_framed_msg+0x51e>
 8019020:	f081 0120 	eor.w	r1, r1, #32
 8019024:	e65d      	b.n	8018ce2 <uxr_read_framed_msg+0x17e>
 8019026:	1c59      	adds	r1, r3, #1
 8019028:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801902c:	084a      	lsrs	r2, r1, #1
 801902e:	fba5 e202 	umull	lr, r2, r5, r2
 8019032:	0892      	lsrs	r2, r2, #2
 8019034:	fb0c 1212 	mls	r2, ip, r2, r1
 8019038:	b2d1      	uxtb	r1, r2
 801903a:	4288      	cmp	r0, r1
 801903c:	f43f af12 	beq.w	8018e64 <uxr_read_framed_msg+0x300>
 8019040:	3302      	adds	r3, #2
 8019042:	4422      	add	r2, r4
 8019044:	7891      	ldrb	r1, [r2, #2]
 8019046:	085a      	lsrs	r2, r3, #1
 8019048:	fba5 0202 	umull	r0, r2, r5, r2
 801904c:	297e      	cmp	r1, #126	@ 0x7e
 801904e:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019052:	fb0c 3312 	mls	r3, ip, r2, r3
 8019056:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801905a:	d002      	beq.n	8019062 <uxr_read_framed_msg+0x4fe>
 801905c:	f081 0120 	eor.w	r1, r1, #32
 8019060:	e66a      	b.n	8018d38 <uxr_read_framed_msg+0x1d4>
 8019062:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019064:	9300      	str	r3, [sp, #0]
 8019066:	2302      	movs	r3, #2
 8019068:	9301      	str	r3, [sp, #4]
 801906a:	464a      	mov	r2, r9
 801906c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801906e:	4641      	mov	r1, r8
 8019070:	4620      	mov	r0, r4
 8019072:	f7ff fce3 	bl	8018a3c <uxr_framing_read_transport>
 8019076:	2800      	cmp	r0, #0
 8019078:	f47f aef2 	bne.w	8018e60 <uxr_read_framed_msg+0x2fc>
 801907c:	2301      	movs	r3, #1
 801907e:	7023      	strb	r3, [r4, #0]
 8019080:	e581      	b.n	8018b86 <uxr_read_framed_msg+0x22>
 8019082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019084:	9300      	str	r3, [sp, #0]
 8019086:	2301      	movs	r3, #1
 8019088:	e7ee      	b.n	8019068 <uxr_read_framed_msg+0x504>
 801908a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801908c:	9300      	str	r3, [sp, #0]
 801908e:	2303      	movs	r3, #3
 8019090:	e7ea      	b.n	8019068 <uxr_read_framed_msg+0x504>
 8019092:	bf00      	nop

08019094 <uxr_stream_id>:
 8019094:	2901      	cmp	r1, #1
 8019096:	4684      	mov	ip, r0
 8019098:	b500      	push	{lr}
 801909a:	b083      	sub	sp, #12
 801909c:	d01f      	beq.n	80190de <uxr_stream_id+0x4a>
 801909e:	2902      	cmp	r1, #2
 80190a0:	f04f 0e00 	mov.w	lr, #0
 80190a4:	d020      	beq.n	80190e8 <uxr_stream_id+0x54>
 80190a6:	2300      	movs	r3, #0
 80190a8:	2000      	movs	r0, #0
 80190aa:	f36e 0307 	bfi	r3, lr, #0, #8
 80190ae:	f36c 230f 	bfi	r3, ip, #8, #8
 80190b2:	f361 4317 	bfi	r3, r1, #16, #8
 80190b6:	f362 631f 	bfi	r3, r2, #24, #8
 80190ba:	fa5f fc83 	uxtb.w	ip, r3
 80190be:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80190c2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80190c6:	0e1b      	lsrs	r3, r3, #24
 80190c8:	f36c 0007 	bfi	r0, ip, #0, #8
 80190cc:	f361 200f 	bfi	r0, r1, #8, #8
 80190d0:	f362 4017 	bfi	r0, r2, #16, #8
 80190d4:	f363 601f 	bfi	r0, r3, #24, #8
 80190d8:	b003      	add	sp, #12
 80190da:	f85d fb04 	ldr.w	pc, [sp], #4
 80190de:	f100 0e01 	add.w	lr, r0, #1
 80190e2:	fa5f fe8e 	uxtb.w	lr, lr
 80190e6:	e7de      	b.n	80190a6 <uxr_stream_id+0x12>
 80190e8:	f080 0e80 	eor.w	lr, r0, #128	@ 0x80
 80190ec:	e7db      	b.n	80190a6 <uxr_stream_id+0x12>
 80190ee:	bf00      	nop

080190f0 <uxr_stream_id_from_raw>:
 80190f0:	b082      	sub	sp, #8
 80190f2:	b130      	cbz	r0, 8019102 <uxr_stream_id_from_raw+0x12>
 80190f4:	0603      	lsls	r3, r0, #24
 80190f6:	d421      	bmi.n	801913c <uxr_stream_id_from_raw+0x4c>
 80190f8:	1e42      	subs	r2, r0, #1
 80190fa:	f04f 0c01 	mov.w	ip, #1
 80190fe:	b2d2      	uxtb	r2, r2
 8019100:	e001      	b.n	8019106 <uxr_stream_id_from_raw+0x16>
 8019102:	4684      	mov	ip, r0
 8019104:	4602      	mov	r2, r0
 8019106:	2300      	movs	r3, #0
 8019108:	f360 0307 	bfi	r3, r0, #0, #8
 801910c:	2000      	movs	r0, #0
 801910e:	f362 230f 	bfi	r3, r2, #8, #8
 8019112:	f36c 4317 	bfi	r3, ip, #16, #8
 8019116:	f361 631f 	bfi	r3, r1, #24, #8
 801911a:	fa5f fc83 	uxtb.w	ip, r3
 801911e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8019122:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8019126:	0e1b      	lsrs	r3, r3, #24
 8019128:	f36c 0007 	bfi	r0, ip, #0, #8
 801912c:	f361 200f 	bfi	r0, r1, #8, #8
 8019130:	f362 4017 	bfi	r0, r2, #16, #8
 8019134:	f363 601f 	bfi	r0, r3, #24, #8
 8019138:	b002      	add	sp, #8
 801913a:	4770      	bx	lr
 801913c:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8019140:	f04f 0c02 	mov.w	ip, #2
 8019144:	e7df      	b.n	8019106 <uxr_stream_id_from_raw+0x16>
 8019146:	bf00      	nop

08019148 <uxr_init_stream_storage>:
 8019148:	2300      	movs	r3, #0
 801914a:	7403      	strb	r3, [r0, #16]
 801914c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8019150:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8019154:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8019158:	4770      	bx	lr
 801915a:	bf00      	nop

0801915c <uxr_reset_stream_storage>:
 801915c:	b570      	push	{r4, r5, r6, lr}
 801915e:	7c03      	ldrb	r3, [r0, #16]
 8019160:	4604      	mov	r4, r0
 8019162:	b14b      	cbz	r3, 8019178 <uxr_reset_stream_storage+0x1c>
 8019164:	4606      	mov	r6, r0
 8019166:	2500      	movs	r5, #0
 8019168:	4630      	mov	r0, r6
 801916a:	3501      	adds	r5, #1
 801916c:	f007 f9a4 	bl	80204b8 <uxr_reset_output_best_effort_stream>
 8019170:	7c23      	ldrb	r3, [r4, #16]
 8019172:	3610      	adds	r6, #16
 8019174:	42ab      	cmp	r3, r5
 8019176:	d8f7      	bhi.n	8019168 <uxr_reset_stream_storage+0xc>
 8019178:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801917c:	b15b      	cbz	r3, 8019196 <uxr_reset_stream_storage+0x3a>
 801917e:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019182:	2500      	movs	r5, #0
 8019184:	4630      	mov	r0, r6
 8019186:	3501      	adds	r5, #1
 8019188:	f006 ff9c 	bl	80200c4 <uxr_reset_input_best_effort_stream>
 801918c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8019190:	3602      	adds	r6, #2
 8019192:	42ab      	cmp	r3, r5
 8019194:	d8f6      	bhi.n	8019184 <uxr_reset_stream_storage+0x28>
 8019196:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 801919a:	b15b      	cbz	r3, 80191b4 <uxr_reset_stream_storage+0x58>
 801919c:	f104 0618 	add.w	r6, r4, #24
 80191a0:	2500      	movs	r5, #0
 80191a2:	4630      	mov	r0, r6
 80191a4:	3501      	adds	r5, #1
 80191a6:	f007 fa33 	bl	8020610 <uxr_reset_output_reliable_stream>
 80191aa:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80191ae:	3628      	adds	r6, #40	@ 0x28
 80191b0:	42ab      	cmp	r3, r5
 80191b2:	d8f6      	bhi.n	80191a2 <uxr_reset_stream_storage+0x46>
 80191b4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80191b8:	b15b      	cbz	r3, 80191d2 <uxr_reset_stream_storage+0x76>
 80191ba:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80191be:	2500      	movs	r5, #0
 80191c0:	4630      	mov	r0, r6
 80191c2:	3501      	adds	r5, #1
 80191c4:	f006 ffea 	bl	802019c <uxr_reset_input_reliable_stream>
 80191c8:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80191cc:	3618      	adds	r6, #24
 80191ce:	42ab      	cmp	r3, r5
 80191d0:	d8f6      	bhi.n	80191c0 <uxr_reset_stream_storage+0x64>
 80191d2:	bd70      	pop	{r4, r5, r6, pc}

080191d4 <uxr_add_output_best_effort_buffer>:
 80191d4:	b510      	push	{r4, lr}
 80191d6:	7c04      	ldrb	r4, [r0, #16]
 80191d8:	b082      	sub	sp, #8
 80191da:	f104 0c01 	add.w	ip, r4, #1
 80191de:	f880 c010 	strb.w	ip, [r0, #16]
 80191e2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80191e6:	f007 f95d 	bl	80204a4 <uxr_init_output_best_effort_stream>
 80191ea:	2201      	movs	r2, #1
 80191ec:	4620      	mov	r0, r4
 80191ee:	4611      	mov	r1, r2
 80191f0:	b002      	add	sp, #8
 80191f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80191f6:	f7ff bf4d 	b.w	8019094 <uxr_stream_id>
 80191fa:	bf00      	nop

080191fc <uxr_add_output_reliable_buffer>:
 80191fc:	b510      	push	{r4, lr}
 80191fe:	b084      	sub	sp, #16
 8019200:	4684      	mov	ip, r0
 8019202:	2028      	movs	r0, #40	@ 0x28
 8019204:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8019208:	9400      	str	r4, [sp, #0]
 801920a:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 801920e:	fb00 c004 	mla	r0, r0, r4, ip
 8019212:	f104 0e01 	add.w	lr, r4, #1
 8019216:	3018      	adds	r0, #24
 8019218:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 801921c:	f007 f9c2 	bl	80205a4 <uxr_init_output_reliable_stream>
 8019220:	2201      	movs	r2, #1
 8019222:	2102      	movs	r1, #2
 8019224:	4620      	mov	r0, r4
 8019226:	b004      	add	sp, #16
 8019228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801922c:	f7ff bf32 	b.w	8019094 <uxr_stream_id>

08019230 <uxr_add_input_best_effort_buffer>:
 8019230:	b510      	push	{r4, lr}
 8019232:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8019236:	b082      	sub	sp, #8
 8019238:	1c62      	adds	r2, r4, #1
 801923a:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 801923e:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 8019242:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8019246:	f006 ff39 	bl	80200bc <uxr_init_input_best_effort_stream>
 801924a:	2200      	movs	r2, #0
 801924c:	2101      	movs	r1, #1
 801924e:	4620      	mov	r0, r4
 8019250:	b002      	add	sp, #8
 8019252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019256:	f7ff bf1d 	b.w	8019094 <uxr_stream_id>
 801925a:	bf00      	nop

0801925c <uxr_add_input_reliable_buffer>:
 801925c:	b510      	push	{r4, lr}
 801925e:	b084      	sub	sp, #16
 8019260:	4684      	mov	ip, r0
 8019262:	2018      	movs	r0, #24
 8019264:	9c06      	ldr	r4, [sp, #24]
 8019266:	9400      	str	r4, [sp, #0]
 8019268:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801926c:	fb00 c004 	mla	r0, r0, r4, ip
 8019270:	f104 0e01 	add.w	lr, r4, #1
 8019274:	3048      	adds	r0, #72	@ 0x48
 8019276:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801927a:	f006 ff69 	bl	8020150 <uxr_init_input_reliable_stream>
 801927e:	2200      	movs	r2, #0
 8019280:	2102      	movs	r1, #2
 8019282:	4620      	mov	r0, r4
 8019284:	b004      	add	sp, #16
 8019286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801928a:	f7ff bf03 	b.w	8019094 <uxr_stream_id>
 801928e:	bf00      	nop

08019290 <uxr_get_output_best_effort_stream>:
 8019290:	7c03      	ldrb	r3, [r0, #16]
 8019292:	428b      	cmp	r3, r1
 8019294:	bf8c      	ite	hi
 8019296:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 801929a:	2000      	movls	r0, #0
 801929c:	4770      	bx	lr
 801929e:	bf00      	nop

080192a0 <uxr_get_output_reliable_stream>:
 80192a0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80192a4:	428b      	cmp	r3, r1
 80192a6:	d904      	bls.n	80192b2 <uxr_get_output_reliable_stream+0x12>
 80192a8:	2328      	movs	r3, #40	@ 0x28
 80192aa:	fb03 0001 	mla	r0, r3, r1, r0
 80192ae:	3018      	adds	r0, #24
 80192b0:	4770      	bx	lr
 80192b2:	2000      	movs	r0, #0
 80192b4:	4770      	bx	lr
 80192b6:	bf00      	nop

080192b8 <uxr_get_input_best_effort_stream>:
 80192b8:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80192bc:	428b      	cmp	r3, r1
 80192be:	d903      	bls.n	80192c8 <uxr_get_input_best_effort_stream+0x10>
 80192c0:	3121      	adds	r1, #33	@ 0x21
 80192c2:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 80192c6:	4770      	bx	lr
 80192c8:	2000      	movs	r0, #0
 80192ca:	4770      	bx	lr

080192cc <uxr_get_input_reliable_stream>:
 80192cc:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80192d0:	428b      	cmp	r3, r1
 80192d2:	d904      	bls.n	80192de <uxr_get_input_reliable_stream+0x12>
 80192d4:	2318      	movs	r3, #24
 80192d6:	fb03 0001 	mla	r0, r3, r1, r0
 80192da:	3048      	adds	r0, #72	@ 0x48
 80192dc:	4770      	bx	lr
 80192de:	2000      	movs	r0, #0
 80192e0:	4770      	bx	lr
 80192e2:	bf00      	nop

080192e4 <uxr_output_streams_confirmed>:
 80192e4:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80192e8:	b183      	cbz	r3, 801930c <uxr_output_streams_confirmed+0x28>
 80192ea:	b570      	push	{r4, r5, r6, lr}
 80192ec:	4606      	mov	r6, r0
 80192ee:	f100 0518 	add.w	r5, r0, #24
 80192f2:	2400      	movs	r4, #0
 80192f4:	e000      	b.n	80192f8 <uxr_output_streams_confirmed+0x14>
 80192f6:	b140      	cbz	r0, 801930a <uxr_output_streams_confirmed+0x26>
 80192f8:	4628      	mov	r0, r5
 80192fa:	3401      	adds	r4, #1
 80192fc:	f007 fbfc 	bl	8020af8 <uxr_is_output_up_to_date>
 8019300:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8019304:	3528      	adds	r5, #40	@ 0x28
 8019306:	42a3      	cmp	r3, r4
 8019308:	d8f5      	bhi.n	80192f6 <uxr_output_streams_confirmed+0x12>
 801930a:	bd70      	pop	{r4, r5, r6, pc}
 801930c:	2001      	movs	r0, #1
 801930e:	4770      	bx	lr

08019310 <uxr_buffer_submessage_header>:
 8019310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019312:	460e      	mov	r6, r1
 8019314:	2104      	movs	r1, #4
 8019316:	4604      	mov	r4, r0
 8019318:	4615      	mov	r5, r2
 801931a:	461f      	mov	r7, r3
 801931c:	f7fa fed8 	bl	80140d0 <ucdr_align_to>
 8019320:	2301      	movs	r3, #1
 8019322:	4631      	mov	r1, r6
 8019324:	4620      	mov	r0, r4
 8019326:	ea47 0203 	orr.w	r2, r7, r3
 801932a:	7523      	strb	r3, [r4, #20]
 801932c:	462b      	mov	r3, r5
 801932e:	f000 fa29 	bl	8019784 <uxr_serialize_submessage_header>
 8019332:	4620      	mov	r0, r4
 8019334:	f7fa fee2 	bl	80140fc <ucdr_buffer_remaining>
 8019338:	42a8      	cmp	r0, r5
 801933a:	bf34      	ite	cc
 801933c:	2000      	movcc	r0, #0
 801933e:	2001      	movcs	r0, #1
 8019340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019342:	bf00      	nop

08019344 <uxr_read_submessage_header>:
 8019344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019348:	4604      	mov	r4, r0
 801934a:	460d      	mov	r5, r1
 801934c:	2104      	movs	r1, #4
 801934e:	4616      	mov	r6, r2
 8019350:	4698      	mov	r8, r3
 8019352:	f7fa febd 	bl	80140d0 <ucdr_align_to>
 8019356:	4620      	mov	r0, r4
 8019358:	f7fa fed0 	bl	80140fc <ucdr_buffer_remaining>
 801935c:	2803      	cmp	r0, #3
 801935e:	bf8c      	ite	hi
 8019360:	2701      	movhi	r7, #1
 8019362:	2700      	movls	r7, #0
 8019364:	d802      	bhi.n	801936c <uxr_read_submessage_header+0x28>
 8019366:	4638      	mov	r0, r7
 8019368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801936c:	4633      	mov	r3, r6
 801936e:	4642      	mov	r2, r8
 8019370:	4620      	mov	r0, r4
 8019372:	4629      	mov	r1, r5
 8019374:	f000 fa1a 	bl	80197ac <uxr_deserialize_submessage_header>
 8019378:	f898 3000 	ldrb.w	r3, [r8]
 801937c:	4638      	mov	r0, r7
 801937e:	f003 0201 	and.w	r2, r3, #1
 8019382:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8019386:	f888 3000 	strb.w	r3, [r8]
 801938a:	7522      	strb	r2, [r4, #20]
 801938c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019390 <uxr_submessage_padding>:
 8019390:	f010 0003 	ands.w	r0, r0, #3
 8019394:	bf18      	it	ne
 8019396:	f1c0 0004 	rsbne	r0, r0, #4
 801939a:	4770      	bx	lr

0801939c <uxr_millis>:
 801939c:	b510      	push	{r4, lr}
 801939e:	b084      	sub	sp, #16
 80193a0:	2001      	movs	r0, #1
 80193a2:	4669      	mov	r1, sp
 80193a4:	f7e8 ff84 	bl	80022b0 <clock_gettime>
 80193a8:	4908      	ldr	r1, [pc, #32]	@ (80193cc <uxr_millis+0x30>)
 80193aa:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80193ae:	fba0 0301 	umull	r0, r3, r0, r1
 80193b2:	1900      	adds	r0, r0, r4
 80193b4:	fb01 3102 	mla	r1, r1, r2, r3
 80193b8:	4a05      	ldr	r2, [pc, #20]	@ (80193d0 <uxr_millis+0x34>)
 80193ba:	f04f 0300 	mov.w	r3, #0
 80193be:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80193c2:	f7e6 fff5 	bl	80003b0 <__aeabi_ldivmod>
 80193c6:	b004      	add	sp, #16
 80193c8:	bd10      	pop	{r4, pc}
 80193ca:	bf00      	nop
 80193cc:	3b9aca00 	.word	0x3b9aca00
 80193d0:	000f4240 	.word	0x000f4240

080193d4 <uxr_nanos>:
 80193d4:	b510      	push	{r4, lr}
 80193d6:	b084      	sub	sp, #16
 80193d8:	2001      	movs	r0, #1
 80193da:	4669      	mov	r1, sp
 80193dc:	f7e8 ff68 	bl	80022b0 <clock_gettime>
 80193e0:	4a06      	ldr	r2, [pc, #24]	@ (80193fc <uxr_nanos+0x28>)
 80193e2:	9800      	ldr	r0, [sp, #0]
 80193e4:	9902      	ldr	r1, [sp, #8]
 80193e6:	fba0 0302 	umull	r0, r3, r0, r2
 80193ea:	9c01      	ldr	r4, [sp, #4]
 80193ec:	1840      	adds	r0, r0, r1
 80193ee:	fb02 3304 	mla	r3, r2, r4, r3
 80193f2:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80193f6:	b004      	add	sp, #16
 80193f8:	bd10      	pop	{r4, pc}
 80193fa:	bf00      	nop
 80193fc:	3b9aca00 	.word	0x3b9aca00

08019400 <on_full_output_buffer_fragmented>:
 8019400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019404:	460c      	mov	r4, r1
 8019406:	b08a      	sub	sp, #40	@ 0x28
 8019408:	4606      	mov	r6, r0
 801940a:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 801940e:	f104 0008 	add.w	r0, r4, #8
 8019412:	f7ff ff45 	bl	80192a0 <uxr_get_output_reliable_stream>
 8019416:	4605      	mov	r5, r0
 8019418:	f007 fb78 	bl	8020b0c <get_available_free_slots>
 801941c:	b968      	cbnz	r0, 801943a <on_full_output_buffer_fragmented+0x3a>
 801941e:	4620      	mov	r0, r4
 8019420:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8019424:	4798      	blx	r3
 8019426:	b918      	cbnz	r0, 8019430 <on_full_output_buffer_fragmented+0x30>
 8019428:	2001      	movs	r0, #1
 801942a:	b00a      	add	sp, #40	@ 0x28
 801942c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019430:	4628      	mov	r0, r5
 8019432:	f007 fb6b 	bl	8020b0c <get_available_free_slots>
 8019436:	2800      	cmp	r0, #0
 8019438:	d0f6      	beq.n	8019428 <on_full_output_buffer_fragmented+0x28>
 801943a:	8929      	ldrh	r1, [r5, #8]
 801943c:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8019440:	89eb      	ldrh	r3, [r5, #14]
 8019442:	7b28      	ldrb	r0, [r5, #12]
 8019444:	686f      	ldr	r7, [r5, #4]
 8019446:	1a12      	subs	r2, r2, r0
 8019448:	fbb3 f0f1 	udiv	r0, r3, r1
 801944c:	fbb7 f7f1 	udiv	r7, r7, r1
 8019450:	fb01 3110 	mls	r1, r1, r0, r3
 8019454:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8019458:	b289      	uxth	r1, r1
 801945a:	fb07 f101 	mul.w	r1, r7, r1
 801945e:	3f04      	subs	r7, #4
 8019460:	443a      	add	r2, r7
 8019462:	3104      	adds	r1, #4
 8019464:	fa1f f882 	uxth.w	r8, r2
 8019468:	463a      	mov	r2, r7
 801946a:	eba3 0308 	sub.w	r3, r3, r8
 801946e:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8019472:	682b      	ldr	r3, [r5, #0]
 8019474:	4419      	add	r1, r3
 8019476:	2300      	movs	r3, #0
 8019478:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801947c:	9000      	str	r0, [sp, #0]
 801947e:	a802      	add	r0, sp, #8
 8019480:	f7fa fdf8 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8019484:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8019488:	f102 0308 	add.w	r3, r2, #8
 801948c:	42bb      	cmp	r3, r7
 801948e:	d927      	bls.n	80194e0 <on_full_output_buffer_fragmented+0xe0>
 8019490:	4642      	mov	r2, r8
 8019492:	2300      	movs	r3, #0
 8019494:	210d      	movs	r1, #13
 8019496:	a802      	add	r0, sp, #8
 8019498:	f7ff ff3a 	bl	8019310 <uxr_buffer_submessage_header>
 801949c:	8929      	ldrh	r1, [r5, #8]
 801949e:	89eb      	ldrh	r3, [r5, #14]
 80194a0:	686a      	ldr	r2, [r5, #4]
 80194a2:	fbb3 f0f1 	udiv	r0, r3, r1
 80194a6:	fbb2 f2f1 	udiv	r2, r2, r1
 80194aa:	fb01 3310 	mls	r3, r1, r0, r3
 80194ae:	b29b      	uxth	r3, r3
 80194b0:	fb02 f303 	mul.w	r3, r2, r3
 80194b4:	682a      	ldr	r2, [r5, #0]
 80194b6:	50d7      	str	r7, [r2, r3]
 80194b8:	2101      	movs	r1, #1
 80194ba:	89e8      	ldrh	r0, [r5, #14]
 80194bc:	f007 fc78 	bl	8020db0 <uxr_seq_num_add>
 80194c0:	9904      	ldr	r1, [sp, #16]
 80194c2:	9a03      	ldr	r2, [sp, #12]
 80194c4:	81e8      	strh	r0, [r5, #14]
 80194c6:	4630      	mov	r0, r6
 80194c8:	1a52      	subs	r2, r2, r1
 80194ca:	f7fa fde5 	bl	8014098 <ucdr_init_buffer>
 80194ce:	4630      	mov	r0, r6
 80194d0:	4622      	mov	r2, r4
 80194d2:	490f      	ldr	r1, [pc, #60]	@ (8019510 <on_full_output_buffer_fragmented+0x110>)
 80194d4:	f7fa fdb4 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 80194d8:	2000      	movs	r0, #0
 80194da:	b00a      	add	sp, #40	@ 0x28
 80194dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80194e0:	b292      	uxth	r2, r2
 80194e2:	2302      	movs	r3, #2
 80194e4:	210d      	movs	r1, #13
 80194e6:	a802      	add	r0, sp, #8
 80194e8:	f7ff ff12 	bl	8019310 <uxr_buffer_submessage_header>
 80194ec:	8928      	ldrh	r0, [r5, #8]
 80194ee:	89eb      	ldrh	r3, [r5, #14]
 80194f0:	6869      	ldr	r1, [r5, #4]
 80194f2:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80194f6:	fbb3 f7f0 	udiv	r7, r3, r0
 80194fa:	fbb1 f1f0 	udiv	r1, r1, r0
 80194fe:	fb00 3317 	mls	r3, r0, r7, r3
 8019502:	3208      	adds	r2, #8
 8019504:	b29b      	uxth	r3, r3
 8019506:	fb01 f303 	mul.w	r3, r1, r3
 801950a:	6829      	ldr	r1, [r5, #0]
 801950c:	50ca      	str	r2, [r1, r3]
 801950e:	e7d3      	b.n	80194b8 <on_full_output_buffer_fragmented+0xb8>
 8019510:	08019401 	.word	0x08019401

08019514 <uxr_prepare_output_stream>:
 8019514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019516:	b087      	sub	sp, #28
 8019518:	2707      	movs	r7, #7
 801951a:	2500      	movs	r5, #0
 801951c:	461c      	mov	r4, r3
 801951e:	4606      	mov	r6, r0
 8019520:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8019524:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019526:	e9cd 7500 	strd	r7, r5, [sp]
 801952a:	3204      	adds	r2, #4
 801952c:	f7fe ffc8 	bl	80184c0 <uxr_prepare_stream_to_write_submessage>
 8019530:	f080 0201 	eor.w	r2, r0, #1
 8019534:	b2d2      	uxtb	r2, r2
 8019536:	75a2      	strb	r2, [r4, #22]
 8019538:	b112      	cbz	r2, 8019540 <uxr_prepare_output_stream+0x2c>
 801953a:	4628      	mov	r0, r5
 801953c:	b007      	add	sp, #28
 801953e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019540:	aa05      	add	r2, sp, #20
 8019542:	9902      	ldr	r1, [sp, #8]
 8019544:	4630      	mov	r0, r6
 8019546:	f7ff f8f7 	bl	8018738 <uxr_init_base_object_request>
 801954a:	a905      	add	r1, sp, #20
 801954c:	4605      	mov	r5, r0
 801954e:	4620      	mov	r0, r4
 8019550:	f001 f8d2 	bl	801a6f8 <uxr_serialize_WRITE_DATA_Payload_Data>
 8019554:	69a6      	ldr	r6, [r4, #24]
 8019556:	69e7      	ldr	r7, [r4, #28]
 8019558:	4620      	mov	r0, r4
 801955a:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801955e:	1a52      	subs	r2, r2, r1
 8019560:	f7fa fd9a 	bl	8014098 <ucdr_init_buffer>
 8019564:	4620      	mov	r0, r4
 8019566:	463a      	mov	r2, r7
 8019568:	4631      	mov	r1, r6
 801956a:	f7fa fd69 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 801956e:	4628      	mov	r0, r5
 8019570:	b007      	add	sp, #28
 8019572:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019574 <uxr_prepare_output_stream_fragmented>:
 8019574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019578:	b091      	sub	sp, #68	@ 0x44
 801957a:	4605      	mov	r5, r0
 801957c:	3008      	adds	r0, #8
 801957e:	461e      	mov	r6, r3
 8019580:	9105      	str	r1, [sp, #20]
 8019582:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8019586:	9204      	str	r2, [sp, #16]
 8019588:	f7ff fe8a 	bl	80192a0 <uxr_get_output_reliable_stream>
 801958c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8019590:	2b01      	cmp	r3, #1
 8019592:	f000 8093 	beq.w	80196bc <uxr_prepare_output_stream_fragmented+0x148>
 8019596:	4604      	mov	r4, r0
 8019598:	2800      	cmp	r0, #0
 801959a:	f000 808f 	beq.w	80196bc <uxr_prepare_output_stream_fragmented+0x148>
 801959e:	f007 fab5 	bl	8020b0c <get_available_free_slots>
 80195a2:	2800      	cmp	r0, #0
 80195a4:	f000 8085 	beq.w	80196b2 <uxr_prepare_output_stream_fragmented+0x13e>
 80195a8:	8923      	ldrh	r3, [r4, #8]
 80195aa:	89e7      	ldrh	r7, [r4, #14]
 80195ac:	6862      	ldr	r2, [r4, #4]
 80195ae:	fbb7 f9f3 	udiv	r9, r7, r3
 80195b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80195b6:	fb03 7919 	mls	r9, r3, r9, r7
 80195ba:	6823      	ldr	r3, [r4, #0]
 80195bc:	f1a2 0b04 	sub.w	fp, r2, #4
 80195c0:	9203      	str	r2, [sp, #12]
 80195c2:	fa1f f989 	uxth.w	r9, r9
 80195c6:	fb02 f909 	mul.w	r9, r2, r9
 80195ca:	f109 0904 	add.w	r9, r9, #4
 80195ce:	4499      	add	r9, r3
 80195d0:	7b23      	ldrb	r3, [r4, #12]
 80195d2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80195d6:	4543      	cmp	r3, r8
 80195d8:	d37c      	bcc.n	80196d4 <uxr_prepare_output_stream_fragmented+0x160>
 80195da:	f1ab 0a04 	sub.w	sl, fp, #4
 80195de:	465a      	mov	r2, fp
 80195e0:	4649      	mov	r1, r9
 80195e2:	a808      	add	r0, sp, #32
 80195e4:	ebaa 0a03 	sub.w	sl, sl, r3
 80195e8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80195ea:	f8cd 8000 	str.w	r8, [sp]
 80195ee:	3308      	adds	r3, #8
 80195f0:	fa1f fa8a 	uxth.w	sl, sl
 80195f4:	9302      	str	r3, [sp, #8]
 80195f6:	2300      	movs	r3, #0
 80195f8:	f7fa fd3c 	bl	8014074 <ucdr_init_buffer_origin_offset>
 80195fc:	9b02      	ldr	r3, [sp, #8]
 80195fe:	4652      	mov	r2, sl
 8019600:	210d      	movs	r1, #13
 8019602:	455b      	cmp	r3, fp
 8019604:	bf34      	ite	cc
 8019606:	2302      	movcc	r3, #2
 8019608:	2300      	movcs	r3, #0
 801960a:	a808      	add	r0, sp, #32
 801960c:	f7ff fe80 	bl	8019310 <uxr_buffer_submessage_header>
 8019610:	8921      	ldrh	r1, [r4, #8]
 8019612:	6863      	ldr	r3, [r4, #4]
 8019614:	4638      	mov	r0, r7
 8019616:	fbb7 f2f1 	udiv	r2, r7, r1
 801961a:	fbb3 f3f1 	udiv	r3, r3, r1
 801961e:	fb01 7212 	mls	r2, r1, r2, r7
 8019622:	2101      	movs	r1, #1
 8019624:	b292      	uxth	r2, r2
 8019626:	fb02 f303 	mul.w	r3, r2, r3
 801962a:	6822      	ldr	r2, [r4, #0]
 801962c:	f842 b003 	str.w	fp, [r2, r3]
 8019630:	f007 fbbe 	bl	8020db0 <uxr_seq_num_add>
 8019634:	9b03      	ldr	r3, [sp, #12]
 8019636:	f108 0104 	add.w	r1, r8, #4
 801963a:	4607      	mov	r7, r0
 801963c:	f1a3 0208 	sub.w	r2, r3, #8
 8019640:	4630      	mov	r0, r6
 8019642:	4449      	add	r1, r9
 8019644:	eba2 0208 	sub.w	r2, r2, r8
 8019648:	f7fa fd26 	bl	8014098 <ucdr_init_buffer>
 801964c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801964e:	2107      	movs	r1, #7
 8019650:	81e7      	strh	r7, [r4, #14]
 8019652:	1d1a      	adds	r2, r3, #4
 8019654:	2300      	movs	r3, #0
 8019656:	4630      	mov	r0, r6
 8019658:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 801965c:	bf28      	it	cs
 801965e:	461a      	movcs	r2, r3
 8019660:	b292      	uxth	r2, r2
 8019662:	f7ff fe55 	bl	8019310 <uxr_buffer_submessage_header>
 8019666:	aa07      	add	r2, sp, #28
 8019668:	9904      	ldr	r1, [sp, #16]
 801966a:	4628      	mov	r0, r5
 801966c:	f7ff f864 	bl	8018738 <uxr_init_base_object_request>
 8019670:	4604      	mov	r4, r0
 8019672:	b320      	cbz	r0, 80196be <uxr_prepare_output_stream_fragmented+0x14a>
 8019674:	a907      	add	r1, sp, #28
 8019676:	4630      	mov	r0, r6
 8019678:	f001 f83e 	bl	801a6f8 <uxr_serialize_WRITE_DATA_Payload_Data>
 801967c:	4630      	mov	r0, r6
 801967e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8019682:	1a52      	subs	r2, r2, r1
 8019684:	f7fa fd08 	bl	8014098 <ucdr_init_buffer>
 8019688:	9b05      	ldr	r3, [sp, #20]
 801968a:	9a02      	ldr	r2, [sp, #8]
 801968c:	4630      	mov	r0, r6
 801968e:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8019692:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8019694:	f8c5 20c4 	str.w	r2, [r5, #196]	@ 0xc4
 8019698:	462a      	mov	r2, r5
 801969a:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 801969e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80196a0:	4918      	ldr	r1, [pc, #96]	@ (8019704 <uxr_prepare_output_stream_fragmented+0x190>)
 80196a2:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 80196a6:	f7fa fccb 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 80196aa:	4620      	mov	r0, r4
 80196ac:	b011      	add	sp, #68	@ 0x44
 80196ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196b2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80196b4:	4628      	mov	r0, r5
 80196b6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80196b8:	4798      	blx	r3
 80196ba:	b920      	cbnz	r0, 80196c6 <uxr_prepare_output_stream_fragmented+0x152>
 80196bc:	2400      	movs	r4, #0
 80196be:	4620      	mov	r0, r4
 80196c0:	b011      	add	sp, #68	@ 0x44
 80196c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196c6:	4620      	mov	r0, r4
 80196c8:	f007 fa20 	bl	8020b0c <get_available_free_slots>
 80196cc:	2800      	cmp	r0, #0
 80196ce:	f47f af6b 	bne.w	80195a8 <uxr_prepare_output_stream_fragmented+0x34>
 80196d2:	e7f3      	b.n	80196bc <uxr_prepare_output_stream_fragmented+0x148>
 80196d4:	4638      	mov	r0, r7
 80196d6:	2101      	movs	r1, #1
 80196d8:	f007 fb6a 	bl	8020db0 <uxr_seq_num_add>
 80196dc:	8922      	ldrh	r2, [r4, #8]
 80196de:	6863      	ldr	r3, [r4, #4]
 80196e0:	4607      	mov	r7, r0
 80196e2:	fbb3 f9f2 	udiv	r9, r3, r2
 80196e6:	fbb0 f3f2 	udiv	r3, r0, r2
 80196ea:	fb02 0313 	mls	r3, r2, r3, r0
 80196ee:	b29b      	uxth	r3, r3
 80196f0:	fb03 f909 	mul.w	r9, r3, r9
 80196f4:	6823      	ldr	r3, [r4, #0]
 80196f6:	f109 0904 	add.w	r9, r9, #4
 80196fa:	4499      	add	r9, r3
 80196fc:	7b23      	ldrb	r3, [r4, #12]
 80196fe:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8019702:	e76a      	b.n	80195da <uxr_prepare_output_stream_fragmented+0x66>
 8019704:	08019401 	.word	0x08019401

08019708 <uxr_serialize_message_header>:
 8019708:	b5f0      	push	{r4, r5, r6, r7, lr}
 801970a:	4616      	mov	r6, r2
 801970c:	b083      	sub	sp, #12
 801970e:	4604      	mov	r4, r0
 8019710:	460d      	mov	r5, r1
 8019712:	9301      	str	r3, [sp, #4]
 8019714:	9f08      	ldr	r7, [sp, #32]
 8019716:	f7f9 fa55 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801971a:	4631      	mov	r1, r6
 801971c:	4620      	mov	r0, r4
 801971e:	f7f9 fa51 	bl	8012bc4 <ucdr_serialize_uint8_t>
 8019722:	9a01      	ldr	r2, [sp, #4]
 8019724:	2101      	movs	r1, #1
 8019726:	4620      	mov	r0, r4
 8019728:	f7f9 faf8 	bl	8012d1c <ucdr_serialize_endian_uint16_t>
 801972c:	062b      	lsls	r3, r5, #24
 801972e:	d501      	bpl.n	8019734 <uxr_serialize_message_header+0x2c>
 8019730:	b003      	add	sp, #12
 8019732:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019734:	2204      	movs	r2, #4
 8019736:	4639      	mov	r1, r7
 8019738:	4620      	mov	r0, r4
 801973a:	b003      	add	sp, #12
 801973c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019740:	f006 bbd8 	b.w	801fef4 <ucdr_serialize_array_uint8_t>

08019744 <uxr_deserialize_message_header>:
 8019744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019746:	4616      	mov	r6, r2
 8019748:	b083      	sub	sp, #12
 801974a:	4604      	mov	r4, r0
 801974c:	460d      	mov	r5, r1
 801974e:	9301      	str	r3, [sp, #4]
 8019750:	9f08      	ldr	r7, [sp, #32]
 8019752:	f7f9 fa4d 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 8019756:	4631      	mov	r1, r6
 8019758:	4620      	mov	r0, r4
 801975a:	f7f9 fa49 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801975e:	9a01      	ldr	r2, [sp, #4]
 8019760:	2101      	movs	r1, #1
 8019762:	4620      	mov	r0, r4
 8019764:	f7f9 fbce 	bl	8012f04 <ucdr_deserialize_endian_uint16_t>
 8019768:	f995 3000 	ldrsb.w	r3, [r5]
 801976c:	2b00      	cmp	r3, #0
 801976e:	da01      	bge.n	8019774 <uxr_deserialize_message_header+0x30>
 8019770:	b003      	add	sp, #12
 8019772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019774:	2204      	movs	r2, #4
 8019776:	4639      	mov	r1, r7
 8019778:	4620      	mov	r0, r4
 801977a:	b003      	add	sp, #12
 801977c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019780:	f006 bc1c 	b.w	801ffbc <ucdr_deserialize_array_uint8_t>

08019784 <uxr_serialize_submessage_header>:
 8019784:	b530      	push	{r4, r5, lr}
 8019786:	4615      	mov	r5, r2
 8019788:	b083      	sub	sp, #12
 801978a:	4604      	mov	r4, r0
 801978c:	9301      	str	r3, [sp, #4]
 801978e:	f7f9 fa19 	bl	8012bc4 <ucdr_serialize_uint8_t>
 8019792:	4629      	mov	r1, r5
 8019794:	4620      	mov	r0, r4
 8019796:	f7f9 fa15 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801979a:	9a01      	ldr	r2, [sp, #4]
 801979c:	2101      	movs	r1, #1
 801979e:	4620      	mov	r0, r4
 80197a0:	b003      	add	sp, #12
 80197a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80197a6:	f7f9 bab9 	b.w	8012d1c <ucdr_serialize_endian_uint16_t>
 80197aa:	bf00      	nop

080197ac <uxr_deserialize_submessage_header>:
 80197ac:	b530      	push	{r4, r5, lr}
 80197ae:	4615      	mov	r5, r2
 80197b0:	b083      	sub	sp, #12
 80197b2:	4604      	mov	r4, r0
 80197b4:	9301      	str	r3, [sp, #4]
 80197b6:	f7f9 fa1b 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 80197ba:	4629      	mov	r1, r5
 80197bc:	4620      	mov	r0, r4
 80197be:	f7f9 fa17 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 80197c2:	9a01      	ldr	r2, [sp, #4]
 80197c4:	2101      	movs	r1, #1
 80197c6:	4620      	mov	r0, r4
 80197c8:	b003      	add	sp, #12
 80197ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80197ce:	f7f9 bb99 	b.w	8012f04 <ucdr_deserialize_endian_uint16_t>
 80197d2:	bf00      	nop

080197d4 <uxr_serialize_CLIENT_Representation>:
 80197d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80197d8:	2204      	movs	r2, #4
 80197da:	460e      	mov	r6, r1
 80197dc:	4605      	mov	r5, r0
 80197de:	f006 fb89 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 80197e2:	4607      	mov	r7, r0
 80197e4:	2202      	movs	r2, #2
 80197e6:	1d31      	adds	r1, r6, #4
 80197e8:	4628      	mov	r0, r5
 80197ea:	f006 fb83 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 80197ee:	4038      	ands	r0, r7
 80197f0:	2202      	movs	r2, #2
 80197f2:	1db1      	adds	r1, r6, #6
 80197f4:	b2c7      	uxtb	r7, r0
 80197f6:	4628      	mov	r0, r5
 80197f8:	f006 fb7c 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 80197fc:	2204      	movs	r2, #4
 80197fe:	4007      	ands	r7, r0
 8019800:	f106 0108 	add.w	r1, r6, #8
 8019804:	4628      	mov	r0, r5
 8019806:	f006 fb75 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801980a:	4007      	ands	r7, r0
 801980c:	7b31      	ldrb	r1, [r6, #12]
 801980e:	4628      	mov	r0, r5
 8019810:	f7f9 f9d8 	bl	8012bc4 <ucdr_serialize_uint8_t>
 8019814:	7b71      	ldrb	r1, [r6, #13]
 8019816:	4007      	ands	r7, r0
 8019818:	4628      	mov	r0, r5
 801981a:	f7f9 f9a5 	bl	8012b68 <ucdr_serialize_bool>
 801981e:	7b73      	ldrb	r3, [r6, #13]
 8019820:	ea07 0800 	and.w	r8, r7, r0
 8019824:	b93b      	cbnz	r3, 8019836 <uxr_serialize_CLIENT_Representation+0x62>
 8019826:	8bb1      	ldrh	r1, [r6, #28]
 8019828:	4628      	mov	r0, r5
 801982a:	f7f9 f9f7 	bl	8012c1c <ucdr_serialize_uint16_t>
 801982e:	ea08 0000 	and.w	r0, r8, r0
 8019832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019836:	6931      	ldr	r1, [r6, #16]
 8019838:	4628      	mov	r0, r5
 801983a:	f7f9 fbd9 	bl	8012ff0 <ucdr_serialize_uint32_t>
 801983e:	6933      	ldr	r3, [r6, #16]
 8019840:	b1e3      	cbz	r3, 801987c <uxr_serialize_CLIENT_Representation+0xa8>
 8019842:	b1c0      	cbz	r0, 8019876 <uxr_serialize_CLIENT_Representation+0xa2>
 8019844:	4637      	mov	r7, r6
 8019846:	f04f 0900 	mov.w	r9, #0
 801984a:	e000      	b.n	801984e <uxr_serialize_CLIENT_Representation+0x7a>
 801984c:	b19c      	cbz	r4, 8019876 <uxr_serialize_CLIENT_Representation+0xa2>
 801984e:	6979      	ldr	r1, [r7, #20]
 8019850:	4628      	mov	r0, r5
 8019852:	f006 fc1b 	bl	802008c <ucdr_serialize_string>
 8019856:	69b9      	ldr	r1, [r7, #24]
 8019858:	4604      	mov	r4, r0
 801985a:	4628      	mov	r0, r5
 801985c:	f006 fc16 	bl	802008c <ucdr_serialize_string>
 8019860:	f109 0901 	add.w	r9, r9, #1
 8019864:	6933      	ldr	r3, [r6, #16]
 8019866:	4004      	ands	r4, r0
 8019868:	3708      	adds	r7, #8
 801986a:	4599      	cmp	r9, r3
 801986c:	b2e4      	uxtb	r4, r4
 801986e:	d3ed      	bcc.n	801984c <uxr_serialize_CLIENT_Representation+0x78>
 8019870:	ea08 0804 	and.w	r8, r8, r4
 8019874:	e7d7      	b.n	8019826 <uxr_serialize_CLIENT_Representation+0x52>
 8019876:	f04f 0800 	mov.w	r8, #0
 801987a:	e7d4      	b.n	8019826 <uxr_serialize_CLIENT_Representation+0x52>
 801987c:	ea08 0800 	and.w	r8, r8, r0
 8019880:	e7d1      	b.n	8019826 <uxr_serialize_CLIENT_Representation+0x52>
 8019882:	bf00      	nop

08019884 <uxr_deserialize_CLIENT_Representation>:
 8019884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019888:	2204      	movs	r2, #4
 801988a:	460c      	mov	r4, r1
 801988c:	4605      	mov	r5, r0
 801988e:	f006 fb95 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 8019892:	4607      	mov	r7, r0
 8019894:	2202      	movs	r2, #2
 8019896:	1d21      	adds	r1, r4, #4
 8019898:	4628      	mov	r0, r5
 801989a:	f006 fb8f 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801989e:	4038      	ands	r0, r7
 80198a0:	2202      	movs	r2, #2
 80198a2:	1da1      	adds	r1, r4, #6
 80198a4:	b2c6      	uxtb	r6, r0
 80198a6:	4628      	mov	r0, r5
 80198a8:	f006 fb88 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 80198ac:	2204      	movs	r2, #4
 80198ae:	4006      	ands	r6, r0
 80198b0:	f104 0108 	add.w	r1, r4, #8
 80198b4:	4628      	mov	r0, r5
 80198b6:	f006 fb81 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 80198ba:	4006      	ands	r6, r0
 80198bc:	f104 010c 	add.w	r1, r4, #12
 80198c0:	4628      	mov	r0, r5
 80198c2:	f7f9 f995 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 80198c6:	f104 010d 	add.w	r1, r4, #13
 80198ca:	ea06 0700 	and.w	r7, r6, r0
 80198ce:	4628      	mov	r0, r5
 80198d0:	f7f9 f960 	bl	8012b94 <ucdr_deserialize_bool>
 80198d4:	7b63      	ldrb	r3, [r4, #13]
 80198d6:	4007      	ands	r7, r0
 80198d8:	b93b      	cbnz	r3, 80198ea <uxr_deserialize_CLIENT_Representation+0x66>
 80198da:	f104 011c 	add.w	r1, r4, #28
 80198de:	4628      	mov	r0, r5
 80198e0:	f7f9 fa9c 	bl	8012e1c <ucdr_deserialize_uint16_t>
 80198e4:	4038      	ands	r0, r7
 80198e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80198ea:	f104 0110 	add.w	r1, r4, #16
 80198ee:	4628      	mov	r0, r5
 80198f0:	f7f9 fcae 	bl	8013250 <ucdr_deserialize_uint32_t>
 80198f4:	6923      	ldr	r3, [r4, #16]
 80198f6:	2b01      	cmp	r3, #1
 80198f8:	d903      	bls.n	8019902 <uxr_deserialize_CLIENT_Representation+0x7e>
 80198fa:	2301      	movs	r3, #1
 80198fc:	2700      	movs	r7, #0
 80198fe:	75ab      	strb	r3, [r5, #22]
 8019900:	e7eb      	b.n	80198da <uxr_deserialize_CLIENT_Representation+0x56>
 8019902:	b30b      	cbz	r3, 8019948 <uxr_deserialize_CLIENT_Representation+0xc4>
 8019904:	b1f0      	cbz	r0, 8019944 <uxr_deserialize_CLIENT_Representation+0xc0>
 8019906:	46a0      	mov	r8, r4
 8019908:	f04f 0900 	mov.w	r9, #0
 801990c:	e000      	b.n	8019910 <uxr_deserialize_CLIENT_Representation+0x8c>
 801990e:	b1ce      	cbz	r6, 8019944 <uxr_deserialize_CLIENT_Representation+0xc0>
 8019910:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8019914:	f108 0808 	add.w	r8, r8, #8
 8019918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801991c:	4628      	mov	r0, r5
 801991e:	f006 fbc5 	bl	80200ac <ucdr_deserialize_string>
 8019922:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019926:	4606      	mov	r6, r0
 8019928:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801992c:	4628      	mov	r0, r5
 801992e:	f109 0901 	add.w	r9, r9, #1
 8019932:	f006 fbbb 	bl	80200ac <ucdr_deserialize_string>
 8019936:	6923      	ldr	r3, [r4, #16]
 8019938:	4006      	ands	r6, r0
 801993a:	4599      	cmp	r9, r3
 801993c:	b2f6      	uxtb	r6, r6
 801993e:	d3e6      	bcc.n	801990e <uxr_deserialize_CLIENT_Representation+0x8a>
 8019940:	4037      	ands	r7, r6
 8019942:	e7ca      	b.n	80198da <uxr_deserialize_CLIENT_Representation+0x56>
 8019944:	2700      	movs	r7, #0
 8019946:	e7c8      	b.n	80198da <uxr_deserialize_CLIENT_Representation+0x56>
 8019948:	4007      	ands	r7, r0
 801994a:	e7c6      	b.n	80198da <uxr_deserialize_CLIENT_Representation+0x56>

0801994c <uxr_serialize_AGENT_Representation>:
 801994c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019950:	2204      	movs	r2, #4
 8019952:	460f      	mov	r7, r1
 8019954:	4605      	mov	r5, r0
 8019956:	f006 facd 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801995a:	4604      	mov	r4, r0
 801995c:	2202      	movs	r2, #2
 801995e:	1d39      	adds	r1, r7, #4
 8019960:	4628      	mov	r0, r5
 8019962:	f006 fac7 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 8019966:	4020      	ands	r0, r4
 8019968:	2202      	movs	r2, #2
 801996a:	1db9      	adds	r1, r7, #6
 801996c:	b2c4      	uxtb	r4, r0
 801996e:	4628      	mov	r0, r5
 8019970:	f006 fac0 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 8019974:	7a39      	ldrb	r1, [r7, #8]
 8019976:	4004      	ands	r4, r0
 8019978:	4628      	mov	r0, r5
 801997a:	f7f9 f8f5 	bl	8012b68 <ucdr_serialize_bool>
 801997e:	7a3b      	ldrb	r3, [r7, #8]
 8019980:	ea00 0804 	and.w	r8, r0, r4
 8019984:	b913      	cbnz	r3, 801998c <uxr_serialize_AGENT_Representation+0x40>
 8019986:	4640      	mov	r0, r8
 8019988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801998c:	68f9      	ldr	r1, [r7, #12]
 801998e:	4628      	mov	r0, r5
 8019990:	f7f9 fb2e 	bl	8012ff0 <ucdr_serialize_uint32_t>
 8019994:	68fb      	ldr	r3, [r7, #12]
 8019996:	b303      	cbz	r3, 80199da <uxr_serialize_AGENT_Representation+0x8e>
 8019998:	b1d0      	cbz	r0, 80199d0 <uxr_serialize_AGENT_Representation+0x84>
 801999a:	463e      	mov	r6, r7
 801999c:	f04f 0900 	mov.w	r9, #0
 80199a0:	e000      	b.n	80199a4 <uxr_serialize_AGENT_Representation+0x58>
 80199a2:	b1ac      	cbz	r4, 80199d0 <uxr_serialize_AGENT_Representation+0x84>
 80199a4:	6931      	ldr	r1, [r6, #16]
 80199a6:	4628      	mov	r0, r5
 80199a8:	f006 fb70 	bl	802008c <ucdr_serialize_string>
 80199ac:	6971      	ldr	r1, [r6, #20]
 80199ae:	4604      	mov	r4, r0
 80199b0:	4628      	mov	r0, r5
 80199b2:	f006 fb6b 	bl	802008c <ucdr_serialize_string>
 80199b6:	f109 0901 	add.w	r9, r9, #1
 80199ba:	68fb      	ldr	r3, [r7, #12]
 80199bc:	4004      	ands	r4, r0
 80199be:	3608      	adds	r6, #8
 80199c0:	4599      	cmp	r9, r3
 80199c2:	b2e4      	uxtb	r4, r4
 80199c4:	d3ed      	bcc.n	80199a2 <uxr_serialize_AGENT_Representation+0x56>
 80199c6:	ea08 0804 	and.w	r8, r8, r4
 80199ca:	4640      	mov	r0, r8
 80199cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80199d0:	f04f 0800 	mov.w	r8, #0
 80199d4:	4640      	mov	r0, r8
 80199d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80199da:	ea08 0800 	and.w	r8, r8, r0
 80199de:	e7d2      	b.n	8019986 <uxr_serialize_AGENT_Representation+0x3a>

080199e0 <uxr_serialize_DATAWRITER_Representation>:
 80199e0:	b570      	push	{r4, r5, r6, lr}
 80199e2:	460d      	mov	r5, r1
 80199e4:	7809      	ldrb	r1, [r1, #0]
 80199e6:	4606      	mov	r6, r0
 80199e8:	f7f9 f8ec 	bl	8012bc4 <ucdr_serialize_uint8_t>
 80199ec:	4604      	mov	r4, r0
 80199ee:	b130      	cbz	r0, 80199fe <uxr_serialize_DATAWRITER_Representation+0x1e>
 80199f0:	782b      	ldrb	r3, [r5, #0]
 80199f2:	2b02      	cmp	r3, #2
 80199f4:	d00c      	beq.n	8019a10 <uxr_serialize_DATAWRITER_Representation+0x30>
 80199f6:	2b03      	cmp	r3, #3
 80199f8:	d010      	beq.n	8019a1c <uxr_serialize_DATAWRITER_Representation+0x3c>
 80199fa:	2b01      	cmp	r3, #1
 80199fc:	d008      	beq.n	8019a10 <uxr_serialize_DATAWRITER_Representation+0x30>
 80199fe:	2202      	movs	r2, #2
 8019a00:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8019a04:	4630      	mov	r0, r6
 8019a06:	f006 fa75 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 8019a0a:	4020      	ands	r0, r4
 8019a0c:	b2c0      	uxtb	r0, r0
 8019a0e:	bd70      	pop	{r4, r5, r6, pc}
 8019a10:	6869      	ldr	r1, [r5, #4]
 8019a12:	4630      	mov	r0, r6
 8019a14:	f006 fb3a 	bl	802008c <ucdr_serialize_string>
 8019a18:	4604      	mov	r4, r0
 8019a1a:	e7f0      	b.n	80199fe <uxr_serialize_DATAWRITER_Representation+0x1e>
 8019a1c:	4629      	mov	r1, r5
 8019a1e:	4630      	mov	r0, r6
 8019a20:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8019a24:	3104      	adds	r1, #4
 8019a26:	f7fd f947 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 8019a2a:	4604      	mov	r4, r0
 8019a2c:	e7e7      	b.n	80199fe <uxr_serialize_DATAWRITER_Representation+0x1e>
 8019a2e:	bf00      	nop

08019a30 <uxr_serialize_ObjectVariant.part.0>:
 8019a30:	b570      	push	{r4, r5, r6, lr}
 8019a32:	780b      	ldrb	r3, [r1, #0]
 8019a34:	460c      	mov	r4, r1
 8019a36:	4605      	mov	r5, r0
 8019a38:	3b01      	subs	r3, #1
 8019a3a:	2b0d      	cmp	r3, #13
 8019a3c:	d854      	bhi.n	8019ae8 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8019a3e:	e8df f003 	tbb	[pc, r3]
 8019a42:	0730      	.short	0x0730
 8019a44:	07071b1b 	.word	0x07071b1b
 8019a48:	0c530707 	.word	0x0c530707
 8019a4c:	494e0c0c 	.word	0x494e0c0c
 8019a50:	3104      	adds	r1, #4
 8019a52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a56:	f7ff bfc3 	b.w	80199e0 <uxr_serialize_DATAWRITER_Representation>
 8019a5a:	7909      	ldrb	r1, [r1, #4]
 8019a5c:	f7f9 f8b2 	bl	8012bc4 <ucdr_serialize_uint8_t>
 8019a60:	b1e8      	cbz	r0, 8019a9e <uxr_serialize_ObjectVariant.part.0+0x6e>
 8019a62:	7923      	ldrb	r3, [r4, #4]
 8019a64:	2b01      	cmp	r3, #1
 8019a66:	d001      	beq.n	8019a6c <uxr_serialize_ObjectVariant.part.0+0x3c>
 8019a68:	2b02      	cmp	r3, #2
 8019a6a:	d13d      	bne.n	8019ae8 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8019a6c:	68a1      	ldr	r1, [r4, #8]
 8019a6e:	4628      	mov	r0, r5
 8019a70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a74:	f006 bb0a 	b.w	802008c <ucdr_serialize_string>
 8019a78:	7909      	ldrb	r1, [r1, #4]
 8019a7a:	f7f9 f8a3 	bl	8012bc4 <ucdr_serialize_uint8_t>
 8019a7e:	4606      	mov	r6, r0
 8019a80:	b120      	cbz	r0, 8019a8c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8019a82:	7923      	ldrb	r3, [r4, #4]
 8019a84:	2b02      	cmp	r3, #2
 8019a86:	d039      	beq.n	8019afc <uxr_serialize_ObjectVariant.part.0+0xcc>
 8019a88:	2b03      	cmp	r3, #3
 8019a8a:	d02f      	beq.n	8019aec <uxr_serialize_ObjectVariant.part.0+0xbc>
 8019a8c:	2202      	movs	r2, #2
 8019a8e:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8019a92:	4628      	mov	r0, r5
 8019a94:	f006 fa2e 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 8019a98:	4030      	ands	r0, r6
 8019a9a:	b2c0      	uxtb	r0, r0
 8019a9c:	bd70      	pop	{r4, r5, r6, pc}
 8019a9e:	2000      	movs	r0, #0
 8019aa0:	bd70      	pop	{r4, r5, r6, pc}
 8019aa2:	7909      	ldrb	r1, [r1, #4]
 8019aa4:	f7f9 f88e 	bl	8012bc4 <ucdr_serialize_uint8_t>
 8019aa8:	4606      	mov	r6, r0
 8019aaa:	b158      	cbz	r0, 8019ac4 <uxr_serialize_ObjectVariant.part.0+0x94>
 8019aac:	7923      	ldrb	r3, [r4, #4]
 8019aae:	2b02      	cmp	r3, #2
 8019ab0:	d003      	beq.n	8019aba <uxr_serialize_ObjectVariant.part.0+0x8a>
 8019ab2:	2b03      	cmp	r3, #3
 8019ab4:	d028      	beq.n	8019b08 <uxr_serialize_ObjectVariant.part.0+0xd8>
 8019ab6:	2b01      	cmp	r3, #1
 8019ab8:	d104      	bne.n	8019ac4 <uxr_serialize_ObjectVariant.part.0+0x94>
 8019aba:	68a1      	ldr	r1, [r4, #8]
 8019abc:	4628      	mov	r0, r5
 8019abe:	f006 fae5 	bl	802008c <ucdr_serialize_string>
 8019ac2:	4606      	mov	r6, r0
 8019ac4:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8019ac8:	4628      	mov	r0, r5
 8019aca:	f7f9 fdb7 	bl	801363c <ucdr_serialize_int16_t>
 8019ace:	4030      	ands	r0, r6
 8019ad0:	b2c0      	uxtb	r0, r0
 8019ad2:	bd70      	pop	{r4, r5, r6, pc}
 8019ad4:	3104      	adds	r1, #4
 8019ad6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019ada:	f7ff be7b 	b.w	80197d4 <uxr_serialize_CLIENT_Representation>
 8019ade:	3104      	adds	r1, #4
 8019ae0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019ae4:	f7ff bf32 	b.w	801994c <uxr_serialize_AGENT_Representation>
 8019ae8:	2001      	movs	r0, #1
 8019aea:	bd70      	pop	{r4, r5, r6, pc}
 8019aec:	68a2      	ldr	r2, [r4, #8]
 8019aee:	f104 010c 	add.w	r1, r4, #12
 8019af2:	4628      	mov	r0, r5
 8019af4:	f7fd f8e0 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 8019af8:	4606      	mov	r6, r0
 8019afa:	e7c7      	b.n	8019a8c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8019afc:	68a1      	ldr	r1, [r4, #8]
 8019afe:	4628      	mov	r0, r5
 8019b00:	f006 fac4 	bl	802008c <ucdr_serialize_string>
 8019b04:	4606      	mov	r6, r0
 8019b06:	e7c1      	b.n	8019a8c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8019b08:	68a2      	ldr	r2, [r4, #8]
 8019b0a:	f104 010c 	add.w	r1, r4, #12
 8019b0e:	4628      	mov	r0, r5
 8019b10:	f7fd f8d2 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 8019b14:	4606      	mov	r6, r0
 8019b16:	e7d5      	b.n	8019ac4 <uxr_serialize_ObjectVariant.part.0+0x94>

08019b18 <uxr_deserialize_DATAWRITER_Representation>:
 8019b18:	b570      	push	{r4, r5, r6, lr}
 8019b1a:	4606      	mov	r6, r0
 8019b1c:	460d      	mov	r5, r1
 8019b1e:	f7f9 f867 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 8019b22:	4604      	mov	r4, r0
 8019b24:	b130      	cbz	r0, 8019b34 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8019b26:	782b      	ldrb	r3, [r5, #0]
 8019b28:	2b02      	cmp	r3, #2
 8019b2a:	d00c      	beq.n	8019b46 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8019b2c:	2b03      	cmp	r3, #3
 8019b2e:	d012      	beq.n	8019b56 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8019b30:	2b01      	cmp	r3, #1
 8019b32:	d008      	beq.n	8019b46 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8019b34:	2202      	movs	r2, #2
 8019b36:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8019b3a:	4630      	mov	r0, r6
 8019b3c:	f006 fa3e 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 8019b40:	4020      	ands	r0, r4
 8019b42:	b2c0      	uxtb	r0, r0
 8019b44:	bd70      	pop	{r4, r5, r6, pc}
 8019b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019b4a:	6869      	ldr	r1, [r5, #4]
 8019b4c:	4630      	mov	r0, r6
 8019b4e:	f006 faad 	bl	80200ac <ucdr_deserialize_string>
 8019b52:	4604      	mov	r4, r0
 8019b54:	e7ee      	b.n	8019b34 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8019b56:	1d2b      	adds	r3, r5, #4
 8019b58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019b5c:	f105 0108 	add.w	r1, r5, #8
 8019b60:	4630      	mov	r0, r6
 8019b62:	f7fd f8bb 	bl	8016cdc <ucdr_deserialize_sequence_uint8_t>
 8019b66:	4604      	mov	r4, r0
 8019b68:	e7e4      	b.n	8019b34 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8019b6a:	bf00      	nop

08019b6c <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8019b6c:	b570      	push	{r4, r5, r6, lr}
 8019b6e:	460d      	mov	r5, r1
 8019b70:	7809      	ldrb	r1, [r1, #0]
 8019b72:	4606      	mov	r6, r0
 8019b74:	f7f8 fff8 	bl	8012b68 <ucdr_serialize_bool>
 8019b78:	782b      	ldrb	r3, [r5, #0]
 8019b7a:	4604      	mov	r4, r0
 8019b7c:	b94b      	cbnz	r3, 8019b92 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8019b7e:	7a29      	ldrb	r1, [r5, #8]
 8019b80:	4630      	mov	r0, r6
 8019b82:	f7f8 fff1 	bl	8012b68 <ucdr_serialize_bool>
 8019b86:	7a2b      	ldrb	r3, [r5, #8]
 8019b88:	4004      	ands	r4, r0
 8019b8a:	b2e4      	uxtb	r4, r4
 8019b8c:	b943      	cbnz	r3, 8019ba0 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8019b8e:	4620      	mov	r0, r4
 8019b90:	bd70      	pop	{r4, r5, r6, pc}
 8019b92:	6869      	ldr	r1, [r5, #4]
 8019b94:	4630      	mov	r0, r6
 8019b96:	f006 fa79 	bl	802008c <ucdr_serialize_string>
 8019b9a:	4004      	ands	r4, r0
 8019b9c:	b2e4      	uxtb	r4, r4
 8019b9e:	e7ee      	b.n	8019b7e <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8019ba0:	68e9      	ldr	r1, [r5, #12]
 8019ba2:	4630      	mov	r0, r6
 8019ba4:	f006 fa72 	bl	802008c <ucdr_serialize_string>
 8019ba8:	4004      	ands	r4, r0
 8019baa:	4620      	mov	r0, r4
 8019bac:	bd70      	pop	{r4, r5, r6, pc}
 8019bae:	bf00      	nop

08019bb0 <uxr_serialize_OBJK_Topic_Binary>:
 8019bb0:	b570      	push	{r4, r5, r6, lr}
 8019bb2:	460d      	mov	r5, r1
 8019bb4:	4606      	mov	r6, r0
 8019bb6:	6809      	ldr	r1, [r1, #0]
 8019bb8:	f006 fa68 	bl	802008c <ucdr_serialize_string>
 8019bbc:	4604      	mov	r4, r0
 8019bbe:	7929      	ldrb	r1, [r5, #4]
 8019bc0:	4630      	mov	r0, r6
 8019bc2:	f7f8 ffd1 	bl	8012b68 <ucdr_serialize_bool>
 8019bc6:	792b      	ldrb	r3, [r5, #4]
 8019bc8:	4004      	ands	r4, r0
 8019bca:	b2e4      	uxtb	r4, r4
 8019bcc:	b943      	cbnz	r3, 8019be0 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8019bce:	7b29      	ldrb	r1, [r5, #12]
 8019bd0:	4630      	mov	r0, r6
 8019bd2:	f7f8 ffc9 	bl	8012b68 <ucdr_serialize_bool>
 8019bd6:	7b2b      	ldrb	r3, [r5, #12]
 8019bd8:	4004      	ands	r4, r0
 8019bda:	b93b      	cbnz	r3, 8019bec <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8019bdc:	4620      	mov	r0, r4
 8019bde:	bd70      	pop	{r4, r5, r6, pc}
 8019be0:	68a9      	ldr	r1, [r5, #8]
 8019be2:	4630      	mov	r0, r6
 8019be4:	f006 fa52 	bl	802008c <ucdr_serialize_string>
 8019be8:	4004      	ands	r4, r0
 8019bea:	e7f0      	b.n	8019bce <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8019bec:	6929      	ldr	r1, [r5, #16]
 8019bee:	4630      	mov	r0, r6
 8019bf0:	f006 fa4c 	bl	802008c <ucdr_serialize_string>
 8019bf4:	4004      	ands	r4, r0
 8019bf6:	b2e4      	uxtb	r4, r4
 8019bf8:	4620      	mov	r0, r4
 8019bfa:	bd70      	pop	{r4, r5, r6, pc}

08019bfc <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8019bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c00:	460c      	mov	r4, r1
 8019c02:	7809      	ldrb	r1, [r1, #0]
 8019c04:	4606      	mov	r6, r0
 8019c06:	f7f8 ffaf 	bl	8012b68 <ucdr_serialize_bool>
 8019c0a:	7823      	ldrb	r3, [r4, #0]
 8019c0c:	4605      	mov	r5, r0
 8019c0e:	b96b      	cbnz	r3, 8019c2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8019c10:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8019c14:	4630      	mov	r0, r6
 8019c16:	f7f8 ffa7 	bl	8012b68 <ucdr_serialize_bool>
 8019c1a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8019c1e:	4005      	ands	r5, r0
 8019c20:	b2ed      	uxtb	r5, r5
 8019c22:	2b00      	cmp	r3, #0
 8019c24:	d169      	bne.n	8019cfa <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8019c26:	4628      	mov	r0, r5
 8019c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c2c:	6861      	ldr	r1, [r4, #4]
 8019c2e:	4630      	mov	r0, r6
 8019c30:	f7f9 f9de 	bl	8012ff0 <ucdr_serialize_uint32_t>
 8019c34:	6863      	ldr	r3, [r4, #4]
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	d06b      	beq.n	8019d12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8019c3a:	2800      	cmp	r0, #0
 8019c3c:	d067      	beq.n	8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019c3e:	68a1      	ldr	r1, [r4, #8]
 8019c40:	4630      	mov	r0, r6
 8019c42:	f006 fa23 	bl	802008c <ucdr_serialize_string>
 8019c46:	6863      	ldr	r3, [r4, #4]
 8019c48:	2b01      	cmp	r3, #1
 8019c4a:	d953      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019c4c:	2800      	cmp	r0, #0
 8019c4e:	d05e      	beq.n	8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019c50:	68e1      	ldr	r1, [r4, #12]
 8019c52:	4630      	mov	r0, r6
 8019c54:	f006 fa1a 	bl	802008c <ucdr_serialize_string>
 8019c58:	6863      	ldr	r3, [r4, #4]
 8019c5a:	2b02      	cmp	r3, #2
 8019c5c:	d94a      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019c5e:	2800      	cmp	r0, #0
 8019c60:	d055      	beq.n	8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019c62:	6921      	ldr	r1, [r4, #16]
 8019c64:	4630      	mov	r0, r6
 8019c66:	f006 fa11 	bl	802008c <ucdr_serialize_string>
 8019c6a:	6863      	ldr	r3, [r4, #4]
 8019c6c:	2b03      	cmp	r3, #3
 8019c6e:	d941      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019c70:	2800      	cmp	r0, #0
 8019c72:	d04c      	beq.n	8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019c74:	6961      	ldr	r1, [r4, #20]
 8019c76:	4630      	mov	r0, r6
 8019c78:	f006 fa08 	bl	802008c <ucdr_serialize_string>
 8019c7c:	6863      	ldr	r3, [r4, #4]
 8019c7e:	2b04      	cmp	r3, #4
 8019c80:	d938      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019c82:	2800      	cmp	r0, #0
 8019c84:	d043      	beq.n	8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019c86:	69a1      	ldr	r1, [r4, #24]
 8019c88:	4630      	mov	r0, r6
 8019c8a:	f006 f9ff 	bl	802008c <ucdr_serialize_string>
 8019c8e:	6863      	ldr	r3, [r4, #4]
 8019c90:	2b05      	cmp	r3, #5
 8019c92:	d92f      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019c94:	2800      	cmp	r0, #0
 8019c96:	d03a      	beq.n	8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019c98:	69e1      	ldr	r1, [r4, #28]
 8019c9a:	4630      	mov	r0, r6
 8019c9c:	f006 f9f6 	bl	802008c <ucdr_serialize_string>
 8019ca0:	6863      	ldr	r3, [r4, #4]
 8019ca2:	2b06      	cmp	r3, #6
 8019ca4:	d926      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019ca6:	b390      	cbz	r0, 8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019ca8:	6a21      	ldr	r1, [r4, #32]
 8019caa:	4630      	mov	r0, r6
 8019cac:	f006 f9ee 	bl	802008c <ucdr_serialize_string>
 8019cb0:	6863      	ldr	r3, [r4, #4]
 8019cb2:	2b07      	cmp	r3, #7
 8019cb4:	d91e      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019cb6:	b350      	cbz	r0, 8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019cb8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8019cba:	4630      	mov	r0, r6
 8019cbc:	f006 f9e6 	bl	802008c <ucdr_serialize_string>
 8019cc0:	6863      	ldr	r3, [r4, #4]
 8019cc2:	2b08      	cmp	r3, #8
 8019cc4:	d916      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019cc6:	b310      	cbz	r0, 8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019cc8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8019cca:	4630      	mov	r0, r6
 8019ccc:	f006 f9de 	bl	802008c <ucdr_serialize_string>
 8019cd0:	6863      	ldr	r3, [r4, #4]
 8019cd2:	2b09      	cmp	r3, #9
 8019cd4:	d90e      	bls.n	8019cf4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8019cd6:	b1d0      	cbz	r0, 8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019cd8:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8019cdc:	2709      	movs	r7, #9
 8019cde:	e000      	b.n	8019ce2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8019ce0:	b1a8      	cbz	r0, 8019d0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8019ce2:	f858 1b04 	ldr.w	r1, [r8], #4
 8019ce6:	4630      	mov	r0, r6
 8019ce8:	f006 f9d0 	bl	802008c <ucdr_serialize_string>
 8019cec:	3701      	adds	r7, #1
 8019cee:	6862      	ldr	r2, [r4, #4]
 8019cf0:	4297      	cmp	r7, r2
 8019cf2:	d3f5      	bcc.n	8019ce0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8019cf4:	4005      	ands	r5, r0
 8019cf6:	b2ed      	uxtb	r5, r5
 8019cf8:	e78a      	b.n	8019c10 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8019cfa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8019cfc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8019d00:	4630      	mov	r0, r6
 8019d02:	f7fc ffd9 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 8019d06:	4005      	ands	r5, r0
 8019d08:	4628      	mov	r0, r5
 8019d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d0e:	2500      	movs	r5, #0
 8019d10:	e77e      	b.n	8019c10 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8019d12:	4028      	ands	r0, r5
 8019d14:	b2c5      	uxtb	r5, r0
 8019d16:	e77b      	b.n	8019c10 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08019d18 <uxr_serialize_OBJK_Publisher_Binary>:
 8019d18:	b570      	push	{r4, r5, r6, lr}
 8019d1a:	460d      	mov	r5, r1
 8019d1c:	7809      	ldrb	r1, [r1, #0]
 8019d1e:	4606      	mov	r6, r0
 8019d20:	f7f8 ff22 	bl	8012b68 <ucdr_serialize_bool>
 8019d24:	782b      	ldrb	r3, [r5, #0]
 8019d26:	4604      	mov	r4, r0
 8019d28:	b94b      	cbnz	r3, 8019d3e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8019d2a:	7a29      	ldrb	r1, [r5, #8]
 8019d2c:	4630      	mov	r0, r6
 8019d2e:	f7f8 ff1b 	bl	8012b68 <ucdr_serialize_bool>
 8019d32:	7a2b      	ldrb	r3, [r5, #8]
 8019d34:	4004      	ands	r4, r0
 8019d36:	b2e4      	uxtb	r4, r4
 8019d38:	b943      	cbnz	r3, 8019d4c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8019d3a:	4620      	mov	r0, r4
 8019d3c:	bd70      	pop	{r4, r5, r6, pc}
 8019d3e:	6869      	ldr	r1, [r5, #4]
 8019d40:	4630      	mov	r0, r6
 8019d42:	f006 f9a3 	bl	802008c <ucdr_serialize_string>
 8019d46:	4004      	ands	r4, r0
 8019d48:	b2e4      	uxtb	r4, r4
 8019d4a:	e7ee      	b.n	8019d2a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8019d4c:	f105 010c 	add.w	r1, r5, #12
 8019d50:	4630      	mov	r0, r6
 8019d52:	f7ff ff53 	bl	8019bfc <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8019d56:	4004      	ands	r4, r0
 8019d58:	4620      	mov	r0, r4
 8019d5a:	bd70      	pop	{r4, r5, r6, pc}

08019d5c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8019d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d60:	460c      	mov	r4, r1
 8019d62:	7809      	ldrb	r1, [r1, #0]
 8019d64:	4606      	mov	r6, r0
 8019d66:	f7f8 feff 	bl	8012b68 <ucdr_serialize_bool>
 8019d6a:	7823      	ldrb	r3, [r4, #0]
 8019d6c:	4605      	mov	r5, r0
 8019d6e:	b96b      	cbnz	r3, 8019d8c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8019d70:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8019d74:	4630      	mov	r0, r6
 8019d76:	f7f8 fef7 	bl	8012b68 <ucdr_serialize_bool>
 8019d7a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8019d7e:	4005      	ands	r5, r0
 8019d80:	b2ed      	uxtb	r5, r5
 8019d82:	2b00      	cmp	r3, #0
 8019d84:	d169      	bne.n	8019e5a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8019d86:	4628      	mov	r0, r5
 8019d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d8c:	6861      	ldr	r1, [r4, #4]
 8019d8e:	4630      	mov	r0, r6
 8019d90:	f7f9 f92e 	bl	8012ff0 <ucdr_serialize_uint32_t>
 8019d94:	6863      	ldr	r3, [r4, #4]
 8019d96:	2b00      	cmp	r3, #0
 8019d98:	d06b      	beq.n	8019e72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8019d9a:	2800      	cmp	r0, #0
 8019d9c:	d067      	beq.n	8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019d9e:	68a1      	ldr	r1, [r4, #8]
 8019da0:	4630      	mov	r0, r6
 8019da2:	f006 f973 	bl	802008c <ucdr_serialize_string>
 8019da6:	6863      	ldr	r3, [r4, #4]
 8019da8:	2b01      	cmp	r3, #1
 8019daa:	d953      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019dac:	2800      	cmp	r0, #0
 8019dae:	d05e      	beq.n	8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019db0:	68e1      	ldr	r1, [r4, #12]
 8019db2:	4630      	mov	r0, r6
 8019db4:	f006 f96a 	bl	802008c <ucdr_serialize_string>
 8019db8:	6863      	ldr	r3, [r4, #4]
 8019dba:	2b02      	cmp	r3, #2
 8019dbc:	d94a      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019dbe:	2800      	cmp	r0, #0
 8019dc0:	d055      	beq.n	8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019dc2:	6921      	ldr	r1, [r4, #16]
 8019dc4:	4630      	mov	r0, r6
 8019dc6:	f006 f961 	bl	802008c <ucdr_serialize_string>
 8019dca:	6863      	ldr	r3, [r4, #4]
 8019dcc:	2b03      	cmp	r3, #3
 8019dce:	d941      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019dd0:	2800      	cmp	r0, #0
 8019dd2:	d04c      	beq.n	8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019dd4:	6961      	ldr	r1, [r4, #20]
 8019dd6:	4630      	mov	r0, r6
 8019dd8:	f006 f958 	bl	802008c <ucdr_serialize_string>
 8019ddc:	6863      	ldr	r3, [r4, #4]
 8019dde:	2b04      	cmp	r3, #4
 8019de0:	d938      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019de2:	2800      	cmp	r0, #0
 8019de4:	d043      	beq.n	8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019de6:	69a1      	ldr	r1, [r4, #24]
 8019de8:	4630      	mov	r0, r6
 8019dea:	f006 f94f 	bl	802008c <ucdr_serialize_string>
 8019dee:	6863      	ldr	r3, [r4, #4]
 8019df0:	2b05      	cmp	r3, #5
 8019df2:	d92f      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019df4:	2800      	cmp	r0, #0
 8019df6:	d03a      	beq.n	8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019df8:	69e1      	ldr	r1, [r4, #28]
 8019dfa:	4630      	mov	r0, r6
 8019dfc:	f006 f946 	bl	802008c <ucdr_serialize_string>
 8019e00:	6863      	ldr	r3, [r4, #4]
 8019e02:	2b06      	cmp	r3, #6
 8019e04:	d926      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019e06:	b390      	cbz	r0, 8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019e08:	6a21      	ldr	r1, [r4, #32]
 8019e0a:	4630      	mov	r0, r6
 8019e0c:	f006 f93e 	bl	802008c <ucdr_serialize_string>
 8019e10:	6863      	ldr	r3, [r4, #4]
 8019e12:	2b07      	cmp	r3, #7
 8019e14:	d91e      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019e16:	b350      	cbz	r0, 8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019e18:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8019e1a:	4630      	mov	r0, r6
 8019e1c:	f006 f936 	bl	802008c <ucdr_serialize_string>
 8019e20:	6863      	ldr	r3, [r4, #4]
 8019e22:	2b08      	cmp	r3, #8
 8019e24:	d916      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019e26:	b310      	cbz	r0, 8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019e28:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8019e2a:	4630      	mov	r0, r6
 8019e2c:	f006 f92e 	bl	802008c <ucdr_serialize_string>
 8019e30:	6863      	ldr	r3, [r4, #4]
 8019e32:	2b09      	cmp	r3, #9
 8019e34:	d90e      	bls.n	8019e54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8019e36:	b1d0      	cbz	r0, 8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019e38:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8019e3c:	2709      	movs	r7, #9
 8019e3e:	e000      	b.n	8019e42 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8019e40:	b1a8      	cbz	r0, 8019e6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8019e42:	f858 1b04 	ldr.w	r1, [r8], #4
 8019e46:	4630      	mov	r0, r6
 8019e48:	f006 f920 	bl	802008c <ucdr_serialize_string>
 8019e4c:	3701      	adds	r7, #1
 8019e4e:	6862      	ldr	r2, [r4, #4]
 8019e50:	4297      	cmp	r7, r2
 8019e52:	d3f5      	bcc.n	8019e40 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8019e54:	4005      	ands	r5, r0
 8019e56:	b2ed      	uxtb	r5, r5
 8019e58:	e78a      	b.n	8019d70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8019e5a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8019e5c:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8019e60:	4630      	mov	r0, r6
 8019e62:	f7fc ff29 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 8019e66:	4005      	ands	r5, r0
 8019e68:	4628      	mov	r0, r5
 8019e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e6e:	2500      	movs	r5, #0
 8019e70:	e77e      	b.n	8019d70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8019e72:	4028      	ands	r0, r5
 8019e74:	b2c5      	uxtb	r5, r0
 8019e76:	e77b      	b.n	8019d70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08019e78 <uxr_serialize_OBJK_Subscriber_Binary>:
 8019e78:	b570      	push	{r4, r5, r6, lr}
 8019e7a:	460d      	mov	r5, r1
 8019e7c:	7809      	ldrb	r1, [r1, #0]
 8019e7e:	4606      	mov	r6, r0
 8019e80:	f7f8 fe72 	bl	8012b68 <ucdr_serialize_bool>
 8019e84:	782b      	ldrb	r3, [r5, #0]
 8019e86:	4604      	mov	r4, r0
 8019e88:	b94b      	cbnz	r3, 8019e9e <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8019e8a:	7a29      	ldrb	r1, [r5, #8]
 8019e8c:	4630      	mov	r0, r6
 8019e8e:	f7f8 fe6b 	bl	8012b68 <ucdr_serialize_bool>
 8019e92:	7a2b      	ldrb	r3, [r5, #8]
 8019e94:	4004      	ands	r4, r0
 8019e96:	b2e4      	uxtb	r4, r4
 8019e98:	b943      	cbnz	r3, 8019eac <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8019e9a:	4620      	mov	r0, r4
 8019e9c:	bd70      	pop	{r4, r5, r6, pc}
 8019e9e:	6869      	ldr	r1, [r5, #4]
 8019ea0:	4630      	mov	r0, r6
 8019ea2:	f006 f8f3 	bl	802008c <ucdr_serialize_string>
 8019ea6:	4004      	ands	r4, r0
 8019ea8:	b2e4      	uxtb	r4, r4
 8019eaa:	e7ee      	b.n	8019e8a <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8019eac:	f105 010c 	add.w	r1, r5, #12
 8019eb0:	4630      	mov	r0, r6
 8019eb2:	f7ff ff53 	bl	8019d5c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8019eb6:	4004      	ands	r4, r0
 8019eb8:	4620      	mov	r0, r4
 8019eba:	bd70      	pop	{r4, r5, r6, pc}

08019ebc <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8019ebc:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8019ec0:	4688      	mov	r8, r1
 8019ec2:	4681      	mov	r9, r0
 8019ec4:	8809      	ldrh	r1, [r1, #0]
 8019ec6:	f7f8 fea9 	bl	8012c1c <ucdr_serialize_uint16_t>
 8019eca:	4606      	mov	r6, r0
 8019ecc:	f898 1002 	ldrb.w	r1, [r8, #2]
 8019ed0:	4648      	mov	r0, r9
 8019ed2:	f7f8 fe49 	bl	8012b68 <ucdr_serialize_bool>
 8019ed6:	f898 3002 	ldrb.w	r3, [r8, #2]
 8019eda:	4006      	ands	r6, r0
 8019edc:	b2f5      	uxtb	r5, r6
 8019ede:	b9eb      	cbnz	r3, 8019f1c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8019ee0:	f898 1006 	ldrb.w	r1, [r8, #6]
 8019ee4:	4648      	mov	r0, r9
 8019ee6:	f7f8 fe3f 	bl	8012b68 <ucdr_serialize_bool>
 8019eea:	f898 3006 	ldrb.w	r3, [r8, #6]
 8019eee:	4005      	ands	r5, r0
 8019ef0:	bb7b      	cbnz	r3, 8019f52 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8019ef2:	f898 100c 	ldrb.w	r1, [r8, #12]
 8019ef6:	4648      	mov	r0, r9
 8019ef8:	f7f8 fe36 	bl	8012b68 <ucdr_serialize_bool>
 8019efc:	f898 300c 	ldrb.w	r3, [r8, #12]
 8019f00:	4005      	ands	r5, r0
 8019f02:	b9f3      	cbnz	r3, 8019f42 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8019f04:	f898 1014 	ldrb.w	r1, [r8, #20]
 8019f08:	4648      	mov	r0, r9
 8019f0a:	f7f8 fe2d 	bl	8012b68 <ucdr_serialize_bool>
 8019f0e:	f898 3014 	ldrb.w	r3, [r8, #20]
 8019f12:	4005      	ands	r5, r0
 8019f14:	b94b      	cbnz	r3, 8019f2a <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8019f16:	4628      	mov	r0, r5
 8019f18:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8019f1c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8019f20:	4648      	mov	r0, r9
 8019f22:	f7f8 fe7b 	bl	8012c1c <ucdr_serialize_uint16_t>
 8019f26:	4005      	ands	r5, r0
 8019f28:	e7da      	b.n	8019ee0 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8019f2a:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8019f2e:	f108 011c 	add.w	r1, r8, #28
 8019f32:	4648      	mov	r0, r9
 8019f34:	f7fc fec0 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 8019f38:	4028      	ands	r0, r5
 8019f3a:	b2c5      	uxtb	r5, r0
 8019f3c:	4628      	mov	r0, r5
 8019f3e:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8019f42:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019f46:	4648      	mov	r0, r9
 8019f48:	f7f9 f852 	bl	8012ff0 <ucdr_serialize_uint32_t>
 8019f4c:	4028      	ands	r0, r5
 8019f4e:	b2c5      	uxtb	r5, r0
 8019f50:	e7d8      	b.n	8019f04 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8019f52:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8019f56:	4648      	mov	r0, r9
 8019f58:	f7f9 f84a 	bl	8012ff0 <ucdr_serialize_uint32_t>
 8019f5c:	4028      	ands	r0, r5
 8019f5e:	b2c5      	uxtb	r5, r0
 8019f60:	e7c7      	b.n	8019ef2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8019f62:	bf00      	nop

08019f64 <uxr_serialize_OBJK_DataReader_Binary>:
 8019f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019f66:	2202      	movs	r2, #2
 8019f68:	460c      	mov	r4, r1
 8019f6a:	4606      	mov	r6, r0
 8019f6c:	f005 ffc2 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 8019f70:	4605      	mov	r5, r0
 8019f72:	78a1      	ldrb	r1, [r4, #2]
 8019f74:	4630      	mov	r0, r6
 8019f76:	f7f8 fdf7 	bl	8012b68 <ucdr_serialize_bool>
 8019f7a:	78a3      	ldrb	r3, [r4, #2]
 8019f7c:	4005      	ands	r5, r0
 8019f7e:	b2ed      	uxtb	r5, r5
 8019f80:	b90b      	cbnz	r3, 8019f86 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8019f82:	4628      	mov	r0, r5
 8019f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019f86:	f104 0108 	add.w	r1, r4, #8
 8019f8a:	4630      	mov	r0, r6
 8019f8c:	f7ff ff96 	bl	8019ebc <uxr_serialize_OBJK_Endpoint_QosBinary>
 8019f90:	4607      	mov	r7, r0
 8019f92:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8019f96:	4630      	mov	r0, r6
 8019f98:	f7f8 fde6 	bl	8012b68 <ucdr_serialize_bool>
 8019f9c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8019fa0:	4038      	ands	r0, r7
 8019fa2:	b2c7      	uxtb	r7, r0
 8019fa4:	b95b      	cbnz	r3, 8019fbe <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8019fa6:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8019faa:	4630      	mov	r0, r6
 8019fac:	f7f8 fddc 	bl	8012b68 <ucdr_serialize_bool>
 8019fb0:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8019fb4:	4007      	ands	r7, r0
 8019fb6:	b94b      	cbnz	r3, 8019fcc <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8019fb8:	403d      	ands	r5, r7
 8019fba:	4628      	mov	r0, r5
 8019fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019fbe:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8019fc2:	4630      	mov	r0, r6
 8019fc4:	f7f9 fa6a 	bl	801349c <ucdr_serialize_uint64_t>
 8019fc8:	4007      	ands	r7, r0
 8019fca:	e7ec      	b.n	8019fa6 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8019fcc:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8019fce:	4630      	mov	r0, r6
 8019fd0:	f006 f85c 	bl	802008c <ucdr_serialize_string>
 8019fd4:	4007      	ands	r7, r0
 8019fd6:	b2ff      	uxtb	r7, r7
 8019fd8:	e7ee      	b.n	8019fb8 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8019fda:	bf00      	nop

08019fdc <uxr_serialize_OBJK_DataWriter_Binary>:
 8019fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019fde:	2202      	movs	r2, #2
 8019fe0:	460d      	mov	r5, r1
 8019fe2:	4606      	mov	r6, r0
 8019fe4:	f005 ff86 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 8019fe8:	4604      	mov	r4, r0
 8019fea:	78a9      	ldrb	r1, [r5, #2]
 8019fec:	4630      	mov	r0, r6
 8019fee:	f7f8 fdbb 	bl	8012b68 <ucdr_serialize_bool>
 8019ff2:	78ab      	ldrb	r3, [r5, #2]
 8019ff4:	4004      	ands	r4, r0
 8019ff6:	b2e4      	uxtb	r4, r4
 8019ff8:	b90b      	cbnz	r3, 8019ffe <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8019ffa:	4620      	mov	r0, r4
 8019ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019ffe:	f105 0108 	add.w	r1, r5, #8
 801a002:	4630      	mov	r0, r6
 801a004:	f7ff ff5a 	bl	8019ebc <uxr_serialize_OBJK_Endpoint_QosBinary>
 801a008:	4607      	mov	r7, r0
 801a00a:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 801a00e:	4630      	mov	r0, r6
 801a010:	f7f8 fdaa 	bl	8012b68 <ucdr_serialize_bool>
 801a014:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801a018:	4038      	ands	r0, r7
 801a01a:	b2c7      	uxtb	r7, r0
 801a01c:	b913      	cbnz	r3, 801a024 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801a01e:	403c      	ands	r4, r7
 801a020:	4620      	mov	r0, r4
 801a022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a024:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801a028:	4630      	mov	r0, r6
 801a02a:	f7f9 fa37 	bl	801349c <ucdr_serialize_uint64_t>
 801a02e:	4007      	ands	r7, r0
 801a030:	e7f5      	b.n	801a01e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 801a032:	bf00      	nop

0801a034 <uxr_serialize_OBJK_Replier_Binary>:
 801a034:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 801a038:	460f      	mov	r7, r1
 801a03a:	4680      	mov	r8, r0
 801a03c:	6809      	ldr	r1, [r1, #0]
 801a03e:	f006 f825 	bl	802008c <ucdr_serialize_string>
 801a042:	4605      	mov	r5, r0
 801a044:	6879      	ldr	r1, [r7, #4]
 801a046:	4640      	mov	r0, r8
 801a048:	f006 f820 	bl	802008c <ucdr_serialize_string>
 801a04c:	4005      	ands	r5, r0
 801a04e:	68b9      	ldr	r1, [r7, #8]
 801a050:	4640      	mov	r0, r8
 801a052:	b2ec      	uxtb	r4, r5
 801a054:	f006 f81a 	bl	802008c <ucdr_serialize_string>
 801a058:	7b39      	ldrb	r1, [r7, #12]
 801a05a:	4004      	ands	r4, r0
 801a05c:	4640      	mov	r0, r8
 801a05e:	f7f8 fd83 	bl	8012b68 <ucdr_serialize_bool>
 801a062:	7b3b      	ldrb	r3, [r7, #12]
 801a064:	4004      	ands	r4, r0
 801a066:	b94b      	cbnz	r3, 801a07c <uxr_serialize_OBJK_Replier_Binary+0x48>
 801a068:	7d39      	ldrb	r1, [r7, #20]
 801a06a:	4640      	mov	r0, r8
 801a06c:	f7f8 fd7c 	bl	8012b68 <ucdr_serialize_bool>
 801a070:	7d3b      	ldrb	r3, [r7, #20]
 801a072:	4004      	ands	r4, r0
 801a074:	b943      	cbnz	r3, 801a088 <uxr_serialize_OBJK_Replier_Binary+0x54>
 801a076:	4620      	mov	r0, r4
 801a078:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801a07c:	6939      	ldr	r1, [r7, #16]
 801a07e:	4640      	mov	r0, r8
 801a080:	f006 f804 	bl	802008c <ucdr_serialize_string>
 801a084:	4004      	ands	r4, r0
 801a086:	e7ef      	b.n	801a068 <uxr_serialize_OBJK_Replier_Binary+0x34>
 801a088:	69b9      	ldr	r1, [r7, #24]
 801a08a:	4640      	mov	r0, r8
 801a08c:	f005 fffe 	bl	802008c <ucdr_serialize_string>
 801a090:	4004      	ands	r4, r0
 801a092:	b2e4      	uxtb	r4, r4
 801a094:	4620      	mov	r0, r4
 801a096:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801a09a:	bf00      	nop

0801a09c <uxr_deserialize_ObjectVariant>:
 801a09c:	b570      	push	{r4, r5, r6, lr}
 801a09e:	4605      	mov	r5, r0
 801a0a0:	460e      	mov	r6, r1
 801a0a2:	f7f8 fda5 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a0a6:	b168      	cbz	r0, 801a0c4 <uxr_deserialize_ObjectVariant+0x28>
 801a0a8:	7833      	ldrb	r3, [r6, #0]
 801a0aa:	4604      	mov	r4, r0
 801a0ac:	3b01      	subs	r3, #1
 801a0ae:	2b0d      	cmp	r3, #13
 801a0b0:	d809      	bhi.n	801a0c6 <uxr_deserialize_ObjectVariant+0x2a>
 801a0b2:	e8df f003 	tbb	[pc, r3]
 801a0b6:	0a41      	.short	0x0a41
 801a0b8:	0a0a2323 	.word	0x0a0a2323
 801a0bc:	10080a0a 	.word	0x10080a0a
 801a0c0:	565c1010 	.word	0x565c1010
 801a0c4:	2400      	movs	r4, #0
 801a0c6:	4620      	mov	r0, r4
 801a0c8:	bd70      	pop	{r4, r5, r6, pc}
 801a0ca:	1d31      	adds	r1, r6, #4
 801a0cc:	4628      	mov	r0, r5
 801a0ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a0d2:	f7ff bd21 	b.w	8019b18 <uxr_deserialize_DATAWRITER_Representation>
 801a0d6:	1d31      	adds	r1, r6, #4
 801a0d8:	4628      	mov	r0, r5
 801a0da:	f7f8 fd89 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a0de:	2800      	cmp	r0, #0
 801a0e0:	d0f0      	beq.n	801a0c4 <uxr_deserialize_ObjectVariant+0x28>
 801a0e2:	7933      	ldrb	r3, [r6, #4]
 801a0e4:	2b01      	cmp	r3, #1
 801a0e6:	d001      	beq.n	801a0ec <uxr_deserialize_ObjectVariant+0x50>
 801a0e8:	2b02      	cmp	r3, #2
 801a0ea:	d1ec      	bne.n	801a0c6 <uxr_deserialize_ObjectVariant+0x2a>
 801a0ec:	68b1      	ldr	r1, [r6, #8]
 801a0ee:	4628      	mov	r0, r5
 801a0f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a0f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a0f8:	f005 bfd8 	b.w	80200ac <ucdr_deserialize_string>
 801a0fc:	1d31      	adds	r1, r6, #4
 801a0fe:	4628      	mov	r0, r5
 801a100:	f7f8 fd76 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a104:	4604      	mov	r4, r0
 801a106:	b170      	cbz	r0, 801a126 <uxr_deserialize_ObjectVariant+0x8a>
 801a108:	7933      	ldrb	r3, [r6, #4]
 801a10a:	2b02      	cmp	r3, #2
 801a10c:	d04c      	beq.n	801a1a8 <uxr_deserialize_ObjectVariant+0x10c>
 801a10e:	2b03      	cmp	r3, #3
 801a110:	d109      	bne.n	801a126 <uxr_deserialize_ObjectVariant+0x8a>
 801a112:	f106 0308 	add.w	r3, r6, #8
 801a116:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a11a:	f106 010c 	add.w	r1, r6, #12
 801a11e:	4628      	mov	r0, r5
 801a120:	f7fc fddc 	bl	8016cdc <ucdr_deserialize_sequence_uint8_t>
 801a124:	4604      	mov	r4, r0
 801a126:	2202      	movs	r2, #2
 801a128:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 801a12c:	4628      	mov	r0, r5
 801a12e:	f005 ff45 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a132:	4020      	ands	r0, r4
 801a134:	b2c4      	uxtb	r4, r0
 801a136:	e7c6      	b.n	801a0c6 <uxr_deserialize_ObjectVariant+0x2a>
 801a138:	1d31      	adds	r1, r6, #4
 801a13a:	4628      	mov	r0, r5
 801a13c:	f7f8 fd58 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a140:	4604      	mov	r4, r0
 801a142:	b130      	cbz	r0, 801a152 <uxr_deserialize_ObjectVariant+0xb6>
 801a144:	7933      	ldrb	r3, [r6, #4]
 801a146:	2b02      	cmp	r3, #2
 801a148:	d036      	beq.n	801a1b8 <uxr_deserialize_ObjectVariant+0x11c>
 801a14a:	2b03      	cmp	r3, #3
 801a14c:	d03c      	beq.n	801a1c8 <uxr_deserialize_ObjectVariant+0x12c>
 801a14e:	2b01      	cmp	r3, #1
 801a150:	d032      	beq.n	801a1b8 <uxr_deserialize_ObjectVariant+0x11c>
 801a152:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 801a156:	4628      	mov	r0, r5
 801a158:	f7f9 faf0 	bl	801373c <ucdr_deserialize_int16_t>
 801a15c:	4020      	ands	r0, r4
 801a15e:	b2c4      	uxtb	r4, r0
 801a160:	e7b1      	b.n	801a0c6 <uxr_deserialize_ObjectVariant+0x2a>
 801a162:	1d31      	adds	r1, r6, #4
 801a164:	4628      	mov	r0, r5
 801a166:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a16a:	f7ff bb8b 	b.w	8019884 <uxr_deserialize_CLIENT_Representation>
 801a16e:	2204      	movs	r2, #4
 801a170:	4628      	mov	r0, r5
 801a172:	18b1      	adds	r1, r6, r2
 801a174:	f005 ff22 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a178:	4604      	mov	r4, r0
 801a17a:	2202      	movs	r2, #2
 801a17c:	f106 0108 	add.w	r1, r6, #8
 801a180:	4628      	mov	r0, r5
 801a182:	f005 ff1b 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a186:	4004      	ands	r4, r0
 801a188:	2202      	movs	r2, #2
 801a18a:	f106 010a 	add.w	r1, r6, #10
 801a18e:	4628      	mov	r0, r5
 801a190:	b2e4      	uxtb	r4, r4
 801a192:	f005 ff13 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a196:	4603      	mov	r3, r0
 801a198:	f106 010c 	add.w	r1, r6, #12
 801a19c:	4628      	mov	r0, r5
 801a19e:	401c      	ands	r4, r3
 801a1a0:	f7f8 fcf8 	bl	8012b94 <ucdr_deserialize_bool>
 801a1a4:	4004      	ands	r4, r0
 801a1a6:	e78e      	b.n	801a0c6 <uxr_deserialize_ObjectVariant+0x2a>
 801a1a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a1ac:	68b1      	ldr	r1, [r6, #8]
 801a1ae:	4628      	mov	r0, r5
 801a1b0:	f005 ff7c 	bl	80200ac <ucdr_deserialize_string>
 801a1b4:	4604      	mov	r4, r0
 801a1b6:	e7b6      	b.n	801a126 <uxr_deserialize_ObjectVariant+0x8a>
 801a1b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a1bc:	68b1      	ldr	r1, [r6, #8]
 801a1be:	4628      	mov	r0, r5
 801a1c0:	f005 ff74 	bl	80200ac <ucdr_deserialize_string>
 801a1c4:	4604      	mov	r4, r0
 801a1c6:	e7c4      	b.n	801a152 <uxr_deserialize_ObjectVariant+0xb6>
 801a1c8:	f106 0308 	add.w	r3, r6, #8
 801a1cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a1d0:	f106 010c 	add.w	r1, r6, #12
 801a1d4:	4628      	mov	r0, r5
 801a1d6:	f7fc fd81 	bl	8016cdc <ucdr_deserialize_sequence_uint8_t>
 801a1da:	4604      	mov	r4, r0
 801a1dc:	e7b9      	b.n	801a152 <uxr_deserialize_ObjectVariant+0xb6>
 801a1de:	bf00      	nop

0801a1e0 <uxr_deserialize_BaseObjectRequest>:
 801a1e0:	b570      	push	{r4, r5, r6, lr}
 801a1e2:	2202      	movs	r2, #2
 801a1e4:	4605      	mov	r5, r0
 801a1e6:	460e      	mov	r6, r1
 801a1e8:	f005 fee8 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a1ec:	2202      	movs	r2, #2
 801a1ee:	4604      	mov	r4, r0
 801a1f0:	4628      	mov	r0, r5
 801a1f2:	18b1      	adds	r1, r6, r2
 801a1f4:	f005 fee2 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a1f8:	4020      	ands	r0, r4
 801a1fa:	b2c0      	uxtb	r0, r0
 801a1fc:	bd70      	pop	{r4, r5, r6, pc}
 801a1fe:	bf00      	nop

0801a200 <uxr_serialize_ActivityInfoVariant>:
 801a200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a204:	460e      	mov	r6, r1
 801a206:	7809      	ldrb	r1, [r1, #0]
 801a208:	4680      	mov	r8, r0
 801a20a:	f7f8 fcdb 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a20e:	4607      	mov	r7, r0
 801a210:	b138      	cbz	r0, 801a222 <uxr_serialize_ActivityInfoVariant+0x22>
 801a212:	7833      	ldrb	r3, [r6, #0]
 801a214:	2b06      	cmp	r3, #6
 801a216:	f000 8081 	beq.w	801a31c <uxr_serialize_ActivityInfoVariant+0x11c>
 801a21a:	2b0d      	cmp	r3, #13
 801a21c:	d014      	beq.n	801a248 <uxr_serialize_ActivityInfoVariant+0x48>
 801a21e:	2b05      	cmp	r3, #5
 801a220:	d002      	beq.n	801a228 <uxr_serialize_ActivityInfoVariant+0x28>
 801a222:	4638      	mov	r0, r7
 801a224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a228:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a22c:	4640      	mov	r0, r8
 801a22e:	f7f9 fa05 	bl	801363c <ucdr_serialize_int16_t>
 801a232:	4607      	mov	r7, r0
 801a234:	4640      	mov	r0, r8
 801a236:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 801a23a:	f7f9 f92f 	bl	801349c <ucdr_serialize_uint64_t>
 801a23e:	4038      	ands	r0, r7
 801a240:	b2c7      	uxtb	r7, r0
 801a242:	4638      	mov	r0, r7
 801a244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a248:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a24c:	4640      	mov	r0, r8
 801a24e:	f7f9 f9f5 	bl	801363c <ucdr_serialize_int16_t>
 801a252:	68f1      	ldr	r1, [r6, #12]
 801a254:	4607      	mov	r7, r0
 801a256:	4640      	mov	r0, r8
 801a258:	f7f8 feca 	bl	8012ff0 <ucdr_serialize_uint32_t>
 801a25c:	68f3      	ldr	r3, [r6, #12]
 801a25e:	2b00      	cmp	r3, #0
 801a260:	d0ed      	beq.n	801a23e <uxr_serialize_ActivityInfoVariant+0x3e>
 801a262:	b318      	cbz	r0, 801a2ac <uxr_serialize_ActivityInfoVariant+0xac>
 801a264:	f106 090c 	add.w	r9, r6, #12
 801a268:	2400      	movs	r4, #0
 801a26a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 801a26e:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 801a272:	7c29      	ldrb	r1, [r5, #16]
 801a274:	4640      	mov	r0, r8
 801a276:	f7f8 fca5 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a27a:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 801a27e:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 801a282:	2800      	cmp	r0, #0
 801a284:	d051      	beq.n	801a32a <uxr_serialize_ActivityInfoVariant+0x12a>
 801a286:	7c2b      	ldrb	r3, [r5, #16]
 801a288:	00c9      	lsls	r1, r1, #3
 801a28a:	2b03      	cmp	r3, #3
 801a28c:	d854      	bhi.n	801a338 <uxr_serialize_ActivityInfoVariant+0x138>
 801a28e:	e8df f003 	tbb	[pc, r3]
 801a292:	2133      	.short	0x2133
 801a294:	020f      	.short	0x020f
 801a296:	4449      	add	r1, r9
 801a298:	4640      	mov	r0, r8
 801a29a:	6889      	ldr	r1, [r1, #8]
 801a29c:	f005 fef6 	bl	802008c <ucdr_serialize_string>
 801a2a0:	3401      	adds	r4, #1
 801a2a2:	68f2      	ldr	r2, [r6, #12]
 801a2a4:	4294      	cmp	r4, r2
 801a2a6:	d244      	bcs.n	801a332 <uxr_serialize_ActivityInfoVariant+0x132>
 801a2a8:	2800      	cmp	r0, #0
 801a2aa:	d1de      	bne.n	801a26a <uxr_serialize_ActivityInfoVariant+0x6a>
 801a2ac:	2700      	movs	r7, #0
 801a2ae:	e7b8      	b.n	801a222 <uxr_serialize_ActivityInfoVariant+0x22>
 801a2b0:	3108      	adds	r1, #8
 801a2b2:	44a2      	add	sl, r4
 801a2b4:	2210      	movs	r2, #16
 801a2b6:	4640      	mov	r0, r8
 801a2b8:	4449      	add	r1, r9
 801a2ba:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801a2be:	f005 fe19 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a2c2:	4605      	mov	r5, r0
 801a2c4:	f8da 1024 	ldr.w	r1, [sl, #36]	@ 0x24
 801a2c8:	4640      	mov	r0, r8
 801a2ca:	f7f8 fe91 	bl	8012ff0 <ucdr_serialize_uint32_t>
 801a2ce:	4028      	ands	r0, r5
 801a2d0:	b2c0      	uxtb	r0, r0
 801a2d2:	e7e5      	b.n	801a2a0 <uxr_serialize_ActivityInfoVariant+0xa0>
 801a2d4:	3108      	adds	r1, #8
 801a2d6:	44a2      	add	sl, r4
 801a2d8:	2204      	movs	r2, #4
 801a2da:	4640      	mov	r0, r8
 801a2dc:	4449      	add	r1, r9
 801a2de:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801a2e2:	f005 fe07 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a2e6:	4605      	mov	r5, r0
 801a2e8:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 801a2ec:	4640      	mov	r0, r8
 801a2ee:	f7f8 fc95 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a2f2:	4028      	ands	r0, r5
 801a2f4:	b2c0      	uxtb	r0, r0
 801a2f6:	e7d3      	b.n	801a2a0 <uxr_serialize_ActivityInfoVariant+0xa0>
 801a2f8:	3108      	adds	r1, #8
 801a2fa:	44a2      	add	sl, r4
 801a2fc:	2202      	movs	r2, #2
 801a2fe:	4640      	mov	r0, r8
 801a300:	4449      	add	r1, r9
 801a302:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801a306:	f005 fdf5 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a30a:	4605      	mov	r5, r0
 801a30c:	f89a 1016 	ldrb.w	r1, [sl, #22]
 801a310:	4640      	mov	r0, r8
 801a312:	f7f8 fc57 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a316:	4028      	ands	r0, r5
 801a318:	b2c0      	uxtb	r0, r0
 801a31a:	e7c1      	b.n	801a2a0 <uxr_serialize_ActivityInfoVariant+0xa0>
 801a31c:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a320:	4640      	mov	r0, r8
 801a322:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a326:	f7f9 b989 	b.w	801363c <ucdr_serialize_int16_t>
 801a32a:	3401      	adds	r4, #1
 801a32c:	68f2      	ldr	r2, [r6, #12]
 801a32e:	42a2      	cmp	r2, r4
 801a330:	d8bc      	bhi.n	801a2ac <uxr_serialize_ActivityInfoVariant+0xac>
 801a332:	4007      	ands	r7, r0
 801a334:	b2ff      	uxtb	r7, r7
 801a336:	e774      	b.n	801a222 <uxr_serialize_ActivityInfoVariant+0x22>
 801a338:	3401      	adds	r4, #1
 801a33a:	68f3      	ldr	r3, [r6, #12]
 801a33c:	3518      	adds	r5, #24
 801a33e:	429c      	cmp	r4, r3
 801a340:	d397      	bcc.n	801a272 <uxr_serialize_ActivityInfoVariant+0x72>
 801a342:	e76e      	b.n	801a222 <uxr_serialize_ActivityInfoVariant+0x22>

0801a344 <uxr_deserialize_BaseObjectReply>:
 801a344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a348:	2202      	movs	r2, #2
 801a34a:	4606      	mov	r6, r0
 801a34c:	460f      	mov	r7, r1
 801a34e:	f005 fe35 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a352:	2202      	movs	r2, #2
 801a354:	4605      	mov	r5, r0
 801a356:	4630      	mov	r0, r6
 801a358:	18b9      	adds	r1, r7, r2
 801a35a:	f005 fe2f 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a35e:	4680      	mov	r8, r0
 801a360:	1d39      	adds	r1, r7, #4
 801a362:	4630      	mov	r0, r6
 801a364:	f7f8 fc44 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a368:	ea05 0508 	and.w	r5, r5, r8
 801a36c:	4604      	mov	r4, r0
 801a36e:	1d79      	adds	r1, r7, #5
 801a370:	4630      	mov	r0, r6
 801a372:	402c      	ands	r4, r5
 801a374:	f7f8 fc3c 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a378:	4020      	ands	r0, r4
 801a37a:	b2c0      	uxtb	r0, r0
 801a37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a380 <uxr_serialize_ReadSpecification>:
 801a380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a382:	460e      	mov	r6, r1
 801a384:	4607      	mov	r7, r0
 801a386:	7809      	ldrb	r1, [r1, #0]
 801a388:	f7f8 fc1c 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a38c:	4604      	mov	r4, r0
 801a38e:	7871      	ldrb	r1, [r6, #1]
 801a390:	4638      	mov	r0, r7
 801a392:	f7f8 fc17 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a396:	4004      	ands	r4, r0
 801a398:	78b1      	ldrb	r1, [r6, #2]
 801a39a:	4638      	mov	r0, r7
 801a39c:	f7f8 fbe4 	bl	8012b68 <ucdr_serialize_bool>
 801a3a0:	78b3      	ldrb	r3, [r6, #2]
 801a3a2:	b2e4      	uxtb	r4, r4
 801a3a4:	4004      	ands	r4, r0
 801a3a6:	b943      	cbnz	r3, 801a3ba <uxr_serialize_ReadSpecification+0x3a>
 801a3a8:	7a31      	ldrb	r1, [r6, #8]
 801a3aa:	4638      	mov	r0, r7
 801a3ac:	f7f8 fbdc 	bl	8012b68 <ucdr_serialize_bool>
 801a3b0:	7a33      	ldrb	r3, [r6, #8]
 801a3b2:	4004      	ands	r4, r0
 801a3b4:	b93b      	cbnz	r3, 801a3c6 <uxr_serialize_ReadSpecification+0x46>
 801a3b6:	4620      	mov	r0, r4
 801a3b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a3ba:	6871      	ldr	r1, [r6, #4]
 801a3bc:	4638      	mov	r0, r7
 801a3be:	f005 fe65 	bl	802008c <ucdr_serialize_string>
 801a3c2:	4004      	ands	r4, r0
 801a3c4:	e7f0      	b.n	801a3a8 <uxr_serialize_ReadSpecification+0x28>
 801a3c6:	8971      	ldrh	r1, [r6, #10]
 801a3c8:	4638      	mov	r0, r7
 801a3ca:	f7f8 fc27 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a3ce:	4605      	mov	r5, r0
 801a3d0:	89b1      	ldrh	r1, [r6, #12]
 801a3d2:	4638      	mov	r0, r7
 801a3d4:	f7f8 fc22 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a3d8:	4005      	ands	r5, r0
 801a3da:	89f1      	ldrh	r1, [r6, #14]
 801a3dc:	4638      	mov	r0, r7
 801a3de:	b2ed      	uxtb	r5, r5
 801a3e0:	f7f8 fc1c 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a3e4:	8a31      	ldrh	r1, [r6, #16]
 801a3e6:	4025      	ands	r5, r4
 801a3e8:	4604      	mov	r4, r0
 801a3ea:	4638      	mov	r0, r7
 801a3ec:	4025      	ands	r5, r4
 801a3ee:	f7f8 fc15 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a3f2:	ea00 0405 	and.w	r4, r0, r5
 801a3f6:	4620      	mov	r0, r4
 801a3f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a3fa:	bf00      	nop

0801a3fc <uxr_serialize_CREATE_CLIENT_Payload>:
 801a3fc:	f7ff b9ea 	b.w	80197d4 <uxr_serialize_CLIENT_Representation>

0801a400 <uxr_serialize_CREATE_Payload>:
 801a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a402:	2202      	movs	r2, #2
 801a404:	4607      	mov	r7, r0
 801a406:	460e      	mov	r6, r1
 801a408:	f005 fd74 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a40c:	2202      	movs	r2, #2
 801a40e:	4605      	mov	r5, r0
 801a410:	4638      	mov	r0, r7
 801a412:	18b1      	adds	r1, r6, r2
 801a414:	f005 fd6e 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a418:	7931      	ldrb	r1, [r6, #4]
 801a41a:	4604      	mov	r4, r0
 801a41c:	4638      	mov	r0, r7
 801a41e:	f7f8 fbd1 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a422:	b170      	cbz	r0, 801a442 <uxr_serialize_CREATE_Payload+0x42>
 801a424:	7933      	ldrb	r3, [r6, #4]
 801a426:	402c      	ands	r4, r5
 801a428:	3b01      	subs	r3, #1
 801a42a:	b2e4      	uxtb	r4, r4
 801a42c:	2b0d      	cmp	r3, #13
 801a42e:	d809      	bhi.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a430:	e8df f003 	tbb	[pc, r3]
 801a434:	23230a4c 	.word	0x23230a4c
 801a438:	0a0a0a0a 	.word	0x0a0a0a0a
 801a43c:	12121208 	.word	0x12121208
 801a440:	3e45      	.short	0x3e45
 801a442:	2400      	movs	r4, #0
 801a444:	4620      	mov	r0, r4
 801a446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a448:	f106 0108 	add.w	r1, r6, #8
 801a44c:	4638      	mov	r0, r7
 801a44e:	f7ff fac7 	bl	80199e0 <uxr_serialize_DATAWRITER_Representation>
 801a452:	4004      	ands	r4, r0
 801a454:	4620      	mov	r0, r4
 801a456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a458:	7a31      	ldrb	r1, [r6, #8]
 801a45a:	4638      	mov	r0, r7
 801a45c:	f7f8 fbb2 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a460:	2800      	cmp	r0, #0
 801a462:	d0ee      	beq.n	801a442 <uxr_serialize_CREATE_Payload+0x42>
 801a464:	7a33      	ldrb	r3, [r6, #8]
 801a466:	2b01      	cmp	r3, #1
 801a468:	d001      	beq.n	801a46e <uxr_serialize_CREATE_Payload+0x6e>
 801a46a:	2b02      	cmp	r3, #2
 801a46c:	d1ea      	bne.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a46e:	68f1      	ldr	r1, [r6, #12]
 801a470:	4638      	mov	r0, r7
 801a472:	f005 fe0b 	bl	802008c <ucdr_serialize_string>
 801a476:	4004      	ands	r4, r0
 801a478:	e7e4      	b.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a47a:	7a31      	ldrb	r1, [r6, #8]
 801a47c:	4638      	mov	r0, r7
 801a47e:	f7f8 fba1 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a482:	4605      	mov	r5, r0
 801a484:	b158      	cbz	r0, 801a49e <uxr_serialize_CREATE_Payload+0x9e>
 801a486:	7a33      	ldrb	r3, [r6, #8]
 801a488:	2b02      	cmp	r3, #2
 801a48a:	d034      	beq.n	801a4f6 <uxr_serialize_CREATE_Payload+0xf6>
 801a48c:	2b03      	cmp	r3, #3
 801a48e:	d106      	bne.n	801a49e <uxr_serialize_CREATE_Payload+0x9e>
 801a490:	68f2      	ldr	r2, [r6, #12]
 801a492:	f106 0110 	add.w	r1, r6, #16
 801a496:	4638      	mov	r0, r7
 801a498:	f7fc fc0e 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 801a49c:	4605      	mov	r5, r0
 801a49e:	2202      	movs	r2, #2
 801a4a0:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 801a4a4:	4638      	mov	r0, r7
 801a4a6:	f005 fd25 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a4aa:	4028      	ands	r0, r5
 801a4ac:	4004      	ands	r4, r0
 801a4ae:	e7c9      	b.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a4b0:	f106 0108 	add.w	r1, r6, #8
 801a4b4:	4638      	mov	r0, r7
 801a4b6:	f7ff f98d 	bl	80197d4 <uxr_serialize_CLIENT_Representation>
 801a4ba:	4004      	ands	r4, r0
 801a4bc:	e7c2      	b.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a4be:	f106 0108 	add.w	r1, r6, #8
 801a4c2:	4638      	mov	r0, r7
 801a4c4:	f7ff fa42 	bl	801994c <uxr_serialize_AGENT_Representation>
 801a4c8:	4004      	ands	r4, r0
 801a4ca:	e7bb      	b.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a4cc:	7a31      	ldrb	r1, [r6, #8]
 801a4ce:	4638      	mov	r0, r7
 801a4d0:	f7f8 fb78 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a4d4:	4605      	mov	r5, r0
 801a4d6:	b130      	cbz	r0, 801a4e6 <uxr_serialize_CREATE_Payload+0xe6>
 801a4d8:	7a33      	ldrb	r3, [r6, #8]
 801a4da:	2b02      	cmp	r3, #2
 801a4dc:	d011      	beq.n	801a502 <uxr_serialize_CREATE_Payload+0x102>
 801a4de:	2b03      	cmp	r3, #3
 801a4e0:	d015      	beq.n	801a50e <uxr_serialize_CREATE_Payload+0x10e>
 801a4e2:	2b01      	cmp	r3, #1
 801a4e4:	d00d      	beq.n	801a502 <uxr_serialize_CREATE_Payload+0x102>
 801a4e6:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 801a4ea:	4638      	mov	r0, r7
 801a4ec:	f7f9 f8a6 	bl	801363c <ucdr_serialize_int16_t>
 801a4f0:	4028      	ands	r0, r5
 801a4f2:	4004      	ands	r4, r0
 801a4f4:	e7a6      	b.n	801a444 <uxr_serialize_CREATE_Payload+0x44>
 801a4f6:	68f1      	ldr	r1, [r6, #12]
 801a4f8:	4638      	mov	r0, r7
 801a4fa:	f005 fdc7 	bl	802008c <ucdr_serialize_string>
 801a4fe:	4605      	mov	r5, r0
 801a500:	e7cd      	b.n	801a49e <uxr_serialize_CREATE_Payload+0x9e>
 801a502:	68f1      	ldr	r1, [r6, #12]
 801a504:	4638      	mov	r0, r7
 801a506:	f005 fdc1 	bl	802008c <ucdr_serialize_string>
 801a50a:	4605      	mov	r5, r0
 801a50c:	e7eb      	b.n	801a4e6 <uxr_serialize_CREATE_Payload+0xe6>
 801a50e:	68f2      	ldr	r2, [r6, #12]
 801a510:	f106 0110 	add.w	r1, r6, #16
 801a514:	4638      	mov	r0, r7
 801a516:	f7fc fbcf 	bl	8016cb8 <ucdr_serialize_sequence_uint8_t>
 801a51a:	4605      	mov	r5, r0
 801a51c:	e7e3      	b.n	801a4e6 <uxr_serialize_CREATE_Payload+0xe6>
 801a51e:	bf00      	nop

0801a520 <uxr_serialize_GET_INFO_Payload>:
 801a520:	b570      	push	{r4, r5, r6, lr}
 801a522:	2202      	movs	r2, #2
 801a524:	4605      	mov	r5, r0
 801a526:	460e      	mov	r6, r1
 801a528:	f005 fce4 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a52c:	2202      	movs	r2, #2
 801a52e:	4604      	mov	r4, r0
 801a530:	4628      	mov	r0, r5
 801a532:	18b1      	adds	r1, r6, r2
 801a534:	f005 fcde 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a538:	4603      	mov	r3, r0
 801a53a:	6871      	ldr	r1, [r6, #4]
 801a53c:	4628      	mov	r0, r5
 801a53e:	401c      	ands	r4, r3
 801a540:	f7f8 fd56 	bl	8012ff0 <ucdr_serialize_uint32_t>
 801a544:	b2e4      	uxtb	r4, r4
 801a546:	4020      	ands	r0, r4
 801a548:	bd70      	pop	{r4, r5, r6, pc}
 801a54a:	bf00      	nop

0801a54c <uxr_deserialize_GET_INFO_Payload>:
 801a54c:	b570      	push	{r4, r5, r6, lr}
 801a54e:	2202      	movs	r2, #2
 801a550:	4605      	mov	r5, r0
 801a552:	460e      	mov	r6, r1
 801a554:	f005 fd32 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a558:	2202      	movs	r2, #2
 801a55a:	4604      	mov	r4, r0
 801a55c:	4628      	mov	r0, r5
 801a55e:	18b1      	adds	r1, r6, r2
 801a560:	f005 fd2c 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a564:	4603      	mov	r3, r0
 801a566:	1d31      	adds	r1, r6, #4
 801a568:	4628      	mov	r0, r5
 801a56a:	401c      	ands	r4, r3
 801a56c:	f7f8 fe70 	bl	8013250 <ucdr_deserialize_uint32_t>
 801a570:	b2e4      	uxtb	r4, r4
 801a572:	4020      	ands	r0, r4
 801a574:	bd70      	pop	{r4, r5, r6, pc}
 801a576:	bf00      	nop

0801a578 <uxr_serialize_DELETE_Payload>:
 801a578:	b570      	push	{r4, r5, r6, lr}
 801a57a:	2202      	movs	r2, #2
 801a57c:	4605      	mov	r5, r0
 801a57e:	460e      	mov	r6, r1
 801a580:	f005 fcb8 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a584:	2202      	movs	r2, #2
 801a586:	4604      	mov	r4, r0
 801a588:	4628      	mov	r0, r5
 801a58a:	18b1      	adds	r1, r6, r2
 801a58c:	f005 fcb2 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a590:	4020      	ands	r0, r4
 801a592:	b2c0      	uxtb	r0, r0
 801a594:	bd70      	pop	{r4, r5, r6, pc}
 801a596:	bf00      	nop

0801a598 <uxr_deserialize_STATUS_AGENT_Payload>:
 801a598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a59c:	460e      	mov	r6, r1
 801a59e:	4605      	mov	r5, r0
 801a5a0:	f7f8 fb26 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a5a4:	4604      	mov	r4, r0
 801a5a6:	1c71      	adds	r1, r6, #1
 801a5a8:	4628      	mov	r0, r5
 801a5aa:	f7f8 fb21 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a5ae:	2204      	movs	r2, #4
 801a5b0:	4681      	mov	r9, r0
 801a5b2:	4628      	mov	r0, r5
 801a5b4:	18b1      	adds	r1, r6, r2
 801a5b6:	f005 fd01 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a5ba:	f106 0108 	add.w	r1, r6, #8
 801a5be:	4680      	mov	r8, r0
 801a5c0:	2202      	movs	r2, #2
 801a5c2:	4628      	mov	r0, r5
 801a5c4:	f005 fcfa 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a5c8:	ea04 0309 	and.w	r3, r4, r9
 801a5cc:	4607      	mov	r7, r0
 801a5ce:	2202      	movs	r2, #2
 801a5d0:	b2db      	uxtb	r3, r3
 801a5d2:	f106 010a 	add.w	r1, r6, #10
 801a5d6:	4628      	mov	r0, r5
 801a5d8:	ea03 0408 	and.w	r4, r3, r8
 801a5dc:	f005 fcee 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a5e0:	4603      	mov	r3, r0
 801a5e2:	4628      	mov	r0, r5
 801a5e4:	403c      	ands	r4, r7
 801a5e6:	f106 010c 	add.w	r1, r6, #12
 801a5ea:	461d      	mov	r5, r3
 801a5ec:	f7f8 fad2 	bl	8012b94 <ucdr_deserialize_bool>
 801a5f0:	4025      	ands	r5, r4
 801a5f2:	4028      	ands	r0, r5
 801a5f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801a5f8 <uxr_deserialize_STATUS_Payload>:
 801a5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5fc:	2202      	movs	r2, #2
 801a5fe:	4606      	mov	r6, r0
 801a600:	460f      	mov	r7, r1
 801a602:	f005 fcdb 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a606:	2202      	movs	r2, #2
 801a608:	4605      	mov	r5, r0
 801a60a:	4630      	mov	r0, r6
 801a60c:	18b9      	adds	r1, r7, r2
 801a60e:	f005 fcd5 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a612:	4680      	mov	r8, r0
 801a614:	1d39      	adds	r1, r7, #4
 801a616:	4630      	mov	r0, r6
 801a618:	f7f8 faea 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a61c:	ea05 0508 	and.w	r5, r5, r8
 801a620:	4604      	mov	r4, r0
 801a622:	1d79      	adds	r1, r7, #5
 801a624:	4630      	mov	r0, r6
 801a626:	402c      	ands	r4, r5
 801a628:	f7f8 fae2 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a62c:	4020      	ands	r0, r4
 801a62e:	b2c0      	uxtb	r0, r0
 801a630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a634 <uxr_serialize_INFO_Payload>:
 801a634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a638:	2202      	movs	r2, #2
 801a63a:	460c      	mov	r4, r1
 801a63c:	4605      	mov	r5, r0
 801a63e:	f005 fc59 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a642:	2202      	movs	r2, #2
 801a644:	4680      	mov	r8, r0
 801a646:	4628      	mov	r0, r5
 801a648:	18a1      	adds	r1, r4, r2
 801a64a:	f005 fc53 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a64e:	4607      	mov	r7, r0
 801a650:	7921      	ldrb	r1, [r4, #4]
 801a652:	4628      	mov	r0, r5
 801a654:	f7f8 fab6 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a658:	ea08 0807 	and.w	r8, r8, r7
 801a65c:	4606      	mov	r6, r0
 801a65e:	7961      	ldrb	r1, [r4, #5]
 801a660:	4628      	mov	r0, r5
 801a662:	ea06 0608 	and.w	r6, r6, r8
 801a666:	f7f8 faad 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a66a:	7a21      	ldrb	r1, [r4, #8]
 801a66c:	4030      	ands	r0, r6
 801a66e:	b2c7      	uxtb	r7, r0
 801a670:	4628      	mov	r0, r5
 801a672:	f7f8 fa79 	bl	8012b68 <ucdr_serialize_bool>
 801a676:	7a23      	ldrb	r3, [r4, #8]
 801a678:	4606      	mov	r6, r0
 801a67a:	b96b      	cbnz	r3, 801a698 <uxr_serialize_INFO_Payload+0x64>
 801a67c:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 801a680:	4628      	mov	r0, r5
 801a682:	f7f8 fa71 	bl	8012b68 <ucdr_serialize_bool>
 801a686:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 801a68a:	4030      	ands	r0, r6
 801a68c:	b2c6      	uxtb	r6, r0
 801a68e:	b983      	cbnz	r3, 801a6b2 <uxr_serialize_INFO_Payload+0x7e>
 801a690:	ea06 0007 	and.w	r0, r6, r7
 801a694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a698:	7b21      	ldrb	r1, [r4, #12]
 801a69a:	4628      	mov	r0, r5
 801a69c:	f7f8 fa92 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a6a0:	b188      	cbz	r0, 801a6c6 <uxr_serialize_INFO_Payload+0x92>
 801a6a2:	f104 010c 	add.w	r1, r4, #12
 801a6a6:	4628      	mov	r0, r5
 801a6a8:	f7ff f9c2 	bl	8019a30 <uxr_serialize_ObjectVariant.part.0>
 801a6ac:	4030      	ands	r0, r6
 801a6ae:	b2c6      	uxtb	r6, r0
 801a6b0:	e7e4      	b.n	801a67c <uxr_serialize_INFO_Payload+0x48>
 801a6b2:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 801a6b6:	4628      	mov	r0, r5
 801a6b8:	f7ff fda2 	bl	801a200 <uxr_serialize_ActivityInfoVariant>
 801a6bc:	4006      	ands	r6, r0
 801a6be:	ea06 0007 	and.w	r0, r6, r7
 801a6c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a6c6:	4606      	mov	r6, r0
 801a6c8:	e7d8      	b.n	801a67c <uxr_serialize_INFO_Payload+0x48>
 801a6ca:	bf00      	nop

0801a6cc <uxr_serialize_READ_DATA_Payload>:
 801a6cc:	b570      	push	{r4, r5, r6, lr}
 801a6ce:	2202      	movs	r2, #2
 801a6d0:	4605      	mov	r5, r0
 801a6d2:	460e      	mov	r6, r1
 801a6d4:	f005 fc0e 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a6d8:	2202      	movs	r2, #2
 801a6da:	4604      	mov	r4, r0
 801a6dc:	4628      	mov	r0, r5
 801a6de:	18b1      	adds	r1, r6, r2
 801a6e0:	f005 fc08 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a6e4:	4603      	mov	r3, r0
 801a6e6:	1d31      	adds	r1, r6, #4
 801a6e8:	4628      	mov	r0, r5
 801a6ea:	401c      	ands	r4, r3
 801a6ec:	f7ff fe48 	bl	801a380 <uxr_serialize_ReadSpecification>
 801a6f0:	b2e4      	uxtb	r4, r4
 801a6f2:	4020      	ands	r0, r4
 801a6f4:	bd70      	pop	{r4, r5, r6, pc}
 801a6f6:	bf00      	nop

0801a6f8 <uxr_serialize_WRITE_DATA_Payload_Data>:
 801a6f8:	b570      	push	{r4, r5, r6, lr}
 801a6fa:	2202      	movs	r2, #2
 801a6fc:	4605      	mov	r5, r0
 801a6fe:	460e      	mov	r6, r1
 801a700:	f005 fbf8 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a704:	2202      	movs	r2, #2
 801a706:	4604      	mov	r4, r0
 801a708:	4628      	mov	r0, r5
 801a70a:	18b1      	adds	r1, r6, r2
 801a70c:	f005 fbf2 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a710:	4020      	ands	r0, r4
 801a712:	b2c0      	uxtb	r0, r0
 801a714:	bd70      	pop	{r4, r5, r6, pc}
 801a716:	bf00      	nop

0801a718 <uxr_serialize_ACKNACK_Payload>:
 801a718:	b570      	push	{r4, r5, r6, lr}
 801a71a:	460c      	mov	r4, r1
 801a71c:	4605      	mov	r5, r0
 801a71e:	460e      	mov	r6, r1
 801a720:	f834 1b02 	ldrh.w	r1, [r4], #2
 801a724:	f7f8 fa7a 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a728:	2202      	movs	r2, #2
 801a72a:	4621      	mov	r1, r4
 801a72c:	4604      	mov	r4, r0
 801a72e:	4628      	mov	r0, r5
 801a730:	f005 fbe0 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a734:	4603      	mov	r3, r0
 801a736:	7931      	ldrb	r1, [r6, #4]
 801a738:	4628      	mov	r0, r5
 801a73a:	401c      	ands	r4, r3
 801a73c:	f7f8 fa42 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a740:	b2e4      	uxtb	r4, r4
 801a742:	4020      	ands	r0, r4
 801a744:	bd70      	pop	{r4, r5, r6, pc}
 801a746:	bf00      	nop

0801a748 <uxr_deserialize_ACKNACK_Payload>:
 801a748:	b570      	push	{r4, r5, r6, lr}
 801a74a:	460e      	mov	r6, r1
 801a74c:	4605      	mov	r5, r0
 801a74e:	f7f8 fb65 	bl	8012e1c <ucdr_deserialize_uint16_t>
 801a752:	2202      	movs	r2, #2
 801a754:	4604      	mov	r4, r0
 801a756:	4628      	mov	r0, r5
 801a758:	18b1      	adds	r1, r6, r2
 801a75a:	f005 fc2f 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a75e:	4603      	mov	r3, r0
 801a760:	1d31      	adds	r1, r6, #4
 801a762:	4628      	mov	r0, r5
 801a764:	401c      	ands	r4, r3
 801a766:	f7f8 fa43 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a76a:	b2e4      	uxtb	r4, r4
 801a76c:	4020      	ands	r0, r4
 801a76e:	bd70      	pop	{r4, r5, r6, pc}

0801a770 <uxr_serialize_HEARTBEAT_Payload>:
 801a770:	b570      	push	{r4, r5, r6, lr}
 801a772:	460d      	mov	r5, r1
 801a774:	4606      	mov	r6, r0
 801a776:	8809      	ldrh	r1, [r1, #0]
 801a778:	f7f8 fa50 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a77c:	8869      	ldrh	r1, [r5, #2]
 801a77e:	4604      	mov	r4, r0
 801a780:	4630      	mov	r0, r6
 801a782:	f7f8 fa4b 	bl	8012c1c <ucdr_serialize_uint16_t>
 801a786:	4603      	mov	r3, r0
 801a788:	7929      	ldrb	r1, [r5, #4]
 801a78a:	4630      	mov	r0, r6
 801a78c:	401c      	ands	r4, r3
 801a78e:	f7f8 fa19 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a792:	b2e4      	uxtb	r4, r4
 801a794:	4020      	ands	r0, r4
 801a796:	bd70      	pop	{r4, r5, r6, pc}

0801a798 <uxr_deserialize_HEARTBEAT_Payload>:
 801a798:	b570      	push	{r4, r5, r6, lr}
 801a79a:	460e      	mov	r6, r1
 801a79c:	4605      	mov	r5, r0
 801a79e:	f7f8 fb3d 	bl	8012e1c <ucdr_deserialize_uint16_t>
 801a7a2:	4604      	mov	r4, r0
 801a7a4:	1cb1      	adds	r1, r6, #2
 801a7a6:	4628      	mov	r0, r5
 801a7a8:	f7f8 fb38 	bl	8012e1c <ucdr_deserialize_uint16_t>
 801a7ac:	4603      	mov	r3, r0
 801a7ae:	1d31      	adds	r1, r6, #4
 801a7b0:	4628      	mov	r0, r5
 801a7b2:	401c      	ands	r4, r3
 801a7b4:	f7f8 fa1c 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a7b8:	b2e4      	uxtb	r4, r4
 801a7ba:	4020      	ands	r0, r4
 801a7bc:	bd70      	pop	{r4, r5, r6, pc}
 801a7be:	bf00      	nop

0801a7c0 <uxr_serialize_TIMESTAMP_Payload>:
 801a7c0:	b570      	push	{r4, r5, r6, lr}
 801a7c2:	460d      	mov	r5, r1
 801a7c4:	4606      	mov	r6, r0
 801a7c6:	6809      	ldr	r1, [r1, #0]
 801a7c8:	f7f9 f82c 	bl	8013824 <ucdr_serialize_int32_t>
 801a7cc:	4604      	mov	r4, r0
 801a7ce:	6869      	ldr	r1, [r5, #4]
 801a7d0:	4630      	mov	r0, r6
 801a7d2:	f7f8 fc0d 	bl	8012ff0 <ucdr_serialize_uint32_t>
 801a7d6:	4020      	ands	r0, r4
 801a7d8:	b2c0      	uxtb	r0, r0
 801a7da:	bd70      	pop	{r4, r5, r6, pc}

0801a7dc <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 801a7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a7e0:	460e      	mov	r6, r1
 801a7e2:	4605      	mov	r5, r0
 801a7e4:	f7f9 f8b6 	bl	8013954 <ucdr_deserialize_int32_t>
 801a7e8:	4607      	mov	r7, r0
 801a7ea:	1d31      	adds	r1, r6, #4
 801a7ec:	4628      	mov	r0, r5
 801a7ee:	f7f8 fd2f 	bl	8013250 <ucdr_deserialize_uint32_t>
 801a7f2:	4680      	mov	r8, r0
 801a7f4:	f106 0108 	add.w	r1, r6, #8
 801a7f8:	4628      	mov	r0, r5
 801a7fa:	f7f9 f8ab 	bl	8013954 <ucdr_deserialize_int32_t>
 801a7fe:	ea07 0708 	and.w	r7, r7, r8
 801a802:	4604      	mov	r4, r0
 801a804:	f106 010c 	add.w	r1, r6, #12
 801a808:	4628      	mov	r0, r5
 801a80a:	403c      	ands	r4, r7
 801a80c:	f7f8 fd20 	bl	8013250 <ucdr_deserialize_uint32_t>
 801a810:	f106 0110 	add.w	r1, r6, #16
 801a814:	4004      	ands	r4, r0
 801a816:	4628      	mov	r0, r5
 801a818:	f7f9 f89c 	bl	8013954 <ucdr_deserialize_int32_t>
 801a81c:	4603      	mov	r3, r0
 801a81e:	b2e4      	uxtb	r4, r4
 801a820:	4628      	mov	r0, r5
 801a822:	461d      	mov	r5, r3
 801a824:	f106 0114 	add.w	r1, r6, #20
 801a828:	f7f8 fd12 	bl	8013250 <ucdr_deserialize_uint32_t>
 801a82c:	402c      	ands	r4, r5
 801a82e:	4020      	ands	r0, r4
 801a830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a834 <uxr_serialize_SampleIdentity>:
 801a834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a838:	4604      	mov	r4, r0
 801a83a:	460d      	mov	r5, r1
 801a83c:	220c      	movs	r2, #12
 801a83e:	f005 fb59 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a842:	2203      	movs	r2, #3
 801a844:	f105 010c 	add.w	r1, r5, #12
 801a848:	4607      	mov	r7, r0
 801a84a:	4620      	mov	r0, r4
 801a84c:	f005 fb52 	bl	801fef4 <ucdr_serialize_array_uint8_t>
 801a850:	7be9      	ldrb	r1, [r5, #15]
 801a852:	4680      	mov	r8, r0
 801a854:	4620      	mov	r0, r4
 801a856:	f7f8 f9b5 	bl	8012bc4 <ucdr_serialize_uint8_t>
 801a85a:	6929      	ldr	r1, [r5, #16]
 801a85c:	4606      	mov	r6, r0
 801a85e:	4620      	mov	r0, r4
 801a860:	f7f8 ffe0 	bl	8013824 <ucdr_serialize_int32_t>
 801a864:	ea07 0708 	and.w	r7, r7, r8
 801a868:	4603      	mov	r3, r0
 801a86a:	4620      	mov	r0, r4
 801a86c:	403e      	ands	r6, r7
 801a86e:	6969      	ldr	r1, [r5, #20]
 801a870:	461c      	mov	r4, r3
 801a872:	f7f8 fbbd 	bl	8012ff0 <ucdr_serialize_uint32_t>
 801a876:	4034      	ands	r4, r6
 801a878:	4020      	ands	r0, r4
 801a87a:	b2c0      	uxtb	r0, r0
 801a87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a880 <uxr_deserialize_SampleIdentity>:
 801a880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a884:	4604      	mov	r4, r0
 801a886:	460d      	mov	r5, r1
 801a888:	220c      	movs	r2, #12
 801a88a:	f005 fb97 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a88e:	2203      	movs	r2, #3
 801a890:	f105 010c 	add.w	r1, r5, #12
 801a894:	4607      	mov	r7, r0
 801a896:	4620      	mov	r0, r4
 801a898:	f005 fb90 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 801a89c:	f105 010f 	add.w	r1, r5, #15
 801a8a0:	4680      	mov	r8, r0
 801a8a2:	4620      	mov	r0, r4
 801a8a4:	f7f8 f9a4 	bl	8012bf0 <ucdr_deserialize_uint8_t>
 801a8a8:	f105 0110 	add.w	r1, r5, #16
 801a8ac:	4606      	mov	r6, r0
 801a8ae:	4620      	mov	r0, r4
 801a8b0:	f7f9 f850 	bl	8013954 <ucdr_deserialize_int32_t>
 801a8b4:	ea07 0708 	and.w	r7, r7, r8
 801a8b8:	4603      	mov	r3, r0
 801a8ba:	4620      	mov	r0, r4
 801a8bc:	403e      	ands	r6, r7
 801a8be:	f105 0114 	add.w	r1, r5, #20
 801a8c2:	461c      	mov	r4, r3
 801a8c4:	f7f8 fcc4 	bl	8013250 <ucdr_deserialize_uint32_t>
 801a8c8:	4034      	ands	r4, r6
 801a8ca:	4020      	ands	r0, r4
 801a8cc:	b2c0      	uxtb	r0, r0
 801a8ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a8d2:	bf00      	nop

0801a8d4 <rcl_client_get_rmw_handle>:
 801a8d4:	b118      	cbz	r0, 801a8de <rcl_client_get_rmw_handle+0xa>
 801a8d6:	6800      	ldr	r0, [r0, #0]
 801a8d8:	b108      	cbz	r0, 801a8de <rcl_client_get_rmw_handle+0xa>
 801a8da:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801a8de:	4770      	bx	lr

0801a8e0 <rcl_send_request>:
 801a8e0:	b570      	push	{r4, r5, r6, lr}
 801a8e2:	b082      	sub	sp, #8
 801a8e4:	b1f8      	cbz	r0, 801a926 <rcl_send_request+0x46>
 801a8e6:	4604      	mov	r4, r0
 801a8e8:	6800      	ldr	r0, [r0, #0]
 801a8ea:	b1e0      	cbz	r0, 801a926 <rcl_send_request+0x46>
 801a8ec:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 801a8f0:	b1cb      	cbz	r3, 801a926 <rcl_send_request+0x46>
 801a8f2:	460e      	mov	r6, r1
 801a8f4:	b1e1      	cbz	r1, 801a930 <rcl_send_request+0x50>
 801a8f6:	4615      	mov	r5, r2
 801a8f8:	b1d2      	cbz	r2, 801a930 <rcl_send_request+0x50>
 801a8fa:	2105      	movs	r1, #5
 801a8fc:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 801a900:	f003 f8b6 	bl	801da70 <__atomic_load_8>
 801a904:	4602      	mov	r2, r0
 801a906:	460b      	mov	r3, r1
 801a908:	4631      	mov	r1, r6
 801a90a:	e9c5 2300 	strd	r2, r3, [r5]
 801a90e:	6823      	ldr	r3, [r4, #0]
 801a910:	462a      	mov	r2, r5
 801a912:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801a916:	f004 faa1 	bl	801ee5c <rmw_send_request>
 801a91a:	4606      	mov	r6, r0
 801a91c:	b160      	cbz	r0, 801a938 <rcl_send_request+0x58>
 801a91e:	2601      	movs	r6, #1
 801a920:	4630      	mov	r0, r6
 801a922:	b002      	add	sp, #8
 801a924:	bd70      	pop	{r4, r5, r6, pc}
 801a926:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 801a92a:	4630      	mov	r0, r6
 801a92c:	b002      	add	sp, #8
 801a92e:	bd70      	pop	{r4, r5, r6, pc}
 801a930:	260b      	movs	r6, #11
 801a932:	4630      	mov	r0, r6
 801a934:	b002      	add	sp, #8
 801a936:	bd70      	pop	{r4, r5, r6, pc}
 801a938:	6820      	ldr	r0, [r4, #0]
 801a93a:	2105      	movs	r1, #5
 801a93c:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a940:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 801a944:	9100      	str	r1, [sp, #0]
 801a946:	f003 f8ff 	bl	801db48 <__atomic_exchange_8>
 801a94a:	4630      	mov	r0, r6
 801a94c:	b002      	add	sp, #8
 801a94e:	bd70      	pop	{r4, r5, r6, pc}

0801a950 <rcl_take_response>:
 801a950:	b570      	push	{r4, r5, r6, lr}
 801a952:	468e      	mov	lr, r1
 801a954:	b08c      	sub	sp, #48	@ 0x30
 801a956:	460c      	mov	r4, r1
 801a958:	4616      	mov	r6, r2
 801a95a:	f10d 0c18 	add.w	ip, sp, #24
 801a95e:	4605      	mov	r5, r0
 801a960:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801a964:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a968:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801a96c:	e88c 0003 	stmia.w	ip, {r0, r1}
 801a970:	b35d      	cbz	r5, 801a9ca <rcl_take_response+0x7a>
 801a972:	682b      	ldr	r3, [r5, #0]
 801a974:	b34b      	cbz	r3, 801a9ca <rcl_take_response+0x7a>
 801a976:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801a97a:	b330      	cbz	r0, 801a9ca <rcl_take_response+0x7a>
 801a97c:	b346      	cbz	r6, 801a9d0 <rcl_take_response+0x80>
 801a97e:	2300      	movs	r3, #0
 801a980:	4632      	mov	r2, r6
 801a982:	a902      	add	r1, sp, #8
 801a984:	f88d 3007 	strb.w	r3, [sp, #7]
 801a988:	f10d 0307 	add.w	r3, sp, #7
 801a98c:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 801a9d8 <rcl_take_response+0x88>
 801a990:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a994:	ed8d 7b04 	vstr	d7, [sp, #16]
 801a998:	f004 fb68 	bl	801f06c <rmw_take_response>
 801a99c:	4605      	mov	r5, r0
 801a99e:	b9c8      	cbnz	r0, 801a9d4 <rcl_take_response+0x84>
 801a9a0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801a9a4:	f240 13f5 	movw	r3, #501	@ 0x1f5
 801a9a8:	2a00      	cmp	r2, #0
 801a9aa:	bf08      	it	eq
 801a9ac:	461d      	moveq	r5, r3
 801a9ae:	f10d 0e18 	add.w	lr, sp, #24
 801a9b2:	46a4      	mov	ip, r4
 801a9b4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801a9b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a9bc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801a9c0:	e88c 0003 	stmia.w	ip, {r0, r1}
 801a9c4:	4628      	mov	r0, r5
 801a9c6:	b00c      	add	sp, #48	@ 0x30
 801a9c8:	bd70      	pop	{r4, r5, r6, pc}
 801a9ca:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 801a9ce:	e7ee      	b.n	801a9ae <rcl_take_response+0x5e>
 801a9d0:	250b      	movs	r5, #11
 801a9d2:	e7ec      	b.n	801a9ae <rcl_take_response+0x5e>
 801a9d4:	2501      	movs	r5, #1
 801a9d6:	e7ea      	b.n	801a9ae <rcl_take_response+0x5e>
	...

0801a9e0 <rcl_client_is_valid>:
 801a9e0:	b130      	cbz	r0, 801a9f0 <rcl_client_is_valid+0x10>
 801a9e2:	6800      	ldr	r0, [r0, #0]
 801a9e4:	b120      	cbz	r0, 801a9f0 <rcl_client_is_valid+0x10>
 801a9e6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801a9ea:	3800      	subs	r0, #0
 801a9ec:	bf18      	it	ne
 801a9ee:	2001      	movne	r0, #1
 801a9f0:	4770      	bx	lr
 801a9f2:	bf00      	nop

0801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>:
 801a9f4:	280b      	cmp	r0, #11
 801a9f6:	dc0d      	bgt.n	801aa14 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 801a9f8:	2800      	cmp	r0, #0
 801a9fa:	db09      	blt.n	801aa10 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801a9fc:	280b      	cmp	r0, #11
 801a9fe:	d807      	bhi.n	801aa10 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801aa00:	e8df f000 	tbb	[pc, r0]
 801aa04:	07060607 	.word	0x07060607
 801aa08:	06060606 	.word	0x06060606
 801aa0c:	07070606 	.word	0x07070606
 801aa10:	2001      	movs	r0, #1
 801aa12:	4770      	bx	lr
 801aa14:	28cb      	cmp	r0, #203	@ 0xcb
 801aa16:	bf18      	it	ne
 801aa18:	2001      	movne	r0, #1
 801aa1a:	4770      	bx	lr

0801aa1c <rcl_get_zero_initialized_context>:
 801aa1c:	4a03      	ldr	r2, [pc, #12]	@ (801aa2c <rcl_get_zero_initialized_context+0x10>)
 801aa1e:	4603      	mov	r3, r0
 801aa20:	e892 0003 	ldmia.w	r2, {r0, r1}
 801aa24:	e883 0003 	stmia.w	r3, {r0, r1}
 801aa28:	4618      	mov	r0, r3
 801aa2a:	4770      	bx	lr
 801aa2c:	08025244 	.word	0x08025244

0801aa30 <rcl_context_is_valid>:
 801aa30:	b118      	cbz	r0, 801aa3a <rcl_context_is_valid+0xa>
 801aa32:	6840      	ldr	r0, [r0, #4]
 801aa34:	3800      	subs	r0, #0
 801aa36:	bf18      	it	ne
 801aa38:	2001      	movne	r0, #1
 801aa3a:	4770      	bx	lr

0801aa3c <__cleanup_context>:
 801aa3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aa40:	4606      	mov	r6, r0
 801aa42:	2300      	movs	r3, #0
 801aa44:	6800      	ldr	r0, [r0, #0]
 801aa46:	6073      	str	r3, [r6, #4]
 801aa48:	2800      	cmp	r0, #0
 801aa4a:	d049      	beq.n	801aae0 <__cleanup_context+0xa4>
 801aa4c:	6947      	ldr	r7, [r0, #20]
 801aa4e:	f8d0 8004 	ldr.w	r8, [r0, #4]
 801aa52:	f8d0 9010 	ldr.w	r9, [r0, #16]
 801aa56:	b137      	cbz	r7, 801aa66 <__cleanup_context+0x2a>
 801aa58:	3014      	adds	r0, #20
 801aa5a:	f000 f9bd 	bl	801add8 <rcl_init_options_fini>
 801aa5e:	4607      	mov	r7, r0
 801aa60:	2800      	cmp	r0, #0
 801aa62:	d144      	bne.n	801aaee <__cleanup_context+0xb2>
 801aa64:	6830      	ldr	r0, [r6, #0]
 801aa66:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801aa68:	b143      	cbz	r3, 801aa7c <__cleanup_context+0x40>
 801aa6a:	3028      	adds	r0, #40	@ 0x28
 801aa6c:	f004 f83c 	bl	801eae8 <rmw_context_fini>
 801aa70:	b118      	cbz	r0, 801aa7a <__cleanup_context+0x3e>
 801aa72:	2f00      	cmp	r7, #0
 801aa74:	d03e      	beq.n	801aaf4 <__cleanup_context+0xb8>
 801aa76:	f7fa fcd3 	bl	8015420 <rcutils_reset_error>
 801aa7a:	6830      	ldr	r0, [r6, #0]
 801aa7c:	6a03      	ldr	r3, [r0, #32]
 801aa7e:	b1db      	cbz	r3, 801aab8 <__cleanup_context+0x7c>
 801aa80:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 801aa84:	2a01      	cmp	r2, #1
 801aa86:	f17c 0100 	sbcs.w	r1, ip, #0
 801aa8a:	db11      	blt.n	801aab0 <__cleanup_context+0x74>
 801aa8c:	2400      	movs	r4, #0
 801aa8e:	4625      	mov	r5, r4
 801aa90:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801aa94:	4649      	mov	r1, r9
 801aa96:	b1b8      	cbz	r0, 801aac8 <__cleanup_context+0x8c>
 801aa98:	47c0      	blx	r8
 801aa9a:	6833      	ldr	r3, [r6, #0]
 801aa9c:	3401      	adds	r4, #1
 801aa9e:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 801aaa2:	f145 0500 	adc.w	r5, r5, #0
 801aaa6:	6a1b      	ldr	r3, [r3, #32]
 801aaa8:	4294      	cmp	r4, r2
 801aaaa:	eb75 010c 	sbcs.w	r1, r5, ip
 801aaae:	dbef      	blt.n	801aa90 <__cleanup_context+0x54>
 801aab0:	4618      	mov	r0, r3
 801aab2:	4649      	mov	r1, r9
 801aab4:	47c0      	blx	r8
 801aab6:	6830      	ldr	r0, [r6, #0]
 801aab8:	4649      	mov	r1, r9
 801aaba:	47c0      	blx	r8
 801aabc:	2300      	movs	r3, #0
 801aabe:	4638      	mov	r0, r7
 801aac0:	e9c6 3300 	strd	r3, r3, [r6]
 801aac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aac8:	3401      	adds	r4, #1
 801aaca:	f145 0500 	adc.w	r5, r5, #0
 801aace:	4294      	cmp	r4, r2
 801aad0:	eb75 010c 	sbcs.w	r1, r5, ip
 801aad4:	dbdc      	blt.n	801aa90 <__cleanup_context+0x54>
 801aad6:	4618      	mov	r0, r3
 801aad8:	4649      	mov	r1, r9
 801aada:	47c0      	blx	r8
 801aadc:	6830      	ldr	r0, [r6, #0]
 801aade:	e7eb      	b.n	801aab8 <__cleanup_context+0x7c>
 801aae0:	4607      	mov	r7, r0
 801aae2:	2300      	movs	r3, #0
 801aae4:	4638      	mov	r0, r7
 801aae6:	e9c6 3300 	strd	r3, r3, [r6]
 801aaea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aaee:	f7fa fc97 	bl	8015420 <rcutils_reset_error>
 801aaf2:	e7b7      	b.n	801aa64 <__cleanup_context+0x28>
 801aaf4:	f7ff ff7e 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801aaf8:	4607      	mov	r7, r0
 801aafa:	e7bc      	b.n	801aa76 <__cleanup_context+0x3a>

0801aafc <rcl_init>:
 801aafc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ab00:	1e05      	subs	r5, r0, #0
 801ab02:	b09e      	sub	sp, #120	@ 0x78
 801ab04:	460e      	mov	r6, r1
 801ab06:	4690      	mov	r8, r2
 801ab08:	461f      	mov	r7, r3
 801ab0a:	f340 809f 	ble.w	801ac4c <rcl_init+0x150>
 801ab0e:	2900      	cmp	r1, #0
 801ab10:	f000 809f 	beq.w	801ac52 <rcl_init+0x156>
 801ab14:	f1a1 0e04 	sub.w	lr, r1, #4
 801ab18:	f04f 0c00 	mov.w	ip, #0
 801ab1c:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 801ab20:	f10c 0c01 	add.w	ip, ip, #1
 801ab24:	2c00      	cmp	r4, #0
 801ab26:	f000 8094 	beq.w	801ac52 <rcl_init+0x156>
 801ab2a:	4565      	cmp	r5, ip
 801ab2c:	d1f6      	bne.n	801ab1c <rcl_init+0x20>
 801ab2e:	f1b8 0f00 	cmp.w	r8, #0
 801ab32:	f000 808e 	beq.w	801ac52 <rcl_init+0x156>
 801ab36:	f8d8 4000 	ldr.w	r4, [r8]
 801ab3a:	2c00      	cmp	r4, #0
 801ab3c:	f000 8089 	beq.w	801ac52 <rcl_init+0x156>
 801ab40:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 801ab44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ab46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ab4a:	6823      	ldr	r3, [r4, #0]
 801ab4c:	a819      	add	r0, sp, #100	@ 0x64
 801ab4e:	f8cc 3000 	str.w	r3, [ip]
 801ab52:	f7fa fc41 	bl	80153d8 <rcutils_allocator_is_valid>
 801ab56:	f080 0001 	eor.w	r0, r0, #1
 801ab5a:	b2c0      	uxtb	r0, r0
 801ab5c:	2800      	cmp	r0, #0
 801ab5e:	d178      	bne.n	801ac52 <rcl_init+0x156>
 801ab60:	2f00      	cmp	r7, #0
 801ab62:	d076      	beq.n	801ac52 <rcl_init+0x156>
 801ab64:	683b      	ldr	r3, [r7, #0]
 801ab66:	2b00      	cmp	r3, #0
 801ab68:	d178      	bne.n	801ac5c <rcl_init+0x160>
 801ab6a:	2178      	movs	r1, #120	@ 0x78
 801ab6c:	2001      	movs	r0, #1
 801ab6e:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 801ab72:	4798      	blx	r3
 801ab74:	4604      	mov	r4, r0
 801ab76:	6038      	str	r0, [r7, #0]
 801ab78:	2800      	cmp	r0, #0
 801ab7a:	f000 80b6 	beq.w	801acea <rcl_init+0x1ee>
 801ab7e:	a802      	add	r0, sp, #8
 801ab80:	f003 faea 	bl	801e158 <rmw_get_zero_initialized_context>
 801ab84:	a902      	add	r1, sp, #8
 801ab86:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 801ab8a:	2250      	movs	r2, #80	@ 0x50
 801ab8c:	f007 fc47 	bl	802241e <memcpy>
 801ab90:	ac19      	add	r4, sp, #100	@ 0x64
 801ab92:	f8d7 e000 	ldr.w	lr, [r7]
 801ab96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ab98:	46f4      	mov	ip, lr
 801ab9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ab9e:	6823      	ldr	r3, [r4, #0]
 801aba0:	f10e 0114 	add.w	r1, lr, #20
 801aba4:	4640      	mov	r0, r8
 801aba6:	f8cc 3000 	str.w	r3, [ip]
 801abaa:	f000 f93f 	bl	801ae2c <rcl_init_options_copy>
 801abae:	4604      	mov	r4, r0
 801abb0:	2800      	cmp	r0, #0
 801abb2:	d144      	bne.n	801ac3e <rcl_init+0x142>
 801abb4:	f8d7 9000 	ldr.w	r9, [r7]
 801abb8:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801abbc:	f8c9 0020 	str.w	r0, [r9, #32]
 801abc0:	f8c9 5018 	str.w	r5, [r9, #24]
 801abc4:	f8c9 801c 	str.w	r8, [r9, #28]
 801abc8:	2d00      	cmp	r5, #0
 801abca:	d04e      	beq.n	801ac6a <rcl_init+0x16e>
 801abcc:	2e00      	cmp	r6, #0
 801abce:	d04c      	beq.n	801ac6a <rcl_init+0x16e>
 801abd0:	2104      	movs	r1, #4
 801abd2:	4628      	mov	r0, r5
 801abd4:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 801abd8:	4798      	blx	r3
 801abda:	f8c9 0020 	str.w	r0, [r9, #32]
 801abde:	f8d7 9000 	ldr.w	r9, [r7]
 801abe2:	f8d9 3020 	ldr.w	r3, [r9, #32]
 801abe6:	46ca      	mov	sl, r9
 801abe8:	b343      	cbz	r3, 801ac3c <rcl_init+0x140>
 801abea:	2d01      	cmp	r5, #1
 801abec:	f178 0300 	sbcs.w	r3, r8, #0
 801abf0:	db3b      	blt.n	801ac6a <rcl_init+0x16e>
 801abf2:	2400      	movs	r4, #0
 801abf4:	3e04      	subs	r6, #4
 801abf6:	46a1      	mov	r9, r4
 801abf8:	e00b      	b.n	801ac12 <rcl_init+0x116>
 801abfa:	6831      	ldr	r1, [r6, #0]
 801abfc:	f007 fc0f 	bl	802241e <memcpy>
 801ac00:	3401      	adds	r4, #1
 801ac02:	f149 0900 	adc.w	r9, r9, #0
 801ac06:	45c8      	cmp	r8, r9
 801ac08:	bf08      	it	eq
 801ac0a:	42a5      	cmpeq	r5, r4
 801ac0c:	d02b      	beq.n	801ac66 <rcl_init+0x16a>
 801ac0e:	f8d7 a000 	ldr.w	sl, [r7]
 801ac12:	f856 0f04 	ldr.w	r0, [r6, #4]!
 801ac16:	f7e5 fb6d 	bl	80002f4 <strlen>
 801ac1a:	1c42      	adds	r2, r0, #1
 801ac1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac1e:	4610      	mov	r0, r2
 801ac20:	991d      	ldr	r1, [sp, #116]	@ 0x74
 801ac22:	f8da a020 	ldr.w	sl, [sl, #32]
 801ac26:	9201      	str	r2, [sp, #4]
 801ac28:	4798      	blx	r3
 801ac2a:	683b      	ldr	r3, [r7, #0]
 801ac2c:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 801ac30:	6a1b      	ldr	r3, [r3, #32]
 801ac32:	9a01      	ldr	r2, [sp, #4]
 801ac34:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801ac38:	2800      	cmp	r0, #0
 801ac3a:	d1de      	bne.n	801abfa <rcl_init+0xfe>
 801ac3c:	240a      	movs	r4, #10
 801ac3e:	4638      	mov	r0, r7
 801ac40:	f7ff fefc 	bl	801aa3c <__cleanup_context>
 801ac44:	4620      	mov	r0, r4
 801ac46:	b01e      	add	sp, #120	@ 0x78
 801ac48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac4c:	2900      	cmp	r1, #0
 801ac4e:	f43f af6e 	beq.w	801ab2e <rcl_init+0x32>
 801ac52:	240b      	movs	r4, #11
 801ac54:	4620      	mov	r0, r4
 801ac56:	b01e      	add	sp, #120	@ 0x78
 801ac58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac5c:	2464      	movs	r4, #100	@ 0x64
 801ac5e:	4620      	mov	r0, r4
 801ac60:	b01e      	add	sp, #120	@ 0x78
 801ac62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac66:	f8d7 9000 	ldr.w	r9, [r7]
 801ac6a:	4926      	ldr	r1, [pc, #152]	@ (801ad04 <rcl_init+0x208>)
 801ac6c:	680b      	ldr	r3, [r1, #0]
 801ac6e:	3301      	adds	r3, #1
 801ac70:	d036      	beq.n	801ace0 <rcl_init+0x1e4>
 801ac72:	461a      	mov	r2, r3
 801ac74:	2400      	movs	r4, #0
 801ac76:	600b      	str	r3, [r1, #0]
 801ac78:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801ac7c:	607b      	str	r3, [r7, #4]
 801ac7e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801ac80:	3301      	adds	r3, #1
 801ac82:	e9c0 2406 	strd	r2, r4, [r0, #24]
 801ac86:	d034      	beq.n	801acf2 <rcl_init+0x1f6>
 801ac88:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 801ac8c:	b93b      	cbnz	r3, 801ac9e <rcl_init+0x1a2>
 801ac8e:	3030      	adds	r0, #48	@ 0x30
 801ac90:	f000 f93a 	bl	801af08 <rcl_get_localhost_only>
 801ac94:	4604      	mov	r4, r0
 801ac96:	2800      	cmp	r0, #0
 801ac98:	d1d1      	bne.n	801ac3e <rcl_init+0x142>
 801ac9a:	683b      	ldr	r3, [r7, #0]
 801ac9c:	6958      	ldr	r0, [r3, #20]
 801ac9e:	aa18      	add	r2, sp, #96	@ 0x60
 801aca0:	a917      	add	r1, sp, #92	@ 0x5c
 801aca2:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 801aca4:	f001 fb6e 	bl	801c384 <rcl_validate_enclave_name>
 801aca8:	4604      	mov	r4, r0
 801acaa:	2800      	cmp	r0, #0
 801acac:	d1c7      	bne.n	801ac3e <rcl_init+0x142>
 801acae:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801acb0:	b9eb      	cbnz	r3, 801acee <rcl_init+0x1f2>
 801acb2:	6839      	ldr	r1, [r7, #0]
 801acb4:	694b      	ldr	r3, [r1, #20]
 801acb6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 801acba:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 801acbc:	f000 fc72 	bl	801b5a4 <rcl_get_security_options_from_environment>
 801acc0:	4604      	mov	r4, r0
 801acc2:	2800      	cmp	r0, #0
 801acc4:	d1bb      	bne.n	801ac3e <rcl_init+0x142>
 801acc6:	6839      	ldr	r1, [r7, #0]
 801acc8:	6948      	ldr	r0, [r1, #20]
 801acca:	3128      	adds	r1, #40	@ 0x28
 801accc:	3018      	adds	r0, #24
 801acce:	f003 fdd5 	bl	801e87c <rmw_init>
 801acd2:	4604      	mov	r4, r0
 801acd4:	2800      	cmp	r0, #0
 801acd6:	d0bd      	beq.n	801ac54 <rcl_init+0x158>
 801acd8:	f7ff fe8c 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801acdc:	4604      	mov	r4, r0
 801acde:	e7ae      	b.n	801ac3e <rcl_init+0x142>
 801ace0:	2201      	movs	r2, #1
 801ace2:	461c      	mov	r4, r3
 801ace4:	600a      	str	r2, [r1, #0]
 801ace6:	4613      	mov	r3, r2
 801ace8:	e7c6      	b.n	801ac78 <rcl_init+0x17c>
 801acea:	240a      	movs	r4, #10
 801acec:	e7b2      	b.n	801ac54 <rcl_init+0x158>
 801acee:	2401      	movs	r4, #1
 801acf0:	e7a5      	b.n	801ac3e <rcl_init+0x142>
 801acf2:	3024      	adds	r0, #36	@ 0x24
 801acf4:	f006 f87c 	bl	8020df0 <rcl_get_default_domain_id>
 801acf8:	4604      	mov	r4, r0
 801acfa:	2800      	cmp	r0, #0
 801acfc:	d19f      	bne.n	801ac3e <rcl_init+0x142>
 801acfe:	683b      	ldr	r3, [r7, #0]
 801ad00:	6958      	ldr	r0, [r3, #20]
 801ad02:	e7c1      	b.n	801ac88 <rcl_init+0x18c>
 801ad04:	24069278 	.word	0x24069278

0801ad08 <rcl_get_zero_initialized_init_options>:
 801ad08:	2000      	movs	r0, #0
 801ad0a:	4770      	bx	lr

0801ad0c <rcl_init_options_init>:
 801ad0c:	b084      	sub	sp, #16
 801ad0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ad10:	b097      	sub	sp, #92	@ 0x5c
 801ad12:	ae1d      	add	r6, sp, #116	@ 0x74
 801ad14:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 801ad18:	2800      	cmp	r0, #0
 801ad1a:	d058      	beq.n	801adce <rcl_init_options_init+0xc2>
 801ad1c:	6803      	ldr	r3, [r0, #0]
 801ad1e:	4605      	mov	r5, r0
 801ad20:	b133      	cbz	r3, 801ad30 <rcl_init_options_init+0x24>
 801ad22:	2464      	movs	r4, #100	@ 0x64
 801ad24:	4620      	mov	r0, r4
 801ad26:	b017      	add	sp, #92	@ 0x5c
 801ad28:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801ad2c:	b004      	add	sp, #16
 801ad2e:	4770      	bx	lr
 801ad30:	4630      	mov	r0, r6
 801ad32:	f7fa fb51 	bl	80153d8 <rcutils_allocator_is_valid>
 801ad36:	2800      	cmp	r0, #0
 801ad38:	d049      	beq.n	801adce <rcl_init_options_init+0xc2>
 801ad3a:	46b4      	mov	ip, r6
 801ad3c:	ac11      	add	r4, sp, #68	@ 0x44
 801ad3e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ad42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801ad44:	f8dc 3000 	ldr.w	r3, [ip]
 801ad48:	2050      	movs	r0, #80	@ 0x50
 801ad4a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 801ad4c:	6023      	str	r3, [r4, #0]
 801ad4e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ad50:	4798      	blx	r3
 801ad52:	4604      	mov	r4, r0
 801ad54:	6028      	str	r0, [r5, #0]
 801ad56:	2800      	cmp	r0, #0
 801ad58:	d03b      	beq.n	801add2 <rcl_init_options_init+0xc6>
 801ad5a:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 801ad5e:	4686      	mov	lr, r0
 801ad60:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ad64:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801ad68:	f8dc 3000 	ldr.w	r3, [ip]
 801ad6c:	a802      	add	r0, sp, #8
 801ad6e:	f8ce 3000 	str.w	r3, [lr]
 801ad72:	f003 fa05 	bl	801e180 <rmw_get_zero_initialized_init_options>
 801ad76:	f10d 0e08 	add.w	lr, sp, #8
 801ad7a:	f104 0c18 	add.w	ip, r4, #24
 801ad7e:	682f      	ldr	r7, [r5, #0]
 801ad80:	ac20      	add	r4, sp, #128	@ 0x80
 801ad82:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801ad86:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ad8a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801ad8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ad92:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801ad96:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ad9a:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801ad9e:	e88c 0003 	stmia.w	ip, {r0, r1}
 801ada2:	e894 0003 	ldmia.w	r4, {r0, r1}
 801ada6:	e88d 0003 	stmia.w	sp, {r0, r1}
 801adaa:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 801adae:	f107 0018 	add.w	r0, r7, #24
 801adb2:	f003 fc65 	bl	801e680 <rmw_init_options_init>
 801adb6:	4604      	mov	r4, r0
 801adb8:	2800      	cmp	r0, #0
 801adba:	d0b3      	beq.n	801ad24 <rcl_init_options_init+0x18>
 801adbc:	9921      	ldr	r1, [sp, #132]	@ 0x84
 801adbe:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801adc0:	6828      	ldr	r0, [r5, #0]
 801adc2:	4798      	blx	r3
 801adc4:	4620      	mov	r0, r4
 801adc6:	f7ff fe15 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801adca:	4604      	mov	r4, r0
 801adcc:	e7aa      	b.n	801ad24 <rcl_init_options_init+0x18>
 801adce:	240b      	movs	r4, #11
 801add0:	e7a8      	b.n	801ad24 <rcl_init_options_init+0x18>
 801add2:	240a      	movs	r4, #10
 801add4:	e7a6      	b.n	801ad24 <rcl_init_options_init+0x18>
 801add6:	bf00      	nop

0801add8 <rcl_init_options_fini>:
 801add8:	b530      	push	{r4, r5, lr}
 801adda:	b087      	sub	sp, #28
 801addc:	b1f0      	cbz	r0, 801ae1c <rcl_init_options_fini+0x44>
 801adde:	6803      	ldr	r3, [r0, #0]
 801ade0:	4604      	mov	r4, r0
 801ade2:	b1db      	cbz	r3, 801ae1c <rcl_init_options_fini+0x44>
 801ade4:	469c      	mov	ip, r3
 801ade6:	f10d 0e04 	add.w	lr, sp, #4
 801adea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801adee:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801adf2:	f8dc 3000 	ldr.w	r3, [ip]
 801adf6:	a801      	add	r0, sp, #4
 801adf8:	f8ce 3000 	str.w	r3, [lr]
 801adfc:	f7fa faec 	bl	80153d8 <rcutils_allocator_is_valid>
 801ae00:	b160      	cbz	r0, 801ae1c <rcl_init_options_fini+0x44>
 801ae02:	6820      	ldr	r0, [r4, #0]
 801ae04:	3018      	adds	r0, #24
 801ae06:	f003 fcf5 	bl	801e7f4 <rmw_init_options_fini>
 801ae0a:	4605      	mov	r5, r0
 801ae0c:	b950      	cbnz	r0, 801ae24 <rcl_init_options_fini+0x4c>
 801ae0e:	6820      	ldr	r0, [r4, #0]
 801ae10:	9b02      	ldr	r3, [sp, #8]
 801ae12:	9905      	ldr	r1, [sp, #20]
 801ae14:	4798      	blx	r3
 801ae16:	4628      	mov	r0, r5
 801ae18:	b007      	add	sp, #28
 801ae1a:	bd30      	pop	{r4, r5, pc}
 801ae1c:	250b      	movs	r5, #11
 801ae1e:	4628      	mov	r0, r5
 801ae20:	b007      	add	sp, #28
 801ae22:	bd30      	pop	{r4, r5, pc}
 801ae24:	f7ff fde6 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801ae28:	4605      	mov	r5, r0
 801ae2a:	e7f8      	b.n	801ae1e <rcl_init_options_fini+0x46>

0801ae2c <rcl_init_options_copy>:
 801ae2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ae30:	b094      	sub	sp, #80	@ 0x50
 801ae32:	2800      	cmp	r0, #0
 801ae34:	d05b      	beq.n	801aeee <rcl_init_options_copy+0xc2>
 801ae36:	4604      	mov	r4, r0
 801ae38:	6800      	ldr	r0, [r0, #0]
 801ae3a:	2800      	cmp	r0, #0
 801ae3c:	d057      	beq.n	801aeee <rcl_init_options_copy+0xc2>
 801ae3e:	460e      	mov	r6, r1
 801ae40:	f7fa faca 	bl	80153d8 <rcutils_allocator_is_valid>
 801ae44:	2e00      	cmp	r6, #0
 801ae46:	d052      	beq.n	801aeee <rcl_init_options_copy+0xc2>
 801ae48:	f080 0001 	eor.w	r0, r0, #1
 801ae4c:	b2c0      	uxtb	r0, r0
 801ae4e:	2800      	cmp	r0, #0
 801ae50:	d14d      	bne.n	801aeee <rcl_init_options_copy+0xc2>
 801ae52:	6833      	ldr	r3, [r6, #0]
 801ae54:	b123      	cbz	r3, 801ae60 <rcl_init_options_copy+0x34>
 801ae56:	2464      	movs	r4, #100	@ 0x64
 801ae58:	4620      	mov	r0, r4
 801ae5a:	b014      	add	sp, #80	@ 0x50
 801ae5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae60:	6827      	ldr	r7, [r4, #0]
 801ae62:	ad0f      	add	r5, sp, #60	@ 0x3c
 801ae64:	46bc      	mov	ip, r7
 801ae66:	f8d7 8000 	ldr.w	r8, [r7]
 801ae6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ae6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801ae70:	f8dc 3000 	ldr.w	r3, [ip]
 801ae74:	2050      	movs	r0, #80	@ 0x50
 801ae76:	4619      	mov	r1, r3
 801ae78:	602b      	str	r3, [r5, #0]
 801ae7a:	47c0      	blx	r8
 801ae7c:	4605      	mov	r5, r0
 801ae7e:	6030      	str	r0, [r6, #0]
 801ae80:	b3d0      	cbz	r0, 801aef8 <rcl_init_options_copy+0xcc>
 801ae82:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 801ae86:	4686      	mov	lr, r0
 801ae88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ae8c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801ae90:	f8dc 3000 	ldr.w	r3, [ip]
 801ae94:	4668      	mov	r0, sp
 801ae96:	f8ce 3000 	str.w	r3, [lr]
 801ae9a:	f003 f971 	bl	801e180 <rmw_get_zero_initialized_init_options>
 801ae9e:	46ee      	mov	lr, sp
 801aea0:	f105 0c18 	add.w	ip, r5, #24
 801aea4:	6824      	ldr	r4, [r4, #0]
 801aea6:	6835      	ldr	r5, [r6, #0]
 801aea8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801aeac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aeb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801aeb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aeb8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801aebc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aec0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801aec4:	e88c 0003 	stmia.w	ip, {r0, r1}
 801aec8:	f104 0018 	add.w	r0, r4, #24
 801aecc:	f105 0118 	add.w	r1, r5, #24
 801aed0:	f003 fc3e 	bl	801e750 <rmw_init_options_copy>
 801aed4:	4604      	mov	r4, r0
 801aed6:	2800      	cmp	r0, #0
 801aed8:	d0be      	beq.n	801ae58 <rcl_init_options_copy+0x2c>
 801aeda:	f7fa fa8b 	bl	80153f4 <rcutils_get_error_string>
 801aede:	f7fa fa9f 	bl	8015420 <rcutils_reset_error>
 801aee2:	4630      	mov	r0, r6
 801aee4:	f7ff ff78 	bl	801add8 <rcl_init_options_fini>
 801aee8:	b140      	cbz	r0, 801aefc <rcl_init_options_copy+0xd0>
 801aeea:	4604      	mov	r4, r0
 801aeec:	e7b4      	b.n	801ae58 <rcl_init_options_copy+0x2c>
 801aeee:	240b      	movs	r4, #11
 801aef0:	4620      	mov	r0, r4
 801aef2:	b014      	add	sp, #80	@ 0x50
 801aef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aef8:	240a      	movs	r4, #10
 801aefa:	e7ad      	b.n	801ae58 <rcl_init_options_copy+0x2c>
 801aefc:	4620      	mov	r0, r4
 801aefe:	b014      	add	sp, #80	@ 0x50
 801af00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801af04:	f7ff bd76 	b.w	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>

0801af08 <rcl_get_localhost_only>:
 801af08:	b510      	push	{r4, lr}
 801af0a:	2300      	movs	r3, #0
 801af0c:	b082      	sub	sp, #8
 801af0e:	9301      	str	r3, [sp, #4]
 801af10:	b1b8      	cbz	r0, 801af42 <rcl_get_localhost_only+0x3a>
 801af12:	4604      	mov	r4, r0
 801af14:	a901      	add	r1, sp, #4
 801af16:	480c      	ldr	r0, [pc, #48]	@ (801af48 <rcl_get_localhost_only+0x40>)
 801af18:	f002 fe4e 	bl	801dbb8 <rcutils_get_env>
 801af1c:	b110      	cbz	r0, 801af24 <rcl_get_localhost_only+0x1c>
 801af1e:	2001      	movs	r0, #1
 801af20:	b002      	add	sp, #8
 801af22:	bd10      	pop	{r4, pc}
 801af24:	9b01      	ldr	r3, [sp, #4]
 801af26:	b113      	cbz	r3, 801af2e <rcl_get_localhost_only+0x26>
 801af28:	781a      	ldrb	r2, [r3, #0]
 801af2a:	2a31      	cmp	r2, #49	@ 0x31
 801af2c:	d004      	beq.n	801af38 <rcl_get_localhost_only+0x30>
 801af2e:	2302      	movs	r3, #2
 801af30:	2000      	movs	r0, #0
 801af32:	7023      	strb	r3, [r4, #0]
 801af34:	b002      	add	sp, #8
 801af36:	bd10      	pop	{r4, pc}
 801af38:	785b      	ldrb	r3, [r3, #1]
 801af3a:	2b00      	cmp	r3, #0
 801af3c:	d1f7      	bne.n	801af2e <rcl_get_localhost_only+0x26>
 801af3e:	2301      	movs	r3, #1
 801af40:	e7f6      	b.n	801af30 <rcl_get_localhost_only+0x28>
 801af42:	200b      	movs	r0, #11
 801af44:	b002      	add	sp, #8
 801af46:	bd10      	pop	{r4, pc}
 801af48:	0802524c 	.word	0x0802524c

0801af4c <rcl_get_zero_initialized_node>:
 801af4c:	4a03      	ldr	r2, [pc, #12]	@ (801af5c <rcl_get_zero_initialized_node+0x10>)
 801af4e:	4603      	mov	r3, r0
 801af50:	e892 0003 	ldmia.w	r2, {r0, r1}
 801af54:	e883 0003 	stmia.w	r3, {r0, r1}
 801af58:	4618      	mov	r0, r3
 801af5a:	4770      	bx	lr
 801af5c:	08025274 	.word	0x08025274

0801af60 <rcl_node_init>:
 801af60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af64:	b0a9      	sub	sp, #164	@ 0xa4
 801af66:	4604      	mov	r4, r0
 801af68:	460e      	mov	r6, r1
 801af6a:	4615      	mov	r5, r2
 801af6c:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 801af70:	a823      	add	r0, sp, #140	@ 0x8c
 801af72:	461f      	mov	r7, r3
 801af74:	f006 f9b0 	bl	80212d8 <rcl_guard_condition_get_default_options>
 801af78:	f1b8 0f00 	cmp.w	r8, #0
 801af7c:	f000 80f3 	beq.w	801b166 <rcl_node_init+0x206>
 801af80:	4640      	mov	r0, r8
 801af82:	f7fa fa29 	bl	80153d8 <rcutils_allocator_is_valid>
 801af86:	2d00      	cmp	r5, #0
 801af88:	bf18      	it	ne
 801af8a:	2c00      	cmpne	r4, #0
 801af8c:	f080 0001 	eor.w	r0, r0, #1
 801af90:	bf0c      	ite	eq
 801af92:	f04f 0c01 	moveq.w	ip, #1
 801af96:	f04f 0c00 	movne.w	ip, #0
 801af9a:	2e00      	cmp	r6, #0
 801af9c:	bf08      	it	eq
 801af9e:	f04c 0c01 	orreq.w	ip, ip, #1
 801afa2:	ea4c 0c00 	orr.w	ip, ip, r0
 801afa6:	f01c 09ff 	ands.w	r9, ip, #255	@ 0xff
 801afaa:	f040 80dc 	bne.w	801b166 <rcl_node_init+0x206>
 801afae:	f8d4 a004 	ldr.w	sl, [r4, #4]
 801afb2:	f1ba 0f00 	cmp.w	sl, #0
 801afb6:	f040 80fc 	bne.w	801b1b2 <rcl_node_init+0x252>
 801afba:	2f00      	cmp	r7, #0
 801afbc:	f000 80d3 	beq.w	801b166 <rcl_node_init+0x206>
 801afc0:	4638      	mov	r0, r7
 801afc2:	f7ff fd35 	bl	801aa30 <rcl_context_is_valid>
 801afc6:	4683      	mov	fp, r0
 801afc8:	2800      	cmp	r0, #0
 801afca:	f000 80d2 	beq.w	801b172 <rcl_node_init+0x212>
 801afce:	4652      	mov	r2, sl
 801afd0:	4630      	mov	r0, r6
 801afd2:	a922      	add	r1, sp, #136	@ 0x88
 801afd4:	f8cd a088 	str.w	sl, [sp, #136]	@ 0x88
 801afd8:	f003 fa84 	bl	801e4e4 <rmw_validate_node_name>
 801afdc:	4682      	mov	sl, r0
 801afde:	2800      	cmp	r0, #0
 801afe0:	f040 80c3 	bne.w	801b16a <rcl_node_init+0x20a>
 801afe4:	9822      	ldr	r0, [sp, #136]	@ 0x88
 801afe6:	2800      	cmp	r0, #0
 801afe8:	f040 80f1 	bne.w	801b1ce <rcl_node_init+0x26e>
 801afec:	4628      	mov	r0, r5
 801afee:	f7e5 f981 	bl	80002f4 <strlen>
 801aff2:	2800      	cmp	r0, #0
 801aff4:	f040 80c0 	bne.w	801b178 <rcl_node_init+0x218>
 801aff8:	4d79      	ldr	r5, [pc, #484]	@ (801b1e0 <rcl_node_init+0x280>)
 801affa:	a922      	add	r1, sp, #136	@ 0x88
 801affc:	2200      	movs	r2, #0
 801affe:	4628      	mov	r0, r5
 801b000:	f003 fa52 	bl	801e4a8 <rmw_validate_namespace>
 801b004:	4682      	mov	sl, r0
 801b006:	2800      	cmp	r0, #0
 801b008:	f040 80af 	bne.w	801b16a <rcl_node_init+0x20a>
 801b00c:	9822      	ldr	r0, [sp, #136]	@ 0x88
 801b00e:	2800      	cmp	r0, #0
 801b010:	f040 80d5 	bne.w	801b1be <rcl_node_init+0x25e>
 801b014:	f8d8 3000 	ldr.w	r3, [r8]
 801b018:	2078      	movs	r0, #120	@ 0x78
 801b01a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801b01e:	4798      	blx	r3
 801b020:	4682      	mov	sl, r0
 801b022:	6060      	str	r0, [r4, #4]
 801b024:	2800      	cmp	r0, #0
 801b026:	f000 80cf 	beq.w	801b1c8 <rcl_node_init+0x268>
 801b02a:	2200      	movs	r2, #0
 801b02c:	2300      	movs	r3, #0
 801b02e:	a808      	add	r0, sp, #32
 801b030:	e9ca 231a 	strd	r2, r3, [sl, #104]	@ 0x68
 801b034:	e9ca 231c 	strd	r2, r3, [sl, #112]	@ 0x70
 801b038:	f000 f902 	bl	801b240 <rcl_node_get_default_options>
 801b03c:	a908      	add	r1, sp, #32
 801b03e:	4650      	mov	r0, sl
 801b040:	2268      	movs	r2, #104	@ 0x68
 801b042:	f007 f9ec 	bl	802241e <memcpy>
 801b046:	6861      	ldr	r1, [r4, #4]
 801b048:	4640      	mov	r0, r8
 801b04a:	6027      	str	r7, [r4, #0]
 801b04c:	f000 f906 	bl	801b25c <rcl_node_options_copy>
 801b050:	2800      	cmp	r0, #0
 801b052:	d158      	bne.n	801b106 <rcl_node_init+0x1a6>
 801b054:	4628      	mov	r0, r5
 801b056:	f7e5 f94d 	bl	80002f4 <strlen>
 801b05a:	4428      	add	r0, r5
 801b05c:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 801b060:	e9cd 5603 	strd	r5, r6, [sp, #12]
 801b064:	2b2f      	cmp	r3, #47	@ 0x2f
 801b066:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801b06a:	9300      	str	r3, [sp, #0]
 801b06c:	bf0c      	ite	eq
 801b06e:	4b5d      	ldreq	r3, [pc, #372]	@ (801b1e4 <rcl_node_init+0x284>)
 801b070:	4b5d      	ldrne	r3, [pc, #372]	@ (801b1e8 <rcl_node_init+0x288>)
 801b072:	9302      	str	r3, [sp, #8]
 801b074:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b078:	9301      	str	r3, [sp, #4]
 801b07a:	f8d4 a004 	ldr.w	sl, [r4, #4]
 801b07e:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 801b082:	f002 fdc1 	bl	801dc08 <rcutils_format_string_limit>
 801b086:	6823      	ldr	r3, [r4, #0]
 801b088:	f8ca 0074 	str.w	r0, [sl, #116]	@ 0x74
 801b08c:	4631      	mov	r1, r6
 801b08e:	6818      	ldr	r0, [r3, #0]
 801b090:	462a      	mov	r2, r5
 801b092:	6866      	ldr	r6, [r4, #4]
 801b094:	3028      	adds	r0, #40	@ 0x28
 801b096:	f003 fe4b 	bl	801ed30 <rmw_create_node>
 801b09a:	6863      	ldr	r3, [r4, #4]
 801b09c:	66b0      	str	r0, [r6, #104]	@ 0x68
 801b09e:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 801b0a0:	2800      	cmp	r0, #0
 801b0a2:	d032      	beq.n	801b10a <rcl_node_init+0x1aa>
 801b0a4:	f003 fed4 	bl	801ee50 <rmw_node_get_graph_guard_condition>
 801b0a8:	4682      	mov	sl, r0
 801b0aa:	b360      	cbz	r0, 801b106 <rcl_node_init+0x1a6>
 801b0ac:	f8d8 3000 	ldr.w	r3, [r8]
 801b0b0:	2008      	movs	r0, #8
 801b0b2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801b0b6:	6866      	ldr	r6, [r4, #4]
 801b0b8:	4798      	blx	r3
 801b0ba:	6863      	ldr	r3, [r4, #4]
 801b0bc:	66f0      	str	r0, [r6, #108]	@ 0x6c
 801b0be:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 801b0c2:	f1bb 0f00 	cmp.w	fp, #0
 801b0c6:	d020      	beq.n	801b10a <rcl_node_init+0x1aa>
 801b0c8:	a806      	add	r0, sp, #24
 801b0ca:	ae23      	add	r6, sp, #140	@ 0x8c
 801b0cc:	f006 f82a 	bl	8021124 <rcl_get_zero_initialized_guard_condition>
 801b0d0:	a806      	add	r0, sp, #24
 801b0d2:	6863      	ldr	r3, [r4, #4]
 801b0d4:	46c4      	mov	ip, r8
 801b0d6:	c803      	ldmia	r0, {r0, r1}
 801b0d8:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 801b0dc:	e88b 0003 	stmia.w	fp, {r0, r1}
 801b0e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b0e4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801b0e6:	f8dc 3000 	ldr.w	r3, [ip]
 801b0ea:	6033      	str	r3, [r6, #0]
 801b0ec:	ab28      	add	r3, sp, #160	@ 0xa0
 801b0ee:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 801b0f2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801b0f6:	4651      	mov	r1, sl
 801b0f8:	463a      	mov	r2, r7
 801b0fa:	4670      	mov	r0, lr
 801b0fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801b0fe:	f006 f869 	bl	80211d4 <rcl_guard_condition_init_from_rmw>
 801b102:	4682      	mov	sl, r0
 801b104:	b328      	cbz	r0, 801b152 <rcl_node_init+0x1f2>
 801b106:	6863      	ldr	r3, [r4, #4]
 801b108:	b1f3      	cbz	r3, 801b148 <rcl_node_init+0x1e8>
 801b10a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 801b10c:	b128      	cbz	r0, 801b11a <rcl_node_init+0x1ba>
 801b10e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b112:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801b116:	4798      	blx	r3
 801b118:	6863      	ldr	r3, [r4, #4]
 801b11a:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 801b11c:	b110      	cbz	r0, 801b124 <rcl_node_init+0x1c4>
 801b11e:	f003 fe19 	bl	801ed54 <rmw_destroy_node>
 801b122:	6863      	ldr	r3, [r4, #4]
 801b124:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801b126:	b148      	cbz	r0, 801b13c <rcl_node_init+0x1dc>
 801b128:	f006 f8b0 	bl	802128c <rcl_guard_condition_fini>
 801b12c:	6863      	ldr	r3, [r4, #4]
 801b12e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801b132:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801b134:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b138:	4798      	blx	r3
 801b13a:	6863      	ldr	r3, [r4, #4]
 801b13c:	4618      	mov	r0, r3
 801b13e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801b142:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b146:	4798      	blx	r3
 801b148:	2300      	movs	r3, #0
 801b14a:	f04f 0a01 	mov.w	sl, #1
 801b14e:	e9c4 3300 	strd	r3, r3, [r4]
 801b152:	f1b9 0f00 	cmp.w	r9, #0
 801b156:	d008      	beq.n	801b16a <rcl_node_init+0x20a>
 801b158:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b15c:	4628      	mov	r0, r5
 801b15e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801b162:	4798      	blx	r3
 801b164:	e001      	b.n	801b16a <rcl_node_init+0x20a>
 801b166:	f04f 0a0b 	mov.w	sl, #11
 801b16a:	4650      	mov	r0, sl
 801b16c:	b029      	add	sp, #164	@ 0xa4
 801b16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b172:	f04f 0a65 	mov.w	sl, #101	@ 0x65
 801b176:	e7f8      	b.n	801b16a <rcl_node_init+0x20a>
 801b178:	782b      	ldrb	r3, [r5, #0]
 801b17a:	2b2f      	cmp	r3, #47	@ 0x2f
 801b17c:	f43f af3d 	beq.w	801affa <rcl_node_init+0x9a>
 801b180:	9503      	str	r5, [sp, #12]
 801b182:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801b186:	9300      	str	r3, [sp, #0]
 801b188:	4b18      	ldr	r3, [pc, #96]	@ (801b1ec <rcl_node_init+0x28c>)
 801b18a:	9302      	str	r3, [sp, #8]
 801b18c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b190:	9301      	str	r3, [sp, #4]
 801b192:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 801b196:	f002 fd37 	bl	801dc08 <rcutils_format_string_limit>
 801b19a:	4605      	mov	r5, r0
 801b19c:	b1e0      	cbz	r0, 801b1d8 <rcl_node_init+0x278>
 801b19e:	2200      	movs	r2, #0
 801b1a0:	a922      	add	r1, sp, #136	@ 0x88
 801b1a2:	9222      	str	r2, [sp, #136]	@ 0x88
 801b1a4:	f003 f980 	bl	801e4a8 <rmw_validate_namespace>
 801b1a8:	4682      	mov	sl, r0
 801b1aa:	2800      	cmp	r0, #0
 801b1ac:	d1d4      	bne.n	801b158 <rcl_node_init+0x1f8>
 801b1ae:	46d9      	mov	r9, fp
 801b1b0:	e72c      	b.n	801b00c <rcl_node_init+0xac>
 801b1b2:	f04f 0a64 	mov.w	sl, #100	@ 0x64
 801b1b6:	4650      	mov	r0, sl
 801b1b8:	b029      	add	sp, #164	@ 0xa4
 801b1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b1be:	f04f 0aca 	mov.w	sl, #202	@ 0xca
 801b1c2:	f003 f983 	bl	801e4cc <rmw_namespace_validation_result_string>
 801b1c6:	e7c4      	b.n	801b152 <rcl_node_init+0x1f2>
 801b1c8:	f04f 0a0a 	mov.w	sl, #10
 801b1cc:	e7c1      	b.n	801b152 <rcl_node_init+0x1f2>
 801b1ce:	f04f 0ac9 	mov.w	sl, #201	@ 0xc9
 801b1d2:	f003 f9db 	bl	801e58c <rmw_node_name_validation_result_string>
 801b1d6:	e7c8      	b.n	801b16a <rcl_node_init+0x20a>
 801b1d8:	f04f 0a0a 	mov.w	sl, #10
 801b1dc:	e7c5      	b.n	801b16a <rcl_node_init+0x20a>
 801b1de:	bf00      	nop
 801b1e0:	08025264 	.word	0x08025264
 801b1e4:	080248e8 	.word	0x080248e8
 801b1e8:	0802526c 	.word	0x0802526c
 801b1ec:	08025268 	.word	0x08025268

0801b1f0 <rcl_node_is_valid>:
 801b1f0:	b130      	cbz	r0, 801b200 <rcl_node_is_valid+0x10>
 801b1f2:	6843      	ldr	r3, [r0, #4]
 801b1f4:	b123      	cbz	r3, 801b200 <rcl_node_is_valid+0x10>
 801b1f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801b1f8:	b113      	cbz	r3, 801b200 <rcl_node_is_valid+0x10>
 801b1fa:	6800      	ldr	r0, [r0, #0]
 801b1fc:	f7ff bc18 	b.w	801aa30 <rcl_context_is_valid>
 801b200:	2000      	movs	r0, #0
 801b202:	4770      	bx	lr

0801b204 <rcl_node_get_name>:
 801b204:	b120      	cbz	r0, 801b210 <rcl_node_get_name+0xc>
 801b206:	6840      	ldr	r0, [r0, #4]
 801b208:	b110      	cbz	r0, 801b210 <rcl_node_get_name+0xc>
 801b20a:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 801b20c:	b100      	cbz	r0, 801b210 <rcl_node_get_name+0xc>
 801b20e:	6880      	ldr	r0, [r0, #8]
 801b210:	4770      	bx	lr
 801b212:	bf00      	nop

0801b214 <rcl_node_get_namespace>:
 801b214:	b120      	cbz	r0, 801b220 <rcl_node_get_namespace+0xc>
 801b216:	6840      	ldr	r0, [r0, #4]
 801b218:	b110      	cbz	r0, 801b220 <rcl_node_get_namespace+0xc>
 801b21a:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 801b21c:	b100      	cbz	r0, 801b220 <rcl_node_get_namespace+0xc>
 801b21e:	68c0      	ldr	r0, [r0, #12]
 801b220:	4770      	bx	lr
 801b222:	bf00      	nop

0801b224 <rcl_node_get_options>:
 801b224:	b128      	cbz	r0, 801b232 <rcl_node_get_options+0xe>
 801b226:	6840      	ldr	r0, [r0, #4]
 801b228:	b118      	cbz	r0, 801b232 <rcl_node_get_options+0xe>
 801b22a:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 801b22c:	2b00      	cmp	r3, #0
 801b22e:	bf08      	it	eq
 801b230:	2000      	moveq	r0, #0
 801b232:	4770      	bx	lr

0801b234 <rcl_node_get_rmw_handle>:
 801b234:	b110      	cbz	r0, 801b23c <rcl_node_get_rmw_handle+0x8>
 801b236:	6840      	ldr	r0, [r0, #4]
 801b238:	b100      	cbz	r0, 801b23c <rcl_node_get_rmw_handle+0x8>
 801b23a:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 801b23c:	4770      	bx	lr
 801b23e:	bf00      	nop

0801b240 <rcl_node_get_default_options>:
 801b240:	b510      	push	{r4, lr}
 801b242:	4604      	mov	r4, r0
 801b244:	2268      	movs	r2, #104	@ 0x68
 801b246:	2100      	movs	r1, #0
 801b248:	f006 ffca 	bl	80221e0 <memset>
 801b24c:	4620      	mov	r0, r4
 801b24e:	f7fa f8b5 	bl	80153bc <rcutils_get_default_allocator>
 801b252:	2301      	movs	r3, #1
 801b254:	4620      	mov	r0, r4
 801b256:	7523      	strb	r3, [r4, #20]
 801b258:	bd10      	pop	{r4, pc}
 801b25a:	bf00      	nop

0801b25c <rcl_node_options_copy>:
 801b25c:	2800      	cmp	r0, #0
 801b25e:	bf18      	it	ne
 801b260:	4288      	cmpne	r0, r1
 801b262:	d01b      	beq.n	801b29c <rcl_node_options_copy+0x40>
 801b264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b266:	fab1 f681 	clz	r6, r1
 801b26a:	460c      	mov	r4, r1
 801b26c:	0976      	lsrs	r6, r6, #5
 801b26e:	b199      	cbz	r1, 801b298 <rcl_node_options_copy+0x3c>
 801b270:	4605      	mov	r5, r0
 801b272:	8a87      	ldrh	r7, [r0, #20]
 801b274:	4684      	mov	ip, r0
 801b276:	468e      	mov	lr, r1
 801b278:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b27a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b27e:	682b      	ldr	r3, [r5, #0]
 801b280:	2250      	movs	r2, #80	@ 0x50
 801b282:	f10c 0118 	add.w	r1, ip, #24
 801b286:	f104 0018 	add.w	r0, r4, #24
 801b28a:	f8ce 3000 	str.w	r3, [lr]
 801b28e:	82a7      	strh	r7, [r4, #20]
 801b290:	f007 f8c5 	bl	802241e <memcpy>
 801b294:	4630      	mov	r0, r6
 801b296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b298:	200b      	movs	r0, #11
 801b29a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b29c:	200b      	movs	r0, #11
 801b29e:	4770      	bx	lr

0801b2a0 <rcl_node_resolve_name>:
 801b2a0:	b082      	sub	sp, #8
 801b2a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2a6:	b091      	sub	sp, #68	@ 0x44
 801b2a8:	ac1a      	add	r4, sp, #104	@ 0x68
 801b2aa:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 801b2ae:	e884 000c 	stmia.w	r4, {r2, r3}
 801b2b2:	2800      	cmp	r0, #0
 801b2b4:	d03d      	beq.n	801b332 <rcl_node_resolve_name+0x92>
 801b2b6:	460c      	mov	r4, r1
 801b2b8:	4605      	mov	r5, r0
 801b2ba:	f7ff ffb3 	bl	801b224 <rcl_node_get_options>
 801b2be:	2800      	cmp	r0, #0
 801b2c0:	d03a      	beq.n	801b338 <rcl_node_resolve_name+0x98>
 801b2c2:	4628      	mov	r0, r5
 801b2c4:	f7ff ff9e 	bl	801b204 <rcl_node_get_name>
 801b2c8:	4606      	mov	r6, r0
 801b2ca:	4628      	mov	r0, r5
 801b2cc:	ad0b      	add	r5, sp, #44	@ 0x2c
 801b2ce:	f7ff ffa1 	bl	801b214 <rcl_node_get_namespace>
 801b2d2:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 801b2d6:	4607      	mov	r7, r0
 801b2d8:	46ac      	mov	ip, r5
 801b2da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b2de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b2e2:	f8de 3000 	ldr.w	r3, [lr]
 801b2e6:	f8cc 3000 	str.w	r3, [ip]
 801b2ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801b2ec:	b30b      	cbz	r3, 801b332 <rcl_node_resolve_name+0x92>
 801b2ee:	4689      	mov	r9, r1
 801b2f0:	f8dd a078 	ldr.w	sl, [sp, #120]	@ 0x78
 801b2f4:	f002 fe00 	bl	801def8 <rcutils_get_zero_initialized_string_map>
 801b2f8:	ab10      	add	r3, sp, #64	@ 0x40
 801b2fa:	9008      	str	r0, [sp, #32]
 801b2fc:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801b300:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b304:	2100      	movs	r1, #0
 801b306:	a808      	add	r0, sp, #32
 801b308:	e895 000c 	ldmia.w	r5, {r2, r3}
 801b30c:	f002 fe6a 	bl	801dfe4 <rcutils_string_map_init>
 801b310:	4683      	mov	fp, r0
 801b312:	b1a0      	cbz	r0, 801b33e <rcl_node_resolve_name+0x9e>
 801b314:	f7fa f86e 	bl	80153f4 <rcutils_get_error_string>
 801b318:	f7fa f882 	bl	8015420 <rcutils_reset_error>
 801b31c:	f1bb 0f0a 	cmp.w	fp, #10
 801b320:	bf18      	it	ne
 801b322:	f04f 0b01 	movne.w	fp, #1
 801b326:	4658      	mov	r0, fp
 801b328:	b011      	add	sp, #68	@ 0x44
 801b32a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b32e:	b002      	add	sp, #8
 801b330:	4770      	bx	lr
 801b332:	f04f 0b0b 	mov.w	fp, #11
 801b336:	e7f6      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b338:	f04f 0b01 	mov.w	fp, #1
 801b33c:	e7f3      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b33e:	9009      	str	r0, [sp, #36]	@ 0x24
 801b340:	9007      	str	r0, [sp, #28]
 801b342:	a808      	add	r0, sp, #32
 801b344:	f005 fee8 	bl	8021118 <rcl_get_default_topic_name_substitutions>
 801b348:	4683      	mov	fp, r0
 801b34a:	b180      	cbz	r0, 801b36e <rcl_node_resolve_name+0xce>
 801b34c:	280a      	cmp	r0, #10
 801b34e:	a808      	add	r0, sp, #32
 801b350:	bf18      	it	ne
 801b352:	f04f 0b01 	movne.w	fp, #1
 801b356:	f002 fe85 	bl	801e064 <rcutils_string_map_fini>
 801b35a:	4604      	mov	r4, r0
 801b35c:	2800      	cmp	r0, #0
 801b35e:	d15b      	bne.n	801b418 <rcl_node_resolve_name+0x178>
 801b360:	4651      	mov	r1, sl
 801b362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b364:	47c8      	blx	r9
 801b366:	4651      	mov	r1, sl
 801b368:	4620      	mov	r0, r4
 801b36a:	47c8      	blx	r9
 801b36c:	e7db      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b36e:	ab09      	add	r3, sp, #36	@ 0x24
 801b370:	46ec      	mov	ip, sp
 801b372:	9305      	str	r3, [sp, #20]
 801b374:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b376:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b37a:	682b      	ldr	r3, [r5, #0]
 801b37c:	463a      	mov	r2, r7
 801b37e:	4631      	mov	r1, r6
 801b380:	4620      	mov	r0, r4
 801b382:	f8cc 3000 	str.w	r3, [ip]
 801b386:	ab08      	add	r3, sp, #32
 801b388:	f005 fd66 	bl	8020e58 <rcl_expand_topic_name>
 801b38c:	4683      	mov	fp, r0
 801b38e:	b9d8      	cbnz	r0, 801b3c8 <rcl_node_resolve_name+0x128>
 801b390:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801b392:	4602      	mov	r2, r0
 801b394:	9009      	str	r0, [sp, #36]	@ 0x24
 801b396:	a90a      	add	r1, sp, #40	@ 0x28
 801b398:	4620      	mov	r0, r4
 801b39a:	f002 ffb5 	bl	801e308 <rmw_validate_full_topic_name>
 801b39e:	bb50      	cbnz	r0, 801b3f6 <rcl_node_resolve_name+0x156>
 801b3a0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801b3a2:	2d00      	cmp	r5, #0
 801b3a4:	d140      	bne.n	801b428 <rcl_node_resolve_name+0x188>
 801b3a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801b3a8:	a808      	add	r0, sp, #32
 801b3aa:	601c      	str	r4, [r3, #0]
 801b3ac:	f002 fe5a 	bl	801e064 <rcutils_string_map_fini>
 801b3b0:	4683      	mov	fp, r0
 801b3b2:	2800      	cmp	r0, #0
 801b3b4:	d043      	beq.n	801b43e <rcl_node_resolve_name+0x19e>
 801b3b6:	f7fa f81d 	bl	80153f4 <rcutils_get_error_string>
 801b3ba:	46a8      	mov	r8, r5
 801b3bc:	f04f 0b01 	mov.w	fp, #1
 801b3c0:	462c      	mov	r4, r5
 801b3c2:	f7fa f82d 	bl	8015420 <rcutils_reset_error>
 801b3c6:	e00a      	b.n	801b3de <rcl_node_resolve_name+0x13e>
 801b3c8:	2867      	cmp	r0, #103	@ 0x67
 801b3ca:	bf14      	ite	ne
 801b3cc:	f04f 0800 	movne.w	r8, #0
 801b3d0:	f008 0801 	andeq.w	r8, r8, #1
 801b3d4:	9c07      	ldr	r4, [sp, #28]
 801b3d6:	a808      	add	r0, sp, #32
 801b3d8:	f002 fe44 	bl	801e064 <rcutils_string_map_fini>
 801b3dc:	bb50      	cbnz	r0, 801b434 <rcl_node_resolve_name+0x194>
 801b3de:	4651      	mov	r1, sl
 801b3e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b3e2:	47c8      	blx	r9
 801b3e4:	4651      	mov	r1, sl
 801b3e6:	4620      	mov	r0, r4
 801b3e8:	47c8      	blx	r9
 801b3ea:	f1b8 0f00 	cmp.w	r8, #0
 801b3ee:	bf18      	it	ne
 801b3f0:	f04f 0b68 	movne.w	fp, #104	@ 0x68
 801b3f4:	e797      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b3f6:	f7f9 fffd 	bl	80153f4 <rcutils_get_error_string>
 801b3fa:	f7fa f811 	bl	8015420 <rcutils_reset_error>
 801b3fe:	a808      	add	r0, sp, #32
 801b400:	f002 fe30 	bl	801e064 <rcutils_string_map_fini>
 801b404:	b998      	cbnz	r0, 801b42e <rcl_node_resolve_name+0x18e>
 801b406:	4651      	mov	r1, sl
 801b408:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b40a:	47c8      	blx	r9
 801b40c:	4651      	mov	r1, sl
 801b40e:	4620      	mov	r0, r4
 801b410:	f04f 0b01 	mov.w	fp, #1
 801b414:	47c8      	blx	r9
 801b416:	e786      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b418:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801b41c:	f7f9 ffea 	bl	80153f4 <rcutils_get_error_string>
 801b420:	f7f9 fffe 	bl	8015420 <rcutils_reset_error>
 801b424:	4644      	mov	r4, r8
 801b426:	e7da      	b.n	801b3de <rcl_node_resolve_name+0x13e>
 801b428:	f04f 0b67 	mov.w	fp, #103	@ 0x67
 801b42c:	e7d3      	b.n	801b3d6 <rcl_node_resolve_name+0x136>
 801b42e:	46d8      	mov	r8, fp
 801b430:	f04f 0b01 	mov.w	fp, #1
 801b434:	f7f9 ffde 	bl	80153f4 <rcutils_get_error_string>
 801b438:	f7f9 fff2 	bl	8015420 <rcutils_reset_error>
 801b43c:	e7cf      	b.n	801b3de <rcl_node_resolve_name+0x13e>
 801b43e:	4651      	mov	r1, sl
 801b440:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b442:	47c8      	blx	r9
 801b444:	4651      	mov	r1, sl
 801b446:	4658      	mov	r0, fp
 801b448:	47c8      	blx	r9
 801b44a:	e76c      	b.n	801b326 <rcl_node_resolve_name+0x86>

0801b44c <exact_match_lookup>:
 801b44c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b44e:	f102 0708 	add.w	r7, r2, #8
 801b452:	460b      	mov	r3, r1
 801b454:	b085      	sub	sp, #20
 801b456:	4614      	mov	r4, r2
 801b458:	4606      	mov	r6, r0
 801b45a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801b45e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b462:	4618      	mov	r0, r3
 801b464:	4919      	ldr	r1, [pc, #100]	@ (801b4cc <exact_match_lookup+0x80>)
 801b466:	e894 000c 	ldmia.w	r4, {r2, r3}
 801b46a:	f002 fbbf 	bl	801dbec <rcutils_join_path>
 801b46e:	7833      	ldrb	r3, [r6, #0]
 801b470:	4605      	mov	r5, r0
 801b472:	2b2f      	cmp	r3, #47	@ 0x2f
 801b474:	d023      	beq.n	801b4be <exact_match_lookup+0x72>
 801b476:	f104 030c 	add.w	r3, r4, #12
 801b47a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b47e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b482:	1c70      	adds	r0, r6, #1
 801b484:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b488:	f002 fbb6 	bl	801dbf8 <rcutils_to_native_path>
 801b48c:	4606      	mov	r6, r0
 801b48e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801b492:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b496:	4631      	mov	r1, r6
 801b498:	4628      	mov	r0, r5
 801b49a:	e894 000c 	ldmia.w	r4, {r2, r3}
 801b49e:	f002 fba5 	bl	801dbec <rcutils_join_path>
 801b4a2:	4603      	mov	r3, r0
 801b4a4:	4630      	mov	r0, r6
 801b4a6:	6862      	ldr	r2, [r4, #4]
 801b4a8:	461e      	mov	r6, r3
 801b4aa:	6921      	ldr	r1, [r4, #16]
 801b4ac:	4790      	blx	r2
 801b4ae:	4628      	mov	r0, r5
 801b4b0:	4635      	mov	r5, r6
 801b4b2:	6863      	ldr	r3, [r4, #4]
 801b4b4:	6921      	ldr	r1, [r4, #16]
 801b4b6:	4798      	blx	r3
 801b4b8:	4628      	mov	r0, r5
 801b4ba:	b005      	add	sp, #20
 801b4bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b4be:	7873      	ldrb	r3, [r6, #1]
 801b4c0:	2b00      	cmp	r3, #0
 801b4c2:	d1d8      	bne.n	801b476 <exact_match_lookup+0x2a>
 801b4c4:	4628      	mov	r0, r5
 801b4c6:	b005      	add	sp, #20
 801b4c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b4ca:	bf00      	nop
 801b4cc:	080252b8 	.word	0x080252b8

0801b4d0 <rcl_get_secure_root>:
 801b4d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b4d4:	b085      	sub	sp, #20
 801b4d6:	b168      	cbz	r0, 801b4f4 <rcl_get_secure_root+0x24>
 801b4d8:	4607      	mov	r7, r0
 801b4da:	4608      	mov	r0, r1
 801b4dc:	460c      	mov	r4, r1
 801b4de:	f7f9 ff7b 	bl	80153d8 <rcutils_allocator_is_valid>
 801b4e2:	b138      	cbz	r0, 801b4f4 <rcl_get_secure_root+0x24>
 801b4e4:	2300      	movs	r3, #0
 801b4e6:	482d      	ldr	r0, [pc, #180]	@ (801b59c <rcl_get_secure_root+0xcc>)
 801b4e8:	a903      	add	r1, sp, #12
 801b4ea:	9303      	str	r3, [sp, #12]
 801b4ec:	f002 fb64 	bl	801dbb8 <rcutils_get_env>
 801b4f0:	4605      	mov	r5, r0
 801b4f2:	b120      	cbz	r0, 801b4fe <rcl_get_secure_root+0x2e>
 801b4f4:	2500      	movs	r5, #0
 801b4f6:	4628      	mov	r0, r5
 801b4f8:	b005      	add	sp, #20
 801b4fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b4fe:	9b03      	ldr	r3, [sp, #12]
 801b500:	781a      	ldrb	r2, [r3, #0]
 801b502:	2a00      	cmp	r2, #0
 801b504:	d0f6      	beq.n	801b4f4 <rcl_get_secure_root+0x24>
 801b506:	f104 090c 	add.w	r9, r4, #12
 801b50a:	e899 0003 	ldmia.w	r9, {r0, r1}
 801b50e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b512:	4618      	mov	r0, r3
 801b514:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b518:	f002 fcb0 	bl	801de7c <rcutils_strdup>
 801b51c:	4680      	mov	r8, r0
 801b51e:	2800      	cmp	r0, #0
 801b520:	d0e8      	beq.n	801b4f4 <rcl_get_secure_root+0x24>
 801b522:	a903      	add	r1, sp, #12
 801b524:	481e      	ldr	r0, [pc, #120]	@ (801b5a0 <rcl_get_secure_root+0xd0>)
 801b526:	9503      	str	r5, [sp, #12]
 801b528:	f002 fb46 	bl	801dbb8 <rcutils_get_env>
 801b52c:	b160      	cbz	r0, 801b548 <rcl_get_secure_root+0x78>
 801b52e:	2600      	movs	r6, #0
 801b530:	4630      	mov	r0, r6
 801b532:	6863      	ldr	r3, [r4, #4]
 801b534:	6921      	ldr	r1, [r4, #16]
 801b536:	4798      	blx	r3
 801b538:	4640      	mov	r0, r8
 801b53a:	6863      	ldr	r3, [r4, #4]
 801b53c:	6921      	ldr	r1, [r4, #16]
 801b53e:	4798      	blx	r3
 801b540:	4628      	mov	r0, r5
 801b542:	b005      	add	sp, #20
 801b544:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b548:	9b03      	ldr	r3, [sp, #12]
 801b54a:	781e      	ldrb	r6, [r3, #0]
 801b54c:	b1f6      	cbz	r6, 801b58c <rcl_get_secure_root+0xbc>
 801b54e:	e899 0003 	ldmia.w	r9, {r0, r1}
 801b552:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b556:	4618      	mov	r0, r3
 801b558:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b55c:	f002 fc8e 	bl	801de7c <rcutils_strdup>
 801b560:	4606      	mov	r6, r0
 801b562:	2800      	cmp	r0, #0
 801b564:	d0e3      	beq.n	801b52e <rcl_get_secure_root+0x5e>
 801b566:	4622      	mov	r2, r4
 801b568:	4641      	mov	r1, r8
 801b56a:	f7ff ff6f 	bl	801b44c <exact_match_lookup>
 801b56e:	4605      	mov	r5, r0
 801b570:	2d00      	cmp	r5, #0
 801b572:	d0dd      	beq.n	801b530 <rcl_get_secure_root+0x60>
 801b574:	4628      	mov	r0, r5
 801b576:	f002 fb37 	bl	801dbe8 <rcutils_is_directory>
 801b57a:	4603      	mov	r3, r0
 801b57c:	2800      	cmp	r0, #0
 801b57e:	d1d7      	bne.n	801b530 <rcl_get_secure_root+0x60>
 801b580:	4628      	mov	r0, r5
 801b582:	6921      	ldr	r1, [r4, #16]
 801b584:	461d      	mov	r5, r3
 801b586:	6863      	ldr	r3, [r4, #4]
 801b588:	4798      	blx	r3
 801b58a:	e7d1      	b.n	801b530 <rcl_get_secure_root+0x60>
 801b58c:	4622      	mov	r2, r4
 801b58e:	4638      	mov	r0, r7
 801b590:	4641      	mov	r1, r8
 801b592:	f7ff ff5b 	bl	801b44c <exact_match_lookup>
 801b596:	4605      	mov	r5, r0
 801b598:	e7ea      	b.n	801b570 <rcl_get_secure_root+0xa0>
 801b59a:	bf00      	nop
 801b59c:	080252c4 	.word	0x080252c4
 801b5a0:	080252dc 	.word	0x080252dc

0801b5a4 <rcl_get_security_options_from_environment>:
 801b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b5a8:	b082      	sub	sp, #8
 801b5aa:	2300      	movs	r3, #0
 801b5ac:	4606      	mov	r6, r0
 801b5ae:	460f      	mov	r7, r1
 801b5b0:	4821      	ldr	r0, [pc, #132]	@ (801b638 <rcl_get_security_options_from_environment+0x94>)
 801b5b2:	a901      	add	r1, sp, #4
 801b5b4:	4690      	mov	r8, r2
 801b5b6:	9301      	str	r3, [sp, #4]
 801b5b8:	f002 fafe 	bl	801dbb8 <rcutils_get_env>
 801b5bc:	b120      	cbz	r0, 801b5c8 <rcl_get_security_options_from_environment+0x24>
 801b5be:	2501      	movs	r5, #1
 801b5c0:	4628      	mov	r0, r5
 801b5c2:	b002      	add	sp, #8
 801b5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b5c8:	4604      	mov	r4, r0
 801b5ca:	491c      	ldr	r1, [pc, #112]	@ (801b63c <rcl_get_security_options_from_environment+0x98>)
 801b5cc:	9801      	ldr	r0, [sp, #4]
 801b5ce:	f7e4 fe87 	bl	80002e0 <strcmp>
 801b5d2:	4605      	mov	r5, r0
 801b5d4:	b9f0      	cbnz	r0, 801b614 <rcl_get_security_options_from_environment+0x70>
 801b5d6:	9001      	str	r0, [sp, #4]
 801b5d8:	f1b8 0f00 	cmp.w	r8, #0
 801b5dc:	d021      	beq.n	801b622 <rcl_get_security_options_from_environment+0x7e>
 801b5de:	a901      	add	r1, sp, #4
 801b5e0:	4817      	ldr	r0, [pc, #92]	@ (801b640 <rcl_get_security_options_from_environment+0x9c>)
 801b5e2:	f002 fae9 	bl	801dbb8 <rcutils_get_env>
 801b5e6:	2800      	cmp	r0, #0
 801b5e8:	d1e9      	bne.n	801b5be <rcl_get_security_options_from_environment+0x1a>
 801b5ea:	4916      	ldr	r1, [pc, #88]	@ (801b644 <rcl_get_security_options_from_environment+0xa0>)
 801b5ec:	9801      	ldr	r0, [sp, #4]
 801b5ee:	f7e4 fe77 	bl	80002e0 <strcmp>
 801b5f2:	4603      	mov	r3, r0
 801b5f4:	4639      	mov	r1, r7
 801b5f6:	4630      	mov	r0, r6
 801b5f8:	fab3 f383 	clz	r3, r3
 801b5fc:	095b      	lsrs	r3, r3, #5
 801b5fe:	f888 3000 	strb.w	r3, [r8]
 801b602:	f7ff ff65 	bl	801b4d0 <rcl_get_secure_root>
 801b606:	b170      	cbz	r0, 801b626 <rcl_get_security_options_from_environment+0x82>
 801b608:	f8c8 0004 	str.w	r0, [r8, #4]
 801b60c:	4628      	mov	r0, r5
 801b60e:	b002      	add	sp, #8
 801b610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b614:	4625      	mov	r5, r4
 801b616:	f888 4000 	strb.w	r4, [r8]
 801b61a:	4628      	mov	r0, r5
 801b61c:	b002      	add	sp, #8
 801b61e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b622:	250b      	movs	r5, #11
 801b624:	e7cc      	b.n	801b5c0 <rcl_get_security_options_from_environment+0x1c>
 801b626:	f898 5000 	ldrb.w	r5, [r8]
 801b62a:	f1a5 0501 	sub.w	r5, r5, #1
 801b62e:	fab5 f585 	clz	r5, r5
 801b632:	096d      	lsrs	r5, r5, #5
 801b634:	e7c4      	b.n	801b5c0 <rcl_get_security_options_from_environment+0x1c>
 801b636:	bf00      	nop
 801b638:	0802527c 	.word	0x0802527c
 801b63c:	08025290 	.word	0x08025290
 801b640:	08025298 	.word	0x08025298
 801b644:	080252b0 	.word	0x080252b0

0801b648 <rcl_get_zero_initialized_service>:
 801b648:	4b01      	ldr	r3, [pc, #4]	@ (801b650 <rcl_get_zero_initialized_service+0x8>)
 801b64a:	6818      	ldr	r0, [r3, #0]
 801b64c:	4770      	bx	lr
 801b64e:	bf00      	nop
 801b650:	080252fc 	.word	0x080252fc

0801b654 <rcl_service_init>:
 801b654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b658:	b088      	sub	sp, #32
 801b65a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801b65c:	b1ff      	cbz	r7, 801b69e <rcl_service_init+0x4a>
 801b65e:	f107 0a50 	add.w	sl, r7, #80	@ 0x50
 801b662:	4605      	mov	r5, r0
 801b664:	460e      	mov	r6, r1
 801b666:	4691      	mov	r9, r2
 801b668:	4650      	mov	r0, sl
 801b66a:	4698      	mov	r8, r3
 801b66c:	f7f9 feb4 	bl	80153d8 <rcutils_allocator_is_valid>
 801b670:	f080 0401 	eor.w	r4, r0, #1
 801b674:	b2e4      	uxtb	r4, r4
 801b676:	b994      	cbnz	r4, 801b69e <rcl_service_init+0x4a>
 801b678:	b18d      	cbz	r5, 801b69e <rcl_service_init+0x4a>
 801b67a:	4630      	mov	r0, r6
 801b67c:	f7ff fdb8 	bl	801b1f0 <rcl_node_is_valid>
 801b680:	2800      	cmp	r0, #0
 801b682:	d05d      	beq.n	801b740 <rcl_service_init+0xec>
 801b684:	f1b8 0f00 	cmp.w	r8, #0
 801b688:	d009      	beq.n	801b69e <rcl_service_init+0x4a>
 801b68a:	f1b9 0f00 	cmp.w	r9, #0
 801b68e:	d006      	beq.n	801b69e <rcl_service_init+0x4a>
 801b690:	682b      	ldr	r3, [r5, #0]
 801b692:	b14b      	cbz	r3, 801b6a8 <rcl_service_init+0x54>
 801b694:	2464      	movs	r4, #100	@ 0x64
 801b696:	4620      	mov	r0, r4
 801b698:	b008      	add	sp, #32
 801b69a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b69e:	240b      	movs	r4, #11
 801b6a0:	4620      	mov	r0, r4
 801b6a2:	b008      	add	sp, #32
 801b6a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b6a8:	aa07      	add	r2, sp, #28
 801b6aa:	9304      	str	r3, [sp, #16]
 801b6ac:	9307      	str	r3, [sp, #28]
 801b6ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801b6b2:	9205      	str	r2, [sp, #20]
 801b6b4:	2201      	movs	r2, #1
 801b6b6:	9203      	str	r2, [sp, #12]
 801b6b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b6bc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b6c0:	4641      	mov	r1, r8
 801b6c2:	4630      	mov	r0, r6
 801b6c4:	e89a 000c 	ldmia.w	sl, {r2, r3}
 801b6c8:	f7ff fdea 	bl	801b2a0 <rcl_node_resolve_name>
 801b6cc:	2800      	cmp	r0, #0
 801b6ce:	d146      	bne.n	801b75e <rcl_service_init+0x10a>
 801b6d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b6d2:	f44f 7088 	mov.w	r0, #272	@ 0x110
 801b6d6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801b6d8:	4798      	blx	r3
 801b6da:	6028      	str	r0, [r5, #0]
 801b6dc:	2800      	cmp	r0, #0
 801b6de:	d046      	beq.n	801b76e <rcl_service_init+0x11a>
 801b6e0:	4630      	mov	r0, r6
 801b6e2:	f7ff fda7 	bl	801b234 <rcl_node_get_rmw_handle>
 801b6e6:	463b      	mov	r3, r7
 801b6e8:	4649      	mov	r1, r9
 801b6ea:	9a07      	ldr	r2, [sp, #28]
 801b6ec:	682c      	ldr	r4, [r5, #0]
 801b6ee:	f003 fd05 	bl	801f0fc <rmw_create_service>
 801b6f2:	682b      	ldr	r3, [r5, #0]
 801b6f4:	f8c4 0108 	str.w	r0, [r4, #264]	@ 0x108
 801b6f8:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801b6fc:	b338      	cbz	r0, 801b74e <rcl_service_init+0xfa>
 801b6fe:	f103 0168 	add.w	r1, r3, #104	@ 0x68
 801b702:	f003 fe2d 	bl	801f360 <rmw_service_request_subscription_get_actual_qos>
 801b706:	bb00      	cbnz	r0, 801b74a <rcl_service_init+0xf6>
 801b708:	682b      	ldr	r3, [r5, #0]
 801b70a:	f103 01b8 	add.w	r1, r3, #184	@ 0xb8
 801b70e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801b712:	f003 fe11 	bl	801f338 <rmw_service_response_publisher_get_actual_qos>
 801b716:	4604      	mov	r4, r0
 801b718:	b9b8      	cbnz	r0, 801b74a <rcl_service_init+0xf6>
 801b71a:	6828      	ldr	r0, [r5, #0]
 801b71c:	2268      	movs	r2, #104	@ 0x68
 801b71e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801b722:	4639      	mov	r1, r7
 801b724:	f880 30b0 	strb.w	r3, [r0, #176]	@ 0xb0
 801b728:	f880 3100 	strb.w	r3, [r0, #256]	@ 0x100
 801b72c:	f006 fe77 	bl	802241e <memcpy>
 801b730:	9807      	ldr	r0, [sp, #28]
 801b732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b734:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801b736:	4798      	blx	r3
 801b738:	4620      	mov	r0, r4
 801b73a:	b008      	add	sp, #32
 801b73c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b740:	24c8      	movs	r4, #200	@ 0xc8
 801b742:	4620      	mov	r0, r4
 801b744:	b008      	add	sp, #32
 801b746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b74a:	682b      	ldr	r3, [r5, #0]
 801b74c:	b16b      	cbz	r3, 801b76a <rcl_service_init+0x116>
 801b74e:	4618      	mov	r0, r3
 801b750:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b752:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801b754:	2401      	movs	r4, #1
 801b756:	4790      	blx	r2
 801b758:	2300      	movs	r3, #0
 801b75a:	602b      	str	r3, [r5, #0]
 801b75c:	e7e8      	b.n	801b730 <rcl_service_init+0xdc>
 801b75e:	f1a0 0368 	sub.w	r3, r0, #104	@ 0x68
 801b762:	2b01      	cmp	r3, #1
 801b764:	d905      	bls.n	801b772 <rcl_service_init+0x11e>
 801b766:	280a      	cmp	r0, #10
 801b768:	d001      	beq.n	801b76e <rcl_service_init+0x11a>
 801b76a:	2401      	movs	r4, #1
 801b76c:	e7e0      	b.n	801b730 <rcl_service_init+0xdc>
 801b76e:	240a      	movs	r4, #10
 801b770:	e7de      	b.n	801b730 <rcl_service_init+0xdc>
 801b772:	2468      	movs	r4, #104	@ 0x68
 801b774:	e7dc      	b.n	801b730 <rcl_service_init+0xdc>
 801b776:	bf00      	nop

0801b778 <rcl_service_get_default_options>:
 801b778:	b530      	push	{r4, r5, lr}
 801b77a:	4d0f      	ldr	r5, [pc, #60]	@ (801b7b8 <rcl_service_get_default_options+0x40>)
 801b77c:	b087      	sub	sp, #28
 801b77e:	4604      	mov	r4, r0
 801b780:	2250      	movs	r2, #80	@ 0x50
 801b782:	490e      	ldr	r1, [pc, #56]	@ (801b7bc <rcl_service_get_default_options+0x44>)
 801b784:	4628      	mov	r0, r5
 801b786:	f006 fe4a 	bl	802241e <memcpy>
 801b78a:	4668      	mov	r0, sp
 801b78c:	f7f9 fe16 	bl	80153bc <rcutils_get_default_allocator>
 801b790:	46ec      	mov	ip, sp
 801b792:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 801b796:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b79a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b79e:	f8dc 3000 	ldr.w	r3, [ip]
 801b7a2:	2268      	movs	r2, #104	@ 0x68
 801b7a4:	4629      	mov	r1, r5
 801b7a6:	4620      	mov	r0, r4
 801b7a8:	f8ce 3000 	str.w	r3, [lr]
 801b7ac:	f006 fe37 	bl	802241e <memcpy>
 801b7b0:	4620      	mov	r0, r4
 801b7b2:	b007      	add	sp, #28
 801b7b4:	bd30      	pop	{r4, r5, pc}
 801b7b6:	bf00      	nop
 801b7b8:	24069280 	.word	0x24069280
 801b7bc:	08025300 	.word	0x08025300

0801b7c0 <rcl_service_get_rmw_handle>:
 801b7c0:	b118      	cbz	r0, 801b7ca <rcl_service_get_rmw_handle+0xa>
 801b7c2:	6800      	ldr	r0, [r0, #0]
 801b7c4:	b108      	cbz	r0, 801b7ca <rcl_service_get_rmw_handle+0xa>
 801b7c6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801b7ca:	4770      	bx	lr

0801b7cc <rcl_take_request>:
 801b7cc:	b570      	push	{r4, r5, r6, lr}
 801b7ce:	468e      	mov	lr, r1
 801b7d0:	b08c      	sub	sp, #48	@ 0x30
 801b7d2:	460c      	mov	r4, r1
 801b7d4:	4616      	mov	r6, r2
 801b7d6:	f10d 0c18 	add.w	ip, sp, #24
 801b7da:	4605      	mov	r5, r0
 801b7dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b7e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b7e4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801b7e8:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b7ec:	b30d      	cbz	r5, 801b832 <rcl_take_request+0x66>
 801b7ee:	682b      	ldr	r3, [r5, #0]
 801b7f0:	b1fb      	cbz	r3, 801b832 <rcl_take_request+0x66>
 801b7f2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801b7f6:	b1e0      	cbz	r0, 801b832 <rcl_take_request+0x66>
 801b7f8:	b336      	cbz	r6, 801b848 <rcl_take_request+0x7c>
 801b7fa:	2300      	movs	r3, #0
 801b7fc:	4632      	mov	r2, r6
 801b7fe:	a902      	add	r1, sp, #8
 801b800:	f88d 3007 	strb.w	r3, [sp, #7]
 801b804:	f10d 0307 	add.w	r3, sp, #7
 801b808:	f003 fb76 	bl	801eef8 <rmw_take_request>
 801b80c:	4605      	mov	r5, r0
 801b80e:	b198      	cbz	r0, 801b838 <rcl_take_request+0x6c>
 801b810:	280a      	cmp	r0, #10
 801b812:	bf18      	it	ne
 801b814:	2501      	movne	r5, #1
 801b816:	f10d 0e18 	add.w	lr, sp, #24
 801b81a:	46a4      	mov	ip, r4
 801b81c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b820:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b824:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801b828:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b82c:	4628      	mov	r0, r5
 801b82e:	b00c      	add	sp, #48	@ 0x30
 801b830:	bd70      	pop	{r4, r5, r6, pc}
 801b832:	f44f 7516 	mov.w	r5, #600	@ 0x258
 801b836:	e7ee      	b.n	801b816 <rcl_take_request+0x4a>
 801b838:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801b83c:	f240 2359 	movw	r3, #601	@ 0x259
 801b840:	2a00      	cmp	r2, #0
 801b842:	bf08      	it	eq
 801b844:	461d      	moveq	r5, r3
 801b846:	e7e6      	b.n	801b816 <rcl_take_request+0x4a>
 801b848:	250b      	movs	r5, #11
 801b84a:	e7e4      	b.n	801b816 <rcl_take_request+0x4a>

0801b84c <rcl_send_response>:
 801b84c:	b170      	cbz	r0, 801b86c <rcl_send_response+0x20>
 801b84e:	6800      	ldr	r0, [r0, #0]
 801b850:	b160      	cbz	r0, 801b86c <rcl_send_response+0x20>
 801b852:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801b856:	b148      	cbz	r0, 801b86c <rcl_send_response+0x20>
 801b858:	b169      	cbz	r1, 801b876 <rcl_send_response+0x2a>
 801b85a:	b510      	push	{r4, lr}
 801b85c:	b14a      	cbz	r2, 801b872 <rcl_send_response+0x26>
 801b85e:	f003 fba9 	bl	801efb4 <rmw_send_response>
 801b862:	b110      	cbz	r0, 801b86a <rcl_send_response+0x1e>
 801b864:	2802      	cmp	r0, #2
 801b866:	bf18      	it	ne
 801b868:	2001      	movne	r0, #1
 801b86a:	bd10      	pop	{r4, pc}
 801b86c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801b870:	4770      	bx	lr
 801b872:	200b      	movs	r0, #11
 801b874:	bd10      	pop	{r4, pc}
 801b876:	200b      	movs	r0, #11
 801b878:	4770      	bx	lr
 801b87a:	bf00      	nop

0801b87c <rcl_service_is_valid>:
 801b87c:	b130      	cbz	r0, 801b88c <rcl_service_is_valid+0x10>
 801b87e:	6800      	ldr	r0, [r0, #0]
 801b880:	b120      	cbz	r0, 801b88c <rcl_service_is_valid+0x10>
 801b882:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801b886:	3800      	subs	r0, #0
 801b888:	bf18      	it	ne
 801b88a:	2001      	movne	r0, #1
 801b88c:	4770      	bx	lr
 801b88e:	bf00      	nop

0801b890 <rcl_get_zero_initialized_subscription>:
 801b890:	4b01      	ldr	r3, [pc, #4]	@ (801b898 <rcl_get_zero_initialized_subscription+0x8>)
 801b892:	6818      	ldr	r0, [r3, #0]
 801b894:	4770      	bx	lr
 801b896:	bf00      	nop
 801b898:	08025350 	.word	0x08025350

0801b89c <rcl_subscription_init>:
 801b89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b8a0:	b088      	sub	sp, #32
 801b8a2:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801b8a4:	b1ff      	cbz	r7, 801b8e6 <rcl_subscription_init+0x4a>
 801b8a6:	f107 0a50 	add.w	sl, r7, #80	@ 0x50
 801b8aa:	4605      	mov	r5, r0
 801b8ac:	460e      	mov	r6, r1
 801b8ae:	4691      	mov	r9, r2
 801b8b0:	4650      	mov	r0, sl
 801b8b2:	4698      	mov	r8, r3
 801b8b4:	f7f9 fd90 	bl	80153d8 <rcutils_allocator_is_valid>
 801b8b8:	f080 0401 	eor.w	r4, r0, #1
 801b8bc:	b2e4      	uxtb	r4, r4
 801b8be:	b994      	cbnz	r4, 801b8e6 <rcl_subscription_init+0x4a>
 801b8c0:	b18d      	cbz	r5, 801b8e6 <rcl_subscription_init+0x4a>
 801b8c2:	4630      	mov	r0, r6
 801b8c4:	f7ff fc94 	bl	801b1f0 <rcl_node_is_valid>
 801b8c8:	2800      	cmp	r0, #0
 801b8ca:	d055      	beq.n	801b978 <rcl_subscription_init+0xdc>
 801b8cc:	f1b9 0f00 	cmp.w	r9, #0
 801b8d0:	d009      	beq.n	801b8e6 <rcl_subscription_init+0x4a>
 801b8d2:	f1b8 0f00 	cmp.w	r8, #0
 801b8d6:	d006      	beq.n	801b8e6 <rcl_subscription_init+0x4a>
 801b8d8:	682b      	ldr	r3, [r5, #0]
 801b8da:	b14b      	cbz	r3, 801b8f0 <rcl_subscription_init+0x54>
 801b8dc:	2464      	movs	r4, #100	@ 0x64
 801b8de:	4620      	mov	r0, r4
 801b8e0:	b008      	add	sp, #32
 801b8e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b8e6:	240b      	movs	r4, #11
 801b8e8:	4620      	mov	r0, r4
 801b8ea:	b008      	add	sp, #32
 801b8ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b8f0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 801b8f4:	aa07      	add	r2, sp, #28
 801b8f6:	9307      	str	r3, [sp, #28]
 801b8f8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 801b8fc:	9205      	str	r2, [sp, #20]
 801b8fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b902:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b906:	4641      	mov	r1, r8
 801b908:	4630      	mov	r0, r6
 801b90a:	e89a 000c 	ldmia.w	sl, {r2, r3}
 801b90e:	f7ff fcc7 	bl	801b2a0 <rcl_node_resolve_name>
 801b912:	2800      	cmp	r0, #0
 801b914:	d15f      	bne.n	801b9d6 <rcl_subscription_init+0x13a>
 801b916:	21c8      	movs	r1, #200	@ 0xc8
 801b918:	2001      	movs	r0, #1
 801b91a:	e9d7 3217 	ldrd	r3, r2, [r7, #92]	@ 0x5c
 801b91e:	4798      	blx	r3
 801b920:	6028      	str	r0, [r5, #0]
 801b922:	2800      	cmp	r0, #0
 801b924:	d05f      	beq.n	801b9e6 <rcl_subscription_init+0x14a>
 801b926:	4630      	mov	r0, r6
 801b928:	f7ff fc84 	bl	801b234 <rcl_node_get_rmw_handle>
 801b92c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 801b930:	4649      	mov	r1, r9
 801b932:	9a07      	ldr	r2, [sp, #28]
 801b934:	9300      	str	r3, [sp, #0]
 801b936:	463b      	mov	r3, r7
 801b938:	682c      	ldr	r4, [r5, #0]
 801b93a:	f003 fd25 	bl	801f388 <rmw_create_subscription>
 801b93e:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 801b942:	682c      	ldr	r4, [r5, #0]
 801b944:	f8d4 00c0 	ldr.w	r0, [r4, #192]	@ 0xc0
 801b948:	b348      	cbz	r0, 801b99e <rcl_subscription_init+0x102>
 801b94a:	f104 0170 	add.w	r1, r4, #112	@ 0x70
 801b94e:	f003 fe11 	bl	801f574 <rmw_subscription_get_actual_qos>
 801b952:	4604      	mov	r4, r0
 801b954:	b9a8      	cbnz	r0, 801b982 <rcl_subscription_init+0xe6>
 801b956:	6828      	ldr	r0, [r5, #0]
 801b958:	2270      	movs	r2, #112	@ 0x70
 801b95a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801b95e:	4639      	mov	r1, r7
 801b960:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 801b964:	f006 fd5b 	bl	802241e <memcpy>
 801b968:	9807      	ldr	r0, [sp, #28]
 801b96a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b96c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801b96e:	4798      	blx	r3
 801b970:	4620      	mov	r0, r4
 801b972:	b008      	add	sp, #32
 801b974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b978:	24c8      	movs	r4, #200	@ 0xc8
 801b97a:	4620      	mov	r0, r4
 801b97c:	b008      	add	sp, #32
 801b97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b982:	682c      	ldr	r4, [r5, #0]
 801b984:	b36c      	cbz	r4, 801b9e2 <rcl_subscription_init+0x146>
 801b986:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 801b98a:	b14b      	cbz	r3, 801b9a0 <rcl_subscription_init+0x104>
 801b98c:	4630      	mov	r0, r6
 801b98e:	f7ff fc51 	bl	801b234 <rcl_node_get_rmw_handle>
 801b992:	682b      	ldr	r3, [r5, #0]
 801b994:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 801b998:	f003 fe00 	bl	801f59c <rmw_destroy_subscription>
 801b99c:	682c      	ldr	r4, [r5, #0]
 801b99e:	b194      	cbz	r4, 801b9c6 <rcl_subscription_init+0x12a>
 801b9a0:	f104 0650 	add.w	r6, r4, #80	@ 0x50
 801b9a4:	4630      	mov	r0, r6
 801b9a6:	f7f9 fd17 	bl	80153d8 <rcutils_allocator_is_valid>
 801b9aa:	b158      	cbz	r0, 801b9c4 <rcl_subscription_init+0x128>
 801b9ac:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 801b9ae:	b148      	cbz	r0, 801b9c4 <rcl_subscription_init+0x128>
 801b9b0:	4631      	mov	r1, r6
 801b9b2:	f002 fbf9 	bl	801e1a8 <rmw_subscription_content_filter_options_fini>
 801b9b6:	4606      	mov	r6, r0
 801b9b8:	b9c8      	cbnz	r0, 801b9ee <rcl_subscription_init+0x152>
 801b9ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 801b9bc:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 801b9be:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 801b9c0:	4798      	blx	r3
 801b9c2:	66e6      	str	r6, [r4, #108]	@ 0x6c
 801b9c4:	682c      	ldr	r4, [r5, #0]
 801b9c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b9c8:	4620      	mov	r0, r4
 801b9ca:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801b9cc:	2401      	movs	r4, #1
 801b9ce:	4798      	blx	r3
 801b9d0:	2300      	movs	r3, #0
 801b9d2:	602b      	str	r3, [r5, #0]
 801b9d4:	e7c8      	b.n	801b968 <rcl_subscription_init+0xcc>
 801b9d6:	2867      	cmp	r0, #103	@ 0x67
 801b9d8:	d007      	beq.n	801b9ea <rcl_subscription_init+0x14e>
 801b9da:	2869      	cmp	r0, #105	@ 0x69
 801b9dc:	d005      	beq.n	801b9ea <rcl_subscription_init+0x14e>
 801b9de:	280a      	cmp	r0, #10
 801b9e0:	d001      	beq.n	801b9e6 <rcl_subscription_init+0x14a>
 801b9e2:	2401      	movs	r4, #1
 801b9e4:	e7c0      	b.n	801b968 <rcl_subscription_init+0xcc>
 801b9e6:	240a      	movs	r4, #10
 801b9e8:	e7be      	b.n	801b968 <rcl_subscription_init+0xcc>
 801b9ea:	2467      	movs	r4, #103	@ 0x67
 801b9ec:	e7bc      	b.n	801b968 <rcl_subscription_init+0xcc>
 801b9ee:	f7ff f801 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801b9f2:	682c      	ldr	r4, [r5, #0]
 801b9f4:	e7e7      	b.n	801b9c6 <rcl_subscription_init+0x12a>
 801b9f6:	bf00      	nop

0801b9f8 <rcl_subscription_get_default_options>:
 801b9f8:	b570      	push	{r4, r5, r6, lr}
 801b9fa:	4d14      	ldr	r5, [pc, #80]	@ (801ba4c <rcl_subscription_get_default_options+0x54>)
 801b9fc:	b08a      	sub	sp, #40	@ 0x28
 801b9fe:	4604      	mov	r4, r0
 801ba00:	2250      	movs	r2, #80	@ 0x50
 801ba02:	4913      	ldr	r1, [pc, #76]	@ (801ba50 <rcl_subscription_get_default_options+0x58>)
 801ba04:	4628      	mov	r0, r5
 801ba06:	f006 fd0a 	bl	802241e <memcpy>
 801ba0a:	a804      	add	r0, sp, #16
 801ba0c:	f7f9 fcd6 	bl	80153bc <rcutils_get_default_allocator>
 801ba10:	f10d 0c10 	add.w	ip, sp, #16
 801ba14:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 801ba18:	466e      	mov	r6, sp
 801ba1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ba1e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801ba22:	f8dc 3000 	ldr.w	r3, [ip]
 801ba26:	4630      	mov	r0, r6
 801ba28:	f8ce 3000 	str.w	r3, [lr]
 801ba2c:	f002 fbd6 	bl	801e1dc <rmw_get_default_subscription_options>
 801ba30:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 801ba34:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 801ba38:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801ba3c:	2270      	movs	r2, #112	@ 0x70
 801ba3e:	4629      	mov	r1, r5
 801ba40:	4620      	mov	r0, r4
 801ba42:	f006 fcec 	bl	802241e <memcpy>
 801ba46:	4620      	mov	r0, r4
 801ba48:	b00a      	add	sp, #40	@ 0x28
 801ba4a:	bd70      	pop	{r4, r5, r6, pc}
 801ba4c:	240692e8 	.word	0x240692e8
 801ba50:	08025358 	.word	0x08025358

0801ba54 <rcl_take>:
 801ba54:	2800      	cmp	r0, #0
 801ba56:	d049      	beq.n	801baec <rcl_take+0x98>
 801ba58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba5c:	4615      	mov	r5, r2
 801ba5e:	6802      	ldr	r2, [r0, #0]
 801ba60:	b0a4      	sub	sp, #144	@ 0x90
 801ba62:	4604      	mov	r4, r0
 801ba64:	2a00      	cmp	r2, #0
 801ba66:	d039      	beq.n	801badc <rcl_take+0x88>
 801ba68:	461f      	mov	r7, r3
 801ba6a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 801ba6e:	b3ab      	cbz	r3, 801badc <rcl_take+0x88>
 801ba70:	460e      	mov	r6, r1
 801ba72:	2900      	cmp	r1, #0
 801ba74:	d038      	beq.n	801bae8 <rcl_take+0x94>
 801ba76:	2d00      	cmp	r5, #0
 801ba78:	d03c      	beq.n	801baf4 <rcl_take+0xa0>
 801ba7a:	a802      	add	r0, sp, #8
 801ba7c:	f04f 0800 	mov.w	r8, #0
 801ba80:	f002 fc3a 	bl	801e2f8 <rmw_get_zero_initialized_message_info>
 801ba84:	f10d 0c08 	add.w	ip, sp, #8
 801ba88:	46ae      	mov	lr, r5
 801ba8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ba8e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801ba92:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ba96:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801ba9a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801ba9e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801baa2:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 801baa6:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 801baaa:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 801baae:	462b      	mov	r3, r5
 801bab0:	6820      	ldr	r0, [r4, #0]
 801bab2:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 801bab6:	4631      	mov	r1, r6
 801bab8:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 801babc:	9700      	str	r7, [sp, #0]
 801babe:	f003 fdcf 	bl	801f660 <rmw_take_with_info>
 801bac2:	4603      	mov	r3, r0
 801bac4:	b9c0      	cbnz	r0, 801baf8 <rcl_take+0xa4>
 801bac6:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 801baca:	f240 1291 	movw	r2, #401	@ 0x191
 801bace:	2900      	cmp	r1, #0
 801bad0:	bf08      	it	eq
 801bad2:	4613      	moveq	r3, r2
 801bad4:	4618      	mov	r0, r3
 801bad6:	b024      	add	sp, #144	@ 0x90
 801bad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801badc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801bae0:	4618      	mov	r0, r3
 801bae2:	b024      	add	sp, #144	@ 0x90
 801bae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bae8:	230b      	movs	r3, #11
 801baea:	e7f3      	b.n	801bad4 <rcl_take+0x80>
 801baec:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801baf0:	4618      	mov	r0, r3
 801baf2:	4770      	bx	lr
 801baf4:	ad14      	add	r5, sp, #80	@ 0x50
 801baf6:	e7c0      	b.n	801ba7a <rcl_take+0x26>
 801baf8:	f7fe ff7c 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801bafc:	4603      	mov	r3, r0
 801bafe:	e7e9      	b.n	801bad4 <rcl_take+0x80>

0801bb00 <rcl_subscription_get_rmw_handle>:
 801bb00:	b118      	cbz	r0, 801bb0a <rcl_subscription_get_rmw_handle+0xa>
 801bb02:	6800      	ldr	r0, [r0, #0]
 801bb04:	b108      	cbz	r0, 801bb0a <rcl_subscription_get_rmw_handle+0xa>
 801bb06:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 801bb0a:	4770      	bx	lr

0801bb0c <rcl_subscription_is_valid>:
 801bb0c:	b130      	cbz	r0, 801bb1c <rcl_subscription_is_valid+0x10>
 801bb0e:	6800      	ldr	r0, [r0, #0]
 801bb10:	b120      	cbz	r0, 801bb1c <rcl_subscription_is_valid+0x10>
 801bb12:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 801bb16:	3800      	subs	r0, #0
 801bb18:	bf18      	it	ne
 801bb1a:	2001      	movne	r0, #1
 801bb1c:	4770      	bx	lr
 801bb1e:	bf00      	nop

0801bb20 <rcl_get_system_time>:
 801bb20:	4608      	mov	r0, r1
 801bb22:	f7f9 bc99 	b.w	8015458 <rcutils_system_time_now>
 801bb26:	bf00      	nop

0801bb28 <rcl_get_steady_time>:
 801bb28:	4608      	mov	r0, r1
 801bb2a:	f7f9 bcbb 	b.w	80154a4 <rcutils_steady_time_now>
 801bb2e:	bf00      	nop

0801bb30 <rcl_get_ros_time>:
 801bb30:	7a03      	ldrb	r3, [r0, #8]
 801bb32:	b510      	push	{r4, lr}
 801bb34:	460c      	mov	r4, r1
 801bb36:	b143      	cbz	r3, 801bb4a <rcl_get_ros_time+0x1a>
 801bb38:	2105      	movs	r1, #5
 801bb3a:	f001 ff99 	bl	801da70 <__atomic_load_8>
 801bb3e:	4602      	mov	r2, r0
 801bb40:	460b      	mov	r3, r1
 801bb42:	2000      	movs	r0, #0
 801bb44:	e9c4 2300 	strd	r2, r3, [r4]
 801bb48:	bd10      	pop	{r4, pc}
 801bb4a:	4608      	mov	r0, r1
 801bb4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb50:	f7f9 bc82 	b.w	8015458 <rcutils_system_time_now>

0801bb54 <rcl_clock_init>:
 801bb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bb56:	4605      	mov	r5, r0
 801bb58:	4610      	mov	r0, r2
 801bb5a:	4614      	mov	r4, r2
 801bb5c:	460e      	mov	r6, r1
 801bb5e:	f7f9 fc3b 	bl	80153d8 <rcutils_allocator_is_valid>
 801bb62:	b128      	cbz	r0, 801bb70 <rcl_clock_init+0x1c>
 801bb64:	2d03      	cmp	r5, #3
 801bb66:	d803      	bhi.n	801bb70 <rcl_clock_init+0x1c>
 801bb68:	e8df f005 	tbb	[pc, r5]
 801bb6c:	0659301f 	.word	0x0659301f
 801bb70:	f04f 0c0b 	mov.w	ip, #11
 801bb74:	4660      	mov	r0, ip
 801bb76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bb78:	2c00      	cmp	r4, #0
 801bb7a:	d0f9      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bb7c:	fab6 f386 	clz	r3, r6
 801bb80:	095b      	lsrs	r3, r3, #5
 801bb82:	2e00      	cmp	r6, #0
 801bb84:	d0f4      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bb86:	6133      	str	r3, [r6, #16]
 801bb88:	469c      	mov	ip, r3
 801bb8a:	f106 0514 	add.w	r5, r6, #20
 801bb8e:	4f32      	ldr	r7, [pc, #200]	@ (801bc58 <rcl_clock_init+0x104>)
 801bb90:	f04f 0e03 	mov.w	lr, #3
 801bb94:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801bb98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bb9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801bb9c:	6823      	ldr	r3, [r4, #0]
 801bb9e:	4660      	mov	r0, ip
 801bba0:	602b      	str	r3, [r5, #0]
 801bba2:	60f7      	str	r7, [r6, #12]
 801bba4:	f886 e000 	strb.w	lr, [r6]
 801bba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bbaa:	2e00      	cmp	r6, #0
 801bbac:	d0e0      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bbae:	2300      	movs	r3, #0
 801bbb0:	f106 0514 	add.w	r5, r6, #20
 801bbb4:	7033      	strb	r3, [r6, #0]
 801bbb6:	469c      	mov	ip, r3
 801bbb8:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801bbbc:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801bbc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bbc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801bbc4:	6823      	ldr	r3, [r4, #0]
 801bbc6:	4660      	mov	r0, ip
 801bbc8:	602b      	str	r3, [r5, #0]
 801bbca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bbcc:	2c00      	cmp	r4, #0
 801bbce:	d0cf      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bbd0:	fab6 f586 	clz	r5, r6
 801bbd4:	096d      	lsrs	r5, r5, #5
 801bbd6:	2e00      	cmp	r6, #0
 801bbd8:	d0ca      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bbda:	46a6      	mov	lr, r4
 801bbdc:	7035      	strb	r5, [r6, #0]
 801bbde:	f106 0c14 	add.w	ip, r6, #20
 801bbe2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801bbe6:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801bbea:	e9c6 5503 	strd	r5, r5, [r6, #12]
 801bbee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bbf2:	f8de 3000 	ldr.w	r3, [lr]
 801bbf6:	2010      	movs	r0, #16
 801bbf8:	f8cc 3000 	str.w	r3, [ip]
 801bbfc:	6823      	ldr	r3, [r4, #0]
 801bbfe:	6921      	ldr	r1, [r4, #16]
 801bc00:	4798      	blx	r3
 801bc02:	6130      	str	r0, [r6, #16]
 801bc04:	b320      	cbz	r0, 801bc50 <rcl_clock_init+0xfc>
 801bc06:	2200      	movs	r2, #0
 801bc08:	2300      	movs	r3, #0
 801bc0a:	46ac      	mov	ip, r5
 801bc0c:	7205      	strb	r5, [r0, #8]
 801bc0e:	e9c0 2300 	strd	r2, r3, [r0]
 801bc12:	4a12      	ldr	r2, [pc, #72]	@ (801bc5c <rcl_clock_init+0x108>)
 801bc14:	2301      	movs	r3, #1
 801bc16:	4660      	mov	r0, ip
 801bc18:	60f2      	str	r2, [r6, #12]
 801bc1a:	7033      	strb	r3, [r6, #0]
 801bc1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bc1e:	2c00      	cmp	r4, #0
 801bc20:	d0a6      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bc22:	fab6 f386 	clz	r3, r6
 801bc26:	095b      	lsrs	r3, r3, #5
 801bc28:	2e00      	cmp	r6, #0
 801bc2a:	d0a1      	beq.n	801bb70 <rcl_clock_init+0x1c>
 801bc2c:	6133      	str	r3, [r6, #16]
 801bc2e:	469c      	mov	ip, r3
 801bc30:	f106 0514 	add.w	r5, r6, #20
 801bc34:	f8df e028 	ldr.w	lr, [pc, #40]	@ 801bc60 <rcl_clock_init+0x10c>
 801bc38:	2702      	movs	r7, #2
 801bc3a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801bc3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bc40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801bc42:	6823      	ldr	r3, [r4, #0]
 801bc44:	4660      	mov	r0, ip
 801bc46:	602b      	str	r3, [r5, #0]
 801bc48:	f8c6 e00c 	str.w	lr, [r6, #12]
 801bc4c:	7037      	strb	r7, [r6, #0]
 801bc4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bc50:	f04f 0c0a 	mov.w	ip, #10
 801bc54:	e78e      	b.n	801bb74 <rcl_clock_init+0x20>
 801bc56:	bf00      	nop
 801bc58:	0801bb29 	.word	0x0801bb29
 801bc5c:	0801bb31 	.word	0x0801bb31
 801bc60:	0801bb21 	.word	0x0801bb21

0801bc64 <rcl_clock_get_now>:
 801bc64:	b140      	cbz	r0, 801bc78 <rcl_clock_get_now+0x14>
 801bc66:	b139      	cbz	r1, 801bc78 <rcl_clock_get_now+0x14>
 801bc68:	7803      	ldrb	r3, [r0, #0]
 801bc6a:	b11b      	cbz	r3, 801bc74 <rcl_clock_get_now+0x10>
 801bc6c:	68c3      	ldr	r3, [r0, #12]
 801bc6e:	b10b      	cbz	r3, 801bc74 <rcl_clock_get_now+0x10>
 801bc70:	6900      	ldr	r0, [r0, #16]
 801bc72:	4718      	bx	r3
 801bc74:	2001      	movs	r0, #1
 801bc76:	4770      	bx	lr
 801bc78:	200b      	movs	r0, #11
 801bc7a:	4770      	bx	lr

0801bc7c <rcl_clock_add_jump_callback>:
 801bc7c:	b082      	sub	sp, #8
 801bc7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc82:	a906      	add	r1, sp, #24
 801bc84:	e9dd 560c 	ldrd	r5, r6, [sp, #48]	@ 0x30
 801bc88:	e881 000c 	stmia.w	r1, {r2, r3}
 801bc8c:	b330      	cbz	r0, 801bcdc <rcl_clock_add_jump_callback+0x60>
 801bc8e:	4604      	mov	r4, r0
 801bc90:	3014      	adds	r0, #20
 801bc92:	f7f9 fba1 	bl	80153d8 <rcutils_allocator_is_valid>
 801bc96:	b30d      	cbz	r5, 801bcdc <rcl_clock_add_jump_callback+0x60>
 801bc98:	f080 0301 	eor.w	r3, r0, #1
 801bc9c:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 801bca0:	d11c      	bne.n	801bcdc <rcl_clock_add_jump_callback+0x60>
 801bca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bca4:	2a00      	cmp	r2, #0
 801bca6:	db19      	blt.n	801bcdc <rcl_clock_add_jump_callback+0x60>
 801bca8:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 801bcac:	2901      	cmp	r1, #1
 801bcae:	f172 0200 	sbcs.w	r2, r2, #0
 801bcb2:	da13      	bge.n	801bcdc <rcl_clock_add_jump_callback+0x60>
 801bcb4:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 801bcb8:	2f00      	cmp	r7, #0
 801bcba:	d040      	beq.n	801bd3e <rcl_clock_add_jump_callback+0xc2>
 801bcbc:	4602      	mov	r2, r0
 801bcbe:	e003      	b.n	801bcc8 <rcl_clock_add_jump_callback+0x4c>
 801bcc0:	42bb      	cmp	r3, r7
 801bcc2:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 801bcc6:	d010      	beq.n	801bcea <rcl_clock_add_jump_callback+0x6e>
 801bcc8:	6811      	ldr	r1, [r2, #0]
 801bcca:	3301      	adds	r3, #1
 801bccc:	42a9      	cmp	r1, r5
 801bcce:	d1f7      	bne.n	801bcc0 <rcl_clock_add_jump_callback+0x44>
 801bcd0:	6a11      	ldr	r1, [r2, #32]
 801bcd2:	42b1      	cmp	r1, r6
 801bcd4:	d1f4      	bne.n	801bcc0 <rcl_clock_add_jump_callback+0x44>
 801bcd6:	f04f 0e01 	mov.w	lr, #1
 801bcda:	e001      	b.n	801bce0 <rcl_clock_add_jump_callback+0x64>
 801bcdc:	f04f 0e0b 	mov.w	lr, #11
 801bce0:	4670      	mov	r0, lr
 801bce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bce6:	b002      	add	sp, #8
 801bce8:	4770      	bx	lr
 801bcea:	3301      	adds	r3, #1
 801bcec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801bcf0:	00d9      	lsls	r1, r3, #3
 801bcf2:	69e3      	ldr	r3, [r4, #28]
 801bcf4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801bcf6:	4798      	blx	r3
 801bcf8:	b1f0      	cbz	r0, 801bd38 <rcl_clock_add_jump_callback+0xbc>
 801bcfa:	68a3      	ldr	r3, [r4, #8]
 801bcfc:	f10d 0c18 	add.w	ip, sp, #24
 801bd00:	6060      	str	r0, [r4, #4]
 801bd02:	f04f 0e00 	mov.w	lr, #0
 801bd06:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801bd0a:	f103 0801 	add.w	r8, r3, #1
 801bd0e:	f840 5032 	str.w	r5, [r0, r2, lsl #3]
 801bd12:	eb00 05c2 	add.w	r5, r0, r2, lsl #3
 801bd16:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801bd1a:	f105 0708 	add.w	r7, r5, #8
 801bd1e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801bd20:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801bd24:	e887 0003 	stmia.w	r7, {r0, r1}
 801bd28:	4670      	mov	r0, lr
 801bd2a:	622e      	str	r6, [r5, #32]
 801bd2c:	f8c4 8008 	str.w	r8, [r4, #8]
 801bd30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd34:	b002      	add	sp, #8
 801bd36:	4770      	bx	lr
 801bd38:	f04f 0e0a 	mov.w	lr, #10
 801bd3c:	e7d0      	b.n	801bce0 <rcl_clock_add_jump_callback+0x64>
 801bd3e:	2128      	movs	r1, #40	@ 0x28
 801bd40:	e7d7      	b.n	801bcf2 <rcl_clock_add_jump_callback+0x76>
 801bd42:	bf00      	nop

0801bd44 <rcl_clock_remove_jump_callback>:
 801bd44:	2800      	cmp	r0, #0
 801bd46:	d05f      	beq.n	801be08 <rcl_clock_remove_jump_callback+0xc4>
 801bd48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bd4c:	4605      	mov	r5, r0
 801bd4e:	3014      	adds	r0, #20
 801bd50:	460f      	mov	r7, r1
 801bd52:	4692      	mov	sl, r2
 801bd54:	f7f9 fb40 	bl	80153d8 <rcutils_allocator_is_valid>
 801bd58:	f080 0001 	eor.w	r0, r0, #1
 801bd5c:	b2c0      	uxtb	r0, r0
 801bd5e:	2800      	cmp	r0, #0
 801bd60:	d13f      	bne.n	801bde2 <rcl_clock_remove_jump_callback+0x9e>
 801bd62:	2f00      	cmp	r7, #0
 801bd64:	d03d      	beq.n	801bde2 <rcl_clock_remove_jump_callback+0x9e>
 801bd66:	f8d5 8008 	ldr.w	r8, [r5, #8]
 801bd6a:	f1b8 0f00 	cmp.w	r8, #0
 801bd6e:	d00c      	beq.n	801bd8a <rcl_clock_remove_jump_callback+0x46>
 801bd70:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801bd74:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 801bd78:	464c      	mov	r4, r9
 801bd7a:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 801bd7e:	6823      	ldr	r3, [r4, #0]
 801bd80:	42bb      	cmp	r3, r7
 801bd82:	d005      	beq.n	801bd90 <rcl_clock_remove_jump_callback+0x4c>
 801bd84:	3428      	adds	r4, #40	@ 0x28
 801bd86:	42a6      	cmp	r6, r4
 801bd88:	d1f9      	bne.n	801bd7e <rcl_clock_remove_jump_callback+0x3a>
 801bd8a:	2001      	movs	r0, #1
 801bd8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bd90:	6a23      	ldr	r3, [r4, #32]
 801bd92:	3428      	adds	r4, #40	@ 0x28
 801bd94:	42a6      	cmp	r6, r4
 801bd96:	d02f      	beq.n	801bdf8 <rcl_clock_remove_jump_callback+0xb4>
 801bd98:	4553      	cmp	r3, sl
 801bd9a:	d1f0      	bne.n	801bd7e <rcl_clock_remove_jump_callback+0x3a>
 801bd9c:	46a6      	mov	lr, r4
 801bd9e:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 801bda2:	3428      	adds	r4, #40	@ 0x28
 801bda4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801bda8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bdac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801bdb0:	42a6      	cmp	r6, r4
 801bdb2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bdb6:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801bdba:	e88c 0003 	stmia.w	ip, {r0, r1}
 801bdbe:	d1ed      	bne.n	801bd9c <rcl_clock_remove_jump_callback+0x58>
 801bdc0:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 801bdc4:	60ac      	str	r4, [r5, #8]
 801bdc6:	b17c      	cbz	r4, 801bde8 <rcl_clock_remove_jump_callback+0xa4>
 801bdc8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801bdcc:	69eb      	ldr	r3, [r5, #28]
 801bdce:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801bdd0:	4648      	mov	r0, r9
 801bdd2:	00e1      	lsls	r1, r4, #3
 801bdd4:	4798      	blx	r3
 801bdd6:	4603      	mov	r3, r0
 801bdd8:	b1c0      	cbz	r0, 801be0c <rcl_clock_remove_jump_callback+0xc8>
 801bdda:	2000      	movs	r0, #0
 801bddc:	606b      	str	r3, [r5, #4]
 801bdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bde2:	200b      	movs	r0, #11
 801bde4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bde8:	4648      	mov	r0, r9
 801bdea:	69ab      	ldr	r3, [r5, #24]
 801bdec:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 801bdee:	4798      	blx	r3
 801bdf0:	4620      	mov	r0, r4
 801bdf2:	606c      	str	r4, [r5, #4]
 801bdf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bdf8:	4553      	cmp	r3, sl
 801bdfa:	d1c6      	bne.n	801bd8a <rcl_clock_remove_jump_callback+0x46>
 801bdfc:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 801be00:	60ac      	str	r4, [r5, #8]
 801be02:	2c00      	cmp	r4, #0
 801be04:	d1e0      	bne.n	801bdc8 <rcl_clock_remove_jump_callback+0x84>
 801be06:	e7ef      	b.n	801bde8 <rcl_clock_remove_jump_callback+0xa4>
 801be08:	200b      	movs	r0, #11
 801be0a:	4770      	bx	lr
 801be0c:	200a      	movs	r0, #10
 801be0e:	e7e9      	b.n	801bde4 <rcl_clock_remove_jump_callback+0xa0>

0801be10 <_rcl_timer_time_jump>:
 801be10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801be14:	4605      	mov	r5, r0
 801be16:	b084      	sub	sp, #16
 801be18:	4614      	mov	r4, r2
 801be1a:	b131      	cbz	r1, 801be2a <_rcl_timer_time_jump+0x1a>
 801be1c:	7803      	ldrb	r3, [r0, #0]
 801be1e:	3b02      	subs	r3, #2
 801be20:	2b01      	cmp	r3, #1
 801be22:	d93f      	bls.n	801bea4 <_rcl_timer_time_jump+0x94>
 801be24:	b004      	add	sp, #16
 801be26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801be2a:	6813      	ldr	r3, [r2, #0]
 801be2c:	a902      	add	r1, sp, #8
 801be2e:	6818      	ldr	r0, [r3, #0]
 801be30:	f7ff ff18 	bl	801bc64 <rcl_clock_get_now>
 801be34:	2800      	cmp	r0, #0
 801be36:	d1f5      	bne.n	801be24 <_rcl_timer_time_jump+0x14>
 801be38:	6820      	ldr	r0, [r4, #0]
 801be3a:	2105      	movs	r1, #5
 801be3c:	3020      	adds	r0, #32
 801be3e:	f001 fe17 	bl	801da70 <__atomic_load_8>
 801be42:	6823      	ldr	r3, [r4, #0]
 801be44:	4681      	mov	r9, r0
 801be46:	4688      	mov	r8, r1
 801be48:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 801be4c:	2105      	movs	r1, #5
 801be4e:	f001 fe0f 	bl	801da70 <__atomic_load_8>
 801be52:	4607      	mov	r7, r0
 801be54:	6820      	ldr	r0, [r4, #0]
 801be56:	460e      	mov	r6, r1
 801be58:	2105      	movs	r1, #5
 801be5a:	3018      	adds	r0, #24
 801be5c:	f001 fe08 	bl	801da70 <__atomic_load_8>
 801be60:	782b      	ldrb	r3, [r5, #0]
 801be62:	4682      	mov	sl, r0
 801be64:	460d      	mov	r5, r1
 801be66:	3b02      	subs	r3, #2
 801be68:	9a02      	ldr	r2, [sp, #8]
 801be6a:	2b01      	cmp	r3, #1
 801be6c:	9b03      	ldr	r3, [sp, #12]
 801be6e:	d937      	bls.n	801bee0 <_rcl_timer_time_jump+0xd0>
 801be70:	42ba      	cmp	r2, r7
 801be72:	eb73 0106 	sbcs.w	r1, r3, r6
 801be76:	da60      	bge.n	801bf3a <_rcl_timer_time_jump+0x12a>
 801be78:	454a      	cmp	r2, r9
 801be7a:	eb73 0108 	sbcs.w	r1, r3, r8
 801be7e:	dad1      	bge.n	801be24 <_rcl_timer_time_jump+0x14>
 801be80:	eb1a 0202 	adds.w	r2, sl, r2
 801be84:	6820      	ldr	r0, [r4, #0]
 801be86:	eb43 0305 	adc.w	r3, r3, r5
 801be8a:	2505      	movs	r5, #5
 801be8c:	3028      	adds	r0, #40	@ 0x28
 801be8e:	9500      	str	r5, [sp, #0]
 801be90:	f001 fe24 	bl	801dadc <__atomic_store_8>
 801be94:	6820      	ldr	r0, [r4, #0]
 801be96:	9500      	str	r5, [sp, #0]
 801be98:	3020      	adds	r0, #32
 801be9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801be9e:	f001 fe1d 	bl	801dadc <__atomic_store_8>
 801bea2:	e7bf      	b.n	801be24 <_rcl_timer_time_jump+0x14>
 801bea4:	6813      	ldr	r3, [r2, #0]
 801bea6:	a902      	add	r1, sp, #8
 801bea8:	6818      	ldr	r0, [r3, #0]
 801beaa:	f7ff fedb 	bl	801bc64 <rcl_clock_get_now>
 801beae:	2800      	cmp	r0, #0
 801beb0:	d1b8      	bne.n	801be24 <_rcl_timer_time_jump+0x14>
 801beb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801beb6:	4313      	orrs	r3, r2
 801beb8:	d0b4      	beq.n	801be24 <_rcl_timer_time_jump+0x14>
 801beba:	6820      	ldr	r0, [r4, #0]
 801bebc:	2105      	movs	r1, #5
 801bebe:	3028      	adds	r0, #40	@ 0x28
 801bec0:	f001 fdd6 	bl	801da70 <__atomic_load_8>
 801bec4:	9d02      	ldr	r5, [sp, #8]
 801bec6:	4602      	mov	r2, r0
 801bec8:	9b03      	ldr	r3, [sp, #12]
 801beca:	6820      	ldr	r0, [r4, #0]
 801becc:	1b52      	subs	r2, r2, r5
 801bece:	f100 0030 	add.w	r0, r0, #48	@ 0x30
 801bed2:	eb61 0303 	sbc.w	r3, r1, r3
 801bed6:	2105      	movs	r1, #5
 801bed8:	9100      	str	r1, [sp, #0]
 801beda:	f001 fdff 	bl	801dadc <__atomic_store_8>
 801bede:	e7a1      	b.n	801be24 <_rcl_timer_time_jump+0x14>
 801bee0:	4313      	orrs	r3, r2
 801bee2:	d09f      	beq.n	801be24 <_rcl_timer_time_jump+0x14>
 801bee4:	6820      	ldr	r0, [r4, #0]
 801bee6:	f04f 0805 	mov.w	r8, #5
 801beea:	2300      	movs	r3, #0
 801beec:	2200      	movs	r2, #0
 801beee:	3030      	adds	r0, #48	@ 0x30
 801bef0:	f8cd 8000 	str.w	r8, [sp]
 801bef4:	f001 fe28 	bl	801db48 <__atomic_exchange_8>
 801bef8:	ea51 0300 	orrs.w	r3, r1, r0
 801befc:	4606      	mov	r6, r0
 801befe:	460f      	mov	r7, r1
 801bf00:	d090      	beq.n	801be24 <_rcl_timer_time_jump+0x14>
 801bf02:	9a02      	ldr	r2, [sp, #8]
 801bf04:	9b03      	ldr	r3, [sp, #12]
 801bf06:	1a12      	subs	r2, r2, r0
 801bf08:	f8cd 8000 	str.w	r8, [sp]
 801bf0c:	6820      	ldr	r0, [r4, #0]
 801bf0e:	eb63 0301 	sbc.w	r3, r3, r1
 801bf12:	eb12 020a 	adds.w	r2, r2, sl
 801bf16:	f100 0028 	add.w	r0, r0, #40	@ 0x28
 801bf1a:	eb43 0305 	adc.w	r3, r3, r5
 801bf1e:	f001 fddd 	bl	801dadc <__atomic_store_8>
 801bf22:	f8cd 8000 	str.w	r8, [sp]
 801bf26:	6820      	ldr	r0, [r4, #0]
 801bf28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bf2c:	3020      	adds	r0, #32
 801bf2e:	1b92      	subs	r2, r2, r6
 801bf30:	eb63 0307 	sbc.w	r3, r3, r7
 801bf34:	f001 fdd2 	bl	801dadc <__atomic_store_8>
 801bf38:	e774      	b.n	801be24 <_rcl_timer_time_jump+0x14>
 801bf3a:	6820      	ldr	r0, [r4, #0]
 801bf3c:	3008      	adds	r0, #8
 801bf3e:	f005 f9e7 	bl	8021310 <rcl_trigger_guard_condition>
 801bf42:	e76f      	b.n	801be24 <_rcl_timer_time_jump+0x14>

0801bf44 <rcl_get_zero_initialized_timer>:
 801bf44:	4b01      	ldr	r3, [pc, #4]	@ (801bf4c <rcl_get_zero_initialized_timer+0x8>)
 801bf46:	6818      	ldr	r0, [r3, #0]
 801bf48:	4770      	bx	lr
 801bf4a:	bf00      	nop
 801bf4c:	080253a8 	.word	0x080253a8

0801bf50 <rcl_timer_init>:
 801bf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf54:	b0ab      	sub	sp, #172	@ 0xac
 801bf56:	460d      	mov	r5, r1
 801bf58:	4604      	mov	r4, r0
 801bf5a:	4692      	mov	sl, r2
 801bf5c:	a837      	add	r0, sp, #220	@ 0xdc
 801bf5e:	9f35      	ldr	r7, [sp, #212]	@ 0xd4
 801bf60:	f8dd 80d0 	ldr.w	r8, [sp, #208]	@ 0xd0
 801bf64:	f7f9 fa38 	bl	80153d8 <rcutils_allocator_is_valid>
 801bf68:	fab5 f385 	clz	r3, r5
 801bf6c:	095b      	lsrs	r3, r3, #5
 801bf6e:	ea43 73d7 	orr.w	r3, r3, r7, lsr #31
 801bf72:	2c00      	cmp	r4, #0
 801bf74:	bf08      	it	eq
 801bf76:	f043 0301 	orreq.w	r3, r3, #1
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	d164      	bne.n	801c048 <rcl_timer_init+0xf8>
 801bf7e:	f080 0001 	eor.w	r0, r0, #1
 801bf82:	b2c0      	uxtb	r0, r0
 801bf84:	2800      	cmp	r0, #0
 801bf86:	d15f      	bne.n	801c048 <rcl_timer_init+0xf8>
 801bf88:	6823      	ldr	r3, [r4, #0]
 801bf8a:	b123      	cbz	r3, 801bf96 <rcl_timer_init+0x46>
 801bf8c:	2664      	movs	r6, #100	@ 0x64
 801bf8e:	4630      	mov	r0, r6
 801bf90:	b02b      	add	sp, #172	@ 0xac
 801bf92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf96:	a908      	add	r1, sp, #32
 801bf98:	4628      	mov	r0, r5
 801bf9a:	f7ff fe63 	bl	801bc64 <rcl_clock_get_now>
 801bf9e:	4606      	mov	r6, r0
 801bfa0:	2800      	cmp	r0, #0
 801bfa2:	d1f4      	bne.n	801bf8e <rcl_timer_init+0x3e>
 801bfa4:	f10d 0b18 	add.w	fp, sp, #24
 801bfa8:	ae0b      	add	r6, sp, #44	@ 0x2c
 801bfaa:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 801bfae:	4658      	mov	r0, fp
 801bfb0:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 801bfb4:	f005 f8b6 	bl	8021124 <rcl_get_zero_initialized_guard_condition>
 801bfb8:	e89b 0003 	ldmia.w	fp, {r0, r1}
 801bfbc:	e889 0003 	stmia.w	r9, {r0, r1}
 801bfc0:	4630      	mov	r0, r6
 801bfc2:	f005 f989 	bl	80212d8 <rcl_guard_condition_get_default_options>
 801bfc6:	ab0d      	add	r3, sp, #52	@ 0x34
 801bfc8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801bfcc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801bfd0:	4651      	mov	r1, sl
 801bfd2:	4648      	mov	r0, r9
 801bfd4:	e896 000c 	ldmia.w	r6, {r2, r3}
 801bfd8:	f005 f8ae 	bl	8021138 <rcl_guard_condition_init>
 801bfdc:	4606      	mov	r6, r0
 801bfde:	2800      	cmp	r0, #0
 801bfe0:	d1d5      	bne.n	801bf8e <rcl_timer_init+0x3e>
 801bfe2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801bfe4:	781b      	ldrb	r3, [r3, #0]
 801bfe6:	2b01      	cmp	r3, #1
 801bfe8:	d033      	beq.n	801c052 <rcl_timer_init+0x102>
 801bfea:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 801bfec:	4642      	mov	r2, r8
 801bfee:	463b      	mov	r3, r7
 801bff0:	f10d 0edc 	add.w	lr, sp, #220	@ 0xdc
 801bff4:	911a      	str	r1, [sp, #104]	@ 0x68
 801bff6:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 801bffa:	f04f 0a00 	mov.w	sl, #0
 801bffe:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 801c002:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801c006:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801c0b0 <rcl_timer_init+0x160>
 801c00a:	eb12 0008 	adds.w	r0, r2, r8
 801c00e:	eb47 0103 	adc.w	r1, r7, r3
 801c012:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 801c016:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 801c01a:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 801c01e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801c022:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c026:	f8de 3000 	ldr.w	r3, [lr]
 801c02a:	2050      	movs	r0, #80	@ 0x50
 801c02c:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 801c030:	4619      	mov	r1, r3
 801c032:	f8cc 3000 	str.w	r3, [ip]
 801c036:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 801c038:	4798      	blx	r3
 801c03a:	6020      	str	r0, [r4, #0]
 801c03c:	b358      	cbz	r0, 801c096 <rcl_timer_init+0x146>
 801c03e:	2250      	movs	r2, #80	@ 0x50
 801c040:	a916      	add	r1, sp, #88	@ 0x58
 801c042:	f006 f9ec 	bl	802241e <memcpy>
 801c046:	e7a2      	b.n	801bf8e <rcl_timer_init+0x3e>
 801c048:	260b      	movs	r6, #11
 801c04a:	4630      	mov	r0, r6
 801c04c:	b02b      	add	sp, #172	@ 0xac
 801c04e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c052:	2001      	movs	r0, #1
 801c054:	2100      	movs	r1, #0
 801c056:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 801c05a:	ab12      	add	r3, sp, #72	@ 0x48
 801c05c:	4a16      	ldr	r2, [pc, #88]	@ (801c0b8 <rcl_timer_init+0x168>)
 801c05e:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 801c062:	9405      	str	r4, [sp, #20]
 801c064:	9204      	str	r2, [sp, #16]
 801c066:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 801c06a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c06e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c072:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801c076:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801c078:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801c07c:	4628      	mov	r0, r5
 801c07e:	e89c 000c 	ldmia.w	ip, {r2, r3}
 801c082:	f7ff fdfb 	bl	801bc7c <rcl_clock_add_jump_callback>
 801c086:	4603      	mov	r3, r0
 801c088:	2800      	cmp	r0, #0
 801c08a:	d0ae      	beq.n	801bfea <rcl_timer_init+0x9a>
 801c08c:	4648      	mov	r0, r9
 801c08e:	461e      	mov	r6, r3
 801c090:	f005 f8fc 	bl	802128c <rcl_guard_condition_fini>
 801c094:	e77b      	b.n	801bf8e <rcl_timer_init+0x3e>
 801c096:	4648      	mov	r0, r9
 801c098:	260a      	movs	r6, #10
 801c09a:	f005 f8f7 	bl	802128c <rcl_guard_condition_fini>
 801c09e:	4622      	mov	r2, r4
 801c0a0:	4905      	ldr	r1, [pc, #20]	@ (801c0b8 <rcl_timer_init+0x168>)
 801c0a2:	4628      	mov	r0, r5
 801c0a4:	f7ff fe4e 	bl	801bd44 <rcl_clock_remove_jump_callback>
 801c0a8:	e771      	b.n	801bf8e <rcl_timer_init+0x3e>
 801c0aa:	bf00      	nop
 801c0ac:	f3af 8000 	nop.w
	...
 801c0b8:	0801be11 	.word	0x0801be11

0801c0bc <rcl_timer_call>:
 801c0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c0c0:	b087      	sub	sp, #28
 801c0c2:	2800      	cmp	r0, #0
 801c0c4:	d06c      	beq.n	801c1a0 <rcl_timer_call+0xe4>
 801c0c6:	6803      	ldr	r3, [r0, #0]
 801c0c8:	4604      	mov	r4, r0
 801c0ca:	2b00      	cmp	r3, #0
 801c0cc:	d062      	beq.n	801c194 <rcl_timer_call+0xd8>
 801c0ce:	f3bf 8f5b 	dmb	ish
 801c0d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801c0d6:	f3bf 8f5b 	dmb	ish
 801c0da:	2b00      	cmp	r3, #0
 801c0dc:	d14f      	bne.n	801c17e <rcl_timer_call+0xc2>
 801c0de:	6803      	ldr	r3, [r0, #0]
 801c0e0:	a904      	add	r1, sp, #16
 801c0e2:	6818      	ldr	r0, [r3, #0]
 801c0e4:	f7ff fdbe 	bl	801bc64 <rcl_clock_get_now>
 801c0e8:	4605      	mov	r5, r0
 801c0ea:	2800      	cmp	r0, #0
 801c0ec:	d149      	bne.n	801c182 <rcl_timer_call+0xc6>
 801c0ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	db49      	blt.n	801c18a <rcl_timer_call+0xce>
 801c0f6:	2605      	movs	r6, #5
 801c0f8:	6820      	ldr	r0, [r4, #0]
 801c0fa:	9600      	str	r6, [sp, #0]
 801c0fc:	3020      	adds	r0, #32
 801c0fe:	f001 fd23 	bl	801db48 <__atomic_exchange_8>
 801c102:	6823      	ldr	r3, [r4, #0]
 801c104:	4680      	mov	r8, r0
 801c106:	f3bf 8f5b 	dmb	ish
 801c10a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801c10e:	f3bf 8f5b 	dmb	ish
 801c112:	6820      	ldr	r0, [r4, #0]
 801c114:	4689      	mov	r9, r1
 801c116:	4631      	mov	r1, r6
 801c118:	3028      	adds	r0, #40	@ 0x28
 801c11a:	f001 fca9 	bl	801da70 <__atomic_load_8>
 801c11e:	460f      	mov	r7, r1
 801c120:	4631      	mov	r1, r6
 801c122:	4606      	mov	r6, r0
 801c124:	6820      	ldr	r0, [r4, #0]
 801c126:	3018      	adds	r0, #24
 801c128:	f001 fca2 	bl	801da70 <__atomic_load_8>
 801c12c:	4602      	mov	r2, r0
 801c12e:	9804      	ldr	r0, [sp, #16]
 801c130:	460b      	mov	r3, r1
 801c132:	18b6      	adds	r6, r6, r2
 801c134:	f8dd c014 	ldr.w	ip, [sp, #20]
 801c138:	4692      	mov	sl, r2
 801c13a:	eb47 0701 	adc.w	r7, r7, r1
 801c13e:	4286      	cmp	r6, r0
 801c140:	eb77 010c 	sbcs.w	r1, r7, ip
 801c144:	da04      	bge.n	801c150 <rcl_timer_call+0x94>
 801c146:	ea53 0102 	orrs.w	r1, r3, r2
 801c14a:	d12e      	bne.n	801c1aa <rcl_timer_call+0xee>
 801c14c:	4606      	mov	r6, r0
 801c14e:	4667      	mov	r7, ip
 801c150:	6820      	ldr	r0, [r4, #0]
 801c152:	2105      	movs	r1, #5
 801c154:	4632      	mov	r2, r6
 801c156:	463b      	mov	r3, r7
 801c158:	3028      	adds	r0, #40	@ 0x28
 801c15a:	9100      	str	r1, [sp, #0]
 801c15c:	f001 fcbe 	bl	801dadc <__atomic_store_8>
 801c160:	f1bb 0f00 	cmp.w	fp, #0
 801c164:	d00d      	beq.n	801c182 <rcl_timer_call+0xc6>
 801c166:	9a04      	ldr	r2, [sp, #16]
 801c168:	4620      	mov	r0, r4
 801c16a:	9b05      	ldr	r3, [sp, #20]
 801c16c:	ebb2 0208 	subs.w	r2, r2, r8
 801c170:	eb63 0309 	sbc.w	r3, r3, r9
 801c174:	47d8      	blx	fp
 801c176:	4628      	mov	r0, r5
 801c178:	b007      	add	sp, #28
 801c17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c17e:	f240 3521 	movw	r5, #801	@ 0x321
 801c182:	4628      	mov	r0, r5
 801c184:	b007      	add	sp, #28
 801c186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c18a:	2501      	movs	r5, #1
 801c18c:	4628      	mov	r0, r5
 801c18e:	b007      	add	sp, #28
 801c190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c194:	f44f 7548 	mov.w	r5, #800	@ 0x320
 801c198:	4628      	mov	r0, r5
 801c19a:	b007      	add	sp, #28
 801c19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c1a0:	250b      	movs	r5, #11
 801c1a2:	4628      	mov	r0, r5
 801c1a4:	b007      	add	sp, #28
 801c1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c1aa:	1b80      	subs	r0, r0, r6
 801c1ac:	eb6c 0107 	sbc.w	r1, ip, r7
 801c1b0:	3801      	subs	r0, #1
 801c1b2:	f161 0100 	sbc.w	r1, r1, #0
 801c1b6:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801c1ba:	f7e4 f8f9 	bl	80003b0 <__aeabi_ldivmod>
 801c1be:	9b02      	ldr	r3, [sp, #8]
 801c1c0:	3001      	adds	r0, #1
 801c1c2:	f141 0100 	adc.w	r1, r1, #0
 801c1c6:	fb00 f303 	mul.w	r3, r0, r3
 801c1ca:	fb01 330a 	mla	r3, r1, sl, r3
 801c1ce:	fba0 0a0a 	umull	r0, sl, r0, sl
 801c1d2:	1986      	adds	r6, r0, r6
 801c1d4:	4453      	add	r3, sl
 801c1d6:	eb43 0707 	adc.w	r7, r3, r7
 801c1da:	e7b9      	b.n	801c150 <rcl_timer_call+0x94>

0801c1dc <rcl_timer_is_ready>:
 801c1dc:	b570      	push	{r4, r5, r6, lr}
 801c1de:	b082      	sub	sp, #8
 801c1e0:	b380      	cbz	r0, 801c244 <rcl_timer_is_ready+0x68>
 801c1e2:	6803      	ldr	r3, [r0, #0]
 801c1e4:	4604      	mov	r4, r0
 801c1e6:	b38b      	cbz	r3, 801c24c <rcl_timer_is_ready+0x70>
 801c1e8:	460d      	mov	r5, r1
 801c1ea:	b359      	cbz	r1, 801c244 <rcl_timer_is_ready+0x68>
 801c1ec:	f3bf 8f5b 	dmb	ish
 801c1f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801c1f4:	f3bf 8f5b 	dmb	ish
 801c1f8:	b953      	cbnz	r3, 801c210 <rcl_timer_is_ready+0x34>
 801c1fa:	6803      	ldr	r3, [r0, #0]
 801c1fc:	4669      	mov	r1, sp
 801c1fe:	6818      	ldr	r0, [r3, #0]
 801c200:	f7ff fd30 	bl	801bc64 <rcl_clock_get_now>
 801c204:	4606      	mov	r6, r0
 801c206:	b148      	cbz	r0, 801c21c <rcl_timer_is_ready+0x40>
 801c208:	f240 3321 	movw	r3, #801	@ 0x321
 801c20c:	4298      	cmp	r0, r3
 801c20e:	d102      	bne.n	801c216 <rcl_timer_is_ready+0x3a>
 801c210:	2300      	movs	r3, #0
 801c212:	461e      	mov	r6, r3
 801c214:	702b      	strb	r3, [r5, #0]
 801c216:	4630      	mov	r0, r6
 801c218:	b002      	add	sp, #8
 801c21a:	bd70      	pop	{r4, r5, r6, pc}
 801c21c:	6820      	ldr	r0, [r4, #0]
 801c21e:	2105      	movs	r1, #5
 801c220:	3028      	adds	r0, #40	@ 0x28
 801c222:	f001 fc25 	bl	801da70 <__atomic_load_8>
 801c226:	9b00      	ldr	r3, [sp, #0]
 801c228:	1ac0      	subs	r0, r0, r3
 801c22a:	9b01      	ldr	r3, [sp, #4]
 801c22c:	eb61 0103 	sbc.w	r1, r1, r3
 801c230:	2801      	cmp	r0, #1
 801c232:	4630      	mov	r0, r6
 801c234:	f171 0300 	sbcs.w	r3, r1, #0
 801c238:	bfb4      	ite	lt
 801c23a:	2301      	movlt	r3, #1
 801c23c:	2300      	movge	r3, #0
 801c23e:	702b      	strb	r3, [r5, #0]
 801c240:	b002      	add	sp, #8
 801c242:	bd70      	pop	{r4, r5, r6, pc}
 801c244:	260b      	movs	r6, #11
 801c246:	4630      	mov	r0, r6
 801c248:	b002      	add	sp, #8
 801c24a:	bd70      	pop	{r4, r5, r6, pc}
 801c24c:	f44f 7648 	mov.w	r6, #800	@ 0x320
 801c250:	e7e1      	b.n	801c216 <rcl_timer_is_ready+0x3a>
 801c252:	bf00      	nop

0801c254 <rcl_timer_get_time_until_next_call>:
 801c254:	b570      	push	{r4, r5, r6, lr}
 801c256:	b082      	sub	sp, #8
 801c258:	b330      	cbz	r0, 801c2a8 <rcl_timer_get_time_until_next_call+0x54>
 801c25a:	6803      	ldr	r3, [r0, #0]
 801c25c:	4604      	mov	r4, r0
 801c25e:	b33b      	cbz	r3, 801c2b0 <rcl_timer_get_time_until_next_call+0x5c>
 801c260:	460d      	mov	r5, r1
 801c262:	b309      	cbz	r1, 801c2a8 <rcl_timer_get_time_until_next_call+0x54>
 801c264:	f3bf 8f5b 	dmb	ish
 801c268:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801c26c:	f3bf 8f5b 	dmb	ish
 801c270:	b9ab      	cbnz	r3, 801c29e <rcl_timer_get_time_until_next_call+0x4a>
 801c272:	6803      	ldr	r3, [r0, #0]
 801c274:	4669      	mov	r1, sp
 801c276:	6818      	ldr	r0, [r3, #0]
 801c278:	f7ff fcf4 	bl	801bc64 <rcl_clock_get_now>
 801c27c:	4606      	mov	r6, r0
 801c27e:	b958      	cbnz	r0, 801c298 <rcl_timer_get_time_until_next_call+0x44>
 801c280:	6820      	ldr	r0, [r4, #0]
 801c282:	2105      	movs	r1, #5
 801c284:	3028      	adds	r0, #40	@ 0x28
 801c286:	f001 fbf3 	bl	801da70 <__atomic_load_8>
 801c28a:	9b00      	ldr	r3, [sp, #0]
 801c28c:	1ac0      	subs	r0, r0, r3
 801c28e:	9b01      	ldr	r3, [sp, #4]
 801c290:	eb61 0103 	sbc.w	r1, r1, r3
 801c294:	6028      	str	r0, [r5, #0]
 801c296:	6069      	str	r1, [r5, #4]
 801c298:	4630      	mov	r0, r6
 801c29a:	b002      	add	sp, #8
 801c29c:	bd70      	pop	{r4, r5, r6, pc}
 801c29e:	f240 3621 	movw	r6, #801	@ 0x321
 801c2a2:	4630      	mov	r0, r6
 801c2a4:	b002      	add	sp, #8
 801c2a6:	bd70      	pop	{r4, r5, r6, pc}
 801c2a8:	260b      	movs	r6, #11
 801c2aa:	4630      	mov	r0, r6
 801c2ac:	b002      	add	sp, #8
 801c2ae:	bd70      	pop	{r4, r5, r6, pc}
 801c2b0:	f44f 7648 	mov.w	r6, #800	@ 0x320
 801c2b4:	e7f0      	b.n	801c298 <rcl_timer_get_time_until_next_call+0x44>
 801c2b6:	bf00      	nop

0801c2b8 <rcl_timer_get_guard_condition>:
 801c2b8:	b130      	cbz	r0, 801c2c8 <rcl_timer_get_guard_condition+0x10>
 801c2ba:	6800      	ldr	r0, [r0, #0]
 801c2bc:	b120      	cbz	r0, 801c2c8 <rcl_timer_get_guard_condition+0x10>
 801c2be:	68c3      	ldr	r3, [r0, #12]
 801c2c0:	b10b      	cbz	r3, 801c2c6 <rcl_timer_get_guard_condition+0xe>
 801c2c2:	3008      	adds	r0, #8
 801c2c4:	4770      	bx	lr
 801c2c6:	4618      	mov	r0, r3
 801c2c8:	4770      	bx	lr
 801c2ca:	bf00      	nop

0801c2cc <rcl_validate_enclave_name_with_size>:
 801c2cc:	2800      	cmp	r0, #0
 801c2ce:	d049      	beq.n	801c364 <rcl_validate_enclave_name_with_size+0x98>
 801c2d0:	b570      	push	{r4, r5, r6, lr}
 801c2d2:	4615      	mov	r5, r2
 801c2d4:	b0c2      	sub	sp, #264	@ 0x108
 801c2d6:	b19a      	cbz	r2, 801c300 <rcl_validate_enclave_name_with_size+0x34>
 801c2d8:	461e      	mov	r6, r3
 801c2da:	466a      	mov	r2, sp
 801c2dc:	ab01      	add	r3, sp, #4
 801c2de:	460c      	mov	r4, r1
 801c2e0:	f002 f88e 	bl	801e400 <rmw_validate_namespace_with_size>
 801c2e4:	4684      	mov	ip, r0
 801c2e6:	b9b8      	cbnz	r0, 801c318 <rcl_validate_enclave_name_with_size+0x4c>
 801c2e8:	9900      	ldr	r1, [sp, #0]
 801c2ea:	b171      	cbz	r1, 801c30a <rcl_validate_enclave_name_with_size+0x3e>
 801c2ec:	2907      	cmp	r1, #7
 801c2ee:	d019      	beq.n	801c324 <rcl_validate_enclave_name_with_size+0x58>
 801c2f0:	1e4b      	subs	r3, r1, #1
 801c2f2:	2b05      	cmp	r3, #5
 801c2f4:	d83a      	bhi.n	801c36c <rcl_validate_enclave_name_with_size+0xa0>
 801c2f6:	e8df f003 	tbb	[pc, r3]
 801c2fa:	2926      	.short	0x2926
 801c2fc:	1d322f2c 	.word	0x1d322f2c
 801c300:	f04f 0c0b 	mov.w	ip, #11
 801c304:	4660      	mov	r0, ip
 801c306:	b042      	add	sp, #264	@ 0x108
 801c308:	bd70      	pop	{r4, r5, r6, pc}
 801c30a:	2907      	cmp	r1, #7
 801c30c:	d00a      	beq.n	801c324 <rcl_validate_enclave_name_with_size+0x58>
 801c30e:	2300      	movs	r3, #0
 801c310:	4660      	mov	r0, ip
 801c312:	602b      	str	r3, [r5, #0]
 801c314:	b042      	add	sp, #264	@ 0x108
 801c316:	bd70      	pop	{r4, r5, r6, pc}
 801c318:	f7fe fb6c 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 801c31c:	4684      	mov	ip, r0
 801c31e:	4660      	mov	r0, ip
 801c320:	b042      	add	sp, #264	@ 0x108
 801c322:	bd70      	pop	{r4, r5, r6, pc}
 801c324:	2cff      	cmp	r4, #255	@ 0xff
 801c326:	d9f2      	bls.n	801c30e <rcl_validate_enclave_name_with_size+0x42>
 801c328:	6029      	str	r1, [r5, #0]
 801c32a:	2e00      	cmp	r6, #0
 801c32c:	d0ea      	beq.n	801c304 <rcl_validate_enclave_name_with_size+0x38>
 801c32e:	23fe      	movs	r3, #254	@ 0xfe
 801c330:	6033      	str	r3, [r6, #0]
 801c332:	e7e7      	b.n	801c304 <rcl_validate_enclave_name_with_size+0x38>
 801c334:	2306      	movs	r3, #6
 801c336:	602b      	str	r3, [r5, #0]
 801c338:	2e00      	cmp	r6, #0
 801c33a:	d0e3      	beq.n	801c304 <rcl_validate_enclave_name_with_size+0x38>
 801c33c:	9b01      	ldr	r3, [sp, #4]
 801c33e:	4660      	mov	r0, ip
 801c340:	6033      	str	r3, [r6, #0]
 801c342:	b042      	add	sp, #264	@ 0x108
 801c344:	bd70      	pop	{r4, r5, r6, pc}
 801c346:	2301      	movs	r3, #1
 801c348:	602b      	str	r3, [r5, #0]
 801c34a:	e7f5      	b.n	801c338 <rcl_validate_enclave_name_with_size+0x6c>
 801c34c:	2302      	movs	r3, #2
 801c34e:	602b      	str	r3, [r5, #0]
 801c350:	e7f2      	b.n	801c338 <rcl_validate_enclave_name_with_size+0x6c>
 801c352:	2303      	movs	r3, #3
 801c354:	602b      	str	r3, [r5, #0]
 801c356:	e7ef      	b.n	801c338 <rcl_validate_enclave_name_with_size+0x6c>
 801c358:	2304      	movs	r3, #4
 801c35a:	602b      	str	r3, [r5, #0]
 801c35c:	e7ec      	b.n	801c338 <rcl_validate_enclave_name_with_size+0x6c>
 801c35e:	2305      	movs	r3, #5
 801c360:	602b      	str	r3, [r5, #0]
 801c362:	e7e9      	b.n	801c338 <rcl_validate_enclave_name_with_size+0x6c>
 801c364:	f04f 0c0b 	mov.w	ip, #11
 801c368:	4660      	mov	r0, ip
 801c36a:	4770      	bx	lr
 801c36c:	460b      	mov	r3, r1
 801c36e:	4a04      	ldr	r2, [pc, #16]	@ (801c380 <rcl_validate_enclave_name_with_size+0xb4>)
 801c370:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801c374:	a802      	add	r0, sp, #8
 801c376:	f001 fd33 	bl	801dde0 <rcutils_snprintf>
 801c37a:	f04f 0c01 	mov.w	ip, #1
 801c37e:	e7c1      	b.n	801c304 <rcl_validate_enclave_name_with_size+0x38>
 801c380:	080253ac 	.word	0x080253ac

0801c384 <rcl_validate_enclave_name>:
 801c384:	b168      	cbz	r0, 801c3a2 <rcl_validate_enclave_name+0x1e>
 801c386:	b570      	push	{r4, r5, r6, lr}
 801c388:	460d      	mov	r5, r1
 801c38a:	4616      	mov	r6, r2
 801c38c:	4604      	mov	r4, r0
 801c38e:	f7e3 ffb1 	bl	80002f4 <strlen>
 801c392:	4633      	mov	r3, r6
 801c394:	4601      	mov	r1, r0
 801c396:	462a      	mov	r2, r5
 801c398:	4620      	mov	r0, r4
 801c39a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c39e:	f7ff bf95 	b.w	801c2cc <rcl_validate_enclave_name_with_size>
 801c3a2:	200b      	movs	r0, #11
 801c3a4:	4770      	bx	lr
 801c3a6:	bf00      	nop

0801c3a8 <rcl_get_zero_initialized_wait_set>:
 801c3a8:	b510      	push	{r4, lr}
 801c3aa:	4c08      	ldr	r4, [pc, #32]	@ (801c3cc <rcl_get_zero_initialized_wait_set+0x24>)
 801c3ac:	4686      	mov	lr, r0
 801c3ae:	4684      	mov	ip, r0
 801c3b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801c3b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c3b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801c3b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c3bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801c3be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c3c2:	6823      	ldr	r3, [r4, #0]
 801c3c4:	4670      	mov	r0, lr
 801c3c6:	f8cc 3000 	str.w	r3, [ip]
 801c3ca:	bd10      	pop	{r4, pc}
 801c3cc:	0802540c 	.word	0x0802540c

0801c3d0 <rcl_wait_set_is_valid>:
 801c3d0:	b118      	cbz	r0, 801c3da <rcl_wait_set_is_valid+0xa>
 801c3d2:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 801c3d4:	3800      	subs	r0, #0
 801c3d6:	bf18      	it	ne
 801c3d8:	2001      	movne	r0, #1
 801c3da:	4770      	bx	lr

0801c3dc <rcl_wait_set_fini>:
 801c3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3e0:	b082      	sub	sp, #8
 801c3e2:	2800      	cmp	r0, #0
 801c3e4:	f000 8095 	beq.w	801c512 <rcl_wait_set_fini+0x136>
 801c3e8:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801c3ea:	4604      	mov	r4, r0
 801c3ec:	2e00      	cmp	r6, #0
 801c3ee:	f000 808c 	beq.w	801c50a <rcl_wait_set_fini+0x12e>
 801c3f2:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 801c3f4:	f003 faf6 	bl	801f9e4 <rmw_destroy_wait_set>
 801c3f8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c3fa:	1e06      	subs	r6, r0, #0
 801c3fc:	bf18      	it	ne
 801c3fe:	f44f 7661 	movne.w	r6, #900	@ 0x384
 801c402:	2d00      	cmp	r5, #0
 801c404:	f000 8081 	beq.w	801c50a <rcl_wait_set_fini+0x12e>
 801c408:	2700      	movs	r7, #0
 801c40a:	6820      	ldr	r0, [r4, #0]
 801c40c:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801c410:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c412:	6067      	str	r7, [r4, #4]
 801c414:	602f      	str	r7, [r5, #0]
 801c416:	b120      	cbz	r0, 801c422 <rcl_wait_set_fini+0x46>
 801c418:	9101      	str	r1, [sp, #4]
 801c41a:	47c0      	blx	r8
 801c41c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c41e:	9901      	ldr	r1, [sp, #4]
 801c420:	6027      	str	r7, [r4, #0]
 801c422:	68a8      	ldr	r0, [r5, #8]
 801c424:	b120      	cbz	r0, 801c430 <rcl_wait_set_fini+0x54>
 801c426:	47c0      	blx	r8
 801c428:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c42a:	2300      	movs	r3, #0
 801c42c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 801c430:	f04f 0800 	mov.w	r8, #0
 801c434:	68a0      	ldr	r0, [r4, #8]
 801c436:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801c438:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c43a:	f8c4 800c 	str.w	r8, [r4, #12]
 801c43e:	f8c5 800c 	str.w	r8, [r5, #12]
 801c442:	b128      	cbz	r0, 801c450 <rcl_wait_set_fini+0x74>
 801c444:	47b8      	blx	r7
 801c446:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c448:	f8c4 8008 	str.w	r8, [r4, #8]
 801c44c:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801c44e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c450:	f04f 0800 	mov.w	r8, #0
 801c454:	6968      	ldr	r0, [r5, #20]
 801c456:	f8c5 8010 	str.w	r8, [r5, #16]
 801c45a:	b128      	cbz	r0, 801c468 <rcl_wait_set_fini+0x8c>
 801c45c:	47b8      	blx	r7
 801c45e:	f8c5 8014 	str.w	r8, [r5, #20]
 801c462:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c464:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801c466:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c468:	f04f 0800 	mov.w	r8, #0
 801c46c:	6920      	ldr	r0, [r4, #16]
 801c46e:	f8c4 8014 	str.w	r8, [r4, #20]
 801c472:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 801c476:	b128      	cbz	r0, 801c484 <rcl_wait_set_fini+0xa8>
 801c478:	47b8      	blx	r7
 801c47a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c47c:	f8c4 8010 	str.w	r8, [r4, #16]
 801c480:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801c482:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c484:	f04f 0800 	mov.w	r8, #0
 801c488:	69a0      	ldr	r0, [r4, #24]
 801c48a:	f8c4 801c 	str.w	r8, [r4, #28]
 801c48e:	f8c5 8018 	str.w	r8, [r5, #24]
 801c492:	b128      	cbz	r0, 801c4a0 <rcl_wait_set_fini+0xc4>
 801c494:	9101      	str	r1, [sp, #4]
 801c496:	47b8      	blx	r7
 801c498:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c49a:	9901      	ldr	r1, [sp, #4]
 801c49c:	f8c4 8018 	str.w	r8, [r4, #24]
 801c4a0:	6a28      	ldr	r0, [r5, #32]
 801c4a2:	b120      	cbz	r0, 801c4ae <rcl_wait_set_fini+0xd2>
 801c4a4:	47b8      	blx	r7
 801c4a6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c4a8:	2300      	movs	r3, #0
 801c4aa:	e9c5 3307 	strd	r3, r3, [r5, #28]
 801c4ae:	2700      	movs	r7, #0
 801c4b0:	6a20      	ldr	r0, [r4, #32]
 801c4b2:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801c4b6:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c4b8:	6267      	str	r7, [r4, #36]	@ 0x24
 801c4ba:	626f      	str	r7, [r5, #36]	@ 0x24
 801c4bc:	b120      	cbz	r0, 801c4c8 <rcl_wait_set_fini+0xec>
 801c4be:	9101      	str	r1, [sp, #4]
 801c4c0:	47c0      	blx	r8
 801c4c2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c4c4:	9901      	ldr	r1, [sp, #4]
 801c4c6:	6227      	str	r7, [r4, #32]
 801c4c8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 801c4ca:	b120      	cbz	r0, 801c4d6 <rcl_wait_set_fini+0xfa>
 801c4cc:	47c0      	blx	r8
 801c4ce:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c4d0:	2300      	movs	r3, #0
 801c4d2:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 801c4d6:	2700      	movs	r7, #0
 801c4d8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801c4da:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801c4de:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c4e0:	62e7      	str	r7, [r4, #44]	@ 0x2c
 801c4e2:	632f      	str	r7, [r5, #48]	@ 0x30
 801c4e4:	b120      	cbz	r0, 801c4f0 <rcl_wait_set_fini+0x114>
 801c4e6:	9101      	str	r1, [sp, #4]
 801c4e8:	47c0      	blx	r8
 801c4ea:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c4ec:	9901      	ldr	r1, [sp, #4]
 801c4ee:	62a7      	str	r7, [r4, #40]	@ 0x28
 801c4f0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 801c4f2:	b120      	cbz	r0, 801c4fe <rcl_wait_set_fini+0x122>
 801c4f4:	47c0      	blx	r8
 801c4f6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801c4f8:	2300      	movs	r3, #0
 801c4fa:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 801c4fe:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 801c500:	4628      	mov	r0, r5
 801c502:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801c504:	4798      	blx	r3
 801c506:	2300      	movs	r3, #0
 801c508:	6323      	str	r3, [r4, #48]	@ 0x30
 801c50a:	4630      	mov	r0, r6
 801c50c:	b002      	add	sp, #8
 801c50e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c512:	260b      	movs	r6, #11
 801c514:	4630      	mov	r0, r6
 801c516:	b002      	add	sp, #8
 801c518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801c51c <rcl_wait_set_add_subscription>:
 801c51c:	b318      	cbz	r0, 801c566 <rcl_wait_set_add_subscription+0x4a>
 801c51e:	b538      	push	{r3, r4, r5, lr}
 801c520:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801c522:	4604      	mov	r4, r0
 801c524:	b30b      	cbz	r3, 801c56a <rcl_wait_set_add_subscription+0x4e>
 801c526:	b319      	cbz	r1, 801c570 <rcl_wait_set_add_subscription+0x54>
 801c528:	681d      	ldr	r5, [r3, #0]
 801c52a:	6840      	ldr	r0, [r0, #4]
 801c52c:	4285      	cmp	r5, r0
 801c52e:	d217      	bcs.n	801c560 <rcl_wait_set_add_subscription+0x44>
 801c530:	1c68      	adds	r0, r5, #1
 801c532:	6018      	str	r0, [r3, #0]
 801c534:	6823      	ldr	r3, [r4, #0]
 801c536:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c53a:	b102      	cbz	r2, 801c53e <rcl_wait_set_add_subscription+0x22>
 801c53c:	6015      	str	r5, [r2, #0]
 801c53e:	4608      	mov	r0, r1
 801c540:	f7ff fade 	bl	801bb00 <rcl_subscription_get_rmw_handle>
 801c544:	b150      	cbz	r0, 801c55c <rcl_wait_set_add_subscription+0x40>
 801c546:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c548:	6842      	ldr	r2, [r0, #4]
 801c54a:	2000      	movs	r0, #0
 801c54c:	689b      	ldr	r3, [r3, #8]
 801c54e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c552:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801c554:	6853      	ldr	r3, [r2, #4]
 801c556:	3301      	adds	r3, #1
 801c558:	6053      	str	r3, [r2, #4]
 801c55a:	bd38      	pop	{r3, r4, r5, pc}
 801c55c:	2001      	movs	r0, #1
 801c55e:	bd38      	pop	{r3, r4, r5, pc}
 801c560:	f240 3086 	movw	r0, #902	@ 0x386
 801c564:	bd38      	pop	{r3, r4, r5, pc}
 801c566:	200b      	movs	r0, #11
 801c568:	4770      	bx	lr
 801c56a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801c56e:	bd38      	pop	{r3, r4, r5, pc}
 801c570:	200b      	movs	r0, #11
 801c572:	bd38      	pop	{r3, r4, r5, pc}

0801c574 <rcl_wait_set_clear>:
 801c574:	2800      	cmp	r0, #0
 801c576:	d074      	beq.n	801c662 <rcl_wait_set_clear+0xee>
 801c578:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801c57a:	b510      	push	{r4, lr}
 801c57c:	4604      	mov	r4, r0
 801c57e:	2b00      	cmp	r3, #0
 801c580:	d071      	beq.n	801c666 <rcl_wait_set_clear+0xf2>
 801c582:	6800      	ldr	r0, [r0, #0]
 801c584:	b138      	cbz	r0, 801c596 <rcl_wait_set_clear+0x22>
 801c586:	6862      	ldr	r2, [r4, #4]
 801c588:	2100      	movs	r1, #0
 801c58a:	0092      	lsls	r2, r2, #2
 801c58c:	f005 fe28 	bl	80221e0 <memset>
 801c590:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c592:	2200      	movs	r2, #0
 801c594:	601a      	str	r2, [r3, #0]
 801c596:	68a0      	ldr	r0, [r4, #8]
 801c598:	b138      	cbz	r0, 801c5aa <rcl_wait_set_clear+0x36>
 801c59a:	68e2      	ldr	r2, [r4, #12]
 801c59c:	2100      	movs	r1, #0
 801c59e:	0092      	lsls	r2, r2, #2
 801c5a0:	f005 fe1e 	bl	80221e0 <memset>
 801c5a4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c5a6:	2200      	movs	r2, #0
 801c5a8:	60da      	str	r2, [r3, #12]
 801c5aa:	69a0      	ldr	r0, [r4, #24]
 801c5ac:	b138      	cbz	r0, 801c5be <rcl_wait_set_clear+0x4a>
 801c5ae:	69e2      	ldr	r2, [r4, #28]
 801c5b0:	2100      	movs	r1, #0
 801c5b2:	0092      	lsls	r2, r2, #2
 801c5b4:	f005 fe14 	bl	80221e0 <memset>
 801c5b8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c5ba:	2200      	movs	r2, #0
 801c5bc:	619a      	str	r2, [r3, #24]
 801c5be:	6a20      	ldr	r0, [r4, #32]
 801c5c0:	b138      	cbz	r0, 801c5d2 <rcl_wait_set_clear+0x5e>
 801c5c2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801c5c4:	2100      	movs	r1, #0
 801c5c6:	0092      	lsls	r2, r2, #2
 801c5c8:	f005 fe0a 	bl	80221e0 <memset>
 801c5cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c5ce:	2200      	movs	r2, #0
 801c5d0:	625a      	str	r2, [r3, #36]	@ 0x24
 801c5d2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801c5d4:	b138      	cbz	r0, 801c5e6 <rcl_wait_set_clear+0x72>
 801c5d6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801c5d8:	2100      	movs	r1, #0
 801c5da:	0092      	lsls	r2, r2, #2
 801c5dc:	f005 fe00 	bl	80221e0 <memset>
 801c5e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c5e2:	2200      	movs	r2, #0
 801c5e4:	631a      	str	r2, [r3, #48]	@ 0x30
 801c5e6:	6920      	ldr	r0, [r4, #16]
 801c5e8:	b138      	cbz	r0, 801c5fa <rcl_wait_set_clear+0x86>
 801c5ea:	6962      	ldr	r2, [r4, #20]
 801c5ec:	2100      	movs	r1, #0
 801c5ee:	0092      	lsls	r2, r2, #2
 801c5f0:	f005 fdf6 	bl	80221e0 <memset>
 801c5f4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c5f6:	2200      	movs	r2, #0
 801c5f8:	641a      	str	r2, [r3, #64]	@ 0x40
 801c5fa:	6898      	ldr	r0, [r3, #8]
 801c5fc:	b138      	cbz	r0, 801c60e <rcl_wait_set_clear+0x9a>
 801c5fe:	685a      	ldr	r2, [r3, #4]
 801c600:	2100      	movs	r1, #0
 801c602:	0092      	lsls	r2, r2, #2
 801c604:	f005 fdec 	bl	80221e0 <memset>
 801c608:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c60a:	2200      	movs	r2, #0
 801c60c:	605a      	str	r2, [r3, #4]
 801c60e:	6958      	ldr	r0, [r3, #20]
 801c610:	b138      	cbz	r0, 801c622 <rcl_wait_set_clear+0xae>
 801c612:	691a      	ldr	r2, [r3, #16]
 801c614:	2100      	movs	r1, #0
 801c616:	0092      	lsls	r2, r2, #2
 801c618:	f005 fde2 	bl	80221e0 <memset>
 801c61c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c61e:	2200      	movs	r2, #0
 801c620:	611a      	str	r2, [r3, #16]
 801c622:	6a18      	ldr	r0, [r3, #32]
 801c624:	b138      	cbz	r0, 801c636 <rcl_wait_set_clear+0xc2>
 801c626:	69da      	ldr	r2, [r3, #28]
 801c628:	2100      	movs	r1, #0
 801c62a:	0092      	lsls	r2, r2, #2
 801c62c:	f005 fdd8 	bl	80221e0 <memset>
 801c630:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c632:	2200      	movs	r2, #0
 801c634:	61da      	str	r2, [r3, #28]
 801c636:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801c638:	b138      	cbz	r0, 801c64a <rcl_wait_set_clear+0xd6>
 801c63a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801c63c:	2100      	movs	r1, #0
 801c63e:	0092      	lsls	r2, r2, #2
 801c640:	f005 fdce 	bl	80221e0 <memset>
 801c644:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c646:	2200      	movs	r2, #0
 801c648:	629a      	str	r2, [r3, #40]	@ 0x28
 801c64a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 801c64c:	b140      	cbz	r0, 801c660 <rcl_wait_set_clear+0xec>
 801c64e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801c650:	2100      	movs	r1, #0
 801c652:	0092      	lsls	r2, r2, #2
 801c654:	f005 fdc4 	bl	80221e0 <memset>
 801c658:	2300      	movs	r3, #0
 801c65a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801c65c:	4618      	mov	r0, r3
 801c65e:	6353      	str	r3, [r2, #52]	@ 0x34
 801c660:	bd10      	pop	{r4, pc}
 801c662:	200b      	movs	r0, #11
 801c664:	4770      	bx	lr
 801c666:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801c66a:	bd10      	pop	{r4, pc}

0801c66c <rcl_wait_set_resize>:
 801c66c:	2800      	cmp	r0, #0
 801c66e:	f000 8180 	beq.w	801c972 <rcl_wait_set_resize+0x306>
 801c672:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c676:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 801c678:	b083      	sub	sp, #12
 801c67a:	4605      	mov	r5, r0
 801c67c:	2c00      	cmp	r4, #0
 801c67e:	f000 817a 	beq.w	801c976 <rcl_wait_set_resize+0x30a>
 801c682:	f04f 0900 	mov.w	r9, #0
 801c686:	461f      	mov	r7, r3
 801c688:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 801c68c:	4688      	mov	r8, r1
 801c68e:	4616      	mov	r6, r2
 801c690:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 801c694:	f8c0 9004 	str.w	r9, [r0, #4]
 801c698:	f8c4 9000 	str.w	r9, [r4]
 801c69c:	2900      	cmp	r1, #0
 801c69e:	f000 80bf 	beq.w	801c820 <rcl_wait_set_resize+0x1b4>
 801c6a2:	008c      	lsls	r4, r1, #2
 801c6a4:	4652      	mov	r2, sl
 801c6a6:	6800      	ldr	r0, [r0, #0]
 801c6a8:	4621      	mov	r1, r4
 801c6aa:	9301      	str	r3, [sp, #4]
 801c6ac:	4798      	blx	r3
 801c6ae:	9b01      	ldr	r3, [sp, #4]
 801c6b0:	6028      	str	r0, [r5, #0]
 801c6b2:	2800      	cmp	r0, #0
 801c6b4:	f000 80f6 	beq.w	801c8a4 <rcl_wait_set_resize+0x238>
 801c6b8:	4622      	mov	r2, r4
 801c6ba:	4649      	mov	r1, r9
 801c6bc:	9301      	str	r3, [sp, #4]
 801c6be:	f005 fd8f 	bl	80221e0 <memset>
 801c6c2:	f8c5 8004 	str.w	r8, [r5, #4]
 801c6c6:	4652      	mov	r2, sl
 801c6c8:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 801c6cc:	4621      	mov	r1, r4
 801c6ce:	9b01      	ldr	r3, [sp, #4]
 801c6d0:	f8d8 0008 	ldr.w	r0, [r8, #8]
 801c6d4:	f8c8 9004 	str.w	r9, [r8, #4]
 801c6d8:	4798      	blx	r3
 801c6da:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c6dc:	f8c8 0008 	str.w	r0, [r8, #8]
 801c6e0:	689b      	ldr	r3, [r3, #8]
 801c6e2:	2b00      	cmp	r3, #0
 801c6e4:	f000 814a 	beq.w	801c97c <rcl_wait_set_resize+0x310>
 801c6e8:	4622      	mov	r2, r4
 801c6ea:	4649      	mov	r1, r9
 801c6ec:	4618      	mov	r0, r3
 801c6ee:	f005 fd77 	bl	80221e0 <memset>
 801c6f2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c6f4:	f04f 0800 	mov.w	r8, #0
 801c6f8:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c6fc:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 801c700:	f8c5 800c 	str.w	r8, [r5, #12]
 801c704:	f8c4 800c 	str.w	r8, [r4, #12]
 801c708:	2e00      	cmp	r6, #0
 801c70a:	f040 809b 	bne.w	801c844 <rcl_wait_set_resize+0x1d8>
 801c70e:	68a8      	ldr	r0, [r5, #8]
 801c710:	b128      	cbz	r0, 801c71e <rcl_wait_set_resize+0xb2>
 801c712:	4649      	mov	r1, r9
 801c714:	4790      	blx	r2
 801c716:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c718:	60ae      	str	r6, [r5, #8]
 801c71a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c71e:	f04f 0800 	mov.w	r8, #0
 801c722:	19f6      	adds	r6, r6, r7
 801c724:	f8c4 8010 	str.w	r8, [r4, #16]
 801c728:	f040 80a2 	bne.w	801c870 <rcl_wait_set_resize+0x204>
 801c72c:	6960      	ldr	r0, [r4, #20]
 801c72e:	b130      	cbz	r0, 801c73e <rcl_wait_set_resize+0xd2>
 801c730:	4649      	mov	r1, r9
 801c732:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 801c734:	4798      	blx	r3
 801c736:	6166      	str	r6, [r4, #20]
 801c738:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c73a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c73e:	2600      	movs	r6, #0
 801c740:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 801c744:	616e      	str	r6, [r5, #20]
 801c746:	6426      	str	r6, [r4, #64]	@ 0x40
 801c748:	2f00      	cmp	r7, #0
 801c74a:	f040 80af 	bne.w	801c8ac <rcl_wait_set_resize+0x240>
 801c74e:	6928      	ldr	r0, [r5, #16]
 801c750:	b138      	cbz	r0, 801c762 <rcl_wait_set_resize+0xf6>
 801c752:	4649      	mov	r1, r9
 801c754:	47d0      	blx	sl
 801c756:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c758:	612f      	str	r7, [r5, #16]
 801c75a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c75e:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 801c762:	2600      	movs	r6, #0
 801c764:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c766:	61ee      	str	r6, [r5, #28]
 801c768:	61a6      	str	r6, [r4, #24]
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	f040 8093 	bne.w	801c896 <rcl_wait_set_resize+0x22a>
 801c770:	69a8      	ldr	r0, [r5, #24]
 801c772:	b120      	cbz	r0, 801c77e <rcl_wait_set_resize+0x112>
 801c774:	4649      	mov	r1, r9
 801c776:	47d0      	blx	sl
 801c778:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c77a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c77c:	61ab      	str	r3, [r5, #24]
 801c77e:	6a20      	ldr	r0, [r4, #32]
 801c780:	b128      	cbz	r0, 801c78e <rcl_wait_set_resize+0x122>
 801c782:	4649      	mov	r1, r9
 801c784:	47d0      	blx	sl
 801c786:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c788:	2300      	movs	r3, #0
 801c78a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801c78e:	2600      	movs	r6, #0
 801c790:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c792:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801c794:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 801c798:	626e      	str	r6, [r5, #36]	@ 0x24
 801c79a:	6266      	str	r6, [r4, #36]	@ 0x24
 801c79c:	2b00      	cmp	r3, #0
 801c79e:	f000 8098 	beq.w	801c8d2 <rcl_wait_set_resize+0x266>
 801c7a2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 801c7a6:	463a      	mov	r2, r7
 801c7a8:	6a28      	ldr	r0, [r5, #32]
 801c7aa:	4651      	mov	r1, sl
 801c7ac:	47c8      	blx	r9
 801c7ae:	6228      	str	r0, [r5, #32]
 801c7b0:	2800      	cmp	r0, #0
 801c7b2:	d077      	beq.n	801c8a4 <rcl_wait_set_resize+0x238>
 801c7b4:	4652      	mov	r2, sl
 801c7b6:	4631      	mov	r1, r6
 801c7b8:	f005 fd12 	bl	80221e0 <memset>
 801c7bc:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c7be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c7c0:	463a      	mov	r2, r7
 801c7c2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801c7c4:	4651      	mov	r1, sl
 801c7c6:	626b      	str	r3, [r5, #36]	@ 0x24
 801c7c8:	62a6      	str	r6, [r4, #40]	@ 0x28
 801c7ca:	47c8      	blx	r9
 801c7cc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c7ce:	62e0      	str	r0, [r4, #44]	@ 0x2c
 801c7d0:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 801c7d2:	2c00      	cmp	r4, #0
 801c7d4:	f000 80f2 	beq.w	801c9bc <rcl_wait_set_resize+0x350>
 801c7d8:	4620      	mov	r0, r4
 801c7da:	4652      	mov	r2, sl
 801c7dc:	4631      	mov	r1, r6
 801c7de:	f005 fcff 	bl	80221e0 <memset>
 801c7e2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c7e4:	2600      	movs	r6, #0
 801c7e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c7e8:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801c7ea:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 801c7ee:	62ee      	str	r6, [r5, #44]	@ 0x2c
 801c7f0:	6326      	str	r6, [r4, #48]	@ 0x30
 801c7f2:	2b00      	cmp	r3, #0
 801c7f4:	f040 8097 	bne.w	801c926 <rcl_wait_set_resize+0x2ba>
 801c7f8:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801c7fa:	b120      	cbz	r0, 801c806 <rcl_wait_set_resize+0x19a>
 801c7fc:	4639      	mov	r1, r7
 801c7fe:	47c0      	blx	r8
 801c800:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c802:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c804:	62ab      	str	r3, [r5, #40]	@ 0x28
 801c806:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 801c808:	2800      	cmp	r0, #0
 801c80a:	d04c      	beq.n	801c8a6 <rcl_wait_set_resize+0x23a>
 801c80c:	4639      	mov	r1, r7
 801c80e:	47c0      	blx	r8
 801c810:	2300      	movs	r3, #0
 801c812:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801c814:	4618      	mov	r0, r3
 801c816:	e9c2 330d 	strd	r3, r3, [r2, #52]	@ 0x34
 801c81a:	b003      	add	sp, #12
 801c81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c820:	6800      	ldr	r0, [r0, #0]
 801c822:	b120      	cbz	r0, 801c82e <rcl_wait_set_resize+0x1c2>
 801c824:	4651      	mov	r1, sl
 801c826:	47d8      	blx	fp
 801c828:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c82a:	f8c5 8000 	str.w	r8, [r5]
 801c82e:	68a0      	ldr	r0, [r4, #8]
 801c830:	2800      	cmp	r0, #0
 801c832:	f43f af5f 	beq.w	801c6f4 <rcl_wait_set_resize+0x88>
 801c836:	4651      	mov	r1, sl
 801c838:	47d8      	blx	fp
 801c83a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c83c:	2300      	movs	r3, #0
 801c83e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801c842:	e757      	b.n	801c6f4 <rcl_wait_set_resize+0x88>
 801c844:	00b4      	lsls	r4, r6, #2
 801c846:	464a      	mov	r2, r9
 801c848:	68a8      	ldr	r0, [r5, #8]
 801c84a:	4621      	mov	r1, r4
 801c84c:	4798      	blx	r3
 801c84e:	60a8      	str	r0, [r5, #8]
 801c850:	b340      	cbz	r0, 801c8a4 <rcl_wait_set_resize+0x238>
 801c852:	4622      	mov	r2, r4
 801c854:	4641      	mov	r1, r8
 801c856:	f005 fcc3 	bl	80221e0 <memset>
 801c85a:	f04f 0800 	mov.w	r8, #0
 801c85e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c860:	60ee      	str	r6, [r5, #12]
 801c862:	19f6      	adds	r6, r6, r7
 801c864:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c868:	f8c4 8010 	str.w	r8, [r4, #16]
 801c86c:	f43f af5e 	beq.w	801c72c <rcl_wait_set_resize+0xc0>
 801c870:	00b6      	lsls	r6, r6, #2
 801c872:	464a      	mov	r2, r9
 801c874:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 801c876:	6960      	ldr	r0, [r4, #20]
 801c878:	4631      	mov	r1, r6
 801c87a:	4798      	blx	r3
 801c87c:	4681      	mov	r9, r0
 801c87e:	6160      	str	r0, [r4, #20]
 801c880:	2800      	cmp	r0, #0
 801c882:	f000 8084 	beq.w	801c98e <rcl_wait_set_resize+0x322>
 801c886:	4632      	mov	r2, r6
 801c888:	4641      	mov	r1, r8
 801c88a:	f005 fca9 	bl	80221e0 <memset>
 801c88e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c890:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c894:	e753      	b.n	801c73e <rcl_wait_set_resize+0xd2>
 801c896:	009c      	lsls	r4, r3, #2
 801c898:	464a      	mov	r2, r9
 801c89a:	69a8      	ldr	r0, [r5, #24]
 801c89c:	4621      	mov	r1, r4
 801c89e:	47c0      	blx	r8
 801c8a0:	61a8      	str	r0, [r5, #24]
 801c8a2:	bb40      	cbnz	r0, 801c8f6 <rcl_wait_set_resize+0x28a>
 801c8a4:	200a      	movs	r0, #10
 801c8a6:	b003      	add	sp, #12
 801c8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c8ac:	00bc      	lsls	r4, r7, #2
 801c8ae:	464a      	mov	r2, r9
 801c8b0:	6928      	ldr	r0, [r5, #16]
 801c8b2:	4621      	mov	r1, r4
 801c8b4:	47c0      	blx	r8
 801c8b6:	6128      	str	r0, [r5, #16]
 801c8b8:	2800      	cmp	r0, #0
 801c8ba:	d0f3      	beq.n	801c8a4 <rcl_wait_set_resize+0x238>
 801c8bc:	4622      	mov	r2, r4
 801c8be:	4631      	mov	r1, r6
 801c8c0:	f005 fc8e 	bl	80221e0 <memset>
 801c8c4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c8c6:	616f      	str	r7, [r5, #20]
 801c8c8:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801c8cc:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 801c8d0:	e747      	b.n	801c762 <rcl_wait_set_resize+0xf6>
 801c8d2:	6a28      	ldr	r0, [r5, #32]
 801c8d4:	b120      	cbz	r0, 801c8e0 <rcl_wait_set_resize+0x274>
 801c8d6:	4639      	mov	r1, r7
 801c8d8:	47c0      	blx	r8
 801c8da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c8dc:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c8de:	622b      	str	r3, [r5, #32]
 801c8e0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801c8e2:	2800      	cmp	r0, #0
 801c8e4:	f43f af7e 	beq.w	801c7e4 <rcl_wait_set_resize+0x178>
 801c8e8:	4639      	mov	r1, r7
 801c8ea:	47c0      	blx	r8
 801c8ec:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c8ee:	2300      	movs	r3, #0
 801c8f0:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 801c8f4:	e776      	b.n	801c7e4 <rcl_wait_set_resize+0x178>
 801c8f6:	4622      	mov	r2, r4
 801c8f8:	4631      	mov	r1, r6
 801c8fa:	f005 fc71 	bl	80221e0 <memset>
 801c8fe:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 801c900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c902:	464a      	mov	r2, r9
 801c904:	6a38      	ldr	r0, [r7, #32]
 801c906:	4621      	mov	r1, r4
 801c908:	61eb      	str	r3, [r5, #28]
 801c90a:	61fe      	str	r6, [r7, #28]
 801c90c:	47c0      	blx	r8
 801c90e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c910:	6238      	str	r0, [r7, #32]
 801c912:	6a1f      	ldr	r7, [r3, #32]
 801c914:	2f00      	cmp	r7, #0
 801c916:	d04a      	beq.n	801c9ae <rcl_wait_set_resize+0x342>
 801c918:	4622      	mov	r2, r4
 801c91a:	4631      	mov	r1, r6
 801c91c:	4638      	mov	r0, r7
 801c91e:	f005 fc5f 	bl	80221e0 <memset>
 801c922:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801c924:	e733      	b.n	801c78e <rcl_wait_set_resize+0x122>
 801c926:	009c      	lsls	r4, r3, #2
 801c928:	463a      	mov	r2, r7
 801c92a:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801c92c:	4621      	mov	r1, r4
 801c92e:	47c8      	blx	r9
 801c930:	62a8      	str	r0, [r5, #40]	@ 0x28
 801c932:	2800      	cmp	r0, #0
 801c934:	d0b6      	beq.n	801c8a4 <rcl_wait_set_resize+0x238>
 801c936:	4622      	mov	r2, r4
 801c938:	4631      	mov	r1, r6
 801c93a:	f005 fc51 	bl	80221e0 <memset>
 801c93e:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 801c942:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c944:	463a      	mov	r2, r7
 801c946:	4621      	mov	r1, r4
 801c948:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 801c94c:	62eb      	str	r3, [r5, #44]	@ 0x2c
 801c94e:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 801c952:	47c8      	blx	r9
 801c954:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c956:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 801c95a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c95c:	2b00      	cmp	r3, #0
 801c95e:	d034      	beq.n	801c9ca <rcl_wait_set_resize+0x35e>
 801c960:	4622      	mov	r2, r4
 801c962:	4631      	mov	r1, r6
 801c964:	4618      	mov	r0, r3
 801c966:	f005 fc3b 	bl	80221e0 <memset>
 801c96a:	4630      	mov	r0, r6
 801c96c:	b003      	add	sp, #12
 801c96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c972:	200b      	movs	r0, #11
 801c974:	4770      	bx	lr
 801c976:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801c97a:	e794      	b.n	801c8a6 <rcl_wait_set_resize+0x23a>
 801c97c:	6828      	ldr	r0, [r5, #0]
 801c97e:	4651      	mov	r1, sl
 801c980:	9301      	str	r3, [sp, #4]
 801c982:	47d8      	blx	fp
 801c984:	9b01      	ldr	r3, [sp, #4]
 801c986:	200a      	movs	r0, #10
 801c988:	e9c5 3300 	strd	r3, r3, [r5]
 801c98c:	e78b      	b.n	801c8a6 <rcl_wait_set_resize+0x23a>
 801c98e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c990:	68a8      	ldr	r0, [r5, #8]
 801c992:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 801c994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801c996:	4798      	blx	r3
 801c998:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c99a:	6928      	ldr	r0, [r5, #16]
 801c99c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801c99e:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 801c9a0:	e9c5 9902 	strd	r9, r9, [r5, #8]
 801c9a4:	4790      	blx	r2
 801c9a6:	200a      	movs	r0, #10
 801c9a8:	e9c5 9904 	strd	r9, r9, [r5, #16]
 801c9ac:	e77b      	b.n	801c8a6 <rcl_wait_set_resize+0x23a>
 801c9ae:	69a8      	ldr	r0, [r5, #24]
 801c9b0:	4649      	mov	r1, r9
 801c9b2:	47d0      	blx	sl
 801c9b4:	200a      	movs	r0, #10
 801c9b6:	e9c5 7706 	strd	r7, r7, [r5, #24]
 801c9ba:	e774      	b.n	801c8a6 <rcl_wait_set_resize+0x23a>
 801c9bc:	6a28      	ldr	r0, [r5, #32]
 801c9be:	4639      	mov	r1, r7
 801c9c0:	47c0      	blx	r8
 801c9c2:	200a      	movs	r0, #10
 801c9c4:	e9c5 4408 	strd	r4, r4, [r5, #32]
 801c9c8:	e76d      	b.n	801c8a6 <rcl_wait_set_resize+0x23a>
 801c9ca:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801c9cc:	4639      	mov	r1, r7
 801c9ce:	9301      	str	r3, [sp, #4]
 801c9d0:	47c0      	blx	r8
 801c9d2:	9b01      	ldr	r3, [sp, #4]
 801c9d4:	200a      	movs	r0, #10
 801c9d6:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 801c9da:	e764      	b.n	801c8a6 <rcl_wait_set_resize+0x23a>

0801c9dc <rcl_wait_set_init>:
 801c9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c9e0:	b085      	sub	sp, #20
 801c9e2:	4605      	mov	r5, r0
 801c9e4:	460e      	mov	r6, r1
 801c9e6:	4617      	mov	r7, r2
 801c9e8:	a812      	add	r0, sp, #72	@ 0x48
 801c9ea:	4698      	mov	r8, r3
 801c9ec:	f8dd 9044 	ldr.w	r9, [sp, #68]	@ 0x44
 801c9f0:	f7f8 fcf2 	bl	80153d8 <rcutils_allocator_is_valid>
 801c9f4:	2d00      	cmp	r5, #0
 801c9f6:	d072      	beq.n	801cade <rcl_wait_set_init+0x102>
 801c9f8:	f080 0001 	eor.w	r0, r0, #1
 801c9fc:	b2c0      	uxtb	r0, r0
 801c9fe:	2800      	cmp	r0, #0
 801ca00:	d16d      	bne.n	801cade <rcl_wait_set_init+0x102>
 801ca02:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 801ca06:	f1ba 0f00 	cmp.w	sl, #0
 801ca0a:	d004      	beq.n	801ca16 <rcl_wait_set_init+0x3a>
 801ca0c:	2464      	movs	r4, #100	@ 0x64
 801ca0e:	4620      	mov	r0, r4
 801ca10:	b005      	add	sp, #20
 801ca12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ca16:	f1b9 0f00 	cmp.w	r9, #0
 801ca1a:	d060      	beq.n	801cade <rcl_wait_set_init+0x102>
 801ca1c:	4648      	mov	r0, r9
 801ca1e:	f7fe f807 	bl	801aa30 <rcl_context_is_valid>
 801ca22:	2800      	cmp	r0, #0
 801ca24:	d068      	beq.n	801caf8 <rcl_wait_set_init+0x11c>
 801ca26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801ca28:	205c      	movs	r0, #92	@ 0x5c
 801ca2a:	9916      	ldr	r1, [sp, #88]	@ 0x58
 801ca2c:	4798      	blx	r3
 801ca2e:	6328      	str	r0, [r5, #48]	@ 0x30
 801ca30:	2800      	cmp	r0, #0
 801ca32:	d063      	beq.n	801cafc <rcl_wait_set_init+0x120>
 801ca34:	225c      	movs	r2, #92	@ 0x5c
 801ca36:	4651      	mov	r1, sl
 801ca38:	f005 fbd2 	bl	80221e0 <memset>
 801ca3c:	ac12      	add	r4, sp, #72	@ 0x48
 801ca3e:	f8d5 b030 	ldr.w	fp, [r5, #48]	@ 0x30
 801ca42:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 801ca46:	f10b 0c48 	add.w	ip, fp, #72	@ 0x48
 801ca4a:	f8cb 9044 	str.w	r9, [fp, #68]	@ 0x44
 801ca4e:	eb03 0e02 	add.w	lr, r3, r2
 801ca52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ca54:	f8d9 9000 	ldr.w	r9, [r9]
 801ca58:	449e      	add	lr, r3
 801ca5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ca5c:	e9cb aa01 	strd	sl, sl, [fp, #4]
 801ca60:	e9cb aa04 	strd	sl, sl, [fp, #16]
 801ca64:	e9cb aa07 	strd	sl, sl, [fp, #28]
 801ca68:	e9cb aa0a 	strd	sl, sl, [fp, #40]	@ 0x28
 801ca6c:	e9cb aa0d 	strd	sl, sl, [fp, #52]	@ 0x34
 801ca70:	44be      	add	lr, r7
 801ca72:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ca76:	6823      	ldr	r3, [r4, #0]
 801ca78:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 801ca7c:	f109 0028 	add.w	r0, r9, #40	@ 0x28
 801ca80:	f8cc 3000 	str.w	r3, [ip]
 801ca84:	f002 ffa4 	bl	801f9d0 <rmw_create_wait_set>
 801ca88:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801ca8a:	f8cb 003c 	str.w	r0, [fp, #60]	@ 0x3c
 801ca8e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801ca90:	b350      	cbz	r0, 801cae8 <rcl_wait_set_init+0x10c>
 801ca92:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801ca94:	4643      	mov	r3, r8
 801ca96:	463a      	mov	r2, r7
 801ca98:	4631      	mov	r1, r6
 801ca9a:	9402      	str	r4, [sp, #8]
 801ca9c:	4628      	mov	r0, r5
 801ca9e:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 801caa0:	9401      	str	r4, [sp, #4]
 801caa2:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801caa4:	9400      	str	r4, [sp, #0]
 801caa6:	f7ff fde1 	bl	801c66c <rcl_wait_set_resize>
 801caaa:	4604      	mov	r4, r0
 801caac:	2800      	cmp	r0, #0
 801caae:	d0ae      	beq.n	801ca0e <rcl_wait_set_init+0x32>
 801cab0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801cab2:	bb2b      	cbnz	r3, 801cb00 <rcl_wait_set_init+0x124>
 801cab4:	2600      	movs	r6, #0
 801cab6:	4628      	mov	r0, r5
 801cab8:	4633      	mov	r3, r6
 801caba:	4632      	mov	r2, r6
 801cabc:	4631      	mov	r1, r6
 801cabe:	9600      	str	r6, [sp, #0]
 801cac0:	e9cd 6601 	strd	r6, r6, [sp, #4]
 801cac4:	f7ff fdd2 	bl	801c66c <rcl_wait_set_resize>
 801cac8:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 801caca:	2800      	cmp	r0, #0
 801cacc:	d09f      	beq.n	801ca0e <rcl_wait_set_init+0x32>
 801cace:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 801cad0:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 801cad2:	4798      	blx	r3
 801cad4:	4620      	mov	r0, r4
 801cad6:	632e      	str	r6, [r5, #48]	@ 0x30
 801cad8:	b005      	add	sp, #20
 801cada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cade:	240b      	movs	r4, #11
 801cae0:	4620      	mov	r0, r4
 801cae2:	b005      	add	sp, #20
 801cae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cae8:	2401      	movs	r4, #1
 801caea:	f002 ff7b 	bl	801f9e4 <rmw_destroy_wait_set>
 801caee:	2800      	cmp	r0, #0
 801caf0:	bf18      	it	ne
 801caf2:	f44f 7461 	movne.w	r4, #900	@ 0x384
 801caf6:	e7dd      	b.n	801cab4 <rcl_wait_set_init+0xd8>
 801caf8:	2465      	movs	r4, #101	@ 0x65
 801cafa:	e788      	b.n	801ca0e <rcl_wait_set_init+0x32>
 801cafc:	240a      	movs	r4, #10
 801cafe:	e786      	b.n	801ca0e <rcl_wait_set_init+0x32>
 801cb00:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801cb02:	e7f2      	b.n	801caea <rcl_wait_set_init+0x10e>

0801cb04 <rcl_wait_set_add_guard_condition>:
 801cb04:	b318      	cbz	r0, 801cb4e <rcl_wait_set_add_guard_condition+0x4a>
 801cb06:	b538      	push	{r3, r4, r5, lr}
 801cb08:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801cb0a:	4604      	mov	r4, r0
 801cb0c:	b30b      	cbz	r3, 801cb52 <rcl_wait_set_add_guard_condition+0x4e>
 801cb0e:	b319      	cbz	r1, 801cb58 <rcl_wait_set_add_guard_condition+0x54>
 801cb10:	68dd      	ldr	r5, [r3, #12]
 801cb12:	68c0      	ldr	r0, [r0, #12]
 801cb14:	4285      	cmp	r5, r0
 801cb16:	d217      	bcs.n	801cb48 <rcl_wait_set_add_guard_condition+0x44>
 801cb18:	1c68      	adds	r0, r5, #1
 801cb1a:	60d8      	str	r0, [r3, #12]
 801cb1c:	68a3      	ldr	r3, [r4, #8]
 801cb1e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801cb22:	b102      	cbz	r2, 801cb26 <rcl_wait_set_add_guard_condition+0x22>
 801cb24:	6015      	str	r5, [r2, #0]
 801cb26:	4608      	mov	r0, r1
 801cb28:	f004 fc02 	bl	8021330 <rcl_guard_condition_get_rmw_handle>
 801cb2c:	b150      	cbz	r0, 801cb44 <rcl_wait_set_add_guard_condition+0x40>
 801cb2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cb30:	6842      	ldr	r2, [r0, #4]
 801cb32:	2000      	movs	r0, #0
 801cb34:	695b      	ldr	r3, [r3, #20]
 801cb36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801cb3a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801cb3c:	6913      	ldr	r3, [r2, #16]
 801cb3e:	3301      	adds	r3, #1
 801cb40:	6113      	str	r3, [r2, #16]
 801cb42:	bd38      	pop	{r3, r4, r5, pc}
 801cb44:	2001      	movs	r0, #1
 801cb46:	bd38      	pop	{r3, r4, r5, pc}
 801cb48:	f240 3086 	movw	r0, #902	@ 0x386
 801cb4c:	bd38      	pop	{r3, r4, r5, pc}
 801cb4e:	200b      	movs	r0, #11
 801cb50:	4770      	bx	lr
 801cb52:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801cb56:	bd38      	pop	{r3, r4, r5, pc}
 801cb58:	200b      	movs	r0, #11
 801cb5a:	bd38      	pop	{r3, r4, r5, pc}

0801cb5c <rcl_wait_set_add_timer>:
 801cb5c:	b328      	cbz	r0, 801cbaa <rcl_wait_set_add_timer+0x4e>
 801cb5e:	b538      	push	{r3, r4, r5, lr}
 801cb60:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801cb62:	4604      	mov	r4, r0
 801cb64:	b31b      	cbz	r3, 801cbae <rcl_wait_set_add_timer+0x52>
 801cb66:	b329      	cbz	r1, 801cbb4 <rcl_wait_set_add_timer+0x58>
 801cb68:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801cb6a:	6965      	ldr	r5, [r4, #20]
 801cb6c:	42a8      	cmp	r0, r5
 801cb6e:	d219      	bcs.n	801cba4 <rcl_wait_set_add_timer+0x48>
 801cb70:	1c45      	adds	r5, r0, #1
 801cb72:	641d      	str	r5, [r3, #64]	@ 0x40
 801cb74:	6923      	ldr	r3, [r4, #16]
 801cb76:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 801cb7a:	b102      	cbz	r2, 801cb7e <rcl_wait_set_add_timer+0x22>
 801cb7c:	6010      	str	r0, [r2, #0]
 801cb7e:	4608      	mov	r0, r1
 801cb80:	f7ff fb9a 	bl	801c2b8 <rcl_timer_get_guard_condition>
 801cb84:	b168      	cbz	r0, 801cba2 <rcl_wait_set_add_timer+0x46>
 801cb86:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801cb88:	68e3      	ldr	r3, [r4, #12]
 801cb8a:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 801cb8c:	3b01      	subs	r3, #1
 801cb8e:	441d      	add	r5, r3
 801cb90:	f004 fbce 	bl	8021330 <rcl_guard_condition_get_rmw_handle>
 801cb94:	b180      	cbz	r0, 801cbb8 <rcl_wait_set_add_timer+0x5c>
 801cb96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cb98:	6842      	ldr	r2, [r0, #4]
 801cb9a:	2000      	movs	r0, #0
 801cb9c:	695b      	ldr	r3, [r3, #20]
 801cb9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801cba2:	bd38      	pop	{r3, r4, r5, pc}
 801cba4:	f240 3086 	movw	r0, #902	@ 0x386
 801cba8:	bd38      	pop	{r3, r4, r5, pc}
 801cbaa:	200b      	movs	r0, #11
 801cbac:	4770      	bx	lr
 801cbae:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801cbb2:	bd38      	pop	{r3, r4, r5, pc}
 801cbb4:	200b      	movs	r0, #11
 801cbb6:	bd38      	pop	{r3, r4, r5, pc}
 801cbb8:	2001      	movs	r0, #1
 801cbba:	bd38      	pop	{r3, r4, r5, pc}

0801cbbc <rcl_wait_set_add_client>:
 801cbbc:	b318      	cbz	r0, 801cc06 <rcl_wait_set_add_client+0x4a>
 801cbbe:	b538      	push	{r3, r4, r5, lr}
 801cbc0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801cbc2:	4604      	mov	r4, r0
 801cbc4:	b30b      	cbz	r3, 801cc0a <rcl_wait_set_add_client+0x4e>
 801cbc6:	b319      	cbz	r1, 801cc10 <rcl_wait_set_add_client+0x54>
 801cbc8:	699d      	ldr	r5, [r3, #24]
 801cbca:	69c0      	ldr	r0, [r0, #28]
 801cbcc:	4285      	cmp	r5, r0
 801cbce:	d217      	bcs.n	801cc00 <rcl_wait_set_add_client+0x44>
 801cbd0:	1c68      	adds	r0, r5, #1
 801cbd2:	6198      	str	r0, [r3, #24]
 801cbd4:	69a3      	ldr	r3, [r4, #24]
 801cbd6:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801cbda:	b102      	cbz	r2, 801cbde <rcl_wait_set_add_client+0x22>
 801cbdc:	6015      	str	r5, [r2, #0]
 801cbde:	4608      	mov	r0, r1
 801cbe0:	f7fd fe78 	bl	801a8d4 <rcl_client_get_rmw_handle>
 801cbe4:	b150      	cbz	r0, 801cbfc <rcl_wait_set_add_client+0x40>
 801cbe6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cbe8:	6842      	ldr	r2, [r0, #4]
 801cbea:	2000      	movs	r0, #0
 801cbec:	6a1b      	ldr	r3, [r3, #32]
 801cbee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801cbf2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801cbf4:	69d3      	ldr	r3, [r2, #28]
 801cbf6:	3301      	adds	r3, #1
 801cbf8:	61d3      	str	r3, [r2, #28]
 801cbfa:	bd38      	pop	{r3, r4, r5, pc}
 801cbfc:	2001      	movs	r0, #1
 801cbfe:	bd38      	pop	{r3, r4, r5, pc}
 801cc00:	f240 3086 	movw	r0, #902	@ 0x386
 801cc04:	bd38      	pop	{r3, r4, r5, pc}
 801cc06:	200b      	movs	r0, #11
 801cc08:	4770      	bx	lr
 801cc0a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801cc0e:	bd38      	pop	{r3, r4, r5, pc}
 801cc10:	200b      	movs	r0, #11
 801cc12:	bd38      	pop	{r3, r4, r5, pc}

0801cc14 <rcl_wait_set_add_service>:
 801cc14:	b318      	cbz	r0, 801cc5e <rcl_wait_set_add_service+0x4a>
 801cc16:	b538      	push	{r3, r4, r5, lr}
 801cc18:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801cc1a:	4604      	mov	r4, r0
 801cc1c:	b30b      	cbz	r3, 801cc62 <rcl_wait_set_add_service+0x4e>
 801cc1e:	b319      	cbz	r1, 801cc68 <rcl_wait_set_add_service+0x54>
 801cc20:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 801cc22:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 801cc24:	4285      	cmp	r5, r0
 801cc26:	d217      	bcs.n	801cc58 <rcl_wait_set_add_service+0x44>
 801cc28:	1c68      	adds	r0, r5, #1
 801cc2a:	6258      	str	r0, [r3, #36]	@ 0x24
 801cc2c:	6a23      	ldr	r3, [r4, #32]
 801cc2e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801cc32:	b102      	cbz	r2, 801cc36 <rcl_wait_set_add_service+0x22>
 801cc34:	6015      	str	r5, [r2, #0]
 801cc36:	4608      	mov	r0, r1
 801cc38:	f7fe fdc2 	bl	801b7c0 <rcl_service_get_rmw_handle>
 801cc3c:	b150      	cbz	r0, 801cc54 <rcl_wait_set_add_service+0x40>
 801cc3e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cc40:	6842      	ldr	r2, [r0, #4]
 801cc42:	2000      	movs	r0, #0
 801cc44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cc46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801cc4a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801cc4c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 801cc4e:	3301      	adds	r3, #1
 801cc50:	6293      	str	r3, [r2, #40]	@ 0x28
 801cc52:	bd38      	pop	{r3, r4, r5, pc}
 801cc54:	2001      	movs	r0, #1
 801cc56:	bd38      	pop	{r3, r4, r5, pc}
 801cc58:	f240 3086 	movw	r0, #902	@ 0x386
 801cc5c:	bd38      	pop	{r3, r4, r5, pc}
 801cc5e:	200b      	movs	r0, #11
 801cc60:	4770      	bx	lr
 801cc62:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801cc66:	bd38      	pop	{r3, r4, r5, pc}
 801cc68:	200b      	movs	r0, #11
 801cc6a:	bd38      	pop	{r3, r4, r5, pc}
 801cc6c:	0000      	movs	r0, r0
	...

0801cc70 <rcl_wait>:
 801cc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cc74:	ed2d 8b02 	vpush	{d8}
 801cc78:	b08d      	sub	sp, #52	@ 0x34
 801cc7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801cc7e:	2800      	cmp	r0, #0
 801cc80:	f000 814f 	beq.w	801cf22 <rcl_wait+0x2b2>
 801cc84:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801cc86:	4605      	mov	r5, r0
 801cc88:	2e00      	cmp	r6, #0
 801cc8a:	f000 811a 	beq.w	801cec2 <rcl_wait+0x252>
 801cc8e:	6843      	ldr	r3, [r0, #4]
 801cc90:	b983      	cbnz	r3, 801ccb4 <rcl_wait+0x44>
 801cc92:	68eb      	ldr	r3, [r5, #12]
 801cc94:	b973      	cbnz	r3, 801ccb4 <rcl_wait+0x44>
 801cc96:	696b      	ldr	r3, [r5, #20]
 801cc98:	b963      	cbnz	r3, 801ccb4 <rcl_wait+0x44>
 801cc9a:	69eb      	ldr	r3, [r5, #28]
 801cc9c:	b953      	cbnz	r3, 801ccb4 <rcl_wait+0x44>
 801cc9e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 801cca0:	b943      	cbnz	r3, 801ccb4 <rcl_wait+0x44>
 801cca2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 801cca4:	b933      	cbnz	r3, 801ccb4 <rcl_wait+0x44>
 801cca6:	f240 3085 	movw	r0, #901	@ 0x385
 801ccaa:	b00d      	add	sp, #52	@ 0x34
 801ccac:	ecbd 8b02 	vpop	{d8}
 801ccb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ccb4:	9b04      	ldr	r3, [sp, #16]
 801ccb6:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 801ccb8:	2b01      	cmp	r3, #1
 801ccba:	9b05      	ldr	r3, [sp, #20]
 801ccbc:	f173 0300 	sbcs.w	r3, r3, #0
 801ccc0:	f2c0 80f8 	blt.w	801ceb4 <rcl_wait+0x244>
 801ccc4:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 801ccc8:	2a00      	cmp	r2, #0
 801ccca:	f000 810f 	beq.w	801ceec <rcl_wait+0x27c>
 801ccce:	2400      	movs	r4, #0
 801ccd0:	4613      	mov	r3, r2
 801ccd2:	f240 3921 	movw	r9, #801	@ 0x321
 801ccd6:	4632      	mov	r2, r6
 801ccd8:	46a2      	mov	sl, r4
 801ccda:	46a3      	mov	fp, r4
 801ccdc:	ed9f 8b98 	vldr	d8, [pc, #608]	@ 801cf40 <rcl_wait+0x2d0>
 801cce0:	e014      	b.n	801cd0c <rcl_wait+0x9c>
 801cce2:	2800      	cmp	r0, #0
 801cce4:	d1e1      	bne.n	801ccaa <rcl_wait+0x3a>
 801cce6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801ccea:	4542      	cmp	r2, r8
 801ccec:	eb73 0107 	sbcs.w	r1, r3, r7
 801ccf0:	da03      	bge.n	801ccfa <rcl_wait+0x8a>
 801ccf2:	4690      	mov	r8, r2
 801ccf4:	461f      	mov	r7, r3
 801ccf6:	f04f 0b01 	mov.w	fp, #1
 801ccfa:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801ccfc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 801ccfe:	3401      	adds	r4, #1
 801cd00:	f14a 0a00 	adc.w	sl, sl, #0
 801cd04:	429c      	cmp	r4, r3
 801cd06:	f17a 0100 	sbcs.w	r1, sl, #0
 801cd0a:	d228      	bcs.n	801cd5e <rcl_wait+0xee>
 801cd0c:	6928      	ldr	r0, [r5, #16]
 801cd0e:	a908      	add	r1, sp, #32
 801cd10:	00a6      	lsls	r6, r4, #2
 801cd12:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801cd16:	2800      	cmp	r0, #0
 801cd18:	d0f1      	beq.n	801ccfe <rcl_wait+0x8e>
 801cd1a:	68eb      	ldr	r3, [r5, #12]
 801cd1c:	f8d2 c014 	ldr.w	ip, [r2, #20]
 801cd20:	4423      	add	r3, r4
 801cd22:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 801cd26:	f1be 0f00 	cmp.w	lr, #0
 801cd2a:	d006      	beq.n	801cd3a <rcl_wait+0xca>
 801cd2c:	6913      	ldr	r3, [r2, #16]
 801cd2e:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801cd32:	3301      	adds	r3, #1
 801cd34:	6113      	str	r3, [r2, #16]
 801cd36:	692b      	ldr	r3, [r5, #16]
 801cd38:	5998      	ldr	r0, [r3, r6]
 801cd3a:	ed8d 8b08 	vstr	d8, [sp, #32]
 801cd3e:	f7ff fa89 	bl	801c254 <rcl_timer_get_time_until_next_call>
 801cd42:	4548      	cmp	r0, r9
 801cd44:	d1cd      	bne.n	801cce2 <rcl_wait+0x72>
 801cd46:	692b      	ldr	r3, [r5, #16]
 801cd48:	2200      	movs	r2, #0
 801cd4a:	3401      	adds	r4, #1
 801cd4c:	519a      	str	r2, [r3, r6]
 801cd4e:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801cd50:	f14a 0a00 	adc.w	sl, sl, #0
 801cd54:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 801cd56:	429c      	cmp	r4, r3
 801cd58:	f17a 0100 	sbcs.w	r1, sl, #0
 801cd5c:	d3d6      	bcc.n	801cd0c <rcl_wait+0x9c>
 801cd5e:	4659      	mov	r1, fp
 801cd60:	4616      	mov	r6, r2
 801cd62:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801cd66:	4313      	orrs	r3, r2
 801cd68:	f040 80b4 	bne.w	801ced4 <rcl_wait+0x264>
 801cd6c:	2300      	movs	r3, #0
 801cd6e:	2200      	movs	r2, #0
 801cd70:	460c      	mov	r4, r1
 801cd72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801cd76:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801cd7a:	ab08      	add	r3, sp, #32
 801cd7c:	9302      	str	r3, [sp, #8]
 801cd7e:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 801cd82:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 801cd84:	f106 0110 	add.w	r1, r6, #16
 801cd88:	9300      	str	r3, [sp, #0]
 801cd8a:	1d30      	adds	r0, r6, #4
 801cd8c:	f106 031c 	add.w	r3, r6, #28
 801cd90:	9201      	str	r2, [sp, #4]
 801cd92:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 801cd96:	f002 fcb7 	bl	801f708 <rmw_wait>
 801cd9a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801cd9c:	4680      	mov	r8, r0
 801cd9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801cda0:	b1e2      	cbz	r2, 801cddc <rcl_wait+0x16c>
 801cda2:	f04f 0900 	mov.w	r9, #0
 801cda6:	464f      	mov	r7, r9
 801cda8:	692a      	ldr	r2, [r5, #16]
 801cdaa:	f10d 011f 	add.w	r1, sp, #31
 801cdae:	ea4f 0689 	mov.w	r6, r9, lsl #2
 801cdb2:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 801cdb6:	b160      	cbz	r0, 801cdd2 <rcl_wait+0x162>
 801cdb8:	f88d 701f 	strb.w	r7, [sp, #31]
 801cdbc:	f7ff fa0e 	bl	801c1dc <rcl_timer_is_ready>
 801cdc0:	2800      	cmp	r0, #0
 801cdc2:	f47f af72 	bne.w	801ccaa <rcl_wait+0x3a>
 801cdc6:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801cdca:	b90b      	cbnz	r3, 801cdd0 <rcl_wait+0x160>
 801cdcc:	692a      	ldr	r2, [r5, #16]
 801cdce:	5193      	str	r3, [r2, r6]
 801cdd0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801cdd2:	f109 0901 	add.w	r9, r9, #1
 801cdd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801cdd8:	454a      	cmp	r2, r9
 801cdda:	d8e5      	bhi.n	801cda8 <rcl_wait+0x138>
 801cddc:	f038 0002 	bics.w	r0, r8, #2
 801cde0:	d176      	bne.n	801ced0 <rcl_wait+0x260>
 801cde2:	686f      	ldr	r7, [r5, #4]
 801cde4:	b17f      	cbz	r7, 801ce06 <rcl_wait+0x196>
 801cde6:	4602      	mov	r2, r0
 801cde8:	e002      	b.n	801cdf0 <rcl_wait+0x180>
 801cdea:	3201      	adds	r2, #1
 801cdec:	42ba      	cmp	r2, r7
 801cdee:	d00a      	beq.n	801ce06 <rcl_wait+0x196>
 801cdf0:	6899      	ldr	r1, [r3, #8]
 801cdf2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801cdf6:	2900      	cmp	r1, #0
 801cdf8:	d1f7      	bne.n	801cdea <rcl_wait+0x17a>
 801cdfa:	682e      	ldr	r6, [r5, #0]
 801cdfc:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801ce00:	3201      	adds	r2, #1
 801ce02:	42ba      	cmp	r2, r7
 801ce04:	d1f4      	bne.n	801cdf0 <rcl_wait+0x180>
 801ce06:	68ef      	ldr	r7, [r5, #12]
 801ce08:	b17f      	cbz	r7, 801ce2a <rcl_wait+0x1ba>
 801ce0a:	2200      	movs	r2, #0
 801ce0c:	e002      	b.n	801ce14 <rcl_wait+0x1a4>
 801ce0e:	3201      	adds	r2, #1
 801ce10:	42ba      	cmp	r2, r7
 801ce12:	d00a      	beq.n	801ce2a <rcl_wait+0x1ba>
 801ce14:	6959      	ldr	r1, [r3, #20]
 801ce16:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801ce1a:	2900      	cmp	r1, #0
 801ce1c:	d1f7      	bne.n	801ce0e <rcl_wait+0x19e>
 801ce1e:	68ae      	ldr	r6, [r5, #8]
 801ce20:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801ce24:	3201      	adds	r2, #1
 801ce26:	42ba      	cmp	r2, r7
 801ce28:	d1f4      	bne.n	801ce14 <rcl_wait+0x1a4>
 801ce2a:	69ef      	ldr	r7, [r5, #28]
 801ce2c:	b17f      	cbz	r7, 801ce4e <rcl_wait+0x1de>
 801ce2e:	2200      	movs	r2, #0
 801ce30:	e002      	b.n	801ce38 <rcl_wait+0x1c8>
 801ce32:	3201      	adds	r2, #1
 801ce34:	42ba      	cmp	r2, r7
 801ce36:	d00a      	beq.n	801ce4e <rcl_wait+0x1de>
 801ce38:	6a19      	ldr	r1, [r3, #32]
 801ce3a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801ce3e:	2900      	cmp	r1, #0
 801ce40:	d1f7      	bne.n	801ce32 <rcl_wait+0x1c2>
 801ce42:	69ae      	ldr	r6, [r5, #24]
 801ce44:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801ce48:	3201      	adds	r2, #1
 801ce4a:	42ba      	cmp	r2, r7
 801ce4c:	d1f4      	bne.n	801ce38 <rcl_wait+0x1c8>
 801ce4e:	6a6f      	ldr	r7, [r5, #36]	@ 0x24
 801ce50:	b17f      	cbz	r7, 801ce72 <rcl_wait+0x202>
 801ce52:	2200      	movs	r2, #0
 801ce54:	e002      	b.n	801ce5c <rcl_wait+0x1ec>
 801ce56:	3201      	adds	r2, #1
 801ce58:	42ba      	cmp	r2, r7
 801ce5a:	d00a      	beq.n	801ce72 <rcl_wait+0x202>
 801ce5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801ce5e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801ce62:	2900      	cmp	r1, #0
 801ce64:	d1f7      	bne.n	801ce56 <rcl_wait+0x1e6>
 801ce66:	6a2e      	ldr	r6, [r5, #32]
 801ce68:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801ce6c:	3201      	adds	r2, #1
 801ce6e:	42ba      	cmp	r2, r7
 801ce70:	d1f4      	bne.n	801ce5c <rcl_wait+0x1ec>
 801ce72:	6aef      	ldr	r7, [r5, #44]	@ 0x2c
 801ce74:	b17f      	cbz	r7, 801ce96 <rcl_wait+0x226>
 801ce76:	2200      	movs	r2, #0
 801ce78:	e002      	b.n	801ce80 <rcl_wait+0x210>
 801ce7a:	3201      	adds	r2, #1
 801ce7c:	42ba      	cmp	r2, r7
 801ce7e:	d00a      	beq.n	801ce96 <rcl_wait+0x226>
 801ce80:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801ce82:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801ce86:	2900      	cmp	r1, #0
 801ce88:	d1f7      	bne.n	801ce7a <rcl_wait+0x20a>
 801ce8a:	6aae      	ldr	r6, [r5, #40]	@ 0x28
 801ce8c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801ce90:	3201      	adds	r2, #1
 801ce92:	42ba      	cmp	r2, r7
 801ce94:	d1f4      	bne.n	801ce80 <rcl_wait+0x210>
 801ce96:	f1b8 0f02 	cmp.w	r8, #2
 801ce9a:	f47f af06 	bne.w	801ccaa <rcl_wait+0x3a>
 801ce9e:	f084 0301 	eor.w	r3, r4, #1
 801cea2:	b2db      	uxtb	r3, r3
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	bf18      	it	ne
 801cea8:	2002      	movne	r0, #2
 801ceaa:	b00d      	add	sp, #52	@ 0x34
 801ceac:	ecbd 8b02 	vpop	{d8}
 801ceb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ceb4:	2a00      	cmp	r2, #0
 801ceb6:	d03a      	beq.n	801cf2e <rcl_wait+0x2be>
 801ceb8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801cebc:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801cec0:	e705      	b.n	801ccce <rcl_wait+0x5e>
 801cec2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801cec6:	b00d      	add	sp, #52	@ 0x34
 801cec8:	ecbd 8b02 	vpop	{d8}
 801cecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ced0:	2001      	movs	r0, #1
 801ced2:	e6ea      	b.n	801ccaa <rcl_wait+0x3a>
 801ced4:	9b04      	ldr	r3, [sp, #16]
 801ced6:	460c      	mov	r4, r1
 801ced8:	2b01      	cmp	r3, #1
 801ceda:	9b05      	ldr	r3, [sp, #20]
 801cedc:	f173 0300 	sbcs.w	r3, r3, #0
 801cee0:	bfa8      	it	ge
 801cee2:	f044 0401 	orrge.w	r4, r4, #1
 801cee6:	b914      	cbnz	r4, 801ceee <rcl_wait+0x27e>
 801cee8:	4623      	mov	r3, r4
 801ceea:	e747      	b.n	801cd7c <rcl_wait+0x10c>
 801ceec:	4611      	mov	r1, r2
 801ceee:	2f00      	cmp	r7, #0
 801cef0:	da02      	bge.n	801cef8 <rcl_wait+0x288>
 801cef2:	f04f 0800 	mov.w	r8, #0
 801cef6:	4647      	mov	r7, r8
 801cef8:	460c      	mov	r4, r1
 801cefa:	4640      	mov	r0, r8
 801cefc:	4639      	mov	r1, r7
 801cefe:	a312      	add	r3, pc, #72	@ (adr r3, 801cf48 <rcl_wait+0x2d8>)
 801cf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf04:	f7e3 fa54 	bl	80003b0 <__aeabi_ldivmod>
 801cf08:	a30f      	add	r3, pc, #60	@ (adr r3, 801cf48 <rcl_wait+0x2d8>)
 801cf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801cf12:	4640      	mov	r0, r8
 801cf14:	4639      	mov	r1, r7
 801cf16:	f7e3 fa4b 	bl	80003b0 <__aeabi_ldivmod>
 801cf1a:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801cf1e:	ab08      	add	r3, sp, #32
 801cf20:	e72c      	b.n	801cd7c <rcl_wait+0x10c>
 801cf22:	200b      	movs	r0, #11
 801cf24:	b00d      	add	sp, #52	@ 0x34
 801cf26:	ecbd 8b02 	vpop	{d8}
 801cf2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cf2e:	4611      	mov	r1, r2
 801cf30:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801cf34:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801cf38:	e713      	b.n	801cd62 <rcl_wait+0xf2>
 801cf3a:	bf00      	nop
 801cf3c:	f3af 8000 	nop.w
 801cf40:	ffffffff 	.word	0xffffffff
 801cf44:	7fffffff 	.word	0x7fffffff
 801cf48:	3b9aca00 	.word	0x3b9aca00
 801cf4c:	00000000 	.word	0x00000000

0801cf50 <rcl_action_take_goal_response>:
 801cf50:	2800      	cmp	r0, #0
 801cf52:	d039      	beq.n	801cfc8 <rcl_action_take_goal_response+0x78>
 801cf54:	b570      	push	{r4, r5, r6, lr}
 801cf56:	4604      	mov	r4, r0
 801cf58:	6800      	ldr	r0, [r0, #0]
 801cf5a:	b380      	cbz	r0, 801cfbe <rcl_action_take_goal_response+0x6e>
 801cf5c:	460e      	mov	r6, r1
 801cf5e:	4615      	mov	r5, r2
 801cf60:	f7fd fd3e 	bl	801a9e0 <rcl_client_is_valid>
 801cf64:	b330      	cbz	r0, 801cfb4 <rcl_action_take_goal_response+0x64>
 801cf66:	6820      	ldr	r0, [r4, #0]
 801cf68:	3004      	adds	r0, #4
 801cf6a:	f7fd fd39 	bl	801a9e0 <rcl_client_is_valid>
 801cf6e:	b308      	cbz	r0, 801cfb4 <rcl_action_take_goal_response+0x64>
 801cf70:	6820      	ldr	r0, [r4, #0]
 801cf72:	3008      	adds	r0, #8
 801cf74:	f7fd fd34 	bl	801a9e0 <rcl_client_is_valid>
 801cf78:	b1e0      	cbz	r0, 801cfb4 <rcl_action_take_goal_response+0x64>
 801cf7a:	6820      	ldr	r0, [r4, #0]
 801cf7c:	300c      	adds	r0, #12
 801cf7e:	f7fe fdc5 	bl	801bb0c <rcl_subscription_is_valid>
 801cf82:	b1b8      	cbz	r0, 801cfb4 <rcl_action_take_goal_response+0x64>
 801cf84:	6820      	ldr	r0, [r4, #0]
 801cf86:	3010      	adds	r0, #16
 801cf88:	f7fe fdc0 	bl	801bb0c <rcl_subscription_is_valid>
 801cf8c:	b190      	cbz	r0, 801cfb4 <rcl_action_take_goal_response+0x64>
 801cf8e:	b1cd      	cbz	r5, 801cfc4 <rcl_action_take_goal_response+0x74>
 801cf90:	b1c6      	cbz	r6, 801cfc4 <rcl_action_take_goal_response+0x74>
 801cf92:	462a      	mov	r2, r5
 801cf94:	4631      	mov	r1, r6
 801cf96:	6820      	ldr	r0, [r4, #0]
 801cf98:	f7fd fcda 	bl	801a950 <rcl_take_response>
 801cf9c:	b148      	cbz	r0, 801cfb2 <rcl_action_take_goal_response+0x62>
 801cf9e:	280a      	cmp	r0, #10
 801cfa0:	d007      	beq.n	801cfb2 <rcl_action_take_goal_response+0x62>
 801cfa2:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801cfa6:	f640 0337 	movw	r3, #2103	@ 0x837
 801cfaa:	4290      	cmp	r0, r2
 801cfac:	bf0c      	ite	eq
 801cfae:	4618      	moveq	r0, r3
 801cfb0:	2001      	movne	r0, #1
 801cfb2:	bd70      	pop	{r4, r5, r6, pc}
 801cfb4:	f7f8 fa34 	bl	8015420 <rcutils_reset_error>
 801cfb8:	f640 0036 	movw	r0, #2102	@ 0x836
 801cfbc:	bd70      	pop	{r4, r5, r6, pc}
 801cfbe:	f640 0036 	movw	r0, #2102	@ 0x836
 801cfc2:	bd70      	pop	{r4, r5, r6, pc}
 801cfc4:	200b      	movs	r0, #11
 801cfc6:	bd70      	pop	{r4, r5, r6, pc}
 801cfc8:	f640 0036 	movw	r0, #2102	@ 0x836
 801cfcc:	4770      	bx	lr
 801cfce:	bf00      	nop

0801cfd0 <rcl_action_send_result_request>:
 801cfd0:	b390      	cbz	r0, 801d038 <rcl_action_send_result_request+0x68>
 801cfd2:	b570      	push	{r4, r5, r6, lr}
 801cfd4:	4604      	mov	r4, r0
 801cfd6:	6800      	ldr	r0, [r0, #0]
 801cfd8:	b348      	cbz	r0, 801d02e <rcl_action_send_result_request+0x5e>
 801cfda:	460e      	mov	r6, r1
 801cfdc:	4615      	mov	r5, r2
 801cfde:	f7fd fcff 	bl	801a9e0 <rcl_client_is_valid>
 801cfe2:	b1f8      	cbz	r0, 801d024 <rcl_action_send_result_request+0x54>
 801cfe4:	6820      	ldr	r0, [r4, #0]
 801cfe6:	3004      	adds	r0, #4
 801cfe8:	f7fd fcfa 	bl	801a9e0 <rcl_client_is_valid>
 801cfec:	b1d0      	cbz	r0, 801d024 <rcl_action_send_result_request+0x54>
 801cfee:	6820      	ldr	r0, [r4, #0]
 801cff0:	3008      	adds	r0, #8
 801cff2:	f7fd fcf5 	bl	801a9e0 <rcl_client_is_valid>
 801cff6:	b1a8      	cbz	r0, 801d024 <rcl_action_send_result_request+0x54>
 801cff8:	6820      	ldr	r0, [r4, #0]
 801cffa:	300c      	adds	r0, #12
 801cffc:	f7fe fd86 	bl	801bb0c <rcl_subscription_is_valid>
 801d000:	b180      	cbz	r0, 801d024 <rcl_action_send_result_request+0x54>
 801d002:	6820      	ldr	r0, [r4, #0]
 801d004:	3010      	adds	r0, #16
 801d006:	f7fe fd81 	bl	801bb0c <rcl_subscription_is_valid>
 801d00a:	b158      	cbz	r0, 801d024 <rcl_action_send_result_request+0x54>
 801d00c:	b195      	cbz	r5, 801d034 <rcl_action_send_result_request+0x64>
 801d00e:	b18e      	cbz	r6, 801d034 <rcl_action_send_result_request+0x64>
 801d010:	6820      	ldr	r0, [r4, #0]
 801d012:	462a      	mov	r2, r5
 801d014:	4631      	mov	r1, r6
 801d016:	3008      	adds	r0, #8
 801d018:	f7fd fc62 	bl	801a8e0 <rcl_send_request>
 801d01c:	3800      	subs	r0, #0
 801d01e:	bf18      	it	ne
 801d020:	2001      	movne	r0, #1
 801d022:	bd70      	pop	{r4, r5, r6, pc}
 801d024:	f7f8 f9fc 	bl	8015420 <rcutils_reset_error>
 801d028:	f640 0036 	movw	r0, #2102	@ 0x836
 801d02c:	bd70      	pop	{r4, r5, r6, pc}
 801d02e:	f640 0036 	movw	r0, #2102	@ 0x836
 801d032:	bd70      	pop	{r4, r5, r6, pc}
 801d034:	200b      	movs	r0, #11
 801d036:	bd70      	pop	{r4, r5, r6, pc}
 801d038:	f640 0036 	movw	r0, #2102	@ 0x836
 801d03c:	4770      	bx	lr
 801d03e:	bf00      	nop

0801d040 <rcl_action_take_result_response>:
 801d040:	2800      	cmp	r0, #0
 801d042:	d03a      	beq.n	801d0ba <rcl_action_take_result_response+0x7a>
 801d044:	b570      	push	{r4, r5, r6, lr}
 801d046:	4604      	mov	r4, r0
 801d048:	6800      	ldr	r0, [r0, #0]
 801d04a:	b388      	cbz	r0, 801d0b0 <rcl_action_take_result_response+0x70>
 801d04c:	460e      	mov	r6, r1
 801d04e:	4615      	mov	r5, r2
 801d050:	f7fd fcc6 	bl	801a9e0 <rcl_client_is_valid>
 801d054:	b338      	cbz	r0, 801d0a6 <rcl_action_take_result_response+0x66>
 801d056:	6820      	ldr	r0, [r4, #0]
 801d058:	3004      	adds	r0, #4
 801d05a:	f7fd fcc1 	bl	801a9e0 <rcl_client_is_valid>
 801d05e:	b310      	cbz	r0, 801d0a6 <rcl_action_take_result_response+0x66>
 801d060:	6820      	ldr	r0, [r4, #0]
 801d062:	3008      	adds	r0, #8
 801d064:	f7fd fcbc 	bl	801a9e0 <rcl_client_is_valid>
 801d068:	b1e8      	cbz	r0, 801d0a6 <rcl_action_take_result_response+0x66>
 801d06a:	6820      	ldr	r0, [r4, #0]
 801d06c:	300c      	adds	r0, #12
 801d06e:	f7fe fd4d 	bl	801bb0c <rcl_subscription_is_valid>
 801d072:	b1c0      	cbz	r0, 801d0a6 <rcl_action_take_result_response+0x66>
 801d074:	6820      	ldr	r0, [r4, #0]
 801d076:	3010      	adds	r0, #16
 801d078:	f7fe fd48 	bl	801bb0c <rcl_subscription_is_valid>
 801d07c:	b198      	cbz	r0, 801d0a6 <rcl_action_take_result_response+0x66>
 801d07e:	b1d5      	cbz	r5, 801d0b6 <rcl_action_take_result_response+0x76>
 801d080:	b1ce      	cbz	r6, 801d0b6 <rcl_action_take_result_response+0x76>
 801d082:	6820      	ldr	r0, [r4, #0]
 801d084:	462a      	mov	r2, r5
 801d086:	4631      	mov	r1, r6
 801d088:	3008      	adds	r0, #8
 801d08a:	f7fd fc61 	bl	801a950 <rcl_take_response>
 801d08e:	b148      	cbz	r0, 801d0a4 <rcl_action_take_result_response+0x64>
 801d090:	280a      	cmp	r0, #10
 801d092:	d007      	beq.n	801d0a4 <rcl_action_take_result_response+0x64>
 801d094:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801d098:	f640 0337 	movw	r3, #2103	@ 0x837
 801d09c:	4290      	cmp	r0, r2
 801d09e:	bf0c      	ite	eq
 801d0a0:	4618      	moveq	r0, r3
 801d0a2:	2001      	movne	r0, #1
 801d0a4:	bd70      	pop	{r4, r5, r6, pc}
 801d0a6:	f7f8 f9bb 	bl	8015420 <rcutils_reset_error>
 801d0aa:	f640 0036 	movw	r0, #2102	@ 0x836
 801d0ae:	bd70      	pop	{r4, r5, r6, pc}
 801d0b0:	f640 0036 	movw	r0, #2102	@ 0x836
 801d0b4:	bd70      	pop	{r4, r5, r6, pc}
 801d0b6:	200b      	movs	r0, #11
 801d0b8:	bd70      	pop	{r4, r5, r6, pc}
 801d0ba:	f640 0036 	movw	r0, #2102	@ 0x836
 801d0be:	4770      	bx	lr

0801d0c0 <rcl_action_take_cancel_response>:
 801d0c0:	2800      	cmp	r0, #0
 801d0c2:	d03a      	beq.n	801d13a <rcl_action_take_cancel_response+0x7a>
 801d0c4:	b570      	push	{r4, r5, r6, lr}
 801d0c6:	4604      	mov	r4, r0
 801d0c8:	6800      	ldr	r0, [r0, #0]
 801d0ca:	b388      	cbz	r0, 801d130 <rcl_action_take_cancel_response+0x70>
 801d0cc:	460e      	mov	r6, r1
 801d0ce:	4615      	mov	r5, r2
 801d0d0:	f7fd fc86 	bl	801a9e0 <rcl_client_is_valid>
 801d0d4:	b338      	cbz	r0, 801d126 <rcl_action_take_cancel_response+0x66>
 801d0d6:	6820      	ldr	r0, [r4, #0]
 801d0d8:	3004      	adds	r0, #4
 801d0da:	f7fd fc81 	bl	801a9e0 <rcl_client_is_valid>
 801d0de:	b310      	cbz	r0, 801d126 <rcl_action_take_cancel_response+0x66>
 801d0e0:	6820      	ldr	r0, [r4, #0]
 801d0e2:	3008      	adds	r0, #8
 801d0e4:	f7fd fc7c 	bl	801a9e0 <rcl_client_is_valid>
 801d0e8:	b1e8      	cbz	r0, 801d126 <rcl_action_take_cancel_response+0x66>
 801d0ea:	6820      	ldr	r0, [r4, #0]
 801d0ec:	300c      	adds	r0, #12
 801d0ee:	f7fe fd0d 	bl	801bb0c <rcl_subscription_is_valid>
 801d0f2:	b1c0      	cbz	r0, 801d126 <rcl_action_take_cancel_response+0x66>
 801d0f4:	6820      	ldr	r0, [r4, #0]
 801d0f6:	3010      	adds	r0, #16
 801d0f8:	f7fe fd08 	bl	801bb0c <rcl_subscription_is_valid>
 801d0fc:	b198      	cbz	r0, 801d126 <rcl_action_take_cancel_response+0x66>
 801d0fe:	b1d5      	cbz	r5, 801d136 <rcl_action_take_cancel_response+0x76>
 801d100:	b1ce      	cbz	r6, 801d136 <rcl_action_take_cancel_response+0x76>
 801d102:	6820      	ldr	r0, [r4, #0]
 801d104:	462a      	mov	r2, r5
 801d106:	4631      	mov	r1, r6
 801d108:	3004      	adds	r0, #4
 801d10a:	f7fd fc21 	bl	801a950 <rcl_take_response>
 801d10e:	b148      	cbz	r0, 801d124 <rcl_action_take_cancel_response+0x64>
 801d110:	280a      	cmp	r0, #10
 801d112:	d007      	beq.n	801d124 <rcl_action_take_cancel_response+0x64>
 801d114:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801d118:	f640 0337 	movw	r3, #2103	@ 0x837
 801d11c:	4290      	cmp	r0, r2
 801d11e:	bf0c      	ite	eq
 801d120:	4618      	moveq	r0, r3
 801d122:	2001      	movne	r0, #1
 801d124:	bd70      	pop	{r4, r5, r6, pc}
 801d126:	f7f8 f97b 	bl	8015420 <rcutils_reset_error>
 801d12a:	f640 0036 	movw	r0, #2102	@ 0x836
 801d12e:	bd70      	pop	{r4, r5, r6, pc}
 801d130:	f640 0036 	movw	r0, #2102	@ 0x836
 801d134:	bd70      	pop	{r4, r5, r6, pc}
 801d136:	200b      	movs	r0, #11
 801d138:	bd70      	pop	{r4, r5, r6, pc}
 801d13a:	f640 0036 	movw	r0, #2102	@ 0x836
 801d13e:	4770      	bx	lr

0801d140 <rcl_action_take_feedback>:
 801d140:	2800      	cmp	r0, #0
 801d142:	d038      	beq.n	801d1b6 <rcl_action_take_feedback+0x76>
 801d144:	b530      	push	{r4, r5, lr}
 801d146:	4604      	mov	r4, r0
 801d148:	6800      	ldr	r0, [r0, #0]
 801d14a:	b091      	sub	sp, #68	@ 0x44
 801d14c:	b378      	cbz	r0, 801d1ae <rcl_action_take_feedback+0x6e>
 801d14e:	460d      	mov	r5, r1
 801d150:	f7fd fc46 	bl	801a9e0 <rcl_client_is_valid>
 801d154:	b328      	cbz	r0, 801d1a2 <rcl_action_take_feedback+0x62>
 801d156:	6820      	ldr	r0, [r4, #0]
 801d158:	3004      	adds	r0, #4
 801d15a:	f7fd fc41 	bl	801a9e0 <rcl_client_is_valid>
 801d15e:	b300      	cbz	r0, 801d1a2 <rcl_action_take_feedback+0x62>
 801d160:	6820      	ldr	r0, [r4, #0]
 801d162:	3008      	adds	r0, #8
 801d164:	f7fd fc3c 	bl	801a9e0 <rcl_client_is_valid>
 801d168:	b1d8      	cbz	r0, 801d1a2 <rcl_action_take_feedback+0x62>
 801d16a:	6820      	ldr	r0, [r4, #0]
 801d16c:	300c      	adds	r0, #12
 801d16e:	f7fe fccd 	bl	801bb0c <rcl_subscription_is_valid>
 801d172:	b1b0      	cbz	r0, 801d1a2 <rcl_action_take_feedback+0x62>
 801d174:	6820      	ldr	r0, [r4, #0]
 801d176:	3010      	adds	r0, #16
 801d178:	f7fe fcc8 	bl	801bb0c <rcl_subscription_is_valid>
 801d17c:	b188      	cbz	r0, 801d1a2 <rcl_action_take_feedback+0x62>
 801d17e:	b1ed      	cbz	r5, 801d1bc <rcl_action_take_feedback+0x7c>
 801d180:	6820      	ldr	r0, [r4, #0]
 801d182:	2300      	movs	r3, #0
 801d184:	466a      	mov	r2, sp
 801d186:	4629      	mov	r1, r5
 801d188:	300c      	adds	r0, #12
 801d18a:	f7fe fc63 	bl	801ba54 <rcl_take>
 801d18e:	b160      	cbz	r0, 801d1aa <rcl_action_take_feedback+0x6a>
 801d190:	f240 1391 	movw	r3, #401	@ 0x191
 801d194:	4298      	cmp	r0, r3
 801d196:	d014      	beq.n	801d1c2 <rcl_action_take_feedback+0x82>
 801d198:	280a      	cmp	r0, #10
 801d19a:	bf18      	it	ne
 801d19c:	2001      	movne	r0, #1
 801d19e:	b011      	add	sp, #68	@ 0x44
 801d1a0:	bd30      	pop	{r4, r5, pc}
 801d1a2:	f7f8 f93d 	bl	8015420 <rcutils_reset_error>
 801d1a6:	f640 0036 	movw	r0, #2102	@ 0x836
 801d1aa:	b011      	add	sp, #68	@ 0x44
 801d1ac:	bd30      	pop	{r4, r5, pc}
 801d1ae:	f640 0036 	movw	r0, #2102	@ 0x836
 801d1b2:	b011      	add	sp, #68	@ 0x44
 801d1b4:	bd30      	pop	{r4, r5, pc}
 801d1b6:	f640 0036 	movw	r0, #2102	@ 0x836
 801d1ba:	4770      	bx	lr
 801d1bc:	200b      	movs	r0, #11
 801d1be:	b011      	add	sp, #68	@ 0x44
 801d1c0:	bd30      	pop	{r4, r5, pc}
 801d1c2:	f640 0037 	movw	r0, #2103	@ 0x837
 801d1c6:	e7f0      	b.n	801d1aa <rcl_action_take_feedback+0x6a>

0801d1c8 <rcl_action_wait_set_add_action_client>:
 801d1c8:	2800      	cmp	r0, #0
 801d1ca:	d048      	beq.n	801d25e <rcl_action_wait_set_add_action_client+0x96>
 801d1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d1ce:	460c      	mov	r4, r1
 801d1d0:	2900      	cmp	r1, #0
 801d1d2:	d03c      	beq.n	801d24e <rcl_action_wait_set_add_action_client+0x86>
 801d1d4:	4605      	mov	r5, r0
 801d1d6:	6808      	ldr	r0, [r1, #0]
 801d1d8:	2800      	cmp	r0, #0
 801d1da:	d038      	beq.n	801d24e <rcl_action_wait_set_add_action_client+0x86>
 801d1dc:	4617      	mov	r7, r2
 801d1de:	461e      	mov	r6, r3
 801d1e0:	f7fd fbfe 	bl	801a9e0 <rcl_client_is_valid>
 801d1e4:	b3b0      	cbz	r0, 801d254 <rcl_action_wait_set_add_action_client+0x8c>
 801d1e6:	6820      	ldr	r0, [r4, #0]
 801d1e8:	3004      	adds	r0, #4
 801d1ea:	f7fd fbf9 	bl	801a9e0 <rcl_client_is_valid>
 801d1ee:	b388      	cbz	r0, 801d254 <rcl_action_wait_set_add_action_client+0x8c>
 801d1f0:	6820      	ldr	r0, [r4, #0]
 801d1f2:	3008      	adds	r0, #8
 801d1f4:	f7fd fbf4 	bl	801a9e0 <rcl_client_is_valid>
 801d1f8:	b360      	cbz	r0, 801d254 <rcl_action_wait_set_add_action_client+0x8c>
 801d1fa:	6820      	ldr	r0, [r4, #0]
 801d1fc:	300c      	adds	r0, #12
 801d1fe:	f7fe fc85 	bl	801bb0c <rcl_subscription_is_valid>
 801d202:	b338      	cbz	r0, 801d254 <rcl_action_wait_set_add_action_client+0x8c>
 801d204:	6820      	ldr	r0, [r4, #0]
 801d206:	3010      	adds	r0, #16
 801d208:	f7fe fc80 	bl	801bb0c <rcl_subscription_is_valid>
 801d20c:	b310      	cbz	r0, 801d254 <rcl_action_wait_set_add_action_client+0x8c>
 801d20e:	6821      	ldr	r1, [r4, #0]
 801d210:	4628      	mov	r0, r5
 801d212:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801d216:	f7ff fcd1 	bl	801cbbc <rcl_wait_set_add_client>
 801d21a:	b9b8      	cbnz	r0, 801d24c <rcl_action_wait_set_add_action_client+0x84>
 801d21c:	6821      	ldr	r1, [r4, #0]
 801d21e:	4628      	mov	r0, r5
 801d220:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801d224:	3104      	adds	r1, #4
 801d226:	f7ff fcc9 	bl	801cbbc <rcl_wait_set_add_client>
 801d22a:	b978      	cbnz	r0, 801d24c <rcl_action_wait_set_add_action_client+0x84>
 801d22c:	6821      	ldr	r1, [r4, #0]
 801d22e:	4628      	mov	r0, r5
 801d230:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801d234:	3108      	adds	r1, #8
 801d236:	f7ff fcc1 	bl	801cbbc <rcl_wait_set_add_client>
 801d23a:	b938      	cbnz	r0, 801d24c <rcl_action_wait_set_add_action_client+0x84>
 801d23c:	6821      	ldr	r1, [r4, #0]
 801d23e:	4628      	mov	r0, r5
 801d240:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801d244:	310c      	adds	r1, #12
 801d246:	f7ff f969 	bl	801c51c <rcl_wait_set_add_subscription>
 801d24a:	b158      	cbz	r0, 801d264 <rcl_action_wait_set_add_action_client+0x9c>
 801d24c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d24e:	f640 0036 	movw	r0, #2102	@ 0x836
 801d252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d254:	f7f8 f8e4 	bl	8015420 <rcutils_reset_error>
 801d258:	f640 0036 	movw	r0, #2102	@ 0x836
 801d25c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d25e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801d262:	4770      	bx	lr
 801d264:	6821      	ldr	r1, [r4, #0]
 801d266:	4628      	mov	r0, r5
 801d268:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801d26c:	3110      	adds	r1, #16
 801d26e:	f7ff f955 	bl	801c51c <rcl_wait_set_add_subscription>
 801d272:	2800      	cmp	r0, #0
 801d274:	d1ea      	bne.n	801d24c <rcl_action_wait_set_add_action_client+0x84>
 801d276:	b11f      	cbz	r7, 801d280 <rcl_action_wait_set_add_action_client+0xb8>
 801d278:	6823      	ldr	r3, [r4, #0]
 801d27a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 801d27e:	603b      	str	r3, [r7, #0]
 801d280:	2e00      	cmp	r6, #0
 801d282:	d0e3      	beq.n	801d24c <rcl_action_wait_set_add_action_client+0x84>
 801d284:	6823      	ldr	r3, [r4, #0]
 801d286:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801d28a:	6033      	str	r3, [r6, #0]
 801d28c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d28e:	bf00      	nop

0801d290 <rcl_action_client_wait_set_get_entities_ready>:
 801d290:	2800      	cmp	r0, #0
 801d292:	d050      	beq.n	801d336 <rcl_action_client_wait_set_get_entities_ready+0xa6>
 801d294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d298:	460c      	mov	r4, r1
 801d29a:	2900      	cmp	r1, #0
 801d29c:	d03e      	beq.n	801d31c <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801d29e:	4605      	mov	r5, r0
 801d2a0:	6808      	ldr	r0, [r1, #0]
 801d2a2:	2800      	cmp	r0, #0
 801d2a4:	d03a      	beq.n	801d31c <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801d2a6:	4616      	mov	r6, r2
 801d2a8:	461f      	mov	r7, r3
 801d2aa:	f7fd fb99 	bl	801a9e0 <rcl_client_is_valid>
 801d2ae:	2800      	cmp	r0, #0
 801d2b0:	d038      	beq.n	801d324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801d2b2:	6820      	ldr	r0, [r4, #0]
 801d2b4:	3004      	adds	r0, #4
 801d2b6:	f7fd fb93 	bl	801a9e0 <rcl_client_is_valid>
 801d2ba:	2800      	cmp	r0, #0
 801d2bc:	d032      	beq.n	801d324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801d2be:	6820      	ldr	r0, [r4, #0]
 801d2c0:	3008      	adds	r0, #8
 801d2c2:	f7fd fb8d 	bl	801a9e0 <rcl_client_is_valid>
 801d2c6:	b368      	cbz	r0, 801d324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801d2c8:	6820      	ldr	r0, [r4, #0]
 801d2ca:	300c      	adds	r0, #12
 801d2cc:	f7fe fc1e 	bl	801bb0c <rcl_subscription_is_valid>
 801d2d0:	b340      	cbz	r0, 801d324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801d2d2:	6820      	ldr	r0, [r4, #0]
 801d2d4:	3010      	adds	r0, #16
 801d2d6:	f7fe fc19 	bl	801bb0c <rcl_subscription_is_valid>
 801d2da:	b318      	cbz	r0, 801d324 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801d2dc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	@ 0x24
 801d2e0:	2a00      	cmp	r2, #0
 801d2e2:	bf18      	it	ne
 801d2e4:	2b00      	cmpne	r3, #0
 801d2e6:	9b08      	ldr	r3, [sp, #32]
 801d2e8:	bf0c      	ite	eq
 801d2ea:	2101      	moveq	r1, #1
 801d2ec:	2100      	movne	r1, #0
 801d2ee:	2b00      	cmp	r3, #0
 801d2f0:	bf08      	it	eq
 801d2f2:	f041 0101 	orreq.w	r1, r1, #1
 801d2f6:	2f00      	cmp	r7, #0
 801d2f8:	bf08      	it	eq
 801d2fa:	f041 0101 	orreq.w	r1, r1, #1
 801d2fe:	b9b9      	cbnz	r1, 801d330 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801d300:	b1b6      	cbz	r6, 801d330 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801d302:	6823      	ldr	r3, [r4, #0]
 801d304:	686c      	ldr	r4, [r5, #4]
 801d306:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	@ 0x1d0
 801d30a:	428a      	cmp	r2, r1
 801d30c:	4610      	mov	r0, r2
 801d30e:	bf38      	it	cc
 801d310:	4608      	movcc	r0, r1
 801d312:	4284      	cmp	r4, r0
 801d314:	d812      	bhi.n	801d33c <rcl_action_client_wait_set_get_entities_ready+0xac>
 801d316:	2001      	movs	r0, #1
 801d318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d31c:	f640 0036 	movw	r0, #2102	@ 0x836
 801d320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d324:	f7f8 f87c 	bl	8015420 <rcutils_reset_error>
 801d328:	f640 0036 	movw	r0, #2102	@ 0x836
 801d32c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d330:	200b      	movs	r0, #11
 801d332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d336:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801d33a:	4770      	bx	lr
 801d33c:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	@ 0x1c4
 801d340:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	@ 0x1cc
 801d344:	45f0      	cmp	r8, lr
 801d346:	4640      	mov	r0, r8
 801d348:	69ec      	ldr	r4, [r5, #28]
 801d34a:	bf38      	it	cc
 801d34c:	4670      	movcc	r0, lr
 801d34e:	4560      	cmp	r0, ip
 801d350:	bf38      	it	cc
 801d352:	4660      	movcc	r0, ip
 801d354:	4284      	cmp	r4, r0
 801d356:	d9de      	bls.n	801d316 <rcl_action_client_wait_set_get_entities_ready+0x86>
 801d358:	f8d5 9018 	ldr.w	r9, [r5, #24]
 801d35c:	682d      	ldr	r5, [r5, #0]
 801d35e:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 801d362:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 801d366:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 801d36a:	1a18      	subs	r0, r3, r0
 801d36c:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 801d370:	f103 0c0c 	add.w	ip, r3, #12
 801d374:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 801d378:	fab0 f080 	clz	r0, r0
 801d37c:	eba5 050c 	sub.w	r5, r5, ip
 801d380:	0940      	lsrs	r0, r0, #5
 801d382:	fab5 f585 	clz	r5, r5
 801d386:	096d      	lsrs	r5, r5, #5
 801d388:	7035      	strb	r5, [r6, #0]
 801d38a:	f103 0510 	add.w	r5, r3, #16
 801d38e:	1b64      	subs	r4, r4, r5
 801d390:	9d08      	ldr	r5, [sp, #32]
 801d392:	fab4 f484 	clz	r4, r4
 801d396:	0964      	lsrs	r4, r4, #5
 801d398:	703c      	strb	r4, [r7, #0]
 801d39a:	1d1c      	adds	r4, r3, #4
 801d39c:	3308      	adds	r3, #8
 801d39e:	7028      	strb	r0, [r5, #0]
 801d3a0:	1b09      	subs	r1, r1, r4
 801d3a2:	2000      	movs	r0, #0
 801d3a4:	1ad3      	subs	r3, r2, r3
 801d3a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d3a8:	fab1 f181 	clz	r1, r1
 801d3ac:	fab3 f383 	clz	r3, r3
 801d3b0:	0949      	lsrs	r1, r1, #5
 801d3b2:	095b      	lsrs	r3, r3, #5
 801d3b4:	7011      	strb	r1, [r2, #0]
 801d3b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d3b8:	7013      	strb	r3, [r2, #0]
 801d3ba:	e7b1      	b.n	801d320 <rcl_action_client_wait_set_get_entities_ready+0x90>

0801d3bc <rcl_action_take_goal_request>:
 801d3bc:	2800      	cmp	r0, #0
 801d3be:	d039      	beq.n	801d434 <rcl_action_take_goal_request+0x78>
 801d3c0:	b570      	push	{r4, r5, r6, lr}
 801d3c2:	4604      	mov	r4, r0
 801d3c4:	6800      	ldr	r0, [r0, #0]
 801d3c6:	b380      	cbz	r0, 801d42a <rcl_action_take_goal_request+0x6e>
 801d3c8:	460e      	mov	r6, r1
 801d3ca:	4615      	mov	r5, r2
 801d3cc:	f7fe fa56 	bl	801b87c <rcl_service_is_valid>
 801d3d0:	b330      	cbz	r0, 801d420 <rcl_action_take_goal_request+0x64>
 801d3d2:	6820      	ldr	r0, [r4, #0]
 801d3d4:	3004      	adds	r0, #4
 801d3d6:	f7fe fa51 	bl	801b87c <rcl_service_is_valid>
 801d3da:	b308      	cbz	r0, 801d420 <rcl_action_take_goal_request+0x64>
 801d3dc:	6820      	ldr	r0, [r4, #0]
 801d3de:	3008      	adds	r0, #8
 801d3e0:	f7fe fa4c 	bl	801b87c <rcl_service_is_valid>
 801d3e4:	b1e0      	cbz	r0, 801d420 <rcl_action_take_goal_request+0x64>
 801d3e6:	6820      	ldr	r0, [r4, #0]
 801d3e8:	300c      	adds	r0, #12
 801d3ea:	f7f6 ffbb 	bl	8014364 <rcl_publisher_is_valid>
 801d3ee:	b1b8      	cbz	r0, 801d420 <rcl_action_take_goal_request+0x64>
 801d3f0:	6820      	ldr	r0, [r4, #0]
 801d3f2:	3010      	adds	r0, #16
 801d3f4:	f7f6 ffb6 	bl	8014364 <rcl_publisher_is_valid>
 801d3f8:	b190      	cbz	r0, 801d420 <rcl_action_take_goal_request+0x64>
 801d3fa:	b1cd      	cbz	r5, 801d430 <rcl_action_take_goal_request+0x74>
 801d3fc:	b1c6      	cbz	r6, 801d430 <rcl_action_take_goal_request+0x74>
 801d3fe:	462a      	mov	r2, r5
 801d400:	4631      	mov	r1, r6
 801d402:	6820      	ldr	r0, [r4, #0]
 801d404:	f7fe f9e2 	bl	801b7cc <rcl_take_request>
 801d408:	b148      	cbz	r0, 801d41e <rcl_action_take_goal_request+0x62>
 801d40a:	280a      	cmp	r0, #10
 801d40c:	d007      	beq.n	801d41e <rcl_action_take_goal_request+0x62>
 801d40e:	f240 2259 	movw	r2, #601	@ 0x259
 801d412:	f640 0399 	movw	r3, #2201	@ 0x899
 801d416:	4290      	cmp	r0, r2
 801d418:	bf0c      	ite	eq
 801d41a:	4618      	moveq	r0, r3
 801d41c:	2001      	movne	r0, #1
 801d41e:	bd70      	pop	{r4, r5, r6, pc}
 801d420:	f7f7 fffe 	bl	8015420 <rcutils_reset_error>
 801d424:	f640 0098 	movw	r0, #2200	@ 0x898
 801d428:	bd70      	pop	{r4, r5, r6, pc}
 801d42a:	f640 0098 	movw	r0, #2200	@ 0x898
 801d42e:	bd70      	pop	{r4, r5, r6, pc}
 801d430:	200b      	movs	r0, #11
 801d432:	bd70      	pop	{r4, r5, r6, pc}
 801d434:	f640 0098 	movw	r0, #2200	@ 0x898
 801d438:	4770      	bx	lr
 801d43a:	bf00      	nop

0801d43c <rcl_action_send_goal_response>:
 801d43c:	b390      	cbz	r0, 801d4a4 <rcl_action_send_goal_response+0x68>
 801d43e:	b570      	push	{r4, r5, r6, lr}
 801d440:	4604      	mov	r4, r0
 801d442:	6800      	ldr	r0, [r0, #0]
 801d444:	b348      	cbz	r0, 801d49a <rcl_action_send_goal_response+0x5e>
 801d446:	460e      	mov	r6, r1
 801d448:	4615      	mov	r5, r2
 801d44a:	f7fe fa17 	bl	801b87c <rcl_service_is_valid>
 801d44e:	b1f8      	cbz	r0, 801d490 <rcl_action_send_goal_response+0x54>
 801d450:	6820      	ldr	r0, [r4, #0]
 801d452:	3004      	adds	r0, #4
 801d454:	f7fe fa12 	bl	801b87c <rcl_service_is_valid>
 801d458:	b1d0      	cbz	r0, 801d490 <rcl_action_send_goal_response+0x54>
 801d45a:	6820      	ldr	r0, [r4, #0]
 801d45c:	3008      	adds	r0, #8
 801d45e:	f7fe fa0d 	bl	801b87c <rcl_service_is_valid>
 801d462:	b1a8      	cbz	r0, 801d490 <rcl_action_send_goal_response+0x54>
 801d464:	6820      	ldr	r0, [r4, #0]
 801d466:	300c      	adds	r0, #12
 801d468:	f7f6 ff7c 	bl	8014364 <rcl_publisher_is_valid>
 801d46c:	b180      	cbz	r0, 801d490 <rcl_action_send_goal_response+0x54>
 801d46e:	6820      	ldr	r0, [r4, #0]
 801d470:	3010      	adds	r0, #16
 801d472:	f7f6 ff77 	bl	8014364 <rcl_publisher_is_valid>
 801d476:	b158      	cbz	r0, 801d490 <rcl_action_send_goal_response+0x54>
 801d478:	b195      	cbz	r5, 801d4a0 <rcl_action_send_goal_response+0x64>
 801d47a:	b18e      	cbz	r6, 801d4a0 <rcl_action_send_goal_response+0x64>
 801d47c:	462a      	mov	r2, r5
 801d47e:	4631      	mov	r1, r6
 801d480:	6820      	ldr	r0, [r4, #0]
 801d482:	f7fe f9e3 	bl	801b84c <rcl_send_response>
 801d486:	b110      	cbz	r0, 801d48e <rcl_action_send_goal_response+0x52>
 801d488:	2802      	cmp	r0, #2
 801d48a:	bf18      	it	ne
 801d48c:	2001      	movne	r0, #1
 801d48e:	bd70      	pop	{r4, r5, r6, pc}
 801d490:	f7f7 ffc6 	bl	8015420 <rcutils_reset_error>
 801d494:	f640 0098 	movw	r0, #2200	@ 0x898
 801d498:	bd70      	pop	{r4, r5, r6, pc}
 801d49a:	f640 0098 	movw	r0, #2200	@ 0x898
 801d49e:	bd70      	pop	{r4, r5, r6, pc}
 801d4a0:	200b      	movs	r0, #11
 801d4a2:	bd70      	pop	{r4, r5, r6, pc}
 801d4a4:	f640 0098 	movw	r0, #2200	@ 0x898
 801d4a8:	4770      	bx	lr
 801d4aa:	bf00      	nop

0801d4ac <rcl_action_take_result_request>:
 801d4ac:	2800      	cmp	r0, #0
 801d4ae:	d03a      	beq.n	801d526 <rcl_action_take_result_request+0x7a>
 801d4b0:	b570      	push	{r4, r5, r6, lr}
 801d4b2:	4604      	mov	r4, r0
 801d4b4:	6800      	ldr	r0, [r0, #0]
 801d4b6:	b388      	cbz	r0, 801d51c <rcl_action_take_result_request+0x70>
 801d4b8:	460e      	mov	r6, r1
 801d4ba:	4615      	mov	r5, r2
 801d4bc:	f7fe f9de 	bl	801b87c <rcl_service_is_valid>
 801d4c0:	b338      	cbz	r0, 801d512 <rcl_action_take_result_request+0x66>
 801d4c2:	6820      	ldr	r0, [r4, #0]
 801d4c4:	3004      	adds	r0, #4
 801d4c6:	f7fe f9d9 	bl	801b87c <rcl_service_is_valid>
 801d4ca:	b310      	cbz	r0, 801d512 <rcl_action_take_result_request+0x66>
 801d4cc:	6820      	ldr	r0, [r4, #0]
 801d4ce:	3008      	adds	r0, #8
 801d4d0:	f7fe f9d4 	bl	801b87c <rcl_service_is_valid>
 801d4d4:	b1e8      	cbz	r0, 801d512 <rcl_action_take_result_request+0x66>
 801d4d6:	6820      	ldr	r0, [r4, #0]
 801d4d8:	300c      	adds	r0, #12
 801d4da:	f7f6 ff43 	bl	8014364 <rcl_publisher_is_valid>
 801d4de:	b1c0      	cbz	r0, 801d512 <rcl_action_take_result_request+0x66>
 801d4e0:	6820      	ldr	r0, [r4, #0]
 801d4e2:	3010      	adds	r0, #16
 801d4e4:	f7f6 ff3e 	bl	8014364 <rcl_publisher_is_valid>
 801d4e8:	b198      	cbz	r0, 801d512 <rcl_action_take_result_request+0x66>
 801d4ea:	b1d5      	cbz	r5, 801d522 <rcl_action_take_result_request+0x76>
 801d4ec:	b1ce      	cbz	r6, 801d522 <rcl_action_take_result_request+0x76>
 801d4ee:	6820      	ldr	r0, [r4, #0]
 801d4f0:	462a      	mov	r2, r5
 801d4f2:	4631      	mov	r1, r6
 801d4f4:	3008      	adds	r0, #8
 801d4f6:	f7fe f969 	bl	801b7cc <rcl_take_request>
 801d4fa:	b148      	cbz	r0, 801d510 <rcl_action_take_result_request+0x64>
 801d4fc:	280a      	cmp	r0, #10
 801d4fe:	d007      	beq.n	801d510 <rcl_action_take_result_request+0x64>
 801d500:	f240 2259 	movw	r2, #601	@ 0x259
 801d504:	f640 0399 	movw	r3, #2201	@ 0x899
 801d508:	4290      	cmp	r0, r2
 801d50a:	bf0c      	ite	eq
 801d50c:	4618      	moveq	r0, r3
 801d50e:	2001      	movne	r0, #1
 801d510:	bd70      	pop	{r4, r5, r6, pc}
 801d512:	f7f7 ff85 	bl	8015420 <rcutils_reset_error>
 801d516:	f640 0098 	movw	r0, #2200	@ 0x898
 801d51a:	bd70      	pop	{r4, r5, r6, pc}
 801d51c:	f640 0098 	movw	r0, #2200	@ 0x898
 801d520:	bd70      	pop	{r4, r5, r6, pc}
 801d522:	200b      	movs	r0, #11
 801d524:	bd70      	pop	{r4, r5, r6, pc}
 801d526:	f640 0098 	movw	r0, #2200	@ 0x898
 801d52a:	4770      	bx	lr

0801d52c <rcl_action_take_cancel_request>:
 801d52c:	2800      	cmp	r0, #0
 801d52e:	d03a      	beq.n	801d5a6 <rcl_action_take_cancel_request+0x7a>
 801d530:	b570      	push	{r4, r5, r6, lr}
 801d532:	4604      	mov	r4, r0
 801d534:	6800      	ldr	r0, [r0, #0]
 801d536:	b388      	cbz	r0, 801d59c <rcl_action_take_cancel_request+0x70>
 801d538:	460e      	mov	r6, r1
 801d53a:	4615      	mov	r5, r2
 801d53c:	f7fe f99e 	bl	801b87c <rcl_service_is_valid>
 801d540:	b338      	cbz	r0, 801d592 <rcl_action_take_cancel_request+0x66>
 801d542:	6820      	ldr	r0, [r4, #0]
 801d544:	3004      	adds	r0, #4
 801d546:	f7fe f999 	bl	801b87c <rcl_service_is_valid>
 801d54a:	b310      	cbz	r0, 801d592 <rcl_action_take_cancel_request+0x66>
 801d54c:	6820      	ldr	r0, [r4, #0]
 801d54e:	3008      	adds	r0, #8
 801d550:	f7fe f994 	bl	801b87c <rcl_service_is_valid>
 801d554:	b1e8      	cbz	r0, 801d592 <rcl_action_take_cancel_request+0x66>
 801d556:	6820      	ldr	r0, [r4, #0]
 801d558:	300c      	adds	r0, #12
 801d55a:	f7f6 ff03 	bl	8014364 <rcl_publisher_is_valid>
 801d55e:	b1c0      	cbz	r0, 801d592 <rcl_action_take_cancel_request+0x66>
 801d560:	6820      	ldr	r0, [r4, #0]
 801d562:	3010      	adds	r0, #16
 801d564:	f7f6 fefe 	bl	8014364 <rcl_publisher_is_valid>
 801d568:	b198      	cbz	r0, 801d592 <rcl_action_take_cancel_request+0x66>
 801d56a:	b1d5      	cbz	r5, 801d5a2 <rcl_action_take_cancel_request+0x76>
 801d56c:	b1ce      	cbz	r6, 801d5a2 <rcl_action_take_cancel_request+0x76>
 801d56e:	6820      	ldr	r0, [r4, #0]
 801d570:	462a      	mov	r2, r5
 801d572:	4631      	mov	r1, r6
 801d574:	3004      	adds	r0, #4
 801d576:	f7fe f929 	bl	801b7cc <rcl_take_request>
 801d57a:	b148      	cbz	r0, 801d590 <rcl_action_take_cancel_request+0x64>
 801d57c:	280a      	cmp	r0, #10
 801d57e:	d007      	beq.n	801d590 <rcl_action_take_cancel_request+0x64>
 801d580:	f240 2259 	movw	r2, #601	@ 0x259
 801d584:	f640 0399 	movw	r3, #2201	@ 0x899
 801d588:	4290      	cmp	r0, r2
 801d58a:	bf0c      	ite	eq
 801d58c:	4618      	moveq	r0, r3
 801d58e:	2001      	movne	r0, #1
 801d590:	bd70      	pop	{r4, r5, r6, pc}
 801d592:	f7f7 ff45 	bl	8015420 <rcutils_reset_error>
 801d596:	f640 0098 	movw	r0, #2200	@ 0x898
 801d59a:	bd70      	pop	{r4, r5, r6, pc}
 801d59c:	f640 0098 	movw	r0, #2200	@ 0x898
 801d5a0:	bd70      	pop	{r4, r5, r6, pc}
 801d5a2:	200b      	movs	r0, #11
 801d5a4:	bd70      	pop	{r4, r5, r6, pc}
 801d5a6:	f640 0098 	movw	r0, #2200	@ 0x898
 801d5aa:	4770      	bx	lr

0801d5ac <rcl_action_send_cancel_response>:
 801d5ac:	b398      	cbz	r0, 801d616 <rcl_action_send_cancel_response+0x6a>
 801d5ae:	b570      	push	{r4, r5, r6, lr}
 801d5b0:	4604      	mov	r4, r0
 801d5b2:	6800      	ldr	r0, [r0, #0]
 801d5b4:	b350      	cbz	r0, 801d60c <rcl_action_send_cancel_response+0x60>
 801d5b6:	460e      	mov	r6, r1
 801d5b8:	4615      	mov	r5, r2
 801d5ba:	f7fe f95f 	bl	801b87c <rcl_service_is_valid>
 801d5be:	b300      	cbz	r0, 801d602 <rcl_action_send_cancel_response+0x56>
 801d5c0:	6820      	ldr	r0, [r4, #0]
 801d5c2:	3004      	adds	r0, #4
 801d5c4:	f7fe f95a 	bl	801b87c <rcl_service_is_valid>
 801d5c8:	b1d8      	cbz	r0, 801d602 <rcl_action_send_cancel_response+0x56>
 801d5ca:	6820      	ldr	r0, [r4, #0]
 801d5cc:	3008      	adds	r0, #8
 801d5ce:	f7fe f955 	bl	801b87c <rcl_service_is_valid>
 801d5d2:	b1b0      	cbz	r0, 801d602 <rcl_action_send_cancel_response+0x56>
 801d5d4:	6820      	ldr	r0, [r4, #0]
 801d5d6:	300c      	adds	r0, #12
 801d5d8:	f7f6 fec4 	bl	8014364 <rcl_publisher_is_valid>
 801d5dc:	b188      	cbz	r0, 801d602 <rcl_action_send_cancel_response+0x56>
 801d5de:	6820      	ldr	r0, [r4, #0]
 801d5e0:	3010      	adds	r0, #16
 801d5e2:	f7f6 febf 	bl	8014364 <rcl_publisher_is_valid>
 801d5e6:	b160      	cbz	r0, 801d602 <rcl_action_send_cancel_response+0x56>
 801d5e8:	b19d      	cbz	r5, 801d612 <rcl_action_send_cancel_response+0x66>
 801d5ea:	b196      	cbz	r6, 801d612 <rcl_action_send_cancel_response+0x66>
 801d5ec:	6820      	ldr	r0, [r4, #0]
 801d5ee:	462a      	mov	r2, r5
 801d5f0:	4631      	mov	r1, r6
 801d5f2:	3004      	adds	r0, #4
 801d5f4:	f7fe f92a 	bl	801b84c <rcl_send_response>
 801d5f8:	b110      	cbz	r0, 801d600 <rcl_action_send_cancel_response+0x54>
 801d5fa:	2802      	cmp	r0, #2
 801d5fc:	bf18      	it	ne
 801d5fe:	2001      	movne	r0, #1
 801d600:	bd70      	pop	{r4, r5, r6, pc}
 801d602:	f7f7 ff0d 	bl	8015420 <rcutils_reset_error>
 801d606:	f640 0098 	movw	r0, #2200	@ 0x898
 801d60a:	bd70      	pop	{r4, r5, r6, pc}
 801d60c:	f640 0098 	movw	r0, #2200	@ 0x898
 801d610:	bd70      	pop	{r4, r5, r6, pc}
 801d612:	200b      	movs	r0, #11
 801d614:	bd70      	pop	{r4, r5, r6, pc}
 801d616:	f640 0098 	movw	r0, #2200	@ 0x898
 801d61a:	4770      	bx	lr

0801d61c <rcl_action_wait_set_add_action_server>:
 801d61c:	2800      	cmp	r0, #0
 801d61e:	d04d      	beq.n	801d6bc <rcl_action_wait_set_add_action_server+0xa0>
 801d620:	b570      	push	{r4, r5, r6, lr}
 801d622:	460c      	mov	r4, r1
 801d624:	b159      	cbz	r1, 801d63e <rcl_action_wait_set_add_action_server+0x22>
 801d626:	4605      	mov	r5, r0
 801d628:	6808      	ldr	r0, [r1, #0]
 801d62a:	b140      	cbz	r0, 801d63e <rcl_action_wait_set_add_action_server+0x22>
 801d62c:	4616      	mov	r6, r2
 801d62e:	f7fe f925 	bl	801b87c <rcl_service_is_valid>
 801d632:	b120      	cbz	r0, 801d63e <rcl_action_wait_set_add_action_server+0x22>
 801d634:	6820      	ldr	r0, [r4, #0]
 801d636:	3004      	adds	r0, #4
 801d638:	f7fe f920 	bl	801b87c <rcl_service_is_valid>
 801d63c:	b910      	cbnz	r0, 801d644 <rcl_action_wait_set_add_action_server+0x28>
 801d63e:	f640 0098 	movw	r0, #2200	@ 0x898
 801d642:	bd70      	pop	{r4, r5, r6, pc}
 801d644:	6820      	ldr	r0, [r4, #0]
 801d646:	3008      	adds	r0, #8
 801d648:	f7fe f918 	bl	801b87c <rcl_service_is_valid>
 801d64c:	2800      	cmp	r0, #0
 801d64e:	d0f6      	beq.n	801d63e <rcl_action_wait_set_add_action_server+0x22>
 801d650:	6820      	ldr	r0, [r4, #0]
 801d652:	300c      	adds	r0, #12
 801d654:	f7f6 fe9e 	bl	8014394 <rcl_publisher_is_valid_except_context>
 801d658:	2800      	cmp	r0, #0
 801d65a:	d0f0      	beq.n	801d63e <rcl_action_wait_set_add_action_server+0x22>
 801d65c:	6820      	ldr	r0, [r4, #0]
 801d65e:	3010      	adds	r0, #16
 801d660:	f7f6 fe98 	bl	8014394 <rcl_publisher_is_valid_except_context>
 801d664:	2800      	cmp	r0, #0
 801d666:	d0ea      	beq.n	801d63e <rcl_action_wait_set_add_action_server+0x22>
 801d668:	6821      	ldr	r1, [r4, #0]
 801d66a:	4628      	mov	r0, r5
 801d66c:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 801d670:	f7ff fad0 	bl	801cc14 <rcl_wait_set_add_service>
 801d674:	2800      	cmp	r0, #0
 801d676:	d1e4      	bne.n	801d642 <rcl_action_wait_set_add_action_server+0x26>
 801d678:	6821      	ldr	r1, [r4, #0]
 801d67a:	4628      	mov	r0, r5
 801d67c:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 801d680:	3104      	adds	r1, #4
 801d682:	f7ff fac7 	bl	801cc14 <rcl_wait_set_add_service>
 801d686:	2800      	cmp	r0, #0
 801d688:	d1db      	bne.n	801d642 <rcl_action_wait_set_add_action_server+0x26>
 801d68a:	6821      	ldr	r1, [r4, #0]
 801d68c:	4628      	mov	r0, r5
 801d68e:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 801d692:	3108      	adds	r1, #8
 801d694:	f7ff fabe 	bl	801cc14 <rcl_wait_set_add_service>
 801d698:	2800      	cmp	r0, #0
 801d69a:	d1d2      	bne.n	801d642 <rcl_action_wait_set_add_action_server+0x26>
 801d69c:	6821      	ldr	r1, [r4, #0]
 801d69e:	4628      	mov	r0, r5
 801d6a0:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 801d6a4:	3114      	adds	r1, #20
 801d6a6:	f7ff fa59 	bl	801cb5c <rcl_wait_set_add_timer>
 801d6aa:	2800      	cmp	r0, #0
 801d6ac:	d1c9      	bne.n	801d642 <rcl_action_wait_set_add_action_server+0x26>
 801d6ae:	2e00      	cmp	r6, #0
 801d6b0:	d0c7      	beq.n	801d642 <rcl_action_wait_set_add_action_server+0x26>
 801d6b2:	6823      	ldr	r3, [r4, #0]
 801d6b4:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 801d6b8:	6033      	str	r3, [r6, #0]
 801d6ba:	bd70      	pop	{r4, r5, r6, pc}
 801d6bc:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801d6c0:	4770      	bx	lr
 801d6c2:	bf00      	nop

0801d6c4 <rcl_action_server_wait_set_get_entities_ready>:
 801d6c4:	2800      	cmp	r0, #0
 801d6c6:	d067      	beq.n	801d798 <rcl_action_server_wait_set_get_entities_ready+0xd4>
 801d6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d6cc:	460c      	mov	r4, r1
 801d6ce:	b161      	cbz	r1, 801d6ea <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d6d0:	4605      	mov	r5, r0
 801d6d2:	6808      	ldr	r0, [r1, #0]
 801d6d4:	b148      	cbz	r0, 801d6ea <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d6d6:	4616      	mov	r6, r2
 801d6d8:	4698      	mov	r8, r3
 801d6da:	f7fe f8cf 	bl	801b87c <rcl_service_is_valid>
 801d6de:	b120      	cbz	r0, 801d6ea <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d6e0:	6820      	ldr	r0, [r4, #0]
 801d6e2:	3004      	adds	r0, #4
 801d6e4:	f7fe f8ca 	bl	801b87c <rcl_service_is_valid>
 801d6e8:	b918      	cbnz	r0, 801d6f2 <rcl_action_server_wait_set_get_entities_ready+0x2e>
 801d6ea:	f640 0098 	movw	r0, #2200	@ 0x898
 801d6ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d6f2:	6820      	ldr	r0, [r4, #0]
 801d6f4:	3008      	adds	r0, #8
 801d6f6:	f7fe f8c1 	bl	801b87c <rcl_service_is_valid>
 801d6fa:	2800      	cmp	r0, #0
 801d6fc:	d0f5      	beq.n	801d6ea <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d6fe:	6820      	ldr	r0, [r4, #0]
 801d700:	300c      	adds	r0, #12
 801d702:	f7f6 fe47 	bl	8014394 <rcl_publisher_is_valid_except_context>
 801d706:	2800      	cmp	r0, #0
 801d708:	d0ef      	beq.n	801d6ea <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d70a:	6820      	ldr	r0, [r4, #0]
 801d70c:	3010      	adds	r0, #16
 801d70e:	f7f6 fe41 	bl	8014394 <rcl_publisher_is_valid_except_context>
 801d712:	2800      	cmp	r0, #0
 801d714:	d0e9      	beq.n	801d6ea <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d716:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801d71a:	2a00      	cmp	r2, #0
 801d71c:	bf18      	it	ne
 801d71e:	2b00      	cmpne	r3, #0
 801d720:	bf0c      	ite	eq
 801d722:	2101      	moveq	r1, #1
 801d724:	2100      	movne	r1, #0
 801d726:	f1b8 0f00 	cmp.w	r8, #0
 801d72a:	bf08      	it	eq
 801d72c:	f041 0101 	orreq.w	r1, r1, #1
 801d730:	bba9      	cbnz	r1, 801d79e <rcl_action_server_wait_set_get_entities_ready+0xda>
 801d732:	b3a6      	cbz	r6, 801d79e <rcl_action_server_wait_set_get_entities_ready+0xda>
 801d734:	6821      	ldr	r1, [r4, #0]
 801d736:	2000      	movs	r0, #0
 801d738:	692c      	ldr	r4, [r5, #16]
 801d73a:	f8d1 21e8 	ldr.w	r2, [r1, #488]	@ 0x1e8
 801d73e:	6a2f      	ldr	r7, [r5, #32]
 801d740:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d744:	f8d1 41dc 	ldr.w	r4, [r1, #476]	@ 0x1dc
 801d748:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 801d74c:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 801d750:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 801d754:	1a64      	subs	r4, r4, r1
 801d756:	f8d1 31e4 	ldr.w	r3, [r1, #484]	@ 0x1e4
 801d75a:	fab4 f484 	clz	r4, r4
 801d75e:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 801d762:	0964      	lsrs	r4, r4, #5
 801d764:	7034      	strb	r4, [r6, #0]
 801d766:	1d0c      	adds	r4, r1, #4
 801d768:	1b2c      	subs	r4, r5, r4
 801d76a:	fab4 f484 	clz	r4, r4
 801d76e:	0964      	lsrs	r4, r4, #5
 801d770:	f888 4000 	strb.w	r4, [r8]
 801d774:	f101 0408 	add.w	r4, r1, #8
 801d778:	1b1b      	subs	r3, r3, r4
 801d77a:	9c06      	ldr	r4, [sp, #24]
 801d77c:	fab3 f383 	clz	r3, r3
 801d780:	095b      	lsrs	r3, r3, #5
 801d782:	7023      	strb	r3, [r4, #0]
 801d784:	f101 0314 	add.w	r3, r1, #20
 801d788:	1ad3      	subs	r3, r2, r3
 801d78a:	9a07      	ldr	r2, [sp, #28]
 801d78c:	fab3 f383 	clz	r3, r3
 801d790:	095b      	lsrs	r3, r3, #5
 801d792:	7013      	strb	r3, [r2, #0]
 801d794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d798:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801d79c:	4770      	bx	lr
 801d79e:	200b      	movs	r0, #11
 801d7a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d7a4 <_execute_event_handler>:
 801d7a4:	2002      	movs	r0, #2
 801d7a6:	4770      	bx	lr

0801d7a8 <_cancel_goal_event_handler>:
 801d7a8:	2003      	movs	r0, #3
 801d7aa:	4770      	bx	lr

0801d7ac <_succeed_event_handler>:
 801d7ac:	2004      	movs	r0, #4
 801d7ae:	4770      	bx	lr

0801d7b0 <_abort_event_handler>:
 801d7b0:	2006      	movs	r0, #6
 801d7b2:	4770      	bx	lr

0801d7b4 <_canceled_event_handler>:
 801d7b4:	2005      	movs	r0, #5
 801d7b6:	4770      	bx	lr

0801d7b8 <rcl_action_transition_goal_state>:
 801d7b8:	b2c2      	uxtb	r2, r0
 801d7ba:	2a06      	cmp	r2, #6
 801d7bc:	d810      	bhi.n	801d7e0 <rcl_action_transition_goal_state+0x28>
 801d7be:	2904      	cmp	r1, #4
 801d7c0:	d80e      	bhi.n	801d7e0 <rcl_action_transition_goal_state+0x28>
 801d7c2:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 801d7c6:	b410      	push	{r4}
 801d7c8:	1853      	adds	r3, r2, r1
 801d7ca:	4c06      	ldr	r4, [pc, #24]	@ (801d7e4 <rcl_action_transition_goal_state+0x2c>)
 801d7cc:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 801d7d0:	b113      	cbz	r3, 801d7d8 <rcl_action_transition_goal_state+0x20>
 801d7d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7d6:	4718      	bx	r3
 801d7d8:	2000      	movs	r0, #0
 801d7da:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7de:	4770      	bx	lr
 801d7e0:	2000      	movs	r0, #0
 801d7e2:	4770      	bx	lr
 801d7e4:	08025440 	.word	0x08025440

0801d7e8 <rcl_action_get_zero_initialized_cancel_response>:
 801d7e8:	b510      	push	{r4, lr}
 801d7ea:	4c07      	ldr	r4, [pc, #28]	@ (801d808 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 801d7ec:	4686      	mov	lr, r0
 801d7ee:	4684      	mov	ip, r0
 801d7f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801d7f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d7f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801d7f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d7fc:	6823      	ldr	r3, [r4, #0]
 801d7fe:	4670      	mov	r0, lr
 801d800:	f8cc 3000 	str.w	r3, [ip]
 801d804:	bd10      	pop	{r4, pc}
 801d806:	bf00      	nop
 801d808:	080254cc 	.word	0x080254cc

0801d80c <rclc_action_send_result_request>:
 801d80c:	b1d0      	cbz	r0, 801d844 <rclc_action_send_result_request+0x38>
 801d80e:	4684      	mov	ip, r0
 801d810:	f8d0 0009 	ldr.w	r0, [r0, #9]
 801d814:	b500      	push	{lr}
 801d816:	b087      	sub	sp, #28
 801d818:	f8dc 100d 	ldr.w	r1, [ip, #13]
 801d81c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 801d820:	f8dc 3015 	ldr.w	r3, [ip, #21]
 801d824:	f10d 0e08 	add.w	lr, sp, #8
 801d828:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801d82c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 801d830:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 801d834:	a902      	add	r1, sp, #8
 801d836:	3010      	adds	r0, #16
 801d838:	f7ff fbca 	bl	801cfd0 <rcl_action_send_result_request>
 801d83c:	b920      	cbnz	r0, 801d848 <rclc_action_send_result_request+0x3c>
 801d83e:	b007      	add	sp, #28
 801d840:	f85d fb04 	ldr.w	pc, [sp], #4
 801d844:	200b      	movs	r0, #11
 801d846:	4770      	bx	lr
 801d848:	9001      	str	r0, [sp, #4]
 801d84a:	f7f7 fde9 	bl	8015420 <rcutils_reset_error>
 801d84e:	9801      	ldr	r0, [sp, #4]
 801d850:	b007      	add	sp, #28
 801d852:	f85d fb04 	ldr.w	pc, [sp], #4
 801d856:	bf00      	nop

0801d858 <rclc_action_take_goal_handle>:
 801d858:	b160      	cbz	r0, 801d874 <rclc_action_take_goal_handle+0x1c>
 801d85a:	6883      	ldr	r3, [r0, #8]
 801d85c:	b143      	cbz	r3, 801d870 <rclc_action_take_goal_handle+0x18>
 801d85e:	6819      	ldr	r1, [r3, #0]
 801d860:	2200      	movs	r2, #0
 801d862:	6081      	str	r1, [r0, #8]
 801d864:	721a      	strb	r2, [r3, #8]
 801d866:	68c1      	ldr	r1, [r0, #12]
 801d868:	621a      	str	r2, [r3, #32]
 801d86a:	849a      	strh	r2, [r3, #36]	@ 0x24
 801d86c:	6019      	str	r1, [r3, #0]
 801d86e:	60c3      	str	r3, [r0, #12]
 801d870:	4618      	mov	r0, r3
 801d872:	4770      	bx	lr
 801d874:	4603      	mov	r3, r0
 801d876:	e7fb      	b.n	801d870 <rclc_action_take_goal_handle+0x18>

0801d878 <rclc_action_remove_used_goal_handle>:
 801d878:	b180      	cbz	r0, 801d89c <rclc_action_remove_used_goal_handle+0x24>
 801d87a:	b179      	cbz	r1, 801d89c <rclc_action_remove_used_goal_handle+0x24>
 801d87c:	68c3      	ldr	r3, [r0, #12]
 801d87e:	4299      	cmp	r1, r3
 801d880:	d00d      	beq.n	801d89e <rclc_action_remove_used_goal_handle+0x26>
 801d882:	b12b      	cbz	r3, 801d890 <rclc_action_remove_used_goal_handle+0x18>
 801d884:	681a      	ldr	r2, [r3, #0]
 801d886:	4291      	cmp	r1, r2
 801d888:	d003      	beq.n	801d892 <rclc_action_remove_used_goal_handle+0x1a>
 801d88a:	4613      	mov	r3, r2
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	d1f9      	bne.n	801d884 <rclc_action_remove_used_goal_handle+0xc>
 801d890:	4770      	bx	lr
 801d892:	680a      	ldr	r2, [r1, #0]
 801d894:	601a      	str	r2, [r3, #0]
 801d896:	6883      	ldr	r3, [r0, #8]
 801d898:	600b      	str	r3, [r1, #0]
 801d89a:	6081      	str	r1, [r0, #8]
 801d89c:	4770      	bx	lr
 801d89e:	680b      	ldr	r3, [r1, #0]
 801d8a0:	60c3      	str	r3, [r0, #12]
 801d8a2:	e7f8      	b.n	801d896 <rclc_action_remove_used_goal_handle+0x1e>

0801d8a4 <rclc_action_find_goal_handle_by_uuid>:
 801d8a4:	b538      	push	{r3, r4, r5, lr}
 801d8a6:	b181      	cbz	r1, 801d8ca <rclc_action_find_goal_handle_by_uuid+0x26>
 801d8a8:	b178      	cbz	r0, 801d8ca <rclc_action_find_goal_handle_by_uuid+0x26>
 801d8aa:	68c4      	ldr	r4, [r0, #12]
 801d8ac:	460d      	mov	r5, r1
 801d8ae:	b914      	cbnz	r4, 801d8b6 <rclc_action_find_goal_handle_by_uuid+0x12>
 801d8b0:	e009      	b.n	801d8c6 <rclc_action_find_goal_handle_by_uuid+0x22>
 801d8b2:	6824      	ldr	r4, [r4, #0]
 801d8b4:	b13c      	cbz	r4, 801d8c6 <rclc_action_find_goal_handle_by_uuid+0x22>
 801d8b6:	f104 0009 	add.w	r0, r4, #9
 801d8ba:	2210      	movs	r2, #16
 801d8bc:	4629      	mov	r1, r5
 801d8be:	f004 fc65 	bl	802218c <memcmp>
 801d8c2:	2800      	cmp	r0, #0
 801d8c4:	d1f5      	bne.n	801d8b2 <rclc_action_find_goal_handle_by_uuid+0xe>
 801d8c6:	4620      	mov	r0, r4
 801d8c8:	bd38      	pop	{r3, r4, r5, pc}
 801d8ca:	2400      	movs	r4, #0
 801d8cc:	4620      	mov	r0, r4
 801d8ce:	bd38      	pop	{r3, r4, r5, pc}

0801d8d0 <rclc_action_find_first_handle_by_status>:
 801d8d0:	b140      	cbz	r0, 801d8e4 <rclc_action_find_first_handle_by_status+0x14>
 801d8d2:	68c0      	ldr	r0, [r0, #12]
 801d8d4:	b910      	cbnz	r0, 801d8dc <rclc_action_find_first_handle_by_status+0xc>
 801d8d6:	e005      	b.n	801d8e4 <rclc_action_find_first_handle_by_status+0x14>
 801d8d8:	6800      	ldr	r0, [r0, #0]
 801d8da:	b118      	cbz	r0, 801d8e4 <rclc_action_find_first_handle_by_status+0x14>
 801d8dc:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801d8e0:	428b      	cmp	r3, r1
 801d8e2:	d1f9      	bne.n	801d8d8 <rclc_action_find_first_handle_by_status+0x8>
 801d8e4:	4770      	bx	lr
 801d8e6:	bf00      	nop

0801d8e8 <rclc_action_find_first_terminated_handle>:
 801d8e8:	b140      	cbz	r0, 801d8fc <rclc_action_find_first_terminated_handle+0x14>
 801d8ea:	68c0      	ldr	r0, [r0, #12]
 801d8ec:	b910      	cbnz	r0, 801d8f4 <rclc_action_find_first_terminated_handle+0xc>
 801d8ee:	e005      	b.n	801d8fc <rclc_action_find_first_terminated_handle+0x14>
 801d8f0:	6800      	ldr	r0, [r0, #0]
 801d8f2:	b118      	cbz	r0, 801d8fc <rclc_action_find_first_terminated_handle+0x14>
 801d8f4:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801d8f8:	2b03      	cmp	r3, #3
 801d8fa:	ddf9      	ble.n	801d8f0 <rclc_action_find_first_terminated_handle+0x8>
 801d8fc:	4770      	bx	lr
 801d8fe:	bf00      	nop

0801d900 <rclc_action_find_handle_by_goal_request_sequence_number>:
 801d900:	b170      	cbz	r0, 801d920 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801d902:	68c0      	ldr	r0, [r0, #12]
 801d904:	b160      	cbz	r0, 801d920 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801d906:	b410      	push	{r4}
 801d908:	e001      	b.n	801d90e <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 801d90a:	6800      	ldr	r0, [r0, #0]
 801d90c:	b128      	cbz	r0, 801d91a <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801d90e:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 801d912:	4299      	cmp	r1, r3
 801d914:	bf08      	it	eq
 801d916:	4294      	cmpeq	r4, r2
 801d918:	d1f7      	bne.n	801d90a <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 801d91a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d91e:	4770      	bx	lr
 801d920:	4770      	bx	lr
 801d922:	bf00      	nop

0801d924 <rclc_action_find_handle_by_result_request_sequence_number>:
 801d924:	b170      	cbz	r0, 801d944 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801d926:	68c0      	ldr	r0, [r0, #12]
 801d928:	b160      	cbz	r0, 801d944 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801d92a:	b410      	push	{r4}
 801d92c:	e001      	b.n	801d932 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801d92e:	6800      	ldr	r0, [r0, #0]
 801d930:	b128      	cbz	r0, 801d93e <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801d932:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 801d936:	4299      	cmp	r1, r3
 801d938:	bf08      	it	eq
 801d93a:	4294      	cmpeq	r4, r2
 801d93c:	d1f7      	bne.n	801d92e <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801d93e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d942:	4770      	bx	lr
 801d944:	4770      	bx	lr
 801d946:	bf00      	nop

0801d948 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 801d948:	b170      	cbz	r0, 801d968 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801d94a:	68c0      	ldr	r0, [r0, #12]
 801d94c:	b160      	cbz	r0, 801d968 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801d94e:	b410      	push	{r4}
 801d950:	e001      	b.n	801d956 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801d952:	6800      	ldr	r0, [r0, #0]
 801d954:	b128      	cbz	r0, 801d962 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 801d956:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 801d95a:	4299      	cmp	r1, r3
 801d95c:	bf08      	it	eq
 801d95e:	4294      	cmpeq	r4, r2
 801d960:	d1f7      	bne.n	801d952 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801d962:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d966:	4770      	bx	lr
 801d968:	4770      	bx	lr
 801d96a:	bf00      	nop

0801d96c <rclc_action_find_first_handle_with_goal_response>:
 801d96c:	b140      	cbz	r0, 801d980 <rclc_action_find_first_handle_with_goal_response+0x14>
 801d96e:	68c0      	ldr	r0, [r0, #12]
 801d970:	b910      	cbnz	r0, 801d978 <rclc_action_find_first_handle_with_goal_response+0xc>
 801d972:	e005      	b.n	801d980 <rclc_action_find_first_handle_with_goal_response+0x14>
 801d974:	6800      	ldr	r0, [r0, #0]
 801d976:	b118      	cbz	r0, 801d980 <rclc_action_find_first_handle_with_goal_response+0x14>
 801d978:	f890 3020 	ldrb.w	r3, [r0, #32]
 801d97c:	2b00      	cmp	r3, #0
 801d97e:	d0f9      	beq.n	801d974 <rclc_action_find_first_handle_with_goal_response+0x8>
 801d980:	4770      	bx	lr
 801d982:	bf00      	nop

0801d984 <rclc_action_find_first_handle_with_result_response>:
 801d984:	b140      	cbz	r0, 801d998 <rclc_action_find_first_handle_with_result_response+0x14>
 801d986:	68c0      	ldr	r0, [r0, #12]
 801d988:	b910      	cbnz	r0, 801d990 <rclc_action_find_first_handle_with_result_response+0xc>
 801d98a:	e005      	b.n	801d998 <rclc_action_find_first_handle_with_result_response+0x14>
 801d98c:	6800      	ldr	r0, [r0, #0]
 801d98e:	b118      	cbz	r0, 801d998 <rclc_action_find_first_handle_with_result_response+0x14>
 801d990:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 801d994:	2b00      	cmp	r3, #0
 801d996:	d0f9      	beq.n	801d98c <rclc_action_find_first_handle_with_result_response+0x8>
 801d998:	4770      	bx	lr
 801d99a:	bf00      	nop

0801d99c <rclc_action_server_response_goal_request>:
 801d99c:	b198      	cbz	r0, 801d9c6 <rclc_action_server_response_goal_request+0x2a>
 801d99e:	2200      	movs	r2, #0
 801d9a0:	460b      	mov	r3, r1
 801d9a2:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 801d9a6:	b510      	push	{r4, lr}
 801d9a8:	6844      	ldr	r4, [r0, #4]
 801d9aa:	b086      	sub	sp, #24
 801d9ac:	f104 0010 	add.w	r0, r4, #16
 801d9b0:	9205      	str	r2, [sp, #20]
 801d9b2:	e9cd 2203 	strd	r2, r2, [sp, #12]
 801d9b6:	aa03      	add	r2, sp, #12
 801d9b8:	f88d 300c 	strb.w	r3, [sp, #12]
 801d9bc:	f7ff fd3e 	bl	801d43c <rcl_action_send_goal_response>
 801d9c0:	b918      	cbnz	r0, 801d9ca <rclc_action_server_response_goal_request+0x2e>
 801d9c2:	b006      	add	sp, #24
 801d9c4:	bd10      	pop	{r4, pc}
 801d9c6:	200b      	movs	r0, #11
 801d9c8:	4770      	bx	lr
 801d9ca:	9001      	str	r0, [sp, #4]
 801d9cc:	f7f7 fd28 	bl	8015420 <rcutils_reset_error>
 801d9d0:	9801      	ldr	r0, [sp, #4]
 801d9d2:	b006      	add	sp, #24
 801d9d4:	bd10      	pop	{r4, pc}
 801d9d6:	bf00      	nop

0801d9d8 <rclc_action_server_goal_cancel_accept>:
 801d9d8:	b310      	cbz	r0, 801da20 <rclc_action_server_goal_cancel_accept+0x48>
 801d9da:	b510      	push	{r4, lr}
 801d9dc:	b090      	sub	sp, #64	@ 0x40
 801d9de:	4604      	mov	r4, r0
 801d9e0:	a806      	add	r0, sp, #24
 801d9e2:	f7ff ff01 	bl	801d7e8 <rcl_action_get_zero_initialized_cancel_response>
 801d9e6:	2300      	movs	r3, #0
 801d9e8:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801d9ec:	46ec      	mov	ip, sp
 801d9ee:	f8d4 100d 	ldr.w	r1, [r4, #13]
 801d9f2:	f8d4 2011 	ldr.w	r2, [r4, #17]
 801d9f6:	f88d 3018 	strb.w	r3, [sp, #24]
 801d9fa:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801d9fe:	f8cd d01c 	str.w	sp, [sp, #28]
 801da02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801da06:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 801da28 <rclc_action_server_goal_cancel_accept+0x50>
 801da0a:	6860      	ldr	r0, [r4, #4]
 801da0c:	aa06      	add	r2, sp, #24
 801da0e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 801da12:	3010      	adds	r0, #16
 801da14:	ed8d 7b08 	vstr	d7, [sp, #32]
 801da18:	f7ff fdc8 	bl	801d5ac <rcl_action_send_cancel_response>
 801da1c:	b010      	add	sp, #64	@ 0x40
 801da1e:	bd10      	pop	{r4, pc}
 801da20:	200b      	movs	r0, #11
 801da22:	4770      	bx	lr
 801da24:	f3af 8000 	nop.w
 801da28:	00000001 	.word	0x00000001
 801da2c:	00000001 	.word	0x00000001

0801da30 <rclc_action_server_goal_cancel_reject>:
 801da30:	b082      	sub	sp, #8
 801da32:	b530      	push	{r4, r5, lr}
 801da34:	b08b      	sub	sp, #44	@ 0x2c
 801da36:	ac0e      	add	r4, sp, #56	@ 0x38
 801da38:	e884 000c 	stmia.w	r4, {r2, r3}
 801da3c:	b188      	cbz	r0, 801da62 <rclc_action_server_goal_cancel_reject+0x32>
 801da3e:	4604      	mov	r4, r0
 801da40:	a801      	add	r0, sp, #4
 801da42:	460d      	mov	r5, r1
 801da44:	f7ff fed0 	bl	801d7e8 <rcl_action_get_zero_initialized_cancel_response>
 801da48:	aa01      	add	r2, sp, #4
 801da4a:	a90e      	add	r1, sp, #56	@ 0x38
 801da4c:	f104 0010 	add.w	r0, r4, #16
 801da50:	f88d 5004 	strb.w	r5, [sp, #4]
 801da54:	f7ff fdaa 	bl	801d5ac <rcl_action_send_cancel_response>
 801da58:	b00b      	add	sp, #44	@ 0x2c
 801da5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801da5e:	b002      	add	sp, #8
 801da60:	4770      	bx	lr
 801da62:	200b      	movs	r0, #11
 801da64:	b00b      	add	sp, #44	@ 0x2c
 801da66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801da6a:	b002      	add	sp, #8
 801da6c:	4770      	bx	lr
 801da6e:	bf00      	nop

0801da70 <__atomic_load_8>:
 801da70:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 801da74:	4a16      	ldr	r2, [pc, #88]	@ (801dad0 <__atomic_load_8+0x60>)
 801da76:	4b17      	ldr	r3, [pc, #92]	@ (801dad4 <__atomic_load_8+0x64>)
 801da78:	f04f 0c01 	mov.w	ip, #1
 801da7c:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 801da80:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801da84:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801da88:	fb02 f101 	mul.w	r1, r2, r1
 801da8c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801da90:	fba3 2301 	umull	r2, r3, r3, r1
 801da94:	091b      	lsrs	r3, r3, #4
 801da96:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801da9a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801da9e:	b4d0      	push	{r4, r6, r7}
 801daa0:	1ac9      	subs	r1, r1, r3
 801daa2:	4c0d      	ldr	r4, [pc, #52]	@ (801dad8 <__atomic_load_8+0x68>)
 801daa4:	1862      	adds	r2, r4, r1
 801daa6:	e8d2 3f4f 	ldrexb	r3, [r2]
 801daaa:	e8c2 cf46 	strexb	r6, ip, [r2]
 801daae:	2e00      	cmp	r6, #0
 801dab0:	d1f9      	bne.n	801daa6 <__atomic_load_8+0x36>
 801dab2:	b2db      	uxtb	r3, r3
 801dab4:	f3bf 8f5b 	dmb	ish
 801dab8:	2b00      	cmp	r3, #0
 801daba:	d1f4      	bne.n	801daa6 <__atomic_load_8+0x36>
 801dabc:	e9d0 6700 	ldrd	r6, r7, [r0]
 801dac0:	f3bf 8f5b 	dmb	ish
 801dac4:	5463      	strb	r3, [r4, r1]
 801dac6:	4630      	mov	r0, r6
 801dac8:	4639      	mov	r1, r7
 801daca:	bcd0      	pop	{r4, r6, r7}
 801dacc:	4770      	bx	lr
 801dace:	bf00      	nop
 801dad0:	27d4eb2d 	.word	0x27d4eb2d
 801dad4:	b21642c9 	.word	0xb21642c9
 801dad8:	24069358 	.word	0x24069358

0801dadc <__atomic_store_8>:
 801dadc:	b570      	push	{r4, r5, r6, lr}
 801dade:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801dae2:	4916      	ldr	r1, [pc, #88]	@ (801db3c <__atomic_store_8+0x60>)
 801dae4:	4c16      	ldr	r4, [pc, #88]	@ (801db40 <__atomic_store_8+0x64>)
 801dae6:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 801daea:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801daee:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801daf2:	fb01 fe0e 	mul.w	lr, r1, lr
 801daf6:	4913      	ldr	r1, [pc, #76]	@ (801db44 <__atomic_store_8+0x68>)
 801daf8:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 801dafc:	fba1 510e 	umull	r5, r1, r1, lr
 801db00:	f04f 0501 	mov.w	r5, #1
 801db04:	0909      	lsrs	r1, r1, #4
 801db06:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 801db0a:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 801db0e:	ebae 0e01 	sub.w	lr, lr, r1
 801db12:	eb04 0c0e 	add.w	ip, r4, lr
 801db16:	e8dc 1f4f 	ldrexb	r1, [ip]
 801db1a:	e8cc 5f46 	strexb	r6, r5, [ip]
 801db1e:	2e00      	cmp	r6, #0
 801db20:	d1f9      	bne.n	801db16 <__atomic_store_8+0x3a>
 801db22:	b2c9      	uxtb	r1, r1
 801db24:	f3bf 8f5b 	dmb	ish
 801db28:	2900      	cmp	r1, #0
 801db2a:	d1f4      	bne.n	801db16 <__atomic_store_8+0x3a>
 801db2c:	e9c0 2300 	strd	r2, r3, [r0]
 801db30:	f3bf 8f5b 	dmb	ish
 801db34:	f804 100e 	strb.w	r1, [r4, lr]
 801db38:	bd70      	pop	{r4, r5, r6, pc}
 801db3a:	bf00      	nop
 801db3c:	27d4eb2d 	.word	0x27d4eb2d
 801db40:	24069358 	.word	0x24069358
 801db44:	b21642c9 	.word	0xb21642c9

0801db48 <__atomic_exchange_8>:
 801db48:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 801db4c:	4917      	ldr	r1, [pc, #92]	@ (801dbac <__atomic_exchange_8+0x64>)
 801db4e:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 801db52:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 801db56:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 801db5a:	fb01 fc0c 	mul.w	ip, r1, ip
 801db5e:	4914      	ldr	r1, [pc, #80]	@ (801dbb0 <__atomic_exchange_8+0x68>)
 801db60:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 801db64:	b570      	push	{r4, r5, r6, lr}
 801db66:	4686      	mov	lr, r0
 801db68:	fba1 010c 	umull	r0, r1, r1, ip
 801db6c:	4d11      	ldr	r5, [pc, #68]	@ (801dbb4 <__atomic_exchange_8+0x6c>)
 801db6e:	f04f 0001 	mov.w	r0, #1
 801db72:	0909      	lsrs	r1, r1, #4
 801db74:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 801db78:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 801db7c:	ebac 0c01 	sub.w	ip, ip, r1
 801db80:	eb05 010c 	add.w	r1, r5, ip
 801db84:	e8d1 4f4f 	ldrexb	r4, [r1]
 801db88:	e8c1 0f46 	strexb	r6, r0, [r1]
 801db8c:	2e00      	cmp	r6, #0
 801db8e:	d1f9      	bne.n	801db84 <__atomic_exchange_8+0x3c>
 801db90:	b2e4      	uxtb	r4, r4
 801db92:	f3bf 8f5b 	dmb	ish
 801db96:	2c00      	cmp	r4, #0
 801db98:	d1f4      	bne.n	801db84 <__atomic_exchange_8+0x3c>
 801db9a:	e9de 0100 	ldrd	r0, r1, [lr]
 801db9e:	e9ce 2300 	strd	r2, r3, [lr]
 801dba2:	f3bf 8f5b 	dmb	ish
 801dba6:	f805 400c 	strb.w	r4, [r5, ip]
 801dbaa:	bd70      	pop	{r4, r5, r6, pc}
 801dbac:	27d4eb2d 	.word	0x27d4eb2d
 801dbb0:	b21642c9 	.word	0xb21642c9
 801dbb4:	24069358 	.word	0x24069358

0801dbb8 <rcutils_get_env>:
 801dbb8:	b168      	cbz	r0, 801dbd6 <rcutils_get_env+0x1e>
 801dbba:	b510      	push	{r4, lr}
 801dbbc:	460c      	mov	r4, r1
 801dbbe:	b129      	cbz	r1, 801dbcc <rcutils_get_env+0x14>
 801dbc0:	f003 fe64 	bl	802188c <getenv>
 801dbc4:	b120      	cbz	r0, 801dbd0 <rcutils_get_env+0x18>
 801dbc6:	6020      	str	r0, [r4, #0]
 801dbc8:	2000      	movs	r0, #0
 801dbca:	bd10      	pop	{r4, pc}
 801dbcc:	4803      	ldr	r0, [pc, #12]	@ (801dbdc <rcutils_get_env+0x24>)
 801dbce:	bd10      	pop	{r4, pc}
 801dbd0:	4b03      	ldr	r3, [pc, #12]	@ (801dbe0 <rcutils_get_env+0x28>)
 801dbd2:	6023      	str	r3, [r4, #0]
 801dbd4:	bd10      	pop	{r4, pc}
 801dbd6:	4803      	ldr	r0, [pc, #12]	@ (801dbe4 <rcutils_get_env+0x2c>)
 801dbd8:	4770      	bx	lr
 801dbda:	bf00      	nop
 801dbdc:	0802550c 	.word	0x0802550c
 801dbe0:	08025994 	.word	0x08025994
 801dbe4:	080254f0 	.word	0x080254f0

0801dbe8 <rcutils_is_directory>:
 801dbe8:	2000      	movs	r0, #0
 801dbea:	4770      	bx	lr

0801dbec <rcutils_join_path>:
 801dbec:	b082      	sub	sp, #8
 801dbee:	2000      	movs	r0, #0
 801dbf0:	e88d 000c 	stmia.w	sp, {r2, r3}
 801dbf4:	b002      	add	sp, #8
 801dbf6:	4770      	bx	lr

0801dbf8 <rcutils_to_native_path>:
 801dbf8:	b084      	sub	sp, #16
 801dbfa:	2000      	movs	r0, #0
 801dbfc:	f10d 0c04 	add.w	ip, sp, #4
 801dc00:	b004      	add	sp, #16
 801dc02:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 801dc06:	4770      	bx	lr

0801dc08 <rcutils_format_string_limit>:
 801dc08:	b40f      	push	{r0, r1, r2, r3}
 801dc0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dc0c:	b083      	sub	sp, #12
 801dc0e:	ac08      	add	r4, sp, #32
 801dc10:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801dc12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801dc16:	b326      	cbz	r6, 801dc62 <rcutils_format_string_limit+0x5a>
 801dc18:	a808      	add	r0, sp, #32
 801dc1a:	f7f7 fbdd 	bl	80153d8 <rcutils_allocator_is_valid>
 801dc1e:	b300      	cbz	r0, 801dc62 <rcutils_format_string_limit+0x5a>
 801dc20:	2100      	movs	r1, #0
 801dc22:	ab0f      	add	r3, sp, #60	@ 0x3c
 801dc24:	4632      	mov	r2, r6
 801dc26:	4608      	mov	r0, r1
 801dc28:	e9cd 3300 	strd	r3, r3, [sp]
 801dc2c:	f000 f906 	bl	801de3c <rcutils_vsnprintf>
 801dc30:	1c43      	adds	r3, r0, #1
 801dc32:	4605      	mov	r5, r0
 801dc34:	d015      	beq.n	801dc62 <rcutils_format_string_limit+0x5a>
 801dc36:	1c47      	adds	r7, r0, #1
 801dc38:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801dc3a:	429f      	cmp	r7, r3
 801dc3c:	d901      	bls.n	801dc42 <rcutils_format_string_limit+0x3a>
 801dc3e:	1e5d      	subs	r5, r3, #1
 801dc40:	461f      	mov	r7, r3
 801dc42:	9b08      	ldr	r3, [sp, #32]
 801dc44:	4638      	mov	r0, r7
 801dc46:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801dc48:	4798      	blx	r3
 801dc4a:	4604      	mov	r4, r0
 801dc4c:	b148      	cbz	r0, 801dc62 <rcutils_format_string_limit+0x5a>
 801dc4e:	4632      	mov	r2, r6
 801dc50:	4639      	mov	r1, r7
 801dc52:	9b01      	ldr	r3, [sp, #4]
 801dc54:	f000 f8f2 	bl	801de3c <rcutils_vsnprintf>
 801dc58:	2800      	cmp	r0, #0
 801dc5a:	db09      	blt.n	801dc70 <rcutils_format_string_limit+0x68>
 801dc5c:	2300      	movs	r3, #0
 801dc5e:	5563      	strb	r3, [r4, r5]
 801dc60:	e000      	b.n	801dc64 <rcutils_format_string_limit+0x5c>
 801dc62:	2400      	movs	r4, #0
 801dc64:	4620      	mov	r0, r4
 801dc66:	b003      	add	sp, #12
 801dc68:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801dc6c:	b004      	add	sp, #16
 801dc6e:	4770      	bx	lr
 801dc70:	4620      	mov	r0, r4
 801dc72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dc74:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801dc76:	2400      	movs	r4, #0
 801dc78:	4798      	blx	r3
 801dc7a:	e7f3      	b.n	801dc64 <rcutils_format_string_limit+0x5c>

0801dc7c <rcutils_repl_str>:
 801dc7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dc80:	ed2d 8b02 	vpush	{d8}
 801dc84:	b087      	sub	sp, #28
 801dc86:	2600      	movs	r6, #0
 801dc88:	4680      	mov	r8, r0
 801dc8a:	468a      	mov	sl, r1
 801dc8c:	9000      	str	r0, [sp, #0]
 801dc8e:	4608      	mov	r0, r1
 801dc90:	ee08 2a10 	vmov	s16, r2
 801dc94:	4699      	mov	r9, r3
 801dc96:	2510      	movs	r5, #16
 801dc98:	f7e2 fb2c 	bl	80002f4 <strlen>
 801dc9c:	4637      	mov	r7, r6
 801dc9e:	46b3      	mov	fp, r6
 801dca0:	9001      	str	r0, [sp, #4]
 801dca2:	e01e      	b.n	801dce2 <rcutils_repl_str+0x66>
 801dca4:	f10b 0b01 	add.w	fp, fp, #1
 801dca8:	9b01      	ldr	r3, [sp, #4]
 801dcaa:	455e      	cmp	r6, fp
 801dcac:	eb04 0803 	add.w	r8, r4, r3
 801dcb0:	d211      	bcs.n	801dcd6 <rcutils_repl_str+0x5a>
 801dcb2:	442e      	add	r6, r5
 801dcb4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801dcb8:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801dcbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801dcc0:	00b1      	lsls	r1, r6, #2
 801dcc2:	4798      	blx	r3
 801dcc4:	2800      	cmp	r0, #0
 801dcc6:	f000 8088 	beq.w	801ddda <rcutils_repl_str+0x15e>
 801dcca:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 801dcce:	4607      	mov	r7, r0
 801dcd0:	bf28      	it	cs
 801dcd2:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 801dcd6:	9a00      	ldr	r2, [sp, #0]
 801dcd8:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 801dcdc:	1aa4      	subs	r4, r4, r2
 801dcde:	f843 4c04 	str.w	r4, [r3, #-4]
 801dce2:	4651      	mov	r1, sl
 801dce4:	4640      	mov	r0, r8
 801dce6:	f004 faa2 	bl	802222e <strstr>
 801dcea:	4604      	mov	r4, r0
 801dcec:	4638      	mov	r0, r7
 801dcee:	2c00      	cmp	r4, #0
 801dcf0:	d1d8      	bne.n	801dca4 <rcutils_repl_str+0x28>
 801dcf2:	4640      	mov	r0, r8
 801dcf4:	f7e2 fafe 	bl	80002f4 <strlen>
 801dcf8:	9b00      	ldr	r3, [sp, #0]
 801dcfa:	eba8 0803 	sub.w	r8, r8, r3
 801dcfe:	eb08 0400 	add.w	r4, r8, r0
 801dd02:	9402      	str	r4, [sp, #8]
 801dd04:	f1bb 0f00 	cmp.w	fp, #0
 801dd08:	d045      	beq.n	801dd96 <rcutils_repl_str+0x11a>
 801dd0a:	ee18 0a10 	vmov	r0, s16
 801dd0e:	f7e2 faf1 	bl	80002f4 <strlen>
 801dd12:	9a01      	ldr	r2, [sp, #4]
 801dd14:	4606      	mov	r6, r0
 801dd16:	f8d9 3000 	ldr.w	r3, [r9]
 801dd1a:	1a82      	subs	r2, r0, r2
 801dd1c:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801dd20:	fb0b 4202 	mla	r2, fp, r2, r4
 801dd24:	1c50      	adds	r0, r2, #1
 801dd26:	9205      	str	r2, [sp, #20]
 801dd28:	4798      	blx	r3
 801dd2a:	4682      	mov	sl, r0
 801dd2c:	2800      	cmp	r0, #0
 801dd2e:	d054      	beq.n	801ddda <rcutils_repl_str+0x15e>
 801dd30:	683a      	ldr	r2, [r7, #0]
 801dd32:	463d      	mov	r5, r7
 801dd34:	9900      	ldr	r1, [sp, #0]
 801dd36:	2401      	movs	r4, #1
 801dd38:	f004 fb71 	bl	802241e <memcpy>
 801dd3c:	683b      	ldr	r3, [r7, #0]
 801dd3e:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 801dd42:	eb0a 0803 	add.w	r8, sl, r3
 801dd46:	ee18 7a10 	vmov	r7, s16
 801dd4a:	f8dd a000 	ldr.w	sl, [sp]
 801dd4e:	f8cd 9000 	str.w	r9, [sp]
 801dd52:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801dd56:	4632      	mov	r2, r6
 801dd58:	4639      	mov	r1, r7
 801dd5a:	4640      	mov	r0, r8
 801dd5c:	44b0      	add	r8, r6
 801dd5e:	f004 fb5e 	bl	802241e <memcpy>
 801dd62:	f855 2b04 	ldr.w	r2, [r5], #4
 801dd66:	45a3      	cmp	fp, r4
 801dd68:	444a      	add	r2, r9
 801dd6a:	eb0a 0102 	add.w	r1, sl, r2
 801dd6e:	d02a      	beq.n	801ddc6 <rcutils_repl_str+0x14a>
 801dd70:	6828      	ldr	r0, [r5, #0]
 801dd72:	1a82      	subs	r2, r0, r2
 801dd74:	4640      	mov	r0, r8
 801dd76:	4490      	add	r8, r2
 801dd78:	f004 fb51 	bl	802241e <memcpy>
 801dd7c:	1c62      	adds	r2, r4, #1
 801dd7e:	45a3      	cmp	fp, r4
 801dd80:	4614      	mov	r4, r2
 801dd82:	d8e8      	bhi.n	801dd56 <rcutils_repl_str+0xda>
 801dd84:	f8dd 9000 	ldr.w	r9, [sp]
 801dd88:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 801dd8c:	2300      	movs	r3, #0
 801dd8e:	9a05      	ldr	r2, [sp, #20]
 801dd90:	f80a 3002 	strb.w	r3, [sl, r2]
 801dd94:	e00b      	b.n	801ddae <rcutils_repl_str+0x132>
 801dd96:	4620      	mov	r0, r4
 801dd98:	f8d9 3000 	ldr.w	r3, [r9]
 801dd9c:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801dda0:	3001      	adds	r0, #1
 801dda2:	4798      	blx	r3
 801dda4:	4682      	mov	sl, r0
 801dda6:	b110      	cbz	r0, 801ddae <rcutils_repl_str+0x132>
 801dda8:	9900      	ldr	r1, [sp, #0]
 801ddaa:	f004 fb30 	bl	802240e <strcpy>
 801ddae:	4638      	mov	r0, r7
 801ddb0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ddb4:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801ddb8:	4798      	blx	r3
 801ddba:	4650      	mov	r0, sl
 801ddbc:	b007      	add	sp, #28
 801ddbe:	ecbd 8b02 	vpop	{d8}
 801ddc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ddc6:	9b02      	ldr	r3, [sp, #8]
 801ddc8:	4640      	mov	r0, r8
 801ddca:	f8dd 9000 	ldr.w	r9, [sp]
 801ddce:	1a9a      	subs	r2, r3, r2
 801ddd0:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 801ddd4:	f004 fb23 	bl	802241e <memcpy>
 801ddd8:	e7d8      	b.n	801dd8c <rcutils_repl_str+0x110>
 801ddda:	f04f 0a00 	mov.w	sl, #0
 801ddde:	e7e6      	b.n	801ddae <rcutils_repl_str+0x132>

0801dde0 <rcutils_snprintf>:
 801dde0:	b40c      	push	{r2, r3}
 801dde2:	b530      	push	{r4, r5, lr}
 801dde4:	b083      	sub	sp, #12
 801dde6:	ab06      	add	r3, sp, #24
 801dde8:	f853 2b04 	ldr.w	r2, [r3], #4
 801ddec:	9301      	str	r3, [sp, #4]
 801ddee:	b1e2      	cbz	r2, 801de2a <rcutils_snprintf+0x4a>
 801ddf0:	fab0 f480 	clz	r4, r0
 801ddf4:	fab1 f581 	clz	r5, r1
 801ddf8:	ea50 0c01 	orrs.w	ip, r0, r1
 801ddfc:	ea4f 1454 	mov.w	r4, r4, lsr #5
 801de00:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801de04:	d008      	beq.n	801de18 <rcutils_snprintf+0x38>
 801de06:	b984      	cbnz	r4, 801de2a <rcutils_snprintf+0x4a>
 801de08:	b97d      	cbnz	r5, 801de2a <rcutils_snprintf+0x4a>
 801de0a:	f004 f91d 	bl	8022048 <vsniprintf>
 801de0e:	b003      	add	sp, #12
 801de10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801de14:	b002      	add	sp, #8
 801de16:	4770      	bx	lr
 801de18:	4661      	mov	r1, ip
 801de1a:	4660      	mov	r0, ip
 801de1c:	f004 f914 	bl	8022048 <vsniprintf>
 801de20:	b003      	add	sp, #12
 801de22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801de26:	b002      	add	sp, #8
 801de28:	4770      	bx	lr
 801de2a:	f004 fac3 	bl	80223b4 <__errno>
 801de2e:	2216      	movs	r2, #22
 801de30:	4603      	mov	r3, r0
 801de32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801de36:	601a      	str	r2, [r3, #0]
 801de38:	e7e9      	b.n	801de0e <rcutils_snprintf+0x2e>
 801de3a:	bf00      	nop

0801de3c <rcutils_vsnprintf>:
 801de3c:	b570      	push	{r4, r5, r6, lr}
 801de3e:	b1b2      	cbz	r2, 801de6e <rcutils_vsnprintf+0x32>
 801de40:	fab0 f480 	clz	r4, r0
 801de44:	fab1 f581 	clz	r5, r1
 801de48:	ea50 0c01 	orrs.w	ip, r0, r1
 801de4c:	ea4f 1454 	mov.w	r4, r4, lsr #5
 801de50:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801de54:	d005      	beq.n	801de62 <rcutils_vsnprintf+0x26>
 801de56:	b954      	cbnz	r4, 801de6e <rcutils_vsnprintf+0x32>
 801de58:	b94d      	cbnz	r5, 801de6e <rcutils_vsnprintf+0x32>
 801de5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801de5e:	f004 b8f3 	b.w	8022048 <vsniprintf>
 801de62:	4661      	mov	r1, ip
 801de64:	4660      	mov	r0, ip
 801de66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801de6a:	f004 b8ed 	b.w	8022048 <vsniprintf>
 801de6e:	f004 faa1 	bl	80223b4 <__errno>
 801de72:	2316      	movs	r3, #22
 801de74:	6003      	str	r3, [r0, #0]
 801de76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801de7a:	bd70      	pop	{r4, r5, r6, pc}

0801de7c <rcutils_strdup>:
 801de7c:	b084      	sub	sp, #16
 801de7e:	b570      	push	{r4, r5, r6, lr}
 801de80:	b082      	sub	sp, #8
 801de82:	4605      	mov	r5, r0
 801de84:	ac07      	add	r4, sp, #28
 801de86:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 801de8a:	b1b0      	cbz	r0, 801deba <rcutils_strdup+0x3e>
 801de8c:	f7e2 fa32 	bl	80002f4 <strlen>
 801de90:	1c42      	adds	r2, r0, #1
 801de92:	9b07      	ldr	r3, [sp, #28]
 801de94:	4606      	mov	r6, r0
 801de96:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801de98:	4610      	mov	r0, r2
 801de9a:	9201      	str	r2, [sp, #4]
 801de9c:	4798      	blx	r3
 801de9e:	4604      	mov	r4, r0
 801dea0:	b128      	cbz	r0, 801deae <rcutils_strdup+0x32>
 801dea2:	9a01      	ldr	r2, [sp, #4]
 801dea4:	4629      	mov	r1, r5
 801dea6:	f004 faba 	bl	802241e <memcpy>
 801deaa:	2300      	movs	r3, #0
 801deac:	55a3      	strb	r3, [r4, r6]
 801deae:	4620      	mov	r0, r4
 801deb0:	b002      	add	sp, #8
 801deb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801deb6:	b004      	add	sp, #16
 801deb8:	4770      	bx	lr
 801deba:	4604      	mov	r4, r0
 801debc:	e7f7      	b.n	801deae <rcutils_strdup+0x32>
 801debe:	bf00      	nop

0801dec0 <rcutils_strndup>:
 801dec0:	b082      	sub	sp, #8
 801dec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dec4:	ac06      	add	r4, sp, #24
 801dec6:	4605      	mov	r5, r0
 801dec8:	e884 000c 	stmia.w	r4, {r2, r3}
 801decc:	b188      	cbz	r0, 801def2 <rcutils_strndup+0x32>
 801dece:	1c4f      	adds	r7, r1, #1
 801ded0:	460e      	mov	r6, r1
 801ded2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ded4:	4638      	mov	r0, r7
 801ded6:	4790      	blx	r2
 801ded8:	4604      	mov	r4, r0
 801deda:	b128      	cbz	r0, 801dee8 <rcutils_strndup+0x28>
 801dedc:	463a      	mov	r2, r7
 801dede:	4629      	mov	r1, r5
 801dee0:	f004 fa9d 	bl	802241e <memcpy>
 801dee4:	2300      	movs	r3, #0
 801dee6:	55a3      	strb	r3, [r4, r6]
 801dee8:	4620      	mov	r0, r4
 801deea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801deee:	b002      	add	sp, #8
 801def0:	4770      	bx	lr
 801def2:	4604      	mov	r4, r0
 801def4:	e7f8      	b.n	801dee8 <rcutils_strndup+0x28>
 801def6:	bf00      	nop

0801def8 <rcutils_get_zero_initialized_string_map>:
 801def8:	2000      	movs	r0, #0
 801defa:	4b01      	ldr	r3, [pc, #4]	@ (801df00 <rcutils_get_zero_initialized_string_map+0x8>)
 801defc:	6018      	str	r0, [r3, #0]
 801defe:	4770      	bx	lr
 801df00:	24069370 	.word	0x24069370

0801df04 <rcutils_string_map_reserve>:
 801df04:	2800      	cmp	r0, #0
 801df06:	d05e      	beq.n	801dfc6 <rcutils_string_map_reserve+0xc2>
 801df08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df0c:	460c      	mov	r4, r1
 801df0e:	6801      	ldr	r1, [r0, #0]
 801df10:	b082      	sub	sp, #8
 801df12:	4605      	mov	r5, r0
 801df14:	b129      	cbz	r1, 801df22 <rcutils_string_map_reserve+0x1e>
 801df16:	68cb      	ldr	r3, [r1, #12]
 801df18:	42a3      	cmp	r3, r4
 801df1a:	d906      	bls.n	801df2a <rcutils_string_map_reserve+0x26>
 801df1c:	461c      	mov	r4, r3
 801df1e:	2900      	cmp	r1, #0
 801df20:	d1f9      	bne.n	801df16 <rcutils_string_map_reserve+0x12>
 801df22:	201f      	movs	r0, #31
 801df24:	b002      	add	sp, #8
 801df26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801df2a:	688b      	ldr	r3, [r1, #8]
 801df2c:	42a3      	cmp	r3, r4
 801df2e:	d046      	beq.n	801dfbe <rcutils_string_map_reserve+0xba>
 801df30:	6a0e      	ldr	r6, [r1, #32]
 801df32:	2c00      	cmp	r4, #0
 801df34:	d033      	beq.n	801df9e <rcutils_string_map_reserve+0x9a>
 801df36:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801df3a:	d242      	bcs.n	801dfc2 <rcutils_string_map_reserve+0xbe>
 801df3c:	00a7      	lsls	r7, r4, #2
 801df3e:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801df42:	6808      	ldr	r0, [r1, #0]
 801df44:	4632      	mov	r2, r6
 801df46:	4639      	mov	r1, r7
 801df48:	47c0      	blx	r8
 801df4a:	2800      	cmp	r0, #0
 801df4c:	d039      	beq.n	801dfc2 <rcutils_string_map_reserve+0xbe>
 801df4e:	682b      	ldr	r3, [r5, #0]
 801df50:	4632      	mov	r2, r6
 801df52:	4639      	mov	r1, r7
 801df54:	6018      	str	r0, [r3, #0]
 801df56:	6858      	ldr	r0, [r3, #4]
 801df58:	47c0      	blx	r8
 801df5a:	2800      	cmp	r0, #0
 801df5c:	d031      	beq.n	801dfc2 <rcutils_string_map_reserve+0xbe>
 801df5e:	682d      	ldr	r5, [r5, #0]
 801df60:	68ab      	ldr	r3, [r5, #8]
 801df62:	6068      	str	r0, [r5, #4]
 801df64:	42a3      	cmp	r3, r4
 801df66:	d225      	bcs.n	801dfb4 <rcutils_string_map_reserve+0xb0>
 801df68:	682a      	ldr	r2, [r5, #0]
 801df6a:	eb00 0c07 	add.w	ip, r0, r7
 801df6e:	0099      	lsls	r1, r3, #2
 801df70:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 801df74:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801df78:	45e6      	cmp	lr, ip
 801df7a:	d203      	bcs.n	801df84 <rcutils_string_map_reserve+0x80>
 801df7c:	eb02 0c07 	add.w	ip, r2, r7
 801df80:	4566      	cmp	r6, ip
 801df82:	d322      	bcc.n	801dfca <rcutils_string_map_reserve+0xc6>
 801df84:	1ae3      	subs	r3, r4, r3
 801df86:	4670      	mov	r0, lr
 801df88:	2100      	movs	r1, #0
 801df8a:	009a      	lsls	r2, r3, #2
 801df8c:	9201      	str	r2, [sp, #4]
 801df8e:	f004 f927 	bl	80221e0 <memset>
 801df92:	9a01      	ldr	r2, [sp, #4]
 801df94:	2100      	movs	r1, #0
 801df96:	4630      	mov	r0, r6
 801df98:	f004 f922 	bl	80221e0 <memset>
 801df9c:	e00a      	b.n	801dfb4 <rcutils_string_map_reserve+0xb0>
 801df9e:	694f      	ldr	r7, [r1, #20]
 801dfa0:	6808      	ldr	r0, [r1, #0]
 801dfa2:	4631      	mov	r1, r6
 801dfa4:	47b8      	blx	r7
 801dfa6:	682b      	ldr	r3, [r5, #0]
 801dfa8:	4631      	mov	r1, r6
 801dfaa:	6858      	ldr	r0, [r3, #4]
 801dfac:	601c      	str	r4, [r3, #0]
 801dfae:	47b8      	blx	r7
 801dfb0:	682d      	ldr	r5, [r5, #0]
 801dfb2:	606c      	str	r4, [r5, #4]
 801dfb4:	2000      	movs	r0, #0
 801dfb6:	60ac      	str	r4, [r5, #8]
 801dfb8:	b002      	add	sp, #8
 801dfba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dfbe:	2000      	movs	r0, #0
 801dfc0:	e7b0      	b.n	801df24 <rcutils_string_map_reserve+0x20>
 801dfc2:	200a      	movs	r0, #10
 801dfc4:	e7ae      	b.n	801df24 <rcutils_string_map_reserve+0x20>
 801dfc6:	200b      	movs	r0, #11
 801dfc8:	4770      	bx	lr
 801dfca:	1f0b      	subs	r3, r1, #4
 801dfcc:	4418      	add	r0, r3
 801dfce:	4413      	add	r3, r2
 801dfd0:	3a04      	subs	r2, #4
 801dfd2:	4417      	add	r7, r2
 801dfd4:	2200      	movs	r2, #0
 801dfd6:	f843 2f04 	str.w	r2, [r3, #4]!
 801dfda:	42bb      	cmp	r3, r7
 801dfdc:	f840 2f04 	str.w	r2, [r0, #4]!
 801dfe0:	d1f9      	bne.n	801dfd6 <rcutils_string_map_reserve+0xd2>
 801dfe2:	e7e7      	b.n	801dfb4 <rcutils_string_map_reserve+0xb0>

0801dfe4 <rcutils_string_map_init>:
 801dfe4:	b082      	sub	sp, #8
 801dfe6:	b570      	push	{r4, r5, r6, lr}
 801dfe8:	ac04      	add	r4, sp, #16
 801dfea:	e884 000c 	stmia.w	r4, {r2, r3}
 801dfee:	b380      	cbz	r0, 801e052 <rcutils_string_map_init+0x6e>
 801dff0:	6806      	ldr	r6, [r0, #0]
 801dff2:	4604      	mov	r4, r0
 801dff4:	b12e      	cbz	r6, 801e002 <rcutils_string_map_init+0x1e>
 801dff6:	251e      	movs	r5, #30
 801dff8:	4628      	mov	r0, r5
 801dffa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801dffe:	b002      	add	sp, #8
 801e000:	4770      	bx	lr
 801e002:	a804      	add	r0, sp, #16
 801e004:	460d      	mov	r5, r1
 801e006:	f7f7 f9e7 	bl	80153d8 <rcutils_allocator_is_valid>
 801e00a:	b310      	cbz	r0, 801e052 <rcutils_string_map_init+0x6e>
 801e00c:	9b04      	ldr	r3, [sp, #16]
 801e00e:	2024      	movs	r0, #36	@ 0x24
 801e010:	9908      	ldr	r1, [sp, #32]
 801e012:	4798      	blx	r3
 801e014:	6020      	str	r0, [r4, #0]
 801e016:	b310      	cbz	r0, 801e05e <rcutils_string_map_init+0x7a>
 801e018:	f10d 0e10 	add.w	lr, sp, #16
 801e01c:	f100 0c10 	add.w	ip, r0, #16
 801e020:	e9c0 6600 	strd	r6, r6, [r0]
 801e024:	e9c0 6602 	strd	r6, r6, [r0, #8]
 801e028:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801e02c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801e030:	f8de 3000 	ldr.w	r3, [lr]
 801e034:	4629      	mov	r1, r5
 801e036:	4620      	mov	r0, r4
 801e038:	f8cc 3000 	str.w	r3, [ip]
 801e03c:	f7ff ff62 	bl	801df04 <rcutils_string_map_reserve>
 801e040:	4605      	mov	r5, r0
 801e042:	2800      	cmp	r0, #0
 801e044:	d0d8      	beq.n	801dff8 <rcutils_string_map_init+0x14>
 801e046:	9b05      	ldr	r3, [sp, #20]
 801e048:	9908      	ldr	r1, [sp, #32]
 801e04a:	6820      	ldr	r0, [r4, #0]
 801e04c:	4798      	blx	r3
 801e04e:	6026      	str	r6, [r4, #0]
 801e050:	e7d2      	b.n	801dff8 <rcutils_string_map_init+0x14>
 801e052:	250b      	movs	r5, #11
 801e054:	4628      	mov	r0, r5
 801e056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e05a:	b002      	add	sp, #8
 801e05c:	4770      	bx	lr
 801e05e:	250a      	movs	r5, #10
 801e060:	e7ca      	b.n	801dff8 <rcutils_string_map_init+0x14>
 801e062:	bf00      	nop

0801e064 <rcutils_string_map_fini>:
 801e064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e068:	b082      	sub	sp, #8
 801e06a:	2800      	cmp	r0, #0
 801e06c:	d03a      	beq.n	801e0e4 <rcutils_string_map_fini+0x80>
 801e06e:	6804      	ldr	r4, [r0, #0]
 801e070:	4606      	mov	r6, r0
 801e072:	2c00      	cmp	r4, #0
 801e074:	d032      	beq.n	801e0dc <rcutils_string_map_fini+0x78>
 801e076:	68a3      	ldr	r3, [r4, #8]
 801e078:	b32b      	cbz	r3, 801e0c6 <rcutils_string_map_fini+0x62>
 801e07a:	2500      	movs	r5, #0
 801e07c:	6822      	ldr	r2, [r4, #0]
 801e07e:	462f      	mov	r7, r5
 801e080:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801e084:	b1e0      	cbz	r0, 801e0c0 <rcutils_string_map_fini+0x5c>
 801e086:	6a21      	ldr	r1, [r4, #32]
 801e088:	f8d4 8014 	ldr.w	r8, [r4, #20]
 801e08c:	9101      	str	r1, [sp, #4]
 801e08e:	47c0      	blx	r8
 801e090:	9901      	ldr	r1, [sp, #4]
 801e092:	e9d4 3200 	ldrd	r3, r2, [r4]
 801e096:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
 801e09a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801e09e:	47c0      	blx	r8
 801e0a0:	68e3      	ldr	r3, [r4, #12]
 801e0a2:	6862      	ldr	r2, [r4, #4]
 801e0a4:	3b01      	subs	r3, #1
 801e0a6:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 801e0aa:	3501      	adds	r5, #1
 801e0ac:	60e3      	str	r3, [r4, #12]
 801e0ae:	6834      	ldr	r4, [r6, #0]
 801e0b0:	68a3      	ldr	r3, [r4, #8]
 801e0b2:	429d      	cmp	r5, r3
 801e0b4:	d207      	bcs.n	801e0c6 <rcutils_string_map_fini+0x62>
 801e0b6:	6822      	ldr	r2, [r4, #0]
 801e0b8:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801e0bc:	2800      	cmp	r0, #0
 801e0be:	d1e2      	bne.n	801e086 <rcutils_string_map_fini+0x22>
 801e0c0:	3501      	adds	r5, #1
 801e0c2:	429d      	cmp	r5, r3
 801e0c4:	d3dc      	bcc.n	801e080 <rcutils_string_map_fini+0x1c>
 801e0c6:	2100      	movs	r1, #0
 801e0c8:	4630      	mov	r0, r6
 801e0ca:	f7ff ff1b 	bl	801df04 <rcutils_string_map_reserve>
 801e0ce:	4604      	mov	r4, r0
 801e0d0:	b920      	cbnz	r0, 801e0dc <rcutils_string_map_fini+0x78>
 801e0d2:	6830      	ldr	r0, [r6, #0]
 801e0d4:	6943      	ldr	r3, [r0, #20]
 801e0d6:	6a01      	ldr	r1, [r0, #32]
 801e0d8:	4798      	blx	r3
 801e0da:	6034      	str	r4, [r6, #0]
 801e0dc:	4620      	mov	r0, r4
 801e0de:	b002      	add	sp, #8
 801e0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e0e4:	240b      	movs	r4, #11
 801e0e6:	4620      	mov	r0, r4
 801e0e8:	b002      	add	sp, #8
 801e0ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e0ee:	bf00      	nop

0801e0f0 <rcutils_string_map_getn>:
 801e0f0:	b378      	cbz	r0, 801e152 <rcutils_string_map_getn+0x62>
 801e0f2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e0f6:	f8d0 b000 	ldr.w	fp, [r0]
 801e0fa:	f1bb 0f00 	cmp.w	fp, #0
 801e0fe:	d01f      	beq.n	801e140 <rcutils_string_map_getn+0x50>
 801e100:	fab1 f481 	clz	r4, r1
 801e104:	4688      	mov	r8, r1
 801e106:	0964      	lsrs	r4, r4, #5
 801e108:	b1d1      	cbz	r1, 801e140 <rcutils_string_map_getn+0x50>
 801e10a:	f8db 7008 	ldr.w	r7, [fp, #8]
 801e10e:	f8db 6000 	ldr.w	r6, [fp]
 801e112:	b1af      	cbz	r7, 801e140 <rcutils_string_map_getn+0x50>
 801e114:	4691      	mov	r9, r2
 801e116:	3e04      	subs	r6, #4
 801e118:	f856 5f04 	ldr.w	r5, [r6, #4]!
 801e11c:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801e120:	3401      	adds	r4, #1
 801e122:	4628      	mov	r0, r5
 801e124:	b155      	cbz	r5, 801e13c <rcutils_string_map_getn+0x4c>
 801e126:	f7e2 f8e5 	bl	80002f4 <strlen>
 801e12a:	4602      	mov	r2, r0
 801e12c:	4629      	mov	r1, r5
 801e12e:	4640      	mov	r0, r8
 801e130:	454a      	cmp	r2, r9
 801e132:	bf38      	it	cc
 801e134:	464a      	movcc	r2, r9
 801e136:	f004 f868 	bl	802220a <strncmp>
 801e13a:	b120      	cbz	r0, 801e146 <rcutils_string_map_getn+0x56>
 801e13c:	42a7      	cmp	r7, r4
 801e13e:	d1eb      	bne.n	801e118 <rcutils_string_map_getn+0x28>
 801e140:	2000      	movs	r0, #0
 801e142:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e146:	f8db 3004 	ldr.w	r3, [fp, #4]
 801e14a:	f853 000a 	ldr.w	r0, [r3, sl]
 801e14e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e152:	4770      	bx	lr
 801e154:	0000      	movs	r0, r0
	...

0801e158 <rmw_get_zero_initialized_context>:
 801e158:	b510      	push	{r4, lr}
 801e15a:	4604      	mov	r4, r0
 801e15c:	3010      	adds	r0, #16
 801e15e:	f000 f80f 	bl	801e180 <rmw_get_zero_initialized_init_options>
 801e162:	2300      	movs	r3, #0
 801e164:	4620      	mov	r0, r4
 801e166:	60a3      	str	r3, [r4, #8]
 801e168:	64a3      	str	r3, [r4, #72]	@ 0x48
 801e16a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 801e16c:	ed9f 7b02 	vldr	d7, [pc, #8]	@ 801e178 <rmw_get_zero_initialized_context+0x20>
 801e170:	ed84 7b00 	vstr	d7, [r4]
 801e174:	bd10      	pop	{r4, pc}
 801e176:	bf00      	nop
	...

0801e180 <rmw_get_zero_initialized_init_options>:
 801e180:	b510      	push	{r4, lr}
 801e182:	4604      	mov	r4, r0
 801e184:	2238      	movs	r2, #56	@ 0x38
 801e186:	2100      	movs	r1, #0
 801e188:	f004 f82a 	bl	80221e0 <memset>
 801e18c:	f104 0010 	add.w	r0, r4, #16
 801e190:	f000 f806 	bl	801e1a0 <rmw_get_default_security_options>
 801e194:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801e198:	4620      	mov	r0, r4
 801e19a:	60e3      	str	r3, [r4, #12]
 801e19c:	bd10      	pop	{r4, pc}
 801e19e:	bf00      	nop

0801e1a0 <rmw_get_default_security_options>:
 801e1a0:	2200      	movs	r2, #0
 801e1a2:	7002      	strb	r2, [r0, #0]
 801e1a4:	6042      	str	r2, [r0, #4]
 801e1a6:	4770      	bx	lr

0801e1a8 <rmw_subscription_content_filter_options_fini>:
 801e1a8:	b1b0      	cbz	r0, 801e1d8 <rmw_subscription_content_filter_options_fini+0x30>
 801e1aa:	b538      	push	{r3, r4, r5, lr}
 801e1ac:	4604      	mov	r4, r0
 801e1ae:	4608      	mov	r0, r1
 801e1b0:	460d      	mov	r5, r1
 801e1b2:	f7f7 f911 	bl	80153d8 <rcutils_allocator_is_valid>
 801e1b6:	b168      	cbz	r0, 801e1d4 <rmw_subscription_content_filter_options_fini+0x2c>
 801e1b8:	6820      	ldr	r0, [r4, #0]
 801e1ba:	b120      	cbz	r0, 801e1c6 <rmw_subscription_content_filter_options_fini+0x1e>
 801e1bc:	686b      	ldr	r3, [r5, #4]
 801e1be:	6929      	ldr	r1, [r5, #16]
 801e1c0:	4798      	blx	r3
 801e1c2:	2300      	movs	r3, #0
 801e1c4:	6023      	str	r3, [r4, #0]
 801e1c6:	1d20      	adds	r0, r4, #4
 801e1c8:	f003 f97c 	bl	80214c4 <rcutils_string_array_fini>
 801e1cc:	3800      	subs	r0, #0
 801e1ce:	bf18      	it	ne
 801e1d0:	2001      	movne	r0, #1
 801e1d2:	bd38      	pop	{r3, r4, r5, pc}
 801e1d4:	200b      	movs	r0, #11
 801e1d6:	bd38      	pop	{r3, r4, r5, pc}
 801e1d8:	200b      	movs	r0, #11
 801e1da:	4770      	bx	lr

0801e1dc <rmw_get_default_subscription_options>:
 801e1dc:	2200      	movs	r2, #0
 801e1de:	e9c0 2200 	strd	r2, r2, [r0]
 801e1e2:	6082      	str	r2, [r0, #8]
 801e1e4:	4770      	bx	lr
 801e1e6:	bf00      	nop

0801e1e8 <rmw_time_equal>:
 801e1e8:	b4f0      	push	{r4, r5, r6, r7}
 801e1ea:	b084      	sub	sp, #16
 801e1ec:	ac04      	add	r4, sp, #16
 801e1ee:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801e1f2:	4603      	mov	r3, r0
 801e1f4:	4925      	ldr	r1, [pc, #148]	@ (801e28c <rmw_time_equal+0xa4>)
 801e1f6:	9d01      	ldr	r5, [sp, #4]
 801e1f8:	4610      	mov	r0, r2
 801e1fa:	4299      	cmp	r1, r3
 801e1fc:	f04f 0202 	mov.w	r2, #2
 801e200:	9e03      	ldr	r6, [sp, #12]
 801e202:	41aa      	sbcs	r2, r5
 801e204:	d330      	bcc.n	801e268 <rmw_time_equal+0x80>
 801e206:	4c22      	ldr	r4, [pc, #136]	@ (801e290 <rmw_time_equal+0xa8>)
 801e208:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e20c:	fba3 3204 	umull	r3, r2, r3, r4
 801e210:	fb04 2205 	mla	r2, r4, r5, r2
 801e214:	43dd      	mvns	r5, r3
 801e216:	1a8c      	subs	r4, r1, r2
 801e218:	4285      	cmp	r5, r0
 801e21a:	41b4      	sbcs	r4, r6
 801e21c:	d332      	bcc.n	801e284 <rmw_time_equal+0x9c>
 801e21e:	eb10 0c03 	adds.w	ip, r0, r3
 801e222:	eb42 0106 	adc.w	r1, r2, r6
 801e226:	4819      	ldr	r0, [pc, #100]	@ (801e28c <rmw_time_equal+0xa4>)
 801e228:	2202      	movs	r2, #2
 801e22a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801e22c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801e22e:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 801e232:	4298      	cmp	r0, r3
 801e234:	41b2      	sbcs	r2, r6
 801e236:	d31c      	bcc.n	801e272 <rmw_time_equal+0x8a>
 801e238:	4c15      	ldr	r4, [pc, #84]	@ (801e290 <rmw_time_equal+0xa8>)
 801e23a:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801e23e:	fba3 3204 	umull	r3, r2, r3, r4
 801e242:	fb04 2206 	mla	r2, r4, r6, r2
 801e246:	43de      	mvns	r6, r3
 801e248:	1a84      	subs	r4, r0, r2
 801e24a:	42ae      	cmp	r6, r5
 801e24c:	41bc      	sbcs	r4, r7
 801e24e:	d315      	bcc.n	801e27c <rmw_time_equal+0x94>
 801e250:	195b      	adds	r3, r3, r5
 801e252:	eb42 0207 	adc.w	r2, r2, r7
 801e256:	428a      	cmp	r2, r1
 801e258:	bf08      	it	eq
 801e25a:	4563      	cmpeq	r3, ip
 801e25c:	bf0c      	ite	eq
 801e25e:	2001      	moveq	r0, #1
 801e260:	2000      	movne	r0, #0
 801e262:	b004      	add	sp, #16
 801e264:	bcf0      	pop	{r4, r5, r6, r7}
 801e266:	4770      	bx	lr
 801e268:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801e26c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e270:	e7d9      	b.n	801e226 <rmw_time_equal+0x3e>
 801e272:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801e276:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 801e27a:	e7ec      	b.n	801e256 <rmw_time_equal+0x6e>
 801e27c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801e280:	4602      	mov	r2, r0
 801e282:	e7e8      	b.n	801e256 <rmw_time_equal+0x6e>
 801e284:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801e288:	e7cd      	b.n	801e226 <rmw_time_equal+0x3e>
 801e28a:	bf00      	nop
 801e28c:	25c17d04 	.word	0x25c17d04
 801e290:	3b9aca00 	.word	0x3b9aca00

0801e294 <rmw_time_total_nsec>:
 801e294:	b470      	push	{r4, r5, r6}
 801e296:	b085      	sub	sp, #20
 801e298:	ac04      	add	r4, sp, #16
 801e29a:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801e29e:	4603      	mov	r3, r0
 801e2a0:	4913      	ldr	r1, [pc, #76]	@ (801e2f0 <rmw_time_total_nsec+0x5c>)
 801e2a2:	9d01      	ldr	r5, [sp, #4]
 801e2a4:	4610      	mov	r0, r2
 801e2a6:	4299      	cmp	r1, r3
 801e2a8:	f04f 0202 	mov.w	r2, #2
 801e2ac:	9e03      	ldr	r6, [sp, #12]
 801e2ae:	41aa      	sbcs	r2, r5
 801e2b0:	d311      	bcc.n	801e2d6 <rmw_time_total_nsec+0x42>
 801e2b2:	4c10      	ldr	r4, [pc, #64]	@ (801e2f4 <rmw_time_total_nsec+0x60>)
 801e2b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e2b8:	fba3 3204 	umull	r3, r2, r3, r4
 801e2bc:	fb04 2205 	mla	r2, r4, r5, r2
 801e2c0:	43dd      	mvns	r5, r3
 801e2c2:	1a8c      	subs	r4, r1, r2
 801e2c4:	4285      	cmp	r5, r0
 801e2c6:	41b4      	sbcs	r4, r6
 801e2c8:	d30c      	bcc.n	801e2e4 <rmw_time_total_nsec+0x50>
 801e2ca:	1818      	adds	r0, r3, r0
 801e2cc:	eb42 0106 	adc.w	r1, r2, r6
 801e2d0:	b005      	add	sp, #20
 801e2d2:	bc70      	pop	{r4, r5, r6}
 801e2d4:	4770      	bx	lr
 801e2d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e2da:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e2de:	b005      	add	sp, #20
 801e2e0:	bc70      	pop	{r4, r5, r6}
 801e2e2:	4770      	bx	lr
 801e2e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e2e8:	b005      	add	sp, #20
 801e2ea:	bc70      	pop	{r4, r5, r6}
 801e2ec:	4770      	bx	lr
 801e2ee:	bf00      	nop
 801e2f0:	25c17d04 	.word	0x25c17d04
 801e2f4:	3b9aca00 	.word	0x3b9aca00

0801e2f8 <rmw_get_zero_initialized_message_info>:
 801e2f8:	b510      	push	{r4, lr}
 801e2fa:	4604      	mov	r4, r0
 801e2fc:	2240      	movs	r2, #64	@ 0x40
 801e2fe:	2100      	movs	r1, #0
 801e300:	f003 ff6e 	bl	80221e0 <memset>
 801e304:	4620      	mov	r0, r4
 801e306:	bd10      	pop	{r4, pc}

0801e308 <rmw_validate_full_topic_name>:
 801e308:	2800      	cmp	r0, #0
 801e30a:	d05d      	beq.n	801e3c8 <rmw_validate_full_topic_name+0xc0>
 801e30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e310:	460d      	mov	r5, r1
 801e312:	2900      	cmp	r1, #0
 801e314:	d05a      	beq.n	801e3cc <rmw_validate_full_topic_name+0xc4>
 801e316:	4604      	mov	r4, r0
 801e318:	4616      	mov	r6, r2
 801e31a:	f7e1 ffeb 	bl	80002f4 <strlen>
 801e31e:	b150      	cbz	r0, 801e336 <rmw_validate_full_topic_name+0x2e>
 801e320:	7823      	ldrb	r3, [r4, #0]
 801e322:	2b2f      	cmp	r3, #47	@ 0x2f
 801e324:	d00e      	beq.n	801e344 <rmw_validate_full_topic_name+0x3c>
 801e326:	2302      	movs	r3, #2
 801e328:	602b      	str	r3, [r5, #0]
 801e32a:	b146      	cbz	r6, 801e33e <rmw_validate_full_topic_name+0x36>
 801e32c:	2300      	movs	r3, #0
 801e32e:	4618      	mov	r0, r3
 801e330:	6033      	str	r3, [r6, #0]
 801e332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e336:	2301      	movs	r3, #1
 801e338:	602b      	str	r3, [r5, #0]
 801e33a:	2e00      	cmp	r6, #0
 801e33c:	d1f6      	bne.n	801e32c <rmw_validate_full_topic_name+0x24>
 801e33e:	2000      	movs	r0, #0
 801e340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e344:	1e43      	subs	r3, r0, #1
 801e346:	5ce2      	ldrb	r2, [r4, r3]
 801e348:	2a2f      	cmp	r2, #47	@ 0x2f
 801e34a:	d041      	beq.n	801e3d0 <rmw_validate_full_topic_name+0xc8>
 801e34c:	1e62      	subs	r2, r4, #1
 801e34e:	f1c4 0e01 	rsb	lr, r4, #1
 801e352:	eb02 0800 	add.w	r8, r2, r0
 801e356:	eb0e 0702 	add.w	r7, lr, r2
 801e35a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801e35e:	f023 0120 	bic.w	r1, r3, #32
 801e362:	f1a3 0c2f 	sub.w	ip, r3, #47	@ 0x2f
 801e366:	3941      	subs	r1, #65	@ 0x41
 801e368:	2919      	cmp	r1, #25
 801e36a:	d90f      	bls.n	801e38c <rmw_validate_full_topic_name+0x84>
 801e36c:	f1bc 0f0a 	cmp.w	ip, #10
 801e370:	d90c      	bls.n	801e38c <rmw_validate_full_topic_name+0x84>
 801e372:	f1a3 035f 	sub.w	r3, r3, #95	@ 0x5f
 801e376:	fab3 f383 	clz	r3, r3
 801e37a:	095b      	lsrs	r3, r3, #5
 801e37c:	b933      	cbnz	r3, 801e38c <rmw_validate_full_topic_name+0x84>
 801e37e:	2204      	movs	r2, #4
 801e380:	602a      	str	r2, [r5, #0]
 801e382:	2e00      	cmp	r6, #0
 801e384:	d0db      	beq.n	801e33e <rmw_validate_full_topic_name+0x36>
 801e386:	4618      	mov	r0, r3
 801e388:	6037      	str	r7, [r6, #0]
 801e38a:	e7d2      	b.n	801e332 <rmw_validate_full_topic_name+0x2a>
 801e38c:	4542      	cmp	r2, r8
 801e38e:	d1e2      	bne.n	801e356 <rmw_validate_full_topic_name+0x4e>
 801e390:	2301      	movs	r3, #1
 801e392:	4f1a      	ldr	r7, [pc, #104]	@ (801e3fc <rmw_validate_full_topic_name+0xf4>)
 801e394:	e004      	b.n	801e3a0 <rmw_validate_full_topic_name+0x98>
 801e396:	4298      	cmp	r0, r3
 801e398:	f104 0401 	add.w	r4, r4, #1
 801e39c:	4613      	mov	r3, r2
 801e39e:	d91c      	bls.n	801e3da <rmw_validate_full_topic_name+0xd2>
 801e3a0:	4298      	cmp	r0, r3
 801e3a2:	f103 0201 	add.w	r2, r3, #1
 801e3a6:	d0f6      	beq.n	801e396 <rmw_validate_full_topic_name+0x8e>
 801e3a8:	7821      	ldrb	r1, [r4, #0]
 801e3aa:	292f      	cmp	r1, #47	@ 0x2f
 801e3ac:	d1f3      	bne.n	801e396 <rmw_validate_full_topic_name+0x8e>
 801e3ae:	7861      	ldrb	r1, [r4, #1]
 801e3b0:	292f      	cmp	r1, #47	@ 0x2f
 801e3b2:	d01e      	beq.n	801e3f2 <rmw_validate_full_topic_name+0xea>
 801e3b4:	5dc9      	ldrb	r1, [r1, r7]
 801e3b6:	0749      	lsls	r1, r1, #29
 801e3b8:	d5ed      	bpl.n	801e396 <rmw_validate_full_topic_name+0x8e>
 801e3ba:	2206      	movs	r2, #6
 801e3bc:	602a      	str	r2, [r5, #0]
 801e3be:	2e00      	cmp	r6, #0
 801e3c0:	d0bd      	beq.n	801e33e <rmw_validate_full_topic_name+0x36>
 801e3c2:	2000      	movs	r0, #0
 801e3c4:	6033      	str	r3, [r6, #0]
 801e3c6:	e7b4      	b.n	801e332 <rmw_validate_full_topic_name+0x2a>
 801e3c8:	200b      	movs	r0, #11
 801e3ca:	4770      	bx	lr
 801e3cc:	200b      	movs	r0, #11
 801e3ce:	e7b0      	b.n	801e332 <rmw_validate_full_topic_name+0x2a>
 801e3d0:	2203      	movs	r2, #3
 801e3d2:	602a      	str	r2, [r5, #0]
 801e3d4:	2e00      	cmp	r6, #0
 801e3d6:	d1f4      	bne.n	801e3c2 <rmw_validate_full_topic_name+0xba>
 801e3d8:	e7b1      	b.n	801e33e <rmw_validate_full_topic_name+0x36>
 801e3da:	28f7      	cmp	r0, #247	@ 0xf7
 801e3dc:	d803      	bhi.n	801e3e6 <rmw_validate_full_topic_name+0xde>
 801e3de:	2300      	movs	r3, #0
 801e3e0:	4618      	mov	r0, r3
 801e3e2:	602b      	str	r3, [r5, #0]
 801e3e4:	e7a5      	b.n	801e332 <rmw_validate_full_topic_name+0x2a>
 801e3e6:	2307      	movs	r3, #7
 801e3e8:	602b      	str	r3, [r5, #0]
 801e3ea:	2e00      	cmp	r6, #0
 801e3ec:	d0a7      	beq.n	801e33e <rmw_validate_full_topic_name+0x36>
 801e3ee:	23f6      	movs	r3, #246	@ 0xf6
 801e3f0:	e7e7      	b.n	801e3c2 <rmw_validate_full_topic_name+0xba>
 801e3f2:	2205      	movs	r2, #5
 801e3f4:	602a      	str	r2, [r5, #0]
 801e3f6:	2e00      	cmp	r6, #0
 801e3f8:	d1e3      	bne.n	801e3c2 <rmw_validate_full_topic_name+0xba>
 801e3fa:	e7a0      	b.n	801e33e <rmw_validate_full_topic_name+0x36>
 801e3fc:	08025aaa 	.word	0x08025aaa

0801e400 <rmw_validate_namespace_with_size>:
 801e400:	2800      	cmp	r0, #0
 801e402:	d043      	beq.n	801e48c <rmw_validate_namespace_with_size+0x8c>
 801e404:	b570      	push	{r4, r5, r6, lr}
 801e406:	4614      	mov	r4, r2
 801e408:	b0c2      	sub	sp, #264	@ 0x108
 801e40a:	b32a      	cbz	r2, 801e458 <rmw_validate_namespace_with_size+0x58>
 801e40c:	2901      	cmp	r1, #1
 801e40e:	460d      	mov	r5, r1
 801e410:	461e      	mov	r6, r3
 801e412:	d102      	bne.n	801e41a <rmw_validate_namespace_with_size+0x1a>
 801e414:	7803      	ldrb	r3, [r0, #0]
 801e416:	2b2f      	cmp	r3, #47	@ 0x2f
 801e418:	d012      	beq.n	801e440 <rmw_validate_namespace_with_size+0x40>
 801e41a:	aa01      	add	r2, sp, #4
 801e41c:	4669      	mov	r1, sp
 801e41e:	f7ff ff73 	bl	801e308 <rmw_validate_full_topic_name>
 801e422:	b980      	cbnz	r0, 801e446 <rmw_validate_namespace_with_size+0x46>
 801e424:	9a00      	ldr	r2, [sp, #0]
 801e426:	b14a      	cbz	r2, 801e43c <rmw_validate_namespace_with_size+0x3c>
 801e428:	2a07      	cmp	r2, #7
 801e42a:	d007      	beq.n	801e43c <rmw_validate_namespace_with_size+0x3c>
 801e42c:	1e53      	subs	r3, r2, #1
 801e42e:	2b05      	cmp	r3, #5
 801e430:	d82e      	bhi.n	801e490 <rmw_validate_namespace_with_size+0x90>
 801e432:	e8df f003 	tbb	[pc, r3]
 801e436:	1f1c      	.short	0x1f1c
 801e438:	14282522 	.word	0x14282522
 801e43c:	2df5      	cmp	r5, #245	@ 0xf5
 801e43e:	d804      	bhi.n	801e44a <rmw_validate_namespace_with_size+0x4a>
 801e440:	2300      	movs	r3, #0
 801e442:	4618      	mov	r0, r3
 801e444:	6023      	str	r3, [r4, #0]
 801e446:	b042      	add	sp, #264	@ 0x108
 801e448:	bd70      	pop	{r4, r5, r6, pc}
 801e44a:	2307      	movs	r3, #7
 801e44c:	6023      	str	r3, [r4, #0]
 801e44e:	2e00      	cmp	r6, #0
 801e450:	d0f9      	beq.n	801e446 <rmw_validate_namespace_with_size+0x46>
 801e452:	23f4      	movs	r3, #244	@ 0xf4
 801e454:	6033      	str	r3, [r6, #0]
 801e456:	e7f6      	b.n	801e446 <rmw_validate_namespace_with_size+0x46>
 801e458:	200b      	movs	r0, #11
 801e45a:	b042      	add	sp, #264	@ 0x108
 801e45c:	bd70      	pop	{r4, r5, r6, pc}
 801e45e:	2306      	movs	r3, #6
 801e460:	6023      	str	r3, [r4, #0]
 801e462:	2e00      	cmp	r6, #0
 801e464:	d0ef      	beq.n	801e446 <rmw_validate_namespace_with_size+0x46>
 801e466:	9b01      	ldr	r3, [sp, #4]
 801e468:	6033      	str	r3, [r6, #0]
 801e46a:	b042      	add	sp, #264	@ 0x108
 801e46c:	bd70      	pop	{r4, r5, r6, pc}
 801e46e:	2301      	movs	r3, #1
 801e470:	6023      	str	r3, [r4, #0]
 801e472:	e7f6      	b.n	801e462 <rmw_validate_namespace_with_size+0x62>
 801e474:	2302      	movs	r3, #2
 801e476:	6023      	str	r3, [r4, #0]
 801e478:	e7f3      	b.n	801e462 <rmw_validate_namespace_with_size+0x62>
 801e47a:	2303      	movs	r3, #3
 801e47c:	6023      	str	r3, [r4, #0]
 801e47e:	e7f0      	b.n	801e462 <rmw_validate_namespace_with_size+0x62>
 801e480:	2304      	movs	r3, #4
 801e482:	6023      	str	r3, [r4, #0]
 801e484:	e7ed      	b.n	801e462 <rmw_validate_namespace_with_size+0x62>
 801e486:	2305      	movs	r3, #5
 801e488:	6023      	str	r3, [r4, #0]
 801e48a:	e7ea      	b.n	801e462 <rmw_validate_namespace_with_size+0x62>
 801e48c:	200b      	movs	r0, #11
 801e48e:	4770      	bx	lr
 801e490:	4613      	mov	r3, r2
 801e492:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801e496:	4a03      	ldr	r2, [pc, #12]	@ (801e4a4 <rmw_validate_namespace_with_size+0xa4>)
 801e498:	a802      	add	r0, sp, #8
 801e49a:	f7ff fca1 	bl	801dde0 <rcutils_snprintf>
 801e49e:	2001      	movs	r0, #1
 801e4a0:	e7d1      	b.n	801e446 <rmw_validate_namespace_with_size+0x46>
 801e4a2:	bf00      	nop
 801e4a4:	08025528 	.word	0x08025528

0801e4a8 <rmw_validate_namespace>:
 801e4a8:	b168      	cbz	r0, 801e4c6 <rmw_validate_namespace+0x1e>
 801e4aa:	b570      	push	{r4, r5, r6, lr}
 801e4ac:	460d      	mov	r5, r1
 801e4ae:	4616      	mov	r6, r2
 801e4b0:	4604      	mov	r4, r0
 801e4b2:	f7e1 ff1f 	bl	80002f4 <strlen>
 801e4b6:	4633      	mov	r3, r6
 801e4b8:	4601      	mov	r1, r0
 801e4ba:	462a      	mov	r2, r5
 801e4bc:	4620      	mov	r0, r4
 801e4be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e4c2:	f7ff bf9d 	b.w	801e400 <rmw_validate_namespace_with_size>
 801e4c6:	200b      	movs	r0, #11
 801e4c8:	4770      	bx	lr
 801e4ca:	bf00      	nop

0801e4cc <rmw_namespace_validation_result_string>:
 801e4cc:	2807      	cmp	r0, #7
 801e4ce:	d803      	bhi.n	801e4d8 <rmw_namespace_validation_result_string+0xc>
 801e4d0:	4b02      	ldr	r3, [pc, #8]	@ (801e4dc <rmw_namespace_validation_result_string+0x10>)
 801e4d2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 801e4d6:	4770      	bx	lr
 801e4d8:	4801      	ldr	r0, [pc, #4]	@ (801e4e0 <rmw_namespace_validation_result_string+0x14>)
 801e4da:	4770      	bx	lr
 801e4dc:	08025720 	.word	0x08025720
 801e4e0:	08025578 	.word	0x08025578

0801e4e4 <rmw_validate_node_name>:
 801e4e4:	2800      	cmp	r0, #0
 801e4e6:	d042      	beq.n	801e56e <rmw_validate_node_name+0x8a>
 801e4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e4ec:	460d      	mov	r5, r1
 801e4ee:	2900      	cmp	r1, #0
 801e4f0:	d03f      	beq.n	801e572 <rmw_validate_node_name+0x8e>
 801e4f2:	4604      	mov	r4, r0
 801e4f4:	4616      	mov	r6, r2
 801e4f6:	f7e1 fefd 	bl	80002f4 <strlen>
 801e4fa:	b310      	cbz	r0, 801e542 <rmw_validate_node_name+0x5e>
 801e4fc:	1e63      	subs	r3, r4, #1
 801e4fe:	f1c4 0101 	rsb	r1, r4, #1
 801e502:	eb03 0800 	add.w	r8, r3, r0
 801e506:	18cf      	adds	r7, r1, r3
 801e508:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801e50c:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 801e510:	f02e 0c20 	bic.w	ip, lr, #32
 801e514:	2a09      	cmp	r2, #9
 801e516:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801e51a:	d905      	bls.n	801e528 <rmw_validate_node_name+0x44>
 801e51c:	f1bc 0f19 	cmp.w	ip, #25
 801e520:	d902      	bls.n	801e528 <rmw_validate_node_name+0x44>
 801e522:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 801e526:	d114      	bne.n	801e552 <rmw_validate_node_name+0x6e>
 801e528:	4598      	cmp	r8, r3
 801e52a:	d1ec      	bne.n	801e506 <rmw_validate_node_name+0x22>
 801e52c:	7822      	ldrb	r2, [r4, #0]
 801e52e:	4b16      	ldr	r3, [pc, #88]	@ (801e588 <rmw_validate_node_name+0xa4>)
 801e530:	5cd3      	ldrb	r3, [r2, r3]
 801e532:	f013 0304 	ands.w	r3, r3, #4
 801e536:	d113      	bne.n	801e560 <rmw_validate_node_name+0x7c>
 801e538:	28ff      	cmp	r0, #255	@ 0xff
 801e53a:	d81c      	bhi.n	801e576 <rmw_validate_node_name+0x92>
 801e53c:	4618      	mov	r0, r3
 801e53e:	602b      	str	r3, [r5, #0]
 801e540:	e00c      	b.n	801e55c <rmw_validate_node_name+0x78>
 801e542:	2301      	movs	r3, #1
 801e544:	602b      	str	r3, [r5, #0]
 801e546:	b17e      	cbz	r6, 801e568 <rmw_validate_node_name+0x84>
 801e548:	2300      	movs	r3, #0
 801e54a:	4618      	mov	r0, r3
 801e54c:	6033      	str	r3, [r6, #0]
 801e54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e552:	2302      	movs	r3, #2
 801e554:	602b      	str	r3, [r5, #0]
 801e556:	b13e      	cbz	r6, 801e568 <rmw_validate_node_name+0x84>
 801e558:	2000      	movs	r0, #0
 801e55a:	6037      	str	r7, [r6, #0]
 801e55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e560:	2303      	movs	r3, #3
 801e562:	602b      	str	r3, [r5, #0]
 801e564:	2e00      	cmp	r6, #0
 801e566:	d1ef      	bne.n	801e548 <rmw_validate_node_name+0x64>
 801e568:	2000      	movs	r0, #0
 801e56a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e56e:	200b      	movs	r0, #11
 801e570:	4770      	bx	lr
 801e572:	200b      	movs	r0, #11
 801e574:	e7f2      	b.n	801e55c <rmw_validate_node_name+0x78>
 801e576:	2204      	movs	r2, #4
 801e578:	602a      	str	r2, [r5, #0]
 801e57a:	2e00      	cmp	r6, #0
 801e57c:	d0f4      	beq.n	801e568 <rmw_validate_node_name+0x84>
 801e57e:	22fe      	movs	r2, #254	@ 0xfe
 801e580:	4618      	mov	r0, r3
 801e582:	6032      	str	r2, [r6, #0]
 801e584:	e7ea      	b.n	801e55c <rmw_validate_node_name+0x78>
 801e586:	bf00      	nop
 801e588:	08025aaa 	.word	0x08025aaa

0801e58c <rmw_node_name_validation_result_string>:
 801e58c:	2804      	cmp	r0, #4
 801e58e:	d803      	bhi.n	801e598 <rmw_node_name_validation_result_string+0xc>
 801e590:	4b02      	ldr	r3, [pc, #8]	@ (801e59c <rmw_node_name_validation_result_string+0x10>)
 801e592:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 801e596:	4770      	bx	lr
 801e598:	4801      	ldr	r0, [pc, #4]	@ (801e5a0 <rmw_node_name_validation_result_string+0x14>)
 801e59a:	4770      	bx	lr
 801e59c:	0802582c 	.word	0x0802582c
 801e5a0:	08025740 	.word	0x08025740

0801e5a4 <get_memory>:
 801e5a4:	4603      	mov	r3, r0
 801e5a6:	6840      	ldr	r0, [r0, #4]
 801e5a8:	b158      	cbz	r0, 801e5c2 <get_memory+0x1e>
 801e5aa:	6842      	ldr	r2, [r0, #4]
 801e5ac:	605a      	str	r2, [r3, #4]
 801e5ae:	b10a      	cbz	r2, 801e5b4 <get_memory+0x10>
 801e5b0:	2100      	movs	r1, #0
 801e5b2:	6011      	str	r1, [r2, #0]
 801e5b4:	681a      	ldr	r2, [r3, #0]
 801e5b6:	6042      	str	r2, [r0, #4]
 801e5b8:	b102      	cbz	r2, 801e5bc <get_memory+0x18>
 801e5ba:	6010      	str	r0, [r2, #0]
 801e5bc:	2200      	movs	r2, #0
 801e5be:	6002      	str	r2, [r0, #0]
 801e5c0:	6018      	str	r0, [r3, #0]
 801e5c2:	4770      	bx	lr

0801e5c4 <put_memory>:
 801e5c4:	680b      	ldr	r3, [r1, #0]
 801e5c6:	b10b      	cbz	r3, 801e5cc <put_memory+0x8>
 801e5c8:	684a      	ldr	r2, [r1, #4]
 801e5ca:	605a      	str	r2, [r3, #4]
 801e5cc:	684a      	ldr	r2, [r1, #4]
 801e5ce:	b102      	cbz	r2, 801e5d2 <put_memory+0xe>
 801e5d0:	6013      	str	r3, [r2, #0]
 801e5d2:	6803      	ldr	r3, [r0, #0]
 801e5d4:	428b      	cmp	r3, r1
 801e5d6:	6843      	ldr	r3, [r0, #4]
 801e5d8:	bf08      	it	eq
 801e5da:	6002      	streq	r2, [r0, #0]
 801e5dc:	604b      	str	r3, [r1, #4]
 801e5de:	b103      	cbz	r3, 801e5e2 <put_memory+0x1e>
 801e5e0:	6019      	str	r1, [r3, #0]
 801e5e2:	2300      	movs	r3, #0
 801e5e4:	600b      	str	r3, [r1, #0]
 801e5e6:	6041      	str	r1, [r0, #4]
 801e5e8:	4770      	bx	lr
 801e5ea:	bf00      	nop

0801e5ec <rmw_destroy_client>:
 801e5ec:	b570      	push	{r4, r5, r6, lr}
 801e5ee:	b128      	cbz	r0, 801e5fc <rmw_destroy_client+0x10>
 801e5f0:	4604      	mov	r4, r0
 801e5f2:	6800      	ldr	r0, [r0, #0]
 801e5f4:	460d      	mov	r5, r1
 801e5f6:	f7f7 fdb7 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801e5fa:	b910      	cbnz	r0, 801e602 <rmw_destroy_client+0x16>
 801e5fc:	2401      	movs	r4, #1
 801e5fe:	4620      	mov	r0, r4
 801e600:	bd70      	pop	{r4, r5, r6, pc}
 801e602:	6863      	ldr	r3, [r4, #4]
 801e604:	2b00      	cmp	r3, #0
 801e606:	d0f9      	beq.n	801e5fc <rmw_destroy_client+0x10>
 801e608:	2d00      	cmp	r5, #0
 801e60a:	d0f7      	beq.n	801e5fc <rmw_destroy_client+0x10>
 801e60c:	6828      	ldr	r0, [r5, #0]
 801e60e:	f7f7 fdab 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801e612:	2800      	cmp	r0, #0
 801e614:	d0f2      	beq.n	801e5fc <rmw_destroy_client+0x10>
 801e616:	686e      	ldr	r6, [r5, #4]
 801e618:	2e00      	cmp	r6, #0
 801e61a:	d0ef      	beq.n	801e5fc <rmw_destroy_client+0x10>
 801e61c:	6864      	ldr	r4, [r4, #4]
 801e61e:	6932      	ldr	r2, [r6, #16]
 801e620:	6920      	ldr	r0, [r4, #16]
 801e622:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801e626:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801e62a:	6819      	ldr	r1, [r3, #0]
 801e62c:	f002 faca 	bl	8020bc4 <uxr_buffer_cancel_data>
 801e630:	4602      	mov	r2, r0
 801e632:	6920      	ldr	r0, [r4, #16]
 801e634:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801e638:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801e63c:	f7f7 fc82 	bl	8015f44 <run_xrce_session>
 801e640:	6920      	ldr	r0, [r4, #16]
 801e642:	6932      	ldr	r2, [r6, #16]
 801e644:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801e648:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801e64c:	6819      	ldr	r1, [r3, #0]
 801e64e:	f7f8 fb5f 	bl	8016d10 <uxr_buffer_delete_entity>
 801e652:	4602      	mov	r2, r0
 801e654:	6920      	ldr	r0, [r4, #16]
 801e656:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801e65a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801e65e:	f7f7 fc71 	bl	8015f44 <run_xrce_session>
 801e662:	4603      	mov	r3, r0
 801e664:	4628      	mov	r0, r5
 801e666:	2b00      	cmp	r3, #0
 801e668:	bf14      	ite	ne
 801e66a:	2400      	movne	r4, #0
 801e66c:	2402      	moveq	r4, #2
 801e66e:	f7f7 fb45 	bl	8015cfc <rmw_uxrce_fini_client_memory>
 801e672:	e7c4      	b.n	801e5fe <rmw_destroy_client+0x12>

0801e674 <rmw_get_implementation_identifier>:
 801e674:	4b01      	ldr	r3, [pc, #4]	@ (801e67c <rmw_get_implementation_identifier+0x8>)
 801e676:	6818      	ldr	r0, [r3, #0]
 801e678:	4770      	bx	lr
 801e67a:	bf00      	nop
 801e67c:	08025858 	.word	0x08025858

0801e680 <rmw_init_options_init>:
 801e680:	b084      	sub	sp, #16
 801e682:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e684:	b083      	sub	sp, #12
 801e686:	ad09      	add	r5, sp, #36	@ 0x24
 801e688:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 801e68c:	b130      	cbz	r0, 801e69c <rmw_init_options_init+0x1c>
 801e68e:	4604      	mov	r4, r0
 801e690:	4628      	mov	r0, r5
 801e692:	f7f6 fea1 	bl	80153d8 <rcutils_allocator_is_valid>
 801e696:	b108      	cbz	r0, 801e69c <rmw_init_options_init+0x1c>
 801e698:	68a6      	ldr	r6, [r4, #8]
 801e69a:	b12e      	cbz	r6, 801e6a8 <rmw_init_options_init+0x28>
 801e69c:	200b      	movs	r0, #11
 801e69e:	b003      	add	sp, #12
 801e6a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801e6a4:	b004      	add	sp, #16
 801e6a6:	4770      	bx	lr
 801e6a8:	2200      	movs	r2, #0
 801e6aa:	2300      	movs	r3, #0
 801e6ac:	f104 0c20 	add.w	ip, r4, #32
 801e6b0:	f8df e098 	ldr.w	lr, [pc, #152]	@ 801e74c <rmw_init_options_init+0xcc>
 801e6b4:	466f      	mov	r7, sp
 801e6b6:	e9c4 2300 	strd	r2, r3, [r4]
 801e6ba:	4b20      	ldr	r3, [pc, #128]	@ (801e73c <rmw_init_options_init+0xbc>)
 801e6bc:	681b      	ldr	r3, [r3, #0]
 801e6be:	60a3      	str	r3, [r4, #8]
 801e6c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e6c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801e6c6:	682b      	ldr	r3, [r5, #0]
 801e6c8:	4638      	mov	r0, r7
 801e6ca:	f8cc 3000 	str.w	r3, [ip]
 801e6ce:	f8c4 e01c 	str.w	lr, [r4, #28]
 801e6d2:	60e6      	str	r6, [r4, #12]
 801e6d4:	f7ff fd64 	bl	801e1a0 <rmw_get_default_security_options>
 801e6d8:	f104 0310 	add.w	r3, r4, #16
 801e6dc:	2203      	movs	r2, #3
 801e6de:	e897 0003 	ldmia.w	r7, {r0, r1}
 801e6e2:	e883 0003 	stmia.w	r3, {r0, r1}
 801e6e6:	4816      	ldr	r0, [pc, #88]	@ (801e740 <rmw_init_options_init+0xc0>)
 801e6e8:	4916      	ldr	r1, [pc, #88]	@ (801e744 <rmw_init_options_init+0xc4>)
 801e6ea:	7626      	strb	r6, [r4, #24]
 801e6ec:	f7f7 fa46 	bl	8015b7c <rmw_uxrce_init_init_options_impl_memory>
 801e6f0:	4813      	ldr	r0, [pc, #76]	@ (801e740 <rmw_init_options_init+0xc0>)
 801e6f2:	f7ff ff57 	bl	801e5a4 <get_memory>
 801e6f6:	b1f0      	cbz	r0, 801e736 <rmw_init_options_init+0xb6>
 801e6f8:	4a13      	ldr	r2, [pc, #76]	@ (801e748 <rmw_init_options_init+0xc8>)
 801e6fa:	6883      	ldr	r3, [r0, #8]
 801e6fc:	6851      	ldr	r1, [r2, #4]
 801e6fe:	6363      	str	r3, [r4, #52]	@ 0x34
 801e700:	7810      	ldrb	r0, [r2, #0]
 801e702:	6159      	str	r1, [r3, #20]
 801e704:	68d1      	ldr	r1, [r2, #12]
 801e706:	7418      	strb	r0, [r3, #16]
 801e708:	61d9      	str	r1, [r3, #28]
 801e70a:	6911      	ldr	r1, [r2, #16]
 801e70c:	6219      	str	r1, [r3, #32]
 801e70e:	6951      	ldr	r1, [r2, #20]
 801e710:	6892      	ldr	r2, [r2, #8]
 801e712:	6259      	str	r1, [r3, #36]	@ 0x24
 801e714:	619a      	str	r2, [r3, #24]
 801e716:	f7fa fe5d 	bl	80193d4 <uxr_nanos>
 801e71a:	f003 f9bd 	bl	8021a98 <srand>
 801e71e:	f003 f9e9 	bl	8021af4 <rand>
 801e722:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801e724:	6298      	str	r0, [r3, #40]	@ 0x28
 801e726:	2800      	cmp	r0, #0
 801e728:	d0f9      	beq.n	801e71e <rmw_init_options_init+0x9e>
 801e72a:	2000      	movs	r0, #0
 801e72c:	b003      	add	sp, #12
 801e72e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801e732:	b004      	add	sp, #16
 801e734:	4770      	bx	lr
 801e736:	2001      	movs	r0, #1
 801e738:	e7b1      	b.n	801e69e <rmw_init_options_init+0x1e>
 801e73a:	bf00      	nop
 801e73c:	08025858 	.word	0x08025858
 801e740:	240691e4 	.word	0x240691e4
 801e744:	24064a80 	.word	0x24064a80
 801e748:	2406490c 	.word	0x2406490c
 801e74c:	08025264 	.word	0x08025264

0801e750 <rmw_init_options_copy>:
 801e750:	2800      	cmp	r0, #0
 801e752:	d047      	beq.n	801e7e4 <rmw_init_options_copy+0x94>
 801e754:	b570      	push	{r4, r5, r6, lr}
 801e756:	460d      	mov	r5, r1
 801e758:	b149      	cbz	r1, 801e76e <rmw_init_options_copy+0x1e>
 801e75a:	4604      	mov	r4, r0
 801e75c:	6880      	ldr	r0, [r0, #8]
 801e75e:	b120      	cbz	r0, 801e76a <rmw_init_options_copy+0x1a>
 801e760:	4b22      	ldr	r3, [pc, #136]	@ (801e7ec <rmw_init_options_copy+0x9c>)
 801e762:	6819      	ldr	r1, [r3, #0]
 801e764:	f7e1 fdbc 	bl	80002e0 <strcmp>
 801e768:	bba8      	cbnz	r0, 801e7d6 <rmw_init_options_copy+0x86>
 801e76a:	68ab      	ldr	r3, [r5, #8]
 801e76c:	b11b      	cbz	r3, 801e776 <rmw_init_options_copy+0x26>
 801e76e:	f04f 0c0b 	mov.w	ip, #11
 801e772:	4660      	mov	r0, ip
 801e774:	bd70      	pop	{r4, r5, r6, pc}
 801e776:	4623      	mov	r3, r4
 801e778:	462a      	mov	r2, r5
 801e77a:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 801e77e:	f8d3 e000 	ldr.w	lr, [r3]
 801e782:	3310      	adds	r3, #16
 801e784:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 801e788:	3210      	adds	r2, #16
 801e78a:	f853 0c08 	ldr.w	r0, [r3, #-8]
 801e78e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 801e792:	42b3      	cmp	r3, r6
 801e794:	f842 ec10 	str.w	lr, [r2, #-16]
 801e798:	f842 cc0c 	str.w	ip, [r2, #-12]
 801e79c:	f842 0c08 	str.w	r0, [r2, #-8]
 801e7a0:	f842 1c04 	str.w	r1, [r2, #-4]
 801e7a4:	d1eb      	bne.n	801e77e <rmw_init_options_copy+0x2e>
 801e7a6:	6819      	ldr	r1, [r3, #0]
 801e7a8:	685b      	ldr	r3, [r3, #4]
 801e7aa:	4811      	ldr	r0, [pc, #68]	@ (801e7f0 <rmw_init_options_copy+0xa0>)
 801e7ac:	6011      	str	r1, [r2, #0]
 801e7ae:	6053      	str	r3, [r2, #4]
 801e7b0:	f7ff fef8 	bl	801e5a4 <get_memory>
 801e7b4:	b198      	cbz	r0, 801e7de <rmw_init_options_copy+0x8e>
 801e7b6:	6883      	ldr	r3, [r0, #8]
 801e7b8:	f04f 0c00 	mov.w	ip, #0
 801e7bc:	636b      	str	r3, [r5, #52]	@ 0x34
 801e7be:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 801e7c0:	f103 0410 	add.w	r4, r3, #16
 801e7c4:	3510      	adds	r5, #16
 801e7c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e7c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e7ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801e7ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e7d2:	4660      	mov	r0, ip
 801e7d4:	bd70      	pop	{r4, r5, r6, pc}
 801e7d6:	f04f 0c0c 	mov.w	ip, #12
 801e7da:	4660      	mov	r0, ip
 801e7dc:	bd70      	pop	{r4, r5, r6, pc}
 801e7de:	f04f 0c01 	mov.w	ip, #1
 801e7e2:	e7c6      	b.n	801e772 <rmw_init_options_copy+0x22>
 801e7e4:	f04f 0c0b 	mov.w	ip, #11
 801e7e8:	4660      	mov	r0, ip
 801e7ea:	4770      	bx	lr
 801e7ec:	08025858 	.word	0x08025858
 801e7f0:	240691e4 	.word	0x240691e4

0801e7f4 <rmw_init_options_fini>:
 801e7f4:	b510      	push	{r4, lr}
 801e7f6:	b08e      	sub	sp, #56	@ 0x38
 801e7f8:	b388      	cbz	r0, 801e85e <rmw_init_options_fini+0x6a>
 801e7fa:	4604      	mov	r4, r0
 801e7fc:	3020      	adds	r0, #32
 801e7fe:	f7f6 fdeb 	bl	80153d8 <rcutils_allocator_is_valid>
 801e802:	b360      	cbz	r0, 801e85e <rmw_init_options_fini+0x6a>
 801e804:	68a0      	ldr	r0, [r4, #8]
 801e806:	b120      	cbz	r0, 801e812 <rmw_init_options_fini+0x1e>
 801e808:	4b1a      	ldr	r3, [pc, #104]	@ (801e874 <rmw_init_options_fini+0x80>)
 801e80a:	6819      	ldr	r1, [r3, #0]
 801e80c:	f7e1 fd68 	bl	80002e0 <strcmp>
 801e810:	bb68      	cbnz	r0, 801e86e <rmw_init_options_fini+0x7a>
 801e812:	4b19      	ldr	r3, [pc, #100]	@ (801e878 <rmw_init_options_fini+0x84>)
 801e814:	6819      	ldr	r1, [r3, #0]
 801e816:	b331      	cbz	r1, 801e866 <rmw_init_options_fini+0x72>
 801e818:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 801e81a:	e001      	b.n	801e820 <rmw_init_options_fini+0x2c>
 801e81c:	6849      	ldr	r1, [r1, #4]
 801e81e:	b311      	cbz	r1, 801e866 <rmw_init_options_fini+0x72>
 801e820:	688b      	ldr	r3, [r1, #8]
 801e822:	429a      	cmp	r2, r3
 801e824:	d1fa      	bne.n	801e81c <rmw_init_options_fini+0x28>
 801e826:	4814      	ldr	r0, [pc, #80]	@ (801e878 <rmw_init_options_fini+0x84>)
 801e828:	f7ff fecc 	bl	801e5c4 <put_memory>
 801e82c:	4668      	mov	r0, sp
 801e82e:	f7ff fca7 	bl	801e180 <rmw_get_zero_initialized_init_options>
 801e832:	46ee      	mov	lr, sp
 801e834:	46a4      	mov	ip, r4
 801e836:	2400      	movs	r4, #0
 801e838:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801e83c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801e840:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801e844:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801e848:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801e84c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801e850:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801e854:	e88c 0003 	stmia.w	ip, {r0, r1}
 801e858:	4620      	mov	r0, r4
 801e85a:	b00e      	add	sp, #56	@ 0x38
 801e85c:	bd10      	pop	{r4, pc}
 801e85e:	240b      	movs	r4, #11
 801e860:	4620      	mov	r0, r4
 801e862:	b00e      	add	sp, #56	@ 0x38
 801e864:	bd10      	pop	{r4, pc}
 801e866:	2401      	movs	r4, #1
 801e868:	4620      	mov	r0, r4
 801e86a:	b00e      	add	sp, #56	@ 0x38
 801e86c:	bd10      	pop	{r4, pc}
 801e86e:	240c      	movs	r4, #12
 801e870:	e7f2      	b.n	801e858 <rmw_init_options_fini+0x64>
 801e872:	bf00      	nop
 801e874:	08025858 	.word	0x08025858
 801e878:	240691e4 	.word	0x240691e4

0801e87c <rmw_init>:
 801e87c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e880:	b083      	sub	sp, #12
 801e882:	2800      	cmp	r0, #0
 801e884:	f000 80d3 	beq.w	801ea2e <rmw_init+0x1b2>
 801e888:	460e      	mov	r6, r1
 801e88a:	2900      	cmp	r1, #0
 801e88c:	f000 80cf 	beq.w	801ea2e <rmw_init+0x1b2>
 801e890:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 801e892:	4605      	mov	r5, r0
 801e894:	2b00      	cmp	r3, #0
 801e896:	f000 80ca 	beq.w	801ea2e <rmw_init+0x1b2>
 801e89a:	4b78      	ldr	r3, [pc, #480]	@ (801ea7c <rmw_init+0x200>)
 801e89c:	6880      	ldr	r0, [r0, #8]
 801e89e:	681f      	ldr	r7, [r3, #0]
 801e8a0:	b128      	cbz	r0, 801e8ae <rmw_init+0x32>
 801e8a2:	4639      	mov	r1, r7
 801e8a4:	f7e1 fd1c 	bl	80002e0 <strcmp>
 801e8a8:	2800      	cmp	r0, #0
 801e8aa:	f040 80ca 	bne.w	801ea42 <rmw_init+0x1c6>
 801e8ae:	4c74      	ldr	r4, [pc, #464]	@ (801ea80 <rmw_init+0x204>)
 801e8b0:	f04f 0800 	mov.w	r8, #0
 801e8b4:	4973      	ldr	r1, [pc, #460]	@ (801ea84 <rmw_init+0x208>)
 801e8b6:	4874      	ldr	r0, [pc, #464]	@ (801ea88 <rmw_init+0x20c>)
 801e8b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 801e8bc:	60b7      	str	r7, [r6, #8]
 801e8be:	e9c6 2300 	strd	r2, r3, [r6]
 801e8c2:	68eb      	ldr	r3, [r5, #12]
 801e8c4:	2201      	movs	r2, #1
 801e8c6:	64b3      	str	r3, [r6, #72]	@ 0x48
 801e8c8:	f7f7 f8f8 	bl	8015abc <rmw_uxrce_init_session_memory>
 801e8cc:	4620      	mov	r0, r4
 801e8ce:	2204      	movs	r2, #4
 801e8d0:	496e      	ldr	r1, [pc, #440]	@ (801ea8c <rmw_init+0x210>)
 801e8d2:	f7f7 f933 	bl	8015b3c <rmw_uxrce_init_static_input_buffer_memory>
 801e8d6:	486c      	ldr	r0, [pc, #432]	@ (801ea88 <rmw_init+0x20c>)
 801e8d8:	f884 800d 	strb.w	r8, [r4, #13]
 801e8dc:	f7ff fe62 	bl	801e5a4 <get_memory>
 801e8e0:	2800      	cmp	r0, #0
 801e8e2:	f000 80a9 	beq.w	801ea38 <rmw_init+0x1bc>
 801e8e6:	6884      	ldr	r4, [r0, #8]
 801e8e8:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 801e8ea:	f104 0910 	add.w	r9, r4, #16
 801e8ee:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 801e8f0:	f890 c010 	ldrb.w	ip, [r0, #16]
 801e8f4:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 801e8f8:	9101      	str	r1, [sp, #4]
 801e8fa:	4661      	mov	r1, ip
 801e8fc:	6a00      	ldr	r0, [r0, #32]
 801e8fe:	9000      	str	r0, [sp, #0]
 801e900:	4648      	mov	r0, r9
 801e902:	f7f8 fcbd 	bl	8017280 <uxr_set_custom_transport_callbacks>
 801e906:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801e90a:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 801e90e:	4960      	ldr	r1, [pc, #384]	@ (801ea90 <rmw_init+0x214>)
 801e910:	4860      	ldr	r0, [pc, #384]	@ (801ea94 <rmw_init+0x218>)
 801e912:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 801e916:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 801e91a:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 801e91e:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 801e922:	2201      	movs	r2, #1
 801e924:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 801e928:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 801e92c:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 801e930:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 801e934:	64f4      	str	r4, [r6, #76]	@ 0x4c
 801e936:	f7f7 f8a1 	bl	8015a7c <rmw_uxrce_init_node_memory>
 801e93a:	2205      	movs	r2, #5
 801e93c:	4956      	ldr	r1, [pc, #344]	@ (801ea98 <rmw_init+0x21c>)
 801e93e:	4857      	ldr	r0, [pc, #348]	@ (801ea9c <rmw_init+0x220>)
 801e940:	f7f7 f87c 	bl	8015a3c <rmw_uxrce_init_subscription_memory>
 801e944:	220a      	movs	r2, #10
 801e946:	4956      	ldr	r1, [pc, #344]	@ (801eaa0 <rmw_init+0x224>)
 801e948:	4856      	ldr	r0, [pc, #344]	@ (801eaa4 <rmw_init+0x228>)
 801e94a:	f7f7 f857 	bl	80159fc <rmw_uxrce_init_publisher_memory>
 801e94e:	2201      	movs	r2, #1
 801e950:	4955      	ldr	r1, [pc, #340]	@ (801eaa8 <rmw_init+0x22c>)
 801e952:	4856      	ldr	r0, [pc, #344]	@ (801eaac <rmw_init+0x230>)
 801e954:	f7f7 f812 	bl	801597c <rmw_uxrce_init_service_memory>
 801e958:	2201      	movs	r2, #1
 801e95a:	4955      	ldr	r1, [pc, #340]	@ (801eab0 <rmw_init+0x234>)
 801e95c:	4855      	ldr	r0, [pc, #340]	@ (801eab4 <rmw_init+0x238>)
 801e95e:	f7f7 f82d 	bl	80159bc <rmw_uxrce_init_client_memory>
 801e962:	220f      	movs	r2, #15
 801e964:	4954      	ldr	r1, [pc, #336]	@ (801eab8 <rmw_init+0x23c>)
 801e966:	4855      	ldr	r0, [pc, #340]	@ (801eabc <rmw_init+0x240>)
 801e968:	f7f7 f8c8 	bl	8015afc <rmw_uxrce_init_topic_memory>
 801e96c:	2203      	movs	r2, #3
 801e96e:	4954      	ldr	r1, [pc, #336]	@ (801eac0 <rmw_init+0x244>)
 801e970:	4854      	ldr	r0, [pc, #336]	@ (801eac4 <rmw_init+0x248>)
 801e972:	f7f7 f903 	bl	8015b7c <rmw_uxrce_init_init_options_impl_memory>
 801e976:	2204      	movs	r2, #4
 801e978:	4953      	ldr	r1, [pc, #332]	@ (801eac8 <rmw_init+0x24c>)
 801e97a:	4854      	ldr	r0, [pc, #336]	@ (801eacc <rmw_init+0x250>)
 801e97c:	f7f7 f91e 	bl	8015bbc <rmw_uxrce_init_wait_set_memory>
 801e980:	4953      	ldr	r1, [pc, #332]	@ (801ead0 <rmw_init+0x254>)
 801e982:	4854      	ldr	r0, [pc, #336]	@ (801ead4 <rmw_init+0x258>)
 801e984:	2204      	movs	r2, #4
 801e986:	f7f7 f939 	bl	8015bfc <rmw_uxrce_init_guard_condition_memory>
 801e98a:	4642      	mov	r2, r8
 801e98c:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801e98e:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 801e990:	f7f6 ffbc 	bl	801590c <rmw_uxrce_transport_init>
 801e994:	4607      	mov	r7, r0
 801e996:	2800      	cmp	r0, #0
 801e998:	d158      	bne.n	801ea4c <rmw_init+0x1d0>
 801e99a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801e99c:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 801e9a0:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 801e9a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801e9a6:	4628      	mov	r0, r5
 801e9a8:	f7f8 fe6e 	bl	8017688 <uxr_init_session>
 801e9ac:	4622      	mov	r2, r4
 801e9ae:	494a      	ldr	r1, [pc, #296]	@ (801ead8 <rmw_init+0x25c>)
 801e9b0:	4628      	mov	r0, r5
 801e9b2:	f7f8 fe8d 	bl	80176d0 <uxr_set_topic_callback>
 801e9b6:	463a      	mov	r2, r7
 801e9b8:	4948      	ldr	r1, [pc, #288]	@ (801eadc <rmw_init+0x260>)
 801e9ba:	4628      	mov	r0, r5
 801e9bc:	f7f8 fe84 	bl	80176c8 <uxr_set_status_callback>
 801e9c0:	463a      	mov	r2, r7
 801e9c2:	4947      	ldr	r1, [pc, #284]	@ (801eae0 <rmw_init+0x264>)
 801e9c4:	4628      	mov	r0, r5
 801e9c6:	f7f8 fe87 	bl	80176d8 <uxr_set_request_callback>
 801e9ca:	463a      	mov	r2, r7
 801e9cc:	4945      	ldr	r1, [pc, #276]	@ (801eae4 <rmw_init+0x268>)
 801e9ce:	4628      	mov	r0, r5
 801e9d0:	f7f8 fe86 	bl	80176e0 <uxr_set_reply_callback>
 801e9d4:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801e9d8:	2304      	movs	r3, #4
 801e9da:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 801e9de:	0092      	lsls	r2, r2, #2
 801e9e0:	4628      	mov	r0, r5
 801e9e2:	f7f8 febd 	bl	8017760 <uxr_create_input_reliable_stream>
 801e9e6:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801e9ea:	2304      	movs	r3, #4
 801e9ec:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 801e9f0:	0092      	lsls	r2, r2, #2
 801e9f2:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 801e9f6:	4628      	mov	r0, r5
 801e9f8:	f7f8 fe88 	bl	801770c <uxr_create_output_reliable_stream>
 801e9fc:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 801ea00:	4628      	mov	r0, r5
 801ea02:	f7f8 fea7 	bl	8017754 <uxr_create_input_best_effort_stream>
 801ea06:	f241 3194 	movw	r1, #5012	@ 0x1394
 801ea0a:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 801ea0e:	4628      	mov	r0, r5
 801ea10:	4421      	add	r1, r4
 801ea12:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801ea16:	f7f8 fe67 	bl	80176e8 <uxr_create_output_best_effort_stream>
 801ea1a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 801ea1e:	4628      	mov	r0, r5
 801ea20:	f7f9 fc70 	bl	8018304 <uxr_create_session>
 801ea24:	b1f8      	cbz	r0, 801ea66 <rmw_init+0x1ea>
 801ea26:	4638      	mov	r0, r7
 801ea28:	b003      	add	sp, #12
 801ea2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ea2e:	270b      	movs	r7, #11
 801ea30:	4638      	mov	r0, r7
 801ea32:	b003      	add	sp, #12
 801ea34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ea38:	2701      	movs	r7, #1
 801ea3a:	4638      	mov	r0, r7
 801ea3c:	b003      	add	sp, #12
 801ea3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ea42:	270c      	movs	r7, #12
 801ea44:	4638      	mov	r0, r7
 801ea46:	b003      	add	sp, #12
 801ea48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ea4c:	4648      	mov	r0, r9
 801ea4e:	f7f8 fc55 	bl	80172fc <uxr_close_custom_transport>
 801ea52:	4621      	mov	r1, r4
 801ea54:	480c      	ldr	r0, [pc, #48]	@ (801ea88 <rmw_init+0x20c>)
 801ea56:	f7ff fdb5 	bl	801e5c4 <put_memory>
 801ea5a:	4638      	mov	r0, r7
 801ea5c:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 801ea60:	b003      	add	sp, #12
 801ea62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ea66:	4648      	mov	r0, r9
 801ea68:	f7f8 fc48 	bl	80172fc <uxr_close_custom_transport>
 801ea6c:	4621      	mov	r1, r4
 801ea6e:	4806      	ldr	r0, [pc, #24]	@ (801ea88 <rmw_init+0x20c>)
 801ea70:	f7ff fda8 	bl	801e5c4 <put_memory>
 801ea74:	64f7      	str	r7, [r6, #76]	@ 0x4c
 801ea76:	2701      	movs	r7, #1
 801ea78:	e7d5      	b.n	801ea26 <rmw_init+0x1aa>
 801ea7a:	bf00      	nop
 801ea7c:	08025858 	.word	0x08025858
 801ea80:	24069234 	.word	0x24069234
 801ea84:	240654e0 	.word	0x240654e0
 801ea88:	24069224 	.word	0x24069224
 801ea8c:	24066a88 	.word	0x24066a88
 801ea90:	24064b04 	.word	0x24064b04
 801ea94:	240691f4 	.word	0x240691f4
 801ea98:	24068b88 	.word	0x24068b88
 801ea9c:	24069244 	.word	0x24069244
 801eaa0:	24064ba8 	.word	0x24064ba8
 801eaa4:	24069204 	.word	0x24069204
 801eaa8:	24065418 	.word	0x24065418
 801eaac:	24069214 	.word	0x24069214
 801eab0:	24064938 	.word	0x24064938
 801eab4:	24064928 	.word	0x24064928
 801eab8:	24068fc0 	.word	0x24068fc0
 801eabc:	24069254 	.word	0x24069254
 801eac0:	24064a80 	.word	0x24064a80
 801eac4:	240691e4 	.word	0x240691e4
 801eac8:	24069164 	.word	0x24069164
 801eacc:	24069264 	.word	0x24069264
 801ead0:	24064a00 	.word	0x24064a00
 801ead4:	240691d4 	.word	0x240691d4
 801ead8:	08021521 	.word	0x08021521
 801eadc:	08021519 	.word	0x08021519
 801eae0:	080215b9 	.word	0x080215b9
 801eae4:	08021655 	.word	0x08021655

0801eae8 <rmw_context_fini>:
 801eae8:	4b17      	ldr	r3, [pc, #92]	@ (801eb48 <rmw_context_fini+0x60>)
 801eaea:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 801eaec:	b570      	push	{r4, r5, r6, lr}
 801eaee:	681c      	ldr	r4, [r3, #0]
 801eaf0:	4605      	mov	r5, r0
 801eaf2:	b334      	cbz	r4, 801eb42 <rmw_context_fini+0x5a>
 801eaf4:	2600      	movs	r6, #0
 801eaf6:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 801eafa:	6902      	ldr	r2, [r0, #16]
 801eafc:	428a      	cmp	r2, r1
 801eafe:	d018      	beq.n	801eb32 <rmw_context_fini+0x4a>
 801eb00:	2c00      	cmp	r4, #0
 801eb02:	d1f8      	bne.n	801eaf6 <rmw_context_fini+0xe>
 801eb04:	b189      	cbz	r1, 801eb2a <rmw_context_fini+0x42>
 801eb06:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 801eb0a:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 801eb0e:	789b      	ldrb	r3, [r3, #2]
 801eb10:	2b01      	cmp	r3, #1
 801eb12:	bf14      	ite	ne
 801eb14:	210a      	movne	r1, #10
 801eb16:	2100      	moveq	r1, #0
 801eb18:	f7f9 fbcc 	bl	80182b4 <uxr_delete_session_retries>
 801eb1c:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 801eb1e:	f7f7 f88d 	bl	8015c3c <rmw_uxrce_fini_session_memory>
 801eb22:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 801eb24:	3010      	adds	r0, #16
 801eb26:	f7f8 fbe9 	bl	80172fc <uxr_close_custom_transport>
 801eb2a:	2300      	movs	r3, #0
 801eb2c:	4630      	mov	r0, r6
 801eb2e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 801eb30:	bd70      	pop	{r4, r5, r6, pc}
 801eb32:	3018      	adds	r0, #24
 801eb34:	f000 f90e 	bl	801ed54 <rmw_destroy_node>
 801eb38:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 801eb3a:	4606      	mov	r6, r0
 801eb3c:	2c00      	cmp	r4, #0
 801eb3e:	d1da      	bne.n	801eaf6 <rmw_context_fini+0xe>
 801eb40:	e7e0      	b.n	801eb04 <rmw_context_fini+0x1c>
 801eb42:	4626      	mov	r6, r4
 801eb44:	e7de      	b.n	801eb04 <rmw_context_fini+0x1c>
 801eb46:	bf00      	nop
 801eb48:	240691f4 	.word	0x240691f4

0801eb4c <create_topic>:
 801eb4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eb50:	4605      	mov	r5, r0
 801eb52:	b084      	sub	sp, #16
 801eb54:	4822      	ldr	r0, [pc, #136]	@ (801ebe0 <create_topic+0x94>)
 801eb56:	460f      	mov	r7, r1
 801eb58:	4616      	mov	r6, r2
 801eb5a:	f7ff fd23 	bl	801e5a4 <get_memory>
 801eb5e:	4604      	mov	r4, r0
 801eb60:	2800      	cmp	r0, #0
 801eb62:	d039      	beq.n	801ebd8 <create_topic+0x8c>
 801eb64:	692b      	ldr	r3, [r5, #16]
 801eb66:	2102      	movs	r1, #2
 801eb68:	6884      	ldr	r4, [r0, #8]
 801eb6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801eb6e:	f8df 8078 	ldr.w	r8, [pc, #120]	@ 801ebe8 <create_topic+0x9c>
 801eb72:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 801eb76:	1c42      	adds	r2, r0, #1
 801eb78:	e9c4 6505 	strd	r6, r5, [r4, #20]
 801eb7c:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 801eb80:	f7f8 fbc0 	bl	8017304 <uxr_object_id>
 801eb84:	223c      	movs	r2, #60	@ 0x3c
 801eb86:	6120      	str	r0, [r4, #16]
 801eb88:	4641      	mov	r1, r8
 801eb8a:	4638      	mov	r0, r7
 801eb8c:	f7f7 fad4 	bl	8016138 <generate_topic_name>
 801eb90:	b1f0      	cbz	r0, 801ebd0 <create_topic+0x84>
 801eb92:	4f14      	ldr	r7, [pc, #80]	@ (801ebe4 <create_topic+0x98>)
 801eb94:	4630      	mov	r0, r6
 801eb96:	2264      	movs	r2, #100	@ 0x64
 801eb98:	4639      	mov	r1, r7
 801eb9a:	f7f7 fa9f 	bl	80160dc <generate_type_name>
 801eb9e:	b1b8      	cbz	r0, 801ebd0 <create_topic+0x84>
 801eba0:	6928      	ldr	r0, [r5, #16]
 801eba2:	2106      	movs	r1, #6
 801eba4:	696b      	ldr	r3, [r5, #20]
 801eba6:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801ebaa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801ebae:	f8cd 8000 	str.w	r8, [sp]
 801ebb2:	e9cd 7101 	strd	r7, r1, [sp, #4]
 801ebb6:	6811      	ldr	r1, [r2, #0]
 801ebb8:	6922      	ldr	r2, [r4, #16]
 801ebba:	f7f8 f927 	bl	8016e0c <uxr_buffer_create_topic_bin>
 801ebbe:	4602      	mov	r2, r0
 801ebc0:	6928      	ldr	r0, [r5, #16]
 801ebc2:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801ebc6:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801ebca:	f7f7 f9bb 	bl	8015f44 <run_xrce_session>
 801ebce:	b918      	cbnz	r0, 801ebd8 <create_topic+0x8c>
 801ebd0:	4620      	mov	r0, r4
 801ebd2:	2400      	movs	r4, #0
 801ebd4:	f7f7 f8a8 	bl	8015d28 <rmw_uxrce_fini_topic_memory>
 801ebd8:	4620      	mov	r0, r4
 801ebda:	b004      	add	sp, #16
 801ebdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ebe0:	24069254 	.word	0x24069254
 801ebe4:	240693b0 	.word	0x240693b0
 801ebe8:	24069374 	.word	0x24069374

0801ebec <destroy_topic>:
 801ebec:	b538      	push	{r3, r4, r5, lr}
 801ebee:	6985      	ldr	r5, [r0, #24]
 801ebf0:	b1dd      	cbz	r5, 801ec2a <destroy_topic+0x3e>
 801ebf2:	4604      	mov	r4, r0
 801ebf4:	6928      	ldr	r0, [r5, #16]
 801ebf6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801ebfa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801ebfe:	6922      	ldr	r2, [r4, #16]
 801ec00:	6819      	ldr	r1, [r3, #0]
 801ec02:	f7f8 f885 	bl	8016d10 <uxr_buffer_delete_entity>
 801ec06:	4602      	mov	r2, r0
 801ec08:	6928      	ldr	r0, [r5, #16]
 801ec0a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801ec0e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801ec12:	f7f7 f997 	bl	8015f44 <run_xrce_session>
 801ec16:	4603      	mov	r3, r0
 801ec18:	4620      	mov	r0, r4
 801ec1a:	2b00      	cmp	r3, #0
 801ec1c:	bf14      	ite	ne
 801ec1e:	2400      	movne	r4, #0
 801ec20:	2402      	moveq	r4, #2
 801ec22:	f7f7 f881 	bl	8015d28 <rmw_uxrce_fini_topic_memory>
 801ec26:	4620      	mov	r0, r4
 801ec28:	bd38      	pop	{r3, r4, r5, pc}
 801ec2a:	2401      	movs	r4, #1
 801ec2c:	4620      	mov	r0, r4
 801ec2e:	bd38      	pop	{r3, r4, r5, pc}

0801ec30 <create_node>:
 801ec30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ec34:	b083      	sub	sp, #12
 801ec36:	2b00      	cmp	r3, #0
 801ec38:	d064      	beq.n	801ed04 <create_node+0xd4>
 801ec3a:	4606      	mov	r6, r0
 801ec3c:	4838      	ldr	r0, [pc, #224]	@ (801ed20 <create_node+0xf0>)
 801ec3e:	460f      	mov	r7, r1
 801ec40:	4690      	mov	r8, r2
 801ec42:	461d      	mov	r5, r3
 801ec44:	f7ff fcae 	bl	801e5a4 <get_memory>
 801ec48:	2800      	cmp	r0, #0
 801ec4a:	d05b      	beq.n	801ed04 <create_node+0xd4>
 801ec4c:	6884      	ldr	r4, [r0, #8]
 801ec4e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 801ec50:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 801ec54:	f104 0518 	add.w	r5, r4, #24
 801ec58:	6123      	str	r3, [r4, #16]
 801ec5a:	f7ff fd0b 	bl	801e674 <rmw_get_implementation_identifier>
 801ec5e:	f8c4 9020 	str.w	r9, [r4, #32]
 801ec62:	e9c4 0406 	strd	r0, r4, [r4, #24]
 801ec66:	4630      	mov	r0, r6
 801ec68:	f7e1 fb44 	bl	80002f4 <strlen>
 801ec6c:	1c42      	adds	r2, r0, #1
 801ec6e:	2a3c      	cmp	r2, #60	@ 0x3c
 801ec70:	d840      	bhi.n	801ecf4 <create_node+0xc4>
 801ec72:	4648      	mov	r0, r9
 801ec74:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 801ec78:	4631      	mov	r1, r6
 801ec7a:	f003 fbd0 	bl	802241e <memcpy>
 801ec7e:	4638      	mov	r0, r7
 801ec80:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 801ec84:	f7e1 fb36 	bl	80002f4 <strlen>
 801ec88:	1c42      	adds	r2, r0, #1
 801ec8a:	2a3c      	cmp	r2, #60	@ 0x3c
 801ec8c:	d832      	bhi.n	801ecf4 <create_node+0xc4>
 801ec8e:	4639      	mov	r1, r7
 801ec90:	4648      	mov	r0, r9
 801ec92:	f003 fbc4 	bl	802241e <memcpy>
 801ec96:	6923      	ldr	r3, [r4, #16]
 801ec98:	2101      	movs	r1, #1
 801ec9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801ec9e:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 801eca2:	1842      	adds	r2, r0, r1
 801eca4:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 801eca8:	f7f8 fb2c 	bl	8017304 <uxr_object_id>
 801ecac:	6160      	str	r0, [r4, #20]
 801ecae:	783b      	ldrb	r3, [r7, #0]
 801ecb0:	2b2f      	cmp	r3, #47	@ 0x2f
 801ecb2:	d12c      	bne.n	801ed0e <create_node+0xde>
 801ecb4:	787b      	ldrb	r3, [r7, #1]
 801ecb6:	bb53      	cbnz	r3, 801ed0e <create_node+0xde>
 801ecb8:	4633      	mov	r3, r6
 801ecba:	4a1a      	ldr	r2, [pc, #104]	@ (801ed24 <create_node+0xf4>)
 801ecbc:	213c      	movs	r1, #60	@ 0x3c
 801ecbe:	481a      	ldr	r0, [pc, #104]	@ (801ed28 <create_node+0xf8>)
 801ecc0:	f003 f920 	bl	8021f04 <sniprintf>
 801ecc4:	6920      	ldr	r0, [r4, #16]
 801ecc6:	2106      	movs	r1, #6
 801ecc8:	fa1f f388 	uxth.w	r3, r8
 801eccc:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801ecd0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801ecd4:	9101      	str	r1, [sp, #4]
 801ecd6:	4914      	ldr	r1, [pc, #80]	@ (801ed28 <create_node+0xf8>)
 801ecd8:	9100      	str	r1, [sp, #0]
 801ecda:	6811      	ldr	r1, [r2, #0]
 801ecdc:	6962      	ldr	r2, [r4, #20]
 801ecde:	f7f8 f863 	bl	8016da8 <uxr_buffer_create_participant_bin>
 801ece2:	4602      	mov	r2, r0
 801ece4:	6920      	ldr	r0, [r4, #16]
 801ece6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801ecea:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801ecee:	f7f7 f929 	bl	8015f44 <run_xrce_session>
 801ecf2:	b918      	cbnz	r0, 801ecfc <create_node+0xcc>
 801ecf4:	4628      	mov	r0, r5
 801ecf6:	2500      	movs	r5, #0
 801ecf8:	f7f6 ffa6 	bl	8015c48 <rmw_uxrce_fini_node_memory>
 801ecfc:	4628      	mov	r0, r5
 801ecfe:	b003      	add	sp, #12
 801ed00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ed04:	2500      	movs	r5, #0
 801ed06:	4628      	mov	r0, r5
 801ed08:	b003      	add	sp, #12
 801ed0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ed0e:	463b      	mov	r3, r7
 801ed10:	4a06      	ldr	r2, [pc, #24]	@ (801ed2c <create_node+0xfc>)
 801ed12:	213c      	movs	r1, #60	@ 0x3c
 801ed14:	9600      	str	r6, [sp, #0]
 801ed16:	4804      	ldr	r0, [pc, #16]	@ (801ed28 <create_node+0xf8>)
 801ed18:	f003 f8f4 	bl	8021f04 <sniprintf>
 801ed1c:	e7d2      	b.n	801ecc4 <create_node+0x94>
 801ed1e:	bf00      	nop
 801ed20:	240691f4 	.word	0x240691f4
 801ed24:	080248dc 	.word	0x080248dc
 801ed28:	24069414 	.word	0x24069414
 801ed2c:	0802526c 	.word	0x0802526c

0801ed30 <rmw_create_node>:
 801ed30:	468c      	mov	ip, r1
 801ed32:	4611      	mov	r1, r2
 801ed34:	f1bc 0f00 	cmp.w	ip, #0
 801ed38:	d00a      	beq.n	801ed50 <rmw_create_node+0x20>
 801ed3a:	f89c 3000 	ldrb.w	r3, [ip]
 801ed3e:	b13b      	cbz	r3, 801ed50 <rmw_create_node+0x20>
 801ed40:	b132      	cbz	r2, 801ed50 <rmw_create_node+0x20>
 801ed42:	7813      	ldrb	r3, [r2, #0]
 801ed44:	b123      	cbz	r3, 801ed50 <rmw_create_node+0x20>
 801ed46:	4603      	mov	r3, r0
 801ed48:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 801ed4a:	4660      	mov	r0, ip
 801ed4c:	f7ff bf70 	b.w	801ec30 <create_node>
 801ed50:	2000      	movs	r0, #0
 801ed52:	4770      	bx	lr

0801ed54 <rmw_destroy_node>:
 801ed54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed56:	b328      	cbz	r0, 801eda4 <rmw_destroy_node+0x50>
 801ed58:	4607      	mov	r7, r0
 801ed5a:	6800      	ldr	r0, [r0, #0]
 801ed5c:	b120      	cbz	r0, 801ed68 <rmw_destroy_node+0x14>
 801ed5e:	4b37      	ldr	r3, [pc, #220]	@ (801ee3c <rmw_destroy_node+0xe8>)
 801ed60:	6819      	ldr	r1, [r3, #0]
 801ed62:	f7e1 fabd 	bl	80002e0 <strcmp>
 801ed66:	b9e8      	cbnz	r0, 801eda4 <rmw_destroy_node+0x50>
 801ed68:	687d      	ldr	r5, [r7, #4]
 801ed6a:	b1dd      	cbz	r5, 801eda4 <rmw_destroy_node+0x50>
 801ed6c:	4b34      	ldr	r3, [pc, #208]	@ (801ee40 <rmw_destroy_node+0xec>)
 801ed6e:	681c      	ldr	r4, [r3, #0]
 801ed70:	2c00      	cmp	r4, #0
 801ed72:	d060      	beq.n	801ee36 <rmw_destroy_node+0xe2>
 801ed74:	2600      	movs	r6, #0
 801ed76:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801ed7a:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 801ed7e:	429d      	cmp	r5, r3
 801ed80:	d013      	beq.n	801edaa <rmw_destroy_node+0x56>
 801ed82:	2c00      	cmp	r4, #0
 801ed84:	d1f7      	bne.n	801ed76 <rmw_destroy_node+0x22>
 801ed86:	4b2f      	ldr	r3, [pc, #188]	@ (801ee44 <rmw_destroy_node+0xf0>)
 801ed88:	681c      	ldr	r4, [r3, #0]
 801ed8a:	b1c4      	cbz	r4, 801edbe <rmw_destroy_node+0x6a>
 801ed8c:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801ed90:	6a0b      	ldr	r3, [r1, #32]
 801ed92:	429d      	cmp	r5, r3
 801ed94:	d1f9      	bne.n	801ed8a <rmw_destroy_node+0x36>
 801ed96:	317c      	adds	r1, #124	@ 0x7c
 801ed98:	4638      	mov	r0, r7
 801ed9a:	f000 fbff 	bl	801f59c <rmw_destroy_subscription>
 801ed9e:	2801      	cmp	r0, #1
 801eda0:	4606      	mov	r6, r0
 801eda2:	d1f2      	bne.n	801ed8a <rmw_destroy_node+0x36>
 801eda4:	2601      	movs	r6, #1
 801eda6:	4630      	mov	r0, r6
 801eda8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801edaa:	3184      	adds	r1, #132	@ 0x84
 801edac:	4638      	mov	r0, r7
 801edae:	f7f6 fd59 	bl	8015864 <rmw_destroy_publisher>
 801edb2:	2801      	cmp	r0, #1
 801edb4:	4606      	mov	r6, r0
 801edb6:	d0f5      	beq.n	801eda4 <rmw_destroy_node+0x50>
 801edb8:	2c00      	cmp	r4, #0
 801edba:	d1dc      	bne.n	801ed76 <rmw_destroy_node+0x22>
 801edbc:	e7e3      	b.n	801ed86 <rmw_destroy_node+0x32>
 801edbe:	4b22      	ldr	r3, [pc, #136]	@ (801ee48 <rmw_destroy_node+0xf4>)
 801edc0:	681c      	ldr	r4, [r3, #0]
 801edc2:	b16c      	cbz	r4, 801ede0 <rmw_destroy_node+0x8c>
 801edc4:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801edc8:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 801edca:	429d      	cmp	r5, r3
 801edcc:	d1f9      	bne.n	801edc2 <rmw_destroy_node+0x6e>
 801edce:	317c      	adds	r1, #124	@ 0x7c
 801edd0:	4638      	mov	r0, r7
 801edd2:	f000 fa6d 	bl	801f2b0 <rmw_destroy_service>
 801edd6:	2801      	cmp	r0, #1
 801edd8:	4606      	mov	r6, r0
 801edda:	d0e3      	beq.n	801eda4 <rmw_destroy_node+0x50>
 801eddc:	2c00      	cmp	r4, #0
 801edde:	d1f1      	bne.n	801edc4 <rmw_destroy_node+0x70>
 801ede0:	4b1a      	ldr	r3, [pc, #104]	@ (801ee4c <rmw_destroy_node+0xf8>)
 801ede2:	681c      	ldr	r4, [r3, #0]
 801ede4:	b16c      	cbz	r4, 801ee02 <rmw_destroy_node+0xae>
 801ede6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801edea:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 801edec:	429d      	cmp	r5, r3
 801edee:	d1f9      	bne.n	801ede4 <rmw_destroy_node+0x90>
 801edf0:	317c      	adds	r1, #124	@ 0x7c
 801edf2:	4638      	mov	r0, r7
 801edf4:	f7ff fbfa 	bl	801e5ec <rmw_destroy_client>
 801edf8:	2801      	cmp	r0, #1
 801edfa:	4606      	mov	r6, r0
 801edfc:	d0d2      	beq.n	801eda4 <rmw_destroy_node+0x50>
 801edfe:	2c00      	cmp	r4, #0
 801ee00:	d1f1      	bne.n	801ede6 <rmw_destroy_node+0x92>
 801ee02:	6928      	ldr	r0, [r5, #16]
 801ee04:	696a      	ldr	r2, [r5, #20]
 801ee06:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801ee0a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801ee0e:	6819      	ldr	r1, [r3, #0]
 801ee10:	f7f7 ff7e 	bl	8016d10 <uxr_buffer_delete_entity>
 801ee14:	4602      	mov	r2, r0
 801ee16:	6928      	ldr	r0, [r5, #16]
 801ee18:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801ee1c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801ee20:	f7f7 f890 	bl	8015f44 <run_xrce_session>
 801ee24:	4603      	mov	r3, r0
 801ee26:	4638      	mov	r0, r7
 801ee28:	2b00      	cmp	r3, #0
 801ee2a:	bf08      	it	eq
 801ee2c:	2602      	moveq	r6, #2
 801ee2e:	f7f6 ff0b 	bl	8015c48 <rmw_uxrce_fini_node_memory>
 801ee32:	4630      	mov	r0, r6
 801ee34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ee36:	4626      	mov	r6, r4
 801ee38:	e7a5      	b.n	801ed86 <rmw_destroy_node+0x32>
 801ee3a:	bf00      	nop
 801ee3c:	08025858 	.word	0x08025858
 801ee40:	24069204 	.word	0x24069204
 801ee44:	24069244 	.word	0x24069244
 801ee48:	24069214 	.word	0x24069214
 801ee4c:	24064928 	.word	0x24064928

0801ee50 <rmw_node_get_graph_guard_condition>:
 801ee50:	6843      	ldr	r3, [r0, #4]
 801ee52:	6918      	ldr	r0, [r3, #16]
 801ee54:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 801ee58:	4770      	bx	lr
 801ee5a:	bf00      	nop

0801ee5c <rmw_send_request>:
 801ee5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ee60:	4604      	mov	r4, r0
 801ee62:	6800      	ldr	r0, [r0, #0]
 801ee64:	b08b      	sub	sp, #44	@ 0x2c
 801ee66:	460e      	mov	r6, r1
 801ee68:	4615      	mov	r5, r2
 801ee6a:	b128      	cbz	r0, 801ee78 <rmw_send_request+0x1c>
 801ee6c:	4b21      	ldr	r3, [pc, #132]	@ (801eef4 <rmw_send_request+0x98>)
 801ee6e:	6819      	ldr	r1, [r3, #0]
 801ee70:	f7e1 fa36 	bl	80002e0 <strcmp>
 801ee74:	2800      	cmp	r0, #0
 801ee76:	d139      	bne.n	801eeec <rmw_send_request+0x90>
 801ee78:	6864      	ldr	r4, [r4, #4]
 801ee7a:	2700      	movs	r7, #0
 801ee7c:	6963      	ldr	r3, [r4, #20]
 801ee7e:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 801ee82:	689b      	ldr	r3, [r3, #8]
 801ee84:	4798      	blx	r3
 801ee86:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801ee8a:	4630      	mov	r0, r6
 801ee8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801ee90:	4798      	blx	r3
 801ee92:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801ee96:	9000      	str	r0, [sp, #0]
 801ee98:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 801ee9c:	6922      	ldr	r2, [r4, #16]
 801ee9e:	ab02      	add	r3, sp, #8
 801eea0:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 801eea2:	f7fa fb37 	bl	8019514 <uxr_prepare_output_stream>
 801eea6:	e9c5 0700 	strd	r0, r7, [r5]
 801eeaa:	b198      	cbz	r0, 801eed4 <rmw_send_request+0x78>
 801eeac:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801eeb0:	a902      	add	r1, sp, #8
 801eeb2:	4630      	mov	r0, r6
 801eeb4:	4798      	blx	r3
 801eeb6:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 801eeba:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801eebe:	2b01      	cmp	r3, #1
 801eec0:	d00c      	beq.n	801eedc <rmw_send_request+0x80>
 801eec2:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 801eec4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801eec8:	f7f9 f82a 	bl	8017f20 <uxr_run_session_until_confirm_delivery>
 801eecc:	4638      	mov	r0, r7
 801eece:	b00b      	add	sp, #44	@ 0x2c
 801eed0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eed4:	2001      	movs	r0, #1
 801eed6:	b00b      	add	sp, #44	@ 0x2c
 801eed8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eedc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801eee0:	f7f8 fc64 	bl	80177ac <uxr_flash_output_streams>
 801eee4:	4638      	mov	r0, r7
 801eee6:	b00b      	add	sp, #44	@ 0x2c
 801eee8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eeec:	200c      	movs	r0, #12
 801eeee:	b00b      	add	sp, #44	@ 0x2c
 801eef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eef4:	08025858 	.word	0x08025858

0801eef8 <rmw_take_request>:
 801eef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801eefc:	4605      	mov	r5, r0
 801eefe:	6800      	ldr	r0, [r0, #0]
 801ef00:	b089      	sub	sp, #36	@ 0x24
 801ef02:	460c      	mov	r4, r1
 801ef04:	4690      	mov	r8, r2
 801ef06:	461e      	mov	r6, r3
 801ef08:	b128      	cbz	r0, 801ef16 <rmw_take_request+0x1e>
 801ef0a:	4b28      	ldr	r3, [pc, #160]	@ (801efac <rmw_take_request+0xb4>)
 801ef0c:	6819      	ldr	r1, [r3, #0]
 801ef0e:	f7e1 f9e7 	bl	80002e0 <strcmp>
 801ef12:	2800      	cmp	r0, #0
 801ef14:	d146      	bne.n	801efa4 <rmw_take_request+0xac>
 801ef16:	b10e      	cbz	r6, 801ef1c <rmw_take_request+0x24>
 801ef18:	2300      	movs	r3, #0
 801ef1a:	7033      	strb	r3, [r6, #0]
 801ef1c:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801ef20:	f7f6 ff92 	bl	8015e48 <rmw_uxrce_clean_expired_static_input_buffer>
 801ef24:	4648      	mov	r0, r9
 801ef26:	f7f6 ff65 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801ef2a:	4607      	mov	r7, r0
 801ef2c:	b3b0      	cbz	r0, 801ef9c <rmw_take_request+0xa4>
 801ef2e:	6885      	ldr	r5, [r0, #8]
 801ef30:	f8d5 2838 	ldr.w	r2, [r5, #2104]	@ 0x838
 801ef34:	f8d5 383c 	ldr.w	r3, [r5, #2108]	@ 0x83c
 801ef38:	e9c4 3208 	strd	r3, r2, [r4, #32]
 801ef3c:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 801ef40:	7423      	strb	r3, [r4, #16]
 801ef42:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	@ 0x834
 801ef46:	f895 3836 	ldrb.w	r3, [r5, #2102]	@ 0x836
 801ef4a:	f8a4 2011 	strh.w	r2, [r4, #17]
 801ef4e:	74e3      	strb	r3, [r4, #19]
 801ef50:	f8d5 1828 	ldr.w	r1, [r5, #2088]	@ 0x828
 801ef54:	f8d5 282c 	ldr.w	r2, [r5, #2092]	@ 0x82c
 801ef58:	f8d5 3830 	ldr.w	r3, [r5, #2096]	@ 0x830
 801ef5c:	6161      	str	r1, [r4, #20]
 801ef5e:	61a2      	str	r2, [r4, #24]
 801ef60:	61e3      	str	r3, [r4, #28]
 801ef62:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801ef66:	689b      	ldr	r3, [r3, #8]
 801ef68:	4798      	blx	r3
 801ef6a:	6844      	ldr	r4, [r0, #4]
 801ef6c:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 801ef70:	f105 0110 	add.w	r1, r5, #16
 801ef74:	4668      	mov	r0, sp
 801ef76:	f7f5 f88f 	bl	8014098 <ucdr_init_buffer>
 801ef7a:	4641      	mov	r1, r8
 801ef7c:	68e3      	ldr	r3, [r4, #12]
 801ef7e:	4668      	mov	r0, sp
 801ef80:	4798      	blx	r3
 801ef82:	4639      	mov	r1, r7
 801ef84:	4604      	mov	r4, r0
 801ef86:	480a      	ldr	r0, [pc, #40]	@ (801efb0 <rmw_take_request+0xb8>)
 801ef88:	f7ff fb1c 	bl	801e5c4 <put_memory>
 801ef8c:	b106      	cbz	r6, 801ef90 <rmw_take_request+0x98>
 801ef8e:	7034      	strb	r4, [r6, #0]
 801ef90:	f084 0001 	eor.w	r0, r4, #1
 801ef94:	b2c0      	uxtb	r0, r0
 801ef96:	b009      	add	sp, #36	@ 0x24
 801ef98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ef9c:	2001      	movs	r0, #1
 801ef9e:	b009      	add	sp, #36	@ 0x24
 801efa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801efa4:	200c      	movs	r0, #12
 801efa6:	b009      	add	sp, #36	@ 0x24
 801efa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801efac:	08025858 	.word	0x08025858
 801efb0:	24069234 	.word	0x24069234

0801efb4 <rmw_send_response>:
 801efb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801efb6:	4605      	mov	r5, r0
 801efb8:	6800      	ldr	r0, [r0, #0]
 801efba:	b091      	sub	sp, #68	@ 0x44
 801efbc:	460c      	mov	r4, r1
 801efbe:	4616      	mov	r6, r2
 801efc0:	b128      	cbz	r0, 801efce <rmw_send_response+0x1a>
 801efc2:	4b29      	ldr	r3, [pc, #164]	@ (801f068 <rmw_send_response+0xb4>)
 801efc4:	6819      	ldr	r1, [r3, #0]
 801efc6:	f7e1 f98b 	bl	80002e0 <strcmp>
 801efca:	2800      	cmp	r0, #0
 801efcc:	d141      	bne.n	801f052 <rmw_send_response+0x9e>
 801efce:	686d      	ldr	r5, [r5, #4]
 801efd0:	68a1      	ldr	r1, [r4, #8]
 801efd2:	6860      	ldr	r0, [r4, #4]
 801efd4:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801efd6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 801efda:	9307      	str	r3, [sp, #28]
 801efdc:	4623      	mov	r3, r4
 801efde:	9206      	str	r2, [sp, #24]
 801efe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801efe4:	789b      	ldrb	r3, [r3, #2]
 801efe6:	f88d 2017 	strb.w	r2, [sp, #23]
 801efea:	f88d 3016 	strb.w	r3, [sp, #22]
 801efee:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801eff2:	68e2      	ldr	r2, [r4, #12]
 801eff4:	f8ad 3014 	strh.w	r3, [sp, #20]
 801eff8:	ab02      	add	r3, sp, #8
 801effa:	696c      	ldr	r4, [r5, #20]
 801effc:	c307      	stmia	r3!, {r0, r1, r2}
 801effe:	68e3      	ldr	r3, [r4, #12]
 801f000:	4798      	blx	r3
 801f002:	6844      	ldr	r4, [r0, #4]
 801f004:	4630      	mov	r0, r6
 801f006:	6923      	ldr	r3, [r4, #16]
 801f008:	4798      	blx	r3
 801f00a:	f100 0318 	add.w	r3, r0, #24
 801f00e:	6938      	ldr	r0, [r7, #16]
 801f010:	9300      	str	r3, [sp, #0]
 801f012:	ab08      	add	r3, sp, #32
 801f014:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f018:	692a      	ldr	r2, [r5, #16]
 801f01a:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801f01c:	f7fa fa7a 	bl	8019514 <uxr_prepare_output_stream>
 801f020:	b910      	cbnz	r0, 801f028 <rmw_send_response+0x74>
 801f022:	2001      	movs	r0, #1
 801f024:	b011      	add	sp, #68	@ 0x44
 801f026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f028:	a902      	add	r1, sp, #8
 801f02a:	a808      	add	r0, sp, #32
 801f02c:	f7fb fc02 	bl	801a834 <uxr_serialize_SampleIdentity>
 801f030:	68a3      	ldr	r3, [r4, #8]
 801f032:	a908      	add	r1, sp, #32
 801f034:	4630      	mov	r0, r6
 801f036:	4798      	blx	r3
 801f038:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 801f03c:	6938      	ldr	r0, [r7, #16]
 801f03e:	2b01      	cmp	r3, #1
 801f040:	d00a      	beq.n	801f058 <rmw_send_response+0xa4>
 801f042:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 801f044:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f048:	f7f8 ff6a 	bl	8017f20 <uxr_run_session_until_confirm_delivery>
 801f04c:	2000      	movs	r0, #0
 801f04e:	b011      	add	sp, #68	@ 0x44
 801f050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f052:	200c      	movs	r0, #12
 801f054:	b011      	add	sp, #68	@ 0x44
 801f056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f058:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f05c:	f7f8 fba6 	bl	80177ac <uxr_flash_output_streams>
 801f060:	2000      	movs	r0, #0
 801f062:	b011      	add	sp, #68	@ 0x44
 801f064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f066:	bf00      	nop
 801f068:	08025858 	.word	0x08025858

0801f06c <rmw_take_response>:
 801f06c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f070:	4604      	mov	r4, r0
 801f072:	6800      	ldr	r0, [r0, #0]
 801f074:	b088      	sub	sp, #32
 801f076:	460f      	mov	r7, r1
 801f078:	4690      	mov	r8, r2
 801f07a:	461d      	mov	r5, r3
 801f07c:	b120      	cbz	r0, 801f088 <rmw_take_response+0x1c>
 801f07e:	4b1d      	ldr	r3, [pc, #116]	@ (801f0f4 <rmw_take_response+0x88>)
 801f080:	6819      	ldr	r1, [r3, #0]
 801f082:	f7e1 f92d 	bl	80002e0 <strcmp>
 801f086:	bb68      	cbnz	r0, 801f0e4 <rmw_take_response+0x78>
 801f088:	b10d      	cbz	r5, 801f08e <rmw_take_response+0x22>
 801f08a:	2300      	movs	r3, #0
 801f08c:	702b      	strb	r3, [r5, #0]
 801f08e:	6864      	ldr	r4, [r4, #4]
 801f090:	f7f6 feda 	bl	8015e48 <rmw_uxrce_clean_expired_static_input_buffer>
 801f094:	4620      	mov	r0, r4
 801f096:	f7f6 fead 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801f09a:	4606      	mov	r6, r0
 801f09c:	b330      	cbz	r0, 801f0ec <rmw_take_response+0x80>
 801f09e:	6963      	ldr	r3, [r4, #20]
 801f0a0:	6884      	ldr	r4, [r0, #8]
 801f0a2:	68db      	ldr	r3, [r3, #12]
 801f0a4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 801f0a8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 801f0ac:	e9c7 0108 	strd	r0, r1, [r7, #32]
 801f0b0:	4798      	blx	r3
 801f0b2:	6847      	ldr	r7, [r0, #4]
 801f0b4:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 801f0b8:	f104 0110 	add.w	r1, r4, #16
 801f0bc:	4668      	mov	r0, sp
 801f0be:	f7f4 ffeb 	bl	8014098 <ucdr_init_buffer>
 801f0c2:	4641      	mov	r1, r8
 801f0c4:	68fb      	ldr	r3, [r7, #12]
 801f0c6:	4668      	mov	r0, sp
 801f0c8:	4798      	blx	r3
 801f0ca:	4631      	mov	r1, r6
 801f0cc:	4604      	mov	r4, r0
 801f0ce:	480a      	ldr	r0, [pc, #40]	@ (801f0f8 <rmw_take_response+0x8c>)
 801f0d0:	f7ff fa78 	bl	801e5c4 <put_memory>
 801f0d4:	b105      	cbz	r5, 801f0d8 <rmw_take_response+0x6c>
 801f0d6:	702c      	strb	r4, [r5, #0]
 801f0d8:	f084 0001 	eor.w	r0, r4, #1
 801f0dc:	b2c0      	uxtb	r0, r0
 801f0de:	b008      	add	sp, #32
 801f0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f0e4:	200c      	movs	r0, #12
 801f0e6:	b008      	add	sp, #32
 801f0e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f0ec:	2001      	movs	r0, #1
 801f0ee:	b008      	add	sp, #32
 801f0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f0f4:	08025858 	.word	0x08025858
 801f0f8:	24069234 	.word	0x24069234

0801f0fc <rmw_create_service>:
 801f0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f100:	b091      	sub	sp, #68	@ 0x44
 801f102:	2900      	cmp	r1, #0
 801f104:	f000 80bb 	beq.w	801f27e <rmw_create_service+0x182>
 801f108:	4606      	mov	r6, r0
 801f10a:	2800      	cmp	r0, #0
 801f10c:	f000 80b7 	beq.w	801f27e <rmw_create_service+0x182>
 801f110:	4614      	mov	r4, r2
 801f112:	6800      	ldr	r0, [r0, #0]
 801f114:	4689      	mov	r9, r1
 801f116:	461d      	mov	r5, r3
 801f118:	f7f7 f826 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801f11c:	2c00      	cmp	r4, #0
 801f11e:	f000 80ae 	beq.w	801f27e <rmw_create_service+0x182>
 801f122:	f080 0001 	eor.w	r0, r0, #1
 801f126:	b2c0      	uxtb	r0, r0
 801f128:	2800      	cmp	r0, #0
 801f12a:	f040 80a8 	bne.w	801f27e <rmw_create_service+0x182>
 801f12e:	7823      	ldrb	r3, [r4, #0]
 801f130:	2b00      	cmp	r3, #0
 801f132:	f000 80a4 	beq.w	801f27e <rmw_create_service+0x182>
 801f136:	2d00      	cmp	r5, #0
 801f138:	f000 80a1 	beq.w	801f27e <rmw_create_service+0x182>
 801f13c:	4856      	ldr	r0, [pc, #344]	@ (801f298 <rmw_create_service+0x19c>)
 801f13e:	f8d6 8004 	ldr.w	r8, [r6, #4]
 801f142:	f7ff fa2f 	bl	801e5a4 <get_memory>
 801f146:	4606      	mov	r6, r0
 801f148:	2800      	cmp	r0, #0
 801f14a:	f000 8099 	beq.w	801f280 <rmw_create_service+0x184>
 801f14e:	6887      	ldr	r7, [r0, #8]
 801f150:	f107 0a88 	add.w	sl, r7, #136	@ 0x88
 801f154:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 801f158:	f7ff fa8c 	bl	801e674 <rmw_get_implementation_identifier>
 801f15c:	67f8      	str	r0, [r7, #124]	@ 0x7c
 801f15e:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 801f162:	4620      	mov	r0, r4
 801f164:	f7e1 f8c6 	bl	80002f4 <strlen>
 801f168:	1c42      	adds	r2, r0, #1
 801f16a:	f107 067c 	add.w	r6, r7, #124	@ 0x7c
 801f16e:	2a3c      	cmp	r2, #60	@ 0x3c
 801f170:	f200 808a 	bhi.w	801f288 <rmw_create_service+0x18c>
 801f174:	4621      	mov	r1, r4
 801f176:	4650      	mov	r0, sl
 801f178:	f003 f951 	bl	802241e <memcpy>
 801f17c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801f180:	4629      	mov	r1, r5
 801f182:	2250      	movs	r2, #80	@ 0x50
 801f184:	f107 0020 	add.w	r0, r7, #32
 801f188:	f8c7 8078 	str.w	r8, [r7, #120]	@ 0x78
 801f18c:	677b      	str	r3, [r7, #116]	@ 0x74
 801f18e:	f003 f946 	bl	802241e <memcpy>
 801f192:	4648      	mov	r0, r9
 801f194:	4941      	ldr	r1, [pc, #260]	@ (801f29c <rmw_create_service+0x1a0>)
 801f196:	f7f7 f86f 	bl	8016278 <get_service_typesupport_handle>
 801f19a:	2800      	cmp	r0, #0
 801f19c:	d074      	beq.n	801f288 <rmw_create_service+0x18c>
 801f19e:	6843      	ldr	r3, [r0, #4]
 801f1a0:	617b      	str	r3, [r7, #20]
 801f1a2:	2b00      	cmp	r3, #0
 801f1a4:	d070      	beq.n	801f288 <rmw_create_service+0x18c>
 801f1a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801f1aa:	2108      	movs	r1, #8
 801f1ac:	f8df a0f4 	ldr.w	sl, [pc, #244]	@ 801f2a4 <rmw_create_service+0x1a8>
 801f1b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801f1b4:	f8df 90f0 	ldr.w	r9, [pc, #240]	@ 801f2a8 <rmw_create_service+0x1ac>
 801f1b8:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	@ 0x5a2
 801f1bc:	1c42      	adds	r2, r0, #1
 801f1be:	f8a3 25a2 	strh.w	r2, [r3, #1442]	@ 0x5a2
 801f1c2:	f7f8 f89f 	bl	8017304 <uxr_object_id>
 801f1c6:	2364      	movs	r3, #100	@ 0x64
 801f1c8:	6138      	str	r0, [r7, #16]
 801f1ca:	4652      	mov	r2, sl
 801f1cc:	4649      	mov	r1, r9
 801f1ce:	6978      	ldr	r0, [r7, #20]
 801f1d0:	f7f6 ff1e 	bl	8016010 <generate_service_types>
 801f1d4:	2800      	cmp	r0, #0
 801f1d6:	d057      	beq.n	801f288 <rmw_create_service+0x18c>
 801f1d8:	f8df b0d0 	ldr.w	fp, [pc, #208]	@ 801f2ac <rmw_create_service+0x1b0>
 801f1dc:	233c      	movs	r3, #60	@ 0x3c
 801f1de:	4a30      	ldr	r2, [pc, #192]	@ (801f2a0 <rmw_create_service+0x1a4>)
 801f1e0:	4620      	mov	r0, r4
 801f1e2:	4659      	mov	r1, fp
 801f1e4:	f7f6 fee2 	bl	8015fac <generate_service_topics>
 801f1e8:	2800      	cmp	r0, #0
 801f1ea:	d04d      	beq.n	801f288 <rmw_create_service+0x18c>
 801f1ec:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801f1f0:	a80c      	add	r0, sp, #48	@ 0x30
 801f1f2:	4629      	mov	r1, r5
 801f1f4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 801f1f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801f1fc:	f7f6 febe 	bl	8015f7c <convert_qos_profile>
 801f200:	4a27      	ldr	r2, [pc, #156]	@ (801f2a0 <rmw_create_service+0x1a4>)
 801f202:	a80c      	add	r0, sp, #48	@ 0x30
 801f204:	9400      	str	r4, [sp, #0]
 801f206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f208:	e9cd b203 	strd	fp, r2, [sp, #12]
 801f20c:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 801f210:	c803      	ldmia	r0, {r0, r1}
 801f212:	9a08      	ldr	r2, [sp, #32]
 801f214:	9005      	str	r0, [sp, #20]
 801f216:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 801f21a:	2306      	movs	r3, #6
 801f21c:	f8ad 1018 	strh.w	r1, [sp, #24]
 801f220:	9307      	str	r3, [sp, #28]
 801f222:	6811      	ldr	r1, [r2, #0]
 801f224:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801f228:	693a      	ldr	r2, [r7, #16]
 801f22a:	f7f7 ff73 	bl	8017114 <uxr_buffer_create_replier_bin>
 801f22e:	4602      	mov	r2, r0
 801f230:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801f234:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801f238:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801f23c:	f7f6 fe82 	bl	8015f44 <run_xrce_session>
 801f240:	b310      	cbz	r0, 801f288 <rmw_create_service+0x18c>
 801f242:	7a2b      	ldrb	r3, [r5, #8]
 801f244:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801f248:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801f24c:	2b02      	cmp	r3, #2
 801f24e:	920e      	str	r2, [sp, #56]	@ 0x38
 801f250:	f04f 0200 	mov.w	r2, #0
 801f254:	920f      	str	r2, [sp, #60]	@ 0x3c
 801f256:	bf0c      	ite	eq
 801f258:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	@ 0x37c
 801f25c:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	@ 0x374
 801f260:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f264:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f266:	ab0e      	add	r3, sp, #56	@ 0x38
 801f268:	673a      	str	r2, [r7, #112]	@ 0x70
 801f26a:	f8d0 20e4 	ldr.w	r2, [r0, #228]	@ 0xe4
 801f26e:	9300      	str	r3, [sp, #0]
 801f270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f272:	6811      	ldr	r1, [r2, #0]
 801f274:	693a      	ldr	r2, [r7, #16]
 801f276:	f001 fc6b 	bl	8020b50 <uxr_buffer_request_data>
 801f27a:	8338      	strh	r0, [r7, #24]
 801f27c:	e000      	b.n	801f280 <rmw_create_service+0x184>
 801f27e:	2600      	movs	r6, #0
 801f280:	4630      	mov	r0, r6
 801f282:	b011      	add	sp, #68	@ 0x44
 801f284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f288:	4630      	mov	r0, r6
 801f28a:	2600      	movs	r6, #0
 801f28c:	f7f6 fd20 	bl	8015cd0 <rmw_uxrce_fini_service_memory>
 801f290:	4630      	mov	r0, r6
 801f292:	b011      	add	sp, #68	@ 0x44
 801f294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f298:	24069214 	.word	0x24069214
 801f29c:	080235a8 	.word	0x080235a8
 801f2a0:	240694f0 	.word	0x240694f0
 801f2a4:	2406952c 	.word	0x2406952c
 801f2a8:	2406948c 	.word	0x2406948c
 801f2ac:	24069450 	.word	0x24069450

0801f2b0 <rmw_destroy_service>:
 801f2b0:	b570      	push	{r4, r5, r6, lr}
 801f2b2:	b128      	cbz	r0, 801f2c0 <rmw_destroy_service+0x10>
 801f2b4:	4604      	mov	r4, r0
 801f2b6:	6800      	ldr	r0, [r0, #0]
 801f2b8:	460d      	mov	r5, r1
 801f2ba:	f7f6 ff55 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801f2be:	b910      	cbnz	r0, 801f2c6 <rmw_destroy_service+0x16>
 801f2c0:	2401      	movs	r4, #1
 801f2c2:	4620      	mov	r0, r4
 801f2c4:	bd70      	pop	{r4, r5, r6, pc}
 801f2c6:	6863      	ldr	r3, [r4, #4]
 801f2c8:	2b00      	cmp	r3, #0
 801f2ca:	d0f9      	beq.n	801f2c0 <rmw_destroy_service+0x10>
 801f2cc:	2d00      	cmp	r5, #0
 801f2ce:	d0f7      	beq.n	801f2c0 <rmw_destroy_service+0x10>
 801f2d0:	6828      	ldr	r0, [r5, #0]
 801f2d2:	f7f6 ff49 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801f2d6:	2800      	cmp	r0, #0
 801f2d8:	d0f2      	beq.n	801f2c0 <rmw_destroy_service+0x10>
 801f2da:	686e      	ldr	r6, [r5, #4]
 801f2dc:	2e00      	cmp	r6, #0
 801f2de:	d0ef      	beq.n	801f2c0 <rmw_destroy_service+0x10>
 801f2e0:	6864      	ldr	r4, [r4, #4]
 801f2e2:	6932      	ldr	r2, [r6, #16]
 801f2e4:	6920      	ldr	r0, [r4, #16]
 801f2e6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801f2ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f2ee:	6819      	ldr	r1, [r3, #0]
 801f2f0:	f001 fc68 	bl	8020bc4 <uxr_buffer_cancel_data>
 801f2f4:	4602      	mov	r2, r0
 801f2f6:	6920      	ldr	r0, [r4, #16]
 801f2f8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801f2fc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801f300:	f7f6 fe20 	bl	8015f44 <run_xrce_session>
 801f304:	6920      	ldr	r0, [r4, #16]
 801f306:	6932      	ldr	r2, [r6, #16]
 801f308:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801f30c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f310:	6819      	ldr	r1, [r3, #0]
 801f312:	f7f7 fcfd 	bl	8016d10 <uxr_buffer_delete_entity>
 801f316:	4602      	mov	r2, r0
 801f318:	6920      	ldr	r0, [r4, #16]
 801f31a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801f31e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801f322:	f7f6 fe0f 	bl	8015f44 <run_xrce_session>
 801f326:	4603      	mov	r3, r0
 801f328:	4628      	mov	r0, r5
 801f32a:	2b00      	cmp	r3, #0
 801f32c:	bf14      	ite	ne
 801f32e:	2400      	movne	r4, #0
 801f330:	2402      	moveq	r4, #2
 801f332:	f7f6 fccd 	bl	8015cd0 <rmw_uxrce_fini_service_memory>
 801f336:	e7c4      	b.n	801f2c2 <rmw_destroy_service+0x12>

0801f338 <rmw_service_response_publisher_get_actual_qos>:
 801f338:	b181      	cbz	r1, 801f35c <rmw_service_response_publisher_get_actual_qos+0x24>
 801f33a:	4603      	mov	r3, r0
 801f33c:	b510      	push	{r4, lr}
 801f33e:	fab0 f480 	clz	r4, r0
 801f342:	0964      	lsrs	r4, r4, #5
 801f344:	b140      	cbz	r0, 801f358 <rmw_service_response_publisher_get_actual_qos+0x20>
 801f346:	685b      	ldr	r3, [r3, #4]
 801f348:	4608      	mov	r0, r1
 801f34a:	2250      	movs	r2, #80	@ 0x50
 801f34c:	f103 0120 	add.w	r1, r3, #32
 801f350:	f003 f865 	bl	802241e <memcpy>
 801f354:	4620      	mov	r0, r4
 801f356:	bd10      	pop	{r4, pc}
 801f358:	200b      	movs	r0, #11
 801f35a:	bd10      	pop	{r4, pc}
 801f35c:	200b      	movs	r0, #11
 801f35e:	4770      	bx	lr

0801f360 <rmw_service_request_subscription_get_actual_qos>:
 801f360:	b178      	cbz	r0, 801f382 <rmw_service_request_subscription_get_actual_qos+0x22>
 801f362:	b510      	push	{r4, lr}
 801f364:	fab1 f481 	clz	r4, r1
 801f368:	0964      	lsrs	r4, r4, #5
 801f36a:	b141      	cbz	r1, 801f37e <rmw_service_request_subscription_get_actual_qos+0x1e>
 801f36c:	6843      	ldr	r3, [r0, #4]
 801f36e:	2250      	movs	r2, #80	@ 0x50
 801f370:	4608      	mov	r0, r1
 801f372:	f103 0120 	add.w	r1, r3, #32
 801f376:	f003 f852 	bl	802241e <memcpy>
 801f37a:	4620      	mov	r0, r4
 801f37c:	bd10      	pop	{r4, pc}
 801f37e:	200b      	movs	r0, #11
 801f380:	bd10      	pop	{r4, pc}
 801f382:	200b      	movs	r0, #11
 801f384:	4770      	bx	lr
 801f386:	bf00      	nop

0801f388 <rmw_create_subscription>:
 801f388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f38c:	b08d      	sub	sp, #52	@ 0x34
 801f38e:	2900      	cmp	r1, #0
 801f390:	f000 80d8 	beq.w	801f544 <rmw_create_subscription+0x1bc>
 801f394:	4604      	mov	r4, r0
 801f396:	2800      	cmp	r0, #0
 801f398:	f000 80d4 	beq.w	801f544 <rmw_create_subscription+0x1bc>
 801f39c:	6800      	ldr	r0, [r0, #0]
 801f39e:	460e      	mov	r6, r1
 801f3a0:	4615      	mov	r5, r2
 801f3a2:	461f      	mov	r7, r3
 801f3a4:	f7f6 fee0 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801f3a8:	f080 0001 	eor.w	r0, r0, #1
 801f3ac:	b2c0      	uxtb	r0, r0
 801f3ae:	2800      	cmp	r0, #0
 801f3b0:	f040 80c8 	bne.w	801f544 <rmw_create_subscription+0x1bc>
 801f3b4:	2d00      	cmp	r5, #0
 801f3b6:	f000 80c5 	beq.w	801f544 <rmw_create_subscription+0x1bc>
 801f3ba:	782b      	ldrb	r3, [r5, #0]
 801f3bc:	2b00      	cmp	r3, #0
 801f3be:	f000 80c1 	beq.w	801f544 <rmw_create_subscription+0x1bc>
 801f3c2:	2f00      	cmp	r7, #0
 801f3c4:	f000 80be 	beq.w	801f544 <rmw_create_subscription+0x1bc>
 801f3c8:	4867      	ldr	r0, [pc, #412]	@ (801f568 <rmw_create_subscription+0x1e0>)
 801f3ca:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801f3ce:	f7ff f8e9 	bl	801e5a4 <get_memory>
 801f3d2:	4604      	mov	r4, r0
 801f3d4:	2800      	cmp	r0, #0
 801f3d6:	f000 80b6 	beq.w	801f546 <rmw_create_subscription+0x1be>
 801f3da:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801f3de:	f108 0a98 	add.w	sl, r8, #152	@ 0x98
 801f3e2:	f8c8 8080 	str.w	r8, [r8, #128]	@ 0x80
 801f3e6:	f7ff f945 	bl	801e674 <rmw_get_implementation_identifier>
 801f3ea:	f8c8 007c 	str.w	r0, [r8, #124]	@ 0x7c
 801f3ee:	f8c8 a084 	str.w	sl, [r8, #132]	@ 0x84
 801f3f2:	4628      	mov	r0, r5
 801f3f4:	f7e0 ff7e 	bl	80002f4 <strlen>
 801f3f8:	3001      	adds	r0, #1
 801f3fa:	f108 047c 	add.w	r4, r8, #124	@ 0x7c
 801f3fe:	283c      	cmp	r0, #60	@ 0x3c
 801f400:	f200 80a5 	bhi.w	801f54e <rmw_create_subscription+0x1c6>
 801f404:	462b      	mov	r3, r5
 801f406:	4a59      	ldr	r2, [pc, #356]	@ (801f56c <rmw_create_subscription+0x1e4>)
 801f408:	213c      	movs	r1, #60	@ 0x3c
 801f40a:	4650      	mov	r0, sl
 801f40c:	f002 fd7a 	bl	8021f04 <sniprintf>
 801f410:	4639      	mov	r1, r7
 801f412:	2250      	movs	r2, #80	@ 0x50
 801f414:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 801f418:	f8c8 9020 	str.w	r9, [r8, #32]
 801f41c:	f002 ffff 	bl	802241e <memcpy>
 801f420:	4630      	mov	r0, r6
 801f422:	4953      	ldr	r1, [pc, #332]	@ (801f570 <rmw_create_subscription+0x1e8>)
 801f424:	f7f6 ff1c 	bl	8016260 <get_message_typesupport_handle>
 801f428:	2800      	cmp	r0, #0
 801f42a:	f000 8090 	beq.w	801f54e <rmw_create_subscription+0x1c6>
 801f42e:	6842      	ldr	r2, [r0, #4]
 801f430:	f8c8 2018 	str.w	r2, [r8, #24]
 801f434:	2a00      	cmp	r2, #0
 801f436:	f000 808a 	beq.w	801f54e <rmw_create_subscription+0x1c6>
 801f43a:	4629      	mov	r1, r5
 801f43c:	463b      	mov	r3, r7
 801f43e:	4648      	mov	r0, r9
 801f440:	f7ff fb84 	bl	801eb4c <create_topic>
 801f444:	f8c8 001c 	str.w	r0, [r8, #28]
 801f448:	2800      	cmp	r0, #0
 801f44a:	f000 8085 	beq.w	801f558 <rmw_create_subscription+0x1d0>
 801f44e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801f452:	2104      	movs	r1, #4
 801f454:	2506      	movs	r5, #6
 801f456:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801f45a:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 801f45e:	1c42      	adds	r2, r0, #1
 801f460:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 801f464:	f7f7 ff4e 	bl	8017304 <uxr_object_id>
 801f468:	f8c8 0010 	str.w	r0, [r8, #16]
 801f46c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801f470:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 801f474:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f478:	9500      	str	r5, [sp, #0]
 801f47a:	6819      	ldr	r1, [r3, #0]
 801f47c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801f480:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801f484:	f7f7 fd28 	bl	8016ed8 <uxr_buffer_create_subscriber_bin>
 801f488:	4602      	mov	r2, r0
 801f48a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801f48e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801f492:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801f496:	f7f6 fd55 	bl	8015f44 <run_xrce_session>
 801f49a:	2800      	cmp	r0, #0
 801f49c:	d057      	beq.n	801f54e <rmw_create_subscription+0x1c6>
 801f49e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801f4a2:	4629      	mov	r1, r5
 801f4a4:	ae08      	add	r6, sp, #32
 801f4a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801f4aa:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 801f4ae:	1c42      	adds	r2, r0, #1
 801f4b0:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 801f4b4:	f7f7 ff26 	bl	8017304 <uxr_object_id>
 801f4b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801f4bc:	f8d8 301c 	ldr.w	r3, [r8, #28]
 801f4c0:	4639      	mov	r1, r7
 801f4c2:	f8c8 0014 	str.w	r0, [r8, #20]
 801f4c6:	4630      	mov	r0, r6
 801f4c8:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 801f4cc:	9305      	str	r3, [sp, #20]
 801f4ce:	f7f6 fd55 	bl	8015f7c <convert_qos_profile>
 801f4d2:	9503      	str	r5, [sp, #12]
 801f4d4:	9b05      	ldr	r3, [sp, #20]
 801f4d6:	e896 0003 	ldmia.w	r6, {r0, r1}
 801f4da:	9001      	str	r0, [sp, #4]
 801f4dc:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 801f4e0:	f8ad 1008 	strh.w	r1, [sp, #8]
 801f4e4:	691b      	ldr	r3, [r3, #16]
 801f4e6:	9300      	str	r3, [sp, #0]
 801f4e8:	f8db 1000 	ldr.w	r1, [fp]
 801f4ec:	e9d8 3204 	ldrd	r3, r2, [r8, #16]
 801f4f0:	f7f7 fd98 	bl	8017024 <uxr_buffer_create_datareader_bin>
 801f4f4:	4602      	mov	r2, r0
 801f4f6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801f4fa:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801f4fe:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801f502:	f7f6 fd1f 	bl	8015f44 <run_xrce_session>
 801f506:	b310      	cbz	r0, 801f54e <rmw_create_subscription+0x1c6>
 801f508:	7a3b      	ldrb	r3, [r7, #8]
 801f50a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801f50e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801f512:	2b02      	cmp	r3, #2
 801f514:	920a      	str	r2, [sp, #40]	@ 0x28
 801f516:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801f51a:	f04f 0200 	mov.w	r2, #0
 801f51e:	bf08      	it	eq
 801f520:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801f524:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f528:	bf18      	it	ne
 801f52a:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	@ 0xd4
 801f52e:	920b      	str	r2, [sp, #44]	@ 0x2c
 801f530:	9307      	str	r3, [sp, #28]
 801f532:	ab0a      	add	r3, sp, #40	@ 0x28
 801f534:	9300      	str	r3, [sp, #0]
 801f536:	9b07      	ldr	r3, [sp, #28]
 801f538:	f8d8 2014 	ldr.w	r2, [r8, #20]
 801f53c:	6809      	ldr	r1, [r1, #0]
 801f53e:	f001 fb07 	bl	8020b50 <uxr_buffer_request_data>
 801f542:	e000      	b.n	801f546 <rmw_create_subscription+0x1be>
 801f544:	2400      	movs	r4, #0
 801f546:	4620      	mov	r0, r4
 801f548:	b00d      	add	sp, #52	@ 0x34
 801f54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f54e:	f8d8 001c 	ldr.w	r0, [r8, #28]
 801f552:	b108      	cbz	r0, 801f558 <rmw_create_subscription+0x1d0>
 801f554:	f7f6 fbe8 	bl	8015d28 <rmw_uxrce_fini_topic_memory>
 801f558:	4620      	mov	r0, r4
 801f55a:	2400      	movs	r4, #0
 801f55c:	f7f6 fba2 	bl	8015ca4 <rmw_uxrce_fini_subscription_memory>
 801f560:	4620      	mov	r0, r4
 801f562:	b00d      	add	sp, #52	@ 0x34
 801f564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f568:	24069244 	.word	0x24069244
 801f56c:	080248dc 	.word	0x080248dc
 801f570:	080235a8 	.word	0x080235a8

0801f574 <rmw_subscription_get_actual_qos>:
 801f574:	b178      	cbz	r0, 801f596 <rmw_subscription_get_actual_qos+0x22>
 801f576:	b510      	push	{r4, lr}
 801f578:	fab1 f481 	clz	r4, r1
 801f57c:	0964      	lsrs	r4, r4, #5
 801f57e:	b141      	cbz	r1, 801f592 <rmw_subscription_get_actual_qos+0x1e>
 801f580:	6843      	ldr	r3, [r0, #4]
 801f582:	2250      	movs	r2, #80	@ 0x50
 801f584:	4608      	mov	r0, r1
 801f586:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 801f58a:	f002 ff48 	bl	802241e <memcpy>
 801f58e:	4620      	mov	r0, r4
 801f590:	bd10      	pop	{r4, pc}
 801f592:	200b      	movs	r0, #11
 801f594:	bd10      	pop	{r4, pc}
 801f596:	200b      	movs	r0, #11
 801f598:	4770      	bx	lr
 801f59a:	bf00      	nop

0801f59c <rmw_destroy_subscription>:
 801f59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f5a0:	b128      	cbz	r0, 801f5ae <rmw_destroy_subscription+0x12>
 801f5a2:	4604      	mov	r4, r0
 801f5a4:	6800      	ldr	r0, [r0, #0]
 801f5a6:	460d      	mov	r5, r1
 801f5a8:	f7f6 fdde 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801f5ac:	b918      	cbnz	r0, 801f5b6 <rmw_destroy_subscription+0x1a>
 801f5ae:	2401      	movs	r4, #1
 801f5b0:	4620      	mov	r0, r4
 801f5b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f5b6:	6863      	ldr	r3, [r4, #4]
 801f5b8:	2b00      	cmp	r3, #0
 801f5ba:	d0f8      	beq.n	801f5ae <rmw_destroy_subscription+0x12>
 801f5bc:	fab5 f485 	clz	r4, r5
 801f5c0:	0964      	lsrs	r4, r4, #5
 801f5c2:	2d00      	cmp	r5, #0
 801f5c4:	d0f3      	beq.n	801f5ae <rmw_destroy_subscription+0x12>
 801f5c6:	6828      	ldr	r0, [r5, #0]
 801f5c8:	f7f6 fdce 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 801f5cc:	2800      	cmp	r0, #0
 801f5ce:	d0ee      	beq.n	801f5ae <rmw_destroy_subscription+0x12>
 801f5d0:	686e      	ldr	r6, [r5, #4]
 801f5d2:	2e00      	cmp	r6, #0
 801f5d4:	d0eb      	beq.n	801f5ae <rmw_destroy_subscription+0x12>
 801f5d6:	6a37      	ldr	r7, [r6, #32]
 801f5d8:	6972      	ldr	r2, [r6, #20]
 801f5da:	6938      	ldr	r0, [r7, #16]
 801f5dc:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801f5e0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f5e4:	6819      	ldr	r1, [r3, #0]
 801f5e6:	f001 faed 	bl	8020bc4 <uxr_buffer_cancel_data>
 801f5ea:	4602      	mov	r2, r0
 801f5ec:	6938      	ldr	r0, [r7, #16]
 801f5ee:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801f5f2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801f5f6:	f7f6 fca5 	bl	8015f44 <run_xrce_session>
 801f5fa:	69f0      	ldr	r0, [r6, #28]
 801f5fc:	f7ff faf6 	bl	801ebec <destroy_topic>
 801f600:	6a33      	ldr	r3, [r6, #32]
 801f602:	6972      	ldr	r2, [r6, #20]
 801f604:	6918      	ldr	r0, [r3, #16]
 801f606:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801f60a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f60e:	6819      	ldr	r1, [r3, #0]
 801f610:	f7f7 fb7e 	bl	8016d10 <uxr_buffer_delete_entity>
 801f614:	6a33      	ldr	r3, [r6, #32]
 801f616:	4680      	mov	r8, r0
 801f618:	6932      	ldr	r2, [r6, #16]
 801f61a:	6918      	ldr	r0, [r3, #16]
 801f61c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801f620:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f624:	6819      	ldr	r1, [r3, #0]
 801f626:	f7f7 fb73 	bl	8016d10 <uxr_buffer_delete_entity>
 801f62a:	4606      	mov	r6, r0
 801f62c:	6938      	ldr	r0, [r7, #16]
 801f62e:	4642      	mov	r2, r8
 801f630:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801f634:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801f638:	f7f6 fc84 	bl	8015f44 <run_xrce_session>
 801f63c:	693f      	ldr	r7, [r7, #16]
 801f63e:	4632      	mov	r2, r6
 801f640:	4606      	mov	r6, r0
 801f642:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 801f646:	4638      	mov	r0, r7
 801f648:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 801f64c:	f7f6 fc7a 	bl	8015f44 <run_xrce_session>
 801f650:	b126      	cbz	r6, 801f65c <rmw_destroy_subscription+0xc0>
 801f652:	b118      	cbz	r0, 801f65c <rmw_destroy_subscription+0xc0>
 801f654:	4628      	mov	r0, r5
 801f656:	f7f6 fb25 	bl	8015ca4 <rmw_uxrce_fini_subscription_memory>
 801f65a:	e7a9      	b.n	801f5b0 <rmw_destroy_subscription+0x14>
 801f65c:	2402      	movs	r4, #2
 801f65e:	e7f9      	b.n	801f654 <rmw_destroy_subscription+0xb8>

0801f660 <rmw_take_with_info>:
 801f660:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f662:	4604      	mov	r4, r0
 801f664:	6800      	ldr	r0, [r0, #0]
 801f666:	b089      	sub	sp, #36	@ 0x24
 801f668:	460f      	mov	r7, r1
 801f66a:	4615      	mov	r5, r2
 801f66c:	b128      	cbz	r0, 801f67a <rmw_take_with_info+0x1a>
 801f66e:	4b24      	ldr	r3, [pc, #144]	@ (801f700 <rmw_take_with_info+0xa0>)
 801f670:	6819      	ldr	r1, [r3, #0]
 801f672:	f7e0 fe35 	bl	80002e0 <strcmp>
 801f676:	2800      	cmp	r0, #0
 801f678:	d13e      	bne.n	801f6f8 <rmw_take_with_info+0x98>
 801f67a:	b305      	cbz	r5, 801f6be <rmw_take_with_info+0x5e>
 801f67c:	2300      	movs	r3, #0
 801f67e:	6864      	ldr	r4, [r4, #4]
 801f680:	702b      	strb	r3, [r5, #0]
 801f682:	f7f6 fbe1 	bl	8015e48 <rmw_uxrce_clean_expired_static_input_buffer>
 801f686:	4620      	mov	r0, r4
 801f688:	f7f6 fbb4 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801f68c:	4606      	mov	r6, r0
 801f68e:	b1f0      	cbz	r0, 801f6ce <rmw_take_with_info+0x6e>
 801f690:	6881      	ldr	r1, [r0, #8]
 801f692:	4668      	mov	r0, sp
 801f694:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801f698:	3110      	adds	r1, #16
 801f69a:	f7f4 fcfd 	bl	8014098 <ucdr_init_buffer>
 801f69e:	69a3      	ldr	r3, [r4, #24]
 801f6a0:	4639      	mov	r1, r7
 801f6a2:	4668      	mov	r0, sp
 801f6a4:	68db      	ldr	r3, [r3, #12]
 801f6a6:	4798      	blx	r3
 801f6a8:	4604      	mov	r4, r0
 801f6aa:	4631      	mov	r1, r6
 801f6ac:	4815      	ldr	r0, [pc, #84]	@ (801f704 <rmw_take_with_info+0xa4>)
 801f6ae:	f7fe ff89 	bl	801e5c4 <put_memory>
 801f6b2:	702c      	strb	r4, [r5, #0]
 801f6b4:	f084 0001 	eor.w	r0, r4, #1
 801f6b8:	b2c0      	uxtb	r0, r0
 801f6ba:	b009      	add	sp, #36	@ 0x24
 801f6bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f6be:	6864      	ldr	r4, [r4, #4]
 801f6c0:	f7f6 fbc2 	bl	8015e48 <rmw_uxrce_clean_expired_static_input_buffer>
 801f6c4:	4620      	mov	r0, r4
 801f6c6:	f7f6 fb95 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801f6ca:	4605      	mov	r5, r0
 801f6cc:	b910      	cbnz	r0, 801f6d4 <rmw_take_with_info+0x74>
 801f6ce:	2001      	movs	r0, #1
 801f6d0:	b009      	add	sp, #36	@ 0x24
 801f6d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f6d4:	68a9      	ldr	r1, [r5, #8]
 801f6d6:	4668      	mov	r0, sp
 801f6d8:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801f6dc:	3110      	adds	r1, #16
 801f6de:	f7f4 fcdb 	bl	8014098 <ucdr_init_buffer>
 801f6e2:	69a3      	ldr	r3, [r4, #24]
 801f6e4:	4639      	mov	r1, r7
 801f6e6:	4668      	mov	r0, sp
 801f6e8:	68db      	ldr	r3, [r3, #12]
 801f6ea:	4798      	blx	r3
 801f6ec:	4629      	mov	r1, r5
 801f6ee:	4604      	mov	r4, r0
 801f6f0:	4804      	ldr	r0, [pc, #16]	@ (801f704 <rmw_take_with_info+0xa4>)
 801f6f2:	f7fe ff67 	bl	801e5c4 <put_memory>
 801f6f6:	e7dd      	b.n	801f6b4 <rmw_take_with_info+0x54>
 801f6f8:	200c      	movs	r0, #12
 801f6fa:	b009      	add	sp, #36	@ 0x24
 801f6fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f6fe:	bf00      	nop
 801f700:	08025858 	.word	0x08025858
 801f704:	24069234 	.word	0x24069234

0801f708 <rmw_wait>:
 801f708:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f70c:	4698      	mov	r8, r3
 801f70e:	ea40 0301 	orr.w	r3, r0, r1
 801f712:	b089      	sub	sp, #36	@ 0x24
 801f714:	ea48 0303 	orr.w	r3, r8, r3
 801f718:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801f71a:	4313      	orrs	r3, r2
 801f71c:	f000 8106 	beq.w	801f92c <rmw_wait+0x224>
 801f720:	4605      	mov	r5, r0
 801f722:	460e      	mov	r6, r1
 801f724:	4691      	mov	r9, r2
 801f726:	b16c      	cbz	r4, 801f744 <rmw_wait+0x3c>
 801f728:	4ba6      	ldr	r3, [pc, #664]	@ (801f9c4 <rmw_wait+0x2bc>)
 801f72a:	af04      	add	r7, sp, #16
 801f72c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801f72e:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801f732:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801f736:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801f73a:	f7fe fd55 	bl	801e1e8 <rmw_time_equal>
 801f73e:	2800      	cmp	r0, #0
 801f740:	f000 810b 	beq.w	801f95a <rmw_wait+0x252>
 801f744:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801f748:	f7f6 fb7e 	bl	8015e48 <rmw_uxrce_clean_expired_static_input_buffer>
 801f74c:	4b9e      	ldr	r3, [pc, #632]	@ (801f9c8 <rmw_wait+0x2c0>)
 801f74e:	681c      	ldr	r4, [r3, #0]
 801f750:	b14c      	cbz	r4, 801f766 <rmw_wait+0x5e>
 801f752:	4623      	mov	r3, r4
 801f754:	2100      	movs	r1, #0
 801f756:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801f75a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801f75e:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801f762:	2b00      	cmp	r3, #0
 801f764:	d1f7      	bne.n	801f756 <rmw_wait+0x4e>
 801f766:	f1b9 0f00 	cmp.w	r9, #0
 801f76a:	d011      	beq.n	801f790 <rmw_wait+0x88>
 801f76c:	f8d9 1000 	ldr.w	r1, [r9]
 801f770:	b171      	cbz	r1, 801f790 <rmw_wait+0x88>
 801f772:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801f776:	2300      	movs	r3, #0
 801f778:	2001      	movs	r0, #1
 801f77a:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801f77e:	3301      	adds	r3, #1
 801f780:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801f782:	4299      	cmp	r1, r3
 801f784:	6912      	ldr	r2, [r2, #16]
 801f786:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801f78a:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801f78e:	d1f4      	bne.n	801f77a <rmw_wait+0x72>
 801f790:	f1b8 0f00 	cmp.w	r8, #0
 801f794:	d011      	beq.n	801f7ba <rmw_wait+0xb2>
 801f796:	f8d8 1000 	ldr.w	r1, [r8]
 801f79a:	b171      	cbz	r1, 801f7ba <rmw_wait+0xb2>
 801f79c:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801f7a0:	2300      	movs	r3, #0
 801f7a2:	2001      	movs	r0, #1
 801f7a4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801f7a8:	3301      	adds	r3, #1
 801f7aa:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801f7ac:	4299      	cmp	r1, r3
 801f7ae:	6912      	ldr	r2, [r2, #16]
 801f7b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801f7b4:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801f7b8:	d1f4      	bne.n	801f7a4 <rmw_wait+0x9c>
 801f7ba:	b185      	cbz	r5, 801f7de <rmw_wait+0xd6>
 801f7bc:	6829      	ldr	r1, [r5, #0]
 801f7be:	b171      	cbz	r1, 801f7de <rmw_wait+0xd6>
 801f7c0:	f8d5 c004 	ldr.w	ip, [r5, #4]
 801f7c4:	2300      	movs	r3, #0
 801f7c6:	2001      	movs	r0, #1
 801f7c8:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801f7cc:	3301      	adds	r3, #1
 801f7ce:	6a12      	ldr	r2, [r2, #32]
 801f7d0:	4299      	cmp	r1, r3
 801f7d2:	6912      	ldr	r2, [r2, #16]
 801f7d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801f7d8:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801f7dc:	d1f4      	bne.n	801f7c8 <rmw_wait+0xc0>
 801f7de:	b344      	cbz	r4, 801f832 <rmw_wait+0x12a>
 801f7e0:	4622      	mov	r2, r4
 801f7e2:	2300      	movs	r3, #0
 801f7e4:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801f7e8:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 801f7ec:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 801f7f0:	440b      	add	r3, r1
 801f7f2:	b2db      	uxtb	r3, r3
 801f7f4:	2a00      	cmp	r2, #0
 801f7f6:	d1f5      	bne.n	801f7e4 <rmw_wait+0xdc>
 801f7f8:	2b00      	cmp	r3, #0
 801f7fa:	d05f      	beq.n	801f8bc <rmw_wait+0x1b4>
 801f7fc:	1c7a      	adds	r2, r7, #1
 801f7fe:	d00d      	beq.n	801f81c <rmw_wait+0x114>
 801f800:	ee07 7a90 	vmov	s15, r7
 801f804:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801f808:	ee07 3a90 	vmov	s15, r3
 801f80c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f810:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801f814:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801f818:	ee17 7a90 	vmov	r7, s15
 801f81c:	68a0      	ldr	r0, [r4, #8]
 801f81e:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 801f822:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801f826:	2b00      	cmp	r3, #0
 801f828:	f040 808d 	bne.w	801f946 <rmw_wait+0x23e>
 801f82c:	6864      	ldr	r4, [r4, #4]
 801f82e:	2c00      	cmp	r4, #0
 801f830:	d1f4      	bne.n	801f81c <rmw_wait+0x114>
 801f832:	f1b9 0f00 	cmp.w	r9, #0
 801f836:	f000 80a1 	beq.w	801f97c <rmw_wait+0x274>
 801f83a:	f8d9 7000 	ldr.w	r7, [r9]
 801f83e:	2f00      	cmp	r7, #0
 801f840:	f000 80a4 	beq.w	801f98c <rmw_wait+0x284>
 801f844:	2400      	movs	r4, #0
 801f846:	4627      	mov	r7, r4
 801f848:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801f84c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801f850:	f7f6 fad0 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801f854:	2800      	cmp	r0, #0
 801f856:	d03b      	beq.n	801f8d0 <rmw_wait+0x1c8>
 801f858:	3401      	adds	r4, #1
 801f85a:	f8d9 3000 	ldr.w	r3, [r9]
 801f85e:	2701      	movs	r7, #1
 801f860:	42a3      	cmp	r3, r4
 801f862:	d8f1      	bhi.n	801f848 <rmw_wait+0x140>
 801f864:	2701      	movs	r7, #1
 801f866:	f1b8 0f00 	cmp.w	r8, #0
 801f86a:	d010      	beq.n	801f88e <rmw_wait+0x186>
 801f86c:	f8d8 3000 	ldr.w	r3, [r8]
 801f870:	b16b      	cbz	r3, 801f88e <rmw_wait+0x186>
 801f872:	2400      	movs	r4, #0
 801f874:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801f878:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801f87c:	f7f6 faba 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801f880:	b370      	cbz	r0, 801f8e0 <rmw_wait+0x1d8>
 801f882:	3401      	adds	r4, #1
 801f884:	f8d8 3000 	ldr.w	r3, [r8]
 801f888:	2701      	movs	r7, #1
 801f88a:	42a3      	cmp	r3, r4
 801f88c:	d8f2      	bhi.n	801f874 <rmw_wait+0x16c>
 801f88e:	2d00      	cmp	r5, #0
 801f890:	d035      	beq.n	801f8fe <rmw_wait+0x1f6>
 801f892:	682b      	ldr	r3, [r5, #0]
 801f894:	b39b      	cbz	r3, 801f8fe <rmw_wait+0x1f6>
 801f896:	2400      	movs	r4, #0
 801f898:	686b      	ldr	r3, [r5, #4]
 801f89a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801f89e:	f7f6 faa9 	bl	8015df4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801f8a2:	b328      	cbz	r0, 801f8f0 <rmw_wait+0x1e8>
 801f8a4:	3401      	adds	r4, #1
 801f8a6:	682b      	ldr	r3, [r5, #0]
 801f8a8:	2701      	movs	r7, #1
 801f8aa:	42a3      	cmp	r3, r4
 801f8ac:	d8f4      	bhi.n	801f898 <rmw_wait+0x190>
 801f8ae:	2e00      	cmp	r6, #0
 801f8b0:	d03c      	beq.n	801f92c <rmw_wait+0x224>
 801f8b2:	6834      	ldr	r4, [r6, #0]
 801f8b4:	2c00      	cmp	r4, #0
 801f8b6:	d039      	beq.n	801f92c <rmw_wait+0x224>
 801f8b8:	2701      	movs	r7, #1
 801f8ba:	e023      	b.n	801f904 <rmw_wait+0x1fc>
 801f8bc:	68a0      	ldr	r0, [r4, #8]
 801f8be:	2100      	movs	r1, #0
 801f8c0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f8c4:	f7f8 faf2 	bl	8017eac <uxr_run_session_timeout>
 801f8c8:	6864      	ldr	r4, [r4, #4]
 801f8ca:	2c00      	cmp	r4, #0
 801f8cc:	d1f6      	bne.n	801f8bc <rmw_wait+0x1b4>
 801f8ce:	e7b0      	b.n	801f832 <rmw_wait+0x12a>
 801f8d0:	e9d9 3200 	ldrd	r3, r2, [r9]
 801f8d4:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801f8d8:	3401      	adds	r4, #1
 801f8da:	42a3      	cmp	r3, r4
 801f8dc:	d8b4      	bhi.n	801f848 <rmw_wait+0x140>
 801f8de:	e7c2      	b.n	801f866 <rmw_wait+0x15e>
 801f8e0:	e9d8 3200 	ldrd	r3, r2, [r8]
 801f8e4:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801f8e8:	3401      	adds	r4, #1
 801f8ea:	429c      	cmp	r4, r3
 801f8ec:	d3c2      	bcc.n	801f874 <rmw_wait+0x16c>
 801f8ee:	e7ce      	b.n	801f88e <rmw_wait+0x186>
 801f8f0:	e9d5 3200 	ldrd	r3, r2, [r5]
 801f8f4:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801f8f8:	3401      	adds	r4, #1
 801f8fa:	42a3      	cmp	r3, r4
 801f8fc:	d8cc      	bhi.n	801f898 <rmw_wait+0x190>
 801f8fe:	b1a6      	cbz	r6, 801f92a <rmw_wait+0x222>
 801f900:	6834      	ldr	r4, [r6, #0]
 801f902:	b194      	cbz	r4, 801f92a <rmw_wait+0x222>
 801f904:	2300      	movs	r3, #0
 801f906:	461d      	mov	r5, r3
 801f908:	e004      	b.n	801f914 <rmw_wait+0x20c>
 801f90a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801f90e:	3301      	adds	r3, #1
 801f910:	42a3      	cmp	r3, r4
 801f912:	d00a      	beq.n	801f92a <rmw_wait+0x222>
 801f914:	6870      	ldr	r0, [r6, #4]
 801f916:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801f91a:	7c0a      	ldrb	r2, [r1, #16]
 801f91c:	2a00      	cmp	r2, #0
 801f91e:	d0f4      	beq.n	801f90a <rmw_wait+0x202>
 801f920:	3301      	adds	r3, #1
 801f922:	4617      	mov	r7, r2
 801f924:	740d      	strb	r5, [r1, #16]
 801f926:	42a3      	cmp	r3, r4
 801f928:	d1f4      	bne.n	801f914 <rmw_wait+0x20c>
 801f92a:	b147      	cbz	r7, 801f93e <rmw_wait+0x236>
 801f92c:	2000      	movs	r0, #0
 801f92e:	b009      	add	sp, #36	@ 0x24
 801f930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f934:	b11e      	cbz	r6, 801f93e <rmw_wait+0x236>
 801f936:	6834      	ldr	r4, [r6, #0]
 801f938:	462f      	mov	r7, r5
 801f93a:	2c00      	cmp	r4, #0
 801f93c:	d1e2      	bne.n	801f904 <rmw_wait+0x1fc>
 801f93e:	2002      	movs	r0, #2
 801f940:	b009      	add	sp, #36	@ 0x24
 801f942:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f946:	4639      	mov	r1, r7
 801f948:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801f94c:	f7f8 fac8 	bl	8017ee0 <uxr_run_session_until_data>
 801f950:	6864      	ldr	r4, [r4, #4]
 801f952:	2c00      	cmp	r4, #0
 801f954:	f47f af62 	bne.w	801f81c <rmw_wait+0x114>
 801f958:	e76b      	b.n	801f832 <rmw_wait+0x12a>
 801f95a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801f95e:	f7fe fc99 	bl	801e294 <rmw_time_total_nsec>
 801f962:	2300      	movs	r3, #0
 801f964:	4a19      	ldr	r2, [pc, #100]	@ (801f9cc <rmw_wait+0x2c4>)
 801f966:	f7e0 fd73 	bl	8000450 <__aeabi_uldivmod>
 801f96a:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 801f96e:	4607      	mov	r7, r0
 801f970:	f171 0300 	sbcs.w	r3, r1, #0
 801f974:	bfa8      	it	ge
 801f976:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 801f97a:	e6e5      	b.n	801f748 <rmw_wait+0x40>
 801f97c:	f1b8 0f00 	cmp.w	r8, #0
 801f980:	d00f      	beq.n	801f9a2 <rmw_wait+0x29a>
 801f982:	f8d8 3000 	ldr.w	r3, [r8]
 801f986:	b193      	cbz	r3, 801f9ae <rmw_wait+0x2a6>
 801f988:	464f      	mov	r7, r9
 801f98a:	e772      	b.n	801f872 <rmw_wait+0x16a>
 801f98c:	f1b8 0f00 	cmp.w	r8, #0
 801f990:	d007      	beq.n	801f9a2 <rmw_wait+0x29a>
 801f992:	f8d8 3000 	ldr.w	r3, [r8]
 801f996:	2b00      	cmp	r3, #0
 801f998:	f47f af6b 	bne.w	801f872 <rmw_wait+0x16a>
 801f99c:	b155      	cbz	r5, 801f9b4 <rmw_wait+0x2ac>
 801f99e:	461f      	mov	r7, r3
 801f9a0:	e777      	b.n	801f892 <rmw_wait+0x18a>
 801f9a2:	2d00      	cmp	r5, #0
 801f9a4:	d0c6      	beq.n	801f934 <rmw_wait+0x22c>
 801f9a6:	682b      	ldr	r3, [r5, #0]
 801f9a8:	b143      	cbz	r3, 801f9bc <rmw_wait+0x2b4>
 801f9aa:	4647      	mov	r7, r8
 801f9ac:	e773      	b.n	801f896 <rmw_wait+0x18e>
 801f9ae:	b10d      	cbz	r5, 801f9b4 <rmw_wait+0x2ac>
 801f9b0:	464f      	mov	r7, r9
 801f9b2:	e76e      	b.n	801f892 <rmw_wait+0x18a>
 801f9b4:	462f      	mov	r7, r5
 801f9b6:	2e00      	cmp	r6, #0
 801f9b8:	d1a2      	bne.n	801f900 <rmw_wait+0x1f8>
 801f9ba:	e7c0      	b.n	801f93e <rmw_wait+0x236>
 801f9bc:	4647      	mov	r7, r8
 801f9be:	2e00      	cmp	r6, #0
 801f9c0:	d19e      	bne.n	801f900 <rmw_wait+0x1f8>
 801f9c2:	e7bc      	b.n	801f93e <rmw_wait+0x236>
 801f9c4:	08023360 	.word	0x08023360
 801f9c8:	24069224 	.word	0x24069224
 801f9cc:	000f4240 	.word	0x000f4240

0801f9d0 <rmw_create_wait_set>:
 801f9d0:	b508      	push	{r3, lr}
 801f9d2:	4803      	ldr	r0, [pc, #12]	@ (801f9e0 <rmw_create_wait_set+0x10>)
 801f9d4:	f7fe fde6 	bl	801e5a4 <get_memory>
 801f9d8:	b108      	cbz	r0, 801f9de <rmw_create_wait_set+0xe>
 801f9da:	6880      	ldr	r0, [r0, #8]
 801f9dc:	3010      	adds	r0, #16
 801f9de:	bd08      	pop	{r3, pc}
 801f9e0:	24069264 	.word	0x24069264

0801f9e4 <rmw_destroy_wait_set>:
 801f9e4:	b508      	push	{r3, lr}
 801f9e6:	4b08      	ldr	r3, [pc, #32]	@ (801fa08 <rmw_destroy_wait_set+0x24>)
 801f9e8:	6819      	ldr	r1, [r3, #0]
 801f9ea:	b911      	cbnz	r1, 801f9f2 <rmw_destroy_wait_set+0xe>
 801f9ec:	e00a      	b.n	801fa04 <rmw_destroy_wait_set+0x20>
 801f9ee:	6849      	ldr	r1, [r1, #4]
 801f9f0:	b141      	cbz	r1, 801fa04 <rmw_destroy_wait_set+0x20>
 801f9f2:	688b      	ldr	r3, [r1, #8]
 801f9f4:	3310      	adds	r3, #16
 801f9f6:	4298      	cmp	r0, r3
 801f9f8:	d1f9      	bne.n	801f9ee <rmw_destroy_wait_set+0xa>
 801f9fa:	4803      	ldr	r0, [pc, #12]	@ (801fa08 <rmw_destroy_wait_set+0x24>)
 801f9fc:	f7fe fde2 	bl	801e5c4 <put_memory>
 801fa00:	2000      	movs	r0, #0
 801fa02:	bd08      	pop	{r3, pc}
 801fa04:	2001      	movs	r0, #1
 801fa06:	bd08      	pop	{r3, pc}
 801fa08:	24069264 	.word	0x24069264

0801fa0c <rosgraph_msgs__msg__Clock__init>:
 801fa0c:	b538      	push	{r3, r4, r5, lr}
 801fa0e:	4604      	mov	r4, r0
 801fa10:	b128      	cbz	r0, 801fa1e <rosgraph_msgs__msg__Clock__init+0x12>
 801fa12:	f7f7 f91f 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 801fa16:	4605      	mov	r5, r0
 801fa18:	b120      	cbz	r0, 801fa24 <rosgraph_msgs__msg__Clock__init+0x18>
 801fa1a:	4628      	mov	r0, r5
 801fa1c:	bd38      	pop	{r3, r4, r5, pc}
 801fa1e:	4605      	mov	r5, r0
 801fa20:	4628      	mov	r0, r5
 801fa22:	bd38      	pop	{r3, r4, r5, pc}
 801fa24:	4620      	mov	r0, r4
 801fa26:	f7f7 f919 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801fa2a:	4628      	mov	r0, r5
 801fa2c:	bd38      	pop	{r3, r4, r5, pc}
 801fa2e:	bf00      	nop

0801fa30 <rosgraph_msgs__msg__Clock__fini>:
 801fa30:	b108      	cbz	r0, 801fa36 <rosgraph_msgs__msg__Clock__fini+0x6>
 801fa32:	f7f7 b913 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 801fa36:	4770      	bx	lr

0801fa38 <std_msgs__msg__Header__init>:
 801fa38:	b570      	push	{r4, r5, r6, lr}
 801fa3a:	4605      	mov	r5, r0
 801fa3c:	b1a8      	cbz	r0, 801fa6a <std_msgs__msg__Header__init+0x32>
 801fa3e:	f7f7 f909 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 801fa42:	4604      	mov	r4, r0
 801fa44:	b140      	cbz	r0, 801fa58 <std_msgs__msg__Header__init+0x20>
 801fa46:	f105 0608 	add.w	r6, r5, #8
 801fa4a:	4630      	mov	r0, r6
 801fa4c:	f001 fe86 	bl	802175c <rosidl_runtime_c__String__init>
 801fa50:	4604      	mov	r4, r0
 801fa52:	b168      	cbz	r0, 801fa70 <std_msgs__msg__Header__init+0x38>
 801fa54:	4620      	mov	r0, r4
 801fa56:	bd70      	pop	{r4, r5, r6, pc}
 801fa58:	4628      	mov	r0, r5
 801fa5a:	f7f7 f8ff 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801fa5e:	f105 0008 	add.w	r0, r5, #8
 801fa62:	f001 fe91 	bl	8021788 <rosidl_runtime_c__String__fini>
 801fa66:	4620      	mov	r0, r4
 801fa68:	bd70      	pop	{r4, r5, r6, pc}
 801fa6a:	4604      	mov	r4, r0
 801fa6c:	4620      	mov	r0, r4
 801fa6e:	bd70      	pop	{r4, r5, r6, pc}
 801fa70:	4628      	mov	r0, r5
 801fa72:	f7f7 f8f3 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801fa76:	4630      	mov	r0, r6
 801fa78:	f001 fe86 	bl	8021788 <rosidl_runtime_c__String__fini>
 801fa7c:	e7ea      	b.n	801fa54 <std_msgs__msg__Header__init+0x1c>
 801fa7e:	bf00      	nop

0801fa80 <std_msgs__msg__Header__fini>:
 801fa80:	b148      	cbz	r0, 801fa96 <std_msgs__msg__Header__fini+0x16>
 801fa82:	b510      	push	{r4, lr}
 801fa84:	4604      	mov	r4, r0
 801fa86:	f7f7 f8e9 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801fa8a:	f104 0008 	add.w	r0, r4, #8
 801fa8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fa92:	f001 be79 	b.w	8021788 <rosidl_runtime_c__String__fini>
 801fa96:	4770      	bx	lr

0801fa98 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init>:
 801fa98:	b570      	push	{r4, r5, r6, lr}
 801fa9a:	4605      	mov	r5, r0
 801fa9c:	b1a8      	cbz	r0, 801faca <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x32>
 801fa9e:	f7ff ffcb 	bl	801fa38 <std_msgs__msg__Header__init>
 801faa2:	4604      	mov	r4, r0
 801faa4:	b140      	cbz	r0, 801fab8 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x20>
 801faa6:	f105 0618 	add.w	r6, r5, #24
 801faaa:	4630      	mov	r0, r6
 801faac:	f001 feb4 	bl	8021818 <tier4_vehicle_msgs__msg__ActuationCommand__init>
 801fab0:	4604      	mov	r4, r0
 801fab2:	b168      	cbz	r0, 801fad0 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x38>
 801fab4:	4620      	mov	r0, r4
 801fab6:	bd70      	pop	{r4, r5, r6, pc}
 801fab8:	4628      	mov	r0, r5
 801faba:	f7ff ffe1 	bl	801fa80 <std_msgs__msg__Header__fini>
 801fabe:	f105 0018 	add.w	r0, r5, #24
 801fac2:	f001 fead 	bl	8021820 <tier4_vehicle_msgs__msg__ActuationCommand__fini>
 801fac6:	4620      	mov	r0, r4
 801fac8:	bd70      	pop	{r4, r5, r6, pc}
 801faca:	4604      	mov	r4, r0
 801facc:	4620      	mov	r0, r4
 801face:	bd70      	pop	{r4, r5, r6, pc}
 801fad0:	4628      	mov	r0, r5
 801fad2:	f7ff ffd5 	bl	801fa80 <std_msgs__msg__Header__fini>
 801fad6:	4630      	mov	r0, r6
 801fad8:	f001 fea2 	bl	8021820 <tier4_vehicle_msgs__msg__ActuationCommand__fini>
 801fadc:	e7ea      	b.n	801fab4 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x1c>
 801fade:	bf00      	nop

0801fae0 <tier4_vehicle_msgs__msg__ActuationCommandStamped__fini>:
 801fae0:	b148      	cbz	r0, 801faf6 <tier4_vehicle_msgs__msg__ActuationCommandStamped__fini+0x16>
 801fae2:	b510      	push	{r4, lr}
 801fae4:	4604      	mov	r4, r0
 801fae6:	f7ff ffcb 	bl	801fa80 <std_msgs__msg__Header__fini>
 801faea:	f104 0018 	add.w	r0, r4, #24
 801faee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801faf2:	f001 be95 	b.w	8021820 <tier4_vehicle_msgs__msg__ActuationCommand__fini>
 801faf6:	4770      	bx	lr

0801faf8 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init>:
 801faf8:	b570      	push	{r4, r5, r6, lr}
 801fafa:	4605      	mov	r5, r0
 801fafc:	b1a8      	cbz	r0, 801fb2a <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x32>
 801fafe:	f7ff ff9b 	bl	801fa38 <std_msgs__msg__Header__init>
 801fb02:	4604      	mov	r4, r0
 801fb04:	b140      	cbz	r0, 801fb18 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x20>
 801fb06:	f105 0618 	add.w	r6, r5, #24
 801fb0a:	4630      	mov	r0, r6
 801fb0c:	f001 fe8a 	bl	8021824 <tier4_vehicle_msgs__msg__ActuationStatus__init>
 801fb10:	4604      	mov	r4, r0
 801fb12:	b168      	cbz	r0, 801fb30 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x38>
 801fb14:	4620      	mov	r0, r4
 801fb16:	bd70      	pop	{r4, r5, r6, pc}
 801fb18:	4628      	mov	r0, r5
 801fb1a:	f7ff ffb1 	bl	801fa80 <std_msgs__msg__Header__fini>
 801fb1e:	f105 0018 	add.w	r0, r5, #24
 801fb22:	f001 fe83 	bl	802182c <tier4_vehicle_msgs__msg__ActuationStatus__fini>
 801fb26:	4620      	mov	r0, r4
 801fb28:	bd70      	pop	{r4, r5, r6, pc}
 801fb2a:	4604      	mov	r4, r0
 801fb2c:	4620      	mov	r0, r4
 801fb2e:	bd70      	pop	{r4, r5, r6, pc}
 801fb30:	4628      	mov	r0, r5
 801fb32:	f7ff ffa5 	bl	801fa80 <std_msgs__msg__Header__fini>
 801fb36:	4630      	mov	r0, r6
 801fb38:	f001 fe78 	bl	802182c <tier4_vehicle_msgs__msg__ActuationStatus__fini>
 801fb3c:	e7ea      	b.n	801fb14 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x1c>
 801fb3e:	bf00      	nop

0801fb40 <tier4_vehicle_msgs__msg__ActuationStatusStamped__fini>:
 801fb40:	b148      	cbz	r0, 801fb56 <tier4_vehicle_msgs__msg__ActuationStatusStamped__fini+0x16>
 801fb42:	b510      	push	{r4, lr}
 801fb44:	4604      	mov	r4, r0
 801fb46:	f7ff ff9b 	bl	801fa80 <std_msgs__msg__Header__fini>
 801fb4a:	f104 0018 	add.w	r0, r4, #24
 801fb4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fb52:	f001 be6b 	b.w	802182c <tier4_vehicle_msgs__msg__ActuationStatus__fini>
 801fb56:	4770      	bx	lr

0801fb58 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init>:
 801fb58:	b538      	push	{r3, r4, r5, lr}
 801fb5a:	4604      	mov	r4, r0
 801fb5c:	b128      	cbz	r0, 801fb6a <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init+0x12>
 801fb5e:	f7f7 f879 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 801fb62:	4605      	mov	r5, r0
 801fb64:	b120      	cbz	r0, 801fb70 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init+0x18>
 801fb66:	4628      	mov	r0, r5
 801fb68:	bd38      	pop	{r3, r4, r5, pc}
 801fb6a:	4605      	mov	r5, r0
 801fb6c:	4628      	mov	r0, r5
 801fb6e:	bd38      	pop	{r3, r4, r5, pc}
 801fb70:	4620      	mov	r0, r4
 801fb72:	f7f7 f873 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801fb76:	4628      	mov	r0, r5
 801fb78:	bd38      	pop	{r3, r4, r5, pc}
 801fb7a:	bf00      	nop

0801fb7c <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__fini>:
 801fb7c:	b108      	cbz	r0, 801fb82 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__fini+0x6>
 801fb7e:	f7f7 b86d 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 801fb82:	4770      	bx	lr

0801fb84 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init>:
 801fb84:	b538      	push	{r3, r4, r5, lr}
 801fb86:	4604      	mov	r4, r0
 801fb88:	b128      	cbz	r0, 801fb96 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init+0x12>
 801fb8a:	f7f7 f863 	bl	8016c54 <builtin_interfaces__msg__Time__init>
 801fb8e:	4605      	mov	r5, r0
 801fb90:	b120      	cbz	r0, 801fb9c <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init+0x18>
 801fb92:	4628      	mov	r0, r5
 801fb94:	bd38      	pop	{r3, r4, r5, pc}
 801fb96:	4605      	mov	r5, r0
 801fb98:	4628      	mov	r0, r5
 801fb9a:	bd38      	pop	{r3, r4, r5, pc}
 801fb9c:	4620      	mov	r0, r4
 801fb9e:	f7f7 f85d 	bl	8016c5c <builtin_interfaces__msg__Time__fini>
 801fba2:	4628      	mov	r0, r5
 801fba4:	bd38      	pop	{r3, r4, r5, pc}
 801fba6:	bf00      	nop

0801fba8 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__fini>:
 801fba8:	b108      	cbz	r0, 801fbae <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__fini+0x6>
 801fbaa:	f7f7 b857 	b.w	8016c5c <builtin_interfaces__msg__Time__fini>
 801fbae:	4770      	bx	lr

0801fbb0 <tier4_vehicle_msgs__msg__ActuationCommand__rosidl_typesupport_introspection_c__ActuationCommand_init_function>:
 801fbb0:	f001 be32 	b.w	8021818 <tier4_vehicle_msgs__msg__ActuationCommand__init>

0801fbb4 <tier4_vehicle_msgs__msg__ActuationCommand__rosidl_typesupport_introspection_c__ActuationCommand_fini_function>:
 801fbb4:	f001 be34 	b.w	8021820 <tier4_vehicle_msgs__msg__ActuationCommand__fini>

0801fbb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>:
 801fbb8:	4b04      	ldr	r3, [pc, #16]	@ (801fbcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x14>)
 801fbba:	681a      	ldr	r2, [r3, #0]
 801fbbc:	b10a      	cbz	r2, 801fbc2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0xa>
 801fbbe:	4803      	ldr	r0, [pc, #12]	@ (801fbcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x14>)
 801fbc0:	4770      	bx	lr
 801fbc2:	4a03      	ldr	r2, [pc, #12]	@ (801fbd0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x18>)
 801fbc4:	4801      	ldr	r0, [pc, #4]	@ (801fbcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x14>)
 801fbc6:	6812      	ldr	r2, [r2, #0]
 801fbc8:	601a      	str	r2, [r3, #0]
 801fbca:	4770      	bx	lr
 801fbcc:	24001194 	.word	0x24001194
 801fbd0:	24000d30 	.word	0x24000d30

0801fbd4 <tier4_vehicle_msgs__msg__ActuationStatus__rosidl_typesupport_introspection_c__ActuationStatus_init_function>:
 801fbd4:	f001 be26 	b.w	8021824 <tier4_vehicle_msgs__msg__ActuationStatus__init>

0801fbd8 <tier4_vehicle_msgs__msg__ActuationStatus__rosidl_typesupport_introspection_c__ActuationStatus_fini_function>:
 801fbd8:	f001 be28 	b.w	802182c <tier4_vehicle_msgs__msg__ActuationStatus__fini>

0801fbdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>:
 801fbdc:	4b04      	ldr	r3, [pc, #16]	@ (801fbf0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x14>)
 801fbde:	681a      	ldr	r2, [r3, #0]
 801fbe0:	b10a      	cbz	r2, 801fbe6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0xa>
 801fbe2:	4803      	ldr	r0, [pc, #12]	@ (801fbf0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x14>)
 801fbe4:	4770      	bx	lr
 801fbe6:	4a03      	ldr	r2, [pc, #12]	@ (801fbf4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x18>)
 801fbe8:	4801      	ldr	r0, [pc, #4]	@ (801fbf0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x14>)
 801fbea:	6812      	ldr	r2, [r2, #0]
 801fbec:	601a      	str	r2, [r3, #0]
 801fbee:	4770      	bx	lr
 801fbf0:	24001254 	.word	0x24001254
 801fbf4:	24000d30 	.word	0x24000d30

0801fbf8 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>:
 801fbf8:	b1b8      	cbz	r0, 801fc2a <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand+0x32>
 801fbfa:	b538      	push	{r3, r4, r5, lr}
 801fbfc:	460d      	mov	r5, r1
 801fbfe:	2108      	movs	r1, #8
 801fc00:	4628      	mov	r0, r5
 801fc02:	f7f4 fa4d 	bl	80140a0 <ucdr_alignment>
 801fc06:	f105 0308 	add.w	r3, r5, #8
 801fc0a:	2108      	movs	r1, #8
 801fc0c:	f1c5 0508 	rsb	r5, r5, #8
 801fc10:	181c      	adds	r4, r3, r0
 801fc12:	4620      	mov	r0, r4
 801fc14:	f7f4 fa44 	bl	80140a0 <ucdr_alignment>
 801fc18:	2108      	movs	r1, #8
 801fc1a:	4408      	add	r0, r1
 801fc1c:	4404      	add	r4, r0
 801fc1e:	4620      	mov	r0, r4
 801fc20:	f7f4 fa3e 	bl	80140a0 <ucdr_alignment>
 801fc24:	4428      	add	r0, r5
 801fc26:	4420      	add	r0, r4
 801fc28:	bd38      	pop	{r3, r4, r5, pc}
 801fc2a:	4770      	bx	lr

0801fc2c <_ActuationCommand__cdr_deserialize>:
 801fc2c:	b538      	push	{r3, r4, r5, lr}
 801fc2e:	460c      	mov	r4, r1
 801fc30:	b171      	cbz	r1, 801fc50 <_ActuationCommand__cdr_deserialize+0x24>
 801fc32:	4605      	mov	r5, r0
 801fc34:	f7f4 f916 	bl	8013e64 <ucdr_deserialize_double>
 801fc38:	f104 0108 	add.w	r1, r4, #8
 801fc3c:	4628      	mov	r0, r5
 801fc3e:	f7f4 f911 	bl	8013e64 <ucdr_deserialize_double>
 801fc42:	f104 0110 	add.w	r1, r4, #16
 801fc46:	4628      	mov	r0, r5
 801fc48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fc4c:	f7f4 b90a 	b.w	8013e64 <ucdr_deserialize_double>
 801fc50:	4608      	mov	r0, r1
 801fc52:	bd38      	pop	{r3, r4, r5, pc}

0801fc54 <_ActuationCommand__cdr_serialize>:
 801fc54:	b198      	cbz	r0, 801fc7e <_ActuationCommand__cdr_serialize+0x2a>
 801fc56:	b538      	push	{r3, r4, r5, lr}
 801fc58:	460d      	mov	r5, r1
 801fc5a:	4604      	mov	r4, r0
 801fc5c:	ed90 0b00 	vldr	d0, [r0]
 801fc60:	4608      	mov	r0, r1
 801fc62:	f7f4 f82f 	bl	8013cc4 <ucdr_serialize_double>
 801fc66:	4628      	mov	r0, r5
 801fc68:	ed94 0b02 	vldr	d0, [r4, #8]
 801fc6c:	f7f4 f82a 	bl	8013cc4 <ucdr_serialize_double>
 801fc70:	4628      	mov	r0, r5
 801fc72:	ed94 0b04 	vldr	d0, [r4, #16]
 801fc76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fc7a:	f7f4 b823 	b.w	8013cc4 <ucdr_serialize_double>
 801fc7e:	4770      	bx	lr

0801fc80 <_ActuationCommand__get_serialized_size>:
 801fc80:	b190      	cbz	r0, 801fca8 <_ActuationCommand__get_serialized_size+0x28>
 801fc82:	2108      	movs	r1, #8
 801fc84:	2000      	movs	r0, #0
 801fc86:	b510      	push	{r4, lr}
 801fc88:	f7f4 fa0a 	bl	80140a0 <ucdr_alignment>
 801fc8c:	2108      	movs	r1, #8
 801fc8e:	1844      	adds	r4, r0, r1
 801fc90:	4620      	mov	r0, r4
 801fc92:	f7f4 fa05 	bl	80140a0 <ucdr_alignment>
 801fc96:	2108      	movs	r1, #8
 801fc98:	4408      	add	r0, r1
 801fc9a:	4404      	add	r4, r0
 801fc9c:	4620      	mov	r0, r4
 801fc9e:	f7f4 f9ff 	bl	80140a0 <ucdr_alignment>
 801fca2:	3008      	adds	r0, #8
 801fca4:	4420      	add	r0, r4
 801fca6:	bd10      	pop	{r4, pc}
 801fca8:	4770      	bx	lr
 801fcaa:	bf00      	nop

0801fcac <_ActuationCommand__max_serialized_size>:
 801fcac:	b538      	push	{r3, r4, r5, lr}
 801fcae:	2108      	movs	r1, #8
 801fcb0:	2000      	movs	r0, #0
 801fcb2:	f7f4 f9f5 	bl	80140a0 <ucdr_alignment>
 801fcb6:	2108      	movs	r1, #8
 801fcb8:	1845      	adds	r5, r0, r1
 801fcba:	4628      	mov	r0, r5
 801fcbc:	f7f4 f9f0 	bl	80140a0 <ucdr_alignment>
 801fcc0:	2108      	movs	r1, #8
 801fcc2:	1844      	adds	r4, r0, r1
 801fcc4:	442c      	add	r4, r5
 801fcc6:	4620      	mov	r0, r4
 801fcc8:	f7f4 f9ea 	bl	80140a0 <ucdr_alignment>
 801fccc:	3008      	adds	r0, #8
 801fcce:	4420      	add	r0, r4
 801fcd0:	bd38      	pop	{r3, r4, r5, pc}
 801fcd2:	bf00      	nop

0801fcd4 <max_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>:
 801fcd4:	b570      	push	{r4, r5, r6, lr}
 801fcd6:	460c      	mov	r4, r1
 801fcd8:	2301      	movs	r3, #1
 801fcda:	2108      	movs	r1, #8
 801fcdc:	f104 0508 	add.w	r5, r4, #8
 801fce0:	7003      	strb	r3, [r0, #0]
 801fce2:	4620      	mov	r0, r4
 801fce4:	f1c4 0408 	rsb	r4, r4, #8
 801fce8:	f7f4 f9da 	bl	80140a0 <ucdr_alignment>
 801fcec:	1946      	adds	r6, r0, r5
 801fcee:	2108      	movs	r1, #8
 801fcf0:	4630      	mov	r0, r6
 801fcf2:	f7f4 f9d5 	bl	80140a0 <ucdr_alignment>
 801fcf6:	2108      	movs	r1, #8
 801fcf8:	1845      	adds	r5, r0, r1
 801fcfa:	4435      	add	r5, r6
 801fcfc:	4628      	mov	r0, r5
 801fcfe:	f7f4 f9cf 	bl	80140a0 <ucdr_alignment>
 801fd02:	4420      	add	r0, r4
 801fd04:	4428      	add	r0, r5
 801fd06:	bd70      	pop	{r4, r5, r6, pc}

0801fd08 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>:
 801fd08:	4800      	ldr	r0, [pc, #0]	@ (801fd0c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x4>)
 801fd0a:	4770      	bx	lr
 801fd0c:	24001260 	.word	0x24001260

0801fd10 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>:
 801fd10:	b1b8      	cbz	r0, 801fd42 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus+0x32>
 801fd12:	b538      	push	{r3, r4, r5, lr}
 801fd14:	460d      	mov	r5, r1
 801fd16:	2108      	movs	r1, #8
 801fd18:	4628      	mov	r0, r5
 801fd1a:	f7f4 f9c1 	bl	80140a0 <ucdr_alignment>
 801fd1e:	f105 0308 	add.w	r3, r5, #8
 801fd22:	2108      	movs	r1, #8
 801fd24:	f1c5 0508 	rsb	r5, r5, #8
 801fd28:	181c      	adds	r4, r3, r0
 801fd2a:	4620      	mov	r0, r4
 801fd2c:	f7f4 f9b8 	bl	80140a0 <ucdr_alignment>
 801fd30:	2108      	movs	r1, #8
 801fd32:	4408      	add	r0, r1
 801fd34:	4404      	add	r4, r0
 801fd36:	4620      	mov	r0, r4
 801fd38:	f7f4 f9b2 	bl	80140a0 <ucdr_alignment>
 801fd3c:	4428      	add	r0, r5
 801fd3e:	4420      	add	r0, r4
 801fd40:	bd38      	pop	{r3, r4, r5, pc}
 801fd42:	4770      	bx	lr

0801fd44 <_ActuationStatus__cdr_deserialize>:
 801fd44:	b538      	push	{r3, r4, r5, lr}
 801fd46:	460c      	mov	r4, r1
 801fd48:	b171      	cbz	r1, 801fd68 <_ActuationStatus__cdr_deserialize+0x24>
 801fd4a:	4605      	mov	r5, r0
 801fd4c:	f7f4 f88a 	bl	8013e64 <ucdr_deserialize_double>
 801fd50:	f104 0108 	add.w	r1, r4, #8
 801fd54:	4628      	mov	r0, r5
 801fd56:	f7f4 f885 	bl	8013e64 <ucdr_deserialize_double>
 801fd5a:	f104 0110 	add.w	r1, r4, #16
 801fd5e:	4628      	mov	r0, r5
 801fd60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fd64:	f7f4 b87e 	b.w	8013e64 <ucdr_deserialize_double>
 801fd68:	4608      	mov	r0, r1
 801fd6a:	bd38      	pop	{r3, r4, r5, pc}

0801fd6c <_ActuationStatus__cdr_serialize>:
 801fd6c:	b198      	cbz	r0, 801fd96 <_ActuationStatus__cdr_serialize+0x2a>
 801fd6e:	b538      	push	{r3, r4, r5, lr}
 801fd70:	460d      	mov	r5, r1
 801fd72:	4604      	mov	r4, r0
 801fd74:	ed90 0b00 	vldr	d0, [r0]
 801fd78:	4608      	mov	r0, r1
 801fd7a:	f7f3 ffa3 	bl	8013cc4 <ucdr_serialize_double>
 801fd7e:	4628      	mov	r0, r5
 801fd80:	ed94 0b02 	vldr	d0, [r4, #8]
 801fd84:	f7f3 ff9e 	bl	8013cc4 <ucdr_serialize_double>
 801fd88:	4628      	mov	r0, r5
 801fd8a:	ed94 0b04 	vldr	d0, [r4, #16]
 801fd8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fd92:	f7f3 bf97 	b.w	8013cc4 <ucdr_serialize_double>
 801fd96:	4770      	bx	lr

0801fd98 <_ActuationStatus__get_serialized_size>:
 801fd98:	b190      	cbz	r0, 801fdc0 <_ActuationStatus__get_serialized_size+0x28>
 801fd9a:	2108      	movs	r1, #8
 801fd9c:	2000      	movs	r0, #0
 801fd9e:	b510      	push	{r4, lr}
 801fda0:	f7f4 f97e 	bl	80140a0 <ucdr_alignment>
 801fda4:	2108      	movs	r1, #8
 801fda6:	1844      	adds	r4, r0, r1
 801fda8:	4620      	mov	r0, r4
 801fdaa:	f7f4 f979 	bl	80140a0 <ucdr_alignment>
 801fdae:	2108      	movs	r1, #8
 801fdb0:	4408      	add	r0, r1
 801fdb2:	4404      	add	r4, r0
 801fdb4:	4620      	mov	r0, r4
 801fdb6:	f7f4 f973 	bl	80140a0 <ucdr_alignment>
 801fdba:	3008      	adds	r0, #8
 801fdbc:	4420      	add	r0, r4
 801fdbe:	bd10      	pop	{r4, pc}
 801fdc0:	4770      	bx	lr
 801fdc2:	bf00      	nop

0801fdc4 <_ActuationStatus__max_serialized_size>:
 801fdc4:	b538      	push	{r3, r4, r5, lr}
 801fdc6:	2108      	movs	r1, #8
 801fdc8:	2000      	movs	r0, #0
 801fdca:	f7f4 f969 	bl	80140a0 <ucdr_alignment>
 801fdce:	2108      	movs	r1, #8
 801fdd0:	1845      	adds	r5, r0, r1
 801fdd2:	4628      	mov	r0, r5
 801fdd4:	f7f4 f964 	bl	80140a0 <ucdr_alignment>
 801fdd8:	2108      	movs	r1, #8
 801fdda:	1844      	adds	r4, r0, r1
 801fddc:	442c      	add	r4, r5
 801fdde:	4620      	mov	r0, r4
 801fde0:	f7f4 f95e 	bl	80140a0 <ucdr_alignment>
 801fde4:	3008      	adds	r0, #8
 801fde6:	4420      	add	r0, r4
 801fde8:	bd38      	pop	{r3, r4, r5, pc}
 801fdea:	bf00      	nop

0801fdec <max_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>:
 801fdec:	b570      	push	{r4, r5, r6, lr}
 801fdee:	460c      	mov	r4, r1
 801fdf0:	2301      	movs	r3, #1
 801fdf2:	2108      	movs	r1, #8
 801fdf4:	f104 0508 	add.w	r5, r4, #8
 801fdf8:	7003      	strb	r3, [r0, #0]
 801fdfa:	4620      	mov	r0, r4
 801fdfc:	f1c4 0408 	rsb	r4, r4, #8
 801fe00:	f7f4 f94e 	bl	80140a0 <ucdr_alignment>
 801fe04:	1946      	adds	r6, r0, r5
 801fe06:	2108      	movs	r1, #8
 801fe08:	4630      	mov	r0, r6
 801fe0a:	f7f4 f949 	bl	80140a0 <ucdr_alignment>
 801fe0e:	2108      	movs	r1, #8
 801fe10:	1845      	adds	r5, r0, r1
 801fe12:	4435      	add	r5, r6
 801fe14:	4628      	mov	r0, r5
 801fe16:	f7f4 f943 	bl	80140a0 <ucdr_alignment>
 801fe1a:	4420      	add	r0, r4
 801fe1c:	4428      	add	r0, r5
 801fe1e:	bd70      	pop	{r4, r5, r6, pc}

0801fe20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>:
 801fe20:	4800      	ldr	r0, [pc, #0]	@ (801fe24 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x4>)
 801fe22:	4770      	bx	lr
 801fe24:	24001288 	.word	0x24001288

0801fe28 <ucdr_serialize_endian_array_char>:
 801fe28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fe2c:	4619      	mov	r1, r3
 801fe2e:	461f      	mov	r7, r3
 801fe30:	4605      	mov	r5, r0
 801fe32:	4690      	mov	r8, r2
 801fe34:	f7f4 f8dc 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801fe38:	b9e0      	cbnz	r0, 801fe74 <ucdr_serialize_endian_array_char+0x4c>
 801fe3a:	463e      	mov	r6, r7
 801fe3c:	e00b      	b.n	801fe56 <ucdr_serialize_endian_array_char+0x2e>
 801fe3e:	4441      	add	r1, r8
 801fe40:	68a8      	ldr	r0, [r5, #8]
 801fe42:	4622      	mov	r2, r4
 801fe44:	1b36      	subs	r6, r6, r4
 801fe46:	f002 faea 	bl	802241e <memcpy>
 801fe4a:	68ab      	ldr	r3, [r5, #8]
 801fe4c:	6928      	ldr	r0, [r5, #16]
 801fe4e:	4423      	add	r3, r4
 801fe50:	4420      	add	r0, r4
 801fe52:	60ab      	str	r3, [r5, #8]
 801fe54:	6128      	str	r0, [r5, #16]
 801fe56:	4631      	mov	r1, r6
 801fe58:	2201      	movs	r2, #1
 801fe5a:	4628      	mov	r0, r5
 801fe5c:	f7f4 f952 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 801fe60:	1bb9      	subs	r1, r7, r6
 801fe62:	4604      	mov	r4, r0
 801fe64:	2800      	cmp	r0, #0
 801fe66:	d1ea      	bne.n	801fe3e <ucdr_serialize_endian_array_char+0x16>
 801fe68:	2301      	movs	r3, #1
 801fe6a:	7da8      	ldrb	r0, [r5, #22]
 801fe6c:	756b      	strb	r3, [r5, #21]
 801fe6e:	4058      	eors	r0, r3
 801fe70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fe74:	463a      	mov	r2, r7
 801fe76:	4641      	mov	r1, r8
 801fe78:	68a8      	ldr	r0, [r5, #8]
 801fe7a:	f002 fad0 	bl	802241e <memcpy>
 801fe7e:	68aa      	ldr	r2, [r5, #8]
 801fe80:	692b      	ldr	r3, [r5, #16]
 801fe82:	443a      	add	r2, r7
 801fe84:	443b      	add	r3, r7
 801fe86:	60aa      	str	r2, [r5, #8]
 801fe88:	612b      	str	r3, [r5, #16]
 801fe8a:	e7ed      	b.n	801fe68 <ucdr_serialize_endian_array_char+0x40>

0801fe8c <ucdr_deserialize_endian_array_char>:
 801fe8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fe90:	4619      	mov	r1, r3
 801fe92:	461f      	mov	r7, r3
 801fe94:	4605      	mov	r5, r0
 801fe96:	4690      	mov	r8, r2
 801fe98:	f7f4 f8aa 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801fe9c:	b9e8      	cbnz	r0, 801feda <ucdr_deserialize_endian_array_char+0x4e>
 801fe9e:	463e      	mov	r6, r7
 801fea0:	e00c      	b.n	801febc <ucdr_deserialize_endian_array_char+0x30>
 801fea2:	eb08 0003 	add.w	r0, r8, r3
 801fea6:	68a9      	ldr	r1, [r5, #8]
 801fea8:	4622      	mov	r2, r4
 801feaa:	1b36      	subs	r6, r6, r4
 801feac:	f002 fab7 	bl	802241e <memcpy>
 801feb0:	68ab      	ldr	r3, [r5, #8]
 801feb2:	6928      	ldr	r0, [r5, #16]
 801feb4:	4423      	add	r3, r4
 801feb6:	4420      	add	r0, r4
 801feb8:	60ab      	str	r3, [r5, #8]
 801feba:	6128      	str	r0, [r5, #16]
 801febc:	4631      	mov	r1, r6
 801febe:	2201      	movs	r2, #1
 801fec0:	4628      	mov	r0, r5
 801fec2:	f7f4 f91f 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 801fec6:	1bbb      	subs	r3, r7, r6
 801fec8:	4604      	mov	r4, r0
 801feca:	2800      	cmp	r0, #0
 801fecc:	d1e9      	bne.n	801fea2 <ucdr_deserialize_endian_array_char+0x16>
 801fece:	2301      	movs	r3, #1
 801fed0:	7da8      	ldrb	r0, [r5, #22]
 801fed2:	756b      	strb	r3, [r5, #21]
 801fed4:	4058      	eors	r0, r3
 801fed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801feda:	463a      	mov	r2, r7
 801fedc:	68a9      	ldr	r1, [r5, #8]
 801fede:	4640      	mov	r0, r8
 801fee0:	f002 fa9d 	bl	802241e <memcpy>
 801fee4:	68aa      	ldr	r2, [r5, #8]
 801fee6:	692b      	ldr	r3, [r5, #16]
 801fee8:	443a      	add	r2, r7
 801feea:	443b      	add	r3, r7
 801feec:	60aa      	str	r2, [r5, #8]
 801feee:	612b      	str	r3, [r5, #16]
 801fef0:	e7ed      	b.n	801fece <ucdr_deserialize_endian_array_char+0x42>
 801fef2:	bf00      	nop

0801fef4 <ucdr_serialize_array_uint8_t>:
 801fef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fef8:	4688      	mov	r8, r1
 801fefa:	4611      	mov	r1, r2
 801fefc:	4617      	mov	r7, r2
 801fefe:	4605      	mov	r5, r0
 801ff00:	f7f4 f876 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801ff04:	b9e0      	cbnz	r0, 801ff40 <ucdr_serialize_array_uint8_t+0x4c>
 801ff06:	463e      	mov	r6, r7
 801ff08:	e00b      	b.n	801ff22 <ucdr_serialize_array_uint8_t+0x2e>
 801ff0a:	4441      	add	r1, r8
 801ff0c:	68a8      	ldr	r0, [r5, #8]
 801ff0e:	4622      	mov	r2, r4
 801ff10:	1b36      	subs	r6, r6, r4
 801ff12:	f002 fa84 	bl	802241e <memcpy>
 801ff16:	68ab      	ldr	r3, [r5, #8]
 801ff18:	6928      	ldr	r0, [r5, #16]
 801ff1a:	4423      	add	r3, r4
 801ff1c:	4420      	add	r0, r4
 801ff1e:	60ab      	str	r3, [r5, #8]
 801ff20:	6128      	str	r0, [r5, #16]
 801ff22:	4631      	mov	r1, r6
 801ff24:	2201      	movs	r2, #1
 801ff26:	4628      	mov	r0, r5
 801ff28:	f7f4 f8ec 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 801ff2c:	1bb9      	subs	r1, r7, r6
 801ff2e:	4604      	mov	r4, r0
 801ff30:	2800      	cmp	r0, #0
 801ff32:	d1ea      	bne.n	801ff0a <ucdr_serialize_array_uint8_t+0x16>
 801ff34:	2301      	movs	r3, #1
 801ff36:	7da8      	ldrb	r0, [r5, #22]
 801ff38:	756b      	strb	r3, [r5, #21]
 801ff3a:	4058      	eors	r0, r3
 801ff3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ff40:	463a      	mov	r2, r7
 801ff42:	4641      	mov	r1, r8
 801ff44:	68a8      	ldr	r0, [r5, #8]
 801ff46:	f002 fa6a 	bl	802241e <memcpy>
 801ff4a:	68aa      	ldr	r2, [r5, #8]
 801ff4c:	692b      	ldr	r3, [r5, #16]
 801ff4e:	443a      	add	r2, r7
 801ff50:	443b      	add	r3, r7
 801ff52:	60aa      	str	r2, [r5, #8]
 801ff54:	612b      	str	r3, [r5, #16]
 801ff56:	e7ed      	b.n	801ff34 <ucdr_serialize_array_uint8_t+0x40>

0801ff58 <ucdr_serialize_endian_array_uint8_t>:
 801ff58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ff5c:	4619      	mov	r1, r3
 801ff5e:	461f      	mov	r7, r3
 801ff60:	4605      	mov	r5, r0
 801ff62:	4690      	mov	r8, r2
 801ff64:	f7f4 f844 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801ff68:	b9e0      	cbnz	r0, 801ffa4 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801ff6a:	463e      	mov	r6, r7
 801ff6c:	e00b      	b.n	801ff86 <ucdr_serialize_endian_array_uint8_t+0x2e>
 801ff6e:	4441      	add	r1, r8
 801ff70:	68a8      	ldr	r0, [r5, #8]
 801ff72:	4622      	mov	r2, r4
 801ff74:	1b36      	subs	r6, r6, r4
 801ff76:	f002 fa52 	bl	802241e <memcpy>
 801ff7a:	68ab      	ldr	r3, [r5, #8]
 801ff7c:	6928      	ldr	r0, [r5, #16]
 801ff7e:	4423      	add	r3, r4
 801ff80:	4420      	add	r0, r4
 801ff82:	60ab      	str	r3, [r5, #8]
 801ff84:	6128      	str	r0, [r5, #16]
 801ff86:	4631      	mov	r1, r6
 801ff88:	2201      	movs	r2, #1
 801ff8a:	4628      	mov	r0, r5
 801ff8c:	f7f4 f8ba 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 801ff90:	1bb9      	subs	r1, r7, r6
 801ff92:	4604      	mov	r4, r0
 801ff94:	2800      	cmp	r0, #0
 801ff96:	d1ea      	bne.n	801ff6e <ucdr_serialize_endian_array_uint8_t+0x16>
 801ff98:	2301      	movs	r3, #1
 801ff9a:	7da8      	ldrb	r0, [r5, #22]
 801ff9c:	756b      	strb	r3, [r5, #21]
 801ff9e:	4058      	eors	r0, r3
 801ffa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ffa4:	463a      	mov	r2, r7
 801ffa6:	4641      	mov	r1, r8
 801ffa8:	68a8      	ldr	r0, [r5, #8]
 801ffaa:	f002 fa38 	bl	802241e <memcpy>
 801ffae:	68aa      	ldr	r2, [r5, #8]
 801ffb0:	692b      	ldr	r3, [r5, #16]
 801ffb2:	443a      	add	r2, r7
 801ffb4:	443b      	add	r3, r7
 801ffb6:	60aa      	str	r2, [r5, #8]
 801ffb8:	612b      	str	r3, [r5, #16]
 801ffba:	e7ed      	b.n	801ff98 <ucdr_serialize_endian_array_uint8_t+0x40>

0801ffbc <ucdr_deserialize_array_uint8_t>:
 801ffbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ffc0:	4688      	mov	r8, r1
 801ffc2:	4611      	mov	r1, r2
 801ffc4:	4617      	mov	r7, r2
 801ffc6:	4605      	mov	r5, r0
 801ffc8:	f7f4 f812 	bl	8013ff0 <ucdr_check_buffer_available_for>
 801ffcc:	b9e8      	cbnz	r0, 802000a <ucdr_deserialize_array_uint8_t+0x4e>
 801ffce:	463e      	mov	r6, r7
 801ffd0:	e00c      	b.n	801ffec <ucdr_deserialize_array_uint8_t+0x30>
 801ffd2:	eb08 0003 	add.w	r0, r8, r3
 801ffd6:	68a9      	ldr	r1, [r5, #8]
 801ffd8:	4622      	mov	r2, r4
 801ffda:	1b36      	subs	r6, r6, r4
 801ffdc:	f002 fa1f 	bl	802241e <memcpy>
 801ffe0:	68ab      	ldr	r3, [r5, #8]
 801ffe2:	6928      	ldr	r0, [r5, #16]
 801ffe4:	4423      	add	r3, r4
 801ffe6:	4420      	add	r0, r4
 801ffe8:	60ab      	str	r3, [r5, #8]
 801ffea:	6128      	str	r0, [r5, #16]
 801ffec:	4631      	mov	r1, r6
 801ffee:	2201      	movs	r2, #1
 801fff0:	4628      	mov	r0, r5
 801fff2:	f7f4 f887 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 801fff6:	1bbb      	subs	r3, r7, r6
 801fff8:	4604      	mov	r4, r0
 801fffa:	2800      	cmp	r0, #0
 801fffc:	d1e9      	bne.n	801ffd2 <ucdr_deserialize_array_uint8_t+0x16>
 801fffe:	2301      	movs	r3, #1
 8020000:	7da8      	ldrb	r0, [r5, #22]
 8020002:	756b      	strb	r3, [r5, #21]
 8020004:	4058      	eors	r0, r3
 8020006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802000a:	463a      	mov	r2, r7
 802000c:	68a9      	ldr	r1, [r5, #8]
 802000e:	4640      	mov	r0, r8
 8020010:	f002 fa05 	bl	802241e <memcpy>
 8020014:	68aa      	ldr	r2, [r5, #8]
 8020016:	692b      	ldr	r3, [r5, #16]
 8020018:	443a      	add	r2, r7
 802001a:	443b      	add	r3, r7
 802001c:	60aa      	str	r2, [r5, #8]
 802001e:	612b      	str	r3, [r5, #16]
 8020020:	e7ed      	b.n	801fffe <ucdr_deserialize_array_uint8_t+0x42>
 8020022:	bf00      	nop

08020024 <ucdr_deserialize_endian_array_uint8_t>:
 8020024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020028:	4619      	mov	r1, r3
 802002a:	461f      	mov	r7, r3
 802002c:	4605      	mov	r5, r0
 802002e:	4690      	mov	r8, r2
 8020030:	f7f3 ffde 	bl	8013ff0 <ucdr_check_buffer_available_for>
 8020034:	b9e8      	cbnz	r0, 8020072 <ucdr_deserialize_endian_array_uint8_t+0x4e>
 8020036:	463e      	mov	r6, r7
 8020038:	e00c      	b.n	8020054 <ucdr_deserialize_endian_array_uint8_t+0x30>
 802003a:	eb08 0003 	add.w	r0, r8, r3
 802003e:	68a9      	ldr	r1, [r5, #8]
 8020040:	4622      	mov	r2, r4
 8020042:	1b36      	subs	r6, r6, r4
 8020044:	f002 f9eb 	bl	802241e <memcpy>
 8020048:	68ab      	ldr	r3, [r5, #8]
 802004a:	6928      	ldr	r0, [r5, #16]
 802004c:	4423      	add	r3, r4
 802004e:	4420      	add	r0, r4
 8020050:	60ab      	str	r3, [r5, #8]
 8020052:	6128      	str	r0, [r5, #16]
 8020054:	4631      	mov	r1, r6
 8020056:	2201      	movs	r2, #1
 8020058:	4628      	mov	r0, r5
 802005a:	f7f4 f853 	bl	8014104 <ucdr_check_final_buffer_behavior_array>
 802005e:	1bbb      	subs	r3, r7, r6
 8020060:	4604      	mov	r4, r0
 8020062:	2800      	cmp	r0, #0
 8020064:	d1e9      	bne.n	802003a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8020066:	2301      	movs	r3, #1
 8020068:	7da8      	ldrb	r0, [r5, #22]
 802006a:	756b      	strb	r3, [r5, #21]
 802006c:	4058      	eors	r0, r3
 802006e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020072:	463a      	mov	r2, r7
 8020074:	68a9      	ldr	r1, [r5, #8]
 8020076:	4640      	mov	r0, r8
 8020078:	f002 f9d1 	bl	802241e <memcpy>
 802007c:	68aa      	ldr	r2, [r5, #8]
 802007e:	692b      	ldr	r3, [r5, #16]
 8020080:	443a      	add	r2, r7
 8020082:	443b      	add	r3, r7
 8020084:	60aa      	str	r2, [r5, #8]
 8020086:	612b      	str	r3, [r5, #16]
 8020088:	e7ed      	b.n	8020066 <ucdr_deserialize_endian_array_uint8_t+0x42>
 802008a:	bf00      	nop

0802008c <ucdr_serialize_string>:
 802008c:	b510      	push	{r4, lr}
 802008e:	b082      	sub	sp, #8
 8020090:	4604      	mov	r4, r0
 8020092:	4608      	mov	r0, r1
 8020094:	9101      	str	r1, [sp, #4]
 8020096:	f7e0 f92d 	bl	80002f4 <strlen>
 802009a:	4602      	mov	r2, r0
 802009c:	9901      	ldr	r1, [sp, #4]
 802009e:	4620      	mov	r0, r4
 80200a0:	3201      	adds	r2, #1
 80200a2:	b002      	add	sp, #8
 80200a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80200a8:	f7f6 bdda 	b.w	8016c60 <ucdr_serialize_sequence_char>

080200ac <ucdr_deserialize_string>:
 80200ac:	b500      	push	{lr}
 80200ae:	b083      	sub	sp, #12
 80200b0:	ab01      	add	r3, sp, #4
 80200b2:	f7f6 fde7 	bl	8016c84 <ucdr_deserialize_sequence_char>
 80200b6:	b003      	add	sp, #12
 80200b8:	f85d fb04 	ldr.w	pc, [sp], #4

080200bc <uxr_init_input_best_effort_stream>:
 80200bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80200c0:	8003      	strh	r3, [r0, #0]
 80200c2:	4770      	bx	lr

080200c4 <uxr_reset_input_best_effort_stream>:
 80200c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80200c8:	8003      	strh	r3, [r0, #0]
 80200ca:	4770      	bx	lr

080200cc <uxr_receive_best_effort_message>:
 80200cc:	b538      	push	{r3, r4, r5, lr}
 80200ce:	4604      	mov	r4, r0
 80200d0:	8800      	ldrh	r0, [r0, #0]
 80200d2:	460d      	mov	r5, r1
 80200d4:	f000 fe74 	bl	8020dc0 <uxr_seq_num_cmp>
 80200d8:	4603      	mov	r3, r0
 80200da:	0fc0      	lsrs	r0, r0, #31
 80200dc:	2b00      	cmp	r3, #0
 80200de:	bfb8      	it	lt
 80200e0:	8025      	strhlt	r5, [r4, #0]
 80200e2:	bd38      	pop	{r3, r4, r5, pc}

080200e4 <on_full_input_buffer>:
 80200e4:	b570      	push	{r4, r5, r6, lr}
 80200e6:	460c      	mov	r4, r1
 80200e8:	4605      	mov	r5, r0
 80200ea:	8908      	ldrh	r0, [r1, #8]
 80200ec:	682b      	ldr	r3, [r5, #0]
 80200ee:	7d26      	ldrb	r6, [r4, #20]
 80200f0:	e9d1 1200 	ldrd	r1, r2, [r1]
 80200f4:	fbb2 f2f0 	udiv	r2, r2, r0
 80200f8:	eba3 0c01 	sub.w	ip, r3, r1
 80200fc:	fbbc fcf2 	udiv	ip, ip, r2
 8020100:	f10c 0c01 	add.w	ip, ip, #1
 8020104:	fa1f f38c 	uxth.w	r3, ip
 8020108:	fbb3 fcf0 	udiv	ip, r3, r0
 802010c:	fb00 331c 	mls	r3, r0, ip, r3
 8020110:	b29b      	uxth	r3, r3
 8020112:	fb02 f303 	mul.w	r3, r2, r3
 8020116:	1d18      	adds	r0, r3, #4
 8020118:	4408      	add	r0, r1
 802011a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 802011e:	b116      	cbz	r6, 8020126 <on_full_input_buffer+0x42>
 8020120:	2600      	movs	r6, #0
 8020122:	f840 6c04 	str.w	r6, [r0, #-4]
 8020126:	2a03      	cmp	r2, #3
 8020128:	d801      	bhi.n	802012e <on_full_input_buffer+0x4a>
 802012a:	2001      	movs	r0, #1
 802012c:	bd70      	pop	{r4, r5, r6, pc}
 802012e:	3308      	adds	r3, #8
 8020130:	4628      	mov	r0, r5
 8020132:	3a04      	subs	r2, #4
 8020134:	4419      	add	r1, r3
 8020136:	692b      	ldr	r3, [r5, #16]
 8020138:	f7f3 ffa6 	bl	8014088 <ucdr_init_buffer_origin>
 802013c:	4628      	mov	r0, r5
 802013e:	4622      	mov	r2, r4
 8020140:	4902      	ldr	r1, [pc, #8]	@ (802014c <on_full_input_buffer+0x68>)
 8020142:	f7f3 ff7d 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 8020146:	2000      	movs	r0, #0
 8020148:	bd70      	pop	{r4, r5, r6, pc}
 802014a:	bf00      	nop
 802014c:	080200e5 	.word	0x080200e5

08020150 <uxr_init_input_reliable_stream>:
 8020150:	b510      	push	{r4, lr}
 8020152:	e9c0 1200 	strd	r1, r2, [r0]
 8020156:	2400      	movs	r4, #0
 8020158:	9a02      	ldr	r2, [sp, #8]
 802015a:	8103      	strh	r3, [r0, #8]
 802015c:	6102      	str	r2, [r0, #16]
 802015e:	7504      	strb	r4, [r0, #20]
 8020160:	b1c3      	cbz	r3, 8020194 <uxr_init_input_reliable_stream+0x44>
 8020162:	600c      	str	r4, [r1, #0]
 8020164:	8901      	ldrh	r1, [r0, #8]
 8020166:	2901      	cmp	r1, #1
 8020168:	d914      	bls.n	8020194 <uxr_init_input_reliable_stream+0x44>
 802016a:	f04f 0c01 	mov.w	ip, #1
 802016e:	6843      	ldr	r3, [r0, #4]
 8020170:	f10c 0e01 	add.w	lr, ip, #1
 8020174:	fbbc f2f1 	udiv	r2, ip, r1
 8020178:	fbb3 f3f1 	udiv	r3, r3, r1
 802017c:	fb01 c212 	mls	r2, r1, r2, ip
 8020180:	fa1f fc8e 	uxth.w	ip, lr
 8020184:	b292      	uxth	r2, r2
 8020186:	fb02 f303 	mul.w	r3, r2, r3
 802018a:	6802      	ldr	r2, [r0, #0]
 802018c:	50d4      	str	r4, [r2, r3]
 802018e:	8901      	ldrh	r1, [r0, #8]
 8020190:	4561      	cmp	r1, ip
 8020192:	d8ec      	bhi.n	802016e <uxr_init_input_reliable_stream+0x1e>
 8020194:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8020198:	60c3      	str	r3, [r0, #12]
 802019a:	bd10      	pop	{r4, pc}

0802019c <uxr_reset_input_reliable_stream>:
 802019c:	8901      	ldrh	r1, [r0, #8]
 802019e:	b1d9      	cbz	r1, 80201d8 <uxr_reset_input_reliable_stream+0x3c>
 80201a0:	b510      	push	{r4, lr}
 80201a2:	f04f 0e00 	mov.w	lr, #0
 80201a6:	46f4      	mov	ip, lr
 80201a8:	4674      	mov	r4, lr
 80201aa:	6843      	ldr	r3, [r0, #4]
 80201ac:	f10e 0e01 	add.w	lr, lr, #1
 80201b0:	fbbc f2f1 	udiv	r2, ip, r1
 80201b4:	fbb3 f3f1 	udiv	r3, r3, r1
 80201b8:	fb01 c212 	mls	r2, r1, r2, ip
 80201bc:	fa1f fc8e 	uxth.w	ip, lr
 80201c0:	b292      	uxth	r2, r2
 80201c2:	fb02 f303 	mul.w	r3, r2, r3
 80201c6:	6802      	ldr	r2, [r0, #0]
 80201c8:	50d4      	str	r4, [r2, r3]
 80201ca:	8901      	ldrh	r1, [r0, #8]
 80201cc:	4561      	cmp	r1, ip
 80201ce:	d8ec      	bhi.n	80201aa <uxr_reset_input_reliable_stream+0xe>
 80201d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80201d4:	60c3      	str	r3, [r0, #12]
 80201d6:	bd10      	pop	{r4, pc}
 80201d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80201dc:	60c3      	str	r3, [r0, #12]
 80201de:	4770      	bx	lr

080201e0 <uxr_receive_reliable_message>:
 80201e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80201e4:	4604      	mov	r4, r0
 80201e6:	460d      	mov	r5, r1
 80201e8:	8901      	ldrh	r1, [r0, #8]
 80201ea:	4617      	mov	r7, r2
 80201ec:	8980      	ldrh	r0, [r0, #12]
 80201ee:	4698      	mov	r8, r3
 80201f0:	f000 fdde 	bl	8020db0 <uxr_seq_num_add>
 80201f4:	4629      	mov	r1, r5
 80201f6:	4606      	mov	r6, r0
 80201f8:	89a0      	ldrh	r0, [r4, #12]
 80201fa:	f000 fde1 	bl	8020dc0 <uxr_seq_num_cmp>
 80201fe:	2800      	cmp	r0, #0
 8020200:	db0a      	blt.n	8020218 <uxr_receive_reliable_message+0x38>
 8020202:	2600      	movs	r6, #0
 8020204:	4629      	mov	r1, r5
 8020206:	89e0      	ldrh	r0, [r4, #14]
 8020208:	f000 fdda 	bl	8020dc0 <uxr_seq_num_cmp>
 802020c:	2800      	cmp	r0, #0
 802020e:	da00      	bge.n	8020212 <uxr_receive_reliable_message+0x32>
 8020210:	81e5      	strh	r5, [r4, #14]
 8020212:	4630      	mov	r0, r6
 8020214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020218:	4630      	mov	r0, r6
 802021a:	4629      	mov	r1, r5
 802021c:	f000 fdd0 	bl	8020dc0 <uxr_seq_num_cmp>
 8020220:	2800      	cmp	r0, #0
 8020222:	dbee      	blt.n	8020202 <uxr_receive_reliable_message+0x22>
 8020224:	6923      	ldr	r3, [r4, #16]
 8020226:	4638      	mov	r0, r7
 8020228:	4798      	blx	r3
 802022a:	4681      	mov	r9, r0
 802022c:	2101      	movs	r1, #1
 802022e:	89a0      	ldrh	r0, [r4, #12]
 8020230:	f000 fdbe 	bl	8020db0 <uxr_seq_num_add>
 8020234:	f1b9 0f00 	cmp.w	r9, #0
 8020238:	bf08      	it	eq
 802023a:	4285      	cmpeq	r5, r0
 802023c:	bf0c      	ite	eq
 802023e:	2601      	moveq	r6, #1
 8020240:	2600      	movne	r6, #0
 8020242:	d104      	bne.n	802024e <uxr_receive_reliable_message+0x6e>
 8020244:	2300      	movs	r3, #0
 8020246:	9a08      	ldr	r2, [sp, #32]
 8020248:	81a0      	strh	r0, [r4, #12]
 802024a:	7013      	strb	r3, [r2, #0]
 802024c:	e7da      	b.n	8020204 <uxr_receive_reliable_message+0x24>
 802024e:	8922      	ldrh	r2, [r4, #8]
 8020250:	6863      	ldr	r3, [r4, #4]
 8020252:	fbb5 f0f2 	udiv	r0, r5, r2
 8020256:	fbb3 f3f2 	udiv	r3, r3, r2
 802025a:	fb02 5010 	mls	r0, r2, r0, r5
 802025e:	b280      	uxth	r0, r0
 8020260:	fb03 f000 	mul.w	r0, r3, r0
 8020264:	6823      	ldr	r3, [r4, #0]
 8020266:	3004      	adds	r0, #4
 8020268:	4418      	add	r0, r3
 802026a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 802026e:	2b00      	cmp	r3, #0
 8020270:	d1c7      	bne.n	8020202 <uxr_receive_reliable_message+0x22>
 8020272:	4639      	mov	r1, r7
 8020274:	4642      	mov	r2, r8
 8020276:	f002 f8d2 	bl	802241e <memcpy>
 802027a:	8921      	ldrh	r1, [r4, #8]
 802027c:	6863      	ldr	r3, [r4, #4]
 802027e:	fbb5 f2f1 	udiv	r2, r5, r1
 8020282:	fbb3 f3f1 	udiv	r3, r3, r1
 8020286:	fb01 5212 	mls	r2, r1, r2, r5
 802028a:	b292      	uxth	r2, r2
 802028c:	fb02 f303 	mul.w	r3, r2, r3
 8020290:	6822      	ldr	r2, [r4, #0]
 8020292:	f842 8003 	str.w	r8, [r2, r3]
 8020296:	2301      	movs	r3, #1
 8020298:	9a08      	ldr	r2, [sp, #32]
 802029a:	7013      	strb	r3, [r2, #0]
 802029c:	f1b9 0f00 	cmp.w	r9, #0
 80202a0:	d0af      	beq.n	8020202 <uxr_receive_reliable_message+0x22>
 80202a2:	89a6      	ldrh	r6, [r4, #12]
 80202a4:	2101      	movs	r1, #1
 80202a6:	4630      	mov	r0, r6
 80202a8:	f000 fd82 	bl	8020db0 <uxr_seq_num_add>
 80202ac:	8921      	ldrh	r1, [r4, #8]
 80202ae:	6863      	ldr	r3, [r4, #4]
 80202b0:	4606      	mov	r6, r0
 80202b2:	fbb0 f2f1 	udiv	r2, r0, r1
 80202b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80202ba:	fb01 0212 	mls	r2, r1, r2, r0
 80202be:	6820      	ldr	r0, [r4, #0]
 80202c0:	b292      	uxth	r2, r2
 80202c2:	fb02 f303 	mul.w	r3, r2, r3
 80202c6:	3304      	adds	r3, #4
 80202c8:	4418      	add	r0, r3
 80202ca:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80202ce:	2b00      	cmp	r3, #0
 80202d0:	d097      	beq.n	8020202 <uxr_receive_reliable_message+0x22>
 80202d2:	6923      	ldr	r3, [r4, #16]
 80202d4:	4798      	blx	r3
 80202d6:	2802      	cmp	r0, #2
 80202d8:	d002      	beq.n	80202e0 <uxr_receive_reliable_message+0x100>
 80202da:	2801      	cmp	r0, #1
 80202dc:	d0e2      	beq.n	80202a4 <uxr_receive_reliable_message+0xc4>
 80202de:	e790      	b.n	8020202 <uxr_receive_reliable_message+0x22>
 80202e0:	2601      	movs	r6, #1
 80202e2:	e78f      	b.n	8020204 <uxr_receive_reliable_message+0x24>

080202e4 <uxr_next_input_reliable_buffer_available>:
 80202e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80202e8:	4604      	mov	r4, r0
 80202ea:	460f      	mov	r7, r1
 80202ec:	8980      	ldrh	r0, [r0, #12]
 80202ee:	2101      	movs	r1, #1
 80202f0:	4690      	mov	r8, r2
 80202f2:	f000 fd5d 	bl	8020db0 <uxr_seq_num_add>
 80202f6:	8922      	ldrh	r2, [r4, #8]
 80202f8:	6866      	ldr	r6, [r4, #4]
 80202fa:	fbb0 f3f2 	udiv	r3, r0, r2
 80202fe:	fbb6 f6f2 	udiv	r6, r6, r2
 8020302:	fb02 0313 	mls	r3, r2, r3, r0
 8020306:	b29b      	uxth	r3, r3
 8020308:	fb03 f606 	mul.w	r6, r3, r6
 802030c:	6823      	ldr	r3, [r4, #0]
 802030e:	3604      	adds	r6, #4
 8020310:	441e      	add	r6, r3
 8020312:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8020316:	f1b9 0f00 	cmp.w	r9, #0
 802031a:	d023      	beq.n	8020364 <uxr_next_input_reliable_buffer_available+0x80>
 802031c:	4605      	mov	r5, r0
 802031e:	6923      	ldr	r3, [r4, #16]
 8020320:	4630      	mov	r0, r6
 8020322:	4798      	blx	r3
 8020324:	4682      	mov	sl, r0
 8020326:	b300      	cbz	r0, 802036a <uxr_next_input_reliable_buffer_available+0x86>
 8020328:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 802032c:	2101      	movs	r1, #1
 802032e:	4650      	mov	r0, sl
 8020330:	f000 fd3e 	bl	8020db0 <uxr_seq_num_add>
 8020334:	8921      	ldrh	r1, [r4, #8]
 8020336:	4682      	mov	sl, r0
 8020338:	6863      	ldr	r3, [r4, #4]
 802033a:	6820      	ldr	r0, [r4, #0]
 802033c:	fbba f2f1 	udiv	r2, sl, r1
 8020340:	fbb3 f3f1 	udiv	r3, r3, r1
 8020344:	fb01 a212 	mls	r2, r1, r2, sl
 8020348:	b292      	uxth	r2, r2
 802034a:	fb02 f303 	mul.w	r3, r2, r3
 802034e:	3304      	adds	r3, #4
 8020350:	4418      	add	r0, r3
 8020352:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8020356:	b12b      	cbz	r3, 8020364 <uxr_next_input_reliable_buffer_available+0x80>
 8020358:	6923      	ldr	r3, [r4, #16]
 802035a:	4798      	blx	r3
 802035c:	2802      	cmp	r0, #2
 802035e:	d01b      	beq.n	8020398 <uxr_next_input_reliable_buffer_available+0xb4>
 8020360:	2801      	cmp	r0, #1
 8020362:	d0e3      	beq.n	802032c <uxr_next_input_reliable_buffer_available+0x48>
 8020364:	2000      	movs	r0, #0
 8020366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802036a:	464a      	mov	r2, r9
 802036c:	4631      	mov	r1, r6
 802036e:	4638      	mov	r0, r7
 8020370:	f7f3 fe92 	bl	8014098 <ucdr_init_buffer>
 8020374:	8921      	ldrh	r1, [r4, #8]
 8020376:	6863      	ldr	r3, [r4, #4]
 8020378:	2001      	movs	r0, #1
 802037a:	fbb5 f2f1 	udiv	r2, r5, r1
 802037e:	fbb3 f3f1 	udiv	r3, r3, r1
 8020382:	fb01 5212 	mls	r2, r1, r2, r5
 8020386:	b292      	uxth	r2, r2
 8020388:	fb02 f303 	mul.w	r3, r2, r3
 802038c:	6822      	ldr	r2, [r4, #0]
 802038e:	f842 a003 	str.w	sl, [r2, r3]
 8020392:	81a5      	strh	r5, [r4, #12]
 8020394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020398:	8920      	ldrh	r0, [r4, #8]
 802039a:	eb06 0108 	add.w	r1, r6, r8
 802039e:	6863      	ldr	r3, [r4, #4]
 80203a0:	eba9 0208 	sub.w	r2, r9, r8
 80203a4:	fbb5 f6f0 	udiv	r6, r5, r0
 80203a8:	fbb3 f3f0 	udiv	r3, r3, r0
 80203ac:	fb00 5516 	mls	r5, r0, r6, r5
 80203b0:	2000      	movs	r0, #0
 80203b2:	b2ad      	uxth	r5, r5
 80203b4:	fb03 f505 	mul.w	r5, r3, r5
 80203b8:	6823      	ldr	r3, [r4, #0]
 80203ba:	5158      	str	r0, [r3, r5]
 80203bc:	4638      	mov	r0, r7
 80203be:	f7f3 fe6b 	bl	8014098 <ucdr_init_buffer>
 80203c2:	4638      	mov	r0, r7
 80203c4:	4622      	mov	r2, r4
 80203c6:	4903      	ldr	r1, [pc, #12]	@ (80203d4 <uxr_next_input_reliable_buffer_available+0xf0>)
 80203c8:	f7f3 fe3a 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 80203cc:	2001      	movs	r0, #1
 80203ce:	f8a4 a00c 	strh.w	sl, [r4, #12]
 80203d2:	e7c8      	b.n	8020366 <uxr_next_input_reliable_buffer_available+0x82>
 80203d4:	080200e5 	.word	0x080200e5

080203d8 <uxr_process_heartbeat>:
 80203d8:	b538      	push	{r3, r4, r5, lr}
 80203da:	4611      	mov	r1, r2
 80203dc:	4604      	mov	r4, r0
 80203de:	89c0      	ldrh	r0, [r0, #14]
 80203e0:	4615      	mov	r5, r2
 80203e2:	f000 fced 	bl	8020dc0 <uxr_seq_num_cmp>
 80203e6:	2800      	cmp	r0, #0
 80203e8:	bfb8      	it	lt
 80203ea:	81e5      	strhlt	r5, [r4, #14]
 80203ec:	bd38      	pop	{r3, r4, r5, pc}
 80203ee:	bf00      	nop

080203f0 <uxr_compute_acknack>:
 80203f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80203f4:	8903      	ldrh	r3, [r0, #8]
 80203f6:	4604      	mov	r4, r0
 80203f8:	460f      	mov	r7, r1
 80203fa:	8985      	ldrh	r5, [r0, #12]
 80203fc:	b1db      	cbz	r3, 8020436 <uxr_compute_acknack+0x46>
 80203fe:	4628      	mov	r0, r5
 8020400:	2601      	movs	r6, #1
 8020402:	e004      	b.n	802040e <uxr_compute_acknack+0x1e>
 8020404:	4566      	cmp	r6, ip
 8020406:	f106 0601 	add.w	r6, r6, #1
 802040a:	d214      	bcs.n	8020436 <uxr_compute_acknack+0x46>
 802040c:	89a0      	ldrh	r0, [r4, #12]
 802040e:	b2b1      	uxth	r1, r6
 8020410:	f000 fcce 	bl	8020db0 <uxr_seq_num_add>
 8020414:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8020418:	fbb0 f2fc 	udiv	r2, r0, ip
 802041c:	e9d4 1300 	ldrd	r1, r3, [r4]
 8020420:	fb0c 0212 	mls	r2, ip, r2, r0
 8020424:	fbb3 f3fc 	udiv	r3, r3, ip
 8020428:	b292      	uxth	r2, r2
 802042a:	fb02 f303 	mul.w	r3, r2, r3
 802042e:	58cb      	ldr	r3, [r1, r3]
 8020430:	2b00      	cmp	r3, #0
 8020432:	d1e7      	bne.n	8020404 <uxr_compute_acknack+0x14>
 8020434:	4605      	mov	r5, r0
 8020436:	803d      	strh	r5, [r7, #0]
 8020438:	2101      	movs	r1, #1
 802043a:	89e6      	ldrh	r6, [r4, #14]
 802043c:	4628      	mov	r0, r5
 802043e:	f000 fcbb 	bl	8020db8 <uxr_seq_num_sub>
 8020442:	4601      	mov	r1, r0
 8020444:	4630      	mov	r0, r6
 8020446:	f000 fcb7 	bl	8020db8 <uxr_seq_num_sub>
 802044a:	4606      	mov	r6, r0
 802044c:	b328      	cbz	r0, 802049a <uxr_compute_acknack+0xaa>
 802044e:	f04f 0900 	mov.w	r9, #0
 8020452:	f04f 0801 	mov.w	r8, #1
 8020456:	464d      	mov	r5, r9
 8020458:	fa1f f189 	uxth.w	r1, r9
 802045c:	8838      	ldrh	r0, [r7, #0]
 802045e:	f000 fca7 	bl	8020db0 <uxr_seq_num_add>
 8020462:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8020466:	6861      	ldr	r1, [r4, #4]
 8020468:	fa08 fe09 	lsl.w	lr, r8, r9
 802046c:	6822      	ldr	r2, [r4, #0]
 802046e:	f109 0901 	add.w	r9, r9, #1
 8020472:	ea4e 0e05 	orr.w	lr, lr, r5
 8020476:	fbb0 f3fc 	udiv	r3, r0, ip
 802047a:	fbb1 f1fc 	udiv	r1, r1, ip
 802047e:	fb03 001c 	mls	r0, r3, ip, r0
 8020482:	b283      	uxth	r3, r0
 8020484:	fb01 f303 	mul.w	r3, r1, r3
 8020488:	58d3      	ldr	r3, [r2, r3]
 802048a:	b90b      	cbnz	r3, 8020490 <uxr_compute_acknack+0xa0>
 802048c:	fa1f f58e 	uxth.w	r5, lr
 8020490:	454e      	cmp	r6, r9
 8020492:	d1e1      	bne.n	8020458 <uxr_compute_acknack+0x68>
 8020494:	4628      	mov	r0, r5
 8020496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802049a:	4605      	mov	r5, r0
 802049c:	4628      	mov	r0, r5
 802049e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80204a2:	bf00      	nop

080204a4 <uxr_init_output_best_effort_stream>:
 80204a4:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 80204a8:	6001      	str	r1, [r0, #0]
 80204aa:	7303      	strb	r3, [r0, #12]
 80204ac:	f8a0 c00e 	strh.w	ip, [r0, #14]
 80204b0:	e9c0 3201 	strd	r3, r2, [r0, #4]
 80204b4:	4770      	bx	lr
 80204b6:	bf00      	nop

080204b8 <uxr_reset_output_best_effort_stream>:
 80204b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80204bc:	7b03      	ldrb	r3, [r0, #12]
 80204be:	81c2      	strh	r2, [r0, #14]
 80204c0:	6043      	str	r3, [r0, #4]
 80204c2:	4770      	bx	lr

080204c4 <uxr_prepare_best_effort_buffer_to_write>:
 80204c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80204c6:	4604      	mov	r4, r0
 80204c8:	b083      	sub	sp, #12
 80204ca:	6840      	ldr	r0, [r0, #4]
 80204cc:	460d      	mov	r5, r1
 80204ce:	4616      	mov	r6, r2
 80204d0:	f7f8 ff5e 	bl	8019390 <uxr_submessage_padding>
 80204d4:	6863      	ldr	r3, [r4, #4]
 80204d6:	4418      	add	r0, r3
 80204d8:	68a3      	ldr	r3, [r4, #8]
 80204da:	1942      	adds	r2, r0, r5
 80204dc:	4293      	cmp	r3, r2
 80204de:	bf2c      	ite	cs
 80204e0:	2701      	movcs	r7, #1
 80204e2:	2700      	movcc	r7, #0
 80204e4:	d202      	bcs.n	80204ec <uxr_prepare_best_effort_buffer_to_write+0x28>
 80204e6:	4638      	mov	r0, r7
 80204e8:	b003      	add	sp, #12
 80204ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80204ec:	9000      	str	r0, [sp, #0]
 80204ee:	2300      	movs	r3, #0
 80204f0:	4630      	mov	r0, r6
 80204f2:	6821      	ldr	r1, [r4, #0]
 80204f4:	f7f3 fdbe 	bl	8014074 <ucdr_init_buffer_origin_offset>
 80204f8:	6861      	ldr	r1, [r4, #4]
 80204fa:	4638      	mov	r0, r7
 80204fc:	4429      	add	r1, r5
 80204fe:	6061      	str	r1, [r4, #4]
 8020500:	b003      	add	sp, #12
 8020502:	bdf0      	pop	{r4, r5, r6, r7, pc}

08020504 <uxr_prepare_best_effort_buffer_to_send>:
 8020504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020508:	4604      	mov	r4, r0
 802050a:	461d      	mov	r5, r3
 802050c:	6840      	ldr	r0, [r0, #4]
 802050e:	7b23      	ldrb	r3, [r4, #12]
 8020510:	4298      	cmp	r0, r3
 8020512:	bf8c      	ite	hi
 8020514:	2601      	movhi	r6, #1
 8020516:	2600      	movls	r6, #0
 8020518:	d802      	bhi.n	8020520 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 802051a:	4630      	mov	r0, r6
 802051c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020520:	4688      	mov	r8, r1
 8020522:	89e0      	ldrh	r0, [r4, #14]
 8020524:	2101      	movs	r1, #1
 8020526:	4617      	mov	r7, r2
 8020528:	f000 fc42 	bl	8020db0 <uxr_seq_num_add>
 802052c:	6823      	ldr	r3, [r4, #0]
 802052e:	81e0      	strh	r0, [r4, #14]
 8020530:	8028      	strh	r0, [r5, #0]
 8020532:	4630      	mov	r0, r6
 8020534:	f8c8 3000 	str.w	r3, [r8]
 8020538:	6863      	ldr	r3, [r4, #4]
 802053a:	603b      	str	r3, [r7, #0]
 802053c:	7b23      	ldrb	r3, [r4, #12]
 802053e:	6063      	str	r3, [r4, #4]
 8020540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08020544 <on_full_output_buffer>:
 8020544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020546:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 802054a:	460c      	mov	r4, r1
 802054c:	6803      	ldr	r3, [r0, #0]
 802054e:	4605      	mov	r5, r0
 8020550:	7b26      	ldrb	r6, [r4, #12]
 8020552:	e9d1 1200 	ldrd	r1, r2, [r1]
 8020556:	fbb2 f2fc 	udiv	r2, r2, ip
 802055a:	eba3 0e01 	sub.w	lr, r3, r1
 802055e:	6903      	ldr	r3, [r0, #16]
 8020560:	fbbe fef2 	udiv	lr, lr, r2
 8020564:	f10e 0e01 	add.w	lr, lr, #1
 8020568:	fa1f fe8e 	uxth.w	lr, lr
 802056c:	fbbe f7fc 	udiv	r7, lr, ip
 8020570:	fb0c ec17 	mls	ip, ip, r7, lr
 8020574:	fa1f fc8c 	uxth.w	ip, ip
 8020578:	fb02 fc0c 	mul.w	ip, r2, ip
 802057c:	f851 200c 	ldr.w	r2, [r1, ip]
 8020580:	44b4      	add	ip, r6
 8020582:	1b92      	subs	r2, r2, r6
 8020584:	f10c 0c08 	add.w	ip, ip, #8
 8020588:	3a04      	subs	r2, #4
 802058a:	4461      	add	r1, ip
 802058c:	f7f3 fd7c 	bl	8014088 <ucdr_init_buffer_origin>
 8020590:	4628      	mov	r0, r5
 8020592:	4622      	mov	r2, r4
 8020594:	4902      	ldr	r1, [pc, #8]	@ (80205a0 <on_full_output_buffer+0x5c>)
 8020596:	f7f3 fd53 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 802059a:	2000      	movs	r0, #0
 802059c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802059e:	bf00      	nop
 80205a0:	08020545 	.word	0x08020545

080205a4 <uxr_init_output_reliable_stream>:
 80205a4:	b530      	push	{r4, r5, lr}
 80205a6:	f89d 400c 	ldrb.w	r4, [sp, #12]
 80205aa:	8103      	strh	r3, [r0, #8]
 80205ac:	7304      	strb	r4, [r0, #12]
 80205ae:	e9c0 1200 	strd	r1, r2, [r0]
 80205b2:	b1e3      	cbz	r3, 80205ee <uxr_init_output_reliable_stream+0x4a>
 80205b4:	600c      	str	r4, [r1, #0]
 80205b6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80205ba:	f1bc 0f01 	cmp.w	ip, #1
 80205be:	d916      	bls.n	80205ee <uxr_init_output_reliable_stream+0x4a>
 80205c0:	f04f 0e01 	mov.w	lr, #1
 80205c4:	6843      	ldr	r3, [r0, #4]
 80205c6:	f10e 0501 	add.w	r5, lr, #1
 80205ca:	7b04      	ldrb	r4, [r0, #12]
 80205cc:	6801      	ldr	r1, [r0, #0]
 80205ce:	fbbe f2fc 	udiv	r2, lr, ip
 80205d2:	fbb3 f3fc 	udiv	r3, r3, ip
 80205d6:	fb0c e212 	mls	r2, ip, r2, lr
 80205da:	fa1f fe85 	uxth.w	lr, r5
 80205de:	b292      	uxth	r2, r2
 80205e0:	fb02 f303 	mul.w	r3, r2, r3
 80205e4:	50cc      	str	r4, [r1, r3]
 80205e6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80205ea:	45f4      	cmp	ip, lr
 80205ec:	d8ea      	bhi.n	80205c4 <uxr_init_output_reliable_stream+0x20>
 80205ee:	4b07      	ldr	r3, [pc, #28]	@ (802060c <uxr_init_output_reliable_stream+0x68>)
 80205f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80205f4:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80205f8:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 80205fc:	f8c0 300e 	str.w	r3, [r0, #14]
 8020600:	2300      	movs	r3, #0
 8020602:	8242      	strh	r2, [r0, #18]
 8020604:	8403      	strh	r3, [r0, #32]
 8020606:	e9c0 4506 	strd	r4, r5, [r0, #24]
 802060a:	bd30      	pop	{r4, r5, pc}
 802060c:	ffff0000 	.word	0xffff0000

08020610 <uxr_reset_output_reliable_stream>:
 8020610:	8901      	ldrh	r1, [r0, #8]
 8020612:	b510      	push	{r4, lr}
 8020614:	b1b1      	cbz	r1, 8020644 <uxr_reset_output_reliable_stream+0x34>
 8020616:	f04f 0e00 	mov.w	lr, #0
 802061a:	46f4      	mov	ip, lr
 802061c:	6843      	ldr	r3, [r0, #4]
 802061e:	f10e 0e01 	add.w	lr, lr, #1
 8020622:	7b04      	ldrb	r4, [r0, #12]
 8020624:	fbbc f2f1 	udiv	r2, ip, r1
 8020628:	fbb3 f3f1 	udiv	r3, r3, r1
 802062c:	fb01 c212 	mls	r2, r1, r2, ip
 8020630:	fa1f fc8e 	uxth.w	ip, lr
 8020634:	b292      	uxth	r2, r2
 8020636:	fb02 f303 	mul.w	r3, r2, r3
 802063a:	6802      	ldr	r2, [r0, #0]
 802063c:	50d4      	str	r4, [r2, r3]
 802063e:	8901      	ldrh	r1, [r0, #8]
 8020640:	4561      	cmp	r1, ip
 8020642:	d8eb      	bhi.n	802061c <uxr_reset_output_reliable_stream+0xc>
 8020644:	4b08      	ldr	r3, [pc, #32]	@ (8020668 <uxr_reset_output_reliable_stream+0x58>)
 8020646:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 802064a:	ed9f 7b05 	vldr	d7, [pc, #20]	@ 8020660 <uxr_reset_output_reliable_stream+0x50>
 802064e:	f8c0 300e 	str.w	r3, [r0, #14]
 8020652:	2300      	movs	r3, #0
 8020654:	8242      	strh	r2, [r0, #18]
 8020656:	8403      	strh	r3, [r0, #32]
 8020658:	ed80 7b06 	vstr	d7, [r0, #24]
 802065c:	bd10      	pop	{r4, pc}
 802065e:	bf00      	nop
 8020660:	ffffffff 	.word	0xffffffff
 8020664:	7fffffff 	.word	0x7fffffff
 8020668:	ffff0000 	.word	0xffff0000

0802066c <uxr_prepare_reliable_buffer_to_write>:
 802066c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020670:	4604      	mov	r4, r0
 8020672:	b091      	sub	sp, #68	@ 0x44
 8020674:	8900      	ldrh	r0, [r0, #8]
 8020676:	468b      	mov	fp, r1
 8020678:	89e6      	ldrh	r6, [r4, #14]
 802067a:	9204      	str	r2, [sp, #16]
 802067c:	6865      	ldr	r5, [r4, #4]
 802067e:	6823      	ldr	r3, [r4, #0]
 8020680:	f894 900c 	ldrb.w	r9, [r4, #12]
 8020684:	fbb6 f2f0 	udiv	r2, r6, r0
 8020688:	fbb5 f5f0 	udiv	r5, r5, r0
 802068c:	fb00 6212 	mls	r2, r0, r2, r6
 8020690:	1f2f      	subs	r7, r5, #4
 8020692:	b292      	uxth	r2, r2
 8020694:	fb05 3202 	mla	r2, r5, r2, r3
 8020698:	1d11      	adds	r1, r2, #4
 802069a:	f8d2 8000 	ldr.w	r8, [r2]
 802069e:	9103      	str	r1, [sp, #12]
 80206a0:	2800      	cmp	r0, #0
 80206a2:	f000 814a 	beq.w	802093a <uxr_prepare_reliable_buffer_to_write+0x2ce>
 80206a6:	f04f 0c00 	mov.w	ip, #0
 80206aa:	46e2      	mov	sl, ip
 80206ac:	4661      	mov	r1, ip
 80206ae:	f10c 0c01 	add.w	ip, ip, #1
 80206b2:	fbb1 f2f0 	udiv	r2, r1, r0
 80206b6:	fb00 1212 	mls	r2, r0, r2, r1
 80206ba:	fa1f f18c 	uxth.w	r1, ip
 80206be:	b292      	uxth	r2, r2
 80206c0:	fb05 f202 	mul.w	r2, r5, r2
 80206c4:	589a      	ldr	r2, [r3, r2]
 80206c6:	454a      	cmp	r2, r9
 80206c8:	d103      	bne.n	80206d2 <uxr_prepare_reliable_buffer_to_write+0x66>
 80206ca:	f10a 0a01 	add.w	sl, sl, #1
 80206ce:	fa1f fa8a 	uxth.w	sl, sl
 80206d2:	4281      	cmp	r1, r0
 80206d4:	d3eb      	bcc.n	80206ae <uxr_prepare_reliable_buffer_to_write+0x42>
 80206d6:	4640      	mov	r0, r8
 80206d8:	2104      	movs	r1, #4
 80206da:	f8cd a014 	str.w	sl, [sp, #20]
 80206de:	f7f3 fcdf 	bl	80140a0 <ucdr_alignment>
 80206e2:	4480      	add	r8, r0
 80206e4:	eb08 020b 	add.w	r2, r8, fp
 80206e8:	42ba      	cmp	r2, r7
 80206ea:	f240 80ca 	bls.w	8020882 <uxr_prepare_reliable_buffer_to_write+0x216>
 80206ee:	7b22      	ldrb	r2, [r4, #12]
 80206f0:	445a      	add	r2, fp
 80206f2:	42ba      	cmp	r2, r7
 80206f4:	f240 80b2 	bls.w	802085c <uxr_prepare_reliable_buffer_to_write+0x1f0>
 80206f8:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 80206fc:	b2bb      	uxth	r3, r7
 80206fe:	eba2 0209 	sub.w	r2, r2, r9
 8020702:	441a      	add	r2, r3
 8020704:	b292      	uxth	r2, r2
 8020706:	fb0a f902 	mul.w	r9, sl, r2
 802070a:	9205      	str	r2, [sp, #20]
 802070c:	45d9      	cmp	r9, fp
 802070e:	9206      	str	r2, [sp, #24]
 8020710:	f0c0 80b3 	bcc.w	802087a <uxr_prepare_reliable_buffer_to_write+0x20e>
 8020714:	f108 0204 	add.w	r2, r8, #4
 8020718:	42ba      	cmp	r2, r7
 802071a:	f080 80da 	bcs.w	80208d2 <uxr_prepare_reliable_buffer_to_write+0x266>
 802071e:	f1a3 0904 	sub.w	r9, r3, #4
 8020722:	9b05      	ldr	r3, [sp, #20]
 8020724:	eba9 0908 	sub.w	r9, r9, r8
 8020728:	fa1f f989 	uxth.w	r9, r9
 802072c:	ebab 0b09 	sub.w	fp, fp, r9
 8020730:	fbbb f2f3 	udiv	r2, fp, r3
 8020734:	fb03 b312 	mls	r3, r3, r2, fp
 8020738:	2b00      	cmp	r3, #0
 802073a:	f040 80c4 	bne.w	80208c6 <uxr_prepare_reliable_buffer_to_write+0x25a>
 802073e:	b293      	uxth	r3, r2
 8020740:	4553      	cmp	r3, sl
 8020742:	f200 809a 	bhi.w	802087a <uxr_prepare_reliable_buffer_to_write+0x20e>
 8020746:	2b00      	cmp	r3, #0
 8020748:	f000 80f9 	beq.w	802093e <uxr_prepare_reliable_buffer_to_write+0x2d2>
 802074c:	f8cd 801c 	str.w	r8, [sp, #28]
 8020750:	f04f 0a00 	mov.w	sl, #0
 8020754:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8020758:	f10d 0b20 	add.w	fp, sp, #32
 802075c:	9505      	str	r5, [sp, #20]
 802075e:	461d      	mov	r5, r3
 8020760:	e000      	b.n	8020764 <uxr_prepare_reliable_buffer_to_write+0xf8>
 8020762:	46c1      	mov	r9, r8
 8020764:	8922      	ldrh	r2, [r4, #8]
 8020766:	4658      	mov	r0, fp
 8020768:	6863      	ldr	r3, [r4, #4]
 802076a:	f10a 0a01 	add.w	sl, sl, #1
 802076e:	fbb6 f1f2 	udiv	r1, r6, r2
 8020772:	fbb3 f3f2 	udiv	r3, r3, r2
 8020776:	fb02 6111 	mls	r1, r2, r1, r6
 802077a:	463a      	mov	r2, r7
 802077c:	b289      	uxth	r1, r1
 802077e:	fb03 f101 	mul.w	r1, r3, r1
 8020782:	6823      	ldr	r3, [r4, #0]
 8020784:	3104      	adds	r1, #4
 8020786:	4419      	add	r1, r3
 8020788:	2300      	movs	r3, #0
 802078a:	f851 cc04 	ldr.w	ip, [r1, #-4]
 802078e:	f8cd c000 	str.w	ip, [sp]
 8020792:	f7f3 fc6f 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8020796:	464a      	mov	r2, r9
 8020798:	2300      	movs	r3, #0
 802079a:	210d      	movs	r1, #13
 802079c:	4658      	mov	r0, fp
 802079e:	f7f8 fdb7 	bl	8019310 <uxr_buffer_submessage_header>
 80207a2:	8921      	ldrh	r1, [r4, #8]
 80207a4:	6863      	ldr	r3, [r4, #4]
 80207a6:	4630      	mov	r0, r6
 80207a8:	fbb6 f2f1 	udiv	r2, r6, r1
 80207ac:	fbb3 f3f1 	udiv	r3, r3, r1
 80207b0:	fb01 6212 	mls	r2, r1, r2, r6
 80207b4:	2101      	movs	r1, #1
 80207b6:	b292      	uxth	r2, r2
 80207b8:	fb02 f303 	mul.w	r3, r2, r3
 80207bc:	6822      	ldr	r2, [r4, #0]
 80207be:	50d7      	str	r7, [r2, r3]
 80207c0:	f000 faf6 	bl	8020db0 <uxr_seq_num_add>
 80207c4:	4606      	mov	r6, r0
 80207c6:	fa1f f38a 	uxth.w	r3, sl
 80207ca:	429d      	cmp	r5, r3
 80207cc:	d8c9      	bhi.n	8020762 <uxr_prepare_reliable_buffer_to_write+0xf6>
 80207ce:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80207d2:	9d05      	ldr	r5, [sp, #20]
 80207d4:	8920      	ldrh	r0, [r4, #8]
 80207d6:	463a      	mov	r2, r7
 80207d8:	6863      	ldr	r3, [r4, #4]
 80207da:	fbb6 f1f0 	udiv	r1, r6, r0
 80207de:	fbb3 f3f0 	udiv	r3, r3, r0
 80207e2:	fb00 6111 	mls	r1, r0, r1, r6
 80207e6:	4658      	mov	r0, fp
 80207e8:	b289      	uxth	r1, r1
 80207ea:	fb01 f303 	mul.w	r3, r1, r3
 80207ee:	6821      	ldr	r1, [r4, #0]
 80207f0:	3304      	adds	r3, #4
 80207f2:	4419      	add	r1, r3
 80207f4:	2300      	movs	r3, #0
 80207f6:	f851 7c04 	ldr.w	r7, [r1, #-4]
 80207fa:	9700      	str	r7, [sp, #0]
 80207fc:	f7f3 fc3a 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8020800:	9f06      	ldr	r7, [sp, #24]
 8020802:	4658      	mov	r0, fp
 8020804:	2302      	movs	r3, #2
 8020806:	b2ba      	uxth	r2, r7
 8020808:	210d      	movs	r1, #13
 802080a:	f7f8 fd81 	bl	8019310 <uxr_buffer_submessage_header>
 802080e:	f108 0104 	add.w	r1, r8, #4
 8020812:	9b03      	ldr	r3, [sp, #12]
 8020814:	f1a5 0208 	sub.w	r2, r5, #8
 8020818:	8925      	ldrh	r5, [r4, #8]
 802081a:	440b      	add	r3, r1
 802081c:	eba2 0208 	sub.w	r2, r2, r8
 8020820:	fbb6 f0f5 	udiv	r0, r6, r5
 8020824:	4619      	mov	r1, r3
 8020826:	6863      	ldr	r3, [r4, #4]
 8020828:	fb05 6010 	mls	r0, r5, r0, r6
 802082c:	fbb3 f3f5 	udiv	r3, r3, r5
 8020830:	b280      	uxth	r0, r0
 8020832:	6825      	ldr	r5, [r4, #0]
 8020834:	fb00 f303 	mul.w	r3, r0, r3
 8020838:	7b20      	ldrb	r0, [r4, #12]
 802083a:	3004      	adds	r0, #4
 802083c:	4438      	add	r0, r7
 802083e:	50e8      	str	r0, [r5, r3]
 8020840:	9d04      	ldr	r5, [sp, #16]
 8020842:	4628      	mov	r0, r5
 8020844:	f7f3 fc28 	bl	8014098 <ucdr_init_buffer>
 8020848:	4628      	mov	r0, r5
 802084a:	4622      	mov	r2, r4
 802084c:	493d      	ldr	r1, [pc, #244]	@ (8020944 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 802084e:	f7f3 fbf7 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 8020852:	2001      	movs	r0, #1
 8020854:	81e6      	strh	r6, [r4, #14]
 8020856:	b011      	add	sp, #68	@ 0x44
 8020858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802085c:	2101      	movs	r1, #1
 802085e:	89e0      	ldrh	r0, [r4, #14]
 8020860:	f000 faa6 	bl	8020db0 <uxr_seq_num_add>
 8020864:	4605      	mov	r5, r0
 8020866:	8921      	ldrh	r1, [r4, #8]
 8020868:	8a60      	ldrh	r0, [r4, #18]
 802086a:	f000 faa1 	bl	8020db0 <uxr_seq_num_add>
 802086e:	4601      	mov	r1, r0
 8020870:	4628      	mov	r0, r5
 8020872:	f000 faa5 	bl	8020dc0 <uxr_seq_num_cmp>
 8020876:	2800      	cmp	r0, #0
 8020878:	dd44      	ble.n	8020904 <uxr_prepare_reliable_buffer_to_write+0x298>
 802087a:	2000      	movs	r0, #0
 802087c:	b011      	add	sp, #68	@ 0x44
 802087e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020882:	8921      	ldrh	r1, [r4, #8]
 8020884:	8a60      	ldrh	r0, [r4, #18]
 8020886:	9205      	str	r2, [sp, #20]
 8020888:	f000 fa92 	bl	8020db0 <uxr_seq_num_add>
 802088c:	4601      	mov	r1, r0
 802088e:	4630      	mov	r0, r6
 8020890:	f000 fa96 	bl	8020dc0 <uxr_seq_num_cmp>
 8020894:	2800      	cmp	r0, #0
 8020896:	9a05      	ldr	r2, [sp, #20]
 8020898:	dcef      	bgt.n	802087a <uxr_prepare_reliable_buffer_to_write+0x20e>
 802089a:	8925      	ldrh	r5, [r4, #8]
 802089c:	e9d4 7300 	ldrd	r7, r3, [r4]
 80208a0:	fbb6 f4f5 	udiv	r4, r6, r5
 80208a4:	fbb3 f3f5 	udiv	r3, r3, r5
 80208a8:	fb05 6414 	mls	r4, r5, r4, r6
 80208ac:	b2a4      	uxth	r4, r4
 80208ae:	fb04 f303 	mul.w	r3, r4, r3
 80208b2:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 80208b6:	50fa      	str	r2, [r7, r3]
 80208b8:	2300      	movs	r3, #0
 80208ba:	f8cd 8000 	str.w	r8, [sp]
 80208be:	f7f3 fbd9 	bl	8014074 <ucdr_init_buffer_origin_offset>
 80208c2:	2001      	movs	r0, #1
 80208c4:	e7da      	b.n	802087c <uxr_prepare_reliable_buffer_to_write+0x210>
 80208c6:	3201      	adds	r2, #1
 80208c8:	9306      	str	r3, [sp, #24]
 80208ca:	b293      	uxth	r3, r2
 80208cc:	4553      	cmp	r3, sl
 80208ce:	d8d4      	bhi.n	802087a <uxr_prepare_reliable_buffer_to_write+0x20e>
 80208d0:	e739      	b.n	8020746 <uxr_prepare_reliable_buffer_to_write+0xda>
 80208d2:	4630      	mov	r0, r6
 80208d4:	2101      	movs	r1, #1
 80208d6:	9307      	str	r3, [sp, #28]
 80208d8:	f000 fa6a 	bl	8020db0 <uxr_seq_num_add>
 80208dc:	4606      	mov	r6, r0
 80208de:	8920      	ldrh	r0, [r4, #8]
 80208e0:	6862      	ldr	r2, [r4, #4]
 80208e2:	fbb6 f1f0 	udiv	r1, r6, r0
 80208e6:	fbb2 f2f0 	udiv	r2, r2, r0
 80208ea:	fb00 6111 	mls	r1, r0, r1, r6
 80208ee:	b289      	uxth	r1, r1
 80208f0:	fb01 f202 	mul.w	r2, r1, r2
 80208f4:	6821      	ldr	r1, [r4, #0]
 80208f6:	3204      	adds	r2, #4
 80208f8:	188b      	adds	r3, r1, r2
 80208fa:	f853 8c04 	ldr.w	r8, [r3, #-4]
 80208fe:	9303      	str	r3, [sp, #12]
 8020900:	9b07      	ldr	r3, [sp, #28]
 8020902:	e70c      	b.n	802071e <uxr_prepare_reliable_buffer_to_write+0xb2>
 8020904:	8921      	ldrh	r1, [r4, #8]
 8020906:	6863      	ldr	r3, [r4, #4]
 8020908:	9804      	ldr	r0, [sp, #16]
 802090a:	fbb5 f2f1 	udiv	r2, r5, r1
 802090e:	fbb3 f3f1 	udiv	r3, r3, r1
 8020912:	fb01 5212 	mls	r2, r1, r2, r5
 8020916:	6821      	ldr	r1, [r4, #0]
 8020918:	b292      	uxth	r2, r2
 802091a:	fb02 f303 	mul.w	r3, r2, r3
 802091e:	7b22      	ldrb	r2, [r4, #12]
 8020920:	3304      	adds	r3, #4
 8020922:	445a      	add	r2, fp
 8020924:	4419      	add	r1, r3
 8020926:	f841 2c04 	str.w	r2, [r1, #-4]
 802092a:	7b23      	ldrb	r3, [r4, #12]
 802092c:	9300      	str	r3, [sp, #0]
 802092e:	2300      	movs	r3, #0
 8020930:	f7f3 fba0 	bl	8014074 <ucdr_init_buffer_origin_offset>
 8020934:	2001      	movs	r0, #1
 8020936:	81e5      	strh	r5, [r4, #14]
 8020938:	e7a0      	b.n	802087c <uxr_prepare_reliable_buffer_to_write+0x210>
 802093a:	4682      	mov	sl, r0
 802093c:	e6cb      	b.n	80206d6 <uxr_prepare_reliable_buffer_to_write+0x6a>
 802093e:	f10d 0b20 	add.w	fp, sp, #32
 8020942:	e747      	b.n	80207d4 <uxr_prepare_reliable_buffer_to_write+0x168>
 8020944:	08020545 	.word	0x08020545

08020948 <uxr_prepare_next_reliable_buffer_to_send>:
 8020948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802094a:	4604      	mov	r4, r0
 802094c:	461d      	mov	r5, r3
 802094e:	460f      	mov	r7, r1
 8020950:	8a00      	ldrh	r0, [r0, #16]
 8020952:	2101      	movs	r1, #1
 8020954:	4616      	mov	r6, r2
 8020956:	f000 fa2b 	bl	8020db0 <uxr_seq_num_add>
 802095a:	8028      	strh	r0, [r5, #0]
 802095c:	8922      	ldrh	r2, [r4, #8]
 802095e:	6863      	ldr	r3, [r4, #4]
 8020960:	fbb0 f1f2 	udiv	r1, r0, r2
 8020964:	fbb3 f3f2 	udiv	r3, r3, r2
 8020968:	fb02 0c11 	mls	ip, r2, r1, r0
 802096c:	89e1      	ldrh	r1, [r4, #14]
 802096e:	fa1f fc8c 	uxth.w	ip, ip
 8020972:	fb0c fc03 	mul.w	ip, ip, r3
 8020976:	6823      	ldr	r3, [r4, #0]
 8020978:	f10c 0c04 	add.w	ip, ip, #4
 802097c:	4463      	add	r3, ip
 802097e:	603b      	str	r3, [r7, #0]
 8020980:	6823      	ldr	r3, [r4, #0]
 8020982:	449c      	add	ip, r3
 8020984:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8020988:	6033      	str	r3, [r6, #0]
 802098a:	f000 fa19 	bl	8020dc0 <uxr_seq_num_cmp>
 802098e:	2800      	cmp	r0, #0
 8020990:	dd01      	ble.n	8020996 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8020992:	2000      	movs	r0, #0
 8020994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020996:	7b23      	ldrb	r3, [r4, #12]
 8020998:	6832      	ldr	r2, [r6, #0]
 802099a:	429a      	cmp	r2, r3
 802099c:	d9f9      	bls.n	8020992 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 802099e:	8a61      	ldrh	r1, [r4, #18]
 80209a0:	8a20      	ldrh	r0, [r4, #16]
 80209a2:	f000 fa09 	bl	8020db8 <uxr_seq_num_sub>
 80209a6:	8923      	ldrh	r3, [r4, #8]
 80209a8:	4283      	cmp	r3, r0
 80209aa:	d0f2      	beq.n	8020992 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 80209ac:	8828      	ldrh	r0, [r5, #0]
 80209ae:	89e3      	ldrh	r3, [r4, #14]
 80209b0:	8220      	strh	r0, [r4, #16]
 80209b2:	4298      	cmp	r0, r3
 80209b4:	d001      	beq.n	80209ba <uxr_prepare_next_reliable_buffer_to_send+0x72>
 80209b6:	2001      	movs	r0, #1
 80209b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80209ba:	2101      	movs	r1, #1
 80209bc:	f000 f9f8 	bl	8020db0 <uxr_seq_num_add>
 80209c0:	4603      	mov	r3, r0
 80209c2:	2001      	movs	r0, #1
 80209c4:	81e3      	strh	r3, [r4, #14]
 80209c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080209c8 <uxr_update_output_stream_heartbeat_timestamp>:
 80209c8:	b570      	push	{r4, r5, r6, lr}
 80209ca:	8a01      	ldrh	r1, [r0, #16]
 80209cc:	4604      	mov	r4, r0
 80209ce:	8a40      	ldrh	r0, [r0, #18]
 80209d0:	4615      	mov	r5, r2
 80209d2:	461e      	mov	r6, r3
 80209d4:	f000 f9f4 	bl	8020dc0 <uxr_seq_num_cmp>
 80209d8:	2800      	cmp	r0, #0
 80209da:	db07      	blt.n	80209ec <uxr_update_output_stream_heartbeat_timestamp+0x24>
 80209dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80209e0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80209e4:	2000      	movs	r0, #0
 80209e6:	e9c4 2306 	strd	r2, r3, [r4, #24]
 80209ea:	bd70      	pop	{r4, r5, r6, pc}
 80209ec:	f894 0020 	ldrb.w	r0, [r4, #32]
 80209f0:	b940      	cbnz	r0, 8020a04 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 80209f2:	2301      	movs	r3, #1
 80209f4:	f884 3020 	strb.w	r3, [r4, #32]
 80209f8:	3564      	adds	r5, #100	@ 0x64
 80209fa:	f146 0600 	adc.w	r6, r6, #0
 80209fe:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8020a02:	bd70      	pop	{r4, r5, r6, pc}
 8020a04:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8020a08:	4295      	cmp	r5, r2
 8020a0a:	eb76 0303 	sbcs.w	r3, r6, r3
 8020a0e:	db04      	blt.n	8020a1a <uxr_update_output_stream_heartbeat_timestamp+0x52>
 8020a10:	1c43      	adds	r3, r0, #1
 8020a12:	2001      	movs	r0, #1
 8020a14:	f884 3020 	strb.w	r3, [r4, #32]
 8020a18:	e7ee      	b.n	80209f8 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8020a1a:	2000      	movs	r0, #0
 8020a1c:	e7ec      	b.n	80209f8 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8020a1e:	bf00      	nop

08020a20 <uxr_begin_output_nack_buffer_it>:
 8020a20:	8a40      	ldrh	r0, [r0, #18]
 8020a22:	4770      	bx	lr

08020a24 <uxr_next_reliable_nack_buffer_to_send>:
 8020a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020a28:	f890 7021 	ldrb.w	r7, [r0, #33]	@ 0x21
 8020a2c:	b197      	cbz	r7, 8020a54 <uxr_next_reliable_nack_buffer_to_send+0x30>
 8020a2e:	4680      	mov	r8, r0
 8020a30:	460d      	mov	r5, r1
 8020a32:	4616      	mov	r6, r2
 8020a34:	461c      	mov	r4, r3
 8020a36:	8818      	ldrh	r0, [r3, #0]
 8020a38:	2101      	movs	r1, #1
 8020a3a:	f000 f9b9 	bl	8020db0 <uxr_seq_num_add>
 8020a3e:	8020      	strh	r0, [r4, #0]
 8020a40:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 8020a44:	f000 f9bc 	bl	8020dc0 <uxr_seq_num_cmp>
 8020a48:	2800      	cmp	r0, #0
 8020a4a:	dd06      	ble.n	8020a5a <uxr_next_reliable_nack_buffer_to_send+0x36>
 8020a4c:	2300      	movs	r3, #0
 8020a4e:	461f      	mov	r7, r3
 8020a50:	f888 3021 	strb.w	r3, [r8, #33]	@ 0x21
 8020a54:	4638      	mov	r0, r7
 8020a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020a5a:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 8020a5e:	8820      	ldrh	r0, [r4, #0]
 8020a60:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8020a64:	fbb0 f3f2 	udiv	r3, r0, r2
 8020a68:	fbb1 fcf2 	udiv	ip, r1, r2
 8020a6c:	fb02 0313 	mls	r3, r2, r3, r0
 8020a70:	b29b      	uxth	r3, r3
 8020a72:	fb03 fc0c 	mul.w	ip, r3, ip
 8020a76:	f8d8 3000 	ldr.w	r3, [r8]
 8020a7a:	f10c 0c04 	add.w	ip, ip, #4
 8020a7e:	4463      	add	r3, ip
 8020a80:	602b      	str	r3, [r5, #0]
 8020a82:	f8d8 3000 	ldr.w	r3, [r8]
 8020a86:	4463      	add	r3, ip
 8020a88:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8020a8c:	6033      	str	r3, [r6, #0]
 8020a8e:	f898 200c 	ldrb.w	r2, [r8, #12]
 8020a92:	429a      	cmp	r2, r3
 8020a94:	d0d0      	beq.n	8020a38 <uxr_next_reliable_nack_buffer_to_send+0x14>
 8020a96:	e7dd      	b.n	8020a54 <uxr_next_reliable_nack_buffer_to_send+0x30>

08020a98 <uxr_process_acknack>:
 8020a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020a9a:	4604      	mov	r4, r0
 8020a9c:	460e      	mov	r6, r1
 8020a9e:	4610      	mov	r0, r2
 8020aa0:	2101      	movs	r1, #1
 8020aa2:	f000 f989 	bl	8020db8 <uxr_seq_num_sub>
 8020aa6:	8a61      	ldrh	r1, [r4, #18]
 8020aa8:	f000 f986 	bl	8020db8 <uxr_seq_num_sub>
 8020aac:	b1c8      	cbz	r0, 8020ae2 <uxr_process_acknack+0x4a>
 8020aae:	4605      	mov	r5, r0
 8020ab0:	2700      	movs	r7, #0
 8020ab2:	2101      	movs	r1, #1
 8020ab4:	8a60      	ldrh	r0, [r4, #18]
 8020ab6:	f000 f97b 	bl	8020db0 <uxr_seq_num_add>
 8020aba:	8923      	ldrh	r3, [r4, #8]
 8020abc:	6862      	ldr	r2, [r4, #4]
 8020abe:	3701      	adds	r7, #1
 8020ac0:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8020ac4:	6821      	ldr	r1, [r4, #0]
 8020ac6:	42bd      	cmp	r5, r7
 8020ac8:	8260      	strh	r0, [r4, #18]
 8020aca:	fbb0 fef3 	udiv	lr, r0, r3
 8020ace:	fbb2 f2f3 	udiv	r2, r2, r3
 8020ad2:	fb03 031e 	mls	r3, r3, lr, r0
 8020ad6:	b29b      	uxth	r3, r3
 8020ad8:	fb02 f303 	mul.w	r3, r2, r3
 8020adc:	f841 c003 	str.w	ip, [r1, r3]
 8020ae0:	d1e7      	bne.n	8020ab2 <uxr_process_acknack+0x1a>
 8020ae2:	3e00      	subs	r6, #0
 8020ae4:	f04f 0300 	mov.w	r3, #0
 8020ae8:	bf18      	it	ne
 8020aea:	2601      	movne	r6, #1
 8020aec:	f884 3020 	strb.w	r3, [r4, #32]
 8020af0:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8020af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020af6:	bf00      	nop

08020af8 <uxr_is_output_up_to_date>:
 8020af8:	8a01      	ldrh	r1, [r0, #16]
 8020afa:	8a40      	ldrh	r0, [r0, #18]
 8020afc:	b508      	push	{r3, lr}
 8020afe:	f000 f95f 	bl	8020dc0 <uxr_seq_num_cmp>
 8020b02:	fab0 f080 	clz	r0, r0
 8020b06:	0940      	lsrs	r0, r0, #5
 8020b08:	bd08      	pop	{r3, pc}
 8020b0a:	bf00      	nop

08020b0c <get_available_free_slots>:
 8020b0c:	8901      	ldrh	r1, [r0, #8]
 8020b0e:	b1e1      	cbz	r1, 8020b4a <get_available_free_slots+0x3e>
 8020b10:	6843      	ldr	r3, [r0, #4]
 8020b12:	f04f 0c00 	mov.w	ip, #0
 8020b16:	b530      	push	{r4, r5, lr}
 8020b18:	fbb3 fef1 	udiv	lr, r3, r1
 8020b1c:	6805      	ldr	r5, [r0, #0]
 8020b1e:	4662      	mov	r2, ip
 8020b20:	7b04      	ldrb	r4, [r0, #12]
 8020b22:	4660      	mov	r0, ip
 8020b24:	f10c 0c01 	add.w	ip, ip, #1
 8020b28:	fbb2 f3f1 	udiv	r3, r2, r1
 8020b2c:	fb01 2313 	mls	r3, r1, r3, r2
 8020b30:	fa1f f28c 	uxth.w	r2, ip
 8020b34:	b29b      	uxth	r3, r3
 8020b36:	fb0e f303 	mul.w	r3, lr, r3
 8020b3a:	58eb      	ldr	r3, [r5, r3]
 8020b3c:	429c      	cmp	r4, r3
 8020b3e:	d101      	bne.n	8020b44 <get_available_free_slots+0x38>
 8020b40:	3001      	adds	r0, #1
 8020b42:	b280      	uxth	r0, r0
 8020b44:	428a      	cmp	r2, r1
 8020b46:	d3ed      	bcc.n	8020b24 <get_available_free_slots+0x18>
 8020b48:	bd30      	pop	{r4, r5, pc}
 8020b4a:	4608      	mov	r0, r1
 8020b4c:	4770      	bx	lr
 8020b4e:	bf00      	nop

08020b50 <uxr_buffer_request_data>:
 8020b50:	b530      	push	{r4, r5, lr}
 8020b52:	b095      	sub	sp, #84	@ 0x54
 8020b54:	4604      	mov	r4, r0
 8020b56:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8020b58:	9303      	str	r3, [sp, #12]
 8020b5a:	2d00      	cmp	r5, #0
 8020b5c:	f88d 301c 	strb.w	r3, [sp, #28]
 8020b60:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8020b64:	f04f 0200 	mov.w	r2, #0
 8020b68:	bf14      	ite	ne
 8020b6a:	2101      	movne	r1, #1
 8020b6c:	4611      	moveq	r1, r2
 8020b6e:	f88d 201d 	strb.w	r2, [sp, #29]
 8020b72:	f88d 201e 	strb.w	r2, [sp, #30]
 8020b76:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8020b7a:	d021      	beq.n	8020bc0 <uxr_buffer_request_data+0x70>
 8020b7c:	686b      	ldr	r3, [r5, #4]
 8020b7e:	2210      	movs	r2, #16
 8020b80:	6829      	ldr	r1, [r5, #0]
 8020b82:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8020b86:	f8cd 1026 	str.w	r1, [sp, #38]	@ 0x26
 8020b8a:	2308      	movs	r3, #8
 8020b8c:	2100      	movs	r1, #0
 8020b8e:	4620      	mov	r0, r4
 8020b90:	e9cd 3100 	strd	r3, r1, [sp]
 8020b94:	ab0c      	add	r3, sp, #48	@ 0x30
 8020b96:	9905      	ldr	r1, [sp, #20]
 8020b98:	f7f7 fc92 	bl	80184c0 <uxr_prepare_stream_to_write_submessage>
 8020b9c:	b918      	cbnz	r0, 8020ba6 <uxr_buffer_request_data+0x56>
 8020b9e:	4604      	mov	r4, r0
 8020ba0:	4620      	mov	r0, r4
 8020ba2:	b015      	add	sp, #84	@ 0x54
 8020ba4:	bd30      	pop	{r4, r5, pc}
 8020ba6:	9904      	ldr	r1, [sp, #16]
 8020ba8:	aa06      	add	r2, sp, #24
 8020baa:	4620      	mov	r0, r4
 8020bac:	f7f7 fdc4 	bl	8018738 <uxr_init_base_object_request>
 8020bb0:	4604      	mov	r4, r0
 8020bb2:	a906      	add	r1, sp, #24
 8020bb4:	a80c      	add	r0, sp, #48	@ 0x30
 8020bb6:	f7f9 fd89 	bl	801a6cc <uxr_serialize_READ_DATA_Payload>
 8020bba:	4620      	mov	r0, r4
 8020bbc:	b015      	add	sp, #84	@ 0x54
 8020bbe:	bd30      	pop	{r4, r5, pc}
 8020bc0:	2208      	movs	r2, #8
 8020bc2:	e7e2      	b.n	8020b8a <uxr_buffer_request_data+0x3a>

08020bc4 <uxr_buffer_cancel_data>:
 8020bc4:	b510      	push	{r4, lr}
 8020bc6:	2300      	movs	r3, #0
 8020bc8:	b094      	sub	sp, #80	@ 0x50
 8020bca:	4604      	mov	r4, r0
 8020bcc:	9205      	str	r2, [sp, #20]
 8020bce:	9301      	str	r3, [sp, #4]
 8020bd0:	f8ad 301c 	strh.w	r3, [sp, #28]
 8020bd4:	f88d 301e 	strb.w	r3, [sp, #30]
 8020bd8:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8020bdc:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8020be0:	2308      	movs	r3, #8
 8020be2:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8020be6:	2201      	movs	r2, #1
 8020be8:	9300      	str	r3, [sp, #0]
 8020bea:	ab0c      	add	r3, sp, #48	@ 0x30
 8020bec:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8020bf0:	2210      	movs	r2, #16
 8020bf2:	f7f7 fc65 	bl	80184c0 <uxr_prepare_stream_to_write_submessage>
 8020bf6:	b918      	cbnz	r0, 8020c00 <uxr_buffer_cancel_data+0x3c>
 8020bf8:	4604      	mov	r4, r0
 8020bfa:	4620      	mov	r0, r4
 8020bfc:	b014      	add	sp, #80	@ 0x50
 8020bfe:	bd10      	pop	{r4, pc}
 8020c00:	9905      	ldr	r1, [sp, #20]
 8020c02:	aa06      	add	r2, sp, #24
 8020c04:	4620      	mov	r0, r4
 8020c06:	f7f7 fd97 	bl	8018738 <uxr_init_base_object_request>
 8020c0a:	4604      	mov	r4, r0
 8020c0c:	a906      	add	r1, sp, #24
 8020c0e:	a80c      	add	r0, sp, #48	@ 0x30
 8020c10:	f7f9 fd5c 	bl	801a6cc <uxr_serialize_READ_DATA_Payload>
 8020c14:	4620      	mov	r0, r4
 8020c16:	b014      	add	sp, #80	@ 0x50
 8020c18:	bd10      	pop	{r4, pc}
 8020c1a:	bf00      	nop

08020c1c <read_submessage_format>:
 8020c1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020c20:	b095      	sub	sp, #84	@ 0x54
 8020c22:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 8020c26:	b113      	cbz	r3, 8020c2e <read_submessage_format+0x12>
 8020c28:	b015      	add	sp, #84	@ 0x54
 8020c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020c2e:	4606      	mov	r6, r0
 8020c30:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8020c32:	460c      	mov	r4, r1
 8020c34:	4615      	mov	r5, r2
 8020c36:	9004      	str	r0, [sp, #16]
 8020c38:	4699      	mov	r9, r3
 8020c3a:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8020c3c:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 8020c40:	9005      	str	r0, [sp, #20]
 8020c42:	a80c      	add	r0, sp, #48	@ 0x30
 8020c44:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8020c48:	1a52      	subs	r2, r2, r1
 8020c4a:	f7f3 fa25 	bl	8014098 <ucdr_init_buffer>
 8020c4e:	a80c      	add	r0, sp, #48	@ 0x30
 8020c50:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8020c54:	f7f3 f9f4 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 8020c58:	69e2      	ldr	r2, [r4, #28]
 8020c5a:	b19a      	cbz	r2, 8020c84 <read_submessage_format+0x68>
 8020c5c:	f1b8 0f07 	cmp.w	r8, #7
 8020c60:	f882 9014 	strb.w	r9, [r2, #20]
 8020c64:	d040      	beq.n	8020ce8 <read_submessage_format+0xcc>
 8020c66:	f1b8 0f08 	cmp.w	r8, #8
 8020c6a:	d02e      	beq.n	8020cca <read_submessage_format+0xae>
 8020c6c:	f1b8 0f06 	cmp.w	r8, #6
 8020c70:	d011      	beq.n	8020c96 <read_submessage_format+0x7a>
 8020c72:	2301      	movs	r3, #1
 8020c74:	7513      	strb	r3, [r2, #20]
 8020c76:	4629      	mov	r1, r5
 8020c78:	4620      	mov	r0, r4
 8020c7a:	f7f3 fa61 	bl	8014140 <ucdr_advance_buffer>
 8020c7e:	b015      	add	sp, #84	@ 0x54
 8020c80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020c84:	f1b8 0f07 	cmp.w	r8, #7
 8020c88:	d02e      	beq.n	8020ce8 <read_submessage_format+0xcc>
 8020c8a:	f1b8 0f08 	cmp.w	r8, #8
 8020c8e:	d01c      	beq.n	8020cca <read_submessage_format+0xae>
 8020c90:	f1b8 0f06 	cmp.w	r8, #6
 8020c94:	d1ef      	bne.n	8020c76 <read_submessage_format+0x5a>
 8020c96:	f8d6 8088 	ldr.w	r8, [r6, #136]	@ 0x88
 8020c9a:	f1b8 0f00 	cmp.w	r8, #0
 8020c9e:	d011      	beq.n	8020cc4 <read_submessage_format+0xa8>
 8020ca0:	ab0c      	add	r3, sp, #48	@ 0x30
 8020ca2:	9501      	str	r5, [sp, #4]
 8020ca4:	463a      	mov	r2, r7
 8020ca6:	4630      	mov	r0, r6
 8020ca8:	9300      	str	r3, [sp, #0]
 8020caa:	2306      	movs	r3, #6
 8020cac:	f88d 3016 	strb.w	r3, [sp, #22]
 8020cb0:	f8d6 308c 	ldr.w	r3, [r6, #140]	@ 0x8c
 8020cb4:	9302      	str	r3, [sp, #8]
 8020cb6:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8020cba:	47c0      	blx	r8
 8020cbc:	2301      	movs	r3, #1
 8020cbe:	69e2      	ldr	r2, [r4, #28]
 8020cc0:	f886 30b4 	strb.w	r3, [r6, #180]	@ 0xb4
 8020cc4:	2a00      	cmp	r2, #0
 8020cc6:	d1d4      	bne.n	8020c72 <read_submessage_format+0x56>
 8020cc8:	e7d5      	b.n	8020c76 <read_submessage_format+0x5a>
 8020cca:	f8d6 30a4 	ldr.w	r3, [r6, #164]	@ 0xa4
 8020cce:	2b00      	cmp	r3, #0
 8020cd0:	d0f8      	beq.n	8020cc4 <read_submessage_format+0xa8>
 8020cd2:	a80c      	add	r0, sp, #48	@ 0x30
 8020cd4:	a906      	add	r1, sp, #24
 8020cd6:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8020cda:	f7f9 fdd1 	bl	801a880 <uxr_deserialize_SampleIdentity>
 8020cde:	b9a0      	cbnz	r0, 8020d0a <read_submessage_format+0xee>
 8020ce0:	69e2      	ldr	r2, [r4, #28]
 8020ce2:	2a00      	cmp	r2, #0
 8020ce4:	d1c5      	bne.n	8020c72 <read_submessage_format+0x56>
 8020ce6:	e7c6      	b.n	8020c76 <read_submessage_format+0x5a>
 8020ce8:	f8d6 30ac 	ldr.w	r3, [r6, #172]	@ 0xac
 8020cec:	b13b      	cbz	r3, 8020cfe <read_submessage_format+0xe2>
 8020cee:	a906      	add	r1, sp, #24
 8020cf0:	a80c      	add	r0, sp, #48	@ 0x30
 8020cf2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8020cf6:	f7f9 fa73 	bl	801a1e0 <uxr_deserialize_BaseObjectRequest>
 8020cfa:	bb60      	cbnz	r0, 8020d56 <read_submessage_format+0x13a>
 8020cfc:	69e2      	ldr	r2, [r4, #28]
 8020cfe:	68a3      	ldr	r3, [r4, #8]
 8020d00:	442b      	add	r3, r5
 8020d02:	60a3      	str	r3, [r4, #8]
 8020d04:	2a00      	cmp	r2, #0
 8020d06:	d1b4      	bne.n	8020c72 <read_submessage_format+0x56>
 8020d08:	e7b5      	b.n	8020c76 <read_submessage_format+0x5a>
 8020d0a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020d0c:	a80c      	add	r0, sp, #48	@ 0x30
 8020d0e:	eba8 0803 	sub.w	r8, r8, r3
 8020d12:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8020d16:	44a8      	add	r8, r5
 8020d18:	1a52      	subs	r2, r2, r1
 8020d1a:	f7f3 f9bd 	bl	8014098 <ucdr_init_buffer>
 8020d1e:	a80c      	add	r0, sp, #48	@ 0x30
 8020d20:	fa1f f888 	uxth.w	r8, r8
 8020d24:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8020d28:	f7f3 f98a 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 8020d2c:	ab0c      	add	r3, sp, #48	@ 0x30
 8020d2e:	2108      	movs	r1, #8
 8020d30:	f8cd 8004 	str.w	r8, [sp, #4]
 8020d34:	9300      	str	r3, [sp, #0]
 8020d36:	463a      	mov	r2, r7
 8020d38:	f88d 1016 	strb.w	r1, [sp, #22]
 8020d3c:	ab06      	add	r3, sp, #24
 8020d3e:	f8d6 10a8 	ldr.w	r1, [r6, #168]	@ 0xa8
 8020d42:	4630      	mov	r0, r6
 8020d44:	9102      	str	r1, [sp, #8]
 8020d46:	9905      	ldr	r1, [sp, #20]
 8020d48:	f8d6 70a4 	ldr.w	r7, [r6, #164]	@ 0xa4
 8020d4c:	47b8      	blx	r7
 8020d4e:	2301      	movs	r3, #1
 8020d50:	f886 30b4 	strb.w	r3, [r6, #180]	@ 0xb4
 8020d54:	e7c4      	b.n	8020ce0 <read_submessage_format+0xc4>
 8020d56:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8020d5a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020d5c:	a80c      	add	r0, sp, #48	@ 0x30
 8020d5e:	1a52      	subs	r2, r2, r1
 8020d60:	eba8 0803 	sub.w	r8, r8, r3
 8020d64:	f7f3 f998 	bl	8014098 <ucdr_init_buffer>
 8020d68:	a80c      	add	r0, sp, #48	@ 0x30
 8020d6a:	44a8      	add	r8, r5
 8020d6c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8020d70:	f7f3 f966 	bl	8014040 <ucdr_set_on_full_buffer_callback>
 8020d74:	ab0c      	add	r3, sp, #48	@ 0x30
 8020d76:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8020d7a:	fa1f f888 	uxth.w	r8, r8
 8020d7e:	9300      	str	r3, [sp, #0]
 8020d80:	463a      	mov	r2, r7
 8020d82:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8020d86:	4630      	mov	r0, r6
 8020d88:	f8cd 8004 	str.w	r8, [sp, #4]
 8020d8c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8020d90:	2107      	movs	r1, #7
 8020d92:	f88d 1016 	strb.w	r1, [sp, #22]
 8020d96:	b29b      	uxth	r3, r3
 8020d98:	f8d6 10b0 	ldr.w	r1, [r6, #176]	@ 0xb0
 8020d9c:	9102      	str	r1, [sp, #8]
 8020d9e:	9905      	ldr	r1, [sp, #20]
 8020da0:	f8d6 70ac 	ldr.w	r7, [r6, #172]	@ 0xac
 8020da4:	47b8      	blx	r7
 8020da6:	2301      	movs	r3, #1
 8020da8:	f886 30b4 	strb.w	r3, [r6, #180]	@ 0xb4
 8020dac:	e7a6      	b.n	8020cfc <read_submessage_format+0xe0>
 8020dae:	bf00      	nop

08020db0 <uxr_seq_num_add>:
 8020db0:	4408      	add	r0, r1
 8020db2:	b280      	uxth	r0, r0
 8020db4:	4770      	bx	lr
 8020db6:	bf00      	nop

08020db8 <uxr_seq_num_sub>:
 8020db8:	1a40      	subs	r0, r0, r1
 8020dba:	b280      	uxth	r0, r0
 8020dbc:	4770      	bx	lr
 8020dbe:	bf00      	nop

08020dc0 <uxr_seq_num_cmp>:
 8020dc0:	4288      	cmp	r0, r1
 8020dc2:	d011      	beq.n	8020de8 <uxr_seq_num_cmp+0x28>
 8020dc4:	d309      	bcc.n	8020dda <uxr_seq_num_cmp+0x1a>
 8020dc6:	4288      	cmp	r0, r1
 8020dc8:	d910      	bls.n	8020dec <uxr_seq_num_cmp+0x2c>
 8020dca:	1a40      	subs	r0, r0, r1
 8020dcc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8020dd0:	bfd4      	ite	le
 8020dd2:	2001      	movle	r0, #1
 8020dd4:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8020dd8:	4770      	bx	lr
 8020dda:	1a0b      	subs	r3, r1, r0
 8020ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8020de0:	daf1      	bge.n	8020dc6 <uxr_seq_num_cmp+0x6>
 8020de2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020de6:	4770      	bx	lr
 8020de8:	2000      	movs	r0, #0
 8020dea:	4770      	bx	lr
 8020dec:	2001      	movs	r0, #1
 8020dee:	4770      	bx	lr

08020df0 <rcl_get_default_domain_id>:
 8020df0:	b530      	push	{r4, r5, lr}
 8020df2:	2300      	movs	r3, #0
 8020df4:	b083      	sub	sp, #12
 8020df6:	9300      	str	r3, [sp, #0]
 8020df8:	b1d0      	cbz	r0, 8020e30 <rcl_get_default_domain_id+0x40>
 8020dfa:	4604      	mov	r4, r0
 8020dfc:	4669      	mov	r1, sp
 8020dfe:	4815      	ldr	r0, [pc, #84]	@ (8020e54 <rcl_get_default_domain_id+0x64>)
 8020e00:	f7fc feda 	bl	801dbb8 <rcutils_get_env>
 8020e04:	4602      	mov	r2, r0
 8020e06:	b110      	cbz	r0, 8020e0e <rcl_get_default_domain_id+0x1e>
 8020e08:	2001      	movs	r0, #1
 8020e0a:	b003      	add	sp, #12
 8020e0c:	bd30      	pop	{r4, r5, pc}
 8020e0e:	9b00      	ldr	r3, [sp, #0]
 8020e10:	b18b      	cbz	r3, 8020e36 <rcl_get_default_domain_id+0x46>
 8020e12:	7818      	ldrb	r0, [r3, #0]
 8020e14:	2800      	cmp	r0, #0
 8020e16:	d0f8      	beq.n	8020e0a <rcl_get_default_domain_id+0x1a>
 8020e18:	a901      	add	r1, sp, #4
 8020e1a:	4618      	mov	r0, r3
 8020e1c:	9201      	str	r2, [sp, #4]
 8020e1e:	f000 ff4b 	bl	8021cb8 <strtoul>
 8020e22:	4605      	mov	r5, r0
 8020e24:	b150      	cbz	r0, 8020e3c <rcl_get_default_domain_id+0x4c>
 8020e26:	1c43      	adds	r3, r0, #1
 8020e28:	d00d      	beq.n	8020e46 <rcl_get_default_domain_id+0x56>
 8020e2a:	2000      	movs	r0, #0
 8020e2c:	6025      	str	r5, [r4, #0]
 8020e2e:	e7ec      	b.n	8020e0a <rcl_get_default_domain_id+0x1a>
 8020e30:	200b      	movs	r0, #11
 8020e32:	b003      	add	sp, #12
 8020e34:	bd30      	pop	{r4, r5, pc}
 8020e36:	4618      	mov	r0, r3
 8020e38:	b003      	add	sp, #12
 8020e3a:	bd30      	pop	{r4, r5, pc}
 8020e3c:	9b01      	ldr	r3, [sp, #4]
 8020e3e:	781b      	ldrb	r3, [r3, #0]
 8020e40:	2b00      	cmp	r3, #0
 8020e42:	d0f2      	beq.n	8020e2a <rcl_get_default_domain_id+0x3a>
 8020e44:	e7e0      	b.n	8020e08 <rcl_get_default_domain_id+0x18>
 8020e46:	f001 fab5 	bl	80223b4 <__errno>
 8020e4a:	6803      	ldr	r3, [r0, #0]
 8020e4c:	2b22      	cmp	r3, #34	@ 0x22
 8020e4e:	d1ec      	bne.n	8020e2a <rcl_get_default_domain_id+0x3a>
 8020e50:	e7da      	b.n	8020e08 <rcl_get_default_domain_id+0x18>
 8020e52:	bf00      	nop
 8020e54:	0802590c 	.word	0x0802590c

08020e58 <rcl_expand_topic_name>:
 8020e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020e5c:	b08d      	sub	sp, #52	@ 0x34
 8020e5e:	4698      	mov	r8, r3
 8020e60:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8020e62:	9207      	str	r2, [sp, #28]
 8020e64:	2b00      	cmp	r3, #0
 8020e66:	bf18      	it	ne
 8020e68:	f1b8 0f00 	cmpne.w	r8, #0
 8020e6c:	bf0c      	ite	eq
 8020e6e:	2301      	moveq	r3, #1
 8020e70:	2300      	movne	r3, #0
 8020e72:	2a00      	cmp	r2, #0
 8020e74:	bf08      	it	eq
 8020e76:	f043 0301 	orreq.w	r3, r3, #1
 8020e7a:	2900      	cmp	r1, #0
 8020e7c:	bf08      	it	eq
 8020e7e:	f043 0301 	orreq.w	r3, r3, #1
 8020e82:	2b00      	cmp	r3, #0
 8020e84:	d13d      	bne.n	8020f02 <rcl_expand_topic_name+0xaa>
 8020e86:	fab0 f280 	clz	r2, r0
 8020e8a:	4604      	mov	r4, r0
 8020e8c:	0952      	lsrs	r2, r2, #5
 8020e8e:	2800      	cmp	r0, #0
 8020e90:	d037      	beq.n	8020f02 <rcl_expand_topic_name+0xaa>
 8020e92:	460f      	mov	r7, r1
 8020e94:	a90b      	add	r1, sp, #44	@ 0x2c
 8020e96:	f000 fa51 	bl	802133c <rcl_validate_topic_name>
 8020e9a:	4605      	mov	r5, r0
 8020e9c:	bb68      	cbnz	r0, 8020efa <rcl_expand_topic_name+0xa2>
 8020e9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020ea0:	2b00      	cmp	r3, #0
 8020ea2:	d137      	bne.n	8020f14 <rcl_expand_topic_name+0xbc>
 8020ea4:	4602      	mov	r2, r0
 8020ea6:	a90b      	add	r1, sp, #44	@ 0x2c
 8020ea8:	4638      	mov	r0, r7
 8020eaa:	f7fd fb1b 	bl	801e4e4 <rmw_validate_node_name>
 8020eae:	bb68      	cbnz	r0, 8020f0c <rcl_expand_topic_name+0xb4>
 8020eb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020eb2:	2b00      	cmp	r3, #0
 8020eb4:	d133      	bne.n	8020f1e <rcl_expand_topic_name+0xc6>
 8020eb6:	462a      	mov	r2, r5
 8020eb8:	a90b      	add	r1, sp, #44	@ 0x2c
 8020eba:	9807      	ldr	r0, [sp, #28]
 8020ebc:	f7fd faf4 	bl	801e4a8 <rmw_validate_namespace>
 8020ec0:	bb20      	cbnz	r0, 8020f0c <rcl_expand_topic_name+0xb4>
 8020ec2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8020ec4:	2d00      	cmp	r5, #0
 8020ec6:	f040 80a2 	bne.w	802100e <rcl_expand_topic_name+0x1b6>
 8020eca:	217b      	movs	r1, #123	@ 0x7b
 8020ecc:	4620      	mov	r0, r4
 8020ece:	f001 f98f 	bl	80221f0 <strchr>
 8020ed2:	7823      	ldrb	r3, [r4, #0]
 8020ed4:	4681      	mov	r9, r0
 8020ed6:	bb20      	cbnz	r0, 8020f22 <rcl_expand_topic_name+0xca>
 8020ed8:	2b2f      	cmp	r3, #47	@ 0x2f
 8020eda:	d122      	bne.n	8020f22 <rcl_expand_topic_name+0xca>
 8020edc:	ab19      	add	r3, sp, #100	@ 0x64
 8020ede:	e893 0003 	ldmia.w	r3, {r0, r1}
 8020ee2:	ab16      	add	r3, sp, #88	@ 0x58
 8020ee4:	e88d 0003 	stmia.w	sp, {r0, r1}
 8020ee8:	4620      	mov	r0, r4
 8020eea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8020eec:	f7fc ffc6 	bl	801de7c <rcutils_strdup>
 8020ef0:	2800      	cmp	r0, #0
 8020ef2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8020ef4:	bf08      	it	eq
 8020ef6:	250a      	moveq	r5, #10
 8020ef8:	6018      	str	r0, [r3, #0]
 8020efa:	4628      	mov	r0, r5
 8020efc:	b00d      	add	sp, #52	@ 0x34
 8020efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020f02:	250b      	movs	r5, #11
 8020f04:	4628      	mov	r0, r5
 8020f06:	b00d      	add	sp, #52	@ 0x34
 8020f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020f0c:	f7f9 fd72 	bl	801a9f4 <rcl_convert_rmw_ret_to_rcl_ret>
 8020f10:	4605      	mov	r5, r0
 8020f12:	e7f2      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 8020f14:	2567      	movs	r5, #103	@ 0x67
 8020f16:	4628      	mov	r0, r5
 8020f18:	b00d      	add	sp, #52	@ 0x34
 8020f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020f1e:	25c9      	movs	r5, #201	@ 0xc9
 8020f20:	e7eb      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 8020f22:	2b7e      	cmp	r3, #126	@ 0x7e
 8020f24:	d075      	beq.n	8021012 <rcl_expand_topic_name+0x1ba>
 8020f26:	f1b9 0f00 	cmp.w	r9, #0
 8020f2a:	f000 80c2 	beq.w	80210b2 <rcl_expand_topic_name+0x25a>
 8020f2e:	2300      	movs	r3, #0
 8020f30:	46a2      	mov	sl, r4
 8020f32:	461e      	mov	r6, r3
 8020f34:	9508      	str	r5, [sp, #32]
 8020f36:	4655      	mov	r5, sl
 8020f38:	9409      	str	r4, [sp, #36]	@ 0x24
 8020f3a:	46b2      	mov	sl, r6
 8020f3c:	464c      	mov	r4, r9
 8020f3e:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8020f42:	2c00      	cmp	r4, #0
 8020f44:	f000 80ae 	beq.w	80210a4 <rcl_expand_topic_name+0x24c>
 8020f48:	217d      	movs	r1, #125	@ 0x7d
 8020f4a:	4628      	mov	r0, r5
 8020f4c:	f001 f950 	bl	80221f0 <strchr>
 8020f50:	eba0 0904 	sub.w	r9, r0, r4
 8020f54:	4621      	mov	r1, r4
 8020f56:	4869      	ldr	r0, [pc, #420]	@ (80210fc <rcl_expand_topic_name+0x2a4>)
 8020f58:	f109 0601 	add.w	r6, r9, #1
 8020f5c:	4632      	mov	r2, r6
 8020f5e:	f001 f954 	bl	802220a <strncmp>
 8020f62:	2800      	cmp	r0, #0
 8020f64:	d051      	beq.n	802100a <rcl_expand_topic_name+0x1b2>
 8020f66:	4632      	mov	r2, r6
 8020f68:	4621      	mov	r1, r4
 8020f6a:	4865      	ldr	r0, [pc, #404]	@ (8021100 <rcl_expand_topic_name+0x2a8>)
 8020f6c:	f001 f94d 	bl	802220a <strncmp>
 8020f70:	b128      	cbz	r0, 8020f7e <rcl_expand_topic_name+0x126>
 8020f72:	4632      	mov	r2, r6
 8020f74:	4621      	mov	r1, r4
 8020f76:	4863      	ldr	r0, [pc, #396]	@ (8021104 <rcl_expand_topic_name+0x2ac>)
 8020f78:	f001 f947 	bl	802220a <strncmp>
 8020f7c:	bb38      	cbnz	r0, 8020fce <rcl_expand_topic_name+0x176>
 8020f7e:	46d9      	mov	r9, fp
 8020f80:	ab18      	add	r3, sp, #96	@ 0x60
 8020f82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8020f86:	ab16      	add	r3, sp, #88	@ 0x58
 8020f88:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8020f8c:	4620      	mov	r0, r4
 8020f8e:	4631      	mov	r1, r6
 8020f90:	cb0c      	ldmia	r3, {r2, r3}
 8020f92:	f7fc ff95 	bl	801dec0 <rcutils_strndup>
 8020f96:	4604      	mov	r4, r0
 8020f98:	2800      	cmp	r0, #0
 8020f9a:	f000 80a3 	beq.w	80210e4 <rcl_expand_topic_name+0x28c>
 8020f9e:	464a      	mov	r2, r9
 8020fa0:	4628      	mov	r0, r5
 8020fa2:	ab16      	add	r3, sp, #88	@ 0x58
 8020fa4:	4621      	mov	r1, r4
 8020fa6:	f7fc fe69 	bl	801dc7c <rcutils_repl_str>
 8020faa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020fac:	4605      	mov	r5, r0
 8020fae:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8020fb0:	4620      	mov	r0, r4
 8020fb2:	4798      	blx	r3
 8020fb4:	4650      	mov	r0, sl
 8020fb6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8020fb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020fba:	4798      	blx	r3
 8020fbc:	2d00      	cmp	r5, #0
 8020fbe:	d06c      	beq.n	802109a <rcl_expand_topic_name+0x242>
 8020fc0:	217b      	movs	r1, #123	@ 0x7b
 8020fc2:	4628      	mov	r0, r5
 8020fc4:	f001 f914 	bl	80221f0 <strchr>
 8020fc8:	46aa      	mov	sl, r5
 8020fca:	4604      	mov	r4, r0
 8020fcc:	e7b9      	b.n	8020f42 <rcl_expand_topic_name+0xea>
 8020fce:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8020fd2:	1c61      	adds	r1, r4, #1
 8020fd4:	4640      	mov	r0, r8
 8020fd6:	f7fd f88b 	bl	801e0f0 <rcutils_string_map_getn>
 8020fda:	4681      	mov	r9, r0
 8020fdc:	2800      	cmp	r0, #0
 8020fde:	d1cf      	bne.n	8020f80 <rcl_expand_topic_name+0x128>
 8020fe0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8020fe2:	aa18      	add	r2, sp, #96	@ 0x60
 8020fe4:	2569      	movs	r5, #105	@ 0x69
 8020fe6:	6018      	str	r0, [r3, #0]
 8020fe8:	ab16      	add	r3, sp, #88	@ 0x58
 8020fea:	ca07      	ldmia	r2, {r0, r1, r2}
 8020fec:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8020ff0:	4631      	mov	r1, r6
 8020ff2:	4620      	mov	r0, r4
 8020ff4:	cb0c      	ldmia	r3, {r2, r3}
 8020ff6:	f7fc ff63 	bl	801dec0 <rcutils_strndup>
 8020ffa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020ffc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8020ffe:	4798      	blx	r3
 8021000:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8021002:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8021004:	4650      	mov	r0, sl
 8021006:	4798      	blx	r3
 8021008:	e777      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 802100a:	46b9      	mov	r9, r7
 802100c:	e7b8      	b.n	8020f80 <rcl_expand_topic_name+0x128>
 802100e:	25ca      	movs	r5, #202	@ 0xca
 8021010:	e773      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 8021012:	9e07      	ldr	r6, [sp, #28]
 8021014:	4630      	mov	r0, r6
 8021016:	f7df f96d 	bl	80002f4 <strlen>
 802101a:	4a3b      	ldr	r2, [pc, #236]	@ (8021108 <rcl_expand_topic_name+0x2b0>)
 802101c:	4b3b      	ldr	r3, [pc, #236]	@ (802110c <rcl_expand_topic_name+0x2b4>)
 802101e:	9603      	str	r6, [sp, #12]
 8021020:	2801      	cmp	r0, #1
 8021022:	bf18      	it	ne
 8021024:	4613      	movne	r3, r2
 8021026:	9704      	str	r7, [sp, #16]
 8021028:	9302      	str	r3, [sp, #8]
 802102a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 802102c:	9300      	str	r3, [sp, #0]
 802102e:	1c63      	adds	r3, r4, #1
 8021030:	9305      	str	r3, [sp, #20]
 8021032:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8021036:	9301      	str	r3, [sp, #4]
 8021038:	ab16      	add	r3, sp, #88	@ 0x58
 802103a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802103c:	f7fc fde4 	bl	801dc08 <rcutils_format_string_limit>
 8021040:	4606      	mov	r6, r0
 8021042:	b350      	cbz	r0, 802109a <rcl_expand_topic_name+0x242>
 8021044:	f1b9 0f00 	cmp.w	r9, #0
 8021048:	d005      	beq.n	8021056 <rcl_expand_topic_name+0x1fe>
 802104a:	217b      	movs	r1, #123	@ 0x7b
 802104c:	46b2      	mov	sl, r6
 802104e:	f001 f8cf 	bl	80221f0 <strchr>
 8021052:	4681      	mov	r9, r0
 8021054:	e76e      	b.n	8020f34 <rcl_expand_topic_name+0xdc>
 8021056:	7833      	ldrb	r3, [r6, #0]
 8021058:	2b2f      	cmp	r3, #47	@ 0x2f
 802105a:	d01b      	beq.n	8021094 <rcl_expand_topic_name+0x23c>
 802105c:	9c07      	ldr	r4, [sp, #28]
 802105e:	4620      	mov	r0, r4
 8021060:	f7df f948 	bl	80002f4 <strlen>
 8021064:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8021068:	4a29      	ldr	r2, [pc, #164]	@ (8021110 <rcl_expand_topic_name+0x2b8>)
 802106a:	9301      	str	r3, [sp, #4]
 802106c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 802106e:	9604      	str	r6, [sp, #16]
 8021070:	9300      	str	r3, [sp, #0]
 8021072:	4b28      	ldr	r3, [pc, #160]	@ (8021114 <rcl_expand_topic_name+0x2bc>)
 8021074:	9403      	str	r4, [sp, #12]
 8021076:	2801      	cmp	r0, #1
 8021078:	bf18      	it	ne
 802107a:	4613      	movne	r3, r2
 802107c:	9302      	str	r3, [sp, #8]
 802107e:	ab16      	add	r3, sp, #88	@ 0x58
 8021080:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8021082:	f7fc fdc1 	bl	801dc08 <rcutils_format_string_limit>
 8021086:	4603      	mov	r3, r0
 8021088:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 802108a:	4630      	mov	r0, r6
 802108c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802108e:	461e      	mov	r6, r3
 8021090:	4790      	blx	r2
 8021092:	b116      	cbz	r6, 802109a <rcl_expand_topic_name+0x242>
 8021094:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8021096:	601e      	str	r6, [r3, #0]
 8021098:	e72f      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 802109a:	2300      	movs	r3, #0
 802109c:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 802109e:	250a      	movs	r5, #10
 80210a0:	6013      	str	r3, [r2, #0]
 80210a2:	e72a      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 80210a4:	4653      	mov	r3, sl
 80210a6:	4656      	mov	r6, sl
 80210a8:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 80210ac:	2b00      	cmp	r3, #0
 80210ae:	d1d2      	bne.n	8021056 <rcl_expand_topic_name+0x1fe>
 80210b0:	7823      	ldrb	r3, [r4, #0]
 80210b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80210b4:	d01e      	beq.n	80210f4 <rcl_expand_topic_name+0x29c>
 80210b6:	9e07      	ldr	r6, [sp, #28]
 80210b8:	4630      	mov	r0, r6
 80210ba:	f7df f91b 	bl	80002f4 <strlen>
 80210be:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80210c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80210c4:	9603      	str	r6, [sp, #12]
 80210c6:	9404      	str	r4, [sp, #16]
 80210c8:	e9cd 2300 	strd	r2, r3, [sp]
 80210cc:	4a10      	ldr	r2, [pc, #64]	@ (8021110 <rcl_expand_topic_name+0x2b8>)
 80210ce:	4b11      	ldr	r3, [pc, #68]	@ (8021114 <rcl_expand_topic_name+0x2bc>)
 80210d0:	2801      	cmp	r0, #1
 80210d2:	bf18      	it	ne
 80210d4:	4613      	movne	r3, r2
 80210d6:	9302      	str	r3, [sp, #8]
 80210d8:	ab16      	add	r3, sp, #88	@ 0x58
 80210da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80210dc:	f7fc fd94 	bl	801dc08 <rcutils_format_string_limit>
 80210e0:	4606      	mov	r6, r0
 80210e2:	e7d6      	b.n	8021092 <rcl_expand_topic_name+0x23a>
 80210e4:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	@ 0x68
 80210e8:	4650      	mov	r0, sl
 80210ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80210ec:	6014      	str	r4, [r2, #0]
 80210ee:	250a      	movs	r5, #10
 80210f0:	4798      	blx	r3
 80210f2:	e702      	b.n	8020efa <rcl_expand_topic_name+0xa2>
 80210f4:	2300      	movs	r3, #0
 80210f6:	461e      	mov	r6, r3
 80210f8:	e7cc      	b.n	8021094 <rcl_expand_topic_name+0x23c>
 80210fa:	bf00      	nop
 80210fc:	08025924 	.word	0x08025924
 8021100:	0802592c 	.word	0x0802592c
 8021104:	08025934 	.word	0x08025934
 8021108:	0802591c 	.word	0x0802591c
 802110c:	080248d8 	.word	0x080248d8
 8021110:	0802526c 	.word	0x0802526c
 8021114:	080248e8 	.word	0x080248e8

08021118 <rcl_get_default_topic_name_substitutions>:
 8021118:	2800      	cmp	r0, #0
 802111a:	bf0c      	ite	eq
 802111c:	200b      	moveq	r0, #11
 802111e:	2000      	movne	r0, #0
 8021120:	4770      	bx	lr
 8021122:	bf00      	nop

08021124 <rcl_get_zero_initialized_guard_condition>:
 8021124:	4a03      	ldr	r2, [pc, #12]	@ (8021134 <rcl_get_zero_initialized_guard_condition+0x10>)
 8021126:	4603      	mov	r3, r0
 8021128:	e892 0003 	ldmia.w	r2, {r0, r1}
 802112c:	e883 0003 	stmia.w	r3, {r0, r1}
 8021130:	4618      	mov	r0, r3
 8021132:	4770      	bx	lr
 8021134:	08025940 	.word	0x08025940

08021138 <rcl_guard_condition_init>:
 8021138:	b082      	sub	sp, #8
 802113a:	b5f0      	push	{r4, r5, r6, r7, lr}
 802113c:	b087      	sub	sp, #28
 802113e:	4604      	mov	r4, r0
 8021140:	460d      	mov	r5, r1
 8021142:	f10d 0e30 	add.w	lr, sp, #48	@ 0x30
 8021146:	f10d 0c04 	add.w	ip, sp, #4
 802114a:	e9ce 2300 	strd	r2, r3, [lr]
 802114e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8021152:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8021156:	f8de 3000 	ldr.w	r3, [lr]
 802115a:	a801      	add	r0, sp, #4
 802115c:	f8cc 3000 	str.w	r3, [ip]
 8021160:	f7f4 f93a 	bl	80153d8 <rcutils_allocator_is_valid>
 8021164:	b354      	cbz	r4, 80211bc <rcl_guard_condition_init+0x84>
 8021166:	f080 0301 	eor.w	r3, r0, #1
 802116a:	b2db      	uxtb	r3, r3
 802116c:	bb33      	cbnz	r3, 80211bc <rcl_guard_condition_init+0x84>
 802116e:	6866      	ldr	r6, [r4, #4]
 8021170:	b9ee      	cbnz	r6, 80211ae <rcl_guard_condition_init+0x76>
 8021172:	b31d      	cbz	r5, 80211bc <rcl_guard_condition_init+0x84>
 8021174:	4628      	mov	r0, r5
 8021176:	f7f9 fc5b 	bl	801aa30 <rcl_context_is_valid>
 802117a:	b308      	cbz	r0, 80211c0 <rcl_guard_condition_init+0x88>
 802117c:	9b01      	ldr	r3, [sp, #4]
 802117e:	201c      	movs	r0, #28
 8021180:	9905      	ldr	r1, [sp, #20]
 8021182:	4798      	blx	r3
 8021184:	4607      	mov	r7, r0
 8021186:	6060      	str	r0, [r4, #4]
 8021188:	b310      	cbz	r0, 80211d0 <rcl_guard_condition_init+0x98>
 802118a:	6828      	ldr	r0, [r5, #0]
 802118c:	3028      	adds	r0, #40	@ 0x28
 802118e:	f000 faab 	bl	80216e8 <rmw_create_guard_condition>
 8021192:	6038      	str	r0, [r7, #0]
 8021194:	6860      	ldr	r0, [r4, #4]
 8021196:	6807      	ldr	r7, [r0, #0]
 8021198:	b1a7      	cbz	r7, 80211c4 <rcl_guard_condition_init+0x8c>
 802119a:	2301      	movs	r3, #1
 802119c:	ac01      	add	r4, sp, #4
 802119e:	f100 0708 	add.w	r7, r0, #8
 80211a2:	7103      	strb	r3, [r0, #4]
 80211a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80211a6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80211a8:	6823      	ldr	r3, [r4, #0]
 80211aa:	603b      	str	r3, [r7, #0]
 80211ac:	e000      	b.n	80211b0 <rcl_guard_condition_init+0x78>
 80211ae:	2664      	movs	r6, #100	@ 0x64
 80211b0:	4630      	mov	r0, r6
 80211b2:	b007      	add	sp, #28
 80211b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80211b8:	b002      	add	sp, #8
 80211ba:	4770      	bx	lr
 80211bc:	260b      	movs	r6, #11
 80211be:	e7f7      	b.n	80211b0 <rcl_guard_condition_init+0x78>
 80211c0:	2665      	movs	r6, #101	@ 0x65
 80211c2:	e7f5      	b.n	80211b0 <rcl_guard_condition_init+0x78>
 80211c4:	9b02      	ldr	r3, [sp, #8]
 80211c6:	2601      	movs	r6, #1
 80211c8:	9905      	ldr	r1, [sp, #20]
 80211ca:	4798      	blx	r3
 80211cc:	6067      	str	r7, [r4, #4]
 80211ce:	e7ef      	b.n	80211b0 <rcl_guard_condition_init+0x78>
 80211d0:	260a      	movs	r6, #10
 80211d2:	e7ed      	b.n	80211b0 <rcl_guard_condition_init+0x78>

080211d4 <rcl_guard_condition_init_from_rmw>:
 80211d4:	b082      	sub	sp, #8
 80211d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80211da:	b086      	sub	sp, #24
 80211dc:	4604      	mov	r4, r0
 80211de:	460e      	mov	r6, r1
 80211e0:	4615      	mov	r5, r2
 80211e2:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 80211e6:	f10d 0e04 	add.w	lr, sp, #4
 80211ea:	f84c 3f04 	str.w	r3, [ip, #4]!
 80211ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80211f2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80211f6:	f8dc 3000 	ldr.w	r3, [ip]
 80211fa:	a801      	add	r0, sp, #4
 80211fc:	f8ce 3000 	str.w	r3, [lr]
 8021200:	f7f4 f8ea 	bl	80153d8 <rcutils_allocator_is_valid>
 8021204:	f080 0301 	eor.w	r3, r0, #1
 8021208:	b2db      	uxtb	r3, r3
 802120a:	bb3b      	cbnz	r3, 802125c <rcl_guard_condition_init_from_rmw+0x88>
 802120c:	b334      	cbz	r4, 802125c <rcl_guard_condition_init_from_rmw+0x88>
 802120e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8021212:	f1b8 0f00 	cmp.w	r8, #0
 8021216:	d11a      	bne.n	802124e <rcl_guard_condition_init_from_rmw+0x7a>
 8021218:	b305      	cbz	r5, 802125c <rcl_guard_condition_init_from_rmw+0x88>
 802121a:	4628      	mov	r0, r5
 802121c:	f7f9 fc08 	bl	801aa30 <rcl_context_is_valid>
 8021220:	b1f0      	cbz	r0, 8021260 <rcl_guard_condition_init_from_rmw+0x8c>
 8021222:	9b01      	ldr	r3, [sp, #4]
 8021224:	201c      	movs	r0, #28
 8021226:	9905      	ldr	r1, [sp, #20]
 8021228:	4798      	blx	r3
 802122a:	4607      	mov	r7, r0
 802122c:	6060      	str	r0, [r4, #4]
 802122e:	b320      	cbz	r0, 802127a <rcl_guard_condition_init_from_rmw+0xa6>
 8021230:	b1c6      	cbz	r6, 8021264 <rcl_guard_condition_init_from_rmw+0x90>
 8021232:	6006      	str	r6, [r0, #0]
 8021234:	f880 8004 	strb.w	r8, [r0, #4]
 8021238:	ac01      	add	r4, sp, #4
 802123a:	f107 0c08 	add.w	ip, r7, #8
 802123e:	2500      	movs	r5, #0
 8021240:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8021242:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8021246:	6823      	ldr	r3, [r4, #0]
 8021248:	f8cc 3000 	str.w	r3, [ip]
 802124c:	e000      	b.n	8021250 <rcl_guard_condition_init_from_rmw+0x7c>
 802124e:	2564      	movs	r5, #100	@ 0x64
 8021250:	4628      	mov	r0, r5
 8021252:	b006      	add	sp, #24
 8021254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021258:	b002      	add	sp, #8
 802125a:	4770      	bx	lr
 802125c:	250b      	movs	r5, #11
 802125e:	e7f7      	b.n	8021250 <rcl_guard_condition_init_from_rmw+0x7c>
 8021260:	2565      	movs	r5, #101	@ 0x65
 8021262:	e7f5      	b.n	8021250 <rcl_guard_condition_init_from_rmw+0x7c>
 8021264:	6828      	ldr	r0, [r5, #0]
 8021266:	3028      	adds	r0, #40	@ 0x28
 8021268:	f000 fa3e 	bl	80216e8 <rmw_create_guard_condition>
 802126c:	6038      	str	r0, [r7, #0]
 802126e:	6867      	ldr	r7, [r4, #4]
 8021270:	683e      	ldr	r6, [r7, #0]
 8021272:	b126      	cbz	r6, 802127e <rcl_guard_condition_init_from_rmw+0xaa>
 8021274:	2301      	movs	r3, #1
 8021276:	713b      	strb	r3, [r7, #4]
 8021278:	e7de      	b.n	8021238 <rcl_guard_condition_init_from_rmw+0x64>
 802127a:	250a      	movs	r5, #10
 802127c:	e7e8      	b.n	8021250 <rcl_guard_condition_init_from_rmw+0x7c>
 802127e:	9b02      	ldr	r3, [sp, #8]
 8021280:	4638      	mov	r0, r7
 8021282:	9905      	ldr	r1, [sp, #20]
 8021284:	2501      	movs	r5, #1
 8021286:	4798      	blx	r3
 8021288:	6066      	str	r6, [r4, #4]
 802128a:	e7e1      	b.n	8021250 <rcl_guard_condition_init_from_rmw+0x7c>

0802128c <rcl_guard_condition_fini>:
 802128c:	b570      	push	{r4, r5, r6, lr}
 802128e:	b082      	sub	sp, #8
 8021290:	b1f0      	cbz	r0, 80212d0 <rcl_guard_condition_fini+0x44>
 8021292:	6843      	ldr	r3, [r0, #4]
 8021294:	4604      	mov	r4, r0
 8021296:	b163      	cbz	r3, 80212b2 <rcl_guard_condition_fini+0x26>
 8021298:	6818      	ldr	r0, [r3, #0]
 802129a:	68de      	ldr	r6, [r3, #12]
 802129c:	6999      	ldr	r1, [r3, #24]
 802129e:	b160      	cbz	r0, 80212ba <rcl_guard_condition_fini+0x2e>
 80212a0:	791d      	ldrb	r5, [r3, #4]
 80212a2:	b965      	cbnz	r5, 80212be <rcl_guard_condition_fini+0x32>
 80212a4:	4618      	mov	r0, r3
 80212a6:	47b0      	blx	r6
 80212a8:	2300      	movs	r3, #0
 80212aa:	4628      	mov	r0, r5
 80212ac:	6063      	str	r3, [r4, #4]
 80212ae:	b002      	add	sp, #8
 80212b0:	bd70      	pop	{r4, r5, r6, pc}
 80212b2:	461d      	mov	r5, r3
 80212b4:	4628      	mov	r0, r5
 80212b6:	b002      	add	sp, #8
 80212b8:	bd70      	pop	{r4, r5, r6, pc}
 80212ba:	4605      	mov	r5, r0
 80212bc:	e7f2      	b.n	80212a4 <rcl_guard_condition_fini+0x18>
 80212be:	9101      	str	r1, [sp, #4]
 80212c0:	f000 fa28 	bl	8021714 <rmw_destroy_guard_condition>
 80212c4:	1e05      	subs	r5, r0, #0
 80212c6:	6863      	ldr	r3, [r4, #4]
 80212c8:	9901      	ldr	r1, [sp, #4]
 80212ca:	bf18      	it	ne
 80212cc:	2501      	movne	r5, #1
 80212ce:	e7e9      	b.n	80212a4 <rcl_guard_condition_fini+0x18>
 80212d0:	250b      	movs	r5, #11
 80212d2:	4628      	mov	r0, r5
 80212d4:	b002      	add	sp, #8
 80212d6:	bd70      	pop	{r4, r5, r6, pc}

080212d8 <rcl_guard_condition_get_default_options>:
 80212d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80212da:	b087      	sub	sp, #28
 80212dc:	4606      	mov	r6, r0
 80212de:	4c0b      	ldr	r4, [pc, #44]	@ (802130c <rcl_guard_condition_get_default_options+0x34>)
 80212e0:	4668      	mov	r0, sp
 80212e2:	f7f4 f86b 	bl	80153bc <rcutils_get_default_allocator>
 80212e6:	46ee      	mov	lr, sp
 80212e8:	46a4      	mov	ip, r4
 80212ea:	4625      	mov	r5, r4
 80212ec:	4634      	mov	r4, r6
 80212ee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80212f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80212f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80212f8:	f8de 7000 	ldr.w	r7, [lr]
 80212fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80212fe:	4630      	mov	r0, r6
 8021300:	f8cc 7000 	str.w	r7, [ip]
 8021304:	6027      	str	r7, [r4, #0]
 8021306:	b007      	add	sp, #28
 8021308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802130a:	bf00      	nop
 802130c:	24069590 	.word	0x24069590

08021310 <rcl_trigger_guard_condition>:
 8021310:	b148      	cbz	r0, 8021326 <rcl_trigger_guard_condition+0x16>
 8021312:	b508      	push	{r3, lr}
 8021314:	6843      	ldr	r3, [r0, #4]
 8021316:	b143      	cbz	r3, 802132a <rcl_trigger_guard_condition+0x1a>
 8021318:	6818      	ldr	r0, [r3, #0]
 802131a:	f000 fa0f 	bl	802173c <rmw_trigger_guard_condition>
 802131e:	3800      	subs	r0, #0
 8021320:	bf18      	it	ne
 8021322:	2001      	movne	r0, #1
 8021324:	bd08      	pop	{r3, pc}
 8021326:	200b      	movs	r0, #11
 8021328:	4770      	bx	lr
 802132a:	200b      	movs	r0, #11
 802132c:	bd08      	pop	{r3, pc}
 802132e:	bf00      	nop

08021330 <rcl_guard_condition_get_rmw_handle>:
 8021330:	b110      	cbz	r0, 8021338 <rcl_guard_condition_get_rmw_handle+0x8>
 8021332:	6840      	ldr	r0, [r0, #4]
 8021334:	b100      	cbz	r0, 8021338 <rcl_guard_condition_get_rmw_handle+0x8>
 8021336:	6800      	ldr	r0, [r0, #0]
 8021338:	4770      	bx	lr
 802133a:	bf00      	nop

0802133c <rcl_validate_topic_name>:
 802133c:	2800      	cmp	r0, #0
 802133e:	f000 8089 	beq.w	8021454 <rcl_validate_topic_name+0x118>
 8021342:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021346:	460e      	mov	r6, r1
 8021348:	2900      	cmp	r1, #0
 802134a:	f000 8085 	beq.w	8021458 <rcl_validate_topic_name+0x11c>
 802134e:	4604      	mov	r4, r0
 8021350:	4617      	mov	r7, r2
 8021352:	f7de ffcf 	bl	80002f4 <strlen>
 8021356:	b1b0      	cbz	r0, 8021386 <rcl_validate_topic_name+0x4a>
 8021358:	f894 e000 	ldrb.w	lr, [r4]
 802135c:	f8df c160 	ldr.w	ip, [pc, #352]	@ 80214c0 <rcl_validate_topic_name+0x184>
 8021360:	f81c 300e 	ldrb.w	r3, [ip, lr]
 8021364:	f013 0304 	ands.w	r3, r3, #4
 8021368:	d139      	bne.n	80213de <rcl_validate_topic_name+0xa2>
 802136a:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 802136e:	f814 2008 	ldrb.w	r2, [r4, r8]
 8021372:	2a2f      	cmp	r2, #47	@ 0x2f
 8021374:	d10f      	bne.n	8021396 <rcl_validate_topic_name+0x5a>
 8021376:	2202      	movs	r2, #2
 8021378:	6032      	str	r2, [r6, #0]
 802137a:	b3a7      	cbz	r7, 80213e6 <rcl_validate_topic_name+0xaa>
 802137c:	4618      	mov	r0, r3
 802137e:	f8c7 8000 	str.w	r8, [r7]
 8021382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021386:	2301      	movs	r3, #1
 8021388:	6033      	str	r3, [r6, #0]
 802138a:	b367      	cbz	r7, 80213e6 <rcl_validate_topic_name+0xaa>
 802138c:	2300      	movs	r3, #0
 802138e:	4618      	mov	r0, r3
 8021390:	603b      	str	r3, [r7, #0]
 8021392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021396:	f104 3aff 	add.w	sl, r4, #4294967295	@ 0xffffffff
 802139a:	461d      	mov	r5, r3
 802139c:	4619      	mov	r1, r3
 802139e:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 80213a2:	f1a2 0930 	sub.w	r9, r2, #48	@ 0x30
 80213a6:	f1b9 0f09 	cmp.w	r9, #9
 80213aa:	d91f      	bls.n	80213ec <rcl_validate_topic_name+0xb0>
 80213ac:	f022 0920 	bic.w	r9, r2, #32
 80213b0:	f1a9 0941 	sub.w	r9, r9, #65	@ 0x41
 80213b4:	f1b9 0f19 	cmp.w	r9, #25
 80213b8:	d918      	bls.n	80213ec <rcl_validate_topic_name+0xb0>
 80213ba:	2a5f      	cmp	r2, #95	@ 0x5f
 80213bc:	d024      	beq.n	8021408 <rcl_validate_topic_name+0xcc>
 80213be:	2a2f      	cmp	r2, #47	@ 0x2f
 80213c0:	d058      	beq.n	8021474 <rcl_validate_topic_name+0x138>
 80213c2:	2a7e      	cmp	r2, #126	@ 0x7e
 80213c4:	d04a      	beq.n	802145c <rcl_validate_topic_name+0x120>
 80213c6:	2a7b      	cmp	r2, #123	@ 0x7b
 80213c8:	d05b      	beq.n	8021482 <rcl_validate_topic_name+0x146>
 80213ca:	2a7d      	cmp	r2, #125	@ 0x7d
 80213cc:	d169      	bne.n	80214a2 <rcl_validate_topic_name+0x166>
 80213ce:	2d00      	cmp	r5, #0
 80213d0:	d15c      	bne.n	802148c <rcl_validate_topic_name+0x150>
 80213d2:	2305      	movs	r3, #5
 80213d4:	6033      	str	r3, [r6, #0]
 80213d6:	b137      	cbz	r7, 80213e6 <rcl_validate_topic_name+0xaa>
 80213d8:	2000      	movs	r0, #0
 80213da:	6039      	str	r1, [r7, #0]
 80213dc:	e7d9      	b.n	8021392 <rcl_validate_topic_name+0x56>
 80213de:	2304      	movs	r3, #4
 80213e0:	6033      	str	r3, [r6, #0]
 80213e2:	2f00      	cmp	r7, #0
 80213e4:	d1d2      	bne.n	802138c <rcl_validate_topic_name+0x50>
 80213e6:	2000      	movs	r0, #0
 80213e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80213ec:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80213f0:	0752      	lsls	r2, r2, #29
 80213f2:	d509      	bpl.n	8021408 <rcl_validate_topic_name+0xcc>
 80213f4:	2900      	cmp	r1, #0
 80213f6:	bf0c      	ite	eq
 80213f8:	2200      	moveq	r2, #0
 80213fa:	f005 0201 	andne.w	r2, r5, #1
 80213fe:	b11a      	cbz	r2, 8021408 <rcl_validate_topic_name+0xcc>
 8021400:	1e4d      	subs	r5, r1, #1
 8021402:	429d      	cmp	r5, r3
 8021404:	d031      	beq.n	802146a <rcl_validate_topic_name+0x12e>
 8021406:	4615      	mov	r5, r2
 8021408:	3101      	adds	r1, #1
 802140a:	4288      	cmp	r0, r1
 802140c:	d1c7      	bne.n	802139e <rcl_validate_topic_name+0x62>
 802140e:	2d00      	cmp	r5, #0
 8021410:	d142      	bne.n	8021498 <rcl_validate_topic_name+0x15c>
 8021412:	4628      	mov	r0, r5
 8021414:	2301      	movs	r3, #1
 8021416:	e00c      	b.n	8021432 <rcl_validate_topic_name+0xf6>
 8021418:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 802141c:	d101      	bne.n	8021422 <rcl_validate_topic_name+0xe6>
 802141e:	2801      	cmp	r0, #1
 8021420:	d047      	beq.n	80214b2 <rcl_validate_topic_name+0x176>
 8021422:	1c5a      	adds	r2, r3, #1
 8021424:	428b      	cmp	r3, r1
 8021426:	f100 0001 	add.w	r0, r0, #1
 802142a:	f104 0401 	add.w	r4, r4, #1
 802142e:	4613      	mov	r3, r2
 8021430:	d22e      	bcs.n	8021490 <rcl_validate_topic_name+0x154>
 8021432:	4580      	cmp	r8, r0
 8021434:	d0f5      	beq.n	8021422 <rcl_validate_topic_name+0xe6>
 8021436:	7822      	ldrb	r2, [r4, #0]
 8021438:	2a2f      	cmp	r2, #47	@ 0x2f
 802143a:	d1ed      	bne.n	8021418 <rcl_validate_topic_name+0xdc>
 802143c:	7862      	ldrb	r2, [r4, #1]
 802143e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8021442:	0752      	lsls	r2, r2, #29
 8021444:	d5ed      	bpl.n	8021422 <rcl_validate_topic_name+0xe6>
 8021446:	2204      	movs	r2, #4
 8021448:	6032      	str	r2, [r6, #0]
 802144a:	2f00      	cmp	r7, #0
 802144c:	d0cb      	beq.n	80213e6 <rcl_validate_topic_name+0xaa>
 802144e:	2000      	movs	r0, #0
 8021450:	603b      	str	r3, [r7, #0]
 8021452:	e79e      	b.n	8021392 <rcl_validate_topic_name+0x56>
 8021454:	200b      	movs	r0, #11
 8021456:	4770      	bx	lr
 8021458:	200b      	movs	r0, #11
 802145a:	e79a      	b.n	8021392 <rcl_validate_topic_name+0x56>
 802145c:	2900      	cmp	r1, #0
 802145e:	d0d3      	beq.n	8021408 <rcl_validate_topic_name+0xcc>
 8021460:	2306      	movs	r3, #6
 8021462:	6033      	str	r3, [r6, #0]
 8021464:	2f00      	cmp	r7, #0
 8021466:	d1b7      	bne.n	80213d8 <rcl_validate_topic_name+0x9c>
 8021468:	e7bd      	b.n	80213e6 <rcl_validate_topic_name+0xaa>
 802146a:	2309      	movs	r3, #9
 802146c:	6033      	str	r3, [r6, #0]
 802146e:	2f00      	cmp	r7, #0
 8021470:	d1b2      	bne.n	80213d8 <rcl_validate_topic_name+0x9c>
 8021472:	e7b8      	b.n	80213e6 <rcl_validate_topic_name+0xaa>
 8021474:	2d00      	cmp	r5, #0
 8021476:	d0c7      	beq.n	8021408 <rcl_validate_topic_name+0xcc>
 8021478:	2308      	movs	r3, #8
 802147a:	6033      	str	r3, [r6, #0]
 802147c:	2f00      	cmp	r7, #0
 802147e:	d1ab      	bne.n	80213d8 <rcl_validate_topic_name+0x9c>
 8021480:	e7b1      	b.n	80213e6 <rcl_validate_topic_name+0xaa>
 8021482:	2d00      	cmp	r5, #0
 8021484:	d1f8      	bne.n	8021478 <rcl_validate_topic_name+0x13c>
 8021486:	460b      	mov	r3, r1
 8021488:	2501      	movs	r5, #1
 802148a:	e7bd      	b.n	8021408 <rcl_validate_topic_name+0xcc>
 802148c:	2500      	movs	r5, #0
 802148e:	e7bb      	b.n	8021408 <rcl_validate_topic_name+0xcc>
 8021490:	2300      	movs	r3, #0
 8021492:	4618      	mov	r0, r3
 8021494:	6033      	str	r3, [r6, #0]
 8021496:	e77c      	b.n	8021392 <rcl_validate_topic_name+0x56>
 8021498:	2205      	movs	r2, #5
 802149a:	6032      	str	r2, [r6, #0]
 802149c:	2f00      	cmp	r7, #0
 802149e:	d1d6      	bne.n	802144e <rcl_validate_topic_name+0x112>
 80214a0:	e7a1      	b.n	80213e6 <rcl_validate_topic_name+0xaa>
 80214a2:	2d00      	cmp	r5, #0
 80214a4:	bf14      	ite	ne
 80214a6:	2308      	movne	r3, #8
 80214a8:	2303      	moveq	r3, #3
 80214aa:	6033      	str	r3, [r6, #0]
 80214ac:	2f00      	cmp	r7, #0
 80214ae:	d193      	bne.n	80213d8 <rcl_validate_topic_name+0x9c>
 80214b0:	e799      	b.n	80213e6 <rcl_validate_topic_name+0xaa>
 80214b2:	2307      	movs	r3, #7
 80214b4:	6033      	str	r3, [r6, #0]
 80214b6:	2f00      	cmp	r7, #0
 80214b8:	d095      	beq.n	80213e6 <rcl_validate_topic_name+0xaa>
 80214ba:	2301      	movs	r3, #1
 80214bc:	e7c7      	b.n	802144e <rcl_validate_topic_name+0x112>
 80214be:	bf00      	nop
 80214c0:	08025aaa 	.word	0x08025aaa

080214c4 <rcutils_string_array_fini>:
 80214c4:	b328      	cbz	r0, 8021512 <rcutils_string_array_fini+0x4e>
 80214c6:	b570      	push	{r4, r5, r6, lr}
 80214c8:	4604      	mov	r4, r0
 80214ca:	6840      	ldr	r0, [r0, #4]
 80214cc:	b1e0      	cbz	r0, 8021508 <rcutils_string_array_fini+0x44>
 80214ce:	f104 0008 	add.w	r0, r4, #8
 80214d2:	f7f3 ff81 	bl	80153d8 <rcutils_allocator_is_valid>
 80214d6:	b1c0      	cbz	r0, 802150a <rcutils_string_array_fini+0x46>
 80214d8:	6823      	ldr	r3, [r4, #0]
 80214da:	b1c3      	cbz	r3, 802150e <rcutils_string_array_fini+0x4a>
 80214dc:	2500      	movs	r5, #0
 80214de:	6860      	ldr	r0, [r4, #4]
 80214e0:	462e      	mov	r6, r5
 80214e2:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80214e6:	68e3      	ldr	r3, [r4, #12]
 80214e8:	69a1      	ldr	r1, [r4, #24]
 80214ea:	4798      	blx	r3
 80214ec:	e9d4 3000 	ldrd	r3, r0, [r4]
 80214f0:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 80214f4:	3501      	adds	r5, #1
 80214f6:	429d      	cmp	r5, r3
 80214f8:	d3f3      	bcc.n	80214e2 <rcutils_string_array_fini+0x1e>
 80214fa:	68e3      	ldr	r3, [r4, #12]
 80214fc:	69a1      	ldr	r1, [r4, #24]
 80214fe:	4798      	blx	r3
 8021500:	2300      	movs	r3, #0
 8021502:	4618      	mov	r0, r3
 8021504:	e9c4 3300 	strd	r3, r3, [r4]
 8021508:	bd70      	pop	{r4, r5, r6, pc}
 802150a:	200b      	movs	r0, #11
 802150c:	bd70      	pop	{r4, r5, r6, pc}
 802150e:	6860      	ldr	r0, [r4, #4]
 8021510:	e7f3      	b.n	80214fa <rcutils_string_array_fini+0x36>
 8021512:	200b      	movs	r0, #11
 8021514:	4770      	bx	lr
 8021516:	bf00      	nop

08021518 <on_status>:
 8021518:	b082      	sub	sp, #8
 802151a:	b002      	add	sp, #8
 802151c:	4770      	bx	lr
 802151e:	bf00      	nop

08021520 <on_topic>:
 8021520:	4a23      	ldr	r2, [pc, #140]	@ (80215b0 <on_topic+0x90>)
 8021522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021526:	6812      	ldr	r2, [r2, #0]
 8021528:	b094      	sub	sp, #80	@ 0x50
 802152a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 802152c:	f8bd 506c 	ldrh.w	r5, [sp, #108]	@ 0x6c
 8021530:	9113      	str	r1, [sp, #76]	@ 0x4c
 8021532:	9312      	str	r3, [sp, #72]	@ 0x48
 8021534:	b3c2      	cbz	r2, 80215a8 <on_topic+0x88>
 8021536:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 802153a:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 802153e:	e001      	b.n	8021544 <on_topic+0x24>
 8021540:	6852      	ldr	r2, [r2, #4]
 8021542:	b38a      	cbz	r2, 80215a8 <on_topic+0x88>
 8021544:	6894      	ldr	r4, [r2, #8]
 8021546:	8aa3      	ldrh	r3, [r4, #20]
 8021548:	428b      	cmp	r3, r1
 802154a:	d1f9      	bne.n	8021540 <on_topic+0x20>
 802154c:	7da3      	ldrb	r3, [r4, #22]
 802154e:	4283      	cmp	r3, r0
 8021550:	d1f6      	bne.n	8021540 <on_topic+0x20>
 8021552:	2248      	movs	r2, #72	@ 0x48
 8021554:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8021558:	4668      	mov	r0, sp
 802155a:	f000 ff60 	bl	802241e <memcpy>
 802155e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8021562:	4620      	mov	r0, r4
 8021564:	cb0c      	ldmia	r3, {r2, r3}
 8021566:	f7f4 fbeb 	bl	8015d40 <rmw_uxrce_get_static_input_buffer_for_entity>
 802156a:	4607      	mov	r7, r0
 802156c:	b1e0      	cbz	r0, 80215a8 <on_topic+0x88>
 802156e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8021572:	462a      	mov	r2, r5
 8021574:	4630      	mov	r0, r6
 8021576:	f108 0110 	add.w	r1, r8, #16
 802157a:	f7fe fd1f 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 802157e:	b930      	cbnz	r0, 802158e <on_topic+0x6e>
 8021580:	4639      	mov	r1, r7
 8021582:	480c      	ldr	r0, [pc, #48]	@ (80215b4 <on_topic+0x94>)
 8021584:	b014      	add	sp, #80	@ 0x50
 8021586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802158a:	f7fd b81b 	b.w	801e5c4 <put_memory>
 802158e:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8021592:	f8c8 5810 	str.w	r5, [r8, #2064]	@ 0x810
 8021596:	f7f4 f9d1 	bl	801593c <rmw_uros_epoch_nanos>
 802159a:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 802159e:	2305      	movs	r3, #5
 80215a0:	e942 0102 	strd	r0, r1, [r2, #-8]
 80215a4:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 80215a8:	b014      	add	sp, #80	@ 0x50
 80215aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80215ae:	bf00      	nop
 80215b0:	24069244 	.word	0x24069244
 80215b4:	24069234 	.word	0x24069234

080215b8 <on_request>:
 80215b8:	4824      	ldr	r0, [pc, #144]	@ (802164c <on_request+0x94>)
 80215ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80215be:	6800      	ldr	r0, [r0, #0]
 80215c0:	b094      	sub	sp, #80	@ 0x50
 80215c2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80215c4:	f8bd 706c 	ldrh.w	r7, [sp, #108]	@ 0x6c
 80215c8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80215ca:	2800      	cmp	r0, #0
 80215cc:	d03b      	beq.n	8021646 <on_request+0x8e>
 80215ce:	461d      	mov	r5, r3
 80215d0:	e001      	b.n	80215d6 <on_request+0x1e>
 80215d2:	6840      	ldr	r0, [r0, #4]
 80215d4:	b3b8      	cbz	r0, 8021646 <on_request+0x8e>
 80215d6:	6884      	ldr	r4, [r0, #8]
 80215d8:	8b21      	ldrh	r1, [r4, #24]
 80215da:	4291      	cmp	r1, r2
 80215dc:	d1f9      	bne.n	80215d2 <on_request+0x1a>
 80215de:	2248      	movs	r2, #72	@ 0x48
 80215e0:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 80215e4:	4668      	mov	r0, sp
 80215e6:	f000 ff1a 	bl	802241e <memcpy>
 80215ea:	f104 0320 	add.w	r3, r4, #32
 80215ee:	4620      	mov	r0, r4
 80215f0:	cb0c      	ldmia	r3, {r2, r3}
 80215f2:	f7f4 fba5 	bl	8015d40 <rmw_uxrce_get_static_input_buffer_for_entity>
 80215f6:	4680      	mov	r8, r0
 80215f8:	b328      	cbz	r0, 8021646 <on_request+0x8e>
 80215fa:	4630      	mov	r0, r6
 80215fc:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8021600:	463a      	mov	r2, r7
 8021602:	f106 0110 	add.w	r1, r6, #16
 8021606:	f7fe fcd9 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 802160a:	b930      	cbnz	r0, 802161a <on_request+0x62>
 802160c:	4641      	mov	r1, r8
 802160e:	4810      	ldr	r0, [pc, #64]	@ (8021650 <on_request+0x98>)
 8021610:	b014      	add	sp, #80	@ 0x50
 8021612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021616:	f7fc bfd5 	b.w	801e5c4 <put_memory>
 802161a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802161c:	f606 0c28 	addw	ip, r6, #2088	@ 0x828
 8021620:	f8c6 4814 	str.w	r4, [r6, #2068]	@ 0x814
 8021624:	f8c6 7810 	str.w	r7, [r6, #2064]	@ 0x810
 8021628:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 802162c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8021630:	e88c 0003 	stmia.w	ip, {r0, r1}
 8021634:	f7f4 f982 	bl	801593c <rmw_uros_epoch_nanos>
 8021638:	f506 6202 	add.w	r2, r6, #2080	@ 0x820
 802163c:	2303      	movs	r3, #3
 802163e:	e942 0102 	strd	r0, r1, [r2, #-8]
 8021642:	f886 3820 	strb.w	r3, [r6, #2080]	@ 0x820
 8021646:	b014      	add	sp, #80	@ 0x50
 8021648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802164c:	24069214 	.word	0x24069214
 8021650:	24069234 	.word	0x24069234

08021654 <on_reply>:
 8021654:	4822      	ldr	r0, [pc, #136]	@ (80216e0 <on_reply+0x8c>)
 8021656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802165a:	6800      	ldr	r0, [r0, #0]
 802165c:	b094      	sub	sp, #80	@ 0x50
 802165e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8021660:	f8bd 706c 	ldrh.w	r7, [sp, #108]	@ 0x6c
 8021664:	9113      	str	r1, [sp, #76]	@ 0x4c
 8021666:	b3b8      	cbz	r0, 80216d8 <on_reply+0x84>
 8021668:	461d      	mov	r5, r3
 802166a:	e001      	b.n	8021670 <on_reply+0x1c>
 802166c:	6840      	ldr	r0, [r0, #4]
 802166e:	b398      	cbz	r0, 80216d8 <on_reply+0x84>
 8021670:	6884      	ldr	r4, [r0, #8]
 8021672:	8b21      	ldrh	r1, [r4, #24]
 8021674:	4291      	cmp	r1, r2
 8021676:	d1f9      	bne.n	802166c <on_reply+0x18>
 8021678:	2248      	movs	r2, #72	@ 0x48
 802167a:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 802167e:	4668      	mov	r0, sp
 8021680:	f000 fecd 	bl	802241e <memcpy>
 8021684:	f104 0320 	add.w	r3, r4, #32
 8021688:	4620      	mov	r0, r4
 802168a:	cb0c      	ldmia	r3, {r2, r3}
 802168c:	f7f4 fb58 	bl	8015d40 <rmw_uxrce_get_static_input_buffer_for_entity>
 8021690:	4680      	mov	r8, r0
 8021692:	b308      	cbz	r0, 80216d8 <on_reply+0x84>
 8021694:	4630      	mov	r0, r6
 8021696:	f8d8 6008 	ldr.w	r6, [r8, #8]
 802169a:	463a      	mov	r2, r7
 802169c:	f106 0110 	add.w	r1, r6, #16
 80216a0:	f7fe fc8c 	bl	801ffbc <ucdr_deserialize_array_uint8_t>
 80216a4:	b930      	cbnz	r0, 80216b4 <on_reply+0x60>
 80216a6:	4641      	mov	r1, r8
 80216a8:	480e      	ldr	r0, [pc, #56]	@ (80216e4 <on_reply+0x90>)
 80216aa:	b014      	add	sp, #80	@ 0x50
 80216ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80216b0:	f7fc bf88 	b.w	801e5c4 <put_memory>
 80216b4:	2200      	movs	r2, #0
 80216b6:	f8c6 4814 	str.w	r4, [r6, #2068]	@ 0x814
 80216ba:	f8c6 7810 	str.w	r7, [r6, #2064]	@ 0x810
 80216be:	f8c6 282c 	str.w	r2, [r6, #2092]	@ 0x82c
 80216c2:	f8c6 5828 	str.w	r5, [r6, #2088]	@ 0x828
 80216c6:	f7f4 f939 	bl	801593c <rmw_uros_epoch_nanos>
 80216ca:	f506 6202 	add.w	r2, r6, #2080	@ 0x820
 80216ce:	2304      	movs	r3, #4
 80216d0:	e942 0102 	strd	r0, r1, [r2, #-8]
 80216d4:	f886 3820 	strb.w	r3, [r6, #2080]	@ 0x820
 80216d8:	b014      	add	sp, #80	@ 0x50
 80216da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80216de:	bf00      	nop
 80216e0:	24064928 	.word	0x24064928
 80216e4:	24069234 	.word	0x24069234

080216e8 <rmw_create_guard_condition>:
 80216e8:	b538      	push	{r3, r4, r5, lr}
 80216ea:	4605      	mov	r5, r0
 80216ec:	4808      	ldr	r0, [pc, #32]	@ (8021710 <rmw_create_guard_condition+0x28>)
 80216ee:	f7fc ff59 	bl	801e5a4 <get_memory>
 80216f2:	4603      	mov	r3, r0
 80216f4:	b148      	cbz	r0, 802170a <rmw_create_guard_condition+0x22>
 80216f6:	6884      	ldr	r4, [r0, #8]
 80216f8:	2300      	movs	r3, #0
 80216fa:	61e5      	str	r5, [r4, #28]
 80216fc:	7423      	strb	r3, [r4, #16]
 80216fe:	f7fc ffb9 	bl	801e674 <rmw_get_implementation_identifier>
 8021702:	f104 0314 	add.w	r3, r4, #20
 8021706:	e9c4 0405 	strd	r0, r4, [r4, #20]
 802170a:	4618      	mov	r0, r3
 802170c:	bd38      	pop	{r3, r4, r5, pc}
 802170e:	bf00      	nop
 8021710:	240691d4 	.word	0x240691d4

08021714 <rmw_destroy_guard_condition>:
 8021714:	b508      	push	{r3, lr}
 8021716:	4b08      	ldr	r3, [pc, #32]	@ (8021738 <rmw_destroy_guard_condition+0x24>)
 8021718:	6819      	ldr	r1, [r3, #0]
 802171a:	b911      	cbnz	r1, 8021722 <rmw_destroy_guard_condition+0xe>
 802171c:	e00a      	b.n	8021734 <rmw_destroy_guard_condition+0x20>
 802171e:	6849      	ldr	r1, [r1, #4]
 8021720:	b141      	cbz	r1, 8021734 <rmw_destroy_guard_condition+0x20>
 8021722:	688b      	ldr	r3, [r1, #8]
 8021724:	3314      	adds	r3, #20
 8021726:	4298      	cmp	r0, r3
 8021728:	d1f9      	bne.n	802171e <rmw_destroy_guard_condition+0xa>
 802172a:	4803      	ldr	r0, [pc, #12]	@ (8021738 <rmw_destroy_guard_condition+0x24>)
 802172c:	f7fc ff4a 	bl	801e5c4 <put_memory>
 8021730:	2000      	movs	r0, #0
 8021732:	bd08      	pop	{r3, pc}
 8021734:	2001      	movs	r0, #1
 8021736:	bd08      	pop	{r3, pc}
 8021738:	240691d4 	.word	0x240691d4

0802173c <rmw_trigger_guard_condition>:
 802173c:	b160      	cbz	r0, 8021758 <rmw_trigger_guard_condition+0x1c>
 802173e:	b510      	push	{r4, lr}
 8021740:	4604      	mov	r4, r0
 8021742:	6800      	ldr	r0, [r0, #0]
 8021744:	f7f4 fd10 	bl	8016168 <is_uxrce_rmw_identifier_valid>
 8021748:	b908      	cbnz	r0, 802174e <rmw_trigger_guard_condition+0x12>
 802174a:	2001      	movs	r0, #1
 802174c:	bd10      	pop	{r4, pc}
 802174e:	6863      	ldr	r3, [r4, #4]
 8021750:	2201      	movs	r2, #1
 8021752:	2000      	movs	r0, #0
 8021754:	741a      	strb	r2, [r3, #16]
 8021756:	bd10      	pop	{r4, pc}
 8021758:	2001      	movs	r0, #1
 802175a:	4770      	bx	lr

0802175c <rosidl_runtime_c__String__init>:
 802175c:	b510      	push	{r4, lr}
 802175e:	4604      	mov	r4, r0
 8021760:	b086      	sub	sp, #24
 8021762:	b170      	cbz	r0, 8021782 <rosidl_runtime_c__String__init+0x26>
 8021764:	a801      	add	r0, sp, #4
 8021766:	f7f3 fe29 	bl	80153bc <rcutils_get_default_allocator>
 802176a:	9b01      	ldr	r3, [sp, #4]
 802176c:	9905      	ldr	r1, [sp, #20]
 802176e:	2001      	movs	r0, #1
 8021770:	4798      	blx	r3
 8021772:	6020      	str	r0, [r4, #0]
 8021774:	b128      	cbz	r0, 8021782 <rosidl_runtime_c__String__init+0x26>
 8021776:	2100      	movs	r1, #0
 8021778:	2201      	movs	r2, #1
 802177a:	7001      	strb	r1, [r0, #0]
 802177c:	4610      	mov	r0, r2
 802177e:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8021782:	b006      	add	sp, #24
 8021784:	bd10      	pop	{r4, pc}
 8021786:	bf00      	nop

08021788 <rosidl_runtime_c__String__fini>:
 8021788:	b320      	cbz	r0, 80217d4 <rosidl_runtime_c__String__fini+0x4c>
 802178a:	6803      	ldr	r3, [r0, #0]
 802178c:	b510      	push	{r4, lr}
 802178e:	4604      	mov	r4, r0
 8021790:	b086      	sub	sp, #24
 8021792:	b173      	cbz	r3, 80217b2 <rosidl_runtime_c__String__fini+0x2a>
 8021794:	6883      	ldr	r3, [r0, #8]
 8021796:	b1f3      	cbz	r3, 80217d6 <rosidl_runtime_c__String__fini+0x4e>
 8021798:	a801      	add	r0, sp, #4
 802179a:	f7f3 fe0f 	bl	80153bc <rcutils_get_default_allocator>
 802179e:	9b02      	ldr	r3, [sp, #8]
 80217a0:	9905      	ldr	r1, [sp, #20]
 80217a2:	6820      	ldr	r0, [r4, #0]
 80217a4:	4798      	blx	r3
 80217a6:	2300      	movs	r3, #0
 80217a8:	e9c4 3300 	strd	r3, r3, [r4]
 80217ac:	60a3      	str	r3, [r4, #8]
 80217ae:	b006      	add	sp, #24
 80217b0:	bd10      	pop	{r4, pc}
 80217b2:	6843      	ldr	r3, [r0, #4]
 80217b4:	b9db      	cbnz	r3, 80217ee <rosidl_runtime_c__String__fini+0x66>
 80217b6:	6883      	ldr	r3, [r0, #8]
 80217b8:	2b00      	cmp	r3, #0
 80217ba:	d0f8      	beq.n	80217ae <rosidl_runtime_c__String__fini+0x26>
 80217bc:	4b12      	ldr	r3, [pc, #72]	@ (8021808 <rosidl_runtime_c__String__fini+0x80>)
 80217be:	2251      	movs	r2, #81	@ 0x51
 80217c0:	2101      	movs	r1, #1
 80217c2:	4812      	ldr	r0, [pc, #72]	@ (802180c <rosidl_runtime_c__String__fini+0x84>)
 80217c4:	681b      	ldr	r3, [r3, #0]
 80217c6:	68db      	ldr	r3, [r3, #12]
 80217c8:	f000 fb8e 	bl	8021ee8 <fwrite>
 80217cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80217d0:	f000 f84a 	bl	8021868 <exit>
 80217d4:	4770      	bx	lr
 80217d6:	4b0c      	ldr	r3, [pc, #48]	@ (8021808 <rosidl_runtime_c__String__fini+0x80>)
 80217d8:	224c      	movs	r2, #76	@ 0x4c
 80217da:	2101      	movs	r1, #1
 80217dc:	480c      	ldr	r0, [pc, #48]	@ (8021810 <rosidl_runtime_c__String__fini+0x88>)
 80217de:	681b      	ldr	r3, [r3, #0]
 80217e0:	68db      	ldr	r3, [r3, #12]
 80217e2:	f000 fb81 	bl	8021ee8 <fwrite>
 80217e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80217ea:	f000 f83d 	bl	8021868 <exit>
 80217ee:	4b06      	ldr	r3, [pc, #24]	@ (8021808 <rosidl_runtime_c__String__fini+0x80>)
 80217f0:	224e      	movs	r2, #78	@ 0x4e
 80217f2:	2101      	movs	r1, #1
 80217f4:	4807      	ldr	r0, [pc, #28]	@ (8021814 <rosidl_runtime_c__String__fini+0x8c>)
 80217f6:	681b      	ldr	r3, [r3, #0]
 80217f8:	68db      	ldr	r3, [r3, #12]
 80217fa:	f000 fb75 	bl	8021ee8 <fwrite>
 80217fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8021802:	f000 f831 	bl	8021868 <exit>
 8021806:	bf00      	nop
 8021808:	240012bc 	.word	0x240012bc
 802180c:	080259e8 	.word	0x080259e8
 8021810:	08025948 	.word	0x08025948
 8021814:	08025998 	.word	0x08025998

08021818 <tier4_vehicle_msgs__msg__ActuationCommand__init>:
 8021818:	3800      	subs	r0, #0
 802181a:	bf18      	it	ne
 802181c:	2001      	movne	r0, #1
 802181e:	4770      	bx	lr

08021820 <tier4_vehicle_msgs__msg__ActuationCommand__fini>:
 8021820:	4770      	bx	lr
 8021822:	bf00      	nop

08021824 <tier4_vehicle_msgs__msg__ActuationStatus__init>:
 8021824:	3800      	subs	r0, #0
 8021826:	bf18      	it	ne
 8021828:	2001      	movne	r0, #1
 802182a:	4770      	bx	lr

0802182c <tier4_vehicle_msgs__msg__ActuationStatus__fini>:
 802182c:	4770      	bx	lr
 802182e:	bf00      	nop

08021830 <calloc>:
 8021830:	4b02      	ldr	r3, [pc, #8]	@ (802183c <calloc+0xc>)
 8021832:	460a      	mov	r2, r1
 8021834:	4601      	mov	r1, r0
 8021836:	6818      	ldr	r0, [r3, #0]
 8021838:	f000 b802 	b.w	8021840 <_calloc_r>
 802183c:	240012bc 	.word	0x240012bc

08021840 <_calloc_r>:
 8021840:	b570      	push	{r4, r5, r6, lr}
 8021842:	fba1 5402 	umull	r5, r4, r1, r2
 8021846:	b93c      	cbnz	r4, 8021858 <_calloc_r+0x18>
 8021848:	4629      	mov	r1, r5
 802184a:	f000 f899 	bl	8021980 <_malloc_r>
 802184e:	4606      	mov	r6, r0
 8021850:	b928      	cbnz	r0, 802185e <_calloc_r+0x1e>
 8021852:	2600      	movs	r6, #0
 8021854:	4630      	mov	r0, r6
 8021856:	bd70      	pop	{r4, r5, r6, pc}
 8021858:	220c      	movs	r2, #12
 802185a:	6002      	str	r2, [r0, #0]
 802185c:	e7f9      	b.n	8021852 <_calloc_r+0x12>
 802185e:	462a      	mov	r2, r5
 8021860:	4621      	mov	r1, r4
 8021862:	f000 fcbd 	bl	80221e0 <memset>
 8021866:	e7f5      	b.n	8021854 <_calloc_r+0x14>

08021868 <exit>:
 8021868:	b508      	push	{r3, lr}
 802186a:	4b06      	ldr	r3, [pc, #24]	@ (8021884 <exit+0x1c>)
 802186c:	4604      	mov	r4, r0
 802186e:	b113      	cbz	r3, 8021876 <exit+0xe>
 8021870:	2100      	movs	r1, #0
 8021872:	f3af 8000 	nop.w
 8021876:	4b04      	ldr	r3, [pc, #16]	@ (8021888 <exit+0x20>)
 8021878:	681b      	ldr	r3, [r3, #0]
 802187a:	b103      	cbz	r3, 802187e <exit+0x16>
 802187c:	4798      	blx	r3
 802187e:	4620      	mov	r0, r4
 8021880:	f7e0 fe9a 	bl	80025b8 <_exit>
 8021884:	00000000 	.word	0x00000000
 8021888:	240696e4 	.word	0x240696e4

0802188c <getenv>:
 802188c:	b507      	push	{r0, r1, r2, lr}
 802188e:	4b04      	ldr	r3, [pc, #16]	@ (80218a0 <getenv+0x14>)
 8021890:	4601      	mov	r1, r0
 8021892:	aa01      	add	r2, sp, #4
 8021894:	6818      	ldr	r0, [r3, #0]
 8021896:	f000 f805 	bl	80218a4 <_findenv_r>
 802189a:	b003      	add	sp, #12
 802189c:	f85d fb04 	ldr.w	pc, [sp], #4
 80218a0:	240012bc 	.word	0x240012bc

080218a4 <_findenv_r>:
 80218a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80218a8:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8021918 <_findenv_r+0x74>
 80218ac:	4606      	mov	r6, r0
 80218ae:	4689      	mov	r9, r1
 80218b0:	4617      	mov	r7, r2
 80218b2:	f000 fde1 	bl	8022478 <__env_lock>
 80218b6:	f8da 4000 	ldr.w	r4, [sl]
 80218ba:	b134      	cbz	r4, 80218ca <_findenv_r+0x26>
 80218bc:	464b      	mov	r3, r9
 80218be:	4698      	mov	r8, r3
 80218c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80218c4:	b13a      	cbz	r2, 80218d6 <_findenv_r+0x32>
 80218c6:	2a3d      	cmp	r2, #61	@ 0x3d
 80218c8:	d1f9      	bne.n	80218be <_findenv_r+0x1a>
 80218ca:	4630      	mov	r0, r6
 80218cc:	f000 fdda 	bl	8022484 <__env_unlock>
 80218d0:	2000      	movs	r0, #0
 80218d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80218d6:	eba8 0809 	sub.w	r8, r8, r9
 80218da:	46a3      	mov	fp, r4
 80218dc:	f854 0b04 	ldr.w	r0, [r4], #4
 80218e0:	2800      	cmp	r0, #0
 80218e2:	d0f2      	beq.n	80218ca <_findenv_r+0x26>
 80218e4:	4642      	mov	r2, r8
 80218e6:	4649      	mov	r1, r9
 80218e8:	f000 fc8f 	bl	802220a <strncmp>
 80218ec:	2800      	cmp	r0, #0
 80218ee:	d1f4      	bne.n	80218da <_findenv_r+0x36>
 80218f0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80218f4:	eb03 0508 	add.w	r5, r3, r8
 80218f8:	f813 3008 	ldrb.w	r3, [r3, r8]
 80218fc:	2b3d      	cmp	r3, #61	@ 0x3d
 80218fe:	d1ec      	bne.n	80218da <_findenv_r+0x36>
 8021900:	f8da 3000 	ldr.w	r3, [sl]
 8021904:	ebab 0303 	sub.w	r3, fp, r3
 8021908:	109b      	asrs	r3, r3, #2
 802190a:	4630      	mov	r0, r6
 802190c:	603b      	str	r3, [r7, #0]
 802190e:	f000 fdb9 	bl	8022484 <__env_unlock>
 8021912:	1c68      	adds	r0, r5, #1
 8021914:	e7dd      	b.n	80218d2 <_findenv_r+0x2e>
 8021916:	bf00      	nop
 8021918:	24000000 	.word	0x24000000

0802191c <malloc>:
 802191c:	4b02      	ldr	r3, [pc, #8]	@ (8021928 <malloc+0xc>)
 802191e:	4601      	mov	r1, r0
 8021920:	6818      	ldr	r0, [r3, #0]
 8021922:	f000 b82d 	b.w	8021980 <_malloc_r>
 8021926:	bf00      	nop
 8021928:	240012bc 	.word	0x240012bc

0802192c <free>:
 802192c:	4b02      	ldr	r3, [pc, #8]	@ (8021938 <free+0xc>)
 802192e:	4601      	mov	r1, r0
 8021930:	6818      	ldr	r0, [r3, #0]
 8021932:	f000 bdad 	b.w	8022490 <_free_r>
 8021936:	bf00      	nop
 8021938:	240012bc 	.word	0x240012bc

0802193c <sbrk_aligned>:
 802193c:	b570      	push	{r4, r5, r6, lr}
 802193e:	4e0f      	ldr	r6, [pc, #60]	@ (802197c <sbrk_aligned+0x40>)
 8021940:	460c      	mov	r4, r1
 8021942:	6831      	ldr	r1, [r6, #0]
 8021944:	4605      	mov	r5, r0
 8021946:	b911      	cbnz	r1, 802194e <sbrk_aligned+0x12>
 8021948:	f000 fd12 	bl	8022370 <_sbrk_r>
 802194c:	6030      	str	r0, [r6, #0]
 802194e:	4621      	mov	r1, r4
 8021950:	4628      	mov	r0, r5
 8021952:	f000 fd0d 	bl	8022370 <_sbrk_r>
 8021956:	1c43      	adds	r3, r0, #1
 8021958:	d103      	bne.n	8021962 <sbrk_aligned+0x26>
 802195a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 802195e:	4620      	mov	r0, r4
 8021960:	bd70      	pop	{r4, r5, r6, pc}
 8021962:	1cc4      	adds	r4, r0, #3
 8021964:	f024 0403 	bic.w	r4, r4, #3
 8021968:	42a0      	cmp	r0, r4
 802196a:	d0f8      	beq.n	802195e <sbrk_aligned+0x22>
 802196c:	1a21      	subs	r1, r4, r0
 802196e:	4628      	mov	r0, r5
 8021970:	f000 fcfe 	bl	8022370 <_sbrk_r>
 8021974:	3001      	adds	r0, #1
 8021976:	d1f2      	bne.n	802195e <sbrk_aligned+0x22>
 8021978:	e7ef      	b.n	802195a <sbrk_aligned+0x1e>
 802197a:	bf00      	nop
 802197c:	240695a4 	.word	0x240695a4

08021980 <_malloc_r>:
 8021980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021984:	1ccd      	adds	r5, r1, #3
 8021986:	f025 0503 	bic.w	r5, r5, #3
 802198a:	3508      	adds	r5, #8
 802198c:	2d0c      	cmp	r5, #12
 802198e:	bf38      	it	cc
 8021990:	250c      	movcc	r5, #12
 8021992:	2d00      	cmp	r5, #0
 8021994:	4606      	mov	r6, r0
 8021996:	db01      	blt.n	802199c <_malloc_r+0x1c>
 8021998:	42a9      	cmp	r1, r5
 802199a:	d904      	bls.n	80219a6 <_malloc_r+0x26>
 802199c:	230c      	movs	r3, #12
 802199e:	6033      	str	r3, [r6, #0]
 80219a0:	2000      	movs	r0, #0
 80219a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80219a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8021a7c <_malloc_r+0xfc>
 80219aa:	f000 f869 	bl	8021a80 <__malloc_lock>
 80219ae:	f8d8 3000 	ldr.w	r3, [r8]
 80219b2:	461c      	mov	r4, r3
 80219b4:	bb44      	cbnz	r4, 8021a08 <_malloc_r+0x88>
 80219b6:	4629      	mov	r1, r5
 80219b8:	4630      	mov	r0, r6
 80219ba:	f7ff ffbf 	bl	802193c <sbrk_aligned>
 80219be:	1c43      	adds	r3, r0, #1
 80219c0:	4604      	mov	r4, r0
 80219c2:	d158      	bne.n	8021a76 <_malloc_r+0xf6>
 80219c4:	f8d8 4000 	ldr.w	r4, [r8]
 80219c8:	4627      	mov	r7, r4
 80219ca:	2f00      	cmp	r7, #0
 80219cc:	d143      	bne.n	8021a56 <_malloc_r+0xd6>
 80219ce:	2c00      	cmp	r4, #0
 80219d0:	d04b      	beq.n	8021a6a <_malloc_r+0xea>
 80219d2:	6823      	ldr	r3, [r4, #0]
 80219d4:	4639      	mov	r1, r7
 80219d6:	4630      	mov	r0, r6
 80219d8:	eb04 0903 	add.w	r9, r4, r3
 80219dc:	f000 fcc8 	bl	8022370 <_sbrk_r>
 80219e0:	4581      	cmp	r9, r0
 80219e2:	d142      	bne.n	8021a6a <_malloc_r+0xea>
 80219e4:	6821      	ldr	r1, [r4, #0]
 80219e6:	1a6d      	subs	r5, r5, r1
 80219e8:	4629      	mov	r1, r5
 80219ea:	4630      	mov	r0, r6
 80219ec:	f7ff ffa6 	bl	802193c <sbrk_aligned>
 80219f0:	3001      	adds	r0, #1
 80219f2:	d03a      	beq.n	8021a6a <_malloc_r+0xea>
 80219f4:	6823      	ldr	r3, [r4, #0]
 80219f6:	442b      	add	r3, r5
 80219f8:	6023      	str	r3, [r4, #0]
 80219fa:	f8d8 3000 	ldr.w	r3, [r8]
 80219fe:	685a      	ldr	r2, [r3, #4]
 8021a00:	bb62      	cbnz	r2, 8021a5c <_malloc_r+0xdc>
 8021a02:	f8c8 7000 	str.w	r7, [r8]
 8021a06:	e00f      	b.n	8021a28 <_malloc_r+0xa8>
 8021a08:	6822      	ldr	r2, [r4, #0]
 8021a0a:	1b52      	subs	r2, r2, r5
 8021a0c:	d420      	bmi.n	8021a50 <_malloc_r+0xd0>
 8021a0e:	2a0b      	cmp	r2, #11
 8021a10:	d917      	bls.n	8021a42 <_malloc_r+0xc2>
 8021a12:	1961      	adds	r1, r4, r5
 8021a14:	42a3      	cmp	r3, r4
 8021a16:	6025      	str	r5, [r4, #0]
 8021a18:	bf18      	it	ne
 8021a1a:	6059      	strne	r1, [r3, #4]
 8021a1c:	6863      	ldr	r3, [r4, #4]
 8021a1e:	bf08      	it	eq
 8021a20:	f8c8 1000 	streq.w	r1, [r8]
 8021a24:	5162      	str	r2, [r4, r5]
 8021a26:	604b      	str	r3, [r1, #4]
 8021a28:	4630      	mov	r0, r6
 8021a2a:	f000 f82f 	bl	8021a8c <__malloc_unlock>
 8021a2e:	f104 000b 	add.w	r0, r4, #11
 8021a32:	1d23      	adds	r3, r4, #4
 8021a34:	f020 0007 	bic.w	r0, r0, #7
 8021a38:	1ac2      	subs	r2, r0, r3
 8021a3a:	bf1c      	itt	ne
 8021a3c:	1a1b      	subne	r3, r3, r0
 8021a3e:	50a3      	strne	r3, [r4, r2]
 8021a40:	e7af      	b.n	80219a2 <_malloc_r+0x22>
 8021a42:	6862      	ldr	r2, [r4, #4]
 8021a44:	42a3      	cmp	r3, r4
 8021a46:	bf0c      	ite	eq
 8021a48:	f8c8 2000 	streq.w	r2, [r8]
 8021a4c:	605a      	strne	r2, [r3, #4]
 8021a4e:	e7eb      	b.n	8021a28 <_malloc_r+0xa8>
 8021a50:	4623      	mov	r3, r4
 8021a52:	6864      	ldr	r4, [r4, #4]
 8021a54:	e7ae      	b.n	80219b4 <_malloc_r+0x34>
 8021a56:	463c      	mov	r4, r7
 8021a58:	687f      	ldr	r7, [r7, #4]
 8021a5a:	e7b6      	b.n	80219ca <_malloc_r+0x4a>
 8021a5c:	461a      	mov	r2, r3
 8021a5e:	685b      	ldr	r3, [r3, #4]
 8021a60:	42a3      	cmp	r3, r4
 8021a62:	d1fb      	bne.n	8021a5c <_malloc_r+0xdc>
 8021a64:	2300      	movs	r3, #0
 8021a66:	6053      	str	r3, [r2, #4]
 8021a68:	e7de      	b.n	8021a28 <_malloc_r+0xa8>
 8021a6a:	230c      	movs	r3, #12
 8021a6c:	6033      	str	r3, [r6, #0]
 8021a6e:	4630      	mov	r0, r6
 8021a70:	f000 f80c 	bl	8021a8c <__malloc_unlock>
 8021a74:	e794      	b.n	80219a0 <_malloc_r+0x20>
 8021a76:	6005      	str	r5, [r0, #0]
 8021a78:	e7d6      	b.n	8021a28 <_malloc_r+0xa8>
 8021a7a:	bf00      	nop
 8021a7c:	240695a8 	.word	0x240695a8

08021a80 <__malloc_lock>:
 8021a80:	4801      	ldr	r0, [pc, #4]	@ (8021a88 <__malloc_lock+0x8>)
 8021a82:	f000 bcc2 	b.w	802240a <__retarget_lock_acquire_recursive>
 8021a86:	bf00      	nop
 8021a88:	240696ed 	.word	0x240696ed

08021a8c <__malloc_unlock>:
 8021a8c:	4801      	ldr	r0, [pc, #4]	@ (8021a94 <__malloc_unlock+0x8>)
 8021a8e:	f000 bcbd 	b.w	802240c <__retarget_lock_release_recursive>
 8021a92:	bf00      	nop
 8021a94:	240696ed 	.word	0x240696ed

08021a98 <srand>:
 8021a98:	b538      	push	{r3, r4, r5, lr}
 8021a9a:	4b10      	ldr	r3, [pc, #64]	@ (8021adc <srand+0x44>)
 8021a9c:	681d      	ldr	r5, [r3, #0]
 8021a9e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8021aa0:	4604      	mov	r4, r0
 8021aa2:	b9b3      	cbnz	r3, 8021ad2 <srand+0x3a>
 8021aa4:	2018      	movs	r0, #24
 8021aa6:	f7ff ff39 	bl	802191c <malloc>
 8021aaa:	4602      	mov	r2, r0
 8021aac:	6328      	str	r0, [r5, #48]	@ 0x30
 8021aae:	b920      	cbnz	r0, 8021aba <srand+0x22>
 8021ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8021ae0 <srand+0x48>)
 8021ab2:	480c      	ldr	r0, [pc, #48]	@ (8021ae4 <srand+0x4c>)
 8021ab4:	2146      	movs	r1, #70	@ 0x46
 8021ab6:	f000 fcc1 	bl	802243c <__assert_func>
 8021aba:	490b      	ldr	r1, [pc, #44]	@ (8021ae8 <srand+0x50>)
 8021abc:	4b0b      	ldr	r3, [pc, #44]	@ (8021aec <srand+0x54>)
 8021abe:	e9c0 1300 	strd	r1, r3, [r0]
 8021ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8021af0 <srand+0x58>)
 8021ac4:	6083      	str	r3, [r0, #8]
 8021ac6:	230b      	movs	r3, #11
 8021ac8:	8183      	strh	r3, [r0, #12]
 8021aca:	2100      	movs	r1, #0
 8021acc:	2001      	movs	r0, #1
 8021ace:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8021ad2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8021ad4:	2200      	movs	r2, #0
 8021ad6:	611c      	str	r4, [r3, #16]
 8021ad8:	615a      	str	r2, [r3, #20]
 8021ada:	bd38      	pop	{r3, r4, r5, pc}
 8021adc:	240012bc 	.word	0x240012bc
 8021ae0:	08025a3a 	.word	0x08025a3a
 8021ae4:	08025a51 	.word	0x08025a51
 8021ae8:	abcd330e 	.word	0xabcd330e
 8021aec:	e66d1234 	.word	0xe66d1234
 8021af0:	0005deec 	.word	0x0005deec

08021af4 <rand>:
 8021af4:	4b16      	ldr	r3, [pc, #88]	@ (8021b50 <rand+0x5c>)
 8021af6:	b510      	push	{r4, lr}
 8021af8:	681c      	ldr	r4, [r3, #0]
 8021afa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8021afc:	b9b3      	cbnz	r3, 8021b2c <rand+0x38>
 8021afe:	2018      	movs	r0, #24
 8021b00:	f7ff ff0c 	bl	802191c <malloc>
 8021b04:	4602      	mov	r2, r0
 8021b06:	6320      	str	r0, [r4, #48]	@ 0x30
 8021b08:	b920      	cbnz	r0, 8021b14 <rand+0x20>
 8021b0a:	4b12      	ldr	r3, [pc, #72]	@ (8021b54 <rand+0x60>)
 8021b0c:	4812      	ldr	r0, [pc, #72]	@ (8021b58 <rand+0x64>)
 8021b0e:	2152      	movs	r1, #82	@ 0x52
 8021b10:	f000 fc94 	bl	802243c <__assert_func>
 8021b14:	4911      	ldr	r1, [pc, #68]	@ (8021b5c <rand+0x68>)
 8021b16:	4b12      	ldr	r3, [pc, #72]	@ (8021b60 <rand+0x6c>)
 8021b18:	e9c0 1300 	strd	r1, r3, [r0]
 8021b1c:	4b11      	ldr	r3, [pc, #68]	@ (8021b64 <rand+0x70>)
 8021b1e:	6083      	str	r3, [r0, #8]
 8021b20:	230b      	movs	r3, #11
 8021b22:	8183      	strh	r3, [r0, #12]
 8021b24:	2100      	movs	r1, #0
 8021b26:	2001      	movs	r0, #1
 8021b28:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8021b2c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8021b2e:	480e      	ldr	r0, [pc, #56]	@ (8021b68 <rand+0x74>)
 8021b30:	690b      	ldr	r3, [r1, #16]
 8021b32:	694c      	ldr	r4, [r1, #20]
 8021b34:	4a0d      	ldr	r2, [pc, #52]	@ (8021b6c <rand+0x78>)
 8021b36:	4358      	muls	r0, r3
 8021b38:	fb02 0004 	mla	r0, r2, r4, r0
 8021b3c:	fba3 3202 	umull	r3, r2, r3, r2
 8021b40:	3301      	adds	r3, #1
 8021b42:	eb40 0002 	adc.w	r0, r0, r2
 8021b46:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8021b4a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8021b4e:	bd10      	pop	{r4, pc}
 8021b50:	240012bc 	.word	0x240012bc
 8021b54:	08025a3a 	.word	0x08025a3a
 8021b58:	08025a51 	.word	0x08025a51
 8021b5c:	abcd330e 	.word	0xabcd330e
 8021b60:	e66d1234 	.word	0xe66d1234
 8021b64:	0005deec 	.word	0x0005deec
 8021b68:	5851f42d 	.word	0x5851f42d
 8021b6c:	4c957f2d 	.word	0x4c957f2d

08021b70 <realloc>:
 8021b70:	4b02      	ldr	r3, [pc, #8]	@ (8021b7c <realloc+0xc>)
 8021b72:	460a      	mov	r2, r1
 8021b74:	4601      	mov	r1, r0
 8021b76:	6818      	ldr	r0, [r3, #0]
 8021b78:	f000 b802 	b.w	8021b80 <_realloc_r>
 8021b7c:	240012bc 	.word	0x240012bc

08021b80 <_realloc_r>:
 8021b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021b84:	4680      	mov	r8, r0
 8021b86:	4615      	mov	r5, r2
 8021b88:	460c      	mov	r4, r1
 8021b8a:	b921      	cbnz	r1, 8021b96 <_realloc_r+0x16>
 8021b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021b90:	4611      	mov	r1, r2
 8021b92:	f7ff bef5 	b.w	8021980 <_malloc_r>
 8021b96:	b92a      	cbnz	r2, 8021ba4 <_realloc_r+0x24>
 8021b98:	f000 fc7a 	bl	8022490 <_free_r>
 8021b9c:	2400      	movs	r4, #0
 8021b9e:	4620      	mov	r0, r4
 8021ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021ba4:	f000 fcbe 	bl	8022524 <_malloc_usable_size_r>
 8021ba8:	4285      	cmp	r5, r0
 8021baa:	4606      	mov	r6, r0
 8021bac:	d802      	bhi.n	8021bb4 <_realloc_r+0x34>
 8021bae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8021bb2:	d8f4      	bhi.n	8021b9e <_realloc_r+0x1e>
 8021bb4:	4629      	mov	r1, r5
 8021bb6:	4640      	mov	r0, r8
 8021bb8:	f7ff fee2 	bl	8021980 <_malloc_r>
 8021bbc:	4607      	mov	r7, r0
 8021bbe:	2800      	cmp	r0, #0
 8021bc0:	d0ec      	beq.n	8021b9c <_realloc_r+0x1c>
 8021bc2:	42b5      	cmp	r5, r6
 8021bc4:	462a      	mov	r2, r5
 8021bc6:	4621      	mov	r1, r4
 8021bc8:	bf28      	it	cs
 8021bca:	4632      	movcs	r2, r6
 8021bcc:	f000 fc27 	bl	802241e <memcpy>
 8021bd0:	4621      	mov	r1, r4
 8021bd2:	4640      	mov	r0, r8
 8021bd4:	f000 fc5c 	bl	8022490 <_free_r>
 8021bd8:	463c      	mov	r4, r7
 8021bda:	e7e0      	b.n	8021b9e <_realloc_r+0x1e>

08021bdc <_strtoul_l.constprop.0>:
 8021bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021be0:	4e34      	ldr	r6, [pc, #208]	@ (8021cb4 <_strtoul_l.constprop.0+0xd8>)
 8021be2:	4686      	mov	lr, r0
 8021be4:	460d      	mov	r5, r1
 8021be6:	4628      	mov	r0, r5
 8021be8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021bec:	5d37      	ldrb	r7, [r6, r4]
 8021bee:	f017 0708 	ands.w	r7, r7, #8
 8021bf2:	d1f8      	bne.n	8021be6 <_strtoul_l.constprop.0+0xa>
 8021bf4:	2c2d      	cmp	r4, #45	@ 0x2d
 8021bf6:	d12f      	bne.n	8021c58 <_strtoul_l.constprop.0+0x7c>
 8021bf8:	782c      	ldrb	r4, [r5, #0]
 8021bfa:	2701      	movs	r7, #1
 8021bfc:	1c85      	adds	r5, r0, #2
 8021bfe:	f033 0010 	bics.w	r0, r3, #16
 8021c02:	d109      	bne.n	8021c18 <_strtoul_l.constprop.0+0x3c>
 8021c04:	2c30      	cmp	r4, #48	@ 0x30
 8021c06:	d12c      	bne.n	8021c62 <_strtoul_l.constprop.0+0x86>
 8021c08:	7828      	ldrb	r0, [r5, #0]
 8021c0a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8021c0e:	2858      	cmp	r0, #88	@ 0x58
 8021c10:	d127      	bne.n	8021c62 <_strtoul_l.constprop.0+0x86>
 8021c12:	786c      	ldrb	r4, [r5, #1]
 8021c14:	2310      	movs	r3, #16
 8021c16:	3502      	adds	r5, #2
 8021c18:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8021c1c:	2600      	movs	r6, #0
 8021c1e:	fbb8 f8f3 	udiv	r8, r8, r3
 8021c22:	fb03 f908 	mul.w	r9, r3, r8
 8021c26:	ea6f 0909 	mvn.w	r9, r9
 8021c2a:	4630      	mov	r0, r6
 8021c2c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8021c30:	f1bc 0f09 	cmp.w	ip, #9
 8021c34:	d81c      	bhi.n	8021c70 <_strtoul_l.constprop.0+0x94>
 8021c36:	4664      	mov	r4, ip
 8021c38:	42a3      	cmp	r3, r4
 8021c3a:	dd2a      	ble.n	8021c92 <_strtoul_l.constprop.0+0xb6>
 8021c3c:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8021c40:	d007      	beq.n	8021c52 <_strtoul_l.constprop.0+0x76>
 8021c42:	4580      	cmp	r8, r0
 8021c44:	d322      	bcc.n	8021c8c <_strtoul_l.constprop.0+0xb0>
 8021c46:	d101      	bne.n	8021c4c <_strtoul_l.constprop.0+0x70>
 8021c48:	45a1      	cmp	r9, r4
 8021c4a:	db1f      	blt.n	8021c8c <_strtoul_l.constprop.0+0xb0>
 8021c4c:	fb00 4003 	mla	r0, r0, r3, r4
 8021c50:	2601      	movs	r6, #1
 8021c52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021c56:	e7e9      	b.n	8021c2c <_strtoul_l.constprop.0+0x50>
 8021c58:	2c2b      	cmp	r4, #43	@ 0x2b
 8021c5a:	bf04      	itt	eq
 8021c5c:	782c      	ldrbeq	r4, [r5, #0]
 8021c5e:	1c85      	addeq	r5, r0, #2
 8021c60:	e7cd      	b.n	8021bfe <_strtoul_l.constprop.0+0x22>
 8021c62:	2b00      	cmp	r3, #0
 8021c64:	d1d8      	bne.n	8021c18 <_strtoul_l.constprop.0+0x3c>
 8021c66:	2c30      	cmp	r4, #48	@ 0x30
 8021c68:	bf0c      	ite	eq
 8021c6a:	2308      	moveq	r3, #8
 8021c6c:	230a      	movne	r3, #10
 8021c6e:	e7d3      	b.n	8021c18 <_strtoul_l.constprop.0+0x3c>
 8021c70:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8021c74:	f1bc 0f19 	cmp.w	ip, #25
 8021c78:	d801      	bhi.n	8021c7e <_strtoul_l.constprop.0+0xa2>
 8021c7a:	3c37      	subs	r4, #55	@ 0x37
 8021c7c:	e7dc      	b.n	8021c38 <_strtoul_l.constprop.0+0x5c>
 8021c7e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8021c82:	f1bc 0f19 	cmp.w	ip, #25
 8021c86:	d804      	bhi.n	8021c92 <_strtoul_l.constprop.0+0xb6>
 8021c88:	3c57      	subs	r4, #87	@ 0x57
 8021c8a:	e7d5      	b.n	8021c38 <_strtoul_l.constprop.0+0x5c>
 8021c8c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8021c90:	e7df      	b.n	8021c52 <_strtoul_l.constprop.0+0x76>
 8021c92:	1c73      	adds	r3, r6, #1
 8021c94:	d106      	bne.n	8021ca4 <_strtoul_l.constprop.0+0xc8>
 8021c96:	2322      	movs	r3, #34	@ 0x22
 8021c98:	f8ce 3000 	str.w	r3, [lr]
 8021c9c:	4630      	mov	r0, r6
 8021c9e:	b932      	cbnz	r2, 8021cae <_strtoul_l.constprop.0+0xd2>
 8021ca0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021ca4:	b107      	cbz	r7, 8021ca8 <_strtoul_l.constprop.0+0xcc>
 8021ca6:	4240      	negs	r0, r0
 8021ca8:	2a00      	cmp	r2, #0
 8021caa:	d0f9      	beq.n	8021ca0 <_strtoul_l.constprop.0+0xc4>
 8021cac:	b106      	cbz	r6, 8021cb0 <_strtoul_l.constprop.0+0xd4>
 8021cae:	1e69      	subs	r1, r5, #1
 8021cb0:	6011      	str	r1, [r2, #0]
 8021cb2:	e7f5      	b.n	8021ca0 <_strtoul_l.constprop.0+0xc4>
 8021cb4:	08025aaa 	.word	0x08025aaa

08021cb8 <strtoul>:
 8021cb8:	4613      	mov	r3, r2
 8021cba:	460a      	mov	r2, r1
 8021cbc:	4601      	mov	r1, r0
 8021cbe:	4802      	ldr	r0, [pc, #8]	@ (8021cc8 <strtoul+0x10>)
 8021cc0:	6800      	ldr	r0, [r0, #0]
 8021cc2:	f7ff bf8b 	b.w	8021bdc <_strtoul_l.constprop.0>
 8021cc6:	bf00      	nop
 8021cc8:	240012bc 	.word	0x240012bc

08021ccc <std>:
 8021ccc:	2300      	movs	r3, #0
 8021cce:	b510      	push	{r4, lr}
 8021cd0:	4604      	mov	r4, r0
 8021cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8021cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8021cda:	6083      	str	r3, [r0, #8]
 8021cdc:	8181      	strh	r1, [r0, #12]
 8021cde:	6643      	str	r3, [r0, #100]	@ 0x64
 8021ce0:	81c2      	strh	r2, [r0, #14]
 8021ce2:	6183      	str	r3, [r0, #24]
 8021ce4:	4619      	mov	r1, r3
 8021ce6:	2208      	movs	r2, #8
 8021ce8:	305c      	adds	r0, #92	@ 0x5c
 8021cea:	f000 fa79 	bl	80221e0 <memset>
 8021cee:	4b0d      	ldr	r3, [pc, #52]	@ (8021d24 <std+0x58>)
 8021cf0:	6263      	str	r3, [r4, #36]	@ 0x24
 8021cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8021d28 <std+0x5c>)
 8021cf4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8021cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8021d2c <std+0x60>)
 8021cf8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8021cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8021d30 <std+0x64>)
 8021cfc:	6323      	str	r3, [r4, #48]	@ 0x30
 8021cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8021d34 <std+0x68>)
 8021d00:	6224      	str	r4, [r4, #32]
 8021d02:	429c      	cmp	r4, r3
 8021d04:	d006      	beq.n	8021d14 <std+0x48>
 8021d06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8021d0a:	4294      	cmp	r4, r2
 8021d0c:	d002      	beq.n	8021d14 <std+0x48>
 8021d0e:	33d0      	adds	r3, #208	@ 0xd0
 8021d10:	429c      	cmp	r4, r3
 8021d12:	d105      	bne.n	8021d20 <std+0x54>
 8021d14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8021d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021d1c:	f000 bb74 	b.w	8022408 <__retarget_lock_init_recursive>
 8021d20:	bd10      	pop	{r4, pc}
 8021d22:	bf00      	nop
 8021d24:	08021f6d 	.word	0x08021f6d
 8021d28:	08021f8f 	.word	0x08021f8f
 8021d2c:	08021fc7 	.word	0x08021fc7
 8021d30:	08021feb 	.word	0x08021feb
 8021d34:	240695ac 	.word	0x240695ac

08021d38 <stdio_exit_handler>:
 8021d38:	4a02      	ldr	r2, [pc, #8]	@ (8021d44 <stdio_exit_handler+0xc>)
 8021d3a:	4903      	ldr	r1, [pc, #12]	@ (8021d48 <stdio_exit_handler+0x10>)
 8021d3c:	4803      	ldr	r0, [pc, #12]	@ (8021d4c <stdio_exit_handler+0x14>)
 8021d3e:	f000 b869 	b.w	8021e14 <_fwalk_sglue>
 8021d42:	bf00      	nop
 8021d44:	240012b0 	.word	0x240012b0
 8021d48:	08022c09 	.word	0x08022c09
 8021d4c:	240012c0 	.word	0x240012c0

08021d50 <cleanup_stdio>:
 8021d50:	6841      	ldr	r1, [r0, #4]
 8021d52:	4b0c      	ldr	r3, [pc, #48]	@ (8021d84 <cleanup_stdio+0x34>)
 8021d54:	4299      	cmp	r1, r3
 8021d56:	b510      	push	{r4, lr}
 8021d58:	4604      	mov	r4, r0
 8021d5a:	d001      	beq.n	8021d60 <cleanup_stdio+0x10>
 8021d5c:	f000 ff54 	bl	8022c08 <_fflush_r>
 8021d60:	68a1      	ldr	r1, [r4, #8]
 8021d62:	4b09      	ldr	r3, [pc, #36]	@ (8021d88 <cleanup_stdio+0x38>)
 8021d64:	4299      	cmp	r1, r3
 8021d66:	d002      	beq.n	8021d6e <cleanup_stdio+0x1e>
 8021d68:	4620      	mov	r0, r4
 8021d6a:	f000 ff4d 	bl	8022c08 <_fflush_r>
 8021d6e:	68e1      	ldr	r1, [r4, #12]
 8021d70:	4b06      	ldr	r3, [pc, #24]	@ (8021d8c <cleanup_stdio+0x3c>)
 8021d72:	4299      	cmp	r1, r3
 8021d74:	d004      	beq.n	8021d80 <cleanup_stdio+0x30>
 8021d76:	4620      	mov	r0, r4
 8021d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021d7c:	f000 bf44 	b.w	8022c08 <_fflush_r>
 8021d80:	bd10      	pop	{r4, pc}
 8021d82:	bf00      	nop
 8021d84:	240695ac 	.word	0x240695ac
 8021d88:	24069614 	.word	0x24069614
 8021d8c:	2406967c 	.word	0x2406967c

08021d90 <global_stdio_init.part.0>:
 8021d90:	b510      	push	{r4, lr}
 8021d92:	4b0b      	ldr	r3, [pc, #44]	@ (8021dc0 <global_stdio_init.part.0+0x30>)
 8021d94:	4c0b      	ldr	r4, [pc, #44]	@ (8021dc4 <global_stdio_init.part.0+0x34>)
 8021d96:	4a0c      	ldr	r2, [pc, #48]	@ (8021dc8 <global_stdio_init.part.0+0x38>)
 8021d98:	601a      	str	r2, [r3, #0]
 8021d9a:	4620      	mov	r0, r4
 8021d9c:	2200      	movs	r2, #0
 8021d9e:	2104      	movs	r1, #4
 8021da0:	f7ff ff94 	bl	8021ccc <std>
 8021da4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8021da8:	2201      	movs	r2, #1
 8021daa:	2109      	movs	r1, #9
 8021dac:	f7ff ff8e 	bl	8021ccc <std>
 8021db0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8021db4:	2202      	movs	r2, #2
 8021db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021dba:	2112      	movs	r1, #18
 8021dbc:	f7ff bf86 	b.w	8021ccc <std>
 8021dc0:	240696e4 	.word	0x240696e4
 8021dc4:	240695ac 	.word	0x240695ac
 8021dc8:	08021d39 	.word	0x08021d39

08021dcc <__sfp_lock_acquire>:
 8021dcc:	4801      	ldr	r0, [pc, #4]	@ (8021dd4 <__sfp_lock_acquire+0x8>)
 8021dce:	f000 bb1c 	b.w	802240a <__retarget_lock_acquire_recursive>
 8021dd2:	bf00      	nop
 8021dd4:	240696ee 	.word	0x240696ee

08021dd8 <__sfp_lock_release>:
 8021dd8:	4801      	ldr	r0, [pc, #4]	@ (8021de0 <__sfp_lock_release+0x8>)
 8021dda:	f000 bb17 	b.w	802240c <__retarget_lock_release_recursive>
 8021dde:	bf00      	nop
 8021de0:	240696ee 	.word	0x240696ee

08021de4 <__sinit>:
 8021de4:	b510      	push	{r4, lr}
 8021de6:	4604      	mov	r4, r0
 8021de8:	f7ff fff0 	bl	8021dcc <__sfp_lock_acquire>
 8021dec:	6a23      	ldr	r3, [r4, #32]
 8021dee:	b11b      	cbz	r3, 8021df8 <__sinit+0x14>
 8021df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021df4:	f7ff bff0 	b.w	8021dd8 <__sfp_lock_release>
 8021df8:	4b04      	ldr	r3, [pc, #16]	@ (8021e0c <__sinit+0x28>)
 8021dfa:	6223      	str	r3, [r4, #32]
 8021dfc:	4b04      	ldr	r3, [pc, #16]	@ (8021e10 <__sinit+0x2c>)
 8021dfe:	681b      	ldr	r3, [r3, #0]
 8021e00:	2b00      	cmp	r3, #0
 8021e02:	d1f5      	bne.n	8021df0 <__sinit+0xc>
 8021e04:	f7ff ffc4 	bl	8021d90 <global_stdio_init.part.0>
 8021e08:	e7f2      	b.n	8021df0 <__sinit+0xc>
 8021e0a:	bf00      	nop
 8021e0c:	08021d51 	.word	0x08021d51
 8021e10:	240696e4 	.word	0x240696e4

08021e14 <_fwalk_sglue>:
 8021e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021e18:	4607      	mov	r7, r0
 8021e1a:	4688      	mov	r8, r1
 8021e1c:	4614      	mov	r4, r2
 8021e1e:	2600      	movs	r6, #0
 8021e20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8021e24:	f1b9 0901 	subs.w	r9, r9, #1
 8021e28:	d505      	bpl.n	8021e36 <_fwalk_sglue+0x22>
 8021e2a:	6824      	ldr	r4, [r4, #0]
 8021e2c:	2c00      	cmp	r4, #0
 8021e2e:	d1f7      	bne.n	8021e20 <_fwalk_sglue+0xc>
 8021e30:	4630      	mov	r0, r6
 8021e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021e36:	89ab      	ldrh	r3, [r5, #12]
 8021e38:	2b01      	cmp	r3, #1
 8021e3a:	d907      	bls.n	8021e4c <_fwalk_sglue+0x38>
 8021e3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8021e40:	3301      	adds	r3, #1
 8021e42:	d003      	beq.n	8021e4c <_fwalk_sglue+0x38>
 8021e44:	4629      	mov	r1, r5
 8021e46:	4638      	mov	r0, r7
 8021e48:	47c0      	blx	r8
 8021e4a:	4306      	orrs	r6, r0
 8021e4c:	3568      	adds	r5, #104	@ 0x68
 8021e4e:	e7e9      	b.n	8021e24 <_fwalk_sglue+0x10>

08021e50 <_fwrite_r>:
 8021e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021e54:	9c08      	ldr	r4, [sp, #32]
 8021e56:	468a      	mov	sl, r1
 8021e58:	4690      	mov	r8, r2
 8021e5a:	fb02 f903 	mul.w	r9, r2, r3
 8021e5e:	4606      	mov	r6, r0
 8021e60:	b118      	cbz	r0, 8021e6a <_fwrite_r+0x1a>
 8021e62:	6a03      	ldr	r3, [r0, #32]
 8021e64:	b90b      	cbnz	r3, 8021e6a <_fwrite_r+0x1a>
 8021e66:	f7ff ffbd 	bl	8021de4 <__sinit>
 8021e6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021e6c:	07dd      	lsls	r5, r3, #31
 8021e6e:	d405      	bmi.n	8021e7c <_fwrite_r+0x2c>
 8021e70:	89a3      	ldrh	r3, [r4, #12]
 8021e72:	0598      	lsls	r0, r3, #22
 8021e74:	d402      	bmi.n	8021e7c <_fwrite_r+0x2c>
 8021e76:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021e78:	f000 fac7 	bl	802240a <__retarget_lock_acquire_recursive>
 8021e7c:	89a3      	ldrh	r3, [r4, #12]
 8021e7e:	0719      	lsls	r1, r3, #28
 8021e80:	d516      	bpl.n	8021eb0 <_fwrite_r+0x60>
 8021e82:	6923      	ldr	r3, [r4, #16]
 8021e84:	b1a3      	cbz	r3, 8021eb0 <_fwrite_r+0x60>
 8021e86:	2500      	movs	r5, #0
 8021e88:	454d      	cmp	r5, r9
 8021e8a:	d01f      	beq.n	8021ecc <_fwrite_r+0x7c>
 8021e8c:	68a7      	ldr	r7, [r4, #8]
 8021e8e:	f81a 1005 	ldrb.w	r1, [sl, r5]
 8021e92:	3f01      	subs	r7, #1
 8021e94:	2f00      	cmp	r7, #0
 8021e96:	60a7      	str	r7, [r4, #8]
 8021e98:	da04      	bge.n	8021ea4 <_fwrite_r+0x54>
 8021e9a:	69a3      	ldr	r3, [r4, #24]
 8021e9c:	429f      	cmp	r7, r3
 8021e9e:	db0f      	blt.n	8021ec0 <_fwrite_r+0x70>
 8021ea0:	290a      	cmp	r1, #10
 8021ea2:	d00d      	beq.n	8021ec0 <_fwrite_r+0x70>
 8021ea4:	6823      	ldr	r3, [r4, #0]
 8021ea6:	1c5a      	adds	r2, r3, #1
 8021ea8:	6022      	str	r2, [r4, #0]
 8021eaa:	7019      	strb	r1, [r3, #0]
 8021eac:	3501      	adds	r5, #1
 8021eae:	e7eb      	b.n	8021e88 <_fwrite_r+0x38>
 8021eb0:	4621      	mov	r1, r4
 8021eb2:	4630      	mov	r0, r6
 8021eb4:	f000 f914 	bl	80220e0 <__swsetup_r>
 8021eb8:	2800      	cmp	r0, #0
 8021eba:	d0e4      	beq.n	8021e86 <_fwrite_r+0x36>
 8021ebc:	2500      	movs	r5, #0
 8021ebe:	e005      	b.n	8021ecc <_fwrite_r+0x7c>
 8021ec0:	4622      	mov	r2, r4
 8021ec2:	4630      	mov	r0, r6
 8021ec4:	f000 f8ce 	bl	8022064 <__swbuf_r>
 8021ec8:	3001      	adds	r0, #1
 8021eca:	d1ef      	bne.n	8021eac <_fwrite_r+0x5c>
 8021ecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021ece:	07da      	lsls	r2, r3, #31
 8021ed0:	d405      	bmi.n	8021ede <_fwrite_r+0x8e>
 8021ed2:	89a3      	ldrh	r3, [r4, #12]
 8021ed4:	059b      	lsls	r3, r3, #22
 8021ed6:	d402      	bmi.n	8021ede <_fwrite_r+0x8e>
 8021ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021eda:	f000 fa97 	bl	802240c <__retarget_lock_release_recursive>
 8021ede:	fbb5 f0f8 	udiv	r0, r5, r8
 8021ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08021ee8 <fwrite>:
 8021ee8:	b507      	push	{r0, r1, r2, lr}
 8021eea:	9300      	str	r3, [sp, #0]
 8021eec:	4613      	mov	r3, r2
 8021eee:	460a      	mov	r2, r1
 8021ef0:	4601      	mov	r1, r0
 8021ef2:	4803      	ldr	r0, [pc, #12]	@ (8021f00 <fwrite+0x18>)
 8021ef4:	6800      	ldr	r0, [r0, #0]
 8021ef6:	f7ff ffab 	bl	8021e50 <_fwrite_r>
 8021efa:	b003      	add	sp, #12
 8021efc:	f85d fb04 	ldr.w	pc, [sp], #4
 8021f00:	240012bc 	.word	0x240012bc

08021f04 <sniprintf>:
 8021f04:	b40c      	push	{r2, r3}
 8021f06:	b530      	push	{r4, r5, lr}
 8021f08:	4b17      	ldr	r3, [pc, #92]	@ (8021f68 <sniprintf+0x64>)
 8021f0a:	1e0c      	subs	r4, r1, #0
 8021f0c:	681d      	ldr	r5, [r3, #0]
 8021f0e:	b09d      	sub	sp, #116	@ 0x74
 8021f10:	da08      	bge.n	8021f24 <sniprintf+0x20>
 8021f12:	238b      	movs	r3, #139	@ 0x8b
 8021f14:	602b      	str	r3, [r5, #0]
 8021f16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8021f1a:	b01d      	add	sp, #116	@ 0x74
 8021f1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8021f20:	b002      	add	sp, #8
 8021f22:	4770      	bx	lr
 8021f24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8021f28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8021f2c:	bf14      	ite	ne
 8021f2e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8021f32:	4623      	moveq	r3, r4
 8021f34:	9304      	str	r3, [sp, #16]
 8021f36:	9307      	str	r3, [sp, #28]
 8021f38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8021f3c:	9002      	str	r0, [sp, #8]
 8021f3e:	9006      	str	r0, [sp, #24]
 8021f40:	f8ad 3016 	strh.w	r3, [sp, #22]
 8021f44:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8021f46:	ab21      	add	r3, sp, #132	@ 0x84
 8021f48:	a902      	add	r1, sp, #8
 8021f4a:	4628      	mov	r0, r5
 8021f4c:	9301      	str	r3, [sp, #4]
 8021f4e:	f000 fb4d 	bl	80225ec <_svfiprintf_r>
 8021f52:	1c43      	adds	r3, r0, #1
 8021f54:	bfbc      	itt	lt
 8021f56:	238b      	movlt	r3, #139	@ 0x8b
 8021f58:	602b      	strlt	r3, [r5, #0]
 8021f5a:	2c00      	cmp	r4, #0
 8021f5c:	d0dd      	beq.n	8021f1a <sniprintf+0x16>
 8021f5e:	9b02      	ldr	r3, [sp, #8]
 8021f60:	2200      	movs	r2, #0
 8021f62:	701a      	strb	r2, [r3, #0]
 8021f64:	e7d9      	b.n	8021f1a <sniprintf+0x16>
 8021f66:	bf00      	nop
 8021f68:	240012bc 	.word	0x240012bc

08021f6c <__sread>:
 8021f6c:	b510      	push	{r4, lr}
 8021f6e:	460c      	mov	r4, r1
 8021f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021f74:	f000 f9ea 	bl	802234c <_read_r>
 8021f78:	2800      	cmp	r0, #0
 8021f7a:	bfab      	itete	ge
 8021f7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8021f7e:	89a3      	ldrhlt	r3, [r4, #12]
 8021f80:	181b      	addge	r3, r3, r0
 8021f82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8021f86:	bfac      	ite	ge
 8021f88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8021f8a:	81a3      	strhlt	r3, [r4, #12]
 8021f8c:	bd10      	pop	{r4, pc}

08021f8e <__swrite>:
 8021f8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021f92:	461f      	mov	r7, r3
 8021f94:	898b      	ldrh	r3, [r1, #12]
 8021f96:	05db      	lsls	r3, r3, #23
 8021f98:	4605      	mov	r5, r0
 8021f9a:	460c      	mov	r4, r1
 8021f9c:	4616      	mov	r6, r2
 8021f9e:	d505      	bpl.n	8021fac <__swrite+0x1e>
 8021fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021fa4:	2302      	movs	r3, #2
 8021fa6:	2200      	movs	r2, #0
 8021fa8:	f000 f9be 	bl	8022328 <_lseek_r>
 8021fac:	89a3      	ldrh	r3, [r4, #12]
 8021fae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021fb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8021fb6:	81a3      	strh	r3, [r4, #12]
 8021fb8:	4632      	mov	r2, r6
 8021fba:	463b      	mov	r3, r7
 8021fbc:	4628      	mov	r0, r5
 8021fbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021fc2:	f000 b9e5 	b.w	8022390 <_write_r>

08021fc6 <__sseek>:
 8021fc6:	b510      	push	{r4, lr}
 8021fc8:	460c      	mov	r4, r1
 8021fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021fce:	f000 f9ab 	bl	8022328 <_lseek_r>
 8021fd2:	1c43      	adds	r3, r0, #1
 8021fd4:	89a3      	ldrh	r3, [r4, #12]
 8021fd6:	bf15      	itete	ne
 8021fd8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8021fda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8021fde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8021fe2:	81a3      	strheq	r3, [r4, #12]
 8021fe4:	bf18      	it	ne
 8021fe6:	81a3      	strhne	r3, [r4, #12]
 8021fe8:	bd10      	pop	{r4, pc}

08021fea <__sclose>:
 8021fea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021fee:	f000 b935 	b.w	802225c <_close_r>

08021ff2 <_vsniprintf_r>:
 8021ff2:	b530      	push	{r4, r5, lr}
 8021ff4:	4614      	mov	r4, r2
 8021ff6:	2c00      	cmp	r4, #0
 8021ff8:	b09b      	sub	sp, #108	@ 0x6c
 8021ffa:	4605      	mov	r5, r0
 8021ffc:	461a      	mov	r2, r3
 8021ffe:	da05      	bge.n	802200c <_vsniprintf_r+0x1a>
 8022000:	238b      	movs	r3, #139	@ 0x8b
 8022002:	6003      	str	r3, [r0, #0]
 8022004:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022008:	b01b      	add	sp, #108	@ 0x6c
 802200a:	bd30      	pop	{r4, r5, pc}
 802200c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8022010:	f8ad 300c 	strh.w	r3, [sp, #12]
 8022014:	bf14      	ite	ne
 8022016:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 802201a:	4623      	moveq	r3, r4
 802201c:	9302      	str	r3, [sp, #8]
 802201e:	9305      	str	r3, [sp, #20]
 8022020:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8022024:	9100      	str	r1, [sp, #0]
 8022026:	9104      	str	r1, [sp, #16]
 8022028:	f8ad 300e 	strh.w	r3, [sp, #14]
 802202c:	4669      	mov	r1, sp
 802202e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8022030:	f000 fadc 	bl	80225ec <_svfiprintf_r>
 8022034:	1c43      	adds	r3, r0, #1
 8022036:	bfbc      	itt	lt
 8022038:	238b      	movlt	r3, #139	@ 0x8b
 802203a:	602b      	strlt	r3, [r5, #0]
 802203c:	2c00      	cmp	r4, #0
 802203e:	d0e3      	beq.n	8022008 <_vsniprintf_r+0x16>
 8022040:	9b00      	ldr	r3, [sp, #0]
 8022042:	2200      	movs	r2, #0
 8022044:	701a      	strb	r2, [r3, #0]
 8022046:	e7df      	b.n	8022008 <_vsniprintf_r+0x16>

08022048 <vsniprintf>:
 8022048:	b507      	push	{r0, r1, r2, lr}
 802204a:	9300      	str	r3, [sp, #0]
 802204c:	4613      	mov	r3, r2
 802204e:	460a      	mov	r2, r1
 8022050:	4601      	mov	r1, r0
 8022052:	4803      	ldr	r0, [pc, #12]	@ (8022060 <vsniprintf+0x18>)
 8022054:	6800      	ldr	r0, [r0, #0]
 8022056:	f7ff ffcc 	bl	8021ff2 <_vsniprintf_r>
 802205a:	b003      	add	sp, #12
 802205c:	f85d fb04 	ldr.w	pc, [sp], #4
 8022060:	240012bc 	.word	0x240012bc

08022064 <__swbuf_r>:
 8022064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022066:	460e      	mov	r6, r1
 8022068:	4614      	mov	r4, r2
 802206a:	4605      	mov	r5, r0
 802206c:	b118      	cbz	r0, 8022076 <__swbuf_r+0x12>
 802206e:	6a03      	ldr	r3, [r0, #32]
 8022070:	b90b      	cbnz	r3, 8022076 <__swbuf_r+0x12>
 8022072:	f7ff feb7 	bl	8021de4 <__sinit>
 8022076:	69a3      	ldr	r3, [r4, #24]
 8022078:	60a3      	str	r3, [r4, #8]
 802207a:	89a3      	ldrh	r3, [r4, #12]
 802207c:	071a      	lsls	r2, r3, #28
 802207e:	d501      	bpl.n	8022084 <__swbuf_r+0x20>
 8022080:	6923      	ldr	r3, [r4, #16]
 8022082:	b943      	cbnz	r3, 8022096 <__swbuf_r+0x32>
 8022084:	4621      	mov	r1, r4
 8022086:	4628      	mov	r0, r5
 8022088:	f000 f82a 	bl	80220e0 <__swsetup_r>
 802208c:	b118      	cbz	r0, 8022096 <__swbuf_r+0x32>
 802208e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8022092:	4638      	mov	r0, r7
 8022094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022096:	6823      	ldr	r3, [r4, #0]
 8022098:	6922      	ldr	r2, [r4, #16]
 802209a:	1a98      	subs	r0, r3, r2
 802209c:	6963      	ldr	r3, [r4, #20]
 802209e:	b2f6      	uxtb	r6, r6
 80220a0:	4283      	cmp	r3, r0
 80220a2:	4637      	mov	r7, r6
 80220a4:	dc05      	bgt.n	80220b2 <__swbuf_r+0x4e>
 80220a6:	4621      	mov	r1, r4
 80220a8:	4628      	mov	r0, r5
 80220aa:	f000 fdad 	bl	8022c08 <_fflush_r>
 80220ae:	2800      	cmp	r0, #0
 80220b0:	d1ed      	bne.n	802208e <__swbuf_r+0x2a>
 80220b2:	68a3      	ldr	r3, [r4, #8]
 80220b4:	3b01      	subs	r3, #1
 80220b6:	60a3      	str	r3, [r4, #8]
 80220b8:	6823      	ldr	r3, [r4, #0]
 80220ba:	1c5a      	adds	r2, r3, #1
 80220bc:	6022      	str	r2, [r4, #0]
 80220be:	701e      	strb	r6, [r3, #0]
 80220c0:	6962      	ldr	r2, [r4, #20]
 80220c2:	1c43      	adds	r3, r0, #1
 80220c4:	429a      	cmp	r2, r3
 80220c6:	d004      	beq.n	80220d2 <__swbuf_r+0x6e>
 80220c8:	89a3      	ldrh	r3, [r4, #12]
 80220ca:	07db      	lsls	r3, r3, #31
 80220cc:	d5e1      	bpl.n	8022092 <__swbuf_r+0x2e>
 80220ce:	2e0a      	cmp	r6, #10
 80220d0:	d1df      	bne.n	8022092 <__swbuf_r+0x2e>
 80220d2:	4621      	mov	r1, r4
 80220d4:	4628      	mov	r0, r5
 80220d6:	f000 fd97 	bl	8022c08 <_fflush_r>
 80220da:	2800      	cmp	r0, #0
 80220dc:	d0d9      	beq.n	8022092 <__swbuf_r+0x2e>
 80220de:	e7d6      	b.n	802208e <__swbuf_r+0x2a>

080220e0 <__swsetup_r>:
 80220e0:	b538      	push	{r3, r4, r5, lr}
 80220e2:	4b29      	ldr	r3, [pc, #164]	@ (8022188 <__swsetup_r+0xa8>)
 80220e4:	4605      	mov	r5, r0
 80220e6:	6818      	ldr	r0, [r3, #0]
 80220e8:	460c      	mov	r4, r1
 80220ea:	b118      	cbz	r0, 80220f4 <__swsetup_r+0x14>
 80220ec:	6a03      	ldr	r3, [r0, #32]
 80220ee:	b90b      	cbnz	r3, 80220f4 <__swsetup_r+0x14>
 80220f0:	f7ff fe78 	bl	8021de4 <__sinit>
 80220f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80220f8:	0719      	lsls	r1, r3, #28
 80220fa:	d422      	bmi.n	8022142 <__swsetup_r+0x62>
 80220fc:	06da      	lsls	r2, r3, #27
 80220fe:	d407      	bmi.n	8022110 <__swsetup_r+0x30>
 8022100:	2209      	movs	r2, #9
 8022102:	602a      	str	r2, [r5, #0]
 8022104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022108:	81a3      	strh	r3, [r4, #12]
 802210a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802210e:	e033      	b.n	8022178 <__swsetup_r+0x98>
 8022110:	0758      	lsls	r0, r3, #29
 8022112:	d512      	bpl.n	802213a <__swsetup_r+0x5a>
 8022114:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022116:	b141      	cbz	r1, 802212a <__swsetup_r+0x4a>
 8022118:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802211c:	4299      	cmp	r1, r3
 802211e:	d002      	beq.n	8022126 <__swsetup_r+0x46>
 8022120:	4628      	mov	r0, r5
 8022122:	f000 f9b5 	bl	8022490 <_free_r>
 8022126:	2300      	movs	r3, #0
 8022128:	6363      	str	r3, [r4, #52]	@ 0x34
 802212a:	89a3      	ldrh	r3, [r4, #12]
 802212c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8022130:	81a3      	strh	r3, [r4, #12]
 8022132:	2300      	movs	r3, #0
 8022134:	6063      	str	r3, [r4, #4]
 8022136:	6923      	ldr	r3, [r4, #16]
 8022138:	6023      	str	r3, [r4, #0]
 802213a:	89a3      	ldrh	r3, [r4, #12]
 802213c:	f043 0308 	orr.w	r3, r3, #8
 8022140:	81a3      	strh	r3, [r4, #12]
 8022142:	6923      	ldr	r3, [r4, #16]
 8022144:	b94b      	cbnz	r3, 802215a <__swsetup_r+0x7a>
 8022146:	89a3      	ldrh	r3, [r4, #12]
 8022148:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 802214c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8022150:	d003      	beq.n	802215a <__swsetup_r+0x7a>
 8022152:	4621      	mov	r1, r4
 8022154:	4628      	mov	r0, r5
 8022156:	f000 fdb7 	bl	8022cc8 <__smakebuf_r>
 802215a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802215e:	f013 0201 	ands.w	r2, r3, #1
 8022162:	d00a      	beq.n	802217a <__swsetup_r+0x9a>
 8022164:	2200      	movs	r2, #0
 8022166:	60a2      	str	r2, [r4, #8]
 8022168:	6962      	ldr	r2, [r4, #20]
 802216a:	4252      	negs	r2, r2
 802216c:	61a2      	str	r2, [r4, #24]
 802216e:	6922      	ldr	r2, [r4, #16]
 8022170:	b942      	cbnz	r2, 8022184 <__swsetup_r+0xa4>
 8022172:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8022176:	d1c5      	bne.n	8022104 <__swsetup_r+0x24>
 8022178:	bd38      	pop	{r3, r4, r5, pc}
 802217a:	0799      	lsls	r1, r3, #30
 802217c:	bf58      	it	pl
 802217e:	6962      	ldrpl	r2, [r4, #20]
 8022180:	60a2      	str	r2, [r4, #8]
 8022182:	e7f4      	b.n	802216e <__swsetup_r+0x8e>
 8022184:	2000      	movs	r0, #0
 8022186:	e7f7      	b.n	8022178 <__swsetup_r+0x98>
 8022188:	240012bc 	.word	0x240012bc

0802218c <memcmp>:
 802218c:	b510      	push	{r4, lr}
 802218e:	3901      	subs	r1, #1
 8022190:	4402      	add	r2, r0
 8022192:	4290      	cmp	r0, r2
 8022194:	d101      	bne.n	802219a <memcmp+0xe>
 8022196:	2000      	movs	r0, #0
 8022198:	e005      	b.n	80221a6 <memcmp+0x1a>
 802219a:	7803      	ldrb	r3, [r0, #0]
 802219c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80221a0:	42a3      	cmp	r3, r4
 80221a2:	d001      	beq.n	80221a8 <memcmp+0x1c>
 80221a4:	1b18      	subs	r0, r3, r4
 80221a6:	bd10      	pop	{r4, pc}
 80221a8:	3001      	adds	r0, #1
 80221aa:	e7f2      	b.n	8022192 <memcmp+0x6>

080221ac <memmove>:
 80221ac:	4288      	cmp	r0, r1
 80221ae:	b510      	push	{r4, lr}
 80221b0:	eb01 0402 	add.w	r4, r1, r2
 80221b4:	d902      	bls.n	80221bc <memmove+0x10>
 80221b6:	4284      	cmp	r4, r0
 80221b8:	4623      	mov	r3, r4
 80221ba:	d807      	bhi.n	80221cc <memmove+0x20>
 80221bc:	1e43      	subs	r3, r0, #1
 80221be:	42a1      	cmp	r1, r4
 80221c0:	d008      	beq.n	80221d4 <memmove+0x28>
 80221c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80221c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80221ca:	e7f8      	b.n	80221be <memmove+0x12>
 80221cc:	4402      	add	r2, r0
 80221ce:	4601      	mov	r1, r0
 80221d0:	428a      	cmp	r2, r1
 80221d2:	d100      	bne.n	80221d6 <memmove+0x2a>
 80221d4:	bd10      	pop	{r4, pc}
 80221d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80221da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80221de:	e7f7      	b.n	80221d0 <memmove+0x24>

080221e0 <memset>:
 80221e0:	4402      	add	r2, r0
 80221e2:	4603      	mov	r3, r0
 80221e4:	4293      	cmp	r3, r2
 80221e6:	d100      	bne.n	80221ea <memset+0xa>
 80221e8:	4770      	bx	lr
 80221ea:	f803 1b01 	strb.w	r1, [r3], #1
 80221ee:	e7f9      	b.n	80221e4 <memset+0x4>

080221f0 <strchr>:
 80221f0:	b2c9      	uxtb	r1, r1
 80221f2:	4603      	mov	r3, r0
 80221f4:	4618      	mov	r0, r3
 80221f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80221fa:	b112      	cbz	r2, 8022202 <strchr+0x12>
 80221fc:	428a      	cmp	r2, r1
 80221fe:	d1f9      	bne.n	80221f4 <strchr+0x4>
 8022200:	4770      	bx	lr
 8022202:	2900      	cmp	r1, #0
 8022204:	bf18      	it	ne
 8022206:	2000      	movne	r0, #0
 8022208:	4770      	bx	lr

0802220a <strncmp>:
 802220a:	b510      	push	{r4, lr}
 802220c:	b16a      	cbz	r2, 802222a <strncmp+0x20>
 802220e:	3901      	subs	r1, #1
 8022210:	1884      	adds	r4, r0, r2
 8022212:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022216:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 802221a:	429a      	cmp	r2, r3
 802221c:	d103      	bne.n	8022226 <strncmp+0x1c>
 802221e:	42a0      	cmp	r0, r4
 8022220:	d001      	beq.n	8022226 <strncmp+0x1c>
 8022222:	2a00      	cmp	r2, #0
 8022224:	d1f5      	bne.n	8022212 <strncmp+0x8>
 8022226:	1ad0      	subs	r0, r2, r3
 8022228:	bd10      	pop	{r4, pc}
 802222a:	4610      	mov	r0, r2
 802222c:	e7fc      	b.n	8022228 <strncmp+0x1e>

0802222e <strstr>:
 802222e:	780a      	ldrb	r2, [r1, #0]
 8022230:	b570      	push	{r4, r5, r6, lr}
 8022232:	b96a      	cbnz	r2, 8022250 <strstr+0x22>
 8022234:	bd70      	pop	{r4, r5, r6, pc}
 8022236:	429a      	cmp	r2, r3
 8022238:	d109      	bne.n	802224e <strstr+0x20>
 802223a:	460c      	mov	r4, r1
 802223c:	4605      	mov	r5, r0
 802223e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8022242:	2b00      	cmp	r3, #0
 8022244:	d0f6      	beq.n	8022234 <strstr+0x6>
 8022246:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 802224a:	429e      	cmp	r6, r3
 802224c:	d0f7      	beq.n	802223e <strstr+0x10>
 802224e:	3001      	adds	r0, #1
 8022250:	7803      	ldrb	r3, [r0, #0]
 8022252:	2b00      	cmp	r3, #0
 8022254:	d1ef      	bne.n	8022236 <strstr+0x8>
 8022256:	4618      	mov	r0, r3
 8022258:	e7ec      	b.n	8022234 <strstr+0x6>
	...

0802225c <_close_r>:
 802225c:	b538      	push	{r3, r4, r5, lr}
 802225e:	4d06      	ldr	r5, [pc, #24]	@ (8022278 <_close_r+0x1c>)
 8022260:	2300      	movs	r3, #0
 8022262:	4604      	mov	r4, r0
 8022264:	4608      	mov	r0, r1
 8022266:	602b      	str	r3, [r5, #0]
 8022268:	f7e0 f9ea 	bl	8002640 <_close>
 802226c:	1c43      	adds	r3, r0, #1
 802226e:	d102      	bne.n	8022276 <_close_r+0x1a>
 8022270:	682b      	ldr	r3, [r5, #0]
 8022272:	b103      	cbz	r3, 8022276 <_close_r+0x1a>
 8022274:	6023      	str	r3, [r4, #0]
 8022276:	bd38      	pop	{r3, r4, r5, pc}
 8022278:	240696e8 	.word	0x240696e8

0802227c <_reclaim_reent>:
 802227c:	4b29      	ldr	r3, [pc, #164]	@ (8022324 <_reclaim_reent+0xa8>)
 802227e:	681b      	ldr	r3, [r3, #0]
 8022280:	4283      	cmp	r3, r0
 8022282:	b570      	push	{r4, r5, r6, lr}
 8022284:	4604      	mov	r4, r0
 8022286:	d04b      	beq.n	8022320 <_reclaim_reent+0xa4>
 8022288:	69c3      	ldr	r3, [r0, #28]
 802228a:	b1ab      	cbz	r3, 80222b8 <_reclaim_reent+0x3c>
 802228c:	68db      	ldr	r3, [r3, #12]
 802228e:	b16b      	cbz	r3, 80222ac <_reclaim_reent+0x30>
 8022290:	2500      	movs	r5, #0
 8022292:	69e3      	ldr	r3, [r4, #28]
 8022294:	68db      	ldr	r3, [r3, #12]
 8022296:	5959      	ldr	r1, [r3, r5]
 8022298:	2900      	cmp	r1, #0
 802229a:	d13b      	bne.n	8022314 <_reclaim_reent+0x98>
 802229c:	3504      	adds	r5, #4
 802229e:	2d80      	cmp	r5, #128	@ 0x80
 80222a0:	d1f7      	bne.n	8022292 <_reclaim_reent+0x16>
 80222a2:	69e3      	ldr	r3, [r4, #28]
 80222a4:	4620      	mov	r0, r4
 80222a6:	68d9      	ldr	r1, [r3, #12]
 80222a8:	f000 f8f2 	bl	8022490 <_free_r>
 80222ac:	69e3      	ldr	r3, [r4, #28]
 80222ae:	6819      	ldr	r1, [r3, #0]
 80222b0:	b111      	cbz	r1, 80222b8 <_reclaim_reent+0x3c>
 80222b2:	4620      	mov	r0, r4
 80222b4:	f000 f8ec 	bl	8022490 <_free_r>
 80222b8:	6961      	ldr	r1, [r4, #20]
 80222ba:	b111      	cbz	r1, 80222c2 <_reclaim_reent+0x46>
 80222bc:	4620      	mov	r0, r4
 80222be:	f000 f8e7 	bl	8022490 <_free_r>
 80222c2:	69e1      	ldr	r1, [r4, #28]
 80222c4:	b111      	cbz	r1, 80222cc <_reclaim_reent+0x50>
 80222c6:	4620      	mov	r0, r4
 80222c8:	f000 f8e2 	bl	8022490 <_free_r>
 80222cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80222ce:	b111      	cbz	r1, 80222d6 <_reclaim_reent+0x5a>
 80222d0:	4620      	mov	r0, r4
 80222d2:	f000 f8dd 	bl	8022490 <_free_r>
 80222d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80222d8:	b111      	cbz	r1, 80222e0 <_reclaim_reent+0x64>
 80222da:	4620      	mov	r0, r4
 80222dc:	f000 f8d8 	bl	8022490 <_free_r>
 80222e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80222e2:	b111      	cbz	r1, 80222ea <_reclaim_reent+0x6e>
 80222e4:	4620      	mov	r0, r4
 80222e6:	f000 f8d3 	bl	8022490 <_free_r>
 80222ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80222ec:	b111      	cbz	r1, 80222f4 <_reclaim_reent+0x78>
 80222ee:	4620      	mov	r0, r4
 80222f0:	f000 f8ce 	bl	8022490 <_free_r>
 80222f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80222f6:	b111      	cbz	r1, 80222fe <_reclaim_reent+0x82>
 80222f8:	4620      	mov	r0, r4
 80222fa:	f000 f8c9 	bl	8022490 <_free_r>
 80222fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8022300:	b111      	cbz	r1, 8022308 <_reclaim_reent+0x8c>
 8022302:	4620      	mov	r0, r4
 8022304:	f000 f8c4 	bl	8022490 <_free_r>
 8022308:	6a23      	ldr	r3, [r4, #32]
 802230a:	b14b      	cbz	r3, 8022320 <_reclaim_reent+0xa4>
 802230c:	4620      	mov	r0, r4
 802230e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8022312:	4718      	bx	r3
 8022314:	680e      	ldr	r6, [r1, #0]
 8022316:	4620      	mov	r0, r4
 8022318:	f000 f8ba 	bl	8022490 <_free_r>
 802231c:	4631      	mov	r1, r6
 802231e:	e7bb      	b.n	8022298 <_reclaim_reent+0x1c>
 8022320:	bd70      	pop	{r4, r5, r6, pc}
 8022322:	bf00      	nop
 8022324:	240012bc 	.word	0x240012bc

08022328 <_lseek_r>:
 8022328:	b538      	push	{r3, r4, r5, lr}
 802232a:	4d07      	ldr	r5, [pc, #28]	@ (8022348 <_lseek_r+0x20>)
 802232c:	4604      	mov	r4, r0
 802232e:	4608      	mov	r0, r1
 8022330:	4611      	mov	r1, r2
 8022332:	2200      	movs	r2, #0
 8022334:	602a      	str	r2, [r5, #0]
 8022336:	461a      	mov	r2, r3
 8022338:	f7e0 f9a9 	bl	800268e <_lseek>
 802233c:	1c43      	adds	r3, r0, #1
 802233e:	d102      	bne.n	8022346 <_lseek_r+0x1e>
 8022340:	682b      	ldr	r3, [r5, #0]
 8022342:	b103      	cbz	r3, 8022346 <_lseek_r+0x1e>
 8022344:	6023      	str	r3, [r4, #0]
 8022346:	bd38      	pop	{r3, r4, r5, pc}
 8022348:	240696e8 	.word	0x240696e8

0802234c <_read_r>:
 802234c:	b538      	push	{r3, r4, r5, lr}
 802234e:	4d07      	ldr	r5, [pc, #28]	@ (802236c <_read_r+0x20>)
 8022350:	4604      	mov	r4, r0
 8022352:	4608      	mov	r0, r1
 8022354:	4611      	mov	r1, r2
 8022356:	2200      	movs	r2, #0
 8022358:	602a      	str	r2, [r5, #0]
 802235a:	461a      	mov	r2, r3
 802235c:	f7e0 f937 	bl	80025ce <_read>
 8022360:	1c43      	adds	r3, r0, #1
 8022362:	d102      	bne.n	802236a <_read_r+0x1e>
 8022364:	682b      	ldr	r3, [r5, #0]
 8022366:	b103      	cbz	r3, 802236a <_read_r+0x1e>
 8022368:	6023      	str	r3, [r4, #0]
 802236a:	bd38      	pop	{r3, r4, r5, pc}
 802236c:	240696e8 	.word	0x240696e8

08022370 <_sbrk_r>:
 8022370:	b538      	push	{r3, r4, r5, lr}
 8022372:	4d06      	ldr	r5, [pc, #24]	@ (802238c <_sbrk_r+0x1c>)
 8022374:	2300      	movs	r3, #0
 8022376:	4604      	mov	r4, r0
 8022378:	4608      	mov	r0, r1
 802237a:	602b      	str	r3, [r5, #0]
 802237c:	f7e0 f994 	bl	80026a8 <_sbrk>
 8022380:	1c43      	adds	r3, r0, #1
 8022382:	d102      	bne.n	802238a <_sbrk_r+0x1a>
 8022384:	682b      	ldr	r3, [r5, #0]
 8022386:	b103      	cbz	r3, 802238a <_sbrk_r+0x1a>
 8022388:	6023      	str	r3, [r4, #0]
 802238a:	bd38      	pop	{r3, r4, r5, pc}
 802238c:	240696e8 	.word	0x240696e8

08022390 <_write_r>:
 8022390:	b538      	push	{r3, r4, r5, lr}
 8022392:	4d07      	ldr	r5, [pc, #28]	@ (80223b0 <_write_r+0x20>)
 8022394:	4604      	mov	r4, r0
 8022396:	4608      	mov	r0, r1
 8022398:	4611      	mov	r1, r2
 802239a:	2200      	movs	r2, #0
 802239c:	602a      	str	r2, [r5, #0]
 802239e:	461a      	mov	r2, r3
 80223a0:	f7e0 f932 	bl	8002608 <_write>
 80223a4:	1c43      	adds	r3, r0, #1
 80223a6:	d102      	bne.n	80223ae <_write_r+0x1e>
 80223a8:	682b      	ldr	r3, [r5, #0]
 80223aa:	b103      	cbz	r3, 80223ae <_write_r+0x1e>
 80223ac:	6023      	str	r3, [r4, #0]
 80223ae:	bd38      	pop	{r3, r4, r5, pc}
 80223b0:	240696e8 	.word	0x240696e8

080223b4 <__errno>:
 80223b4:	4b01      	ldr	r3, [pc, #4]	@ (80223bc <__errno+0x8>)
 80223b6:	6818      	ldr	r0, [r3, #0]
 80223b8:	4770      	bx	lr
 80223ba:	bf00      	nop
 80223bc:	240012bc 	.word	0x240012bc

080223c0 <__libc_init_array>:
 80223c0:	b570      	push	{r4, r5, r6, lr}
 80223c2:	4d0d      	ldr	r5, [pc, #52]	@ (80223f8 <__libc_init_array+0x38>)
 80223c4:	4c0d      	ldr	r4, [pc, #52]	@ (80223fc <__libc_init_array+0x3c>)
 80223c6:	1b64      	subs	r4, r4, r5
 80223c8:	10a4      	asrs	r4, r4, #2
 80223ca:	2600      	movs	r6, #0
 80223cc:	42a6      	cmp	r6, r4
 80223ce:	d109      	bne.n	80223e4 <__libc_init_array+0x24>
 80223d0:	4d0b      	ldr	r5, [pc, #44]	@ (8022400 <__libc_init_array+0x40>)
 80223d2:	4c0c      	ldr	r4, [pc, #48]	@ (8022404 <__libc_init_array+0x44>)
 80223d4:	f000 fe62 	bl	802309c <_init>
 80223d8:	1b64      	subs	r4, r4, r5
 80223da:	10a4      	asrs	r4, r4, #2
 80223dc:	2600      	movs	r6, #0
 80223de:	42a6      	cmp	r6, r4
 80223e0:	d105      	bne.n	80223ee <__libc_init_array+0x2e>
 80223e2:	bd70      	pop	{r4, r5, r6, pc}
 80223e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80223e8:	4798      	blx	r3
 80223ea:	3601      	adds	r6, #1
 80223ec:	e7ee      	b.n	80223cc <__libc_init_array+0xc>
 80223ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80223f2:	4798      	blx	r3
 80223f4:	3601      	adds	r6, #1
 80223f6:	e7f2      	b.n	80223de <__libc_init_array+0x1e>
 80223f8:	08025c24 	.word	0x08025c24
 80223fc:	08025c24 	.word	0x08025c24
 8022400:	08025c24 	.word	0x08025c24
 8022404:	08025c68 	.word	0x08025c68

08022408 <__retarget_lock_init_recursive>:
 8022408:	4770      	bx	lr

0802240a <__retarget_lock_acquire_recursive>:
 802240a:	4770      	bx	lr

0802240c <__retarget_lock_release_recursive>:
 802240c:	4770      	bx	lr

0802240e <strcpy>:
 802240e:	4603      	mov	r3, r0
 8022410:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022414:	f803 2b01 	strb.w	r2, [r3], #1
 8022418:	2a00      	cmp	r2, #0
 802241a:	d1f9      	bne.n	8022410 <strcpy+0x2>
 802241c:	4770      	bx	lr

0802241e <memcpy>:
 802241e:	440a      	add	r2, r1
 8022420:	4291      	cmp	r1, r2
 8022422:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8022426:	d100      	bne.n	802242a <memcpy+0xc>
 8022428:	4770      	bx	lr
 802242a:	b510      	push	{r4, lr}
 802242c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8022430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8022434:	4291      	cmp	r1, r2
 8022436:	d1f9      	bne.n	802242c <memcpy+0xe>
 8022438:	bd10      	pop	{r4, pc}
	...

0802243c <__assert_func>:
 802243c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802243e:	4614      	mov	r4, r2
 8022440:	461a      	mov	r2, r3
 8022442:	4b09      	ldr	r3, [pc, #36]	@ (8022468 <__assert_func+0x2c>)
 8022444:	681b      	ldr	r3, [r3, #0]
 8022446:	4605      	mov	r5, r0
 8022448:	68d8      	ldr	r0, [r3, #12]
 802244a:	b954      	cbnz	r4, 8022462 <__assert_func+0x26>
 802244c:	4b07      	ldr	r3, [pc, #28]	@ (802246c <__assert_func+0x30>)
 802244e:	461c      	mov	r4, r3
 8022450:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8022454:	9100      	str	r1, [sp, #0]
 8022456:	462b      	mov	r3, r5
 8022458:	4905      	ldr	r1, [pc, #20]	@ (8022470 <__assert_func+0x34>)
 802245a:	f000 fbfd 	bl	8022c58 <fiprintf>
 802245e:	f000 fc91 	bl	8022d84 <abort>
 8022462:	4b04      	ldr	r3, [pc, #16]	@ (8022474 <__assert_func+0x38>)
 8022464:	e7f4      	b.n	8022450 <__assert_func+0x14>
 8022466:	bf00      	nop
 8022468:	240012bc 	.word	0x240012bc
 802246c:	08025be5 	.word	0x08025be5
 8022470:	08025bb7 	.word	0x08025bb7
 8022474:	08025baa 	.word	0x08025baa

08022478 <__env_lock>:
 8022478:	4801      	ldr	r0, [pc, #4]	@ (8022480 <__env_lock+0x8>)
 802247a:	f7ff bfc6 	b.w	802240a <__retarget_lock_acquire_recursive>
 802247e:	bf00      	nop
 8022480:	240696ec 	.word	0x240696ec

08022484 <__env_unlock>:
 8022484:	4801      	ldr	r0, [pc, #4]	@ (802248c <__env_unlock+0x8>)
 8022486:	f7ff bfc1 	b.w	802240c <__retarget_lock_release_recursive>
 802248a:	bf00      	nop
 802248c:	240696ec 	.word	0x240696ec

08022490 <_free_r>:
 8022490:	b538      	push	{r3, r4, r5, lr}
 8022492:	4605      	mov	r5, r0
 8022494:	2900      	cmp	r1, #0
 8022496:	d041      	beq.n	802251c <_free_r+0x8c>
 8022498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802249c:	1f0c      	subs	r4, r1, #4
 802249e:	2b00      	cmp	r3, #0
 80224a0:	bfb8      	it	lt
 80224a2:	18e4      	addlt	r4, r4, r3
 80224a4:	f7ff faec 	bl	8021a80 <__malloc_lock>
 80224a8:	4a1d      	ldr	r2, [pc, #116]	@ (8022520 <_free_r+0x90>)
 80224aa:	6813      	ldr	r3, [r2, #0]
 80224ac:	b933      	cbnz	r3, 80224bc <_free_r+0x2c>
 80224ae:	6063      	str	r3, [r4, #4]
 80224b0:	6014      	str	r4, [r2, #0]
 80224b2:	4628      	mov	r0, r5
 80224b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80224b8:	f7ff bae8 	b.w	8021a8c <__malloc_unlock>
 80224bc:	42a3      	cmp	r3, r4
 80224be:	d908      	bls.n	80224d2 <_free_r+0x42>
 80224c0:	6820      	ldr	r0, [r4, #0]
 80224c2:	1821      	adds	r1, r4, r0
 80224c4:	428b      	cmp	r3, r1
 80224c6:	bf01      	itttt	eq
 80224c8:	6819      	ldreq	r1, [r3, #0]
 80224ca:	685b      	ldreq	r3, [r3, #4]
 80224cc:	1809      	addeq	r1, r1, r0
 80224ce:	6021      	streq	r1, [r4, #0]
 80224d0:	e7ed      	b.n	80224ae <_free_r+0x1e>
 80224d2:	461a      	mov	r2, r3
 80224d4:	685b      	ldr	r3, [r3, #4]
 80224d6:	b10b      	cbz	r3, 80224dc <_free_r+0x4c>
 80224d8:	42a3      	cmp	r3, r4
 80224da:	d9fa      	bls.n	80224d2 <_free_r+0x42>
 80224dc:	6811      	ldr	r1, [r2, #0]
 80224de:	1850      	adds	r0, r2, r1
 80224e0:	42a0      	cmp	r0, r4
 80224e2:	d10b      	bne.n	80224fc <_free_r+0x6c>
 80224e4:	6820      	ldr	r0, [r4, #0]
 80224e6:	4401      	add	r1, r0
 80224e8:	1850      	adds	r0, r2, r1
 80224ea:	4283      	cmp	r3, r0
 80224ec:	6011      	str	r1, [r2, #0]
 80224ee:	d1e0      	bne.n	80224b2 <_free_r+0x22>
 80224f0:	6818      	ldr	r0, [r3, #0]
 80224f2:	685b      	ldr	r3, [r3, #4]
 80224f4:	6053      	str	r3, [r2, #4]
 80224f6:	4408      	add	r0, r1
 80224f8:	6010      	str	r0, [r2, #0]
 80224fa:	e7da      	b.n	80224b2 <_free_r+0x22>
 80224fc:	d902      	bls.n	8022504 <_free_r+0x74>
 80224fe:	230c      	movs	r3, #12
 8022500:	602b      	str	r3, [r5, #0]
 8022502:	e7d6      	b.n	80224b2 <_free_r+0x22>
 8022504:	6820      	ldr	r0, [r4, #0]
 8022506:	1821      	adds	r1, r4, r0
 8022508:	428b      	cmp	r3, r1
 802250a:	bf04      	itt	eq
 802250c:	6819      	ldreq	r1, [r3, #0]
 802250e:	685b      	ldreq	r3, [r3, #4]
 8022510:	6063      	str	r3, [r4, #4]
 8022512:	bf04      	itt	eq
 8022514:	1809      	addeq	r1, r1, r0
 8022516:	6021      	streq	r1, [r4, #0]
 8022518:	6054      	str	r4, [r2, #4]
 802251a:	e7ca      	b.n	80224b2 <_free_r+0x22>
 802251c:	bd38      	pop	{r3, r4, r5, pc}
 802251e:	bf00      	nop
 8022520:	240695a8 	.word	0x240695a8

08022524 <_malloc_usable_size_r>:
 8022524:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022528:	1f18      	subs	r0, r3, #4
 802252a:	2b00      	cmp	r3, #0
 802252c:	bfbc      	itt	lt
 802252e:	580b      	ldrlt	r3, [r1, r0]
 8022530:	18c0      	addlt	r0, r0, r3
 8022532:	4770      	bx	lr

08022534 <__ssputs_r>:
 8022534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022538:	688e      	ldr	r6, [r1, #8]
 802253a:	461f      	mov	r7, r3
 802253c:	42be      	cmp	r6, r7
 802253e:	680b      	ldr	r3, [r1, #0]
 8022540:	4682      	mov	sl, r0
 8022542:	460c      	mov	r4, r1
 8022544:	4690      	mov	r8, r2
 8022546:	d82d      	bhi.n	80225a4 <__ssputs_r+0x70>
 8022548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802254c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8022550:	d026      	beq.n	80225a0 <__ssputs_r+0x6c>
 8022552:	6965      	ldr	r5, [r4, #20]
 8022554:	6909      	ldr	r1, [r1, #16]
 8022556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802255a:	eba3 0901 	sub.w	r9, r3, r1
 802255e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8022562:	1c7b      	adds	r3, r7, #1
 8022564:	444b      	add	r3, r9
 8022566:	106d      	asrs	r5, r5, #1
 8022568:	429d      	cmp	r5, r3
 802256a:	bf38      	it	cc
 802256c:	461d      	movcc	r5, r3
 802256e:	0553      	lsls	r3, r2, #21
 8022570:	d527      	bpl.n	80225c2 <__ssputs_r+0x8e>
 8022572:	4629      	mov	r1, r5
 8022574:	f7ff fa04 	bl	8021980 <_malloc_r>
 8022578:	4606      	mov	r6, r0
 802257a:	b360      	cbz	r0, 80225d6 <__ssputs_r+0xa2>
 802257c:	6921      	ldr	r1, [r4, #16]
 802257e:	464a      	mov	r2, r9
 8022580:	f7ff ff4d 	bl	802241e <memcpy>
 8022584:	89a3      	ldrh	r3, [r4, #12]
 8022586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 802258a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802258e:	81a3      	strh	r3, [r4, #12]
 8022590:	6126      	str	r6, [r4, #16]
 8022592:	6165      	str	r5, [r4, #20]
 8022594:	444e      	add	r6, r9
 8022596:	eba5 0509 	sub.w	r5, r5, r9
 802259a:	6026      	str	r6, [r4, #0]
 802259c:	60a5      	str	r5, [r4, #8]
 802259e:	463e      	mov	r6, r7
 80225a0:	42be      	cmp	r6, r7
 80225a2:	d900      	bls.n	80225a6 <__ssputs_r+0x72>
 80225a4:	463e      	mov	r6, r7
 80225a6:	6820      	ldr	r0, [r4, #0]
 80225a8:	4632      	mov	r2, r6
 80225aa:	4641      	mov	r1, r8
 80225ac:	f7ff fdfe 	bl	80221ac <memmove>
 80225b0:	68a3      	ldr	r3, [r4, #8]
 80225b2:	1b9b      	subs	r3, r3, r6
 80225b4:	60a3      	str	r3, [r4, #8]
 80225b6:	6823      	ldr	r3, [r4, #0]
 80225b8:	4433      	add	r3, r6
 80225ba:	6023      	str	r3, [r4, #0]
 80225bc:	2000      	movs	r0, #0
 80225be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80225c2:	462a      	mov	r2, r5
 80225c4:	f7ff fadc 	bl	8021b80 <_realloc_r>
 80225c8:	4606      	mov	r6, r0
 80225ca:	2800      	cmp	r0, #0
 80225cc:	d1e0      	bne.n	8022590 <__ssputs_r+0x5c>
 80225ce:	6921      	ldr	r1, [r4, #16]
 80225d0:	4650      	mov	r0, sl
 80225d2:	f7ff ff5d 	bl	8022490 <_free_r>
 80225d6:	230c      	movs	r3, #12
 80225d8:	f8ca 3000 	str.w	r3, [sl]
 80225dc:	89a3      	ldrh	r3, [r4, #12]
 80225de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80225e2:	81a3      	strh	r3, [r4, #12]
 80225e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80225e8:	e7e9      	b.n	80225be <__ssputs_r+0x8a>
	...

080225ec <_svfiprintf_r>:
 80225ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80225f0:	4698      	mov	r8, r3
 80225f2:	898b      	ldrh	r3, [r1, #12]
 80225f4:	061b      	lsls	r3, r3, #24
 80225f6:	b09d      	sub	sp, #116	@ 0x74
 80225f8:	4607      	mov	r7, r0
 80225fa:	460d      	mov	r5, r1
 80225fc:	4614      	mov	r4, r2
 80225fe:	d510      	bpl.n	8022622 <_svfiprintf_r+0x36>
 8022600:	690b      	ldr	r3, [r1, #16]
 8022602:	b973      	cbnz	r3, 8022622 <_svfiprintf_r+0x36>
 8022604:	2140      	movs	r1, #64	@ 0x40
 8022606:	f7ff f9bb 	bl	8021980 <_malloc_r>
 802260a:	6028      	str	r0, [r5, #0]
 802260c:	6128      	str	r0, [r5, #16]
 802260e:	b930      	cbnz	r0, 802261e <_svfiprintf_r+0x32>
 8022610:	230c      	movs	r3, #12
 8022612:	603b      	str	r3, [r7, #0]
 8022614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022618:	b01d      	add	sp, #116	@ 0x74
 802261a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802261e:	2340      	movs	r3, #64	@ 0x40
 8022620:	616b      	str	r3, [r5, #20]
 8022622:	2300      	movs	r3, #0
 8022624:	9309      	str	r3, [sp, #36]	@ 0x24
 8022626:	2320      	movs	r3, #32
 8022628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802262c:	f8cd 800c 	str.w	r8, [sp, #12]
 8022630:	2330      	movs	r3, #48	@ 0x30
 8022632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80227d0 <_svfiprintf_r+0x1e4>
 8022636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802263a:	f04f 0901 	mov.w	r9, #1
 802263e:	4623      	mov	r3, r4
 8022640:	469a      	mov	sl, r3
 8022642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022646:	b10a      	cbz	r2, 802264c <_svfiprintf_r+0x60>
 8022648:	2a25      	cmp	r2, #37	@ 0x25
 802264a:	d1f9      	bne.n	8022640 <_svfiprintf_r+0x54>
 802264c:	ebba 0b04 	subs.w	fp, sl, r4
 8022650:	d00b      	beq.n	802266a <_svfiprintf_r+0x7e>
 8022652:	465b      	mov	r3, fp
 8022654:	4622      	mov	r2, r4
 8022656:	4629      	mov	r1, r5
 8022658:	4638      	mov	r0, r7
 802265a:	f7ff ff6b 	bl	8022534 <__ssputs_r>
 802265e:	3001      	adds	r0, #1
 8022660:	f000 80a7 	beq.w	80227b2 <_svfiprintf_r+0x1c6>
 8022664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022666:	445a      	add	r2, fp
 8022668:	9209      	str	r2, [sp, #36]	@ 0x24
 802266a:	f89a 3000 	ldrb.w	r3, [sl]
 802266e:	2b00      	cmp	r3, #0
 8022670:	f000 809f 	beq.w	80227b2 <_svfiprintf_r+0x1c6>
 8022674:	2300      	movs	r3, #0
 8022676:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 802267a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802267e:	f10a 0a01 	add.w	sl, sl, #1
 8022682:	9304      	str	r3, [sp, #16]
 8022684:	9307      	str	r3, [sp, #28]
 8022686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802268a:	931a      	str	r3, [sp, #104]	@ 0x68
 802268c:	4654      	mov	r4, sl
 802268e:	2205      	movs	r2, #5
 8022690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022694:	484e      	ldr	r0, [pc, #312]	@ (80227d0 <_svfiprintf_r+0x1e4>)
 8022696:	f7dd fe3b 	bl	8000310 <memchr>
 802269a:	9a04      	ldr	r2, [sp, #16]
 802269c:	b9d8      	cbnz	r0, 80226d6 <_svfiprintf_r+0xea>
 802269e:	06d0      	lsls	r0, r2, #27
 80226a0:	bf44      	itt	mi
 80226a2:	2320      	movmi	r3, #32
 80226a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80226a8:	0711      	lsls	r1, r2, #28
 80226aa:	bf44      	itt	mi
 80226ac:	232b      	movmi	r3, #43	@ 0x2b
 80226ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80226b2:	f89a 3000 	ldrb.w	r3, [sl]
 80226b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80226b8:	d015      	beq.n	80226e6 <_svfiprintf_r+0xfa>
 80226ba:	9a07      	ldr	r2, [sp, #28]
 80226bc:	4654      	mov	r4, sl
 80226be:	2000      	movs	r0, #0
 80226c0:	f04f 0c0a 	mov.w	ip, #10
 80226c4:	4621      	mov	r1, r4
 80226c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80226ca:	3b30      	subs	r3, #48	@ 0x30
 80226cc:	2b09      	cmp	r3, #9
 80226ce:	d94b      	bls.n	8022768 <_svfiprintf_r+0x17c>
 80226d0:	b1b0      	cbz	r0, 8022700 <_svfiprintf_r+0x114>
 80226d2:	9207      	str	r2, [sp, #28]
 80226d4:	e014      	b.n	8022700 <_svfiprintf_r+0x114>
 80226d6:	eba0 0308 	sub.w	r3, r0, r8
 80226da:	fa09 f303 	lsl.w	r3, r9, r3
 80226de:	4313      	orrs	r3, r2
 80226e0:	9304      	str	r3, [sp, #16]
 80226e2:	46a2      	mov	sl, r4
 80226e4:	e7d2      	b.n	802268c <_svfiprintf_r+0xa0>
 80226e6:	9b03      	ldr	r3, [sp, #12]
 80226e8:	1d19      	adds	r1, r3, #4
 80226ea:	681b      	ldr	r3, [r3, #0]
 80226ec:	9103      	str	r1, [sp, #12]
 80226ee:	2b00      	cmp	r3, #0
 80226f0:	bfbb      	ittet	lt
 80226f2:	425b      	neglt	r3, r3
 80226f4:	f042 0202 	orrlt.w	r2, r2, #2
 80226f8:	9307      	strge	r3, [sp, #28]
 80226fa:	9307      	strlt	r3, [sp, #28]
 80226fc:	bfb8      	it	lt
 80226fe:	9204      	strlt	r2, [sp, #16]
 8022700:	7823      	ldrb	r3, [r4, #0]
 8022702:	2b2e      	cmp	r3, #46	@ 0x2e
 8022704:	d10a      	bne.n	802271c <_svfiprintf_r+0x130>
 8022706:	7863      	ldrb	r3, [r4, #1]
 8022708:	2b2a      	cmp	r3, #42	@ 0x2a
 802270a:	d132      	bne.n	8022772 <_svfiprintf_r+0x186>
 802270c:	9b03      	ldr	r3, [sp, #12]
 802270e:	1d1a      	adds	r2, r3, #4
 8022710:	681b      	ldr	r3, [r3, #0]
 8022712:	9203      	str	r2, [sp, #12]
 8022714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8022718:	3402      	adds	r4, #2
 802271a:	9305      	str	r3, [sp, #20]
 802271c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80227e0 <_svfiprintf_r+0x1f4>
 8022720:	7821      	ldrb	r1, [r4, #0]
 8022722:	2203      	movs	r2, #3
 8022724:	4650      	mov	r0, sl
 8022726:	f7dd fdf3 	bl	8000310 <memchr>
 802272a:	b138      	cbz	r0, 802273c <_svfiprintf_r+0x150>
 802272c:	9b04      	ldr	r3, [sp, #16]
 802272e:	eba0 000a 	sub.w	r0, r0, sl
 8022732:	2240      	movs	r2, #64	@ 0x40
 8022734:	4082      	lsls	r2, r0
 8022736:	4313      	orrs	r3, r2
 8022738:	3401      	adds	r4, #1
 802273a:	9304      	str	r3, [sp, #16]
 802273c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022740:	4824      	ldr	r0, [pc, #144]	@ (80227d4 <_svfiprintf_r+0x1e8>)
 8022742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8022746:	2206      	movs	r2, #6
 8022748:	f7dd fde2 	bl	8000310 <memchr>
 802274c:	2800      	cmp	r0, #0
 802274e:	d036      	beq.n	80227be <_svfiprintf_r+0x1d2>
 8022750:	4b21      	ldr	r3, [pc, #132]	@ (80227d8 <_svfiprintf_r+0x1ec>)
 8022752:	bb1b      	cbnz	r3, 802279c <_svfiprintf_r+0x1b0>
 8022754:	9b03      	ldr	r3, [sp, #12]
 8022756:	3307      	adds	r3, #7
 8022758:	f023 0307 	bic.w	r3, r3, #7
 802275c:	3308      	adds	r3, #8
 802275e:	9303      	str	r3, [sp, #12]
 8022760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022762:	4433      	add	r3, r6
 8022764:	9309      	str	r3, [sp, #36]	@ 0x24
 8022766:	e76a      	b.n	802263e <_svfiprintf_r+0x52>
 8022768:	fb0c 3202 	mla	r2, ip, r2, r3
 802276c:	460c      	mov	r4, r1
 802276e:	2001      	movs	r0, #1
 8022770:	e7a8      	b.n	80226c4 <_svfiprintf_r+0xd8>
 8022772:	2300      	movs	r3, #0
 8022774:	3401      	adds	r4, #1
 8022776:	9305      	str	r3, [sp, #20]
 8022778:	4619      	mov	r1, r3
 802277a:	f04f 0c0a 	mov.w	ip, #10
 802277e:	4620      	mov	r0, r4
 8022780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022784:	3a30      	subs	r2, #48	@ 0x30
 8022786:	2a09      	cmp	r2, #9
 8022788:	d903      	bls.n	8022792 <_svfiprintf_r+0x1a6>
 802278a:	2b00      	cmp	r3, #0
 802278c:	d0c6      	beq.n	802271c <_svfiprintf_r+0x130>
 802278e:	9105      	str	r1, [sp, #20]
 8022790:	e7c4      	b.n	802271c <_svfiprintf_r+0x130>
 8022792:	fb0c 2101 	mla	r1, ip, r1, r2
 8022796:	4604      	mov	r4, r0
 8022798:	2301      	movs	r3, #1
 802279a:	e7f0      	b.n	802277e <_svfiprintf_r+0x192>
 802279c:	ab03      	add	r3, sp, #12
 802279e:	9300      	str	r3, [sp, #0]
 80227a0:	462a      	mov	r2, r5
 80227a2:	4b0e      	ldr	r3, [pc, #56]	@ (80227dc <_svfiprintf_r+0x1f0>)
 80227a4:	a904      	add	r1, sp, #16
 80227a6:	4638      	mov	r0, r7
 80227a8:	f3af 8000 	nop.w
 80227ac:	1c42      	adds	r2, r0, #1
 80227ae:	4606      	mov	r6, r0
 80227b0:	d1d6      	bne.n	8022760 <_svfiprintf_r+0x174>
 80227b2:	89ab      	ldrh	r3, [r5, #12]
 80227b4:	065b      	lsls	r3, r3, #25
 80227b6:	f53f af2d 	bmi.w	8022614 <_svfiprintf_r+0x28>
 80227ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80227bc:	e72c      	b.n	8022618 <_svfiprintf_r+0x2c>
 80227be:	ab03      	add	r3, sp, #12
 80227c0:	9300      	str	r3, [sp, #0]
 80227c2:	462a      	mov	r2, r5
 80227c4:	4b05      	ldr	r3, [pc, #20]	@ (80227dc <_svfiprintf_r+0x1f0>)
 80227c6:	a904      	add	r1, sp, #16
 80227c8:	4638      	mov	r0, r7
 80227ca:	f000 f879 	bl	80228c0 <_printf_i>
 80227ce:	e7ed      	b.n	80227ac <_svfiprintf_r+0x1c0>
 80227d0:	08025be6 	.word	0x08025be6
 80227d4:	08025bf0 	.word	0x08025bf0
 80227d8:	00000000 	.word	0x00000000
 80227dc:	08022535 	.word	0x08022535
 80227e0:	08025bec 	.word	0x08025bec

080227e4 <_printf_common>:
 80227e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80227e8:	4616      	mov	r6, r2
 80227ea:	4698      	mov	r8, r3
 80227ec:	688a      	ldr	r2, [r1, #8]
 80227ee:	690b      	ldr	r3, [r1, #16]
 80227f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80227f4:	4293      	cmp	r3, r2
 80227f6:	bfb8      	it	lt
 80227f8:	4613      	movlt	r3, r2
 80227fa:	6033      	str	r3, [r6, #0]
 80227fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8022800:	4607      	mov	r7, r0
 8022802:	460c      	mov	r4, r1
 8022804:	b10a      	cbz	r2, 802280a <_printf_common+0x26>
 8022806:	3301      	adds	r3, #1
 8022808:	6033      	str	r3, [r6, #0]
 802280a:	6823      	ldr	r3, [r4, #0]
 802280c:	0699      	lsls	r1, r3, #26
 802280e:	bf42      	ittt	mi
 8022810:	6833      	ldrmi	r3, [r6, #0]
 8022812:	3302      	addmi	r3, #2
 8022814:	6033      	strmi	r3, [r6, #0]
 8022816:	6825      	ldr	r5, [r4, #0]
 8022818:	f015 0506 	ands.w	r5, r5, #6
 802281c:	d106      	bne.n	802282c <_printf_common+0x48>
 802281e:	f104 0a19 	add.w	sl, r4, #25
 8022822:	68e3      	ldr	r3, [r4, #12]
 8022824:	6832      	ldr	r2, [r6, #0]
 8022826:	1a9b      	subs	r3, r3, r2
 8022828:	42ab      	cmp	r3, r5
 802282a:	dc26      	bgt.n	802287a <_printf_common+0x96>
 802282c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8022830:	6822      	ldr	r2, [r4, #0]
 8022832:	3b00      	subs	r3, #0
 8022834:	bf18      	it	ne
 8022836:	2301      	movne	r3, #1
 8022838:	0692      	lsls	r2, r2, #26
 802283a:	d42b      	bmi.n	8022894 <_printf_common+0xb0>
 802283c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8022840:	4641      	mov	r1, r8
 8022842:	4638      	mov	r0, r7
 8022844:	47c8      	blx	r9
 8022846:	3001      	adds	r0, #1
 8022848:	d01e      	beq.n	8022888 <_printf_common+0xa4>
 802284a:	6823      	ldr	r3, [r4, #0]
 802284c:	6922      	ldr	r2, [r4, #16]
 802284e:	f003 0306 	and.w	r3, r3, #6
 8022852:	2b04      	cmp	r3, #4
 8022854:	bf02      	ittt	eq
 8022856:	68e5      	ldreq	r5, [r4, #12]
 8022858:	6833      	ldreq	r3, [r6, #0]
 802285a:	1aed      	subeq	r5, r5, r3
 802285c:	68a3      	ldr	r3, [r4, #8]
 802285e:	bf0c      	ite	eq
 8022860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8022864:	2500      	movne	r5, #0
 8022866:	4293      	cmp	r3, r2
 8022868:	bfc4      	itt	gt
 802286a:	1a9b      	subgt	r3, r3, r2
 802286c:	18ed      	addgt	r5, r5, r3
 802286e:	2600      	movs	r6, #0
 8022870:	341a      	adds	r4, #26
 8022872:	42b5      	cmp	r5, r6
 8022874:	d11a      	bne.n	80228ac <_printf_common+0xc8>
 8022876:	2000      	movs	r0, #0
 8022878:	e008      	b.n	802288c <_printf_common+0xa8>
 802287a:	2301      	movs	r3, #1
 802287c:	4652      	mov	r2, sl
 802287e:	4641      	mov	r1, r8
 8022880:	4638      	mov	r0, r7
 8022882:	47c8      	blx	r9
 8022884:	3001      	adds	r0, #1
 8022886:	d103      	bne.n	8022890 <_printf_common+0xac>
 8022888:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802288c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022890:	3501      	adds	r5, #1
 8022892:	e7c6      	b.n	8022822 <_printf_common+0x3e>
 8022894:	18e1      	adds	r1, r4, r3
 8022896:	1c5a      	adds	r2, r3, #1
 8022898:	2030      	movs	r0, #48	@ 0x30
 802289a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 802289e:	4422      	add	r2, r4
 80228a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80228a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80228a8:	3302      	adds	r3, #2
 80228aa:	e7c7      	b.n	802283c <_printf_common+0x58>
 80228ac:	2301      	movs	r3, #1
 80228ae:	4622      	mov	r2, r4
 80228b0:	4641      	mov	r1, r8
 80228b2:	4638      	mov	r0, r7
 80228b4:	47c8      	blx	r9
 80228b6:	3001      	adds	r0, #1
 80228b8:	d0e6      	beq.n	8022888 <_printf_common+0xa4>
 80228ba:	3601      	adds	r6, #1
 80228bc:	e7d9      	b.n	8022872 <_printf_common+0x8e>
	...

080228c0 <_printf_i>:
 80228c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80228c4:	7e0f      	ldrb	r7, [r1, #24]
 80228c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80228c8:	2f78      	cmp	r7, #120	@ 0x78
 80228ca:	4691      	mov	r9, r2
 80228cc:	4680      	mov	r8, r0
 80228ce:	460c      	mov	r4, r1
 80228d0:	469a      	mov	sl, r3
 80228d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80228d6:	d807      	bhi.n	80228e8 <_printf_i+0x28>
 80228d8:	2f62      	cmp	r7, #98	@ 0x62
 80228da:	d80a      	bhi.n	80228f2 <_printf_i+0x32>
 80228dc:	2f00      	cmp	r7, #0
 80228de:	f000 80d2 	beq.w	8022a86 <_printf_i+0x1c6>
 80228e2:	2f58      	cmp	r7, #88	@ 0x58
 80228e4:	f000 80b9 	beq.w	8022a5a <_printf_i+0x19a>
 80228e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80228ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80228f0:	e03a      	b.n	8022968 <_printf_i+0xa8>
 80228f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80228f6:	2b15      	cmp	r3, #21
 80228f8:	d8f6      	bhi.n	80228e8 <_printf_i+0x28>
 80228fa:	a101      	add	r1, pc, #4	@ (adr r1, 8022900 <_printf_i+0x40>)
 80228fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8022900:	08022959 	.word	0x08022959
 8022904:	0802296d 	.word	0x0802296d
 8022908:	080228e9 	.word	0x080228e9
 802290c:	080228e9 	.word	0x080228e9
 8022910:	080228e9 	.word	0x080228e9
 8022914:	080228e9 	.word	0x080228e9
 8022918:	0802296d 	.word	0x0802296d
 802291c:	080228e9 	.word	0x080228e9
 8022920:	080228e9 	.word	0x080228e9
 8022924:	080228e9 	.word	0x080228e9
 8022928:	080228e9 	.word	0x080228e9
 802292c:	08022a6d 	.word	0x08022a6d
 8022930:	08022997 	.word	0x08022997
 8022934:	08022a27 	.word	0x08022a27
 8022938:	080228e9 	.word	0x080228e9
 802293c:	080228e9 	.word	0x080228e9
 8022940:	08022a8f 	.word	0x08022a8f
 8022944:	080228e9 	.word	0x080228e9
 8022948:	08022997 	.word	0x08022997
 802294c:	080228e9 	.word	0x080228e9
 8022950:	080228e9 	.word	0x080228e9
 8022954:	08022a2f 	.word	0x08022a2f
 8022958:	6833      	ldr	r3, [r6, #0]
 802295a:	1d1a      	adds	r2, r3, #4
 802295c:	681b      	ldr	r3, [r3, #0]
 802295e:	6032      	str	r2, [r6, #0]
 8022960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8022964:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8022968:	2301      	movs	r3, #1
 802296a:	e09d      	b.n	8022aa8 <_printf_i+0x1e8>
 802296c:	6833      	ldr	r3, [r6, #0]
 802296e:	6820      	ldr	r0, [r4, #0]
 8022970:	1d19      	adds	r1, r3, #4
 8022972:	6031      	str	r1, [r6, #0]
 8022974:	0606      	lsls	r6, r0, #24
 8022976:	d501      	bpl.n	802297c <_printf_i+0xbc>
 8022978:	681d      	ldr	r5, [r3, #0]
 802297a:	e003      	b.n	8022984 <_printf_i+0xc4>
 802297c:	0645      	lsls	r5, r0, #25
 802297e:	d5fb      	bpl.n	8022978 <_printf_i+0xb8>
 8022980:	f9b3 5000 	ldrsh.w	r5, [r3]
 8022984:	2d00      	cmp	r5, #0
 8022986:	da03      	bge.n	8022990 <_printf_i+0xd0>
 8022988:	232d      	movs	r3, #45	@ 0x2d
 802298a:	426d      	negs	r5, r5
 802298c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022990:	4859      	ldr	r0, [pc, #356]	@ (8022af8 <_printf_i+0x238>)
 8022992:	230a      	movs	r3, #10
 8022994:	e011      	b.n	80229ba <_printf_i+0xfa>
 8022996:	6821      	ldr	r1, [r4, #0]
 8022998:	6833      	ldr	r3, [r6, #0]
 802299a:	0608      	lsls	r0, r1, #24
 802299c:	f853 5b04 	ldr.w	r5, [r3], #4
 80229a0:	d402      	bmi.n	80229a8 <_printf_i+0xe8>
 80229a2:	0649      	lsls	r1, r1, #25
 80229a4:	bf48      	it	mi
 80229a6:	b2ad      	uxthmi	r5, r5
 80229a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80229aa:	4853      	ldr	r0, [pc, #332]	@ (8022af8 <_printf_i+0x238>)
 80229ac:	6033      	str	r3, [r6, #0]
 80229ae:	bf14      	ite	ne
 80229b0:	230a      	movne	r3, #10
 80229b2:	2308      	moveq	r3, #8
 80229b4:	2100      	movs	r1, #0
 80229b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80229ba:	6866      	ldr	r6, [r4, #4]
 80229bc:	60a6      	str	r6, [r4, #8]
 80229be:	2e00      	cmp	r6, #0
 80229c0:	bfa2      	ittt	ge
 80229c2:	6821      	ldrge	r1, [r4, #0]
 80229c4:	f021 0104 	bicge.w	r1, r1, #4
 80229c8:	6021      	strge	r1, [r4, #0]
 80229ca:	b90d      	cbnz	r5, 80229d0 <_printf_i+0x110>
 80229cc:	2e00      	cmp	r6, #0
 80229ce:	d04b      	beq.n	8022a68 <_printf_i+0x1a8>
 80229d0:	4616      	mov	r6, r2
 80229d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80229d6:	fb03 5711 	mls	r7, r3, r1, r5
 80229da:	5dc7      	ldrb	r7, [r0, r7]
 80229dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80229e0:	462f      	mov	r7, r5
 80229e2:	42bb      	cmp	r3, r7
 80229e4:	460d      	mov	r5, r1
 80229e6:	d9f4      	bls.n	80229d2 <_printf_i+0x112>
 80229e8:	2b08      	cmp	r3, #8
 80229ea:	d10b      	bne.n	8022a04 <_printf_i+0x144>
 80229ec:	6823      	ldr	r3, [r4, #0]
 80229ee:	07df      	lsls	r7, r3, #31
 80229f0:	d508      	bpl.n	8022a04 <_printf_i+0x144>
 80229f2:	6923      	ldr	r3, [r4, #16]
 80229f4:	6861      	ldr	r1, [r4, #4]
 80229f6:	4299      	cmp	r1, r3
 80229f8:	bfde      	ittt	le
 80229fa:	2330      	movle	r3, #48	@ 0x30
 80229fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8022a00:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8022a04:	1b92      	subs	r2, r2, r6
 8022a06:	6122      	str	r2, [r4, #16]
 8022a08:	f8cd a000 	str.w	sl, [sp]
 8022a0c:	464b      	mov	r3, r9
 8022a0e:	aa03      	add	r2, sp, #12
 8022a10:	4621      	mov	r1, r4
 8022a12:	4640      	mov	r0, r8
 8022a14:	f7ff fee6 	bl	80227e4 <_printf_common>
 8022a18:	3001      	adds	r0, #1
 8022a1a:	d14a      	bne.n	8022ab2 <_printf_i+0x1f2>
 8022a1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022a20:	b004      	add	sp, #16
 8022a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022a26:	6823      	ldr	r3, [r4, #0]
 8022a28:	f043 0320 	orr.w	r3, r3, #32
 8022a2c:	6023      	str	r3, [r4, #0]
 8022a2e:	4833      	ldr	r0, [pc, #204]	@ (8022afc <_printf_i+0x23c>)
 8022a30:	2778      	movs	r7, #120	@ 0x78
 8022a32:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8022a36:	6823      	ldr	r3, [r4, #0]
 8022a38:	6831      	ldr	r1, [r6, #0]
 8022a3a:	061f      	lsls	r7, r3, #24
 8022a3c:	f851 5b04 	ldr.w	r5, [r1], #4
 8022a40:	d402      	bmi.n	8022a48 <_printf_i+0x188>
 8022a42:	065f      	lsls	r7, r3, #25
 8022a44:	bf48      	it	mi
 8022a46:	b2ad      	uxthmi	r5, r5
 8022a48:	6031      	str	r1, [r6, #0]
 8022a4a:	07d9      	lsls	r1, r3, #31
 8022a4c:	bf44      	itt	mi
 8022a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8022a52:	6023      	strmi	r3, [r4, #0]
 8022a54:	b11d      	cbz	r5, 8022a5e <_printf_i+0x19e>
 8022a56:	2310      	movs	r3, #16
 8022a58:	e7ac      	b.n	80229b4 <_printf_i+0xf4>
 8022a5a:	4827      	ldr	r0, [pc, #156]	@ (8022af8 <_printf_i+0x238>)
 8022a5c:	e7e9      	b.n	8022a32 <_printf_i+0x172>
 8022a5e:	6823      	ldr	r3, [r4, #0]
 8022a60:	f023 0320 	bic.w	r3, r3, #32
 8022a64:	6023      	str	r3, [r4, #0]
 8022a66:	e7f6      	b.n	8022a56 <_printf_i+0x196>
 8022a68:	4616      	mov	r6, r2
 8022a6a:	e7bd      	b.n	80229e8 <_printf_i+0x128>
 8022a6c:	6833      	ldr	r3, [r6, #0]
 8022a6e:	6825      	ldr	r5, [r4, #0]
 8022a70:	6961      	ldr	r1, [r4, #20]
 8022a72:	1d18      	adds	r0, r3, #4
 8022a74:	6030      	str	r0, [r6, #0]
 8022a76:	062e      	lsls	r6, r5, #24
 8022a78:	681b      	ldr	r3, [r3, #0]
 8022a7a:	d501      	bpl.n	8022a80 <_printf_i+0x1c0>
 8022a7c:	6019      	str	r1, [r3, #0]
 8022a7e:	e002      	b.n	8022a86 <_printf_i+0x1c6>
 8022a80:	0668      	lsls	r0, r5, #25
 8022a82:	d5fb      	bpl.n	8022a7c <_printf_i+0x1bc>
 8022a84:	8019      	strh	r1, [r3, #0]
 8022a86:	2300      	movs	r3, #0
 8022a88:	6123      	str	r3, [r4, #16]
 8022a8a:	4616      	mov	r6, r2
 8022a8c:	e7bc      	b.n	8022a08 <_printf_i+0x148>
 8022a8e:	6833      	ldr	r3, [r6, #0]
 8022a90:	1d1a      	adds	r2, r3, #4
 8022a92:	6032      	str	r2, [r6, #0]
 8022a94:	681e      	ldr	r6, [r3, #0]
 8022a96:	6862      	ldr	r2, [r4, #4]
 8022a98:	2100      	movs	r1, #0
 8022a9a:	4630      	mov	r0, r6
 8022a9c:	f7dd fc38 	bl	8000310 <memchr>
 8022aa0:	b108      	cbz	r0, 8022aa6 <_printf_i+0x1e6>
 8022aa2:	1b80      	subs	r0, r0, r6
 8022aa4:	6060      	str	r0, [r4, #4]
 8022aa6:	6863      	ldr	r3, [r4, #4]
 8022aa8:	6123      	str	r3, [r4, #16]
 8022aaa:	2300      	movs	r3, #0
 8022aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022ab0:	e7aa      	b.n	8022a08 <_printf_i+0x148>
 8022ab2:	6923      	ldr	r3, [r4, #16]
 8022ab4:	4632      	mov	r2, r6
 8022ab6:	4649      	mov	r1, r9
 8022ab8:	4640      	mov	r0, r8
 8022aba:	47d0      	blx	sl
 8022abc:	3001      	adds	r0, #1
 8022abe:	d0ad      	beq.n	8022a1c <_printf_i+0x15c>
 8022ac0:	6823      	ldr	r3, [r4, #0]
 8022ac2:	079b      	lsls	r3, r3, #30
 8022ac4:	d413      	bmi.n	8022aee <_printf_i+0x22e>
 8022ac6:	68e0      	ldr	r0, [r4, #12]
 8022ac8:	9b03      	ldr	r3, [sp, #12]
 8022aca:	4298      	cmp	r0, r3
 8022acc:	bfb8      	it	lt
 8022ace:	4618      	movlt	r0, r3
 8022ad0:	e7a6      	b.n	8022a20 <_printf_i+0x160>
 8022ad2:	2301      	movs	r3, #1
 8022ad4:	4632      	mov	r2, r6
 8022ad6:	4649      	mov	r1, r9
 8022ad8:	4640      	mov	r0, r8
 8022ada:	47d0      	blx	sl
 8022adc:	3001      	adds	r0, #1
 8022ade:	d09d      	beq.n	8022a1c <_printf_i+0x15c>
 8022ae0:	3501      	adds	r5, #1
 8022ae2:	68e3      	ldr	r3, [r4, #12]
 8022ae4:	9903      	ldr	r1, [sp, #12]
 8022ae6:	1a5b      	subs	r3, r3, r1
 8022ae8:	42ab      	cmp	r3, r5
 8022aea:	dcf2      	bgt.n	8022ad2 <_printf_i+0x212>
 8022aec:	e7eb      	b.n	8022ac6 <_printf_i+0x206>
 8022aee:	2500      	movs	r5, #0
 8022af0:	f104 0619 	add.w	r6, r4, #25
 8022af4:	e7f5      	b.n	8022ae2 <_printf_i+0x222>
 8022af6:	bf00      	nop
 8022af8:	08025bf7 	.word	0x08025bf7
 8022afc:	08025c08 	.word	0x08025c08

08022b00 <__sflush_r>:
 8022b00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8022b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022b08:	0716      	lsls	r6, r2, #28
 8022b0a:	4605      	mov	r5, r0
 8022b0c:	460c      	mov	r4, r1
 8022b0e:	d454      	bmi.n	8022bba <__sflush_r+0xba>
 8022b10:	684b      	ldr	r3, [r1, #4]
 8022b12:	2b00      	cmp	r3, #0
 8022b14:	dc02      	bgt.n	8022b1c <__sflush_r+0x1c>
 8022b16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022b18:	2b00      	cmp	r3, #0
 8022b1a:	dd48      	ble.n	8022bae <__sflush_r+0xae>
 8022b1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022b1e:	2e00      	cmp	r6, #0
 8022b20:	d045      	beq.n	8022bae <__sflush_r+0xae>
 8022b22:	2300      	movs	r3, #0
 8022b24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8022b28:	682f      	ldr	r7, [r5, #0]
 8022b2a:	6a21      	ldr	r1, [r4, #32]
 8022b2c:	602b      	str	r3, [r5, #0]
 8022b2e:	d030      	beq.n	8022b92 <__sflush_r+0x92>
 8022b30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8022b32:	89a3      	ldrh	r3, [r4, #12]
 8022b34:	0759      	lsls	r1, r3, #29
 8022b36:	d505      	bpl.n	8022b44 <__sflush_r+0x44>
 8022b38:	6863      	ldr	r3, [r4, #4]
 8022b3a:	1ad2      	subs	r2, r2, r3
 8022b3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8022b3e:	b10b      	cbz	r3, 8022b44 <__sflush_r+0x44>
 8022b40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8022b42:	1ad2      	subs	r2, r2, r3
 8022b44:	2300      	movs	r3, #0
 8022b46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022b48:	6a21      	ldr	r1, [r4, #32]
 8022b4a:	4628      	mov	r0, r5
 8022b4c:	47b0      	blx	r6
 8022b4e:	1c43      	adds	r3, r0, #1
 8022b50:	89a3      	ldrh	r3, [r4, #12]
 8022b52:	d106      	bne.n	8022b62 <__sflush_r+0x62>
 8022b54:	6829      	ldr	r1, [r5, #0]
 8022b56:	291d      	cmp	r1, #29
 8022b58:	d82b      	bhi.n	8022bb2 <__sflush_r+0xb2>
 8022b5a:	4a2a      	ldr	r2, [pc, #168]	@ (8022c04 <__sflush_r+0x104>)
 8022b5c:	410a      	asrs	r2, r1
 8022b5e:	07d6      	lsls	r6, r2, #31
 8022b60:	d427      	bmi.n	8022bb2 <__sflush_r+0xb2>
 8022b62:	2200      	movs	r2, #0
 8022b64:	6062      	str	r2, [r4, #4]
 8022b66:	04d9      	lsls	r1, r3, #19
 8022b68:	6922      	ldr	r2, [r4, #16]
 8022b6a:	6022      	str	r2, [r4, #0]
 8022b6c:	d504      	bpl.n	8022b78 <__sflush_r+0x78>
 8022b6e:	1c42      	adds	r2, r0, #1
 8022b70:	d101      	bne.n	8022b76 <__sflush_r+0x76>
 8022b72:	682b      	ldr	r3, [r5, #0]
 8022b74:	b903      	cbnz	r3, 8022b78 <__sflush_r+0x78>
 8022b76:	6560      	str	r0, [r4, #84]	@ 0x54
 8022b78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022b7a:	602f      	str	r7, [r5, #0]
 8022b7c:	b1b9      	cbz	r1, 8022bae <__sflush_r+0xae>
 8022b7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022b82:	4299      	cmp	r1, r3
 8022b84:	d002      	beq.n	8022b8c <__sflush_r+0x8c>
 8022b86:	4628      	mov	r0, r5
 8022b88:	f7ff fc82 	bl	8022490 <_free_r>
 8022b8c:	2300      	movs	r3, #0
 8022b8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8022b90:	e00d      	b.n	8022bae <__sflush_r+0xae>
 8022b92:	2301      	movs	r3, #1
 8022b94:	4628      	mov	r0, r5
 8022b96:	47b0      	blx	r6
 8022b98:	4602      	mov	r2, r0
 8022b9a:	1c50      	adds	r0, r2, #1
 8022b9c:	d1c9      	bne.n	8022b32 <__sflush_r+0x32>
 8022b9e:	682b      	ldr	r3, [r5, #0]
 8022ba0:	2b00      	cmp	r3, #0
 8022ba2:	d0c6      	beq.n	8022b32 <__sflush_r+0x32>
 8022ba4:	2b1d      	cmp	r3, #29
 8022ba6:	d001      	beq.n	8022bac <__sflush_r+0xac>
 8022ba8:	2b16      	cmp	r3, #22
 8022baa:	d11e      	bne.n	8022bea <__sflush_r+0xea>
 8022bac:	602f      	str	r7, [r5, #0]
 8022bae:	2000      	movs	r0, #0
 8022bb0:	e022      	b.n	8022bf8 <__sflush_r+0xf8>
 8022bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022bb6:	b21b      	sxth	r3, r3
 8022bb8:	e01b      	b.n	8022bf2 <__sflush_r+0xf2>
 8022bba:	690f      	ldr	r7, [r1, #16]
 8022bbc:	2f00      	cmp	r7, #0
 8022bbe:	d0f6      	beq.n	8022bae <__sflush_r+0xae>
 8022bc0:	0793      	lsls	r3, r2, #30
 8022bc2:	680e      	ldr	r6, [r1, #0]
 8022bc4:	bf08      	it	eq
 8022bc6:	694b      	ldreq	r3, [r1, #20]
 8022bc8:	600f      	str	r7, [r1, #0]
 8022bca:	bf18      	it	ne
 8022bcc:	2300      	movne	r3, #0
 8022bce:	eba6 0807 	sub.w	r8, r6, r7
 8022bd2:	608b      	str	r3, [r1, #8]
 8022bd4:	f1b8 0f00 	cmp.w	r8, #0
 8022bd8:	dde9      	ble.n	8022bae <__sflush_r+0xae>
 8022bda:	6a21      	ldr	r1, [r4, #32]
 8022bdc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8022bde:	4643      	mov	r3, r8
 8022be0:	463a      	mov	r2, r7
 8022be2:	4628      	mov	r0, r5
 8022be4:	47b0      	blx	r6
 8022be6:	2800      	cmp	r0, #0
 8022be8:	dc08      	bgt.n	8022bfc <__sflush_r+0xfc>
 8022bea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022bf2:	81a3      	strh	r3, [r4, #12]
 8022bf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022bfc:	4407      	add	r7, r0
 8022bfe:	eba8 0800 	sub.w	r8, r8, r0
 8022c02:	e7e7      	b.n	8022bd4 <__sflush_r+0xd4>
 8022c04:	dfbffffe 	.word	0xdfbffffe

08022c08 <_fflush_r>:
 8022c08:	b538      	push	{r3, r4, r5, lr}
 8022c0a:	690b      	ldr	r3, [r1, #16]
 8022c0c:	4605      	mov	r5, r0
 8022c0e:	460c      	mov	r4, r1
 8022c10:	b913      	cbnz	r3, 8022c18 <_fflush_r+0x10>
 8022c12:	2500      	movs	r5, #0
 8022c14:	4628      	mov	r0, r5
 8022c16:	bd38      	pop	{r3, r4, r5, pc}
 8022c18:	b118      	cbz	r0, 8022c22 <_fflush_r+0x1a>
 8022c1a:	6a03      	ldr	r3, [r0, #32]
 8022c1c:	b90b      	cbnz	r3, 8022c22 <_fflush_r+0x1a>
 8022c1e:	f7ff f8e1 	bl	8021de4 <__sinit>
 8022c22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022c26:	2b00      	cmp	r3, #0
 8022c28:	d0f3      	beq.n	8022c12 <_fflush_r+0xa>
 8022c2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8022c2c:	07d0      	lsls	r0, r2, #31
 8022c2e:	d404      	bmi.n	8022c3a <_fflush_r+0x32>
 8022c30:	0599      	lsls	r1, r3, #22
 8022c32:	d402      	bmi.n	8022c3a <_fflush_r+0x32>
 8022c34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8022c36:	f7ff fbe8 	bl	802240a <__retarget_lock_acquire_recursive>
 8022c3a:	4628      	mov	r0, r5
 8022c3c:	4621      	mov	r1, r4
 8022c3e:	f7ff ff5f 	bl	8022b00 <__sflush_r>
 8022c42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8022c44:	07da      	lsls	r2, r3, #31
 8022c46:	4605      	mov	r5, r0
 8022c48:	d4e4      	bmi.n	8022c14 <_fflush_r+0xc>
 8022c4a:	89a3      	ldrh	r3, [r4, #12]
 8022c4c:	059b      	lsls	r3, r3, #22
 8022c4e:	d4e1      	bmi.n	8022c14 <_fflush_r+0xc>
 8022c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8022c52:	f7ff fbdb 	bl	802240c <__retarget_lock_release_recursive>
 8022c56:	e7dd      	b.n	8022c14 <_fflush_r+0xc>

08022c58 <fiprintf>:
 8022c58:	b40e      	push	{r1, r2, r3}
 8022c5a:	b503      	push	{r0, r1, lr}
 8022c5c:	4601      	mov	r1, r0
 8022c5e:	ab03      	add	r3, sp, #12
 8022c60:	4805      	ldr	r0, [pc, #20]	@ (8022c78 <fiprintf+0x20>)
 8022c62:	f853 2b04 	ldr.w	r2, [r3], #4
 8022c66:	6800      	ldr	r0, [r0, #0]
 8022c68:	9301      	str	r3, [sp, #4]
 8022c6a:	f000 f8bb 	bl	8022de4 <_vfiprintf_r>
 8022c6e:	b002      	add	sp, #8
 8022c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8022c74:	b003      	add	sp, #12
 8022c76:	4770      	bx	lr
 8022c78:	240012bc 	.word	0x240012bc

08022c7c <__swhatbuf_r>:
 8022c7c:	b570      	push	{r4, r5, r6, lr}
 8022c7e:	460c      	mov	r4, r1
 8022c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022c84:	2900      	cmp	r1, #0
 8022c86:	b096      	sub	sp, #88	@ 0x58
 8022c88:	4615      	mov	r5, r2
 8022c8a:	461e      	mov	r6, r3
 8022c8c:	da0d      	bge.n	8022caa <__swhatbuf_r+0x2e>
 8022c8e:	89a3      	ldrh	r3, [r4, #12]
 8022c90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8022c94:	f04f 0100 	mov.w	r1, #0
 8022c98:	bf14      	ite	ne
 8022c9a:	2340      	movne	r3, #64	@ 0x40
 8022c9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8022ca0:	2000      	movs	r0, #0
 8022ca2:	6031      	str	r1, [r6, #0]
 8022ca4:	602b      	str	r3, [r5, #0]
 8022ca6:	b016      	add	sp, #88	@ 0x58
 8022ca8:	bd70      	pop	{r4, r5, r6, pc}
 8022caa:	466a      	mov	r2, sp
 8022cac:	f000 f848 	bl	8022d40 <_fstat_r>
 8022cb0:	2800      	cmp	r0, #0
 8022cb2:	dbec      	blt.n	8022c8e <__swhatbuf_r+0x12>
 8022cb4:	9901      	ldr	r1, [sp, #4]
 8022cb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8022cba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8022cbe:	4259      	negs	r1, r3
 8022cc0:	4159      	adcs	r1, r3
 8022cc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022cc6:	e7eb      	b.n	8022ca0 <__swhatbuf_r+0x24>

08022cc8 <__smakebuf_r>:
 8022cc8:	898b      	ldrh	r3, [r1, #12]
 8022cca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022ccc:	079d      	lsls	r5, r3, #30
 8022cce:	4606      	mov	r6, r0
 8022cd0:	460c      	mov	r4, r1
 8022cd2:	d507      	bpl.n	8022ce4 <__smakebuf_r+0x1c>
 8022cd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8022cd8:	6023      	str	r3, [r4, #0]
 8022cda:	6123      	str	r3, [r4, #16]
 8022cdc:	2301      	movs	r3, #1
 8022cde:	6163      	str	r3, [r4, #20]
 8022ce0:	b003      	add	sp, #12
 8022ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022ce4:	ab01      	add	r3, sp, #4
 8022ce6:	466a      	mov	r2, sp
 8022ce8:	f7ff ffc8 	bl	8022c7c <__swhatbuf_r>
 8022cec:	9f00      	ldr	r7, [sp, #0]
 8022cee:	4605      	mov	r5, r0
 8022cf0:	4639      	mov	r1, r7
 8022cf2:	4630      	mov	r0, r6
 8022cf4:	f7fe fe44 	bl	8021980 <_malloc_r>
 8022cf8:	b948      	cbnz	r0, 8022d0e <__smakebuf_r+0x46>
 8022cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022cfe:	059a      	lsls	r2, r3, #22
 8022d00:	d4ee      	bmi.n	8022ce0 <__smakebuf_r+0x18>
 8022d02:	f023 0303 	bic.w	r3, r3, #3
 8022d06:	f043 0302 	orr.w	r3, r3, #2
 8022d0a:	81a3      	strh	r3, [r4, #12]
 8022d0c:	e7e2      	b.n	8022cd4 <__smakebuf_r+0xc>
 8022d0e:	89a3      	ldrh	r3, [r4, #12]
 8022d10:	6020      	str	r0, [r4, #0]
 8022d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022d16:	81a3      	strh	r3, [r4, #12]
 8022d18:	9b01      	ldr	r3, [sp, #4]
 8022d1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8022d1e:	b15b      	cbz	r3, 8022d38 <__smakebuf_r+0x70>
 8022d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022d24:	4630      	mov	r0, r6
 8022d26:	f000 f81d 	bl	8022d64 <_isatty_r>
 8022d2a:	b128      	cbz	r0, 8022d38 <__smakebuf_r+0x70>
 8022d2c:	89a3      	ldrh	r3, [r4, #12]
 8022d2e:	f023 0303 	bic.w	r3, r3, #3
 8022d32:	f043 0301 	orr.w	r3, r3, #1
 8022d36:	81a3      	strh	r3, [r4, #12]
 8022d38:	89a3      	ldrh	r3, [r4, #12]
 8022d3a:	431d      	orrs	r5, r3
 8022d3c:	81a5      	strh	r5, [r4, #12]
 8022d3e:	e7cf      	b.n	8022ce0 <__smakebuf_r+0x18>

08022d40 <_fstat_r>:
 8022d40:	b538      	push	{r3, r4, r5, lr}
 8022d42:	4d07      	ldr	r5, [pc, #28]	@ (8022d60 <_fstat_r+0x20>)
 8022d44:	2300      	movs	r3, #0
 8022d46:	4604      	mov	r4, r0
 8022d48:	4608      	mov	r0, r1
 8022d4a:	4611      	mov	r1, r2
 8022d4c:	602b      	str	r3, [r5, #0]
 8022d4e:	f7df fc83 	bl	8002658 <_fstat>
 8022d52:	1c43      	adds	r3, r0, #1
 8022d54:	d102      	bne.n	8022d5c <_fstat_r+0x1c>
 8022d56:	682b      	ldr	r3, [r5, #0]
 8022d58:	b103      	cbz	r3, 8022d5c <_fstat_r+0x1c>
 8022d5a:	6023      	str	r3, [r4, #0]
 8022d5c:	bd38      	pop	{r3, r4, r5, pc}
 8022d5e:	bf00      	nop
 8022d60:	240696e8 	.word	0x240696e8

08022d64 <_isatty_r>:
 8022d64:	b538      	push	{r3, r4, r5, lr}
 8022d66:	4d06      	ldr	r5, [pc, #24]	@ (8022d80 <_isatty_r+0x1c>)
 8022d68:	2300      	movs	r3, #0
 8022d6a:	4604      	mov	r4, r0
 8022d6c:	4608      	mov	r0, r1
 8022d6e:	602b      	str	r3, [r5, #0]
 8022d70:	f7df fc82 	bl	8002678 <_isatty>
 8022d74:	1c43      	adds	r3, r0, #1
 8022d76:	d102      	bne.n	8022d7e <_isatty_r+0x1a>
 8022d78:	682b      	ldr	r3, [r5, #0]
 8022d7a:	b103      	cbz	r3, 8022d7e <_isatty_r+0x1a>
 8022d7c:	6023      	str	r3, [r4, #0]
 8022d7e:	bd38      	pop	{r3, r4, r5, pc}
 8022d80:	240696e8 	.word	0x240696e8

08022d84 <abort>:
 8022d84:	b508      	push	{r3, lr}
 8022d86:	2006      	movs	r0, #6
 8022d88:	f000 f96c 	bl	8023064 <raise>
 8022d8c:	2001      	movs	r0, #1
 8022d8e:	f7df fc13 	bl	80025b8 <_exit>

08022d92 <__sfputc_r>:
 8022d92:	6893      	ldr	r3, [r2, #8]
 8022d94:	3b01      	subs	r3, #1
 8022d96:	2b00      	cmp	r3, #0
 8022d98:	b410      	push	{r4}
 8022d9a:	6093      	str	r3, [r2, #8]
 8022d9c:	da08      	bge.n	8022db0 <__sfputc_r+0x1e>
 8022d9e:	6994      	ldr	r4, [r2, #24]
 8022da0:	42a3      	cmp	r3, r4
 8022da2:	db01      	blt.n	8022da8 <__sfputc_r+0x16>
 8022da4:	290a      	cmp	r1, #10
 8022da6:	d103      	bne.n	8022db0 <__sfputc_r+0x1e>
 8022da8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022dac:	f7ff b95a 	b.w	8022064 <__swbuf_r>
 8022db0:	6813      	ldr	r3, [r2, #0]
 8022db2:	1c58      	adds	r0, r3, #1
 8022db4:	6010      	str	r0, [r2, #0]
 8022db6:	7019      	strb	r1, [r3, #0]
 8022db8:	4608      	mov	r0, r1
 8022dba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022dbe:	4770      	bx	lr

08022dc0 <__sfputs_r>:
 8022dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022dc2:	4606      	mov	r6, r0
 8022dc4:	460f      	mov	r7, r1
 8022dc6:	4614      	mov	r4, r2
 8022dc8:	18d5      	adds	r5, r2, r3
 8022dca:	42ac      	cmp	r4, r5
 8022dcc:	d101      	bne.n	8022dd2 <__sfputs_r+0x12>
 8022dce:	2000      	movs	r0, #0
 8022dd0:	e007      	b.n	8022de2 <__sfputs_r+0x22>
 8022dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022dd6:	463a      	mov	r2, r7
 8022dd8:	4630      	mov	r0, r6
 8022dda:	f7ff ffda 	bl	8022d92 <__sfputc_r>
 8022dde:	1c43      	adds	r3, r0, #1
 8022de0:	d1f3      	bne.n	8022dca <__sfputs_r+0xa>
 8022de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08022de4 <_vfiprintf_r>:
 8022de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022de8:	460d      	mov	r5, r1
 8022dea:	b09d      	sub	sp, #116	@ 0x74
 8022dec:	4614      	mov	r4, r2
 8022dee:	4698      	mov	r8, r3
 8022df0:	4606      	mov	r6, r0
 8022df2:	b118      	cbz	r0, 8022dfc <_vfiprintf_r+0x18>
 8022df4:	6a03      	ldr	r3, [r0, #32]
 8022df6:	b90b      	cbnz	r3, 8022dfc <_vfiprintf_r+0x18>
 8022df8:	f7fe fff4 	bl	8021de4 <__sinit>
 8022dfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022dfe:	07d9      	lsls	r1, r3, #31
 8022e00:	d405      	bmi.n	8022e0e <_vfiprintf_r+0x2a>
 8022e02:	89ab      	ldrh	r3, [r5, #12]
 8022e04:	059a      	lsls	r2, r3, #22
 8022e06:	d402      	bmi.n	8022e0e <_vfiprintf_r+0x2a>
 8022e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022e0a:	f7ff fafe 	bl	802240a <__retarget_lock_acquire_recursive>
 8022e0e:	89ab      	ldrh	r3, [r5, #12]
 8022e10:	071b      	lsls	r3, r3, #28
 8022e12:	d501      	bpl.n	8022e18 <_vfiprintf_r+0x34>
 8022e14:	692b      	ldr	r3, [r5, #16]
 8022e16:	b99b      	cbnz	r3, 8022e40 <_vfiprintf_r+0x5c>
 8022e18:	4629      	mov	r1, r5
 8022e1a:	4630      	mov	r0, r6
 8022e1c:	f7ff f960 	bl	80220e0 <__swsetup_r>
 8022e20:	b170      	cbz	r0, 8022e40 <_vfiprintf_r+0x5c>
 8022e22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022e24:	07dc      	lsls	r4, r3, #31
 8022e26:	d504      	bpl.n	8022e32 <_vfiprintf_r+0x4e>
 8022e28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022e2c:	b01d      	add	sp, #116	@ 0x74
 8022e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022e32:	89ab      	ldrh	r3, [r5, #12]
 8022e34:	0598      	lsls	r0, r3, #22
 8022e36:	d4f7      	bmi.n	8022e28 <_vfiprintf_r+0x44>
 8022e38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022e3a:	f7ff fae7 	bl	802240c <__retarget_lock_release_recursive>
 8022e3e:	e7f3      	b.n	8022e28 <_vfiprintf_r+0x44>
 8022e40:	2300      	movs	r3, #0
 8022e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8022e44:	2320      	movs	r3, #32
 8022e46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8022e4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8022e4e:	2330      	movs	r3, #48	@ 0x30
 8022e50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8023000 <_vfiprintf_r+0x21c>
 8022e54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8022e58:	f04f 0901 	mov.w	r9, #1
 8022e5c:	4623      	mov	r3, r4
 8022e5e:	469a      	mov	sl, r3
 8022e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022e64:	b10a      	cbz	r2, 8022e6a <_vfiprintf_r+0x86>
 8022e66:	2a25      	cmp	r2, #37	@ 0x25
 8022e68:	d1f9      	bne.n	8022e5e <_vfiprintf_r+0x7a>
 8022e6a:	ebba 0b04 	subs.w	fp, sl, r4
 8022e6e:	d00b      	beq.n	8022e88 <_vfiprintf_r+0xa4>
 8022e70:	465b      	mov	r3, fp
 8022e72:	4622      	mov	r2, r4
 8022e74:	4629      	mov	r1, r5
 8022e76:	4630      	mov	r0, r6
 8022e78:	f7ff ffa2 	bl	8022dc0 <__sfputs_r>
 8022e7c:	3001      	adds	r0, #1
 8022e7e:	f000 80a7 	beq.w	8022fd0 <_vfiprintf_r+0x1ec>
 8022e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022e84:	445a      	add	r2, fp
 8022e86:	9209      	str	r2, [sp, #36]	@ 0x24
 8022e88:	f89a 3000 	ldrb.w	r3, [sl]
 8022e8c:	2b00      	cmp	r3, #0
 8022e8e:	f000 809f 	beq.w	8022fd0 <_vfiprintf_r+0x1ec>
 8022e92:	2300      	movs	r3, #0
 8022e94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8022e98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022e9c:	f10a 0a01 	add.w	sl, sl, #1
 8022ea0:	9304      	str	r3, [sp, #16]
 8022ea2:	9307      	str	r3, [sp, #28]
 8022ea4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8022ea8:	931a      	str	r3, [sp, #104]	@ 0x68
 8022eaa:	4654      	mov	r4, sl
 8022eac:	2205      	movs	r2, #5
 8022eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022eb2:	4853      	ldr	r0, [pc, #332]	@ (8023000 <_vfiprintf_r+0x21c>)
 8022eb4:	f7dd fa2c 	bl	8000310 <memchr>
 8022eb8:	9a04      	ldr	r2, [sp, #16]
 8022eba:	b9d8      	cbnz	r0, 8022ef4 <_vfiprintf_r+0x110>
 8022ebc:	06d1      	lsls	r1, r2, #27
 8022ebe:	bf44      	itt	mi
 8022ec0:	2320      	movmi	r3, #32
 8022ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022ec6:	0713      	lsls	r3, r2, #28
 8022ec8:	bf44      	itt	mi
 8022eca:	232b      	movmi	r3, #43	@ 0x2b
 8022ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8022ed4:	2b2a      	cmp	r3, #42	@ 0x2a
 8022ed6:	d015      	beq.n	8022f04 <_vfiprintf_r+0x120>
 8022ed8:	9a07      	ldr	r2, [sp, #28]
 8022eda:	4654      	mov	r4, sl
 8022edc:	2000      	movs	r0, #0
 8022ede:	f04f 0c0a 	mov.w	ip, #10
 8022ee2:	4621      	mov	r1, r4
 8022ee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022ee8:	3b30      	subs	r3, #48	@ 0x30
 8022eea:	2b09      	cmp	r3, #9
 8022eec:	d94b      	bls.n	8022f86 <_vfiprintf_r+0x1a2>
 8022eee:	b1b0      	cbz	r0, 8022f1e <_vfiprintf_r+0x13a>
 8022ef0:	9207      	str	r2, [sp, #28]
 8022ef2:	e014      	b.n	8022f1e <_vfiprintf_r+0x13a>
 8022ef4:	eba0 0308 	sub.w	r3, r0, r8
 8022ef8:	fa09 f303 	lsl.w	r3, r9, r3
 8022efc:	4313      	orrs	r3, r2
 8022efe:	9304      	str	r3, [sp, #16]
 8022f00:	46a2      	mov	sl, r4
 8022f02:	e7d2      	b.n	8022eaa <_vfiprintf_r+0xc6>
 8022f04:	9b03      	ldr	r3, [sp, #12]
 8022f06:	1d19      	adds	r1, r3, #4
 8022f08:	681b      	ldr	r3, [r3, #0]
 8022f0a:	9103      	str	r1, [sp, #12]
 8022f0c:	2b00      	cmp	r3, #0
 8022f0e:	bfbb      	ittet	lt
 8022f10:	425b      	neglt	r3, r3
 8022f12:	f042 0202 	orrlt.w	r2, r2, #2
 8022f16:	9307      	strge	r3, [sp, #28]
 8022f18:	9307      	strlt	r3, [sp, #28]
 8022f1a:	bfb8      	it	lt
 8022f1c:	9204      	strlt	r2, [sp, #16]
 8022f1e:	7823      	ldrb	r3, [r4, #0]
 8022f20:	2b2e      	cmp	r3, #46	@ 0x2e
 8022f22:	d10a      	bne.n	8022f3a <_vfiprintf_r+0x156>
 8022f24:	7863      	ldrb	r3, [r4, #1]
 8022f26:	2b2a      	cmp	r3, #42	@ 0x2a
 8022f28:	d132      	bne.n	8022f90 <_vfiprintf_r+0x1ac>
 8022f2a:	9b03      	ldr	r3, [sp, #12]
 8022f2c:	1d1a      	adds	r2, r3, #4
 8022f2e:	681b      	ldr	r3, [r3, #0]
 8022f30:	9203      	str	r2, [sp, #12]
 8022f32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8022f36:	3402      	adds	r4, #2
 8022f38:	9305      	str	r3, [sp, #20]
 8022f3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8023010 <_vfiprintf_r+0x22c>
 8022f3e:	7821      	ldrb	r1, [r4, #0]
 8022f40:	2203      	movs	r2, #3
 8022f42:	4650      	mov	r0, sl
 8022f44:	f7dd f9e4 	bl	8000310 <memchr>
 8022f48:	b138      	cbz	r0, 8022f5a <_vfiprintf_r+0x176>
 8022f4a:	9b04      	ldr	r3, [sp, #16]
 8022f4c:	eba0 000a 	sub.w	r0, r0, sl
 8022f50:	2240      	movs	r2, #64	@ 0x40
 8022f52:	4082      	lsls	r2, r0
 8022f54:	4313      	orrs	r3, r2
 8022f56:	3401      	adds	r4, #1
 8022f58:	9304      	str	r3, [sp, #16]
 8022f5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022f5e:	4829      	ldr	r0, [pc, #164]	@ (8023004 <_vfiprintf_r+0x220>)
 8022f60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8022f64:	2206      	movs	r2, #6
 8022f66:	f7dd f9d3 	bl	8000310 <memchr>
 8022f6a:	2800      	cmp	r0, #0
 8022f6c:	d03f      	beq.n	8022fee <_vfiprintf_r+0x20a>
 8022f6e:	4b26      	ldr	r3, [pc, #152]	@ (8023008 <_vfiprintf_r+0x224>)
 8022f70:	bb1b      	cbnz	r3, 8022fba <_vfiprintf_r+0x1d6>
 8022f72:	9b03      	ldr	r3, [sp, #12]
 8022f74:	3307      	adds	r3, #7
 8022f76:	f023 0307 	bic.w	r3, r3, #7
 8022f7a:	3308      	adds	r3, #8
 8022f7c:	9303      	str	r3, [sp, #12]
 8022f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022f80:	443b      	add	r3, r7
 8022f82:	9309      	str	r3, [sp, #36]	@ 0x24
 8022f84:	e76a      	b.n	8022e5c <_vfiprintf_r+0x78>
 8022f86:	fb0c 3202 	mla	r2, ip, r2, r3
 8022f8a:	460c      	mov	r4, r1
 8022f8c:	2001      	movs	r0, #1
 8022f8e:	e7a8      	b.n	8022ee2 <_vfiprintf_r+0xfe>
 8022f90:	2300      	movs	r3, #0
 8022f92:	3401      	adds	r4, #1
 8022f94:	9305      	str	r3, [sp, #20]
 8022f96:	4619      	mov	r1, r3
 8022f98:	f04f 0c0a 	mov.w	ip, #10
 8022f9c:	4620      	mov	r0, r4
 8022f9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022fa2:	3a30      	subs	r2, #48	@ 0x30
 8022fa4:	2a09      	cmp	r2, #9
 8022fa6:	d903      	bls.n	8022fb0 <_vfiprintf_r+0x1cc>
 8022fa8:	2b00      	cmp	r3, #0
 8022faa:	d0c6      	beq.n	8022f3a <_vfiprintf_r+0x156>
 8022fac:	9105      	str	r1, [sp, #20]
 8022fae:	e7c4      	b.n	8022f3a <_vfiprintf_r+0x156>
 8022fb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8022fb4:	4604      	mov	r4, r0
 8022fb6:	2301      	movs	r3, #1
 8022fb8:	e7f0      	b.n	8022f9c <_vfiprintf_r+0x1b8>
 8022fba:	ab03      	add	r3, sp, #12
 8022fbc:	9300      	str	r3, [sp, #0]
 8022fbe:	462a      	mov	r2, r5
 8022fc0:	4b12      	ldr	r3, [pc, #72]	@ (802300c <_vfiprintf_r+0x228>)
 8022fc2:	a904      	add	r1, sp, #16
 8022fc4:	4630      	mov	r0, r6
 8022fc6:	f3af 8000 	nop.w
 8022fca:	4607      	mov	r7, r0
 8022fcc:	1c78      	adds	r0, r7, #1
 8022fce:	d1d6      	bne.n	8022f7e <_vfiprintf_r+0x19a>
 8022fd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022fd2:	07d9      	lsls	r1, r3, #31
 8022fd4:	d405      	bmi.n	8022fe2 <_vfiprintf_r+0x1fe>
 8022fd6:	89ab      	ldrh	r3, [r5, #12]
 8022fd8:	059a      	lsls	r2, r3, #22
 8022fda:	d402      	bmi.n	8022fe2 <_vfiprintf_r+0x1fe>
 8022fdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022fde:	f7ff fa15 	bl	802240c <__retarget_lock_release_recursive>
 8022fe2:	89ab      	ldrh	r3, [r5, #12]
 8022fe4:	065b      	lsls	r3, r3, #25
 8022fe6:	f53f af1f 	bmi.w	8022e28 <_vfiprintf_r+0x44>
 8022fea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022fec:	e71e      	b.n	8022e2c <_vfiprintf_r+0x48>
 8022fee:	ab03      	add	r3, sp, #12
 8022ff0:	9300      	str	r3, [sp, #0]
 8022ff2:	462a      	mov	r2, r5
 8022ff4:	4b05      	ldr	r3, [pc, #20]	@ (802300c <_vfiprintf_r+0x228>)
 8022ff6:	a904      	add	r1, sp, #16
 8022ff8:	4630      	mov	r0, r6
 8022ffa:	f7ff fc61 	bl	80228c0 <_printf_i>
 8022ffe:	e7e4      	b.n	8022fca <_vfiprintf_r+0x1e6>
 8023000:	08025be6 	.word	0x08025be6
 8023004:	08025bf0 	.word	0x08025bf0
 8023008:	00000000 	.word	0x00000000
 802300c:	08022dc1 	.word	0x08022dc1
 8023010:	08025bec 	.word	0x08025bec

08023014 <_raise_r>:
 8023014:	291f      	cmp	r1, #31
 8023016:	b538      	push	{r3, r4, r5, lr}
 8023018:	4605      	mov	r5, r0
 802301a:	460c      	mov	r4, r1
 802301c:	d904      	bls.n	8023028 <_raise_r+0x14>
 802301e:	2316      	movs	r3, #22
 8023020:	6003      	str	r3, [r0, #0]
 8023022:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8023026:	bd38      	pop	{r3, r4, r5, pc}
 8023028:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802302a:	b112      	cbz	r2, 8023032 <_raise_r+0x1e>
 802302c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8023030:	b94b      	cbnz	r3, 8023046 <_raise_r+0x32>
 8023032:	4628      	mov	r0, r5
 8023034:	f000 f830 	bl	8023098 <_getpid_r>
 8023038:	4622      	mov	r2, r4
 802303a:	4601      	mov	r1, r0
 802303c:	4628      	mov	r0, r5
 802303e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023042:	f000 b817 	b.w	8023074 <_kill_r>
 8023046:	2b01      	cmp	r3, #1
 8023048:	d00a      	beq.n	8023060 <_raise_r+0x4c>
 802304a:	1c59      	adds	r1, r3, #1
 802304c:	d103      	bne.n	8023056 <_raise_r+0x42>
 802304e:	2316      	movs	r3, #22
 8023050:	6003      	str	r3, [r0, #0]
 8023052:	2001      	movs	r0, #1
 8023054:	e7e7      	b.n	8023026 <_raise_r+0x12>
 8023056:	2100      	movs	r1, #0
 8023058:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 802305c:	4620      	mov	r0, r4
 802305e:	4798      	blx	r3
 8023060:	2000      	movs	r0, #0
 8023062:	e7e0      	b.n	8023026 <_raise_r+0x12>

08023064 <raise>:
 8023064:	4b02      	ldr	r3, [pc, #8]	@ (8023070 <raise+0xc>)
 8023066:	4601      	mov	r1, r0
 8023068:	6818      	ldr	r0, [r3, #0]
 802306a:	f7ff bfd3 	b.w	8023014 <_raise_r>
 802306e:	bf00      	nop
 8023070:	240012bc 	.word	0x240012bc

08023074 <_kill_r>:
 8023074:	b538      	push	{r3, r4, r5, lr}
 8023076:	4d07      	ldr	r5, [pc, #28]	@ (8023094 <_kill_r+0x20>)
 8023078:	2300      	movs	r3, #0
 802307a:	4604      	mov	r4, r0
 802307c:	4608      	mov	r0, r1
 802307e:	4611      	mov	r1, r2
 8023080:	602b      	str	r3, [r5, #0]
 8023082:	f7df fa89 	bl	8002598 <_kill>
 8023086:	1c43      	adds	r3, r0, #1
 8023088:	d102      	bne.n	8023090 <_kill_r+0x1c>
 802308a:	682b      	ldr	r3, [r5, #0]
 802308c:	b103      	cbz	r3, 8023090 <_kill_r+0x1c>
 802308e:	6023      	str	r3, [r4, #0]
 8023090:	bd38      	pop	{r3, r4, r5, pc}
 8023092:	bf00      	nop
 8023094:	240696e8 	.word	0x240696e8

08023098 <_getpid_r>:
 8023098:	f7df ba76 	b.w	8002588 <_getpid>

0802309c <_init>:
 802309c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802309e:	bf00      	nop
 80230a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80230a2:	bc08      	pop	{r3}
 80230a4:	469e      	mov	lr, r3
 80230a6:	4770      	bx	lr

080230a8 <_fini>:
 80230a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80230aa:	bf00      	nop
 80230ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80230ae:	bc08      	pop	{r3}
 80230b0:	469e      	mov	lr, r3
 80230b2:	4770      	bx	lr
