

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_61_18'
================================================================
* Date:           Thu Feb 27 10:54:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.268 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_149_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln61_fu_143_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          27|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|   13|         26|
    |j_fu_60                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataIn_load_reg_209               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_5_reg_195                       |  13|   0|   13|          0|
    |j_5_reg_195_pp0_iter1_reg         |  13|   0|   13|          0|
    |j_fu_60                           |  13|   0|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_61_18|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_61_18|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_61_18|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_61_18|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_61_18|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_61_18|  return value|
|DataRAM_11_address0  |  out|   12|   ap_memory|                        DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                        DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                        DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                        DataRAM_11|         array|
|DataRAM_8_address0   |  out|   12|   ap_memory|                         DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                         DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                         DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                         DataRAM_8|         array|
|DataRAM_5_address0   |  out|   12|   ap_memory|                         DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                         DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                         DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                         DataRAM_5|         array|
|DataRAM_2_address0   |  out|   12|   ap_memory|                         DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                         DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                         DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                         DataRAM_2|         array|
|DataIn_address0      |  out|   14|   ap_memory|                            DataIn|         array|
|DataIn_ce0           |  out|    1|   ap_memory|                            DataIn|         array|
|DataIn_q0            |   in|   32|   ap_memory|                            DataIn|         array|
|RAMSel_cast          |   in|    2|     ap_none|                       RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_8, i32 0, i32 0, void @empty_27, i32 1, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 9 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_5 = load i13 %j" [Crypto.cpp:63]   --->   Operation 12 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%icmp_ln61 = icmp_eq  i13 %j_5, i13 4096" [Crypto.cpp:61]   --->   Operation 13 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%add_ln61 = add i13 %j_5, i13 1" [Crypto.cpp:61]   --->   Operation 14 'add' 'add_ln61' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc.2.split, void %sw.epilog.loopexit.exitStub" [Crypto.cpp:61]   --->   Operation 15 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i13 %j_5" [Crypto.cpp:63]   --->   Operation 16 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 2, i12 %trunc_ln63" [Crypto.cpp:63]   --->   Operation 17 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i14 %tmp_11_cast" [Crypto.cpp:63]   --->   Operation 18 'zext' 'zext_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %zext_ln63" [Crypto.cpp:63]   --->   Operation 19 'getelementptr' 'DataIn_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%DataIn_load = load i14 %DataIn_addr" [Crypto.cpp:63]   --->   Operation 20 'load' 'DataIn_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_1 : Operation 21 [1/1] (1.86ns)   --->   "%switch_ln63 = switch i2 %RAMSel_cast_read, void %arrayidx6567.2.case.3, i2 0, void %arrayidx6567.2.case.0, i2 1, void %arrayidx6567.2.case.1, i2 2, void %arrayidx6567.2.case.2" [Crypto.cpp:63]   --->   Operation 21 'switch' 'switch_ln63' <Predicate = (!icmp_ln61)> <Delay = 1.86>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln61 = store i13 %add_ln61, i13 %j" [Crypto.cpp:61]   --->   Operation 22 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc.2" [Crypto.cpp:61]   --->   Operation 23 'br' 'br_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%DataIn_load = load i14 %DataIn_addr" [Crypto.cpp:63]   --->   Operation 24 'load' 'DataIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i13 %j_5" [Crypto.cpp:61]   --->   Operation 25 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_27" [Crypto.cpp:62]   --->   Operation 26 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:61]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Crypto.cpp:61]   --->   Operation 28 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln61" [Crypto.cpp:63]   --->   Operation 29 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln61" [Crypto.cpp:63]   --->   Operation 30 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln61" [Crypto.cpp:63]   --->   Operation 31 'getelementptr' 'DataRAM_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln61" [Crypto.cpp:63]   --->   Operation 32 'getelementptr' 'DataRAM_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %DataIn_load, i12 %DataRAM_8_addr" [Crypto.cpp:63]   --->   Operation 33 'store' 'store_ln63' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx6567.2.exit" [Crypto.cpp:63]   --->   Operation 34 'br' 'br_ln63' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %DataIn_load, i12 %DataRAM_5_addr" [Crypto.cpp:63]   --->   Operation 35 'store' 'store_ln63' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx6567.2.exit" [Crypto.cpp:63]   --->   Operation 36 'br' 'br_ln63' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %DataIn_load, i12 %DataRAM_2_addr" [Crypto.cpp:63]   --->   Operation 37 'store' 'store_ln63' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx6567.2.exit" [Crypto.cpp:63]   --->   Operation 38 'br' 'br_ln63' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %DataIn_load, i12 %DataRAM_11_addr" [Crypto.cpp:63]   --->   Operation 39 'store' 'store_ln63' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx6567.2.exit" [Crypto.cpp:63]   --->   Operation 40 'br' 'br_ln63' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
RAMSel_cast_read       (read             ) [ 0111]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_5                    (load             ) [ 0111]
icmp_ln61              (icmp             ) [ 0110]
add_ln61               (add              ) [ 0000]
br_ln61                (br               ) [ 0000]
trunc_ln63             (trunc            ) [ 0000]
tmp_11_cast            (bitconcatenate   ) [ 0000]
zext_ln63              (zext             ) [ 0000]
DataIn_addr            (getelementptr    ) [ 0110]
switch_ln63            (switch           ) [ 0000]
store_ln61             (store            ) [ 0000]
br_ln61                (br               ) [ 0000]
DataIn_load            (load             ) [ 0101]
zext_ln61              (zext             ) [ 0000]
specpipeline_ln62      (specpipeline     ) [ 0000]
speclooptripcount_ln61 (speclooptripcount) [ 0000]
specloopname_ln61      (specloopname     ) [ 0000]
DataRAM_2_addr         (getelementptr    ) [ 0000]
DataRAM_5_addr         (getelementptr    ) [ 0000]
DataRAM_8_addr         (getelementptr    ) [ 0000]
DataRAM_11_addr        (getelementptr    ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataIn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i2.i12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="RAMSel_cast_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="0" index="1" bw="2" slack="0"/>
<pin id="67" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="DataIn_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="14" slack="0"/>
<pin id="74" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataIn_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="14" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataIn_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="DataRAM_2_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="13" slack="0"/>
<pin id="87" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="DataRAM_5_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="DataRAM_8_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="DataRAM_11_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="13" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln63_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln63_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln63_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln63_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="13" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_5_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln61_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln61_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln63_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_11_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln63_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln61_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="13" slack="0"/>
<pin id="174" dir="0" index="1" bw="13" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln61_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="2"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="191" class="1005" name="RAMSel_cast_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="2"/>
<pin id="193" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_5_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="13" slack="2"/>
<pin id="197" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln61_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="204" class="1005" name="DataIn_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="1"/>
<pin id="206" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="DataIn_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="97" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="90" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="83" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="104" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="140" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="176"><net_src comp="149" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="187"><net_src comp="60" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="194"><net_src comp="64" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="140" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="203"><net_src comp="143" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="70" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="212"><net_src comp="77" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_11 | {3 }
	Port: DataRAM_8 | {3 }
	Port: DataRAM_5 | {3 }
	Port: DataRAM_2 | {3 }
	Port: DataIn | {}
 - Input state : 
	Port: Crypto_Pipeline_VITIS_LOOP_61_18 : DataIn | {1 2 }
	Port: Crypto_Pipeline_VITIS_LOOP_61_18 : RAMSel_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_5 : 1
		icmp_ln61 : 2
		add_ln61 : 2
		br_ln61 : 3
		trunc_ln63 : 2
		tmp_11_cast : 3
		zext_ln63 : 4
		DataIn_addr : 5
		DataIn_load : 6
		store_ln61 : 3
	State 2
	State 3
		DataRAM_2_addr : 1
		DataRAM_5_addr : 1
		DataRAM_8_addr : 1
		DataRAM_11_addr : 1
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln61_fu_143      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln61_fu_149       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   read   | RAMSel_cast_read_read_fu_64 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln63_fu_155      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      tmp_11_cast_fu_159     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln63_fu_167      |    0    |    0    |
|          |       zext_ln61_fu_177      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   DataIn_addr_reg_204  |   14   |
|   DataIn_load_reg_209  |   32   |
|RAMSel_cast_read_reg_191|    2   |
|    icmp_ln61_reg_200   |    1   |
|       j_5_reg_195      |   13   |
|        j_reg_184       |   13   |
+------------------------+--------+
|          Total         |   75   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   75   |   37   |
+-----------+--------+--------+--------+
