
-- Parsing `sigmap_test.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: sigmap_test.v
Parsing Verilog input from `sigmap_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top test; test2' --

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \test

2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
0 0 0
1 1 1
Mapped signal x: \a

3. Doing important stuff!
Log message #0.
Log message #1.
Log message #2.
Log message #3.
Log message #4.
Log message #5.
Log message #6.
Log message #7.
Log message #8.
Log message #9.
