(edif ArmRegisterBitAdder
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2016 12 27 16 26 02)
  (program "PlanAhead" (version "14.7"))
  (comment "Built on 'Fri Sep 27 19:29:51 MDT 2013'")
  (comment "Built by 'xbuild'")
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell IBUF (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell OBUF (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell LUT4 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
       )
     )
   )
   (cell LUT3 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
       )
     )
   )
   (cell LUT2 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library ArmRegisterBitAdder_lib
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell (rename two_bit_adder "two_bit_adder_generate_two_bit_adders_2__two_bit_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port RBA_REGLIST_10_IBUF (direction INPUT))
        (port RBA_REGLIST_11_IBUF (direction INPUT))
        (port RBA_REGLIST_8_IBUF (direction INPUT))
        (port RBA_REGLIST_9_IBUF (direction INPUT))
        (port (rename S_1_ "S[1]") (direction OUTPUT))
       )
       (contents
         (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7EE8"))
         )
         (net RBA_REGLIST_10_IBUF (joined
          (portref I0 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_10_IBUF)
          )
         )
         (net RBA_REGLIST_11_IBUF (joined
          (portref I1 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_11_IBUF)
          )
         )
         (net RBA_REGLIST_8_IBUF (joined
          (portref I2 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_8_IBUF)
          )
         )
         (net RBA_REGLIST_9_IBUF (joined
          (portref I3 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_9_IBUF)
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref O (instanceref Mxor_S_1__Result1))
          (portref S_1_)
          )
         )
       )
     )
   )
   (cell (rename two_bit_adder_HDI_0 "two_bit_adder_NO1_generate_two_bit_adders_1__two_bit_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port RBA_REGLIST_7_IBUF (direction INPUT))
        (port RBA_REGLIST_6_IBUF (direction INPUT))
        (port RBA_REGLIST_5_IBUF (direction INPUT))
        (port RBA_REGLIST_4_IBUF (direction INPUT))
        (port C (direction OUTPUT))
        (port (array (rename S "S[1:0]") 2) (direction OUTPUT))
       )
       (contents
         (instance C1 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h8000"))
         )
         (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7EE8"))
         )
         (instance (rename Mxor_S_0__Result1 "Mxor_S<0>_Result1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h6996"))
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net RBA_REGLIST_4_IBUF (joined
          (portref I3 (instanceref C1))
          (portref I2 (instanceref Mxor_S_1__Result1))
          (portref I2 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_4_IBUF)
          )
         )
         (net RBA_REGLIST_5_IBUF (joined
          (portref I2 (instanceref C1))
          (portref I3 (instanceref Mxor_S_1__Result1))
          (portref I3 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_5_IBUF)
          )
         )
         (net RBA_REGLIST_6_IBUF (joined
          (portref I1 (instanceref C1))
          (portref I0 (instanceref Mxor_S_1__Result1))
          (portref I0 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_6_IBUF)
          )
         )
         (net RBA_REGLIST_7_IBUF (joined
          (portref I0 (instanceref C1))
          (portref I1 (instanceref Mxor_S_1__Result1))
          (portref I1 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_7_IBUF)
          )
         )
         (net (rename S_0_ "S[0]") (joined
          (portref O (instanceref Mxor_S_0__Result1))
          (portref (member S 1))
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref O (instanceref Mxor_S_1__Result1))
          (portref (member S 0))
          )
         )
       )
     )
   )
   (cell (rename two_bit_adder_HDI_1 "two_bit_adder_NO2_generate_two_bit_adders_3__two_bit_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port RBA_REGLIST_13_IBUF (direction INPUT))
        (port RBA_REGLIST_12_IBUF (direction INPUT))
        (port RBA_REGLIST_15_IBUF (direction INPUT))
        (port RBA_REGLIST_14_IBUF (direction INPUT))
        (port C (direction OUTPUT))
        (port (array (rename S "S[1:0]") 2) (direction OUTPUT))
       )
       (contents
         (instance C1 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h8000"))
         )
         (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7EE8"))
         )
         (instance (rename Mxor_S_0__Result1 "Mxor_S<0>_Result1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h6996"))
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net RBA_REGLIST_12_IBUF (joined
          (portref I1 (instanceref C1))
          (portref I2 (instanceref Mxor_S_1__Result1))
          (portref I2 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_12_IBUF)
          )
         )
         (net RBA_REGLIST_13_IBUF (joined
          (portref I0 (instanceref C1))
          (portref I3 (instanceref Mxor_S_1__Result1))
          (portref I3 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_13_IBUF)
          )
         )
         (net RBA_REGLIST_14_IBUF (joined
          (portref I3 (instanceref C1))
          (portref I0 (instanceref Mxor_S_1__Result1))
          (portref I0 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_14_IBUF)
          )
         )
         (net RBA_REGLIST_15_IBUF (joined
          (portref I2 (instanceref C1))
          (portref I1 (instanceref Mxor_S_1__Result1))
          (portref I1 (instanceref Mxor_S_0__Result1))
          (portref RBA_REGLIST_15_IBUF)
          )
         )
         (net (rename S_0_ "S[0]") (joined
          (portref O (instanceref Mxor_S_0__Result1))
          (portref (member S 1))
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref O (instanceref Mxor_S_1__Result1))
          (portref (member S 0))
          )
         )
       )
     )
   )
   (cell (rename two_bit_adder_HDI_2 "two_bit_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port RBA_REGLIST_2_IBUF (direction INPUT))
        (port RBA_REGLIST_3_IBUF (direction INPUT))
        (port RBA_REGLIST_0_IBUF (direction INPUT))
        (port RBA_REGLIST_1_IBUF (direction INPUT))
        (port (rename S_1_ "S[1]") (direction OUTPUT))
       )
       (contents
         (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7EE8"))
         )
         (net RBA_REGLIST_0_IBUF (joined
          (portref I2 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_0_IBUF)
          )
         )
         (net RBA_REGLIST_1_IBUF (joined
          (portref I3 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_1_IBUF)
          )
         )
         (net RBA_REGLIST_2_IBUF (joined
          (portref I0 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_2_IBUF)
          )
         )
         (net RBA_REGLIST_3_IBUF (joined
          (portref I1 (instanceref Mxor_S_1__Result1))
          (portref RBA_REGLIST_3_IBUF)
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref O (instanceref Mxor_S_1__Result1))
          (portref S_1_)
          )
         )
       )
     )
   )
   (cell (rename full_adder "full_adder_full_adder_1") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port N14 (direction INPUT))
        (port N15 (direction INPUT))
        (port B (direction INPUT))
        (port S (direction OUTPUT))
        (port (rename three_bit_adder_vector_9_ "three_bit_adder_vector[9]") (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h6996"))
         )
         (net B (joined
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net N14 (joined
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref N14)
          )
         )
         (net N15 (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref N15)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
         (net (rename three_bit_adder_vector_9_ "three_bit_adder_vector[9]") (joined
          (portref I3 (instanceref Mxor_S_xo_0_1))
          (portref three_bit_adder_vector_9_)
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_3 "full_adder_NO1_full_adder_2") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port B (direction INPUT))
        (port A (direction INPUT))
        (port S (direction OUTPUT))
        (port (array (rename four_bit_adder_vector "four_bit_adder_vector[5:0]") 6) (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h963C"))
         )
         (net A (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref A)
          )
         )
         (net B (joined
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
         (net (rename four_bit_adder_vector_0_ "four_bit_adder_vector[0]") (joined
          (portref I3 (instanceref Mxor_S_xo_0_1))
          (portref (member four_bit_adder_vector 5))
          )
         )
         (net (rename four_bit_adder_vector_5_ "four_bit_adder_vector[5]") (joined
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref (member four_bit_adder_vector 0))
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_4 "full_adder_NO2_full_adder_3") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port A (direction INPUT))
        (port B (direction INPUT))
        (port S (direction OUTPUT))
        (port C (direction OUTPUT))
        (port (array (rename four_bit_adder_vector "four_bit_adder_vector[5:0]") 6) (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h96"))
         )
         (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hEA80"))
         )
         (instance C1 (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE8"))
         )
         (net A (joined
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref I0 (instanceref C1))
          (portref A)
          )
         )
         (net B (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref I1 (instanceref C1))
          (portref B)
          )
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net N13 (joined
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref I2 (instanceref C1))
          (portref O (instanceref Mxor_S_xo_0_21))
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
         (net (rename four_bit_adder_vector_0_ "four_bit_adder_vector[0]") (joined
          (portref I2 (instanceref Mxor_S_xo_0_21))
          (portref (member four_bit_adder_vector 5))
          )
         )
         (net (rename four_bit_adder_vector_1_ "four_bit_adder_vector[1]") (joined
          (portref I0 (instanceref Mxor_S_xo_0_21))
          (portref (member four_bit_adder_vector 4))
          )
         )
         (net (rename four_bit_adder_vector_4_ "four_bit_adder_vector[4]") (joined
          (portref I1 (instanceref Mxor_S_xo_0_21))
          (portref (member four_bit_adder_vector 1))
          )
         )
         (net (rename four_bit_adder_vector_5_ "four_bit_adder_vector[5]") (joined
          (portref I3 (instanceref Mxor_S_xo_0_21))
          (portref (member four_bit_adder_vector 0))
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_5 "full_adder_NO3_full_adder_4") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port A (direction INPUT))
        (port B (direction INPUT))
        (port Cin (direction INPUT))
        (port C (direction OUTPUT))
        (port S (direction OUTPUT))
       )
       (contents
         (instance C1 (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE8"))
         )
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h96"))
         )
         (net A (joined
          (portref I0 (instanceref C1))
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref A)
          )
         )
         (net B (joined
          (portref I1 (instanceref C1))
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net Cin (joined
          (portref I2 (instanceref C1))
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref Cin)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
       )
     )
   )
   (cell four_bit_adder (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port N14 (direction INPUT))
        (port N15 (direction INPUT))
        (port C (direction OUTPUT))
        (port (array (rename three_bit_adder_vector "three_bit_adder_vector[9:3]") 7) (direction INPUT))
        (port (array (rename S "S[3:0]") 4) (direction OUTPUT))
        (port (array (rename B "B[3:0]") 4) (direction INPUT))
        (port (array (rename A "A[3:0]") 4) (direction INPUT))
       )
       (contents
         (instance full_adder_1 (viewref view_1 (cellref full_adder (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 6))
           (property NLW_MACRO_ALIAS (string "full_adder_full_adder_1"))
         )
         (instance full_adder_2 (viewref view_1 (cellref full_adder_HDI_3 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 1))
           (property NLW_MACRO_TAG (integer 7))
           (property NLW_MACRO_ALIAS (string "full_adder_NO1_full_adder_2"))
         )
         (instance full_adder_3 (viewref view_1 (cellref full_adder_HDI_4 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 2))
           (property NLW_MACRO_TAG (integer 8))
           (property NLW_MACRO_ALIAS (string "full_adder_NO2_full_adder_3"))
         )
         (instance full_adder_4 (viewref view_1 (cellref full_adder_HDI_5 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 3))
           (property NLW_MACRO_TAG (integer 9))
           (property NLW_MACRO_ALIAS (string "full_adder_NO3_full_adder_4"))
         )
         (net (rename A_0_ "A[0]") (joined
          (portref (member four_bit_adder_vector 5) (instanceref full_adder_2))
          (portref (member four_bit_adder_vector 5) (instanceref full_adder_3))
          (portref (member A 3))
          )
         )
         (net (rename A_1_ "A[1]") (joined
          (portref A (instanceref full_adder_2))
          (portref (member four_bit_adder_vector 4) (instanceref full_adder_3))
          (portref (member A 2))
          )
         )
         (net (rename A_2_ "A[2]") (joined
          (portref A (instanceref full_adder_3))
          (portref (member A 1))
          )
         )
         (net (rename A_3_ "A[3]") (joined
          (portref A (instanceref full_adder_4))
          (portref (member A 0))
          )
         )
         (net (rename B_0_ "B[0]") (joined
          (portref B (instanceref full_adder_2))
          (portref (member four_bit_adder_vector 1) (instanceref full_adder_3))
          (portref (member B 3))
          )
         )
         (net (rename B_1_ "B[1]") (joined
          (portref (member four_bit_adder_vector 0) (instanceref full_adder_2))
          (portref (member four_bit_adder_vector 0) (instanceref full_adder_3))
          (portref (member B 2))
          )
         )
         (net (rename B_2_ "B[2]") (joined
          (portref B (instanceref full_adder_3))
          (portref (member B 1))
          )
         )
         (net (rename B_3_ "B[3]") (joined
          (portref B (instanceref full_adder_4))
          (portref (member B 0))
          )
         )
         (net C (joined
          (portref C (instanceref full_adder_4))
          (portref C)
          )
         )
         (net N14 (joined
          (portref N14 (instanceref full_adder_1))
          (portref N14)
          )
         )
         (net N15 (joined
          (portref N15 (instanceref full_adder_1))
          (portref N15)
          )
         )
         (net (rename S_0_ "S[0]") (joined
          (portref S (instanceref full_adder_1))
          (portref (member S 3))
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref S (instanceref full_adder_2))
          (portref (member S 2))
          )
         )
         (net (rename S_2_ "S[2]") (joined
          (portref S (instanceref full_adder_3))
          (portref (member S 1))
          )
         )
         (net (rename S_3_ "S[3]") (joined
          (portref S (instanceref full_adder_4))
          (portref (member S 0))
          )
         )
         (net (rename cout_buffer_2_ "cout_buffer[2]") (joined
          (portref Cin (instanceref full_adder_4))
          (portref C (instanceref full_adder_3))
          )
         )
         (net (rename three_bit_adder_vector_3_ "three_bit_adder_vector[3]") (joined
          (portref B (instanceref full_adder_1))
          (portref (member three_bit_adder_vector 6))
          )
         )
         (net (rename three_bit_adder_vector_9_ "three_bit_adder_vector[9]") (joined
          (portref three_bit_adder_vector_9_ (instanceref full_adder_1))
          (portref (member three_bit_adder_vector 0))
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_6 "full_adder_NO4_full_adder_1") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port N14 (direction OUTPUT))
        (port B (direction INPUT))
        (port S (direction OUTPUT))
        (port RBA_REGLIST_2_IBUF (direction INPUT))
        (port RBA_REGLIST_3_IBUF (direction INPUT))
        (port RBA_REGLIST_0_IBUF (direction INPUT))
        (port RBA_REGLIST_1_IBUF (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h6"))
         )
         (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h6996"))
         )
         (net B (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net N14 (joined
          (portref O (instanceref Mxor_S_xo_0_21))
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref N14)
          )
         )
         (net RBA_REGLIST_0_IBUF (joined
          (portref I2 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_0_IBUF)
          )
         )
         (net RBA_REGLIST_1_IBUF (joined
          (portref I3 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_1_IBUF)
          )
         )
         (net RBA_REGLIST_2_IBUF (joined
          (portref I0 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_2_IBUF)
          )
         )
         (net RBA_REGLIST_3_IBUF (joined
          (portref I1 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_3_IBUF)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_7 "full_adder_NO5_full_adder_2") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port B (direction INPUT))
        (port A (direction INPUT))
        (port N14 (direction INPUT))
        (port S (direction OUTPUT))
        (port C (direction OUTPUT))
        (port (rename three_bit_adder_vector_4_ "three_bit_adder_vector[4]") (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h963C"))
         )
         (instance C1 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hEA80"))
         )
         (net A (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref I0 (instanceref C1))
          (portref A)
          )
         )
         (net B (joined
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref I2 (instanceref C1))
          (portref B)
          )
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net N14 (joined
          (portref I3 (instanceref Mxor_S_xo_0_1))
          (portref I1 (instanceref C1))
          (portref N14)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
         (net (rename three_bit_adder_vector_4_ "three_bit_adder_vector[4]") (joined
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref I3 (instanceref C1))
          (portref three_bit_adder_vector_4_)
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_8 "full_adder_NO6_full_adder_3") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port Cin (direction INPUT))
        (port B (direction INPUT))
        (port C (direction OUTPUT))
        (port RBA_REGLIST_1_IBUF (direction INPUT))
        (port RBA_REGLIST_0_IBUF (direction INPUT))
        (port RBA_REGLIST_3_IBUF (direction INPUT))
        (port RBA_REGLIST_2_IBUF (direction INPUT))
        (port S (direction OUTPUT))
       )
       (contents
         (instance C1 (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h8E"))
         )
         (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7FFF"))
         )
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h69"))
         )
         (net B (joined
          (portref I1 (instanceref C1))
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net Cin (joined
          (portref I0 (instanceref C1))
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref Cin)
          )
         )
         (net N20 (joined
          (portref I2 (instanceref C1))
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref O (instanceref Mxor_S_xo_0_21))
          )
         )
         (net RBA_REGLIST_0_IBUF (joined
          (portref I1 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_0_IBUF)
          )
         )
         (net RBA_REGLIST_1_IBUF (joined
          (portref I0 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_1_IBUF)
          )
         )
         (net RBA_REGLIST_2_IBUF (joined
          (portref I3 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_2_IBUF)
          )
         )
         (net RBA_REGLIST_3_IBUF (joined
          (portref I2 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_3_IBUF)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
       )
     )
   )
   (cell (rename three_bit_adder "three_bit_adder_generate_three_bit_adders_0__three_bit_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port N14 (direction OUTPUT))
        (port RBA_REGLIST_2_IBUF (direction INPUT))
        (port RBA_REGLIST_3_IBUF (direction INPUT))
        (port RBA_REGLIST_0_IBUF (direction INPUT))
        (port RBA_REGLIST_1_IBUF (direction INPUT))
        (port C (direction OUTPUT))
        (port (array (rename B "B[2:0]") 3) (direction INPUT))
        (port (array (rename S "S[2:0]") 3) (direction OUTPUT))
        (port (rename A_1_ "A[1]") (direction INPUT))
       )
       (contents
         (instance full_adder_1 (viewref view_1 (cellref full_adder_HDI_6 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 4))
           (property NLW_MACRO_TAG (integer 11))
           (property NLW_MACRO_ALIAS (string "full_adder_NO4_full_adder_1"))
         )
         (instance full_adder_2 (viewref view_1 (cellref full_adder_HDI_7 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 5))
           (property NLW_MACRO_TAG (integer 12))
           (property NLW_MACRO_ALIAS (string "full_adder_NO5_full_adder_2"))
         )
         (instance full_adder_3 (viewref view_1 (cellref full_adder_HDI_8 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 6))
           (property NLW_MACRO_TAG (integer 13))
           (property NLW_MACRO_ALIAS (string "full_adder_NO6_full_adder_3"))
         )
         (net (rename A_1_ "A[1]") (joined
          (portref A (instanceref full_adder_2))
          (portref A_1_)
          )
         )
         (net (rename B_0_ "B[0]") (joined
          (portref B (instanceref full_adder_1))
          (portref B (instanceref full_adder_2))
          (portref (member B 2))
          )
         )
         (net (rename B_1_ "B[1]") (joined
          (portref three_bit_adder_vector_4_ (instanceref full_adder_2))
          (portref (member B 1))
          )
         )
         (net (rename B_2_ "B[2]") (joined
          (portref B (instanceref full_adder_3))
          (portref (member B 0))
          )
         )
         (net C (joined
          (portref C (instanceref full_adder_3))
          (portref C)
          )
         )
         (net N14 (joined
          (portref N14 (instanceref full_adder_1))
          (portref N14 (instanceref full_adder_2))
          (portref N14)
          )
         )
         (net RBA_REGLIST_0_IBUF (joined
          (portref RBA_REGLIST_0_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_0_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_0_IBUF)
          )
         )
         (net RBA_REGLIST_1_IBUF (joined
          (portref RBA_REGLIST_1_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_1_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_1_IBUF)
          )
         )
         (net RBA_REGLIST_2_IBUF (joined
          (portref RBA_REGLIST_2_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_2_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_2_IBUF)
          )
         )
         (net RBA_REGLIST_3_IBUF (joined
          (portref RBA_REGLIST_3_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_3_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_3_IBUF)
          )
         )
         (net (rename S_0_ "S[0]") (joined
          (portref S (instanceref full_adder_1))
          (portref (member S 2))
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref S (instanceref full_adder_2))
          (portref (member S 1))
          )
         )
         (net (rename S_2_ "S[2]") (joined
          (portref S (instanceref full_adder_3))
          (portref (member S 0))
          )
         )
         (net (rename cout_buffer_1_ "cout_buffer[1]") (joined
          (portref Cin (instanceref full_adder_3))
          (portref C (instanceref full_adder_2))
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_9 "full_adder_NO7_full_adder_1") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port N15 (direction OUTPUT))
        (port B (direction INPUT))
        (port S (direction OUTPUT))
        (port RBA_REGLIST_8_IBUF (direction INPUT))
        (port RBA_REGLIST_9_IBUF (direction INPUT))
        (port RBA_REGLIST_10_IBUF (direction INPUT))
        (port RBA_REGLIST_11_IBUF (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h6"))
         )
         (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h6996"))
         )
         (net B (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net N15 (joined
          (portref O (instanceref Mxor_S_xo_0_21))
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref N15)
          )
         )
         (net RBA_REGLIST_10_IBUF (joined
          (portref I2 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_10_IBUF)
          )
         )
         (net RBA_REGLIST_11_IBUF (joined
          (portref I3 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_11_IBUF)
          )
         )
         (net RBA_REGLIST_8_IBUF (joined
          (portref I0 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_8_IBUF)
          )
         )
         (net RBA_REGLIST_9_IBUF (joined
          (portref I1 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_9_IBUF)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_10 "full_adder_NO8_full_adder_2") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port B (direction INPUT))
        (port A (direction INPUT))
        (port N15 (direction INPUT))
        (port S (direction OUTPUT))
        (port C (direction OUTPUT))
        (port (rename three_bit_adder_vector_10_ "three_bit_adder_vector[10]") (direction INPUT))
       )
       (contents
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h963C"))
         )
         (instance C1 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hEA80"))
         )
         (net A (joined
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref I3 (instanceref C1))
          (portref A)
          )
         )
         (net B (joined
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref I2 (instanceref C1))
          (portref B)
          )
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net N15 (joined
          (portref I3 (instanceref Mxor_S_xo_0_1))
          (portref I1 (instanceref C1))
          (portref N15)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
         (net (rename three_bit_adder_vector_10_ "three_bit_adder_vector[10]") (joined
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref I0 (instanceref C1))
          (portref three_bit_adder_vector_10_)
          )
         )
       )
     )
   )
   (cell (rename full_adder_HDI_11 "full_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port Cin (direction INPUT))
        (port B (direction INPUT))
        (port C (direction OUTPUT))
        (port RBA_REGLIST_11_IBUF (direction INPUT))
        (port RBA_REGLIST_10_IBUF (direction INPUT))
        (port RBA_REGLIST_9_IBUF (direction INPUT))
        (port RBA_REGLIST_8_IBUF (direction INPUT))
        (port S (direction OUTPUT))
       )
       (contents
         (instance C1 (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h8E"))
         )
         (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7FFF"))
         )
         (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h69"))
         )
         (net B (joined
          (portref I1 (instanceref C1))
          (portref I0 (instanceref Mxor_S_xo_0_1))
          (portref B)
          )
         )
         (net C (joined
          (portref O (instanceref C1))
          (portref C)
          )
         )
         (net Cin (joined
          (portref I0 (instanceref C1))
          (portref I1 (instanceref Mxor_S_xo_0_1))
          (portref Cin)
          )
         )
         (net N19 (joined
          (portref I2 (instanceref C1))
          (portref I2 (instanceref Mxor_S_xo_0_1))
          (portref O (instanceref Mxor_S_xo_0_21))
          )
         )
         (net RBA_REGLIST_10_IBUF (joined
          (portref I1 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_10_IBUF)
          )
         )
         (net RBA_REGLIST_11_IBUF (joined
          (portref I0 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_11_IBUF)
          )
         )
         (net RBA_REGLIST_8_IBUF (joined
          (portref I3 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_8_IBUF)
          )
         )
         (net RBA_REGLIST_9_IBUF (joined
          (portref I2 (instanceref Mxor_S_xo_0_21))
          (portref RBA_REGLIST_9_IBUF)
          )
         )
         (net S (joined
          (portref O (instanceref Mxor_S_xo_0_1))
          (portref S)
          )
         )
       )
     )
   )
   (cell (rename three_bit_adder_HDI_12 "three_bit_adder") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port N15 (direction OUTPUT))
        (port RBA_REGLIST_8_IBUF (direction INPUT))
        (port RBA_REGLIST_9_IBUF (direction INPUT))
        (port RBA_REGLIST_10_IBUF (direction INPUT))
        (port RBA_REGLIST_11_IBUF (direction INPUT))
        (port C (direction OUTPUT))
        (port (array (rename B "B[2:0]") 3) (direction INPUT))
        (port (array (rename S "S[2:0]") 3) (direction OUTPUT))
        (port (rename A_1_ "A[1]") (direction INPUT))
       )
       (contents
         (instance full_adder_1 (viewref view_1 (cellref full_adder_HDI_9 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 7))
           (property NLW_MACRO_TAG (integer 15))
           (property NLW_MACRO_ALIAS (string "full_adder_NO7_full_adder_1"))
         )
         (instance full_adder_2 (viewref view_1 (cellref full_adder_HDI_10 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 8))
           (property NLW_MACRO_TAG (integer 16))
           (property NLW_MACRO_ALIAS (string "full_adder_NO8_full_adder_2"))
         )
         (instance full_adder_3 (viewref view_1 (cellref full_adder_HDI_11 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 9))
           (property NLW_MACRO_TAG (integer 17))
           (property NLW_MACRO_ALIAS (string "full_adder_NO9_full_adder_3"))
         )
         (net (rename A_1_ "A[1]") (joined
          (portref A (instanceref full_adder_2))
          (portref A_1_)
          )
         )
         (net (rename B_0_ "B[0]") (joined
          (portref B (instanceref full_adder_1))
          (portref B (instanceref full_adder_2))
          (portref (member B 2))
          )
         )
         (net (rename B_1_ "B[1]") (joined
          (portref three_bit_adder_vector_10_ (instanceref full_adder_2))
          (portref (member B 1))
          )
         )
         (net (rename B_2_ "B[2]") (joined
          (portref B (instanceref full_adder_3))
          (portref (member B 0))
          )
         )
         (net C (joined
          (portref C (instanceref full_adder_3))
          (portref C)
          )
         )
         (net N15 (joined
          (portref N15 (instanceref full_adder_1))
          (portref N15 (instanceref full_adder_2))
          (portref N15)
          )
         )
         (net RBA_REGLIST_10_IBUF (joined
          (portref RBA_REGLIST_10_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_10_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_10_IBUF)
          )
         )
         (net RBA_REGLIST_11_IBUF (joined
          (portref RBA_REGLIST_11_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_11_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_11_IBUF)
          )
         )
         (net RBA_REGLIST_8_IBUF (joined
          (portref RBA_REGLIST_8_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_8_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_8_IBUF)
          )
         )
         (net RBA_REGLIST_9_IBUF (joined
          (portref RBA_REGLIST_9_IBUF (instanceref full_adder_1))
          (portref RBA_REGLIST_9_IBUF (instanceref full_adder_3))
          (portref RBA_REGLIST_9_IBUF)
          )
         )
         (net (rename S_0_ "S[0]") (joined
          (portref S (instanceref full_adder_1))
          (portref (member S 2))
          )
         )
         (net (rename S_1_ "S[1]") (joined
          (portref S (instanceref full_adder_2))
          (portref (member S 1))
          )
         )
         (net (rename S_2_ "S[2]") (joined
          (portref S (instanceref full_adder_3))
          (portref (member S 0))
          )
         )
         (net (rename cout_buffer_1_ "cout_buffer[1]") (joined
          (portref Cin (instanceref full_adder_3))
          (portref C (instanceref full_adder_2))
          )
         )
       )
     )
   )
   (cell ArmRegisterBitAdder (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port (array (rename RBA_NR_OF_REGS "RBA_NR_OF_REGS[4:0]") 5) (direction OUTPUT))
        (port (array (rename RBA_REGLIST "RBA_REGLIST[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance RBA_REGLIST_15_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_14_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_13_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_12_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_11_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_10_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_9_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_8_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_7_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_6_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_5_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_4_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_3_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_2_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_1_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_REGLIST_0_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_NR_OF_REGS_4_OBUF (viewref netlist (cellref OBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_NR_OF_REGS_3_OBUF (viewref netlist (cellref OBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_NR_OF_REGS_2_OBUF (viewref netlist (cellref OBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_NR_OF_REGS_1_OBUF (viewref netlist (cellref OBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance RBA_NR_OF_REGS_0_OBUF (viewref netlist (cellref OBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename generate_two_bit_adders_2__two_bit_adder "generate_two_bit_adders[2].two_bit_adder") (viewref view_1 (cellref two_bit_adder (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 1))
           (property NLW_MACRO_ALIAS (string "two_bit_adder_generate_two_bit_adders[2].two_bit_adder"))
         )
         (instance (rename generate_two_bit_adders_1__two_bit_adder "generate_two_bit_adders[1].two_bit_adder") (viewref view_1 (cellref two_bit_adder_HDI_0 (libraryref ArmRegisterBitAdder_lib)))
           (property BUS_INFO (string "2:OUTPUT:S<1:0>"))
           (property NLW_UNIQUE_ID (integer 1))
           (property NLW_MACRO_TAG (integer 2))
           (property NLW_MACRO_ALIAS (string "two_bit_adder_NO1_generate_two_bit_adders[1].two_bit_adder"))
         )
         (instance (rename generate_two_bit_adders_3__two_bit_adder "generate_two_bit_adders[3].two_bit_adder") (viewref view_1 (cellref two_bit_adder_HDI_1 (libraryref ArmRegisterBitAdder_lib)))
           (property BUS_INFO (string "2:OUTPUT:S<1:0>"))
           (property NLW_UNIQUE_ID (integer 2))
           (property NLW_MACRO_TAG (integer 3))
           (property NLW_MACRO_ALIAS (string "two_bit_adder_NO2_generate_two_bit_adders[3].two_bit_adder"))
         )
         (instance (rename generate_two_bit_adders_0__two_bit_adder "generate_two_bit_adders[0].two_bit_adder") (viewref view_1 (cellref two_bit_adder_HDI_2 (libraryref ArmRegisterBitAdder_lib)))
           (property NLW_UNIQUE_ID (integer 3))
           (property NLW_MACRO_TAG (integer 4))
           (property NLW_MACRO_ALIAS (string "two_bit_adder_NO3_generate_two_bit_adders[0].two_bit_adder"))
         )
         (instance four_bit_adder (viewref view_1 (cellref four_bit_adder (libraryref ArmRegisterBitAdder_lib)))
           (property BUS_INFO (string "4:INPUT:A<3:0>"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 5))
           (property NLW_MACRO_ALIAS (string "four_bit_adder_four_bit_adder"))
         )
         (instance (rename generate_three_bit_adders_0__three_bit_adder "generate_three_bit_adders[0].three_bit_adder") (viewref view_1 (cellref three_bit_adder (libraryref ArmRegisterBitAdder_lib)))
           (property BUS_INFO (string "3:OUTPUT:S<2:0>"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 10))
           (property NLW_MACRO_ALIAS (string "three_bit_adder_generate_three_bit_adders[0].three_bit_adder"))
         )
         (instance (rename generate_three_bit_adders_1__three_bit_adder "generate_three_bit_adders[1].three_bit_adder") (viewref view_1 (cellref three_bit_adder_HDI_12 (libraryref ArmRegisterBitAdder_lib)))
           (property BUS_INFO (string "3:OUTPUT:S<2:0>"))
           (property NLW_UNIQUE_ID (integer 1))
           (property NLW_MACRO_TAG (integer 14))
           (property NLW_MACRO_ALIAS (string "three_bit_adder_NO1_generate_three_bit_adders[1].three_bit_adder"))
         )
         (net N14 (joined
          (portref N14 (instanceref four_bit_adder))
          (portref N14 (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net N15 (joined
          (portref N15 (instanceref four_bit_adder))
          (portref N15 (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename RBA_NR_OF_REGS_0_ "RBA_NR_OF_REGS[0]") (joined
          (portref O (instanceref RBA_NR_OF_REGS_0_OBUF))
          (portref (member RBA_NR_OF_REGS 4))
          )
         )
         (net (rename RBA_NR_OF_REGS_1_ "RBA_NR_OF_REGS[1]") (joined
          (portref O (instanceref RBA_NR_OF_REGS_1_OBUF))
          (portref (member RBA_NR_OF_REGS 3))
          )
         )
         (net (rename RBA_NR_OF_REGS_2_ "RBA_NR_OF_REGS[2]") (joined
          (portref O (instanceref RBA_NR_OF_REGS_2_OBUF))
          (portref (member RBA_NR_OF_REGS 2))
          )
         )
         (net (rename RBA_NR_OF_REGS_3_ "RBA_NR_OF_REGS[3]") (joined
          (portref O (instanceref RBA_NR_OF_REGS_3_OBUF))
          (portref (member RBA_NR_OF_REGS 1))
          )
         )
         (net (rename RBA_NR_OF_REGS_4_ "RBA_NR_OF_REGS[4]") (joined
          (portref O (instanceref RBA_NR_OF_REGS_4_OBUF))
          (portref (member RBA_NR_OF_REGS 0))
          )
         )
         (net RBA_NR_OF_REGS_0_OBUF (joined
          (portref I (instanceref RBA_NR_OF_REGS_0_OBUF))
          (portref (member S 3) (instanceref four_bit_adder))
          )
         )
         (net RBA_NR_OF_REGS_1_OBUF (joined
          (portref I (instanceref RBA_NR_OF_REGS_1_OBUF))
          (portref (member S 2) (instanceref four_bit_adder))
          )
         )
         (net RBA_NR_OF_REGS_2_OBUF (joined
          (portref I (instanceref RBA_NR_OF_REGS_2_OBUF))
          (portref (member S 1) (instanceref four_bit_adder))
          )
         )
         (net RBA_NR_OF_REGS_3_OBUF (joined
          (portref I (instanceref RBA_NR_OF_REGS_3_OBUF))
          (portref (member S 0) (instanceref four_bit_adder))
          )
         )
         (net RBA_NR_OF_REGS_4_OBUF (joined
          (portref I (instanceref RBA_NR_OF_REGS_4_OBUF))
          (portref C (instanceref four_bit_adder))
          )
         )
         (net (rename RBA_REGLIST_0_ "RBA_REGLIST[0]") (joined
          (portref I (instanceref RBA_REGLIST_0_IBUF))
          (portref (member RBA_REGLIST 15))
          )
         )
         (net (rename RBA_REGLIST_10_ "RBA_REGLIST[10]") (joined
          (portref I (instanceref RBA_REGLIST_10_IBUF))
          (portref (member RBA_REGLIST 5))
          )
         )
         (net (rename RBA_REGLIST_11_ "RBA_REGLIST[11]") (joined
          (portref I (instanceref RBA_REGLIST_11_IBUF))
          (portref (member RBA_REGLIST 4))
          )
         )
         (net (rename RBA_REGLIST_12_ "RBA_REGLIST[12]") (joined
          (portref I (instanceref RBA_REGLIST_12_IBUF))
          (portref (member RBA_REGLIST 3))
          )
         )
         (net (rename RBA_REGLIST_13_ "RBA_REGLIST[13]") (joined
          (portref I (instanceref RBA_REGLIST_13_IBUF))
          (portref (member RBA_REGLIST 2))
          )
         )
         (net (rename RBA_REGLIST_14_ "RBA_REGLIST[14]") (joined
          (portref I (instanceref RBA_REGLIST_14_IBUF))
          (portref (member RBA_REGLIST 1))
          )
         )
         (net (rename RBA_REGLIST_15_ "RBA_REGLIST[15]") (joined
          (portref I (instanceref RBA_REGLIST_15_IBUF))
          (portref (member RBA_REGLIST 0))
          )
         )
         (net (rename RBA_REGLIST_1_ "RBA_REGLIST[1]") (joined
          (portref I (instanceref RBA_REGLIST_1_IBUF))
          (portref (member RBA_REGLIST 14))
          )
         )
         (net (rename RBA_REGLIST_2_ "RBA_REGLIST[2]") (joined
          (portref I (instanceref RBA_REGLIST_2_IBUF))
          (portref (member RBA_REGLIST 13))
          )
         )
         (net (rename RBA_REGLIST_3_ "RBA_REGLIST[3]") (joined
          (portref I (instanceref RBA_REGLIST_3_IBUF))
          (portref (member RBA_REGLIST 12))
          )
         )
         (net (rename RBA_REGLIST_4_ "RBA_REGLIST[4]") (joined
          (portref I (instanceref RBA_REGLIST_4_IBUF))
          (portref (member RBA_REGLIST 11))
          )
         )
         (net (rename RBA_REGLIST_5_ "RBA_REGLIST[5]") (joined
          (portref I (instanceref RBA_REGLIST_5_IBUF))
          (portref (member RBA_REGLIST 10))
          )
         )
         (net (rename RBA_REGLIST_6_ "RBA_REGLIST[6]") (joined
          (portref I (instanceref RBA_REGLIST_6_IBUF))
          (portref (member RBA_REGLIST 9))
          )
         )
         (net (rename RBA_REGLIST_7_ "RBA_REGLIST[7]") (joined
          (portref I (instanceref RBA_REGLIST_7_IBUF))
          (portref (member RBA_REGLIST 8))
          )
         )
         (net (rename RBA_REGLIST_8_ "RBA_REGLIST[8]") (joined
          (portref I (instanceref RBA_REGLIST_8_IBUF))
          (portref (member RBA_REGLIST 7))
          )
         )
         (net (rename RBA_REGLIST_9_ "RBA_REGLIST[9]") (joined
          (portref I (instanceref RBA_REGLIST_9_IBUF))
          (portref (member RBA_REGLIST 6))
          )
         )
         (net RBA_REGLIST_0_IBUF (joined
          (portref O (instanceref RBA_REGLIST_0_IBUF))
          (portref RBA_REGLIST_0_IBUF (instanceref generate_two_bit_adders_0__two_bit_adder))
          (portref RBA_REGLIST_0_IBUF (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net RBA_REGLIST_10_IBUF (joined
          (portref O (instanceref RBA_REGLIST_10_IBUF))
          (portref RBA_REGLIST_10_IBUF (instanceref generate_two_bit_adders_2__two_bit_adder))
          (portref RBA_REGLIST_10_IBUF (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net RBA_REGLIST_11_IBUF (joined
          (portref O (instanceref RBA_REGLIST_11_IBUF))
          (portref RBA_REGLIST_11_IBUF (instanceref generate_two_bit_adders_2__two_bit_adder))
          (portref RBA_REGLIST_11_IBUF (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net RBA_REGLIST_12_IBUF (joined
          (portref O (instanceref RBA_REGLIST_12_IBUF))
          (portref RBA_REGLIST_12_IBUF (instanceref generate_two_bit_adders_3__two_bit_adder))
          )
         )
         (net RBA_REGLIST_13_IBUF (joined
          (portref O (instanceref RBA_REGLIST_13_IBUF))
          (portref RBA_REGLIST_13_IBUF (instanceref generate_two_bit_adders_3__two_bit_adder))
          )
         )
         (net RBA_REGLIST_14_IBUF (joined
          (portref O (instanceref RBA_REGLIST_14_IBUF))
          (portref RBA_REGLIST_14_IBUF (instanceref generate_two_bit_adders_3__two_bit_adder))
          )
         )
         (net RBA_REGLIST_15_IBUF (joined
          (portref O (instanceref RBA_REGLIST_15_IBUF))
          (portref RBA_REGLIST_15_IBUF (instanceref generate_two_bit_adders_3__two_bit_adder))
          )
         )
         (net RBA_REGLIST_1_IBUF (joined
          (portref O (instanceref RBA_REGLIST_1_IBUF))
          (portref RBA_REGLIST_1_IBUF (instanceref generate_two_bit_adders_0__two_bit_adder))
          (portref RBA_REGLIST_1_IBUF (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net RBA_REGLIST_2_IBUF (joined
          (portref O (instanceref RBA_REGLIST_2_IBUF))
          (portref RBA_REGLIST_2_IBUF (instanceref generate_two_bit_adders_0__two_bit_adder))
          (portref RBA_REGLIST_2_IBUF (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net RBA_REGLIST_3_IBUF (joined
          (portref O (instanceref RBA_REGLIST_3_IBUF))
          (portref RBA_REGLIST_3_IBUF (instanceref generate_two_bit_adders_0__two_bit_adder))
          (portref RBA_REGLIST_3_IBUF (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net RBA_REGLIST_4_IBUF (joined
          (portref O (instanceref RBA_REGLIST_4_IBUF))
          (portref RBA_REGLIST_4_IBUF (instanceref generate_two_bit_adders_1__two_bit_adder))
          )
         )
         (net RBA_REGLIST_5_IBUF (joined
          (portref O (instanceref RBA_REGLIST_5_IBUF))
          (portref RBA_REGLIST_5_IBUF (instanceref generate_two_bit_adders_1__two_bit_adder))
          )
         )
         (net RBA_REGLIST_6_IBUF (joined
          (portref O (instanceref RBA_REGLIST_6_IBUF))
          (portref RBA_REGLIST_6_IBUF (instanceref generate_two_bit_adders_1__two_bit_adder))
          )
         )
         (net RBA_REGLIST_7_IBUF (joined
          (portref O (instanceref RBA_REGLIST_7_IBUF))
          (portref RBA_REGLIST_7_IBUF (instanceref generate_two_bit_adders_1__two_bit_adder))
          )
         )
         (net RBA_REGLIST_8_IBUF (joined
          (portref O (instanceref RBA_REGLIST_8_IBUF))
          (portref RBA_REGLIST_8_IBUF (instanceref generate_two_bit_adders_2__two_bit_adder))
          (portref RBA_REGLIST_8_IBUF (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net RBA_REGLIST_9_IBUF (joined
          (portref O (instanceref RBA_REGLIST_9_IBUF))
          (portref RBA_REGLIST_9_IBUF (instanceref generate_two_bit_adders_2__two_bit_adder))
          (portref RBA_REGLIST_9_IBUF (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_0_ "four_bit_adder_vector[0]") (joined
          (portref (member A 3) (instanceref four_bit_adder))
          (portref (member S 2) (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_1_ "four_bit_adder_vector[1]") (joined
          (portref (member A 2) (instanceref four_bit_adder))
          (portref (member S 1) (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_2_ "four_bit_adder_vector[2]") (joined
          (portref (member A 1) (instanceref four_bit_adder))
          (portref (member S 0) (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_3_ "four_bit_adder_vector[3]") (joined
          (portref (member A 0) (instanceref four_bit_adder))
          (portref C (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_4_ "four_bit_adder_vector[4]") (joined
          (portref (member B 3) (instanceref four_bit_adder))
          (portref (member S 2) (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_5_ "four_bit_adder_vector[5]") (joined
          (portref (member B 2) (instanceref four_bit_adder))
          (portref (member S 1) (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_6_ "four_bit_adder_vector[6]") (joined
          (portref (member B 1) (instanceref four_bit_adder))
          (portref (member S 0) (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename four_bit_adder_vector_7_ "four_bit_adder_vector[7]") (joined
          (portref (member B 0) (instanceref four_bit_adder))
          (portref C (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_10_ "three_bit_adder_vector[10]") (joined
          (portref (member S 0) (instanceref generate_two_bit_adders_3__two_bit_adder))
          (portref (member B 1) (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_11_ "three_bit_adder_vector[11]") (joined
          (portref C (instanceref generate_two_bit_adders_3__two_bit_adder))
          (portref (member B 0) (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_1_ "three_bit_adder_vector[1]") (joined
          (portref S_1_ (instanceref generate_two_bit_adders_0__two_bit_adder))
          (portref A_1_ (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_3_ "three_bit_adder_vector[3]") (joined
          (portref (member S 1) (instanceref generate_two_bit_adders_1__two_bit_adder))
          (portref (member three_bit_adder_vector 6) (instanceref four_bit_adder))
          (portref (member B 2) (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_4_ "three_bit_adder_vector[4]") (joined
          (portref (member S 0) (instanceref generate_two_bit_adders_1__two_bit_adder))
          (portref (member B 1) (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_5_ "three_bit_adder_vector[5]") (joined
          (portref C (instanceref generate_two_bit_adders_1__two_bit_adder))
          (portref (member B 0) (instanceref generate_three_bit_adders_0__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_7_ "three_bit_adder_vector[7]") (joined
          (portref S_1_ (instanceref generate_two_bit_adders_2__two_bit_adder))
          (portref A_1_ (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
         (net (rename three_bit_adder_vector_9_ "three_bit_adder_vector[9]") (joined
          (portref (member S 1) (instanceref generate_two_bit_adders_3__two_bit_adder))
          (portref (member three_bit_adder_vector 0) (instanceref four_bit_adder))
          (portref (member B 2) (instanceref generate_three_bit_adders_1__three_bit_adder))
          )
         )
       )

           (property TYPE (string "ArmRegisterBitAdder"))
           (property BUS_INFO (string "16:INPUT:RBA_REGLIST<15:0>"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 0))
           (property NLW_MACRO_ALIAS (string "ArmRegisterBitAdder_ArmRegisterBitAdder"))
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design ArmRegisterBitAdder
    (cellref ArmRegisterBitAdder (libraryref ArmRegisterBitAdder_lib))
    (property PART (string "xc3s500efg320-4"))
  )
)
