



<!DOCTYPE html>
<html>
<head>
 <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" >
 <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" >
 
 <meta name="ROBOTS" content="NOARCHIVE">
 
 <link rel="icon" type="image/vnd.microsoft.icon" href="https://ssl.gstatic.com/codesite/ph/images/phosting.ico">
 
 
 <script type="text/javascript">
 
 (function(){(function(){function c(a){this.t={};this.tick=function(a,b,c){b=void 0!=c?c:(new Date).getTime();this.t[a]=b;if(void 0==c)try{window.console.timeStamp("CSI/"+a)}catch(d){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var b=a?new c(a.responseStart):new c;window.jstiming={Timer:c,load:b};a&&(b=a.navigationStart,a=a.responseStart,0<b&&a>=b&&(window.jstiming.srt=a-b));try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT)),null==a&&
window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT),a&&(window.jstiming.pt=a)}catch(d){}})();})();

 
 
 
 
 var codesite_token = "ABZ6GAe030xONpanmpo-EiT4BoiFTApSFQ:1410017792538";
 
 
 var CS_env = {"projectName": "batdroid", "assetVersionPath": "https://ssl.gstatic.com/codesite/ph/17097911804237236952", "projectHomeUrl": "/p/batdroid", "token": "ABZ6GAe030xONpanmpo-EiT4BoiFTApSFQ:1410017792538", "relativeBaseUrl": "", "loggedInUserEmail": "mimey64@gmail.com", "profileUrl": "/u/117305324982445528587/", "domainName": null, "assetHostPath": "https://ssl.gstatic.com/codesite/ph"};
 var _gaq = _gaq || [];
 _gaq.push(
 ['siteTracker._setAccount', 'UA-18071-1'],
 ['siteTracker._trackPageview']);
 
 _gaq.push(
 ['projectTracker._setAccount', 'UA-52138422-1'],
 ['projectTracker._trackPageview']);
 
 (function() {
 var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
 ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
 (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(ga);
 })();
 
 </script>
 
 
 <title>BigMem_readme.txt - 
 batdroid -
 
 
 Ultrasound recording system with smartphone based user interface - Google Project Hosting
 </title>
 <link type="text/css" rel="stylesheet" href="https://ssl.gstatic.com/codesite/ph/17097911804237236952/css/core.css">
 
 <link type="text/css" rel="stylesheet" href="https://ssl.gstatic.com/codesite/ph/17097911804237236952/css/ph_detail.css" >
 
 
 <link type="text/css" rel="stylesheet" href="https://ssl.gstatic.com/codesite/ph/17097911804237236952/css/d_sb.css" >
 
 
 
<!--[if IE]>
 <link type="text/css" rel="stylesheet" href="https://ssl.gstatic.com/codesite/ph/17097911804237236952/css/d_ie.css" >
<![endif]-->
 <style type="text/css">
 .menuIcon.off { background: no-repeat url(https://ssl.gstatic.com/codesite/ph/images/dropdown_sprite.gif) 0 -42px }
 .menuIcon.on { background: no-repeat url(https://ssl.gstatic.com/codesite/ph/images/dropdown_sprite.gif) 0 -28px }
 .menuIcon.down { background: no-repeat url(https://ssl.gstatic.com/codesite/ph/images/dropdown_sprite.gif) 0 0; }
 
 
 
  tr.inline_comment {
 background: #fff;
 vertical-align: top;
 }
 div.draft, div.published {
 padding: .3em;
 border: 1px solid #999; 
 margin-bottom: .1em;
 font-family: arial, sans-serif;
 max-width: 60em;
 }
 div.draft {
 background: #ffa;
 } 
 div.published {
 background: #e5ecf9;
 }
 div.published .body, div.draft .body {
 padding: .5em .1em .1em .1em;
 max-width: 60em;
 white-space: pre-wrap;
 white-space: -moz-pre-wrap;
 white-space: -pre-wrap;
 white-space: -o-pre-wrap;
 word-wrap: break-word;
 font-size: 1em;
 }
 div.draft .actions {
 margin-left: 1em;
 font-size: 90%;
 }
 div.draft form {
 padding: .5em .5em .5em 0;
 }
 div.draft textarea, div.published textarea {
 width: 95%;
 height: 10em;
 font-family: arial, sans-serif;
 margin-bottom: .5em;
 }

 
 .nocursor, .nocursor td, .cursor_hidden, .cursor_hidden td {
 background-color: white;
 height: 2px;
 }
 .cursor, .cursor td {
 background-color: darkblue;
 height: 2px;
 display: '';
 }
 
 
.list {
 border: 1px solid white;
 border-bottom: 0;
}

 
 </style>
</head>
<body class="t4">
<script type="text/javascript">
 window.___gcfg = {lang: 'en'};
 (function() 
 {var po = document.createElement("script");
 po.type = "text/javascript"; po.async = true;po.src = "https://apis.google.com/js/plusone.js";
 var s = document.getElementsByTagName("script")[0];
 s.parentNode.insertBefore(po, s);
 })();
</script>
<div class="headbg">

 <div id="gaia">
 

 <span>
 
 
 
 <a href="#" id="multilogin-dropdown" onclick="return false;"
 ><u><b>mimey64@gmail.com</b></u> <small>&#9660;</small></a>
 
 
 | <a href="/u/117305324982445528587/" id="projects-dropdown" onclick="return false;"
 ><u>My favorites</u> <small>&#9660;</small></a>
 | <a href="/u/117305324982445528587/" onclick="_CS_click('/gb/ph/profile');"
 title="Profile, Updates, and Settings"
 ><u>Profile</u></a>
 | <a href="https://www.google.com/accounts/Logout?continue=https%3A%2F%2Fcode.google.com%2Fp%2Fbatdroid%2Fsource%2Fbrowse%2FSourceFPGA%2Ftags%2FV2_1_0%2FBatDroidV2%2Fipcore_dir%2FBigMem_readme.txt" 
 onclick="_CS_click('/gb/ph/signout');"
 ><u>Sign out</u></a>
 
 </span>

 </div>

 <div class="gbh" style="left: 0pt;"></div>
 <div class="gbh" style="right: 0pt;"></div>
 
 
 <div style="height: 1px"></div>
<!--[if lte IE 7]>
<div style="text-align:center;">
Your version of Internet Explorer is not supported. Try a browser that
contributes to open source, such as <a href="http://www.firefox.com">Firefox</a>,
<a href="http://www.google.com/chrome">Google Chrome</a>, or
<a href="http://code.google.com/chrome/chromeframe/">Google Chrome Frame</a>.
</div>
<![endif]-->



 <table style="padding:0px; margin: 0px 0px 10px 0px; width:100%" cellpadding="0" cellspacing="0"
 itemscope itemtype="http://schema.org/CreativeWork">
 <tr style="height: 58px;">
 
 
 
 <td id="plogo">
 <link itemprop="url" href="/p/batdroid">
 <a href="/p/batdroid/">
 
 
 <img src="/p/batdroid/logo?cct=1403730465"
 alt="Logo" itemprop="image">
 
 </a>
 </td>
 
 <td style="padding-left: 0.5em">
 
 <div id="pname">
 <a href="/p/batdroid/"><span itemprop="name">batdroid</span></a>
 </div>
 
 <div id="psum">
 <a id="project_summary_link"
 href="/p/batdroid/"><span itemprop="description">Ultrasound recording system with smartphone based user interface</span></a>
 
 </div>
 
 
 </td>
 <td style="white-space:nowrap;text-align:right; vertical-align:bottom;">
 
 <form action="/hosting/search">
 <input size="30" name="q" value="" type="text">
 
 <input type="submit" name="projectsearch" value="Search projects" >
 </form>
 
 </tr>
 </table>

</div>

 
<div id="mt" class="gtb"> 
 <a href="/p/batdroid/" class="tab ">Project&nbsp;Home</a>
 
 
 
 
 
 
 <a href="/p/batdroid/w/list" class="tab ">Wiki</a>
 
 
 
 
 
 <a href="/p/batdroid/issues/list"
 class="tab ">Issues</a>
 
 
 
 
 
 <a href="/p/batdroid/source/browse/"
 class="tab active">Source</a>
 
 
 
 
 
 <a href="/p/batdroid/admin"
 class="tab inactive">Administer</a>
 
 
 
 
 <div class=gtbc></div>
</div>
<table cellspacing="0" cellpadding="0" width="100%" align="center" border="0" class="st">
 <tr>
 
 
 
 
 
 
 <td class="subt">
 <div class="st2">
 <div class="isf">
 
 


 <span class="inst1"><a href="/p/batdroid/source/checkout">Checkout</a></span> &nbsp;
 <span class="inst2"><a href="/p/batdroid/source/browse/">Browse</a></span> &nbsp;
 <span class="inst3"><a href="/p/batdroid/source/list">Changes</a></span> &nbsp;
 
 
 
 
 
 <a href="/p/batdroid/issues/entry?show=review&former=sourcelist">Request code review</a>
 
 
 
 </form>
 <script type="text/javascript">
 
 function codesearchQuery(form) {
 var query = document.getElementById('q').value;
 if (query) { form.action += '%20' + query; }
 }
 </script>
 </div>
</div>

 </td>
 
 
 
 <td align="right" valign="top" class="bevel-right"></td>
 </tr>
</table>


<script type="text/javascript">
 var cancelBubble = false;
 function _go(url) { document.location = url; }
</script>
<div id="maincol"
 
>

 




<div class="expand">
<div id="colcontrol">
<style type="text/css">
 #file_flipper { white-space: nowrap; padding-right: 2em; }
 #file_flipper.hidden { display: none; }
 #file_flipper .pagelink { color: #0000CC; text-decoration: underline; }
 #file_flipper #visiblefiles { padding-left: 0.5em; padding-right: 0.5em; }
</style>
<table id="nav_and_rev" class="list"
 cellpadding="0" cellspacing="0" width="100%">
 <tr>
 
 <td nowrap="nowrap" class="src_crumbs src_nav" width="33%">
 <strong class="src_nav">Source path:&nbsp;</strong>
 <span id="crumb_root">
 
 <a href="/p/batdroid/source/browse/">svn</a>/&nbsp;</span>
 <span id="crumb_links" class="ifClosed"><a href="/p/batdroid/source/browse/SourceFPGA/">SourceFPGA</a><span class="sp">/&nbsp;</span><a href="/p/batdroid/source/browse/SourceFPGA/tags/">tags</a><span class="sp">/&nbsp;</span><a href="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/">V2_1_0</a><span class="sp">/&nbsp;</span><a href="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/">BatDroidV2</a><span class="sp">/&nbsp;</span><a href="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/">ipcore_dir</a><span class="sp">/&nbsp;</span>BigMem_readme.txt</span>
 
 


 </td>
 
 
 <td nowrap="nowrap" width="33%" align="center">
 <a href="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/BigMem_readme.txt?edit=1"
 ><img src="https://ssl.gstatic.com/codesite/ph/images/pencil-y14.png"
 class="edit_icon">Edit file</a>
 </td>
 
 
 <td nowrap="nowrap" width="33%" align="right">
 <table cellpadding="0" cellspacing="0" style="font-size: 100%"><tr>
 
 
 <td class="flipper">
 <ul class="leftside">
 
 <li><a href="/p/batdroid/source/browse/SourceFPGA/trunk/BatDroidV2/ipcore_dir/BigMem_readme.txt?r=90" title="Previous">&lsaquo;r90</a></li>
 
 </ul>
 </td>
 
 <td class="flipper"><b>r119</b></td>
 
 </tr></table>
 </td> 
 </tr>
</table>

<div class="fc">
 
 
 
<style type="text/css">
.undermouse span {
 background-image: url(https://ssl.gstatic.com/codesite/ph/images/comments.gif); }
</style>
<table class="opened" id="review_comment_area"
onmouseout="gutterOut()"><tr>
<td id="nums">
<pre><table width="100%"><tr class="nocursor"><td></td></tr></table></pre>
<pre><table width="100%" id="nums_table_0"><tr id="gr_svn119_1"

 onmouseover="gutterOver(1)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',1);">&nbsp;</span
></td><td id="1"><a href="#1">1</a></td></tr
><tr id="gr_svn119_2"

 onmouseover="gutterOver(2)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',2);">&nbsp;</span
></td><td id="2"><a href="#2">2</a></td></tr
><tr id="gr_svn119_3"

 onmouseover="gutterOver(3)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',3);">&nbsp;</span
></td><td id="3"><a href="#3">3</a></td></tr
><tr id="gr_svn119_4"

 onmouseover="gutterOver(4)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',4);">&nbsp;</span
></td><td id="4"><a href="#4">4</a></td></tr
><tr id="gr_svn119_5"

 onmouseover="gutterOver(5)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',5);">&nbsp;</span
></td><td id="5"><a href="#5">5</a></td></tr
><tr id="gr_svn119_6"

 onmouseover="gutterOver(6)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',6);">&nbsp;</span
></td><td id="6"><a href="#6">6</a></td></tr
><tr id="gr_svn119_7"

 onmouseover="gutterOver(7)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',7);">&nbsp;</span
></td><td id="7"><a href="#7">7</a></td></tr
><tr id="gr_svn119_8"

 onmouseover="gutterOver(8)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',8);">&nbsp;</span
></td><td id="8"><a href="#8">8</a></td></tr
><tr id="gr_svn119_9"

 onmouseover="gutterOver(9)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',9);">&nbsp;</span
></td><td id="9"><a href="#9">9</a></td></tr
><tr id="gr_svn119_10"

 onmouseover="gutterOver(10)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',10);">&nbsp;</span
></td><td id="10"><a href="#10">10</a></td></tr
><tr id="gr_svn119_11"

 onmouseover="gutterOver(11)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',11);">&nbsp;</span
></td><td id="11"><a href="#11">11</a></td></tr
><tr id="gr_svn119_12"

 onmouseover="gutterOver(12)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',12);">&nbsp;</span
></td><td id="12"><a href="#12">12</a></td></tr
><tr id="gr_svn119_13"

 onmouseover="gutterOver(13)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',13);">&nbsp;</span
></td><td id="13"><a href="#13">13</a></td></tr
><tr id="gr_svn119_14"

 onmouseover="gutterOver(14)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',14);">&nbsp;</span
></td><td id="14"><a href="#14">14</a></td></tr
><tr id="gr_svn119_15"

 onmouseover="gutterOver(15)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',15);">&nbsp;</span
></td><td id="15"><a href="#15">15</a></td></tr
><tr id="gr_svn119_16"

 onmouseover="gutterOver(16)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',16);">&nbsp;</span
></td><td id="16"><a href="#16">16</a></td></tr
><tr id="gr_svn119_17"

 onmouseover="gutterOver(17)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',17);">&nbsp;</span
></td><td id="17"><a href="#17">17</a></td></tr
><tr id="gr_svn119_18"

 onmouseover="gutterOver(18)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',18);">&nbsp;</span
></td><td id="18"><a href="#18">18</a></td></tr
><tr id="gr_svn119_19"

 onmouseover="gutterOver(19)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',19);">&nbsp;</span
></td><td id="19"><a href="#19">19</a></td></tr
><tr id="gr_svn119_20"

 onmouseover="gutterOver(20)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',20);">&nbsp;</span
></td><td id="20"><a href="#20">20</a></td></tr
><tr id="gr_svn119_21"

 onmouseover="gutterOver(21)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',21);">&nbsp;</span
></td><td id="21"><a href="#21">21</a></td></tr
><tr id="gr_svn119_22"

 onmouseover="gutterOver(22)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',22);">&nbsp;</span
></td><td id="22"><a href="#22">22</a></td></tr
><tr id="gr_svn119_23"

 onmouseover="gutterOver(23)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',23);">&nbsp;</span
></td><td id="23"><a href="#23">23</a></td></tr
><tr id="gr_svn119_24"

 onmouseover="gutterOver(24)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',24);">&nbsp;</span
></td><td id="24"><a href="#24">24</a></td></tr
><tr id="gr_svn119_25"

 onmouseover="gutterOver(25)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',25);">&nbsp;</span
></td><td id="25"><a href="#25">25</a></td></tr
><tr id="gr_svn119_26"

 onmouseover="gutterOver(26)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',26);">&nbsp;</span
></td><td id="26"><a href="#26">26</a></td></tr
><tr id="gr_svn119_27"

 onmouseover="gutterOver(27)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',27);">&nbsp;</span
></td><td id="27"><a href="#27">27</a></td></tr
><tr id="gr_svn119_28"

 onmouseover="gutterOver(28)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',28);">&nbsp;</span
></td><td id="28"><a href="#28">28</a></td></tr
><tr id="gr_svn119_29"

 onmouseover="gutterOver(29)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',29);">&nbsp;</span
></td><td id="29"><a href="#29">29</a></td></tr
><tr id="gr_svn119_30"

 onmouseover="gutterOver(30)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',30);">&nbsp;</span
></td><td id="30"><a href="#30">30</a></td></tr
><tr id="gr_svn119_31"

 onmouseover="gutterOver(31)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',31);">&nbsp;</span
></td><td id="31"><a href="#31">31</a></td></tr
><tr id="gr_svn119_32"

 onmouseover="gutterOver(32)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',32);">&nbsp;</span
></td><td id="32"><a href="#32">32</a></td></tr
><tr id="gr_svn119_33"

 onmouseover="gutterOver(33)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',33);">&nbsp;</span
></td><td id="33"><a href="#33">33</a></td></tr
><tr id="gr_svn119_34"

 onmouseover="gutterOver(34)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',34);">&nbsp;</span
></td><td id="34"><a href="#34">34</a></td></tr
><tr id="gr_svn119_35"

 onmouseover="gutterOver(35)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',35);">&nbsp;</span
></td><td id="35"><a href="#35">35</a></td></tr
><tr id="gr_svn119_36"

 onmouseover="gutterOver(36)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',36);">&nbsp;</span
></td><td id="36"><a href="#36">36</a></td></tr
><tr id="gr_svn119_37"

 onmouseover="gutterOver(37)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',37);">&nbsp;</span
></td><td id="37"><a href="#37">37</a></td></tr
><tr id="gr_svn119_38"

 onmouseover="gutterOver(38)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',38);">&nbsp;</span
></td><td id="38"><a href="#38">38</a></td></tr
><tr id="gr_svn119_39"

 onmouseover="gutterOver(39)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',39);">&nbsp;</span
></td><td id="39"><a href="#39">39</a></td></tr
><tr id="gr_svn119_40"

 onmouseover="gutterOver(40)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',40);">&nbsp;</span
></td><td id="40"><a href="#40">40</a></td></tr
><tr id="gr_svn119_41"

 onmouseover="gutterOver(41)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',41);">&nbsp;</span
></td><td id="41"><a href="#41">41</a></td></tr
><tr id="gr_svn119_42"

 onmouseover="gutterOver(42)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',42);">&nbsp;</span
></td><td id="42"><a href="#42">42</a></td></tr
><tr id="gr_svn119_43"

 onmouseover="gutterOver(43)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',43);">&nbsp;</span
></td><td id="43"><a href="#43">43</a></td></tr
><tr id="gr_svn119_44"

 onmouseover="gutterOver(44)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',44);">&nbsp;</span
></td><td id="44"><a href="#44">44</a></td></tr
><tr id="gr_svn119_45"

 onmouseover="gutterOver(45)"

><td><span title="Add comment" onclick="codereviews.startEdit('svn119',45);">&nbsp;</span
></td><td id="45"><a href="#45">45</a></td></tr
></table></pre>
<pre><table width="100%"><tr class="nocursor"><td></td></tr></table></pre>
</td>
<td id="lines">
<pre><table width="100%"><tr class="cursor_stop cursor_hidden"><td></td></tr></table></pre>
<pre ><table id="src_table_0"><tr
id=sl_svn119_1

 onmouseover="gutterOver(1)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_2

 onmouseover="gutterOver(2)"

><td class="source">The design files are located at<br></td></tr
><tr
id=sl_svn119_3

 onmouseover="gutterOver(3)"

><td class="source">E:/Source/BatDroidV2/SourceFPGA/BatDroidV2/ipcore_dir:<br></td></tr
><tr
id=sl_svn119_4

 onmouseover="gutterOver(4)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_5

 onmouseover="gutterOver(5)"

><td class="source">   - BigMem.vho:<br></td></tr
><tr
id=sl_svn119_6

 onmouseover="gutterOver(6)"

><td class="source">        vho template file containing code that can be used as a model<br></td></tr
><tr
id=sl_svn119_7

 onmouseover="gutterOver(7)"

><td class="source">        for instantiating a CORE Generator module in a HDL design.<br></td></tr
><tr
id=sl_svn119_8

 onmouseover="gutterOver(8)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_9

 onmouseover="gutterOver(9)"

><td class="source">   - BigMem.xco:<br></td></tr
><tr
id=sl_svn119_10

 onmouseover="gutterOver(10)"

><td class="source">       CORE Generator input file containing the parameters used to<br></td></tr
><tr
id=sl_svn119_11

 onmouseover="gutterOver(11)"

><td class="source">       regenerate a core.<br></td></tr
><tr
id=sl_svn119_12

 onmouseover="gutterOver(12)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_13

 onmouseover="gutterOver(13)"

><td class="source">   - BigMem_flist.txt:<br></td></tr
><tr
id=sl_svn119_14

 onmouseover="gutterOver(14)"

><td class="source">        Text file listing all of the output files produced when a customized<br></td></tr
><tr
id=sl_svn119_15

 onmouseover="gutterOver(15)"

><td class="source">        core was generated in the CORE Generator.<br></td></tr
><tr
id=sl_svn119_16

 onmouseover="gutterOver(16)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_17

 onmouseover="gutterOver(17)"

><td class="source">   - BigMem_readme.txt:<br></td></tr
><tr
id=sl_svn119_18

 onmouseover="gutterOver(18)"

><td class="source">        Text file indicating the files generated and how they are used.<br></td></tr
><tr
id=sl_svn119_19

 onmouseover="gutterOver(19)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_20

 onmouseover="gutterOver(20)"

><td class="source">   - BigMem_xmdf.tcl:<br></td></tr
><tr
id=sl_svn119_21

 onmouseover="gutterOver(21)"

><td class="source">        ISE Project Navigator interface file. ISE uses this file to determine<br></td></tr
><tr
id=sl_svn119_22

 onmouseover="gutterOver(22)"

><td class="source">        how the files output by CORE Generator for the core can be integrated<br></td></tr
><tr
id=sl_svn119_23

 onmouseover="gutterOver(23)"

><td class="source">        into your ISE project.<br></td></tr
><tr
id=sl_svn119_24

 onmouseover="gutterOver(24)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_25

 onmouseover="gutterOver(25)"

><td class="source">   - BigMem.gise and BigMem.xise:<br></td></tr
><tr
id=sl_svn119_26

 onmouseover="gutterOver(26)"

><td class="source">        ISE Project Navigator support files. These are generated files and<br></td></tr
><tr
id=sl_svn119_27

 onmouseover="gutterOver(27)"

><td class="source">        should not be edited directly.<br></td></tr
><tr
id=sl_svn119_28

 onmouseover="gutterOver(28)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_29

 onmouseover="gutterOver(29)"

><td class="source">   - BigMem directory.<br></td></tr
><tr
id=sl_svn119_30

 onmouseover="gutterOver(30)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_31

 onmouseover="gutterOver(31)"

><td class="source">In the BigMem directory, three folders are created:<br></td></tr
><tr
id=sl_svn119_32

 onmouseover="gutterOver(32)"

><td class="source">   - docs:<br></td></tr
><tr
id=sl_svn119_33

 onmouseover="gutterOver(33)"

><td class="source">        This folder contains Virtex-6 FPGA Memory Interface Solutions user guide<br></td></tr
><tr
id=sl_svn119_34

 onmouseover="gutterOver(34)"

><td class="source">        and data sheet.<br></td></tr
><tr
id=sl_svn119_35

 onmouseover="gutterOver(35)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_36

 onmouseover="gutterOver(36)"

><td class="source">   - example_design:<br></td></tr
><tr
id=sl_svn119_37

 onmouseover="gutterOver(37)"

><td class="source">        This folder includes the design with synthesizable test bench.<br></td></tr
><tr
id=sl_svn119_38

 onmouseover="gutterOver(38)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_39

 onmouseover="gutterOver(39)"

><td class="source">   - user_design:<br></td></tr
><tr
id=sl_svn119_40

 onmouseover="gutterOver(40)"

><td class="source">        This folder includes the design without test bench modules.<br></td></tr
><tr
id=sl_svn119_41

 onmouseover="gutterOver(41)"

><td class="source"><br></td></tr
><tr
id=sl_svn119_42

 onmouseover="gutterOver(42)"

><td class="source">The example_design and user_design folders contain several other folders<br></td></tr
><tr
id=sl_svn119_43

 onmouseover="gutterOver(43)"

><td class="source">and files. All these output folders are discussed in more detail in<br></td></tr
><tr
id=sl_svn119_44

 onmouseover="gutterOver(44)"

><td class="source">Spartan-6 FPGA Memory Controller user guide (ug388.pdf) located in docs folder.<br></td></tr
><tr
id=sl_svn119_45

 onmouseover="gutterOver(45)"

><td class="source">    <br></td></tr
></table></pre>
<pre><table width="100%"><tr class="cursor_stop cursor_hidden"><td></td></tr></table></pre>
</td>
</tr></table>

 
<script type="text/javascript">
 var lineNumUnderMouse = -1;
 
 function gutterOver(num) {
 gutterOut();
 var newTR = document.getElementById('gr_svn119_' + num);
 if (newTR) {
 newTR.className = 'undermouse';
 }
 lineNumUnderMouse = num;
 }
 function gutterOut() {
 if (lineNumUnderMouse != -1) {
 var oldTR = document.getElementById(
 'gr_svn119_' + lineNumUnderMouse);
 if (oldTR) {
 oldTR.className = '';
 }
 lineNumUnderMouse = -1;
 }
 }
 var numsGenState = {table_base_id: 'nums_table_'};
 var srcGenState = {table_base_id: 'src_table_'};
 var alignerRunning = false;
 var startOver = false;
 function setLineNumberHeights() {
 if (alignerRunning) {
 startOver = true;
 return;
 }
 numsGenState.chunk_id = 0;
 numsGenState.table = document.getElementById('nums_table_0');
 numsGenState.row_num = 0;
 if (!numsGenState.table) {
 return; // Silently exit if no file is present.
 }
 srcGenState.chunk_id = 0;
 srcGenState.table = document.getElementById('src_table_0');
 srcGenState.row_num = 0;
 alignerRunning = true;
 continueToSetLineNumberHeights();
 }
 function rowGenerator(genState) {
 if (genState.row_num < genState.table.rows.length) {
 var currentRow = genState.table.rows[genState.row_num];
 genState.row_num++;
 return currentRow;
 }
 var newTable = document.getElementById(
 genState.table_base_id + (genState.chunk_id + 1));
 if (newTable) {
 genState.chunk_id++;
 genState.row_num = 0;
 genState.table = newTable;
 return genState.table.rows[0];
 }
 return null;
 }
 var MAX_ROWS_PER_PASS = 1000;
 function continueToSetLineNumberHeights() {
 var rowsInThisPass = 0;
 var numRow = 1;
 var srcRow = 1;
 while (numRow && srcRow && rowsInThisPass < MAX_ROWS_PER_PASS) {
 numRow = rowGenerator(numsGenState);
 srcRow = rowGenerator(srcGenState);
 rowsInThisPass++;
 if (numRow && srcRow) {
 if (numRow.offsetHeight != srcRow.offsetHeight) {
 numRow.firstChild.style.height = srcRow.offsetHeight + 'px';
 }
 }
 }
 if (rowsInThisPass >= MAX_ROWS_PER_PASS) {
 setTimeout(continueToSetLineNumberHeights, 10);
 } else {
 alignerRunning = false;
 if (startOver) {
 startOver = false;
 setTimeout(setLineNumberHeights, 500);
 }
 }
 }
 function initLineNumberHeights() {
 // Do 2 complete passes, because there can be races
 // between this code and prettify.
 startOver = true;
 setTimeout(setLineNumberHeights, 250);
 window.onresize = setLineNumberHeights;
 }
 initLineNumberHeights();
</script>

 
 
 <div id="log">
 <div style="text-align:right">
 <a class="ifCollapse" href="#" onclick="_toggleMeta(this); return false">Show details</a>
 <a class="ifExpand" href="#" onclick="_toggleMeta(this); return false">Hide details</a>
 </div>
 <div class="ifExpand">
 
 
 <div class="pmeta_bubble_bg" style="border:1px solid white">
 <div class="round4"></div>
 <div class="round2"></div>
 <div class="round1"></div>
 <div class="box-inner">
 <div id="changelog">
 <p>Change log</p>
 <div>
 <a href="/p/batdroid/source/detail?spec=svn119&amp;r=95">r95</a>
 by mimey64@gmail.com
 on Jun 29, 2014
 &nbsp; <a href="/p/batdroid/source/diff?spec=svn119&r=95&amp;format=side&amp;path=/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/BigMem_readme.txt&amp;old_path=/SourceFPGA/trunk/BatDroidV2/ipcore_dir/BigMem_readme.txt&amp;old=90">Diff</a>
 </div>
 <pre>Initial version 2.1 with license
information and under version control
Updated version to ISE 14.7</pre>
 </div>
 
 
 
 
 
 
 <script type="text/javascript">
 var detail_url = '/p/batdroid/source/detail?r=95&spec=svn119';
 var publish_url = '/p/batdroid/source/detail?r=95&spec=svn119#publish';
 // describe the paths of this revision in javascript.
 var changed_paths = [];
 var changed_urls = [];
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDoidV2');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDoidV2?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Decimator.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Decimator.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq1.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq1.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq2.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq2.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq3.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq3.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq4.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq4.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq5.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq5.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq6.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq6.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq7.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq7.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq8.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq8.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.coe.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.coe.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.fcf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.fcf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.coe.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.coe.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.fcf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.fcf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.fcf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.fcf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.fda');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.fda?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.fcf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.fcf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.fda');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.fda?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Equalizer4Bands.fda');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Equalizer4Bands.fda?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/FDFull.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/FDFull.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/HDFull.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/HDFull.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/hamminghalf.coe');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/hamminghalf.coe?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/old');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/old?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif_0');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif_0?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif_1');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif_1?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1COEFF_auto1_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1COEFF_auto1_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2COEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2COEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2filt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2filt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.asy');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.asy?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.gise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.gise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif_0');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif_0?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif_1');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif_1?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.ncf');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.ncf?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.ngc');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.ngc?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.sym');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.sym?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.vhd');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.vhd?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.vho');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.vho?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.xco');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.xco?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.xise');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.xise?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpCOEFF_auto0_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpCOEFF_auto0_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpCOEFF_auto1_0.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpCOEFF_auto1_0.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_flist.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_flist.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_readme.txt');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_readme.txt?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_xmdf.tcl');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_xmdf.tcl?r\x3d95\x26spec\x3dsvn119');
 
 
 changed_paths.push('/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpfilt_decode_rom.mif');
 changed_urls.push('/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpfilt_decode_rom.mif?r\x3d95\x26spec\x3dsvn119');
 
 
 function getCurrentPageIndex() {
 for (var i = 0; i < changed_paths.length; i++) {
 if (selected_path == changed_paths[i]) {
 return i;
 }
 }
 }
 function getNextPage() {
 var i = getCurrentPageIndex();
 if (i < changed_paths.length - 1) {
 return changed_urls[i + 1];
 }
 return null;
 }
 function getPreviousPage() {
 var i = getCurrentPageIndex();
 if (i > 0) {
 return changed_urls[i - 1];
 }
 return null;
 }
 function gotoNextPage() {
 var page = getNextPage();
 if (!page) {
 page = detail_url;
 }
 window.location = page;
 }
 function gotoPreviousPage() {
 var page = getPreviousPage();
 if (!page) {
 page = detail_url;
 }
 window.location = page;
 }
 function gotoDetailPage() {
 window.location = detail_url;
 }
 function gotoPublishPage() {
 window.location = publish_url;
 }
</script>

 
 <style type="text/css">
 #review_nav {
 border-top: 3px solid white;
 padding-top: 6px;
 margin-top: 1em;
 }
 #review_nav td {
 vertical-align: middle;
 }
 #review_nav select {
 margin: .5em 0;
 }
 </style>
 <div id="review_nav">
 <table><tr><td>Go to:&nbsp;</td><td>
 <select name="files_in_rev" onchange="window.location=this.value">
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0?r=95&amp;spec=svn119"
 
 >/SourceFPGA/tags/V2_1_0</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDoidV2?r=95&amp;spec=svn119"
 
 >/SourceFPGA/tags/V2_1_0/BatDoidV2</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2?r=95&amp;spec=svn119"
 
 >/SourceFPGA/tags/V2_1_0/BatDroidV2</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Decimator.coe?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/MyData/Decimator.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq1.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq1.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq2.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq2.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq3.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq3.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq4.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq4.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq5.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq5.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq6.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq6.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq7.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq7.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Eq8.coe?r=95&amp;spec=svn119"
 
 >...V2_1_0/BatDroidV2/MyData/Eq8.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.coe?r=95&amp;spec=svn119"
 
 >...1_0/BatDroidV2/MyData/EqF1fp.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.coe.coe?r=95&amp;spec=svn119"
 
 >...BatDroidV2/MyData/EqF1fp.coe.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF1fp.fcf?r=95&amp;spec=svn119"
 
 >...1_0/BatDroidV2/MyData/EqF1fp.fcf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.coe?r=95&amp;spec=svn119"
 
 >...1_0/BatDroidV2/MyData/EqF2fp.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.coe.coe?r=95&amp;spec=svn119"
 
 >...BatDroidV2/MyData/EqF2fp.coe.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqF2fp.fcf?r=95&amp;spec=svn119"
 
 >...1_0/BatDroidV2/MyData/EqF2fp.fcf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.coe?r=95&amp;spec=svn119"
 
 >...2_1_0/BatDroidV2/MyData/EqHp.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.fcf?r=95&amp;spec=svn119"
 
 >...2_1_0/BatDroidV2/MyData/EqHp.fcf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqHp.fda?r=95&amp;spec=svn119"
 
 >...2_1_0/BatDroidV2/MyData/EqHp.fda</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.coe?r=95&amp;spec=svn119"
 
 >...2_1_0/BatDroidV2/MyData/EqLp.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.fcf?r=95&amp;spec=svn119"
 
 >...2_1_0/BatDroidV2/MyData/EqLp.fcf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/EqLp.fda?r=95&amp;spec=svn119"
 
 >...2_1_0/BatDroidV2/MyData/EqLp.fda</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/Equalizer4Bands.fda?r=95&amp;spec=svn119"
 
 >...oidV2/MyData/Equalizer4Bands.fda</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/FDFull.coe?r=95&amp;spec=svn119"
 
 >...1_0/BatDroidV2/MyData/FDFull.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/HDFull.coe?r=95&amp;spec=svn119"
 
 >...1_0/BatDroidV2/MyData/HDFull.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/hamminghalf.coe?r=95&amp;spec=svn119"
 
 >...atDroidV2/MyData/hamminghalf.coe</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/MyData/old?r=95&amp;spec=svn119"
 
 >...ags/V2_1_0/BatDroidV2/MyData/old</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq1.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif_0?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/Eq1.mif_0</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.mif_1?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/Eq1.mif_1</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq1.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq1.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq1COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1COEFF_auto1_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq1COEFF_auto1_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq1_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq1_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq1_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq1filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq1filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq2.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq2.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq2.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq2COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq2_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq2_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq2_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq2filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq2filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq3.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq3.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq3.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq3COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq3_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq3_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq3_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq3filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq3filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq4.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq4.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq4.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq4COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq4_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq4_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq4_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq4filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq4filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq5.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq5.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq5.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq5COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq5_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq5_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq5_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq5filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq5filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq6.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq6.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq6.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq6COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq6_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq6_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq6_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq6filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq6filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq7.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq7.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq7.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq7COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq7_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq7_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq7_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq7filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq7filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.asy?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.gise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq8.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.mif?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.ncf?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.ngc?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.sym?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.vhd?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.vho?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.xco?r=95&amp;spec=svn119"
 
 >..._0/BatDroidV2/ipcore_dir/Eq8.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8.xise?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/Eq8.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >.../ipcore_dir/Eq8COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_flist.txt?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/Eq8_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_readme.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/Eq8_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...tDroidV2/ipcore_dir/Eq8_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/Eq8filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...pcore_dir/Eq8filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.asy?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.gise?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/EqF1.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.mif?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.ncf?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.ngc?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.sym?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.vhd?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.vho?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.xco?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF1.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1.xise?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/EqF1.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >...ipcore_dir/EqF1COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_flist.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/EqF1_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_readme.txt?r=95&amp;spec=svn119"
 
 >...oidV2/ipcore_dir/EqF1_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/EqF1_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF1filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...core_dir/EqF1filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.asy?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.gise?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/EqF2.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.mif?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.ncf?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.ngc?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.sym?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.vhd?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.vho?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.xco?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqF2.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2.xise?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/EqF2.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2COEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >...ipcore_dir/EqF2COEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_flist.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/EqF2_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_readme.txt?r=95&amp;spec=svn119"
 
 >...oidV2/ipcore_dir/EqF2_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/EqF2_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqF2filt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...core_dir/EqF2filt_decode_rom.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.asy?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.asy</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.gise?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/EqHp.gise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif_0?r=95&amp;spec=svn119"
 
 >...BatDroidV2/ipcore_dir/EqHp.mif_0</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.mif_1?r=95&amp;spec=svn119"
 
 >...BatDroidV2/ipcore_dir/EqHp.mif_1</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.ncf?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.ncf</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.ngc?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.ngc</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.sym?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.sym</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.vhd?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.vhd</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.vho?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.vho</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.xco?r=95&amp;spec=svn119"
 
 >...0/BatDroidV2/ipcore_dir/EqHp.xco</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp.xise?r=95&amp;spec=svn119"
 
 >.../BatDroidV2/ipcore_dir/EqHp.xise</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpCOEFF_auto0_0.mif?r=95&amp;spec=svn119"
 
 >...ipcore_dir/EqHpCOEFF_auto0_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpCOEFF_auto1_0.mif?r=95&amp;spec=svn119"
 
 >...ipcore_dir/EqHpCOEFF_auto1_0.mif</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_flist.txt?r=95&amp;spec=svn119"
 
 >...roidV2/ipcore_dir/EqHp_flist.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_readme.txt?r=95&amp;spec=svn119"
 
 >...oidV2/ipcore_dir/EqHp_readme.txt</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHp_xmdf.tcl?r=95&amp;spec=svn119"
 
 >...DroidV2/ipcore_dir/EqHp_xmdf.tcl</option>
 
 <option value="/p/batdroid/source/browse/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/EqHpfilt_decode_rom.mif?r=95&amp;spec=svn119"
 
 >...core_dir/EqHpfilt_decode_rom.mif</option>
 
 </select>
 </td></tr></table>
 
 
 <div id="review_instr" class="closed">
 <a class="ifOpened" href="/p/batdroid/source/detail?r=95&spec=svn119#publish">Publish your comments</a>
 <div class="ifClosed">Double click a line to add a comment</div>
 </div>
 
 </div>
 
 
 </div>
 <div class="round1"></div>
 <div class="round2"></div>
 <div class="round4"></div>
 </div>
 <div class="pmeta_bubble_bg" style="border:1px solid white">
 <div class="round4"></div>
 <div class="round2"></div>
 <div class="round1"></div>
 <div class="box-inner">
 <div id="older_bubble">
 <p>Older revisions</p>
 
 
 <div class="closed" style="margin-bottom:3px;" >
 <a class="ifClosed" onclick="return _toggleHidden(this)"><img src="https://ssl.gstatic.com/codesite/ph/images/plus.gif" ></a>
 <a class="ifOpened" onclick="return _toggleHidden(this)"><img src="https://ssl.gstatic.com/codesite/ph/images/minus.gif" ></a>
 <a href="/p/batdroid/source/detail?spec=svn119&r=90">r90</a>
 by mimey64@gmail.com
 on Jun 29, 2014
 &nbsp; <a href="/p/batdroid/source/diff?spec=svn119&r=90&amp;format=side&amp;path=/SourceFPGA/trunk/BatDroidV2/ipcore_dir/BigMem_readme.txt&amp;old_path=/SourceFPGA/trunk/BatDoidV2/ipcore_dir/BigMem_readme.txt&amp;old=49">Diff</a>
 <br>
 <pre class="ifOpened">- Corrected directory name
- Relative paths for COE files in .xco
of ip_core directory (use
./COE_xxx.coe names to ensure relative
paths)
...</pre>
 </div>
 
 
 
 <div class="closed" style="margin-bottom:3px;" >
 <a class="ifClosed" onclick="return _toggleHidden(this)"><img src="https://ssl.gstatic.com/codesite/ph/images/plus.gif" ></a>
 <a class="ifOpened" onclick="return _toggleHidden(this)"><img src="https://ssl.gstatic.com/codesite/ph/images/minus.gif" ></a>
 <a href="/p/batdroid/source/detail?spec=svn119&r=49">r49</a>
 by mimey64@gmail.com
 on Jun 25, 2014
 &nbsp; <a href="/p/batdroid/source/diff?spec=svn119&r=49&amp;format=side&amp;path=/SourceFPGA/trunk/BatDoidV2/ipcore_dir/BigMem_readme.txt&amp;old_path=/SourceFPGA/trunk/BatDoidV2/ipcore_dir/BigMem_readme.txt&amp;old=">Diff</a>
 <br>
 <pre class="ifOpened">[No log message]</pre>
 </div>
 
 
 <a href="/p/batdroid/source/list?path=/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/BigMem_readme.txt&start=95">All revisions of this file</a>
 </div>
 </div>
 <div class="round1"></div>
 <div class="round2"></div>
 <div class="round4"></div>
 </div>
 
 <div class="pmeta_bubble_bg" style="border:1px solid white">
 <div class="round4"></div>
 <div class="round2"></div>
 <div class="round1"></div>
 <div class="box-inner">
 <div id="fileinfo_bubble">
 <p>File info</p>
 
 <div>Size: 1604 bytes,
 45 lines</div>
 
 <div><a href="//batdroid.googlecode.com/svn/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/BigMem_readme.txt">View raw file</a></div>
 </div>
 
 <div id="props">
 <p>File properties</p>
 <dl>
 
 <dt>svn:mime-type</dt>
 <dd>text/plain</dd>
 
 </dl>
 </div>
 
 </div>
 <div class="round1"></div>
 <div class="round2"></div>
 <div class="round4"></div>
 </div>
 </div>
 </div>


</div>

</div>
</div>


<script src="https://ssl.gstatic.com/codesite/ph/17097911804237236952/js/source_file_scripts.js"></script>

 <script type="text/javascript" src="https://ssl.gstatic.com/codesite/ph/17097911804237236952/js/kibbles.js"></script>
 <script type="text/javascript">
 var lastStop = null;
 var initialized = false;
 
 function updateCursor(next, prev) {
 if (prev && prev.element) {
 prev.element.className = 'cursor_stop cursor_hidden';
 }
 if (next && next.element) {
 next.element.className = 'cursor_stop cursor';
 lastStop = next.index;
 }
 }
 
 function pubRevealed(data) {
 updateCursorForCell(data.cellId, 'cursor_stop cursor_hidden');
 if (initialized) {
 reloadCursors();
 }
 }
 
 function draftRevealed(data) {
 updateCursorForCell(data.cellId, 'cursor_stop cursor_hidden');
 if (initialized) {
 reloadCursors();
 }
 }
 
 function draftDestroyed(data) {
 updateCursorForCell(data.cellId, 'nocursor');
 if (initialized) {
 reloadCursors();
 }
 }
 function reloadCursors() {
 kibbles.skipper.reset();
 loadCursors();
 if (lastStop != null) {
 kibbles.skipper.setCurrentStop(lastStop);
 }
 }
 // possibly the simplest way to insert any newly added comments
 // is to update the class of the corresponding cursor row,
 // then refresh the entire list of rows.
 function updateCursorForCell(cellId, className) {
 var cell = document.getElementById(cellId);
 // we have to go two rows back to find the cursor location
 var row = getPreviousElement(cell.parentNode);
 row.className = className;
 }
 // returns the previous element, ignores text nodes.
 function getPreviousElement(e) {
 var element = e.previousSibling;
 if (element.nodeType == 3) {
 element = element.previousSibling;
 }
 if (element && element.tagName) {
 return element;
 }
 }
 function loadCursors() {
 // register our elements with skipper
 var elements = CR_getElements('*', 'cursor_stop');
 var len = elements.length;
 for (var i = 0; i < len; i++) {
 var element = elements[i]; 
 element.className = 'cursor_stop cursor_hidden';
 kibbles.skipper.append(element);
 }
 }
 function toggleComments() {
 CR_toggleCommentDisplay();
 reloadCursors();
 }
 function keysOnLoadHandler() {
 // setup skipper
 kibbles.skipper.addStopListener(
 kibbles.skipper.LISTENER_TYPE.PRE, updateCursor);
 // Set the 'offset' option to return the middle of the client area
 // an option can be a static value, or a callback
 kibbles.skipper.setOption('padding_top', 50);
 // Set the 'offset' option to return the middle of the client area
 // an option can be a static value, or a callback
 kibbles.skipper.setOption('padding_bottom', 100);
 // Register our keys
 kibbles.skipper.addFwdKey("n");
 kibbles.skipper.addRevKey("p");
 kibbles.keys.addKeyPressListener(
 'u', function() { window.location = detail_url; });
 kibbles.keys.addKeyPressListener(
 'r', function() { window.location = detail_url + '#publish'; });
 
 kibbles.keys.addKeyPressListener('j', gotoNextPage);
 kibbles.keys.addKeyPressListener('k', gotoPreviousPage);
 
 
 kibbles.keys.addKeyPressListener('h', toggleComments);
 
 }
 </script>
<script src="https://ssl.gstatic.com/codesite/ph/17097911804237236952/js/code_review_scripts.js"></script>
<script type="text/javascript">
 function showPublishInstructions() {
 var element = document.getElementById('review_instr');
 if (element) {
 element.className = 'opened';
 }
 }
 var codereviews;
 function revsOnLoadHandler() {
 // register our source container with the commenting code
 var paths = {'svn119': '/SourceFPGA/tags/V2_1_0/BatDroidV2/ipcore_dir/BigMem_readme.txt'}
 codereviews = CR_controller.setup(
 {"projectName": "batdroid", "assetVersionPath": "https://ssl.gstatic.com/codesite/ph/17097911804237236952", "projectHomeUrl": "/p/batdroid", "token": "ABZ6GAe030xONpanmpo-EiT4BoiFTApSFQ:1410017792538", "relativeBaseUrl": "", "loggedInUserEmail": "mimey64@gmail.com", "profileUrl": "/u/117305324982445528587/", "domainName": null, "assetHostPath": "https://ssl.gstatic.com/codesite/ph"}, '', 'svn119', paths,
 CR_BrowseIntegrationFactory);
 
 // register our source container with the commenting code
 // in this case we're registering the container and the revison
 // associated with the contianer which may be the primary revision
 // or may be a previous revision against which the primary revision
 // of the file is being compared.
 codereviews.registerSourceContainer(document.getElementById('lines'), 'svn119');
 
 codereviews.registerActivityListener(CR_ActivityType.REVEAL_DRAFT_PLATE, showPublishInstructions);
 
 codereviews.registerActivityListener(CR_ActivityType.REVEAL_PUB_PLATE, pubRevealed);
 codereviews.registerActivityListener(CR_ActivityType.REVEAL_DRAFT_PLATE, draftRevealed);
 codereviews.registerActivityListener(CR_ActivityType.DISCARD_DRAFT_COMMENT, draftDestroyed);
 
 
 
 
 
 
 
 var initialized = true;
 reloadCursors();
 }
 window.onload = function() {keysOnLoadHandler(); revsOnLoadHandler();};

</script>
<script type="text/javascript" src="https://ssl.gstatic.com/codesite/ph/17097911804237236952/js/dit_scripts.js"></script>

 
 
 
 <script type="text/javascript" src="https://ssl.gstatic.com/codesite/ph/17097911804237236952/js/ph_core.js"></script>
 
 
 
 
</div> 

<div id="footer" dir="ltr">
 <div class="text">
 <a href="/projecthosting/terms.html">Terms</a> -
 <a href="http://www.google.com/privacy.html">Privacy</a> -
 <a href="/p/support/">Project Hosting Help</a>
 </div>
</div>
 <div class="hostedBy" style="margin-top: -20px;">
 <span style="vertical-align: top;">Powered by <a href="http://code.google.com/projecthosting/">Google Project Hosting</a></span>
 </div>

 
 


 
 
 <script type="text/javascript">_CS_reportToCsi();</script>
 
 </body>
</html>

