{
 "awd_id": "0539139",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "SBIR Phase I: Innovative High Speed Electrical Chip-to-Chip Interconnects for Next Generation Systems",
 "cfda_num": "47.084",
 "org_code": "15030000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Muralidharan Nair",
 "awd_eff_date": "2006-01-01",
 "awd_exp_date": "2006-06-30",
 "tot_intn_awd_amt": 99990.0,
 "awd_amount": 99990.0,
 "awd_min_amd_letter_date": "2005-11-10",
 "awd_max_amd_letter_date": "2005-11-10",
 "awd_abstract_narration": "This SBIR Phase I project proposes chip-to-chip interconnects that can be applied in the mother boards/ backplanes of high performance networking systems and/or computing systems, where 10 Gb/s and beyond signal speed per channel (serial) is necessary. An innovative cost-effective high speed (> 20Gb/s per channel) electrical interconnect technology, which can increase the signal carrying capacity of the board-level interconnects more than 6 times than the conventional technology is proposed. This can help to route the signal longer distances (at given signal-speed) at lower cost by using standard dielectric material. The company will investigate the design, feasibility of the concept, process development, and data analysis approaches in order to create a high speed interconnect PCB board, and each can carry the signal as high as 20 Gb/s.\r\n\r\nThe proposed high speed electrical chip-to-chip interconnects will have applications in high speed PCs, high-speed servers, networking systems, gaming machines, communications systems, imaging and video systems.\r\n",
 "awd_arra_amount": 0.0,
 "dir_abbr": "TIP",
 "org_dir_long_name": "Directorate for Technology, Innovation, and Partnerships",
 "div_abbr": "TI",
 "org_div_long_name": "Translational Impacts",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Achyut",
   "pi_last_name": "Dutta",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Achyut Dutta",
   "pi_email_addr": "achyut.d@tarsora.com",
   "nsf_id": "000741067",
   "pi_start_date": "2005-11-10",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Banpil Photonics, Inc.",
  "inst_street_address": "4800 PATRICK HENRY DR # 120",
  "inst_street_address_2": "",
  "inst_city_name": "SANTA CLARA",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "4082823628",
  "inst_zip_code": "950541820",
  "inst_country_name": "United States",
  "cong_dist_code": "17",
  "st_cong_dist_code": "CA17",
  "org_lgl_bus_name": "BANPIL PHOTONICS, INC.",
  "org_prnt_uei_num": "S853E5UV83M5",
  "org_uei_num": "XN67SGSDNQJ9"
 },
 "perf_inst": {
  "perf_inst_name": "Banpil Photonics, Inc.",
  "perf_str_addr": "4800 PATRICK HENRY DR # 120",
  "perf_city_name": "SANTA CLARA",
  "perf_st_code": "CA",
  "perf_st_name": "California",
  "perf_zip_code": "950541820",
  "perf_ctry_code": "US",
  "perf_cong_dist": "17",
  "perf_st_cong_dist": "CA17",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "537100",
   "pgm_ele_name": "SBIR Phase I"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "4080",
   "pgm_ref_txt": "ADVANCED COMP RESEARCH PROGRAM"
  },
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0106",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0106",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 2006,
   "fund_oblg_amt": 99990.0
  }
 ],
 "por": null
}