
---------- Begin Simulation Statistics ----------
final_tick                               2025666463500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84835                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703608                       # Number of bytes of host memory used
host_op_rate                                    85110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27756.63                       # Real time elapsed on the host
host_tick_rate                               72979560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354745678                       # Number of instructions simulated
sim_ops                                    2362354575                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.025666                       # Number of seconds simulated
sim_ticks                                2025666463500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.831158                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              305786340                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           352161997                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         31424474                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462990967                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39460750                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40164586                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          703836                       # Number of indirect misses.
system.cpu0.branchPred.lookups              596402834                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959480                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801859                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17730889                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554996913                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59152831                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419465                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      126629335                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224679510                       # Number of instructions committed
system.cpu0.commit.committedOps            2228486655                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3720877205                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598914                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.349265                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2637626794     70.89%     70.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    646692610     17.38%     88.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    149322064      4.01%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    151110246      4.06%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     47496706      1.28%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15473879      0.42%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8774213      0.24%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5227862      0.14%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59152831      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3720877205                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162204                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150792433                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691527127                       # Number of loads committed
system.cpu0.commit.membars                    7608877                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608883      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238683197     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695328978     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264746065     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228486655                       # Class of committed instruction
system.cpu0.commit.refs                     960075071                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224679510                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228486655                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.817180                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.817180                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            734645751                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13706586                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           298813611                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2393639483                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1350650270                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1635888351                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17746866                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             20096262                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10907347                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  596402834                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                405144750                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2395959335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12596926                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2433495850                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          366                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               62881018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147528                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1322438196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         345247090                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.601957                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3749838585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.649976                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908598                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2039338406     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1263321175     33.69%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234944112      6.27%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168360361      4.49%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32889435      0.88%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6070212      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1107287      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     442      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807155      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3749838585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      292805004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18310817                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566335371                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.577595                       # Inst execution rate
system.cpu0.iew.exec_refs                  1034130119                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275366267                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              596160509                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            756629643                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810814                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8893944                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277138733                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2355065036                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            758763852                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17424109                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2335009625                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3784218                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10963698                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17746866                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18812732                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       223537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36973964                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        99444                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15934                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8741146                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     65102516                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8590789                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15934                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1998775                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16312042                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1041653366                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2311699766                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840314                       # average fanout of values written-back
system.cpu0.iew.wb_producers                875315559                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571829                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2311900875                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2849257412                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1486844254                       # number of integer regfile writes
system.cpu0.ipc                              0.550303                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.550303                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611824      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1283908172     54.58%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649962      0.79%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802422      0.16%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           766465276     32.58%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271996025     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2352433734                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               128                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4744573                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002017                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 753628     15.88%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    20      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3368123     70.99%     86.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               622798     13.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2349566426                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8459750725                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2311699715                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2481657956                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2343645145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2352433734                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419891                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      126578378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           300209                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           426                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36950162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3749838585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.627343                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853151                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2106088378     56.16%     56.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1112317086     29.66%     85.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382243301     10.19%     96.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          128644068      3.43%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16493771      0.44%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1656751      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1653503      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             415831      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325896      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3749838585                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.581905                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35659308                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8240642                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           756629643                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277138733                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4042643589                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8690121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              645336968                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421256306                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25664728                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1365907835                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25900444                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               101900                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2906383024                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2383585457                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1545543557                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1629337574                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              39114145                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17746866                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             91290663                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124287247                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2906382980                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        218679                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8822                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54623383                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6016803275                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4739242777                       # The number of ROB writes
system.cpu0.timesIdled                       42332411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2856                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.658747                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17803062                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19008435                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1790688                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32153627                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            924459                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         937611                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13152                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35387959                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47662                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1388396                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517019                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2914116                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13880102                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066168                       # Number of instructions committed
system.cpu1.commit.committedOps             133867920                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    721696550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185491                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.841183                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    665437940     92.20%     92.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27987919      3.88%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9578557      1.33%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8902987      1.23%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2082679      0.29%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       852761      0.12%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3470660      0.48%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       468931      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2914116      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    721696550                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457099                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272150                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36889976                       # Number of loads committed
system.cpu1.commit.membars                    7603274                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603274      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450622     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691552     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122328      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133867920                       # Class of committed instruction
system.cpu1.commit.refs                      48813892                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066168                       # Number of Instructions Simulated
system.cpu1.committedOps                    133867920                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.588463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.588463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            639571237                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418918                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17047267                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153460476                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23053256                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51760207                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1389665                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1177077                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8629102                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35387959                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23177242                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    697486863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               351671                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155417350                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3583914                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048685                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25124646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18727521                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.213817                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         724403467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.219795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.660249                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               627258984     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                58083114      8.02%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23434892      3.24%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10680026      1.47%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3367265      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718056      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860683      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           724403467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2466500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1496502                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31481306                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197694                       # Inst execution rate
system.cpu1.iew.exec_refs                    51981522                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12364511                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              546575248                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40073245                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802292                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1471671                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12766588                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147732002                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39617011                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1281198                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143698084                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2813360                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5687108                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1389665                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13278955                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        58793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1113506                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        40494                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1525                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4985                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3183269                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       842672                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1525                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       508275                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988227                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82242033                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142635239                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842805                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69314016                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196232                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142690168                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178588855                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95813618                       # number of integer regfile writes
system.cpu1.ipc                              0.178940                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178940                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603373      5.24%      5.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85041746     58.66%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43718717     30.16%     94.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8615297      5.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144979282                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4036754                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027844                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 623553     15.45%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3074200     76.16%     91.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               338997      8.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141412647                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1018689071                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142635227                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161597332                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136326268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144979282                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405734                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13864081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           290314                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           337                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5835181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    724403467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.200136                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650881                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          634227955     87.55%     87.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59025775      8.15%     95.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18163657      2.51%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6108677      0.84%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4908279      0.68%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             705106      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             875041      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             220546      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             168431      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      724403467                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.199457                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23805894                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2313374                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40073245                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12766588                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       726869967                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3324443709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              587621181                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324623                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24610565                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26060121                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6090866                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                86693                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189028451                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151314384                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101603273                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54452709                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22287776                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1389665                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             54856950                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12278650                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189028439                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22841                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               653                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52386696                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           652                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   866530300                       # The number of ROB reads
system.cpu1.rob.rob_writes                  298210598                       # The number of ROB writes
system.cpu1.timesIdled                          57634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23071042                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21625554                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47347309                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             179948                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3545751                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24666954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49199768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       743948                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       227694                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     97210534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7299521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    194410963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7527215                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19951397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5564011                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18968665                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4712978                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4712974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19951397                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2128                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     73864135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               73864135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1934616512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1934616512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24667087                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24667087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24667087                       # Request fanout histogram
system.membus.respLayer1.occupancy       126824775590                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         76532762368                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       869012600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   888618660.516872                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3316000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1862074000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2021321400500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4345063000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    349162574                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       349162574                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    349162574                       # number of overall hits
system.cpu0.icache.overall_hits::total      349162574                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     55982176                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      55982176                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     55982176                       # number of overall misses
system.cpu0.icache.overall_misses::total     55982176                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 739394707996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 739394707996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 739394707996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 739394707996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    405144750                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    405144750                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    405144750                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    405144750                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138178                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138178                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138178                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138178                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13207.680745                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13207.680745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13207.680745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13207.680745                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3180                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.561644                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52198422                       # number of writebacks
system.cpu0.icache.writebacks::total         52198422                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3783721                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3783721                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3783721                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3783721                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52198455                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52198455                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52198455                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52198455                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 651829233496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 651829233496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 651829233496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 651829233496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128839                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128839                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128839                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128839                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12487.519669                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12487.519669                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12487.519669                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12487.519669                       # average overall mshr miss latency
system.cpu0.icache.replacements              52198422                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    349162574                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      349162574                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     55982176                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     55982176                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 739394707996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 739394707996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    405144750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    405144750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138178                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138178                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13207.680745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13207.680745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3783721                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3783721                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52198455                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52198455                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 651829233496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 651829233496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12487.519669                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12487.519669                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          401359600                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52198422                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.689114                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        862487954                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       862487954                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    920198500                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       920198500                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    920198500                       # number of overall hits
system.cpu0.dcache.overall_hits::total      920198500                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56679392                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56679392                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56679392                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56679392                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2041548729382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2041548729382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2041548729382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2041548729382                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    976877892                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    976877892                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    976877892                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    976877892                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058021                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058021                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058021                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058021                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36019.241868                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36019.241868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36019.241868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36019.241868                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15018668                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2055463                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           246752                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17526                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.865436                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.280783                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41290300                       # number of writebacks
system.cpu0.dcache.writebacks::total         41290300                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16846810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16846810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16846810                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16846810                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39832582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39832582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39832582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39832582                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 855135301669                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 855135301669                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 855135301669                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 855135301669                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040775                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040775                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040775                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040775                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21468.236773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21468.236773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21468.236773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21468.236773                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41290300                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    667967118                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      667967118                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44170557                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44170557                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1317743163000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1317743163000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    712137675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    712137675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062025                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062025                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29833.066470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29833.066470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9143001                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9143001                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35027556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35027556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 637909090000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 637909090000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18211.635719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18211.635719                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252231382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252231382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12508835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12508835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 723805566382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 723805566382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264740217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264740217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047249                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047249                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57863.547355                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57863.547355                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7703809                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7703809                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4805026                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4805026                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 217226211669                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 217226211669                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45208.124091                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45208.124091                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4538                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4538                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1397                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1397                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9885000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9885000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.235383                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.235383                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7075.876879                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7075.876879                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1383                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1383                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002359                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002359                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 81642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       624000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       624000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024033                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024033                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4425.531915                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4425.531915                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       483000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       483000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024033                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024033                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3425.531915                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3425.531915                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336709                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336709                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465150                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465150                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128157643000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128157643000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801859                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801859                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385377                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385377                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87470.663755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87470.663755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465150                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465150                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126692493000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126692493000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385377                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385377                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86470.663755                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86470.663755                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994973                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          963843312                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41297504                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.339021                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994973                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999843                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999843                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2002680642                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2002680642                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            52019642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37146460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               51001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              730056                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89947159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           52019642                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37146460                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              51001                       # number of overall hits
system.l2.overall_hits::.cpu1.data             730056                       # number of overall hits
system.l2.overall_hits::total                89947159                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            178808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4140933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2903266                       # number of demand (read+write) misses
system.l2.demand_misses::total                7237694                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           178808                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4140933                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14687                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2903266                       # number of overall misses
system.l2.overall_misses::total               7237694                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15707606916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 452755678351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1460478953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 328833719940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     798757484160                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15707606916                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 452755678351                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1460478953                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 328833719940                       # number of overall miss cycles
system.l2.overall_miss_latency::total    798757484160                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52198450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41287393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3633322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             97184853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52198450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41287393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3633322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            97184853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.223587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074473                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.223587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074473                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87846.220057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109336.634607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99440.250085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113263.379911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110360.770179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87846.220057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109336.634607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99440.250085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113263.379911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110360.770179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2079328                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     53851                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.612616                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16699268                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5564011                       # number of writebacks
system.l2.writebacks::total                   5564011                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         328311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         135228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              464125                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        328311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        135228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             464125                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       178519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3812622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2768038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6773569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       178519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3812622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2768038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18123802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24897371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13902327919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 386996324173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1294928456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 287124485444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 689318065992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13902327919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 386996324173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1294928456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 287124485444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1733088217146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2422406283138                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.092343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.219066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.761848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.092343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.219066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.761848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77875.900711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101503.984442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89988.078944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103728.520145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101765.858736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77875.900711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101503.984442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89988.078944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103728.520145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95624.980738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97295.665600                       # average overall mshr miss latency
system.l2.replacements                       31777643                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9307217                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9307217                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9307217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9307217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87511399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87511399                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     87511400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87511400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18123802                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18123802                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1733088217146                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1733088217146                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95624.980738                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95624.980738                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.736842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4242.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       418500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       276000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       694500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.736842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20426.470588                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       300500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       339500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20033.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19970.588235                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3480397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           327889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3808286                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2779951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2141934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4921885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 294573398647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 230818011546                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525391410193                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6260348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2469823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8730171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.444057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.563779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105963.521892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107761.495707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106745.974397                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       149798                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        63086                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           212884                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2630153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2078848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4709001                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 254384358013                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 203014036298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 457398394311                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.420129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.841699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96718.463912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97656.989014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97132.787679                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      52019642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         51001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52070643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       178808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           193495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15707606916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1460478953                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17168085869                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52198450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52264138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.223587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87846.220057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99440.250085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88726.250647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          289                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           586                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       178519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       192909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13902327919                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1294928456                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15197256375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.219066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77875.900711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89988.078944                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78779.405704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33666063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       402167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34068230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1360982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       761332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2122314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 158182279704                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  98015708394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 256197988098                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35027045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36190544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.654347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116226.577357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128742.399366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120716.344564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       178513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        72142                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       250655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1182469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       689190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1871659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132611966160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84110449146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 216722415306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.592343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112148.365970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122042.468907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115791.613379                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          313                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           81                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               394                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          582                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2734                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     41250419                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6464942                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     47715361                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2465                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          663                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.873022                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.877828                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.874041                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19168.410316                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11108.147766                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17452.582663                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          525                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           86                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          611                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1627                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          496                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32547940                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     10203457                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     42751397                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.660041                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.748115                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.678708                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20004.880148                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20571.485887                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20137.257183                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   211430408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31778643                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.653223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.302100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.738208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.275198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.966636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.701812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.410970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.074034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.354716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1583831995                       # Number of tag accesses
system.l2.tags.data_accesses               1583831995                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11425216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     244431168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        920960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     177278656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1144463744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1578519744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11425216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       920960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12346176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    356096704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       356096704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         178519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3819237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2769979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17882246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24664371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5564011                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5564011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5640226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        120667036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           454645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87516212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    564981336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             779259455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5640226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       454645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6094871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175792368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175792368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175792368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5640226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       120667036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          454645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87516212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    564981336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            955051823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5497436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    178519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3724327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2691057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17860525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019591716250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336775                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336776                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41224718                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5178799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24664371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5564012                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24664371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5564012                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 195553                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66576                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1302860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1314805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1598968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2727384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1580556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1591899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1561792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1493797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1458752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1464485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1613687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1349766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1354776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1382125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1316463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1356703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            338093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            416800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            393724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            411497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            385692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           296905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           290703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1116524362826                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               122344090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1575314700326                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45630.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64380.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19651364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2930290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24664371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5564012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3620094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3741783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2708663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2014671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1478001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1405051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1326270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1213555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1042087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  831120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 829420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1732813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 756041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 462758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 413676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 372293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 318950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 178938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 234821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 335668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 340733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 348584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 362785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 351543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 348732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 338756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  20245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  20791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  20276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  19866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  19659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  19155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7384575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.708348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.822974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.168847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2858616     38.71%     38.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2193677     29.71%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       521337      7.06%     75.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       354176      4.80%     80.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       457757      6.20%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       278713      3.77%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       137843      1.87%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        71115      0.96%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       511341      6.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7384575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.656062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1269.044723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336775    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336776                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.323658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289621     86.00%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7149      2.12%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26622      7.90%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8356      2.48%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3021      0.90%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1147      0.34%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              514      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              209      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               86      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336775                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1566004352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12515392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351834752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1578519744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            356096768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       773.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    779.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2025666430500                       # Total gap between requests
system.mem_ctrls.avgGap                      67012.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11425216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    238356928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       920960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172227648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1143073600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351834752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5640225.676767739467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117668398.176549077034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 454645.429834851006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85022707.885690391064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 564295070.583815336227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173688392.605409801006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       178519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3819237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2769979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17882246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5564012                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6515133868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 229184546203                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    688717784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 172577481199                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1166348821272                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48631769298839                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36495.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60007.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47860.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62302.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65223.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8740414.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25467301860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13536176775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         80658844980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13794711300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159904127760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     411174624300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     431603606880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1136139393855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.871898                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1117014519025                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67641340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 841010604475                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27258613620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14488285350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         94048515540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14901779340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159904127760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     633017182770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     244788820800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1188407325180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.674730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 628983736878                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67641340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1329041386622                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19102400925.287357                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   91937436910.066589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       121000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 716880889000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   363757583000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1661908880500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23105878                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23105878                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23105878                       # number of overall hits
system.cpu1.icache.overall_hits::total       23105878                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71364                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71364                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71364                       # number of overall misses
system.cpu1.icache.overall_misses::total        71364                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2328927500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2328927500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2328927500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2328927500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23177242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23177242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23177242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23177242                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003079                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003079                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003079                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003079                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32634.486576                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32634.486576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32634.486576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32634.486576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   109.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65656                       # number of writebacks
system.cpu1.icache.writebacks::total            65656                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5676                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5676                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5676                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5676                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65688                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65688                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65688                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65688                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2137677000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2137677000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2137677000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2137677000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002834                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002834                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002834                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002834                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32542.884545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32542.884545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32542.884545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32542.884545                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65656                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23105878                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23105878                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71364                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71364                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2328927500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2328927500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23177242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23177242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32634.486576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32634.486576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5676                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5676                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65688                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65688                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2137677000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2137677000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002834                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002834                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32542.884545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32542.884545                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22776688                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65656                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           346.909468                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        322657000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46420172                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46420172                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37820622                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37820622                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37820622                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37820622                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8577173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8577173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8577173                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8577173                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 943087969832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 943087969832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 943087969832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 943087969832                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46397795                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46397795                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46397795                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46397795                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184862                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 109953.240984                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109953.240984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 109953.240984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109953.240984                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4395902                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1358017                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            57558                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9885                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.373432                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   137.381588                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3633555                       # number of writebacks
system.cpu1.dcache.writebacks::total          3633555                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6282154                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6282154                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6282154                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6282154                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295019                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295019                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295019                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295019                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 225376566304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 225376566304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 225376566304                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 225376566304                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049464                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049464                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049464                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049464                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98202.483859                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98202.483859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98202.483859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98202.483859                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3633555                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33297741                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33297741                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4978162                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4978162                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 504607794000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 504607794000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38275903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38275903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101364.277418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101364.277418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3814442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3814442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1163720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1163720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 105043071000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 105043071000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030403                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030403                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90264.901351                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90264.901351                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4522881                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4522881                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3599011                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3599011                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 438480175832                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 438480175832                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121833.519217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121833.519217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2467712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2467712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131299                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131299                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 120333495304                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 120333495304                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106367.543244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106367.543244                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7384000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7384000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.327902                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.327902                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45863.354037                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45863.354037                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2757500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2757500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 56275.510204                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56275.510204                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       926000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       926000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.268456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.268456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7716.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7716.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       807000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       807000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266219                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266219                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6781.512605                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6781.512605                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346269                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346269                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120301296500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120301296500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89359.033373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89359.033373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346269                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346269                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118955027500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118955027500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88359.033373                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88359.033373                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.956786                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43915708                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641191                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.060809                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        322668500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.956786                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104041835                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104041835                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2025666463500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88455420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14871228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87880713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26213632                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         30842081                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8744347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8744347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52264143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36191278                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    156595326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123878070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       197032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10909032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             291579460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6681399744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5284972352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8406016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465080000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12439858112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        62635171                       # Total snoops (count)
system.tol2bus.snoopTraffic                 357051328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        159833891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053276                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              151549074     94.82%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8054992      5.04%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 229197      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    628      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          159833891                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       194402839531                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61950723540                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       78377821397                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5463127798                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98731599                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2266092163000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 495994                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711456                       # Number of bytes of host memory used
host_op_rate                                   497562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5466.27                       # Real time elapsed on the host
host_tick_rate                               43983541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711234897                       # Number of instructions simulated
sim_ops                                    2719804098                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.240426                       # Number of seconds simulated
sim_ticks                                240425699500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.615604                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39614728                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42316373                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7203673                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         72204151                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             51382                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          67614                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16232                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77986260                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11214                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9630                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5431895                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38579328                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11187049                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113379276                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181828167                       # Number of instructions committed
system.cpu0.commit.committedOps             182509129                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    446510019                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408746                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.456411                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    386461650     86.55%     86.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31889192      7.14%     93.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6325792      1.42%     95.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4524438      1.01%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1515686      0.34%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1083308      0.24%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1240965      0.28%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2281939      0.51%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11187049      2.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    446510019                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89390                       # Number of function calls committed.
system.cpu0.commit.int_insts                178941838                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42108082                       # Number of loads committed
system.cpu0.commit.membars                    1024633                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025398      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133659199     73.23%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7598      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42117084     23.08%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5694009      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182509129                       # Class of committed instruction
system.cpu0.commit.refs                      47812057                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181828167                       # Number of Instructions Simulated
system.cpu0.committedOps                    182509129                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.628150                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.628150                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            262537666                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1779567                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34316014                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             323308566                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32120630                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160872197                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5434059                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5529374                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6251988                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77986260                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21893397                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    432006051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               281980                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          436                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     367979658                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14411674                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.163195                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28004121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39666110                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.770039                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         467216540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.793759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.999065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               235392280     50.38%     50.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130392987     27.91%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73721053     15.78%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22884123      4.90%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1884196      0.40%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1649832      0.35%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  841845      0.18%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68892      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  381332      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           467216540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3126                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2383                       # number of floating regfile writes
system.cpu0.idleCycles                       10655145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5920709                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                53006281                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545718                       # Inst execution rate
system.cpu0.iew.exec_refs                    74260621                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5876357                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              138251560                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68991824                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            540941                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3582359                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6112964                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295712520                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             68384264                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6081354                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            260783288                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1234054                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17217361                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5434059                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19385391                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1549600                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104595                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26883742                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       408989                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           554                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1886127                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4034582                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196474889                       # num instructions consuming a value
system.cpu0.iew.wb_count                    247616153                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.800059                       # average fanout of values written-back
system.cpu0.iew.wb_producers                157191577                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518165                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     248237363                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               334398351                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188769333                       # number of integer regfile writes
system.cpu0.ipc                              0.380496                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.380496                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027155      0.38%      0.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            189367667     70.96%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8160      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2267      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1550      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              6      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            70583030     26.45%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5872553      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            795      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           339      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             266864642                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3845                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7667                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3761                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3993                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2988392                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011198                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1717631     57.48%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1224037     40.96%     98.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                46646      1.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               19      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             268822034                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1005036699                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    247612392                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        408912464                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293923173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                266864642                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1789347                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113203393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1110150                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        413371                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55328712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    467216540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571180                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          331191366     70.89%     70.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70642275     15.12%     86.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32432143      6.94%     92.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14801796      3.17%     96.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10850906      2.32%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2708638      0.58%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2449680      0.52%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1810089      0.39%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             329647      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      467216540                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558444                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1252808                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          158890                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68991824                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6112964                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5649                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       477871685                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2979715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184510396                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137598616                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5308955                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40204916                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              39112897                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1243261                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            400629157                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             311161950                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239057073                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                156758121                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3805983                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5434059                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50393726                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101458461                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3162                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       400625995                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      29915322                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            521574                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21865622                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        521716                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   731191446                       # The number of ROB reads
system.cpu0.rob.rob_writes                  612549939                       # The number of ROB writes
system.cpu0.timesIdled                         124245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1682                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.131923                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               38143275                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39269556                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6832578                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68756290                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             27618                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          31542                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3924                       # Number of indirect misses.
system.cpu1.branchPred.lookups               74362989                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1623                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8913                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5194232                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36945013                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11051990                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113040562                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174661052                       # Number of instructions committed
system.cpu1.commit.committedOps             174940394                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    417010863                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.419510                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.486174                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    360740391     86.51%     86.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29628922      7.11%     93.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5503074      1.32%     94.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4355040      1.04%     95.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1382087      0.33%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       997807      0.24%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1153963      0.28%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2197589      0.53%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11051990      2.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    417010863                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37788                       # Number of function calls committed.
system.cpu1.commit.int_insts                172005515                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40432270                       # Number of loads committed
system.cpu1.commit.membars                     422257                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422257      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129295774     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40441183     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4780481      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174940394                       # Class of committed instruction
system.cpu1.commit.refs                      45221664                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174661052                       # Number of Instructions Simulated
system.cpu1.committedOps                    174940394                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.518445                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.518445                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            239252837                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1645544                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33582671                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314492323                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28778214                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                158308578                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5195269                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5250380                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5885723                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   74362989                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20161948                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    406657290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               247353                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     355512978                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13667230                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.169055                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23929685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          38170893                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.808215                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         437420621                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.815970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.978703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               211869022     48.44%     48.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127614549     29.17%     77.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71775116     16.41%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22088452      5.05%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1828682      0.42%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1589819      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  482276      0.11%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   46985      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  125720      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           437420621                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2453566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5679323                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51357359                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.575589                       # Inst execution rate
system.cpu1.iew.exec_refs                    71424116                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4965905                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              138571550                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67094405                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            230968                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3407182                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5095145                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          287810997                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             66458211                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5953824                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            253186917                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1242398                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15531903                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5195269                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17716773                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1516896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          104603                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26662135                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       305751                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           247                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1833694                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3845629                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192443743                       # num instructions consuming a value
system.cpu1.iew.wb_count                    240183361                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799344                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153828678                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.546027                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     240794741                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               324350342                       # number of integer regfile reads
system.cpu1.int_regfile_writes              184261247                       # number of integer regfile writes
system.cpu1.ipc                              0.397070                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.397070                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423096      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            185167202     71.45%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 324      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68588661     26.47%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4961076      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             259140741                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2918572                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011262                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1725990     59.14%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1189075     40.74%     99.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3507      0.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             261636217                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         959729206                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    240183361                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        400681844                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287058725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                259140741                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             752272                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112870603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1108531                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        181960                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     55066270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    437420621                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.592429                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172495                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          306434736     70.05%     70.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66819231     15.28%     85.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31959065      7.31%     92.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14553620      3.33%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10553624      2.41%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2530944      0.58%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2440876      0.56%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1800152      0.41%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             328373      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      437420621                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.589125                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           671973                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           66724                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67094405                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5095145                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    839                       # number of misc regfile reads
system.cpu1.numCycles                       439874187                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    40899378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              183000074                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132953670                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5324126                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36486252                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              38415922                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1260985                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            389907768                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             302985683                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234165672                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                154194214                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2550697                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5195269                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48228971                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101212002                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       389907768                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10315841                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            214432                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20619380                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        214450                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   693935968                       # The number of ROB reads
system.cpu1.rob.rob_writes                  596436179                       # The number of ROB writes
system.cpu1.timesIdled                          24799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20720213                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10557875                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            32829084                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             204383                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2116932                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23290104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45984533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1305693                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       532714                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11287403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7453502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22581693                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7986216                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23021215                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       858715                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21836104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            98237                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3933                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165656                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23021215                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69170977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69170977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1538890368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1538890368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            96457                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23289711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23289711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23289711                       # Request fanout histogram
system.membus.respLayer1.occupancy       118456570609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         53479167084                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   240425699500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   240425699500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                296                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10067104.729730                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19977922.359705                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          148    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    131870500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   238935768000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1489931500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21763977                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21763977                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21763977                       # number of overall hits
system.cpu0.icache.overall_hits::total       21763977                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       129418                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        129418                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       129418                       # number of overall misses
system.cpu0.icache.overall_misses::total       129418                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8443313495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8443313495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8443313495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8443313495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21893395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21893395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21893395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21893395                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005911                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005911                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005911                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005911                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65240.642685                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65240.642685                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65240.642685                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65240.642685                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16373                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              242                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.657025                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119425                       # number of writebacks
system.cpu0.icache.writebacks::total           119425                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9908                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9908                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9908                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9908                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119510                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119510                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7785587496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7785587496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7785587496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7785587496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005459                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005459                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005459                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005459                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65145.908259                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65145.908259                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65145.908259                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65145.908259                       # average overall mshr miss latency
system.cpu0.icache.replacements                119425                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21763977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21763977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       129418                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       129418                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8443313495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8443313495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21893395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21893395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005911                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005911                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65240.642685                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65240.642685                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9908                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9908                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7785587496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7785587496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005459                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005459                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65145.908259                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65145.908259                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.959205                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21884915                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.073020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.959205                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998725                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998725                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43906300                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43906300                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46119633                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46119633                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46119633                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46119633                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19639837                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19639837                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19639837                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19639837                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1457141910558                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1457141910558                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1457141910558                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1457141910558                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65759470                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65759470                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65759470                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65759470                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.298662                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.298662                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.298662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.298662                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74193.177395                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74193.177395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74193.177395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74193.177395                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     80208073                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        89323                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1655576                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1387                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.447231                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.400144                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5587992                       # number of writebacks
system.cpu0.dcache.writebacks::total          5587992                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13923227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13923227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13923227                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13923227                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5716610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5716610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5716610                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5716610                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 450986265950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 450986265950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 450986265950                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 450986265950                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086932                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086932                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086932                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086932                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78890.507827                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78890.507827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78890.507827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78890.507827                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5587911                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42439180                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42439180                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17965210                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17965210                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1314756696500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1314756696500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60404390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60404390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.297416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.297416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73183.486110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73183.486110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12537094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12537094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5428116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5428116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 432647497000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 432647497000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79704.909954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79704.909954                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3680453                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3680453                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1674627                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1674627                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 142385214058                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 142385214058                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5355080                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5355080                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.312717                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.312717                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85025.031878                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85025.031878                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1386133                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1386133                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       288494                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       288494                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18338768950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18338768950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63567.245593                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63567.245593                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1324                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1324                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     46863500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46863500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35395.392749                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35395.392749                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          224                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14180.803571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14180.803571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2257                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2257                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21382500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21382500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339247                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339247                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006653                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006653                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9473.859105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9473.859105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2226                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2226                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19166500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19166500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006562                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006562                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8610.287511                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8610.287511                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       190000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       190000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2467                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2467                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7163                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7163                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    182839499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    182839499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9630                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9630                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.743821                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.743821                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25525.547815                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25525.547815                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7163                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7163                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    175676499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    175676499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.743821                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.743821                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24525.547815                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24525.547815                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.943635                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52531495                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5667373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.269108                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.943635                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998239                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998239                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138563943                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138563943                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               37532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1738183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1725537                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3507532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              37532                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1738183                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6280                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1725537                       # number of overall hits
system.l2.overall_hits::total                 3507532                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3844056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3660498                       # number of demand (read+write) misses
system.l2.demand_misses::total                7604453                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81894                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3844056                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18005                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3660498                       # number of overall misses
system.l2.overall_misses::total               7604453                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7192618997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 417762063467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1646884496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 400946172077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     827547739037                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7192618997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 417762063467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1646884496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 400946172077                       # number of overall miss cycles
system.l2.overall_miss_latency::total    827547739037                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5582239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5386035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11111985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5582239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5386035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11111985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.685730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.688623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.741404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.679628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684347                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.685730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.688623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.741404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.679628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684347                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87828.400090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108677.413510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91468.175285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109533.230745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108824.098070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87828.400090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108677.413510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91468.175285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109533.230745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108824.098070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3712746                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    161797                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.946940                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15207231                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              858713                       # number of writebacks
system.l2.writebacks::total                    858713                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         370912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            474                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         337177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              709238                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        370912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           474                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        337177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             709238                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        81219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3473144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3323321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6895215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3473144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3323321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16773510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23668725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6339488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 360600776461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1447376503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 347322907153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 715710548617                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6339488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 360600776461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1447376503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 347322907153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1560875941709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2276586490326                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.680078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.622178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.721886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.617026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.680078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.622178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.721886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.617026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.130018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78054.254546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103825.460868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82560.977868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104510.791209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103798.148226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78054.254546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103825.460868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82560.977868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104510.791209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93056.011634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96185.429943                       # average overall mshr miss latency
system.l2.replacements                       30154876                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1225320                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1225320                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1225322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1225322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8734192                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8734192                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8734195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8734195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16773510                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16773510                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1560875941709                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1560875941709                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93056.011634                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93056.011634                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8649                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8471                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17120                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2828                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2740                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5568                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4048500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3231000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7279500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11477                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            22688                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.246406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.244403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.245416                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1431.577086                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1179.197080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1307.381466                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2811                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2730                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5541                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     56628980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     54869481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    111498461                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.244925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.243511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.244226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20145.492707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20098.710989                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20122.443783                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                186                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          394                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          155                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              549                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1094500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       725500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1820000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          501                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            735                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.786427                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.662393                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.746939                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2777.918782                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4680.645161                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3315.118397                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          391                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7963000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3027500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10990500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.780439                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.645299                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.737415                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20365.728900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20049.668874                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20277.675277                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            64976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            54323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                119299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         150224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          96567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              246791                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16643330813                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11949168803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28592499616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       215200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.698067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.639983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110790.092216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123739.670933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115857.140722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54452                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        28449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            82901                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        95772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        68118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11804365382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8994027883                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20798393265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.451441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.447677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 123254.869711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132035.994642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126904.590060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         37532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              43812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7192618997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1646884496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8839503493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.685730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.741404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.695138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87828.400090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91468.175285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88484.404178                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          675                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          474                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1149                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6339488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1447376503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7786865003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.680078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.721886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.687143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78054.254546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82560.977868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78854.329144                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1673207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1671214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3344421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3693832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3563931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7257763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 401118732654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 388997003274                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 790115735928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5367039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5235145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10602184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.688244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.680770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.684554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108591.493239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109148.298122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108864.912774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       316460                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       308728                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       625188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3377372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3255203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6632575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 348796411079                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 338328879270                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 687125290349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.629280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.621798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.625586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103274.501914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103934.801999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103598.570743                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2079                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2137                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1584                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          104                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1688                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     62644500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       335500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     62980000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3663                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3825                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.432432                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.641975                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.441307                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 39548.295455                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3225.961538                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 37310.426540                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1029                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1036                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          555                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          652                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10929482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1862500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12791982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.151515                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.598765                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.170458                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19692.760360                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19201.030928                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19619.604294                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999457                       # Cycle average of tags in use
system.l2.tags.total_refs                    36673370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30158095                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.216037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.451285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.175137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.159914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.056868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.890342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    36.265912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.272676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.080624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.076412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.566655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 198952823                       # Number of tag accesses
system.l2.tags.data_accesses                198952823                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5198656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     222765120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1122048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     213080832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1041765760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1483932416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5198656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1122048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6320704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54957760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54957760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3480705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3329388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16277590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23186444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       858715                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             858715                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21622713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        926544544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4666922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        886264790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4333005008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6172103977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21622713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4666922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26289635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228585214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228585214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228585214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21622713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       926544544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4666922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       886264790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4333005008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6400689191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    810514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3442177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3295449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16252802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000994569750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49809                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32443150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             766563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23186444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     858718                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23186444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   858718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48204                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1050409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1109118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1286253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1526338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1490989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2505944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2978603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2370569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1309980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1000069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1267476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1057177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1021725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1034942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1033631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1045963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45302                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1041217775587                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               115445930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1474140013087                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45095.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63845.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20726273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  731648                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23186444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               858718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1168189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1521648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1557920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1599435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1579432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1547299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1490767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1420413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1330265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1261316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1482030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2969317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1748568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 792896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 626932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 481793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 326560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 158971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  43018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  43229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  43381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2441760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    626.425188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   463.313304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.555019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       201197      8.24%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       350106     14.34%     22.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       209985      8.60%     31.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       207574      8.50%     39.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       241139      9.88%     49.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       142792      5.85%     55.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73452      3.01%     58.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59737      2.45%     60.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       955778     39.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2441760                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     463.561095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    228.797780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    642.601899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        43336     87.01%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         5943     11.93%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          407      0.82%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           58      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           18      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            6      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49808                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.836091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44098     88.53%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              769      1.54%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3110      6.24%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1152      2.31%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              404      0.81%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              173      0.35%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               78      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49809                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1477707904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6224512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51872192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1483932416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54957952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6146.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6172.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  240425656000                       # Total gap between requests
system.mem_ctrls.avgGap                       9998.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5198464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    220299328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1122048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    210908736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1040179328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51872192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21621914.840264402330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 916288601.668391942978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4666922.056724638678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 877230414.380056738853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4326406578.677750587463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215751444.657853633165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3480705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3329388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16277590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       858718                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2973232433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 215800626267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    718802952                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 208744213825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1045903137610                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6153189934265                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36603.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61999.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40999.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62697.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64254.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7165553.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6345675000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3372794865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62624675820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2011678380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18978853920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102069659460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6370071360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       201773408805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        839.233947                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15160799032                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8028280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217236620468                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11088548520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5893684335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        102232112220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2219178600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18978853920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104958292920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3937537920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       249308208435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1036.944923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8933848461                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8028280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 223463571039                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1084                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          543                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    37732739.410681                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   157602371.173864                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          543    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1813107500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            543                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   219936822000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  20488877500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20135832                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20135832                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20135832                       # number of overall hits
system.cpu1.icache.overall_hits::total       20135832                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26116                       # number of overall misses
system.cpu1.icache.overall_misses::total        26116                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1891529500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1891529500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1891529500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1891529500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20161948                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20161948                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20161948                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20161948                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001295                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72427.994333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72427.994333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72427.994333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72427.994333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24285                       # number of writebacks
system.cpu1.icache.writebacks::total            24285                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1831                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1831                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1831                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1831                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24285                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24285                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1755404500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1755404500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1755404500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1755404500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001204                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001204                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001204                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001204                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72283.487750                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72283.487750                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72283.487750                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72283.487750                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24285                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20135832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20135832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1891529500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1891529500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20161948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20161948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72427.994333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72427.994333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1831                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1831                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24285                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24285                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1755404500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1755404500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001204                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001204                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72283.487750                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72283.487750                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20554995                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24317                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           845.293211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40348181                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40348181                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44447687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44447687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44447687                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44447687                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19043284                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19043284                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19043284                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19043284                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1415319132446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1415319132446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1415319132446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1415319132446                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63490971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63490971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63490971                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63490971                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.299937                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.299937                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.299937                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299937                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74321.169208                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74321.169208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74321.169208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74321.169208                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     77522588                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        88675                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1608147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1332                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.206158                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.572823                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5385807                       # number of writebacks
system.cpu1.dcache.writebacks::total          5385807                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13527978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13527978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13527978                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13527978                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5515306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5515306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5515306                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5515306                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 433754787756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 433754787756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 433754787756                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 433754787756                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086868                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086868                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086868                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086868                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78645.643189                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78645.643189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78645.643189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78645.643189                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5385738                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     41114716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41114716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17734077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17734077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1294330014000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1294330014000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58848793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58848793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.301350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.301350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72985.473899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72985.473899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12438906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12438906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5295171                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5295171                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 420410544000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 420410544000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089979                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089979                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79395.083558                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79395.083558                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3332971                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3332971                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1309207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1309207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 120989118446                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 120989118446                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4642178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4642178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.282024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.282024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92414.047928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92414.047928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1089072                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1089072                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13344243756                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13344243756                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60618.455748                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60618.455748                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137715                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137715                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          769                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          769                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44525000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44525000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005553                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005553                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57899.869961                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57899.869961                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003546                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003546                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 49270.875764                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49270.875764                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1964                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1964                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12967500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12967500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138273                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138273                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6602.596741                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6602.596741                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1915                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1915                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11060500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11060500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013849                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013849                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5775.718016                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5775.718016                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       222500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       222500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       214500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       214500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1842                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1842                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7071                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7071                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    181769998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    181769998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8913                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8913                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.793336                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.793336                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25706.406166                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25706.406166                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7071                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7071                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    174698998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    174698998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.793336                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.793336                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24706.406166                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24706.406166                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.634749                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50257787                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5467073                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.192814                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.634749                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133020329                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133020329                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 240425699500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10866214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2084035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9891956                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29296164                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28297525                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          115330                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         119453                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408276                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143794                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10722419                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       358361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16913497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        72855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16309587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33654300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15286528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    714887232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3108480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    689390848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1422673088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        58710957                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65359232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69891313                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.142610                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.370866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60457461     86.50%     86.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8900821     12.74%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 532748      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    283      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69891313                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22444627351                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8548325235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179386756                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8250428242                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36655543                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
