(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (NP (JJ programmable) (JJ threshold) (NN logic) (NN gate) (PRN (-LRB- -LRB-) (NNP TLG) (-RRB- -RRB-)) (NN crossbar) (NN array)) (PP (VBN based) (PP (IN on) (NP (JJ modified) (NNP TLG) (NNS cells)))))) (PP (IN for) (NP (JJ high) (NN speed) (NN processing) (CC and) (NN computation))))) (. .))
(S (NP (DT The) (VBN proposed) (NNP TLG) (JJ array) (NN operation)) (VP (VBZ does) (RB not) (VP (VB depend) (PP (IN on) (NP (JJ input) (NN signal) (CC and) (NN time) (NNS pulses))) (, ,) (S (VP (VBG comparing) (PP (TO to) (NP (DT the) (VBG existing) (NNS architectures))))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ is) (VP (VBN implemented) (S (VP (VBG using) (NP (NNP TSMC) (ADJP ($ $) (CD 180nm) ($ $)) (NNP CMOS) (NN technology)))))) (. .))
