SHELL := /bin/bash
.SHELLFLAGS := -eu -o pipefail -c

RTL := rtl/mem.v rtl/afifo.v rtl/in_mux.v rtl/bclk_rx.v rtl/rate_mon.v rtl/dop_det.v \
       rtl/cic5_dsd.v rtl/fir_stage.v rtl/asrc.v rtl/i2s_tx32.v rtl/i2c_slave.v rtl/top.v

.PHONY: all verify coef units sys switch mux clip lint synth recovery jf jf_audio clean

all: verify

# Simulation / generic-elaboration checks. Gowin P&R and board timing
# sign-off remain necessary before flashing (see gowin/TIMING.md).
verify: coef lint units synth recovery sys switch mux clip

recovery:
	mkdir -p build
	iverilog -g2005 -Wall -s tb_recovery -o build/recovery.vvp tb/tb_recovery.v $(RTL)
	vvp -n build/recovery.vvp

coef:
	python3 tools/gen_coefs.py --check

lint:
	mkdir -p build
	iverilog -g2005 -Wall -s top -o build/lint.vvp $(RTL)

# Bit-exact unit benches: every FIR configuration and the CIC at all R.
units:
	python3 tb/run_units.py

# System benches: 10 PCM rates, DSD64..512, DoP64..256 with clock offsets,
# output decoded from the I2S pins, THD+N / level / frequency checked.
# ~25-40 min with Icarus; single case: python3 tb/run_sys.py pcm44
sys:
	python3 tb/run_sys.py

# Live format switching (PCM 44.1 -> 96 -> DSD64 -> 768k -> DoP64 -> 192k,
# with and without clock stops): relock on the right path, no clicks.
switch:
	python3 tb/run_sys.py --switch

# Input selector + I2C: four transports on unrelated clocks (DSD64, PCM
# 44.1, PCM 96, dead input), selection / mute / status over I2C.
mux:
	python3 tb/run_sys.py --mux

# Headroom / clip flag: +3 dBFS inter-sample peaks at fs/4 must clip
# without headroom and pass cleanly with 3.5 dB.
clip:
	python3 tb/run_sys.py --clip

# Elaboration gate (the real synthesis is Gowin IDE):
# Counts below are generic RTL cells, NOT physical DSP / BSRAM blocks.
# Wide multipliers and memories can map to multiple hardware blocks.
synth:
	mkdir -p build
	yosys -p "read_verilog $(RTL); hierarchy -check -top top; proc; opt -fast; memory -nomap; opt -fast; flatten; stat" > build/synth.log
	! grep -iE "error" build/synth.log
	grep -E -q '[$$]mul +12$$' build/synth.log
	grep -E -q '[$$]mem_v2 +14$$' build/synth.log

# ---- jitter_fifo (standalone module, not yet wired into top) ----
JF = jitter_fifo/rtl/jitter_fifo.v jitter_fifo/tb/tb_jitter_fifo.v
JF_LS64 = -Ptb_jitter_fifo.AW=8 -Ptb_jitter_fifo.NT=64 -Ptb_jitter_fifo.MPH_SH=7 \
          -Ptb_jitter_fifo.DIV=128 -Ptb_jitter_fifo.TOL=40 \
          -Ptb_jitter_fifo.COEF_FILE='"jitter_fifo/rtl/fir_ls64_m128.hex"'

# Self-checking ramp / pause bench with a bit-exact reference model,
# 4 runs: cubic (CR4) and 64-tap FIR, writer faster and slower.
jf:
	mkdir -p build
	iverilog -g2005 -Wall -o build/tb_jf_cr4_fast $(JF)
	iverilog -g2005 -Wall -Ptb_jitter_fifo.RD_PER=20.325 -o build/tb_jf_cr4_slow $(JF)
	iverilog -g2005 -Wall $(JF_LS64) -Ptb_jitter_fifo.RD_PER=20.406 -o build/tb_jf_ls64_fast $(JF)
	iverilog -g2005 -Wall $(JF_LS64) -Ptb_jitter_fifo.RD_PER=20.284 -o build/tb_jf_ls64_slow $(JF)
	for t in cr4_fast cr4_slow ls64_fast ls64_slow; do \
	    vvp -n build/tb_jf_$$t | tee build/tb_jf_$$t.log | grep -E "^(PASS|FAIL)"; \
	    grep -q "^PASS" build/tb_jf_$$t.log; done

# Sine through the buffer with +-2500 ppm: THD+N in bit-exact and
# interpolated stretches (~15 min).
jf_audio:
	python3 jitter_fifo/tb/run_jf.py

clean:
	rm -rf build

