# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab2-task2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:55 on Jan 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 22:35:55 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/DE1_SoC_task2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:55 on Jan 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/DE1_SoC_task2.sv 
# -- Compiling module DE1_SoC_task2
# -- Compiling module DE1_SoC_task2_testbench
# 
# Top level modules:
# 	DE1_SoC_task2_testbench
# End time: 22:35:55 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/hexadecimal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:55 on Jan 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/hexadecimal.sv 
# -- Compiling module hexadecimal
# -- Compiling module hexadecimal_testbench
# 
# Top level modules:
# 	hexadecimal_testbench
# End time: 22:35:55 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/clock_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:55 on Jan 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 22:35:55 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/hex_number.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:55 on Jan 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/hex_number.sv 
# -- Compiling module hex_number
# -- Compiling module hex_number_testbench
# 
# Top level modules:
# 	hex_number_testbench
# End time: 22:35:55 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab2/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/counter_31.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:55 on Jan 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/counter_31.sv 
# -- Compiling module counter_31
# -- Compiling module counter_31_testbench
# 
# Top level modules:
# 	counter_31_testbench
# End time: 22:35:55 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_task2_testbench
# vsim work.DE1_SoC_task2_testbench 
# Start time: 22:35:59 on Jan 24,2024
# Loading sv_std.std
# Loading work.DE1_SoC_task2_testbench
# Loading work.DE1_SoC_task2
# Loading work.clock_divider
# Loading work.counter_31
# Loading work.ram32x4
# ** Error: (vsim-3033) C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/ram32x4.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_task2_testbench/dut/ram_task2 File: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/ram32x4.v
#         Searched libraries:
#             C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/simulation/modelsim/rtl_work
# Loading work.hexadecimal
# Loading work.hex_number
# Error loading design
vsim work.DE1_SoC_task2_testbench
# End time: 22:36:00 on Jan 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# vsim work.DE1_SoC_task2_testbench 
# Start time: 22:36:00 on Jan 24,2024
# Loading sv_std.std
# Loading work.DE1_SoC_task2_testbench
# Loading work.DE1_SoC_task2
# Loading work.clock_divider
# Loading work.counter_31
# Loading work.ram32x4
# ** Error: (vsim-3033) C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/ram32x4.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_task2_testbench/dut/ram_task2 File: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/ram32x4.v
#         Searched libraries:
#             C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/simulation/modelsim/rtl_work
# Loading work.hexadecimal
# Loading work.hex_number
# Error loading design
# End time: 22:36:00 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.DE1_SoC_task2_testbench -Lf altera_mf_ver
# vsim work.DE1_SoC_task2_testbench -Lf altera_mf_ver 
# Start time: 22:36:18 on Jan 24,2024
# Loading sv_std.std
# Loading work.DE1_SoC_task2_testbench
# Loading work.DE1_SoC_task2
# Loading work.clock_divider
# Loading work.counter_31
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.hexadecimal
# Loading work.hex_number
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/DE1_SoC_task2.sv(40): [PCDPC] - Port size (5) does not match connection size (4) for port 'in'. The port definition is at: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/hex_number.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_task2_testbench/dut/two File: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/hex_number.sv
add wave -position end  sim:/DE1_SoC_task2_testbench/SW
add wave -position end  sim:/DE1_SoC_task2_testbench/KEY
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX0
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX1
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX2
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX3
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX4
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX5
run -all
# ** Note: $stop    : C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/DE1_SoC_task2.sv(88)
#    Time: 550 sec  Iteration: 1  Instance: /DE1_SoC_task2_testbench
# Break in Module DE1_SoC_task2_testbench at C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab2/task2/DE1_SoC_task2.sv line 88
# End time: 22:37:47 on Jan 24,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 1
