This module includes hardware design of the circuit and consists of:
- graphical design in logisim with test samples - correct outputs for every combination of inputs - to compare by test vector simulation option  
- verilog design - dvided into various submodules
