<!-- HTML header for doxygen 1.9.3-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FastLED: /home/runner/work/FastLED/FastLED/src/chipsets.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../fastled_logo.png" type="image/svg+xml" rel="shortcut icon" />
<link href="../../fastled-docs.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">DoxygenAwesomeDarkModeToggle.init()</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../fastled_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">FastLED<span id="projectnumber">&#160;3.5.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(1); });
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('db/d66/chipsets_8h.html','../../'); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">chipsets.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains the bulk of the definitions for the various LED chipsets supported. </p>

<p class="definition">Definition in file <a class="el" href="../../db/d66/chipsets_8h_source.html">chipsets.h</a>.</p>
</div><div class="textblock"><code>#include &quot;<a class="el" href="../../d2/dba/pixeltypes_8h_source.html">pixeltypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../dc/d44/five__bit__hd__gamma_8h_source.html">fl/five_bit_hd_gamma.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d8/d2d/fl_2force__inline_8h_source.html">fl/force_inline.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d8/d6c/pixel__iterator_8h_source.html">pixel_iterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../db/dd1/crgb_8h_source.html">crgb.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../db/d07/eorder_8h_source.html">eorder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../df/d2a/namespace_8h_source.html">fl/namespace.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for chipsets.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../d8/d4d/chipsets_8h__incl.svg" width="1734" height="662"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../d1/db6/chipsets_8h__dep__incl.svg" width="11882" height="384"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="../../db/d66/chipsets_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:d4/d96/class_a_p_a102_controller" id="r_d4/d96/class_a_p_a102_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d4/d96/class_a_p_a102_controller">APA102Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED, GAMMA_CORRECTION_MODE, START_FRAME, END_FRAME &gt;</a></td></tr>
<tr class="memdesc:d4/d96/class_a_p_a102_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">APA102 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#d4/d96/class_a_p_a102_controller">More...</a><br /></td></tr>
<tr class="separator:d4/d96/class_a_p_a102_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d6/dc7/class_a_p_a102_controller_h_d" id="r_d6/dc7/class_a_p_a102_controller_h_d"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d6/dc7/class_a_p_a102_controller_h_d">APA102ControllerHD&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d6/dc7/class_a_p_a102_controller_h_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">APA102 high definition controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#d6/dc7/class_a_p_a102_controller_h_d">More...</a><br /></td></tr>
<tr class="separator:d6/dc7/class_a_p_a102_controller_h_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d1/dcf/class_d_p1903_controller400_khz" id="r_d1/dcf/class_d_p1903_controller400_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d1/dcf/class_d_p1903_controller400_khz">DP1903Controller400Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d1/dcf/class_d_p1903_controller400_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight">DP1903 controller class @ 400 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#d1/dcf/class_d_p1903_controller400_khz">More...</a><br /></td></tr>
<tr class="separator:d1/dcf/class_d_p1903_controller400_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/dec/class_d_p1903_controller800_khz" id="r_dd/dec/class_d_p1903_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dd/dec/class_d_p1903_controller800_khz">DP1903Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:dd/dec/class_d_p1903_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight">DP1903 controller class @ 800 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#dd/dec/class_d_p1903_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:dd/dec/class_d_p1903_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d0/def/class_g_e8822_controller800_khz" id="r_d0/def/class_g_e8822_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d0/def/class_g_e8822_controller800_khz">GE8822Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d0/def/class_g_e8822_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dc/dc9/class_g_e8822" title="GE8822 controller class.">GE8822</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d0/def/class_g_e8822_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:d0/def/class_g_e8822_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/dfa/class_g_w6205_controller400_khz" id="r_dd/dfa/class_g_w6205_controller400_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dd/dfa/class_g_w6205_controller400_khz">GW6205Controller400Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:dd/dfa/class_g_w6205_controller400_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d9/de6/class_g_w6205" title="GW6205 controller class.">GW6205</a> controller class @ 400 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#dd/dfa/class_g_w6205_controller400_khz">More...</a><br /></td></tr>
<tr class="separator:dd/dfa/class_g_w6205_controller400_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:da/d20/class_g_w6205_controller800_khz" id="r_da/d20/class_g_w6205_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#da/d20/class_g_w6205_controller800_khz">GW6205Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:da/d20/class_g_w6205_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d3/dc0/class_u_c_s1904" title="UCS1904 controller class.">UCS1904</a> controller class @ 800 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#da/d20/class_g_w6205_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:da/d20/class_g_w6205_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d06/class_h_d107_controller" id="r_d9/d06/class_h_d107_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d9/d06/class_h_d107_controller">HD107Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d9/d06/class_h_d107_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">HD107 is just the APA102 with a default 40Mhz clock rate.  <a href="../../df/d0d/group___clocked_chipsets.html#d9/d06/class_h_d107_controller">More...</a><br /></td></tr>
<tr class="separator:d9/d06/class_h_d107_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d1e/class_h_d107_h_d_controller" id="r_df/d1e/class_h_d107_h_d_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#df/d1e/class_h_d107_h_d_controller">HD107HDController&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:df/d1e/class_h_d107_h_d_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">HD107HD is just the APA102HD with a default 40Mhz clock rate.  <a href="../../df/d0d/group___clocked_chipsets.html#df/d1e/class_h_d107_h_d_controller">More...</a><br /></td></tr>
<tr class="separator:df/d1e/class_h_d107_h_d_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/da6/class_l_p_d1886_controller1250_khz" id="r_d9/da6/class_l_p_d1886_controller1250_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d9/da6/class_l_p_d1886_controller1250_khz">LPD1886Controller1250Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d9/da6/class_l_p_d1886_controller1250_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dc/d97/class_l_p_d1886" title="LPD1886 controller class.">LPD1886</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d9/da6/class_l_p_d1886_controller1250_khz">More...</a><br /></td></tr>
<tr class="separator:d9/da6/class_l_p_d1886_controller1250_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/df7/class_l_p_d1886_controller1250_khz__8bit" id="r_db/df7/class_l_p_d1886_controller1250_khz__8bit"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#db/df7/class_l_p_d1886_controller1250_khz__8bit">LPD1886Controller1250Khz_8bit&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:db/df7/class_l_p_d1886_controller1250_khz__8bit"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dc/d97/class_l_p_d1886" title="LPD1886 controller class.">LPD1886</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#db/df7/class_l_p_d1886_controller1250_khz__8bit">More...</a><br /></td></tr>
<tr class="separator:db/df7/class_l_p_d1886_controller1250_khz__8bit"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d0/d40/class_l_p_d6803_controller" id="r_d0/d40/class_l_p_d6803_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d0/d40/class_l_p_d6803_controller">LPD6803Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d0/d40/class_l_p_d6803_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPD6803 controller class (LPD1101).  <a href="../../df/d0d/group___clocked_chipsets.html#d0/d40/class_l_p_d6803_controller">More...</a><br /></td></tr>
<tr class="separator:d0/d40/class_l_p_d6803_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d33/class_l_p_d8806_controller" id="r_dc/d33/class_l_p_d8806_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#dc/d33/class_l_p_d8806_controller">LPD8806Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:dc/d33/class_l_p_d8806_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPD8806 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#dc/d33/class_l_p_d8806_controller">More...</a><br /></td></tr>
<tr class="separator:dc/d33/class_l_p_d8806_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:da/d77/class_l_p_d8806_controller_1_1_l_p_d8806___a_d_j_u_s_t" id="r_da/d77/class_l_p_d8806_controller_1_1_l_p_d8806___a_d_j_u_s_t"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#da/d77/class_l_p_d8806_controller_1_1_l_p_d8806___a_d_j_u_s_t">LPD8806Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;::LPD8806_ADJUST</a></td></tr>
<tr class="separator:da/d77/class_l_p_d8806_controller_1_1_l_p_d8806___a_d_j_u_s_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d2/dd6/class_p9813_controller" id="r_d2/dd6/class_p9813_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d2/dd6/class_p9813_controller">P9813Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d2/dd6/class_p9813_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">P9813 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#d2/dd6/class_p9813_controller">More...</a><br /></td></tr>
<tr class="separator:d2/dd6/class_p9813_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d0c/class_p_l9823_controller" id="r_dc/d0c/class_p_l9823_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dc/d0c/class_p_l9823_controller">PL9823Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:dc/d0c/class_p_l9823_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d6/d94/class_p_l9823" title="PL9823 controller class.">PL9823</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#dc/d0c/class_p_l9823_controller">More...</a><br /></td></tr>
<tr class="separator:dc/d0c/class_p_l9823_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d5/d83/class_r_g_b_w_emulated_controller" id="r_d5/d83/class_r_g_b_w_emulated_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d28/group___chipsets.html#d5/d83/class_r_g_b_w_emulated_controller">RGBWEmulatedController&lt; CONTROLLER, RGB_ORDER &gt;</a></td></tr>
<tr class="separator:d5/d83/class_r_g_b_w_emulated_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d4b/class_r_g_b_w_emulated_controller_1_1_controller_t" id="r_d9/d4b/class_r_g_b_w_emulated_controller_1_1_controller_t"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d28/group___chipsets.html#d9/d4b/class_r_g_b_w_emulated_controller_1_1_controller_t">RGBWEmulatedController&lt; CONTROLLER, RGB_ORDER &gt;::ControllerT</a></td></tr>
<tr class="separator:d9/d4b/class_r_g_b_w_emulated_controller_1_1_controller_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d05/class_s_k6812_controller" id="r_d9/d05/class_s_k6812_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d9/d05/class_s_k6812_controller">SK6812Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d9/d05/class_s_k6812_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#db/d91/class_s_k6812" title="SK6812 controller class.">SK6812</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d9/d05/class_s_k6812_controller">More...</a><br /></td></tr>
<tr class="separator:d9/d05/class_s_k6812_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/dc8/class_s_k6822_controller" id="r_db/dc8/class_s_k6822_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#db/dc8/class_s_k6822_controller">SK6822Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:db/dc8/class_s_k6822_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d3/d5c/class_s_k6822" title="SK6822 controller class.">SK6822</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#db/dc8/class_s_k6822_controller">More...</a><br /></td></tr>
<tr class="separator:db/dc8/class_s_k6822_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d3/de0/class_s_k9822_controller" id="r_d3/de0/class_s_k9822_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d3/de0/class_s_k9822_controller">SK9822Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d3/de0/class_s_k9822_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">SK9822 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#d3/de0/class_s_k9822_controller">More...</a><br /></td></tr>
<tr class="separator:d3/de0/class_s_k9822_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:da/d45/class_s_k9822_controller_h_d" id="r_da/d45/class_s_k9822_controller_h_d"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#da/d45/class_s_k9822_controller_h_d">SK9822ControllerHD&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:da/d45/class_s_k9822_controller_h_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SK9822 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#da/d45/class_s_k9822_controller_h_d">More...</a><br /></td></tr>
<tr class="separator:da/d45/class_s_k9822_controller_h_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d77/class_s_m16703_controller" id="r_de/d77/class_s_m16703_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#de/d77/class_s_m16703_controller">SM16703Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:de/d77/class_s_m16703_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dd/d92/class_s_m16703" title="SM16703 controller class.">SM16703</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#de/d77/class_s_m16703_controller">More...</a><br /></td></tr>
<tr class="separator:de/d77/class_s_m16703_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/df9/class_s_m16716_controller" id="r_d8/df9/class_s_m16716_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d8/df9/class_s_m16716_controller">SM16716Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d8/df9/class_s_m16716_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">SM16716 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#d8/df9/class_s_m16716_controller">More...</a><br /></td></tr>
<tr class="separator:d8/df9/class_s_m16716_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d0/da8/class_t_m1803_controller400_khz" id="r_d0/da8/class_t_m1803_controller400_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d0/da8/class_t_m1803_controller400_khz">TM1803Controller400Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d0/da8/class_t_m1803_controller400_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d5/d26/class_t_m1803" title="TM1803 controller class.">TM1803</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d0/da8/class_t_m1803_controller400_khz">More...</a><br /></td></tr>
<tr class="separator:d0/da8/class_t_m1803_controller400_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d7/d07/class_t_m1809_controller800_khz" id="r_d7/d07/class_t_m1809_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d7/d07/class_t_m1809_controller800_khz">TM1809Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d7/d07/class_t_m1809_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d5/d32/class_t_m1809" title="TM1809 controller class.">TM1809</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d7/d07/class_t_m1809_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:d7/d07/class_t_m1809_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d0/ddf/class_t_m1829_controller800_khz" id="r_d0/ddf/class_t_m1829_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d0/ddf/class_t_m1829_controller800_khz">TM1829Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d0/ddf/class_t_m1829_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d6/d1c/class_t_m1829" title="TM1829 controller class.">TM1829</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d0/ddf/class_t_m1829_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:d0/ddf/class_t_m1829_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d1/d29/class_u_c_s1903_b_controller800_khz" id="r_d1/d29/class_u_c_s1903_b_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d1/d29/class_u_c_s1903_b_controller800_khz">UCS1903BController800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d1/d29/class_u_c_s1903_b_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#df/d4c/class_u_c_s1903_b" title="UCS1903B controller class.">UCS1903B</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d1/d29/class_u_c_s1903_b_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:d1/d29/class_u_c_s1903_b_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d23/class_u_c_s1903_controller400_khz" id="r_d9/d23/class_u_c_s1903_controller400_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d9/d23/class_u_c_s1903_controller400_khz">UCS1903Controller400Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d9/d23/class_u_c_s1903_controller400_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d0/db7/class_u_c_s1903" title="UCS1903 controller class.">UCS1903</a> controller class @ 400 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#d9/d23/class_u_c_s1903_controller400_khz">More...</a><br /></td></tr>
<tr class="separator:d9/d23/class_u_c_s1903_controller400_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d3/d29/class_u_c_s1904_controller800_khz" id="r_d3/d29/class_u_c_s1904_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d3/d29/class_u_c_s1904_controller800_khz">UCS1904Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d3/d29/class_u_c_s1904_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d3/dc0/class_u_c_s1904" title="UCS1904 controller class.">UCS1904</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d3/d29/class_u_c_s1904_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:d3/d29/class_u_c_s1904_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d1e/class_u_c_s1912_controller" id="r_df/d1e/class_u_c_s1912_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#df/d1e/class_u_c_s1912_controller">UCS1912Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="separator:df/d1e/class_u_c_s1912_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d6/d05/class_u_c_s2903_controller" id="r_d6/d05/class_u_c_s2903_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d6/d05/class_u_c_s2903_controller">UCS2903Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:d6/d05/class_u_c_s2903_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d7/d84/class_u_c_s2903" title="UCS2903 controller class.">UCS2903</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#d6/d05/class_u_c_s2903_controller">More...</a><br /></td></tr>
<tr class="separator:d6/d05/class_u_c_s2903_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d95/class_w_s2801_controller" id="r_d9/d95/class_w_s2801_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#d9/d95/class_w_s2801_controller">WS2801Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:d9/d95/class_w_s2801_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">WS2801 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#d9/d95/class_w_s2801_controller">More...</a><br /></td></tr>
<tr class="separator:d9/d95/class_w_s2801_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d28/class_w_s2803_controller" id="r_dc/d28/class_w_s2803_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0d/group___clocked_chipsets.html#dc/d28/class_w_s2803_controller">WS2803Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;</a></td></tr>
<tr class="memdesc:dc/d28/class_w_s2803_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight">WS2803 controller class.  <a href="../../df/d0d/group___clocked_chipsets.html#dc/d28/class_w_s2803_controller">More...</a><br /></td></tr>
<tr class="separator:dc/d28/class_w_s2803_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:da/d69/class_w_s2811_controller400_khz" id="r_da/d69/class_w_s2811_controller400_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#da/d69/class_w_s2811_controller400_khz">WS2811Controller400Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:da/d69/class_w_s2811_controller400_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d4/de9/class_w_s2811" title="WS2811 controller class.">WS2811</a> controller class @ 400 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#da/d69/class_w_s2811_controller400_khz">More...</a><br /></td></tr>
<tr class="separator:da/d69/class_w_s2811_controller400_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/db6/class_w_s2811_controller800_khz" id="r_dc/db6/class_w_s2811_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dc/db6/class_w_s2811_controller800_khz">WS2811Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:dc/db6/class_w_s2811_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d4/de9/class_w_s2811" title="WS2811 controller class.">WS2811</a> controller class @ 800 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#dc/db6/class_w_s2811_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:dc/db6/class_w_s2811_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d9d/class_w_s2812_controller800_khz" id="r_de/d9d/class_w_s2812_controller800_khz"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#de/d9d/class_w_s2812_controller800_khz">WS2812Controller800Khz&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:de/d9d/class_w_s2812_controller800_khz"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d6/d04/class_w_s2812" title="WS2812 controller class.">WS2812</a> controller class @ 800 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#de/d9d/class_w_s2812_controller800_khz">More...</a><br /></td></tr>
<tr class="separator:de/d9d/class_w_s2812_controller800_khz"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d78/class_w_s2813_controller" id="r_dc/d78/class_w_s2813_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#dc/d78/class_w_s2813_controller">WS2813Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:dc/d78/class_w_s2813_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d3/d7d/class_w_s2813" title="WS2813 controller class.">WS2813</a> controller class.  <a href="../../d7/d6f/group___clockless_chipsets.html#dc/d78/class_w_s2813_controller">More...</a><br /></td></tr>
<tr class="separator:dc/d78/class_w_s2813_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d5f/class_w_s2815_controller" id="r_de/d5f/class_w_s2815_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#de/d5f/class_w_s2815_controller">WS2815Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="memdesc:de/d5f/class_w_s2815_controller"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#d1/de1/class_w_s2815" title="WS2815 controller class.">WS2815</a> controller class @ 400 KHz.  <a href="../../d7/d6f/group___clockless_chipsets.html#de/d5f/class_w_s2815_controller">More...</a><br /></td></tr>
<tr class="separator:de/d5f/class_w_s2815_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/dbc/class_w_s2816_controller" id="r_dd/dbc/class_w_s2816_controller"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d28/group___chipsets.html#dd/dbc/class_w_s2816_controller">WS2816Controller&lt; DATA_PIN, RGB_ORDER &gt;</a></td></tr>
<tr class="separator:dd/dbc/class_w_s2816_controller"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d5/db3/class_w_s2816_controller_1_1_controller_t" id="r_d5/db3/class_w_s2816_controller_1_1_controller_t"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d28/group___chipsets.html#d5/db3/class_w_s2816_controller_1_1_controller_t">WS2816Controller&lt; DATA_PIN, RGB_ORDER &gt;::ControllerT</a></td></tr>
<tr class="separator:d5/db3/class_w_s2816_controller_1_1_controller_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga21e124974d43423655bca453500f8378" id="r_ga21e124974d43423655bca453500f8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6f/group___clockless_chipsets.html#ga21e124974d43423655bca453500f8378">FMUL</a>&#160;&#160;&#160;(CLOCKLESS_FREQUENCY/8000000)</td></tr>
<tr class="memdesc:ga21e124974d43423655bca453500f8378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency multiplier for each clockless data interval.  <br /></td></tr>
<tr class="separator:ga21e124974d43423655bca453500f8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.3-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../db/d66/chipsets_8h.html">chipsets.h</a></li>
    <li class="footer">Generated on Wed Apr 9 2025 06:19:52 for FastLED by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
<!-- ... -->
</body>
</html>
