static int F_1 ( void )\r\n{\r\nT_1 V_1 = 0x00000000 ;\r\nT_1 V_2 , V_3 = 0 , V_4 ;\r\nF_2 ( & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nif ( F_3 ( V_5 , V_6 , V_7 , V_2 , V_3 , V_4 ) )\r\nreturn V_8 ;\r\nif ( F_3 ( V_9 , V_10 , V_11 , V_2 , V_3 , V_4 ) )\r\nreturn V_12 ;\r\nreturn V_13 ;\r\n}\r\nstatic int F_4 ( void )\r\n{\r\nT_1 V_1 = 0x00000001 ;\r\nT_1 V_2 , V_3 = 0 , V_4 ;\r\nint V_14 ;\r\nF_2 ( & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_14 = ( V_1 >> 8 ) & 0xf ;\r\nif ( V_14 == 15 )\r\nV_14 += ( V_1 >> 20 ) & 0xff ;\r\nreturn V_14 ;\r\n}\r\nvoid T_2 F_5 ( void )\r\n{\r\nint V_15 , V_14 ;\r\nif ( ! F_6 () )\r\nreturn;\r\nV_15 = F_1 () ;\r\nV_14 = F_4 () ;\r\nswitch ( V_15 ) {\r\ncase V_8 :\r\nif ( V_14 >= 6 )\r\nF_7 () ;\r\nbreak;\r\ncase V_12 :\r\nif ( V_14 >= 0x10 )\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nvoid F_9 ( void )\r\n{\r\nint V_15 , V_14 ;\r\nif ( ! F_6 () )\r\nreturn;\r\nV_15 = F_1 () ;\r\nV_14 = F_4 () ;\r\nswitch ( V_15 ) {\r\ncase V_8 :\r\nif ( V_14 >= 6 )\r\nF_10 () ;\r\nbreak;\r\ncase V_12 :\r\nif ( V_14 >= 0x10 )\r\nF_11 () ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nint T_2 F_12 ( void )\r\n{\r\nstruct V_16 * V_17 = & V_18 ;\r\nswitch ( V_17 -> F_1 ) {\r\ncase V_8 :\r\nif ( V_17 -> V_14 >= 6 )\r\nF_13 () ;\r\nbreak;\r\ncase V_12 :\r\nif ( V_17 -> V_14 >= 0x10 )\r\nF_14 () ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}
