{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 12:28:33 2017 " "Info: Processing started: Sun Apr 16 12:28:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off atividade1 -c atividade1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "atividade1 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"atividade1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "Critical Warning: No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[0\] " "Info: Pin alu_result\[0\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[0] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[1\] " "Info: Pin alu_result\[1\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[1] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[2\] " "Info: Pin alu_result\[2\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[2] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[3\] " "Info: Pin alu_result\[3\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[3] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[4\] " "Info: Pin alu_result\[4\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[4] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[5\] " "Info: Pin alu_result\[5\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[5] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[6\] " "Info: Pin alu_result\[6\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[6] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[7\] " "Info: Pin alu_result\[7\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[7] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[8\] " "Info: Pin alu_result\[8\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[8] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[9\] " "Info: Pin alu_result\[9\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[9] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[10\] " "Info: Pin alu_result\[10\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[10] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[11\] " "Info: Pin alu_result\[11\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[11] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[12\] " "Info: Pin alu_result\[12\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[12] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[13\] " "Info: Pin alu_result\[13\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[13] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[14\] " "Info: Pin alu_result\[14\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[14] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[15\] " "Info: Pin alu_result\[15\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[15] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[16\] " "Info: Pin alu_result\[16\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[16] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[17\] " "Info: Pin alu_result\[17\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[17] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[18\] " "Info: Pin alu_result\[18\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[18] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[19\] " "Info: Pin alu_result\[19\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[19] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[20\] " "Info: Pin alu_result\[20\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[20] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[21\] " "Info: Pin alu_result\[21\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[21] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[22\] " "Info: Pin alu_result\[22\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[22] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[23\] " "Info: Pin alu_result\[23\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[23] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[24\] " "Info: Pin alu_result\[24\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[24] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[25\] " "Info: Pin alu_result\[25\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[25] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[26\] " "Info: Pin alu_result\[26\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[26] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[27\] " "Info: Pin alu_result\[27\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[27] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[28\] " "Info: Pin alu_result\[28\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[28] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[29\] " "Info: Pin alu_result\[29\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[29] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[30\] " "Info: Pin alu_result\[30\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[30] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_result\[31\] " "Info: Pin alu_result\[31\] not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { alu_result[31] } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_result[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC:uni_c\|state.DECODE " "Info: Destination node UC:uni_c\|state.DECODE" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|state.DECODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC:uni_c\|state.RTYPE_CONT " "Info: Destination node UC:uni_c\|state.RTYPE_CONT" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|state.RTYPE_CONT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UC:uni_c\|ALUOp~0  " "Info: Automatically promoted node UC:uni_c\|ALUOp~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/nmf2/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nmf2/cpu-mips/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.779 ns register register " "Info: Estimated most critical path is register to register delay of 1.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|ALUSrcA 1 REG LAB_X2_Y25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y25; Fanout = 11; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 0.565 ns Ula32:ULA\|carry_temp\[8\]~0 2 COMB LAB_X2_Y25 4 " "Info: 2: + IC(0.290 ns) + CELL(0.275 ns) = 0.565 ns; Loc. = LAB_X2_Y25; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.130 ns Ula32:ULA\|carry_temp\[16\]~1 3 COMB LAB_X2_Y25 2 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.130 ns; Loc. = LAB_X2_Y25; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~1'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[16]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.695 ns Ula32:ULA\|Mux14~0 4 COMB LAB_X2_Y25 5 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.695 ns; Loc. = LAB_X2_Y25; Fanout = 5; COMB Node = 'Ula32:ULA\|Mux14~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[16]~1 Ula32:ULA|Mux14~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.779 ns Registrador:PC\|Saida\[17\] 5 REG LAB_X2_Y25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.779 ns; Loc. = LAB_X2_Y25; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[17\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:ULA|Mux14~0 Registrador:PC|Saida[17] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.929 ns ( 52.22 % ) " "Info: Total cell delay = 0.929 ns ( 52.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 47.78 % ) " "Info: Total interconnect delay = 0.850 ns ( 47.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[16]~1 Ula32:ULA|Mux14~0 Registrador:PC|Saida[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y13 X11_Y25 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[0\] 0 " "Info: Pin \"alu_result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[1\] 0 " "Info: Pin \"alu_result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[2\] 0 " "Info: Pin \"alu_result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[3\] 0 " "Info: Pin \"alu_result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[4\] 0 " "Info: Pin \"alu_result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[5\] 0 " "Info: Pin \"alu_result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[6\] 0 " "Info: Pin \"alu_result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[7\] 0 " "Info: Pin \"alu_result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[8\] 0 " "Info: Pin \"alu_result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[9\] 0 " "Info: Pin \"alu_result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[10\] 0 " "Info: Pin \"alu_result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[11\] 0 " "Info: Pin \"alu_result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[12\] 0 " "Info: Pin \"alu_result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[13\] 0 " "Info: Pin \"alu_result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[14\] 0 " "Info: Pin \"alu_result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[15\] 0 " "Info: Pin \"alu_result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[16\] 0 " "Info: Pin \"alu_result\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[17\] 0 " "Info: Pin \"alu_result\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[18\] 0 " "Info: Pin \"alu_result\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[19\] 0 " "Info: Pin \"alu_result\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[20\] 0 " "Info: Pin \"alu_result\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[21\] 0 " "Info: Pin \"alu_result\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[22\] 0 " "Info: Pin \"alu_result\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[23\] 0 " "Info: Pin \"alu_result\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[24\] 0 " "Info: Pin \"alu_result\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[25\] 0 " "Info: Pin \"alu_result\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[26\] 0 " "Info: Pin \"alu_result\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[27\] 0 " "Info: Pin \"alu_result\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[28\] 0 " "Info: Pin \"alu_result\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[29\] 0 " "Info: Pin \"alu_result\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[30\] 0 " "Info: Pin \"alu_result\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_result\[31\] 0 " "Info: Pin \"alu_result\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nmf2/cpu-mips/atividade1.fit.smsg " "Info: Generated suppressed messages file C:/Users/nmf2/cpu-mips/atividade1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Info: Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 12:28:45 2017 " "Info: Processing ended: Sun Apr 16 12:28:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
