// Seed: 364388213
module module_0 (
    output tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    output tri1 id_5
);
  logic id_7;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri id_11,
    output supply1 id_12
    , id_18,
    input tri id_13,
    input wor id_14,
    input supply1 id_15,
    input wand id_16
);
  module_0 modCall_1 (
      id_12,
      id_16,
      id_6,
      id_2,
      id_2,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
