$date
   Wed Jun 19 23:34:31 2024
$end
$version
  2018.3
$end
$timescale
  1ps
$end
$scope module tb_calc_mean $end
$var reg 1 ! clock $end
$var reg 1 " enable $end
$var reg 1 # reset $end
$var reg 16 $ a [15:0] $end
$var reg 16 % b [15:0] $end
$var reg 1 & input_valid $end
$var wire 16 ' c [15:0] $end
$var wire 1 ( output_valid $end
$scope module uut $end
$var wire 1 ) clock $end
$var wire 1 * reset $end
$var wire 1 + enable $end
$var wire 1 , sign $end
$var wire 1 - ivalid $end
$var wire 16 . A [15:0] $end
$var wire 16 / B [15:0] $end
$var wire 1 ( ovalid $end
$var wire 16 ' C [15:0] $end
$var reg 17 0 sum [16:0] $end
$var reg 16 1 res [15:0] $end
$var reg 16 2 cc [15:0] $end
$var reg 2 3 sign_buf [1:0] $end
$var reg 3 4 ovalid_buf [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
b0 $
b0 %
0&
b0 '
0(
0)
1*
0+
0,
0-
b0 .
b0 /
b0 0
b0 1
b0 2
b0 3
b0 4
$end
#5000
1!
1)
#10000
0!
1"
0#
0)
0*
1+
#15000
1!
1)
#20000
0!
b1111111111100001 $
b1011 %
1&
0)
1-
b1111111111100001 .
b1011 /
#25000
1!
1)
b11111111111101100 0
b1 4
#30000
0!
0&
0)
0-
#35000
1!
1)
b1111111111110110 1
b10 4
#40000
0!
0)
#45000
1!
b1111111111110110 '
1(
1)
b1111111111110110 2
b100 4
#50000
0!
0)
#55000
1!
0(
1)
b0 4
#60000
0!
b1011 $
b10101 %
1&
0)
1-
b1011 .
b10101 /
#65000
1!
1)
b100000 0
b1 4
#70000
0!
0&
0)
0-
#75000
1!
1)
b10000 1
b10 4
#80000
0!
0)
