library ieee;
use ieee.std_logic_1164.all;

entity contador_0_N is
	generic(N: natural := 4;)
	port(clock, reset: in std_LOGIC;
	q: out std_logic_vector(N - 1 downto 0));
end entity;

architecture ifsc_v1 of ff_D is
begin
    process (clock,reset)
	 variable count: integer range 0 to 15;
    begin
	  if (reset = '1') then
			count <= 0;
     elsif (rising_edge(clock)) then    
         count <= count + 1;      
     end if;
	  
    end process;
	 q <= cont;
end architecture;