INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.sim/sim_1/synth/func/xsim/MIPS_CPU_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-311] analyzing module iromIP
INFO: [VRFC 10-311] analyzing module iromIP_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module iromIP_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module iromIP_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module iromIP_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module iromIP_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module iromIP_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/MIPS_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_sim
