
Projet_Torero_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d214  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800d3f8  0800d3f8  0000e3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d9d0  0800d9d0  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d9d0  0800d9d0  0000e9d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d9d8  0800d9d8  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9d8  0800d9d8  0000e9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d9dc  0800d9dc  0000e9dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d9e0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004580  200001d8  0800dbb8  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004758  0800dbb8  0000f758  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e127  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000495e  00000000  00000000  0002d32f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab0  00000000  00000000  00031c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000149e  00000000  00000000  00033740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d48  00000000  00000000  00034bde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002186f  00000000  00000000  00057926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3f2c  00000000  00000000  00079195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014d0c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000841c  00000000  00000000  0014d104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  00155520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d3dc 	.word	0x0800d3dc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800d3dc 	.word	0x0800d3dc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001034:	b5b0      	push	{r4, r5, r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <MX_FREERTOS_Init+0x2c>)
 800103c:	1d3c      	adds	r4, r7, #4
 800103e:	461d      	mov	r5, r3
 8001040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001044:	682b      	ldr	r3, [r5, #0]
 8001046:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f006 f814 	bl	800707a <osThreadCreate>
 8001052:	4603      	mov	r3, r0
 8001054:	4a03      	ldr	r2, [pc, #12]	@ (8001064 <MX_FREERTOS_Init+0x30>)
 8001056:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001058:	bf00      	nop
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bdb0      	pop	{r4, r5, r7, pc}
 8001060:	0800d404 	.word	0x0800d404
 8001064:	200001f4 	.word	0x200001f4

08001068 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f006 f829 	bl	80070c8 <osDelay>
 8001076:	e7fb      	b.n	8001070 <StartDefaultTask+0x8>

08001078 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800107e:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <MX_DMA_Init+0x50>)
 8001080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001082:	4a11      	ldr	r2, [pc, #68]	@ (80010c8 <MX_DMA_Init+0x50>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	6493      	str	r3, [r2, #72]	@ 0x48
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_DMA_Init+0x50>)
 800108c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_DMA_Init+0x50>)
 8001098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800109a:	4a0b      	ldr	r2, [pc, #44]	@ (80010c8 <MX_DMA_Init+0x50>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_DMA_Init+0x50>)
 80010a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2105      	movs	r1, #5
 80010b2:	200b      	movs	r0, #11
 80010b4:	f001 fb53 	bl	800275e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010b8:	200b      	movs	r0, #11
 80010ba:	f001 fb6a 	bl	8002792 <HAL_NVIC_EnableIRQ>

}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40021000 	.word	0x40021000

080010cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b72      	ldr	r3, [pc, #456]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a71      	ldr	r2, [pc, #452]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010e8:	f043 0304 	orr.w	r3, r3, #4
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b6f      	ldr	r3, [pc, #444]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b6c      	ldr	r3, [pc, #432]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a6b      	ldr	r2, [pc, #428]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001100:	f043 0320 	orr.w	r3, r3, #32
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b69      	ldr	r3, [pc, #420]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0320 	and.w	r3, r3, #32
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001112:	4b66      	ldr	r3, [pc, #408]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a65      	ldr	r2, [pc, #404]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001118:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b63      	ldr	r3, [pc, #396]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	4b60      	ldr	r3, [pc, #384]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a5f      	ldr	r2, [pc, #380]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b5d      	ldr	r3, [pc, #372]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	4b5a      	ldr	r3, [pc, #360]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001146:	4a59      	ldr	r2, [pc, #356]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114e:	4b57      	ldr	r3, [pc, #348]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	603b      	str	r3, [r7, #0]
 8001158:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ACC_GPIO_Port, CS_ACC_Pin, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	2120      	movs	r1, #32
 800115e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001162:	f001 ff25 	bl	8002fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_NE_Pin|DEV_EN_LIDAR_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f248 0180 	movw	r1, #32896	@ 0x8080
 800116c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001170:	f001 ff1e 	bl	8002fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_SE_Pin|LED_SW_Pin|Status_LED_Pin|Status_LED_debbug_Pin, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
 800117a:	484d      	ldr	r0, [pc, #308]	@ (80012b0 <MX_GPIO_Init+0x1e4>)
 800117c:	f001 ff18 	bl	8002fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M_EN_LIDAR_Pin|LED_NW_Pin|LED_W_Pin|LED_N_Pin
 8001180:	2201      	movs	r2, #1
 8001182:	f241 01f4 	movw	r1, #4340	@ 0x10f4
 8001186:	484b      	ldr	r0, [pc, #300]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 8001188:	f001 ff12 	bl	8002fb0 <HAL_GPIO_WritePin>
                          |LED_E_Pin|LED_S_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT2_ACC_Pin;
 800118c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001192:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT2_ACC_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	4843      	ldr	r0, [pc, #268]	@ (80012b0 <MX_GPIO_Init+0x1e4>)
 80011a4:	f001 fd82 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80011a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	483e      	ldr	r0, [pc, #248]	@ (80012b8 <MX_GPIO_Init+0x1ec>)
 80011be:	f001 fd75 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_ACC_Pin|LED_NE_Pin|DEV_EN_LIDAR_Pin;
 80011c2:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 80011c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d0:	2300      	movs	r3, #0
 80011d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4619      	mov	r1, r3
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f001 fd65 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_SE_Pin|LED_SW_Pin|Status_LED_Pin|Status_LED_debbug_Pin;
 80011e2:	f44f 6345 	mov.w	r3, #3152	@ 0xc50
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	482d      	ldr	r0, [pc, #180]	@ (80012b0 <MX_GPIO_Init+0x1e4>)
 80011fc:	f001 fd56 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CAPTEUR_G_Pin|CAPTEUR_D_Pin;
 8001200:	2303      	movs	r3, #3
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001204:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4827      	ldr	r0, [pc, #156]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 8001216:	f001 fd49 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = M_EN_LIDAR_Pin|LED_NW_Pin|LED_W_Pin|LED_N_Pin
 800121a:	f241 03f4 	movw	r3, #4340	@ 0x10f4
 800121e:	617b      	str	r3, [r7, #20]
                          |LED_E_Pin|LED_S_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4619      	mov	r1, r3
 8001232:	4820      	ldr	r0, [pc, #128]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 8001234:	f001 fd3a 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT1_ACC_Pin;
 8001238:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800123c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800123e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT1_ACC_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001252:	f001 fd2b 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001256:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4811      	ldr	r0, [pc, #68]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 800126e:	f001 fd1d 	bl	8002cac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	2006      	movs	r0, #6
 8001278:	f001 fa71 	bl	800275e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800127c:	2006      	movs	r0, #6
 800127e:	f001 fa88 	bl	8002792 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	2007      	movs	r0, #7
 8001288:	f001 fa69 	bl	800275e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800128c:	2007      	movs	r0, #7
 800128e:	f001 fa80 	bl	8002792 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2028      	movs	r0, #40	@ 0x28
 8001298:	f001 fa61 	bl	800275e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800129c:	2028      	movs	r0, #40	@ 0x28
 800129e:	f001 fa78 	bl	8002792 <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3728      	adds	r7, #40	@ 0x28
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000
 80012b0:	48000800 	.word	0x48000800
 80012b4:	48000400 	.word	0x48000400
 80012b8:	48001800 	.word	0x48001800

080012bc <__io_putchar>:
uint16_t frame_start = 0;
uint16_t frame_end = 0;



int __io_putchar(int chr){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80012c4:	1d39      	adds	r1, r7, #4
 80012c6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ca:	2201      	movs	r2, #1
 80012cc:	4803      	ldr	r0, [pc, #12]	@ (80012dc <__io_putchar+0x20>)
 80012ce:	f004 fde5 	bl	8005e9c <HAL_UART_Transmit>
	return chr;
 80012d2:	687b      	ldr	r3, [r7, #4]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20001c1c 	.word	0x20001c1c

080012e0 <TaskETAT>:
			printf("%d : %d\r\n", i, pData[i]);
		}
	}
}

void TaskETAT(void * pvParameters){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	for (;;) {
		// Attendre que la notification arrive
		printf("hi\r\n");
 80012e8:	480f      	ldr	r0, [pc, #60]	@ (8001328 <TaskETAT+0x48>)
 80012ea:	f008 fc33 	bl	8009b54 <puts>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80012ee:	f04f 31ff 	mov.w	r1, #4294967295
 80012f2:	2001      	movs	r0, #1
 80012f4:	f006 fd2c 	bl	8007d50 <ulTaskNotifyTake>
		//lire INT_SOURCEmet  0 bit interruption single tap pour gnrer une nouvelle interruption au prochain tap
		uint8_t rst_int = SPI_Read(ADXL343_REG_INT_SOURCE);
 80012f8:	2030      	movs	r0, #48	@ 0x30
 80012fa:	f007 fad7 	bl	80088ac <SPI_Read>
 80012fe:	4603      	mov	r3, r0
 8001300:	73fb      	strb	r3, [r7, #15]
		if(chat == 1){
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <TaskETAT+0x4c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d106      	bne.n	8001318 <TaskETAT+0x38>
			chat = 0;
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <TaskETAT+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
			printf("Squik\r\n");
 8001310:	4807      	ldr	r0, [pc, #28]	@ (8001330 <TaskETAT+0x50>)
 8001312:	f008 fc1f 	bl	8009b54 <puts>
 8001316:	e7e7      	b.n	80012e8 <TaskETAT+0x8>
		}
		else{
			// Le choc a t dtect
			chat = 1;
 8001318:	4b04      	ldr	r3, [pc, #16]	@ (800132c <TaskETAT+0x4c>)
 800131a:	2201      	movs	r2, #1
 800131c:	601a      	str	r2, [r3, #0]
			printf("Miaou\r\n");
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <TaskETAT+0x54>)
 8001320:	f008 fc18 	bl	8009b54 <puts>
	for (;;) {
 8001324:	e7e0      	b.n	80012e8 <TaskETAT+0x8>
 8001326:	bf00      	nop
 8001328:	0800d428 	.word	0x0800d428
 800132c:	20001a70 	.word	0x20001a70
 8001330:	0800d42c 	.word	0x0800d42c
 8001334:	0800d434 	.word	0x0800d434

08001338 <TaskMOTOR>:
void TaskLIDAR(void * pvParameters){
	for(;;){
	}
}

void TaskMOTOR (void * pvParameters){
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	for(;;){
		int cpt=0;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
		while(cpt==0){
 8001344:	e00e      	b.n	8001364 <TaskMOTOR+0x2c>
			Motor_Forward_R(30);
 8001346:	201e      	movs	r0, #30
 8001348:	f007 fb7a 	bl	8008a40 <Motor_Forward_R>
			Motor_Forward_L(30);
 800134c:	201e      	movs	r0, #30
 800134e:	f007 fbdf 	bl	8008b10 <Motor_Forward_L>
			Motor_Forward_R(50);
 8001352:	2032      	movs	r0, #50	@ 0x32
 8001354:	f007 fb74 	bl	8008a40 <Motor_Forward_R>
			Motor_Forward_L(50);
 8001358:	2032      	movs	r0, #50	@ 0x32
 800135a:	f007 fbd9 	bl	8008b10 <Motor_Forward_L>
			cpt++;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	3301      	adds	r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
		while(cpt==0){
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0ed      	beq.n	8001346 <TaskMOTOR+0xe>
		}
		Motor_Forward_R(75);
 800136a:	204b      	movs	r0, #75	@ 0x4b
 800136c:	f007 fb68 	bl	8008a40 <Motor_Forward_R>
		Motor_Forward_L(75);
 8001370:	204b      	movs	r0, #75	@ 0x4b
 8001372:	f007 fbcd 	bl	8008b10 <Motor_Forward_L>
	for(;;){
 8001376:	e7e3      	b.n	8001340 <TaskMOTOR+0x8>

08001378 <TaskEDGE>:
		int erreurLidar = 10/180;
		int alphaD = coeff_Lidar*erreurLidar-coeff_Capteur*erreur_capteur;
		int alphaG = -coeff_Lidar*erreurLidar+coeff_Capteur*erreur_capteur;
 */

void TaskEDGE(void * pvParameters){
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	TickType_t lastWakeTime = xTaskGetTickCount();
 8001380:	f006 fa88 	bl	8007894 <xTaskGetTickCount>
 8001384:	6178      	str	r0, [r7, #20]
	TickType_t delayStop;
	TickType_t delayReverse;
	TickType_t delayTurn;
	for (;;) {

		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001386:	f04f 31ff 	mov.w	r1, #4294967295
 800138a:	2001      	movs	r0, #1
 800138c:	f006 fce0 	bl	8007d50 <ulTaskNotifyTake>
		Motor_Forward_R(0);
 8001390:	2000      	movs	r0, #0
 8001392:	f007 fb55 	bl	8008a40 <Motor_Forward_R>
		Motor_Forward_L(0);
 8001396:	2000      	movs	r0, #0
 8001398:	f007 fbba 	bl	8008b10 <Motor_Forward_L>

		delayStop = pdMS_TO_TICKS(10);
 800139c:	230a      	movs	r3, #10
 800139e:	613b      	str	r3, [r7, #16]
		while((xTaskGetTickCount() - lastWakeTime) < delayStop){
 80013a0:	bf00      	nop
 80013a2:	f006 fa77 	bl	8007894 <xTaskGetTickCount>
 80013a6:	4602      	mov	r2, r0
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d8f7      	bhi.n	80013a2 <TaskEDGE+0x2a>
		}

		/* Cas Robot bord frontal */
		while((capteur_D&&capteur_G)==1){
 80013b2:	e011      	b.n	80013d8 <TaskEDGE+0x60>
			Motor_Reverse_R(50);
 80013b4:	2032      	movs	r0, #50	@ 0x32
 80013b6:	f007 fb77 	bl	8008aa8 <Motor_Reverse_R>
			Motor_Reverse_L(40);
 80013ba:	2028      	movs	r0, #40	@ 0x28
 80013bc:	f007 fbda 	bl	8008b74 <Motor_Reverse_L>
			delayReverse = pdMS_TO_TICKS(800);
 80013c0:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80013c4:	60fb      	str	r3, [r7, #12]
			while((xTaskGetTickCount() - lastWakeTime) < delayStop){
 80013c6:	bf00      	nop
 80013c8:	f006 fa64 	bl	8007894 <xTaskGetTickCount>
 80013cc:	4602      	mov	r2, r0
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d8f7      	bhi.n	80013c8 <TaskEDGE+0x50>
		while((capteur_D&&capteur_G)==1){
 80013d8:	4b43      	ldr	r3, [pc, #268]	@ (80014e8 <TaskEDGE+0x170>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d005      	beq.n	80013ec <TaskEDGE+0x74>
 80013e0:	4b42      	ldr	r3, [pc, #264]	@ (80014ec <TaskEDGE+0x174>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <TaskEDGE+0x74>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e000      	b.n	80013ee <TaskEDGE+0x76>
 80013ec:	2300      	movs	r3, #0
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d0e0      	beq.n	80013b4 <TaskEDGE+0x3c>
			}
		}
		/* Cas Robot bord droite tourne a gauche */
		while((capteur_D)==1){
 80013f2:	e037      	b.n	8001464 <TaskEDGE+0xec>
			// reculer, tourner et repartir
			Motor_Reverse_R(30);
 80013f4:	201e      	movs	r0, #30
 80013f6:	f007 fb57 	bl	8008aa8 <Motor_Reverse_R>
			Motor_Reverse_L(30);
 80013fa:	201e      	movs	r0, #30
 80013fc:	f007 fbba 	bl	8008b74 <Motor_Reverse_L>
			delayReverse = pdMS_TO_TICKS(800);
 8001400:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001404:	60fb      	str	r3, [r7, #12]
			while((xTaskGetTickCount() - lastWakeTime) < delayStop){
 8001406:	bf00      	nop
 8001408:	f006 fa44 	bl	8007894 <xTaskGetTickCount>
 800140c:	4602      	mov	r2, r0
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	429a      	cmp	r2, r3
 8001416:	d8f7      	bhi.n	8001408 <TaskEDGE+0x90>
			}
			for(int i=0;i<4;i++){
 8001418:	2300      	movs	r3, #0
 800141a:	61fb      	str	r3, [r7, #28]
 800141c:	e01f      	b.n	800145e <TaskEDGE+0xe6>
				Motor_Forward_R(50+10*i);
 800141e:	69fa      	ldr	r2, [r7, #28]
 8001420:	4613      	mov	r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4413      	add	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	3332      	adds	r3, #50	@ 0x32
 800142a:	4618      	mov	r0, r3
 800142c:	f007 fb08 	bl	8008a40 <Motor_Forward_R>
				Motor_Reverse_L(50-10*i);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f06f 0209 	mvn.w	r2, #9
 8001436:	fb02 f303 	mul.w	r3, r2, r3
 800143a:	3332      	adds	r3, #50	@ 0x32
 800143c:	4618      	mov	r0, r3
 800143e:	f007 fb99 	bl	8008b74 <Motor_Reverse_L>
				delayTurn = pdMS_TO_TICKS(100);
 8001442:	2364      	movs	r3, #100	@ 0x64
 8001444:	60bb      	str	r3, [r7, #8]
				while((xTaskGetTickCount() - lastWakeTime) < delayTurn){
 8001446:	bf00      	nop
 8001448:	f006 fa24 	bl	8007894 <xTaskGetTickCount>
 800144c:	4602      	mov	r2, r0
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	429a      	cmp	r2, r3
 8001456:	d8f7      	bhi.n	8001448 <TaskEDGE+0xd0>
			for(int i=0;i<4;i++){
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	3301      	adds	r3, #1
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	2b03      	cmp	r3, #3
 8001462:	dddc      	ble.n	800141e <TaskEDGE+0xa6>
		while((capteur_D)==1){
 8001464:	4b20      	ldr	r3, [pc, #128]	@ (80014e8 <TaskEDGE+0x170>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d0c3      	beq.n	80013f4 <TaskEDGE+0x7c>
				}
			}
		}
		/* Cas Robot bord gauche tourne a droite */
		while((capteur_G)==1){
 800146c:	e037      	b.n	80014de <TaskEDGE+0x166>
			// reculer, tourner et repartir
			Motor_Reverse_R(30);
 800146e:	201e      	movs	r0, #30
 8001470:	f007 fb1a 	bl	8008aa8 <Motor_Reverse_R>
			Motor_Reverse_L(30);
 8001474:	201e      	movs	r0, #30
 8001476:	f007 fb7d 	bl	8008b74 <Motor_Reverse_L>
			delayReverse = pdMS_TO_TICKS(800);
 800147a:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800147e:	60fb      	str	r3, [r7, #12]
			while((xTaskGetTickCount() - lastWakeTime) < delayStop){
 8001480:	bf00      	nop
 8001482:	f006 fa07 	bl	8007894 <xTaskGetTickCount>
 8001486:	4602      	mov	r2, r0
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	429a      	cmp	r2, r3
 8001490:	d8f7      	bhi.n	8001482 <TaskEDGE+0x10a>
			}
			for(int i=0;i<4;i++){
 8001492:	2300      	movs	r3, #0
 8001494:	61bb      	str	r3, [r7, #24]
 8001496:	e01f      	b.n	80014d8 <TaskEDGE+0x160>
				Motor_Forward_L(50+10*i);
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	3332      	adds	r3, #50	@ 0x32
 80014a4:	4618      	mov	r0, r3
 80014a6:	f007 fb33 	bl	8008b10 <Motor_Forward_L>
				Motor_Reverse_R(50-10*i);
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	f06f 0209 	mvn.w	r2, #9
 80014b0:	fb02 f303 	mul.w	r3, r2, r3
 80014b4:	3332      	adds	r3, #50	@ 0x32
 80014b6:	4618      	mov	r0, r3
 80014b8:	f007 faf6 	bl	8008aa8 <Motor_Reverse_R>
				delayTurn = pdMS_TO_TICKS(100);
 80014bc:	2364      	movs	r3, #100	@ 0x64
 80014be:	60bb      	str	r3, [r7, #8]
				while((xTaskGetTickCount() - lastWakeTime) < delayTurn){
 80014c0:	bf00      	nop
 80014c2:	f006 f9e7 	bl	8007894 <xTaskGetTickCount>
 80014c6:	4602      	mov	r2, r0
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	68ba      	ldr	r2, [r7, #8]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d8f7      	bhi.n	80014c2 <TaskEDGE+0x14a>
			for(int i=0;i<4;i++){
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	3301      	adds	r3, #1
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	2b03      	cmp	r3, #3
 80014dc:	dddc      	ble.n	8001498 <TaskEDGE+0x120>
		while((capteur_G)==1){
 80014de:	4b03      	ldr	r3, [pc, #12]	@ (80014ec <TaskEDGE+0x174>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d0c3      	beq.n	800146e <TaskEDGE+0xf6>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80014e6:	e74e      	b.n	8001386 <TaskEDGE+0xe>
 80014e8:	20001a6c 	.word	0x20001a6c
 80014ec:	20001a68 	.word	0x20001a68

080014f0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80014f6:	f000 ffe6 	bl	80024c6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80014fa:	f000 f8c1 	bl	8001680 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80014fe:	f7ff fde5 	bl	80010cc <MX_GPIO_Init>
	MX_DMA_Init();
 8001502:	f7ff fdb9 	bl	8001078 <MX_DMA_Init>
	MX_SPI2_Init();
 8001506:	f000 f983 	bl	8001810 <MX_SPI2_Init>
	MX_TIM1_Init();
 800150a:	f000 fb51 	bl	8001bb0 <MX_TIM1_Init>
	MX_TIM2_Init();
 800150e:	f000 fbed 	bl	8001cec <MX_TIM2_Init>
	MX_TIM3_Init();
 8001512:	f000 fc4f 	bl	8001db4 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001516:	f000 fca3 	bl	8001e60 <MX_TIM4_Init>
	MX_USART2_UART_Init();
 800151a:	f000 fe4d 	bl	80021b8 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800151e:	f000 fe97 	bl	8002250 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	Start_Motors();
 8001522:	f007 fb59 	bl	8008bd8 <Start_Motors>
	Motor_Forward_R(50);
 8001526:	2032      	movs	r0, #50	@ 0x32
 8001528:	f007 fa8a 	bl	8008a40 <Motor_Forward_R>
	Motor_Forward_L(50);
 800152c:	2032      	movs	r0, #50	@ 0x32
 800152e:	f007 faef 	bl	8008b10 <Motor_Forward_L>
	ADXL343_Init();
 8001532:	f007 f9eb 	bl	800890c <ADXL343_Init>
	LIDAR_Init(&hlidar);
 8001536:	483d      	ldr	r0, [pc, #244]	@ (800162c <main+0x13c>)
 8001538:	f007 fa4c 	bl	80089d4 <LIDAR_Init>
	LIDAR_Start(&hlidar);
 800153c:	483b      	ldr	r0, [pc, #236]	@ (800162c <main+0x13c>)
 800153e:	f007 fa59 	bl	80089f4 <LIDAR_Start>

	ret = xTaskCreate(TaskETAT,"TaskETAT",STACK_SIZE,(void *) NULL,5,&xHandleETAT);
 8001542:	4b3b      	ldr	r3, [pc, #236]	@ (8001630 <main+0x140>)
 8001544:	9301      	str	r3, [sp, #4]
 8001546:	2305      	movs	r3, #5
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	2300      	movs	r3, #0
 800154c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001550:	4938      	ldr	r1, [pc, #224]	@ (8001634 <main+0x144>)
 8001552:	4839      	ldr	r0, [pc, #228]	@ (8001638 <main+0x148>)
 8001554:	f005 ff40 	bl	80073d8 <xTaskCreate>
 8001558:	4603      	mov	r3, r0
 800155a:	4a38      	ldr	r2, [pc, #224]	@ (800163c <main+0x14c>)
 800155c:	6013      	str	r3, [r2, #0]
	if (ret != pdPASS)
 800155e:	4b37      	ldr	r3, [pc, #220]	@ (800163c <main+0x14c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d004      	beq.n	8001570 <main+0x80>
	{
		printf("Error creating TaskETAT\r\n");
 8001566:	4836      	ldr	r0, [pc, #216]	@ (8001640 <main+0x150>)
 8001568:	f008 faf4 	bl	8009b54 <puts>
		Error_Handler();
 800156c:	f000 f94a 	bl	8001804 <Error_Handler>
	}
	printf("Task ETAT created\r\n");
 8001570:	4834      	ldr	r0, [pc, #208]	@ (8001644 <main+0x154>)
 8001572:	f008 faef 	bl	8009b54 <puts>
		Error_Handler();
	}
	printf("Task LIDAR created\r\n");
	 */

	ret = xTaskCreate(TaskMOTOR,"TaskMOTOR",STACK_SIZE,(void *) NULL,3,&xHandleMOTOR);
 8001576:	4b34      	ldr	r3, [pc, #208]	@ (8001648 <main+0x158>)
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	2303      	movs	r3, #3
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2300      	movs	r3, #0
 8001580:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001584:	4931      	ldr	r1, [pc, #196]	@ (800164c <main+0x15c>)
 8001586:	4832      	ldr	r0, [pc, #200]	@ (8001650 <main+0x160>)
 8001588:	f005 ff26 	bl	80073d8 <xTaskCreate>
 800158c:	4603      	mov	r3, r0
 800158e:	4a2b      	ldr	r2, [pc, #172]	@ (800163c <main+0x14c>)
 8001590:	6013      	str	r3, [r2, #0]
	if (ret != pdPASS)
 8001592:	4b2a      	ldr	r3, [pc, #168]	@ (800163c <main+0x14c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d004      	beq.n	80015a4 <main+0xb4>
	{
		printf("Error creating TaskMOTOR\r\n");
 800159a:	482e      	ldr	r0, [pc, #184]	@ (8001654 <main+0x164>)
 800159c:	f008 fada 	bl	8009b54 <puts>
		Error_Handler();
 80015a0:	f000 f930 	bl	8001804 <Error_Handler>
	}
	printf("Task MOTOR created\r\n");
 80015a4:	482c      	ldr	r0, [pc, #176]	@ (8001658 <main+0x168>)
 80015a6:	f008 fad5 	bl	8009b54 <puts>


	ret = xTaskCreate(TaskEDGE,"TaskEDGE",STACK_SIZE,(void *) NULL,4,&xHandleEDGE);
 80015aa:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <main+0x16c>)
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	2304      	movs	r3, #4
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	2300      	movs	r3, #0
 80015b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015b8:	4929      	ldr	r1, [pc, #164]	@ (8001660 <main+0x170>)
 80015ba:	482a      	ldr	r0, [pc, #168]	@ (8001664 <main+0x174>)
 80015bc:	f005 ff0c 	bl	80073d8 <xTaskCreate>
 80015c0:	4603      	mov	r3, r0
 80015c2:	4a1e      	ldr	r2, [pc, #120]	@ (800163c <main+0x14c>)
 80015c4:	6013      	str	r3, [r2, #0]
	if (ret != pdPASS)
 80015c6:	4b1d      	ldr	r3, [pc, #116]	@ (800163c <main+0x14c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d004      	beq.n	80015d8 <main+0xe8>
	{
		printf("Error creating TaskEDGE\r\n");
 80015ce:	4826      	ldr	r0, [pc, #152]	@ (8001668 <main+0x178>)
 80015d0:	f008 fac0 	bl	8009b54 <puts>
		Error_Handler();
 80015d4:	f000 f916 	bl	8001804 <Error_Handler>
	}
	printf("Task EDGE created\r\n");
 80015d8:	4824      	ldr	r0, [pc, #144]	@ (800166c <main+0x17c>)
 80015da:	f008 fabb 	bl	8009b54 <puts>

	SemDMAHalfCallBack = xSemaphoreCreateBinary();
 80015de:	2203      	movs	r2, #3
 80015e0:	2100      	movs	r1, #0
 80015e2:	2001      	movs	r0, #1
 80015e4:	f005 fea2 	bl	800732c <xQueueGenericCreate>
 80015e8:	4603      	mov	r3, r0
 80015ea:	4a21      	ldr	r2, [pc, #132]	@ (8001670 <main+0x180>)
 80015ec:	6013      	str	r3, [r2, #0]
	SemDMAClpCallBack = xSemaphoreCreateBinary();
 80015ee:	2203      	movs	r2, #3
 80015f0:	2100      	movs	r1, #0
 80015f2:	2001      	movs	r0, #1
 80015f4:	f005 fe9a 	bl	800732c <xQueueGenericCreate>
 80015f8:	4603      	mov	r3, r0
 80015fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001674 <main+0x184>)
 80015fc:	6013      	str	r3, [r2, #0]
	xShockSemaphore = xSemaphoreCreateBinary();
 80015fe:	2203      	movs	r2, #3
 8001600:	2100      	movs	r1, #0
 8001602:	2001      	movs	r0, #1
 8001604:	f005 fe92 	bl	800732c <xQueueGenericCreate>
 8001608:	4603      	mov	r3, r0
 800160a:	4a1b      	ldr	r2, [pc, #108]	@ (8001678 <main+0x188>)
 800160c:	6013      	str	r3, [r2, #0]
	SemEtat = xSemaphoreCreateBinary();
 800160e:	2203      	movs	r2, #3
 8001610:	2100      	movs	r1, #0
 8001612:	2001      	movs	r0, #1
 8001614:	f005 fe8a 	bl	800732c <xQueueGenericCreate>
 8001618:	4603      	mov	r3, r0
 800161a:	4a18      	ldr	r2, [pc, #96]	@ (800167c <main+0x18c>)
 800161c:	6013      	str	r3, [r2, #0]
	//xNoSignalSemaphore = xSemaphoreCreateBinary();
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 800161e:	f7ff fd09 	bl	8001034 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8001622:	f005 fd23 	bl	800706c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001626:	bf00      	nop
 8001628:	e7fd      	b.n	8001626 <main+0x136>
 800162a:	bf00      	nop
 800162c:	200001f8 	.word	0x200001f8
 8001630:	20001a58 	.word	0x20001a58
 8001634:	0800d43c 	.word	0x0800d43c
 8001638:	080012e1 	.word	0x080012e1
 800163c:	20001a64 	.word	0x20001a64
 8001640:	0800d448 	.word	0x0800d448
 8001644:	0800d464 	.word	0x0800d464
 8001648:	20001a5c 	.word	0x20001a5c
 800164c:	0800d478 	.word	0x0800d478
 8001650:	08001339 	.word	0x08001339
 8001654:	0800d484 	.word	0x0800d484
 8001658:	0800d4a0 	.word	0x0800d4a0
 800165c:	20001a60 	.word	0x20001a60
 8001660:	0800d4b4 	.word	0x0800d4b4
 8001664:	08001379 	.word	0x08001379
 8001668:	0800d4c0 	.word	0x0800d4c0
 800166c:	0800d4dc 	.word	0x0800d4dc
 8001670:	20001a7c 	.word	0x20001a7c
 8001674:	20001a80 	.word	0x20001a80
 8001678:	20001a78 	.word	0x20001a78
 800167c:	20001a74 	.word	0x20001a74

08001680 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b094      	sub	sp, #80	@ 0x50
 8001684:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001686:	f107 0318 	add.w	r3, r7, #24
 800168a:	2238      	movs	r2, #56	@ 0x38
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f008 fb60 	bl	8009d54 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
 80016a0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016a6:	f001 fccd 	bl	8003044 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016aa:	2301      	movs	r3, #1
 80016ac:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016b2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016b4:	2300      	movs	r3, #0
 80016b6:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b8:	f107 0318 	add.w	r3, r7, #24
 80016bc:	4618      	mov	r0, r3
 80016be:	f001 fd75 	bl	80031ac <HAL_RCC_OscConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <SystemClock_Config+0x4c>
	{
		Error_Handler();
 80016c8:	f000 f89c 	bl	8001804 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016cc:	230f      	movs	r3, #15
 80016ce:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80016d0:	2302      	movs	r3, #2
 80016d2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	2100      	movs	r1, #0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f002 f873 	bl	80037d0 <HAL_RCC_ClockConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <SystemClock_Config+0x74>
	{
		Error_Handler();
 80016f0:	f000 f888 	bl	8001804 <Error_Handler>
	}
}
 80016f4:	bf00      	nop
 80016f6:	3750      	adds	r7, #80	@ 0x50
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == INT1_ACC_Pin) {
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800170c:	d119      	bne.n	8001742 <HAL_GPIO_EXTI_Callback+0x46>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
		vTaskNotifyGiveFromISR(xHandleETAT, &xHigherPriorityTaskWoken);
 8001712:	4b34      	ldr	r3, [pc, #208]	@ (80017e4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f107 0214 	add.w	r2, r7, #20
 800171a:	4611      	mov	r1, r2
 800171c:	4618      	mov	r0, r3
 800171e:	f006 fb5f 	bl	8007de0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d007      	beq.n	8001738 <HAL_GPIO_EXTI_Callback+0x3c>
 8001728:	4b2f      	ldr	r3, [pc, #188]	@ (80017e8 <HAL_GPIO_EXTI_Callback+0xec>)
 800172a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	f3bf 8f4f 	dsb	sy
 8001734:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(GPIOC, Status_LED_Pin);
 8001738:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800173c:	482b      	ldr	r0, [pc, #172]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xf0>)
 800173e:	f001 fc4f 	bl	8002fe0 <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin == CAPTEUR_D_Pin) {
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d122      	bne.n	800178e <HAL_GPIO_EXTI_Callback+0x92>
		if(capteur_D==1){
 8001748:	4b29      	ldr	r3, [pc, #164]	@ (80017f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d103      	bne.n	8001758 <HAL_GPIO_EXTI_Callback+0x5c>
			capteur_D=0;
 8001750:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	e002      	b.n	800175e <HAL_GPIO_EXTI_Callback+0x62>
		}
		else{
			capteur_D=1;
 8001758:	4b25      	ldr	r3, [pc, #148]	@ (80017f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 800175a:	2201      	movs	r2, #1
 800175c:	601a      	str	r2, [r3, #0]
		}
		printf("capteurD\r\n");
 800175e:	4825      	ldr	r0, [pc, #148]	@ (80017f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001760:	f008 f9f8 	bl	8009b54 <puts>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
		vTaskNotifyGiveFromISR(xHandleEDGE, &xHigherPriorityTaskWoken);
 8001768:	4b23      	ldr	r3, [pc, #140]	@ (80017f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f107 0210 	add.w	r2, r7, #16
 8001770:	4611      	mov	r1, r2
 8001772:	4618      	mov	r0, r3
 8001774:	f006 fb34 	bl	8007de0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d007      	beq.n	800178e <HAL_GPIO_EXTI_Callback+0x92>
 800177e:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <HAL_GPIO_EXTI_Callback+0xec>)
 8001780:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	f3bf 8f4f 	dsb	sy
 800178a:	f3bf 8f6f 	isb	sy
	}
	if (GPIO_Pin == CAPTEUR_G_Pin) {
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d122      	bne.n	80017da <HAL_GPIO_EXTI_Callback+0xde>
		if(capteur_G==1){
 8001794:	4b19      	ldr	r3, [pc, #100]	@ (80017fc <HAL_GPIO_EXTI_Callback+0x100>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d103      	bne.n	80017a4 <HAL_GPIO_EXTI_Callback+0xa8>
			capteur_G=0;
 800179c:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <HAL_GPIO_EXTI_Callback+0x100>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	e002      	b.n	80017aa <HAL_GPIO_EXTI_Callback+0xae>
		}
		else{
			capteur_G=1;
 80017a4:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_GPIO_EXTI_Callback+0x100>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	601a      	str	r2, [r3, #0]
		}
		printf("capteurG\r\n");
 80017aa:	4815      	ldr	r0, [pc, #84]	@ (8001800 <HAL_GPIO_EXTI_Callback+0x104>)
 80017ac:	f008 f9d2 	bl	8009b54 <puts>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(xHandleEDGE, &xHigherPriorityTaskWoken);
 80017b4:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f107 020c 	add.w	r2, r7, #12
 80017bc:	4611      	mov	r1, r2
 80017be:	4618      	mov	r0, r3
 80017c0:	f006 fb0e 	bl	8007de0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d007      	beq.n	80017da <HAL_GPIO_EXTI_Callback+0xde>
 80017ca:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <HAL_GPIO_EXTI_Callback+0xec>)
 80017cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	f3bf 8f4f 	dsb	sy
 80017d6:	f3bf 8f6f 	isb	sy
	}
}
 80017da:	bf00      	nop
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20001a58 	.word	0x20001a58
 80017e8:	e000ed04 	.word	0xe000ed04
 80017ec:	48000800 	.word	0x48000800
 80017f0:	20001a6c 	.word	0x20001a6c
 80017f4:	0800d4f0 	.word	0x0800d4f0
 80017f8:	20001a60 	.word	0x20001a60
 80017fc:	20001a68 	.word	0x20001a68
 8001800:	0800d4fc 	.word	0x0800d4fc

08001804 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001808:	b672      	cpsid	i
}
 800180a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <Error_Handler+0x8>

08001810 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001814:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001816:	4a1c      	ldr	r2, [pc, #112]	@ (8001888 <MX_SPI2_Init+0x78>)
 8001818:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800181a:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <MX_SPI2_Init+0x74>)
 800181c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001820:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001822:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001828:	4b16      	ldr	r3, [pc, #88]	@ (8001884 <MX_SPI2_Init+0x74>)
 800182a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800182e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001830:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001832:	2202      	movs	r2, #2
 8001834:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001836:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001838:	2201      	movs	r2, #1
 800183a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <MX_SPI2_Init+0x74>)
 800183e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001842:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001844:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001846:	2218      	movs	r2, #24
 8001848:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <MX_SPI2_Init+0x74>)
 800184c:	2200      	movs	r2, #0
 800184e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001852:	2200      	movs	r2, #0
 8001854:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001858:	2200      	movs	r2, #0
 800185a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800185c:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <MX_SPI2_Init+0x74>)
 800185e:	2207      	movs	r2, #7
 8001860:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <MX_SPI2_Init+0x74>)
 800186a:	2200      	movs	r2, #0
 800186c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	@ (8001884 <MX_SPI2_Init+0x74>)
 8001870:	f002 fbb6 	bl	8003fe0 <HAL_SPI_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800187a:	f7ff ffc3 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20001a84 	.word	0x20001a84
 8001888:	40003800 	.word	0x40003800

0800188c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	@ 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a17      	ldr	r2, [pc, #92]	@ (8001908 <HAL_SPI_MspInit+0x7c>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d128      	bne.n	8001900 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <HAL_SPI_MspInit+0x80>)
 80018b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b2:	4a16      	ldr	r2, [pc, #88]	@ (800190c <HAL_SPI_MspInit+0x80>)
 80018b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80018ba:	4b14      	ldr	r3, [pc, #80]	@ (800190c <HAL_SPI_MspInit+0x80>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	4b11      	ldr	r3, [pc, #68]	@ (800190c <HAL_SPI_MspInit+0x80>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	4a10      	ldr	r2, [pc, #64]	@ (800190c <HAL_SPI_MspInit+0x80>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <HAL_SPI_MspInit+0x80>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_TO_SCLK_ACC_Pin|SPI2_MISO_TO_SDO_ACC_Pin|SPI2_MOSI_TO_SDI_ACC_Pin;
 80018de:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80018e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e4:	2302      	movs	r3, #2
 80018e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	2300      	movs	r3, #0
 80018ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018f0:	2305      	movs	r3, #5
 80018f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4619      	mov	r1, r3
 80018fa:	4805      	ldr	r0, [pc, #20]	@ (8001910 <HAL_SPI_MspInit+0x84>)
 80018fc:	f001 f9d6 	bl	8002cac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001900:	bf00      	nop
 8001902:	3728      	adds	r7, #40	@ 0x28
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40003800 	.word	0x40003800
 800190c:	40021000 	.word	0x40021000
 8001910:	48000400 	.word	0x48000400

08001914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191a:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <HAL_MspInit+0x50>)
 800191c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800191e:	4a11      	ldr	r2, [pc, #68]	@ (8001964 <HAL_MspInit+0x50>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6613      	str	r3, [r2, #96]	@ 0x60
 8001926:	4b0f      	ldr	r3, [pc, #60]	@ (8001964 <HAL_MspInit+0x50>)
 8001928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <HAL_MspInit+0x50>)
 8001934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001936:	4a0b      	ldr	r2, [pc, #44]	@ (8001964 <HAL_MspInit+0x50>)
 8001938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800193c:	6593      	str	r3, [r2, #88]	@ 0x58
 800193e:	4b09      	ldr	r3, [pc, #36]	@ (8001964 <HAL_MspInit+0x50>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001946:	603b      	str	r3, [r7, #0]
 8001948:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800194a:	2200      	movs	r2, #0
 800194c:	210f      	movs	r1, #15
 800194e:	f06f 0001 	mvn.w	r0, #1
 8001952:	f000 ff04 	bl	800275e <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001956:	f001 fc19 	bl	800318c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40021000 	.word	0x40021000

08001968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <NMI_Handler+0x4>

08001970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <HardFault_Handler+0x4>

08001978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <MemManage_Handler+0x4>

08001980 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <BusFault_Handler+0x4>

08001988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <UsageFault_Handler+0x4>

08001990 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a2:	f000 fde3 	bl	800256c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80019a6:	f006 f9b5 	bl	8007d14 <xTaskGetSchedulerState>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d001      	beq.n	80019b4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80019b0:	f006 fcd2 	bl	8008358 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAPTEUR_G_Pin);
 80019bc:	2001      	movs	r0, #1
 80019be:	f001 fb29 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAPTEUR_D_Pin);
 80019ca:	2002      	movs	r0, #2
 80019cc:	f001 fb22 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80019d8:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <DMA1_Channel1_IRQHandler+0x10>)
 80019da:	f001 f818 	bl	8002a0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20001d44 	.word	0x20001d44

080019e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
	//printf("yeah\r\n");
	//BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	//vTaskNotifyGiveFromISR(xHandleETAT, &xHigherPriorityTaskWoken);
	//portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACC_Pin);
 80019ec:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80019f0:	f001 fb10 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT2_ACC_Pin);
 80019f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80019f8:	f001 fb0c 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_kill>:

int _kill(int pid, int sig)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a1a:	f008 f9ed 	bl	8009df8 <__errno>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2216      	movs	r2, #22
 8001a22:	601a      	str	r2, [r3, #0]
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_exit>:

void _exit (int status)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ffe7 	bl	8001a10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a42:	bf00      	nop
 8001a44:	e7fd      	b.n	8001a42 <_exit+0x12>

08001a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e00a      	b.n	8001a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a58:	f3af 8000 	nop.w
 8001a5c:	4601      	mov	r1, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	60ba      	str	r2, [r7, #8]
 8001a64:	b2ca      	uxtb	r2, r1
 8001a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	dbf0      	blt.n	8001a58 <_read+0x12>
  }

  return len;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e009      	b.n	8001aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	60ba      	str	r2, [r7, #8]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff fc0e 	bl	80012bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	dbf1      	blt.n	8001a92 <_write+0x12>
  }
  return len;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_close>:

int _close(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_isatty>:

int _isatty(int file)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f008 f952 	bl	8009df8 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20008000 	.word	0x20008000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	20001ae8 	.word	0x20001ae8
 8001b88:	20004758 	.word	0x20004758

08001b8c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <SystemInit+0x20>)
 8001b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b96:	4a05      	ldr	r2, [pc, #20]	@ (8001bac <SystemInit+0x20>)
 8001b98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b098      	sub	sp, #96	@ 0x60
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bc2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]
 8001bd0:	611a      	str	r2, [r3, #16]
 8001bd2:	615a      	str	r2, [r3, #20]
 8001bd4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	2234      	movs	r2, #52	@ 0x34
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f008 f8b9 	bl	8009d54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001be2:	4b40      	ldr	r3, [pc, #256]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001be4:	4a40      	ldr	r2, [pc, #256]	@ (8001ce8 <MX_TIM1_Init+0x138>)
 8001be6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001be8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001bea:	220f      	movs	r2, #15
 8001bec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bee:	4b3d      	ldr	r3, [pc, #244]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39;
 8001bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001bf6:	2227      	movs	r2, #39	@ 0x27
 8001bf8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bfa:	4b3a      	ldr	r3, [pc, #232]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c00:	4b38      	ldr	r3, [pc, #224]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c06:	4b37      	ldr	r3, [pc, #220]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c0c:	4835      	ldr	r0, [pc, #212]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001c0e:	f003 f91d 	bl	8004e4c <HAL_TIM_PWM_Init>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001c18:	f7ff fdf4 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c20:	2300      	movs	r3, #0
 8001c22:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c28:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	482d      	ldr	r0, [pc, #180]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001c30:	f003 ffd6 	bl	8005be0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001c3a:	f7ff fde3 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c3e:	2360      	movs	r3, #96	@ 0x60
 8001c40:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c46:	2300      	movs	r3, #0
 8001c48:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c5a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c5e:	2200      	movs	r2, #0
 8001c60:	4619      	mov	r1, r3
 8001c62:	4820      	ldr	r0, [pc, #128]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001c64:	f003 faf0 	bl	8005248 <HAL_TIM_PWM_ConfigChannel>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001c6e:	f7ff fdc9 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c72:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c76:	2204      	movs	r2, #4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	481a      	ldr	r0, [pc, #104]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001c7c:	f003 fae4 	bl	8005248 <HAL_TIM_PWM_ConfigChannel>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8001c86:	f7ff fdbd 	bl	8001804 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ca2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001cb0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001cc8:	f004 f80c 	bl	8005ce4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001cd2:	f7ff fd97 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cd6:	4803      	ldr	r0, [pc, #12]	@ (8001ce4 <MX_TIM1_Init+0x134>)
 8001cd8:	f000 f9ec 	bl	80020b4 <HAL_TIM_MspPostInit>

}
 8001cdc:	bf00      	nop
 8001cde:	3760      	adds	r7, #96	@ 0x60
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20001aec 	.word	0x20001aec
 8001ce8:	40012c00 	.word	0x40012c00

08001cec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	@ 0x28
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cfe:	463b      	mov	r3, r7
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
 8001d0c:	615a      	str	r2, [r3, #20]
 8001d0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d10:	4b27      	ldr	r3, [pc, #156]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8001d18:	4b25      	ldr	r3, [pc, #148]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1e:	4b24      	ldr	r3, [pc, #144]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39;
 8001d24:	4b22      	ldr	r3, [pc, #136]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d26:	2227      	movs	r2, #39	@ 0x27
 8001d28:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d2a:	4b21      	ldr	r3, [pc, #132]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d30:	4b1f      	ldr	r3, [pc, #124]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d36:	481e      	ldr	r0, [pc, #120]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d38:	f003 f888 	bl	8004e4c <HAL_TIM_PWM_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001d42:	f7ff fd5f 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d4e:	f107 031c 	add.w	r3, r7, #28
 8001d52:	4619      	mov	r1, r3
 8001d54:	4816      	ldr	r0, [pc, #88]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d56:	f003 ff43 	bl	8005be0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001d60:	f7ff fd50 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d64:	2360      	movs	r3, #96	@ 0x60
 8001d66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d74:	463b      	mov	r3, r7
 8001d76:	2200      	movs	r2, #0
 8001d78:	4619      	mov	r1, r3
 8001d7a:	480d      	ldr	r0, [pc, #52]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d7c:	f003 fa64 	bl	8005248 <HAL_TIM_PWM_ConfigChannel>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001d86:	f7ff fd3d 	bl	8001804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d8a:	463b      	mov	r3, r7
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4807      	ldr	r0, [pc, #28]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001d92:	f003 fa59 	bl	8005248 <HAL_TIM_PWM_ConfigChannel>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001d9c:	f7ff fd32 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001da0:	4803      	ldr	r0, [pc, #12]	@ (8001db0 <MX_TIM2_Init+0xc4>)
 8001da2:	f000 f987 	bl	80020b4 <HAL_TIM_MspPostInit>

}
 8001da6:	bf00      	nop
 8001da8:	3728      	adds	r7, #40	@ 0x28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20001b38 	.word	0x20001b38

08001db4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08c      	sub	sp, #48	@ 0x30
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	2224      	movs	r2, #36	@ 0x24
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f007 ffc6 	bl	8009d54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc8:	463b      	mov	r3, r7
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	605a      	str	r2, [r3, #4]
 8001dd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dd2:	4b21      	ldr	r3, [pc, #132]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001dd4:	4a21      	ldr	r2, [pc, #132]	@ (8001e5c <MX_TIM3_Init+0xa8>)
 8001dd6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dde:	4b1e      	ldr	r3, [pc, #120]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001de4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001de6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dec:	4b1a      	ldr	r3, [pc, #104]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df2:	4b19      	ldr	r3, [pc, #100]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e00:	2301      	movs	r3, #1
 8001e02:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e10:	2301      	movs	r3, #1
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	4619      	mov	r1, r3
 8001e22:	480d      	ldr	r0, [pc, #52]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001e24:	f003 f96a 	bl	80050fc <HAL_TIM_Encoder_Init>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001e2e:	f7ff fce9 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e32:	2300      	movs	r3, #0
 8001e34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4806      	ldr	r0, [pc, #24]	@ (8001e58 <MX_TIM3_Init+0xa4>)
 8001e40:	f003 fece 	bl	8005be0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001e4a:	f7ff fcdb 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	3730      	adds	r7, #48	@ 0x30
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20001b84 	.word	0x20001b84
 8001e5c:	40000400 	.word	0x40000400

08001e60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b094      	sub	sp, #80	@ 0x50
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e6a:	2224      	movs	r2, #36	@ 0x24
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f007 ff70 	bl	8009d54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e74:	f107 0320 	add.w	r3, r7, #32
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]
 8001e88:	609a      	str	r2, [r3, #8]
 8001e8a:	60da      	str	r2, [r3, #12]
 8001e8c:	611a      	str	r2, [r3, #16]
 8001e8e:	615a      	str	r2, [r3, #20]
 8001e90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e92:	4b30      	ldr	r3, [pc, #192]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001e94:	4a30      	ldr	r2, [pc, #192]	@ (8001f58 <MX_TIM4_Init+0xf8>)
 8001e96:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001e98:	4b2e      	ldr	r3, [pc, #184]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001ea6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001eaa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eac:	4b29      	ldr	r3, [pc, #164]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb2:	4b28      	ldr	r3, [pc, #160]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001eb8:	4826      	ldr	r0, [pc, #152]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001eba:	f002 ffc7 	bl	8004e4c <HAL_TIM_PWM_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001ec4:	f7ff fc9e 	bl	8001804 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC1Filter = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001edc:	2300      	movs	r3, #0
 8001ede:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.IC2Filter = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001eec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4818      	ldr	r0, [pc, #96]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001ef4:	f003 f902 	bl	80050fc <HAL_TIM_Encoder_Init>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8001efe:	f7ff fc81 	bl	8001804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f02:	2300      	movs	r3, #0
 8001f04:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f06:	2300      	movs	r3, #0
 8001f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f0a:	f107 0320 	add.w	r3, r7, #32
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4810      	ldr	r0, [pc, #64]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001f12:	f003 fe65 	bl	8005be0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8001f1c:	f7ff fc72 	bl	8001804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f20:	2360      	movs	r3, #96	@ 0x60
 8001f22:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f30:	1d3b      	adds	r3, r7, #4
 8001f32:	220c      	movs	r2, #12
 8001f34:	4619      	mov	r1, r3
 8001f36:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001f38:	f003 f986 	bl	8005248 <HAL_TIM_PWM_ConfigChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8001f42:	f7ff fc5f 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f46:	4803      	ldr	r0, [pc, #12]	@ (8001f54 <MX_TIM4_Init+0xf4>)
 8001f48:	f000 f8b4 	bl	80020b4 <HAL_TIM_MspPostInit>

}
 8001f4c:	bf00      	nop
 8001f4e:	3750      	adds	r7, #80	@ 0x50
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20001bd0 	.word	0x20001bd0
 8001f58:	40000800 	.word	0x40000800

08001f5c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08c      	sub	sp, #48	@ 0x30
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a2a      	ldr	r2, [pc, #168]	@ (8002024 <HAL_TIM_PWM_MspInit+0xc8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d10c      	bne.n	8001f98 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f82:	4a29      	ldr	r2, [pc, #164]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001f84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f88:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f8a:	4b27      	ldr	r3, [pc, #156]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f92:	61bb      	str	r3, [r7, #24]
 8001f94:	69bb      	ldr	r3, [r7, #24]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001f96:	e040      	b.n	800201a <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM2)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fa0:	d10c      	bne.n	8001fbc <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fa2:	4b21      	ldr	r3, [pc, #132]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa6:	4a20      	ldr	r2, [pc, #128]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fae:	4b1e      	ldr	r3, [pc, #120]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	697b      	ldr	r3, [r7, #20]
}
 8001fba:	e02e      	b.n	800201a <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM4)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a1a      	ldr	r2, [pc, #104]	@ (800202c <HAL_TIM_PWM_MspInit+0xd0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d129      	bne.n	800201a <HAL_TIM_PWM_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fc6:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fca:	4a17      	ldr	r2, [pc, #92]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fcc:	f043 0304 	orr.w	r3, r3, #4
 8001fd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fd2:	4b15      	ldr	r3, [pc, #84]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe2:	4a11      	ldr	r2, [pc, #68]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fea:	4b0f      	ldr	r3, [pc, #60]	@ (8002028 <HAL_TIM_PWM_MspInit+0xcc>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ff6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002004:	2300      	movs	r3, #0
 8002006:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002008:	230a      	movs	r3, #10
 800200a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200c:	f107 031c 	add.w	r3, r7, #28
 8002010:	4619      	mov	r1, r3
 8002012:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002016:	f000 fe49 	bl	8002cac <HAL_GPIO_Init>
}
 800201a:	bf00      	nop
 800201c:	3730      	adds	r7, #48	@ 0x30
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40021000 	.word	0x40021000
 800202c:	40000800 	.word	0x40000800

08002030 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08a      	sub	sp, #40	@ 0x28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a17      	ldr	r2, [pc, #92]	@ (80020ac <HAL_TIM_Encoder_MspInit+0x7c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d128      	bne.n	80020a4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002052:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	4a16      	ldr	r2, [pc, #88]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002058:	f043 0302 	orr.w	r3, r3, #2
 800205c:	6593      	str	r3, [r2, #88]	@ 0x58
 800205e:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800206a:	4b11      	ldr	r3, [pc, #68]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x80>)
 800206c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206e:	4a10      	ldr	r2, [pc, #64]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002076:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002082:	2350      	movs	r3, #80	@ 0x50
 8002084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002092:	2302      	movs	r3, #2
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a0:	f000 fe04 	bl	8002cac <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020a4:	bf00      	nop
 80020a6:	3728      	adds	r7, #40	@ 0x28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40000400 	.word	0x40000400
 80020b0:	40021000 	.word	0x40021000

080020b4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a35      	ldr	r2, [pc, #212]	@ (80021a8 <HAL_TIM_MspPostInit+0xf4>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d11e      	bne.n	8002114 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	4b35      	ldr	r3, [pc, #212]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 80020d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020da:	4a34      	ldr	r2, [pc, #208]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e2:	4b32      	ldr	r3, [pc, #200]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 80020e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f4:	2302      	movs	r3, #2
 80020f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002100:	2306      	movs	r3, #6
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800210e:	f000 fdcd 	bl	8002cac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002112:	e044      	b.n	800219e <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM2)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800211c:	d11d      	bne.n	800215a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	4b23      	ldr	r3, [pc, #140]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	4a22      	ldr	r2, [pc, #136]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212a:	4b20      	ldr	r3, [pc, #128]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002136:	2303      	movs	r3, #3
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002146:	2301      	movs	r3, #1
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214a:	f107 0314 	add.w	r3, r7, #20
 800214e:	4619      	mov	r1, r3
 8002150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002154:	f000 fdaa 	bl	8002cac <HAL_GPIO_Init>
}
 8002158:	e021      	b.n	800219e <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM4)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a14      	ldr	r2, [pc, #80]	@ (80021b0 <HAL_TIM_MspPostInit+0xfc>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d11c      	bne.n	800219e <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002164:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 8002166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002168:	4a10      	ldr	r2, [pc, #64]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 800216a:	f043 0302 	orr.w	r3, r3, #2
 800216e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002170:	4b0e      	ldr	r3, [pc, #56]	@ (80021ac <HAL_TIM_MspPostInit+0xf8>)
 8002172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM4_CH4_M_SCTR_LIDAR_Pin;
 800217c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800218e:	2302      	movs	r3, #2
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TIM4_CH4_M_SCTR_LIDAR_GPIO_Port, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	4806      	ldr	r0, [pc, #24]	@ (80021b4 <HAL_TIM_MspPostInit+0x100>)
 800219a:	f000 fd87 	bl	8002cac <HAL_GPIO_Init>
}
 800219e:	bf00      	nop
 80021a0:	3728      	adds	r7, #40	@ 0x28
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40012c00 	.word	0x40012c00
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40000800 	.word	0x40000800
 80021b4:	48000400 	.word	0x48000400

080021b8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021bc:	4b22      	ldr	r3, [pc, #136]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021be:	4a23      	ldr	r2, [pc, #140]	@ (800224c <MX_USART2_UART_Init+0x94>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ee:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021f4:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002200:	4811      	ldr	r0, [pc, #68]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002202:	f003 fdfb 	bl	8005dfc <HAL_UART_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800220c:	f7ff fafa 	bl	8001804 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002210:	2100      	movs	r1, #0
 8002212:	480d      	ldr	r0, [pc, #52]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002214:	f004 fe47 	bl	8006ea6 <HAL_UARTEx_SetTxFifoThreshold>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800221e:	f7ff faf1 	bl	8001804 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002222:	2100      	movs	r1, #0
 8002224:	4808      	ldr	r0, [pc, #32]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002226:	f004 fe7c 	bl	8006f22 <HAL_UARTEx_SetRxFifoThreshold>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002230:	f7ff fae8 	bl	8001804 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002234:	4804      	ldr	r0, [pc, #16]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002236:	f004 fdfd 	bl	8006e34 <HAL_UARTEx_DisableFifoMode>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002240:	f7ff fae0 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20001c1c 	.word	0x20001c1c
 800224c:	40004400 	.word	0x40004400

08002250 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002254:	4b22      	ldr	r3, [pc, #136]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002256:	4a23      	ldr	r2, [pc, #140]	@ (80022e4 <MX_USART3_UART_Init+0x94>)
 8002258:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 128000;
 800225a:	4b21      	ldr	r3, [pc, #132]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 800225c:	f44f 32fa 	mov.w	r2, #128000	@ 0x1f400
 8002260:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002262:	4b1f      	ldr	r3, [pc, #124]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002268:	4b1d      	ldr	r3, [pc, #116]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 800226a:	2200      	movs	r2, #0
 800226c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800226e:	4b1c      	ldr	r3, [pc, #112]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002274:	4b1a      	ldr	r3, [pc, #104]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002276:	220c      	movs	r2, #12
 8002278:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227a:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 800227c:	2200      	movs	r2, #0
 800227e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002280:	4b17      	ldr	r3, [pc, #92]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002282:	2200      	movs	r2, #0
 8002284:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002286:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002288:	2200      	movs	r2, #0
 800228a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 800228e:	2200      	movs	r2, #0
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002292:	4b13      	ldr	r3, [pc, #76]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 8002294:	2200      	movs	r2, #0
 8002296:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002298:	4811      	ldr	r0, [pc, #68]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 800229a:	f003 fdaf 	bl	8005dfc <HAL_UART_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80022a4:	f7ff faae 	bl	8001804 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022a8:	2100      	movs	r1, #0
 80022aa:	480d      	ldr	r0, [pc, #52]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 80022ac:	f004 fdfb 	bl	8006ea6 <HAL_UARTEx_SetTxFifoThreshold>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80022b6:	f7ff faa5 	bl	8001804 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022ba:	2100      	movs	r1, #0
 80022bc:	4808      	ldr	r0, [pc, #32]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 80022be:	f004 fe30 	bl	8006f22 <HAL_UARTEx_SetRxFifoThreshold>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80022c8:	f7ff fa9c 	bl	8001804 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80022cc:	4804      	ldr	r0, [pc, #16]	@ (80022e0 <MX_USART3_UART_Init+0x90>)
 80022ce:	f004 fdb1 	bl	8006e34 <HAL_UARTEx_DisableFifoMode>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80022d8:	f7ff fa94 	bl	8001804 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20001cb0 	.word	0x20001cb0
 80022e4:	40004800 	.word	0x40004800

080022e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b09c      	sub	sp, #112	@ 0x70
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002300:	f107 0318 	add.w	r3, r7, #24
 8002304:	2244      	movs	r2, #68	@ 0x44
 8002306:	2100      	movs	r1, #0
 8002308:	4618      	mov	r0, r3
 800230a:	f007 fd23 	bl	8009d54 <memset>
  if(uartHandle->Instance==USART2)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a52      	ldr	r2, [pc, #328]	@ (800245c <HAL_UART_MspInit+0x174>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d137      	bne.n	8002388 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002318:	2302      	movs	r3, #2
 800231a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800231c:	2300      	movs	r3, #0
 800231e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002320:	f107 0318 	add.w	r3, r7, #24
 8002324:	4618      	mov	r0, r3
 8002326:	f001 fc6b 	bl	8003c00 <HAL_RCCEx_PeriphCLKConfig>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002330:	f7ff fa68 	bl	8001804 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002334:	4b4a      	ldr	r3, [pc, #296]	@ (8002460 <HAL_UART_MspInit+0x178>)
 8002336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002338:	4a49      	ldr	r2, [pc, #292]	@ (8002460 <HAL_UART_MspInit+0x178>)
 800233a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800233e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002340:	4b47      	ldr	r3, [pc, #284]	@ (8002460 <HAL_UART_MspInit+0x178>)
 8002342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234c:	4b44      	ldr	r3, [pc, #272]	@ (8002460 <HAL_UART_MspInit+0x178>)
 800234e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002350:	4a43      	ldr	r2, [pc, #268]	@ (8002460 <HAL_UART_MspInit+0x178>)
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002358:	4b41      	ldr	r3, [pc, #260]	@ (8002460 <HAL_UART_MspInit+0x178>)
 800235a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002364:	230c      	movs	r3, #12
 8002366:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002368:	2302      	movs	r3, #2
 800236a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2300      	movs	r3, #0
 8002372:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002374:	2307      	movs	r3, #7
 8002376:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800237c:	4619      	mov	r1, r3
 800237e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002382:	f000 fc93 	bl	8002cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002386:	e065      	b.n	8002454 <HAL_UART_MspInit+0x16c>
  else if(uartHandle->Instance==USART3)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a35      	ldr	r2, [pc, #212]	@ (8002464 <HAL_UART_MspInit+0x17c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d160      	bne.n	8002454 <HAL_UART_MspInit+0x16c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002392:	2304      	movs	r3, #4
 8002394:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002396:	2300      	movs	r3, #0
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800239a:	f107 0318 	add.w	r3, r7, #24
 800239e:	4618      	mov	r0, r3
 80023a0:	f001 fc2e 	bl	8003c00 <HAL_RCCEx_PeriphCLKConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80023aa:	f7ff fa2b 	bl	8001804 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80023ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002460 <HAL_UART_MspInit+0x178>)
 80023b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b2:	4a2b      	ldr	r2, [pc, #172]	@ (8002460 <HAL_UART_MspInit+0x178>)
 80023b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ba:	4b29      	ldr	r3, [pc, #164]	@ (8002460 <HAL_UART_MspInit+0x178>)
 80023bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c6:	4b26      	ldr	r3, [pc, #152]	@ (8002460 <HAL_UART_MspInit+0x178>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ca:	4a25      	ldr	r2, [pc, #148]	@ (8002460 <HAL_UART_MspInit+0x178>)
 80023cc:	f043 0302 	orr.w	r3, r3, #2
 80023d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023d2:	4b23      	ldr	r3, [pc, #140]	@ (8002460 <HAL_UART_MspInit+0x178>)
 80023d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART3_TX_LIDAR_Pin|USART3_RX_LIDAR_Pin;
 80023de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80023e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e4:	2302      	movs	r3, #2
 80023e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ec:	2300      	movs	r3, #0
 80023ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023f0:	2307      	movs	r3, #7
 80023f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80023f8:	4619      	mov	r1, r3
 80023fa:	481b      	ldr	r0, [pc, #108]	@ (8002468 <HAL_UART_MspInit+0x180>)
 80023fc:	f000 fc56 	bl	8002cac <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8002400:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002402:	4a1b      	ldr	r2, [pc, #108]	@ (8002470 <HAL_UART_MspInit+0x188>)
 8002404:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002406:	4b19      	ldr	r3, [pc, #100]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002408:	221c      	movs	r2, #28
 800240a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800240c:	4b17      	ldr	r3, [pc, #92]	@ (800246c <HAL_UART_MspInit+0x184>)
 800240e:	2200      	movs	r2, #0
 8002410:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002412:	4b16      	ldr	r3, [pc, #88]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002414:	2200      	movs	r2, #0
 8002416:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002418:	4b14      	ldr	r3, [pc, #80]	@ (800246c <HAL_UART_MspInit+0x184>)
 800241a:	2280      	movs	r2, #128	@ 0x80
 800241c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800241e:	4b13      	ldr	r3, [pc, #76]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002420:	2200      	movs	r2, #0
 8002422:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002424:	4b11      	ldr	r3, [pc, #68]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002426:	2200      	movs	r2, #0
 8002428:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800242a:	4b10      	ldr	r3, [pc, #64]	@ (800246c <HAL_UART_MspInit+0x184>)
 800242c:	2220      	movs	r2, #32
 800242e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002430:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002432:	2200      	movs	r2, #0
 8002434:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002436:	480d      	ldr	r0, [pc, #52]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002438:	f000 f9c6 	bl	80027c8 <HAL_DMA_Init>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_UART_MspInit+0x15e>
      Error_Handler();
 8002442:	f7ff f9df 	bl	8001804 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a08      	ldr	r2, [pc, #32]	@ (800246c <HAL_UART_MspInit+0x184>)
 800244a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800244e:	4a07      	ldr	r2, [pc, #28]	@ (800246c <HAL_UART_MspInit+0x184>)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002454:	bf00      	nop
 8002456:	3770      	adds	r7, #112	@ 0x70
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40004400 	.word	0x40004400
 8002460:	40021000 	.word	0x40021000
 8002464:	40004800 	.word	0x40004800
 8002468:	48000400 	.word	0x48000400
 800246c:	20001d44 	.word	0x20001d44
 8002470:	40020008 	.word	0x40020008

08002474 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002474:	480d      	ldr	r0, [pc, #52]	@ (80024ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002476:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002478:	f7ff fb88 	bl	8001b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800247c:	480c      	ldr	r0, [pc, #48]	@ (80024b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800247e:	490d      	ldr	r1, [pc, #52]	@ (80024b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002480:	4a0d      	ldr	r2, [pc, #52]	@ (80024b8 <LoopForever+0xe>)
  movs r3, #0
 8002482:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002484:	e002      	b.n	800248c <LoopCopyDataInit>

08002486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800248a:	3304      	adds	r3, #4

0800248c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800248c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800248e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002490:	d3f9      	bcc.n	8002486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002492:	4a0a      	ldr	r2, [pc, #40]	@ (80024bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002494:	4c0a      	ldr	r4, [pc, #40]	@ (80024c0 <LoopForever+0x16>)
  movs r3, #0
 8002496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002498:	e001      	b.n	800249e <LoopFillZerobss>

0800249a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800249a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800249c:	3204      	adds	r2, #4

0800249e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800249e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a0:	d3fb      	bcc.n	800249a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80024a2:	f007 fcaf 	bl	8009e04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024a6:	f7ff f823 	bl	80014f0 <main>

080024aa <LoopForever>:

LoopForever:
    b LoopForever
 80024aa:	e7fe      	b.n	80024aa <LoopForever>
  ldr   r0, =_estack
 80024ac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80024b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024b4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80024b8:	0800d9e0 	.word	0x0800d9e0
  ldr r2, =_sbss
 80024bc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80024c0:	20004758 	.word	0x20004758

080024c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024c4:	e7fe      	b.n	80024c4 <ADC1_2_IRQHandler>

080024c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d0:	2003      	movs	r0, #3
 80024d2:	f000 f939 	bl	8002748 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024d6:	200f      	movs	r0, #15
 80024d8:	f000 f80e 	bl	80024f8 <HAL_InitTick>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	e001      	b.n	80024ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024e8:	f7ff fa14 	bl	8001914 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ec:	79fb      	ldrb	r3, [r7, #7]

}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002504:	4b16      	ldr	r3, [pc, #88]	@ (8002560 <HAL_InitTick+0x68>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d022      	beq.n	8002552 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800250c:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <HAL_InitTick+0x6c>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <HAL_InitTick+0x68>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002518:	fbb1 f3f3 	udiv	r3, r1, r3
 800251c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002520:	4618      	mov	r0, r3
 8002522:	f000 f944 	bl	80027ae <HAL_SYSTICK_Config>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10f      	bne.n	800254c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b0f      	cmp	r3, #15
 8002530:	d809      	bhi.n	8002546 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002532:	2200      	movs	r2, #0
 8002534:	6879      	ldr	r1, [r7, #4]
 8002536:	f04f 30ff 	mov.w	r0, #4294967295
 800253a:	f000 f910 	bl	800275e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800253e:	4a0a      	ldr	r2, [pc, #40]	@ (8002568 <HAL_InitTick+0x70>)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6013      	str	r3, [r2, #0]
 8002544:	e007      	b.n	8002556 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
 800254a:	e004      	b.n	8002556 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
 8002550:	e001      	b.n	8002556 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002556:	7bfb      	ldrb	r3, [r7, #15]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000008 	.word	0x20000008
 8002564:	20000000 	.word	0x20000000
 8002568:	20000004 	.word	0x20000004

0800256c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_IncTick+0x1c>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b05      	ldr	r3, [pc, #20]	@ (800258c <HAL_IncTick+0x20>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4413      	add	r3, r2
 800257a:	4a03      	ldr	r2, [pc, #12]	@ (8002588 <HAL_IncTick+0x1c>)
 800257c:	6013      	str	r3, [r2, #0]
}
 800257e:	bf00      	nop
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	20001da4 	.word	0x20001da4
 800258c:	20000008 	.word	0x20000008

08002590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return uwTick;
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_GetTick+0x14>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20001da4 	.word	0x20001da4

080025a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b8:	4b0c      	ldr	r3, [pc, #48]	@ (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c4:	4013      	ands	r3, r2
 80025c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025da:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	60d3      	str	r3, [r2, #12]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f4:	4b04      	ldr	r3, [pc, #16]	@ (8002608 <__NVIC_GetPriorityGrouping+0x18>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	0a1b      	lsrs	r3, r3, #8
 80025fa:	f003 0307 	and.w	r3, r3, #7
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	db0b      	blt.n	8002636 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	4907      	ldr	r1, [pc, #28]	@ (8002644 <__NVIC_EnableIRQ+0x38>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	095b      	lsrs	r3, r3, #5
 800262c:	2001      	movs	r0, #1
 800262e:	fa00 f202 	lsl.w	r2, r0, r2
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000e100 	.word	0xe000e100

08002648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	6039      	str	r1, [r7, #0]
 8002652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002658:	2b00      	cmp	r3, #0
 800265a:	db0a      	blt.n	8002672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	b2da      	uxtb	r2, r3
 8002660:	490c      	ldr	r1, [pc, #48]	@ (8002694 <__NVIC_SetPriority+0x4c>)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	0112      	lsls	r2, r2, #4
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	440b      	add	r3, r1
 800266c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002670:	e00a      	b.n	8002688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	b2da      	uxtb	r2, r3
 8002676:	4908      	ldr	r1, [pc, #32]	@ (8002698 <__NVIC_SetPriority+0x50>)
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	f003 030f 	and.w	r3, r3, #15
 800267e:	3b04      	subs	r3, #4
 8002680:	0112      	lsls	r2, r2, #4
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	440b      	add	r3, r1
 8002686:	761a      	strb	r2, [r3, #24]
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000e100 	.word	0xe000e100
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269c:	b480      	push	{r7}
 800269e:	b089      	sub	sp, #36	@ 0x24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f1c3 0307 	rsb	r3, r3, #7
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	bf28      	it	cs
 80026ba:	2304      	movcs	r3, #4
 80026bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3304      	adds	r3, #4
 80026c2:	2b06      	cmp	r3, #6
 80026c4:	d902      	bls.n	80026cc <NVIC_EncodePriority+0x30>
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	3b03      	subs	r3, #3
 80026ca:	e000      	b.n	80026ce <NVIC_EncodePriority+0x32>
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	f04f 32ff 	mov.w	r2, #4294967295
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43da      	mvns	r2, r3
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	401a      	ands	r2, r3
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e4:	f04f 31ff 	mov.w	r1, #4294967295
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	fa01 f303 	lsl.w	r3, r1, r3
 80026ee:	43d9      	mvns	r1, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	4313      	orrs	r3, r2
         );
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3724      	adds	r7, #36	@ 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3b01      	subs	r3, #1
 8002710:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002714:	d301      	bcc.n	800271a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002716:	2301      	movs	r3, #1
 8002718:	e00f      	b.n	800273a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800271a:	4a0a      	ldr	r2, [pc, #40]	@ (8002744 <SysTick_Config+0x40>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002722:	210f      	movs	r1, #15
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	f7ff ff8e 	bl	8002648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <SysTick_Config+0x40>)
 800272e:	2200      	movs	r2, #0
 8002730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002732:	4b04      	ldr	r3, [pc, #16]	@ (8002744 <SysTick_Config+0x40>)
 8002734:	2207      	movs	r2, #7
 8002736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	e000e010 	.word	0xe000e010

08002748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f7ff ff29 	bl	80025a8 <__NVIC_SetPriorityGrouping>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b086      	sub	sp, #24
 8002762:	af00      	add	r7, sp, #0
 8002764:	4603      	mov	r3, r0
 8002766:	60b9      	str	r1, [r7, #8]
 8002768:	607a      	str	r2, [r7, #4]
 800276a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800276c:	f7ff ff40 	bl	80025f0 <__NVIC_GetPriorityGrouping>
 8002770:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68b9      	ldr	r1, [r7, #8]
 8002776:	6978      	ldr	r0, [r7, #20]
 8002778:	f7ff ff90 	bl	800269c <NVIC_EncodePriority>
 800277c:	4602      	mov	r2, r0
 800277e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff ff5f 	bl	8002648 <__NVIC_SetPriority>
}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b082      	sub	sp, #8
 8002796:	af00      	add	r7, sp, #0
 8002798:	4603      	mov	r3, r0
 800279a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800279c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff ff33 	bl	800260c <__NVIC_EnableIRQ>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff ffa4 	bl	8002704 <SysTick_Config>
 80027bc:	4603      	mov	r3, r0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e08d      	b.n	80028f6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	4b47      	ldr	r3, [pc, #284]	@ (8002900 <HAL_DMA_Init+0x138>)
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d80f      	bhi.n	8002806 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	4b45      	ldr	r3, [pc, #276]	@ (8002904 <HAL_DMA_Init+0x13c>)
 80027ee:	4413      	add	r3, r2
 80027f0:	4a45      	ldr	r2, [pc, #276]	@ (8002908 <HAL_DMA_Init+0x140>)
 80027f2:	fba2 2303 	umull	r2, r3, r2, r3
 80027f6:	091b      	lsrs	r3, r3, #4
 80027f8:	009a      	lsls	r2, r3, #2
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a42      	ldr	r2, [pc, #264]	@ (800290c <HAL_DMA_Init+0x144>)
 8002802:	641a      	str	r2, [r3, #64]	@ 0x40
 8002804:	e00e      	b.n	8002824 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	4b40      	ldr	r3, [pc, #256]	@ (8002910 <HAL_DMA_Init+0x148>)
 800280e:	4413      	add	r3, r2
 8002810:	4a3d      	ldr	r2, [pc, #244]	@ (8002908 <HAL_DMA_Init+0x140>)
 8002812:	fba2 2303 	umull	r2, r3, r2, r3
 8002816:	091b      	lsrs	r3, r3, #4
 8002818:	009a      	lsls	r2, r3, #2
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a3c      	ldr	r2, [pc, #240]	@ (8002914 <HAL_DMA_Init+0x14c>)
 8002822:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800283a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800283e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002848:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002854:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002860:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f9b6 	bl	8002be8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002884:	d102      	bne.n	800288c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80028a0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d010      	beq.n	80028cc <HAL_DMA_Init+0x104>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d80c      	bhi.n	80028cc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f9d6 	bl	8002c64 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	e008      	b.n	80028de <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40020407 	.word	0x40020407
 8002904:	bffdfff8 	.word	0xbffdfff8
 8002908:	cccccccd 	.word	0xcccccccd
 800290c:	40020000 	.word	0x40020000
 8002910:	bffdfbf8 	.word	0xbffdfbf8
 8002914:	40020400 	.word	0x40020400

08002918 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_DMA_Start_IT+0x20>
 8002934:	2302      	movs	r3, #2
 8002936:	e066      	b.n	8002a06 <HAL_DMA_Start_IT+0xee>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d155      	bne.n	80029f8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0201 	bic.w	r2, r2, #1
 8002968:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	68b9      	ldr	r1, [r7, #8]
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 f8fb 	bl	8002b6c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	2b00      	cmp	r3, #0
 800297c:	d008      	beq.n	8002990 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f042 020e 	orr.w	r2, r2, #14
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	e00f      	b.n	80029b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0204 	bic.w	r2, r2, #4
 800299e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 020a 	orr.w	r2, r2, #10
 80029ae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d007      	beq.n	80029ce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029cc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d007      	beq.n	80029e6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029e4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f042 0201 	orr.w	r2, r2, #1
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	e005      	b.n	8002a04 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a00:	2302      	movs	r3, #2
 8002a02:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a04:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	f003 031f 	and.w	r3, r3, #31
 8002a2e:	2204      	movs	r2, #4
 8002a30:	409a      	lsls	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d026      	beq.n	8002a88 <HAL_DMA_IRQHandler+0x7a>
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d021      	beq.n	8002a88 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0320 	and.w	r3, r3, #32
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d107      	bne.n	8002a62 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0204 	bic.w	r2, r2, #4
 8002a60:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	f003 021f 	and.w	r2, r3, #31
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	2104      	movs	r1, #4
 8002a70:	fa01 f202 	lsl.w	r2, r1, r2
 8002a74:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d071      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a86:	e06c      	b.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8c:	f003 031f 	and.w	r3, r3, #31
 8002a90:	2202      	movs	r2, #2
 8002a92:	409a      	lsls	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d02e      	beq.n	8002afa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d029      	beq.n	8002afa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10b      	bne.n	8002acc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 020a 	bic.w	r2, r2, #10
 8002ac2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad0:	f003 021f 	and.w	r2, r3, #31
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	2102      	movs	r1, #2
 8002ada:	fa01 f202 	lsl.w	r2, r1, r2
 8002ade:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d038      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002af8:	e033      	b.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afe:	f003 031f 	and.w	r3, r3, #31
 8002b02:	2208      	movs	r2, #8
 8002b04:	409a      	lsls	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d02a      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d025      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 020e 	bic.w	r2, r2, #14
 8002b26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2c:	f003 021f 	and.w	r2, r3, #31
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b34:	2101      	movs	r1, #1
 8002b36:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d004      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002b62:	bf00      	nop
 8002b64:	bf00      	nop
}
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
 8002b78:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b82:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d004      	beq.n	8002b96 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b94:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9a:	f003 021f 	and.w	r2, r3, #31
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	2b10      	cmp	r3, #16
 8002bb8:	d108      	bne.n	8002bcc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bca:	e007      	b.n	8002bdc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	60da      	str	r2, [r3, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4b16      	ldr	r3, [pc, #88]	@ (8002c50 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d802      	bhi.n	8002c02 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002bfc:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	e001      	b.n	8002c06 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002c02:	4b15      	ldr	r3, [pc, #84]	@ (8002c58 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002c04:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	3b08      	subs	r3, #8
 8002c12:	4a12      	ldr	r2, [pc, #72]	@ (8002c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	091b      	lsrs	r3, r3, #4
 8002c1a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	009a      	lsls	r2, r3, #2
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	4413      	add	r3, r2
 8002c28:	461a      	mov	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a0b      	ldr	r2, [pc, #44]	@ (8002c60 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002c32:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f003 031f 	and.w	r3, r3, #31
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	409a      	lsls	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002c42:	bf00      	nop
 8002c44:	371c      	adds	r7, #28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	40020407 	.word	0x40020407
 8002c54:	40020800 	.word	0x40020800
 8002c58:	40020820 	.word	0x40020820
 8002c5c:	cccccccd 	.word	0xcccccccd
 8002c60:	40020880 	.word	0x40020880

08002c64 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002c78:	4413      	add	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a08      	ldr	r2, [pc, #32]	@ (8002ca8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002c86:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	f003 031f 	and.w	r3, r3, #31
 8002c90:	2201      	movs	r2, #1
 8002c92:	409a      	lsls	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	1000823f 	.word	0x1000823f
 8002ca8:	40020940 	.word	0x40020940

08002cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b087      	sub	sp, #28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cba:	e15a      	b.n	8002f72 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	2101      	movs	r1, #1
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 814c 	beq.w	8002f6c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d005      	beq.n	8002cec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d130      	bne.n	8002d4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d22:	2201      	movs	r2, #1
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	091b      	lsrs	r3, r3, #4
 8002d38:	f003 0201 	and.w	r2, r3, #1
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d017      	beq.n	8002d8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	2203      	movs	r2, #3
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f003 0303 	and.w	r3, r3, #3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d123      	bne.n	8002dde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	08da      	lsrs	r2, r3, #3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3208      	adds	r2, #8
 8002d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	220f      	movs	r2, #15
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	43db      	mvns	r3, r3
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4013      	ands	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f003 0307 	and.w	r3, r3, #7
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	08da      	lsrs	r2, r3, #3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3208      	adds	r2, #8
 8002dd8:	6939      	ldr	r1, [r7, #16]
 8002dda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	2203      	movs	r2, #3
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4013      	ands	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f003 0203 	and.w	r2, r3, #3
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 80a6 	beq.w	8002f6c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e20:	4b5b      	ldr	r3, [pc, #364]	@ (8002f90 <HAL_GPIO_Init+0x2e4>)
 8002e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e24:	4a5a      	ldr	r2, [pc, #360]	@ (8002f90 <HAL_GPIO_Init+0x2e4>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e2c:	4b58      	ldr	r3, [pc, #352]	@ (8002f90 <HAL_GPIO_Init+0x2e4>)
 8002e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e38:	4a56      	ldr	r2, [pc, #344]	@ (8002f94 <HAL_GPIO_Init+0x2e8>)
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	3302      	adds	r3, #2
 8002e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	220f      	movs	r2, #15
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e62:	d01f      	beq.n	8002ea4 <HAL_GPIO_Init+0x1f8>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a4c      	ldr	r2, [pc, #304]	@ (8002f98 <HAL_GPIO_Init+0x2ec>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d019      	beq.n	8002ea0 <HAL_GPIO_Init+0x1f4>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a4b      	ldr	r2, [pc, #300]	@ (8002f9c <HAL_GPIO_Init+0x2f0>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d013      	beq.n	8002e9c <HAL_GPIO_Init+0x1f0>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a4a      	ldr	r2, [pc, #296]	@ (8002fa0 <HAL_GPIO_Init+0x2f4>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d00d      	beq.n	8002e98 <HAL_GPIO_Init+0x1ec>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a49      	ldr	r2, [pc, #292]	@ (8002fa4 <HAL_GPIO_Init+0x2f8>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d007      	beq.n	8002e94 <HAL_GPIO_Init+0x1e8>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a48      	ldr	r2, [pc, #288]	@ (8002fa8 <HAL_GPIO_Init+0x2fc>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d101      	bne.n	8002e90 <HAL_GPIO_Init+0x1e4>
 8002e8c:	2305      	movs	r3, #5
 8002e8e:	e00a      	b.n	8002ea6 <HAL_GPIO_Init+0x1fa>
 8002e90:	2306      	movs	r3, #6
 8002e92:	e008      	b.n	8002ea6 <HAL_GPIO_Init+0x1fa>
 8002e94:	2304      	movs	r3, #4
 8002e96:	e006      	b.n	8002ea6 <HAL_GPIO_Init+0x1fa>
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e004      	b.n	8002ea6 <HAL_GPIO_Init+0x1fa>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e002      	b.n	8002ea6 <HAL_GPIO_Init+0x1fa>
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e000      	b.n	8002ea6 <HAL_GPIO_Init+0x1fa>
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	f002 0203 	and.w	r2, r2, #3
 8002eac:	0092      	lsls	r2, r2, #2
 8002eae:	4093      	lsls	r3, r2
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002eb6:	4937      	ldr	r1, [pc, #220]	@ (8002f94 <HAL_GPIO_Init+0x2e8>)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	089b      	lsrs	r3, r3, #2
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ec4:	4b39      	ldr	r3, [pc, #228]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ee8:	4a30      	ldr	r2, [pc, #192]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002eee:	4b2f      	ldr	r3, [pc, #188]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	4013      	ands	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f12:	4a26      	ldr	r2, [pc, #152]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f18:	4b24      	ldr	r3, [pc, #144]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	43db      	mvns	r3, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4013      	ands	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f42:	4b1a      	ldr	r3, [pc, #104]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f66:	4a11      	ldr	r2, [pc, #68]	@ (8002fac <HAL_GPIO_Init+0x300>)
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	fa22 f303 	lsr.w	r3, r2, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f47f ae9d 	bne.w	8002cbc <HAL_GPIO_Init+0x10>
  }
}
 8002f82:	bf00      	nop
 8002f84:	bf00      	nop
 8002f86:	371c      	adds	r7, #28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	40021000 	.word	0x40021000
 8002f94:	40010000 	.word	0x40010000
 8002f98:	48000400 	.word	0x48000400
 8002f9c:	48000800 	.word	0x48000800
 8002fa0:	48000c00 	.word	0x48000c00
 8002fa4:	48001000 	.word	0x48001000
 8002fa8:	48001400 	.word	0x48001400
 8002fac:	40010400 	.word	0x40010400

08002fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	807b      	strh	r3, [r7, #2]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fc0:	787b      	ldrb	r3, [r7, #1]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fc6:	887a      	ldrh	r2, [r7, #2]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fcc:	e002      	b.n	8002fd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fce:	887a      	ldrh	r2, [r7, #2]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	041a      	lsls	r2, r3, #16
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	43d9      	mvns	r1, r3
 8002ffe:	887b      	ldrh	r3, [r7, #2]
 8003000:	400b      	ands	r3, r1
 8003002:	431a      	orrs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	619a      	str	r2, [r3, #24]
}
 8003008:	bf00      	nop
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800301e:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003020:	695a      	ldr	r2, [r3, #20]
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d006      	beq.n	8003038 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800302a:	4a05      	ldr	r2, [pc, #20]	@ (8003040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	4618      	mov	r0, r3
 8003034:	f7fe fb62 	bl	80016fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40010400 	.word	0x40010400

08003044 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d141      	bne.n	80030d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003052:	4b4b      	ldr	r3, [pc, #300]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800305a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800305e:	d131      	bne.n	80030c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003060:	4b47      	ldr	r3, [pc, #284]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003066:	4a46      	ldr	r2, [pc, #280]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800306c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003070:	4b43      	ldr	r3, [pc, #268]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003078:	4a41      	ldr	r2, [pc, #260]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800307a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800307e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003080:	4b40      	ldr	r3, [pc, #256]	@ (8003184 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2232      	movs	r2, #50	@ 0x32
 8003086:	fb02 f303 	mul.w	r3, r2, r3
 800308a:	4a3f      	ldr	r2, [pc, #252]	@ (8003188 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800308c:	fba2 2303 	umull	r2, r3, r2, r3
 8003090:	0c9b      	lsrs	r3, r3, #18
 8003092:	3301      	adds	r3, #1
 8003094:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003096:	e002      	b.n	800309e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3b01      	subs	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800309e:	4b38      	ldr	r3, [pc, #224]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030aa:	d102      	bne.n	80030b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1f2      	bne.n	8003098 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030b2:	4b33      	ldr	r3, [pc, #204]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030be:	d158      	bne.n	8003172 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e057      	b.n	8003174 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030ca:	4a2d      	ldr	r2, [pc, #180]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80030d4:	e04d      	b.n	8003172 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030dc:	d141      	bne.n	8003162 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030de:	4b28      	ldr	r3, [pc, #160]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ea:	d131      	bne.n	8003150 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030ec:	4b24      	ldr	r3, [pc, #144]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030f2:	4a23      	ldr	r2, [pc, #140]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030fc:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003104:	4a1e      	ldr	r2, [pc, #120]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003106:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800310a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800310c:	4b1d      	ldr	r3, [pc, #116]	@ (8003184 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2232      	movs	r2, #50	@ 0x32
 8003112:	fb02 f303 	mul.w	r3, r2, r3
 8003116:	4a1c      	ldr	r2, [pc, #112]	@ (8003188 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003118:	fba2 2303 	umull	r2, r3, r2, r3
 800311c:	0c9b      	lsrs	r3, r3, #18
 800311e:	3301      	adds	r3, #1
 8003120:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003122:	e002      	b.n	800312a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3b01      	subs	r3, #1
 8003128:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003132:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003136:	d102      	bne.n	800313e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f2      	bne.n	8003124 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800313e:	4b10      	ldr	r3, [pc, #64]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800314a:	d112      	bne.n	8003172 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e011      	b.n	8003174 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003150:	4b0b      	ldr	r3, [pc, #44]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003156:	4a0a      	ldr	r2, [pc, #40]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003158:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800315c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003160:	e007      	b.n	8003172 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003162:	4b07      	ldr	r3, [pc, #28]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800316a:	4a05      	ldr	r2, [pc, #20]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003170:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3714      	adds	r7, #20
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40007000 	.word	0x40007000
 8003184:	20000000 	.word	0x20000000
 8003188:	431bde83 	.word	0x431bde83

0800318c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003190:	4b05      	ldr	r3, [pc, #20]	@ (80031a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	4a04      	ldr	r2, [pc, #16]	@ (80031a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003196:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800319a:	6093      	str	r3, [r2, #8]
}
 800319c:	bf00      	nop
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40007000 	.word	0x40007000

080031ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b088      	sub	sp, #32
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e2fe      	b.n	80037bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d075      	beq.n	80032b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ca:	4b97      	ldr	r3, [pc, #604]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f003 030c 	and.w	r3, r3, #12
 80031d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031d4:	4b94      	ldr	r3, [pc, #592]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	f003 0303 	and.w	r3, r3, #3
 80031dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	2b0c      	cmp	r3, #12
 80031e2:	d102      	bne.n	80031ea <HAL_RCC_OscConfig+0x3e>
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	d002      	beq.n	80031f0 <HAL_RCC_OscConfig+0x44>
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	2b08      	cmp	r3, #8
 80031ee:	d10b      	bne.n	8003208 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f0:	4b8d      	ldr	r3, [pc, #564]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d05b      	beq.n	80032b4 <HAL_RCC_OscConfig+0x108>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d157      	bne.n	80032b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e2d9      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003210:	d106      	bne.n	8003220 <HAL_RCC_OscConfig+0x74>
 8003212:	4b85      	ldr	r3, [pc, #532]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a84      	ldr	r2, [pc, #528]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003218:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	e01d      	b.n	800325c <HAL_RCC_OscConfig+0xb0>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003228:	d10c      	bne.n	8003244 <HAL_RCC_OscConfig+0x98>
 800322a:	4b7f      	ldr	r3, [pc, #508]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a7e      	ldr	r2, [pc, #504]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003230:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	4b7c      	ldr	r3, [pc, #496]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a7b      	ldr	r2, [pc, #492]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 800323c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	e00b      	b.n	800325c <HAL_RCC_OscConfig+0xb0>
 8003244:	4b78      	ldr	r3, [pc, #480]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a77      	ldr	r2, [pc, #476]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 800324a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800324e:	6013      	str	r3, [r2, #0]
 8003250:	4b75      	ldr	r3, [pc, #468]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a74      	ldr	r2, [pc, #464]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003256:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800325a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d013      	beq.n	800328c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7ff f994 	bl	8002590 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800326c:	f7ff f990 	bl	8002590 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b64      	cmp	r3, #100	@ 0x64
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e29e      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800327e:	4b6a      	ldr	r3, [pc, #424]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d0f0      	beq.n	800326c <HAL_RCC_OscConfig+0xc0>
 800328a:	e014      	b.n	80032b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328c:	f7ff f980 	bl	8002590 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003294:	f7ff f97c 	bl	8002590 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b64      	cmp	r3, #100	@ 0x64
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e28a      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032a6:	4b60      	ldr	r3, [pc, #384]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1f0      	bne.n	8003294 <HAL_RCC_OscConfig+0xe8>
 80032b2:	e000      	b.n	80032b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d075      	beq.n	80033ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032c2:	4b59      	ldr	r3, [pc, #356]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 030c 	and.w	r3, r3, #12
 80032ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032cc:	4b56      	ldr	r3, [pc, #344]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 0303 	and.w	r3, r3, #3
 80032d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	2b0c      	cmp	r3, #12
 80032da:	d102      	bne.n	80032e2 <HAL_RCC_OscConfig+0x136>
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d002      	beq.n	80032e8 <HAL_RCC_OscConfig+0x13c>
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	d11f      	bne.n	8003328 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032e8:	4b4f      	ldr	r3, [pc, #316]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d005      	beq.n	8003300 <HAL_RCC_OscConfig+0x154>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d101      	bne.n	8003300 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e25d      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003300:	4b49      	ldr	r3, [pc, #292]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	061b      	lsls	r3, r3, #24
 800330e:	4946      	ldr	r1, [pc, #280]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003314:	4b45      	ldr	r3, [pc, #276]	@ (800342c <HAL_RCC_OscConfig+0x280>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff f8ed 	bl	80024f8 <HAL_InitTick>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d043      	beq.n	80033ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e249      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d023      	beq.n	8003378 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003330:	4b3d      	ldr	r3, [pc, #244]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a3c      	ldr	r2, [pc, #240]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800333a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333c:	f7ff f928 	bl	8002590 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003344:	f7ff f924 	bl	8002590 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e232      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003356:	4b34      	ldr	r3, [pc, #208]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0f0      	beq.n	8003344 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003362:	4b31      	ldr	r3, [pc, #196]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	061b      	lsls	r3, r3, #24
 8003370:	492d      	ldr	r1, [pc, #180]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003372:	4313      	orrs	r3, r2
 8003374:	604b      	str	r3, [r1, #4]
 8003376:	e01a      	b.n	80033ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003378:	4b2b      	ldr	r3, [pc, #172]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a2a      	ldr	r2, [pc, #168]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 800337e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003382:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003384:	f7ff f904 	bl	8002590 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800338c:	f7ff f900 	bl	8002590 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e20e      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800339e:	4b22      	ldr	r3, [pc, #136]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0x1e0>
 80033aa:	e000      	b.n	80033ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d041      	beq.n	800343e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d01c      	beq.n	80033fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033c2:	4b19      	ldr	r3, [pc, #100]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80033c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033c8:	4a17      	ldr	r2, [pc, #92]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d2:	f7ff f8dd 	bl	8002590 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033da:	f7ff f8d9 	bl	8002590 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e1e7      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80033ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0ef      	beq.n	80033da <HAL_RCC_OscConfig+0x22e>
 80033fa:	e020      	b.n	800343e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 80033fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003402:	4a09      	ldr	r2, [pc, #36]	@ (8003428 <HAL_RCC_OscConfig+0x27c>)
 8003404:	f023 0301 	bic.w	r3, r3, #1
 8003408:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7ff f8c0 	bl	8002590 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003412:	e00d      	b.n	8003430 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003414:	f7ff f8bc 	bl	8002590 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d906      	bls.n	8003430 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e1ca      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
 800342c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003430:	4b8c      	ldr	r3, [pc, #560]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1ea      	bne.n	8003414 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 80a6 	beq.w	8003598 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800344c:	2300      	movs	r3, #0
 800344e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003450:	4b84      	ldr	r3, [pc, #528]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_RCC_OscConfig+0x2b4>
 800345c:	2301      	movs	r3, #1
 800345e:	e000      	b.n	8003462 <HAL_RCC_OscConfig+0x2b6>
 8003460:	2300      	movs	r3, #0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00d      	beq.n	8003482 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003466:	4b7f      	ldr	r3, [pc, #508]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346a:	4a7e      	ldr	r2, [pc, #504]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800346c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003470:	6593      	str	r3, [r2, #88]	@ 0x58
 8003472:	4b7c      	ldr	r3, [pc, #496]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800347e:	2301      	movs	r3, #1
 8003480:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003482:	4b79      	ldr	r3, [pc, #484]	@ (8003668 <HAL_RCC_OscConfig+0x4bc>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348a:	2b00      	cmp	r3, #0
 800348c:	d118      	bne.n	80034c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800348e:	4b76      	ldr	r3, [pc, #472]	@ (8003668 <HAL_RCC_OscConfig+0x4bc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a75      	ldr	r2, [pc, #468]	@ (8003668 <HAL_RCC_OscConfig+0x4bc>)
 8003494:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003498:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800349a:	f7ff f879 	bl	8002590 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a2:	f7ff f875 	bl	8002590 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e183      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003668 <HAL_RCC_OscConfig+0x4bc>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f0      	beq.n	80034a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d108      	bne.n	80034da <HAL_RCC_OscConfig+0x32e>
 80034c8:	4b66      	ldr	r3, [pc, #408]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ce:	4a65      	ldr	r2, [pc, #404]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034d8:	e024      	b.n	8003524 <HAL_RCC_OscConfig+0x378>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b05      	cmp	r3, #5
 80034e0:	d110      	bne.n	8003504 <HAL_RCC_OscConfig+0x358>
 80034e2:	4b60      	ldr	r3, [pc, #384]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80034e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e8:	4a5e      	ldr	r2, [pc, #376]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80034ea:	f043 0304 	orr.w	r3, r3, #4
 80034ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80034f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f8:	4a5a      	ldr	r2, [pc, #360]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80034fa:	f043 0301 	orr.w	r3, r3, #1
 80034fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003502:	e00f      	b.n	8003524 <HAL_RCC_OscConfig+0x378>
 8003504:	4b57      	ldr	r3, [pc, #348]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800350a:	4a56      	ldr	r2, [pc, #344]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800350c:	f023 0301 	bic.w	r3, r3, #1
 8003510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003514:	4b53      	ldr	r3, [pc, #332]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351a:	4a52      	ldr	r2, [pc, #328]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800351c:	f023 0304 	bic.w	r3, r3, #4
 8003520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d016      	beq.n	800355a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352c:	f7ff f830 	bl	8002590 <HAL_GetTick>
 8003530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003532:	e00a      	b.n	800354a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003534:	f7ff f82c 	bl	8002590 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003542:	4293      	cmp	r3, r2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e138      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800354a:	4b46      	ldr	r3, [pc, #280]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800354c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0ed      	beq.n	8003534 <HAL_RCC_OscConfig+0x388>
 8003558:	e015      	b.n	8003586 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800355a:	f7ff f819 	bl	8002590 <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003560:	e00a      	b.n	8003578 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003562:	f7ff f815 	bl	8002590 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003570:	4293      	cmp	r3, r2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e121      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003578:	4b3a      	ldr	r3, [pc, #232]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800357a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1ed      	bne.n	8003562 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003586:	7ffb      	ldrb	r3, [r7, #31]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d105      	bne.n	8003598 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800358c:	4b35      	ldr	r3, [pc, #212]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800358e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003590:	4a34      	ldr	r2, [pc, #208]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003596:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0320 	and.w	r3, r3, #32
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d03c      	beq.n	800361e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d01c      	beq.n	80035e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80035ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035b2:	4a2c      	ldr	r2, [pc, #176]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035bc:	f7fe ffe8 	bl	8002590 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035c4:	f7fe ffe4 	bl	8002590 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e0f2      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035d6:	4b23      	ldr	r3, [pc, #140]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80035d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0ef      	beq.n	80035c4 <HAL_RCC_OscConfig+0x418>
 80035e4:	e01b      	b.n	800361e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80035e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 80035ee:	f023 0301 	bic.w	r3, r3, #1
 80035f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f6:	f7fe ffcb 	bl	8002590 <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035fe:	f7fe ffc7 	bl	8002590 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e0d5      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003610:	4b14      	ldr	r3, [pc, #80]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003612:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1ef      	bne.n	80035fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 80c9 	beq.w	80037ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003628:	4b0e      	ldr	r3, [pc, #56]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f003 030c 	and.w	r3, r3, #12
 8003630:	2b0c      	cmp	r3, #12
 8003632:	f000 8083 	beq.w	800373c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d15e      	bne.n	80036fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363e:	4b09      	ldr	r3, [pc, #36]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a08      	ldr	r2, [pc, #32]	@ (8003664 <HAL_RCC_OscConfig+0x4b8>)
 8003644:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003648:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364a:	f7fe ffa1 	bl	8002590 <HAL_GetTick>
 800364e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003650:	e00c      	b.n	800366c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003652:	f7fe ff9d 	bl	8002590 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d905      	bls.n	800366c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e0ab      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
 8003664:	40021000 	.word	0x40021000
 8003668:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366c:	4b55      	ldr	r3, [pc, #340]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1ec      	bne.n	8003652 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003678:	4b52      	ldr	r3, [pc, #328]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 800367a:	68da      	ldr	r2, [r3, #12]
 800367c:	4b52      	ldr	r3, [pc, #328]	@ (80037c8 <HAL_RCC_OscConfig+0x61c>)
 800367e:	4013      	ands	r3, r2
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6a11      	ldr	r1, [r2, #32]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003688:	3a01      	subs	r2, #1
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	4311      	orrs	r1, r2
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003692:	0212      	lsls	r2, r2, #8
 8003694:	4311      	orrs	r1, r2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800369a:	0852      	lsrs	r2, r2, #1
 800369c:	3a01      	subs	r2, #1
 800369e:	0552      	lsls	r2, r2, #21
 80036a0:	4311      	orrs	r1, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036a6:	0852      	lsrs	r2, r2, #1
 80036a8:	3a01      	subs	r2, #1
 80036aa:	0652      	lsls	r2, r2, #25
 80036ac:	4311      	orrs	r1, r2
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80036b2:	06d2      	lsls	r2, r2, #27
 80036b4:	430a      	orrs	r2, r1
 80036b6:	4943      	ldr	r1, [pc, #268]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036bc:	4b41      	ldr	r3, [pc, #260]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a40      	ldr	r2, [pc, #256]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036c8:	4b3e      	ldr	r3, [pc, #248]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4a3d      	ldr	r2, [pc, #244]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d4:	f7fe ff5c 	bl	8002590 <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036da:	e008      	b.n	80036ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036dc:	f7fe ff58 	bl	8002590 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e066      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ee:	4b35      	ldr	r3, [pc, #212]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0f0      	beq.n	80036dc <HAL_RCC_OscConfig+0x530>
 80036fa:	e05e      	b.n	80037ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fc:	4b31      	ldr	r3, [pc, #196]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a30      	ldr	r2, [pc, #192]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 8003702:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003706:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003708:	f7fe ff42 	bl	8002590 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003710:	f7fe ff3e 	bl	8002590 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e04c      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003722:	4b28      	ldr	r3, [pc, #160]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1f0      	bne.n	8003710 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800372e:	4b25      	ldr	r3, [pc, #148]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	4924      	ldr	r1, [pc, #144]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 8003734:	4b25      	ldr	r3, [pc, #148]	@ (80037cc <HAL_RCC_OscConfig+0x620>)
 8003736:	4013      	ands	r3, r2
 8003738:	60cb      	str	r3, [r1, #12]
 800373a:	e03e      	b.n	80037ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e039      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003748:	4b1e      	ldr	r3, [pc, #120]	@ (80037c4 <HAL_RCC_OscConfig+0x618>)
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f003 0203 	and.w	r2, r3, #3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	429a      	cmp	r2, r3
 800375a:	d12c      	bne.n	80037b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003766:	3b01      	subs	r3, #1
 8003768:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800376a:	429a      	cmp	r2, r3
 800376c:	d123      	bne.n	80037b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003778:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800377a:	429a      	cmp	r2, r3
 800377c:	d11b      	bne.n	80037b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800378a:	429a      	cmp	r2, r3
 800378c:	d113      	bne.n	80037b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003798:	085b      	lsrs	r3, r3, #1
 800379a:	3b01      	subs	r3, #1
 800379c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800379e:	429a      	cmp	r2, r3
 80037a0:	d109      	bne.n	80037b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ac:	085b      	lsrs	r3, r3, #1
 80037ae:	3b01      	subs	r3, #1
 80037b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d001      	beq.n	80037ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e000      	b.n	80037bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3720      	adds	r7, #32
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40021000 	.word	0x40021000
 80037c8:	019f800c 	.word	0x019f800c
 80037cc:	feeefffc 	.word	0xfeeefffc

080037d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e11e      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037e8:	4b91      	ldr	r3, [pc, #580]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 030f 	and.w	r3, r3, #15
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d910      	bls.n	8003818 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f6:	4b8e      	ldr	r3, [pc, #568]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f023 020f 	bic.w	r2, r3, #15
 80037fe:	498c      	ldr	r1, [pc, #560]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	4313      	orrs	r3, r2
 8003804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003806:	4b8a      	ldr	r3, [pc, #552]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 030f 	and.w	r3, r3, #15
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d001      	beq.n	8003818 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e106      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d073      	beq.n	800390c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b03      	cmp	r3, #3
 800382a:	d129      	bne.n	8003880 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382c:	4b81      	ldr	r3, [pc, #516]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e0f4      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800383c:	f000 f99c 	bl	8003b78 <RCC_GetSysClockFreqFromPLLSource>
 8003840:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	4a7c      	ldr	r2, [pc, #496]	@ (8003a38 <HAL_RCC_ClockConfig+0x268>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d93f      	bls.n	80038ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800384a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d009      	beq.n	800386a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800385e:	2b00      	cmp	r3, #0
 8003860:	d033      	beq.n	80038ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003866:	2b00      	cmp	r3, #0
 8003868:	d12f      	bne.n	80038ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800386a:	4b72      	ldr	r3, [pc, #456]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003872:	4a70      	ldr	r2, [pc, #448]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 8003874:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003878:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800387a:	2380      	movs	r3, #128	@ 0x80
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	e024      	b.n	80038ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d107      	bne.n	8003898 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003888:	4b6a      	ldr	r3, [pc, #424]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d109      	bne.n	80038a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0c6      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003898:	4b66      	ldr	r3, [pc, #408]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e0be      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80038a8:	f000 f8ce 	bl	8003a48 <HAL_RCC_GetSysClockFreq>
 80038ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	4a61      	ldr	r2, [pc, #388]	@ (8003a38 <HAL_RCC_ClockConfig+0x268>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d909      	bls.n	80038ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038be:	4a5d      	ldr	r2, [pc, #372]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80038c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80038c6:	2380      	movs	r3, #128	@ 0x80
 80038c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038ca:	4b5a      	ldr	r3, [pc, #360]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f023 0203 	bic.w	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4957      	ldr	r1, [pc, #348]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038dc:	f7fe fe58 	bl	8002590 <HAL_GetTick>
 80038e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e2:	e00a      	b.n	80038fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e4:	f7fe fe54 	bl	8002590 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e095      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fa:	4b4e      	ldr	r3, [pc, #312]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 020c 	and.w	r2, r3, #12
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	429a      	cmp	r2, r3
 800390a:	d1eb      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d023      	beq.n	8003960 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003924:	4b43      	ldr	r3, [pc, #268]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	4a42      	ldr	r2, [pc, #264]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800392a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800392e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0308 	and.w	r3, r3, #8
 8003938:	2b00      	cmp	r3, #0
 800393a:	d007      	beq.n	800394c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800393c:	4b3d      	ldr	r3, [pc, #244]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003944:	4a3b      	ldr	r2, [pc, #236]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 8003946:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800394a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800394c:	4b39      	ldr	r3, [pc, #228]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	4936      	ldr	r1, [pc, #216]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800395a:	4313      	orrs	r3, r2
 800395c:	608b      	str	r3, [r1, #8]
 800395e:	e008      	b.n	8003972 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	2b80      	cmp	r3, #128	@ 0x80
 8003964:	d105      	bne.n	8003972 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003966:	4b33      	ldr	r3, [pc, #204]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	4a32      	ldr	r2, [pc, #200]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 800396c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003970:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003972:	4b2f      	ldr	r3, [pc, #188]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	429a      	cmp	r2, r3
 800397e:	d21d      	bcs.n	80039bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003980:	4b2b      	ldr	r3, [pc, #172]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f023 020f 	bic.w	r2, r3, #15
 8003988:	4929      	ldr	r1, [pc, #164]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	4313      	orrs	r3, r2
 800398e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003990:	f7fe fdfe 	bl	8002590 <HAL_GetTick>
 8003994:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003996:	e00a      	b.n	80039ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003998:	f7fe fdfa 	bl	8002590 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e03b      	b.n	8003a26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ae:	4b20      	ldr	r3, [pc, #128]	@ (8003a30 <HAL_RCC_ClockConfig+0x260>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 030f 	and.w	r3, r3, #15
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d1ed      	bne.n	8003998 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d008      	beq.n	80039da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	4917      	ldr	r1, [pc, #92]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d009      	beq.n	80039fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039e6:	4b13      	ldr	r3, [pc, #76]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	490f      	ldr	r1, [pc, #60]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039fa:	f000 f825 	bl	8003a48 <HAL_RCC_GetSysClockFreq>
 80039fe:	4602      	mov	r2, r0
 8003a00:	4b0c      	ldr	r3, [pc, #48]	@ (8003a34 <HAL_RCC_ClockConfig+0x264>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	091b      	lsrs	r3, r3, #4
 8003a06:	f003 030f 	and.w	r3, r3, #15
 8003a0a:	490c      	ldr	r1, [pc, #48]	@ (8003a3c <HAL_RCC_ClockConfig+0x26c>)
 8003a0c:	5ccb      	ldrb	r3, [r1, r3]
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	fa22 f303 	lsr.w	r3, r2, r3
 8003a16:	4a0a      	ldr	r2, [pc, #40]	@ (8003a40 <HAL_RCC_ClockConfig+0x270>)
 8003a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a44 <HAL_RCC_ClockConfig+0x274>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe fd6a 	bl	80024f8 <HAL_InitTick>
 8003a24:	4603      	mov	r3, r0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3718      	adds	r7, #24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40022000 	.word	0x40022000
 8003a34:	40021000 	.word	0x40021000
 8003a38:	04c4b400 	.word	0x04c4b400
 8003a3c:	0800d560 	.word	0x0800d560
 8003a40:	20000000 	.word	0x20000000
 8003a44:	20000004 	.word	0x20000004

08003a48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b087      	sub	sp, #28
 8003a4c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a4e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d102      	bne.n	8003a60 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a5c:	613b      	str	r3, [r7, #16]
 8003a5e:	e047      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003a60:	4b27      	ldr	r3, [pc, #156]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 030c 	and.w	r3, r3, #12
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d102      	bne.n	8003a72 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a6c:	4b25      	ldr	r3, [pc, #148]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	e03e      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a72:	4b23      	ldr	r3, [pc, #140]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 030c 	and.w	r3, r3, #12
 8003a7a:	2b0c      	cmp	r3, #12
 8003a7c:	d136      	bne.n	8003aec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a7e:	4b20      	ldr	r3, [pc, #128]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a88:	4b1d      	ldr	r3, [pc, #116]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	3301      	adds	r3, #1
 8003a94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2b03      	cmp	r3, #3
 8003a9a:	d10c      	bne.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a9c:	4a19      	ldr	r2, [pc, #100]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	4a16      	ldr	r2, [pc, #88]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa6:	68d2      	ldr	r2, [r2, #12]
 8003aa8:	0a12      	lsrs	r2, r2, #8
 8003aaa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003aae:	fb02 f303 	mul.w	r3, r2, r3
 8003ab2:	617b      	str	r3, [r7, #20]
      break;
 8003ab4:	e00c      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ab6:	4a13      	ldr	r2, [pc, #76]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abe:	4a10      	ldr	r2, [pc, #64]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ac0:	68d2      	ldr	r2, [r2, #12]
 8003ac2:	0a12      	lsrs	r2, r2, #8
 8003ac4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ac8:	fb02 f303 	mul.w	r3, r2, r3
 8003acc:	617b      	str	r3, [r7, #20]
      break;
 8003ace:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	0e5b      	lsrs	r3, r3, #25
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	3301      	adds	r3, #1
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	613b      	str	r3, [r7, #16]
 8003aea:	e001      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003af0:	693b      	ldr	r3, [r7, #16]
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	371c      	adds	r7, #28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	40021000 	.word	0x40021000
 8003b04:	00f42400 	.word	0x00f42400

08003b08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b0c:	4b03      	ldr	r3, [pc, #12]	@ (8003b1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	20000000 	.word	0x20000000

08003b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b24:	f7ff fff0 	bl	8003b08 <HAL_RCC_GetHCLKFreq>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	4b06      	ldr	r3, [pc, #24]	@ (8003b44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	0a1b      	lsrs	r3, r3, #8
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	4904      	ldr	r1, [pc, #16]	@ (8003b48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b36:	5ccb      	ldrb	r3, [r1, r3]
 8003b38:	f003 031f 	and.w	r3, r3, #31
 8003b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	40021000 	.word	0x40021000
 8003b48:	0800d570 	.word	0x0800d570

08003b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b50:	f7ff ffda 	bl	8003b08 <HAL_RCC_GetHCLKFreq>
 8003b54:	4602      	mov	r2, r0
 8003b56:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	0adb      	lsrs	r3, r3, #11
 8003b5c:	f003 0307 	and.w	r3, r3, #7
 8003b60:	4904      	ldr	r1, [pc, #16]	@ (8003b74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b62:	5ccb      	ldrb	r3, [r1, r3]
 8003b64:	f003 031f 	and.w	r3, r3, #31
 8003b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40021000 	.word	0x40021000
 8003b74:	0800d570 	.word	0x0800d570

08003b78 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b087      	sub	sp, #28
 8003b7c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b88:	4b1b      	ldr	r3, [pc, #108]	@ (8003bf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	091b      	lsrs	r3, r3, #4
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	3301      	adds	r3, #1
 8003b94:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d10c      	bne.n	8003bb6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b9c:	4a17      	ldr	r2, [pc, #92]	@ (8003bfc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba4:	4a14      	ldr	r2, [pc, #80]	@ (8003bf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ba6:	68d2      	ldr	r2, [r2, #12]
 8003ba8:	0a12      	lsrs	r2, r2, #8
 8003baa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003bae:	fb02 f303 	mul.w	r3, r2, r3
 8003bb2:	617b      	str	r3, [r7, #20]
    break;
 8003bb4:	e00c      	b.n	8003bd0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bb6:	4a11      	ldr	r2, [pc, #68]	@ (8003bfc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8003bf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bc0:	68d2      	ldr	r2, [r2, #12]
 8003bc2:	0a12      	lsrs	r2, r2, #8
 8003bc4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003bc8:	fb02 f303 	mul.w	r3, r2, r3
 8003bcc:	617b      	str	r3, [r7, #20]
    break;
 8003bce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bd0:	4b09      	ldr	r3, [pc, #36]	@ (8003bf8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	0e5b      	lsrs	r3, r3, #25
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003bea:	687b      	ldr	r3, [r7, #4]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	371c      	adds	r7, #28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	00f42400 	.word	0x00f42400

08003c00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c08:	2300      	movs	r3, #0
 8003c0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8098 	beq.w	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c22:	4b43      	ldr	r3, [pc, #268]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10d      	bne.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c2e:	4b40      	ldr	r3, [pc, #256]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c32:	4a3f      	ldr	r2, [pc, #252]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c3a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c42:	60bb      	str	r3, [r7, #8]
 8003c44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c46:	2301      	movs	r3, #1
 8003c48:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a39      	ldr	r2, [pc, #228]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c56:	f7fe fc9b 	bl	8002590 <HAL_GetTick>
 8003c5a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c5c:	e009      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5e:	f7fe fc97 	bl	8002590 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d902      	bls.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	74fb      	strb	r3, [r7, #19]
        break;
 8003c70:	e005      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c72:	4b30      	ldr	r3, [pc, #192]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0ef      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c7e:	7cfb      	ldrb	r3, [r7, #19]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d159      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c84:	4b2a      	ldr	r3, [pc, #168]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d01e      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d019      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ca0:	4b23      	ldr	r3, [pc, #140]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003caa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cac:	4b20      	ldr	r3, [pc, #128]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ccc:	4a18      	ldr	r2, [pc, #96]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d016      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cde:	f7fe fc57 	bl	8002590 <HAL_GetTick>
 8003ce2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ce4:	e00b      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fe fc53 	bl	8002590 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d902      	bls.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	74fb      	strb	r3, [r7, #19]
            break;
 8003cfc:	e006      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0ec      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003d0c:	7cfb      	ldrb	r3, [r7, #19]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10b      	bne.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d12:	4b07      	ldr	r3, [pc, #28]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d20:	4903      	ldr	r1, [pc, #12]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d28:	e008      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d2a:	7cfb      	ldrb	r3, [r7, #19]
 8003d2c:	74bb      	strb	r3, [r7, #18]
 8003d2e:	e005      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d30:	40021000 	.word	0x40021000
 8003d34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d38:	7cfb      	ldrb	r3, [r7, #19]
 8003d3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d3c:	7c7b      	ldrb	r3, [r7, #17]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d105      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d42:	4ba6      	ldr	r3, [pc, #664]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d46:	4aa5      	ldr	r2, [pc, #660]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d5a:	4ba0      	ldr	r3, [pc, #640]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d60:	f023 0203 	bic.w	r2, r3, #3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	499c      	ldr	r1, [pc, #624]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d7c:	4b97      	ldr	r3, [pc, #604]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d82:	f023 020c 	bic.w	r2, r3, #12
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	4994      	ldr	r1, [pc, #592]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0304 	and.w	r3, r3, #4
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d9e:	4b8f      	ldr	r3, [pc, #572]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	498b      	ldr	r1, [pc, #556]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0308 	and.w	r3, r3, #8
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003dc0:	4b86      	ldr	r3, [pc, #536]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	4983      	ldr	r1, [pc, #524]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003de2:	4b7e      	ldr	r3, [pc, #504]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	497a      	ldr	r1, [pc, #488]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00a      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e04:	4b75      	ldr	r3, [pc, #468]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	4972      	ldr	r1, [pc, #456]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e26:	4b6d      	ldr	r3, [pc, #436]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69db      	ldr	r3, [r3, #28]
 8003e34:	4969      	ldr	r1, [pc, #420]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00a      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e48:	4b64      	ldr	r3, [pc, #400]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	4961      	ldr	r1, [pc, #388]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00a      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e6a:	4b5c      	ldr	r3, [pc, #368]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e70:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	4958      	ldr	r1, [pc, #352]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d015      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e8c:	4b53      	ldr	r3, [pc, #332]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9a:	4950      	ldr	r1, [pc, #320]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003eaa:	d105      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eac:	4b4b      	ldr	r3, [pc, #300]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4a4a      	ldr	r2, [pc, #296]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003eb6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d015      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ec4:	4b45      	ldr	r3, [pc, #276]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed2:	4942      	ldr	r1, [pc, #264]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ede:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ee2:	d105      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003eee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d015      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003efc:	4b37      	ldr	r3, [pc, #220]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f02:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0a:	4934      	ldr	r1, [pc, #208]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f1a:	d105      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4a2e      	ldr	r2, [pc, #184]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f26:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d015      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f34:	4b29      	ldr	r3, [pc, #164]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f42:	4926      	ldr	r1, [pc, #152]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f52:	d105      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f54:	4b21      	ldr	r3, [pc, #132]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	4a20      	ldr	r2, [pc, #128]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f5e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d015      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7a:	4918      	ldr	r1, [pc, #96]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f8a:	d105      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f8c:	4b13      	ldr	r3, [pc, #76]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4a12      	ldr	r2, [pc, #72]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f96:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d015      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003faa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb2:	490a      	ldr	r1, [pc, #40]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fc2:	d105      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003fc4:	4b05      	ldr	r3, [pc, #20]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	4a04      	ldr	r2, [pc, #16]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003fd0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3718      	adds	r7, #24
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000

08003fe0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e09d      	b.n	800412e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d108      	bne.n	800400c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004002:	d009      	beq.n	8004018 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	61da      	str	r2, [r3, #28]
 800400a:	e005      	b.n	8004018 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d106      	bne.n	8004038 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7fd fc2a 	bl	800188c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800404e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004058:	d902      	bls.n	8004060 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	e002      	b.n	8004066 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004060:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004064:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800406e:	d007      	beq.n	8004080 <HAL_SPI_Init+0xa0>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004078:	d002      	beq.n	8004080 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004090:	431a      	orrs	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c2:	ea42 0103 	orr.w	r1, r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ca:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	0c1b      	lsrs	r3, r3, #16
 80040dc:	f003 0204 	and.w	r2, r3, #4
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	f003 0310 	and.w	r3, r3, #16
 80040e8:	431a      	orrs	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80040fc:	ea42 0103 	orr.w	r1, r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69da      	ldr	r2, [r3, #28]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800411c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b088      	sub	sp, #32
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	603b      	str	r3, [r7, #0]
 8004142:	4613      	mov	r3, r2
 8004144:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004146:	2300      	movs	r3, #0
 8004148:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004150:	2b01      	cmp	r3, #1
 8004152:	d101      	bne.n	8004158 <HAL_SPI_Transmit+0x22>
 8004154:	2302      	movs	r3, #2
 8004156:	e15f      	b.n	8004418 <HAL_SPI_Transmit+0x2e2>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004160:	f7fe fa16 	bl	8002590 <HAL_GetTick>
 8004164:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b01      	cmp	r3, #1
 8004174:	d002      	beq.n	800417c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004176:	2302      	movs	r3, #2
 8004178:	77fb      	strb	r3, [r7, #31]
    goto error;
 800417a:	e148      	b.n	800440e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <HAL_SPI_Transmit+0x52>
 8004182:	88fb      	ldrh	r3, [r7, #6]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d102      	bne.n	800418e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800418c:	e13f      	b.n	800440e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2203      	movs	r2, #3
 8004192:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	88fa      	ldrh	r2, [r7, #6]
 80041a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	88fa      	ldrh	r2, [r7, #6]
 80041ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041d8:	d10f      	bne.n	80041fa <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004204:	2b40      	cmp	r3, #64	@ 0x40
 8004206:	d007      	beq.n	8004218 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004216:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004220:	d94f      	bls.n	80042c2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <HAL_SPI_Transmit+0xfa>
 800422a:	8afb      	ldrh	r3, [r7, #22]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d142      	bne.n	80042b6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004234:	881a      	ldrh	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004240:	1c9a      	adds	r2, r3, #2
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800424a:	b29b      	uxth	r3, r3
 800424c:	3b01      	subs	r3, #1
 800424e:	b29a      	uxth	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004254:	e02f      	b.n	80042b6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	2b02      	cmp	r3, #2
 8004262:	d112      	bne.n	800428a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004268:	881a      	ldrh	r2, [r3, #0]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004274:	1c9a      	adds	r2, r3, #2
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427e:	b29b      	uxth	r3, r3
 8004280:	3b01      	subs	r3, #1
 8004282:	b29a      	uxth	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004288:	e015      	b.n	80042b6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800428a:	f7fe f981 	bl	8002590 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	683a      	ldr	r2, [r7, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d803      	bhi.n	80042a2 <HAL_SPI_Transmit+0x16c>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a0:	d102      	bne.n	80042a8 <HAL_SPI_Transmit+0x172>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d106      	bne.n	80042b6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80042b4:	e0ab      	b.n	800440e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1ca      	bne.n	8004256 <HAL_SPI_Transmit+0x120>
 80042c0:	e080      	b.n	80043c4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <HAL_SPI_Transmit+0x19a>
 80042ca:	8afb      	ldrh	r3, [r7, #22]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d174      	bne.n	80043ba <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d912      	bls.n	8004300 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042de:	881a      	ldrh	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ea:	1c9a      	adds	r2, r3, #2
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b02      	subs	r3, #2
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042fe:	e05c      	b.n	80043ba <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	330c      	adds	r3, #12
 800430a:	7812      	ldrb	r2, [r2, #0]
 800430c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004312:	1c5a      	adds	r2, r3, #1
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004326:	e048      	b.n	80043ba <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b02      	cmp	r3, #2
 8004334:	d12b      	bne.n	800438e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800433a:	b29b      	uxth	r3, r3
 800433c:	2b01      	cmp	r3, #1
 800433e:	d912      	bls.n	8004366 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004344:	881a      	ldrh	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004350:	1c9a      	adds	r2, r3, #2
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b02      	subs	r3, #2
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004364:	e029      	b.n	80043ba <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	330c      	adds	r3, #12
 8004370:	7812      	ldrb	r2, [r2, #0]
 8004372:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800438c:	e015      	b.n	80043ba <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800438e:	f7fe f8ff 	bl	8002590 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	429a      	cmp	r2, r3
 800439c:	d803      	bhi.n	80043a6 <HAL_SPI_Transmit+0x270>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a4:	d102      	bne.n	80043ac <HAL_SPI_Transmit+0x276>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d106      	bne.n	80043ba <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80043b8:	e029      	b.n	800440e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043be:	b29b      	uxth	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1b1      	bne.n	8004328 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	6839      	ldr	r1, [r7, #0]
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 fcf9 	bl	8004dc0 <SPI_EndRxTxTransaction>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10a      	bne.n	80043f8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043e2:	2300      	movs	r3, #0
 80043e4:	613b      	str	r3, [r7, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	613b      	str	r3, [r7, #16]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	613b      	str	r3, [r7, #16]
 80043f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	77fb      	strb	r3, [r7, #31]
 8004404:	e003      	b.n	800440e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004416:	7ffb      	ldrb	r3, [r7, #31]
}
 8004418:	4618      	mov	r0, r3
 800441a:	3720      	adds	r7, #32
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af02      	add	r7, sp, #8
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	603b      	str	r3, [r7, #0]
 800442c:	4613      	mov	r3, r2
 800442e:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004430:	2300      	movs	r3, #0
 8004432:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b01      	cmp	r3, #1
 800443e:	d002      	beq.n	8004446 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004440:	2302      	movs	r3, #2
 8004442:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004444:	e11a      	b.n	800467c <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800444e:	d112      	bne.n	8004476 <HAL_SPI_Receive+0x56>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10e      	bne.n	8004476 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2204      	movs	r2, #4
 800445c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004460:	88fa      	ldrh	r2, [r7, #6]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	4613      	mov	r3, r2
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	68b9      	ldr	r1, [r7, #8]
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f000 f90e 	bl	800468e <HAL_SPI_TransmitReceive>
 8004472:	4603      	mov	r3, r0
 8004474:	e107      	b.n	8004686 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_SPI_Receive+0x64>
 8004480:	2302      	movs	r3, #2
 8004482:	e100      	b.n	8004686 <HAL_SPI_Receive+0x266>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800448c:	f7fe f880 	bl	8002590 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <HAL_SPI_Receive+0x7e>
 8004498:	88fb      	ldrh	r3, [r7, #6]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d102      	bne.n	80044a4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044a2:	e0eb      	b.n	800467c <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2204      	movs	r2, #4
 80044a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	88fa      	ldrh	r2, [r7, #6]
 80044bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	88fa      	ldrh	r2, [r7, #6]
 80044c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044ee:	d908      	bls.n	8004502 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044fe:	605a      	str	r2, [r3, #4]
 8004500:	e007      	b.n	8004512 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004510:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800451a:	d10f      	bne.n	800453c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800452a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800453a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004546:	2b40      	cmp	r3, #64	@ 0x40
 8004548:	d007      	beq.n	800455a <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004558:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004562:	d86f      	bhi.n	8004644 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004564:	e034      	b.n	80045d0 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b01      	cmp	r3, #1
 8004572:	d117      	bne.n	80045a4 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f103 020c 	add.w	r2, r3, #12
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004580:	7812      	ldrb	r2, [r2, #0]
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80045a2:	e015      	b.n	80045d0 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045a4:	f7fd fff4 	bl	8002590 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d803      	bhi.n	80045bc <HAL_SPI_Receive+0x19c>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ba:	d102      	bne.n	80045c2 <HAL_SPI_Receive+0x1a2>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d106      	bne.n	80045d0 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80045ce:	e055      	b.n	800467c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1c4      	bne.n	8004566 <HAL_SPI_Receive+0x146>
 80045dc:	e038      	b.n	8004650 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d115      	bne.n	8004618 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	b292      	uxth	r2, r2
 80045f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	1c9a      	adds	r2, r3, #2
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800460a:	b29b      	uxth	r3, r3
 800460c:	3b01      	subs	r3, #1
 800460e:	b29a      	uxth	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004616:	e015      	b.n	8004644 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004618:	f7fd ffba 	bl	8002590 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	683a      	ldr	r2, [r7, #0]
 8004624:	429a      	cmp	r2, r3
 8004626:	d803      	bhi.n	8004630 <HAL_SPI_Receive+0x210>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462e:	d102      	bne.n	8004636 <HAL_SPI_Receive+0x216>
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d106      	bne.n	8004644 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004642:	e01b      	b.n	800467c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800464a:	b29b      	uxth	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1c6      	bne.n	80045de <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	6839      	ldr	r1, [r7, #0]
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 fb5b 	bl	8004d10 <SPI_EndRxTransaction>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466a:	2b00      	cmp	r3, #0
 800466c:	d002      	beq.n	8004674 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	75fb      	strb	r3, [r7, #23]
 8004672:	e003      	b.n	800467c <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004684:	7dfb      	ldrb	r3, [r7, #23]
}
 8004686:	4618      	mov	r0, r3
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b08a      	sub	sp, #40	@ 0x28
 8004692:	af00      	add	r7, sp, #0
 8004694:	60f8      	str	r0, [r7, #12]
 8004696:	60b9      	str	r1, [r7, #8]
 8004698:	607a      	str	r2, [r7, #4]
 800469a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800469c:	2301      	movs	r3, #1
 800469e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <HAL_SPI_TransmitReceive+0x26>
 80046b0:	2302      	movs	r3, #2
 80046b2:	e20a      	b.n	8004aca <HAL_SPI_TransmitReceive+0x43c>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046bc:	f7fd ff68 	bl	8002590 <HAL_GetTick>
 80046c0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046c8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80046d0:	887b      	ldrh	r3, [r7, #2]
 80046d2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80046d4:	887b      	ldrh	r3, [r7, #2]
 80046d6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046d8:	7efb      	ldrb	r3, [r7, #27]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d00e      	beq.n	80046fc <HAL_SPI_TransmitReceive+0x6e>
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046e4:	d106      	bne.n	80046f4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d102      	bne.n	80046f4 <HAL_SPI_TransmitReceive+0x66>
 80046ee:	7efb      	ldrb	r3, [r7, #27]
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d003      	beq.n	80046fc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80046f4:	2302      	movs	r3, #2
 80046f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80046fa:	e1e0      	b.n	8004abe <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_SPI_TransmitReceive+0x80>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d002      	beq.n	800470e <HAL_SPI_TransmitReceive+0x80>
 8004708:	887b      	ldrh	r3, [r7, #2]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d103      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004714:	e1d3      	b.n	8004abe <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b04      	cmp	r3, #4
 8004720:	d003      	beq.n	800472a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2205      	movs	r2, #5
 8004726:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	887a      	ldrh	r2, [r7, #2]
 800473a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	887a      	ldrh	r2, [r7, #2]
 8004742:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	68ba      	ldr	r2, [r7, #8]
 800474a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	887a      	ldrh	r2, [r7, #2]
 8004750:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	887a      	ldrh	r2, [r7, #2]
 8004756:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800476c:	d802      	bhi.n	8004774 <HAL_SPI_TransmitReceive+0xe6>
 800476e:	8a3b      	ldrh	r3, [r7, #16]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d908      	bls.n	8004786 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004782:	605a      	str	r2, [r3, #4]
 8004784:	e007      	b.n	8004796 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004794:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a0:	2b40      	cmp	r3, #64	@ 0x40
 80047a2:	d007      	beq.n	80047b4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047bc:	f240 8081 	bls.w	80048c2 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <HAL_SPI_TransmitReceive+0x140>
 80047c8:	8a7b      	ldrh	r3, [r7, #18]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d16d      	bne.n	80048aa <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d2:	881a      	ldrh	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047de:	1c9a      	adds	r2, r3, #2
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	3b01      	subs	r3, #1
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047f2:	e05a      	b.n	80048aa <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d11b      	bne.n	800483a <HAL_SPI_TransmitReceive+0x1ac>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d016      	beq.n	800483a <HAL_SPI_TransmitReceive+0x1ac>
 800480c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480e:	2b01      	cmp	r3, #1
 8004810:	d113      	bne.n	800483a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004816:	881a      	ldrh	r2, [r3, #0]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004822:	1c9a      	adds	r2, r3, #2
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b01      	cmp	r3, #1
 8004846:	d11c      	bne.n	8004882 <HAL_SPI_TransmitReceive+0x1f4>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	d016      	beq.n	8004882 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68da      	ldr	r2, [r3, #12]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	b292      	uxth	r2, r2
 8004860:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	1c9a      	adds	r2, r3, #2
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800487e:	2301      	movs	r3, #1
 8004880:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004882:	f7fd fe85 	bl	8002590 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800488e:	429a      	cmp	r2, r3
 8004890:	d80b      	bhi.n	80048aa <HAL_SPI_TransmitReceive+0x21c>
 8004892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004898:	d007      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80048a8:	e109      	b.n	8004abe <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d19f      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x166>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d199      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x166>
 80048c0:	e0e3      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_SPI_TransmitReceive+0x244>
 80048ca:	8a7b      	ldrh	r3, [r7, #18]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	f040 80cf 	bne.w	8004a70 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d912      	bls.n	8004902 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e0:	881a      	ldrh	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ec:	1c9a      	adds	r2, r3, #2
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b02      	subs	r3, #2
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004900:	e0b6      	b.n	8004a70 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	330c      	adds	r3, #12
 800490c:	7812      	ldrb	r2, [r2, #0]
 800490e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004928:	e0a2      	b.n	8004a70 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b02      	cmp	r3, #2
 8004936:	d134      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x314>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d02f      	beq.n	80049a2 <HAL_SPI_TransmitReceive+0x314>
 8004942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004944:	2b01      	cmp	r3, #1
 8004946:	d12c      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b01      	cmp	r3, #1
 8004950:	d912      	bls.n	8004978 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004956:	881a      	ldrh	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004962:	1c9a      	adds	r2, r3, #2
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800496c:	b29b      	uxth	r3, r3
 800496e:	3b02      	subs	r3, #2
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004976:	e012      	b.n	800499e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	330c      	adds	r3, #12
 8004982:	7812      	ldrb	r2, [r2, #0]
 8004984:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004994:	b29b      	uxth	r3, r3
 8004996:	3b01      	subs	r3, #1
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800499e:	2300      	movs	r3, #0
 80049a0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d148      	bne.n	8004a42 <HAL_SPI_TransmitReceive+0x3b4>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d042      	beq.n	8004a42 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d923      	bls.n	8004a10 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d2:	b292      	uxth	r2, r2
 80049d4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049da:	1c9a      	adds	r2, r3, #2
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b02      	subs	r3, #2
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d81f      	bhi.n	8004a3e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a0c:	605a      	str	r2, [r3, #4]
 8004a0e:	e016      	b.n	8004a3e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f103 020c 	add.w	r2, r3, #12
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1c:	7812      	ldrb	r2, [r2, #0]
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a42:	f7fd fda5 	bl	8002590 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d803      	bhi.n	8004a5a <HAL_SPI_TransmitReceive+0x3cc>
 8004a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a58:	d102      	bne.n	8004a60 <HAL_SPI_TransmitReceive+0x3d2>
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d107      	bne.n	8004a70 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004a6e:	e026      	b.n	8004abe <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f47f af57 	bne.w	800492a <HAL_SPI_TransmitReceive+0x29c>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f47f af50 	bne.w	800492a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a8a:	69fa      	ldr	r2, [r7, #28]
 8004a8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 f996 	bl	8004dc0 <SPI_EndRxTxTransaction>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d005      	beq.n	8004aa6 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab4:	e003      	b.n	8004abe <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004ac6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3728      	adds	r7, #40	@ 0x28
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	603b      	str	r3, [r7, #0]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ae4:	f7fd fd54 	bl	8002590 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	4413      	add	r3, r2
 8004af2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004af4:	f7fd fd4c 	bl	8002590 <HAL_GetTick>
 8004af8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004afa:	4b39      	ldr	r3, [pc, #228]	@ (8004be0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	015b      	lsls	r3, r3, #5
 8004b00:	0d1b      	lsrs	r3, r3, #20
 8004b02:	69fa      	ldr	r2, [r7, #28]
 8004b04:	fb02 f303 	mul.w	r3, r2, r3
 8004b08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b0a:	e054      	b.n	8004bb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b12:	d050      	beq.n	8004bb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b14:	f7fd fd3c 	bl	8002590 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	69fa      	ldr	r2, [r7, #28]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d902      	bls.n	8004b2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d13d      	bne.n	8004ba6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b42:	d111      	bne.n	8004b68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b4c:	d004      	beq.n	8004b58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b56:	d107      	bne.n	8004b68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b70:	d10f      	bne.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e017      	b.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	68ba      	ldr	r2, [r7, #8]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	bf0c      	ite	eq
 8004bc6:	2301      	moveq	r3, #1
 8004bc8:	2300      	movne	r3, #0
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	461a      	mov	r2, r3
 8004bce:	79fb      	ldrb	r3, [r7, #7]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d19b      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3720      	adds	r7, #32
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20000000 	.word	0x20000000

08004be4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08a      	sub	sp, #40	@ 0x28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004bf6:	f7fd fccb 	bl	8002590 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfe:	1a9b      	subs	r3, r3, r2
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	4413      	add	r3, r2
 8004c04:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004c06:	f7fd fcc3 	bl	8002590 <HAL_GetTick>
 8004c0a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	330c      	adds	r3, #12
 8004c12:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c14:	4b3d      	ldr	r3, [pc, #244]	@ (8004d0c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	00da      	lsls	r2, r3, #3
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	0d1b      	lsrs	r3, r3, #20
 8004c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c2c:	e060      	b.n	8004cf0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c34:	d107      	bne.n	8004c46 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d104      	bne.n	8004c46 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004c44:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4c:	d050      	beq.n	8004cf0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c4e:	f7fd fc9f 	bl	8002590 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	6a3b      	ldr	r3, [r7, #32]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d902      	bls.n	8004c64 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d13d      	bne.n	8004ce0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c72:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c7c:	d111      	bne.n	8004ca2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c86:	d004      	beq.n	8004c92 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c90:	d107      	bne.n	8004ca2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ca0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004caa:	d10f      	bne.n	8004ccc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e010      	b.n	8004d02 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689a      	ldr	r2, [r3, #8]
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d196      	bne.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3728      	adds	r7, #40	@ 0x28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000000 	.word	0x20000000

08004d10 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af02      	add	r7, sp, #8
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d24:	d111      	bne.n	8004d4a <SPI_EndRxTransaction+0x3a>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d2e:	d004      	beq.n	8004d3a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d38:	d107      	bne.n	8004d4a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d48:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2200      	movs	r2, #0
 8004d52:	2180      	movs	r1, #128	@ 0x80
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f7ff febd 	bl	8004ad4 <SPI_WaitFlagStateUntilTimeout>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d007      	beq.n	8004d70 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d64:	f043 0220 	orr.w	r2, r3, #32
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e023      	b.n	8004db8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d78:	d11d      	bne.n	8004db6 <SPI_EndRxTransaction+0xa6>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d82:	d004      	beq.n	8004d8e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d8c:	d113      	bne.n	8004db6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f7ff ff22 	bl	8004be4 <SPI_WaitFifoStateUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d007      	beq.n	8004db6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004daa:	f043 0220 	orr.w	r2, r3, #32
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e000      	b.n	8004db8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b086      	sub	sp, #24
 8004dc4:	af02      	add	r7, sp, #8
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	9300      	str	r3, [sp, #0]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f7ff ff03 	bl	8004be4 <SPI_WaitFifoStateUntilTimeout>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d007      	beq.n	8004df4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004de8:	f043 0220 	orr.w	r2, r3, #32
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e027      	b.n	8004e44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	2180      	movs	r1, #128	@ 0x80
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f7ff fe68 	bl	8004ad4 <SPI_WaitFlagStateUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e0e:	f043 0220 	orr.w	r2, r3, #32
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e014      	b.n	8004e44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	9300      	str	r3, [sp, #0]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f7ff fedc 	bl	8004be4 <SPI_WaitFifoStateUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d007      	beq.n	8004e42 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e36:	f043 0220 	orr.w	r2, r3, #32
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e000      	b.n	8004e44 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e049      	b.n	8004ef2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d106      	bne.n	8004e78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7fd f872 	bl	8001f5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	3304      	adds	r3, #4
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4610      	mov	r0, r2
 8004e8c:	f000 faf0 	bl	8005470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
	...

08004efc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d109      	bne.n	8004f20 <HAL_TIM_PWM_Start+0x24>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	bf14      	ite	ne
 8004f18:	2301      	movne	r3, #1
 8004f1a:	2300      	moveq	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	e03c      	b.n	8004f9a <HAL_TIM_PWM_Start+0x9e>
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d109      	bne.n	8004f3a <HAL_TIM_PWM_Start+0x3e>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	bf14      	ite	ne
 8004f32:	2301      	movne	r3, #1
 8004f34:	2300      	moveq	r3, #0
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	e02f      	b.n	8004f9a <HAL_TIM_PWM_Start+0x9e>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d109      	bne.n	8004f54 <HAL_TIM_PWM_Start+0x58>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	bf14      	ite	ne
 8004f4c:	2301      	movne	r3, #1
 8004f4e:	2300      	moveq	r3, #0
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	e022      	b.n	8004f9a <HAL_TIM_PWM_Start+0x9e>
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	2b0c      	cmp	r3, #12
 8004f58:	d109      	bne.n	8004f6e <HAL_TIM_PWM_Start+0x72>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	bf14      	ite	ne
 8004f66:	2301      	movne	r3, #1
 8004f68:	2300      	moveq	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	e015      	b.n	8004f9a <HAL_TIM_PWM_Start+0x9e>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d109      	bne.n	8004f88 <HAL_TIM_PWM_Start+0x8c>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	bf14      	ite	ne
 8004f80:	2301      	movne	r3, #1
 8004f82:	2300      	moveq	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	e008      	b.n	8004f9a <HAL_TIM_PWM_Start+0x9e>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	bf14      	ite	ne
 8004f94:	2301      	movne	r3, #1
 8004f96:	2300      	moveq	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e097      	b.n	80050d2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d104      	bne.n	8004fb2 <HAL_TIM_PWM_Start+0xb6>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fb0:	e023      	b.n	8004ffa <HAL_TIM_PWM_Start+0xfe>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d104      	bne.n	8004fc2 <HAL_TIM_PWM_Start+0xc6>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2202      	movs	r2, #2
 8004fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fc0:	e01b      	b.n	8004ffa <HAL_TIM_PWM_Start+0xfe>
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b08      	cmp	r3, #8
 8004fc6:	d104      	bne.n	8004fd2 <HAL_TIM_PWM_Start+0xd6>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2202      	movs	r2, #2
 8004fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fd0:	e013      	b.n	8004ffa <HAL_TIM_PWM_Start+0xfe>
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b0c      	cmp	r3, #12
 8004fd6:	d104      	bne.n	8004fe2 <HAL_TIM_PWM_Start+0xe6>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fe0:	e00b      	b.n	8004ffa <HAL_TIM_PWM_Start+0xfe>
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b10      	cmp	r3, #16
 8004fe6:	d104      	bne.n	8004ff2 <HAL_TIM_PWM_Start+0xf6>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ff0:	e003      	b.n	8004ffa <HAL_TIM_PWM_Start+0xfe>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2201      	movs	r2, #1
 8005000:	6839      	ldr	r1, [r7, #0]
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fdc6 	bl	8005b94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a33      	ldr	r2, [pc, #204]	@ (80050dc <HAL_TIM_PWM_Start+0x1e0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d013      	beq.n	800503a <HAL_TIM_PWM_Start+0x13e>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a32      	ldr	r2, [pc, #200]	@ (80050e0 <HAL_TIM_PWM_Start+0x1e4>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d00e      	beq.n	800503a <HAL_TIM_PWM_Start+0x13e>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a30      	ldr	r2, [pc, #192]	@ (80050e4 <HAL_TIM_PWM_Start+0x1e8>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d009      	beq.n	800503a <HAL_TIM_PWM_Start+0x13e>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a2f      	ldr	r2, [pc, #188]	@ (80050e8 <HAL_TIM_PWM_Start+0x1ec>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d004      	beq.n	800503a <HAL_TIM_PWM_Start+0x13e>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a2d      	ldr	r2, [pc, #180]	@ (80050ec <HAL_TIM_PWM_Start+0x1f0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d101      	bne.n	800503e <HAL_TIM_PWM_Start+0x142>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <HAL_TIM_PWM_Start+0x144>
 800503e:	2300      	movs	r3, #0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d007      	beq.n	8005054 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005052:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a20      	ldr	r2, [pc, #128]	@ (80050dc <HAL_TIM_PWM_Start+0x1e0>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d018      	beq.n	8005090 <HAL_TIM_PWM_Start+0x194>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005066:	d013      	beq.n	8005090 <HAL_TIM_PWM_Start+0x194>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a20      	ldr	r2, [pc, #128]	@ (80050f0 <HAL_TIM_PWM_Start+0x1f4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00e      	beq.n	8005090 <HAL_TIM_PWM_Start+0x194>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a1f      	ldr	r2, [pc, #124]	@ (80050f4 <HAL_TIM_PWM_Start+0x1f8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d009      	beq.n	8005090 <HAL_TIM_PWM_Start+0x194>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a17      	ldr	r2, [pc, #92]	@ (80050e0 <HAL_TIM_PWM_Start+0x1e4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d004      	beq.n	8005090 <HAL_TIM_PWM_Start+0x194>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a16      	ldr	r2, [pc, #88]	@ (80050e4 <HAL_TIM_PWM_Start+0x1e8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d115      	bne.n	80050bc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	689a      	ldr	r2, [r3, #8]
 8005096:	4b18      	ldr	r3, [pc, #96]	@ (80050f8 <HAL_TIM_PWM_Start+0x1fc>)
 8005098:	4013      	ands	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2b06      	cmp	r3, #6
 80050a0:	d015      	beq.n	80050ce <HAL_TIM_PWM_Start+0x1d2>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050a8:	d011      	beq.n	80050ce <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f042 0201 	orr.w	r2, r2, #1
 80050b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ba:	e008      	b.n	80050ce <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	e000      	b.n	80050d0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	40012c00 	.word	0x40012c00
 80050e0:	40013400 	.word	0x40013400
 80050e4:	40014000 	.word	0x40014000
 80050e8:	40014400 	.word	0x40014400
 80050ec:	40014800 	.word	0x40014800
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40000800 	.word	0x40000800
 80050f8:	00010007 	.word	0x00010007

080050fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e097      	b.n	8005240 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d106      	bne.n	800512a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7fc ff83 	bl	8002030 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2202      	movs	r2, #2
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005140:	f023 0307 	bic.w	r3, r3, #7
 8005144:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	3304      	adds	r3, #4
 800514e:	4619      	mov	r1, r3
 8005150:	4610      	mov	r0, r2
 8005152:	f000 f98d 	bl	8005470 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	4313      	orrs	r3, r2
 8005176:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800517e:	f023 0303 	bic.w	r3, r3, #3
 8005182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	021b      	lsls	r3, r3, #8
 800518e:	4313      	orrs	r3, r2
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800519c:	f023 030c 	bic.w	r3, r3, #12
 80051a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68da      	ldr	r2, [r3, #12]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	4313      	orrs	r3, r2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	011a      	lsls	r2, r3, #4
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	031b      	lsls	r3, r3, #12
 80051cc:	4313      	orrs	r3, r2
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80051da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80051e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	011b      	lsls	r3, r3, #4
 80051ee:	4313      	orrs	r3, r2
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2201      	movs	r2, #1
 8005212:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3718      	adds	r7, #24
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005254:	2300      	movs	r3, #0
 8005256:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005262:	2302      	movs	r3, #2
 8005264:	e0ff      	b.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2b14      	cmp	r3, #20
 8005272:	f200 80f0 	bhi.w	8005456 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005276:	a201      	add	r2, pc, #4	@ (adr r2, 800527c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800527c:	080052d1 	.word	0x080052d1
 8005280:	08005457 	.word	0x08005457
 8005284:	08005457 	.word	0x08005457
 8005288:	08005457 	.word	0x08005457
 800528c:	08005311 	.word	0x08005311
 8005290:	08005457 	.word	0x08005457
 8005294:	08005457 	.word	0x08005457
 8005298:	08005457 	.word	0x08005457
 800529c:	08005353 	.word	0x08005353
 80052a0:	08005457 	.word	0x08005457
 80052a4:	08005457 	.word	0x08005457
 80052a8:	08005457 	.word	0x08005457
 80052ac:	08005393 	.word	0x08005393
 80052b0:	08005457 	.word	0x08005457
 80052b4:	08005457 	.word	0x08005457
 80052b8:	08005457 	.word	0x08005457
 80052bc:	080053d5 	.word	0x080053d5
 80052c0:	08005457 	.word	0x08005457
 80052c4:	08005457 	.word	0x08005457
 80052c8:	08005457 	.word	0x08005457
 80052cc:	08005415 	.word	0x08005415
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68b9      	ldr	r1, [r7, #8]
 80052d6:	4618      	mov	r0, r3
 80052d8:	f000 f966 	bl	80055a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699a      	ldr	r2, [r3, #24]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0208 	orr.w	r2, r2, #8
 80052ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 0204 	bic.w	r2, r2, #4
 80052fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6999      	ldr	r1, [r3, #24]
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	691a      	ldr	r2, [r3, #16]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	619a      	str	r2, [r3, #24]
      break;
 800530e:	e0a5      	b.n	800545c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68b9      	ldr	r1, [r7, #8]
 8005316:	4618      	mov	r0, r3
 8005318:	f000 f9d6 	bl	80056c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800532a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699a      	ldr	r2, [r3, #24]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800533a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6999      	ldr	r1, [r3, #24]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	021a      	lsls	r2, r3, #8
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	619a      	str	r2, [r3, #24]
      break;
 8005350:	e084      	b.n	800545c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68b9      	ldr	r1, [r7, #8]
 8005358:	4618      	mov	r0, r3
 800535a:	f000 fa3f 	bl	80057dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	69da      	ldr	r2, [r3, #28]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f042 0208 	orr.w	r2, r2, #8
 800536c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	69da      	ldr	r2, [r3, #28]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0204 	bic.w	r2, r2, #4
 800537c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	69d9      	ldr	r1, [r3, #28]
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	430a      	orrs	r2, r1
 800538e:	61da      	str	r2, [r3, #28]
      break;
 8005390:	e064      	b.n	800545c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	4618      	mov	r0, r3
 800539a:	f000 faa7 	bl	80058ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	69da      	ldr	r2, [r3, #28]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69da      	ldr	r2, [r3, #28]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	69d9      	ldr	r1, [r3, #28]
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	021a      	lsls	r2, r3, #8
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	61da      	str	r2, [r3, #28]
      break;
 80053d2:	e043      	b.n	800545c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68b9      	ldr	r1, [r7, #8]
 80053da:	4618      	mov	r0, r3
 80053dc:	f000 fb10 	bl	8005a00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0208 	orr.w	r2, r2, #8
 80053ee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0204 	bic.w	r2, r2, #4
 80053fe:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	691a      	ldr	r2, [r3, #16]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	430a      	orrs	r2, r1
 8005410:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005412:	e023      	b.n	800545c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	4618      	mov	r0, r3
 800541c:	f000 fb54 	bl	8005ac8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800542e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800543e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	021a      	lsls	r2, r3, #8
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005454:	e002      	b.n	800545c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	75fb      	strb	r3, [r7, #23]
      break;
 800545a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005464:	7dfb      	ldrb	r3, [r7, #23]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3718      	adds	r7, #24
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop

08005470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a42      	ldr	r2, [pc, #264]	@ (800558c <TIM_Base_SetConfig+0x11c>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d00f      	beq.n	80054a8 <TIM_Base_SetConfig+0x38>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548e:	d00b      	beq.n	80054a8 <TIM_Base_SetConfig+0x38>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a3f      	ldr	r2, [pc, #252]	@ (8005590 <TIM_Base_SetConfig+0x120>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d007      	beq.n	80054a8 <TIM_Base_SetConfig+0x38>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a3e      	ldr	r2, [pc, #248]	@ (8005594 <TIM_Base_SetConfig+0x124>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d003      	beq.n	80054a8 <TIM_Base_SetConfig+0x38>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a3d      	ldr	r2, [pc, #244]	@ (8005598 <TIM_Base_SetConfig+0x128>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d108      	bne.n	80054ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a33      	ldr	r2, [pc, #204]	@ (800558c <TIM_Base_SetConfig+0x11c>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d01b      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054c8:	d017      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a30      	ldr	r2, [pc, #192]	@ (8005590 <TIM_Base_SetConfig+0x120>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d013      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a2f      	ldr	r2, [pc, #188]	@ (8005594 <TIM_Base_SetConfig+0x124>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d00f      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005598 <TIM_Base_SetConfig+0x128>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d00b      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a2d      	ldr	r2, [pc, #180]	@ (800559c <TIM_Base_SetConfig+0x12c>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d007      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a2c      	ldr	r2, [pc, #176]	@ (80055a0 <TIM_Base_SetConfig+0x130>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d003      	beq.n	80054fa <TIM_Base_SetConfig+0x8a>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a2b      	ldr	r2, [pc, #172]	@ (80055a4 <TIM_Base_SetConfig+0x134>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d108      	bne.n	800550c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005500:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	4313      	orrs	r3, r2
 800550a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	4313      	orrs	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a16      	ldr	r2, [pc, #88]	@ (800558c <TIM_Base_SetConfig+0x11c>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00f      	beq.n	8005558 <TIM_Base_SetConfig+0xe8>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a17      	ldr	r2, [pc, #92]	@ (8005598 <TIM_Base_SetConfig+0x128>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d00b      	beq.n	8005558 <TIM_Base_SetConfig+0xe8>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a16      	ldr	r2, [pc, #88]	@ (800559c <TIM_Base_SetConfig+0x12c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d007      	beq.n	8005558 <TIM_Base_SetConfig+0xe8>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a15      	ldr	r2, [pc, #84]	@ (80055a0 <TIM_Base_SetConfig+0x130>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d003      	beq.n	8005558 <TIM_Base_SetConfig+0xe8>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a14      	ldr	r2, [pc, #80]	@ (80055a4 <TIM_Base_SetConfig+0x134>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d103      	bne.n	8005560 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b01      	cmp	r3, #1
 8005570:	d105      	bne.n	800557e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	f023 0201 	bic.w	r2, r3, #1
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	611a      	str	r2, [r3, #16]
  }
}
 800557e:	bf00      	nop
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40012c00 	.word	0x40012c00
 8005590:	40000400 	.word	0x40000400
 8005594:	40000800 	.word	0x40000800
 8005598:	40013400 	.word	0x40013400
 800559c:	40014000 	.word	0x40014000
 80055a0:	40014400 	.word	0x40014400
 80055a4:	40014800 	.word	0x40014800

080055a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	f023 0201 	bic.w	r2, r3, #1
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f023 0303 	bic.w	r3, r3, #3
 80055e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f023 0302 	bic.w	r3, r3, #2
 80055f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a2c      	ldr	r2, [pc, #176]	@ (80056b4 <TIM_OC1_SetConfig+0x10c>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00f      	beq.n	8005628 <TIM_OC1_SetConfig+0x80>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a2b      	ldr	r2, [pc, #172]	@ (80056b8 <TIM_OC1_SetConfig+0x110>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d00b      	beq.n	8005628 <TIM_OC1_SetConfig+0x80>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a2a      	ldr	r2, [pc, #168]	@ (80056bc <TIM_OC1_SetConfig+0x114>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d007      	beq.n	8005628 <TIM_OC1_SetConfig+0x80>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a29      	ldr	r2, [pc, #164]	@ (80056c0 <TIM_OC1_SetConfig+0x118>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d003      	beq.n	8005628 <TIM_OC1_SetConfig+0x80>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a28      	ldr	r2, [pc, #160]	@ (80056c4 <TIM_OC1_SetConfig+0x11c>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d10c      	bne.n	8005642 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	f023 0308 	bic.w	r3, r3, #8
 800562e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f023 0304 	bic.w	r3, r3, #4
 8005640:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a1b      	ldr	r2, [pc, #108]	@ (80056b4 <TIM_OC1_SetConfig+0x10c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d00f      	beq.n	800566a <TIM_OC1_SetConfig+0xc2>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a1a      	ldr	r2, [pc, #104]	@ (80056b8 <TIM_OC1_SetConfig+0x110>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d00b      	beq.n	800566a <TIM_OC1_SetConfig+0xc2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a19      	ldr	r2, [pc, #100]	@ (80056bc <TIM_OC1_SetConfig+0x114>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d007      	beq.n	800566a <TIM_OC1_SetConfig+0xc2>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a18      	ldr	r2, [pc, #96]	@ (80056c0 <TIM_OC1_SetConfig+0x118>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d003      	beq.n	800566a <TIM_OC1_SetConfig+0xc2>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a17      	ldr	r2, [pc, #92]	@ (80056c4 <TIM_OC1_SetConfig+0x11c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d111      	bne.n	800568e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005670:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005678:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	4313      	orrs	r3, r2
 800568c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	621a      	str	r2, [r3, #32]
}
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	40012c00 	.word	0x40012c00
 80056b8:	40013400 	.word	0x40013400
 80056bc:	40014000 	.word	0x40014000
 80056c0:	40014400 	.word	0x40014400
 80056c4:	40014800 	.word	0x40014800

080056c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	f023 0210 	bic.w	r2, r3, #16
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	021b      	lsls	r3, r3, #8
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f023 0320 	bic.w	r3, r3, #32
 8005716:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	4313      	orrs	r3, r2
 8005722:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a28      	ldr	r2, [pc, #160]	@ (80057c8 <TIM_OC2_SetConfig+0x100>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d003      	beq.n	8005734 <TIM_OC2_SetConfig+0x6c>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a27      	ldr	r2, [pc, #156]	@ (80057cc <TIM_OC2_SetConfig+0x104>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d10d      	bne.n	8005750 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800573a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	4313      	orrs	r3, r2
 8005746:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800574e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a1d      	ldr	r2, [pc, #116]	@ (80057c8 <TIM_OC2_SetConfig+0x100>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00f      	beq.n	8005778 <TIM_OC2_SetConfig+0xb0>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a1c      	ldr	r2, [pc, #112]	@ (80057cc <TIM_OC2_SetConfig+0x104>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d00b      	beq.n	8005778 <TIM_OC2_SetConfig+0xb0>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a1b      	ldr	r2, [pc, #108]	@ (80057d0 <TIM_OC2_SetConfig+0x108>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d007      	beq.n	8005778 <TIM_OC2_SetConfig+0xb0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a1a      	ldr	r2, [pc, #104]	@ (80057d4 <TIM_OC2_SetConfig+0x10c>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d003      	beq.n	8005778 <TIM_OC2_SetConfig+0xb0>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a19      	ldr	r2, [pc, #100]	@ (80057d8 <TIM_OC2_SetConfig+0x110>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d113      	bne.n	80057a0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800577e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005786:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	4313      	orrs	r3, r2
 8005792:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	699b      	ldr	r3, [r3, #24]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	4313      	orrs	r3, r2
 800579e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	40012c00 	.word	0x40012c00
 80057cc:	40013400 	.word	0x40013400
 80057d0:	40014000 	.word	0x40014000
 80057d4:	40014400 	.word	0x40014400
 80057d8:	40014800 	.word	0x40014800

080057dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800580a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800580e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0303 	bic.w	r3, r3, #3
 8005816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	4313      	orrs	r3, r2
 8005834:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a27      	ldr	r2, [pc, #156]	@ (80058d8 <TIM_OC3_SetConfig+0xfc>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d003      	beq.n	8005846 <TIM_OC3_SetConfig+0x6a>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a26      	ldr	r2, [pc, #152]	@ (80058dc <TIM_OC3_SetConfig+0x100>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d10d      	bne.n	8005862 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800584c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	021b      	lsls	r3, r3, #8
 8005854:	697a      	ldr	r2, [r7, #20]
 8005856:	4313      	orrs	r3, r2
 8005858:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005860:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a1c      	ldr	r2, [pc, #112]	@ (80058d8 <TIM_OC3_SetConfig+0xfc>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d00f      	beq.n	800588a <TIM_OC3_SetConfig+0xae>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a1b      	ldr	r2, [pc, #108]	@ (80058dc <TIM_OC3_SetConfig+0x100>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d00b      	beq.n	800588a <TIM_OC3_SetConfig+0xae>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a1a      	ldr	r2, [pc, #104]	@ (80058e0 <TIM_OC3_SetConfig+0x104>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d007      	beq.n	800588a <TIM_OC3_SetConfig+0xae>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a19      	ldr	r2, [pc, #100]	@ (80058e4 <TIM_OC3_SetConfig+0x108>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d003      	beq.n	800588a <TIM_OC3_SetConfig+0xae>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a18      	ldr	r2, [pc, #96]	@ (80058e8 <TIM_OC3_SetConfig+0x10c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d113      	bne.n	80058b2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	011b      	lsls	r3, r3, #4
 80058ac:	693a      	ldr	r2, [r7, #16]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	621a      	str	r2, [r3, #32]
}
 80058cc:	bf00      	nop
 80058ce:	371c      	adds	r7, #28
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	40012c00 	.word	0x40012c00
 80058dc:	40013400 	.word	0x40013400
 80058e0:	40014000 	.word	0x40014000
 80058e4:	40014400 	.word	0x40014400
 80058e8:	40014800 	.word	0x40014800

080058ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b087      	sub	sp, #28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800591a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800591e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	021b      	lsls	r3, r3, #8
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	4313      	orrs	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800593a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	031b      	lsls	r3, r3, #12
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4313      	orrs	r3, r2
 8005946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a28      	ldr	r2, [pc, #160]	@ (80059ec <TIM_OC4_SetConfig+0x100>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d003      	beq.n	8005958 <TIM_OC4_SetConfig+0x6c>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a27      	ldr	r2, [pc, #156]	@ (80059f0 <TIM_OC4_SetConfig+0x104>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d10d      	bne.n	8005974 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800595e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	031b      	lsls	r3, r3, #12
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	4313      	orrs	r3, r2
 800596a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005972:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a1d      	ldr	r2, [pc, #116]	@ (80059ec <TIM_OC4_SetConfig+0x100>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d00f      	beq.n	800599c <TIM_OC4_SetConfig+0xb0>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a1c      	ldr	r2, [pc, #112]	@ (80059f0 <TIM_OC4_SetConfig+0x104>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d00b      	beq.n	800599c <TIM_OC4_SetConfig+0xb0>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a1b      	ldr	r2, [pc, #108]	@ (80059f4 <TIM_OC4_SetConfig+0x108>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d007      	beq.n	800599c <TIM_OC4_SetConfig+0xb0>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a1a      	ldr	r2, [pc, #104]	@ (80059f8 <TIM_OC4_SetConfig+0x10c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d003      	beq.n	800599c <TIM_OC4_SetConfig+0xb0>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a19      	ldr	r2, [pc, #100]	@ (80059fc <TIM_OC4_SetConfig+0x110>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d113      	bne.n	80059c4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059a2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80059aa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	019b      	lsls	r3, r3, #6
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	699b      	ldr	r3, [r3, #24]
 80059bc:	019b      	lsls	r3, r3, #6
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	621a      	str	r2, [r3, #32]
}
 80059de:	bf00      	nop
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	40012c00 	.word	0x40012c00
 80059f0:	40013400 	.word	0x40013400
 80059f4:	40014000 	.word	0x40014000
 80059f8:	40014400 	.word	0x40014400
 80059fc:	40014800 	.word	0x40014800

08005a00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b087      	sub	sp, #28
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	041b      	lsls	r3, r3, #16
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a17      	ldr	r2, [pc, #92]	@ (8005ab4 <TIM_OC5_SetConfig+0xb4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d00f      	beq.n	8005a7a <TIM_OC5_SetConfig+0x7a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a16      	ldr	r2, [pc, #88]	@ (8005ab8 <TIM_OC5_SetConfig+0xb8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d00b      	beq.n	8005a7a <TIM_OC5_SetConfig+0x7a>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a15      	ldr	r2, [pc, #84]	@ (8005abc <TIM_OC5_SetConfig+0xbc>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d007      	beq.n	8005a7a <TIM_OC5_SetConfig+0x7a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a14      	ldr	r2, [pc, #80]	@ (8005ac0 <TIM_OC5_SetConfig+0xc0>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d003      	beq.n	8005a7a <TIM_OC5_SetConfig+0x7a>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a13      	ldr	r2, [pc, #76]	@ (8005ac4 <TIM_OC5_SetConfig+0xc4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d109      	bne.n	8005a8e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	021b      	lsls	r3, r3, #8
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	621a      	str	r2, [r3, #32]
}
 8005aa8:	bf00      	nop
 8005aaa:	371c      	adds	r7, #28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr
 8005ab4:	40012c00 	.word	0x40012c00
 8005ab8:	40013400 	.word	0x40013400
 8005abc:	40014000 	.word	0x40014000
 8005ac0:	40014400 	.word	0x40014400
 8005ac4:	40014800 	.word	0x40014800

08005ac8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	021b      	lsls	r3, r3, #8
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	051b      	lsls	r3, r3, #20
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a18      	ldr	r2, [pc, #96]	@ (8005b80 <TIM_OC6_SetConfig+0xb8>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d00f      	beq.n	8005b44 <TIM_OC6_SetConfig+0x7c>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a17      	ldr	r2, [pc, #92]	@ (8005b84 <TIM_OC6_SetConfig+0xbc>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00b      	beq.n	8005b44 <TIM_OC6_SetConfig+0x7c>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a16      	ldr	r2, [pc, #88]	@ (8005b88 <TIM_OC6_SetConfig+0xc0>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d007      	beq.n	8005b44 <TIM_OC6_SetConfig+0x7c>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a15      	ldr	r2, [pc, #84]	@ (8005b8c <TIM_OC6_SetConfig+0xc4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d003      	beq.n	8005b44 <TIM_OC6_SetConfig+0x7c>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a14      	ldr	r2, [pc, #80]	@ (8005b90 <TIM_OC6_SetConfig+0xc8>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d109      	bne.n	8005b58 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	029b      	lsls	r3, r3, #10
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	621a      	str	r2, [r3, #32]
}
 8005b72:	bf00      	nop
 8005b74:	371c      	adds	r7, #28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40012c00 	.word	0x40012c00
 8005b84:	40013400 	.word	0x40013400
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40014400 	.word	0x40014400
 8005b90:	40014800 	.word	0x40014800

08005b94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b087      	sub	sp, #28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	f003 031f 	and.w	r3, r3, #31
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a1a      	ldr	r2, [r3, #32]
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	401a      	ands	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a1a      	ldr	r2, [r3, #32]
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	f003 031f 	and.w	r3, r3, #31
 8005bc6:	6879      	ldr	r1, [r7, #4]
 8005bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bcc:	431a      	orrs	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	621a      	str	r2, [r3, #32]
}
 8005bd2:	bf00      	nop
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
	...

08005be0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	e065      	b.n	8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a2c      	ldr	r2, [pc, #176]	@ (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d004      	beq.n	8005c2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a2b      	ldr	r2, [pc, #172]	@ (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d108      	bne.n	8005c3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c48:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1b      	ldr	r2, [pc, #108]	@ (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d018      	beq.n	8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c6e:	d013      	beq.n	8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a18      	ldr	r2, [pc, #96]	@ (8005cd8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d00e      	beq.n	8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a17      	ldr	r2, [pc, #92]	@ (8005cdc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d009      	beq.n	8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a12      	ldr	r2, [pc, #72]	@ (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d004      	beq.n	8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a13      	ldr	r2, [pc, #76]	@ (8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d10c      	bne.n	8005cb2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	40012c00 	.word	0x40012c00
 8005cd4:	40013400 	.word	0x40013400
 8005cd8:	40000400 	.word	0x40000400
 8005cdc:	40000800 	.word	0x40000800
 8005ce0:	40014000 	.word	0x40014000

08005ce4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d101      	bne.n	8005d00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	e073      	b.n	8005de8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	695b      	ldr	r3, [r3, #20]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d66:	4313      	orrs	r3, r2
 8005d68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	699b      	ldr	r3, [r3, #24]
 8005d74:	041b      	lsls	r3, r3, #16
 8005d76:	4313      	orrs	r3, r2
 8005d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a19      	ldr	r2, [pc, #100]	@ (8005df4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d004      	beq.n	8005d9c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a18      	ldr	r2, [pc, #96]	@ (8005df8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d11c      	bne.n	8005dd6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da6:	051b      	lsls	r3, r3, #20
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3714      	adds	r7, #20
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	40012c00 	.word	0x40012c00
 8005df8:	40013400 	.word	0x40013400

08005dfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e042      	b.n	8005e94 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d106      	bne.n	8005e26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f7fc fa61 	bl	80022e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2224      	movs	r2, #36	@ 0x24
 8005e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f022 0201 	bic.w	r2, r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d002      	beq.n	8005e4c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 fbf8 	bl	800663c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 f929 	bl	80060a4 <UART_SetConfig>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e01b      	b.n	8005e94 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	689a      	ldr	r2, [r3, #8]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0201 	orr.w	r2, r2, #1
 8005e8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 fc77 	bl	8006780 <UART_CheckIdleState>
 8005e92:	4603      	mov	r3, r0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3708      	adds	r7, #8
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08a      	sub	sp, #40	@ 0x28
 8005ea0:	af02      	add	r7, sp, #8
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	603b      	str	r3, [r7, #0]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb2:	2b20      	cmp	r3, #32
 8005eb4:	d17b      	bne.n	8005fae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d002      	beq.n	8005ec2 <HAL_UART_Transmit+0x26>
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e074      	b.n	8005fb0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2221      	movs	r2, #33	@ 0x21
 8005ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ed6:	f7fc fb5b 	bl	8002590 <HAL_GetTick>
 8005eda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	88fa      	ldrh	r2, [r7, #6]
 8005ee0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	88fa      	ldrh	r2, [r7, #6]
 8005ee8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef4:	d108      	bne.n	8005f08 <HAL_UART_Transmit+0x6c>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d104      	bne.n	8005f08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	61bb      	str	r3, [r7, #24]
 8005f06:	e003      	b.n	8005f10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f10:	e030      	b.n	8005f74 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2180      	movs	r1, #128	@ 0x80
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f000 fcd9 	bl	80068d4 <UART_WaitOnFlagUntilTimeout>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d005      	beq.n	8005f34 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f30:	2303      	movs	r3, #3
 8005f32:	e03d      	b.n	8005fb0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10b      	bne.n	8005f52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	881b      	ldrh	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f48:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	3302      	adds	r3, #2
 8005f4e:	61bb      	str	r3, [r7, #24]
 8005f50:	e007      	b.n	8005f62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	781a      	ldrb	r2, [r3, #0]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d1c8      	bne.n	8005f12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	2200      	movs	r2, #0
 8005f88:	2140      	movs	r1, #64	@ 0x40
 8005f8a:	68f8      	ldr	r0, [r7, #12]
 8005f8c:	f000 fca2 	bl	80068d4 <UART_WaitOnFlagUntilTimeout>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d005      	beq.n	8005fa2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e006      	b.n	8005fb0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2220      	movs	r2, #32
 8005fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005faa:	2300      	movs	r3, #0
 8005fac:	e000      	b.n	8005fb0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fae:	2302      	movs	r3, #2
  }
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3720      	adds	r7, #32
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b08a      	sub	sp, #40	@ 0x28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fcc:	2b20      	cmp	r3, #32
 8005fce:	d137      	bne.n	8006040 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d002      	beq.n	8005fdc <HAL_UART_Receive_DMA+0x24>
 8005fd6:	88fb      	ldrh	r3, [r7, #6]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d101      	bne.n	8005fe0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e030      	b.n	8006042 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a18      	ldr	r2, [pc, #96]	@ (800604c <HAL_UART_Receive_DMA+0x94>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d01f      	beq.n	8006030 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d018      	beq.n	8006030 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	e853 3f00 	ldrex	r3, [r3]
 800600a:	613b      	str	r3, [r7, #16]
   return(result);
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006012:	627b      	str	r3, [r7, #36]	@ 0x24
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	461a      	mov	r2, r3
 800601a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601c:	623b      	str	r3, [r7, #32]
 800601e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006020:	69f9      	ldr	r1, [r7, #28]
 8006022:	6a3a      	ldr	r2, [r7, #32]
 8006024:	e841 2300 	strex	r3, r2, [r1]
 8006028:	61bb      	str	r3, [r7, #24]
   return(result);
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1e6      	bne.n	8005ffe <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006030:	88fb      	ldrh	r3, [r7, #6]
 8006032:	461a      	mov	r2, r3
 8006034:	68b9      	ldr	r1, [r7, #8]
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f000 fcba 	bl	80069b0 <UART_Start_Receive_DMA>
 800603c:	4603      	mov	r3, r0
 800603e:	e000      	b.n	8006042 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006040:	2302      	movs	r3, #2
  }
}
 8006042:	4618      	mov	r0, r3
 8006044:	3728      	adds	r7, #40	@ 0x28
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	40008000 	.word	0x40008000

08006050 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	460b      	mov	r3, r1
 8006096:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a8:	b08c      	sub	sp, #48	@ 0x30
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060ae:	2300      	movs	r3, #0
 80060b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	689a      	ldr	r2, [r3, #8]
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	431a      	orrs	r2, r3
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	431a      	orrs	r2, r3
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	69db      	ldr	r3, [r3, #28]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	4bab      	ldr	r3, [pc, #684]	@ (8006380 <UART_SetConfig+0x2dc>)
 80060d4:	4013      	ands	r3, r2
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	6812      	ldr	r2, [r2, #0]
 80060da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060dc:	430b      	orrs	r3, r1
 80060de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4aa0      	ldr	r2, [pc, #640]	@ (8006384 <UART_SetConfig+0x2e0>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d004      	beq.n	8006110 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800610c:	4313      	orrs	r3, r2
 800610e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800611a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	6812      	ldr	r2, [r2, #0]
 8006122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006124:	430b      	orrs	r3, r1
 8006126:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612e:	f023 010f 	bic.w	r1, r3, #15
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a91      	ldr	r2, [pc, #580]	@ (8006388 <UART_SetConfig+0x2e4>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d125      	bne.n	8006194 <UART_SetConfig+0xf0>
 8006148:	4b90      	ldr	r3, [pc, #576]	@ (800638c <UART_SetConfig+0x2e8>)
 800614a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614e:	f003 0303 	and.w	r3, r3, #3
 8006152:	2b03      	cmp	r3, #3
 8006154:	d81a      	bhi.n	800618c <UART_SetConfig+0xe8>
 8006156:	a201      	add	r2, pc, #4	@ (adr r2, 800615c <UART_SetConfig+0xb8>)
 8006158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615c:	0800616d 	.word	0x0800616d
 8006160:	0800617d 	.word	0x0800617d
 8006164:	08006175 	.word	0x08006175
 8006168:	08006185 	.word	0x08006185
 800616c:	2301      	movs	r3, #1
 800616e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006172:	e0d6      	b.n	8006322 <UART_SetConfig+0x27e>
 8006174:	2302      	movs	r3, #2
 8006176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617a:	e0d2      	b.n	8006322 <UART_SetConfig+0x27e>
 800617c:	2304      	movs	r3, #4
 800617e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006182:	e0ce      	b.n	8006322 <UART_SetConfig+0x27e>
 8006184:	2308      	movs	r3, #8
 8006186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800618a:	e0ca      	b.n	8006322 <UART_SetConfig+0x27e>
 800618c:	2310      	movs	r3, #16
 800618e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006192:	e0c6      	b.n	8006322 <UART_SetConfig+0x27e>
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a7d      	ldr	r2, [pc, #500]	@ (8006390 <UART_SetConfig+0x2ec>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d138      	bne.n	8006210 <UART_SetConfig+0x16c>
 800619e:	4b7b      	ldr	r3, [pc, #492]	@ (800638c <UART_SetConfig+0x2e8>)
 80061a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061a4:	f003 030c 	and.w	r3, r3, #12
 80061a8:	2b0c      	cmp	r3, #12
 80061aa:	d82d      	bhi.n	8006208 <UART_SetConfig+0x164>
 80061ac:	a201      	add	r2, pc, #4	@ (adr r2, 80061b4 <UART_SetConfig+0x110>)
 80061ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b2:	bf00      	nop
 80061b4:	080061e9 	.word	0x080061e9
 80061b8:	08006209 	.word	0x08006209
 80061bc:	08006209 	.word	0x08006209
 80061c0:	08006209 	.word	0x08006209
 80061c4:	080061f9 	.word	0x080061f9
 80061c8:	08006209 	.word	0x08006209
 80061cc:	08006209 	.word	0x08006209
 80061d0:	08006209 	.word	0x08006209
 80061d4:	080061f1 	.word	0x080061f1
 80061d8:	08006209 	.word	0x08006209
 80061dc:	08006209 	.word	0x08006209
 80061e0:	08006209 	.word	0x08006209
 80061e4:	08006201 	.word	0x08006201
 80061e8:	2300      	movs	r3, #0
 80061ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ee:	e098      	b.n	8006322 <UART_SetConfig+0x27e>
 80061f0:	2302      	movs	r3, #2
 80061f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061f6:	e094      	b.n	8006322 <UART_SetConfig+0x27e>
 80061f8:	2304      	movs	r3, #4
 80061fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061fe:	e090      	b.n	8006322 <UART_SetConfig+0x27e>
 8006200:	2308      	movs	r3, #8
 8006202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006206:	e08c      	b.n	8006322 <UART_SetConfig+0x27e>
 8006208:	2310      	movs	r3, #16
 800620a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620e:	e088      	b.n	8006322 <UART_SetConfig+0x27e>
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a5f      	ldr	r2, [pc, #380]	@ (8006394 <UART_SetConfig+0x2f0>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d125      	bne.n	8006266 <UART_SetConfig+0x1c2>
 800621a:	4b5c      	ldr	r3, [pc, #368]	@ (800638c <UART_SetConfig+0x2e8>)
 800621c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006220:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006224:	2b30      	cmp	r3, #48	@ 0x30
 8006226:	d016      	beq.n	8006256 <UART_SetConfig+0x1b2>
 8006228:	2b30      	cmp	r3, #48	@ 0x30
 800622a:	d818      	bhi.n	800625e <UART_SetConfig+0x1ba>
 800622c:	2b20      	cmp	r3, #32
 800622e:	d00a      	beq.n	8006246 <UART_SetConfig+0x1a2>
 8006230:	2b20      	cmp	r3, #32
 8006232:	d814      	bhi.n	800625e <UART_SetConfig+0x1ba>
 8006234:	2b00      	cmp	r3, #0
 8006236:	d002      	beq.n	800623e <UART_SetConfig+0x19a>
 8006238:	2b10      	cmp	r3, #16
 800623a:	d008      	beq.n	800624e <UART_SetConfig+0x1aa>
 800623c:	e00f      	b.n	800625e <UART_SetConfig+0x1ba>
 800623e:	2300      	movs	r3, #0
 8006240:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006244:	e06d      	b.n	8006322 <UART_SetConfig+0x27e>
 8006246:	2302      	movs	r3, #2
 8006248:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624c:	e069      	b.n	8006322 <UART_SetConfig+0x27e>
 800624e:	2304      	movs	r3, #4
 8006250:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006254:	e065      	b.n	8006322 <UART_SetConfig+0x27e>
 8006256:	2308      	movs	r3, #8
 8006258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800625c:	e061      	b.n	8006322 <UART_SetConfig+0x27e>
 800625e:	2310      	movs	r3, #16
 8006260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006264:	e05d      	b.n	8006322 <UART_SetConfig+0x27e>
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a4b      	ldr	r2, [pc, #300]	@ (8006398 <UART_SetConfig+0x2f4>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d125      	bne.n	80062bc <UART_SetConfig+0x218>
 8006270:	4b46      	ldr	r3, [pc, #280]	@ (800638c <UART_SetConfig+0x2e8>)
 8006272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006276:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800627a:	2bc0      	cmp	r3, #192	@ 0xc0
 800627c:	d016      	beq.n	80062ac <UART_SetConfig+0x208>
 800627e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006280:	d818      	bhi.n	80062b4 <UART_SetConfig+0x210>
 8006282:	2b80      	cmp	r3, #128	@ 0x80
 8006284:	d00a      	beq.n	800629c <UART_SetConfig+0x1f8>
 8006286:	2b80      	cmp	r3, #128	@ 0x80
 8006288:	d814      	bhi.n	80062b4 <UART_SetConfig+0x210>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d002      	beq.n	8006294 <UART_SetConfig+0x1f0>
 800628e:	2b40      	cmp	r3, #64	@ 0x40
 8006290:	d008      	beq.n	80062a4 <UART_SetConfig+0x200>
 8006292:	e00f      	b.n	80062b4 <UART_SetConfig+0x210>
 8006294:	2300      	movs	r3, #0
 8006296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800629a:	e042      	b.n	8006322 <UART_SetConfig+0x27e>
 800629c:	2302      	movs	r3, #2
 800629e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a2:	e03e      	b.n	8006322 <UART_SetConfig+0x27e>
 80062a4:	2304      	movs	r3, #4
 80062a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062aa:	e03a      	b.n	8006322 <UART_SetConfig+0x27e>
 80062ac:	2308      	movs	r3, #8
 80062ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b2:	e036      	b.n	8006322 <UART_SetConfig+0x27e>
 80062b4:	2310      	movs	r3, #16
 80062b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ba:	e032      	b.n	8006322 <UART_SetConfig+0x27e>
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a30      	ldr	r2, [pc, #192]	@ (8006384 <UART_SetConfig+0x2e0>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d12a      	bne.n	800631c <UART_SetConfig+0x278>
 80062c6:	4b31      	ldr	r3, [pc, #196]	@ (800638c <UART_SetConfig+0x2e8>)
 80062c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80062d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062d4:	d01a      	beq.n	800630c <UART_SetConfig+0x268>
 80062d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062da:	d81b      	bhi.n	8006314 <UART_SetConfig+0x270>
 80062dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062e0:	d00c      	beq.n	80062fc <UART_SetConfig+0x258>
 80062e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062e6:	d815      	bhi.n	8006314 <UART_SetConfig+0x270>
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <UART_SetConfig+0x250>
 80062ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062f0:	d008      	beq.n	8006304 <UART_SetConfig+0x260>
 80062f2:	e00f      	b.n	8006314 <UART_SetConfig+0x270>
 80062f4:	2300      	movs	r3, #0
 80062f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062fa:	e012      	b.n	8006322 <UART_SetConfig+0x27e>
 80062fc:	2302      	movs	r3, #2
 80062fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006302:	e00e      	b.n	8006322 <UART_SetConfig+0x27e>
 8006304:	2304      	movs	r3, #4
 8006306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800630a:	e00a      	b.n	8006322 <UART_SetConfig+0x27e>
 800630c:	2308      	movs	r3, #8
 800630e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006312:	e006      	b.n	8006322 <UART_SetConfig+0x27e>
 8006314:	2310      	movs	r3, #16
 8006316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800631a:	e002      	b.n	8006322 <UART_SetConfig+0x27e>
 800631c:	2310      	movs	r3, #16
 800631e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a17      	ldr	r2, [pc, #92]	@ (8006384 <UART_SetConfig+0x2e0>)
 8006328:	4293      	cmp	r3, r2
 800632a:	f040 80a8 	bne.w	800647e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800632e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006332:	2b08      	cmp	r3, #8
 8006334:	d834      	bhi.n	80063a0 <UART_SetConfig+0x2fc>
 8006336:	a201      	add	r2, pc, #4	@ (adr r2, 800633c <UART_SetConfig+0x298>)
 8006338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633c:	08006361 	.word	0x08006361
 8006340:	080063a1 	.word	0x080063a1
 8006344:	08006369 	.word	0x08006369
 8006348:	080063a1 	.word	0x080063a1
 800634c:	0800636f 	.word	0x0800636f
 8006350:	080063a1 	.word	0x080063a1
 8006354:	080063a1 	.word	0x080063a1
 8006358:	080063a1 	.word	0x080063a1
 800635c:	08006377 	.word	0x08006377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006360:	f7fd fbde 	bl	8003b20 <HAL_RCC_GetPCLK1Freq>
 8006364:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006366:	e021      	b.n	80063ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006368:	4b0c      	ldr	r3, [pc, #48]	@ (800639c <UART_SetConfig+0x2f8>)
 800636a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800636c:	e01e      	b.n	80063ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800636e:	f7fd fb6b 	bl	8003a48 <HAL_RCC_GetSysClockFreq>
 8006372:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006374:	e01a      	b.n	80063ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006376:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800637a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800637c:	e016      	b.n	80063ac <UART_SetConfig+0x308>
 800637e:	bf00      	nop
 8006380:	cfff69f3 	.word	0xcfff69f3
 8006384:	40008000 	.word	0x40008000
 8006388:	40013800 	.word	0x40013800
 800638c:	40021000 	.word	0x40021000
 8006390:	40004400 	.word	0x40004400
 8006394:	40004800 	.word	0x40004800
 8006398:	40004c00 	.word	0x40004c00
 800639c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80063aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 812a 	beq.w	8006608 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b8:	4a9e      	ldr	r2, [pc, #632]	@ (8006634 <UART_SetConfig+0x590>)
 80063ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063be:	461a      	mov	r2, r3
 80063c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80063c6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	4613      	mov	r3, r2
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	4413      	add	r3, r2
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d305      	bcc.n	80063e4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d903      	bls.n	80063ec <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063ea:	e10d      	b.n	8006608 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	2200      	movs	r2, #0
 80063f0:	60bb      	str	r3, [r7, #8]
 80063f2:	60fa      	str	r2, [r7, #12]
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f8:	4a8e      	ldr	r2, [pc, #568]	@ (8006634 <UART_SetConfig+0x590>)
 80063fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063fe:	b29b      	uxth	r3, r3
 8006400:	2200      	movs	r2, #0
 8006402:	603b      	str	r3, [r7, #0]
 8006404:	607a      	str	r2, [r7, #4]
 8006406:	e9d7 2300 	ldrd	r2, r3, [r7]
 800640a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800640e:	f7fa fc63 	bl	8000cd8 <__aeabi_uldivmod>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	4610      	mov	r0, r2
 8006418:	4619      	mov	r1, r3
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	f04f 0300 	mov.w	r3, #0
 8006422:	020b      	lsls	r3, r1, #8
 8006424:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006428:	0202      	lsls	r2, r0, #8
 800642a:	6979      	ldr	r1, [r7, #20]
 800642c:	6849      	ldr	r1, [r1, #4]
 800642e:	0849      	lsrs	r1, r1, #1
 8006430:	2000      	movs	r0, #0
 8006432:	460c      	mov	r4, r1
 8006434:	4605      	mov	r5, r0
 8006436:	eb12 0804 	adds.w	r8, r2, r4
 800643a:	eb43 0905 	adc.w	r9, r3, r5
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	469a      	mov	sl, r3
 8006446:	4693      	mov	fp, r2
 8006448:	4652      	mov	r2, sl
 800644a:	465b      	mov	r3, fp
 800644c:	4640      	mov	r0, r8
 800644e:	4649      	mov	r1, r9
 8006450:	f7fa fc42 	bl	8000cd8 <__aeabi_uldivmod>
 8006454:	4602      	mov	r2, r0
 8006456:	460b      	mov	r3, r1
 8006458:	4613      	mov	r3, r2
 800645a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006462:	d308      	bcc.n	8006476 <UART_SetConfig+0x3d2>
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800646a:	d204      	bcs.n	8006476 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6a3a      	ldr	r2, [r7, #32]
 8006472:	60da      	str	r2, [r3, #12]
 8006474:	e0c8      	b.n	8006608 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800647c:	e0c4      	b.n	8006608 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006486:	d167      	bne.n	8006558 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006488:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800648c:	2b08      	cmp	r3, #8
 800648e:	d828      	bhi.n	80064e2 <UART_SetConfig+0x43e>
 8006490:	a201      	add	r2, pc, #4	@ (adr r2, 8006498 <UART_SetConfig+0x3f4>)
 8006492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006496:	bf00      	nop
 8006498:	080064bd 	.word	0x080064bd
 800649c:	080064c5 	.word	0x080064c5
 80064a0:	080064cd 	.word	0x080064cd
 80064a4:	080064e3 	.word	0x080064e3
 80064a8:	080064d3 	.word	0x080064d3
 80064ac:	080064e3 	.word	0x080064e3
 80064b0:	080064e3 	.word	0x080064e3
 80064b4:	080064e3 	.word	0x080064e3
 80064b8:	080064db 	.word	0x080064db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064bc:	f7fd fb30 	bl	8003b20 <HAL_RCC_GetPCLK1Freq>
 80064c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064c2:	e014      	b.n	80064ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064c4:	f7fd fb42 	bl	8003b4c <HAL_RCC_GetPCLK2Freq>
 80064c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ca:	e010      	b.n	80064ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064cc:	4b5a      	ldr	r3, [pc, #360]	@ (8006638 <UART_SetConfig+0x594>)
 80064ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064d0:	e00d      	b.n	80064ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064d2:	f7fd fab9 	bl	8003a48 <HAL_RCC_GetSysClockFreq>
 80064d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064d8:	e009      	b.n	80064ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064e0:	e005      	b.n	80064ee <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f000 8089 	beq.w	8006608 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fa:	4a4e      	ldr	r2, [pc, #312]	@ (8006634 <UART_SetConfig+0x590>)
 80064fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006500:	461a      	mov	r2, r3
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	fbb3 f3f2 	udiv	r3, r3, r2
 8006508:	005a      	lsls	r2, r3, #1
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	085b      	lsrs	r3, r3, #1
 8006510:	441a      	add	r2, r3
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	fbb2 f3f3 	udiv	r3, r2, r3
 800651a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	2b0f      	cmp	r3, #15
 8006520:	d916      	bls.n	8006550 <UART_SetConfig+0x4ac>
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006528:	d212      	bcs.n	8006550 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	b29b      	uxth	r3, r3
 800652e:	f023 030f 	bic.w	r3, r3, #15
 8006532:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006534:	6a3b      	ldr	r3, [r7, #32]
 8006536:	085b      	lsrs	r3, r3, #1
 8006538:	b29b      	uxth	r3, r3
 800653a:	f003 0307 	and.w	r3, r3, #7
 800653e:	b29a      	uxth	r2, r3
 8006540:	8bfb      	ldrh	r3, [r7, #30]
 8006542:	4313      	orrs	r3, r2
 8006544:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	8bfa      	ldrh	r2, [r7, #30]
 800654c:	60da      	str	r2, [r3, #12]
 800654e:	e05b      	b.n	8006608 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006556:	e057      	b.n	8006608 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006558:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800655c:	2b08      	cmp	r3, #8
 800655e:	d828      	bhi.n	80065b2 <UART_SetConfig+0x50e>
 8006560:	a201      	add	r2, pc, #4	@ (adr r2, 8006568 <UART_SetConfig+0x4c4>)
 8006562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006566:	bf00      	nop
 8006568:	0800658d 	.word	0x0800658d
 800656c:	08006595 	.word	0x08006595
 8006570:	0800659d 	.word	0x0800659d
 8006574:	080065b3 	.word	0x080065b3
 8006578:	080065a3 	.word	0x080065a3
 800657c:	080065b3 	.word	0x080065b3
 8006580:	080065b3 	.word	0x080065b3
 8006584:	080065b3 	.word	0x080065b3
 8006588:	080065ab 	.word	0x080065ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800658c:	f7fd fac8 	bl	8003b20 <HAL_RCC_GetPCLK1Freq>
 8006590:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006592:	e014      	b.n	80065be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006594:	f7fd fada 	bl	8003b4c <HAL_RCC_GetPCLK2Freq>
 8006598:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800659a:	e010      	b.n	80065be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800659c:	4b26      	ldr	r3, [pc, #152]	@ (8006638 <UART_SetConfig+0x594>)
 800659e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80065a0:	e00d      	b.n	80065be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065a2:	f7fd fa51 	bl	8003a48 <HAL_RCC_GetSysClockFreq>
 80065a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80065a8:	e009      	b.n	80065be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80065b0:	e005      	b.n	80065be <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80065bc:	bf00      	nop
    }

    if (pclk != 0U)
 80065be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d021      	beq.n	8006608 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006634 <UART_SetConfig+0x590>)
 80065ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065ce:	461a      	mov	r2, r3
 80065d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	085b      	lsrs	r3, r3, #1
 80065dc:	441a      	add	r2, r3
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065e8:	6a3b      	ldr	r3, [r7, #32]
 80065ea:	2b0f      	cmp	r3, #15
 80065ec:	d909      	bls.n	8006602 <UART_SetConfig+0x55e>
 80065ee:	6a3b      	ldr	r3, [r7, #32]
 80065f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065f4:	d205      	bcs.n	8006602 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065f6:	6a3b      	ldr	r3, [r7, #32]
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	60da      	str	r2, [r3, #12]
 8006600:	e002      	b.n	8006608 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	2201      	movs	r2, #1
 800660c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	2201      	movs	r2, #1
 8006614:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	2200      	movs	r2, #0
 800661c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	2200      	movs	r2, #0
 8006622:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006624:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006628:	4618      	mov	r0, r3
 800662a:	3730      	adds	r7, #48	@ 0x30
 800662c:	46bd      	mov	sp, r7
 800662e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006632:	bf00      	nop
 8006634:	0800d578 	.word	0x0800d578
 8006638:	00f42400 	.word	0x00f42400

0800663c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006648:	f003 0308 	and.w	r3, r3, #8
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00a      	beq.n	8006666 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00a      	beq.n	8006688 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	430a      	orrs	r2, r1
 8006686:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668c:	f003 0302 	and.w	r3, r3, #2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00a      	beq.n	80066aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ae:	f003 0304 	and.w	r3, r3, #4
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00a      	beq.n	80066cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d0:	f003 0310 	and.w	r3, r3, #16
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00a      	beq.n	80066ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f2:	f003 0320 	and.w	r3, r3, #32
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006718:	2b00      	cmp	r3, #0
 800671a:	d01a      	beq.n	8006752 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	430a      	orrs	r2, r1
 8006730:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006736:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800673a:	d10a      	bne.n	8006752 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00a      	beq.n	8006774 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	430a      	orrs	r2, r1
 8006772:	605a      	str	r2, [r3, #4]
  }
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b098      	sub	sp, #96	@ 0x60
 8006784:	af02      	add	r7, sp, #8
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006790:	f7fb fefe 	bl	8002590 <HAL_GetTick>
 8006794:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0308 	and.w	r3, r3, #8
 80067a0:	2b08      	cmp	r3, #8
 80067a2:	d12f      	bne.n	8006804 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067ac:	2200      	movs	r2, #0
 80067ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 f88e 	bl	80068d4 <UART_WaitOnFlagUntilTimeout>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d022      	beq.n	8006804 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c6:	e853 3f00 	ldrex	r3, [r3]
 80067ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	461a      	mov	r2, r3
 80067da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80067de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067e4:	e841 2300 	strex	r3, r2, [r1]
 80067e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1e6      	bne.n	80067be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2220      	movs	r2, #32
 80067f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e063      	b.n	80068cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0304 	and.w	r3, r3, #4
 800680e:	2b04      	cmp	r3, #4
 8006810:	d149      	bne.n	80068a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006812:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800681a:	2200      	movs	r2, #0
 800681c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f857 	bl	80068d4 <UART_WaitOnFlagUntilTimeout>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d03c      	beq.n	80068a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006834:	e853 3f00 	ldrex	r3, [r3]
 8006838:	623b      	str	r3, [r7, #32]
   return(result);
 800683a:	6a3b      	ldr	r3, [r7, #32]
 800683c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006840:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	461a      	mov	r2, r3
 8006848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800684a:	633b      	str	r3, [r7, #48]	@ 0x30
 800684c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006852:	e841 2300 	strex	r3, r2, [r1]
 8006856:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685a:	2b00      	cmp	r3, #0
 800685c:	d1e6      	bne.n	800682c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3308      	adds	r3, #8
 8006864:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	e853 3f00 	ldrex	r3, [r3]
 800686c:	60fb      	str	r3, [r7, #12]
   return(result);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f023 0301 	bic.w	r3, r3, #1
 8006874:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3308      	adds	r3, #8
 800687c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800687e:	61fa      	str	r2, [r7, #28]
 8006880:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006882:	69b9      	ldr	r1, [r7, #24]
 8006884:	69fa      	ldr	r2, [r7, #28]
 8006886:	e841 2300 	strex	r3, r2, [r1]
 800688a:	617b      	str	r3, [r7, #20]
   return(result);
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1e5      	bne.n	800685e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2220      	movs	r2, #32
 8006896:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e012      	b.n	80068cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3758      	adds	r7, #88	@ 0x58
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	603b      	str	r3, [r7, #0]
 80068e0:	4613      	mov	r3, r2
 80068e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068e4:	e04f      	b.n	8006986 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d04b      	beq.n	8006986 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068ee:	f7fb fe4f 	bl	8002590 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	69ba      	ldr	r2, [r7, #24]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d302      	bcc.n	8006904 <UART_WaitOnFlagUntilTimeout+0x30>
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e04e      	b.n	80069a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0304 	and.w	r3, r3, #4
 8006912:	2b00      	cmp	r3, #0
 8006914:	d037      	beq.n	8006986 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	2b80      	cmp	r3, #128	@ 0x80
 800691a:	d034      	beq.n	8006986 <UART_WaitOnFlagUntilTimeout+0xb2>
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	2b40      	cmp	r3, #64	@ 0x40
 8006920:	d031      	beq.n	8006986 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	69db      	ldr	r3, [r3, #28]
 8006928:	f003 0308 	and.w	r3, r3, #8
 800692c:	2b08      	cmp	r3, #8
 800692e:	d110      	bne.n	8006952 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2208      	movs	r2, #8
 8006936:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f000 f920 	bl	8006b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2208      	movs	r2, #8
 8006942:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e029      	b.n	80069a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	69db      	ldr	r3, [r3, #28]
 8006958:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800695c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006960:	d111      	bne.n	8006986 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800696a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 f906 	bl	8006b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2220      	movs	r2, #32
 8006976:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e00f      	b.n	80069a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	69da      	ldr	r2, [r3, #28]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	4013      	ands	r3, r2
 8006990:	68ba      	ldr	r2, [r7, #8]
 8006992:	429a      	cmp	r2, r3
 8006994:	bf0c      	ite	eq
 8006996:	2301      	moveq	r3, #1
 8006998:	2300      	movne	r3, #0
 800699a:	b2db      	uxtb	r3, r3
 800699c:	461a      	mov	r2, r3
 800699e:	79fb      	ldrb	r3, [r7, #7]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d0a0      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069a4:	2300      	movs	r3, #0
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
	...

080069b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b096      	sub	sp, #88	@ 0x58
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	4613      	mov	r3, r2
 80069bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	68ba      	ldr	r2, [r7, #8]
 80069c2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	88fa      	ldrh	r2, [r7, #6]
 80069c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2222      	movs	r2, #34	@ 0x22
 80069d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d02d      	beq.n	8006a42 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ec:	4a40      	ldr	r2, [pc, #256]	@ (8006af0 <UART_Start_Receive_DMA+0x140>)
 80069ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069f6:	4a3f      	ldr	r2, [pc, #252]	@ (8006af4 <UART_Start_Receive_DMA+0x144>)
 80069f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a00:	4a3d      	ldr	r2, [pc, #244]	@ (8006af8 <UART_Start_Receive_DMA+0x148>)
 8006a02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	3324      	adds	r3, #36	@ 0x24
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a20:	461a      	mov	r2, r3
 8006a22:	88fb      	ldrh	r3, [r7, #6]
 8006a24:	f7fb ff78 	bl	8002918 <HAL_DMA_Start_IT>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d009      	beq.n	8006a42 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2210      	movs	r2, #16
 8006a32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2220      	movs	r2, #32
 8006a3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e051      	b.n	8006ae6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d018      	beq.n	8006a7c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	461a      	mov	r2, r3
 8006a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a6a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006a6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e6      	bne.n	8006a4a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	3308      	adds	r3, #8
 8006a82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a86:	e853 3f00 	ldrex	r3, [r3]
 8006a8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8e:	f043 0301 	orr.w	r3, r3, #1
 8006a92:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3308      	adds	r3, #8
 8006a9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a9c:	637a      	str	r2, [r7, #52]	@ 0x34
 8006a9e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006aa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006aa4:	e841 2300 	strex	r3, r2, [r1]
 8006aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1e5      	bne.n	8006a7c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3308      	adds	r3, #8
 8006ab6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	e853 3f00 	ldrex	r3, [r3]
 8006abe:	613b      	str	r3, [r7, #16]
   return(result);
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	3308      	adds	r3, #8
 8006ace:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ad0:	623a      	str	r2, [r7, #32]
 8006ad2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad4:	69f9      	ldr	r1, [r7, #28]
 8006ad6:	6a3a      	ldr	r2, [r7, #32]
 8006ad8:	e841 2300 	strex	r3, r2, [r1]
 8006adc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1e5      	bne.n	8006ab0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006ae4:	2300      	movs	r3, #0
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3758      	adds	r7, #88	@ 0x58
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}
 8006aee:	bf00      	nop
 8006af0:	08006c4b 	.word	0x08006c4b
 8006af4:	08006d77 	.word	0x08006d77
 8006af8:	08006db5 	.word	0x08006db5

08006afc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b08f      	sub	sp, #60	@ 0x3c
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0a:	6a3b      	ldr	r3, [r7, #32]
 8006b0c:	e853 3f00 	ldrex	r3, [r3]
 8006b10:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006b18:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b24:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b2a:	e841 2300 	strex	r3, r2, [r1]
 8006b2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1e6      	bne.n	8006b04 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3308      	adds	r3, #8
 8006b3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	e853 3f00 	ldrex	r3, [r3]
 8006b44:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	3308      	adds	r3, #8
 8006b54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b56:	61ba      	str	r2, [r7, #24]
 8006b58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5a:	6979      	ldr	r1, [r7, #20]
 8006b5c:	69ba      	ldr	r2, [r7, #24]
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	613b      	str	r3, [r7, #16]
   return(result);
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1e5      	bne.n	8006b36 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006b72:	bf00      	nop
 8006b74:	373c      	adds	r7, #60	@ 0x3c
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr

08006b7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b095      	sub	sp, #84	@ 0x54
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8e:	e853 3f00 	ldrex	r3, [r3]
 8006b92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ba4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ba6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006baa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bac:	e841 2300 	strex	r3, r2, [r1]
 8006bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1e6      	bne.n	8006b86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	3308      	adds	r3, #8
 8006bbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	e853 3f00 	ldrex	r3, [r3]
 8006bc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bce:	f023 0301 	bic.w	r3, r3, #1
 8006bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	3308      	adds	r3, #8
 8006bda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006be4:	e841 2300 	strex	r3, r2, [r1]
 8006be8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e3      	bne.n	8006bb8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d118      	bne.n	8006c2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f023 0310 	bic.w	r3, r3, #16
 8006c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	461a      	mov	r2, r3
 8006c14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c16:	61bb      	str	r3, [r7, #24]
 8006c18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1a:	6979      	ldr	r1, [r7, #20]
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	e841 2300 	strex	r3, r2, [r1]
 8006c22:	613b      	str	r3, [r7, #16]
   return(result);
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1e6      	bne.n	8006bf8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2220      	movs	r2, #32
 8006c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006c3e:	bf00      	nop
 8006c40:	3754      	adds	r7, #84	@ 0x54
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b09c      	sub	sp, #112	@ 0x70
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c56:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0320 	and.w	r3, r3, #32
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d171      	bne.n	8006d4a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006c66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c76:	e853 3f00 	ldrex	r3, [r3]
 8006c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c94:	e841 2300 	strex	r3, r2, [r1]
 8006c98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1e6      	bne.n	8006c6e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb2:	f023 0301 	bic.w	r3, r3, #1
 8006cb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	3308      	adds	r3, #8
 8006cbe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006cc0:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cc2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e5      	bne.n	8006ca0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3308      	adds	r3, #8
 8006cda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	e853 3f00 	ldrex	r3, [r3]
 8006ce2:	623b      	str	r3, [r7, #32]
   return(result);
 8006ce4:	6a3b      	ldr	r3, [r7, #32]
 8006ce6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cea:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	3308      	adds	r3, #8
 8006cf2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006cf4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cfc:	e841 2300 	strex	r3, r2, [r1]
 8006d00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d1e5      	bne.n	8006cd4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d118      	bne.n	8006d4a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	e853 3f00 	ldrex	r3, [r3]
 8006d24:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f023 0310 	bic.w	r3, r3, #16
 8006d2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	461a      	mov	r2, r3
 8006d34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d36:	61fb      	str	r3, [r7, #28]
 8006d38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3a:	69b9      	ldr	r1, [r7, #24]
 8006d3c:	69fa      	ldr	r2, [r7, #28]
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	617b      	str	r3, [r7, #20]
   return(result);
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1e6      	bne.n	8006d18 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d107      	bne.n	8006d68 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d5e:	4619      	mov	r1, r3
 8006d60:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d62:	f7ff f993 	bl	800608c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d66:	e002      	b.n	8006d6e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006d68:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d6a:	f7ff f971 	bl	8006050 <HAL_UART_RxCpltCallback>
}
 8006d6e:	bf00      	nop
 8006d70:	3770      	adds	r7, #112	@ 0x70
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}

08006d76 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d76:	b580      	push	{r7, lr}
 8006d78:	b084      	sub	sp, #16
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2201      	movs	r2, #1
 8006d88:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d109      	bne.n	8006da6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d98:	085b      	lsrs	r3, r3, #1
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f7ff f974 	bl	800608c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006da4:	e002      	b.n	8006dac <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f7ff f95c 	bl	8006064 <HAL_UART_RxHalfCpltCallback>
}
 8006dac:	bf00      	nop
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dc8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dd0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ddc:	2b80      	cmp	r3, #128	@ 0x80
 8006dde:	d109      	bne.n	8006df4 <UART_DMAError+0x40>
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	2b21      	cmp	r3, #33	@ 0x21
 8006de4:	d106      	bne.n	8006df4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006dee:	6978      	ldr	r0, [r7, #20]
 8006df0:	f7ff fe84 	bl	8006afc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dfe:	2b40      	cmp	r3, #64	@ 0x40
 8006e00:	d109      	bne.n	8006e16 <UART_DMAError+0x62>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2b22      	cmp	r3, #34	@ 0x22
 8006e06:	d106      	bne.n	8006e16 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006e10:	6978      	ldr	r0, [r7, #20]
 8006e12:	f7ff feb4 	bl	8006b7e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e1c:	f043 0210 	orr.w	r2, r3, #16
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e26:	6978      	ldr	r0, [r7, #20]
 8006e28:	f7ff f926 	bl	8006078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e2c:	bf00      	nop
 8006e2e:	3718      	adds	r7, #24
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_UARTEx_DisableFifoMode+0x16>
 8006e46:	2302      	movs	r3, #2
 8006e48:	e027      	b.n	8006e9a <HAL_UARTEx_DisableFifoMode+0x66>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2224      	movs	r2, #36	@ 0x24
 8006e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 0201 	bic.w	r2, r2, #1
 8006e70:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006e78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3714      	adds	r7, #20
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d101      	bne.n	8006ebe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006eba:	2302      	movs	r3, #2
 8006ebc:	e02d      	b.n	8006f1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2224      	movs	r2, #36	@ 0x24
 8006eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f022 0201 	bic.w	r2, r2, #1
 8006ee4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	683a      	ldr	r2, [r7, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f850 	bl	8006fa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2220      	movs	r2, #32
 8006f0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b084      	sub	sp, #16
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
 8006f2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d101      	bne.n	8006f3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f36:	2302      	movs	r3, #2
 8006f38:	e02d      	b.n	8006f96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2224      	movs	r2, #36	@ 0x24
 8006f46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 0201 	bic.w	r2, r2, #1
 8006f60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f812 	bl	8006fa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	68fa      	ldr	r2, [r7, #12]
 8006f82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2220      	movs	r2, #32
 8006f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
	...

08006fa0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d108      	bne.n	8006fc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006fc0:	e031      	b.n	8007026 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006fc2:	2308      	movs	r3, #8
 8006fc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006fc6:	2308      	movs	r3, #8
 8006fc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	0e5b      	lsrs	r3, r3, #25
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	f003 0307 	and.w	r3, r3, #7
 8006fd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	0f5b      	lsrs	r3, r3, #29
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	f003 0307 	and.w	r3, r3, #7
 8006fe8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fea:	7bbb      	ldrb	r3, [r7, #14]
 8006fec:	7b3a      	ldrb	r2, [r7, #12]
 8006fee:	4911      	ldr	r1, [pc, #68]	@ (8007034 <UARTEx_SetNbDataToProcess+0x94>)
 8006ff0:	5c8a      	ldrb	r2, [r1, r2]
 8006ff2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ff6:	7b3a      	ldrb	r2, [r7, #12]
 8006ff8:	490f      	ldr	r1, [pc, #60]	@ (8007038 <UARTEx_SetNbDataToProcess+0x98>)
 8006ffa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ffc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007000:	b29a      	uxth	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007008:	7bfb      	ldrb	r3, [r7, #15]
 800700a:	7b7a      	ldrb	r2, [r7, #13]
 800700c:	4909      	ldr	r1, [pc, #36]	@ (8007034 <UARTEx_SetNbDataToProcess+0x94>)
 800700e:	5c8a      	ldrb	r2, [r1, r2]
 8007010:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007014:	7b7a      	ldrb	r2, [r7, #13]
 8007016:	4908      	ldr	r1, [pc, #32]	@ (8007038 <UARTEx_SetNbDataToProcess+0x98>)
 8007018:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800701a:	fb93 f3f2 	sdiv	r3, r3, r2
 800701e:	b29a      	uxth	r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007026:	bf00      	nop
 8007028:	3714      	adds	r7, #20
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	0800d590 	.word	0x0800d590
 8007038:	0800d598 	.word	0x0800d598

0800703c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	4603      	mov	r3, r0
 8007044:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007046:	2300      	movs	r3, #0
 8007048:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800704a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800704e:	2b84      	cmp	r3, #132	@ 0x84
 8007050:	d005      	beq.n	800705e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007052:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	4413      	add	r3, r2
 800705a:	3303      	adds	r3, #3
 800705c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800705e:	68fb      	ldr	r3, [r7, #12]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007070:	f000 fb1c 	bl	80076ac <vTaskStartScheduler>
  
  return osOK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	bd80      	pop	{r7, pc}

0800707a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800707a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800707c:	b087      	sub	sp, #28
 800707e:	af02      	add	r7, sp, #8
 8007080:	6078      	str	r0, [r7, #4]
 8007082:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685c      	ldr	r4, [r3, #4]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007090:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007098:	4618      	mov	r0, r3
 800709a:	f7ff ffcf 	bl	800703c <makeFreeRtosPriority>
 800709e:	4602      	mov	r2, r0
 80070a0:	f107 030c 	add.w	r3, r7, #12
 80070a4:	9301      	str	r3, [sp, #4]
 80070a6:	9200      	str	r2, [sp, #0]
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	4632      	mov	r2, r6
 80070ac:	4629      	mov	r1, r5
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 f992 	bl	80073d8 <xTaskCreate>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d001      	beq.n	80070be <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80070ba:	2300      	movs	r3, #0
 80070bc:	e000      	b.n	80070c0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80070be:	68fb      	ldr	r3, [r7, #12]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080070c8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d001      	beq.n	80070de <osDelay+0x16>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	e000      	b.n	80070e0 <osDelay+0x18>
 80070de:	2301      	movs	r3, #1
 80070e0:	4618      	mov	r0, r3
 80070e2:	f000 faad 	bl	8007640 <vTaskDelay>
  
  return osOK;
 80070e6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f103 0208 	add.w	r2, r3, #8
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f04f 32ff 	mov.w	r2, #4294967295
 8007108:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f103 0208 	add.w	r2, r3, #8
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f103 0208 	add.w	r2, r3, #8
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800713e:	bf00      	nop
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr

0800714a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800714a:	b480      	push	{r7}
 800714c:	b085      	sub	sp, #20
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
 8007152:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	1c5a      	adds	r2, r3, #1
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	601a      	str	r2, [r3, #0]
}
 8007186:	bf00      	nop
 8007188:	3714      	adds	r7, #20
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr

08007192 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007192:	b480      	push	{r7}
 8007194:	b085      	sub	sp, #20
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
 800719a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a8:	d103      	bne.n	80071b2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	60fb      	str	r3, [r7, #12]
 80071b0:	e00c      	b.n	80071cc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	3308      	adds	r3, #8
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	e002      	b.n	80071c0 <vListInsert+0x2e>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	60fb      	str	r3, [r7, #12]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d2f6      	bcs.n	80071ba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	683a      	ldr	r2, [r7, #0]
 80071da:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	68fa      	ldr	r2, [r7, #12]
 80071e0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	683a      	ldr	r2, [r7, #0]
 80071e6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	601a      	str	r2, [r3, #0]
}
 80071f8:	bf00      	nop
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	6892      	ldr	r2, [r2, #8]
 800721a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	6852      	ldr	r2, [r2, #4]
 8007224:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	429a      	cmp	r2, r3
 800722e:	d103      	bne.n	8007238 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689a      	ldr	r2, [r3, #8]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2200      	movs	r2, #0
 800723c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	1e5a      	subs	r2, r3, #1
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d10b      	bne.n	8007284 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800726c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007270:	f383 8811 	msr	BASEPRI, r3
 8007274:	f3bf 8f6f 	isb	sy
 8007278:	f3bf 8f4f 	dsb	sy
 800727c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800727e:	bf00      	nop
 8007280:	bf00      	nop
 8007282:	e7fd      	b.n	8007280 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007284:	f000 ffd8 	bl	8008238 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007290:	68f9      	ldr	r1, [r7, #12]
 8007292:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007294:	fb01 f303 	mul.w	r3, r1, r3
 8007298:	441a      	add	r2, r3
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b4:	3b01      	subs	r3, #1
 80072b6:	68f9      	ldr	r1, [r7, #12]
 80072b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072ba:	fb01 f303 	mul.w	r3, r1, r3
 80072be:	441a      	add	r2, r3
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	22ff      	movs	r2, #255	@ 0xff
 80072c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	22ff      	movs	r2, #255	@ 0xff
 80072d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d114      	bne.n	8007304 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d01a      	beq.n	8007318 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	3310      	adds	r3, #16
 80072e6:	4618      	mov	r0, r3
 80072e8:	f000 fbfa 	bl	8007ae0 <xTaskRemoveFromEventList>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d012      	beq.n	8007318 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80072f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007328 <xQueueGenericReset+0xd0>)
 80072f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072f8:	601a      	str	r2, [r3, #0]
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	f3bf 8f6f 	isb	sy
 8007302:	e009      	b.n	8007318 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	3310      	adds	r3, #16
 8007308:	4618      	mov	r0, r3
 800730a:	f7ff fef1 	bl	80070f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3324      	adds	r3, #36	@ 0x24
 8007312:	4618      	mov	r0, r3
 8007314:	f7ff feec 	bl	80070f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007318:	f000 ffc0 	bl	800829c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800731c:	2301      	movs	r3, #1
}
 800731e:	4618      	mov	r0, r3
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	e000ed04 	.word	0xe000ed04

0800732c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800732c:	b580      	push	{r7, lr}
 800732e:	b08a      	sub	sp, #40	@ 0x28
 8007330:	af02      	add	r7, sp, #8
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	4613      	mov	r3, r2
 8007338:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10b      	bne.n	8007358 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007344:	f383 8811 	msr	BASEPRI, r3
 8007348:	f3bf 8f6f 	isb	sy
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	613b      	str	r3, [r7, #16]
}
 8007352:	bf00      	nop
 8007354:	bf00      	nop
 8007356:	e7fd      	b.n	8007354 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	68ba      	ldr	r2, [r7, #8]
 800735c:	fb02 f303 	mul.w	r3, r2, r3
 8007360:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	3348      	adds	r3, #72	@ 0x48
 8007366:	4618      	mov	r0, r3
 8007368:	f001 f888 	bl	800847c <pvPortMalloc>
 800736c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00d      	beq.n	8007390 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	3348      	adds	r3, #72	@ 0x48
 800737c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800737e:	79fa      	ldrb	r2, [r7, #7]
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	9300      	str	r3, [sp, #0]
 8007384:	4613      	mov	r3, r2
 8007386:	697a      	ldr	r2, [r7, #20]
 8007388:	68b9      	ldr	r1, [r7, #8]
 800738a:	68f8      	ldr	r0, [r7, #12]
 800738c:	f000 f805 	bl	800739a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007390:	69bb      	ldr	r3, [r7, #24]
	}
 8007392:	4618      	mov	r0, r3
 8007394:	3720      	adds	r7, #32
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}

0800739a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b084      	sub	sp, #16
 800739e:	af00      	add	r7, sp, #0
 80073a0:	60f8      	str	r0, [r7, #12]
 80073a2:	60b9      	str	r1, [r7, #8]
 80073a4:	607a      	str	r2, [r7, #4]
 80073a6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d103      	bne.n	80073b6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	69ba      	ldr	r2, [r7, #24]
 80073b2:	601a      	str	r2, [r3, #0]
 80073b4:	e002      	b.n	80073bc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	68ba      	ldr	r2, [r7, #8]
 80073c6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80073c8:	2101      	movs	r1, #1
 80073ca:	69b8      	ldr	r0, [r7, #24]
 80073cc:	f7ff ff44 	bl	8007258 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80073d0:	bf00      	nop
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b08c      	sub	sp, #48	@ 0x30
 80073dc:	af04      	add	r7, sp, #16
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	603b      	str	r3, [r7, #0]
 80073e4:	4613      	mov	r3, r2
 80073e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80073e8:	88fb      	ldrh	r3, [r7, #6]
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4618      	mov	r0, r3
 80073ee:	f001 f845 	bl	800847c <pvPortMalloc>
 80073f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00e      	beq.n	8007418 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80073fa:	2054      	movs	r0, #84	@ 0x54
 80073fc:	f001 f83e 	bl	800847c <pvPortMalloc>
 8007400:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d003      	beq.n	8007410 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	631a      	str	r2, [r3, #48]	@ 0x30
 800740e:	e005      	b.n	800741c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007410:	6978      	ldr	r0, [r7, #20]
 8007412:	f001 f901 	bl	8008618 <vPortFree>
 8007416:	e001      	b.n	800741c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007418:	2300      	movs	r3, #0
 800741a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d013      	beq.n	800744a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007422:	88fa      	ldrh	r2, [r7, #6]
 8007424:	2300      	movs	r3, #0
 8007426:	9303      	str	r3, [sp, #12]
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	9302      	str	r3, [sp, #8]
 800742c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742e:	9301      	str	r3, [sp, #4]
 8007430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	68b9      	ldr	r1, [r7, #8]
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f000 f80e 	bl	800745a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800743e:	69f8      	ldr	r0, [r7, #28]
 8007440:	f000 f894 	bl	800756c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007444:	2301      	movs	r3, #1
 8007446:	61bb      	str	r3, [r7, #24]
 8007448:	e002      	b.n	8007450 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800744a:	f04f 33ff 	mov.w	r3, #4294967295
 800744e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007450:	69bb      	ldr	r3, [r7, #24]
	}
 8007452:	4618      	mov	r0, r3
 8007454:	3720      	adds	r7, #32
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b088      	sub	sp, #32
 800745e:	af00      	add	r7, sp, #0
 8007460:	60f8      	str	r0, [r7, #12]
 8007462:	60b9      	str	r1, [r7, #8]
 8007464:	607a      	str	r2, [r7, #4]
 8007466:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007472:	3b01      	subs	r3, #1
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	4413      	add	r3, r2
 8007478:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800747a:	69bb      	ldr	r3, [r7, #24]
 800747c:	f023 0307 	bic.w	r3, r3, #7
 8007480:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	f003 0307 	and.w	r3, r3, #7
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00b      	beq.n	80074a4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800748c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007490:	f383 8811 	msr	BASEPRI, r3
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	f3bf 8f4f 	dsb	sy
 800749c:	617b      	str	r3, [r7, #20]
}
 800749e:	bf00      	nop
 80074a0:	bf00      	nop
 80074a2:	e7fd      	b.n	80074a0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d01f      	beq.n	80074ea <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074aa:	2300      	movs	r3, #0
 80074ac:	61fb      	str	r3, [r7, #28]
 80074ae:	e012      	b.n	80074d6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	4413      	add	r3, r2
 80074b6:	7819      	ldrb	r1, [r3, #0]
 80074b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	4413      	add	r3, r2
 80074be:	3334      	adds	r3, #52	@ 0x34
 80074c0:	460a      	mov	r2, r1
 80074c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80074c4:	68ba      	ldr	r2, [r7, #8]
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	4413      	add	r3, r2
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d006      	beq.n	80074de <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	3301      	adds	r3, #1
 80074d4:	61fb      	str	r3, [r7, #28]
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	2b0f      	cmp	r3, #15
 80074da:	d9e9      	bls.n	80074b0 <prvInitialiseNewTask+0x56>
 80074dc:	e000      	b.n	80074e0 <prvInitialiseNewTask+0x86>
			{
				break;
 80074de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80074e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e2:	2200      	movs	r2, #0
 80074e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074e8:	e003      	b.n	80074f2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80074f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f4:	2b06      	cmp	r3, #6
 80074f6:	d901      	bls.n	80074fc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80074f8:	2306      	movs	r3, #6
 80074fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80074fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007500:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007504:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007506:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	2200      	movs	r2, #0
 800750c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800750e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007510:	3304      	adds	r3, #4
 8007512:	4618      	mov	r0, r3
 8007514:	f7ff fe0c 	bl	8007130 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751a:	3318      	adds	r3, #24
 800751c:	4618      	mov	r0, r3
 800751e:	f7ff fe07 	bl	8007130 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007526:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752a:	f1c3 0207 	rsb	r2, r3, #7
 800752e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007530:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007536:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753a:	2200      	movs	r2, #0
 800753c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007546:	683a      	ldr	r2, [r7, #0]
 8007548:	68f9      	ldr	r1, [r7, #12]
 800754a:	69b8      	ldr	r0, [r7, #24]
 800754c:	f000 fd42 	bl	8007fd4 <pxPortInitialiseStack>
 8007550:	4602      	mov	r2, r0
 8007552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007554:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800755c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800755e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007562:	bf00      	nop
 8007564:	3720      	adds	r7, #32
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
	...

0800756c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007574:	f000 fe60 	bl	8008238 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007578:	4b2a      	ldr	r3, [pc, #168]	@ (8007624 <prvAddNewTaskToReadyList+0xb8>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	3301      	adds	r3, #1
 800757e:	4a29      	ldr	r2, [pc, #164]	@ (8007624 <prvAddNewTaskToReadyList+0xb8>)
 8007580:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007582:	4b29      	ldr	r3, [pc, #164]	@ (8007628 <prvAddNewTaskToReadyList+0xbc>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d109      	bne.n	800759e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800758a:	4a27      	ldr	r2, [pc, #156]	@ (8007628 <prvAddNewTaskToReadyList+0xbc>)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007590:	4b24      	ldr	r3, [pc, #144]	@ (8007624 <prvAddNewTaskToReadyList+0xb8>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2b01      	cmp	r3, #1
 8007596:	d110      	bne.n	80075ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007598:	f000 fb1e 	bl	8007bd8 <prvInitialiseTaskLists>
 800759c:	e00d      	b.n	80075ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800759e:	4b23      	ldr	r3, [pc, #140]	@ (800762c <prvAddNewTaskToReadyList+0xc0>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d109      	bne.n	80075ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075a6:	4b20      	ldr	r3, [pc, #128]	@ (8007628 <prvAddNewTaskToReadyList+0xbc>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d802      	bhi.n	80075ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007628 <prvAddNewTaskToReadyList+0xbc>)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007630 <prvAddNewTaskToReadyList+0xc4>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3301      	adds	r3, #1
 80075c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007630 <prvAddNewTaskToReadyList+0xc4>)
 80075c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c8:	2201      	movs	r2, #1
 80075ca:	409a      	lsls	r2, r3
 80075cc:	4b19      	ldr	r3, [pc, #100]	@ (8007634 <prvAddNewTaskToReadyList+0xc8>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	4a18      	ldr	r2, [pc, #96]	@ (8007634 <prvAddNewTaskToReadyList+0xc8>)
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075da:	4613      	mov	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	4a15      	ldr	r2, [pc, #84]	@ (8007638 <prvAddNewTaskToReadyList+0xcc>)
 80075e4:	441a      	add	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	3304      	adds	r3, #4
 80075ea:	4619      	mov	r1, r3
 80075ec:	4610      	mov	r0, r2
 80075ee:	f7ff fdac 	bl	800714a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80075f2:	f000 fe53 	bl	800829c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80075f6:	4b0d      	ldr	r3, [pc, #52]	@ (800762c <prvAddNewTaskToReadyList+0xc0>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00e      	beq.n	800761c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80075fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007628 <prvAddNewTaskToReadyList+0xbc>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007608:	429a      	cmp	r2, r3
 800760a:	d207      	bcs.n	800761c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800760c:	4b0b      	ldr	r3, [pc, #44]	@ (800763c <prvAddNewTaskToReadyList+0xd0>)
 800760e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	f3bf 8f4f 	dsb	sy
 8007618:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800761c:	bf00      	nop
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	20001ea8 	.word	0x20001ea8
 8007628:	20001da8 	.word	0x20001da8
 800762c:	20001eb4 	.word	0x20001eb4
 8007630:	20001ec4 	.word	0x20001ec4
 8007634:	20001eb0 	.word	0x20001eb0
 8007638:	20001dac 	.word	0x20001dac
 800763c:	e000ed04 	.word	0xe000ed04

08007640 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007648:	2300      	movs	r3, #0
 800764a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d018      	beq.n	8007684 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007652:	4b14      	ldr	r3, [pc, #80]	@ (80076a4 <vTaskDelay+0x64>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00b      	beq.n	8007672 <vTaskDelay+0x32>
	__asm volatile
 800765a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	60bb      	str	r3, [r7, #8]
}
 800766c:	bf00      	nop
 800766e:	bf00      	nop
 8007670:	e7fd      	b.n	800766e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007672:	f000 f863 	bl	800773c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007676:	2100      	movs	r1, #0
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 fc45 	bl	8007f08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800767e:	f000 f86b 	bl	8007758 <xTaskResumeAll>
 8007682:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d107      	bne.n	800769a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800768a:	4b07      	ldr	r3, [pc, #28]	@ (80076a8 <vTaskDelay+0x68>)
 800768c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007690:	601a      	str	r2, [r3, #0]
 8007692:	f3bf 8f4f 	dsb	sy
 8007696:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800769a:	bf00      	nop
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	20001ed0 	.word	0x20001ed0
 80076a8:	e000ed04 	.word	0xe000ed04

080076ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80076b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007724 <vTaskStartScheduler+0x78>)
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	2300      	movs	r3, #0
 80076b8:	9300      	str	r3, [sp, #0]
 80076ba:	2300      	movs	r3, #0
 80076bc:	2280      	movs	r2, #128	@ 0x80
 80076be:	491a      	ldr	r1, [pc, #104]	@ (8007728 <vTaskStartScheduler+0x7c>)
 80076c0:	481a      	ldr	r0, [pc, #104]	@ (800772c <vTaskStartScheduler+0x80>)
 80076c2:	f7ff fe89 	bl	80073d8 <xTaskCreate>
 80076c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d116      	bne.n	80076fc <vTaskStartScheduler+0x50>
	__asm volatile
 80076ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	60bb      	str	r3, [r7, #8]
}
 80076e0:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80076e2:	4b13      	ldr	r3, [pc, #76]	@ (8007730 <vTaskStartScheduler+0x84>)
 80076e4:	f04f 32ff 	mov.w	r2, #4294967295
 80076e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80076ea:	4b12      	ldr	r3, [pc, #72]	@ (8007734 <vTaskStartScheduler+0x88>)
 80076ec:	2201      	movs	r2, #1
 80076ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80076f0:	4b11      	ldr	r3, [pc, #68]	@ (8007738 <vTaskStartScheduler+0x8c>)
 80076f2:	2200      	movs	r2, #0
 80076f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80076f6:	f000 fcfb 	bl	80080f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80076fa:	e00f      	b.n	800771c <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007702:	d10b      	bne.n	800771c <vTaskStartScheduler+0x70>
	__asm volatile
 8007704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007708:	f383 8811 	msr	BASEPRI, r3
 800770c:	f3bf 8f6f 	isb	sy
 8007710:	f3bf 8f4f 	dsb	sy
 8007714:	607b      	str	r3, [r7, #4]
}
 8007716:	bf00      	nop
 8007718:	bf00      	nop
 800771a:	e7fd      	b.n	8007718 <vTaskStartScheduler+0x6c>
}
 800771c:	bf00      	nop
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	20001ecc 	.word	0x20001ecc
 8007728:	0800d508 	.word	0x0800d508
 800772c:	08007ba9 	.word	0x08007ba9
 8007730:	20001ec8 	.word	0x20001ec8
 8007734:	20001eb4 	.word	0x20001eb4
 8007738:	20001eac 	.word	0x20001eac

0800773c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800773c:	b480      	push	{r7}
 800773e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007740:	4b04      	ldr	r3, [pc, #16]	@ (8007754 <vTaskSuspendAll+0x18>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	3301      	adds	r3, #1
 8007746:	4a03      	ldr	r2, [pc, #12]	@ (8007754 <vTaskSuspendAll+0x18>)
 8007748:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800774a:	bf00      	nop
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr
 8007754:	20001ed0 	.word	0x20001ed0

08007758 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800775e:	2300      	movs	r3, #0
 8007760:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007762:	2300      	movs	r3, #0
 8007764:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007766:	4b42      	ldr	r3, [pc, #264]	@ (8007870 <xTaskResumeAll+0x118>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10b      	bne.n	8007786 <xTaskResumeAll+0x2e>
	__asm volatile
 800776e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007772:	f383 8811 	msr	BASEPRI, r3
 8007776:	f3bf 8f6f 	isb	sy
 800777a:	f3bf 8f4f 	dsb	sy
 800777e:	603b      	str	r3, [r7, #0]
}
 8007780:	bf00      	nop
 8007782:	bf00      	nop
 8007784:	e7fd      	b.n	8007782 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007786:	f000 fd57 	bl	8008238 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800778a:	4b39      	ldr	r3, [pc, #228]	@ (8007870 <xTaskResumeAll+0x118>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	3b01      	subs	r3, #1
 8007790:	4a37      	ldr	r2, [pc, #220]	@ (8007870 <xTaskResumeAll+0x118>)
 8007792:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007794:	4b36      	ldr	r3, [pc, #216]	@ (8007870 <xTaskResumeAll+0x118>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d161      	bne.n	8007860 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800779c:	4b35      	ldr	r3, [pc, #212]	@ (8007874 <xTaskResumeAll+0x11c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d05d      	beq.n	8007860 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077a4:	e02e      	b.n	8007804 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077a6:	4b34      	ldr	r3, [pc, #208]	@ (8007878 <xTaskResumeAll+0x120>)
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	3318      	adds	r3, #24
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7ff fd26 	bl	8007204 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	3304      	adds	r3, #4
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff fd21 	bl	8007204 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c6:	2201      	movs	r2, #1
 80077c8:	409a      	lsls	r2, r3
 80077ca:	4b2c      	ldr	r3, [pc, #176]	@ (800787c <xTaskResumeAll+0x124>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	4a2a      	ldr	r2, [pc, #168]	@ (800787c <xTaskResumeAll+0x124>)
 80077d2:	6013      	str	r3, [r2, #0]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077d8:	4613      	mov	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4413      	add	r3, r2
 80077de:	009b      	lsls	r3, r3, #2
 80077e0:	4a27      	ldr	r2, [pc, #156]	@ (8007880 <xTaskResumeAll+0x128>)
 80077e2:	441a      	add	r2, r3
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	3304      	adds	r3, #4
 80077e8:	4619      	mov	r1, r3
 80077ea:	4610      	mov	r0, r2
 80077ec:	f7ff fcad 	bl	800714a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f4:	4b23      	ldr	r3, [pc, #140]	@ (8007884 <xTaskResumeAll+0x12c>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d302      	bcc.n	8007804 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80077fe:	4b22      	ldr	r3, [pc, #136]	@ (8007888 <xTaskResumeAll+0x130>)
 8007800:	2201      	movs	r2, #1
 8007802:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007804:	4b1c      	ldr	r3, [pc, #112]	@ (8007878 <xTaskResumeAll+0x120>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1cc      	bne.n	80077a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d001      	beq.n	8007816 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007812:	f000 fa5f 	bl	8007cd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007816:	4b1d      	ldr	r3, [pc, #116]	@ (800788c <xTaskResumeAll+0x134>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d010      	beq.n	8007844 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007822:	f000 f847 	bl	80078b4 <xTaskIncrementTick>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d002      	beq.n	8007832 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800782c:	4b16      	ldr	r3, [pc, #88]	@ (8007888 <xTaskResumeAll+0x130>)
 800782e:	2201      	movs	r2, #1
 8007830:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	3b01      	subs	r3, #1
 8007836:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1f1      	bne.n	8007822 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800783e:	4b13      	ldr	r3, [pc, #76]	@ (800788c <xTaskResumeAll+0x134>)
 8007840:	2200      	movs	r2, #0
 8007842:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007844:	4b10      	ldr	r3, [pc, #64]	@ (8007888 <xTaskResumeAll+0x130>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d009      	beq.n	8007860 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800784c:	2301      	movs	r3, #1
 800784e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007850:	4b0f      	ldr	r3, [pc, #60]	@ (8007890 <xTaskResumeAll+0x138>)
 8007852:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007856:	601a      	str	r2, [r3, #0]
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007860:	f000 fd1c 	bl	800829c <vPortExitCritical>

	return xAlreadyYielded;
 8007864:	68bb      	ldr	r3, [r7, #8]
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	20001ed0 	.word	0x20001ed0
 8007874:	20001ea8 	.word	0x20001ea8
 8007878:	20001e68 	.word	0x20001e68
 800787c:	20001eb0 	.word	0x20001eb0
 8007880:	20001dac 	.word	0x20001dac
 8007884:	20001da8 	.word	0x20001da8
 8007888:	20001ebc 	.word	0x20001ebc
 800788c:	20001eb8 	.word	0x20001eb8
 8007890:	e000ed04 	.word	0xe000ed04

08007894 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800789a:	4b05      	ldr	r3, [pc, #20]	@ (80078b0 <xTaskGetTickCount+0x1c>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80078a0:	687b      	ldr	r3, [r7, #4]
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop
 80078b0:	20001eac 	.word	0x20001eac

080078b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b086      	sub	sp, #24
 80078b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80078ba:	2300      	movs	r3, #0
 80078bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078be:	4b4f      	ldr	r3, [pc, #316]	@ (80079fc <xTaskIncrementTick+0x148>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f040 808f 	bne.w	80079e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80078c8:	4b4d      	ldr	r3, [pc, #308]	@ (8007a00 <xTaskIncrementTick+0x14c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3301      	adds	r3, #1
 80078ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80078d0:	4a4b      	ldr	r2, [pc, #300]	@ (8007a00 <xTaskIncrementTick+0x14c>)
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d121      	bne.n	8007920 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80078dc:	4b49      	ldr	r3, [pc, #292]	@ (8007a04 <xTaskIncrementTick+0x150>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00b      	beq.n	80078fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80078e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	603b      	str	r3, [r7, #0]
}
 80078f8:	bf00      	nop
 80078fa:	bf00      	nop
 80078fc:	e7fd      	b.n	80078fa <xTaskIncrementTick+0x46>
 80078fe:	4b41      	ldr	r3, [pc, #260]	@ (8007a04 <xTaskIncrementTick+0x150>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	60fb      	str	r3, [r7, #12]
 8007904:	4b40      	ldr	r3, [pc, #256]	@ (8007a08 <xTaskIncrementTick+0x154>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a3e      	ldr	r2, [pc, #248]	@ (8007a04 <xTaskIncrementTick+0x150>)
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	4a3e      	ldr	r2, [pc, #248]	@ (8007a08 <xTaskIncrementTick+0x154>)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6013      	str	r3, [r2, #0]
 8007912:	4b3e      	ldr	r3, [pc, #248]	@ (8007a0c <xTaskIncrementTick+0x158>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3301      	adds	r3, #1
 8007918:	4a3c      	ldr	r2, [pc, #240]	@ (8007a0c <xTaskIncrementTick+0x158>)
 800791a:	6013      	str	r3, [r2, #0]
 800791c:	f000 f9da 	bl	8007cd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007920:	4b3b      	ldr	r3, [pc, #236]	@ (8007a10 <xTaskIncrementTick+0x15c>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	429a      	cmp	r2, r3
 8007928:	d348      	bcc.n	80079bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800792a:	4b36      	ldr	r3, [pc, #216]	@ (8007a04 <xTaskIncrementTick+0x150>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d104      	bne.n	800793e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007934:	4b36      	ldr	r3, [pc, #216]	@ (8007a10 <xTaskIncrementTick+0x15c>)
 8007936:	f04f 32ff 	mov.w	r2, #4294967295
 800793a:	601a      	str	r2, [r3, #0]
					break;
 800793c:	e03e      	b.n	80079bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800793e:	4b31      	ldr	r3, [pc, #196]	@ (8007a04 <xTaskIncrementTick+0x150>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	429a      	cmp	r2, r3
 8007954:	d203      	bcs.n	800795e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007956:	4a2e      	ldr	r2, [pc, #184]	@ (8007a10 <xTaskIncrementTick+0x15c>)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800795c:	e02e      	b.n	80079bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	3304      	adds	r3, #4
 8007962:	4618      	mov	r0, r3
 8007964:	f7ff fc4e 	bl	8007204 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800796c:	2b00      	cmp	r3, #0
 800796e:	d004      	beq.n	800797a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	3318      	adds	r3, #24
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff fc45 	bl	8007204 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797e:	2201      	movs	r2, #1
 8007980:	409a      	lsls	r2, r3
 8007982:	4b24      	ldr	r3, [pc, #144]	@ (8007a14 <xTaskIncrementTick+0x160>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4313      	orrs	r3, r2
 8007988:	4a22      	ldr	r2, [pc, #136]	@ (8007a14 <xTaskIncrementTick+0x160>)
 800798a:	6013      	str	r3, [r2, #0]
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007990:	4613      	mov	r3, r2
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	4413      	add	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4a1f      	ldr	r2, [pc, #124]	@ (8007a18 <xTaskIncrementTick+0x164>)
 800799a:	441a      	add	r2, r3
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	3304      	adds	r3, #4
 80079a0:	4619      	mov	r1, r3
 80079a2:	4610      	mov	r0, r2
 80079a4:	f7ff fbd1 	bl	800714a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ac:	4b1b      	ldr	r3, [pc, #108]	@ (8007a1c <xTaskIncrementTick+0x168>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d3b9      	bcc.n	800792a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80079b6:	2301      	movs	r3, #1
 80079b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079ba:	e7b6      	b.n	800792a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079bc:	4b17      	ldr	r3, [pc, #92]	@ (8007a1c <xTaskIncrementTick+0x168>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079c2:	4915      	ldr	r1, [pc, #84]	@ (8007a18 <xTaskIncrementTick+0x164>)
 80079c4:	4613      	mov	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4413      	add	r3, r2
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	440b      	add	r3, r1
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d901      	bls.n	80079d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80079d4:	2301      	movs	r3, #1
 80079d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80079d8:	4b11      	ldr	r3, [pc, #68]	@ (8007a20 <xTaskIncrementTick+0x16c>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d007      	beq.n	80079f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80079e0:	2301      	movs	r3, #1
 80079e2:	617b      	str	r3, [r7, #20]
 80079e4:	e004      	b.n	80079f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80079e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a24 <xTaskIncrementTick+0x170>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3301      	adds	r3, #1
 80079ec:	4a0d      	ldr	r2, [pc, #52]	@ (8007a24 <xTaskIncrementTick+0x170>)
 80079ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80079f0:	697b      	ldr	r3, [r7, #20]
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3718      	adds	r7, #24
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	20001ed0 	.word	0x20001ed0
 8007a00:	20001eac 	.word	0x20001eac
 8007a04:	20001e60 	.word	0x20001e60
 8007a08:	20001e64 	.word	0x20001e64
 8007a0c:	20001ec0 	.word	0x20001ec0
 8007a10:	20001ec8 	.word	0x20001ec8
 8007a14:	20001eb0 	.word	0x20001eb0
 8007a18:	20001dac 	.word	0x20001dac
 8007a1c:	20001da8 	.word	0x20001da8
 8007a20:	20001ebc 	.word	0x20001ebc
 8007a24:	20001eb8 	.word	0x20001eb8

08007a28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a2e:	4b27      	ldr	r3, [pc, #156]	@ (8007acc <vTaskSwitchContext+0xa4>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d003      	beq.n	8007a3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a36:	4b26      	ldr	r3, [pc, #152]	@ (8007ad0 <vTaskSwitchContext+0xa8>)
 8007a38:	2201      	movs	r2, #1
 8007a3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a3c:	e040      	b.n	8007ac0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007a3e:	4b24      	ldr	r3, [pc, #144]	@ (8007ad0 <vTaskSwitchContext+0xa8>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a44:	4b23      	ldr	r3, [pc, #140]	@ (8007ad4 <vTaskSwitchContext+0xac>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	fab3 f383 	clz	r3, r3
 8007a50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007a52:	7afb      	ldrb	r3, [r7, #11]
 8007a54:	f1c3 031f 	rsb	r3, r3, #31
 8007a58:	617b      	str	r3, [r7, #20]
 8007a5a:	491f      	ldr	r1, [pc, #124]	@ (8007ad8 <vTaskSwitchContext+0xb0>)
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	4413      	add	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	440b      	add	r3, r1
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10b      	bne.n	8007a86 <vTaskSwitchContext+0x5e>
	__asm volatile
 8007a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a72:	f383 8811 	msr	BASEPRI, r3
 8007a76:	f3bf 8f6f 	isb	sy
 8007a7a:	f3bf 8f4f 	dsb	sy
 8007a7e:	607b      	str	r3, [r7, #4]
}
 8007a80:	bf00      	nop
 8007a82:	bf00      	nop
 8007a84:	e7fd      	b.n	8007a82 <vTaskSwitchContext+0x5a>
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	4613      	mov	r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	4413      	add	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4a11      	ldr	r2, [pc, #68]	@ (8007ad8 <vTaskSwitchContext+0xb0>)
 8007a92:	4413      	add	r3, r2
 8007a94:	613b      	str	r3, [r7, #16]
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	685a      	ldr	r2, [r3, #4]
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	605a      	str	r2, [r3, #4]
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	3308      	adds	r3, #8
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d104      	bne.n	8007ab6 <vTaskSwitchContext+0x8e>
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	685a      	ldr	r2, [r3, #4]
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	605a      	str	r2, [r3, #4]
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	4a07      	ldr	r2, [pc, #28]	@ (8007adc <vTaskSwitchContext+0xb4>)
 8007abe:	6013      	str	r3, [r2, #0]
}
 8007ac0:	bf00      	nop
 8007ac2:	371c      	adds	r7, #28
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr
 8007acc:	20001ed0 	.word	0x20001ed0
 8007ad0:	20001ebc 	.word	0x20001ebc
 8007ad4:	20001eb0 	.word	0x20001eb0
 8007ad8:	20001dac 	.word	0x20001dac
 8007adc:	20001da8 	.word	0x20001da8

08007ae0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10b      	bne.n	8007b0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afa:	f383 8811 	msr	BASEPRI, r3
 8007afe:	f3bf 8f6f 	isb	sy
 8007b02:	f3bf 8f4f 	dsb	sy
 8007b06:	60fb      	str	r3, [r7, #12]
}
 8007b08:	bf00      	nop
 8007b0a:	bf00      	nop
 8007b0c:	e7fd      	b.n	8007b0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	3318      	adds	r3, #24
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7ff fb76 	bl	8007204 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b18:	4b1d      	ldr	r3, [pc, #116]	@ (8007b90 <xTaskRemoveFromEventList+0xb0>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d11c      	bne.n	8007b5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	3304      	adds	r3, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7ff fb6d 	bl	8007204 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b2e:	2201      	movs	r2, #1
 8007b30:	409a      	lsls	r2, r3
 8007b32:	4b18      	ldr	r3, [pc, #96]	@ (8007b94 <xTaskRemoveFromEventList+0xb4>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	4a16      	ldr	r2, [pc, #88]	@ (8007b94 <xTaskRemoveFromEventList+0xb4>)
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b40:	4613      	mov	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4a13      	ldr	r2, [pc, #76]	@ (8007b98 <xTaskRemoveFromEventList+0xb8>)
 8007b4a:	441a      	add	r2, r3
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	3304      	adds	r3, #4
 8007b50:	4619      	mov	r1, r3
 8007b52:	4610      	mov	r0, r2
 8007b54:	f7ff faf9 	bl	800714a <vListInsertEnd>
 8007b58:	e005      	b.n	8007b66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	3318      	adds	r3, #24
 8007b5e:	4619      	mov	r1, r3
 8007b60:	480e      	ldr	r0, [pc, #56]	@ (8007b9c <xTaskRemoveFromEventList+0xbc>)
 8007b62:	f7ff faf2 	bl	800714a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <xTaskRemoveFromEventList+0xc0>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d905      	bls.n	8007b80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007b74:	2301      	movs	r3, #1
 8007b76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007b78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba4 <xTaskRemoveFromEventList+0xc4>)
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	601a      	str	r2, [r3, #0]
 8007b7e:	e001      	b.n	8007b84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007b80:	2300      	movs	r3, #0
 8007b82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007b84:	697b      	ldr	r3, [r7, #20]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	20001ed0 	.word	0x20001ed0
 8007b94:	20001eb0 	.word	0x20001eb0
 8007b98:	20001dac 	.word	0x20001dac
 8007b9c:	20001e68 	.word	0x20001e68
 8007ba0:	20001da8 	.word	0x20001da8
 8007ba4:	20001ebc 	.word	0x20001ebc

08007ba8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bb0:	f000 f852 	bl	8007c58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007bb4:	4b06      	ldr	r3, [pc, #24]	@ (8007bd0 <prvIdleTask+0x28>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d9f9      	bls.n	8007bb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007bbc:	4b05      	ldr	r3, [pc, #20]	@ (8007bd4 <prvIdleTask+0x2c>)
 8007bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bc2:	601a      	str	r2, [r3, #0]
 8007bc4:	f3bf 8f4f 	dsb	sy
 8007bc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007bcc:	e7f0      	b.n	8007bb0 <prvIdleTask+0x8>
 8007bce:	bf00      	nop
 8007bd0:	20001dac 	.word	0x20001dac
 8007bd4:	e000ed04 	.word	0xe000ed04

08007bd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bde:	2300      	movs	r3, #0
 8007be0:	607b      	str	r3, [r7, #4]
 8007be2:	e00c      	b.n	8007bfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	4613      	mov	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4413      	add	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4a12      	ldr	r2, [pc, #72]	@ (8007c38 <prvInitialiseTaskLists+0x60>)
 8007bf0:	4413      	add	r3, r2
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f7ff fa7c 	bl	80070f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	607b      	str	r3, [r7, #4]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b06      	cmp	r3, #6
 8007c02:	d9ef      	bls.n	8007be4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c04:	480d      	ldr	r0, [pc, #52]	@ (8007c3c <prvInitialiseTaskLists+0x64>)
 8007c06:	f7ff fa73 	bl	80070f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c0a:	480d      	ldr	r0, [pc, #52]	@ (8007c40 <prvInitialiseTaskLists+0x68>)
 8007c0c:	f7ff fa70 	bl	80070f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c10:	480c      	ldr	r0, [pc, #48]	@ (8007c44 <prvInitialiseTaskLists+0x6c>)
 8007c12:	f7ff fa6d 	bl	80070f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c16:	480c      	ldr	r0, [pc, #48]	@ (8007c48 <prvInitialiseTaskLists+0x70>)
 8007c18:	f7ff fa6a 	bl	80070f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c1c:	480b      	ldr	r0, [pc, #44]	@ (8007c4c <prvInitialiseTaskLists+0x74>)
 8007c1e:	f7ff fa67 	bl	80070f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c22:	4b0b      	ldr	r3, [pc, #44]	@ (8007c50 <prvInitialiseTaskLists+0x78>)
 8007c24:	4a05      	ldr	r2, [pc, #20]	@ (8007c3c <prvInitialiseTaskLists+0x64>)
 8007c26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c28:	4b0a      	ldr	r3, [pc, #40]	@ (8007c54 <prvInitialiseTaskLists+0x7c>)
 8007c2a:	4a05      	ldr	r2, [pc, #20]	@ (8007c40 <prvInitialiseTaskLists+0x68>)
 8007c2c:	601a      	str	r2, [r3, #0]
}
 8007c2e:	bf00      	nop
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20001dac 	.word	0x20001dac
 8007c3c:	20001e38 	.word	0x20001e38
 8007c40:	20001e4c 	.word	0x20001e4c
 8007c44:	20001e68 	.word	0x20001e68
 8007c48:	20001e7c 	.word	0x20001e7c
 8007c4c:	20001e94 	.word	0x20001e94
 8007c50:	20001e60 	.word	0x20001e60
 8007c54:	20001e64 	.word	0x20001e64

08007c58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c5e:	e019      	b.n	8007c94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c60:	f000 faea 	bl	8008238 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c64:	4b10      	ldr	r3, [pc, #64]	@ (8007ca8 <prvCheckTasksWaitingTermination+0x50>)
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	3304      	adds	r3, #4
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff fac7 	bl	8007204 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c76:	4b0d      	ldr	r3, [pc, #52]	@ (8007cac <prvCheckTasksWaitingTermination+0x54>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8007cac <prvCheckTasksWaitingTermination+0x54>)
 8007c7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c80:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb0 <prvCheckTasksWaitingTermination+0x58>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	4a0a      	ldr	r2, [pc, #40]	@ (8007cb0 <prvCheckTasksWaitingTermination+0x58>)
 8007c88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007c8a:	f000 fb07 	bl	800829c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f810 	bl	8007cb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c94:	4b06      	ldr	r3, [pc, #24]	@ (8007cb0 <prvCheckTasksWaitingTermination+0x58>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e1      	bne.n	8007c60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c9c:	bf00      	nop
 8007c9e:	bf00      	nop
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20001e7c 	.word	0x20001e7c
 8007cac:	20001ea8 	.word	0x20001ea8
 8007cb0:	20001e90 	.word	0x20001e90

08007cb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 fca9 	bl	8008618 <vPortFree>
			vPortFree( pxTCB );
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fca6 	bl	8008618 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007ccc:	bf00      	nop
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cda:	4b0c      	ldr	r3, [pc, #48]	@ (8007d0c <prvResetNextTaskUnblockTime+0x38>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d104      	bne.n	8007cee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8007d10 <prvResetNextTaskUnblockTime+0x3c>)
 8007ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007cec:	e008      	b.n	8007d00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cee:	4b07      	ldr	r3, [pc, #28]	@ (8007d0c <prvResetNextTaskUnblockTime+0x38>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	4a04      	ldr	r2, [pc, #16]	@ (8007d10 <prvResetNextTaskUnblockTime+0x3c>)
 8007cfe:	6013      	str	r3, [r2, #0]
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr
 8007d0c:	20001e60 	.word	0x20001e60
 8007d10:	20001ec8 	.word	0x20001ec8

08007d14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007d48 <xTaskGetSchedulerState+0x34>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d102      	bne.n	8007d28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007d22:	2301      	movs	r3, #1
 8007d24:	607b      	str	r3, [r7, #4]
 8007d26:	e008      	b.n	8007d3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d28:	4b08      	ldr	r3, [pc, #32]	@ (8007d4c <xTaskGetSchedulerState+0x38>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d102      	bne.n	8007d36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d30:	2302      	movs	r3, #2
 8007d32:	607b      	str	r3, [r7, #4]
 8007d34:	e001      	b.n	8007d3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007d36:	2300      	movs	r3, #0
 8007d38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007d3a:	687b      	ldr	r3, [r7, #4]
	}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	20001eb4 	.word	0x20001eb4
 8007d4c:	20001ed0 	.word	0x20001ed0

08007d50 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007d5a:	f000 fa6d 	bl	8008238 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007dd8 <ulTaskNotifyTake+0x88>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d113      	bne.n	8007d90 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007d68:	4b1b      	ldr	r3, [pc, #108]	@ (8007dd8 <ulTaskNotifyTake+0x88>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d00b      	beq.n	8007d90 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d78:	2101      	movs	r1, #1
 8007d7a:	6838      	ldr	r0, [r7, #0]
 8007d7c:	f000 f8c4 	bl	8007f08 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007d80:	4b16      	ldr	r3, [pc, #88]	@ (8007ddc <ulTaskNotifyTake+0x8c>)
 8007d82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007d90:	f000 fa84 	bl	800829c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007d94:	f000 fa50 	bl	8008238 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007d98:	4b0f      	ldr	r3, [pc, #60]	@ (8007dd8 <ulTaskNotifyTake+0x88>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d9e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00c      	beq.n	8007dc0 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d004      	beq.n	8007db6 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007dac:	4b0a      	ldr	r3, [pc, #40]	@ (8007dd8 <ulTaskNotifyTake+0x88>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2200      	movs	r2, #0
 8007db2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007db4:	e004      	b.n	8007dc0 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8007db6:	4b08      	ldr	r3, [pc, #32]	@ (8007dd8 <ulTaskNotifyTake+0x88>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	3a01      	subs	r2, #1
 8007dbe:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007dc0:	4b05      	ldr	r3, [pc, #20]	@ (8007dd8 <ulTaskNotifyTake+0x88>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8007dca:	f000 fa67 	bl	800829c <vPortExitCritical>

		return ulReturn;
 8007dce:	68fb      	ldr	r3, [r7, #12]
	}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	20001da8 	.word	0x20001da8
 8007ddc:	e000ed04 	.word	0xe000ed04

08007de0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b08a      	sub	sp, #40	@ 0x28
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10b      	bne.n	8007e08 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8007df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df4:	f383 8811 	msr	BASEPRI, r3
 8007df8:	f3bf 8f6f 	isb	sy
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	61bb      	str	r3, [r7, #24]
}
 8007e02:	bf00      	nop
 8007e04:	bf00      	nop
 8007e06:	e7fd      	b.n	8007e04 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e08:	f000 faf6 	bl	80083f8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007e10:	f3ef 8211 	mrs	r2, BASEPRI
 8007e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e18:	f383 8811 	msr	BASEPRI, r3
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f3bf 8f4f 	dsb	sy
 8007e24:	617a      	str	r2, [r7, #20]
 8007e26:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007e28:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e2a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007e32:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e36:	2202      	movs	r2, #2
 8007e38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8007e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e44:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007e46:	7ffb      	ldrb	r3, [r7, #31]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d146      	bne.n	8007eda <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00b      	beq.n	8007e6c <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	60fb      	str	r3, [r7, #12]
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	e7fd      	b.n	8007e68 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e6c:	4b20      	ldr	r3, [pc, #128]	@ (8007ef0 <vTaskNotifyGiveFromISR+0x110>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d11c      	bne.n	8007eae <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	3304      	adds	r3, #4
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f7ff f9c3 	bl	8007204 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e82:	2201      	movs	r2, #1
 8007e84:	409a      	lsls	r2, r3
 8007e86:	4b1b      	ldr	r3, [pc, #108]	@ (8007ef4 <vTaskNotifyGiveFromISR+0x114>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	4a19      	ldr	r2, [pc, #100]	@ (8007ef4 <vTaskNotifyGiveFromISR+0x114>)
 8007e8e:	6013      	str	r3, [r2, #0]
 8007e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e94:	4613      	mov	r3, r2
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	4413      	add	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4a16      	ldr	r2, [pc, #88]	@ (8007ef8 <vTaskNotifyGiveFromISR+0x118>)
 8007e9e:	441a      	add	r2, r3
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea2:	3304      	adds	r3, #4
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	4610      	mov	r0, r2
 8007ea8:	f7ff f94f 	bl	800714a <vListInsertEnd>
 8007eac:	e005      	b.n	8007eba <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb0:	3318      	adds	r3, #24
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	4811      	ldr	r0, [pc, #68]	@ (8007efc <vTaskNotifyGiveFromISR+0x11c>)
 8007eb6:	f7ff f948 	bl	800714a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ebe:	4b10      	ldr	r3, [pc, #64]	@ (8007f00 <vTaskNotifyGiveFromISR+0x120>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d908      	bls.n	8007eda <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d002      	beq.n	8007ed4 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8007f04 <vTaskNotifyGiveFromISR+0x124>)
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	601a      	str	r2, [r3, #0]
 8007eda:	6a3b      	ldr	r3, [r7, #32]
 8007edc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ee4:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8007ee6:	bf00      	nop
 8007ee8:	3728      	adds	r7, #40	@ 0x28
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20001ed0 	.word	0x20001ed0
 8007ef4:	20001eb0 	.word	0x20001eb0
 8007ef8:	20001dac 	.word	0x20001dac
 8007efc:	20001e68 	.word	0x20001e68
 8007f00:	20001da8 	.word	0x20001da8
 8007f04:	20001ebc 	.word	0x20001ebc

08007f08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f12:	4b29      	ldr	r3, [pc, #164]	@ (8007fb8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f18:	4b28      	ldr	r3, [pc, #160]	@ (8007fbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff f970 	bl	8007204 <uxListRemove>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d10b      	bne.n	8007f42 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007f2a:	4b24      	ldr	r3, [pc, #144]	@ (8007fbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f30:	2201      	movs	r2, #1
 8007f32:	fa02 f303 	lsl.w	r3, r2, r3
 8007f36:	43da      	mvns	r2, r3
 8007f38:	4b21      	ldr	r3, [pc, #132]	@ (8007fc0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	4a20      	ldr	r2, [pc, #128]	@ (8007fc0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f40:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f48:	d10a      	bne.n	8007f60 <prvAddCurrentTaskToDelayedList+0x58>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d007      	beq.n	8007f60 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f50:	4b1a      	ldr	r3, [pc, #104]	@ (8007fbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	3304      	adds	r3, #4
 8007f56:	4619      	mov	r1, r3
 8007f58:	481a      	ldr	r0, [pc, #104]	@ (8007fc4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007f5a:	f7ff f8f6 	bl	800714a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f5e:	e026      	b.n	8007fae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	4413      	add	r3, r2
 8007f66:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f68:	4b14      	ldr	r3, [pc, #80]	@ (8007fbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68ba      	ldr	r2, [r7, #8]
 8007f6e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d209      	bcs.n	8007f8c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f78:	4b13      	ldr	r3, [pc, #76]	@ (8007fc8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007fbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3304      	adds	r3, #4
 8007f82:	4619      	mov	r1, r3
 8007f84:	4610      	mov	r0, r2
 8007f86:	f7ff f904 	bl	8007192 <vListInsert>
}
 8007f8a:	e010      	b.n	8007fae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8007fcc <prvAddCurrentTaskToDelayedList+0xc4>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	4b0a      	ldr	r3, [pc, #40]	@ (8007fbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3304      	adds	r3, #4
 8007f96:	4619      	mov	r1, r3
 8007f98:	4610      	mov	r0, r2
 8007f9a:	f7ff f8fa 	bl	8007192 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d202      	bcs.n	8007fae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007fa8:	4a09      	ldr	r2, [pc, #36]	@ (8007fd0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6013      	str	r3, [r2, #0]
}
 8007fae:	bf00      	nop
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20001eac 	.word	0x20001eac
 8007fbc:	20001da8 	.word	0x20001da8
 8007fc0:	20001eb0 	.word	0x20001eb0
 8007fc4:	20001e94 	.word	0x20001e94
 8007fc8:	20001e64 	.word	0x20001e64
 8007fcc:	20001e60 	.word	0x20001e60
 8007fd0:	20001ec8 	.word	0x20001ec8

08007fd4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	3b04      	subs	r3, #4
 8007fe4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007fec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	3b04      	subs	r3, #4
 8007ff2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f023 0201 	bic.w	r2, r3, #1
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	3b04      	subs	r3, #4
 8008002:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008004:	4a0c      	ldr	r2, [pc, #48]	@ (8008038 <pxPortInitialiseStack+0x64>)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	3b14      	subs	r3, #20
 800800e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	3b04      	subs	r3, #4
 800801a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f06f 0202 	mvn.w	r2, #2
 8008022:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	3b20      	subs	r3, #32
 8008028:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800802a:	68fb      	ldr	r3, [r7, #12]
}
 800802c:	4618      	mov	r0, r3
 800802e:	3714      	adds	r7, #20
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr
 8008038:	0800803d 	.word	0x0800803d

0800803c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800803c:	b480      	push	{r7}
 800803e:	b085      	sub	sp, #20
 8008040:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008042:	2300      	movs	r3, #0
 8008044:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008046:	4b13      	ldr	r3, [pc, #76]	@ (8008094 <prvTaskExitError+0x58>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800804e:	d00b      	beq.n	8008068 <prvTaskExitError+0x2c>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	60fb      	str	r3, [r7, #12]
}
 8008062:	bf00      	nop
 8008064:	bf00      	nop
 8008066:	e7fd      	b.n	8008064 <prvTaskExitError+0x28>
	__asm volatile
 8008068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806c:	f383 8811 	msr	BASEPRI, r3
 8008070:	f3bf 8f6f 	isb	sy
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	60bb      	str	r3, [r7, #8]
}
 800807a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800807c:	bf00      	nop
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d0fc      	beq.n	800807e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008084:	bf00      	nop
 8008086:	bf00      	nop
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	2000000c 	.word	0x2000000c
	...

080080a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080a0:	4b07      	ldr	r3, [pc, #28]	@ (80080c0 <pxCurrentTCBConst2>)
 80080a2:	6819      	ldr	r1, [r3, #0]
 80080a4:	6808      	ldr	r0, [r1, #0]
 80080a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080aa:	f380 8809 	msr	PSP, r0
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f04f 0000 	mov.w	r0, #0
 80080b6:	f380 8811 	msr	BASEPRI, r0
 80080ba:	4770      	bx	lr
 80080bc:	f3af 8000 	nop.w

080080c0 <pxCurrentTCBConst2>:
 80080c0:	20001da8 	.word	0x20001da8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop

080080c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80080c8:	4808      	ldr	r0, [pc, #32]	@ (80080ec <prvPortStartFirstTask+0x24>)
 80080ca:	6800      	ldr	r0, [r0, #0]
 80080cc:	6800      	ldr	r0, [r0, #0]
 80080ce:	f380 8808 	msr	MSP, r0
 80080d2:	f04f 0000 	mov.w	r0, #0
 80080d6:	f380 8814 	msr	CONTROL, r0
 80080da:	b662      	cpsie	i
 80080dc:	b661      	cpsie	f
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	df00      	svc	0
 80080e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80080ea:	bf00      	nop
 80080ec:	e000ed08 	.word	0xe000ed08

080080f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80080f6:	4b47      	ldr	r3, [pc, #284]	@ (8008214 <xPortStartScheduler+0x124>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a47      	ldr	r2, [pc, #284]	@ (8008218 <xPortStartScheduler+0x128>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d10b      	bne.n	8008118 <xPortStartScheduler+0x28>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	613b      	str	r3, [r7, #16]
}
 8008112:	bf00      	nop
 8008114:	bf00      	nop
 8008116:	e7fd      	b.n	8008114 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008118:	4b3e      	ldr	r3, [pc, #248]	@ (8008214 <xPortStartScheduler+0x124>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a3f      	ldr	r2, [pc, #252]	@ (800821c <xPortStartScheduler+0x12c>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d10b      	bne.n	800813a <xPortStartScheduler+0x4a>
	__asm volatile
 8008122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008126:	f383 8811 	msr	BASEPRI, r3
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	60fb      	str	r3, [r7, #12]
}
 8008134:	bf00      	nop
 8008136:	bf00      	nop
 8008138:	e7fd      	b.n	8008136 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800813a:	4b39      	ldr	r3, [pc, #228]	@ (8008220 <xPortStartScheduler+0x130>)
 800813c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	b2db      	uxtb	r3, r3
 8008144:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	22ff      	movs	r2, #255	@ 0xff
 800814a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	781b      	ldrb	r3, [r3, #0]
 8008150:	b2db      	uxtb	r3, r3
 8008152:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008154:	78fb      	ldrb	r3, [r7, #3]
 8008156:	b2db      	uxtb	r3, r3
 8008158:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800815c:	b2da      	uxtb	r2, r3
 800815e:	4b31      	ldr	r3, [pc, #196]	@ (8008224 <xPortStartScheduler+0x134>)
 8008160:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008162:	4b31      	ldr	r3, [pc, #196]	@ (8008228 <xPortStartScheduler+0x138>)
 8008164:	2207      	movs	r2, #7
 8008166:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008168:	e009      	b.n	800817e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800816a:	4b2f      	ldr	r3, [pc, #188]	@ (8008228 <xPortStartScheduler+0x138>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	3b01      	subs	r3, #1
 8008170:	4a2d      	ldr	r2, [pc, #180]	@ (8008228 <xPortStartScheduler+0x138>)
 8008172:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008174:	78fb      	ldrb	r3, [r7, #3]
 8008176:	b2db      	uxtb	r3, r3
 8008178:	005b      	lsls	r3, r3, #1
 800817a:	b2db      	uxtb	r3, r3
 800817c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800817e:	78fb      	ldrb	r3, [r7, #3]
 8008180:	b2db      	uxtb	r3, r3
 8008182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008186:	2b80      	cmp	r3, #128	@ 0x80
 8008188:	d0ef      	beq.n	800816a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800818a:	4b27      	ldr	r3, [pc, #156]	@ (8008228 <xPortStartScheduler+0x138>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f1c3 0307 	rsb	r3, r3, #7
 8008192:	2b04      	cmp	r3, #4
 8008194:	d00b      	beq.n	80081ae <xPortStartScheduler+0xbe>
	__asm volatile
 8008196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819a:	f383 8811 	msr	BASEPRI, r3
 800819e:	f3bf 8f6f 	isb	sy
 80081a2:	f3bf 8f4f 	dsb	sy
 80081a6:	60bb      	str	r3, [r7, #8]
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	e7fd      	b.n	80081aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80081ae:	4b1e      	ldr	r3, [pc, #120]	@ (8008228 <xPortStartScheduler+0x138>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	021b      	lsls	r3, r3, #8
 80081b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008228 <xPortStartScheduler+0x138>)
 80081b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80081b8:	4b1b      	ldr	r3, [pc, #108]	@ (8008228 <xPortStartScheduler+0x138>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081c0:	4a19      	ldr	r2, [pc, #100]	@ (8008228 <xPortStartScheduler+0x138>)
 80081c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	b2da      	uxtb	r2, r3
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081cc:	4b17      	ldr	r3, [pc, #92]	@ (800822c <xPortStartScheduler+0x13c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a16      	ldr	r2, [pc, #88]	@ (800822c <xPortStartScheduler+0x13c>)
 80081d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80081d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081d8:	4b14      	ldr	r3, [pc, #80]	@ (800822c <xPortStartScheduler+0x13c>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a13      	ldr	r2, [pc, #76]	@ (800822c <xPortStartScheduler+0x13c>)
 80081de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80081e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081e4:	f000 f8da 	bl	800839c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081e8:	4b11      	ldr	r3, [pc, #68]	@ (8008230 <xPortStartScheduler+0x140>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081ee:	f000 f8f9 	bl	80083e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80081f2:	4b10      	ldr	r3, [pc, #64]	@ (8008234 <xPortStartScheduler+0x144>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a0f      	ldr	r2, [pc, #60]	@ (8008234 <xPortStartScheduler+0x144>)
 80081f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80081fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081fe:	f7ff ff63 	bl	80080c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008202:	f7ff fc11 	bl	8007a28 <vTaskSwitchContext>
	prvTaskExitError();
 8008206:	f7ff ff19 	bl	800803c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800820a:	2300      	movs	r3, #0
}
 800820c:	4618      	mov	r0, r3
 800820e:	3718      	adds	r7, #24
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	e000ed00 	.word	0xe000ed00
 8008218:	410fc271 	.word	0x410fc271
 800821c:	410fc270 	.word	0x410fc270
 8008220:	e000e400 	.word	0xe000e400
 8008224:	20001ed4 	.word	0x20001ed4
 8008228:	20001ed8 	.word	0x20001ed8
 800822c:	e000ed20 	.word	0xe000ed20
 8008230:	2000000c 	.word	0x2000000c
 8008234:	e000ef34 	.word	0xe000ef34

08008238 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
	__asm volatile
 800823e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008242:	f383 8811 	msr	BASEPRI, r3
 8008246:	f3bf 8f6f 	isb	sy
 800824a:	f3bf 8f4f 	dsb	sy
 800824e:	607b      	str	r3, [r7, #4]
}
 8008250:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008252:	4b10      	ldr	r3, [pc, #64]	@ (8008294 <vPortEnterCritical+0x5c>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3301      	adds	r3, #1
 8008258:	4a0e      	ldr	r2, [pc, #56]	@ (8008294 <vPortEnterCritical+0x5c>)
 800825a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800825c:	4b0d      	ldr	r3, [pc, #52]	@ (8008294 <vPortEnterCritical+0x5c>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b01      	cmp	r3, #1
 8008262:	d110      	bne.n	8008286 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008264:	4b0c      	ldr	r3, [pc, #48]	@ (8008298 <vPortEnterCritical+0x60>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00b      	beq.n	8008286 <vPortEnterCritical+0x4e>
	__asm volatile
 800826e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	603b      	str	r3, [r7, #0]
}
 8008280:	bf00      	nop
 8008282:	bf00      	nop
 8008284:	e7fd      	b.n	8008282 <vPortEnterCritical+0x4a>
	}
}
 8008286:	bf00      	nop
 8008288:	370c      	adds	r7, #12
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	2000000c 	.word	0x2000000c
 8008298:	e000ed04 	.word	0xe000ed04

0800829c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80082a2:	4b12      	ldr	r3, [pc, #72]	@ (80082ec <vPortExitCritical+0x50>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10b      	bne.n	80082c2 <vPortExitCritical+0x26>
	__asm volatile
 80082aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ae:	f383 8811 	msr	BASEPRI, r3
 80082b2:	f3bf 8f6f 	isb	sy
 80082b6:	f3bf 8f4f 	dsb	sy
 80082ba:	607b      	str	r3, [r7, #4]
}
 80082bc:	bf00      	nop
 80082be:	bf00      	nop
 80082c0:	e7fd      	b.n	80082be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80082c2:	4b0a      	ldr	r3, [pc, #40]	@ (80082ec <vPortExitCritical+0x50>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	3b01      	subs	r3, #1
 80082c8:	4a08      	ldr	r2, [pc, #32]	@ (80082ec <vPortExitCritical+0x50>)
 80082ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082cc:	4b07      	ldr	r3, [pc, #28]	@ (80082ec <vPortExitCritical+0x50>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d105      	bne.n	80082e0 <vPortExitCritical+0x44>
 80082d4:	2300      	movs	r3, #0
 80082d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	f383 8811 	msr	BASEPRI, r3
}
 80082de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	2000000c 	.word	0x2000000c

080082f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082f0:	f3ef 8009 	mrs	r0, PSP
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	4b15      	ldr	r3, [pc, #84]	@ (8008350 <pxCurrentTCBConst>)
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	f01e 0f10 	tst.w	lr, #16
 8008300:	bf08      	it	eq
 8008302:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008306:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830a:	6010      	str	r0, [r2, #0]
 800830c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008310:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008314:	f380 8811 	msr	BASEPRI, r0
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	f7ff fb82 	bl	8007a28 <vTaskSwitchContext>
 8008324:	f04f 0000 	mov.w	r0, #0
 8008328:	f380 8811 	msr	BASEPRI, r0
 800832c:	bc09      	pop	{r0, r3}
 800832e:	6819      	ldr	r1, [r3, #0]
 8008330:	6808      	ldr	r0, [r1, #0]
 8008332:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008336:	f01e 0f10 	tst.w	lr, #16
 800833a:	bf08      	it	eq
 800833c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008340:	f380 8809 	msr	PSP, r0
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	f3af 8000 	nop.w

08008350 <pxCurrentTCBConst>:
 8008350:	20001da8 	.word	0x20001da8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop

08008358 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
	__asm volatile
 800835e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008362:	f383 8811 	msr	BASEPRI, r3
 8008366:	f3bf 8f6f 	isb	sy
 800836a:	f3bf 8f4f 	dsb	sy
 800836e:	607b      	str	r3, [r7, #4]
}
 8008370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008372:	f7ff fa9f 	bl	80078b4 <xTaskIncrementTick>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d003      	beq.n	8008384 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800837c:	4b06      	ldr	r3, [pc, #24]	@ (8008398 <xPortSysTickHandler+0x40>)
 800837e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008382:	601a      	str	r2, [r3, #0]
 8008384:	2300      	movs	r3, #0
 8008386:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	f383 8811 	msr	BASEPRI, r3
}
 800838e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	e000ed04 	.word	0xe000ed04

0800839c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800839c:	b480      	push	{r7}
 800839e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80083a0:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <vPortSetupTimerInterrupt+0x34>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80083a6:	4b0b      	ldr	r3, [pc, #44]	@ (80083d4 <vPortSetupTimerInterrupt+0x38>)
 80083a8:	2200      	movs	r2, #0
 80083aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80083ac:	4b0a      	ldr	r3, [pc, #40]	@ (80083d8 <vPortSetupTimerInterrupt+0x3c>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a0a      	ldr	r2, [pc, #40]	@ (80083dc <vPortSetupTimerInterrupt+0x40>)
 80083b2:	fba2 2303 	umull	r2, r3, r2, r3
 80083b6:	099b      	lsrs	r3, r3, #6
 80083b8:	4a09      	ldr	r2, [pc, #36]	@ (80083e0 <vPortSetupTimerInterrupt+0x44>)
 80083ba:	3b01      	subs	r3, #1
 80083bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80083be:	4b04      	ldr	r3, [pc, #16]	@ (80083d0 <vPortSetupTimerInterrupt+0x34>)
 80083c0:	2207      	movs	r2, #7
 80083c2:	601a      	str	r2, [r3, #0]
}
 80083c4:	bf00      	nop
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	e000e010 	.word	0xe000e010
 80083d4:	e000e018 	.word	0xe000e018
 80083d8:	20000000 	.word	0x20000000
 80083dc:	10624dd3 	.word	0x10624dd3
 80083e0:	e000e014 	.word	0xe000e014

080083e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80083f4 <vPortEnableVFP+0x10>
 80083e8:	6801      	ldr	r1, [r0, #0]
 80083ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80083ee:	6001      	str	r1, [r0, #0]
 80083f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80083f2:	bf00      	nop
 80083f4:	e000ed88 	.word	0xe000ed88

080083f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80083fe:	f3ef 8305 	mrs	r3, IPSR
 8008402:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b0f      	cmp	r3, #15
 8008408:	d915      	bls.n	8008436 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800840a:	4a18      	ldr	r2, [pc, #96]	@ (800846c <vPortValidateInterruptPriority+0x74>)
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	4413      	add	r3, r2
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008414:	4b16      	ldr	r3, [pc, #88]	@ (8008470 <vPortValidateInterruptPriority+0x78>)
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	7afa      	ldrb	r2, [r7, #11]
 800841a:	429a      	cmp	r2, r3
 800841c:	d20b      	bcs.n	8008436 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	607b      	str	r3, [r7, #4]
}
 8008430:	bf00      	nop
 8008432:	bf00      	nop
 8008434:	e7fd      	b.n	8008432 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008436:	4b0f      	ldr	r3, [pc, #60]	@ (8008474 <vPortValidateInterruptPriority+0x7c>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800843e:	4b0e      	ldr	r3, [pc, #56]	@ (8008478 <vPortValidateInterruptPriority+0x80>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	429a      	cmp	r2, r3
 8008444:	d90b      	bls.n	800845e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	603b      	str	r3, [r7, #0]
}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	e7fd      	b.n	800845a <vPortValidateInterruptPriority+0x62>
	}
 800845e:	bf00      	nop
 8008460:	3714      	adds	r7, #20
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	e000e3f0 	.word	0xe000e3f0
 8008470:	20001ed4 	.word	0x20001ed4
 8008474:	e000ed0c 	.word	0xe000ed0c
 8008478:	20001ed8 	.word	0x20001ed8

0800847c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b08a      	sub	sp, #40	@ 0x28
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008484:	2300      	movs	r3, #0
 8008486:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008488:	f7ff f958 	bl	800773c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800848c:	4b5c      	ldr	r3, [pc, #368]	@ (8008600 <pvPortMalloc+0x184>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d101      	bne.n	8008498 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008494:	f000 f924 	bl	80086e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008498:	4b5a      	ldr	r3, [pc, #360]	@ (8008604 <pvPortMalloc+0x188>)
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4013      	ands	r3, r2
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f040 8095 	bne.w	80085d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d01e      	beq.n	80084ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80084ac:	2208      	movs	r2, #8
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4413      	add	r3, r2
 80084b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f003 0307 	and.w	r3, r3, #7
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d015      	beq.n	80084ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f023 0307 	bic.w	r3, r3, #7
 80084c4:	3308      	adds	r3, #8
 80084c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f003 0307 	and.w	r3, r3, #7
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00b      	beq.n	80084ea <pvPortMalloc+0x6e>
	__asm volatile
 80084d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d6:	f383 8811 	msr	BASEPRI, r3
 80084da:	f3bf 8f6f 	isb	sy
 80084de:	f3bf 8f4f 	dsb	sy
 80084e2:	617b      	str	r3, [r7, #20]
}
 80084e4:	bf00      	nop
 80084e6:	bf00      	nop
 80084e8:	e7fd      	b.n	80084e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d06f      	beq.n	80085d0 <pvPortMalloc+0x154>
 80084f0:	4b45      	ldr	r3, [pc, #276]	@ (8008608 <pvPortMalloc+0x18c>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d86a      	bhi.n	80085d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80084fa:	4b44      	ldr	r3, [pc, #272]	@ (800860c <pvPortMalloc+0x190>)
 80084fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80084fe:	4b43      	ldr	r3, [pc, #268]	@ (800860c <pvPortMalloc+0x190>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008504:	e004      	b.n	8008510 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008508:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800850a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	429a      	cmp	r2, r3
 8008518:	d903      	bls.n	8008522 <pvPortMalloc+0xa6>
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1f1      	bne.n	8008506 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008522:	4b37      	ldr	r3, [pc, #220]	@ (8008600 <pvPortMalloc+0x184>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008528:	429a      	cmp	r2, r3
 800852a:	d051      	beq.n	80085d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2208      	movs	r2, #8
 8008532:	4413      	add	r3, r2
 8008534:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	6a3b      	ldr	r3, [r7, #32]
 800853c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800853e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008540:	685a      	ldr	r2, [r3, #4]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	1ad2      	subs	r2, r2, r3
 8008546:	2308      	movs	r3, #8
 8008548:	005b      	lsls	r3, r3, #1
 800854a:	429a      	cmp	r2, r3
 800854c:	d920      	bls.n	8008590 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800854e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4413      	add	r3, r2
 8008554:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	f003 0307 	and.w	r3, r3, #7
 800855c:	2b00      	cmp	r3, #0
 800855e:	d00b      	beq.n	8008578 <pvPortMalloc+0xfc>
	__asm volatile
 8008560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	613b      	str	r3, [r7, #16]
}
 8008572:	bf00      	nop
 8008574:	bf00      	nop
 8008576:	e7fd      	b.n	8008574 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857a:	685a      	ldr	r2, [r3, #4]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	1ad2      	subs	r2, r2, r3
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800858a:	69b8      	ldr	r0, [r7, #24]
 800858c:	f000 f90a 	bl	80087a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008590:	4b1d      	ldr	r3, [pc, #116]	@ (8008608 <pvPortMalloc+0x18c>)
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	1ad3      	subs	r3, r2, r3
 800859a:	4a1b      	ldr	r2, [pc, #108]	@ (8008608 <pvPortMalloc+0x18c>)
 800859c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800859e:	4b1a      	ldr	r3, [pc, #104]	@ (8008608 <pvPortMalloc+0x18c>)
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	4b1b      	ldr	r3, [pc, #108]	@ (8008610 <pvPortMalloc+0x194>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d203      	bcs.n	80085b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085aa:	4b17      	ldr	r3, [pc, #92]	@ (8008608 <pvPortMalloc+0x18c>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a18      	ldr	r2, [pc, #96]	@ (8008610 <pvPortMalloc+0x194>)
 80085b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	4b13      	ldr	r3, [pc, #76]	@ (8008604 <pvPortMalloc+0x188>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	431a      	orrs	r2, r3
 80085bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c2:	2200      	movs	r2, #0
 80085c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80085c6:	4b13      	ldr	r3, [pc, #76]	@ (8008614 <pvPortMalloc+0x198>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3301      	adds	r3, #1
 80085cc:	4a11      	ldr	r2, [pc, #68]	@ (8008614 <pvPortMalloc+0x198>)
 80085ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085d0:	f7ff f8c2 	bl	8007758 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	f003 0307 	and.w	r3, r3, #7
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00b      	beq.n	80085f6 <pvPortMalloc+0x17a>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	60fb      	str	r3, [r7, #12]
}
 80085f0:	bf00      	nop
 80085f2:	bf00      	nop
 80085f4:	e7fd      	b.n	80085f2 <pvPortMalloc+0x176>
	return pvReturn;
 80085f6:	69fb      	ldr	r3, [r7, #28]
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3728      	adds	r7, #40	@ 0x28
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	200045f4 	.word	0x200045f4
 8008604:	20004608 	.word	0x20004608
 8008608:	200045f8 	.word	0x200045f8
 800860c:	200045ec 	.word	0x200045ec
 8008610:	200045fc 	.word	0x200045fc
 8008614:	20004600 	.word	0x20004600

08008618 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b086      	sub	sp, #24
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d04f      	beq.n	80086ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800862a:	2308      	movs	r3, #8
 800862c:	425b      	negs	r3, r3
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	4413      	add	r3, r2
 8008632:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	4b25      	ldr	r3, [pc, #148]	@ (80086d4 <vPortFree+0xbc>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4013      	ands	r3, r2
 8008642:	2b00      	cmp	r3, #0
 8008644:	d10b      	bne.n	800865e <vPortFree+0x46>
	__asm volatile
 8008646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800864a:	f383 8811 	msr	BASEPRI, r3
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f3bf 8f4f 	dsb	sy
 8008656:	60fb      	str	r3, [r7, #12]
}
 8008658:	bf00      	nop
 800865a:	bf00      	nop
 800865c:	e7fd      	b.n	800865a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d00b      	beq.n	800867e <vPortFree+0x66>
	__asm volatile
 8008666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866a:	f383 8811 	msr	BASEPRI, r3
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f3bf 8f4f 	dsb	sy
 8008676:	60bb      	str	r3, [r7, #8]
}
 8008678:	bf00      	nop
 800867a:	bf00      	nop
 800867c:	e7fd      	b.n	800867a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	685a      	ldr	r2, [r3, #4]
 8008682:	4b14      	ldr	r3, [pc, #80]	@ (80086d4 <vPortFree+0xbc>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4013      	ands	r3, r2
 8008688:	2b00      	cmp	r3, #0
 800868a:	d01e      	beq.n	80086ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d11a      	bne.n	80086ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	4b0e      	ldr	r3, [pc, #56]	@ (80086d4 <vPortFree+0xbc>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	43db      	mvns	r3, r3
 800869e:	401a      	ands	r2, r3
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80086a4:	f7ff f84a 	bl	800773c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	4b0a      	ldr	r3, [pc, #40]	@ (80086d8 <vPortFree+0xc0>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4413      	add	r3, r2
 80086b2:	4a09      	ldr	r2, [pc, #36]	@ (80086d8 <vPortFree+0xc0>)
 80086b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086b6:	6938      	ldr	r0, [r7, #16]
 80086b8:	f000 f874 	bl	80087a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80086bc:	4b07      	ldr	r3, [pc, #28]	@ (80086dc <vPortFree+0xc4>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	3301      	adds	r3, #1
 80086c2:	4a06      	ldr	r2, [pc, #24]	@ (80086dc <vPortFree+0xc4>)
 80086c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80086c6:	f7ff f847 	bl	8007758 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086ca:	bf00      	nop
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	20004608 	.word	0x20004608
 80086d8:	200045f8 	.word	0x200045f8
 80086dc:	20004604 	.word	0x20004604

080086e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086e6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80086ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086ec:	4b27      	ldr	r3, [pc, #156]	@ (800878c <prvHeapInit+0xac>)
 80086ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f003 0307 	and.w	r3, r3, #7
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00c      	beq.n	8008714 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	3307      	adds	r3, #7
 80086fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f023 0307 	bic.w	r3, r3, #7
 8008706:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	4a1f      	ldr	r2, [pc, #124]	@ (800878c <prvHeapInit+0xac>)
 8008710:	4413      	add	r3, r2
 8008712:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008718:	4a1d      	ldr	r2, [pc, #116]	@ (8008790 <prvHeapInit+0xb0>)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800871e:	4b1c      	ldr	r3, [pc, #112]	@ (8008790 <prvHeapInit+0xb0>)
 8008720:	2200      	movs	r2, #0
 8008722:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	68ba      	ldr	r2, [r7, #8]
 8008728:	4413      	add	r3, r2
 800872a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800872c:	2208      	movs	r2, #8
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	1a9b      	subs	r3, r3, r2
 8008732:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0307 	bic.w	r3, r3, #7
 800873a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	4a15      	ldr	r2, [pc, #84]	@ (8008794 <prvHeapInit+0xb4>)
 8008740:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008742:	4b14      	ldr	r3, [pc, #80]	@ (8008794 <prvHeapInit+0xb4>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2200      	movs	r2, #0
 8008748:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800874a:	4b12      	ldr	r3, [pc, #72]	@ (8008794 <prvHeapInit+0xb4>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2200      	movs	r2, #0
 8008750:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	1ad2      	subs	r2, r2, r3
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008760:	4b0c      	ldr	r3, [pc, #48]	@ (8008794 <prvHeapInit+0xb4>)
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	4a0a      	ldr	r2, [pc, #40]	@ (8008798 <prvHeapInit+0xb8>)
 800876e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	4a09      	ldr	r2, [pc, #36]	@ (800879c <prvHeapInit+0xbc>)
 8008776:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008778:	4b09      	ldr	r3, [pc, #36]	@ (80087a0 <prvHeapInit+0xc0>)
 800877a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800877e:	601a      	str	r2, [r3, #0]
}
 8008780:	bf00      	nop
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr
 800878c:	20001edc 	.word	0x20001edc
 8008790:	200045ec 	.word	0x200045ec
 8008794:	200045f4 	.word	0x200045f4
 8008798:	200045fc 	.word	0x200045fc
 800879c:	200045f8 	.word	0x200045f8
 80087a0:	20004608 	.word	0x20004608

080087a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087a4:	b480      	push	{r7}
 80087a6:	b085      	sub	sp, #20
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087ac:	4b28      	ldr	r3, [pc, #160]	@ (8008850 <prvInsertBlockIntoFreeList+0xac>)
 80087ae:	60fb      	str	r3, [r7, #12]
 80087b0:	e002      	b.n	80087b8 <prvInsertBlockIntoFreeList+0x14>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	60fb      	str	r3, [r7, #12]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	429a      	cmp	r2, r3
 80087c0:	d8f7      	bhi.n	80087b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	68ba      	ldr	r2, [r7, #8]
 80087cc:	4413      	add	r3, r2
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d108      	bne.n	80087e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	685a      	ldr	r2, [r3, #4]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	441a      	add	r2, r3
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	441a      	add	r2, r3
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d118      	bne.n	800882c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	4b15      	ldr	r3, [pc, #84]	@ (8008854 <prvInsertBlockIntoFreeList+0xb0>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	429a      	cmp	r2, r3
 8008804:	d00d      	beq.n	8008822 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685a      	ldr	r2, [r3, #4]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	441a      	add	r2, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	601a      	str	r2, [r3, #0]
 8008820:	e008      	b.n	8008834 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008822:	4b0c      	ldr	r3, [pc, #48]	@ (8008854 <prvInsertBlockIntoFreeList+0xb0>)
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	601a      	str	r2, [r3, #0]
 800882a:	e003      	b.n	8008834 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	429a      	cmp	r2, r3
 800883a:	d002      	beq.n	8008842 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008842:	bf00      	nop
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	200045ec 	.word	0x200045ec
 8008854:	200045f4 	.word	0x200045f4

08008858 <SPI_Write>:


TaskHandle_t Bump_task = NULL;


void SPI_Write(uint8_t reg, uint8_t value) {
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	4603      	mov	r3, r0
 8008860:	460a      	mov	r2, r1
 8008862:	71fb      	strb	r3, [r7, #7]
 8008864:	4613      	mov	r3, r2
 8008866:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = reg | 0x40;
 8008868:	79fb      	ldrb	r3, [r7, #7]
 800886a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800886e:	b2db      	uxtb	r3, r3
 8008870:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8008872:	79bb      	ldrb	r3, [r7, #6]
 8008874:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 8008876:	2200      	movs	r2, #0
 8008878:	2120      	movs	r1, #32
 800887a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800887e:	f7fa fb97 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, data, 2, HAL_MAX_DELAY);
 8008882:	f107 010c 	add.w	r1, r7, #12
 8008886:	f04f 33ff 	mov.w	r3, #4294967295
 800888a:	2202      	movs	r2, #2
 800888c:	4806      	ldr	r0, [pc, #24]	@ (80088a8 <SPI_Write+0x50>)
 800888e:	f7fb fc52 	bl	8004136 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 8008892:	2201      	movs	r2, #1
 8008894:	2120      	movs	r1, #32
 8008896:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800889a:	f7fa fb89 	bl	8002fb0 <HAL_GPIO_WritePin>
}
 800889e:	bf00      	nop
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	20001a84 	.word	0x20001a84

080088ac <SPI_Read>:

uint8_t SPI_Read(uint8_t reg) {
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	4603      	mov	r3, r0
 80088b4:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_data = reg | 0x80;
 80088b6:	79fb      	ldrb	r3, [r7, #7]
 80088b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	73fb      	strb	r3, [r7, #15]
	uint8_t rx_data = 0;
 80088c0:	2300      	movs	r3, #0
 80088c2:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 80088c4:	2200      	movs	r2, #0
 80088c6:	2120      	movs	r1, #32
 80088c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80088cc:	f7fa fb70 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &tx_data, 1, HAL_MAX_DELAY);
 80088d0:	f107 010f 	add.w	r1, r7, #15
 80088d4:	f04f 33ff 	mov.w	r3, #4294967295
 80088d8:	2201      	movs	r2, #1
 80088da:	480b      	ldr	r0, [pc, #44]	@ (8008908 <SPI_Read+0x5c>)
 80088dc:	f7fb fc2b 	bl	8004136 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &rx_data, 1, HAL_MAX_DELAY);
 80088e0:	f107 010e 	add.w	r1, r7, #14
 80088e4:	f04f 33ff 	mov.w	r3, #4294967295
 80088e8:	2201      	movs	r2, #1
 80088ea:	4807      	ldr	r0, [pc, #28]	@ (8008908 <SPI_Read+0x5c>)
 80088ec:	f7fb fd98 	bl	8004420 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 80088f0:	2201      	movs	r2, #1
 80088f2:	2120      	movs	r1, #32
 80088f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80088f8:	f7fa fb5a 	bl	8002fb0 <HAL_GPIO_WritePin>

	return rx_data;
 80088fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3710      	adds	r7, #16
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	20001a84 	.word	0x20001a84

0800890c <ADXL343_Init>:
	accel_data[2] = (float)raw_accel[2]; // Acclration Z en g

	return HAL_OK;
}

void ADXL343_Init(void) {
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
	uint8_t devid = SPI_Read(ADXL343_REG_DEVID);  // Lire le registre DEVID (0x00)
 8008912:	2000      	movs	r0, #0
 8008914:	f7ff ffca 	bl	80088ac <SPI_Read>
 8008918:	4603      	mov	r3, r0
 800891a:	73fb      	strb	r3, [r7, #15]

	if (devid == 0xE5) {
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	2be5      	cmp	r3, #229	@ 0xe5
 8008920:	d13f      	bne.n	80089a2 <ADXL343_Init+0x96>
		// Le composant est dtect, procder  l'initialisation

		SPI_Write(ADXL343_REG_POWER_CTL, 0x00);  // Appareil en standby
 8008922:	2100      	movs	r1, #0
 8008924:	202d      	movs	r0, #45	@ 0x2d
 8008926:	f7ff ff97 	bl	8008858 <SPI_Write>
		SPI_Write(ADXL343_REG_DATA_FORMAT, 0x00);  // DATA_FORMAT : FULL_RES = 1, RANGE = 2g
 800892a:	2100      	movs	r1, #0
 800892c:	2031      	movs	r0, #49	@ 0x31
 800892e:	f7ff ff93 	bl	8008858 <SPI_Write>

		//Configuration single tap
		SPI_Write(ADXL343_REG_THRESH_TAP, 50);	// Config seuil choc
 8008932:	2132      	movs	r1, #50	@ 0x32
 8008934:	201d      	movs	r0, #29
 8008936:	f7ff ff8f 	bl	8008858 <SPI_Write>
		SPI_Write(ADXL343_REG_DUR, 15);	// Config dure choc
 800893a:	210f      	movs	r1, #15
 800893c:	2021      	movs	r0, #33	@ 0x21
 800893e:	f7ff ff8b 	bl	8008858 <SPI_Write>
		SPI_Write(ADXL343_REG_LATENT, 0xC8);	// Config latence choc
 8008942:	21c8      	movs	r1, #200	@ 0xc8
 8008944:	2022      	movs	r0, #34	@ 0x22
 8008946:	f7ff ff87 	bl	8008858 <SPI_Write>

		SPI_Write(ADXL343_REG_TAP_AXES, 0x07);	// Activer axe X Y
 800894a:	2107      	movs	r1, #7
 800894c:	202a      	movs	r0, #42	@ 0x2a
 800894e:	f7ff ff83 	bl	8008858 <SPI_Write>
		SPI_Write(ADXL343_REG_BW_RATE, 0x0F);  // Configurer la bande passante
 8008952:	210f      	movs	r1, #15
 8008954:	202c      	movs	r0, #44	@ 0x2c
 8008956:	f7ff ff7f 	bl	8008858 <SPI_Write>

		SPI_Write(ADXL343_REG_INT_MAP, 0x00);	// Configurer pin interruption
 800895a:	2100      	movs	r1, #0
 800895c:	202f      	movs	r0, #47	@ 0x2f
 800895e:	f7ff ff7b 	bl	8008858 <SPI_Write>
		SPI_Write(ADXL343_REG_INT_ENABLE, 0x40);  // Activer interruption
 8008962:	2140      	movs	r1, #64	@ 0x40
 8008964:	202e      	movs	r0, #46	@ 0x2e
 8008966:	f7ff ff77 	bl	8008858 <SPI_Write>
		SPI_Write(ADXL343_REG_POWER_CTL, 0x08);
 800896a:	2108      	movs	r1, #8
 800896c:	202d      	movs	r0, #45	@ 0x2d
 800896e:	f7ff ff73 	bl	8008858 <SPI_Write>
		//Read_Acceleration(float *accel_data);    // Lire les donnes pour effacer l'interruption

		char *msg = "ADXL343 detecte et initialise !\r\n";
 8008972:	4b14      	ldr	r3, [pc, #80]	@ (80089c4 <ADXL343_Init+0xb8>)
 8008974:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f7f7 fca2 	bl	80002c0 <strlen>
 800897c:	4603      	mov	r3, r0
 800897e:	b29a      	uxth	r2, r3
 8008980:	f04f 33ff 	mov.w	r3, #4294967295
 8008984:	6879      	ldr	r1, [r7, #4]
 8008986:	4810      	ldr	r0, [pc, #64]	@ (80089c8 <ADXL343_Init+0xbc>)
 8008988:	f7fd fa88 	bl	8005e9c <HAL_UART_Transmit>
		uint8_t check = SPI_Read(ADXL343_REG_INT_SOURCE);
 800898c:	2030      	movs	r0, #48	@ 0x30
 800898e:	f7ff ff8d 	bl	80088ac <SPI_Read>
 8008992:	4603      	mov	r3, r0
 8008994:	70fb      	strb	r3, [r7, #3]
		printf("%x\r\n", check);
 8008996:	78fb      	ldrb	r3, [r7, #3]
 8008998:	4619      	mov	r1, r3
 800899a:	480c      	ldr	r0, [pc, #48]	@ (80089cc <ADXL343_Init+0xc0>)
 800899c:	f001 f872 	bl	8009a84 <iprintf>
	} else {
		char *error_msg = "Erreur : ADXL343 non detecte !\r\n";
		HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
	}
}
 80089a0:	e00c      	b.n	80089bc <ADXL343_Init+0xb0>
		char *error_msg = "Erreur : ADXL343 non detecte !\r\n";
 80089a2:	4b0b      	ldr	r3, [pc, #44]	@ (80089d0 <ADXL343_Init+0xc4>)
 80089a4:	60bb      	str	r3, [r7, #8]
		HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
 80089a6:	68b8      	ldr	r0, [r7, #8]
 80089a8:	f7f7 fc8a 	bl	80002c0 <strlen>
 80089ac:	4603      	mov	r3, r0
 80089ae:	b29a      	uxth	r2, r3
 80089b0:	f04f 33ff 	mov.w	r3, #4294967295
 80089b4:	68b9      	ldr	r1, [r7, #8]
 80089b6:	4804      	ldr	r0, [pc, #16]	@ (80089c8 <ADXL343_Init+0xbc>)
 80089b8:	f7fd fa70 	bl	8005e9c <HAL_UART_Transmit>
}
 80089bc:	bf00      	nop
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	0800d510 	.word	0x0800d510
 80089c8:	20001c1c 	.word	0x20001c1c
 80089cc:	0800d534 	.word	0x0800d534
 80089d0:	0800d53c 	.word	0x0800d53c

080089d4 <LIDAR_Init>:
extern uint16_t frame_start, frame_end;
/*
 * @brief Initialization of the lidar
 * @param
 */
void LIDAR_Init(LIDAR_HandleTypeDef_t * hlidar){
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
	hlidar->huart = &huart3;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a04      	ldr	r2, [pc, #16]	@ (80089f0 <LIDAR_Init+0x1c>)
 80089e0:	601a      	str	r2, [r3, #0]
	/*
	HAL_GPIO_WritePin(GPIOA, DEV_EN_LIDAR_Pin, GPIO_PIN_SET);
	// Enable M_EN lidar
	HAL_GPIO_WritePin(M_EN_LIDAR_GPIO_Port, M_EN_LIDAR_Pin, GPIO_PIN_SET);*/

}
 80089e2:	bf00      	nop
 80089e4:	370c      	adds	r7, #12
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	20001cb0 	.word	0x20001cb0

080089f4 <LIDAR_Start>:

/*
 * @brief
 * @param
 */
HAL_StatusTypeDef LIDAR_Start(LIDAR_HandleTypeDef_t * hlidar){
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
	uint8_t lidar_command[2] = {START_CMD_LIDAR, SCAN_CMD_LIDAR};
 80089fc:	f246 03a5 	movw	r3, #24741	@ 0x60a5
 8008a00:	81bb      	strh	r3, [r7, #12]
	HAL_StatusTypeDef status = HAL_UART_Transmit(hlidar->huart, lidar_command, 2, 2000);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6818      	ldr	r0, [r3, #0]
 8008a06:	f107 010c 	add.w	r1, r7, #12
 8008a0a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8008a0e:	2202      	movs	r2, #2
 8008a10:	f7fd fa44 	bl	8005e9c <HAL_UART_Transmit>
 8008a14:	4603      	mov	r3, r0
 8008a16:	73fb      	strb	r3, [r7, #15]
	if(status == HAL_OK){
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d10a      	bne.n	8008a34 <LIDAR_Start+0x40>
		HAL_UART_Receive_DMA(hlidar->huart, hlidar->data_buff, DATA_BUFF_SIZE_LIDAR);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6818      	ldr	r0, [r3, #0]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	3329      	adds	r3, #41	@ 0x29
 8008a26:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	f7fd fac4 	bl	8005fb8 <HAL_UART_Receive_DMA>
		return status;
 8008a30:	7bfb      	ldrb	r3, [r7, #15]
 8008a32:	e000      	b.n	8008a36 <LIDAR_Start+0x42>
	}
	else{
		return status;
 8008a34:	7bfb      	ldrb	r3, [r7, #15]
	}
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
	...

08008a40 <Motor_Forward_R>:
#define FWD_GPIO_PORT_L GPIOA      // Port pour FWD_L
#define REV_GPIO_PORT_L GPIOA      // Port pour REV_L
#define UART_RX_BUFFER_SIZE 1
#define UART_TX_BUFFER_SIZE 64

void Motor_Forward_R(int percentage) {
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b082      	sub	sp, #8
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2b64      	cmp	r3, #100	@ 0x64
 8008a4c:	dd01      	ble.n	8008a52 <Motor_Forward_R+0x12>
 8008a4e:	2364      	movs	r3, #100	@ 0x64
 8008a50:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	da01      	bge.n	8008a5c <Motor_Forward_R+0x1c>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	607b      	str	r3, [r7, #4]

    // Mettre  jour les GPIO et PWM pour avancer (moteur droit)
    HAL_GPIO_WritePin(REV_GPIO_PORT_R, REV_GPIO_PIN_R, GPIO_PIN_RESET);
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008a62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008a66:	f7fa faa3 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FWD_GPIO_PORT_R, FWD_GPIO_PIN_R, GPIO_PIN_SET);
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008a70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008a74:	f7fa fa9c 	bl	8002fb0 <HAL_GPIO_WritePin>
    TIM1->CCR1 = 0;
 8008a78:	4b09      	ldr	r3, [pc, #36]	@ (8008aa0 <Motor_Forward_R+0x60>)
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	4613      	mov	r3, r2
 8008a82:	009b      	lsls	r3, r3, #2
 8008a84:	4413      	add	r3, r2
 8008a86:	00db      	lsls	r3, r3, #3
 8008a88:	4a06      	ldr	r2, [pc, #24]	@ (8008aa4 <Motor_Forward_R+0x64>)
 8008a8a:	fb82 1203 	smull	r1, r2, r2, r3
 8008a8e:	1152      	asrs	r2, r2, #5
 8008a90:	17db      	asrs	r3, r3, #31
 8008a92:	1ad2      	subs	r2, r2, r3
 8008a94:	4b02      	ldr	r3, [pc, #8]	@ (8008aa0 <Motor_Forward_R+0x60>)
 8008a96:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008a98:	bf00      	nop
 8008a9a:	3708      	adds	r7, #8
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	40012c00 	.word	0x40012c00
 8008aa4:	51eb851f 	.word	0x51eb851f

08008aa8 <Motor_Reverse_R>:

void Motor_Reverse_R(int percentage) {
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2b64      	cmp	r3, #100	@ 0x64
 8008ab4:	dd01      	ble.n	8008aba <Motor_Reverse_R+0x12>
 8008ab6:	2364      	movs	r3, #100	@ 0x64
 8008ab8:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	da01      	bge.n	8008ac4 <Motor_Reverse_R+0x1c>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	607b      	str	r3, [r7, #4]

    // Mettre  jour les GPIO et PWM pour reculer (moteur droit)
    HAL_GPIO_WritePin(FWD_GPIO_PORT_R, FWD_GPIO_PIN_R, GPIO_PIN_RESET);
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008aca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ace:	f7fa fa6f 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(REV_GPIO_PORT_R, REV_GPIO_PIN_R, GPIO_PIN_SET);
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008ad8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008adc:	f7fa fa68 	bl	8002fb0 <HAL_GPIO_WritePin>
    TIM1->CCR1 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	4413      	add	r3, r2
 8008ae8:	00db      	lsls	r3, r3, #3
 8008aea:	4a07      	ldr	r2, [pc, #28]	@ (8008b08 <Motor_Reverse_R+0x60>)
 8008aec:	fb82 1203 	smull	r1, r2, r2, r3
 8008af0:	1152      	asrs	r2, r2, #5
 8008af2:	17db      	asrs	r3, r3, #31
 8008af4:	1ad2      	subs	r2, r2, r3
 8008af6:	4b05      	ldr	r3, [pc, #20]	@ (8008b0c <Motor_Reverse_R+0x64>)
 8008af8:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8008afa:	4b04      	ldr	r3, [pc, #16]	@ (8008b0c <Motor_Reverse_R+0x64>)
 8008afc:	2200      	movs	r2, #0
 8008afe:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008b00:	bf00      	nop
 8008b02:	3708      	adds	r7, #8
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	51eb851f 	.word	0x51eb851f
 8008b0c:	40012c00 	.word	0x40012c00

08008b10 <Motor_Forward_L>:

void Motor_Forward_L(int percentage) {
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2b64      	cmp	r3, #100	@ 0x64
 8008b1c:	dd01      	ble.n	8008b22 <Motor_Forward_L+0x12>
 8008b1e:	2364      	movs	r3, #100	@ 0x64
 8008b20:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	da01      	bge.n	8008b2c <Motor_Forward_L+0x1c>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	607b      	str	r3, [r7, #4]

    // Mettre  jour les GPIO et PWM pour avancer (moteur gauche)
    HAL_GPIO_WritePin(REV_GPIO_PORT_L, REV_GPIO_PIN_L, GPIO_PIN_RESET);
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	2102      	movs	r1, #2
 8008b30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008b34:	f7fa fa3c 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FWD_GPIO_PORT_L, FWD_GPIO_PIN_L, GPIO_PIN_SET);
 8008b38:	2201      	movs	r2, #1
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008b40:	f7fa fa36 	bl	8002fb0 <HAL_GPIO_WritePin>
    TIM2->CCR1 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	4613      	mov	r3, r2
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	4413      	add	r3, r2
 8008b4c:	00db      	lsls	r3, r3, #3
 8008b4e:	4a08      	ldr	r2, [pc, #32]	@ (8008b70 <Motor_Forward_L+0x60>)
 8008b50:	fb82 1203 	smull	r1, r2, r2, r3
 8008b54:	1152      	asrs	r2, r2, #5
 8008b56:	17db      	asrs	r3, r3, #31
 8008b58:	1ad2      	subs	r2, r2, r3
 8008b5a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b5e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = 0;
 8008b60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b64:	2200      	movs	r2, #0
 8008b66:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008b68:	bf00      	nop
 8008b6a:	3708      	adds	r7, #8
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	51eb851f 	.word	0x51eb851f

08008b74 <Motor_Reverse_L>:

void Motor_Reverse_L(int percentage) {
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b082      	sub	sp, #8
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2b64      	cmp	r3, #100	@ 0x64
 8008b80:	dd01      	ble.n	8008b86 <Motor_Reverse_L+0x12>
 8008b82:	2364      	movs	r3, #100	@ 0x64
 8008b84:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	da01      	bge.n	8008b90 <Motor_Reverse_L+0x1c>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	607b      	str	r3, [r7, #4]

    // Mettre  jour les GPIO et PWM pour reculer (moteur gauche)
    HAL_GPIO_WritePin(FWD_GPIO_PORT_L, FWD_GPIO_PIN_L, GPIO_PIN_RESET);
 8008b90:	2200      	movs	r2, #0
 8008b92:	2101      	movs	r1, #1
 8008b94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008b98:	f7fa fa0a 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(REV_GPIO_PORT_L, REV_GPIO_PIN_L, GPIO_PIN_SET);
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	2102      	movs	r1, #2
 8008ba0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ba4:	f7fa fa04 	bl	8002fb0 <HAL_GPIO_WritePin>
    TIM2->CCR1 = 0;
 8008ba8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008bac:	2200      	movs	r2, #0
 8008bae:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	4413      	add	r3, r2
 8008bb8:	00db      	lsls	r3, r3, #3
 8008bba:	4a06      	ldr	r2, [pc, #24]	@ (8008bd4 <Motor_Reverse_L+0x60>)
 8008bbc:	fb82 1203 	smull	r1, r2, r2, r3
 8008bc0:	1152      	asrs	r2, r2, #5
 8008bc2:	17db      	asrs	r3, r3, #31
 8008bc4:	1ad2      	subs	r2, r2, r3
 8008bc6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008bca:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008bcc:	bf00      	nop
 8008bce:	3708      	adds	r7, #8
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}
 8008bd4:	51eb851f 	.word	0x51eb851f

08008bd8 <Start_Motors>:
    TIM1->CCR2 = 0;
    TIM2->CCR1 = 0;
    TIM2->CCR2 = 0;
}

void Start_Motors(void) {
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8008bdc:	2100      	movs	r1, #0
 8008bde:	480f      	ldr	r0, [pc, #60]	@ (8008c1c <Start_Motors+0x44>)
 8008be0:	f7fc f98c 	bl	8004efc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8008be4:	2104      	movs	r1, #4
 8008be6:	480d      	ldr	r0, [pc, #52]	@ (8008c1c <Start_Motors+0x44>)
 8008be8:	f7fc f988 	bl	8004efc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8008bec:	2100      	movs	r1, #0
 8008bee:	480c      	ldr	r0, [pc, #48]	@ (8008c20 <Start_Motors+0x48>)
 8008bf0:	f7fc f984 	bl	8004efc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8008bf4:	2104      	movs	r1, #4
 8008bf6:	480a      	ldr	r0, [pc, #40]	@ (8008c20 <Start_Motors+0x48>)
 8008bf8:	f7fc f980 	bl	8004efc <HAL_TIM_PWM_Start>
    TIM1->CCR1 = 0;
 8008bfc:	4b09      	ldr	r3, [pc, #36]	@ (8008c24 <Start_Motors+0x4c>)
 8008bfe:	2200      	movs	r2, #0
 8008c00:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8008c02:	4b08      	ldr	r3, [pc, #32]	@ (8008c24 <Start_Motors+0x4c>)
 8008c04:	2200      	movs	r2, #0
 8008c06:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CCR1 = 0;
 8008c08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = 0;
 8008c10:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008c14:	2200      	movs	r2, #0
 8008c16:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008c18:	bf00      	nop
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	20001aec 	.word	0x20001aec
 8008c20:	20001b38 	.word	0x20001b38
 8008c24:	40012c00 	.word	0x40012c00

08008c28 <__cvt>:
 8008c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c2c:	ec57 6b10 	vmov	r6, r7, d0
 8008c30:	2f00      	cmp	r7, #0
 8008c32:	460c      	mov	r4, r1
 8008c34:	4619      	mov	r1, r3
 8008c36:	463b      	mov	r3, r7
 8008c38:	bfbb      	ittet	lt
 8008c3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008c3e:	461f      	movlt	r7, r3
 8008c40:	2300      	movge	r3, #0
 8008c42:	232d      	movlt	r3, #45	@ 0x2d
 8008c44:	700b      	strb	r3, [r1, #0]
 8008c46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008c4c:	4691      	mov	r9, r2
 8008c4e:	f023 0820 	bic.w	r8, r3, #32
 8008c52:	bfbc      	itt	lt
 8008c54:	4632      	movlt	r2, r6
 8008c56:	4616      	movlt	r6, r2
 8008c58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008c5c:	d005      	beq.n	8008c6a <__cvt+0x42>
 8008c5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008c62:	d100      	bne.n	8008c66 <__cvt+0x3e>
 8008c64:	3401      	adds	r4, #1
 8008c66:	2102      	movs	r1, #2
 8008c68:	e000      	b.n	8008c6c <__cvt+0x44>
 8008c6a:	2103      	movs	r1, #3
 8008c6c:	ab03      	add	r3, sp, #12
 8008c6e:	9301      	str	r3, [sp, #4]
 8008c70:	ab02      	add	r3, sp, #8
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	ec47 6b10 	vmov	d0, r6, r7
 8008c78:	4653      	mov	r3, sl
 8008c7a:	4622      	mov	r2, r4
 8008c7c:	f001 f988 	bl	8009f90 <_dtoa_r>
 8008c80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008c84:	4605      	mov	r5, r0
 8008c86:	d119      	bne.n	8008cbc <__cvt+0x94>
 8008c88:	f019 0f01 	tst.w	r9, #1
 8008c8c:	d00e      	beq.n	8008cac <__cvt+0x84>
 8008c8e:	eb00 0904 	add.w	r9, r0, r4
 8008c92:	2200      	movs	r2, #0
 8008c94:	2300      	movs	r3, #0
 8008c96:	4630      	mov	r0, r6
 8008c98:	4639      	mov	r1, r7
 8008c9a:	f7f7 ff3d 	bl	8000b18 <__aeabi_dcmpeq>
 8008c9e:	b108      	cbz	r0, 8008ca4 <__cvt+0x7c>
 8008ca0:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ca4:	2230      	movs	r2, #48	@ 0x30
 8008ca6:	9b03      	ldr	r3, [sp, #12]
 8008ca8:	454b      	cmp	r3, r9
 8008caa:	d31e      	bcc.n	8008cea <__cvt+0xc2>
 8008cac:	9b03      	ldr	r3, [sp, #12]
 8008cae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cb0:	1b5b      	subs	r3, r3, r5
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	6013      	str	r3, [r2, #0]
 8008cb6:	b004      	add	sp, #16
 8008cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008cc0:	eb00 0904 	add.w	r9, r0, r4
 8008cc4:	d1e5      	bne.n	8008c92 <__cvt+0x6a>
 8008cc6:	7803      	ldrb	r3, [r0, #0]
 8008cc8:	2b30      	cmp	r3, #48	@ 0x30
 8008cca:	d10a      	bne.n	8008ce2 <__cvt+0xba>
 8008ccc:	2200      	movs	r2, #0
 8008cce:	2300      	movs	r3, #0
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	f7f7 ff20 	bl	8000b18 <__aeabi_dcmpeq>
 8008cd8:	b918      	cbnz	r0, 8008ce2 <__cvt+0xba>
 8008cda:	f1c4 0401 	rsb	r4, r4, #1
 8008cde:	f8ca 4000 	str.w	r4, [sl]
 8008ce2:	f8da 3000 	ldr.w	r3, [sl]
 8008ce6:	4499      	add	r9, r3
 8008ce8:	e7d3      	b.n	8008c92 <__cvt+0x6a>
 8008cea:	1c59      	adds	r1, r3, #1
 8008cec:	9103      	str	r1, [sp, #12]
 8008cee:	701a      	strb	r2, [r3, #0]
 8008cf0:	e7d9      	b.n	8008ca6 <__cvt+0x7e>

08008cf2 <__exponent>:
 8008cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cf4:	2900      	cmp	r1, #0
 8008cf6:	bfba      	itte	lt
 8008cf8:	4249      	neglt	r1, r1
 8008cfa:	232d      	movlt	r3, #45	@ 0x2d
 8008cfc:	232b      	movge	r3, #43	@ 0x2b
 8008cfe:	2909      	cmp	r1, #9
 8008d00:	7002      	strb	r2, [r0, #0]
 8008d02:	7043      	strb	r3, [r0, #1]
 8008d04:	dd29      	ble.n	8008d5a <__exponent+0x68>
 8008d06:	f10d 0307 	add.w	r3, sp, #7
 8008d0a:	461d      	mov	r5, r3
 8008d0c:	270a      	movs	r7, #10
 8008d0e:	461a      	mov	r2, r3
 8008d10:	fbb1 f6f7 	udiv	r6, r1, r7
 8008d14:	fb07 1416 	mls	r4, r7, r6, r1
 8008d18:	3430      	adds	r4, #48	@ 0x30
 8008d1a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008d1e:	460c      	mov	r4, r1
 8008d20:	2c63      	cmp	r4, #99	@ 0x63
 8008d22:	f103 33ff 	add.w	r3, r3, #4294967295
 8008d26:	4631      	mov	r1, r6
 8008d28:	dcf1      	bgt.n	8008d0e <__exponent+0x1c>
 8008d2a:	3130      	adds	r1, #48	@ 0x30
 8008d2c:	1e94      	subs	r4, r2, #2
 8008d2e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008d32:	1c41      	adds	r1, r0, #1
 8008d34:	4623      	mov	r3, r4
 8008d36:	42ab      	cmp	r3, r5
 8008d38:	d30a      	bcc.n	8008d50 <__exponent+0x5e>
 8008d3a:	f10d 0309 	add.w	r3, sp, #9
 8008d3e:	1a9b      	subs	r3, r3, r2
 8008d40:	42ac      	cmp	r4, r5
 8008d42:	bf88      	it	hi
 8008d44:	2300      	movhi	r3, #0
 8008d46:	3302      	adds	r3, #2
 8008d48:	4403      	add	r3, r0
 8008d4a:	1a18      	subs	r0, r3, r0
 8008d4c:	b003      	add	sp, #12
 8008d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d50:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008d54:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008d58:	e7ed      	b.n	8008d36 <__exponent+0x44>
 8008d5a:	2330      	movs	r3, #48	@ 0x30
 8008d5c:	3130      	adds	r1, #48	@ 0x30
 8008d5e:	7083      	strb	r3, [r0, #2]
 8008d60:	70c1      	strb	r1, [r0, #3]
 8008d62:	1d03      	adds	r3, r0, #4
 8008d64:	e7f1      	b.n	8008d4a <__exponent+0x58>
	...

08008d68 <_printf_float>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	b08d      	sub	sp, #52	@ 0x34
 8008d6e:	460c      	mov	r4, r1
 8008d70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008d74:	4616      	mov	r6, r2
 8008d76:	461f      	mov	r7, r3
 8008d78:	4605      	mov	r5, r0
 8008d7a:	f000 fff3 	bl	8009d64 <_localeconv_r>
 8008d7e:	6803      	ldr	r3, [r0, #0]
 8008d80:	9304      	str	r3, [sp, #16]
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7f7 fa9c 	bl	80002c0 <strlen>
 8008d88:	2300      	movs	r3, #0
 8008d8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8008d90:	9005      	str	r0, [sp, #20]
 8008d92:	3307      	adds	r3, #7
 8008d94:	f023 0307 	bic.w	r3, r3, #7
 8008d98:	f103 0208 	add.w	r2, r3, #8
 8008d9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008da0:	f8d4 b000 	ldr.w	fp, [r4]
 8008da4:	f8c8 2000 	str.w	r2, [r8]
 8008da8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008dac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008db0:	9307      	str	r3, [sp, #28]
 8008db2:	f8cd 8018 	str.w	r8, [sp, #24]
 8008db6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008dba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dbe:	4b9c      	ldr	r3, [pc, #624]	@ (8009030 <_printf_float+0x2c8>)
 8008dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc4:	f7f7 feda 	bl	8000b7c <__aeabi_dcmpun>
 8008dc8:	bb70      	cbnz	r0, 8008e28 <_printf_float+0xc0>
 8008dca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dce:	4b98      	ldr	r3, [pc, #608]	@ (8009030 <_printf_float+0x2c8>)
 8008dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd4:	f7f7 feb4 	bl	8000b40 <__aeabi_dcmple>
 8008dd8:	bb30      	cbnz	r0, 8008e28 <_printf_float+0xc0>
 8008dda:	2200      	movs	r2, #0
 8008ddc:	2300      	movs	r3, #0
 8008dde:	4640      	mov	r0, r8
 8008de0:	4649      	mov	r1, r9
 8008de2:	f7f7 fea3 	bl	8000b2c <__aeabi_dcmplt>
 8008de6:	b110      	cbz	r0, 8008dee <_printf_float+0x86>
 8008de8:	232d      	movs	r3, #45	@ 0x2d
 8008dea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dee:	4a91      	ldr	r2, [pc, #580]	@ (8009034 <_printf_float+0x2cc>)
 8008df0:	4b91      	ldr	r3, [pc, #580]	@ (8009038 <_printf_float+0x2d0>)
 8008df2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008df6:	bf94      	ite	ls
 8008df8:	4690      	movls	r8, r2
 8008dfa:	4698      	movhi	r8, r3
 8008dfc:	2303      	movs	r3, #3
 8008dfe:	6123      	str	r3, [r4, #16]
 8008e00:	f02b 0304 	bic.w	r3, fp, #4
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	f04f 0900 	mov.w	r9, #0
 8008e0a:	9700      	str	r7, [sp, #0]
 8008e0c:	4633      	mov	r3, r6
 8008e0e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008e10:	4621      	mov	r1, r4
 8008e12:	4628      	mov	r0, r5
 8008e14:	f000 f9d2 	bl	80091bc <_printf_common>
 8008e18:	3001      	adds	r0, #1
 8008e1a:	f040 808d 	bne.w	8008f38 <_printf_float+0x1d0>
 8008e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e22:	b00d      	add	sp, #52	@ 0x34
 8008e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e28:	4642      	mov	r2, r8
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	4640      	mov	r0, r8
 8008e2e:	4649      	mov	r1, r9
 8008e30:	f7f7 fea4 	bl	8000b7c <__aeabi_dcmpun>
 8008e34:	b140      	cbz	r0, 8008e48 <_printf_float+0xe0>
 8008e36:	464b      	mov	r3, r9
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bfbc      	itt	lt
 8008e3c:	232d      	movlt	r3, #45	@ 0x2d
 8008e3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008e42:	4a7e      	ldr	r2, [pc, #504]	@ (800903c <_printf_float+0x2d4>)
 8008e44:	4b7e      	ldr	r3, [pc, #504]	@ (8009040 <_printf_float+0x2d8>)
 8008e46:	e7d4      	b.n	8008df2 <_printf_float+0x8a>
 8008e48:	6863      	ldr	r3, [r4, #4]
 8008e4a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008e4e:	9206      	str	r2, [sp, #24]
 8008e50:	1c5a      	adds	r2, r3, #1
 8008e52:	d13b      	bne.n	8008ecc <_printf_float+0x164>
 8008e54:	2306      	movs	r3, #6
 8008e56:	6063      	str	r3, [r4, #4]
 8008e58:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	6022      	str	r2, [r4, #0]
 8008e60:	9303      	str	r3, [sp, #12]
 8008e62:	ab0a      	add	r3, sp, #40	@ 0x28
 8008e64:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008e68:	ab09      	add	r3, sp, #36	@ 0x24
 8008e6a:	9300      	str	r3, [sp, #0]
 8008e6c:	6861      	ldr	r1, [r4, #4]
 8008e6e:	ec49 8b10 	vmov	d0, r8, r9
 8008e72:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008e76:	4628      	mov	r0, r5
 8008e78:	f7ff fed6 	bl	8008c28 <__cvt>
 8008e7c:	9b06      	ldr	r3, [sp, #24]
 8008e7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e80:	2b47      	cmp	r3, #71	@ 0x47
 8008e82:	4680      	mov	r8, r0
 8008e84:	d129      	bne.n	8008eda <_printf_float+0x172>
 8008e86:	1cc8      	adds	r0, r1, #3
 8008e88:	db02      	blt.n	8008e90 <_printf_float+0x128>
 8008e8a:	6863      	ldr	r3, [r4, #4]
 8008e8c:	4299      	cmp	r1, r3
 8008e8e:	dd41      	ble.n	8008f14 <_printf_float+0x1ac>
 8008e90:	f1aa 0a02 	sub.w	sl, sl, #2
 8008e94:	fa5f fa8a 	uxtb.w	sl, sl
 8008e98:	3901      	subs	r1, #1
 8008e9a:	4652      	mov	r2, sl
 8008e9c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008ea0:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ea2:	f7ff ff26 	bl	8008cf2 <__exponent>
 8008ea6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ea8:	1813      	adds	r3, r2, r0
 8008eaa:	2a01      	cmp	r2, #1
 8008eac:	4681      	mov	r9, r0
 8008eae:	6123      	str	r3, [r4, #16]
 8008eb0:	dc02      	bgt.n	8008eb8 <_printf_float+0x150>
 8008eb2:	6822      	ldr	r2, [r4, #0]
 8008eb4:	07d2      	lsls	r2, r2, #31
 8008eb6:	d501      	bpl.n	8008ebc <_printf_float+0x154>
 8008eb8:	3301      	adds	r3, #1
 8008eba:	6123      	str	r3, [r4, #16]
 8008ebc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d0a2      	beq.n	8008e0a <_printf_float+0xa2>
 8008ec4:	232d      	movs	r3, #45	@ 0x2d
 8008ec6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008eca:	e79e      	b.n	8008e0a <_printf_float+0xa2>
 8008ecc:	9a06      	ldr	r2, [sp, #24]
 8008ece:	2a47      	cmp	r2, #71	@ 0x47
 8008ed0:	d1c2      	bne.n	8008e58 <_printf_float+0xf0>
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1c0      	bne.n	8008e58 <_printf_float+0xf0>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e7bd      	b.n	8008e56 <_printf_float+0xee>
 8008eda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008ede:	d9db      	bls.n	8008e98 <_printf_float+0x130>
 8008ee0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008ee4:	d118      	bne.n	8008f18 <_printf_float+0x1b0>
 8008ee6:	2900      	cmp	r1, #0
 8008ee8:	6863      	ldr	r3, [r4, #4]
 8008eea:	dd0b      	ble.n	8008f04 <_printf_float+0x19c>
 8008eec:	6121      	str	r1, [r4, #16]
 8008eee:	b913      	cbnz	r3, 8008ef6 <_printf_float+0x18e>
 8008ef0:	6822      	ldr	r2, [r4, #0]
 8008ef2:	07d0      	lsls	r0, r2, #31
 8008ef4:	d502      	bpl.n	8008efc <_printf_float+0x194>
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	440b      	add	r3, r1
 8008efa:	6123      	str	r3, [r4, #16]
 8008efc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008efe:	f04f 0900 	mov.w	r9, #0
 8008f02:	e7db      	b.n	8008ebc <_printf_float+0x154>
 8008f04:	b913      	cbnz	r3, 8008f0c <_printf_float+0x1a4>
 8008f06:	6822      	ldr	r2, [r4, #0]
 8008f08:	07d2      	lsls	r2, r2, #31
 8008f0a:	d501      	bpl.n	8008f10 <_printf_float+0x1a8>
 8008f0c:	3302      	adds	r3, #2
 8008f0e:	e7f4      	b.n	8008efa <_printf_float+0x192>
 8008f10:	2301      	movs	r3, #1
 8008f12:	e7f2      	b.n	8008efa <_printf_float+0x192>
 8008f14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008f18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f1a:	4299      	cmp	r1, r3
 8008f1c:	db05      	blt.n	8008f2a <_printf_float+0x1c2>
 8008f1e:	6823      	ldr	r3, [r4, #0]
 8008f20:	6121      	str	r1, [r4, #16]
 8008f22:	07d8      	lsls	r0, r3, #31
 8008f24:	d5ea      	bpl.n	8008efc <_printf_float+0x194>
 8008f26:	1c4b      	adds	r3, r1, #1
 8008f28:	e7e7      	b.n	8008efa <_printf_float+0x192>
 8008f2a:	2900      	cmp	r1, #0
 8008f2c:	bfd4      	ite	le
 8008f2e:	f1c1 0202 	rsble	r2, r1, #2
 8008f32:	2201      	movgt	r2, #1
 8008f34:	4413      	add	r3, r2
 8008f36:	e7e0      	b.n	8008efa <_printf_float+0x192>
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	055a      	lsls	r2, r3, #21
 8008f3c:	d407      	bmi.n	8008f4e <_printf_float+0x1e6>
 8008f3e:	6923      	ldr	r3, [r4, #16]
 8008f40:	4642      	mov	r2, r8
 8008f42:	4631      	mov	r1, r6
 8008f44:	4628      	mov	r0, r5
 8008f46:	47b8      	blx	r7
 8008f48:	3001      	adds	r0, #1
 8008f4a:	d12b      	bne.n	8008fa4 <_printf_float+0x23c>
 8008f4c:	e767      	b.n	8008e1e <_printf_float+0xb6>
 8008f4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008f52:	f240 80dd 	bls.w	8009110 <_printf_float+0x3a8>
 8008f56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f7f7 fddb 	bl	8000b18 <__aeabi_dcmpeq>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d033      	beq.n	8008fce <_printf_float+0x266>
 8008f66:	4a37      	ldr	r2, [pc, #220]	@ (8009044 <_printf_float+0x2dc>)
 8008f68:	2301      	movs	r3, #1
 8008f6a:	4631      	mov	r1, r6
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	47b8      	blx	r7
 8008f70:	3001      	adds	r0, #1
 8008f72:	f43f af54 	beq.w	8008e1e <_printf_float+0xb6>
 8008f76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008f7a:	4543      	cmp	r3, r8
 8008f7c:	db02      	blt.n	8008f84 <_printf_float+0x21c>
 8008f7e:	6823      	ldr	r3, [r4, #0]
 8008f80:	07d8      	lsls	r0, r3, #31
 8008f82:	d50f      	bpl.n	8008fa4 <_printf_float+0x23c>
 8008f84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f88:	4631      	mov	r1, r6
 8008f8a:	4628      	mov	r0, r5
 8008f8c:	47b8      	blx	r7
 8008f8e:	3001      	adds	r0, #1
 8008f90:	f43f af45 	beq.w	8008e1e <_printf_float+0xb6>
 8008f94:	f04f 0900 	mov.w	r9, #0
 8008f98:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f9c:	f104 0a1a 	add.w	sl, r4, #26
 8008fa0:	45c8      	cmp	r8, r9
 8008fa2:	dc09      	bgt.n	8008fb8 <_printf_float+0x250>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	079b      	lsls	r3, r3, #30
 8008fa8:	f100 8103 	bmi.w	80091b2 <_printf_float+0x44a>
 8008fac:	68e0      	ldr	r0, [r4, #12]
 8008fae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fb0:	4298      	cmp	r0, r3
 8008fb2:	bfb8      	it	lt
 8008fb4:	4618      	movlt	r0, r3
 8008fb6:	e734      	b.n	8008e22 <_printf_float+0xba>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	4652      	mov	r2, sl
 8008fbc:	4631      	mov	r1, r6
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	47b8      	blx	r7
 8008fc2:	3001      	adds	r0, #1
 8008fc4:	f43f af2b 	beq.w	8008e1e <_printf_float+0xb6>
 8008fc8:	f109 0901 	add.w	r9, r9, #1
 8008fcc:	e7e8      	b.n	8008fa0 <_printf_float+0x238>
 8008fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	dc39      	bgt.n	8009048 <_printf_float+0x2e0>
 8008fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8009044 <_printf_float+0x2dc>)
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	4631      	mov	r1, r6
 8008fda:	4628      	mov	r0, r5
 8008fdc:	47b8      	blx	r7
 8008fde:	3001      	adds	r0, #1
 8008fe0:	f43f af1d 	beq.w	8008e1e <_printf_float+0xb6>
 8008fe4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008fe8:	ea59 0303 	orrs.w	r3, r9, r3
 8008fec:	d102      	bne.n	8008ff4 <_printf_float+0x28c>
 8008fee:	6823      	ldr	r3, [r4, #0]
 8008ff0:	07d9      	lsls	r1, r3, #31
 8008ff2:	d5d7      	bpl.n	8008fa4 <_printf_float+0x23c>
 8008ff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ff8:	4631      	mov	r1, r6
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	47b8      	blx	r7
 8008ffe:	3001      	adds	r0, #1
 8009000:	f43f af0d 	beq.w	8008e1e <_printf_float+0xb6>
 8009004:	f04f 0a00 	mov.w	sl, #0
 8009008:	f104 0b1a 	add.w	fp, r4, #26
 800900c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800900e:	425b      	negs	r3, r3
 8009010:	4553      	cmp	r3, sl
 8009012:	dc01      	bgt.n	8009018 <_printf_float+0x2b0>
 8009014:	464b      	mov	r3, r9
 8009016:	e793      	b.n	8008f40 <_printf_float+0x1d8>
 8009018:	2301      	movs	r3, #1
 800901a:	465a      	mov	r2, fp
 800901c:	4631      	mov	r1, r6
 800901e:	4628      	mov	r0, r5
 8009020:	47b8      	blx	r7
 8009022:	3001      	adds	r0, #1
 8009024:	f43f aefb 	beq.w	8008e1e <_printf_float+0xb6>
 8009028:	f10a 0a01 	add.w	sl, sl, #1
 800902c:	e7ee      	b.n	800900c <_printf_float+0x2a4>
 800902e:	bf00      	nop
 8009030:	7fefffff 	.word	0x7fefffff
 8009034:	0800d5a0 	.word	0x0800d5a0
 8009038:	0800d5a4 	.word	0x0800d5a4
 800903c:	0800d5a8 	.word	0x0800d5a8
 8009040:	0800d5ac 	.word	0x0800d5ac
 8009044:	0800d5b0 	.word	0x0800d5b0
 8009048:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800904a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800904e:	4553      	cmp	r3, sl
 8009050:	bfa8      	it	ge
 8009052:	4653      	movge	r3, sl
 8009054:	2b00      	cmp	r3, #0
 8009056:	4699      	mov	r9, r3
 8009058:	dc36      	bgt.n	80090c8 <_printf_float+0x360>
 800905a:	f04f 0b00 	mov.w	fp, #0
 800905e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009062:	f104 021a 	add.w	r2, r4, #26
 8009066:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009068:	9306      	str	r3, [sp, #24]
 800906a:	eba3 0309 	sub.w	r3, r3, r9
 800906e:	455b      	cmp	r3, fp
 8009070:	dc31      	bgt.n	80090d6 <_printf_float+0x36e>
 8009072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009074:	459a      	cmp	sl, r3
 8009076:	dc3a      	bgt.n	80090ee <_printf_float+0x386>
 8009078:	6823      	ldr	r3, [r4, #0]
 800907a:	07da      	lsls	r2, r3, #31
 800907c:	d437      	bmi.n	80090ee <_printf_float+0x386>
 800907e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009080:	ebaa 0903 	sub.w	r9, sl, r3
 8009084:	9b06      	ldr	r3, [sp, #24]
 8009086:	ebaa 0303 	sub.w	r3, sl, r3
 800908a:	4599      	cmp	r9, r3
 800908c:	bfa8      	it	ge
 800908e:	4699      	movge	r9, r3
 8009090:	f1b9 0f00 	cmp.w	r9, #0
 8009094:	dc33      	bgt.n	80090fe <_printf_float+0x396>
 8009096:	f04f 0800 	mov.w	r8, #0
 800909a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800909e:	f104 0b1a 	add.w	fp, r4, #26
 80090a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a4:	ebaa 0303 	sub.w	r3, sl, r3
 80090a8:	eba3 0309 	sub.w	r3, r3, r9
 80090ac:	4543      	cmp	r3, r8
 80090ae:	f77f af79 	ble.w	8008fa4 <_printf_float+0x23c>
 80090b2:	2301      	movs	r3, #1
 80090b4:	465a      	mov	r2, fp
 80090b6:	4631      	mov	r1, r6
 80090b8:	4628      	mov	r0, r5
 80090ba:	47b8      	blx	r7
 80090bc:	3001      	adds	r0, #1
 80090be:	f43f aeae 	beq.w	8008e1e <_printf_float+0xb6>
 80090c2:	f108 0801 	add.w	r8, r8, #1
 80090c6:	e7ec      	b.n	80090a2 <_printf_float+0x33a>
 80090c8:	4642      	mov	r2, r8
 80090ca:	4631      	mov	r1, r6
 80090cc:	4628      	mov	r0, r5
 80090ce:	47b8      	blx	r7
 80090d0:	3001      	adds	r0, #1
 80090d2:	d1c2      	bne.n	800905a <_printf_float+0x2f2>
 80090d4:	e6a3      	b.n	8008e1e <_printf_float+0xb6>
 80090d6:	2301      	movs	r3, #1
 80090d8:	4631      	mov	r1, r6
 80090da:	4628      	mov	r0, r5
 80090dc:	9206      	str	r2, [sp, #24]
 80090de:	47b8      	blx	r7
 80090e0:	3001      	adds	r0, #1
 80090e2:	f43f ae9c 	beq.w	8008e1e <_printf_float+0xb6>
 80090e6:	9a06      	ldr	r2, [sp, #24]
 80090e8:	f10b 0b01 	add.w	fp, fp, #1
 80090ec:	e7bb      	b.n	8009066 <_printf_float+0x2fe>
 80090ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090f2:	4631      	mov	r1, r6
 80090f4:	4628      	mov	r0, r5
 80090f6:	47b8      	blx	r7
 80090f8:	3001      	adds	r0, #1
 80090fa:	d1c0      	bne.n	800907e <_printf_float+0x316>
 80090fc:	e68f      	b.n	8008e1e <_printf_float+0xb6>
 80090fe:	9a06      	ldr	r2, [sp, #24]
 8009100:	464b      	mov	r3, r9
 8009102:	4442      	add	r2, r8
 8009104:	4631      	mov	r1, r6
 8009106:	4628      	mov	r0, r5
 8009108:	47b8      	blx	r7
 800910a:	3001      	adds	r0, #1
 800910c:	d1c3      	bne.n	8009096 <_printf_float+0x32e>
 800910e:	e686      	b.n	8008e1e <_printf_float+0xb6>
 8009110:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009114:	f1ba 0f01 	cmp.w	sl, #1
 8009118:	dc01      	bgt.n	800911e <_printf_float+0x3b6>
 800911a:	07db      	lsls	r3, r3, #31
 800911c:	d536      	bpl.n	800918c <_printf_float+0x424>
 800911e:	2301      	movs	r3, #1
 8009120:	4642      	mov	r2, r8
 8009122:	4631      	mov	r1, r6
 8009124:	4628      	mov	r0, r5
 8009126:	47b8      	blx	r7
 8009128:	3001      	adds	r0, #1
 800912a:	f43f ae78 	beq.w	8008e1e <_printf_float+0xb6>
 800912e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009132:	4631      	mov	r1, r6
 8009134:	4628      	mov	r0, r5
 8009136:	47b8      	blx	r7
 8009138:	3001      	adds	r0, #1
 800913a:	f43f ae70 	beq.w	8008e1e <_printf_float+0xb6>
 800913e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009142:	2200      	movs	r2, #0
 8009144:	2300      	movs	r3, #0
 8009146:	f10a 3aff 	add.w	sl, sl, #4294967295
 800914a:	f7f7 fce5 	bl	8000b18 <__aeabi_dcmpeq>
 800914e:	b9c0      	cbnz	r0, 8009182 <_printf_float+0x41a>
 8009150:	4653      	mov	r3, sl
 8009152:	f108 0201 	add.w	r2, r8, #1
 8009156:	4631      	mov	r1, r6
 8009158:	4628      	mov	r0, r5
 800915a:	47b8      	blx	r7
 800915c:	3001      	adds	r0, #1
 800915e:	d10c      	bne.n	800917a <_printf_float+0x412>
 8009160:	e65d      	b.n	8008e1e <_printf_float+0xb6>
 8009162:	2301      	movs	r3, #1
 8009164:	465a      	mov	r2, fp
 8009166:	4631      	mov	r1, r6
 8009168:	4628      	mov	r0, r5
 800916a:	47b8      	blx	r7
 800916c:	3001      	adds	r0, #1
 800916e:	f43f ae56 	beq.w	8008e1e <_printf_float+0xb6>
 8009172:	f108 0801 	add.w	r8, r8, #1
 8009176:	45d0      	cmp	r8, sl
 8009178:	dbf3      	blt.n	8009162 <_printf_float+0x3fa>
 800917a:	464b      	mov	r3, r9
 800917c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009180:	e6df      	b.n	8008f42 <_printf_float+0x1da>
 8009182:	f04f 0800 	mov.w	r8, #0
 8009186:	f104 0b1a 	add.w	fp, r4, #26
 800918a:	e7f4      	b.n	8009176 <_printf_float+0x40e>
 800918c:	2301      	movs	r3, #1
 800918e:	4642      	mov	r2, r8
 8009190:	e7e1      	b.n	8009156 <_printf_float+0x3ee>
 8009192:	2301      	movs	r3, #1
 8009194:	464a      	mov	r2, r9
 8009196:	4631      	mov	r1, r6
 8009198:	4628      	mov	r0, r5
 800919a:	47b8      	blx	r7
 800919c:	3001      	adds	r0, #1
 800919e:	f43f ae3e 	beq.w	8008e1e <_printf_float+0xb6>
 80091a2:	f108 0801 	add.w	r8, r8, #1
 80091a6:	68e3      	ldr	r3, [r4, #12]
 80091a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80091aa:	1a5b      	subs	r3, r3, r1
 80091ac:	4543      	cmp	r3, r8
 80091ae:	dcf0      	bgt.n	8009192 <_printf_float+0x42a>
 80091b0:	e6fc      	b.n	8008fac <_printf_float+0x244>
 80091b2:	f04f 0800 	mov.w	r8, #0
 80091b6:	f104 0919 	add.w	r9, r4, #25
 80091ba:	e7f4      	b.n	80091a6 <_printf_float+0x43e>

080091bc <_printf_common>:
 80091bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091c0:	4616      	mov	r6, r2
 80091c2:	4698      	mov	r8, r3
 80091c4:	688a      	ldr	r2, [r1, #8]
 80091c6:	690b      	ldr	r3, [r1, #16]
 80091c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80091cc:	4293      	cmp	r3, r2
 80091ce:	bfb8      	it	lt
 80091d0:	4613      	movlt	r3, r2
 80091d2:	6033      	str	r3, [r6, #0]
 80091d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80091d8:	4607      	mov	r7, r0
 80091da:	460c      	mov	r4, r1
 80091dc:	b10a      	cbz	r2, 80091e2 <_printf_common+0x26>
 80091de:	3301      	adds	r3, #1
 80091e0:	6033      	str	r3, [r6, #0]
 80091e2:	6823      	ldr	r3, [r4, #0]
 80091e4:	0699      	lsls	r1, r3, #26
 80091e6:	bf42      	ittt	mi
 80091e8:	6833      	ldrmi	r3, [r6, #0]
 80091ea:	3302      	addmi	r3, #2
 80091ec:	6033      	strmi	r3, [r6, #0]
 80091ee:	6825      	ldr	r5, [r4, #0]
 80091f0:	f015 0506 	ands.w	r5, r5, #6
 80091f4:	d106      	bne.n	8009204 <_printf_common+0x48>
 80091f6:	f104 0a19 	add.w	sl, r4, #25
 80091fa:	68e3      	ldr	r3, [r4, #12]
 80091fc:	6832      	ldr	r2, [r6, #0]
 80091fe:	1a9b      	subs	r3, r3, r2
 8009200:	42ab      	cmp	r3, r5
 8009202:	dc26      	bgt.n	8009252 <_printf_common+0x96>
 8009204:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009208:	6822      	ldr	r2, [r4, #0]
 800920a:	3b00      	subs	r3, #0
 800920c:	bf18      	it	ne
 800920e:	2301      	movne	r3, #1
 8009210:	0692      	lsls	r2, r2, #26
 8009212:	d42b      	bmi.n	800926c <_printf_common+0xb0>
 8009214:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009218:	4641      	mov	r1, r8
 800921a:	4638      	mov	r0, r7
 800921c:	47c8      	blx	r9
 800921e:	3001      	adds	r0, #1
 8009220:	d01e      	beq.n	8009260 <_printf_common+0xa4>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	6922      	ldr	r2, [r4, #16]
 8009226:	f003 0306 	and.w	r3, r3, #6
 800922a:	2b04      	cmp	r3, #4
 800922c:	bf02      	ittt	eq
 800922e:	68e5      	ldreq	r5, [r4, #12]
 8009230:	6833      	ldreq	r3, [r6, #0]
 8009232:	1aed      	subeq	r5, r5, r3
 8009234:	68a3      	ldr	r3, [r4, #8]
 8009236:	bf0c      	ite	eq
 8009238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800923c:	2500      	movne	r5, #0
 800923e:	4293      	cmp	r3, r2
 8009240:	bfc4      	itt	gt
 8009242:	1a9b      	subgt	r3, r3, r2
 8009244:	18ed      	addgt	r5, r5, r3
 8009246:	2600      	movs	r6, #0
 8009248:	341a      	adds	r4, #26
 800924a:	42b5      	cmp	r5, r6
 800924c:	d11a      	bne.n	8009284 <_printf_common+0xc8>
 800924e:	2000      	movs	r0, #0
 8009250:	e008      	b.n	8009264 <_printf_common+0xa8>
 8009252:	2301      	movs	r3, #1
 8009254:	4652      	mov	r2, sl
 8009256:	4641      	mov	r1, r8
 8009258:	4638      	mov	r0, r7
 800925a:	47c8      	blx	r9
 800925c:	3001      	adds	r0, #1
 800925e:	d103      	bne.n	8009268 <_printf_common+0xac>
 8009260:	f04f 30ff 	mov.w	r0, #4294967295
 8009264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009268:	3501      	adds	r5, #1
 800926a:	e7c6      	b.n	80091fa <_printf_common+0x3e>
 800926c:	18e1      	adds	r1, r4, r3
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	2030      	movs	r0, #48	@ 0x30
 8009272:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009276:	4422      	add	r2, r4
 8009278:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800927c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009280:	3302      	adds	r3, #2
 8009282:	e7c7      	b.n	8009214 <_printf_common+0x58>
 8009284:	2301      	movs	r3, #1
 8009286:	4622      	mov	r2, r4
 8009288:	4641      	mov	r1, r8
 800928a:	4638      	mov	r0, r7
 800928c:	47c8      	blx	r9
 800928e:	3001      	adds	r0, #1
 8009290:	d0e6      	beq.n	8009260 <_printf_common+0xa4>
 8009292:	3601      	adds	r6, #1
 8009294:	e7d9      	b.n	800924a <_printf_common+0x8e>
	...

08009298 <_printf_i>:
 8009298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800929c:	7e0f      	ldrb	r7, [r1, #24]
 800929e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80092a0:	2f78      	cmp	r7, #120	@ 0x78
 80092a2:	4691      	mov	r9, r2
 80092a4:	4680      	mov	r8, r0
 80092a6:	460c      	mov	r4, r1
 80092a8:	469a      	mov	sl, r3
 80092aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80092ae:	d807      	bhi.n	80092c0 <_printf_i+0x28>
 80092b0:	2f62      	cmp	r7, #98	@ 0x62
 80092b2:	d80a      	bhi.n	80092ca <_printf_i+0x32>
 80092b4:	2f00      	cmp	r7, #0
 80092b6:	f000 80d2 	beq.w	800945e <_printf_i+0x1c6>
 80092ba:	2f58      	cmp	r7, #88	@ 0x58
 80092bc:	f000 80b9 	beq.w	8009432 <_printf_i+0x19a>
 80092c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80092c8:	e03a      	b.n	8009340 <_printf_i+0xa8>
 80092ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80092ce:	2b15      	cmp	r3, #21
 80092d0:	d8f6      	bhi.n	80092c0 <_printf_i+0x28>
 80092d2:	a101      	add	r1, pc, #4	@ (adr r1, 80092d8 <_printf_i+0x40>)
 80092d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092d8:	08009331 	.word	0x08009331
 80092dc:	08009345 	.word	0x08009345
 80092e0:	080092c1 	.word	0x080092c1
 80092e4:	080092c1 	.word	0x080092c1
 80092e8:	080092c1 	.word	0x080092c1
 80092ec:	080092c1 	.word	0x080092c1
 80092f0:	08009345 	.word	0x08009345
 80092f4:	080092c1 	.word	0x080092c1
 80092f8:	080092c1 	.word	0x080092c1
 80092fc:	080092c1 	.word	0x080092c1
 8009300:	080092c1 	.word	0x080092c1
 8009304:	08009445 	.word	0x08009445
 8009308:	0800936f 	.word	0x0800936f
 800930c:	080093ff 	.word	0x080093ff
 8009310:	080092c1 	.word	0x080092c1
 8009314:	080092c1 	.word	0x080092c1
 8009318:	08009467 	.word	0x08009467
 800931c:	080092c1 	.word	0x080092c1
 8009320:	0800936f 	.word	0x0800936f
 8009324:	080092c1 	.word	0x080092c1
 8009328:	080092c1 	.word	0x080092c1
 800932c:	08009407 	.word	0x08009407
 8009330:	6833      	ldr	r3, [r6, #0]
 8009332:	1d1a      	adds	r2, r3, #4
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	6032      	str	r2, [r6, #0]
 8009338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800933c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009340:	2301      	movs	r3, #1
 8009342:	e09d      	b.n	8009480 <_printf_i+0x1e8>
 8009344:	6833      	ldr	r3, [r6, #0]
 8009346:	6820      	ldr	r0, [r4, #0]
 8009348:	1d19      	adds	r1, r3, #4
 800934a:	6031      	str	r1, [r6, #0]
 800934c:	0606      	lsls	r6, r0, #24
 800934e:	d501      	bpl.n	8009354 <_printf_i+0xbc>
 8009350:	681d      	ldr	r5, [r3, #0]
 8009352:	e003      	b.n	800935c <_printf_i+0xc4>
 8009354:	0645      	lsls	r5, r0, #25
 8009356:	d5fb      	bpl.n	8009350 <_printf_i+0xb8>
 8009358:	f9b3 5000 	ldrsh.w	r5, [r3]
 800935c:	2d00      	cmp	r5, #0
 800935e:	da03      	bge.n	8009368 <_printf_i+0xd0>
 8009360:	232d      	movs	r3, #45	@ 0x2d
 8009362:	426d      	negs	r5, r5
 8009364:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009368:	4859      	ldr	r0, [pc, #356]	@ (80094d0 <_printf_i+0x238>)
 800936a:	230a      	movs	r3, #10
 800936c:	e011      	b.n	8009392 <_printf_i+0xfa>
 800936e:	6821      	ldr	r1, [r4, #0]
 8009370:	6833      	ldr	r3, [r6, #0]
 8009372:	0608      	lsls	r0, r1, #24
 8009374:	f853 5b04 	ldr.w	r5, [r3], #4
 8009378:	d402      	bmi.n	8009380 <_printf_i+0xe8>
 800937a:	0649      	lsls	r1, r1, #25
 800937c:	bf48      	it	mi
 800937e:	b2ad      	uxthmi	r5, r5
 8009380:	2f6f      	cmp	r7, #111	@ 0x6f
 8009382:	4853      	ldr	r0, [pc, #332]	@ (80094d0 <_printf_i+0x238>)
 8009384:	6033      	str	r3, [r6, #0]
 8009386:	bf14      	ite	ne
 8009388:	230a      	movne	r3, #10
 800938a:	2308      	moveq	r3, #8
 800938c:	2100      	movs	r1, #0
 800938e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009392:	6866      	ldr	r6, [r4, #4]
 8009394:	60a6      	str	r6, [r4, #8]
 8009396:	2e00      	cmp	r6, #0
 8009398:	bfa2      	ittt	ge
 800939a:	6821      	ldrge	r1, [r4, #0]
 800939c:	f021 0104 	bicge.w	r1, r1, #4
 80093a0:	6021      	strge	r1, [r4, #0]
 80093a2:	b90d      	cbnz	r5, 80093a8 <_printf_i+0x110>
 80093a4:	2e00      	cmp	r6, #0
 80093a6:	d04b      	beq.n	8009440 <_printf_i+0x1a8>
 80093a8:	4616      	mov	r6, r2
 80093aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80093ae:	fb03 5711 	mls	r7, r3, r1, r5
 80093b2:	5dc7      	ldrb	r7, [r0, r7]
 80093b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093b8:	462f      	mov	r7, r5
 80093ba:	42bb      	cmp	r3, r7
 80093bc:	460d      	mov	r5, r1
 80093be:	d9f4      	bls.n	80093aa <_printf_i+0x112>
 80093c0:	2b08      	cmp	r3, #8
 80093c2:	d10b      	bne.n	80093dc <_printf_i+0x144>
 80093c4:	6823      	ldr	r3, [r4, #0]
 80093c6:	07df      	lsls	r7, r3, #31
 80093c8:	d508      	bpl.n	80093dc <_printf_i+0x144>
 80093ca:	6923      	ldr	r3, [r4, #16]
 80093cc:	6861      	ldr	r1, [r4, #4]
 80093ce:	4299      	cmp	r1, r3
 80093d0:	bfde      	ittt	le
 80093d2:	2330      	movle	r3, #48	@ 0x30
 80093d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80093dc:	1b92      	subs	r2, r2, r6
 80093de:	6122      	str	r2, [r4, #16]
 80093e0:	f8cd a000 	str.w	sl, [sp]
 80093e4:	464b      	mov	r3, r9
 80093e6:	aa03      	add	r2, sp, #12
 80093e8:	4621      	mov	r1, r4
 80093ea:	4640      	mov	r0, r8
 80093ec:	f7ff fee6 	bl	80091bc <_printf_common>
 80093f0:	3001      	adds	r0, #1
 80093f2:	d14a      	bne.n	800948a <_printf_i+0x1f2>
 80093f4:	f04f 30ff 	mov.w	r0, #4294967295
 80093f8:	b004      	add	sp, #16
 80093fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	f043 0320 	orr.w	r3, r3, #32
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	4833      	ldr	r0, [pc, #204]	@ (80094d4 <_printf_i+0x23c>)
 8009408:	2778      	movs	r7, #120	@ 0x78
 800940a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	6831      	ldr	r1, [r6, #0]
 8009412:	061f      	lsls	r7, r3, #24
 8009414:	f851 5b04 	ldr.w	r5, [r1], #4
 8009418:	d402      	bmi.n	8009420 <_printf_i+0x188>
 800941a:	065f      	lsls	r7, r3, #25
 800941c:	bf48      	it	mi
 800941e:	b2ad      	uxthmi	r5, r5
 8009420:	6031      	str	r1, [r6, #0]
 8009422:	07d9      	lsls	r1, r3, #31
 8009424:	bf44      	itt	mi
 8009426:	f043 0320 	orrmi.w	r3, r3, #32
 800942a:	6023      	strmi	r3, [r4, #0]
 800942c:	b11d      	cbz	r5, 8009436 <_printf_i+0x19e>
 800942e:	2310      	movs	r3, #16
 8009430:	e7ac      	b.n	800938c <_printf_i+0xf4>
 8009432:	4827      	ldr	r0, [pc, #156]	@ (80094d0 <_printf_i+0x238>)
 8009434:	e7e9      	b.n	800940a <_printf_i+0x172>
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	f023 0320 	bic.w	r3, r3, #32
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	e7f6      	b.n	800942e <_printf_i+0x196>
 8009440:	4616      	mov	r6, r2
 8009442:	e7bd      	b.n	80093c0 <_printf_i+0x128>
 8009444:	6833      	ldr	r3, [r6, #0]
 8009446:	6825      	ldr	r5, [r4, #0]
 8009448:	6961      	ldr	r1, [r4, #20]
 800944a:	1d18      	adds	r0, r3, #4
 800944c:	6030      	str	r0, [r6, #0]
 800944e:	062e      	lsls	r6, r5, #24
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	d501      	bpl.n	8009458 <_printf_i+0x1c0>
 8009454:	6019      	str	r1, [r3, #0]
 8009456:	e002      	b.n	800945e <_printf_i+0x1c6>
 8009458:	0668      	lsls	r0, r5, #25
 800945a:	d5fb      	bpl.n	8009454 <_printf_i+0x1bc>
 800945c:	8019      	strh	r1, [r3, #0]
 800945e:	2300      	movs	r3, #0
 8009460:	6123      	str	r3, [r4, #16]
 8009462:	4616      	mov	r6, r2
 8009464:	e7bc      	b.n	80093e0 <_printf_i+0x148>
 8009466:	6833      	ldr	r3, [r6, #0]
 8009468:	1d1a      	adds	r2, r3, #4
 800946a:	6032      	str	r2, [r6, #0]
 800946c:	681e      	ldr	r6, [r3, #0]
 800946e:	6862      	ldr	r2, [r4, #4]
 8009470:	2100      	movs	r1, #0
 8009472:	4630      	mov	r0, r6
 8009474:	f7f6 fed4 	bl	8000220 <memchr>
 8009478:	b108      	cbz	r0, 800947e <_printf_i+0x1e6>
 800947a:	1b80      	subs	r0, r0, r6
 800947c:	6060      	str	r0, [r4, #4]
 800947e:	6863      	ldr	r3, [r4, #4]
 8009480:	6123      	str	r3, [r4, #16]
 8009482:	2300      	movs	r3, #0
 8009484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009488:	e7aa      	b.n	80093e0 <_printf_i+0x148>
 800948a:	6923      	ldr	r3, [r4, #16]
 800948c:	4632      	mov	r2, r6
 800948e:	4649      	mov	r1, r9
 8009490:	4640      	mov	r0, r8
 8009492:	47d0      	blx	sl
 8009494:	3001      	adds	r0, #1
 8009496:	d0ad      	beq.n	80093f4 <_printf_i+0x15c>
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	079b      	lsls	r3, r3, #30
 800949c:	d413      	bmi.n	80094c6 <_printf_i+0x22e>
 800949e:	68e0      	ldr	r0, [r4, #12]
 80094a0:	9b03      	ldr	r3, [sp, #12]
 80094a2:	4298      	cmp	r0, r3
 80094a4:	bfb8      	it	lt
 80094a6:	4618      	movlt	r0, r3
 80094a8:	e7a6      	b.n	80093f8 <_printf_i+0x160>
 80094aa:	2301      	movs	r3, #1
 80094ac:	4632      	mov	r2, r6
 80094ae:	4649      	mov	r1, r9
 80094b0:	4640      	mov	r0, r8
 80094b2:	47d0      	blx	sl
 80094b4:	3001      	adds	r0, #1
 80094b6:	d09d      	beq.n	80093f4 <_printf_i+0x15c>
 80094b8:	3501      	adds	r5, #1
 80094ba:	68e3      	ldr	r3, [r4, #12]
 80094bc:	9903      	ldr	r1, [sp, #12]
 80094be:	1a5b      	subs	r3, r3, r1
 80094c0:	42ab      	cmp	r3, r5
 80094c2:	dcf2      	bgt.n	80094aa <_printf_i+0x212>
 80094c4:	e7eb      	b.n	800949e <_printf_i+0x206>
 80094c6:	2500      	movs	r5, #0
 80094c8:	f104 0619 	add.w	r6, r4, #25
 80094cc:	e7f5      	b.n	80094ba <_printf_i+0x222>
 80094ce:	bf00      	nop
 80094d0:	0800d5b2 	.word	0x0800d5b2
 80094d4:	0800d5c3 	.word	0x0800d5c3

080094d8 <_scanf_float>:
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	b087      	sub	sp, #28
 80094de:	4617      	mov	r7, r2
 80094e0:	9303      	str	r3, [sp, #12]
 80094e2:	688b      	ldr	r3, [r1, #8]
 80094e4:	1e5a      	subs	r2, r3, #1
 80094e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80094ea:	bf81      	itttt	hi
 80094ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80094f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80094f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80094f8:	608b      	strhi	r3, [r1, #8]
 80094fa:	680b      	ldr	r3, [r1, #0]
 80094fc:	460a      	mov	r2, r1
 80094fe:	f04f 0500 	mov.w	r5, #0
 8009502:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009506:	f842 3b1c 	str.w	r3, [r2], #28
 800950a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800950e:	4680      	mov	r8, r0
 8009510:	460c      	mov	r4, r1
 8009512:	bf98      	it	ls
 8009514:	f04f 0b00 	movls.w	fp, #0
 8009518:	9201      	str	r2, [sp, #4]
 800951a:	4616      	mov	r6, r2
 800951c:	46aa      	mov	sl, r5
 800951e:	46a9      	mov	r9, r5
 8009520:	9502      	str	r5, [sp, #8]
 8009522:	68a2      	ldr	r2, [r4, #8]
 8009524:	b152      	cbz	r2, 800953c <_scanf_float+0x64>
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	2b4e      	cmp	r3, #78	@ 0x4e
 800952c:	d864      	bhi.n	80095f8 <_scanf_float+0x120>
 800952e:	2b40      	cmp	r3, #64	@ 0x40
 8009530:	d83c      	bhi.n	80095ac <_scanf_float+0xd4>
 8009532:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009536:	b2c8      	uxtb	r0, r1
 8009538:	280e      	cmp	r0, #14
 800953a:	d93a      	bls.n	80095b2 <_scanf_float+0xda>
 800953c:	f1b9 0f00 	cmp.w	r9, #0
 8009540:	d003      	beq.n	800954a <_scanf_float+0x72>
 8009542:	6823      	ldr	r3, [r4, #0]
 8009544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009548:	6023      	str	r3, [r4, #0]
 800954a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800954e:	f1ba 0f01 	cmp.w	sl, #1
 8009552:	f200 8117 	bhi.w	8009784 <_scanf_float+0x2ac>
 8009556:	9b01      	ldr	r3, [sp, #4]
 8009558:	429e      	cmp	r6, r3
 800955a:	f200 8108 	bhi.w	800976e <_scanf_float+0x296>
 800955e:	2001      	movs	r0, #1
 8009560:	b007      	add	sp, #28
 8009562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009566:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800956a:	2a0d      	cmp	r2, #13
 800956c:	d8e6      	bhi.n	800953c <_scanf_float+0x64>
 800956e:	a101      	add	r1, pc, #4	@ (adr r1, 8009574 <_scanf_float+0x9c>)
 8009570:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009574:	080096bb 	.word	0x080096bb
 8009578:	0800953d 	.word	0x0800953d
 800957c:	0800953d 	.word	0x0800953d
 8009580:	0800953d 	.word	0x0800953d
 8009584:	0800971b 	.word	0x0800971b
 8009588:	080096f3 	.word	0x080096f3
 800958c:	0800953d 	.word	0x0800953d
 8009590:	0800953d 	.word	0x0800953d
 8009594:	080096c9 	.word	0x080096c9
 8009598:	0800953d 	.word	0x0800953d
 800959c:	0800953d 	.word	0x0800953d
 80095a0:	0800953d 	.word	0x0800953d
 80095a4:	0800953d 	.word	0x0800953d
 80095a8:	08009681 	.word	0x08009681
 80095ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80095b0:	e7db      	b.n	800956a <_scanf_float+0x92>
 80095b2:	290e      	cmp	r1, #14
 80095b4:	d8c2      	bhi.n	800953c <_scanf_float+0x64>
 80095b6:	a001      	add	r0, pc, #4	@ (adr r0, 80095bc <_scanf_float+0xe4>)
 80095b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80095bc:	08009671 	.word	0x08009671
 80095c0:	0800953d 	.word	0x0800953d
 80095c4:	08009671 	.word	0x08009671
 80095c8:	08009707 	.word	0x08009707
 80095cc:	0800953d 	.word	0x0800953d
 80095d0:	08009619 	.word	0x08009619
 80095d4:	08009657 	.word	0x08009657
 80095d8:	08009657 	.word	0x08009657
 80095dc:	08009657 	.word	0x08009657
 80095e0:	08009657 	.word	0x08009657
 80095e4:	08009657 	.word	0x08009657
 80095e8:	08009657 	.word	0x08009657
 80095ec:	08009657 	.word	0x08009657
 80095f0:	08009657 	.word	0x08009657
 80095f4:	08009657 	.word	0x08009657
 80095f8:	2b6e      	cmp	r3, #110	@ 0x6e
 80095fa:	d809      	bhi.n	8009610 <_scanf_float+0x138>
 80095fc:	2b60      	cmp	r3, #96	@ 0x60
 80095fe:	d8b2      	bhi.n	8009566 <_scanf_float+0x8e>
 8009600:	2b54      	cmp	r3, #84	@ 0x54
 8009602:	d07b      	beq.n	80096fc <_scanf_float+0x224>
 8009604:	2b59      	cmp	r3, #89	@ 0x59
 8009606:	d199      	bne.n	800953c <_scanf_float+0x64>
 8009608:	2d07      	cmp	r5, #7
 800960a:	d197      	bne.n	800953c <_scanf_float+0x64>
 800960c:	2508      	movs	r5, #8
 800960e:	e02c      	b.n	800966a <_scanf_float+0x192>
 8009610:	2b74      	cmp	r3, #116	@ 0x74
 8009612:	d073      	beq.n	80096fc <_scanf_float+0x224>
 8009614:	2b79      	cmp	r3, #121	@ 0x79
 8009616:	e7f6      	b.n	8009606 <_scanf_float+0x12e>
 8009618:	6821      	ldr	r1, [r4, #0]
 800961a:	05c8      	lsls	r0, r1, #23
 800961c:	d51b      	bpl.n	8009656 <_scanf_float+0x17e>
 800961e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009622:	6021      	str	r1, [r4, #0]
 8009624:	f109 0901 	add.w	r9, r9, #1
 8009628:	f1bb 0f00 	cmp.w	fp, #0
 800962c:	d003      	beq.n	8009636 <_scanf_float+0x15e>
 800962e:	3201      	adds	r2, #1
 8009630:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009634:	60a2      	str	r2, [r4, #8]
 8009636:	68a3      	ldr	r3, [r4, #8]
 8009638:	3b01      	subs	r3, #1
 800963a:	60a3      	str	r3, [r4, #8]
 800963c:	6923      	ldr	r3, [r4, #16]
 800963e:	3301      	adds	r3, #1
 8009640:	6123      	str	r3, [r4, #16]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	3b01      	subs	r3, #1
 8009646:	2b00      	cmp	r3, #0
 8009648:	607b      	str	r3, [r7, #4]
 800964a:	f340 8087 	ble.w	800975c <_scanf_float+0x284>
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	3301      	adds	r3, #1
 8009652:	603b      	str	r3, [r7, #0]
 8009654:	e765      	b.n	8009522 <_scanf_float+0x4a>
 8009656:	eb1a 0105 	adds.w	r1, sl, r5
 800965a:	f47f af6f 	bne.w	800953c <_scanf_float+0x64>
 800965e:	6822      	ldr	r2, [r4, #0]
 8009660:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009664:	6022      	str	r2, [r4, #0]
 8009666:	460d      	mov	r5, r1
 8009668:	468a      	mov	sl, r1
 800966a:	f806 3b01 	strb.w	r3, [r6], #1
 800966e:	e7e2      	b.n	8009636 <_scanf_float+0x15e>
 8009670:	6822      	ldr	r2, [r4, #0]
 8009672:	0610      	lsls	r0, r2, #24
 8009674:	f57f af62 	bpl.w	800953c <_scanf_float+0x64>
 8009678:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800967c:	6022      	str	r2, [r4, #0]
 800967e:	e7f4      	b.n	800966a <_scanf_float+0x192>
 8009680:	f1ba 0f00 	cmp.w	sl, #0
 8009684:	d10e      	bne.n	80096a4 <_scanf_float+0x1cc>
 8009686:	f1b9 0f00 	cmp.w	r9, #0
 800968a:	d10e      	bne.n	80096aa <_scanf_float+0x1d2>
 800968c:	6822      	ldr	r2, [r4, #0]
 800968e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009692:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009696:	d108      	bne.n	80096aa <_scanf_float+0x1d2>
 8009698:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800969c:	6022      	str	r2, [r4, #0]
 800969e:	f04f 0a01 	mov.w	sl, #1
 80096a2:	e7e2      	b.n	800966a <_scanf_float+0x192>
 80096a4:	f1ba 0f02 	cmp.w	sl, #2
 80096a8:	d055      	beq.n	8009756 <_scanf_float+0x27e>
 80096aa:	2d01      	cmp	r5, #1
 80096ac:	d002      	beq.n	80096b4 <_scanf_float+0x1dc>
 80096ae:	2d04      	cmp	r5, #4
 80096b0:	f47f af44 	bne.w	800953c <_scanf_float+0x64>
 80096b4:	3501      	adds	r5, #1
 80096b6:	b2ed      	uxtb	r5, r5
 80096b8:	e7d7      	b.n	800966a <_scanf_float+0x192>
 80096ba:	f1ba 0f01 	cmp.w	sl, #1
 80096be:	f47f af3d 	bne.w	800953c <_scanf_float+0x64>
 80096c2:	f04f 0a02 	mov.w	sl, #2
 80096c6:	e7d0      	b.n	800966a <_scanf_float+0x192>
 80096c8:	b97d      	cbnz	r5, 80096ea <_scanf_float+0x212>
 80096ca:	f1b9 0f00 	cmp.w	r9, #0
 80096ce:	f47f af38 	bne.w	8009542 <_scanf_float+0x6a>
 80096d2:	6822      	ldr	r2, [r4, #0]
 80096d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80096d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80096dc:	f040 8108 	bne.w	80098f0 <_scanf_float+0x418>
 80096e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80096e4:	6022      	str	r2, [r4, #0]
 80096e6:	2501      	movs	r5, #1
 80096e8:	e7bf      	b.n	800966a <_scanf_float+0x192>
 80096ea:	2d03      	cmp	r5, #3
 80096ec:	d0e2      	beq.n	80096b4 <_scanf_float+0x1dc>
 80096ee:	2d05      	cmp	r5, #5
 80096f0:	e7de      	b.n	80096b0 <_scanf_float+0x1d8>
 80096f2:	2d02      	cmp	r5, #2
 80096f4:	f47f af22 	bne.w	800953c <_scanf_float+0x64>
 80096f8:	2503      	movs	r5, #3
 80096fa:	e7b6      	b.n	800966a <_scanf_float+0x192>
 80096fc:	2d06      	cmp	r5, #6
 80096fe:	f47f af1d 	bne.w	800953c <_scanf_float+0x64>
 8009702:	2507      	movs	r5, #7
 8009704:	e7b1      	b.n	800966a <_scanf_float+0x192>
 8009706:	6822      	ldr	r2, [r4, #0]
 8009708:	0591      	lsls	r1, r2, #22
 800970a:	f57f af17 	bpl.w	800953c <_scanf_float+0x64>
 800970e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009712:	6022      	str	r2, [r4, #0]
 8009714:	f8cd 9008 	str.w	r9, [sp, #8]
 8009718:	e7a7      	b.n	800966a <_scanf_float+0x192>
 800971a:	6822      	ldr	r2, [r4, #0]
 800971c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009720:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009724:	d006      	beq.n	8009734 <_scanf_float+0x25c>
 8009726:	0550      	lsls	r0, r2, #21
 8009728:	f57f af08 	bpl.w	800953c <_scanf_float+0x64>
 800972c:	f1b9 0f00 	cmp.w	r9, #0
 8009730:	f000 80de 	beq.w	80098f0 <_scanf_float+0x418>
 8009734:	0591      	lsls	r1, r2, #22
 8009736:	bf58      	it	pl
 8009738:	9902      	ldrpl	r1, [sp, #8]
 800973a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800973e:	bf58      	it	pl
 8009740:	eba9 0101 	subpl.w	r1, r9, r1
 8009744:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009748:	bf58      	it	pl
 800974a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800974e:	6022      	str	r2, [r4, #0]
 8009750:	f04f 0900 	mov.w	r9, #0
 8009754:	e789      	b.n	800966a <_scanf_float+0x192>
 8009756:	f04f 0a03 	mov.w	sl, #3
 800975a:	e786      	b.n	800966a <_scanf_float+0x192>
 800975c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009760:	4639      	mov	r1, r7
 8009762:	4640      	mov	r0, r8
 8009764:	4798      	blx	r3
 8009766:	2800      	cmp	r0, #0
 8009768:	f43f aedb 	beq.w	8009522 <_scanf_float+0x4a>
 800976c:	e6e6      	b.n	800953c <_scanf_float+0x64>
 800976e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009772:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009776:	463a      	mov	r2, r7
 8009778:	4640      	mov	r0, r8
 800977a:	4798      	blx	r3
 800977c:	6923      	ldr	r3, [r4, #16]
 800977e:	3b01      	subs	r3, #1
 8009780:	6123      	str	r3, [r4, #16]
 8009782:	e6e8      	b.n	8009556 <_scanf_float+0x7e>
 8009784:	1e6b      	subs	r3, r5, #1
 8009786:	2b06      	cmp	r3, #6
 8009788:	d824      	bhi.n	80097d4 <_scanf_float+0x2fc>
 800978a:	2d02      	cmp	r5, #2
 800978c:	d836      	bhi.n	80097fc <_scanf_float+0x324>
 800978e:	9b01      	ldr	r3, [sp, #4]
 8009790:	429e      	cmp	r6, r3
 8009792:	f67f aee4 	bls.w	800955e <_scanf_float+0x86>
 8009796:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800979a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800979e:	463a      	mov	r2, r7
 80097a0:	4640      	mov	r0, r8
 80097a2:	4798      	blx	r3
 80097a4:	6923      	ldr	r3, [r4, #16]
 80097a6:	3b01      	subs	r3, #1
 80097a8:	6123      	str	r3, [r4, #16]
 80097aa:	e7f0      	b.n	800978e <_scanf_float+0x2b6>
 80097ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80097b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80097b4:	463a      	mov	r2, r7
 80097b6:	4640      	mov	r0, r8
 80097b8:	4798      	blx	r3
 80097ba:	6923      	ldr	r3, [r4, #16]
 80097bc:	3b01      	subs	r3, #1
 80097be:	6123      	str	r3, [r4, #16]
 80097c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097c4:	fa5f fa8a 	uxtb.w	sl, sl
 80097c8:	f1ba 0f02 	cmp.w	sl, #2
 80097cc:	d1ee      	bne.n	80097ac <_scanf_float+0x2d4>
 80097ce:	3d03      	subs	r5, #3
 80097d0:	b2ed      	uxtb	r5, r5
 80097d2:	1b76      	subs	r6, r6, r5
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	05da      	lsls	r2, r3, #23
 80097d8:	d530      	bpl.n	800983c <_scanf_float+0x364>
 80097da:	055b      	lsls	r3, r3, #21
 80097dc:	d511      	bpl.n	8009802 <_scanf_float+0x32a>
 80097de:	9b01      	ldr	r3, [sp, #4]
 80097e0:	429e      	cmp	r6, r3
 80097e2:	f67f aebc 	bls.w	800955e <_scanf_float+0x86>
 80097e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80097ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097ee:	463a      	mov	r2, r7
 80097f0:	4640      	mov	r0, r8
 80097f2:	4798      	blx	r3
 80097f4:	6923      	ldr	r3, [r4, #16]
 80097f6:	3b01      	subs	r3, #1
 80097f8:	6123      	str	r3, [r4, #16]
 80097fa:	e7f0      	b.n	80097de <_scanf_float+0x306>
 80097fc:	46aa      	mov	sl, r5
 80097fe:	46b3      	mov	fp, r6
 8009800:	e7de      	b.n	80097c0 <_scanf_float+0x2e8>
 8009802:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009806:	6923      	ldr	r3, [r4, #16]
 8009808:	2965      	cmp	r1, #101	@ 0x65
 800980a:	f103 33ff 	add.w	r3, r3, #4294967295
 800980e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009812:	6123      	str	r3, [r4, #16]
 8009814:	d00c      	beq.n	8009830 <_scanf_float+0x358>
 8009816:	2945      	cmp	r1, #69	@ 0x45
 8009818:	d00a      	beq.n	8009830 <_scanf_float+0x358>
 800981a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800981e:	463a      	mov	r2, r7
 8009820:	4640      	mov	r0, r8
 8009822:	4798      	blx	r3
 8009824:	6923      	ldr	r3, [r4, #16]
 8009826:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800982a:	3b01      	subs	r3, #1
 800982c:	1eb5      	subs	r5, r6, #2
 800982e:	6123      	str	r3, [r4, #16]
 8009830:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009834:	463a      	mov	r2, r7
 8009836:	4640      	mov	r0, r8
 8009838:	4798      	blx	r3
 800983a:	462e      	mov	r6, r5
 800983c:	6822      	ldr	r2, [r4, #0]
 800983e:	f012 0210 	ands.w	r2, r2, #16
 8009842:	d001      	beq.n	8009848 <_scanf_float+0x370>
 8009844:	2000      	movs	r0, #0
 8009846:	e68b      	b.n	8009560 <_scanf_float+0x88>
 8009848:	7032      	strb	r2, [r6, #0]
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009850:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009854:	d11c      	bne.n	8009890 <_scanf_float+0x3b8>
 8009856:	9b02      	ldr	r3, [sp, #8]
 8009858:	454b      	cmp	r3, r9
 800985a:	eba3 0209 	sub.w	r2, r3, r9
 800985e:	d123      	bne.n	80098a8 <_scanf_float+0x3d0>
 8009860:	9901      	ldr	r1, [sp, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	4640      	mov	r0, r8
 8009866:	f002 fd0b 	bl	800c280 <_strtod_r>
 800986a:	9b03      	ldr	r3, [sp, #12]
 800986c:	6821      	ldr	r1, [r4, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f011 0f02 	tst.w	r1, #2
 8009874:	ec57 6b10 	vmov	r6, r7, d0
 8009878:	f103 0204 	add.w	r2, r3, #4
 800987c:	d01f      	beq.n	80098be <_scanf_float+0x3e6>
 800987e:	9903      	ldr	r1, [sp, #12]
 8009880:	600a      	str	r2, [r1, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	e9c3 6700 	strd	r6, r7, [r3]
 8009888:	68e3      	ldr	r3, [r4, #12]
 800988a:	3301      	adds	r3, #1
 800988c:	60e3      	str	r3, [r4, #12]
 800988e:	e7d9      	b.n	8009844 <_scanf_float+0x36c>
 8009890:	9b04      	ldr	r3, [sp, #16]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d0e4      	beq.n	8009860 <_scanf_float+0x388>
 8009896:	9905      	ldr	r1, [sp, #20]
 8009898:	230a      	movs	r3, #10
 800989a:	3101      	adds	r1, #1
 800989c:	4640      	mov	r0, r8
 800989e:	f002 fd6f 	bl	800c380 <_strtol_r>
 80098a2:	9b04      	ldr	r3, [sp, #16]
 80098a4:	9e05      	ldr	r6, [sp, #20]
 80098a6:	1ac2      	subs	r2, r0, r3
 80098a8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80098ac:	429e      	cmp	r6, r3
 80098ae:	bf28      	it	cs
 80098b0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80098b4:	4910      	ldr	r1, [pc, #64]	@ (80098f8 <_scanf_float+0x420>)
 80098b6:	4630      	mov	r0, r6
 80098b8:	f000 f954 	bl	8009b64 <siprintf>
 80098bc:	e7d0      	b.n	8009860 <_scanf_float+0x388>
 80098be:	f011 0f04 	tst.w	r1, #4
 80098c2:	9903      	ldr	r1, [sp, #12]
 80098c4:	600a      	str	r2, [r1, #0]
 80098c6:	d1dc      	bne.n	8009882 <_scanf_float+0x3aa>
 80098c8:	681d      	ldr	r5, [r3, #0]
 80098ca:	4632      	mov	r2, r6
 80098cc:	463b      	mov	r3, r7
 80098ce:	4630      	mov	r0, r6
 80098d0:	4639      	mov	r1, r7
 80098d2:	f7f7 f953 	bl	8000b7c <__aeabi_dcmpun>
 80098d6:	b128      	cbz	r0, 80098e4 <_scanf_float+0x40c>
 80098d8:	4808      	ldr	r0, [pc, #32]	@ (80098fc <_scanf_float+0x424>)
 80098da:	f000 fac9 	bl	8009e70 <nanf>
 80098de:	ed85 0a00 	vstr	s0, [r5]
 80098e2:	e7d1      	b.n	8009888 <_scanf_float+0x3b0>
 80098e4:	4630      	mov	r0, r6
 80098e6:	4639      	mov	r1, r7
 80098e8:	f7f7 f9a6 	bl	8000c38 <__aeabi_d2f>
 80098ec:	6028      	str	r0, [r5, #0]
 80098ee:	e7cb      	b.n	8009888 <_scanf_float+0x3b0>
 80098f0:	f04f 0900 	mov.w	r9, #0
 80098f4:	e629      	b.n	800954a <_scanf_float+0x72>
 80098f6:	bf00      	nop
 80098f8:	0800d5d4 	.word	0x0800d5d4
 80098fc:	0800d96d 	.word	0x0800d96d

08009900 <std>:
 8009900:	2300      	movs	r3, #0
 8009902:	b510      	push	{r4, lr}
 8009904:	4604      	mov	r4, r0
 8009906:	e9c0 3300 	strd	r3, r3, [r0]
 800990a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800990e:	6083      	str	r3, [r0, #8]
 8009910:	8181      	strh	r1, [r0, #12]
 8009912:	6643      	str	r3, [r0, #100]	@ 0x64
 8009914:	81c2      	strh	r2, [r0, #14]
 8009916:	6183      	str	r3, [r0, #24]
 8009918:	4619      	mov	r1, r3
 800991a:	2208      	movs	r2, #8
 800991c:	305c      	adds	r0, #92	@ 0x5c
 800991e:	f000 fa19 	bl	8009d54 <memset>
 8009922:	4b0d      	ldr	r3, [pc, #52]	@ (8009958 <std+0x58>)
 8009924:	6263      	str	r3, [r4, #36]	@ 0x24
 8009926:	4b0d      	ldr	r3, [pc, #52]	@ (800995c <std+0x5c>)
 8009928:	62a3      	str	r3, [r4, #40]	@ 0x28
 800992a:	4b0d      	ldr	r3, [pc, #52]	@ (8009960 <std+0x60>)
 800992c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800992e:	4b0d      	ldr	r3, [pc, #52]	@ (8009964 <std+0x64>)
 8009930:	6323      	str	r3, [r4, #48]	@ 0x30
 8009932:	4b0d      	ldr	r3, [pc, #52]	@ (8009968 <std+0x68>)
 8009934:	6224      	str	r4, [r4, #32]
 8009936:	429c      	cmp	r4, r3
 8009938:	d006      	beq.n	8009948 <std+0x48>
 800993a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800993e:	4294      	cmp	r4, r2
 8009940:	d002      	beq.n	8009948 <std+0x48>
 8009942:	33d0      	adds	r3, #208	@ 0xd0
 8009944:	429c      	cmp	r4, r3
 8009946:	d105      	bne.n	8009954 <std+0x54>
 8009948:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800994c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009950:	f000 ba7c 	b.w	8009e4c <__retarget_lock_init_recursive>
 8009954:	bd10      	pop	{r4, pc}
 8009956:	bf00      	nop
 8009958:	08009ba5 	.word	0x08009ba5
 800995c:	08009bc7 	.word	0x08009bc7
 8009960:	08009bff 	.word	0x08009bff
 8009964:	08009c23 	.word	0x08009c23
 8009968:	2000460c 	.word	0x2000460c

0800996c <stdio_exit_handler>:
 800996c:	4a02      	ldr	r2, [pc, #8]	@ (8009978 <stdio_exit_handler+0xc>)
 800996e:	4903      	ldr	r1, [pc, #12]	@ (800997c <stdio_exit_handler+0x10>)
 8009970:	4803      	ldr	r0, [pc, #12]	@ (8009980 <stdio_exit_handler+0x14>)
 8009972:	f000 b869 	b.w	8009a48 <_fwalk_sglue>
 8009976:	bf00      	nop
 8009978:	20000010 	.word	0x20000010
 800997c:	0800c9c1 	.word	0x0800c9c1
 8009980:	20000020 	.word	0x20000020

08009984 <cleanup_stdio>:
 8009984:	6841      	ldr	r1, [r0, #4]
 8009986:	4b0c      	ldr	r3, [pc, #48]	@ (80099b8 <cleanup_stdio+0x34>)
 8009988:	4299      	cmp	r1, r3
 800998a:	b510      	push	{r4, lr}
 800998c:	4604      	mov	r4, r0
 800998e:	d001      	beq.n	8009994 <cleanup_stdio+0x10>
 8009990:	f003 f816 	bl	800c9c0 <_fflush_r>
 8009994:	68a1      	ldr	r1, [r4, #8]
 8009996:	4b09      	ldr	r3, [pc, #36]	@ (80099bc <cleanup_stdio+0x38>)
 8009998:	4299      	cmp	r1, r3
 800999a:	d002      	beq.n	80099a2 <cleanup_stdio+0x1e>
 800999c:	4620      	mov	r0, r4
 800999e:	f003 f80f 	bl	800c9c0 <_fflush_r>
 80099a2:	68e1      	ldr	r1, [r4, #12]
 80099a4:	4b06      	ldr	r3, [pc, #24]	@ (80099c0 <cleanup_stdio+0x3c>)
 80099a6:	4299      	cmp	r1, r3
 80099a8:	d004      	beq.n	80099b4 <cleanup_stdio+0x30>
 80099aa:	4620      	mov	r0, r4
 80099ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099b0:	f003 b806 	b.w	800c9c0 <_fflush_r>
 80099b4:	bd10      	pop	{r4, pc}
 80099b6:	bf00      	nop
 80099b8:	2000460c 	.word	0x2000460c
 80099bc:	20004674 	.word	0x20004674
 80099c0:	200046dc 	.word	0x200046dc

080099c4 <global_stdio_init.part.0>:
 80099c4:	b510      	push	{r4, lr}
 80099c6:	4b0b      	ldr	r3, [pc, #44]	@ (80099f4 <global_stdio_init.part.0+0x30>)
 80099c8:	4c0b      	ldr	r4, [pc, #44]	@ (80099f8 <global_stdio_init.part.0+0x34>)
 80099ca:	4a0c      	ldr	r2, [pc, #48]	@ (80099fc <global_stdio_init.part.0+0x38>)
 80099cc:	601a      	str	r2, [r3, #0]
 80099ce:	4620      	mov	r0, r4
 80099d0:	2200      	movs	r2, #0
 80099d2:	2104      	movs	r1, #4
 80099d4:	f7ff ff94 	bl	8009900 <std>
 80099d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80099dc:	2201      	movs	r2, #1
 80099de:	2109      	movs	r1, #9
 80099e0:	f7ff ff8e 	bl	8009900 <std>
 80099e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80099e8:	2202      	movs	r2, #2
 80099ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099ee:	2112      	movs	r1, #18
 80099f0:	f7ff bf86 	b.w	8009900 <std>
 80099f4:	20004744 	.word	0x20004744
 80099f8:	2000460c 	.word	0x2000460c
 80099fc:	0800996d 	.word	0x0800996d

08009a00 <__sfp_lock_acquire>:
 8009a00:	4801      	ldr	r0, [pc, #4]	@ (8009a08 <__sfp_lock_acquire+0x8>)
 8009a02:	f000 ba24 	b.w	8009e4e <__retarget_lock_acquire_recursive>
 8009a06:	bf00      	nop
 8009a08:	2000474d 	.word	0x2000474d

08009a0c <__sfp_lock_release>:
 8009a0c:	4801      	ldr	r0, [pc, #4]	@ (8009a14 <__sfp_lock_release+0x8>)
 8009a0e:	f000 ba1f 	b.w	8009e50 <__retarget_lock_release_recursive>
 8009a12:	bf00      	nop
 8009a14:	2000474d 	.word	0x2000474d

08009a18 <__sinit>:
 8009a18:	b510      	push	{r4, lr}
 8009a1a:	4604      	mov	r4, r0
 8009a1c:	f7ff fff0 	bl	8009a00 <__sfp_lock_acquire>
 8009a20:	6a23      	ldr	r3, [r4, #32]
 8009a22:	b11b      	cbz	r3, 8009a2c <__sinit+0x14>
 8009a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a28:	f7ff bff0 	b.w	8009a0c <__sfp_lock_release>
 8009a2c:	4b04      	ldr	r3, [pc, #16]	@ (8009a40 <__sinit+0x28>)
 8009a2e:	6223      	str	r3, [r4, #32]
 8009a30:	4b04      	ldr	r3, [pc, #16]	@ (8009a44 <__sinit+0x2c>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d1f5      	bne.n	8009a24 <__sinit+0xc>
 8009a38:	f7ff ffc4 	bl	80099c4 <global_stdio_init.part.0>
 8009a3c:	e7f2      	b.n	8009a24 <__sinit+0xc>
 8009a3e:	bf00      	nop
 8009a40:	08009985 	.word	0x08009985
 8009a44:	20004744 	.word	0x20004744

08009a48 <_fwalk_sglue>:
 8009a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a4c:	4607      	mov	r7, r0
 8009a4e:	4688      	mov	r8, r1
 8009a50:	4614      	mov	r4, r2
 8009a52:	2600      	movs	r6, #0
 8009a54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a58:	f1b9 0901 	subs.w	r9, r9, #1
 8009a5c:	d505      	bpl.n	8009a6a <_fwalk_sglue+0x22>
 8009a5e:	6824      	ldr	r4, [r4, #0]
 8009a60:	2c00      	cmp	r4, #0
 8009a62:	d1f7      	bne.n	8009a54 <_fwalk_sglue+0xc>
 8009a64:	4630      	mov	r0, r6
 8009a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a6a:	89ab      	ldrh	r3, [r5, #12]
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d907      	bls.n	8009a80 <_fwalk_sglue+0x38>
 8009a70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a74:	3301      	adds	r3, #1
 8009a76:	d003      	beq.n	8009a80 <_fwalk_sglue+0x38>
 8009a78:	4629      	mov	r1, r5
 8009a7a:	4638      	mov	r0, r7
 8009a7c:	47c0      	blx	r8
 8009a7e:	4306      	orrs	r6, r0
 8009a80:	3568      	adds	r5, #104	@ 0x68
 8009a82:	e7e9      	b.n	8009a58 <_fwalk_sglue+0x10>

08009a84 <iprintf>:
 8009a84:	b40f      	push	{r0, r1, r2, r3}
 8009a86:	b507      	push	{r0, r1, r2, lr}
 8009a88:	4906      	ldr	r1, [pc, #24]	@ (8009aa4 <iprintf+0x20>)
 8009a8a:	ab04      	add	r3, sp, #16
 8009a8c:	6808      	ldr	r0, [r1, #0]
 8009a8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a92:	6881      	ldr	r1, [r0, #8]
 8009a94:	9301      	str	r3, [sp, #4]
 8009a96:	f002 fdf7 	bl	800c688 <_vfiprintf_r>
 8009a9a:	b003      	add	sp, #12
 8009a9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009aa0:	b004      	add	sp, #16
 8009aa2:	4770      	bx	lr
 8009aa4:	2000001c 	.word	0x2000001c

08009aa8 <_puts_r>:
 8009aa8:	6a03      	ldr	r3, [r0, #32]
 8009aaa:	b570      	push	{r4, r5, r6, lr}
 8009aac:	6884      	ldr	r4, [r0, #8]
 8009aae:	4605      	mov	r5, r0
 8009ab0:	460e      	mov	r6, r1
 8009ab2:	b90b      	cbnz	r3, 8009ab8 <_puts_r+0x10>
 8009ab4:	f7ff ffb0 	bl	8009a18 <__sinit>
 8009ab8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009aba:	07db      	lsls	r3, r3, #31
 8009abc:	d405      	bmi.n	8009aca <_puts_r+0x22>
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	0598      	lsls	r0, r3, #22
 8009ac2:	d402      	bmi.n	8009aca <_puts_r+0x22>
 8009ac4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ac6:	f000 f9c2 	bl	8009e4e <__retarget_lock_acquire_recursive>
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	0719      	lsls	r1, r3, #28
 8009ace:	d502      	bpl.n	8009ad6 <_puts_r+0x2e>
 8009ad0:	6923      	ldr	r3, [r4, #16]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d135      	bne.n	8009b42 <_puts_r+0x9a>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4628      	mov	r0, r5
 8009ada:	f000 f8e5 	bl	8009ca8 <__swsetup_r>
 8009ade:	b380      	cbz	r0, 8009b42 <_puts_r+0x9a>
 8009ae0:	f04f 35ff 	mov.w	r5, #4294967295
 8009ae4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ae6:	07da      	lsls	r2, r3, #31
 8009ae8:	d405      	bmi.n	8009af6 <_puts_r+0x4e>
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	059b      	lsls	r3, r3, #22
 8009aee:	d402      	bmi.n	8009af6 <_puts_r+0x4e>
 8009af0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009af2:	f000 f9ad 	bl	8009e50 <__retarget_lock_release_recursive>
 8009af6:	4628      	mov	r0, r5
 8009af8:	bd70      	pop	{r4, r5, r6, pc}
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	da04      	bge.n	8009b08 <_puts_r+0x60>
 8009afe:	69a2      	ldr	r2, [r4, #24]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	dc17      	bgt.n	8009b34 <_puts_r+0x8c>
 8009b04:	290a      	cmp	r1, #10
 8009b06:	d015      	beq.n	8009b34 <_puts_r+0x8c>
 8009b08:	6823      	ldr	r3, [r4, #0]
 8009b0a:	1c5a      	adds	r2, r3, #1
 8009b0c:	6022      	str	r2, [r4, #0]
 8009b0e:	7019      	strb	r1, [r3, #0]
 8009b10:	68a3      	ldr	r3, [r4, #8]
 8009b12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009b16:	3b01      	subs	r3, #1
 8009b18:	60a3      	str	r3, [r4, #8]
 8009b1a:	2900      	cmp	r1, #0
 8009b1c:	d1ed      	bne.n	8009afa <_puts_r+0x52>
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	da11      	bge.n	8009b46 <_puts_r+0x9e>
 8009b22:	4622      	mov	r2, r4
 8009b24:	210a      	movs	r1, #10
 8009b26:	4628      	mov	r0, r5
 8009b28:	f000 f87f 	bl	8009c2a <__swbuf_r>
 8009b2c:	3001      	adds	r0, #1
 8009b2e:	d0d7      	beq.n	8009ae0 <_puts_r+0x38>
 8009b30:	250a      	movs	r5, #10
 8009b32:	e7d7      	b.n	8009ae4 <_puts_r+0x3c>
 8009b34:	4622      	mov	r2, r4
 8009b36:	4628      	mov	r0, r5
 8009b38:	f000 f877 	bl	8009c2a <__swbuf_r>
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	d1e7      	bne.n	8009b10 <_puts_r+0x68>
 8009b40:	e7ce      	b.n	8009ae0 <_puts_r+0x38>
 8009b42:	3e01      	subs	r6, #1
 8009b44:	e7e4      	b.n	8009b10 <_puts_r+0x68>
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	1c5a      	adds	r2, r3, #1
 8009b4a:	6022      	str	r2, [r4, #0]
 8009b4c:	220a      	movs	r2, #10
 8009b4e:	701a      	strb	r2, [r3, #0]
 8009b50:	e7ee      	b.n	8009b30 <_puts_r+0x88>
	...

08009b54 <puts>:
 8009b54:	4b02      	ldr	r3, [pc, #8]	@ (8009b60 <puts+0xc>)
 8009b56:	4601      	mov	r1, r0
 8009b58:	6818      	ldr	r0, [r3, #0]
 8009b5a:	f7ff bfa5 	b.w	8009aa8 <_puts_r>
 8009b5e:	bf00      	nop
 8009b60:	2000001c 	.word	0x2000001c

08009b64 <siprintf>:
 8009b64:	b40e      	push	{r1, r2, r3}
 8009b66:	b500      	push	{lr}
 8009b68:	b09c      	sub	sp, #112	@ 0x70
 8009b6a:	ab1d      	add	r3, sp, #116	@ 0x74
 8009b6c:	9002      	str	r0, [sp, #8]
 8009b6e:	9006      	str	r0, [sp, #24]
 8009b70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b74:	4809      	ldr	r0, [pc, #36]	@ (8009b9c <siprintf+0x38>)
 8009b76:	9107      	str	r1, [sp, #28]
 8009b78:	9104      	str	r1, [sp, #16]
 8009b7a:	4909      	ldr	r1, [pc, #36]	@ (8009ba0 <siprintf+0x3c>)
 8009b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b80:	9105      	str	r1, [sp, #20]
 8009b82:	6800      	ldr	r0, [r0, #0]
 8009b84:	9301      	str	r3, [sp, #4]
 8009b86:	a902      	add	r1, sp, #8
 8009b88:	f002 fc58 	bl	800c43c <_svfiprintf_r>
 8009b8c:	9b02      	ldr	r3, [sp, #8]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	701a      	strb	r2, [r3, #0]
 8009b92:	b01c      	add	sp, #112	@ 0x70
 8009b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b98:	b003      	add	sp, #12
 8009b9a:	4770      	bx	lr
 8009b9c:	2000001c 	.word	0x2000001c
 8009ba0:	ffff0208 	.word	0xffff0208

08009ba4 <__sread>:
 8009ba4:	b510      	push	{r4, lr}
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bac:	f000 f900 	bl	8009db0 <_read_r>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	bfab      	itete	ge
 8009bb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009bb6:	89a3      	ldrhlt	r3, [r4, #12]
 8009bb8:	181b      	addge	r3, r3, r0
 8009bba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009bbe:	bfac      	ite	ge
 8009bc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009bc2:	81a3      	strhlt	r3, [r4, #12]
 8009bc4:	bd10      	pop	{r4, pc}

08009bc6 <__swrite>:
 8009bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bca:	461f      	mov	r7, r3
 8009bcc:	898b      	ldrh	r3, [r1, #12]
 8009bce:	05db      	lsls	r3, r3, #23
 8009bd0:	4605      	mov	r5, r0
 8009bd2:	460c      	mov	r4, r1
 8009bd4:	4616      	mov	r6, r2
 8009bd6:	d505      	bpl.n	8009be4 <__swrite+0x1e>
 8009bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bdc:	2302      	movs	r3, #2
 8009bde:	2200      	movs	r2, #0
 8009be0:	f000 f8d4 	bl	8009d8c <_lseek_r>
 8009be4:	89a3      	ldrh	r3, [r4, #12]
 8009be6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bee:	81a3      	strh	r3, [r4, #12]
 8009bf0:	4632      	mov	r2, r6
 8009bf2:	463b      	mov	r3, r7
 8009bf4:	4628      	mov	r0, r5
 8009bf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bfa:	f000 b8eb 	b.w	8009dd4 <_write_r>

08009bfe <__sseek>:
 8009bfe:	b510      	push	{r4, lr}
 8009c00:	460c      	mov	r4, r1
 8009c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c06:	f000 f8c1 	bl	8009d8c <_lseek_r>
 8009c0a:	1c43      	adds	r3, r0, #1
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	bf15      	itete	ne
 8009c10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009c12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009c16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009c1a:	81a3      	strheq	r3, [r4, #12]
 8009c1c:	bf18      	it	ne
 8009c1e:	81a3      	strhne	r3, [r4, #12]
 8009c20:	bd10      	pop	{r4, pc}

08009c22 <__sclose>:
 8009c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c26:	f000 b8a1 	b.w	8009d6c <_close_r>

08009c2a <__swbuf_r>:
 8009c2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2c:	460e      	mov	r6, r1
 8009c2e:	4614      	mov	r4, r2
 8009c30:	4605      	mov	r5, r0
 8009c32:	b118      	cbz	r0, 8009c3c <__swbuf_r+0x12>
 8009c34:	6a03      	ldr	r3, [r0, #32]
 8009c36:	b90b      	cbnz	r3, 8009c3c <__swbuf_r+0x12>
 8009c38:	f7ff feee 	bl	8009a18 <__sinit>
 8009c3c:	69a3      	ldr	r3, [r4, #24]
 8009c3e:	60a3      	str	r3, [r4, #8]
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	071a      	lsls	r2, r3, #28
 8009c44:	d501      	bpl.n	8009c4a <__swbuf_r+0x20>
 8009c46:	6923      	ldr	r3, [r4, #16]
 8009c48:	b943      	cbnz	r3, 8009c5c <__swbuf_r+0x32>
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	f000 f82b 	bl	8009ca8 <__swsetup_r>
 8009c52:	b118      	cbz	r0, 8009c5c <__swbuf_r+0x32>
 8009c54:	f04f 37ff 	mov.w	r7, #4294967295
 8009c58:	4638      	mov	r0, r7
 8009c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	6922      	ldr	r2, [r4, #16]
 8009c60:	1a98      	subs	r0, r3, r2
 8009c62:	6963      	ldr	r3, [r4, #20]
 8009c64:	b2f6      	uxtb	r6, r6
 8009c66:	4283      	cmp	r3, r0
 8009c68:	4637      	mov	r7, r6
 8009c6a:	dc05      	bgt.n	8009c78 <__swbuf_r+0x4e>
 8009c6c:	4621      	mov	r1, r4
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f002 fea6 	bl	800c9c0 <_fflush_r>
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d1ed      	bne.n	8009c54 <__swbuf_r+0x2a>
 8009c78:	68a3      	ldr	r3, [r4, #8]
 8009c7a:	3b01      	subs	r3, #1
 8009c7c:	60a3      	str	r3, [r4, #8]
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	1c5a      	adds	r2, r3, #1
 8009c82:	6022      	str	r2, [r4, #0]
 8009c84:	701e      	strb	r6, [r3, #0]
 8009c86:	6962      	ldr	r2, [r4, #20]
 8009c88:	1c43      	adds	r3, r0, #1
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d004      	beq.n	8009c98 <__swbuf_r+0x6e>
 8009c8e:	89a3      	ldrh	r3, [r4, #12]
 8009c90:	07db      	lsls	r3, r3, #31
 8009c92:	d5e1      	bpl.n	8009c58 <__swbuf_r+0x2e>
 8009c94:	2e0a      	cmp	r6, #10
 8009c96:	d1df      	bne.n	8009c58 <__swbuf_r+0x2e>
 8009c98:	4621      	mov	r1, r4
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	f002 fe90 	bl	800c9c0 <_fflush_r>
 8009ca0:	2800      	cmp	r0, #0
 8009ca2:	d0d9      	beq.n	8009c58 <__swbuf_r+0x2e>
 8009ca4:	e7d6      	b.n	8009c54 <__swbuf_r+0x2a>
	...

08009ca8 <__swsetup_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4b29      	ldr	r3, [pc, #164]	@ (8009d50 <__swsetup_r+0xa8>)
 8009cac:	4605      	mov	r5, r0
 8009cae:	6818      	ldr	r0, [r3, #0]
 8009cb0:	460c      	mov	r4, r1
 8009cb2:	b118      	cbz	r0, 8009cbc <__swsetup_r+0x14>
 8009cb4:	6a03      	ldr	r3, [r0, #32]
 8009cb6:	b90b      	cbnz	r3, 8009cbc <__swsetup_r+0x14>
 8009cb8:	f7ff feae 	bl	8009a18 <__sinit>
 8009cbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cc0:	0719      	lsls	r1, r3, #28
 8009cc2:	d422      	bmi.n	8009d0a <__swsetup_r+0x62>
 8009cc4:	06da      	lsls	r2, r3, #27
 8009cc6:	d407      	bmi.n	8009cd8 <__swsetup_r+0x30>
 8009cc8:	2209      	movs	r2, #9
 8009cca:	602a      	str	r2, [r5, #0]
 8009ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cd0:	81a3      	strh	r3, [r4, #12]
 8009cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd6:	e033      	b.n	8009d40 <__swsetup_r+0x98>
 8009cd8:	0758      	lsls	r0, r3, #29
 8009cda:	d512      	bpl.n	8009d02 <__swsetup_r+0x5a>
 8009cdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cde:	b141      	cbz	r1, 8009cf2 <__swsetup_r+0x4a>
 8009ce0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ce4:	4299      	cmp	r1, r3
 8009ce6:	d002      	beq.n	8009cee <__swsetup_r+0x46>
 8009ce8:	4628      	mov	r0, r5
 8009cea:	f000 ff15 	bl	800ab18 <_free_r>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cf2:	89a3      	ldrh	r3, [r4, #12]
 8009cf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cf8:	81a3      	strh	r3, [r4, #12]
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	6063      	str	r3, [r4, #4]
 8009cfe:	6923      	ldr	r3, [r4, #16]
 8009d00:	6023      	str	r3, [r4, #0]
 8009d02:	89a3      	ldrh	r3, [r4, #12]
 8009d04:	f043 0308 	orr.w	r3, r3, #8
 8009d08:	81a3      	strh	r3, [r4, #12]
 8009d0a:	6923      	ldr	r3, [r4, #16]
 8009d0c:	b94b      	cbnz	r3, 8009d22 <__swsetup_r+0x7a>
 8009d0e:	89a3      	ldrh	r3, [r4, #12]
 8009d10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d18:	d003      	beq.n	8009d22 <__swsetup_r+0x7a>
 8009d1a:	4621      	mov	r1, r4
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	f002 fe9d 	bl	800ca5c <__smakebuf_r>
 8009d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d26:	f013 0201 	ands.w	r2, r3, #1
 8009d2a:	d00a      	beq.n	8009d42 <__swsetup_r+0x9a>
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	60a2      	str	r2, [r4, #8]
 8009d30:	6962      	ldr	r2, [r4, #20]
 8009d32:	4252      	negs	r2, r2
 8009d34:	61a2      	str	r2, [r4, #24]
 8009d36:	6922      	ldr	r2, [r4, #16]
 8009d38:	b942      	cbnz	r2, 8009d4c <__swsetup_r+0xa4>
 8009d3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d3e:	d1c5      	bne.n	8009ccc <__swsetup_r+0x24>
 8009d40:	bd38      	pop	{r3, r4, r5, pc}
 8009d42:	0799      	lsls	r1, r3, #30
 8009d44:	bf58      	it	pl
 8009d46:	6962      	ldrpl	r2, [r4, #20]
 8009d48:	60a2      	str	r2, [r4, #8]
 8009d4a:	e7f4      	b.n	8009d36 <__swsetup_r+0x8e>
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	e7f7      	b.n	8009d40 <__swsetup_r+0x98>
 8009d50:	2000001c 	.word	0x2000001c

08009d54 <memset>:
 8009d54:	4402      	add	r2, r0
 8009d56:	4603      	mov	r3, r0
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d100      	bne.n	8009d5e <memset+0xa>
 8009d5c:	4770      	bx	lr
 8009d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8009d62:	e7f9      	b.n	8009d58 <memset+0x4>

08009d64 <_localeconv_r>:
 8009d64:	4800      	ldr	r0, [pc, #0]	@ (8009d68 <_localeconv_r+0x4>)
 8009d66:	4770      	bx	lr
 8009d68:	2000015c 	.word	0x2000015c

08009d6c <_close_r>:
 8009d6c:	b538      	push	{r3, r4, r5, lr}
 8009d6e:	4d06      	ldr	r5, [pc, #24]	@ (8009d88 <_close_r+0x1c>)
 8009d70:	2300      	movs	r3, #0
 8009d72:	4604      	mov	r4, r0
 8009d74:	4608      	mov	r0, r1
 8009d76:	602b      	str	r3, [r5, #0]
 8009d78:	f7f7 fe9e 	bl	8001ab8 <_close>
 8009d7c:	1c43      	adds	r3, r0, #1
 8009d7e:	d102      	bne.n	8009d86 <_close_r+0x1a>
 8009d80:	682b      	ldr	r3, [r5, #0]
 8009d82:	b103      	cbz	r3, 8009d86 <_close_r+0x1a>
 8009d84:	6023      	str	r3, [r4, #0]
 8009d86:	bd38      	pop	{r3, r4, r5, pc}
 8009d88:	20004748 	.word	0x20004748

08009d8c <_lseek_r>:
 8009d8c:	b538      	push	{r3, r4, r5, lr}
 8009d8e:	4d07      	ldr	r5, [pc, #28]	@ (8009dac <_lseek_r+0x20>)
 8009d90:	4604      	mov	r4, r0
 8009d92:	4608      	mov	r0, r1
 8009d94:	4611      	mov	r1, r2
 8009d96:	2200      	movs	r2, #0
 8009d98:	602a      	str	r2, [r5, #0]
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	f7f7 feb3 	bl	8001b06 <_lseek>
 8009da0:	1c43      	adds	r3, r0, #1
 8009da2:	d102      	bne.n	8009daa <_lseek_r+0x1e>
 8009da4:	682b      	ldr	r3, [r5, #0]
 8009da6:	b103      	cbz	r3, 8009daa <_lseek_r+0x1e>
 8009da8:	6023      	str	r3, [r4, #0]
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	20004748 	.word	0x20004748

08009db0 <_read_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	4d07      	ldr	r5, [pc, #28]	@ (8009dd0 <_read_r+0x20>)
 8009db4:	4604      	mov	r4, r0
 8009db6:	4608      	mov	r0, r1
 8009db8:	4611      	mov	r1, r2
 8009dba:	2200      	movs	r2, #0
 8009dbc:	602a      	str	r2, [r5, #0]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	f7f7 fe41 	bl	8001a46 <_read>
 8009dc4:	1c43      	adds	r3, r0, #1
 8009dc6:	d102      	bne.n	8009dce <_read_r+0x1e>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	b103      	cbz	r3, 8009dce <_read_r+0x1e>
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	20004748 	.word	0x20004748

08009dd4 <_write_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	4d07      	ldr	r5, [pc, #28]	@ (8009df4 <_write_r+0x20>)
 8009dd8:	4604      	mov	r4, r0
 8009dda:	4608      	mov	r0, r1
 8009ddc:	4611      	mov	r1, r2
 8009dde:	2200      	movs	r2, #0
 8009de0:	602a      	str	r2, [r5, #0]
 8009de2:	461a      	mov	r2, r3
 8009de4:	f7f7 fe4c 	bl	8001a80 <_write>
 8009de8:	1c43      	adds	r3, r0, #1
 8009dea:	d102      	bne.n	8009df2 <_write_r+0x1e>
 8009dec:	682b      	ldr	r3, [r5, #0]
 8009dee:	b103      	cbz	r3, 8009df2 <_write_r+0x1e>
 8009df0:	6023      	str	r3, [r4, #0]
 8009df2:	bd38      	pop	{r3, r4, r5, pc}
 8009df4:	20004748 	.word	0x20004748

08009df8 <__errno>:
 8009df8:	4b01      	ldr	r3, [pc, #4]	@ (8009e00 <__errno+0x8>)
 8009dfa:	6818      	ldr	r0, [r3, #0]
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	2000001c 	.word	0x2000001c

08009e04 <__libc_init_array>:
 8009e04:	b570      	push	{r4, r5, r6, lr}
 8009e06:	4d0d      	ldr	r5, [pc, #52]	@ (8009e3c <__libc_init_array+0x38>)
 8009e08:	4c0d      	ldr	r4, [pc, #52]	@ (8009e40 <__libc_init_array+0x3c>)
 8009e0a:	1b64      	subs	r4, r4, r5
 8009e0c:	10a4      	asrs	r4, r4, #2
 8009e0e:	2600      	movs	r6, #0
 8009e10:	42a6      	cmp	r6, r4
 8009e12:	d109      	bne.n	8009e28 <__libc_init_array+0x24>
 8009e14:	4d0b      	ldr	r5, [pc, #44]	@ (8009e44 <__libc_init_array+0x40>)
 8009e16:	4c0c      	ldr	r4, [pc, #48]	@ (8009e48 <__libc_init_array+0x44>)
 8009e18:	f003 fae0 	bl	800d3dc <_init>
 8009e1c:	1b64      	subs	r4, r4, r5
 8009e1e:	10a4      	asrs	r4, r4, #2
 8009e20:	2600      	movs	r6, #0
 8009e22:	42a6      	cmp	r6, r4
 8009e24:	d105      	bne.n	8009e32 <__libc_init_array+0x2e>
 8009e26:	bd70      	pop	{r4, r5, r6, pc}
 8009e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e2c:	4798      	blx	r3
 8009e2e:	3601      	adds	r6, #1
 8009e30:	e7ee      	b.n	8009e10 <__libc_init_array+0xc>
 8009e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e36:	4798      	blx	r3
 8009e38:	3601      	adds	r6, #1
 8009e3a:	e7f2      	b.n	8009e22 <__libc_init_array+0x1e>
 8009e3c:	0800d9d8 	.word	0x0800d9d8
 8009e40:	0800d9d8 	.word	0x0800d9d8
 8009e44:	0800d9d8 	.word	0x0800d9d8
 8009e48:	0800d9dc 	.word	0x0800d9dc

08009e4c <__retarget_lock_init_recursive>:
 8009e4c:	4770      	bx	lr

08009e4e <__retarget_lock_acquire_recursive>:
 8009e4e:	4770      	bx	lr

08009e50 <__retarget_lock_release_recursive>:
 8009e50:	4770      	bx	lr

08009e52 <memcpy>:
 8009e52:	440a      	add	r2, r1
 8009e54:	4291      	cmp	r1, r2
 8009e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e5a:	d100      	bne.n	8009e5e <memcpy+0xc>
 8009e5c:	4770      	bx	lr
 8009e5e:	b510      	push	{r4, lr}
 8009e60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e68:	4291      	cmp	r1, r2
 8009e6a:	d1f9      	bne.n	8009e60 <memcpy+0xe>
 8009e6c:	bd10      	pop	{r4, pc}
	...

08009e70 <nanf>:
 8009e70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009e78 <nanf+0x8>
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop
 8009e78:	7fc00000 	.word	0x7fc00000

08009e7c <quorem>:
 8009e7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e80:	6903      	ldr	r3, [r0, #16]
 8009e82:	690c      	ldr	r4, [r1, #16]
 8009e84:	42a3      	cmp	r3, r4
 8009e86:	4607      	mov	r7, r0
 8009e88:	db7e      	blt.n	8009f88 <quorem+0x10c>
 8009e8a:	3c01      	subs	r4, #1
 8009e8c:	f101 0814 	add.w	r8, r1, #20
 8009e90:	00a3      	lsls	r3, r4, #2
 8009e92:	f100 0514 	add.w	r5, r0, #20
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e9c:	9301      	str	r3, [sp, #4]
 8009e9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ea2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009eae:	fbb2 f6f3 	udiv	r6, r2, r3
 8009eb2:	d32e      	bcc.n	8009f12 <quorem+0x96>
 8009eb4:	f04f 0a00 	mov.w	sl, #0
 8009eb8:	46c4      	mov	ip, r8
 8009eba:	46ae      	mov	lr, r5
 8009ebc:	46d3      	mov	fp, sl
 8009ebe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ec2:	b298      	uxth	r0, r3
 8009ec4:	fb06 a000 	mla	r0, r6, r0, sl
 8009ec8:	0c02      	lsrs	r2, r0, #16
 8009eca:	0c1b      	lsrs	r3, r3, #16
 8009ecc:	fb06 2303 	mla	r3, r6, r3, r2
 8009ed0:	f8de 2000 	ldr.w	r2, [lr]
 8009ed4:	b280      	uxth	r0, r0
 8009ed6:	b292      	uxth	r2, r2
 8009ed8:	1a12      	subs	r2, r2, r0
 8009eda:	445a      	add	r2, fp
 8009edc:	f8de 0000 	ldr.w	r0, [lr]
 8009ee0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009eea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009eee:	b292      	uxth	r2, r2
 8009ef0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009ef4:	45e1      	cmp	r9, ip
 8009ef6:	f84e 2b04 	str.w	r2, [lr], #4
 8009efa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009efe:	d2de      	bcs.n	8009ebe <quorem+0x42>
 8009f00:	9b00      	ldr	r3, [sp, #0]
 8009f02:	58eb      	ldr	r3, [r5, r3]
 8009f04:	b92b      	cbnz	r3, 8009f12 <quorem+0x96>
 8009f06:	9b01      	ldr	r3, [sp, #4]
 8009f08:	3b04      	subs	r3, #4
 8009f0a:	429d      	cmp	r5, r3
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	d32f      	bcc.n	8009f70 <quorem+0xf4>
 8009f10:	613c      	str	r4, [r7, #16]
 8009f12:	4638      	mov	r0, r7
 8009f14:	f001 f9c4 	bl	800b2a0 <__mcmp>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	db25      	blt.n	8009f68 <quorem+0xec>
 8009f1c:	4629      	mov	r1, r5
 8009f1e:	2000      	movs	r0, #0
 8009f20:	f858 2b04 	ldr.w	r2, [r8], #4
 8009f24:	f8d1 c000 	ldr.w	ip, [r1]
 8009f28:	fa1f fe82 	uxth.w	lr, r2
 8009f2c:	fa1f f38c 	uxth.w	r3, ip
 8009f30:	eba3 030e 	sub.w	r3, r3, lr
 8009f34:	4403      	add	r3, r0
 8009f36:	0c12      	lsrs	r2, r2, #16
 8009f38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009f3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f46:	45c1      	cmp	r9, r8
 8009f48:	f841 3b04 	str.w	r3, [r1], #4
 8009f4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009f50:	d2e6      	bcs.n	8009f20 <quorem+0xa4>
 8009f52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f5a:	b922      	cbnz	r2, 8009f66 <quorem+0xea>
 8009f5c:	3b04      	subs	r3, #4
 8009f5e:	429d      	cmp	r5, r3
 8009f60:	461a      	mov	r2, r3
 8009f62:	d30b      	bcc.n	8009f7c <quorem+0x100>
 8009f64:	613c      	str	r4, [r7, #16]
 8009f66:	3601      	adds	r6, #1
 8009f68:	4630      	mov	r0, r6
 8009f6a:	b003      	add	sp, #12
 8009f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f70:	6812      	ldr	r2, [r2, #0]
 8009f72:	3b04      	subs	r3, #4
 8009f74:	2a00      	cmp	r2, #0
 8009f76:	d1cb      	bne.n	8009f10 <quorem+0x94>
 8009f78:	3c01      	subs	r4, #1
 8009f7a:	e7c6      	b.n	8009f0a <quorem+0x8e>
 8009f7c:	6812      	ldr	r2, [r2, #0]
 8009f7e:	3b04      	subs	r3, #4
 8009f80:	2a00      	cmp	r2, #0
 8009f82:	d1ef      	bne.n	8009f64 <quorem+0xe8>
 8009f84:	3c01      	subs	r4, #1
 8009f86:	e7ea      	b.n	8009f5e <quorem+0xe2>
 8009f88:	2000      	movs	r0, #0
 8009f8a:	e7ee      	b.n	8009f6a <quorem+0xee>
 8009f8c:	0000      	movs	r0, r0
	...

08009f90 <_dtoa_r>:
 8009f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f94:	69c7      	ldr	r7, [r0, #28]
 8009f96:	b099      	sub	sp, #100	@ 0x64
 8009f98:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009f9c:	ec55 4b10 	vmov	r4, r5, d0
 8009fa0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009fa2:	9109      	str	r1, [sp, #36]	@ 0x24
 8009fa4:	4683      	mov	fp, r0
 8009fa6:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fa8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009faa:	b97f      	cbnz	r7, 8009fcc <_dtoa_r+0x3c>
 8009fac:	2010      	movs	r0, #16
 8009fae:	f000 fdfd 	bl	800abac <malloc>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	f8cb 001c 	str.w	r0, [fp, #28]
 8009fb8:	b920      	cbnz	r0, 8009fc4 <_dtoa_r+0x34>
 8009fba:	4ba7      	ldr	r3, [pc, #668]	@ (800a258 <_dtoa_r+0x2c8>)
 8009fbc:	21ef      	movs	r1, #239	@ 0xef
 8009fbe:	48a7      	ldr	r0, [pc, #668]	@ (800a25c <_dtoa_r+0x2cc>)
 8009fc0:	f002 fdee 	bl	800cba0 <__assert_func>
 8009fc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009fc8:	6007      	str	r7, [r0, #0]
 8009fca:	60c7      	str	r7, [r0, #12]
 8009fcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009fd0:	6819      	ldr	r1, [r3, #0]
 8009fd2:	b159      	cbz	r1, 8009fec <_dtoa_r+0x5c>
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	604a      	str	r2, [r1, #4]
 8009fd8:	2301      	movs	r3, #1
 8009fda:	4093      	lsls	r3, r2
 8009fdc:	608b      	str	r3, [r1, #8]
 8009fde:	4658      	mov	r0, fp
 8009fe0:	f000 feda 	bl	800ad98 <_Bfree>
 8009fe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	601a      	str	r2, [r3, #0]
 8009fec:	1e2b      	subs	r3, r5, #0
 8009fee:	bfb9      	ittee	lt
 8009ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009ff4:	9303      	strlt	r3, [sp, #12]
 8009ff6:	2300      	movge	r3, #0
 8009ff8:	6033      	strge	r3, [r6, #0]
 8009ffa:	9f03      	ldr	r7, [sp, #12]
 8009ffc:	4b98      	ldr	r3, [pc, #608]	@ (800a260 <_dtoa_r+0x2d0>)
 8009ffe:	bfbc      	itt	lt
 800a000:	2201      	movlt	r2, #1
 800a002:	6032      	strlt	r2, [r6, #0]
 800a004:	43bb      	bics	r3, r7
 800a006:	d112      	bne.n	800a02e <_dtoa_r+0x9e>
 800a008:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a00a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a00e:	6013      	str	r3, [r2, #0]
 800a010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a014:	4323      	orrs	r3, r4
 800a016:	f000 854d 	beq.w	800aab4 <_dtoa_r+0xb24>
 800a01a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a01c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a274 <_dtoa_r+0x2e4>
 800a020:	2b00      	cmp	r3, #0
 800a022:	f000 854f 	beq.w	800aac4 <_dtoa_r+0xb34>
 800a026:	f10a 0303 	add.w	r3, sl, #3
 800a02a:	f000 bd49 	b.w	800aac0 <_dtoa_r+0xb30>
 800a02e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a032:	2200      	movs	r2, #0
 800a034:	ec51 0b17 	vmov	r0, r1, d7
 800a038:	2300      	movs	r3, #0
 800a03a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a03e:	f7f6 fd6b 	bl	8000b18 <__aeabi_dcmpeq>
 800a042:	4680      	mov	r8, r0
 800a044:	b158      	cbz	r0, 800a05e <_dtoa_r+0xce>
 800a046:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a048:	2301      	movs	r3, #1
 800a04a:	6013      	str	r3, [r2, #0]
 800a04c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a04e:	b113      	cbz	r3, 800a056 <_dtoa_r+0xc6>
 800a050:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a052:	4b84      	ldr	r3, [pc, #528]	@ (800a264 <_dtoa_r+0x2d4>)
 800a054:	6013      	str	r3, [r2, #0]
 800a056:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a278 <_dtoa_r+0x2e8>
 800a05a:	f000 bd33 	b.w	800aac4 <_dtoa_r+0xb34>
 800a05e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a062:	aa16      	add	r2, sp, #88	@ 0x58
 800a064:	a917      	add	r1, sp, #92	@ 0x5c
 800a066:	4658      	mov	r0, fp
 800a068:	f001 fa3a 	bl	800b4e0 <__d2b>
 800a06c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a070:	4681      	mov	r9, r0
 800a072:	2e00      	cmp	r6, #0
 800a074:	d077      	beq.n	800a166 <_dtoa_r+0x1d6>
 800a076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a078:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a07c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a08c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a090:	4619      	mov	r1, r3
 800a092:	2200      	movs	r2, #0
 800a094:	4b74      	ldr	r3, [pc, #464]	@ (800a268 <_dtoa_r+0x2d8>)
 800a096:	f7f6 f91f 	bl	80002d8 <__aeabi_dsub>
 800a09a:	a369      	add	r3, pc, #420	@ (adr r3, 800a240 <_dtoa_r+0x2b0>)
 800a09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a0:	f7f6 fad2 	bl	8000648 <__aeabi_dmul>
 800a0a4:	a368      	add	r3, pc, #416	@ (adr r3, 800a248 <_dtoa_r+0x2b8>)
 800a0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0aa:	f7f6 f917 	bl	80002dc <__adddf3>
 800a0ae:	4604      	mov	r4, r0
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	460d      	mov	r5, r1
 800a0b4:	f7f6 fa5e 	bl	8000574 <__aeabi_i2d>
 800a0b8:	a365      	add	r3, pc, #404	@ (adr r3, 800a250 <_dtoa_r+0x2c0>)
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	f7f6 fac3 	bl	8000648 <__aeabi_dmul>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	f7f6 f907 	bl	80002dc <__adddf3>
 800a0ce:	4604      	mov	r4, r0
 800a0d0:	460d      	mov	r5, r1
 800a0d2:	f7f6 fd69 	bl	8000ba8 <__aeabi_d2iz>
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	4607      	mov	r7, r0
 800a0da:	2300      	movs	r3, #0
 800a0dc:	4620      	mov	r0, r4
 800a0de:	4629      	mov	r1, r5
 800a0e0:	f7f6 fd24 	bl	8000b2c <__aeabi_dcmplt>
 800a0e4:	b140      	cbz	r0, 800a0f8 <_dtoa_r+0x168>
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	f7f6 fa44 	bl	8000574 <__aeabi_i2d>
 800a0ec:	4622      	mov	r2, r4
 800a0ee:	462b      	mov	r3, r5
 800a0f0:	f7f6 fd12 	bl	8000b18 <__aeabi_dcmpeq>
 800a0f4:	b900      	cbnz	r0, 800a0f8 <_dtoa_r+0x168>
 800a0f6:	3f01      	subs	r7, #1
 800a0f8:	2f16      	cmp	r7, #22
 800a0fa:	d851      	bhi.n	800a1a0 <_dtoa_r+0x210>
 800a0fc:	4b5b      	ldr	r3, [pc, #364]	@ (800a26c <_dtoa_r+0x2dc>)
 800a0fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a10a:	f7f6 fd0f 	bl	8000b2c <__aeabi_dcmplt>
 800a10e:	2800      	cmp	r0, #0
 800a110:	d048      	beq.n	800a1a4 <_dtoa_r+0x214>
 800a112:	3f01      	subs	r7, #1
 800a114:	2300      	movs	r3, #0
 800a116:	9312      	str	r3, [sp, #72]	@ 0x48
 800a118:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a11a:	1b9b      	subs	r3, r3, r6
 800a11c:	1e5a      	subs	r2, r3, #1
 800a11e:	bf44      	itt	mi
 800a120:	f1c3 0801 	rsbmi	r8, r3, #1
 800a124:	2300      	movmi	r3, #0
 800a126:	9208      	str	r2, [sp, #32]
 800a128:	bf54      	ite	pl
 800a12a:	f04f 0800 	movpl.w	r8, #0
 800a12e:	9308      	strmi	r3, [sp, #32]
 800a130:	2f00      	cmp	r7, #0
 800a132:	db39      	blt.n	800a1a8 <_dtoa_r+0x218>
 800a134:	9b08      	ldr	r3, [sp, #32]
 800a136:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a138:	443b      	add	r3, r7
 800a13a:	9308      	str	r3, [sp, #32]
 800a13c:	2300      	movs	r3, #0
 800a13e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a142:	2b09      	cmp	r3, #9
 800a144:	d864      	bhi.n	800a210 <_dtoa_r+0x280>
 800a146:	2b05      	cmp	r3, #5
 800a148:	bfc4      	itt	gt
 800a14a:	3b04      	subgt	r3, #4
 800a14c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a150:	f1a3 0302 	sub.w	r3, r3, #2
 800a154:	bfcc      	ite	gt
 800a156:	2400      	movgt	r4, #0
 800a158:	2401      	movle	r4, #1
 800a15a:	2b03      	cmp	r3, #3
 800a15c:	d863      	bhi.n	800a226 <_dtoa_r+0x296>
 800a15e:	e8df f003 	tbb	[pc, r3]
 800a162:	372a      	.short	0x372a
 800a164:	5535      	.short	0x5535
 800a166:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a16a:	441e      	add	r6, r3
 800a16c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a170:	2b20      	cmp	r3, #32
 800a172:	bfc1      	itttt	gt
 800a174:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a178:	409f      	lslgt	r7, r3
 800a17a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a17e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a182:	bfd6      	itet	le
 800a184:	f1c3 0320 	rsble	r3, r3, #32
 800a188:	ea47 0003 	orrgt.w	r0, r7, r3
 800a18c:	fa04 f003 	lslle.w	r0, r4, r3
 800a190:	f7f6 f9e0 	bl	8000554 <__aeabi_ui2d>
 800a194:	2201      	movs	r2, #1
 800a196:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a19a:	3e01      	subs	r6, #1
 800a19c:	9214      	str	r2, [sp, #80]	@ 0x50
 800a19e:	e777      	b.n	800a090 <_dtoa_r+0x100>
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	e7b8      	b.n	800a116 <_dtoa_r+0x186>
 800a1a4:	9012      	str	r0, [sp, #72]	@ 0x48
 800a1a6:	e7b7      	b.n	800a118 <_dtoa_r+0x188>
 800a1a8:	427b      	negs	r3, r7
 800a1aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	eba8 0807 	sub.w	r8, r8, r7
 800a1b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a1b4:	e7c4      	b.n	800a140 <_dtoa_r+0x1b0>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	dc35      	bgt.n	800a22c <_dtoa_r+0x29c>
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	9307      	str	r3, [sp, #28]
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a1ca:	e00b      	b.n	800a1e4 <_dtoa_r+0x254>
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	e7f3      	b.n	800a1b8 <_dtoa_r+0x228>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1d6:	18fb      	adds	r3, r7, r3
 800a1d8:	9300      	str	r3, [sp, #0]
 800a1da:	3301      	adds	r3, #1
 800a1dc:	2b01      	cmp	r3, #1
 800a1de:	9307      	str	r3, [sp, #28]
 800a1e0:	bfb8      	it	lt
 800a1e2:	2301      	movlt	r3, #1
 800a1e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	2204      	movs	r2, #4
 800a1ec:	f102 0514 	add.w	r5, r2, #20
 800a1f0:	429d      	cmp	r5, r3
 800a1f2:	d91f      	bls.n	800a234 <_dtoa_r+0x2a4>
 800a1f4:	6041      	str	r1, [r0, #4]
 800a1f6:	4658      	mov	r0, fp
 800a1f8:	f000 fd8e 	bl	800ad18 <_Balloc>
 800a1fc:	4682      	mov	sl, r0
 800a1fe:	2800      	cmp	r0, #0
 800a200:	d13c      	bne.n	800a27c <_dtoa_r+0x2ec>
 800a202:	4b1b      	ldr	r3, [pc, #108]	@ (800a270 <_dtoa_r+0x2e0>)
 800a204:	4602      	mov	r2, r0
 800a206:	f240 11af 	movw	r1, #431	@ 0x1af
 800a20a:	e6d8      	b.n	8009fbe <_dtoa_r+0x2e>
 800a20c:	2301      	movs	r3, #1
 800a20e:	e7e0      	b.n	800a1d2 <_dtoa_r+0x242>
 800a210:	2401      	movs	r4, #1
 800a212:	2300      	movs	r3, #0
 800a214:	9309      	str	r3, [sp, #36]	@ 0x24
 800a216:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a218:	f04f 33ff 	mov.w	r3, #4294967295
 800a21c:	9300      	str	r3, [sp, #0]
 800a21e:	9307      	str	r3, [sp, #28]
 800a220:	2200      	movs	r2, #0
 800a222:	2312      	movs	r3, #18
 800a224:	e7d0      	b.n	800a1c8 <_dtoa_r+0x238>
 800a226:	2301      	movs	r3, #1
 800a228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a22a:	e7f5      	b.n	800a218 <_dtoa_r+0x288>
 800a22c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	9307      	str	r3, [sp, #28]
 800a232:	e7d7      	b.n	800a1e4 <_dtoa_r+0x254>
 800a234:	3101      	adds	r1, #1
 800a236:	0052      	lsls	r2, r2, #1
 800a238:	e7d8      	b.n	800a1ec <_dtoa_r+0x25c>
 800a23a:	bf00      	nop
 800a23c:	f3af 8000 	nop.w
 800a240:	636f4361 	.word	0x636f4361
 800a244:	3fd287a7 	.word	0x3fd287a7
 800a248:	8b60c8b3 	.word	0x8b60c8b3
 800a24c:	3fc68a28 	.word	0x3fc68a28
 800a250:	509f79fb 	.word	0x509f79fb
 800a254:	3fd34413 	.word	0x3fd34413
 800a258:	0800d5e6 	.word	0x0800d5e6
 800a25c:	0800d5fd 	.word	0x0800d5fd
 800a260:	7ff00000 	.word	0x7ff00000
 800a264:	0800d5b1 	.word	0x0800d5b1
 800a268:	3ff80000 	.word	0x3ff80000
 800a26c:	0800d6f8 	.word	0x0800d6f8
 800a270:	0800d655 	.word	0x0800d655
 800a274:	0800d5e2 	.word	0x0800d5e2
 800a278:	0800d5b0 	.word	0x0800d5b0
 800a27c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a280:	6018      	str	r0, [r3, #0]
 800a282:	9b07      	ldr	r3, [sp, #28]
 800a284:	2b0e      	cmp	r3, #14
 800a286:	f200 80a4 	bhi.w	800a3d2 <_dtoa_r+0x442>
 800a28a:	2c00      	cmp	r4, #0
 800a28c:	f000 80a1 	beq.w	800a3d2 <_dtoa_r+0x442>
 800a290:	2f00      	cmp	r7, #0
 800a292:	dd33      	ble.n	800a2fc <_dtoa_r+0x36c>
 800a294:	4bad      	ldr	r3, [pc, #692]	@ (800a54c <_dtoa_r+0x5bc>)
 800a296:	f007 020f 	and.w	r2, r7, #15
 800a29a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a29e:	ed93 7b00 	vldr	d7, [r3]
 800a2a2:	05f8      	lsls	r0, r7, #23
 800a2a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a2a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a2ac:	d516      	bpl.n	800a2dc <_dtoa_r+0x34c>
 800a2ae:	4ba8      	ldr	r3, [pc, #672]	@ (800a550 <_dtoa_r+0x5c0>)
 800a2b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a2b8:	f7f6 faf0 	bl	800089c <__aeabi_ddiv>
 800a2bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2c0:	f004 040f 	and.w	r4, r4, #15
 800a2c4:	2603      	movs	r6, #3
 800a2c6:	4da2      	ldr	r5, [pc, #648]	@ (800a550 <_dtoa_r+0x5c0>)
 800a2c8:	b954      	cbnz	r4, 800a2e0 <_dtoa_r+0x350>
 800a2ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2d2:	f7f6 fae3 	bl	800089c <__aeabi_ddiv>
 800a2d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2da:	e028      	b.n	800a32e <_dtoa_r+0x39e>
 800a2dc:	2602      	movs	r6, #2
 800a2de:	e7f2      	b.n	800a2c6 <_dtoa_r+0x336>
 800a2e0:	07e1      	lsls	r1, r4, #31
 800a2e2:	d508      	bpl.n	800a2f6 <_dtoa_r+0x366>
 800a2e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a2ec:	f7f6 f9ac 	bl	8000648 <__aeabi_dmul>
 800a2f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2f4:	3601      	adds	r6, #1
 800a2f6:	1064      	asrs	r4, r4, #1
 800a2f8:	3508      	adds	r5, #8
 800a2fa:	e7e5      	b.n	800a2c8 <_dtoa_r+0x338>
 800a2fc:	f000 80d2 	beq.w	800a4a4 <_dtoa_r+0x514>
 800a300:	427c      	negs	r4, r7
 800a302:	4b92      	ldr	r3, [pc, #584]	@ (800a54c <_dtoa_r+0x5bc>)
 800a304:	4d92      	ldr	r5, [pc, #584]	@ (800a550 <_dtoa_r+0x5c0>)
 800a306:	f004 020f 	and.w	r2, r4, #15
 800a30a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a316:	f7f6 f997 	bl	8000648 <__aeabi_dmul>
 800a31a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a31e:	1124      	asrs	r4, r4, #4
 800a320:	2300      	movs	r3, #0
 800a322:	2602      	movs	r6, #2
 800a324:	2c00      	cmp	r4, #0
 800a326:	f040 80b2 	bne.w	800a48e <_dtoa_r+0x4fe>
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1d3      	bne.n	800a2d6 <_dtoa_r+0x346>
 800a32e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a330:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	f000 80b7 	beq.w	800a4a8 <_dtoa_r+0x518>
 800a33a:	4b86      	ldr	r3, [pc, #536]	@ (800a554 <_dtoa_r+0x5c4>)
 800a33c:	2200      	movs	r2, #0
 800a33e:	4620      	mov	r0, r4
 800a340:	4629      	mov	r1, r5
 800a342:	f7f6 fbf3 	bl	8000b2c <__aeabi_dcmplt>
 800a346:	2800      	cmp	r0, #0
 800a348:	f000 80ae 	beq.w	800a4a8 <_dtoa_r+0x518>
 800a34c:	9b07      	ldr	r3, [sp, #28]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	f000 80aa 	beq.w	800a4a8 <_dtoa_r+0x518>
 800a354:	9b00      	ldr	r3, [sp, #0]
 800a356:	2b00      	cmp	r3, #0
 800a358:	dd37      	ble.n	800a3ca <_dtoa_r+0x43a>
 800a35a:	1e7b      	subs	r3, r7, #1
 800a35c:	9304      	str	r3, [sp, #16]
 800a35e:	4620      	mov	r0, r4
 800a360:	4b7d      	ldr	r3, [pc, #500]	@ (800a558 <_dtoa_r+0x5c8>)
 800a362:	2200      	movs	r2, #0
 800a364:	4629      	mov	r1, r5
 800a366:	f7f6 f96f 	bl	8000648 <__aeabi_dmul>
 800a36a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a36e:	9c00      	ldr	r4, [sp, #0]
 800a370:	3601      	adds	r6, #1
 800a372:	4630      	mov	r0, r6
 800a374:	f7f6 f8fe 	bl	8000574 <__aeabi_i2d>
 800a378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a37c:	f7f6 f964 	bl	8000648 <__aeabi_dmul>
 800a380:	4b76      	ldr	r3, [pc, #472]	@ (800a55c <_dtoa_r+0x5cc>)
 800a382:	2200      	movs	r2, #0
 800a384:	f7f5 ffaa 	bl	80002dc <__adddf3>
 800a388:	4605      	mov	r5, r0
 800a38a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a38e:	2c00      	cmp	r4, #0
 800a390:	f040 808d 	bne.w	800a4ae <_dtoa_r+0x51e>
 800a394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a398:	4b71      	ldr	r3, [pc, #452]	@ (800a560 <_dtoa_r+0x5d0>)
 800a39a:	2200      	movs	r2, #0
 800a39c:	f7f5 ff9c 	bl	80002d8 <__aeabi_dsub>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a3a8:	462a      	mov	r2, r5
 800a3aa:	4633      	mov	r3, r6
 800a3ac:	f7f6 fbdc 	bl	8000b68 <__aeabi_dcmpgt>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	f040 828b 	bne.w	800a8cc <_dtoa_r+0x93c>
 800a3b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3ba:	462a      	mov	r2, r5
 800a3bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a3c0:	f7f6 fbb4 	bl	8000b2c <__aeabi_dcmplt>
 800a3c4:	2800      	cmp	r0, #0
 800a3c6:	f040 8128 	bne.w	800a61a <_dtoa_r+0x68a>
 800a3ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a3ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a3d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f2c0 815a 	blt.w	800a68e <_dtoa_r+0x6fe>
 800a3da:	2f0e      	cmp	r7, #14
 800a3dc:	f300 8157 	bgt.w	800a68e <_dtoa_r+0x6fe>
 800a3e0:	4b5a      	ldr	r3, [pc, #360]	@ (800a54c <_dtoa_r+0x5bc>)
 800a3e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a3e6:	ed93 7b00 	vldr	d7, [r3]
 800a3ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	ed8d 7b00 	vstr	d7, [sp]
 800a3f2:	da03      	bge.n	800a3fc <_dtoa_r+0x46c>
 800a3f4:	9b07      	ldr	r3, [sp, #28]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	f340 8101 	ble.w	800a5fe <_dtoa_r+0x66e>
 800a3fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a400:	4656      	mov	r6, sl
 800a402:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a406:	4620      	mov	r0, r4
 800a408:	4629      	mov	r1, r5
 800a40a:	f7f6 fa47 	bl	800089c <__aeabi_ddiv>
 800a40e:	f7f6 fbcb 	bl	8000ba8 <__aeabi_d2iz>
 800a412:	4680      	mov	r8, r0
 800a414:	f7f6 f8ae 	bl	8000574 <__aeabi_i2d>
 800a418:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a41c:	f7f6 f914 	bl	8000648 <__aeabi_dmul>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	4620      	mov	r0, r4
 800a426:	4629      	mov	r1, r5
 800a428:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a42c:	f7f5 ff54 	bl	80002d8 <__aeabi_dsub>
 800a430:	f806 4b01 	strb.w	r4, [r6], #1
 800a434:	9d07      	ldr	r5, [sp, #28]
 800a436:	eba6 040a 	sub.w	r4, r6, sl
 800a43a:	42a5      	cmp	r5, r4
 800a43c:	4602      	mov	r2, r0
 800a43e:	460b      	mov	r3, r1
 800a440:	f040 8117 	bne.w	800a672 <_dtoa_r+0x6e2>
 800a444:	f7f5 ff4a 	bl	80002dc <__adddf3>
 800a448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a44c:	4604      	mov	r4, r0
 800a44e:	460d      	mov	r5, r1
 800a450:	f7f6 fb8a 	bl	8000b68 <__aeabi_dcmpgt>
 800a454:	2800      	cmp	r0, #0
 800a456:	f040 80f9 	bne.w	800a64c <_dtoa_r+0x6bc>
 800a45a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a45e:	4620      	mov	r0, r4
 800a460:	4629      	mov	r1, r5
 800a462:	f7f6 fb59 	bl	8000b18 <__aeabi_dcmpeq>
 800a466:	b118      	cbz	r0, 800a470 <_dtoa_r+0x4e0>
 800a468:	f018 0f01 	tst.w	r8, #1
 800a46c:	f040 80ee 	bne.w	800a64c <_dtoa_r+0x6bc>
 800a470:	4649      	mov	r1, r9
 800a472:	4658      	mov	r0, fp
 800a474:	f000 fc90 	bl	800ad98 <_Bfree>
 800a478:	2300      	movs	r3, #0
 800a47a:	7033      	strb	r3, [r6, #0]
 800a47c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a47e:	3701      	adds	r7, #1
 800a480:	601f      	str	r7, [r3, #0]
 800a482:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a484:	2b00      	cmp	r3, #0
 800a486:	f000 831d 	beq.w	800aac4 <_dtoa_r+0xb34>
 800a48a:	601e      	str	r6, [r3, #0]
 800a48c:	e31a      	b.n	800aac4 <_dtoa_r+0xb34>
 800a48e:	07e2      	lsls	r2, r4, #31
 800a490:	d505      	bpl.n	800a49e <_dtoa_r+0x50e>
 800a492:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a496:	f7f6 f8d7 	bl	8000648 <__aeabi_dmul>
 800a49a:	3601      	adds	r6, #1
 800a49c:	2301      	movs	r3, #1
 800a49e:	1064      	asrs	r4, r4, #1
 800a4a0:	3508      	adds	r5, #8
 800a4a2:	e73f      	b.n	800a324 <_dtoa_r+0x394>
 800a4a4:	2602      	movs	r6, #2
 800a4a6:	e742      	b.n	800a32e <_dtoa_r+0x39e>
 800a4a8:	9c07      	ldr	r4, [sp, #28]
 800a4aa:	9704      	str	r7, [sp, #16]
 800a4ac:	e761      	b.n	800a372 <_dtoa_r+0x3e2>
 800a4ae:	4b27      	ldr	r3, [pc, #156]	@ (800a54c <_dtoa_r+0x5bc>)
 800a4b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a4b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a4ba:	4454      	add	r4, sl
 800a4bc:	2900      	cmp	r1, #0
 800a4be:	d053      	beq.n	800a568 <_dtoa_r+0x5d8>
 800a4c0:	4928      	ldr	r1, [pc, #160]	@ (800a564 <_dtoa_r+0x5d4>)
 800a4c2:	2000      	movs	r0, #0
 800a4c4:	f7f6 f9ea 	bl	800089c <__aeabi_ddiv>
 800a4c8:	4633      	mov	r3, r6
 800a4ca:	462a      	mov	r2, r5
 800a4cc:	f7f5 ff04 	bl	80002d8 <__aeabi_dsub>
 800a4d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a4d4:	4656      	mov	r6, sl
 800a4d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4da:	f7f6 fb65 	bl	8000ba8 <__aeabi_d2iz>
 800a4de:	4605      	mov	r5, r0
 800a4e0:	f7f6 f848 	bl	8000574 <__aeabi_i2d>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4ec:	f7f5 fef4 	bl	80002d8 <__aeabi_dsub>
 800a4f0:	3530      	adds	r5, #48	@ 0x30
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a4fa:	f806 5b01 	strb.w	r5, [r6], #1
 800a4fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a502:	f7f6 fb13 	bl	8000b2c <__aeabi_dcmplt>
 800a506:	2800      	cmp	r0, #0
 800a508:	d171      	bne.n	800a5ee <_dtoa_r+0x65e>
 800a50a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a50e:	4911      	ldr	r1, [pc, #68]	@ (800a554 <_dtoa_r+0x5c4>)
 800a510:	2000      	movs	r0, #0
 800a512:	f7f5 fee1 	bl	80002d8 <__aeabi_dsub>
 800a516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a51a:	f7f6 fb07 	bl	8000b2c <__aeabi_dcmplt>
 800a51e:	2800      	cmp	r0, #0
 800a520:	f040 8095 	bne.w	800a64e <_dtoa_r+0x6be>
 800a524:	42a6      	cmp	r6, r4
 800a526:	f43f af50 	beq.w	800a3ca <_dtoa_r+0x43a>
 800a52a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a52e:	4b0a      	ldr	r3, [pc, #40]	@ (800a558 <_dtoa_r+0x5c8>)
 800a530:	2200      	movs	r2, #0
 800a532:	f7f6 f889 	bl	8000648 <__aeabi_dmul>
 800a536:	4b08      	ldr	r3, [pc, #32]	@ (800a558 <_dtoa_r+0x5c8>)
 800a538:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a53c:	2200      	movs	r2, #0
 800a53e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a542:	f7f6 f881 	bl	8000648 <__aeabi_dmul>
 800a546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a54a:	e7c4      	b.n	800a4d6 <_dtoa_r+0x546>
 800a54c:	0800d6f8 	.word	0x0800d6f8
 800a550:	0800d6d0 	.word	0x0800d6d0
 800a554:	3ff00000 	.word	0x3ff00000
 800a558:	40240000 	.word	0x40240000
 800a55c:	401c0000 	.word	0x401c0000
 800a560:	40140000 	.word	0x40140000
 800a564:	3fe00000 	.word	0x3fe00000
 800a568:	4631      	mov	r1, r6
 800a56a:	4628      	mov	r0, r5
 800a56c:	f7f6 f86c 	bl	8000648 <__aeabi_dmul>
 800a570:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a574:	9415      	str	r4, [sp, #84]	@ 0x54
 800a576:	4656      	mov	r6, sl
 800a578:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a57c:	f7f6 fb14 	bl	8000ba8 <__aeabi_d2iz>
 800a580:	4605      	mov	r5, r0
 800a582:	f7f5 fff7 	bl	8000574 <__aeabi_i2d>
 800a586:	4602      	mov	r2, r0
 800a588:	460b      	mov	r3, r1
 800a58a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a58e:	f7f5 fea3 	bl	80002d8 <__aeabi_dsub>
 800a592:	3530      	adds	r5, #48	@ 0x30
 800a594:	f806 5b01 	strb.w	r5, [r6], #1
 800a598:	4602      	mov	r2, r0
 800a59a:	460b      	mov	r3, r1
 800a59c:	42a6      	cmp	r6, r4
 800a59e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a5a2:	f04f 0200 	mov.w	r2, #0
 800a5a6:	d124      	bne.n	800a5f2 <_dtoa_r+0x662>
 800a5a8:	4bac      	ldr	r3, [pc, #688]	@ (800a85c <_dtoa_r+0x8cc>)
 800a5aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a5ae:	f7f5 fe95 	bl	80002dc <__adddf3>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5ba:	f7f6 fad5 	bl	8000b68 <__aeabi_dcmpgt>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	d145      	bne.n	800a64e <_dtoa_r+0x6be>
 800a5c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a5c6:	49a5      	ldr	r1, [pc, #660]	@ (800a85c <_dtoa_r+0x8cc>)
 800a5c8:	2000      	movs	r0, #0
 800a5ca:	f7f5 fe85 	bl	80002d8 <__aeabi_dsub>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5d6:	f7f6 faa9 	bl	8000b2c <__aeabi_dcmplt>
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	f43f aef5 	beq.w	800a3ca <_dtoa_r+0x43a>
 800a5e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a5e2:	1e73      	subs	r3, r6, #1
 800a5e4:	9315      	str	r3, [sp, #84]	@ 0x54
 800a5e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a5ea:	2b30      	cmp	r3, #48	@ 0x30
 800a5ec:	d0f8      	beq.n	800a5e0 <_dtoa_r+0x650>
 800a5ee:	9f04      	ldr	r7, [sp, #16]
 800a5f0:	e73e      	b.n	800a470 <_dtoa_r+0x4e0>
 800a5f2:	4b9b      	ldr	r3, [pc, #620]	@ (800a860 <_dtoa_r+0x8d0>)
 800a5f4:	f7f6 f828 	bl	8000648 <__aeabi_dmul>
 800a5f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5fc:	e7bc      	b.n	800a578 <_dtoa_r+0x5e8>
 800a5fe:	d10c      	bne.n	800a61a <_dtoa_r+0x68a>
 800a600:	4b98      	ldr	r3, [pc, #608]	@ (800a864 <_dtoa_r+0x8d4>)
 800a602:	2200      	movs	r2, #0
 800a604:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a608:	f7f6 f81e 	bl	8000648 <__aeabi_dmul>
 800a60c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a610:	f7f6 faa0 	bl	8000b54 <__aeabi_dcmpge>
 800a614:	2800      	cmp	r0, #0
 800a616:	f000 8157 	beq.w	800a8c8 <_dtoa_r+0x938>
 800a61a:	2400      	movs	r4, #0
 800a61c:	4625      	mov	r5, r4
 800a61e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a620:	43db      	mvns	r3, r3
 800a622:	9304      	str	r3, [sp, #16]
 800a624:	4656      	mov	r6, sl
 800a626:	2700      	movs	r7, #0
 800a628:	4621      	mov	r1, r4
 800a62a:	4658      	mov	r0, fp
 800a62c:	f000 fbb4 	bl	800ad98 <_Bfree>
 800a630:	2d00      	cmp	r5, #0
 800a632:	d0dc      	beq.n	800a5ee <_dtoa_r+0x65e>
 800a634:	b12f      	cbz	r7, 800a642 <_dtoa_r+0x6b2>
 800a636:	42af      	cmp	r7, r5
 800a638:	d003      	beq.n	800a642 <_dtoa_r+0x6b2>
 800a63a:	4639      	mov	r1, r7
 800a63c:	4658      	mov	r0, fp
 800a63e:	f000 fbab 	bl	800ad98 <_Bfree>
 800a642:	4629      	mov	r1, r5
 800a644:	4658      	mov	r0, fp
 800a646:	f000 fba7 	bl	800ad98 <_Bfree>
 800a64a:	e7d0      	b.n	800a5ee <_dtoa_r+0x65e>
 800a64c:	9704      	str	r7, [sp, #16]
 800a64e:	4633      	mov	r3, r6
 800a650:	461e      	mov	r6, r3
 800a652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a656:	2a39      	cmp	r2, #57	@ 0x39
 800a658:	d107      	bne.n	800a66a <_dtoa_r+0x6da>
 800a65a:	459a      	cmp	sl, r3
 800a65c:	d1f8      	bne.n	800a650 <_dtoa_r+0x6c0>
 800a65e:	9a04      	ldr	r2, [sp, #16]
 800a660:	3201      	adds	r2, #1
 800a662:	9204      	str	r2, [sp, #16]
 800a664:	2230      	movs	r2, #48	@ 0x30
 800a666:	f88a 2000 	strb.w	r2, [sl]
 800a66a:	781a      	ldrb	r2, [r3, #0]
 800a66c:	3201      	adds	r2, #1
 800a66e:	701a      	strb	r2, [r3, #0]
 800a670:	e7bd      	b.n	800a5ee <_dtoa_r+0x65e>
 800a672:	4b7b      	ldr	r3, [pc, #492]	@ (800a860 <_dtoa_r+0x8d0>)
 800a674:	2200      	movs	r2, #0
 800a676:	f7f5 ffe7 	bl	8000648 <__aeabi_dmul>
 800a67a:	2200      	movs	r2, #0
 800a67c:	2300      	movs	r3, #0
 800a67e:	4604      	mov	r4, r0
 800a680:	460d      	mov	r5, r1
 800a682:	f7f6 fa49 	bl	8000b18 <__aeabi_dcmpeq>
 800a686:	2800      	cmp	r0, #0
 800a688:	f43f aebb 	beq.w	800a402 <_dtoa_r+0x472>
 800a68c:	e6f0      	b.n	800a470 <_dtoa_r+0x4e0>
 800a68e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a690:	2a00      	cmp	r2, #0
 800a692:	f000 80db 	beq.w	800a84c <_dtoa_r+0x8bc>
 800a696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a698:	2a01      	cmp	r2, #1
 800a69a:	f300 80bf 	bgt.w	800a81c <_dtoa_r+0x88c>
 800a69e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a6a0:	2a00      	cmp	r2, #0
 800a6a2:	f000 80b7 	beq.w	800a814 <_dtoa_r+0x884>
 800a6a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a6aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a6ac:	4646      	mov	r6, r8
 800a6ae:	9a08      	ldr	r2, [sp, #32]
 800a6b0:	2101      	movs	r1, #1
 800a6b2:	441a      	add	r2, r3
 800a6b4:	4658      	mov	r0, fp
 800a6b6:	4498      	add	r8, r3
 800a6b8:	9208      	str	r2, [sp, #32]
 800a6ba:	f000 fc6b 	bl	800af94 <__i2b>
 800a6be:	4605      	mov	r5, r0
 800a6c0:	b15e      	cbz	r6, 800a6da <_dtoa_r+0x74a>
 800a6c2:	9b08      	ldr	r3, [sp, #32]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	dd08      	ble.n	800a6da <_dtoa_r+0x74a>
 800a6c8:	42b3      	cmp	r3, r6
 800a6ca:	9a08      	ldr	r2, [sp, #32]
 800a6cc:	bfa8      	it	ge
 800a6ce:	4633      	movge	r3, r6
 800a6d0:	eba8 0803 	sub.w	r8, r8, r3
 800a6d4:	1af6      	subs	r6, r6, r3
 800a6d6:	1ad3      	subs	r3, r2, r3
 800a6d8:	9308      	str	r3, [sp, #32]
 800a6da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6dc:	b1f3      	cbz	r3, 800a71c <_dtoa_r+0x78c>
 800a6de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f000 80b7 	beq.w	800a854 <_dtoa_r+0x8c4>
 800a6e6:	b18c      	cbz	r4, 800a70c <_dtoa_r+0x77c>
 800a6e8:	4629      	mov	r1, r5
 800a6ea:	4622      	mov	r2, r4
 800a6ec:	4658      	mov	r0, fp
 800a6ee:	f000 fd11 	bl	800b114 <__pow5mult>
 800a6f2:	464a      	mov	r2, r9
 800a6f4:	4601      	mov	r1, r0
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	4658      	mov	r0, fp
 800a6fa:	f000 fc61 	bl	800afc0 <__multiply>
 800a6fe:	4649      	mov	r1, r9
 800a700:	9004      	str	r0, [sp, #16]
 800a702:	4658      	mov	r0, fp
 800a704:	f000 fb48 	bl	800ad98 <_Bfree>
 800a708:	9b04      	ldr	r3, [sp, #16]
 800a70a:	4699      	mov	r9, r3
 800a70c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a70e:	1b1a      	subs	r2, r3, r4
 800a710:	d004      	beq.n	800a71c <_dtoa_r+0x78c>
 800a712:	4649      	mov	r1, r9
 800a714:	4658      	mov	r0, fp
 800a716:	f000 fcfd 	bl	800b114 <__pow5mult>
 800a71a:	4681      	mov	r9, r0
 800a71c:	2101      	movs	r1, #1
 800a71e:	4658      	mov	r0, fp
 800a720:	f000 fc38 	bl	800af94 <__i2b>
 800a724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a726:	4604      	mov	r4, r0
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f000 81cf 	beq.w	800aacc <_dtoa_r+0xb3c>
 800a72e:	461a      	mov	r2, r3
 800a730:	4601      	mov	r1, r0
 800a732:	4658      	mov	r0, fp
 800a734:	f000 fcee 	bl	800b114 <__pow5mult>
 800a738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	4604      	mov	r4, r0
 800a73e:	f300 8095 	bgt.w	800a86c <_dtoa_r+0x8dc>
 800a742:	9b02      	ldr	r3, [sp, #8]
 800a744:	2b00      	cmp	r3, #0
 800a746:	f040 8087 	bne.w	800a858 <_dtoa_r+0x8c8>
 800a74a:	9b03      	ldr	r3, [sp, #12]
 800a74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a750:	2b00      	cmp	r3, #0
 800a752:	f040 8089 	bne.w	800a868 <_dtoa_r+0x8d8>
 800a756:	9b03      	ldr	r3, [sp, #12]
 800a758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a75c:	0d1b      	lsrs	r3, r3, #20
 800a75e:	051b      	lsls	r3, r3, #20
 800a760:	b12b      	cbz	r3, 800a76e <_dtoa_r+0x7de>
 800a762:	9b08      	ldr	r3, [sp, #32]
 800a764:	3301      	adds	r3, #1
 800a766:	9308      	str	r3, [sp, #32]
 800a768:	f108 0801 	add.w	r8, r8, #1
 800a76c:	2301      	movs	r3, #1
 800a76e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a772:	2b00      	cmp	r3, #0
 800a774:	f000 81b0 	beq.w	800aad8 <_dtoa_r+0xb48>
 800a778:	6923      	ldr	r3, [r4, #16]
 800a77a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a77e:	6918      	ldr	r0, [r3, #16]
 800a780:	f000 fbbc 	bl	800aefc <__hi0bits>
 800a784:	f1c0 0020 	rsb	r0, r0, #32
 800a788:	9b08      	ldr	r3, [sp, #32]
 800a78a:	4418      	add	r0, r3
 800a78c:	f010 001f 	ands.w	r0, r0, #31
 800a790:	d077      	beq.n	800a882 <_dtoa_r+0x8f2>
 800a792:	f1c0 0320 	rsb	r3, r0, #32
 800a796:	2b04      	cmp	r3, #4
 800a798:	dd6b      	ble.n	800a872 <_dtoa_r+0x8e2>
 800a79a:	9b08      	ldr	r3, [sp, #32]
 800a79c:	f1c0 001c 	rsb	r0, r0, #28
 800a7a0:	4403      	add	r3, r0
 800a7a2:	4480      	add	r8, r0
 800a7a4:	4406      	add	r6, r0
 800a7a6:	9308      	str	r3, [sp, #32]
 800a7a8:	f1b8 0f00 	cmp.w	r8, #0
 800a7ac:	dd05      	ble.n	800a7ba <_dtoa_r+0x82a>
 800a7ae:	4649      	mov	r1, r9
 800a7b0:	4642      	mov	r2, r8
 800a7b2:	4658      	mov	r0, fp
 800a7b4:	f000 fd08 	bl	800b1c8 <__lshift>
 800a7b8:	4681      	mov	r9, r0
 800a7ba:	9b08      	ldr	r3, [sp, #32]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	dd05      	ble.n	800a7cc <_dtoa_r+0x83c>
 800a7c0:	4621      	mov	r1, r4
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	4658      	mov	r0, fp
 800a7c6:	f000 fcff 	bl	800b1c8 <__lshift>
 800a7ca:	4604      	mov	r4, r0
 800a7cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d059      	beq.n	800a886 <_dtoa_r+0x8f6>
 800a7d2:	4621      	mov	r1, r4
 800a7d4:	4648      	mov	r0, r9
 800a7d6:	f000 fd63 	bl	800b2a0 <__mcmp>
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	da53      	bge.n	800a886 <_dtoa_r+0x8f6>
 800a7de:	1e7b      	subs	r3, r7, #1
 800a7e0:	9304      	str	r3, [sp, #16]
 800a7e2:	4649      	mov	r1, r9
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	220a      	movs	r2, #10
 800a7e8:	4658      	mov	r0, fp
 800a7ea:	f000 faf7 	bl	800addc <__multadd>
 800a7ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7f0:	4681      	mov	r9, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f000 8172 	beq.w	800aadc <_dtoa_r+0xb4c>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	4629      	mov	r1, r5
 800a7fc:	220a      	movs	r2, #10
 800a7fe:	4658      	mov	r0, fp
 800a800:	f000 faec 	bl	800addc <__multadd>
 800a804:	9b00      	ldr	r3, [sp, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	4605      	mov	r5, r0
 800a80a:	dc67      	bgt.n	800a8dc <_dtoa_r+0x94c>
 800a80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a80e:	2b02      	cmp	r3, #2
 800a810:	dc41      	bgt.n	800a896 <_dtoa_r+0x906>
 800a812:	e063      	b.n	800a8dc <_dtoa_r+0x94c>
 800a814:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a81a:	e746      	b.n	800a6aa <_dtoa_r+0x71a>
 800a81c:	9b07      	ldr	r3, [sp, #28]
 800a81e:	1e5c      	subs	r4, r3, #1
 800a820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a822:	42a3      	cmp	r3, r4
 800a824:	bfbf      	itttt	lt
 800a826:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a828:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a82a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a82c:	1ae3      	sublt	r3, r4, r3
 800a82e:	bfb4      	ite	lt
 800a830:	18d2      	addlt	r2, r2, r3
 800a832:	1b1c      	subge	r4, r3, r4
 800a834:	9b07      	ldr	r3, [sp, #28]
 800a836:	bfbc      	itt	lt
 800a838:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a83a:	2400      	movlt	r4, #0
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	bfb5      	itete	lt
 800a840:	eba8 0603 	sublt.w	r6, r8, r3
 800a844:	9b07      	ldrge	r3, [sp, #28]
 800a846:	2300      	movlt	r3, #0
 800a848:	4646      	movge	r6, r8
 800a84a:	e730      	b.n	800a6ae <_dtoa_r+0x71e>
 800a84c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a84e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a850:	4646      	mov	r6, r8
 800a852:	e735      	b.n	800a6c0 <_dtoa_r+0x730>
 800a854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a856:	e75c      	b.n	800a712 <_dtoa_r+0x782>
 800a858:	2300      	movs	r3, #0
 800a85a:	e788      	b.n	800a76e <_dtoa_r+0x7de>
 800a85c:	3fe00000 	.word	0x3fe00000
 800a860:	40240000 	.word	0x40240000
 800a864:	40140000 	.word	0x40140000
 800a868:	9b02      	ldr	r3, [sp, #8]
 800a86a:	e780      	b.n	800a76e <_dtoa_r+0x7de>
 800a86c:	2300      	movs	r3, #0
 800a86e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a870:	e782      	b.n	800a778 <_dtoa_r+0x7e8>
 800a872:	d099      	beq.n	800a7a8 <_dtoa_r+0x818>
 800a874:	9a08      	ldr	r2, [sp, #32]
 800a876:	331c      	adds	r3, #28
 800a878:	441a      	add	r2, r3
 800a87a:	4498      	add	r8, r3
 800a87c:	441e      	add	r6, r3
 800a87e:	9208      	str	r2, [sp, #32]
 800a880:	e792      	b.n	800a7a8 <_dtoa_r+0x818>
 800a882:	4603      	mov	r3, r0
 800a884:	e7f6      	b.n	800a874 <_dtoa_r+0x8e4>
 800a886:	9b07      	ldr	r3, [sp, #28]
 800a888:	9704      	str	r7, [sp, #16]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	dc20      	bgt.n	800a8d0 <_dtoa_r+0x940>
 800a88e:	9300      	str	r3, [sp, #0]
 800a890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a892:	2b02      	cmp	r3, #2
 800a894:	dd1e      	ble.n	800a8d4 <_dtoa_r+0x944>
 800a896:	9b00      	ldr	r3, [sp, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	f47f aec0 	bne.w	800a61e <_dtoa_r+0x68e>
 800a89e:	4621      	mov	r1, r4
 800a8a0:	2205      	movs	r2, #5
 800a8a2:	4658      	mov	r0, fp
 800a8a4:	f000 fa9a 	bl	800addc <__multadd>
 800a8a8:	4601      	mov	r1, r0
 800a8aa:	4604      	mov	r4, r0
 800a8ac:	4648      	mov	r0, r9
 800a8ae:	f000 fcf7 	bl	800b2a0 <__mcmp>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	f77f aeb3 	ble.w	800a61e <_dtoa_r+0x68e>
 800a8b8:	4656      	mov	r6, sl
 800a8ba:	2331      	movs	r3, #49	@ 0x31
 800a8bc:	f806 3b01 	strb.w	r3, [r6], #1
 800a8c0:	9b04      	ldr	r3, [sp, #16]
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	9304      	str	r3, [sp, #16]
 800a8c6:	e6ae      	b.n	800a626 <_dtoa_r+0x696>
 800a8c8:	9c07      	ldr	r4, [sp, #28]
 800a8ca:	9704      	str	r7, [sp, #16]
 800a8cc:	4625      	mov	r5, r4
 800a8ce:	e7f3      	b.n	800a8b8 <_dtoa_r+0x928>
 800a8d0:	9b07      	ldr	r3, [sp, #28]
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	f000 8104 	beq.w	800aae4 <_dtoa_r+0xb54>
 800a8dc:	2e00      	cmp	r6, #0
 800a8de:	dd05      	ble.n	800a8ec <_dtoa_r+0x95c>
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	4632      	mov	r2, r6
 800a8e4:	4658      	mov	r0, fp
 800a8e6:	f000 fc6f 	bl	800b1c8 <__lshift>
 800a8ea:	4605      	mov	r5, r0
 800a8ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d05a      	beq.n	800a9a8 <_dtoa_r+0xa18>
 800a8f2:	6869      	ldr	r1, [r5, #4]
 800a8f4:	4658      	mov	r0, fp
 800a8f6:	f000 fa0f 	bl	800ad18 <_Balloc>
 800a8fa:	4606      	mov	r6, r0
 800a8fc:	b928      	cbnz	r0, 800a90a <_dtoa_r+0x97a>
 800a8fe:	4b84      	ldr	r3, [pc, #528]	@ (800ab10 <_dtoa_r+0xb80>)
 800a900:	4602      	mov	r2, r0
 800a902:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a906:	f7ff bb5a 	b.w	8009fbe <_dtoa_r+0x2e>
 800a90a:	692a      	ldr	r2, [r5, #16]
 800a90c:	3202      	adds	r2, #2
 800a90e:	0092      	lsls	r2, r2, #2
 800a910:	f105 010c 	add.w	r1, r5, #12
 800a914:	300c      	adds	r0, #12
 800a916:	f7ff fa9c 	bl	8009e52 <memcpy>
 800a91a:	2201      	movs	r2, #1
 800a91c:	4631      	mov	r1, r6
 800a91e:	4658      	mov	r0, fp
 800a920:	f000 fc52 	bl	800b1c8 <__lshift>
 800a924:	f10a 0301 	add.w	r3, sl, #1
 800a928:	9307      	str	r3, [sp, #28]
 800a92a:	9b00      	ldr	r3, [sp, #0]
 800a92c:	4453      	add	r3, sl
 800a92e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a930:	9b02      	ldr	r3, [sp, #8]
 800a932:	f003 0301 	and.w	r3, r3, #1
 800a936:	462f      	mov	r7, r5
 800a938:	930a      	str	r3, [sp, #40]	@ 0x28
 800a93a:	4605      	mov	r5, r0
 800a93c:	9b07      	ldr	r3, [sp, #28]
 800a93e:	4621      	mov	r1, r4
 800a940:	3b01      	subs	r3, #1
 800a942:	4648      	mov	r0, r9
 800a944:	9300      	str	r3, [sp, #0]
 800a946:	f7ff fa99 	bl	8009e7c <quorem>
 800a94a:	4639      	mov	r1, r7
 800a94c:	9002      	str	r0, [sp, #8]
 800a94e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a952:	4648      	mov	r0, r9
 800a954:	f000 fca4 	bl	800b2a0 <__mcmp>
 800a958:	462a      	mov	r2, r5
 800a95a:	9008      	str	r0, [sp, #32]
 800a95c:	4621      	mov	r1, r4
 800a95e:	4658      	mov	r0, fp
 800a960:	f000 fcba 	bl	800b2d8 <__mdiff>
 800a964:	68c2      	ldr	r2, [r0, #12]
 800a966:	4606      	mov	r6, r0
 800a968:	bb02      	cbnz	r2, 800a9ac <_dtoa_r+0xa1c>
 800a96a:	4601      	mov	r1, r0
 800a96c:	4648      	mov	r0, r9
 800a96e:	f000 fc97 	bl	800b2a0 <__mcmp>
 800a972:	4602      	mov	r2, r0
 800a974:	4631      	mov	r1, r6
 800a976:	4658      	mov	r0, fp
 800a978:	920e      	str	r2, [sp, #56]	@ 0x38
 800a97a:	f000 fa0d 	bl	800ad98 <_Bfree>
 800a97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a980:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a982:	9e07      	ldr	r6, [sp, #28]
 800a984:	ea43 0102 	orr.w	r1, r3, r2
 800a988:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a98a:	4319      	orrs	r1, r3
 800a98c:	d110      	bne.n	800a9b0 <_dtoa_r+0xa20>
 800a98e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a992:	d029      	beq.n	800a9e8 <_dtoa_r+0xa58>
 800a994:	9b08      	ldr	r3, [sp, #32]
 800a996:	2b00      	cmp	r3, #0
 800a998:	dd02      	ble.n	800a9a0 <_dtoa_r+0xa10>
 800a99a:	9b02      	ldr	r3, [sp, #8]
 800a99c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a9a0:	9b00      	ldr	r3, [sp, #0]
 800a9a2:	f883 8000 	strb.w	r8, [r3]
 800a9a6:	e63f      	b.n	800a628 <_dtoa_r+0x698>
 800a9a8:	4628      	mov	r0, r5
 800a9aa:	e7bb      	b.n	800a924 <_dtoa_r+0x994>
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	e7e1      	b.n	800a974 <_dtoa_r+0x9e4>
 800a9b0:	9b08      	ldr	r3, [sp, #32]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	db04      	blt.n	800a9c0 <_dtoa_r+0xa30>
 800a9b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9b8:	430b      	orrs	r3, r1
 800a9ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a9bc:	430b      	orrs	r3, r1
 800a9be:	d120      	bne.n	800aa02 <_dtoa_r+0xa72>
 800a9c0:	2a00      	cmp	r2, #0
 800a9c2:	dded      	ble.n	800a9a0 <_dtoa_r+0xa10>
 800a9c4:	4649      	mov	r1, r9
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	4658      	mov	r0, fp
 800a9ca:	f000 fbfd 	bl	800b1c8 <__lshift>
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4681      	mov	r9, r0
 800a9d2:	f000 fc65 	bl	800b2a0 <__mcmp>
 800a9d6:	2800      	cmp	r0, #0
 800a9d8:	dc03      	bgt.n	800a9e2 <_dtoa_r+0xa52>
 800a9da:	d1e1      	bne.n	800a9a0 <_dtoa_r+0xa10>
 800a9dc:	f018 0f01 	tst.w	r8, #1
 800a9e0:	d0de      	beq.n	800a9a0 <_dtoa_r+0xa10>
 800a9e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a9e6:	d1d8      	bne.n	800a99a <_dtoa_r+0xa0a>
 800a9e8:	9a00      	ldr	r2, [sp, #0]
 800a9ea:	2339      	movs	r3, #57	@ 0x39
 800a9ec:	7013      	strb	r3, [r2, #0]
 800a9ee:	4633      	mov	r3, r6
 800a9f0:	461e      	mov	r6, r3
 800a9f2:	3b01      	subs	r3, #1
 800a9f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a9f8:	2a39      	cmp	r2, #57	@ 0x39
 800a9fa:	d052      	beq.n	800aaa2 <_dtoa_r+0xb12>
 800a9fc:	3201      	adds	r2, #1
 800a9fe:	701a      	strb	r2, [r3, #0]
 800aa00:	e612      	b.n	800a628 <_dtoa_r+0x698>
 800aa02:	2a00      	cmp	r2, #0
 800aa04:	dd07      	ble.n	800aa16 <_dtoa_r+0xa86>
 800aa06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aa0a:	d0ed      	beq.n	800a9e8 <_dtoa_r+0xa58>
 800aa0c:	9a00      	ldr	r2, [sp, #0]
 800aa0e:	f108 0301 	add.w	r3, r8, #1
 800aa12:	7013      	strb	r3, [r2, #0]
 800aa14:	e608      	b.n	800a628 <_dtoa_r+0x698>
 800aa16:	9b07      	ldr	r3, [sp, #28]
 800aa18:	9a07      	ldr	r2, [sp, #28]
 800aa1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800aa1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d028      	beq.n	800aa76 <_dtoa_r+0xae6>
 800aa24:	4649      	mov	r1, r9
 800aa26:	2300      	movs	r3, #0
 800aa28:	220a      	movs	r2, #10
 800aa2a:	4658      	mov	r0, fp
 800aa2c:	f000 f9d6 	bl	800addc <__multadd>
 800aa30:	42af      	cmp	r7, r5
 800aa32:	4681      	mov	r9, r0
 800aa34:	f04f 0300 	mov.w	r3, #0
 800aa38:	f04f 020a 	mov.w	r2, #10
 800aa3c:	4639      	mov	r1, r7
 800aa3e:	4658      	mov	r0, fp
 800aa40:	d107      	bne.n	800aa52 <_dtoa_r+0xac2>
 800aa42:	f000 f9cb 	bl	800addc <__multadd>
 800aa46:	4607      	mov	r7, r0
 800aa48:	4605      	mov	r5, r0
 800aa4a:	9b07      	ldr	r3, [sp, #28]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	9307      	str	r3, [sp, #28]
 800aa50:	e774      	b.n	800a93c <_dtoa_r+0x9ac>
 800aa52:	f000 f9c3 	bl	800addc <__multadd>
 800aa56:	4629      	mov	r1, r5
 800aa58:	4607      	mov	r7, r0
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	220a      	movs	r2, #10
 800aa5e:	4658      	mov	r0, fp
 800aa60:	f000 f9bc 	bl	800addc <__multadd>
 800aa64:	4605      	mov	r5, r0
 800aa66:	e7f0      	b.n	800aa4a <_dtoa_r+0xaba>
 800aa68:	9b00      	ldr	r3, [sp, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	bfcc      	ite	gt
 800aa6e:	461e      	movgt	r6, r3
 800aa70:	2601      	movle	r6, #1
 800aa72:	4456      	add	r6, sl
 800aa74:	2700      	movs	r7, #0
 800aa76:	4649      	mov	r1, r9
 800aa78:	2201      	movs	r2, #1
 800aa7a:	4658      	mov	r0, fp
 800aa7c:	f000 fba4 	bl	800b1c8 <__lshift>
 800aa80:	4621      	mov	r1, r4
 800aa82:	4681      	mov	r9, r0
 800aa84:	f000 fc0c 	bl	800b2a0 <__mcmp>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	dcb0      	bgt.n	800a9ee <_dtoa_r+0xa5e>
 800aa8c:	d102      	bne.n	800aa94 <_dtoa_r+0xb04>
 800aa8e:	f018 0f01 	tst.w	r8, #1
 800aa92:	d1ac      	bne.n	800a9ee <_dtoa_r+0xa5e>
 800aa94:	4633      	mov	r3, r6
 800aa96:	461e      	mov	r6, r3
 800aa98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa9c:	2a30      	cmp	r2, #48	@ 0x30
 800aa9e:	d0fa      	beq.n	800aa96 <_dtoa_r+0xb06>
 800aaa0:	e5c2      	b.n	800a628 <_dtoa_r+0x698>
 800aaa2:	459a      	cmp	sl, r3
 800aaa4:	d1a4      	bne.n	800a9f0 <_dtoa_r+0xa60>
 800aaa6:	9b04      	ldr	r3, [sp, #16]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	9304      	str	r3, [sp, #16]
 800aaac:	2331      	movs	r3, #49	@ 0x31
 800aaae:	f88a 3000 	strb.w	r3, [sl]
 800aab2:	e5b9      	b.n	800a628 <_dtoa_r+0x698>
 800aab4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aab6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ab14 <_dtoa_r+0xb84>
 800aaba:	b11b      	cbz	r3, 800aac4 <_dtoa_r+0xb34>
 800aabc:	f10a 0308 	add.w	r3, sl, #8
 800aac0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aac2:	6013      	str	r3, [r2, #0]
 800aac4:	4650      	mov	r0, sl
 800aac6:	b019      	add	sp, #100	@ 0x64
 800aac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aacc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aace:	2b01      	cmp	r3, #1
 800aad0:	f77f ae37 	ble.w	800a742 <_dtoa_r+0x7b2>
 800aad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aad6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aad8:	2001      	movs	r0, #1
 800aada:	e655      	b.n	800a788 <_dtoa_r+0x7f8>
 800aadc:	9b00      	ldr	r3, [sp, #0]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f77f aed6 	ble.w	800a890 <_dtoa_r+0x900>
 800aae4:	4656      	mov	r6, sl
 800aae6:	4621      	mov	r1, r4
 800aae8:	4648      	mov	r0, r9
 800aaea:	f7ff f9c7 	bl	8009e7c <quorem>
 800aaee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aaf2:	f806 8b01 	strb.w	r8, [r6], #1
 800aaf6:	9b00      	ldr	r3, [sp, #0]
 800aaf8:	eba6 020a 	sub.w	r2, r6, sl
 800aafc:	4293      	cmp	r3, r2
 800aafe:	ddb3      	ble.n	800aa68 <_dtoa_r+0xad8>
 800ab00:	4649      	mov	r1, r9
 800ab02:	2300      	movs	r3, #0
 800ab04:	220a      	movs	r2, #10
 800ab06:	4658      	mov	r0, fp
 800ab08:	f000 f968 	bl	800addc <__multadd>
 800ab0c:	4681      	mov	r9, r0
 800ab0e:	e7ea      	b.n	800aae6 <_dtoa_r+0xb56>
 800ab10:	0800d655 	.word	0x0800d655
 800ab14:	0800d5d9 	.word	0x0800d5d9

0800ab18 <_free_r>:
 800ab18:	b538      	push	{r3, r4, r5, lr}
 800ab1a:	4605      	mov	r5, r0
 800ab1c:	2900      	cmp	r1, #0
 800ab1e:	d041      	beq.n	800aba4 <_free_r+0x8c>
 800ab20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab24:	1f0c      	subs	r4, r1, #4
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	bfb8      	it	lt
 800ab2a:	18e4      	addlt	r4, r4, r3
 800ab2c:	f000 f8e8 	bl	800ad00 <__malloc_lock>
 800ab30:	4a1d      	ldr	r2, [pc, #116]	@ (800aba8 <_free_r+0x90>)
 800ab32:	6813      	ldr	r3, [r2, #0]
 800ab34:	b933      	cbnz	r3, 800ab44 <_free_r+0x2c>
 800ab36:	6063      	str	r3, [r4, #4]
 800ab38:	6014      	str	r4, [r2, #0]
 800ab3a:	4628      	mov	r0, r5
 800ab3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab40:	f000 b8e4 	b.w	800ad0c <__malloc_unlock>
 800ab44:	42a3      	cmp	r3, r4
 800ab46:	d908      	bls.n	800ab5a <_free_r+0x42>
 800ab48:	6820      	ldr	r0, [r4, #0]
 800ab4a:	1821      	adds	r1, r4, r0
 800ab4c:	428b      	cmp	r3, r1
 800ab4e:	bf01      	itttt	eq
 800ab50:	6819      	ldreq	r1, [r3, #0]
 800ab52:	685b      	ldreq	r3, [r3, #4]
 800ab54:	1809      	addeq	r1, r1, r0
 800ab56:	6021      	streq	r1, [r4, #0]
 800ab58:	e7ed      	b.n	800ab36 <_free_r+0x1e>
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	b10b      	cbz	r3, 800ab64 <_free_r+0x4c>
 800ab60:	42a3      	cmp	r3, r4
 800ab62:	d9fa      	bls.n	800ab5a <_free_r+0x42>
 800ab64:	6811      	ldr	r1, [r2, #0]
 800ab66:	1850      	adds	r0, r2, r1
 800ab68:	42a0      	cmp	r0, r4
 800ab6a:	d10b      	bne.n	800ab84 <_free_r+0x6c>
 800ab6c:	6820      	ldr	r0, [r4, #0]
 800ab6e:	4401      	add	r1, r0
 800ab70:	1850      	adds	r0, r2, r1
 800ab72:	4283      	cmp	r3, r0
 800ab74:	6011      	str	r1, [r2, #0]
 800ab76:	d1e0      	bne.n	800ab3a <_free_r+0x22>
 800ab78:	6818      	ldr	r0, [r3, #0]
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	6053      	str	r3, [r2, #4]
 800ab7e:	4408      	add	r0, r1
 800ab80:	6010      	str	r0, [r2, #0]
 800ab82:	e7da      	b.n	800ab3a <_free_r+0x22>
 800ab84:	d902      	bls.n	800ab8c <_free_r+0x74>
 800ab86:	230c      	movs	r3, #12
 800ab88:	602b      	str	r3, [r5, #0]
 800ab8a:	e7d6      	b.n	800ab3a <_free_r+0x22>
 800ab8c:	6820      	ldr	r0, [r4, #0]
 800ab8e:	1821      	adds	r1, r4, r0
 800ab90:	428b      	cmp	r3, r1
 800ab92:	bf04      	itt	eq
 800ab94:	6819      	ldreq	r1, [r3, #0]
 800ab96:	685b      	ldreq	r3, [r3, #4]
 800ab98:	6063      	str	r3, [r4, #4]
 800ab9a:	bf04      	itt	eq
 800ab9c:	1809      	addeq	r1, r1, r0
 800ab9e:	6021      	streq	r1, [r4, #0]
 800aba0:	6054      	str	r4, [r2, #4]
 800aba2:	e7ca      	b.n	800ab3a <_free_r+0x22>
 800aba4:	bd38      	pop	{r3, r4, r5, pc}
 800aba6:	bf00      	nop
 800aba8:	20004754 	.word	0x20004754

0800abac <malloc>:
 800abac:	4b02      	ldr	r3, [pc, #8]	@ (800abb8 <malloc+0xc>)
 800abae:	4601      	mov	r1, r0
 800abb0:	6818      	ldr	r0, [r3, #0]
 800abb2:	f000 b825 	b.w	800ac00 <_malloc_r>
 800abb6:	bf00      	nop
 800abb8:	2000001c 	.word	0x2000001c

0800abbc <sbrk_aligned>:
 800abbc:	b570      	push	{r4, r5, r6, lr}
 800abbe:	4e0f      	ldr	r6, [pc, #60]	@ (800abfc <sbrk_aligned+0x40>)
 800abc0:	460c      	mov	r4, r1
 800abc2:	6831      	ldr	r1, [r6, #0]
 800abc4:	4605      	mov	r5, r0
 800abc6:	b911      	cbnz	r1, 800abce <sbrk_aligned+0x12>
 800abc8:	f001 ffd2 	bl	800cb70 <_sbrk_r>
 800abcc:	6030      	str	r0, [r6, #0]
 800abce:	4621      	mov	r1, r4
 800abd0:	4628      	mov	r0, r5
 800abd2:	f001 ffcd 	bl	800cb70 <_sbrk_r>
 800abd6:	1c43      	adds	r3, r0, #1
 800abd8:	d103      	bne.n	800abe2 <sbrk_aligned+0x26>
 800abda:	f04f 34ff 	mov.w	r4, #4294967295
 800abde:	4620      	mov	r0, r4
 800abe0:	bd70      	pop	{r4, r5, r6, pc}
 800abe2:	1cc4      	adds	r4, r0, #3
 800abe4:	f024 0403 	bic.w	r4, r4, #3
 800abe8:	42a0      	cmp	r0, r4
 800abea:	d0f8      	beq.n	800abde <sbrk_aligned+0x22>
 800abec:	1a21      	subs	r1, r4, r0
 800abee:	4628      	mov	r0, r5
 800abf0:	f001 ffbe 	bl	800cb70 <_sbrk_r>
 800abf4:	3001      	adds	r0, #1
 800abf6:	d1f2      	bne.n	800abde <sbrk_aligned+0x22>
 800abf8:	e7ef      	b.n	800abda <sbrk_aligned+0x1e>
 800abfa:	bf00      	nop
 800abfc:	20004750 	.word	0x20004750

0800ac00 <_malloc_r>:
 800ac00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac04:	1ccd      	adds	r5, r1, #3
 800ac06:	f025 0503 	bic.w	r5, r5, #3
 800ac0a:	3508      	adds	r5, #8
 800ac0c:	2d0c      	cmp	r5, #12
 800ac0e:	bf38      	it	cc
 800ac10:	250c      	movcc	r5, #12
 800ac12:	2d00      	cmp	r5, #0
 800ac14:	4606      	mov	r6, r0
 800ac16:	db01      	blt.n	800ac1c <_malloc_r+0x1c>
 800ac18:	42a9      	cmp	r1, r5
 800ac1a:	d904      	bls.n	800ac26 <_malloc_r+0x26>
 800ac1c:	230c      	movs	r3, #12
 800ac1e:	6033      	str	r3, [r6, #0]
 800ac20:	2000      	movs	r0, #0
 800ac22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800acfc <_malloc_r+0xfc>
 800ac2a:	f000 f869 	bl	800ad00 <__malloc_lock>
 800ac2e:	f8d8 3000 	ldr.w	r3, [r8]
 800ac32:	461c      	mov	r4, r3
 800ac34:	bb44      	cbnz	r4, 800ac88 <_malloc_r+0x88>
 800ac36:	4629      	mov	r1, r5
 800ac38:	4630      	mov	r0, r6
 800ac3a:	f7ff ffbf 	bl	800abbc <sbrk_aligned>
 800ac3e:	1c43      	adds	r3, r0, #1
 800ac40:	4604      	mov	r4, r0
 800ac42:	d158      	bne.n	800acf6 <_malloc_r+0xf6>
 800ac44:	f8d8 4000 	ldr.w	r4, [r8]
 800ac48:	4627      	mov	r7, r4
 800ac4a:	2f00      	cmp	r7, #0
 800ac4c:	d143      	bne.n	800acd6 <_malloc_r+0xd6>
 800ac4e:	2c00      	cmp	r4, #0
 800ac50:	d04b      	beq.n	800acea <_malloc_r+0xea>
 800ac52:	6823      	ldr	r3, [r4, #0]
 800ac54:	4639      	mov	r1, r7
 800ac56:	4630      	mov	r0, r6
 800ac58:	eb04 0903 	add.w	r9, r4, r3
 800ac5c:	f001 ff88 	bl	800cb70 <_sbrk_r>
 800ac60:	4581      	cmp	r9, r0
 800ac62:	d142      	bne.n	800acea <_malloc_r+0xea>
 800ac64:	6821      	ldr	r1, [r4, #0]
 800ac66:	1a6d      	subs	r5, r5, r1
 800ac68:	4629      	mov	r1, r5
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f7ff ffa6 	bl	800abbc <sbrk_aligned>
 800ac70:	3001      	adds	r0, #1
 800ac72:	d03a      	beq.n	800acea <_malloc_r+0xea>
 800ac74:	6823      	ldr	r3, [r4, #0]
 800ac76:	442b      	add	r3, r5
 800ac78:	6023      	str	r3, [r4, #0]
 800ac7a:	f8d8 3000 	ldr.w	r3, [r8]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	bb62      	cbnz	r2, 800acdc <_malloc_r+0xdc>
 800ac82:	f8c8 7000 	str.w	r7, [r8]
 800ac86:	e00f      	b.n	800aca8 <_malloc_r+0xa8>
 800ac88:	6822      	ldr	r2, [r4, #0]
 800ac8a:	1b52      	subs	r2, r2, r5
 800ac8c:	d420      	bmi.n	800acd0 <_malloc_r+0xd0>
 800ac8e:	2a0b      	cmp	r2, #11
 800ac90:	d917      	bls.n	800acc2 <_malloc_r+0xc2>
 800ac92:	1961      	adds	r1, r4, r5
 800ac94:	42a3      	cmp	r3, r4
 800ac96:	6025      	str	r5, [r4, #0]
 800ac98:	bf18      	it	ne
 800ac9a:	6059      	strne	r1, [r3, #4]
 800ac9c:	6863      	ldr	r3, [r4, #4]
 800ac9e:	bf08      	it	eq
 800aca0:	f8c8 1000 	streq.w	r1, [r8]
 800aca4:	5162      	str	r2, [r4, r5]
 800aca6:	604b      	str	r3, [r1, #4]
 800aca8:	4630      	mov	r0, r6
 800acaa:	f000 f82f 	bl	800ad0c <__malloc_unlock>
 800acae:	f104 000b 	add.w	r0, r4, #11
 800acb2:	1d23      	adds	r3, r4, #4
 800acb4:	f020 0007 	bic.w	r0, r0, #7
 800acb8:	1ac2      	subs	r2, r0, r3
 800acba:	bf1c      	itt	ne
 800acbc:	1a1b      	subne	r3, r3, r0
 800acbe:	50a3      	strne	r3, [r4, r2]
 800acc0:	e7af      	b.n	800ac22 <_malloc_r+0x22>
 800acc2:	6862      	ldr	r2, [r4, #4]
 800acc4:	42a3      	cmp	r3, r4
 800acc6:	bf0c      	ite	eq
 800acc8:	f8c8 2000 	streq.w	r2, [r8]
 800accc:	605a      	strne	r2, [r3, #4]
 800acce:	e7eb      	b.n	800aca8 <_malloc_r+0xa8>
 800acd0:	4623      	mov	r3, r4
 800acd2:	6864      	ldr	r4, [r4, #4]
 800acd4:	e7ae      	b.n	800ac34 <_malloc_r+0x34>
 800acd6:	463c      	mov	r4, r7
 800acd8:	687f      	ldr	r7, [r7, #4]
 800acda:	e7b6      	b.n	800ac4a <_malloc_r+0x4a>
 800acdc:	461a      	mov	r2, r3
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	42a3      	cmp	r3, r4
 800ace2:	d1fb      	bne.n	800acdc <_malloc_r+0xdc>
 800ace4:	2300      	movs	r3, #0
 800ace6:	6053      	str	r3, [r2, #4]
 800ace8:	e7de      	b.n	800aca8 <_malloc_r+0xa8>
 800acea:	230c      	movs	r3, #12
 800acec:	6033      	str	r3, [r6, #0]
 800acee:	4630      	mov	r0, r6
 800acf0:	f000 f80c 	bl	800ad0c <__malloc_unlock>
 800acf4:	e794      	b.n	800ac20 <_malloc_r+0x20>
 800acf6:	6005      	str	r5, [r0, #0]
 800acf8:	e7d6      	b.n	800aca8 <_malloc_r+0xa8>
 800acfa:	bf00      	nop
 800acfc:	20004754 	.word	0x20004754

0800ad00 <__malloc_lock>:
 800ad00:	4801      	ldr	r0, [pc, #4]	@ (800ad08 <__malloc_lock+0x8>)
 800ad02:	f7ff b8a4 	b.w	8009e4e <__retarget_lock_acquire_recursive>
 800ad06:	bf00      	nop
 800ad08:	2000474c 	.word	0x2000474c

0800ad0c <__malloc_unlock>:
 800ad0c:	4801      	ldr	r0, [pc, #4]	@ (800ad14 <__malloc_unlock+0x8>)
 800ad0e:	f7ff b89f 	b.w	8009e50 <__retarget_lock_release_recursive>
 800ad12:	bf00      	nop
 800ad14:	2000474c 	.word	0x2000474c

0800ad18 <_Balloc>:
 800ad18:	b570      	push	{r4, r5, r6, lr}
 800ad1a:	69c6      	ldr	r6, [r0, #28]
 800ad1c:	4604      	mov	r4, r0
 800ad1e:	460d      	mov	r5, r1
 800ad20:	b976      	cbnz	r6, 800ad40 <_Balloc+0x28>
 800ad22:	2010      	movs	r0, #16
 800ad24:	f7ff ff42 	bl	800abac <malloc>
 800ad28:	4602      	mov	r2, r0
 800ad2a:	61e0      	str	r0, [r4, #28]
 800ad2c:	b920      	cbnz	r0, 800ad38 <_Balloc+0x20>
 800ad2e:	4b18      	ldr	r3, [pc, #96]	@ (800ad90 <_Balloc+0x78>)
 800ad30:	4818      	ldr	r0, [pc, #96]	@ (800ad94 <_Balloc+0x7c>)
 800ad32:	216b      	movs	r1, #107	@ 0x6b
 800ad34:	f001 ff34 	bl	800cba0 <__assert_func>
 800ad38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad3c:	6006      	str	r6, [r0, #0]
 800ad3e:	60c6      	str	r6, [r0, #12]
 800ad40:	69e6      	ldr	r6, [r4, #28]
 800ad42:	68f3      	ldr	r3, [r6, #12]
 800ad44:	b183      	cbz	r3, 800ad68 <_Balloc+0x50>
 800ad46:	69e3      	ldr	r3, [r4, #28]
 800ad48:	68db      	ldr	r3, [r3, #12]
 800ad4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ad4e:	b9b8      	cbnz	r0, 800ad80 <_Balloc+0x68>
 800ad50:	2101      	movs	r1, #1
 800ad52:	fa01 f605 	lsl.w	r6, r1, r5
 800ad56:	1d72      	adds	r2, r6, #5
 800ad58:	0092      	lsls	r2, r2, #2
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	f001 ff3e 	bl	800cbdc <_calloc_r>
 800ad60:	b160      	cbz	r0, 800ad7c <_Balloc+0x64>
 800ad62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ad66:	e00e      	b.n	800ad86 <_Balloc+0x6e>
 800ad68:	2221      	movs	r2, #33	@ 0x21
 800ad6a:	2104      	movs	r1, #4
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	f001 ff35 	bl	800cbdc <_calloc_r>
 800ad72:	69e3      	ldr	r3, [r4, #28]
 800ad74:	60f0      	str	r0, [r6, #12]
 800ad76:	68db      	ldr	r3, [r3, #12]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d1e4      	bne.n	800ad46 <_Balloc+0x2e>
 800ad7c:	2000      	movs	r0, #0
 800ad7e:	bd70      	pop	{r4, r5, r6, pc}
 800ad80:	6802      	ldr	r2, [r0, #0]
 800ad82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ad86:	2300      	movs	r3, #0
 800ad88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad8c:	e7f7      	b.n	800ad7e <_Balloc+0x66>
 800ad8e:	bf00      	nop
 800ad90:	0800d5e6 	.word	0x0800d5e6
 800ad94:	0800d666 	.word	0x0800d666

0800ad98 <_Bfree>:
 800ad98:	b570      	push	{r4, r5, r6, lr}
 800ad9a:	69c6      	ldr	r6, [r0, #28]
 800ad9c:	4605      	mov	r5, r0
 800ad9e:	460c      	mov	r4, r1
 800ada0:	b976      	cbnz	r6, 800adc0 <_Bfree+0x28>
 800ada2:	2010      	movs	r0, #16
 800ada4:	f7ff ff02 	bl	800abac <malloc>
 800ada8:	4602      	mov	r2, r0
 800adaa:	61e8      	str	r0, [r5, #28]
 800adac:	b920      	cbnz	r0, 800adb8 <_Bfree+0x20>
 800adae:	4b09      	ldr	r3, [pc, #36]	@ (800add4 <_Bfree+0x3c>)
 800adb0:	4809      	ldr	r0, [pc, #36]	@ (800add8 <_Bfree+0x40>)
 800adb2:	218f      	movs	r1, #143	@ 0x8f
 800adb4:	f001 fef4 	bl	800cba0 <__assert_func>
 800adb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800adbc:	6006      	str	r6, [r0, #0]
 800adbe:	60c6      	str	r6, [r0, #12]
 800adc0:	b13c      	cbz	r4, 800add2 <_Bfree+0x3a>
 800adc2:	69eb      	ldr	r3, [r5, #28]
 800adc4:	6862      	ldr	r2, [r4, #4]
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800adcc:	6021      	str	r1, [r4, #0]
 800adce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800add2:	bd70      	pop	{r4, r5, r6, pc}
 800add4:	0800d5e6 	.word	0x0800d5e6
 800add8:	0800d666 	.word	0x0800d666

0800addc <__multadd>:
 800addc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ade0:	690d      	ldr	r5, [r1, #16]
 800ade2:	4607      	mov	r7, r0
 800ade4:	460c      	mov	r4, r1
 800ade6:	461e      	mov	r6, r3
 800ade8:	f101 0c14 	add.w	ip, r1, #20
 800adec:	2000      	movs	r0, #0
 800adee:	f8dc 3000 	ldr.w	r3, [ip]
 800adf2:	b299      	uxth	r1, r3
 800adf4:	fb02 6101 	mla	r1, r2, r1, r6
 800adf8:	0c1e      	lsrs	r6, r3, #16
 800adfa:	0c0b      	lsrs	r3, r1, #16
 800adfc:	fb02 3306 	mla	r3, r2, r6, r3
 800ae00:	b289      	uxth	r1, r1
 800ae02:	3001      	adds	r0, #1
 800ae04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ae08:	4285      	cmp	r5, r0
 800ae0a:	f84c 1b04 	str.w	r1, [ip], #4
 800ae0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ae12:	dcec      	bgt.n	800adee <__multadd+0x12>
 800ae14:	b30e      	cbz	r6, 800ae5a <__multadd+0x7e>
 800ae16:	68a3      	ldr	r3, [r4, #8]
 800ae18:	42ab      	cmp	r3, r5
 800ae1a:	dc19      	bgt.n	800ae50 <__multadd+0x74>
 800ae1c:	6861      	ldr	r1, [r4, #4]
 800ae1e:	4638      	mov	r0, r7
 800ae20:	3101      	adds	r1, #1
 800ae22:	f7ff ff79 	bl	800ad18 <_Balloc>
 800ae26:	4680      	mov	r8, r0
 800ae28:	b928      	cbnz	r0, 800ae36 <__multadd+0x5a>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ae60 <__multadd+0x84>)
 800ae2e:	480d      	ldr	r0, [pc, #52]	@ (800ae64 <__multadd+0x88>)
 800ae30:	21ba      	movs	r1, #186	@ 0xba
 800ae32:	f001 feb5 	bl	800cba0 <__assert_func>
 800ae36:	6922      	ldr	r2, [r4, #16]
 800ae38:	3202      	adds	r2, #2
 800ae3a:	f104 010c 	add.w	r1, r4, #12
 800ae3e:	0092      	lsls	r2, r2, #2
 800ae40:	300c      	adds	r0, #12
 800ae42:	f7ff f806 	bl	8009e52 <memcpy>
 800ae46:	4621      	mov	r1, r4
 800ae48:	4638      	mov	r0, r7
 800ae4a:	f7ff ffa5 	bl	800ad98 <_Bfree>
 800ae4e:	4644      	mov	r4, r8
 800ae50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ae54:	3501      	adds	r5, #1
 800ae56:	615e      	str	r6, [r3, #20]
 800ae58:	6125      	str	r5, [r4, #16]
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae60:	0800d655 	.word	0x0800d655
 800ae64:	0800d666 	.word	0x0800d666

0800ae68 <__s2b>:
 800ae68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae6c:	460c      	mov	r4, r1
 800ae6e:	4615      	mov	r5, r2
 800ae70:	461f      	mov	r7, r3
 800ae72:	2209      	movs	r2, #9
 800ae74:	3308      	adds	r3, #8
 800ae76:	4606      	mov	r6, r0
 800ae78:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	2201      	movs	r2, #1
 800ae80:	429a      	cmp	r2, r3
 800ae82:	db09      	blt.n	800ae98 <__s2b+0x30>
 800ae84:	4630      	mov	r0, r6
 800ae86:	f7ff ff47 	bl	800ad18 <_Balloc>
 800ae8a:	b940      	cbnz	r0, 800ae9e <__s2b+0x36>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	4b19      	ldr	r3, [pc, #100]	@ (800aef4 <__s2b+0x8c>)
 800ae90:	4819      	ldr	r0, [pc, #100]	@ (800aef8 <__s2b+0x90>)
 800ae92:	21d3      	movs	r1, #211	@ 0xd3
 800ae94:	f001 fe84 	bl	800cba0 <__assert_func>
 800ae98:	0052      	lsls	r2, r2, #1
 800ae9a:	3101      	adds	r1, #1
 800ae9c:	e7f0      	b.n	800ae80 <__s2b+0x18>
 800ae9e:	9b08      	ldr	r3, [sp, #32]
 800aea0:	6143      	str	r3, [r0, #20]
 800aea2:	2d09      	cmp	r5, #9
 800aea4:	f04f 0301 	mov.w	r3, #1
 800aea8:	6103      	str	r3, [r0, #16]
 800aeaa:	dd16      	ble.n	800aeda <__s2b+0x72>
 800aeac:	f104 0909 	add.w	r9, r4, #9
 800aeb0:	46c8      	mov	r8, r9
 800aeb2:	442c      	add	r4, r5
 800aeb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aeb8:	4601      	mov	r1, r0
 800aeba:	3b30      	subs	r3, #48	@ 0x30
 800aebc:	220a      	movs	r2, #10
 800aebe:	4630      	mov	r0, r6
 800aec0:	f7ff ff8c 	bl	800addc <__multadd>
 800aec4:	45a0      	cmp	r8, r4
 800aec6:	d1f5      	bne.n	800aeb4 <__s2b+0x4c>
 800aec8:	f1a5 0408 	sub.w	r4, r5, #8
 800aecc:	444c      	add	r4, r9
 800aece:	1b2d      	subs	r5, r5, r4
 800aed0:	1963      	adds	r3, r4, r5
 800aed2:	42bb      	cmp	r3, r7
 800aed4:	db04      	blt.n	800aee0 <__s2b+0x78>
 800aed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeda:	340a      	adds	r4, #10
 800aedc:	2509      	movs	r5, #9
 800aede:	e7f6      	b.n	800aece <__s2b+0x66>
 800aee0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aee4:	4601      	mov	r1, r0
 800aee6:	3b30      	subs	r3, #48	@ 0x30
 800aee8:	220a      	movs	r2, #10
 800aeea:	4630      	mov	r0, r6
 800aeec:	f7ff ff76 	bl	800addc <__multadd>
 800aef0:	e7ee      	b.n	800aed0 <__s2b+0x68>
 800aef2:	bf00      	nop
 800aef4:	0800d655 	.word	0x0800d655
 800aef8:	0800d666 	.word	0x0800d666

0800aefc <__hi0bits>:
 800aefc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800af00:	4603      	mov	r3, r0
 800af02:	bf36      	itet	cc
 800af04:	0403      	lslcc	r3, r0, #16
 800af06:	2000      	movcs	r0, #0
 800af08:	2010      	movcc	r0, #16
 800af0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af0e:	bf3c      	itt	cc
 800af10:	021b      	lslcc	r3, r3, #8
 800af12:	3008      	addcc	r0, #8
 800af14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800af18:	bf3c      	itt	cc
 800af1a:	011b      	lslcc	r3, r3, #4
 800af1c:	3004      	addcc	r0, #4
 800af1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af22:	bf3c      	itt	cc
 800af24:	009b      	lslcc	r3, r3, #2
 800af26:	3002      	addcc	r0, #2
 800af28:	2b00      	cmp	r3, #0
 800af2a:	db05      	blt.n	800af38 <__hi0bits+0x3c>
 800af2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800af30:	f100 0001 	add.w	r0, r0, #1
 800af34:	bf08      	it	eq
 800af36:	2020      	moveq	r0, #32
 800af38:	4770      	bx	lr

0800af3a <__lo0bits>:
 800af3a:	6803      	ldr	r3, [r0, #0]
 800af3c:	4602      	mov	r2, r0
 800af3e:	f013 0007 	ands.w	r0, r3, #7
 800af42:	d00b      	beq.n	800af5c <__lo0bits+0x22>
 800af44:	07d9      	lsls	r1, r3, #31
 800af46:	d421      	bmi.n	800af8c <__lo0bits+0x52>
 800af48:	0798      	lsls	r0, r3, #30
 800af4a:	bf49      	itett	mi
 800af4c:	085b      	lsrmi	r3, r3, #1
 800af4e:	089b      	lsrpl	r3, r3, #2
 800af50:	2001      	movmi	r0, #1
 800af52:	6013      	strmi	r3, [r2, #0]
 800af54:	bf5c      	itt	pl
 800af56:	6013      	strpl	r3, [r2, #0]
 800af58:	2002      	movpl	r0, #2
 800af5a:	4770      	bx	lr
 800af5c:	b299      	uxth	r1, r3
 800af5e:	b909      	cbnz	r1, 800af64 <__lo0bits+0x2a>
 800af60:	0c1b      	lsrs	r3, r3, #16
 800af62:	2010      	movs	r0, #16
 800af64:	b2d9      	uxtb	r1, r3
 800af66:	b909      	cbnz	r1, 800af6c <__lo0bits+0x32>
 800af68:	3008      	adds	r0, #8
 800af6a:	0a1b      	lsrs	r3, r3, #8
 800af6c:	0719      	lsls	r1, r3, #28
 800af6e:	bf04      	itt	eq
 800af70:	091b      	lsreq	r3, r3, #4
 800af72:	3004      	addeq	r0, #4
 800af74:	0799      	lsls	r1, r3, #30
 800af76:	bf04      	itt	eq
 800af78:	089b      	lsreq	r3, r3, #2
 800af7a:	3002      	addeq	r0, #2
 800af7c:	07d9      	lsls	r1, r3, #31
 800af7e:	d403      	bmi.n	800af88 <__lo0bits+0x4e>
 800af80:	085b      	lsrs	r3, r3, #1
 800af82:	f100 0001 	add.w	r0, r0, #1
 800af86:	d003      	beq.n	800af90 <__lo0bits+0x56>
 800af88:	6013      	str	r3, [r2, #0]
 800af8a:	4770      	bx	lr
 800af8c:	2000      	movs	r0, #0
 800af8e:	4770      	bx	lr
 800af90:	2020      	movs	r0, #32
 800af92:	4770      	bx	lr

0800af94 <__i2b>:
 800af94:	b510      	push	{r4, lr}
 800af96:	460c      	mov	r4, r1
 800af98:	2101      	movs	r1, #1
 800af9a:	f7ff febd 	bl	800ad18 <_Balloc>
 800af9e:	4602      	mov	r2, r0
 800afa0:	b928      	cbnz	r0, 800afae <__i2b+0x1a>
 800afa2:	4b05      	ldr	r3, [pc, #20]	@ (800afb8 <__i2b+0x24>)
 800afa4:	4805      	ldr	r0, [pc, #20]	@ (800afbc <__i2b+0x28>)
 800afa6:	f240 1145 	movw	r1, #325	@ 0x145
 800afaa:	f001 fdf9 	bl	800cba0 <__assert_func>
 800afae:	2301      	movs	r3, #1
 800afb0:	6144      	str	r4, [r0, #20]
 800afb2:	6103      	str	r3, [r0, #16]
 800afb4:	bd10      	pop	{r4, pc}
 800afb6:	bf00      	nop
 800afb8:	0800d655 	.word	0x0800d655
 800afbc:	0800d666 	.word	0x0800d666

0800afc0 <__multiply>:
 800afc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc4:	4614      	mov	r4, r2
 800afc6:	690a      	ldr	r2, [r1, #16]
 800afc8:	6923      	ldr	r3, [r4, #16]
 800afca:	429a      	cmp	r2, r3
 800afcc:	bfa8      	it	ge
 800afce:	4623      	movge	r3, r4
 800afd0:	460f      	mov	r7, r1
 800afd2:	bfa4      	itt	ge
 800afd4:	460c      	movge	r4, r1
 800afd6:	461f      	movge	r7, r3
 800afd8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800afdc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800afe0:	68a3      	ldr	r3, [r4, #8]
 800afe2:	6861      	ldr	r1, [r4, #4]
 800afe4:	eb0a 0609 	add.w	r6, sl, r9
 800afe8:	42b3      	cmp	r3, r6
 800afea:	b085      	sub	sp, #20
 800afec:	bfb8      	it	lt
 800afee:	3101      	addlt	r1, #1
 800aff0:	f7ff fe92 	bl	800ad18 <_Balloc>
 800aff4:	b930      	cbnz	r0, 800b004 <__multiply+0x44>
 800aff6:	4602      	mov	r2, r0
 800aff8:	4b44      	ldr	r3, [pc, #272]	@ (800b10c <__multiply+0x14c>)
 800affa:	4845      	ldr	r0, [pc, #276]	@ (800b110 <__multiply+0x150>)
 800affc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b000:	f001 fdce 	bl	800cba0 <__assert_func>
 800b004:	f100 0514 	add.w	r5, r0, #20
 800b008:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b00c:	462b      	mov	r3, r5
 800b00e:	2200      	movs	r2, #0
 800b010:	4543      	cmp	r3, r8
 800b012:	d321      	bcc.n	800b058 <__multiply+0x98>
 800b014:	f107 0114 	add.w	r1, r7, #20
 800b018:	f104 0214 	add.w	r2, r4, #20
 800b01c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b020:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b024:	9302      	str	r3, [sp, #8]
 800b026:	1b13      	subs	r3, r2, r4
 800b028:	3b15      	subs	r3, #21
 800b02a:	f023 0303 	bic.w	r3, r3, #3
 800b02e:	3304      	adds	r3, #4
 800b030:	f104 0715 	add.w	r7, r4, #21
 800b034:	42ba      	cmp	r2, r7
 800b036:	bf38      	it	cc
 800b038:	2304      	movcc	r3, #4
 800b03a:	9301      	str	r3, [sp, #4]
 800b03c:	9b02      	ldr	r3, [sp, #8]
 800b03e:	9103      	str	r1, [sp, #12]
 800b040:	428b      	cmp	r3, r1
 800b042:	d80c      	bhi.n	800b05e <__multiply+0x9e>
 800b044:	2e00      	cmp	r6, #0
 800b046:	dd03      	ble.n	800b050 <__multiply+0x90>
 800b048:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d05b      	beq.n	800b108 <__multiply+0x148>
 800b050:	6106      	str	r6, [r0, #16]
 800b052:	b005      	add	sp, #20
 800b054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b058:	f843 2b04 	str.w	r2, [r3], #4
 800b05c:	e7d8      	b.n	800b010 <__multiply+0x50>
 800b05e:	f8b1 a000 	ldrh.w	sl, [r1]
 800b062:	f1ba 0f00 	cmp.w	sl, #0
 800b066:	d024      	beq.n	800b0b2 <__multiply+0xf2>
 800b068:	f104 0e14 	add.w	lr, r4, #20
 800b06c:	46a9      	mov	r9, r5
 800b06e:	f04f 0c00 	mov.w	ip, #0
 800b072:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b076:	f8d9 3000 	ldr.w	r3, [r9]
 800b07a:	fa1f fb87 	uxth.w	fp, r7
 800b07e:	b29b      	uxth	r3, r3
 800b080:	fb0a 330b 	mla	r3, sl, fp, r3
 800b084:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b088:	f8d9 7000 	ldr.w	r7, [r9]
 800b08c:	4463      	add	r3, ip
 800b08e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b092:	fb0a c70b 	mla	r7, sl, fp, ip
 800b096:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b0a0:	4572      	cmp	r2, lr
 800b0a2:	f849 3b04 	str.w	r3, [r9], #4
 800b0a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b0aa:	d8e2      	bhi.n	800b072 <__multiply+0xb2>
 800b0ac:	9b01      	ldr	r3, [sp, #4]
 800b0ae:	f845 c003 	str.w	ip, [r5, r3]
 800b0b2:	9b03      	ldr	r3, [sp, #12]
 800b0b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b0b8:	3104      	adds	r1, #4
 800b0ba:	f1b9 0f00 	cmp.w	r9, #0
 800b0be:	d021      	beq.n	800b104 <__multiply+0x144>
 800b0c0:	682b      	ldr	r3, [r5, #0]
 800b0c2:	f104 0c14 	add.w	ip, r4, #20
 800b0c6:	46ae      	mov	lr, r5
 800b0c8:	f04f 0a00 	mov.w	sl, #0
 800b0cc:	f8bc b000 	ldrh.w	fp, [ip]
 800b0d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b0d4:	fb09 770b 	mla	r7, r9, fp, r7
 800b0d8:	4457      	add	r7, sl
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b0e0:	f84e 3b04 	str.w	r3, [lr], #4
 800b0e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0ec:	f8be 3000 	ldrh.w	r3, [lr]
 800b0f0:	fb09 330a 	mla	r3, r9, sl, r3
 800b0f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b0f8:	4562      	cmp	r2, ip
 800b0fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0fe:	d8e5      	bhi.n	800b0cc <__multiply+0x10c>
 800b100:	9f01      	ldr	r7, [sp, #4]
 800b102:	51eb      	str	r3, [r5, r7]
 800b104:	3504      	adds	r5, #4
 800b106:	e799      	b.n	800b03c <__multiply+0x7c>
 800b108:	3e01      	subs	r6, #1
 800b10a:	e79b      	b.n	800b044 <__multiply+0x84>
 800b10c:	0800d655 	.word	0x0800d655
 800b110:	0800d666 	.word	0x0800d666

0800b114 <__pow5mult>:
 800b114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b118:	4615      	mov	r5, r2
 800b11a:	f012 0203 	ands.w	r2, r2, #3
 800b11e:	4607      	mov	r7, r0
 800b120:	460e      	mov	r6, r1
 800b122:	d007      	beq.n	800b134 <__pow5mult+0x20>
 800b124:	4c25      	ldr	r4, [pc, #148]	@ (800b1bc <__pow5mult+0xa8>)
 800b126:	3a01      	subs	r2, #1
 800b128:	2300      	movs	r3, #0
 800b12a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b12e:	f7ff fe55 	bl	800addc <__multadd>
 800b132:	4606      	mov	r6, r0
 800b134:	10ad      	asrs	r5, r5, #2
 800b136:	d03d      	beq.n	800b1b4 <__pow5mult+0xa0>
 800b138:	69fc      	ldr	r4, [r7, #28]
 800b13a:	b97c      	cbnz	r4, 800b15c <__pow5mult+0x48>
 800b13c:	2010      	movs	r0, #16
 800b13e:	f7ff fd35 	bl	800abac <malloc>
 800b142:	4602      	mov	r2, r0
 800b144:	61f8      	str	r0, [r7, #28]
 800b146:	b928      	cbnz	r0, 800b154 <__pow5mult+0x40>
 800b148:	4b1d      	ldr	r3, [pc, #116]	@ (800b1c0 <__pow5mult+0xac>)
 800b14a:	481e      	ldr	r0, [pc, #120]	@ (800b1c4 <__pow5mult+0xb0>)
 800b14c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b150:	f001 fd26 	bl	800cba0 <__assert_func>
 800b154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b158:	6004      	str	r4, [r0, #0]
 800b15a:	60c4      	str	r4, [r0, #12]
 800b15c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b164:	b94c      	cbnz	r4, 800b17a <__pow5mult+0x66>
 800b166:	f240 2171 	movw	r1, #625	@ 0x271
 800b16a:	4638      	mov	r0, r7
 800b16c:	f7ff ff12 	bl	800af94 <__i2b>
 800b170:	2300      	movs	r3, #0
 800b172:	f8c8 0008 	str.w	r0, [r8, #8]
 800b176:	4604      	mov	r4, r0
 800b178:	6003      	str	r3, [r0, #0]
 800b17a:	f04f 0900 	mov.w	r9, #0
 800b17e:	07eb      	lsls	r3, r5, #31
 800b180:	d50a      	bpl.n	800b198 <__pow5mult+0x84>
 800b182:	4631      	mov	r1, r6
 800b184:	4622      	mov	r2, r4
 800b186:	4638      	mov	r0, r7
 800b188:	f7ff ff1a 	bl	800afc0 <__multiply>
 800b18c:	4631      	mov	r1, r6
 800b18e:	4680      	mov	r8, r0
 800b190:	4638      	mov	r0, r7
 800b192:	f7ff fe01 	bl	800ad98 <_Bfree>
 800b196:	4646      	mov	r6, r8
 800b198:	106d      	asrs	r5, r5, #1
 800b19a:	d00b      	beq.n	800b1b4 <__pow5mult+0xa0>
 800b19c:	6820      	ldr	r0, [r4, #0]
 800b19e:	b938      	cbnz	r0, 800b1b0 <__pow5mult+0x9c>
 800b1a0:	4622      	mov	r2, r4
 800b1a2:	4621      	mov	r1, r4
 800b1a4:	4638      	mov	r0, r7
 800b1a6:	f7ff ff0b 	bl	800afc0 <__multiply>
 800b1aa:	6020      	str	r0, [r4, #0]
 800b1ac:	f8c0 9000 	str.w	r9, [r0]
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	e7e4      	b.n	800b17e <__pow5mult+0x6a>
 800b1b4:	4630      	mov	r0, r6
 800b1b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ba:	bf00      	nop
 800b1bc:	0800d6c0 	.word	0x0800d6c0
 800b1c0:	0800d5e6 	.word	0x0800d5e6
 800b1c4:	0800d666 	.word	0x0800d666

0800b1c8 <__lshift>:
 800b1c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	6849      	ldr	r1, [r1, #4]
 800b1d0:	6923      	ldr	r3, [r4, #16]
 800b1d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b1d6:	68a3      	ldr	r3, [r4, #8]
 800b1d8:	4607      	mov	r7, r0
 800b1da:	4691      	mov	r9, r2
 800b1dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b1e0:	f108 0601 	add.w	r6, r8, #1
 800b1e4:	42b3      	cmp	r3, r6
 800b1e6:	db0b      	blt.n	800b200 <__lshift+0x38>
 800b1e8:	4638      	mov	r0, r7
 800b1ea:	f7ff fd95 	bl	800ad18 <_Balloc>
 800b1ee:	4605      	mov	r5, r0
 800b1f0:	b948      	cbnz	r0, 800b206 <__lshift+0x3e>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	4b28      	ldr	r3, [pc, #160]	@ (800b298 <__lshift+0xd0>)
 800b1f6:	4829      	ldr	r0, [pc, #164]	@ (800b29c <__lshift+0xd4>)
 800b1f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b1fc:	f001 fcd0 	bl	800cba0 <__assert_func>
 800b200:	3101      	adds	r1, #1
 800b202:	005b      	lsls	r3, r3, #1
 800b204:	e7ee      	b.n	800b1e4 <__lshift+0x1c>
 800b206:	2300      	movs	r3, #0
 800b208:	f100 0114 	add.w	r1, r0, #20
 800b20c:	f100 0210 	add.w	r2, r0, #16
 800b210:	4618      	mov	r0, r3
 800b212:	4553      	cmp	r3, sl
 800b214:	db33      	blt.n	800b27e <__lshift+0xb6>
 800b216:	6920      	ldr	r0, [r4, #16]
 800b218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b21c:	f104 0314 	add.w	r3, r4, #20
 800b220:	f019 091f 	ands.w	r9, r9, #31
 800b224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b228:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b22c:	d02b      	beq.n	800b286 <__lshift+0xbe>
 800b22e:	f1c9 0e20 	rsb	lr, r9, #32
 800b232:	468a      	mov	sl, r1
 800b234:	2200      	movs	r2, #0
 800b236:	6818      	ldr	r0, [r3, #0]
 800b238:	fa00 f009 	lsl.w	r0, r0, r9
 800b23c:	4310      	orrs	r0, r2
 800b23e:	f84a 0b04 	str.w	r0, [sl], #4
 800b242:	f853 2b04 	ldr.w	r2, [r3], #4
 800b246:	459c      	cmp	ip, r3
 800b248:	fa22 f20e 	lsr.w	r2, r2, lr
 800b24c:	d8f3      	bhi.n	800b236 <__lshift+0x6e>
 800b24e:	ebac 0304 	sub.w	r3, ip, r4
 800b252:	3b15      	subs	r3, #21
 800b254:	f023 0303 	bic.w	r3, r3, #3
 800b258:	3304      	adds	r3, #4
 800b25a:	f104 0015 	add.w	r0, r4, #21
 800b25e:	4584      	cmp	ip, r0
 800b260:	bf38      	it	cc
 800b262:	2304      	movcc	r3, #4
 800b264:	50ca      	str	r2, [r1, r3]
 800b266:	b10a      	cbz	r2, 800b26c <__lshift+0xa4>
 800b268:	f108 0602 	add.w	r6, r8, #2
 800b26c:	3e01      	subs	r6, #1
 800b26e:	4638      	mov	r0, r7
 800b270:	612e      	str	r6, [r5, #16]
 800b272:	4621      	mov	r1, r4
 800b274:	f7ff fd90 	bl	800ad98 <_Bfree>
 800b278:	4628      	mov	r0, r5
 800b27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b27e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b282:	3301      	adds	r3, #1
 800b284:	e7c5      	b.n	800b212 <__lshift+0x4a>
 800b286:	3904      	subs	r1, #4
 800b288:	f853 2b04 	ldr.w	r2, [r3], #4
 800b28c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b290:	459c      	cmp	ip, r3
 800b292:	d8f9      	bhi.n	800b288 <__lshift+0xc0>
 800b294:	e7ea      	b.n	800b26c <__lshift+0xa4>
 800b296:	bf00      	nop
 800b298:	0800d655 	.word	0x0800d655
 800b29c:	0800d666 	.word	0x0800d666

0800b2a0 <__mcmp>:
 800b2a0:	690a      	ldr	r2, [r1, #16]
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	6900      	ldr	r0, [r0, #16]
 800b2a6:	1a80      	subs	r0, r0, r2
 800b2a8:	b530      	push	{r4, r5, lr}
 800b2aa:	d10e      	bne.n	800b2ca <__mcmp+0x2a>
 800b2ac:	3314      	adds	r3, #20
 800b2ae:	3114      	adds	r1, #20
 800b2b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b2b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b2b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b2bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b2c0:	4295      	cmp	r5, r2
 800b2c2:	d003      	beq.n	800b2cc <__mcmp+0x2c>
 800b2c4:	d205      	bcs.n	800b2d2 <__mcmp+0x32>
 800b2c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ca:	bd30      	pop	{r4, r5, pc}
 800b2cc:	42a3      	cmp	r3, r4
 800b2ce:	d3f3      	bcc.n	800b2b8 <__mcmp+0x18>
 800b2d0:	e7fb      	b.n	800b2ca <__mcmp+0x2a>
 800b2d2:	2001      	movs	r0, #1
 800b2d4:	e7f9      	b.n	800b2ca <__mcmp+0x2a>
	...

0800b2d8 <__mdiff>:
 800b2d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2dc:	4689      	mov	r9, r1
 800b2de:	4606      	mov	r6, r0
 800b2e0:	4611      	mov	r1, r2
 800b2e2:	4648      	mov	r0, r9
 800b2e4:	4614      	mov	r4, r2
 800b2e6:	f7ff ffdb 	bl	800b2a0 <__mcmp>
 800b2ea:	1e05      	subs	r5, r0, #0
 800b2ec:	d112      	bne.n	800b314 <__mdiff+0x3c>
 800b2ee:	4629      	mov	r1, r5
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	f7ff fd11 	bl	800ad18 <_Balloc>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	b928      	cbnz	r0, 800b306 <__mdiff+0x2e>
 800b2fa:	4b3f      	ldr	r3, [pc, #252]	@ (800b3f8 <__mdiff+0x120>)
 800b2fc:	f240 2137 	movw	r1, #567	@ 0x237
 800b300:	483e      	ldr	r0, [pc, #248]	@ (800b3fc <__mdiff+0x124>)
 800b302:	f001 fc4d 	bl	800cba0 <__assert_func>
 800b306:	2301      	movs	r3, #1
 800b308:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b30c:	4610      	mov	r0, r2
 800b30e:	b003      	add	sp, #12
 800b310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b314:	bfbc      	itt	lt
 800b316:	464b      	movlt	r3, r9
 800b318:	46a1      	movlt	r9, r4
 800b31a:	4630      	mov	r0, r6
 800b31c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b320:	bfba      	itte	lt
 800b322:	461c      	movlt	r4, r3
 800b324:	2501      	movlt	r5, #1
 800b326:	2500      	movge	r5, #0
 800b328:	f7ff fcf6 	bl	800ad18 <_Balloc>
 800b32c:	4602      	mov	r2, r0
 800b32e:	b918      	cbnz	r0, 800b338 <__mdiff+0x60>
 800b330:	4b31      	ldr	r3, [pc, #196]	@ (800b3f8 <__mdiff+0x120>)
 800b332:	f240 2145 	movw	r1, #581	@ 0x245
 800b336:	e7e3      	b.n	800b300 <__mdiff+0x28>
 800b338:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b33c:	6926      	ldr	r6, [r4, #16]
 800b33e:	60c5      	str	r5, [r0, #12]
 800b340:	f109 0310 	add.w	r3, r9, #16
 800b344:	f109 0514 	add.w	r5, r9, #20
 800b348:	f104 0e14 	add.w	lr, r4, #20
 800b34c:	f100 0b14 	add.w	fp, r0, #20
 800b350:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b354:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b358:	9301      	str	r3, [sp, #4]
 800b35a:	46d9      	mov	r9, fp
 800b35c:	f04f 0c00 	mov.w	ip, #0
 800b360:	9b01      	ldr	r3, [sp, #4]
 800b362:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b366:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b36a:	9301      	str	r3, [sp, #4]
 800b36c:	fa1f f38a 	uxth.w	r3, sl
 800b370:	4619      	mov	r1, r3
 800b372:	b283      	uxth	r3, r0
 800b374:	1acb      	subs	r3, r1, r3
 800b376:	0c00      	lsrs	r0, r0, #16
 800b378:	4463      	add	r3, ip
 800b37a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b37e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b382:	b29b      	uxth	r3, r3
 800b384:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b388:	4576      	cmp	r6, lr
 800b38a:	f849 3b04 	str.w	r3, [r9], #4
 800b38e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b392:	d8e5      	bhi.n	800b360 <__mdiff+0x88>
 800b394:	1b33      	subs	r3, r6, r4
 800b396:	3b15      	subs	r3, #21
 800b398:	f023 0303 	bic.w	r3, r3, #3
 800b39c:	3415      	adds	r4, #21
 800b39e:	3304      	adds	r3, #4
 800b3a0:	42a6      	cmp	r6, r4
 800b3a2:	bf38      	it	cc
 800b3a4:	2304      	movcc	r3, #4
 800b3a6:	441d      	add	r5, r3
 800b3a8:	445b      	add	r3, fp
 800b3aa:	461e      	mov	r6, r3
 800b3ac:	462c      	mov	r4, r5
 800b3ae:	4544      	cmp	r4, r8
 800b3b0:	d30e      	bcc.n	800b3d0 <__mdiff+0xf8>
 800b3b2:	f108 0103 	add.w	r1, r8, #3
 800b3b6:	1b49      	subs	r1, r1, r5
 800b3b8:	f021 0103 	bic.w	r1, r1, #3
 800b3bc:	3d03      	subs	r5, #3
 800b3be:	45a8      	cmp	r8, r5
 800b3c0:	bf38      	it	cc
 800b3c2:	2100      	movcc	r1, #0
 800b3c4:	440b      	add	r3, r1
 800b3c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3ca:	b191      	cbz	r1, 800b3f2 <__mdiff+0x11a>
 800b3cc:	6117      	str	r7, [r2, #16]
 800b3ce:	e79d      	b.n	800b30c <__mdiff+0x34>
 800b3d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b3d4:	46e6      	mov	lr, ip
 800b3d6:	0c08      	lsrs	r0, r1, #16
 800b3d8:	fa1c fc81 	uxtah	ip, ip, r1
 800b3dc:	4471      	add	r1, lr
 800b3de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b3e2:	b289      	uxth	r1, r1
 800b3e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b3e8:	f846 1b04 	str.w	r1, [r6], #4
 800b3ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b3f0:	e7dd      	b.n	800b3ae <__mdiff+0xd6>
 800b3f2:	3f01      	subs	r7, #1
 800b3f4:	e7e7      	b.n	800b3c6 <__mdiff+0xee>
 800b3f6:	bf00      	nop
 800b3f8:	0800d655 	.word	0x0800d655
 800b3fc:	0800d666 	.word	0x0800d666

0800b400 <__ulp>:
 800b400:	b082      	sub	sp, #8
 800b402:	ed8d 0b00 	vstr	d0, [sp]
 800b406:	9a01      	ldr	r2, [sp, #4]
 800b408:	4b0f      	ldr	r3, [pc, #60]	@ (800b448 <__ulp+0x48>)
 800b40a:	4013      	ands	r3, r2
 800b40c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b410:	2b00      	cmp	r3, #0
 800b412:	dc08      	bgt.n	800b426 <__ulp+0x26>
 800b414:	425b      	negs	r3, r3
 800b416:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b41a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b41e:	da04      	bge.n	800b42a <__ulp+0x2a>
 800b420:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b424:	4113      	asrs	r3, r2
 800b426:	2200      	movs	r2, #0
 800b428:	e008      	b.n	800b43c <__ulp+0x3c>
 800b42a:	f1a2 0314 	sub.w	r3, r2, #20
 800b42e:	2b1e      	cmp	r3, #30
 800b430:	bfda      	itte	le
 800b432:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b436:	40da      	lsrle	r2, r3
 800b438:	2201      	movgt	r2, #1
 800b43a:	2300      	movs	r3, #0
 800b43c:	4619      	mov	r1, r3
 800b43e:	4610      	mov	r0, r2
 800b440:	ec41 0b10 	vmov	d0, r0, r1
 800b444:	b002      	add	sp, #8
 800b446:	4770      	bx	lr
 800b448:	7ff00000 	.word	0x7ff00000

0800b44c <__b2d>:
 800b44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b450:	6906      	ldr	r6, [r0, #16]
 800b452:	f100 0814 	add.w	r8, r0, #20
 800b456:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b45a:	1f37      	subs	r7, r6, #4
 800b45c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b460:	4610      	mov	r0, r2
 800b462:	f7ff fd4b 	bl	800aefc <__hi0bits>
 800b466:	f1c0 0320 	rsb	r3, r0, #32
 800b46a:	280a      	cmp	r0, #10
 800b46c:	600b      	str	r3, [r1, #0]
 800b46e:	491b      	ldr	r1, [pc, #108]	@ (800b4dc <__b2d+0x90>)
 800b470:	dc15      	bgt.n	800b49e <__b2d+0x52>
 800b472:	f1c0 0c0b 	rsb	ip, r0, #11
 800b476:	fa22 f30c 	lsr.w	r3, r2, ip
 800b47a:	45b8      	cmp	r8, r7
 800b47c:	ea43 0501 	orr.w	r5, r3, r1
 800b480:	bf34      	ite	cc
 800b482:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b486:	2300      	movcs	r3, #0
 800b488:	3015      	adds	r0, #21
 800b48a:	fa02 f000 	lsl.w	r0, r2, r0
 800b48e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b492:	4303      	orrs	r3, r0
 800b494:	461c      	mov	r4, r3
 800b496:	ec45 4b10 	vmov	d0, r4, r5
 800b49a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b49e:	45b8      	cmp	r8, r7
 800b4a0:	bf3a      	itte	cc
 800b4a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b4a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800b4aa:	2300      	movcs	r3, #0
 800b4ac:	380b      	subs	r0, #11
 800b4ae:	d012      	beq.n	800b4d6 <__b2d+0x8a>
 800b4b0:	f1c0 0120 	rsb	r1, r0, #32
 800b4b4:	fa23 f401 	lsr.w	r4, r3, r1
 800b4b8:	4082      	lsls	r2, r0
 800b4ba:	4322      	orrs	r2, r4
 800b4bc:	4547      	cmp	r7, r8
 800b4be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b4c2:	bf8c      	ite	hi
 800b4c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b4c8:	2200      	movls	r2, #0
 800b4ca:	4083      	lsls	r3, r0
 800b4cc:	40ca      	lsrs	r2, r1
 800b4ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	e7de      	b.n	800b494 <__b2d+0x48>
 800b4d6:	ea42 0501 	orr.w	r5, r2, r1
 800b4da:	e7db      	b.n	800b494 <__b2d+0x48>
 800b4dc:	3ff00000 	.word	0x3ff00000

0800b4e0 <__d2b>:
 800b4e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b4e4:	460f      	mov	r7, r1
 800b4e6:	2101      	movs	r1, #1
 800b4e8:	ec59 8b10 	vmov	r8, r9, d0
 800b4ec:	4616      	mov	r6, r2
 800b4ee:	f7ff fc13 	bl	800ad18 <_Balloc>
 800b4f2:	4604      	mov	r4, r0
 800b4f4:	b930      	cbnz	r0, 800b504 <__d2b+0x24>
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	4b23      	ldr	r3, [pc, #140]	@ (800b588 <__d2b+0xa8>)
 800b4fa:	4824      	ldr	r0, [pc, #144]	@ (800b58c <__d2b+0xac>)
 800b4fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800b500:	f001 fb4e 	bl	800cba0 <__assert_func>
 800b504:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b508:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b50c:	b10d      	cbz	r5, 800b512 <__d2b+0x32>
 800b50e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b512:	9301      	str	r3, [sp, #4]
 800b514:	f1b8 0300 	subs.w	r3, r8, #0
 800b518:	d023      	beq.n	800b562 <__d2b+0x82>
 800b51a:	4668      	mov	r0, sp
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	f7ff fd0c 	bl	800af3a <__lo0bits>
 800b522:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b526:	b1d0      	cbz	r0, 800b55e <__d2b+0x7e>
 800b528:	f1c0 0320 	rsb	r3, r0, #32
 800b52c:	fa02 f303 	lsl.w	r3, r2, r3
 800b530:	430b      	orrs	r3, r1
 800b532:	40c2      	lsrs	r2, r0
 800b534:	6163      	str	r3, [r4, #20]
 800b536:	9201      	str	r2, [sp, #4]
 800b538:	9b01      	ldr	r3, [sp, #4]
 800b53a:	61a3      	str	r3, [r4, #24]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	bf0c      	ite	eq
 800b540:	2201      	moveq	r2, #1
 800b542:	2202      	movne	r2, #2
 800b544:	6122      	str	r2, [r4, #16]
 800b546:	b1a5      	cbz	r5, 800b572 <__d2b+0x92>
 800b548:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b54c:	4405      	add	r5, r0
 800b54e:	603d      	str	r5, [r7, #0]
 800b550:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b554:	6030      	str	r0, [r6, #0]
 800b556:	4620      	mov	r0, r4
 800b558:	b003      	add	sp, #12
 800b55a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b55e:	6161      	str	r1, [r4, #20]
 800b560:	e7ea      	b.n	800b538 <__d2b+0x58>
 800b562:	a801      	add	r0, sp, #4
 800b564:	f7ff fce9 	bl	800af3a <__lo0bits>
 800b568:	9b01      	ldr	r3, [sp, #4]
 800b56a:	6163      	str	r3, [r4, #20]
 800b56c:	3020      	adds	r0, #32
 800b56e:	2201      	movs	r2, #1
 800b570:	e7e8      	b.n	800b544 <__d2b+0x64>
 800b572:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b576:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b57a:	6038      	str	r0, [r7, #0]
 800b57c:	6918      	ldr	r0, [r3, #16]
 800b57e:	f7ff fcbd 	bl	800aefc <__hi0bits>
 800b582:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b586:	e7e5      	b.n	800b554 <__d2b+0x74>
 800b588:	0800d655 	.word	0x0800d655
 800b58c:	0800d666 	.word	0x0800d666

0800b590 <__ratio>:
 800b590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b594:	b085      	sub	sp, #20
 800b596:	e9cd 1000 	strd	r1, r0, [sp]
 800b59a:	a902      	add	r1, sp, #8
 800b59c:	f7ff ff56 	bl	800b44c <__b2d>
 800b5a0:	9800      	ldr	r0, [sp, #0]
 800b5a2:	a903      	add	r1, sp, #12
 800b5a4:	ec55 4b10 	vmov	r4, r5, d0
 800b5a8:	f7ff ff50 	bl	800b44c <__b2d>
 800b5ac:	9b01      	ldr	r3, [sp, #4]
 800b5ae:	6919      	ldr	r1, [r3, #16]
 800b5b0:	9b00      	ldr	r3, [sp, #0]
 800b5b2:	691b      	ldr	r3, [r3, #16]
 800b5b4:	1ac9      	subs	r1, r1, r3
 800b5b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b5ba:	1a9b      	subs	r3, r3, r2
 800b5bc:	ec5b ab10 	vmov	sl, fp, d0
 800b5c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	bfce      	itee	gt
 800b5c8:	462a      	movgt	r2, r5
 800b5ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b5ce:	465a      	movle	r2, fp
 800b5d0:	462f      	mov	r7, r5
 800b5d2:	46d9      	mov	r9, fp
 800b5d4:	bfcc      	ite	gt
 800b5d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b5da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b5de:	464b      	mov	r3, r9
 800b5e0:	4652      	mov	r2, sl
 800b5e2:	4620      	mov	r0, r4
 800b5e4:	4639      	mov	r1, r7
 800b5e6:	f7f5 f959 	bl	800089c <__aeabi_ddiv>
 800b5ea:	ec41 0b10 	vmov	d0, r0, r1
 800b5ee:	b005      	add	sp, #20
 800b5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b5f4 <__copybits>:
 800b5f4:	3901      	subs	r1, #1
 800b5f6:	b570      	push	{r4, r5, r6, lr}
 800b5f8:	1149      	asrs	r1, r1, #5
 800b5fa:	6914      	ldr	r4, [r2, #16]
 800b5fc:	3101      	adds	r1, #1
 800b5fe:	f102 0314 	add.w	r3, r2, #20
 800b602:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b606:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b60a:	1f05      	subs	r5, r0, #4
 800b60c:	42a3      	cmp	r3, r4
 800b60e:	d30c      	bcc.n	800b62a <__copybits+0x36>
 800b610:	1aa3      	subs	r3, r4, r2
 800b612:	3b11      	subs	r3, #17
 800b614:	f023 0303 	bic.w	r3, r3, #3
 800b618:	3211      	adds	r2, #17
 800b61a:	42a2      	cmp	r2, r4
 800b61c:	bf88      	it	hi
 800b61e:	2300      	movhi	r3, #0
 800b620:	4418      	add	r0, r3
 800b622:	2300      	movs	r3, #0
 800b624:	4288      	cmp	r0, r1
 800b626:	d305      	bcc.n	800b634 <__copybits+0x40>
 800b628:	bd70      	pop	{r4, r5, r6, pc}
 800b62a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b62e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b632:	e7eb      	b.n	800b60c <__copybits+0x18>
 800b634:	f840 3b04 	str.w	r3, [r0], #4
 800b638:	e7f4      	b.n	800b624 <__copybits+0x30>

0800b63a <__any_on>:
 800b63a:	f100 0214 	add.w	r2, r0, #20
 800b63e:	6900      	ldr	r0, [r0, #16]
 800b640:	114b      	asrs	r3, r1, #5
 800b642:	4298      	cmp	r0, r3
 800b644:	b510      	push	{r4, lr}
 800b646:	db11      	blt.n	800b66c <__any_on+0x32>
 800b648:	dd0a      	ble.n	800b660 <__any_on+0x26>
 800b64a:	f011 011f 	ands.w	r1, r1, #31
 800b64e:	d007      	beq.n	800b660 <__any_on+0x26>
 800b650:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b654:	fa24 f001 	lsr.w	r0, r4, r1
 800b658:	fa00 f101 	lsl.w	r1, r0, r1
 800b65c:	428c      	cmp	r4, r1
 800b65e:	d10b      	bne.n	800b678 <__any_on+0x3e>
 800b660:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b664:	4293      	cmp	r3, r2
 800b666:	d803      	bhi.n	800b670 <__any_on+0x36>
 800b668:	2000      	movs	r0, #0
 800b66a:	bd10      	pop	{r4, pc}
 800b66c:	4603      	mov	r3, r0
 800b66e:	e7f7      	b.n	800b660 <__any_on+0x26>
 800b670:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b674:	2900      	cmp	r1, #0
 800b676:	d0f5      	beq.n	800b664 <__any_on+0x2a>
 800b678:	2001      	movs	r0, #1
 800b67a:	e7f6      	b.n	800b66a <__any_on+0x30>

0800b67c <sulp>:
 800b67c:	b570      	push	{r4, r5, r6, lr}
 800b67e:	4604      	mov	r4, r0
 800b680:	460d      	mov	r5, r1
 800b682:	ec45 4b10 	vmov	d0, r4, r5
 800b686:	4616      	mov	r6, r2
 800b688:	f7ff feba 	bl	800b400 <__ulp>
 800b68c:	ec51 0b10 	vmov	r0, r1, d0
 800b690:	b17e      	cbz	r6, 800b6b2 <sulp+0x36>
 800b692:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b696:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	dd09      	ble.n	800b6b2 <sulp+0x36>
 800b69e:	051b      	lsls	r3, r3, #20
 800b6a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b6a4:	2400      	movs	r4, #0
 800b6a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b6aa:	4622      	mov	r2, r4
 800b6ac:	462b      	mov	r3, r5
 800b6ae:	f7f4 ffcb 	bl	8000648 <__aeabi_dmul>
 800b6b2:	ec41 0b10 	vmov	d0, r0, r1
 800b6b6:	bd70      	pop	{r4, r5, r6, pc}

0800b6b8 <_strtod_l>:
 800b6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6bc:	b09f      	sub	sp, #124	@ 0x7c
 800b6be:	460c      	mov	r4, r1
 800b6c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800b6c6:	9005      	str	r0, [sp, #20]
 800b6c8:	f04f 0a00 	mov.w	sl, #0
 800b6cc:	f04f 0b00 	mov.w	fp, #0
 800b6d0:	460a      	mov	r2, r1
 800b6d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6d4:	7811      	ldrb	r1, [r2, #0]
 800b6d6:	292b      	cmp	r1, #43	@ 0x2b
 800b6d8:	d04a      	beq.n	800b770 <_strtod_l+0xb8>
 800b6da:	d838      	bhi.n	800b74e <_strtod_l+0x96>
 800b6dc:	290d      	cmp	r1, #13
 800b6de:	d832      	bhi.n	800b746 <_strtod_l+0x8e>
 800b6e0:	2908      	cmp	r1, #8
 800b6e2:	d832      	bhi.n	800b74a <_strtod_l+0x92>
 800b6e4:	2900      	cmp	r1, #0
 800b6e6:	d03b      	beq.n	800b760 <_strtod_l+0xa8>
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b6ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b6ee:	782a      	ldrb	r2, [r5, #0]
 800b6f0:	2a30      	cmp	r2, #48	@ 0x30
 800b6f2:	f040 80b3 	bne.w	800b85c <_strtod_l+0x1a4>
 800b6f6:	786a      	ldrb	r2, [r5, #1]
 800b6f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b6fc:	2a58      	cmp	r2, #88	@ 0x58
 800b6fe:	d16e      	bne.n	800b7de <_strtod_l+0x126>
 800b700:	9302      	str	r3, [sp, #8]
 800b702:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b704:	9301      	str	r3, [sp, #4]
 800b706:	ab1a      	add	r3, sp, #104	@ 0x68
 800b708:	9300      	str	r3, [sp, #0]
 800b70a:	4a8e      	ldr	r2, [pc, #568]	@ (800b944 <_strtod_l+0x28c>)
 800b70c:	9805      	ldr	r0, [sp, #20]
 800b70e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b710:	a919      	add	r1, sp, #100	@ 0x64
 800b712:	f001 fadf 	bl	800ccd4 <__gethex>
 800b716:	f010 060f 	ands.w	r6, r0, #15
 800b71a:	4604      	mov	r4, r0
 800b71c:	d005      	beq.n	800b72a <_strtod_l+0x72>
 800b71e:	2e06      	cmp	r6, #6
 800b720:	d128      	bne.n	800b774 <_strtod_l+0xbc>
 800b722:	3501      	adds	r5, #1
 800b724:	2300      	movs	r3, #0
 800b726:	9519      	str	r5, [sp, #100]	@ 0x64
 800b728:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b72a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	f040 858e 	bne.w	800c24e <_strtod_l+0xb96>
 800b732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b734:	b1cb      	cbz	r3, 800b76a <_strtod_l+0xb2>
 800b736:	4652      	mov	r2, sl
 800b738:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b73c:	ec43 2b10 	vmov	d0, r2, r3
 800b740:	b01f      	add	sp, #124	@ 0x7c
 800b742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b746:	2920      	cmp	r1, #32
 800b748:	d1ce      	bne.n	800b6e8 <_strtod_l+0x30>
 800b74a:	3201      	adds	r2, #1
 800b74c:	e7c1      	b.n	800b6d2 <_strtod_l+0x1a>
 800b74e:	292d      	cmp	r1, #45	@ 0x2d
 800b750:	d1ca      	bne.n	800b6e8 <_strtod_l+0x30>
 800b752:	2101      	movs	r1, #1
 800b754:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b756:	1c51      	adds	r1, r2, #1
 800b758:	9119      	str	r1, [sp, #100]	@ 0x64
 800b75a:	7852      	ldrb	r2, [r2, #1]
 800b75c:	2a00      	cmp	r2, #0
 800b75e:	d1c5      	bne.n	800b6ec <_strtod_l+0x34>
 800b760:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b762:	9419      	str	r4, [sp, #100]	@ 0x64
 800b764:	2b00      	cmp	r3, #0
 800b766:	f040 8570 	bne.w	800c24a <_strtod_l+0xb92>
 800b76a:	4652      	mov	r2, sl
 800b76c:	465b      	mov	r3, fp
 800b76e:	e7e5      	b.n	800b73c <_strtod_l+0x84>
 800b770:	2100      	movs	r1, #0
 800b772:	e7ef      	b.n	800b754 <_strtod_l+0x9c>
 800b774:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b776:	b13a      	cbz	r2, 800b788 <_strtod_l+0xd0>
 800b778:	2135      	movs	r1, #53	@ 0x35
 800b77a:	a81c      	add	r0, sp, #112	@ 0x70
 800b77c:	f7ff ff3a 	bl	800b5f4 <__copybits>
 800b780:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b782:	9805      	ldr	r0, [sp, #20]
 800b784:	f7ff fb08 	bl	800ad98 <_Bfree>
 800b788:	3e01      	subs	r6, #1
 800b78a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b78c:	2e04      	cmp	r6, #4
 800b78e:	d806      	bhi.n	800b79e <_strtod_l+0xe6>
 800b790:	e8df f006 	tbb	[pc, r6]
 800b794:	201d0314 	.word	0x201d0314
 800b798:	14          	.byte	0x14
 800b799:	00          	.byte	0x00
 800b79a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b79e:	05e1      	lsls	r1, r4, #23
 800b7a0:	bf48      	it	mi
 800b7a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b7a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b7aa:	0d1b      	lsrs	r3, r3, #20
 800b7ac:	051b      	lsls	r3, r3, #20
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d1bb      	bne.n	800b72a <_strtod_l+0x72>
 800b7b2:	f7fe fb21 	bl	8009df8 <__errno>
 800b7b6:	2322      	movs	r3, #34	@ 0x22
 800b7b8:	6003      	str	r3, [r0, #0]
 800b7ba:	e7b6      	b.n	800b72a <_strtod_l+0x72>
 800b7bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b7c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b7c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b7c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b7cc:	e7e7      	b.n	800b79e <_strtod_l+0xe6>
 800b7ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b94c <_strtod_l+0x294>
 800b7d2:	e7e4      	b.n	800b79e <_strtod_l+0xe6>
 800b7d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b7d8:	f04f 3aff 	mov.w	sl, #4294967295
 800b7dc:	e7df      	b.n	800b79e <_strtod_l+0xe6>
 800b7de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7e0:	1c5a      	adds	r2, r3, #1
 800b7e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7e4:	785b      	ldrb	r3, [r3, #1]
 800b7e6:	2b30      	cmp	r3, #48	@ 0x30
 800b7e8:	d0f9      	beq.n	800b7de <_strtod_l+0x126>
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d09d      	beq.n	800b72a <_strtod_l+0x72>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7f4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	9308      	str	r3, [sp, #32]
 800b7fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7fc:	461f      	mov	r7, r3
 800b7fe:	220a      	movs	r2, #10
 800b800:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b802:	7805      	ldrb	r5, [r0, #0]
 800b804:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b808:	b2d9      	uxtb	r1, r3
 800b80a:	2909      	cmp	r1, #9
 800b80c:	d928      	bls.n	800b860 <_strtod_l+0x1a8>
 800b80e:	494e      	ldr	r1, [pc, #312]	@ (800b948 <_strtod_l+0x290>)
 800b810:	2201      	movs	r2, #1
 800b812:	f001 f979 	bl	800cb08 <strncmp>
 800b816:	2800      	cmp	r0, #0
 800b818:	d032      	beq.n	800b880 <_strtod_l+0x1c8>
 800b81a:	2000      	movs	r0, #0
 800b81c:	462a      	mov	r2, r5
 800b81e:	4681      	mov	r9, r0
 800b820:	463d      	mov	r5, r7
 800b822:	4603      	mov	r3, r0
 800b824:	2a65      	cmp	r2, #101	@ 0x65
 800b826:	d001      	beq.n	800b82c <_strtod_l+0x174>
 800b828:	2a45      	cmp	r2, #69	@ 0x45
 800b82a:	d114      	bne.n	800b856 <_strtod_l+0x19e>
 800b82c:	b91d      	cbnz	r5, 800b836 <_strtod_l+0x17e>
 800b82e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b830:	4302      	orrs	r2, r0
 800b832:	d095      	beq.n	800b760 <_strtod_l+0xa8>
 800b834:	2500      	movs	r5, #0
 800b836:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b838:	1c62      	adds	r2, r4, #1
 800b83a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b83c:	7862      	ldrb	r2, [r4, #1]
 800b83e:	2a2b      	cmp	r2, #43	@ 0x2b
 800b840:	d077      	beq.n	800b932 <_strtod_l+0x27a>
 800b842:	2a2d      	cmp	r2, #45	@ 0x2d
 800b844:	d07b      	beq.n	800b93e <_strtod_l+0x286>
 800b846:	f04f 0c00 	mov.w	ip, #0
 800b84a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b84e:	2909      	cmp	r1, #9
 800b850:	f240 8082 	bls.w	800b958 <_strtod_l+0x2a0>
 800b854:	9419      	str	r4, [sp, #100]	@ 0x64
 800b856:	f04f 0800 	mov.w	r8, #0
 800b85a:	e0a2      	b.n	800b9a2 <_strtod_l+0x2ea>
 800b85c:	2300      	movs	r3, #0
 800b85e:	e7c7      	b.n	800b7f0 <_strtod_l+0x138>
 800b860:	2f08      	cmp	r7, #8
 800b862:	bfd5      	itete	le
 800b864:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b866:	9908      	ldrgt	r1, [sp, #32]
 800b868:	fb02 3301 	mlale	r3, r2, r1, r3
 800b86c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b870:	f100 0001 	add.w	r0, r0, #1
 800b874:	bfd4      	ite	le
 800b876:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b878:	9308      	strgt	r3, [sp, #32]
 800b87a:	3701      	adds	r7, #1
 800b87c:	9019      	str	r0, [sp, #100]	@ 0x64
 800b87e:	e7bf      	b.n	800b800 <_strtod_l+0x148>
 800b880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b882:	1c5a      	adds	r2, r3, #1
 800b884:	9219      	str	r2, [sp, #100]	@ 0x64
 800b886:	785a      	ldrb	r2, [r3, #1]
 800b888:	b37f      	cbz	r7, 800b8ea <_strtod_l+0x232>
 800b88a:	4681      	mov	r9, r0
 800b88c:	463d      	mov	r5, r7
 800b88e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b892:	2b09      	cmp	r3, #9
 800b894:	d912      	bls.n	800b8bc <_strtod_l+0x204>
 800b896:	2301      	movs	r3, #1
 800b898:	e7c4      	b.n	800b824 <_strtod_l+0x16c>
 800b89a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b89c:	1c5a      	adds	r2, r3, #1
 800b89e:	9219      	str	r2, [sp, #100]	@ 0x64
 800b8a0:	785a      	ldrb	r2, [r3, #1]
 800b8a2:	3001      	adds	r0, #1
 800b8a4:	2a30      	cmp	r2, #48	@ 0x30
 800b8a6:	d0f8      	beq.n	800b89a <_strtod_l+0x1e2>
 800b8a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b8ac:	2b08      	cmp	r3, #8
 800b8ae:	f200 84d3 	bhi.w	800c258 <_strtod_l+0xba0>
 800b8b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b8b6:	4681      	mov	r9, r0
 800b8b8:	2000      	movs	r0, #0
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	3a30      	subs	r2, #48	@ 0x30
 800b8be:	f100 0301 	add.w	r3, r0, #1
 800b8c2:	d02a      	beq.n	800b91a <_strtod_l+0x262>
 800b8c4:	4499      	add	r9, r3
 800b8c6:	eb00 0c05 	add.w	ip, r0, r5
 800b8ca:	462b      	mov	r3, r5
 800b8cc:	210a      	movs	r1, #10
 800b8ce:	4563      	cmp	r3, ip
 800b8d0:	d10d      	bne.n	800b8ee <_strtod_l+0x236>
 800b8d2:	1c69      	adds	r1, r5, #1
 800b8d4:	4401      	add	r1, r0
 800b8d6:	4428      	add	r0, r5
 800b8d8:	2808      	cmp	r0, #8
 800b8da:	dc16      	bgt.n	800b90a <_strtod_l+0x252>
 800b8dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b8de:	230a      	movs	r3, #10
 800b8e0:	fb03 2300 	mla	r3, r3, r0, r2
 800b8e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	e018      	b.n	800b91c <_strtod_l+0x264>
 800b8ea:	4638      	mov	r0, r7
 800b8ec:	e7da      	b.n	800b8a4 <_strtod_l+0x1ec>
 800b8ee:	2b08      	cmp	r3, #8
 800b8f0:	f103 0301 	add.w	r3, r3, #1
 800b8f4:	dc03      	bgt.n	800b8fe <_strtod_l+0x246>
 800b8f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b8f8:	434e      	muls	r6, r1
 800b8fa:	960a      	str	r6, [sp, #40]	@ 0x28
 800b8fc:	e7e7      	b.n	800b8ce <_strtod_l+0x216>
 800b8fe:	2b10      	cmp	r3, #16
 800b900:	bfde      	ittt	le
 800b902:	9e08      	ldrle	r6, [sp, #32]
 800b904:	434e      	mulle	r6, r1
 800b906:	9608      	strle	r6, [sp, #32]
 800b908:	e7e1      	b.n	800b8ce <_strtod_l+0x216>
 800b90a:	280f      	cmp	r0, #15
 800b90c:	dceb      	bgt.n	800b8e6 <_strtod_l+0x22e>
 800b90e:	9808      	ldr	r0, [sp, #32]
 800b910:	230a      	movs	r3, #10
 800b912:	fb03 2300 	mla	r3, r3, r0, r2
 800b916:	9308      	str	r3, [sp, #32]
 800b918:	e7e5      	b.n	800b8e6 <_strtod_l+0x22e>
 800b91a:	4629      	mov	r1, r5
 800b91c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b91e:	1c50      	adds	r0, r2, #1
 800b920:	9019      	str	r0, [sp, #100]	@ 0x64
 800b922:	7852      	ldrb	r2, [r2, #1]
 800b924:	4618      	mov	r0, r3
 800b926:	460d      	mov	r5, r1
 800b928:	e7b1      	b.n	800b88e <_strtod_l+0x1d6>
 800b92a:	f04f 0900 	mov.w	r9, #0
 800b92e:	2301      	movs	r3, #1
 800b930:	e77d      	b.n	800b82e <_strtod_l+0x176>
 800b932:	f04f 0c00 	mov.w	ip, #0
 800b936:	1ca2      	adds	r2, r4, #2
 800b938:	9219      	str	r2, [sp, #100]	@ 0x64
 800b93a:	78a2      	ldrb	r2, [r4, #2]
 800b93c:	e785      	b.n	800b84a <_strtod_l+0x192>
 800b93e:	f04f 0c01 	mov.w	ip, #1
 800b942:	e7f8      	b.n	800b936 <_strtod_l+0x27e>
 800b944:	0800d7d8 	.word	0x0800d7d8
 800b948:	0800d7c0 	.word	0x0800d7c0
 800b94c:	7ff00000 	.word	0x7ff00000
 800b950:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b952:	1c51      	adds	r1, r2, #1
 800b954:	9119      	str	r1, [sp, #100]	@ 0x64
 800b956:	7852      	ldrb	r2, [r2, #1]
 800b958:	2a30      	cmp	r2, #48	@ 0x30
 800b95a:	d0f9      	beq.n	800b950 <_strtod_l+0x298>
 800b95c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b960:	2908      	cmp	r1, #8
 800b962:	f63f af78 	bhi.w	800b856 <_strtod_l+0x19e>
 800b966:	3a30      	subs	r2, #48	@ 0x30
 800b968:	920e      	str	r2, [sp, #56]	@ 0x38
 800b96a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b96c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b96e:	f04f 080a 	mov.w	r8, #10
 800b972:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b974:	1c56      	adds	r6, r2, #1
 800b976:	9619      	str	r6, [sp, #100]	@ 0x64
 800b978:	7852      	ldrb	r2, [r2, #1]
 800b97a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b97e:	f1be 0f09 	cmp.w	lr, #9
 800b982:	d939      	bls.n	800b9f8 <_strtod_l+0x340>
 800b984:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b986:	1a76      	subs	r6, r6, r1
 800b988:	2e08      	cmp	r6, #8
 800b98a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b98e:	dc03      	bgt.n	800b998 <_strtod_l+0x2e0>
 800b990:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b992:	4588      	cmp	r8, r1
 800b994:	bfa8      	it	ge
 800b996:	4688      	movge	r8, r1
 800b998:	f1bc 0f00 	cmp.w	ip, #0
 800b99c:	d001      	beq.n	800b9a2 <_strtod_l+0x2ea>
 800b99e:	f1c8 0800 	rsb	r8, r8, #0
 800b9a2:	2d00      	cmp	r5, #0
 800b9a4:	d14e      	bne.n	800ba44 <_strtod_l+0x38c>
 800b9a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9a8:	4308      	orrs	r0, r1
 800b9aa:	f47f aebe 	bne.w	800b72a <_strtod_l+0x72>
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	f47f aed6 	bne.w	800b760 <_strtod_l+0xa8>
 800b9b4:	2a69      	cmp	r2, #105	@ 0x69
 800b9b6:	d028      	beq.n	800ba0a <_strtod_l+0x352>
 800b9b8:	dc25      	bgt.n	800ba06 <_strtod_l+0x34e>
 800b9ba:	2a49      	cmp	r2, #73	@ 0x49
 800b9bc:	d025      	beq.n	800ba0a <_strtod_l+0x352>
 800b9be:	2a4e      	cmp	r2, #78	@ 0x4e
 800b9c0:	f47f aece 	bne.w	800b760 <_strtod_l+0xa8>
 800b9c4:	499b      	ldr	r1, [pc, #620]	@ (800bc34 <_strtod_l+0x57c>)
 800b9c6:	a819      	add	r0, sp, #100	@ 0x64
 800b9c8:	f001 fba6 	bl	800d118 <__match>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	f43f aec7 	beq.w	800b760 <_strtod_l+0xa8>
 800b9d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	2b28      	cmp	r3, #40	@ 0x28
 800b9d8:	d12e      	bne.n	800ba38 <_strtod_l+0x380>
 800b9da:	4997      	ldr	r1, [pc, #604]	@ (800bc38 <_strtod_l+0x580>)
 800b9dc:	aa1c      	add	r2, sp, #112	@ 0x70
 800b9de:	a819      	add	r0, sp, #100	@ 0x64
 800b9e0:	f001 fbae 	bl	800d140 <__hexnan>
 800b9e4:	2805      	cmp	r0, #5
 800b9e6:	d127      	bne.n	800ba38 <_strtod_l+0x380>
 800b9e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b9ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b9ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b9f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b9f6:	e698      	b.n	800b72a <_strtod_l+0x72>
 800b9f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b9fa:	fb08 2101 	mla	r1, r8, r1, r2
 800b9fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ba02:	920e      	str	r2, [sp, #56]	@ 0x38
 800ba04:	e7b5      	b.n	800b972 <_strtod_l+0x2ba>
 800ba06:	2a6e      	cmp	r2, #110	@ 0x6e
 800ba08:	e7da      	b.n	800b9c0 <_strtod_l+0x308>
 800ba0a:	498c      	ldr	r1, [pc, #560]	@ (800bc3c <_strtod_l+0x584>)
 800ba0c:	a819      	add	r0, sp, #100	@ 0x64
 800ba0e:	f001 fb83 	bl	800d118 <__match>
 800ba12:	2800      	cmp	r0, #0
 800ba14:	f43f aea4 	beq.w	800b760 <_strtod_l+0xa8>
 800ba18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba1a:	4989      	ldr	r1, [pc, #548]	@ (800bc40 <_strtod_l+0x588>)
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	a819      	add	r0, sp, #100	@ 0x64
 800ba20:	9319      	str	r3, [sp, #100]	@ 0x64
 800ba22:	f001 fb79 	bl	800d118 <__match>
 800ba26:	b910      	cbnz	r0, 800ba2e <_strtod_l+0x376>
 800ba28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ba2e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bc50 <_strtod_l+0x598>
 800ba32:	f04f 0a00 	mov.w	sl, #0
 800ba36:	e678      	b.n	800b72a <_strtod_l+0x72>
 800ba38:	4882      	ldr	r0, [pc, #520]	@ (800bc44 <_strtod_l+0x58c>)
 800ba3a:	f001 f8a9 	bl	800cb90 <nan>
 800ba3e:	ec5b ab10 	vmov	sl, fp, d0
 800ba42:	e672      	b.n	800b72a <_strtod_l+0x72>
 800ba44:	eba8 0309 	sub.w	r3, r8, r9
 800ba48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ba4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba4c:	2f00      	cmp	r7, #0
 800ba4e:	bf08      	it	eq
 800ba50:	462f      	moveq	r7, r5
 800ba52:	2d10      	cmp	r5, #16
 800ba54:	462c      	mov	r4, r5
 800ba56:	bfa8      	it	ge
 800ba58:	2410      	movge	r4, #16
 800ba5a:	f7f4 fd7b 	bl	8000554 <__aeabi_ui2d>
 800ba5e:	2d09      	cmp	r5, #9
 800ba60:	4682      	mov	sl, r0
 800ba62:	468b      	mov	fp, r1
 800ba64:	dc13      	bgt.n	800ba8e <_strtod_l+0x3d6>
 800ba66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	f43f ae5e 	beq.w	800b72a <_strtod_l+0x72>
 800ba6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba70:	dd78      	ble.n	800bb64 <_strtod_l+0x4ac>
 800ba72:	2b16      	cmp	r3, #22
 800ba74:	dc5f      	bgt.n	800bb36 <_strtod_l+0x47e>
 800ba76:	4974      	ldr	r1, [pc, #464]	@ (800bc48 <_strtod_l+0x590>)
 800ba78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ba7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba80:	4652      	mov	r2, sl
 800ba82:	465b      	mov	r3, fp
 800ba84:	f7f4 fde0 	bl	8000648 <__aeabi_dmul>
 800ba88:	4682      	mov	sl, r0
 800ba8a:	468b      	mov	fp, r1
 800ba8c:	e64d      	b.n	800b72a <_strtod_l+0x72>
 800ba8e:	4b6e      	ldr	r3, [pc, #440]	@ (800bc48 <_strtod_l+0x590>)
 800ba90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ba94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ba98:	f7f4 fdd6 	bl	8000648 <__aeabi_dmul>
 800ba9c:	4682      	mov	sl, r0
 800ba9e:	9808      	ldr	r0, [sp, #32]
 800baa0:	468b      	mov	fp, r1
 800baa2:	f7f4 fd57 	bl	8000554 <__aeabi_ui2d>
 800baa6:	4602      	mov	r2, r0
 800baa8:	460b      	mov	r3, r1
 800baaa:	4650      	mov	r0, sl
 800baac:	4659      	mov	r1, fp
 800baae:	f7f4 fc15 	bl	80002dc <__adddf3>
 800bab2:	2d0f      	cmp	r5, #15
 800bab4:	4682      	mov	sl, r0
 800bab6:	468b      	mov	fp, r1
 800bab8:	ddd5      	ble.n	800ba66 <_strtod_l+0x3ae>
 800baba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800babc:	1b2c      	subs	r4, r5, r4
 800babe:	441c      	add	r4, r3
 800bac0:	2c00      	cmp	r4, #0
 800bac2:	f340 8096 	ble.w	800bbf2 <_strtod_l+0x53a>
 800bac6:	f014 030f 	ands.w	r3, r4, #15
 800baca:	d00a      	beq.n	800bae2 <_strtod_l+0x42a>
 800bacc:	495e      	ldr	r1, [pc, #376]	@ (800bc48 <_strtod_l+0x590>)
 800bace:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bad2:	4652      	mov	r2, sl
 800bad4:	465b      	mov	r3, fp
 800bad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bada:	f7f4 fdb5 	bl	8000648 <__aeabi_dmul>
 800bade:	4682      	mov	sl, r0
 800bae0:	468b      	mov	fp, r1
 800bae2:	f034 040f 	bics.w	r4, r4, #15
 800bae6:	d073      	beq.n	800bbd0 <_strtod_l+0x518>
 800bae8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800baec:	dd48      	ble.n	800bb80 <_strtod_l+0x4c8>
 800baee:	2400      	movs	r4, #0
 800baf0:	46a0      	mov	r8, r4
 800baf2:	940a      	str	r4, [sp, #40]	@ 0x28
 800baf4:	46a1      	mov	r9, r4
 800baf6:	9a05      	ldr	r2, [sp, #20]
 800baf8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bc50 <_strtod_l+0x598>
 800bafc:	2322      	movs	r3, #34	@ 0x22
 800bafe:	6013      	str	r3, [r2, #0]
 800bb00:	f04f 0a00 	mov.w	sl, #0
 800bb04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f43f ae0f 	beq.w	800b72a <_strtod_l+0x72>
 800bb0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb0e:	9805      	ldr	r0, [sp, #20]
 800bb10:	f7ff f942 	bl	800ad98 <_Bfree>
 800bb14:	9805      	ldr	r0, [sp, #20]
 800bb16:	4649      	mov	r1, r9
 800bb18:	f7ff f93e 	bl	800ad98 <_Bfree>
 800bb1c:	9805      	ldr	r0, [sp, #20]
 800bb1e:	4641      	mov	r1, r8
 800bb20:	f7ff f93a 	bl	800ad98 <_Bfree>
 800bb24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bb26:	9805      	ldr	r0, [sp, #20]
 800bb28:	f7ff f936 	bl	800ad98 <_Bfree>
 800bb2c:	9805      	ldr	r0, [sp, #20]
 800bb2e:	4621      	mov	r1, r4
 800bb30:	f7ff f932 	bl	800ad98 <_Bfree>
 800bb34:	e5f9      	b.n	800b72a <_strtod_l+0x72>
 800bb36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	dbbc      	blt.n	800baba <_strtod_l+0x402>
 800bb40:	4c41      	ldr	r4, [pc, #260]	@ (800bc48 <_strtod_l+0x590>)
 800bb42:	f1c5 050f 	rsb	r5, r5, #15
 800bb46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bb4a:	4652      	mov	r2, sl
 800bb4c:	465b      	mov	r3, fp
 800bb4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb52:	f7f4 fd79 	bl	8000648 <__aeabi_dmul>
 800bb56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb58:	1b5d      	subs	r5, r3, r5
 800bb5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bb5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bb62:	e78f      	b.n	800ba84 <_strtod_l+0x3cc>
 800bb64:	3316      	adds	r3, #22
 800bb66:	dba8      	blt.n	800baba <_strtod_l+0x402>
 800bb68:	4b37      	ldr	r3, [pc, #220]	@ (800bc48 <_strtod_l+0x590>)
 800bb6a:	eba9 0808 	sub.w	r8, r9, r8
 800bb6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bb72:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bb76:	4650      	mov	r0, sl
 800bb78:	4659      	mov	r1, fp
 800bb7a:	f7f4 fe8f 	bl	800089c <__aeabi_ddiv>
 800bb7e:	e783      	b.n	800ba88 <_strtod_l+0x3d0>
 800bb80:	4b32      	ldr	r3, [pc, #200]	@ (800bc4c <_strtod_l+0x594>)
 800bb82:	9308      	str	r3, [sp, #32]
 800bb84:	2300      	movs	r3, #0
 800bb86:	1124      	asrs	r4, r4, #4
 800bb88:	4650      	mov	r0, sl
 800bb8a:	4659      	mov	r1, fp
 800bb8c:	461e      	mov	r6, r3
 800bb8e:	2c01      	cmp	r4, #1
 800bb90:	dc21      	bgt.n	800bbd6 <_strtod_l+0x51e>
 800bb92:	b10b      	cbz	r3, 800bb98 <_strtod_l+0x4e0>
 800bb94:	4682      	mov	sl, r0
 800bb96:	468b      	mov	fp, r1
 800bb98:	492c      	ldr	r1, [pc, #176]	@ (800bc4c <_strtod_l+0x594>)
 800bb9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bb9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bba2:	4652      	mov	r2, sl
 800bba4:	465b      	mov	r3, fp
 800bba6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbaa:	f7f4 fd4d 	bl	8000648 <__aeabi_dmul>
 800bbae:	4b28      	ldr	r3, [pc, #160]	@ (800bc50 <_strtod_l+0x598>)
 800bbb0:	460a      	mov	r2, r1
 800bbb2:	400b      	ands	r3, r1
 800bbb4:	4927      	ldr	r1, [pc, #156]	@ (800bc54 <_strtod_l+0x59c>)
 800bbb6:	428b      	cmp	r3, r1
 800bbb8:	4682      	mov	sl, r0
 800bbba:	d898      	bhi.n	800baee <_strtod_l+0x436>
 800bbbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bbc0:	428b      	cmp	r3, r1
 800bbc2:	bf86      	itte	hi
 800bbc4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bc58 <_strtod_l+0x5a0>
 800bbc8:	f04f 3aff 	movhi.w	sl, #4294967295
 800bbcc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	9308      	str	r3, [sp, #32]
 800bbd4:	e07a      	b.n	800bccc <_strtod_l+0x614>
 800bbd6:	07e2      	lsls	r2, r4, #31
 800bbd8:	d505      	bpl.n	800bbe6 <_strtod_l+0x52e>
 800bbda:	9b08      	ldr	r3, [sp, #32]
 800bbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe0:	f7f4 fd32 	bl	8000648 <__aeabi_dmul>
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	9a08      	ldr	r2, [sp, #32]
 800bbe8:	3208      	adds	r2, #8
 800bbea:	3601      	adds	r6, #1
 800bbec:	1064      	asrs	r4, r4, #1
 800bbee:	9208      	str	r2, [sp, #32]
 800bbf0:	e7cd      	b.n	800bb8e <_strtod_l+0x4d6>
 800bbf2:	d0ed      	beq.n	800bbd0 <_strtod_l+0x518>
 800bbf4:	4264      	negs	r4, r4
 800bbf6:	f014 020f 	ands.w	r2, r4, #15
 800bbfa:	d00a      	beq.n	800bc12 <_strtod_l+0x55a>
 800bbfc:	4b12      	ldr	r3, [pc, #72]	@ (800bc48 <_strtod_l+0x590>)
 800bbfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc02:	4650      	mov	r0, sl
 800bc04:	4659      	mov	r1, fp
 800bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0a:	f7f4 fe47 	bl	800089c <__aeabi_ddiv>
 800bc0e:	4682      	mov	sl, r0
 800bc10:	468b      	mov	fp, r1
 800bc12:	1124      	asrs	r4, r4, #4
 800bc14:	d0dc      	beq.n	800bbd0 <_strtod_l+0x518>
 800bc16:	2c1f      	cmp	r4, #31
 800bc18:	dd20      	ble.n	800bc5c <_strtod_l+0x5a4>
 800bc1a:	2400      	movs	r4, #0
 800bc1c:	46a0      	mov	r8, r4
 800bc1e:	940a      	str	r4, [sp, #40]	@ 0x28
 800bc20:	46a1      	mov	r9, r4
 800bc22:	9a05      	ldr	r2, [sp, #20]
 800bc24:	2322      	movs	r3, #34	@ 0x22
 800bc26:	f04f 0a00 	mov.w	sl, #0
 800bc2a:	f04f 0b00 	mov.w	fp, #0
 800bc2e:	6013      	str	r3, [r2, #0]
 800bc30:	e768      	b.n	800bb04 <_strtod_l+0x44c>
 800bc32:	bf00      	nop
 800bc34:	0800d5ad 	.word	0x0800d5ad
 800bc38:	0800d7c4 	.word	0x0800d7c4
 800bc3c:	0800d5a5 	.word	0x0800d5a5
 800bc40:	0800d5dc 	.word	0x0800d5dc
 800bc44:	0800d96d 	.word	0x0800d96d
 800bc48:	0800d6f8 	.word	0x0800d6f8
 800bc4c:	0800d6d0 	.word	0x0800d6d0
 800bc50:	7ff00000 	.word	0x7ff00000
 800bc54:	7ca00000 	.word	0x7ca00000
 800bc58:	7fefffff 	.word	0x7fefffff
 800bc5c:	f014 0310 	ands.w	r3, r4, #16
 800bc60:	bf18      	it	ne
 800bc62:	236a      	movne	r3, #106	@ 0x6a
 800bc64:	4ea9      	ldr	r6, [pc, #676]	@ (800bf0c <_strtod_l+0x854>)
 800bc66:	9308      	str	r3, [sp, #32]
 800bc68:	4650      	mov	r0, sl
 800bc6a:	4659      	mov	r1, fp
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	07e2      	lsls	r2, r4, #31
 800bc70:	d504      	bpl.n	800bc7c <_strtod_l+0x5c4>
 800bc72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bc76:	f7f4 fce7 	bl	8000648 <__aeabi_dmul>
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	1064      	asrs	r4, r4, #1
 800bc7e:	f106 0608 	add.w	r6, r6, #8
 800bc82:	d1f4      	bne.n	800bc6e <_strtod_l+0x5b6>
 800bc84:	b10b      	cbz	r3, 800bc8a <_strtod_l+0x5d2>
 800bc86:	4682      	mov	sl, r0
 800bc88:	468b      	mov	fp, r1
 800bc8a:	9b08      	ldr	r3, [sp, #32]
 800bc8c:	b1b3      	cbz	r3, 800bcbc <_strtod_l+0x604>
 800bc8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bc92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	4659      	mov	r1, fp
 800bc9a:	dd0f      	ble.n	800bcbc <_strtod_l+0x604>
 800bc9c:	2b1f      	cmp	r3, #31
 800bc9e:	dd55      	ble.n	800bd4c <_strtod_l+0x694>
 800bca0:	2b34      	cmp	r3, #52	@ 0x34
 800bca2:	bfde      	ittt	le
 800bca4:	f04f 33ff 	movle.w	r3, #4294967295
 800bca8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bcac:	4093      	lslle	r3, r2
 800bcae:	f04f 0a00 	mov.w	sl, #0
 800bcb2:	bfcc      	ite	gt
 800bcb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bcb8:	ea03 0b01 	andle.w	fp, r3, r1
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	4650      	mov	r0, sl
 800bcc2:	4659      	mov	r1, fp
 800bcc4:	f7f4 ff28 	bl	8000b18 <__aeabi_dcmpeq>
 800bcc8:	2800      	cmp	r0, #0
 800bcca:	d1a6      	bne.n	800bc1a <_strtod_l+0x562>
 800bccc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcce:	9300      	str	r3, [sp, #0]
 800bcd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bcd2:	9805      	ldr	r0, [sp, #20]
 800bcd4:	462b      	mov	r3, r5
 800bcd6:	463a      	mov	r2, r7
 800bcd8:	f7ff f8c6 	bl	800ae68 <__s2b>
 800bcdc:	900a      	str	r0, [sp, #40]	@ 0x28
 800bcde:	2800      	cmp	r0, #0
 800bce0:	f43f af05 	beq.w	800baee <_strtod_l+0x436>
 800bce4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bce6:	2a00      	cmp	r2, #0
 800bce8:	eba9 0308 	sub.w	r3, r9, r8
 800bcec:	bfa8      	it	ge
 800bcee:	2300      	movge	r3, #0
 800bcf0:	9312      	str	r3, [sp, #72]	@ 0x48
 800bcf2:	2400      	movs	r4, #0
 800bcf4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bcf8:	9316      	str	r3, [sp, #88]	@ 0x58
 800bcfa:	46a0      	mov	r8, r4
 800bcfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcfe:	9805      	ldr	r0, [sp, #20]
 800bd00:	6859      	ldr	r1, [r3, #4]
 800bd02:	f7ff f809 	bl	800ad18 <_Balloc>
 800bd06:	4681      	mov	r9, r0
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	f43f aef4 	beq.w	800baf6 <_strtod_l+0x43e>
 800bd0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd10:	691a      	ldr	r2, [r3, #16]
 800bd12:	3202      	adds	r2, #2
 800bd14:	f103 010c 	add.w	r1, r3, #12
 800bd18:	0092      	lsls	r2, r2, #2
 800bd1a:	300c      	adds	r0, #12
 800bd1c:	f7fe f899 	bl	8009e52 <memcpy>
 800bd20:	ec4b ab10 	vmov	d0, sl, fp
 800bd24:	9805      	ldr	r0, [sp, #20]
 800bd26:	aa1c      	add	r2, sp, #112	@ 0x70
 800bd28:	a91b      	add	r1, sp, #108	@ 0x6c
 800bd2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bd2e:	f7ff fbd7 	bl	800b4e0 <__d2b>
 800bd32:	901a      	str	r0, [sp, #104]	@ 0x68
 800bd34:	2800      	cmp	r0, #0
 800bd36:	f43f aede 	beq.w	800baf6 <_strtod_l+0x43e>
 800bd3a:	9805      	ldr	r0, [sp, #20]
 800bd3c:	2101      	movs	r1, #1
 800bd3e:	f7ff f929 	bl	800af94 <__i2b>
 800bd42:	4680      	mov	r8, r0
 800bd44:	b948      	cbnz	r0, 800bd5a <_strtod_l+0x6a2>
 800bd46:	f04f 0800 	mov.w	r8, #0
 800bd4a:	e6d4      	b.n	800baf6 <_strtod_l+0x43e>
 800bd4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bd50:	fa02 f303 	lsl.w	r3, r2, r3
 800bd54:	ea03 0a0a 	and.w	sl, r3, sl
 800bd58:	e7b0      	b.n	800bcbc <_strtod_l+0x604>
 800bd5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bd5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bd5e:	2d00      	cmp	r5, #0
 800bd60:	bfab      	itete	ge
 800bd62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bd64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bd66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bd68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bd6a:	bfac      	ite	ge
 800bd6c:	18ef      	addge	r7, r5, r3
 800bd6e:	1b5e      	sublt	r6, r3, r5
 800bd70:	9b08      	ldr	r3, [sp, #32]
 800bd72:	1aed      	subs	r5, r5, r3
 800bd74:	4415      	add	r5, r2
 800bd76:	4b66      	ldr	r3, [pc, #408]	@ (800bf10 <_strtod_l+0x858>)
 800bd78:	3d01      	subs	r5, #1
 800bd7a:	429d      	cmp	r5, r3
 800bd7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bd80:	da50      	bge.n	800be24 <_strtod_l+0x76c>
 800bd82:	1b5b      	subs	r3, r3, r5
 800bd84:	2b1f      	cmp	r3, #31
 800bd86:	eba2 0203 	sub.w	r2, r2, r3
 800bd8a:	f04f 0101 	mov.w	r1, #1
 800bd8e:	dc3d      	bgt.n	800be0c <_strtod_l+0x754>
 800bd90:	fa01 f303 	lsl.w	r3, r1, r3
 800bd94:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd96:	2300      	movs	r3, #0
 800bd98:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd9a:	18bd      	adds	r5, r7, r2
 800bd9c:	9b08      	ldr	r3, [sp, #32]
 800bd9e:	42af      	cmp	r7, r5
 800bda0:	4416      	add	r6, r2
 800bda2:	441e      	add	r6, r3
 800bda4:	463b      	mov	r3, r7
 800bda6:	bfa8      	it	ge
 800bda8:	462b      	movge	r3, r5
 800bdaa:	42b3      	cmp	r3, r6
 800bdac:	bfa8      	it	ge
 800bdae:	4633      	movge	r3, r6
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	bfc2      	ittt	gt
 800bdb4:	1aed      	subgt	r5, r5, r3
 800bdb6:	1af6      	subgt	r6, r6, r3
 800bdb8:	1aff      	subgt	r7, r7, r3
 800bdba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	dd16      	ble.n	800bdee <_strtod_l+0x736>
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	9805      	ldr	r0, [sp, #20]
 800bdc4:	461a      	mov	r2, r3
 800bdc6:	f7ff f9a5 	bl	800b114 <__pow5mult>
 800bdca:	4680      	mov	r8, r0
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	d0ba      	beq.n	800bd46 <_strtod_l+0x68e>
 800bdd0:	4601      	mov	r1, r0
 800bdd2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bdd4:	9805      	ldr	r0, [sp, #20]
 800bdd6:	f7ff f8f3 	bl	800afc0 <__multiply>
 800bdda:	900e      	str	r0, [sp, #56]	@ 0x38
 800bddc:	2800      	cmp	r0, #0
 800bdde:	f43f ae8a 	beq.w	800baf6 <_strtod_l+0x43e>
 800bde2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bde4:	9805      	ldr	r0, [sp, #20]
 800bde6:	f7fe ffd7 	bl	800ad98 <_Bfree>
 800bdea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdec:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdee:	2d00      	cmp	r5, #0
 800bdf0:	dc1d      	bgt.n	800be2e <_strtod_l+0x776>
 800bdf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	dd23      	ble.n	800be40 <_strtod_l+0x788>
 800bdf8:	4649      	mov	r1, r9
 800bdfa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bdfc:	9805      	ldr	r0, [sp, #20]
 800bdfe:	f7ff f989 	bl	800b114 <__pow5mult>
 800be02:	4681      	mov	r9, r0
 800be04:	b9e0      	cbnz	r0, 800be40 <_strtod_l+0x788>
 800be06:	f04f 0900 	mov.w	r9, #0
 800be0a:	e674      	b.n	800baf6 <_strtod_l+0x43e>
 800be0c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800be10:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800be14:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800be18:	35e2      	adds	r5, #226	@ 0xe2
 800be1a:	fa01 f305 	lsl.w	r3, r1, r5
 800be1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800be20:	9113      	str	r1, [sp, #76]	@ 0x4c
 800be22:	e7ba      	b.n	800bd9a <_strtod_l+0x6e2>
 800be24:	2300      	movs	r3, #0
 800be26:	9310      	str	r3, [sp, #64]	@ 0x40
 800be28:	2301      	movs	r3, #1
 800be2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be2c:	e7b5      	b.n	800bd9a <_strtod_l+0x6e2>
 800be2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be30:	9805      	ldr	r0, [sp, #20]
 800be32:	462a      	mov	r2, r5
 800be34:	f7ff f9c8 	bl	800b1c8 <__lshift>
 800be38:	901a      	str	r0, [sp, #104]	@ 0x68
 800be3a:	2800      	cmp	r0, #0
 800be3c:	d1d9      	bne.n	800bdf2 <_strtod_l+0x73a>
 800be3e:	e65a      	b.n	800baf6 <_strtod_l+0x43e>
 800be40:	2e00      	cmp	r6, #0
 800be42:	dd07      	ble.n	800be54 <_strtod_l+0x79c>
 800be44:	4649      	mov	r1, r9
 800be46:	9805      	ldr	r0, [sp, #20]
 800be48:	4632      	mov	r2, r6
 800be4a:	f7ff f9bd 	bl	800b1c8 <__lshift>
 800be4e:	4681      	mov	r9, r0
 800be50:	2800      	cmp	r0, #0
 800be52:	d0d8      	beq.n	800be06 <_strtod_l+0x74e>
 800be54:	2f00      	cmp	r7, #0
 800be56:	dd08      	ble.n	800be6a <_strtod_l+0x7b2>
 800be58:	4641      	mov	r1, r8
 800be5a:	9805      	ldr	r0, [sp, #20]
 800be5c:	463a      	mov	r2, r7
 800be5e:	f7ff f9b3 	bl	800b1c8 <__lshift>
 800be62:	4680      	mov	r8, r0
 800be64:	2800      	cmp	r0, #0
 800be66:	f43f ae46 	beq.w	800baf6 <_strtod_l+0x43e>
 800be6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be6c:	9805      	ldr	r0, [sp, #20]
 800be6e:	464a      	mov	r2, r9
 800be70:	f7ff fa32 	bl	800b2d8 <__mdiff>
 800be74:	4604      	mov	r4, r0
 800be76:	2800      	cmp	r0, #0
 800be78:	f43f ae3d 	beq.w	800baf6 <_strtod_l+0x43e>
 800be7c:	68c3      	ldr	r3, [r0, #12]
 800be7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be80:	2300      	movs	r3, #0
 800be82:	60c3      	str	r3, [r0, #12]
 800be84:	4641      	mov	r1, r8
 800be86:	f7ff fa0b 	bl	800b2a0 <__mcmp>
 800be8a:	2800      	cmp	r0, #0
 800be8c:	da46      	bge.n	800bf1c <_strtod_l+0x864>
 800be8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be90:	ea53 030a 	orrs.w	r3, r3, sl
 800be94:	d16c      	bne.n	800bf70 <_strtod_l+0x8b8>
 800be96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d168      	bne.n	800bf70 <_strtod_l+0x8b8>
 800be9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bea2:	0d1b      	lsrs	r3, r3, #20
 800bea4:	051b      	lsls	r3, r3, #20
 800bea6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800beaa:	d961      	bls.n	800bf70 <_strtod_l+0x8b8>
 800beac:	6963      	ldr	r3, [r4, #20]
 800beae:	b913      	cbnz	r3, 800beb6 <_strtod_l+0x7fe>
 800beb0:	6923      	ldr	r3, [r4, #16]
 800beb2:	2b01      	cmp	r3, #1
 800beb4:	dd5c      	ble.n	800bf70 <_strtod_l+0x8b8>
 800beb6:	4621      	mov	r1, r4
 800beb8:	2201      	movs	r2, #1
 800beba:	9805      	ldr	r0, [sp, #20]
 800bebc:	f7ff f984 	bl	800b1c8 <__lshift>
 800bec0:	4641      	mov	r1, r8
 800bec2:	4604      	mov	r4, r0
 800bec4:	f7ff f9ec 	bl	800b2a0 <__mcmp>
 800bec8:	2800      	cmp	r0, #0
 800beca:	dd51      	ble.n	800bf70 <_strtod_l+0x8b8>
 800becc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bed0:	9a08      	ldr	r2, [sp, #32]
 800bed2:	0d1b      	lsrs	r3, r3, #20
 800bed4:	051b      	lsls	r3, r3, #20
 800bed6:	2a00      	cmp	r2, #0
 800bed8:	d06b      	beq.n	800bfb2 <_strtod_l+0x8fa>
 800beda:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bede:	d868      	bhi.n	800bfb2 <_strtod_l+0x8fa>
 800bee0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bee4:	f67f ae9d 	bls.w	800bc22 <_strtod_l+0x56a>
 800bee8:	4b0a      	ldr	r3, [pc, #40]	@ (800bf14 <_strtod_l+0x85c>)
 800beea:	4650      	mov	r0, sl
 800beec:	4659      	mov	r1, fp
 800beee:	2200      	movs	r2, #0
 800bef0:	f7f4 fbaa 	bl	8000648 <__aeabi_dmul>
 800bef4:	4b08      	ldr	r3, [pc, #32]	@ (800bf18 <_strtod_l+0x860>)
 800bef6:	400b      	ands	r3, r1
 800bef8:	4682      	mov	sl, r0
 800befa:	468b      	mov	fp, r1
 800befc:	2b00      	cmp	r3, #0
 800befe:	f47f ae05 	bne.w	800bb0c <_strtod_l+0x454>
 800bf02:	9a05      	ldr	r2, [sp, #20]
 800bf04:	2322      	movs	r3, #34	@ 0x22
 800bf06:	6013      	str	r3, [r2, #0]
 800bf08:	e600      	b.n	800bb0c <_strtod_l+0x454>
 800bf0a:	bf00      	nop
 800bf0c:	0800d7f0 	.word	0x0800d7f0
 800bf10:	fffffc02 	.word	0xfffffc02
 800bf14:	39500000 	.word	0x39500000
 800bf18:	7ff00000 	.word	0x7ff00000
 800bf1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bf20:	d165      	bne.n	800bfee <_strtod_l+0x936>
 800bf22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bf24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf28:	b35a      	cbz	r2, 800bf82 <_strtod_l+0x8ca>
 800bf2a:	4a9f      	ldr	r2, [pc, #636]	@ (800c1a8 <_strtod_l+0xaf0>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d12b      	bne.n	800bf88 <_strtod_l+0x8d0>
 800bf30:	9b08      	ldr	r3, [sp, #32]
 800bf32:	4651      	mov	r1, sl
 800bf34:	b303      	cbz	r3, 800bf78 <_strtod_l+0x8c0>
 800bf36:	4b9d      	ldr	r3, [pc, #628]	@ (800c1ac <_strtod_l+0xaf4>)
 800bf38:	465a      	mov	r2, fp
 800bf3a:	4013      	ands	r3, r2
 800bf3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bf40:	f04f 32ff 	mov.w	r2, #4294967295
 800bf44:	d81b      	bhi.n	800bf7e <_strtod_l+0x8c6>
 800bf46:	0d1b      	lsrs	r3, r3, #20
 800bf48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bf4c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf50:	4299      	cmp	r1, r3
 800bf52:	d119      	bne.n	800bf88 <_strtod_l+0x8d0>
 800bf54:	4b96      	ldr	r3, [pc, #600]	@ (800c1b0 <_strtod_l+0xaf8>)
 800bf56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d102      	bne.n	800bf62 <_strtod_l+0x8aa>
 800bf5c:	3101      	adds	r1, #1
 800bf5e:	f43f adca 	beq.w	800baf6 <_strtod_l+0x43e>
 800bf62:	4b92      	ldr	r3, [pc, #584]	@ (800c1ac <_strtod_l+0xaf4>)
 800bf64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf66:	401a      	ands	r2, r3
 800bf68:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bf6c:	f04f 0a00 	mov.w	sl, #0
 800bf70:	9b08      	ldr	r3, [sp, #32]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d1b8      	bne.n	800bee8 <_strtod_l+0x830>
 800bf76:	e5c9      	b.n	800bb0c <_strtod_l+0x454>
 800bf78:	f04f 33ff 	mov.w	r3, #4294967295
 800bf7c:	e7e8      	b.n	800bf50 <_strtod_l+0x898>
 800bf7e:	4613      	mov	r3, r2
 800bf80:	e7e6      	b.n	800bf50 <_strtod_l+0x898>
 800bf82:	ea53 030a 	orrs.w	r3, r3, sl
 800bf86:	d0a1      	beq.n	800becc <_strtod_l+0x814>
 800bf88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bf8a:	b1db      	cbz	r3, 800bfc4 <_strtod_l+0x90c>
 800bf8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf8e:	4213      	tst	r3, r2
 800bf90:	d0ee      	beq.n	800bf70 <_strtod_l+0x8b8>
 800bf92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf94:	9a08      	ldr	r2, [sp, #32]
 800bf96:	4650      	mov	r0, sl
 800bf98:	4659      	mov	r1, fp
 800bf9a:	b1bb      	cbz	r3, 800bfcc <_strtod_l+0x914>
 800bf9c:	f7ff fb6e 	bl	800b67c <sulp>
 800bfa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bfa4:	ec53 2b10 	vmov	r2, r3, d0
 800bfa8:	f7f4 f998 	bl	80002dc <__adddf3>
 800bfac:	4682      	mov	sl, r0
 800bfae:	468b      	mov	fp, r1
 800bfb0:	e7de      	b.n	800bf70 <_strtod_l+0x8b8>
 800bfb2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bfb6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bfba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bfbe:	f04f 3aff 	mov.w	sl, #4294967295
 800bfc2:	e7d5      	b.n	800bf70 <_strtod_l+0x8b8>
 800bfc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bfc6:	ea13 0f0a 	tst.w	r3, sl
 800bfca:	e7e1      	b.n	800bf90 <_strtod_l+0x8d8>
 800bfcc:	f7ff fb56 	bl	800b67c <sulp>
 800bfd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bfd4:	ec53 2b10 	vmov	r2, r3, d0
 800bfd8:	f7f4 f97e 	bl	80002d8 <__aeabi_dsub>
 800bfdc:	2200      	movs	r2, #0
 800bfde:	2300      	movs	r3, #0
 800bfe0:	4682      	mov	sl, r0
 800bfe2:	468b      	mov	fp, r1
 800bfe4:	f7f4 fd98 	bl	8000b18 <__aeabi_dcmpeq>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	d0c1      	beq.n	800bf70 <_strtod_l+0x8b8>
 800bfec:	e619      	b.n	800bc22 <_strtod_l+0x56a>
 800bfee:	4641      	mov	r1, r8
 800bff0:	4620      	mov	r0, r4
 800bff2:	f7ff facd 	bl	800b590 <__ratio>
 800bff6:	ec57 6b10 	vmov	r6, r7, d0
 800bffa:	2200      	movs	r2, #0
 800bffc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c000:	4630      	mov	r0, r6
 800c002:	4639      	mov	r1, r7
 800c004:	f7f4 fd9c 	bl	8000b40 <__aeabi_dcmple>
 800c008:	2800      	cmp	r0, #0
 800c00a:	d06f      	beq.n	800c0ec <_strtod_l+0xa34>
 800c00c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d17a      	bne.n	800c108 <_strtod_l+0xa50>
 800c012:	f1ba 0f00 	cmp.w	sl, #0
 800c016:	d158      	bne.n	800c0ca <_strtod_l+0xa12>
 800c018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c01a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d15a      	bne.n	800c0d8 <_strtod_l+0xa20>
 800c022:	4b64      	ldr	r3, [pc, #400]	@ (800c1b4 <_strtod_l+0xafc>)
 800c024:	2200      	movs	r2, #0
 800c026:	4630      	mov	r0, r6
 800c028:	4639      	mov	r1, r7
 800c02a:	f7f4 fd7f 	bl	8000b2c <__aeabi_dcmplt>
 800c02e:	2800      	cmp	r0, #0
 800c030:	d159      	bne.n	800c0e6 <_strtod_l+0xa2e>
 800c032:	4630      	mov	r0, r6
 800c034:	4639      	mov	r1, r7
 800c036:	4b60      	ldr	r3, [pc, #384]	@ (800c1b8 <_strtod_l+0xb00>)
 800c038:	2200      	movs	r2, #0
 800c03a:	f7f4 fb05 	bl	8000648 <__aeabi_dmul>
 800c03e:	4606      	mov	r6, r0
 800c040:	460f      	mov	r7, r1
 800c042:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c046:	9606      	str	r6, [sp, #24]
 800c048:	9307      	str	r3, [sp, #28]
 800c04a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c04e:	4d57      	ldr	r5, [pc, #348]	@ (800c1ac <_strtod_l+0xaf4>)
 800c050:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c056:	401d      	ands	r5, r3
 800c058:	4b58      	ldr	r3, [pc, #352]	@ (800c1bc <_strtod_l+0xb04>)
 800c05a:	429d      	cmp	r5, r3
 800c05c:	f040 80b2 	bne.w	800c1c4 <_strtod_l+0xb0c>
 800c060:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c062:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c066:	ec4b ab10 	vmov	d0, sl, fp
 800c06a:	f7ff f9c9 	bl	800b400 <__ulp>
 800c06e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c072:	ec51 0b10 	vmov	r0, r1, d0
 800c076:	f7f4 fae7 	bl	8000648 <__aeabi_dmul>
 800c07a:	4652      	mov	r2, sl
 800c07c:	465b      	mov	r3, fp
 800c07e:	f7f4 f92d 	bl	80002dc <__adddf3>
 800c082:	460b      	mov	r3, r1
 800c084:	4949      	ldr	r1, [pc, #292]	@ (800c1ac <_strtod_l+0xaf4>)
 800c086:	4a4e      	ldr	r2, [pc, #312]	@ (800c1c0 <_strtod_l+0xb08>)
 800c088:	4019      	ands	r1, r3
 800c08a:	4291      	cmp	r1, r2
 800c08c:	4682      	mov	sl, r0
 800c08e:	d942      	bls.n	800c116 <_strtod_l+0xa5e>
 800c090:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c092:	4b47      	ldr	r3, [pc, #284]	@ (800c1b0 <_strtod_l+0xaf8>)
 800c094:	429a      	cmp	r2, r3
 800c096:	d103      	bne.n	800c0a0 <_strtod_l+0x9e8>
 800c098:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c09a:	3301      	adds	r3, #1
 800c09c:	f43f ad2b 	beq.w	800baf6 <_strtod_l+0x43e>
 800c0a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c1b0 <_strtod_l+0xaf8>
 800c0a4:	f04f 3aff 	mov.w	sl, #4294967295
 800c0a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0aa:	9805      	ldr	r0, [sp, #20]
 800c0ac:	f7fe fe74 	bl	800ad98 <_Bfree>
 800c0b0:	9805      	ldr	r0, [sp, #20]
 800c0b2:	4649      	mov	r1, r9
 800c0b4:	f7fe fe70 	bl	800ad98 <_Bfree>
 800c0b8:	9805      	ldr	r0, [sp, #20]
 800c0ba:	4641      	mov	r1, r8
 800c0bc:	f7fe fe6c 	bl	800ad98 <_Bfree>
 800c0c0:	9805      	ldr	r0, [sp, #20]
 800c0c2:	4621      	mov	r1, r4
 800c0c4:	f7fe fe68 	bl	800ad98 <_Bfree>
 800c0c8:	e618      	b.n	800bcfc <_strtod_l+0x644>
 800c0ca:	f1ba 0f01 	cmp.w	sl, #1
 800c0ce:	d103      	bne.n	800c0d8 <_strtod_l+0xa20>
 800c0d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	f43f ada5 	beq.w	800bc22 <_strtod_l+0x56a>
 800c0d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c188 <_strtod_l+0xad0>
 800c0dc:	4f35      	ldr	r7, [pc, #212]	@ (800c1b4 <_strtod_l+0xafc>)
 800c0de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c0e2:	2600      	movs	r6, #0
 800c0e4:	e7b1      	b.n	800c04a <_strtod_l+0x992>
 800c0e6:	4f34      	ldr	r7, [pc, #208]	@ (800c1b8 <_strtod_l+0xb00>)
 800c0e8:	2600      	movs	r6, #0
 800c0ea:	e7aa      	b.n	800c042 <_strtod_l+0x98a>
 800c0ec:	4b32      	ldr	r3, [pc, #200]	@ (800c1b8 <_strtod_l+0xb00>)
 800c0ee:	4630      	mov	r0, r6
 800c0f0:	4639      	mov	r1, r7
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	f7f4 faa8 	bl	8000648 <__aeabi_dmul>
 800c0f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0fa:	4606      	mov	r6, r0
 800c0fc:	460f      	mov	r7, r1
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d09f      	beq.n	800c042 <_strtod_l+0x98a>
 800c102:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c106:	e7a0      	b.n	800c04a <_strtod_l+0x992>
 800c108:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c190 <_strtod_l+0xad8>
 800c10c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c110:	ec57 6b17 	vmov	r6, r7, d7
 800c114:	e799      	b.n	800c04a <_strtod_l+0x992>
 800c116:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c11a:	9b08      	ldr	r3, [sp, #32]
 800c11c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c120:	2b00      	cmp	r3, #0
 800c122:	d1c1      	bne.n	800c0a8 <_strtod_l+0x9f0>
 800c124:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c128:	0d1b      	lsrs	r3, r3, #20
 800c12a:	051b      	lsls	r3, r3, #20
 800c12c:	429d      	cmp	r5, r3
 800c12e:	d1bb      	bne.n	800c0a8 <_strtod_l+0x9f0>
 800c130:	4630      	mov	r0, r6
 800c132:	4639      	mov	r1, r7
 800c134:	f7f4 fde8 	bl	8000d08 <__aeabi_d2lz>
 800c138:	f7f4 fa58 	bl	80005ec <__aeabi_l2d>
 800c13c:	4602      	mov	r2, r0
 800c13e:	460b      	mov	r3, r1
 800c140:	4630      	mov	r0, r6
 800c142:	4639      	mov	r1, r7
 800c144:	f7f4 f8c8 	bl	80002d8 <__aeabi_dsub>
 800c148:	460b      	mov	r3, r1
 800c14a:	4602      	mov	r2, r0
 800c14c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c150:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c156:	ea46 060a 	orr.w	r6, r6, sl
 800c15a:	431e      	orrs	r6, r3
 800c15c:	d06f      	beq.n	800c23e <_strtod_l+0xb86>
 800c15e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c198 <_strtod_l+0xae0>)
 800c160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c164:	f7f4 fce2 	bl	8000b2c <__aeabi_dcmplt>
 800c168:	2800      	cmp	r0, #0
 800c16a:	f47f accf 	bne.w	800bb0c <_strtod_l+0x454>
 800c16e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c1a0 <_strtod_l+0xae8>)
 800c170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c174:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c178:	f7f4 fcf6 	bl	8000b68 <__aeabi_dcmpgt>
 800c17c:	2800      	cmp	r0, #0
 800c17e:	d093      	beq.n	800c0a8 <_strtod_l+0x9f0>
 800c180:	e4c4      	b.n	800bb0c <_strtod_l+0x454>
 800c182:	bf00      	nop
 800c184:	f3af 8000 	nop.w
 800c188:	00000000 	.word	0x00000000
 800c18c:	bff00000 	.word	0xbff00000
 800c190:	00000000 	.word	0x00000000
 800c194:	3ff00000 	.word	0x3ff00000
 800c198:	94a03595 	.word	0x94a03595
 800c19c:	3fdfffff 	.word	0x3fdfffff
 800c1a0:	35afe535 	.word	0x35afe535
 800c1a4:	3fe00000 	.word	0x3fe00000
 800c1a8:	000fffff 	.word	0x000fffff
 800c1ac:	7ff00000 	.word	0x7ff00000
 800c1b0:	7fefffff 	.word	0x7fefffff
 800c1b4:	3ff00000 	.word	0x3ff00000
 800c1b8:	3fe00000 	.word	0x3fe00000
 800c1bc:	7fe00000 	.word	0x7fe00000
 800c1c0:	7c9fffff 	.word	0x7c9fffff
 800c1c4:	9b08      	ldr	r3, [sp, #32]
 800c1c6:	b323      	cbz	r3, 800c212 <_strtod_l+0xb5a>
 800c1c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c1cc:	d821      	bhi.n	800c212 <_strtod_l+0xb5a>
 800c1ce:	a328      	add	r3, pc, #160	@ (adr r3, 800c270 <_strtod_l+0xbb8>)
 800c1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d4:	4630      	mov	r0, r6
 800c1d6:	4639      	mov	r1, r7
 800c1d8:	f7f4 fcb2 	bl	8000b40 <__aeabi_dcmple>
 800c1dc:	b1a0      	cbz	r0, 800c208 <_strtod_l+0xb50>
 800c1de:	4639      	mov	r1, r7
 800c1e0:	4630      	mov	r0, r6
 800c1e2:	f7f4 fd09 	bl	8000bf8 <__aeabi_d2uiz>
 800c1e6:	2801      	cmp	r0, #1
 800c1e8:	bf38      	it	cc
 800c1ea:	2001      	movcc	r0, #1
 800c1ec:	f7f4 f9b2 	bl	8000554 <__aeabi_ui2d>
 800c1f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	460f      	mov	r7, r1
 800c1f6:	b9fb      	cbnz	r3, 800c238 <_strtod_l+0xb80>
 800c1f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800c1fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800c200:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c204:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c208:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c20a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c20e:	1b5b      	subs	r3, r3, r5
 800c210:	9311      	str	r3, [sp, #68]	@ 0x44
 800c212:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c216:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c21a:	f7ff f8f1 	bl	800b400 <__ulp>
 800c21e:	4650      	mov	r0, sl
 800c220:	ec53 2b10 	vmov	r2, r3, d0
 800c224:	4659      	mov	r1, fp
 800c226:	f7f4 fa0f 	bl	8000648 <__aeabi_dmul>
 800c22a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c22e:	f7f4 f855 	bl	80002dc <__adddf3>
 800c232:	4682      	mov	sl, r0
 800c234:	468b      	mov	fp, r1
 800c236:	e770      	b.n	800c11a <_strtod_l+0xa62>
 800c238:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c23c:	e7e0      	b.n	800c200 <_strtod_l+0xb48>
 800c23e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c278 <_strtod_l+0xbc0>)
 800c240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c244:	f7f4 fc72 	bl	8000b2c <__aeabi_dcmplt>
 800c248:	e798      	b.n	800c17c <_strtod_l+0xac4>
 800c24a:	2300      	movs	r3, #0
 800c24c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c24e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c250:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c252:	6013      	str	r3, [r2, #0]
 800c254:	f7ff ba6d 	b.w	800b732 <_strtod_l+0x7a>
 800c258:	2a65      	cmp	r2, #101	@ 0x65
 800c25a:	f43f ab66 	beq.w	800b92a <_strtod_l+0x272>
 800c25e:	2a45      	cmp	r2, #69	@ 0x45
 800c260:	f43f ab63 	beq.w	800b92a <_strtod_l+0x272>
 800c264:	2301      	movs	r3, #1
 800c266:	f7ff bb9e 	b.w	800b9a6 <_strtod_l+0x2ee>
 800c26a:	bf00      	nop
 800c26c:	f3af 8000 	nop.w
 800c270:	ffc00000 	.word	0xffc00000
 800c274:	41dfffff 	.word	0x41dfffff
 800c278:	94a03595 	.word	0x94a03595
 800c27c:	3fcfffff 	.word	0x3fcfffff

0800c280 <_strtod_r>:
 800c280:	4b01      	ldr	r3, [pc, #4]	@ (800c288 <_strtod_r+0x8>)
 800c282:	f7ff ba19 	b.w	800b6b8 <_strtod_l>
 800c286:	bf00      	nop
 800c288:	2000006c 	.word	0x2000006c

0800c28c <_strtol_l.constprop.0>:
 800c28c:	2b24      	cmp	r3, #36	@ 0x24
 800c28e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c292:	4686      	mov	lr, r0
 800c294:	4690      	mov	r8, r2
 800c296:	d801      	bhi.n	800c29c <_strtol_l.constprop.0+0x10>
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d106      	bne.n	800c2aa <_strtol_l.constprop.0+0x1e>
 800c29c:	f7fd fdac 	bl	8009df8 <__errno>
 800c2a0:	2316      	movs	r3, #22
 800c2a2:	6003      	str	r3, [r0, #0]
 800c2a4:	2000      	movs	r0, #0
 800c2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2aa:	4834      	ldr	r0, [pc, #208]	@ (800c37c <_strtol_l.constprop.0+0xf0>)
 800c2ac:	460d      	mov	r5, r1
 800c2ae:	462a      	mov	r2, r5
 800c2b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c2b4:	5d06      	ldrb	r6, [r0, r4]
 800c2b6:	f016 0608 	ands.w	r6, r6, #8
 800c2ba:	d1f8      	bne.n	800c2ae <_strtol_l.constprop.0+0x22>
 800c2bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800c2be:	d12d      	bne.n	800c31c <_strtol_l.constprop.0+0x90>
 800c2c0:	782c      	ldrb	r4, [r5, #0]
 800c2c2:	2601      	movs	r6, #1
 800c2c4:	1c95      	adds	r5, r2, #2
 800c2c6:	f033 0210 	bics.w	r2, r3, #16
 800c2ca:	d109      	bne.n	800c2e0 <_strtol_l.constprop.0+0x54>
 800c2cc:	2c30      	cmp	r4, #48	@ 0x30
 800c2ce:	d12a      	bne.n	800c326 <_strtol_l.constprop.0+0x9a>
 800c2d0:	782a      	ldrb	r2, [r5, #0]
 800c2d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c2d6:	2a58      	cmp	r2, #88	@ 0x58
 800c2d8:	d125      	bne.n	800c326 <_strtol_l.constprop.0+0x9a>
 800c2da:	786c      	ldrb	r4, [r5, #1]
 800c2dc:	2310      	movs	r3, #16
 800c2de:	3502      	adds	r5, #2
 800c2e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c2e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	fbbc f9f3 	udiv	r9, ip, r3
 800c2ee:	4610      	mov	r0, r2
 800c2f0:	fb03 ca19 	mls	sl, r3, r9, ip
 800c2f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c2f8:	2f09      	cmp	r7, #9
 800c2fa:	d81b      	bhi.n	800c334 <_strtol_l.constprop.0+0xa8>
 800c2fc:	463c      	mov	r4, r7
 800c2fe:	42a3      	cmp	r3, r4
 800c300:	dd27      	ble.n	800c352 <_strtol_l.constprop.0+0xc6>
 800c302:	1c57      	adds	r7, r2, #1
 800c304:	d007      	beq.n	800c316 <_strtol_l.constprop.0+0x8a>
 800c306:	4581      	cmp	r9, r0
 800c308:	d320      	bcc.n	800c34c <_strtol_l.constprop.0+0xc0>
 800c30a:	d101      	bne.n	800c310 <_strtol_l.constprop.0+0x84>
 800c30c:	45a2      	cmp	sl, r4
 800c30e:	db1d      	blt.n	800c34c <_strtol_l.constprop.0+0xc0>
 800c310:	fb00 4003 	mla	r0, r0, r3, r4
 800c314:	2201      	movs	r2, #1
 800c316:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c31a:	e7eb      	b.n	800c2f4 <_strtol_l.constprop.0+0x68>
 800c31c:	2c2b      	cmp	r4, #43	@ 0x2b
 800c31e:	bf04      	itt	eq
 800c320:	782c      	ldrbeq	r4, [r5, #0]
 800c322:	1c95      	addeq	r5, r2, #2
 800c324:	e7cf      	b.n	800c2c6 <_strtol_l.constprop.0+0x3a>
 800c326:	2b00      	cmp	r3, #0
 800c328:	d1da      	bne.n	800c2e0 <_strtol_l.constprop.0+0x54>
 800c32a:	2c30      	cmp	r4, #48	@ 0x30
 800c32c:	bf0c      	ite	eq
 800c32e:	2308      	moveq	r3, #8
 800c330:	230a      	movne	r3, #10
 800c332:	e7d5      	b.n	800c2e0 <_strtol_l.constprop.0+0x54>
 800c334:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c338:	2f19      	cmp	r7, #25
 800c33a:	d801      	bhi.n	800c340 <_strtol_l.constprop.0+0xb4>
 800c33c:	3c37      	subs	r4, #55	@ 0x37
 800c33e:	e7de      	b.n	800c2fe <_strtol_l.constprop.0+0x72>
 800c340:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c344:	2f19      	cmp	r7, #25
 800c346:	d804      	bhi.n	800c352 <_strtol_l.constprop.0+0xc6>
 800c348:	3c57      	subs	r4, #87	@ 0x57
 800c34a:	e7d8      	b.n	800c2fe <_strtol_l.constprop.0+0x72>
 800c34c:	f04f 32ff 	mov.w	r2, #4294967295
 800c350:	e7e1      	b.n	800c316 <_strtol_l.constprop.0+0x8a>
 800c352:	1c53      	adds	r3, r2, #1
 800c354:	d108      	bne.n	800c368 <_strtol_l.constprop.0+0xdc>
 800c356:	2322      	movs	r3, #34	@ 0x22
 800c358:	f8ce 3000 	str.w	r3, [lr]
 800c35c:	4660      	mov	r0, ip
 800c35e:	f1b8 0f00 	cmp.w	r8, #0
 800c362:	d0a0      	beq.n	800c2a6 <_strtol_l.constprop.0+0x1a>
 800c364:	1e69      	subs	r1, r5, #1
 800c366:	e006      	b.n	800c376 <_strtol_l.constprop.0+0xea>
 800c368:	b106      	cbz	r6, 800c36c <_strtol_l.constprop.0+0xe0>
 800c36a:	4240      	negs	r0, r0
 800c36c:	f1b8 0f00 	cmp.w	r8, #0
 800c370:	d099      	beq.n	800c2a6 <_strtol_l.constprop.0+0x1a>
 800c372:	2a00      	cmp	r2, #0
 800c374:	d1f6      	bne.n	800c364 <_strtol_l.constprop.0+0xd8>
 800c376:	f8c8 1000 	str.w	r1, [r8]
 800c37a:	e794      	b.n	800c2a6 <_strtol_l.constprop.0+0x1a>
 800c37c:	0800d819 	.word	0x0800d819

0800c380 <_strtol_r>:
 800c380:	f7ff bf84 	b.w	800c28c <_strtol_l.constprop.0>

0800c384 <__ssputs_r>:
 800c384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c388:	688e      	ldr	r6, [r1, #8]
 800c38a:	461f      	mov	r7, r3
 800c38c:	42be      	cmp	r6, r7
 800c38e:	680b      	ldr	r3, [r1, #0]
 800c390:	4682      	mov	sl, r0
 800c392:	460c      	mov	r4, r1
 800c394:	4690      	mov	r8, r2
 800c396:	d82d      	bhi.n	800c3f4 <__ssputs_r+0x70>
 800c398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c39c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c3a0:	d026      	beq.n	800c3f0 <__ssputs_r+0x6c>
 800c3a2:	6965      	ldr	r5, [r4, #20]
 800c3a4:	6909      	ldr	r1, [r1, #16]
 800c3a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3aa:	eba3 0901 	sub.w	r9, r3, r1
 800c3ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3b2:	1c7b      	adds	r3, r7, #1
 800c3b4:	444b      	add	r3, r9
 800c3b6:	106d      	asrs	r5, r5, #1
 800c3b8:	429d      	cmp	r5, r3
 800c3ba:	bf38      	it	cc
 800c3bc:	461d      	movcc	r5, r3
 800c3be:	0553      	lsls	r3, r2, #21
 800c3c0:	d527      	bpl.n	800c412 <__ssputs_r+0x8e>
 800c3c2:	4629      	mov	r1, r5
 800c3c4:	f7fe fc1c 	bl	800ac00 <_malloc_r>
 800c3c8:	4606      	mov	r6, r0
 800c3ca:	b360      	cbz	r0, 800c426 <__ssputs_r+0xa2>
 800c3cc:	6921      	ldr	r1, [r4, #16]
 800c3ce:	464a      	mov	r2, r9
 800c3d0:	f7fd fd3f 	bl	8009e52 <memcpy>
 800c3d4:	89a3      	ldrh	r3, [r4, #12]
 800c3d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3de:	81a3      	strh	r3, [r4, #12]
 800c3e0:	6126      	str	r6, [r4, #16]
 800c3e2:	6165      	str	r5, [r4, #20]
 800c3e4:	444e      	add	r6, r9
 800c3e6:	eba5 0509 	sub.w	r5, r5, r9
 800c3ea:	6026      	str	r6, [r4, #0]
 800c3ec:	60a5      	str	r5, [r4, #8]
 800c3ee:	463e      	mov	r6, r7
 800c3f0:	42be      	cmp	r6, r7
 800c3f2:	d900      	bls.n	800c3f6 <__ssputs_r+0x72>
 800c3f4:	463e      	mov	r6, r7
 800c3f6:	6820      	ldr	r0, [r4, #0]
 800c3f8:	4632      	mov	r2, r6
 800c3fa:	4641      	mov	r1, r8
 800c3fc:	f000 fb6a 	bl	800cad4 <memmove>
 800c400:	68a3      	ldr	r3, [r4, #8]
 800c402:	1b9b      	subs	r3, r3, r6
 800c404:	60a3      	str	r3, [r4, #8]
 800c406:	6823      	ldr	r3, [r4, #0]
 800c408:	4433      	add	r3, r6
 800c40a:	6023      	str	r3, [r4, #0]
 800c40c:	2000      	movs	r0, #0
 800c40e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c412:	462a      	mov	r2, r5
 800c414:	f000 ff41 	bl	800d29a <_realloc_r>
 800c418:	4606      	mov	r6, r0
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d1e0      	bne.n	800c3e0 <__ssputs_r+0x5c>
 800c41e:	6921      	ldr	r1, [r4, #16]
 800c420:	4650      	mov	r0, sl
 800c422:	f7fe fb79 	bl	800ab18 <_free_r>
 800c426:	230c      	movs	r3, #12
 800c428:	f8ca 3000 	str.w	r3, [sl]
 800c42c:	89a3      	ldrh	r3, [r4, #12]
 800c42e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c432:	81a3      	strh	r3, [r4, #12]
 800c434:	f04f 30ff 	mov.w	r0, #4294967295
 800c438:	e7e9      	b.n	800c40e <__ssputs_r+0x8a>
	...

0800c43c <_svfiprintf_r>:
 800c43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c440:	4698      	mov	r8, r3
 800c442:	898b      	ldrh	r3, [r1, #12]
 800c444:	061b      	lsls	r3, r3, #24
 800c446:	b09d      	sub	sp, #116	@ 0x74
 800c448:	4607      	mov	r7, r0
 800c44a:	460d      	mov	r5, r1
 800c44c:	4614      	mov	r4, r2
 800c44e:	d510      	bpl.n	800c472 <_svfiprintf_r+0x36>
 800c450:	690b      	ldr	r3, [r1, #16]
 800c452:	b973      	cbnz	r3, 800c472 <_svfiprintf_r+0x36>
 800c454:	2140      	movs	r1, #64	@ 0x40
 800c456:	f7fe fbd3 	bl	800ac00 <_malloc_r>
 800c45a:	6028      	str	r0, [r5, #0]
 800c45c:	6128      	str	r0, [r5, #16]
 800c45e:	b930      	cbnz	r0, 800c46e <_svfiprintf_r+0x32>
 800c460:	230c      	movs	r3, #12
 800c462:	603b      	str	r3, [r7, #0]
 800c464:	f04f 30ff 	mov.w	r0, #4294967295
 800c468:	b01d      	add	sp, #116	@ 0x74
 800c46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c46e:	2340      	movs	r3, #64	@ 0x40
 800c470:	616b      	str	r3, [r5, #20]
 800c472:	2300      	movs	r3, #0
 800c474:	9309      	str	r3, [sp, #36]	@ 0x24
 800c476:	2320      	movs	r3, #32
 800c478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c480:	2330      	movs	r3, #48	@ 0x30
 800c482:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c620 <_svfiprintf_r+0x1e4>
 800c486:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c48a:	f04f 0901 	mov.w	r9, #1
 800c48e:	4623      	mov	r3, r4
 800c490:	469a      	mov	sl, r3
 800c492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c496:	b10a      	cbz	r2, 800c49c <_svfiprintf_r+0x60>
 800c498:	2a25      	cmp	r2, #37	@ 0x25
 800c49a:	d1f9      	bne.n	800c490 <_svfiprintf_r+0x54>
 800c49c:	ebba 0b04 	subs.w	fp, sl, r4
 800c4a0:	d00b      	beq.n	800c4ba <_svfiprintf_r+0x7e>
 800c4a2:	465b      	mov	r3, fp
 800c4a4:	4622      	mov	r2, r4
 800c4a6:	4629      	mov	r1, r5
 800c4a8:	4638      	mov	r0, r7
 800c4aa:	f7ff ff6b 	bl	800c384 <__ssputs_r>
 800c4ae:	3001      	adds	r0, #1
 800c4b0:	f000 80a7 	beq.w	800c602 <_svfiprintf_r+0x1c6>
 800c4b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4b6:	445a      	add	r2, fp
 800c4b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	f000 809f 	beq.w	800c602 <_svfiprintf_r+0x1c6>
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4ce:	f10a 0a01 	add.w	sl, sl, #1
 800c4d2:	9304      	str	r3, [sp, #16]
 800c4d4:	9307      	str	r3, [sp, #28]
 800c4d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4da:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4dc:	4654      	mov	r4, sl
 800c4de:	2205      	movs	r2, #5
 800c4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4e4:	484e      	ldr	r0, [pc, #312]	@ (800c620 <_svfiprintf_r+0x1e4>)
 800c4e6:	f7f3 fe9b 	bl	8000220 <memchr>
 800c4ea:	9a04      	ldr	r2, [sp, #16]
 800c4ec:	b9d8      	cbnz	r0, 800c526 <_svfiprintf_r+0xea>
 800c4ee:	06d0      	lsls	r0, r2, #27
 800c4f0:	bf44      	itt	mi
 800c4f2:	2320      	movmi	r3, #32
 800c4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4f8:	0711      	lsls	r1, r2, #28
 800c4fa:	bf44      	itt	mi
 800c4fc:	232b      	movmi	r3, #43	@ 0x2b
 800c4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c502:	f89a 3000 	ldrb.w	r3, [sl]
 800c506:	2b2a      	cmp	r3, #42	@ 0x2a
 800c508:	d015      	beq.n	800c536 <_svfiprintf_r+0xfa>
 800c50a:	9a07      	ldr	r2, [sp, #28]
 800c50c:	4654      	mov	r4, sl
 800c50e:	2000      	movs	r0, #0
 800c510:	f04f 0c0a 	mov.w	ip, #10
 800c514:	4621      	mov	r1, r4
 800c516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c51a:	3b30      	subs	r3, #48	@ 0x30
 800c51c:	2b09      	cmp	r3, #9
 800c51e:	d94b      	bls.n	800c5b8 <_svfiprintf_r+0x17c>
 800c520:	b1b0      	cbz	r0, 800c550 <_svfiprintf_r+0x114>
 800c522:	9207      	str	r2, [sp, #28]
 800c524:	e014      	b.n	800c550 <_svfiprintf_r+0x114>
 800c526:	eba0 0308 	sub.w	r3, r0, r8
 800c52a:	fa09 f303 	lsl.w	r3, r9, r3
 800c52e:	4313      	orrs	r3, r2
 800c530:	9304      	str	r3, [sp, #16]
 800c532:	46a2      	mov	sl, r4
 800c534:	e7d2      	b.n	800c4dc <_svfiprintf_r+0xa0>
 800c536:	9b03      	ldr	r3, [sp, #12]
 800c538:	1d19      	adds	r1, r3, #4
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	9103      	str	r1, [sp, #12]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	bfbb      	ittet	lt
 800c542:	425b      	neglt	r3, r3
 800c544:	f042 0202 	orrlt.w	r2, r2, #2
 800c548:	9307      	strge	r3, [sp, #28]
 800c54a:	9307      	strlt	r3, [sp, #28]
 800c54c:	bfb8      	it	lt
 800c54e:	9204      	strlt	r2, [sp, #16]
 800c550:	7823      	ldrb	r3, [r4, #0]
 800c552:	2b2e      	cmp	r3, #46	@ 0x2e
 800c554:	d10a      	bne.n	800c56c <_svfiprintf_r+0x130>
 800c556:	7863      	ldrb	r3, [r4, #1]
 800c558:	2b2a      	cmp	r3, #42	@ 0x2a
 800c55a:	d132      	bne.n	800c5c2 <_svfiprintf_r+0x186>
 800c55c:	9b03      	ldr	r3, [sp, #12]
 800c55e:	1d1a      	adds	r2, r3, #4
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	9203      	str	r2, [sp, #12]
 800c564:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c568:	3402      	adds	r4, #2
 800c56a:	9305      	str	r3, [sp, #20]
 800c56c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c630 <_svfiprintf_r+0x1f4>
 800c570:	7821      	ldrb	r1, [r4, #0]
 800c572:	2203      	movs	r2, #3
 800c574:	4650      	mov	r0, sl
 800c576:	f7f3 fe53 	bl	8000220 <memchr>
 800c57a:	b138      	cbz	r0, 800c58c <_svfiprintf_r+0x150>
 800c57c:	9b04      	ldr	r3, [sp, #16]
 800c57e:	eba0 000a 	sub.w	r0, r0, sl
 800c582:	2240      	movs	r2, #64	@ 0x40
 800c584:	4082      	lsls	r2, r0
 800c586:	4313      	orrs	r3, r2
 800c588:	3401      	adds	r4, #1
 800c58a:	9304      	str	r3, [sp, #16]
 800c58c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c590:	4824      	ldr	r0, [pc, #144]	@ (800c624 <_svfiprintf_r+0x1e8>)
 800c592:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c596:	2206      	movs	r2, #6
 800c598:	f7f3 fe42 	bl	8000220 <memchr>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	d036      	beq.n	800c60e <_svfiprintf_r+0x1d2>
 800c5a0:	4b21      	ldr	r3, [pc, #132]	@ (800c628 <_svfiprintf_r+0x1ec>)
 800c5a2:	bb1b      	cbnz	r3, 800c5ec <_svfiprintf_r+0x1b0>
 800c5a4:	9b03      	ldr	r3, [sp, #12]
 800c5a6:	3307      	adds	r3, #7
 800c5a8:	f023 0307 	bic.w	r3, r3, #7
 800c5ac:	3308      	adds	r3, #8
 800c5ae:	9303      	str	r3, [sp, #12]
 800c5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5b2:	4433      	add	r3, r6
 800c5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5b6:	e76a      	b.n	800c48e <_svfiprintf_r+0x52>
 800c5b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5bc:	460c      	mov	r4, r1
 800c5be:	2001      	movs	r0, #1
 800c5c0:	e7a8      	b.n	800c514 <_svfiprintf_r+0xd8>
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	3401      	adds	r4, #1
 800c5c6:	9305      	str	r3, [sp, #20]
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	f04f 0c0a 	mov.w	ip, #10
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5d4:	3a30      	subs	r2, #48	@ 0x30
 800c5d6:	2a09      	cmp	r2, #9
 800c5d8:	d903      	bls.n	800c5e2 <_svfiprintf_r+0x1a6>
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d0c6      	beq.n	800c56c <_svfiprintf_r+0x130>
 800c5de:	9105      	str	r1, [sp, #20]
 800c5e0:	e7c4      	b.n	800c56c <_svfiprintf_r+0x130>
 800c5e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	e7f0      	b.n	800c5ce <_svfiprintf_r+0x192>
 800c5ec:	ab03      	add	r3, sp, #12
 800c5ee:	9300      	str	r3, [sp, #0]
 800c5f0:	462a      	mov	r2, r5
 800c5f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c62c <_svfiprintf_r+0x1f0>)
 800c5f4:	a904      	add	r1, sp, #16
 800c5f6:	4638      	mov	r0, r7
 800c5f8:	f7fc fbb6 	bl	8008d68 <_printf_float>
 800c5fc:	1c42      	adds	r2, r0, #1
 800c5fe:	4606      	mov	r6, r0
 800c600:	d1d6      	bne.n	800c5b0 <_svfiprintf_r+0x174>
 800c602:	89ab      	ldrh	r3, [r5, #12]
 800c604:	065b      	lsls	r3, r3, #25
 800c606:	f53f af2d 	bmi.w	800c464 <_svfiprintf_r+0x28>
 800c60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c60c:	e72c      	b.n	800c468 <_svfiprintf_r+0x2c>
 800c60e:	ab03      	add	r3, sp, #12
 800c610:	9300      	str	r3, [sp, #0]
 800c612:	462a      	mov	r2, r5
 800c614:	4b05      	ldr	r3, [pc, #20]	@ (800c62c <_svfiprintf_r+0x1f0>)
 800c616:	a904      	add	r1, sp, #16
 800c618:	4638      	mov	r0, r7
 800c61a:	f7fc fe3d 	bl	8009298 <_printf_i>
 800c61e:	e7ed      	b.n	800c5fc <_svfiprintf_r+0x1c0>
 800c620:	0800d919 	.word	0x0800d919
 800c624:	0800d923 	.word	0x0800d923
 800c628:	08008d69 	.word	0x08008d69
 800c62c:	0800c385 	.word	0x0800c385
 800c630:	0800d91f 	.word	0x0800d91f

0800c634 <__sfputc_r>:
 800c634:	6893      	ldr	r3, [r2, #8]
 800c636:	3b01      	subs	r3, #1
 800c638:	2b00      	cmp	r3, #0
 800c63a:	b410      	push	{r4}
 800c63c:	6093      	str	r3, [r2, #8]
 800c63e:	da08      	bge.n	800c652 <__sfputc_r+0x1e>
 800c640:	6994      	ldr	r4, [r2, #24]
 800c642:	42a3      	cmp	r3, r4
 800c644:	db01      	blt.n	800c64a <__sfputc_r+0x16>
 800c646:	290a      	cmp	r1, #10
 800c648:	d103      	bne.n	800c652 <__sfputc_r+0x1e>
 800c64a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c64e:	f7fd baec 	b.w	8009c2a <__swbuf_r>
 800c652:	6813      	ldr	r3, [r2, #0]
 800c654:	1c58      	adds	r0, r3, #1
 800c656:	6010      	str	r0, [r2, #0]
 800c658:	7019      	strb	r1, [r3, #0]
 800c65a:	4608      	mov	r0, r1
 800c65c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c660:	4770      	bx	lr

0800c662 <__sfputs_r>:
 800c662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c664:	4606      	mov	r6, r0
 800c666:	460f      	mov	r7, r1
 800c668:	4614      	mov	r4, r2
 800c66a:	18d5      	adds	r5, r2, r3
 800c66c:	42ac      	cmp	r4, r5
 800c66e:	d101      	bne.n	800c674 <__sfputs_r+0x12>
 800c670:	2000      	movs	r0, #0
 800c672:	e007      	b.n	800c684 <__sfputs_r+0x22>
 800c674:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c678:	463a      	mov	r2, r7
 800c67a:	4630      	mov	r0, r6
 800c67c:	f7ff ffda 	bl	800c634 <__sfputc_r>
 800c680:	1c43      	adds	r3, r0, #1
 800c682:	d1f3      	bne.n	800c66c <__sfputs_r+0xa>
 800c684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c688 <_vfiprintf_r>:
 800c688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c68c:	460d      	mov	r5, r1
 800c68e:	b09d      	sub	sp, #116	@ 0x74
 800c690:	4614      	mov	r4, r2
 800c692:	4698      	mov	r8, r3
 800c694:	4606      	mov	r6, r0
 800c696:	b118      	cbz	r0, 800c6a0 <_vfiprintf_r+0x18>
 800c698:	6a03      	ldr	r3, [r0, #32]
 800c69a:	b90b      	cbnz	r3, 800c6a0 <_vfiprintf_r+0x18>
 800c69c:	f7fd f9bc 	bl	8009a18 <__sinit>
 800c6a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6a2:	07d9      	lsls	r1, r3, #31
 800c6a4:	d405      	bmi.n	800c6b2 <_vfiprintf_r+0x2a>
 800c6a6:	89ab      	ldrh	r3, [r5, #12]
 800c6a8:	059a      	lsls	r2, r3, #22
 800c6aa:	d402      	bmi.n	800c6b2 <_vfiprintf_r+0x2a>
 800c6ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6ae:	f7fd fbce 	bl	8009e4e <__retarget_lock_acquire_recursive>
 800c6b2:	89ab      	ldrh	r3, [r5, #12]
 800c6b4:	071b      	lsls	r3, r3, #28
 800c6b6:	d501      	bpl.n	800c6bc <_vfiprintf_r+0x34>
 800c6b8:	692b      	ldr	r3, [r5, #16]
 800c6ba:	b99b      	cbnz	r3, 800c6e4 <_vfiprintf_r+0x5c>
 800c6bc:	4629      	mov	r1, r5
 800c6be:	4630      	mov	r0, r6
 800c6c0:	f7fd faf2 	bl	8009ca8 <__swsetup_r>
 800c6c4:	b170      	cbz	r0, 800c6e4 <_vfiprintf_r+0x5c>
 800c6c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6c8:	07dc      	lsls	r4, r3, #31
 800c6ca:	d504      	bpl.n	800c6d6 <_vfiprintf_r+0x4e>
 800c6cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c6d0:	b01d      	add	sp, #116	@ 0x74
 800c6d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6d6:	89ab      	ldrh	r3, [r5, #12]
 800c6d8:	0598      	lsls	r0, r3, #22
 800c6da:	d4f7      	bmi.n	800c6cc <_vfiprintf_r+0x44>
 800c6dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6de:	f7fd fbb7 	bl	8009e50 <__retarget_lock_release_recursive>
 800c6e2:	e7f3      	b.n	800c6cc <_vfiprintf_r+0x44>
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6e8:	2320      	movs	r3, #32
 800c6ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6f2:	2330      	movs	r3, #48	@ 0x30
 800c6f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c8a4 <_vfiprintf_r+0x21c>
 800c6f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c6fc:	f04f 0901 	mov.w	r9, #1
 800c700:	4623      	mov	r3, r4
 800c702:	469a      	mov	sl, r3
 800c704:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c708:	b10a      	cbz	r2, 800c70e <_vfiprintf_r+0x86>
 800c70a:	2a25      	cmp	r2, #37	@ 0x25
 800c70c:	d1f9      	bne.n	800c702 <_vfiprintf_r+0x7a>
 800c70e:	ebba 0b04 	subs.w	fp, sl, r4
 800c712:	d00b      	beq.n	800c72c <_vfiprintf_r+0xa4>
 800c714:	465b      	mov	r3, fp
 800c716:	4622      	mov	r2, r4
 800c718:	4629      	mov	r1, r5
 800c71a:	4630      	mov	r0, r6
 800c71c:	f7ff ffa1 	bl	800c662 <__sfputs_r>
 800c720:	3001      	adds	r0, #1
 800c722:	f000 80a7 	beq.w	800c874 <_vfiprintf_r+0x1ec>
 800c726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c728:	445a      	add	r2, fp
 800c72a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c72c:	f89a 3000 	ldrb.w	r3, [sl]
 800c730:	2b00      	cmp	r3, #0
 800c732:	f000 809f 	beq.w	800c874 <_vfiprintf_r+0x1ec>
 800c736:	2300      	movs	r3, #0
 800c738:	f04f 32ff 	mov.w	r2, #4294967295
 800c73c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c740:	f10a 0a01 	add.w	sl, sl, #1
 800c744:	9304      	str	r3, [sp, #16]
 800c746:	9307      	str	r3, [sp, #28]
 800c748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c74c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c74e:	4654      	mov	r4, sl
 800c750:	2205      	movs	r2, #5
 800c752:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c756:	4853      	ldr	r0, [pc, #332]	@ (800c8a4 <_vfiprintf_r+0x21c>)
 800c758:	f7f3 fd62 	bl	8000220 <memchr>
 800c75c:	9a04      	ldr	r2, [sp, #16]
 800c75e:	b9d8      	cbnz	r0, 800c798 <_vfiprintf_r+0x110>
 800c760:	06d1      	lsls	r1, r2, #27
 800c762:	bf44      	itt	mi
 800c764:	2320      	movmi	r3, #32
 800c766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c76a:	0713      	lsls	r3, r2, #28
 800c76c:	bf44      	itt	mi
 800c76e:	232b      	movmi	r3, #43	@ 0x2b
 800c770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c774:	f89a 3000 	ldrb.w	r3, [sl]
 800c778:	2b2a      	cmp	r3, #42	@ 0x2a
 800c77a:	d015      	beq.n	800c7a8 <_vfiprintf_r+0x120>
 800c77c:	9a07      	ldr	r2, [sp, #28]
 800c77e:	4654      	mov	r4, sl
 800c780:	2000      	movs	r0, #0
 800c782:	f04f 0c0a 	mov.w	ip, #10
 800c786:	4621      	mov	r1, r4
 800c788:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c78c:	3b30      	subs	r3, #48	@ 0x30
 800c78e:	2b09      	cmp	r3, #9
 800c790:	d94b      	bls.n	800c82a <_vfiprintf_r+0x1a2>
 800c792:	b1b0      	cbz	r0, 800c7c2 <_vfiprintf_r+0x13a>
 800c794:	9207      	str	r2, [sp, #28]
 800c796:	e014      	b.n	800c7c2 <_vfiprintf_r+0x13a>
 800c798:	eba0 0308 	sub.w	r3, r0, r8
 800c79c:	fa09 f303 	lsl.w	r3, r9, r3
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	9304      	str	r3, [sp, #16]
 800c7a4:	46a2      	mov	sl, r4
 800c7a6:	e7d2      	b.n	800c74e <_vfiprintf_r+0xc6>
 800c7a8:	9b03      	ldr	r3, [sp, #12]
 800c7aa:	1d19      	adds	r1, r3, #4
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	9103      	str	r1, [sp, #12]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	bfbb      	ittet	lt
 800c7b4:	425b      	neglt	r3, r3
 800c7b6:	f042 0202 	orrlt.w	r2, r2, #2
 800c7ba:	9307      	strge	r3, [sp, #28]
 800c7bc:	9307      	strlt	r3, [sp, #28]
 800c7be:	bfb8      	it	lt
 800c7c0:	9204      	strlt	r2, [sp, #16]
 800c7c2:	7823      	ldrb	r3, [r4, #0]
 800c7c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7c6:	d10a      	bne.n	800c7de <_vfiprintf_r+0x156>
 800c7c8:	7863      	ldrb	r3, [r4, #1]
 800c7ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7cc:	d132      	bne.n	800c834 <_vfiprintf_r+0x1ac>
 800c7ce:	9b03      	ldr	r3, [sp, #12]
 800c7d0:	1d1a      	adds	r2, r3, #4
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	9203      	str	r2, [sp, #12]
 800c7d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c7da:	3402      	adds	r4, #2
 800c7dc:	9305      	str	r3, [sp, #20]
 800c7de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c8b4 <_vfiprintf_r+0x22c>
 800c7e2:	7821      	ldrb	r1, [r4, #0]
 800c7e4:	2203      	movs	r2, #3
 800c7e6:	4650      	mov	r0, sl
 800c7e8:	f7f3 fd1a 	bl	8000220 <memchr>
 800c7ec:	b138      	cbz	r0, 800c7fe <_vfiprintf_r+0x176>
 800c7ee:	9b04      	ldr	r3, [sp, #16]
 800c7f0:	eba0 000a 	sub.w	r0, r0, sl
 800c7f4:	2240      	movs	r2, #64	@ 0x40
 800c7f6:	4082      	lsls	r2, r0
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	3401      	adds	r4, #1
 800c7fc:	9304      	str	r3, [sp, #16]
 800c7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c802:	4829      	ldr	r0, [pc, #164]	@ (800c8a8 <_vfiprintf_r+0x220>)
 800c804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c808:	2206      	movs	r2, #6
 800c80a:	f7f3 fd09 	bl	8000220 <memchr>
 800c80e:	2800      	cmp	r0, #0
 800c810:	d03f      	beq.n	800c892 <_vfiprintf_r+0x20a>
 800c812:	4b26      	ldr	r3, [pc, #152]	@ (800c8ac <_vfiprintf_r+0x224>)
 800c814:	bb1b      	cbnz	r3, 800c85e <_vfiprintf_r+0x1d6>
 800c816:	9b03      	ldr	r3, [sp, #12]
 800c818:	3307      	adds	r3, #7
 800c81a:	f023 0307 	bic.w	r3, r3, #7
 800c81e:	3308      	adds	r3, #8
 800c820:	9303      	str	r3, [sp, #12]
 800c822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c824:	443b      	add	r3, r7
 800c826:	9309      	str	r3, [sp, #36]	@ 0x24
 800c828:	e76a      	b.n	800c700 <_vfiprintf_r+0x78>
 800c82a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c82e:	460c      	mov	r4, r1
 800c830:	2001      	movs	r0, #1
 800c832:	e7a8      	b.n	800c786 <_vfiprintf_r+0xfe>
 800c834:	2300      	movs	r3, #0
 800c836:	3401      	adds	r4, #1
 800c838:	9305      	str	r3, [sp, #20]
 800c83a:	4619      	mov	r1, r3
 800c83c:	f04f 0c0a 	mov.w	ip, #10
 800c840:	4620      	mov	r0, r4
 800c842:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c846:	3a30      	subs	r2, #48	@ 0x30
 800c848:	2a09      	cmp	r2, #9
 800c84a:	d903      	bls.n	800c854 <_vfiprintf_r+0x1cc>
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d0c6      	beq.n	800c7de <_vfiprintf_r+0x156>
 800c850:	9105      	str	r1, [sp, #20]
 800c852:	e7c4      	b.n	800c7de <_vfiprintf_r+0x156>
 800c854:	fb0c 2101 	mla	r1, ip, r1, r2
 800c858:	4604      	mov	r4, r0
 800c85a:	2301      	movs	r3, #1
 800c85c:	e7f0      	b.n	800c840 <_vfiprintf_r+0x1b8>
 800c85e:	ab03      	add	r3, sp, #12
 800c860:	9300      	str	r3, [sp, #0]
 800c862:	462a      	mov	r2, r5
 800c864:	4b12      	ldr	r3, [pc, #72]	@ (800c8b0 <_vfiprintf_r+0x228>)
 800c866:	a904      	add	r1, sp, #16
 800c868:	4630      	mov	r0, r6
 800c86a:	f7fc fa7d 	bl	8008d68 <_printf_float>
 800c86e:	4607      	mov	r7, r0
 800c870:	1c78      	adds	r0, r7, #1
 800c872:	d1d6      	bne.n	800c822 <_vfiprintf_r+0x19a>
 800c874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c876:	07d9      	lsls	r1, r3, #31
 800c878:	d405      	bmi.n	800c886 <_vfiprintf_r+0x1fe>
 800c87a:	89ab      	ldrh	r3, [r5, #12]
 800c87c:	059a      	lsls	r2, r3, #22
 800c87e:	d402      	bmi.n	800c886 <_vfiprintf_r+0x1fe>
 800c880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c882:	f7fd fae5 	bl	8009e50 <__retarget_lock_release_recursive>
 800c886:	89ab      	ldrh	r3, [r5, #12]
 800c888:	065b      	lsls	r3, r3, #25
 800c88a:	f53f af1f 	bmi.w	800c6cc <_vfiprintf_r+0x44>
 800c88e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c890:	e71e      	b.n	800c6d0 <_vfiprintf_r+0x48>
 800c892:	ab03      	add	r3, sp, #12
 800c894:	9300      	str	r3, [sp, #0]
 800c896:	462a      	mov	r2, r5
 800c898:	4b05      	ldr	r3, [pc, #20]	@ (800c8b0 <_vfiprintf_r+0x228>)
 800c89a:	a904      	add	r1, sp, #16
 800c89c:	4630      	mov	r0, r6
 800c89e:	f7fc fcfb 	bl	8009298 <_printf_i>
 800c8a2:	e7e4      	b.n	800c86e <_vfiprintf_r+0x1e6>
 800c8a4:	0800d919 	.word	0x0800d919
 800c8a8:	0800d923 	.word	0x0800d923
 800c8ac:	08008d69 	.word	0x08008d69
 800c8b0:	0800c663 	.word	0x0800c663
 800c8b4:	0800d91f 	.word	0x0800d91f

0800c8b8 <__sflush_r>:
 800c8b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c0:	0716      	lsls	r6, r2, #28
 800c8c2:	4605      	mov	r5, r0
 800c8c4:	460c      	mov	r4, r1
 800c8c6:	d454      	bmi.n	800c972 <__sflush_r+0xba>
 800c8c8:	684b      	ldr	r3, [r1, #4]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	dc02      	bgt.n	800c8d4 <__sflush_r+0x1c>
 800c8ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	dd48      	ble.n	800c966 <__sflush_r+0xae>
 800c8d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c8d6:	2e00      	cmp	r6, #0
 800c8d8:	d045      	beq.n	800c966 <__sflush_r+0xae>
 800c8da:	2300      	movs	r3, #0
 800c8dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c8e0:	682f      	ldr	r7, [r5, #0]
 800c8e2:	6a21      	ldr	r1, [r4, #32]
 800c8e4:	602b      	str	r3, [r5, #0]
 800c8e6:	d030      	beq.n	800c94a <__sflush_r+0x92>
 800c8e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c8ea:	89a3      	ldrh	r3, [r4, #12]
 800c8ec:	0759      	lsls	r1, r3, #29
 800c8ee:	d505      	bpl.n	800c8fc <__sflush_r+0x44>
 800c8f0:	6863      	ldr	r3, [r4, #4]
 800c8f2:	1ad2      	subs	r2, r2, r3
 800c8f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c8f6:	b10b      	cbz	r3, 800c8fc <__sflush_r+0x44>
 800c8f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c8fa:	1ad2      	subs	r2, r2, r3
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c900:	6a21      	ldr	r1, [r4, #32]
 800c902:	4628      	mov	r0, r5
 800c904:	47b0      	blx	r6
 800c906:	1c43      	adds	r3, r0, #1
 800c908:	89a3      	ldrh	r3, [r4, #12]
 800c90a:	d106      	bne.n	800c91a <__sflush_r+0x62>
 800c90c:	6829      	ldr	r1, [r5, #0]
 800c90e:	291d      	cmp	r1, #29
 800c910:	d82b      	bhi.n	800c96a <__sflush_r+0xb2>
 800c912:	4a2a      	ldr	r2, [pc, #168]	@ (800c9bc <__sflush_r+0x104>)
 800c914:	410a      	asrs	r2, r1
 800c916:	07d6      	lsls	r6, r2, #31
 800c918:	d427      	bmi.n	800c96a <__sflush_r+0xb2>
 800c91a:	2200      	movs	r2, #0
 800c91c:	6062      	str	r2, [r4, #4]
 800c91e:	04d9      	lsls	r1, r3, #19
 800c920:	6922      	ldr	r2, [r4, #16]
 800c922:	6022      	str	r2, [r4, #0]
 800c924:	d504      	bpl.n	800c930 <__sflush_r+0x78>
 800c926:	1c42      	adds	r2, r0, #1
 800c928:	d101      	bne.n	800c92e <__sflush_r+0x76>
 800c92a:	682b      	ldr	r3, [r5, #0]
 800c92c:	b903      	cbnz	r3, 800c930 <__sflush_r+0x78>
 800c92e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c932:	602f      	str	r7, [r5, #0]
 800c934:	b1b9      	cbz	r1, 800c966 <__sflush_r+0xae>
 800c936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c93a:	4299      	cmp	r1, r3
 800c93c:	d002      	beq.n	800c944 <__sflush_r+0x8c>
 800c93e:	4628      	mov	r0, r5
 800c940:	f7fe f8ea 	bl	800ab18 <_free_r>
 800c944:	2300      	movs	r3, #0
 800c946:	6363      	str	r3, [r4, #52]	@ 0x34
 800c948:	e00d      	b.n	800c966 <__sflush_r+0xae>
 800c94a:	2301      	movs	r3, #1
 800c94c:	4628      	mov	r0, r5
 800c94e:	47b0      	blx	r6
 800c950:	4602      	mov	r2, r0
 800c952:	1c50      	adds	r0, r2, #1
 800c954:	d1c9      	bne.n	800c8ea <__sflush_r+0x32>
 800c956:	682b      	ldr	r3, [r5, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d0c6      	beq.n	800c8ea <__sflush_r+0x32>
 800c95c:	2b1d      	cmp	r3, #29
 800c95e:	d001      	beq.n	800c964 <__sflush_r+0xac>
 800c960:	2b16      	cmp	r3, #22
 800c962:	d11e      	bne.n	800c9a2 <__sflush_r+0xea>
 800c964:	602f      	str	r7, [r5, #0]
 800c966:	2000      	movs	r0, #0
 800c968:	e022      	b.n	800c9b0 <__sflush_r+0xf8>
 800c96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c96e:	b21b      	sxth	r3, r3
 800c970:	e01b      	b.n	800c9aa <__sflush_r+0xf2>
 800c972:	690f      	ldr	r7, [r1, #16]
 800c974:	2f00      	cmp	r7, #0
 800c976:	d0f6      	beq.n	800c966 <__sflush_r+0xae>
 800c978:	0793      	lsls	r3, r2, #30
 800c97a:	680e      	ldr	r6, [r1, #0]
 800c97c:	bf08      	it	eq
 800c97e:	694b      	ldreq	r3, [r1, #20]
 800c980:	600f      	str	r7, [r1, #0]
 800c982:	bf18      	it	ne
 800c984:	2300      	movne	r3, #0
 800c986:	eba6 0807 	sub.w	r8, r6, r7
 800c98a:	608b      	str	r3, [r1, #8]
 800c98c:	f1b8 0f00 	cmp.w	r8, #0
 800c990:	dde9      	ble.n	800c966 <__sflush_r+0xae>
 800c992:	6a21      	ldr	r1, [r4, #32]
 800c994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c996:	4643      	mov	r3, r8
 800c998:	463a      	mov	r2, r7
 800c99a:	4628      	mov	r0, r5
 800c99c:	47b0      	blx	r6
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	dc08      	bgt.n	800c9b4 <__sflush_r+0xfc>
 800c9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9aa:	81a3      	strh	r3, [r4, #12]
 800c9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9b4:	4407      	add	r7, r0
 800c9b6:	eba8 0800 	sub.w	r8, r8, r0
 800c9ba:	e7e7      	b.n	800c98c <__sflush_r+0xd4>
 800c9bc:	dfbffffe 	.word	0xdfbffffe

0800c9c0 <_fflush_r>:
 800c9c0:	b538      	push	{r3, r4, r5, lr}
 800c9c2:	690b      	ldr	r3, [r1, #16]
 800c9c4:	4605      	mov	r5, r0
 800c9c6:	460c      	mov	r4, r1
 800c9c8:	b913      	cbnz	r3, 800c9d0 <_fflush_r+0x10>
 800c9ca:	2500      	movs	r5, #0
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	bd38      	pop	{r3, r4, r5, pc}
 800c9d0:	b118      	cbz	r0, 800c9da <_fflush_r+0x1a>
 800c9d2:	6a03      	ldr	r3, [r0, #32]
 800c9d4:	b90b      	cbnz	r3, 800c9da <_fflush_r+0x1a>
 800c9d6:	f7fd f81f 	bl	8009a18 <__sinit>
 800c9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d0f3      	beq.n	800c9ca <_fflush_r+0xa>
 800c9e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c9e4:	07d0      	lsls	r0, r2, #31
 800c9e6:	d404      	bmi.n	800c9f2 <_fflush_r+0x32>
 800c9e8:	0599      	lsls	r1, r3, #22
 800c9ea:	d402      	bmi.n	800c9f2 <_fflush_r+0x32>
 800c9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c9ee:	f7fd fa2e 	bl	8009e4e <__retarget_lock_acquire_recursive>
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	4621      	mov	r1, r4
 800c9f6:	f7ff ff5f 	bl	800c8b8 <__sflush_r>
 800c9fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c9fc:	07da      	lsls	r2, r3, #31
 800c9fe:	4605      	mov	r5, r0
 800ca00:	d4e4      	bmi.n	800c9cc <_fflush_r+0xc>
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	059b      	lsls	r3, r3, #22
 800ca06:	d4e1      	bmi.n	800c9cc <_fflush_r+0xc>
 800ca08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca0a:	f7fd fa21 	bl	8009e50 <__retarget_lock_release_recursive>
 800ca0e:	e7dd      	b.n	800c9cc <_fflush_r+0xc>

0800ca10 <__swhatbuf_r>:
 800ca10:	b570      	push	{r4, r5, r6, lr}
 800ca12:	460c      	mov	r4, r1
 800ca14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca18:	2900      	cmp	r1, #0
 800ca1a:	b096      	sub	sp, #88	@ 0x58
 800ca1c:	4615      	mov	r5, r2
 800ca1e:	461e      	mov	r6, r3
 800ca20:	da0d      	bge.n	800ca3e <__swhatbuf_r+0x2e>
 800ca22:	89a3      	ldrh	r3, [r4, #12]
 800ca24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ca28:	f04f 0100 	mov.w	r1, #0
 800ca2c:	bf14      	ite	ne
 800ca2e:	2340      	movne	r3, #64	@ 0x40
 800ca30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ca34:	2000      	movs	r0, #0
 800ca36:	6031      	str	r1, [r6, #0]
 800ca38:	602b      	str	r3, [r5, #0]
 800ca3a:	b016      	add	sp, #88	@ 0x58
 800ca3c:	bd70      	pop	{r4, r5, r6, pc}
 800ca3e:	466a      	mov	r2, sp
 800ca40:	f000 f874 	bl	800cb2c <_fstat_r>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	dbec      	blt.n	800ca22 <__swhatbuf_r+0x12>
 800ca48:	9901      	ldr	r1, [sp, #4]
 800ca4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ca4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ca52:	4259      	negs	r1, r3
 800ca54:	4159      	adcs	r1, r3
 800ca56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca5a:	e7eb      	b.n	800ca34 <__swhatbuf_r+0x24>

0800ca5c <__smakebuf_r>:
 800ca5c:	898b      	ldrh	r3, [r1, #12]
 800ca5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca60:	079d      	lsls	r5, r3, #30
 800ca62:	4606      	mov	r6, r0
 800ca64:	460c      	mov	r4, r1
 800ca66:	d507      	bpl.n	800ca78 <__smakebuf_r+0x1c>
 800ca68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ca6c:	6023      	str	r3, [r4, #0]
 800ca6e:	6123      	str	r3, [r4, #16]
 800ca70:	2301      	movs	r3, #1
 800ca72:	6163      	str	r3, [r4, #20]
 800ca74:	b003      	add	sp, #12
 800ca76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca78:	ab01      	add	r3, sp, #4
 800ca7a:	466a      	mov	r2, sp
 800ca7c:	f7ff ffc8 	bl	800ca10 <__swhatbuf_r>
 800ca80:	9f00      	ldr	r7, [sp, #0]
 800ca82:	4605      	mov	r5, r0
 800ca84:	4639      	mov	r1, r7
 800ca86:	4630      	mov	r0, r6
 800ca88:	f7fe f8ba 	bl	800ac00 <_malloc_r>
 800ca8c:	b948      	cbnz	r0, 800caa2 <__smakebuf_r+0x46>
 800ca8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca92:	059a      	lsls	r2, r3, #22
 800ca94:	d4ee      	bmi.n	800ca74 <__smakebuf_r+0x18>
 800ca96:	f023 0303 	bic.w	r3, r3, #3
 800ca9a:	f043 0302 	orr.w	r3, r3, #2
 800ca9e:	81a3      	strh	r3, [r4, #12]
 800caa0:	e7e2      	b.n	800ca68 <__smakebuf_r+0xc>
 800caa2:	89a3      	ldrh	r3, [r4, #12]
 800caa4:	6020      	str	r0, [r4, #0]
 800caa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800caaa:	81a3      	strh	r3, [r4, #12]
 800caac:	9b01      	ldr	r3, [sp, #4]
 800caae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cab2:	b15b      	cbz	r3, 800cacc <__smakebuf_r+0x70>
 800cab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cab8:	4630      	mov	r0, r6
 800caba:	f000 f849 	bl	800cb50 <_isatty_r>
 800cabe:	b128      	cbz	r0, 800cacc <__smakebuf_r+0x70>
 800cac0:	89a3      	ldrh	r3, [r4, #12]
 800cac2:	f023 0303 	bic.w	r3, r3, #3
 800cac6:	f043 0301 	orr.w	r3, r3, #1
 800caca:	81a3      	strh	r3, [r4, #12]
 800cacc:	89a3      	ldrh	r3, [r4, #12]
 800cace:	431d      	orrs	r5, r3
 800cad0:	81a5      	strh	r5, [r4, #12]
 800cad2:	e7cf      	b.n	800ca74 <__smakebuf_r+0x18>

0800cad4 <memmove>:
 800cad4:	4288      	cmp	r0, r1
 800cad6:	b510      	push	{r4, lr}
 800cad8:	eb01 0402 	add.w	r4, r1, r2
 800cadc:	d902      	bls.n	800cae4 <memmove+0x10>
 800cade:	4284      	cmp	r4, r0
 800cae0:	4623      	mov	r3, r4
 800cae2:	d807      	bhi.n	800caf4 <memmove+0x20>
 800cae4:	1e43      	subs	r3, r0, #1
 800cae6:	42a1      	cmp	r1, r4
 800cae8:	d008      	beq.n	800cafc <memmove+0x28>
 800caea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800caee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800caf2:	e7f8      	b.n	800cae6 <memmove+0x12>
 800caf4:	4402      	add	r2, r0
 800caf6:	4601      	mov	r1, r0
 800caf8:	428a      	cmp	r2, r1
 800cafa:	d100      	bne.n	800cafe <memmove+0x2a>
 800cafc:	bd10      	pop	{r4, pc}
 800cafe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb06:	e7f7      	b.n	800caf8 <memmove+0x24>

0800cb08 <strncmp>:
 800cb08:	b510      	push	{r4, lr}
 800cb0a:	b16a      	cbz	r2, 800cb28 <strncmp+0x20>
 800cb0c:	3901      	subs	r1, #1
 800cb0e:	1884      	adds	r4, r0, r2
 800cb10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cb18:	429a      	cmp	r2, r3
 800cb1a:	d103      	bne.n	800cb24 <strncmp+0x1c>
 800cb1c:	42a0      	cmp	r0, r4
 800cb1e:	d001      	beq.n	800cb24 <strncmp+0x1c>
 800cb20:	2a00      	cmp	r2, #0
 800cb22:	d1f5      	bne.n	800cb10 <strncmp+0x8>
 800cb24:	1ad0      	subs	r0, r2, r3
 800cb26:	bd10      	pop	{r4, pc}
 800cb28:	4610      	mov	r0, r2
 800cb2a:	e7fc      	b.n	800cb26 <strncmp+0x1e>

0800cb2c <_fstat_r>:
 800cb2c:	b538      	push	{r3, r4, r5, lr}
 800cb2e:	4d07      	ldr	r5, [pc, #28]	@ (800cb4c <_fstat_r+0x20>)
 800cb30:	2300      	movs	r3, #0
 800cb32:	4604      	mov	r4, r0
 800cb34:	4608      	mov	r0, r1
 800cb36:	4611      	mov	r1, r2
 800cb38:	602b      	str	r3, [r5, #0]
 800cb3a:	f7f4 ffc9 	bl	8001ad0 <_fstat>
 800cb3e:	1c43      	adds	r3, r0, #1
 800cb40:	d102      	bne.n	800cb48 <_fstat_r+0x1c>
 800cb42:	682b      	ldr	r3, [r5, #0]
 800cb44:	b103      	cbz	r3, 800cb48 <_fstat_r+0x1c>
 800cb46:	6023      	str	r3, [r4, #0]
 800cb48:	bd38      	pop	{r3, r4, r5, pc}
 800cb4a:	bf00      	nop
 800cb4c:	20004748 	.word	0x20004748

0800cb50 <_isatty_r>:
 800cb50:	b538      	push	{r3, r4, r5, lr}
 800cb52:	4d06      	ldr	r5, [pc, #24]	@ (800cb6c <_isatty_r+0x1c>)
 800cb54:	2300      	movs	r3, #0
 800cb56:	4604      	mov	r4, r0
 800cb58:	4608      	mov	r0, r1
 800cb5a:	602b      	str	r3, [r5, #0]
 800cb5c:	f7f4 ffc8 	bl	8001af0 <_isatty>
 800cb60:	1c43      	adds	r3, r0, #1
 800cb62:	d102      	bne.n	800cb6a <_isatty_r+0x1a>
 800cb64:	682b      	ldr	r3, [r5, #0]
 800cb66:	b103      	cbz	r3, 800cb6a <_isatty_r+0x1a>
 800cb68:	6023      	str	r3, [r4, #0]
 800cb6a:	bd38      	pop	{r3, r4, r5, pc}
 800cb6c:	20004748 	.word	0x20004748

0800cb70 <_sbrk_r>:
 800cb70:	b538      	push	{r3, r4, r5, lr}
 800cb72:	4d06      	ldr	r5, [pc, #24]	@ (800cb8c <_sbrk_r+0x1c>)
 800cb74:	2300      	movs	r3, #0
 800cb76:	4604      	mov	r4, r0
 800cb78:	4608      	mov	r0, r1
 800cb7a:	602b      	str	r3, [r5, #0]
 800cb7c:	f7f4 ffd0 	bl	8001b20 <_sbrk>
 800cb80:	1c43      	adds	r3, r0, #1
 800cb82:	d102      	bne.n	800cb8a <_sbrk_r+0x1a>
 800cb84:	682b      	ldr	r3, [r5, #0]
 800cb86:	b103      	cbz	r3, 800cb8a <_sbrk_r+0x1a>
 800cb88:	6023      	str	r3, [r4, #0]
 800cb8a:	bd38      	pop	{r3, r4, r5, pc}
 800cb8c:	20004748 	.word	0x20004748

0800cb90 <nan>:
 800cb90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cb98 <nan+0x8>
 800cb94:	4770      	bx	lr
 800cb96:	bf00      	nop
 800cb98:	00000000 	.word	0x00000000
 800cb9c:	7ff80000 	.word	0x7ff80000

0800cba0 <__assert_func>:
 800cba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cba2:	4614      	mov	r4, r2
 800cba4:	461a      	mov	r2, r3
 800cba6:	4b09      	ldr	r3, [pc, #36]	@ (800cbcc <__assert_func+0x2c>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	4605      	mov	r5, r0
 800cbac:	68d8      	ldr	r0, [r3, #12]
 800cbae:	b954      	cbnz	r4, 800cbc6 <__assert_func+0x26>
 800cbb0:	4b07      	ldr	r3, [pc, #28]	@ (800cbd0 <__assert_func+0x30>)
 800cbb2:	461c      	mov	r4, r3
 800cbb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cbb8:	9100      	str	r1, [sp, #0]
 800cbba:	462b      	mov	r3, r5
 800cbbc:	4905      	ldr	r1, [pc, #20]	@ (800cbd4 <__assert_func+0x34>)
 800cbbe:	f000 fba7 	bl	800d310 <fiprintf>
 800cbc2:	f000 fbb7 	bl	800d334 <abort>
 800cbc6:	4b04      	ldr	r3, [pc, #16]	@ (800cbd8 <__assert_func+0x38>)
 800cbc8:	e7f4      	b.n	800cbb4 <__assert_func+0x14>
 800cbca:	bf00      	nop
 800cbcc:	2000001c 	.word	0x2000001c
 800cbd0:	0800d96d 	.word	0x0800d96d
 800cbd4:	0800d93f 	.word	0x0800d93f
 800cbd8:	0800d932 	.word	0x0800d932

0800cbdc <_calloc_r>:
 800cbdc:	b570      	push	{r4, r5, r6, lr}
 800cbde:	fba1 5402 	umull	r5, r4, r1, r2
 800cbe2:	b93c      	cbnz	r4, 800cbf4 <_calloc_r+0x18>
 800cbe4:	4629      	mov	r1, r5
 800cbe6:	f7fe f80b 	bl	800ac00 <_malloc_r>
 800cbea:	4606      	mov	r6, r0
 800cbec:	b928      	cbnz	r0, 800cbfa <_calloc_r+0x1e>
 800cbee:	2600      	movs	r6, #0
 800cbf0:	4630      	mov	r0, r6
 800cbf2:	bd70      	pop	{r4, r5, r6, pc}
 800cbf4:	220c      	movs	r2, #12
 800cbf6:	6002      	str	r2, [r0, #0]
 800cbf8:	e7f9      	b.n	800cbee <_calloc_r+0x12>
 800cbfa:	462a      	mov	r2, r5
 800cbfc:	4621      	mov	r1, r4
 800cbfe:	f7fd f8a9 	bl	8009d54 <memset>
 800cc02:	e7f5      	b.n	800cbf0 <_calloc_r+0x14>

0800cc04 <rshift>:
 800cc04:	6903      	ldr	r3, [r0, #16]
 800cc06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cc0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cc12:	f100 0414 	add.w	r4, r0, #20
 800cc16:	dd45      	ble.n	800cca4 <rshift+0xa0>
 800cc18:	f011 011f 	ands.w	r1, r1, #31
 800cc1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cc20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cc24:	d10c      	bne.n	800cc40 <rshift+0x3c>
 800cc26:	f100 0710 	add.w	r7, r0, #16
 800cc2a:	4629      	mov	r1, r5
 800cc2c:	42b1      	cmp	r1, r6
 800cc2e:	d334      	bcc.n	800cc9a <rshift+0x96>
 800cc30:	1a9b      	subs	r3, r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	1eea      	subs	r2, r5, #3
 800cc36:	4296      	cmp	r6, r2
 800cc38:	bf38      	it	cc
 800cc3a:	2300      	movcc	r3, #0
 800cc3c:	4423      	add	r3, r4
 800cc3e:	e015      	b.n	800cc6c <rshift+0x68>
 800cc40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cc44:	f1c1 0820 	rsb	r8, r1, #32
 800cc48:	40cf      	lsrs	r7, r1
 800cc4a:	f105 0e04 	add.w	lr, r5, #4
 800cc4e:	46a1      	mov	r9, r4
 800cc50:	4576      	cmp	r6, lr
 800cc52:	46f4      	mov	ip, lr
 800cc54:	d815      	bhi.n	800cc82 <rshift+0x7e>
 800cc56:	1a9a      	subs	r2, r3, r2
 800cc58:	0092      	lsls	r2, r2, #2
 800cc5a:	3a04      	subs	r2, #4
 800cc5c:	3501      	adds	r5, #1
 800cc5e:	42ae      	cmp	r6, r5
 800cc60:	bf38      	it	cc
 800cc62:	2200      	movcc	r2, #0
 800cc64:	18a3      	adds	r3, r4, r2
 800cc66:	50a7      	str	r7, [r4, r2]
 800cc68:	b107      	cbz	r7, 800cc6c <rshift+0x68>
 800cc6a:	3304      	adds	r3, #4
 800cc6c:	1b1a      	subs	r2, r3, r4
 800cc6e:	42a3      	cmp	r3, r4
 800cc70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cc74:	bf08      	it	eq
 800cc76:	2300      	moveq	r3, #0
 800cc78:	6102      	str	r2, [r0, #16]
 800cc7a:	bf08      	it	eq
 800cc7c:	6143      	streq	r3, [r0, #20]
 800cc7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc82:	f8dc c000 	ldr.w	ip, [ip]
 800cc86:	fa0c fc08 	lsl.w	ip, ip, r8
 800cc8a:	ea4c 0707 	orr.w	r7, ip, r7
 800cc8e:	f849 7b04 	str.w	r7, [r9], #4
 800cc92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cc96:	40cf      	lsrs	r7, r1
 800cc98:	e7da      	b.n	800cc50 <rshift+0x4c>
 800cc9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cc9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cca2:	e7c3      	b.n	800cc2c <rshift+0x28>
 800cca4:	4623      	mov	r3, r4
 800cca6:	e7e1      	b.n	800cc6c <rshift+0x68>

0800cca8 <__hexdig_fun>:
 800cca8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ccac:	2b09      	cmp	r3, #9
 800ccae:	d802      	bhi.n	800ccb6 <__hexdig_fun+0xe>
 800ccb0:	3820      	subs	r0, #32
 800ccb2:	b2c0      	uxtb	r0, r0
 800ccb4:	4770      	bx	lr
 800ccb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ccba:	2b05      	cmp	r3, #5
 800ccbc:	d801      	bhi.n	800ccc2 <__hexdig_fun+0x1a>
 800ccbe:	3847      	subs	r0, #71	@ 0x47
 800ccc0:	e7f7      	b.n	800ccb2 <__hexdig_fun+0xa>
 800ccc2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ccc6:	2b05      	cmp	r3, #5
 800ccc8:	d801      	bhi.n	800ccce <__hexdig_fun+0x26>
 800ccca:	3827      	subs	r0, #39	@ 0x27
 800cccc:	e7f1      	b.n	800ccb2 <__hexdig_fun+0xa>
 800ccce:	2000      	movs	r0, #0
 800ccd0:	4770      	bx	lr
	...

0800ccd4 <__gethex>:
 800ccd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccd8:	b085      	sub	sp, #20
 800ccda:	468a      	mov	sl, r1
 800ccdc:	9302      	str	r3, [sp, #8]
 800ccde:	680b      	ldr	r3, [r1, #0]
 800cce0:	9001      	str	r0, [sp, #4]
 800cce2:	4690      	mov	r8, r2
 800cce4:	1c9c      	adds	r4, r3, #2
 800cce6:	46a1      	mov	r9, r4
 800cce8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ccec:	2830      	cmp	r0, #48	@ 0x30
 800ccee:	d0fa      	beq.n	800cce6 <__gethex+0x12>
 800ccf0:	eba9 0303 	sub.w	r3, r9, r3
 800ccf4:	f1a3 0b02 	sub.w	fp, r3, #2
 800ccf8:	f7ff ffd6 	bl	800cca8 <__hexdig_fun>
 800ccfc:	4605      	mov	r5, r0
 800ccfe:	2800      	cmp	r0, #0
 800cd00:	d168      	bne.n	800cdd4 <__gethex+0x100>
 800cd02:	49a0      	ldr	r1, [pc, #640]	@ (800cf84 <__gethex+0x2b0>)
 800cd04:	2201      	movs	r2, #1
 800cd06:	4648      	mov	r0, r9
 800cd08:	f7ff fefe 	bl	800cb08 <strncmp>
 800cd0c:	4607      	mov	r7, r0
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	d167      	bne.n	800cde2 <__gethex+0x10e>
 800cd12:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cd16:	4626      	mov	r6, r4
 800cd18:	f7ff ffc6 	bl	800cca8 <__hexdig_fun>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	d062      	beq.n	800cde6 <__gethex+0x112>
 800cd20:	4623      	mov	r3, r4
 800cd22:	7818      	ldrb	r0, [r3, #0]
 800cd24:	2830      	cmp	r0, #48	@ 0x30
 800cd26:	4699      	mov	r9, r3
 800cd28:	f103 0301 	add.w	r3, r3, #1
 800cd2c:	d0f9      	beq.n	800cd22 <__gethex+0x4e>
 800cd2e:	f7ff ffbb 	bl	800cca8 <__hexdig_fun>
 800cd32:	fab0 f580 	clz	r5, r0
 800cd36:	096d      	lsrs	r5, r5, #5
 800cd38:	f04f 0b01 	mov.w	fp, #1
 800cd3c:	464a      	mov	r2, r9
 800cd3e:	4616      	mov	r6, r2
 800cd40:	3201      	adds	r2, #1
 800cd42:	7830      	ldrb	r0, [r6, #0]
 800cd44:	f7ff ffb0 	bl	800cca8 <__hexdig_fun>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d1f8      	bne.n	800cd3e <__gethex+0x6a>
 800cd4c:	498d      	ldr	r1, [pc, #564]	@ (800cf84 <__gethex+0x2b0>)
 800cd4e:	2201      	movs	r2, #1
 800cd50:	4630      	mov	r0, r6
 800cd52:	f7ff fed9 	bl	800cb08 <strncmp>
 800cd56:	2800      	cmp	r0, #0
 800cd58:	d13f      	bne.n	800cdda <__gethex+0x106>
 800cd5a:	b944      	cbnz	r4, 800cd6e <__gethex+0x9a>
 800cd5c:	1c74      	adds	r4, r6, #1
 800cd5e:	4622      	mov	r2, r4
 800cd60:	4616      	mov	r6, r2
 800cd62:	3201      	adds	r2, #1
 800cd64:	7830      	ldrb	r0, [r6, #0]
 800cd66:	f7ff ff9f 	bl	800cca8 <__hexdig_fun>
 800cd6a:	2800      	cmp	r0, #0
 800cd6c:	d1f8      	bne.n	800cd60 <__gethex+0x8c>
 800cd6e:	1ba4      	subs	r4, r4, r6
 800cd70:	00a7      	lsls	r7, r4, #2
 800cd72:	7833      	ldrb	r3, [r6, #0]
 800cd74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cd78:	2b50      	cmp	r3, #80	@ 0x50
 800cd7a:	d13e      	bne.n	800cdfa <__gethex+0x126>
 800cd7c:	7873      	ldrb	r3, [r6, #1]
 800cd7e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cd80:	d033      	beq.n	800cdea <__gethex+0x116>
 800cd82:	2b2d      	cmp	r3, #45	@ 0x2d
 800cd84:	d034      	beq.n	800cdf0 <__gethex+0x11c>
 800cd86:	1c71      	adds	r1, r6, #1
 800cd88:	2400      	movs	r4, #0
 800cd8a:	7808      	ldrb	r0, [r1, #0]
 800cd8c:	f7ff ff8c 	bl	800cca8 <__hexdig_fun>
 800cd90:	1e43      	subs	r3, r0, #1
 800cd92:	b2db      	uxtb	r3, r3
 800cd94:	2b18      	cmp	r3, #24
 800cd96:	d830      	bhi.n	800cdfa <__gethex+0x126>
 800cd98:	f1a0 0210 	sub.w	r2, r0, #16
 800cd9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cda0:	f7ff ff82 	bl	800cca8 <__hexdig_fun>
 800cda4:	f100 3cff 	add.w	ip, r0, #4294967295
 800cda8:	fa5f fc8c 	uxtb.w	ip, ip
 800cdac:	f1bc 0f18 	cmp.w	ip, #24
 800cdb0:	f04f 030a 	mov.w	r3, #10
 800cdb4:	d91e      	bls.n	800cdf4 <__gethex+0x120>
 800cdb6:	b104      	cbz	r4, 800cdba <__gethex+0xe6>
 800cdb8:	4252      	negs	r2, r2
 800cdba:	4417      	add	r7, r2
 800cdbc:	f8ca 1000 	str.w	r1, [sl]
 800cdc0:	b1ed      	cbz	r5, 800cdfe <__gethex+0x12a>
 800cdc2:	f1bb 0f00 	cmp.w	fp, #0
 800cdc6:	bf0c      	ite	eq
 800cdc8:	2506      	moveq	r5, #6
 800cdca:	2500      	movne	r5, #0
 800cdcc:	4628      	mov	r0, r5
 800cdce:	b005      	add	sp, #20
 800cdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdd4:	2500      	movs	r5, #0
 800cdd6:	462c      	mov	r4, r5
 800cdd8:	e7b0      	b.n	800cd3c <__gethex+0x68>
 800cdda:	2c00      	cmp	r4, #0
 800cddc:	d1c7      	bne.n	800cd6e <__gethex+0x9a>
 800cdde:	4627      	mov	r7, r4
 800cde0:	e7c7      	b.n	800cd72 <__gethex+0x9e>
 800cde2:	464e      	mov	r6, r9
 800cde4:	462f      	mov	r7, r5
 800cde6:	2501      	movs	r5, #1
 800cde8:	e7c3      	b.n	800cd72 <__gethex+0x9e>
 800cdea:	2400      	movs	r4, #0
 800cdec:	1cb1      	adds	r1, r6, #2
 800cdee:	e7cc      	b.n	800cd8a <__gethex+0xb6>
 800cdf0:	2401      	movs	r4, #1
 800cdf2:	e7fb      	b.n	800cdec <__gethex+0x118>
 800cdf4:	fb03 0002 	mla	r0, r3, r2, r0
 800cdf8:	e7ce      	b.n	800cd98 <__gethex+0xc4>
 800cdfa:	4631      	mov	r1, r6
 800cdfc:	e7de      	b.n	800cdbc <__gethex+0xe8>
 800cdfe:	eba6 0309 	sub.w	r3, r6, r9
 800ce02:	3b01      	subs	r3, #1
 800ce04:	4629      	mov	r1, r5
 800ce06:	2b07      	cmp	r3, #7
 800ce08:	dc0a      	bgt.n	800ce20 <__gethex+0x14c>
 800ce0a:	9801      	ldr	r0, [sp, #4]
 800ce0c:	f7fd ff84 	bl	800ad18 <_Balloc>
 800ce10:	4604      	mov	r4, r0
 800ce12:	b940      	cbnz	r0, 800ce26 <__gethex+0x152>
 800ce14:	4b5c      	ldr	r3, [pc, #368]	@ (800cf88 <__gethex+0x2b4>)
 800ce16:	4602      	mov	r2, r0
 800ce18:	21e4      	movs	r1, #228	@ 0xe4
 800ce1a:	485c      	ldr	r0, [pc, #368]	@ (800cf8c <__gethex+0x2b8>)
 800ce1c:	f7ff fec0 	bl	800cba0 <__assert_func>
 800ce20:	3101      	adds	r1, #1
 800ce22:	105b      	asrs	r3, r3, #1
 800ce24:	e7ef      	b.n	800ce06 <__gethex+0x132>
 800ce26:	f100 0a14 	add.w	sl, r0, #20
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	4655      	mov	r5, sl
 800ce2e:	469b      	mov	fp, r3
 800ce30:	45b1      	cmp	r9, r6
 800ce32:	d337      	bcc.n	800cea4 <__gethex+0x1d0>
 800ce34:	f845 bb04 	str.w	fp, [r5], #4
 800ce38:	eba5 050a 	sub.w	r5, r5, sl
 800ce3c:	10ad      	asrs	r5, r5, #2
 800ce3e:	6125      	str	r5, [r4, #16]
 800ce40:	4658      	mov	r0, fp
 800ce42:	f7fe f85b 	bl	800aefc <__hi0bits>
 800ce46:	016d      	lsls	r5, r5, #5
 800ce48:	f8d8 6000 	ldr.w	r6, [r8]
 800ce4c:	1a2d      	subs	r5, r5, r0
 800ce4e:	42b5      	cmp	r5, r6
 800ce50:	dd54      	ble.n	800cefc <__gethex+0x228>
 800ce52:	1bad      	subs	r5, r5, r6
 800ce54:	4629      	mov	r1, r5
 800ce56:	4620      	mov	r0, r4
 800ce58:	f7fe fbef 	bl	800b63a <__any_on>
 800ce5c:	4681      	mov	r9, r0
 800ce5e:	b178      	cbz	r0, 800ce80 <__gethex+0x1ac>
 800ce60:	1e6b      	subs	r3, r5, #1
 800ce62:	1159      	asrs	r1, r3, #5
 800ce64:	f003 021f 	and.w	r2, r3, #31
 800ce68:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ce6c:	f04f 0901 	mov.w	r9, #1
 800ce70:	fa09 f202 	lsl.w	r2, r9, r2
 800ce74:	420a      	tst	r2, r1
 800ce76:	d003      	beq.n	800ce80 <__gethex+0x1ac>
 800ce78:	454b      	cmp	r3, r9
 800ce7a:	dc36      	bgt.n	800ceea <__gethex+0x216>
 800ce7c:	f04f 0902 	mov.w	r9, #2
 800ce80:	4629      	mov	r1, r5
 800ce82:	4620      	mov	r0, r4
 800ce84:	f7ff febe 	bl	800cc04 <rshift>
 800ce88:	442f      	add	r7, r5
 800ce8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ce8e:	42bb      	cmp	r3, r7
 800ce90:	da42      	bge.n	800cf18 <__gethex+0x244>
 800ce92:	9801      	ldr	r0, [sp, #4]
 800ce94:	4621      	mov	r1, r4
 800ce96:	f7fd ff7f 	bl	800ad98 <_Bfree>
 800ce9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	6013      	str	r3, [r2, #0]
 800cea0:	25a3      	movs	r5, #163	@ 0xa3
 800cea2:	e793      	b.n	800cdcc <__gethex+0xf8>
 800cea4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cea8:	2a2e      	cmp	r2, #46	@ 0x2e
 800ceaa:	d012      	beq.n	800ced2 <__gethex+0x1fe>
 800ceac:	2b20      	cmp	r3, #32
 800ceae:	d104      	bne.n	800ceba <__gethex+0x1e6>
 800ceb0:	f845 bb04 	str.w	fp, [r5], #4
 800ceb4:	f04f 0b00 	mov.w	fp, #0
 800ceb8:	465b      	mov	r3, fp
 800ceba:	7830      	ldrb	r0, [r6, #0]
 800cebc:	9303      	str	r3, [sp, #12]
 800cebe:	f7ff fef3 	bl	800cca8 <__hexdig_fun>
 800cec2:	9b03      	ldr	r3, [sp, #12]
 800cec4:	f000 000f 	and.w	r0, r0, #15
 800cec8:	4098      	lsls	r0, r3
 800ceca:	ea4b 0b00 	orr.w	fp, fp, r0
 800cece:	3304      	adds	r3, #4
 800ced0:	e7ae      	b.n	800ce30 <__gethex+0x15c>
 800ced2:	45b1      	cmp	r9, r6
 800ced4:	d8ea      	bhi.n	800ceac <__gethex+0x1d8>
 800ced6:	492b      	ldr	r1, [pc, #172]	@ (800cf84 <__gethex+0x2b0>)
 800ced8:	9303      	str	r3, [sp, #12]
 800ceda:	2201      	movs	r2, #1
 800cedc:	4630      	mov	r0, r6
 800cede:	f7ff fe13 	bl	800cb08 <strncmp>
 800cee2:	9b03      	ldr	r3, [sp, #12]
 800cee4:	2800      	cmp	r0, #0
 800cee6:	d1e1      	bne.n	800ceac <__gethex+0x1d8>
 800cee8:	e7a2      	b.n	800ce30 <__gethex+0x15c>
 800ceea:	1ea9      	subs	r1, r5, #2
 800ceec:	4620      	mov	r0, r4
 800ceee:	f7fe fba4 	bl	800b63a <__any_on>
 800cef2:	2800      	cmp	r0, #0
 800cef4:	d0c2      	beq.n	800ce7c <__gethex+0x1a8>
 800cef6:	f04f 0903 	mov.w	r9, #3
 800cefa:	e7c1      	b.n	800ce80 <__gethex+0x1ac>
 800cefc:	da09      	bge.n	800cf12 <__gethex+0x23e>
 800cefe:	1b75      	subs	r5, r6, r5
 800cf00:	4621      	mov	r1, r4
 800cf02:	9801      	ldr	r0, [sp, #4]
 800cf04:	462a      	mov	r2, r5
 800cf06:	f7fe f95f 	bl	800b1c8 <__lshift>
 800cf0a:	1b7f      	subs	r7, r7, r5
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	f100 0a14 	add.w	sl, r0, #20
 800cf12:	f04f 0900 	mov.w	r9, #0
 800cf16:	e7b8      	b.n	800ce8a <__gethex+0x1b6>
 800cf18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cf1c:	42bd      	cmp	r5, r7
 800cf1e:	dd6f      	ble.n	800d000 <__gethex+0x32c>
 800cf20:	1bed      	subs	r5, r5, r7
 800cf22:	42ae      	cmp	r6, r5
 800cf24:	dc34      	bgt.n	800cf90 <__gethex+0x2bc>
 800cf26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cf2a:	2b02      	cmp	r3, #2
 800cf2c:	d022      	beq.n	800cf74 <__gethex+0x2a0>
 800cf2e:	2b03      	cmp	r3, #3
 800cf30:	d024      	beq.n	800cf7c <__gethex+0x2a8>
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d115      	bne.n	800cf62 <__gethex+0x28e>
 800cf36:	42ae      	cmp	r6, r5
 800cf38:	d113      	bne.n	800cf62 <__gethex+0x28e>
 800cf3a:	2e01      	cmp	r6, #1
 800cf3c:	d10b      	bne.n	800cf56 <__gethex+0x282>
 800cf3e:	9a02      	ldr	r2, [sp, #8]
 800cf40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cf44:	6013      	str	r3, [r2, #0]
 800cf46:	2301      	movs	r3, #1
 800cf48:	6123      	str	r3, [r4, #16]
 800cf4a:	f8ca 3000 	str.w	r3, [sl]
 800cf4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf50:	2562      	movs	r5, #98	@ 0x62
 800cf52:	601c      	str	r4, [r3, #0]
 800cf54:	e73a      	b.n	800cdcc <__gethex+0xf8>
 800cf56:	1e71      	subs	r1, r6, #1
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f7fe fb6e 	bl	800b63a <__any_on>
 800cf5e:	2800      	cmp	r0, #0
 800cf60:	d1ed      	bne.n	800cf3e <__gethex+0x26a>
 800cf62:	9801      	ldr	r0, [sp, #4]
 800cf64:	4621      	mov	r1, r4
 800cf66:	f7fd ff17 	bl	800ad98 <_Bfree>
 800cf6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	6013      	str	r3, [r2, #0]
 800cf70:	2550      	movs	r5, #80	@ 0x50
 800cf72:	e72b      	b.n	800cdcc <__gethex+0xf8>
 800cf74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d1f3      	bne.n	800cf62 <__gethex+0x28e>
 800cf7a:	e7e0      	b.n	800cf3e <__gethex+0x26a>
 800cf7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d1dd      	bne.n	800cf3e <__gethex+0x26a>
 800cf82:	e7ee      	b.n	800cf62 <__gethex+0x28e>
 800cf84:	0800d7c0 	.word	0x0800d7c0
 800cf88:	0800d655 	.word	0x0800d655
 800cf8c:	0800d96e 	.word	0x0800d96e
 800cf90:	1e6f      	subs	r7, r5, #1
 800cf92:	f1b9 0f00 	cmp.w	r9, #0
 800cf96:	d130      	bne.n	800cffa <__gethex+0x326>
 800cf98:	b127      	cbz	r7, 800cfa4 <__gethex+0x2d0>
 800cf9a:	4639      	mov	r1, r7
 800cf9c:	4620      	mov	r0, r4
 800cf9e:	f7fe fb4c 	bl	800b63a <__any_on>
 800cfa2:	4681      	mov	r9, r0
 800cfa4:	117a      	asrs	r2, r7, #5
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cfac:	f007 071f 	and.w	r7, r7, #31
 800cfb0:	40bb      	lsls	r3, r7
 800cfb2:	4213      	tst	r3, r2
 800cfb4:	4629      	mov	r1, r5
 800cfb6:	4620      	mov	r0, r4
 800cfb8:	bf18      	it	ne
 800cfba:	f049 0902 	orrne.w	r9, r9, #2
 800cfbe:	f7ff fe21 	bl	800cc04 <rshift>
 800cfc2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cfc6:	1b76      	subs	r6, r6, r5
 800cfc8:	2502      	movs	r5, #2
 800cfca:	f1b9 0f00 	cmp.w	r9, #0
 800cfce:	d047      	beq.n	800d060 <__gethex+0x38c>
 800cfd0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cfd4:	2b02      	cmp	r3, #2
 800cfd6:	d015      	beq.n	800d004 <__gethex+0x330>
 800cfd8:	2b03      	cmp	r3, #3
 800cfda:	d017      	beq.n	800d00c <__gethex+0x338>
 800cfdc:	2b01      	cmp	r3, #1
 800cfde:	d109      	bne.n	800cff4 <__gethex+0x320>
 800cfe0:	f019 0f02 	tst.w	r9, #2
 800cfe4:	d006      	beq.n	800cff4 <__gethex+0x320>
 800cfe6:	f8da 3000 	ldr.w	r3, [sl]
 800cfea:	ea49 0903 	orr.w	r9, r9, r3
 800cfee:	f019 0f01 	tst.w	r9, #1
 800cff2:	d10e      	bne.n	800d012 <__gethex+0x33e>
 800cff4:	f045 0510 	orr.w	r5, r5, #16
 800cff8:	e032      	b.n	800d060 <__gethex+0x38c>
 800cffa:	f04f 0901 	mov.w	r9, #1
 800cffe:	e7d1      	b.n	800cfa4 <__gethex+0x2d0>
 800d000:	2501      	movs	r5, #1
 800d002:	e7e2      	b.n	800cfca <__gethex+0x2f6>
 800d004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d006:	f1c3 0301 	rsb	r3, r3, #1
 800d00a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d00c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d0f0      	beq.n	800cff4 <__gethex+0x320>
 800d012:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d016:	f104 0314 	add.w	r3, r4, #20
 800d01a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d01e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d022:	f04f 0c00 	mov.w	ip, #0
 800d026:	4618      	mov	r0, r3
 800d028:	f853 2b04 	ldr.w	r2, [r3], #4
 800d02c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d030:	d01b      	beq.n	800d06a <__gethex+0x396>
 800d032:	3201      	adds	r2, #1
 800d034:	6002      	str	r2, [r0, #0]
 800d036:	2d02      	cmp	r5, #2
 800d038:	f104 0314 	add.w	r3, r4, #20
 800d03c:	d13c      	bne.n	800d0b8 <__gethex+0x3e4>
 800d03e:	f8d8 2000 	ldr.w	r2, [r8]
 800d042:	3a01      	subs	r2, #1
 800d044:	42b2      	cmp	r2, r6
 800d046:	d109      	bne.n	800d05c <__gethex+0x388>
 800d048:	1171      	asrs	r1, r6, #5
 800d04a:	2201      	movs	r2, #1
 800d04c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d050:	f006 061f 	and.w	r6, r6, #31
 800d054:	fa02 f606 	lsl.w	r6, r2, r6
 800d058:	421e      	tst	r6, r3
 800d05a:	d13a      	bne.n	800d0d2 <__gethex+0x3fe>
 800d05c:	f045 0520 	orr.w	r5, r5, #32
 800d060:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d062:	601c      	str	r4, [r3, #0]
 800d064:	9b02      	ldr	r3, [sp, #8]
 800d066:	601f      	str	r7, [r3, #0]
 800d068:	e6b0      	b.n	800cdcc <__gethex+0xf8>
 800d06a:	4299      	cmp	r1, r3
 800d06c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d070:	d8d9      	bhi.n	800d026 <__gethex+0x352>
 800d072:	68a3      	ldr	r3, [r4, #8]
 800d074:	459b      	cmp	fp, r3
 800d076:	db17      	blt.n	800d0a8 <__gethex+0x3d4>
 800d078:	6861      	ldr	r1, [r4, #4]
 800d07a:	9801      	ldr	r0, [sp, #4]
 800d07c:	3101      	adds	r1, #1
 800d07e:	f7fd fe4b 	bl	800ad18 <_Balloc>
 800d082:	4681      	mov	r9, r0
 800d084:	b918      	cbnz	r0, 800d08e <__gethex+0x3ba>
 800d086:	4b1a      	ldr	r3, [pc, #104]	@ (800d0f0 <__gethex+0x41c>)
 800d088:	4602      	mov	r2, r0
 800d08a:	2184      	movs	r1, #132	@ 0x84
 800d08c:	e6c5      	b.n	800ce1a <__gethex+0x146>
 800d08e:	6922      	ldr	r2, [r4, #16]
 800d090:	3202      	adds	r2, #2
 800d092:	f104 010c 	add.w	r1, r4, #12
 800d096:	0092      	lsls	r2, r2, #2
 800d098:	300c      	adds	r0, #12
 800d09a:	f7fc feda 	bl	8009e52 <memcpy>
 800d09e:	4621      	mov	r1, r4
 800d0a0:	9801      	ldr	r0, [sp, #4]
 800d0a2:	f7fd fe79 	bl	800ad98 <_Bfree>
 800d0a6:	464c      	mov	r4, r9
 800d0a8:	6923      	ldr	r3, [r4, #16]
 800d0aa:	1c5a      	adds	r2, r3, #1
 800d0ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d0b0:	6122      	str	r2, [r4, #16]
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	615a      	str	r2, [r3, #20]
 800d0b6:	e7be      	b.n	800d036 <__gethex+0x362>
 800d0b8:	6922      	ldr	r2, [r4, #16]
 800d0ba:	455a      	cmp	r2, fp
 800d0bc:	dd0b      	ble.n	800d0d6 <__gethex+0x402>
 800d0be:	2101      	movs	r1, #1
 800d0c0:	4620      	mov	r0, r4
 800d0c2:	f7ff fd9f 	bl	800cc04 <rshift>
 800d0c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d0ca:	3701      	adds	r7, #1
 800d0cc:	42bb      	cmp	r3, r7
 800d0ce:	f6ff aee0 	blt.w	800ce92 <__gethex+0x1be>
 800d0d2:	2501      	movs	r5, #1
 800d0d4:	e7c2      	b.n	800d05c <__gethex+0x388>
 800d0d6:	f016 061f 	ands.w	r6, r6, #31
 800d0da:	d0fa      	beq.n	800d0d2 <__gethex+0x3fe>
 800d0dc:	4453      	add	r3, sl
 800d0de:	f1c6 0620 	rsb	r6, r6, #32
 800d0e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d0e6:	f7fd ff09 	bl	800aefc <__hi0bits>
 800d0ea:	42b0      	cmp	r0, r6
 800d0ec:	dbe7      	blt.n	800d0be <__gethex+0x3ea>
 800d0ee:	e7f0      	b.n	800d0d2 <__gethex+0x3fe>
 800d0f0:	0800d655 	.word	0x0800d655

0800d0f4 <L_shift>:
 800d0f4:	f1c2 0208 	rsb	r2, r2, #8
 800d0f8:	0092      	lsls	r2, r2, #2
 800d0fa:	b570      	push	{r4, r5, r6, lr}
 800d0fc:	f1c2 0620 	rsb	r6, r2, #32
 800d100:	6843      	ldr	r3, [r0, #4]
 800d102:	6804      	ldr	r4, [r0, #0]
 800d104:	fa03 f506 	lsl.w	r5, r3, r6
 800d108:	432c      	orrs	r4, r5
 800d10a:	40d3      	lsrs	r3, r2
 800d10c:	6004      	str	r4, [r0, #0]
 800d10e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d112:	4288      	cmp	r0, r1
 800d114:	d3f4      	bcc.n	800d100 <L_shift+0xc>
 800d116:	bd70      	pop	{r4, r5, r6, pc}

0800d118 <__match>:
 800d118:	b530      	push	{r4, r5, lr}
 800d11a:	6803      	ldr	r3, [r0, #0]
 800d11c:	3301      	adds	r3, #1
 800d11e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d122:	b914      	cbnz	r4, 800d12a <__match+0x12>
 800d124:	6003      	str	r3, [r0, #0]
 800d126:	2001      	movs	r0, #1
 800d128:	bd30      	pop	{r4, r5, pc}
 800d12a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d12e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d132:	2d19      	cmp	r5, #25
 800d134:	bf98      	it	ls
 800d136:	3220      	addls	r2, #32
 800d138:	42a2      	cmp	r2, r4
 800d13a:	d0f0      	beq.n	800d11e <__match+0x6>
 800d13c:	2000      	movs	r0, #0
 800d13e:	e7f3      	b.n	800d128 <__match+0x10>

0800d140 <__hexnan>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	680b      	ldr	r3, [r1, #0]
 800d146:	6801      	ldr	r1, [r0, #0]
 800d148:	115e      	asrs	r6, r3, #5
 800d14a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d14e:	f013 031f 	ands.w	r3, r3, #31
 800d152:	b087      	sub	sp, #28
 800d154:	bf18      	it	ne
 800d156:	3604      	addne	r6, #4
 800d158:	2500      	movs	r5, #0
 800d15a:	1f37      	subs	r7, r6, #4
 800d15c:	4682      	mov	sl, r0
 800d15e:	4690      	mov	r8, r2
 800d160:	9301      	str	r3, [sp, #4]
 800d162:	f846 5c04 	str.w	r5, [r6, #-4]
 800d166:	46b9      	mov	r9, r7
 800d168:	463c      	mov	r4, r7
 800d16a:	9502      	str	r5, [sp, #8]
 800d16c:	46ab      	mov	fp, r5
 800d16e:	784a      	ldrb	r2, [r1, #1]
 800d170:	1c4b      	adds	r3, r1, #1
 800d172:	9303      	str	r3, [sp, #12]
 800d174:	b342      	cbz	r2, 800d1c8 <__hexnan+0x88>
 800d176:	4610      	mov	r0, r2
 800d178:	9105      	str	r1, [sp, #20]
 800d17a:	9204      	str	r2, [sp, #16]
 800d17c:	f7ff fd94 	bl	800cca8 <__hexdig_fun>
 800d180:	2800      	cmp	r0, #0
 800d182:	d151      	bne.n	800d228 <__hexnan+0xe8>
 800d184:	9a04      	ldr	r2, [sp, #16]
 800d186:	9905      	ldr	r1, [sp, #20]
 800d188:	2a20      	cmp	r2, #32
 800d18a:	d818      	bhi.n	800d1be <__hexnan+0x7e>
 800d18c:	9b02      	ldr	r3, [sp, #8]
 800d18e:	459b      	cmp	fp, r3
 800d190:	dd13      	ble.n	800d1ba <__hexnan+0x7a>
 800d192:	454c      	cmp	r4, r9
 800d194:	d206      	bcs.n	800d1a4 <__hexnan+0x64>
 800d196:	2d07      	cmp	r5, #7
 800d198:	dc04      	bgt.n	800d1a4 <__hexnan+0x64>
 800d19a:	462a      	mov	r2, r5
 800d19c:	4649      	mov	r1, r9
 800d19e:	4620      	mov	r0, r4
 800d1a0:	f7ff ffa8 	bl	800d0f4 <L_shift>
 800d1a4:	4544      	cmp	r4, r8
 800d1a6:	d952      	bls.n	800d24e <__hexnan+0x10e>
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	f1a4 0904 	sub.w	r9, r4, #4
 800d1ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800d1b2:	f8cd b008 	str.w	fp, [sp, #8]
 800d1b6:	464c      	mov	r4, r9
 800d1b8:	461d      	mov	r5, r3
 800d1ba:	9903      	ldr	r1, [sp, #12]
 800d1bc:	e7d7      	b.n	800d16e <__hexnan+0x2e>
 800d1be:	2a29      	cmp	r2, #41	@ 0x29
 800d1c0:	d157      	bne.n	800d272 <__hexnan+0x132>
 800d1c2:	3102      	adds	r1, #2
 800d1c4:	f8ca 1000 	str.w	r1, [sl]
 800d1c8:	f1bb 0f00 	cmp.w	fp, #0
 800d1cc:	d051      	beq.n	800d272 <__hexnan+0x132>
 800d1ce:	454c      	cmp	r4, r9
 800d1d0:	d206      	bcs.n	800d1e0 <__hexnan+0xa0>
 800d1d2:	2d07      	cmp	r5, #7
 800d1d4:	dc04      	bgt.n	800d1e0 <__hexnan+0xa0>
 800d1d6:	462a      	mov	r2, r5
 800d1d8:	4649      	mov	r1, r9
 800d1da:	4620      	mov	r0, r4
 800d1dc:	f7ff ff8a 	bl	800d0f4 <L_shift>
 800d1e0:	4544      	cmp	r4, r8
 800d1e2:	d936      	bls.n	800d252 <__hexnan+0x112>
 800d1e4:	f1a8 0204 	sub.w	r2, r8, #4
 800d1e8:	4623      	mov	r3, r4
 800d1ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800d1ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800d1f2:	429f      	cmp	r7, r3
 800d1f4:	d2f9      	bcs.n	800d1ea <__hexnan+0xaa>
 800d1f6:	1b3b      	subs	r3, r7, r4
 800d1f8:	f023 0303 	bic.w	r3, r3, #3
 800d1fc:	3304      	adds	r3, #4
 800d1fe:	3401      	adds	r4, #1
 800d200:	3e03      	subs	r6, #3
 800d202:	42b4      	cmp	r4, r6
 800d204:	bf88      	it	hi
 800d206:	2304      	movhi	r3, #4
 800d208:	4443      	add	r3, r8
 800d20a:	2200      	movs	r2, #0
 800d20c:	f843 2b04 	str.w	r2, [r3], #4
 800d210:	429f      	cmp	r7, r3
 800d212:	d2fb      	bcs.n	800d20c <__hexnan+0xcc>
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	b91b      	cbnz	r3, 800d220 <__hexnan+0xe0>
 800d218:	4547      	cmp	r7, r8
 800d21a:	d128      	bne.n	800d26e <__hexnan+0x12e>
 800d21c:	2301      	movs	r3, #1
 800d21e:	603b      	str	r3, [r7, #0]
 800d220:	2005      	movs	r0, #5
 800d222:	b007      	add	sp, #28
 800d224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d228:	3501      	adds	r5, #1
 800d22a:	2d08      	cmp	r5, #8
 800d22c:	f10b 0b01 	add.w	fp, fp, #1
 800d230:	dd06      	ble.n	800d240 <__hexnan+0x100>
 800d232:	4544      	cmp	r4, r8
 800d234:	d9c1      	bls.n	800d1ba <__hexnan+0x7a>
 800d236:	2300      	movs	r3, #0
 800d238:	f844 3c04 	str.w	r3, [r4, #-4]
 800d23c:	2501      	movs	r5, #1
 800d23e:	3c04      	subs	r4, #4
 800d240:	6822      	ldr	r2, [r4, #0]
 800d242:	f000 000f 	and.w	r0, r0, #15
 800d246:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d24a:	6020      	str	r0, [r4, #0]
 800d24c:	e7b5      	b.n	800d1ba <__hexnan+0x7a>
 800d24e:	2508      	movs	r5, #8
 800d250:	e7b3      	b.n	800d1ba <__hexnan+0x7a>
 800d252:	9b01      	ldr	r3, [sp, #4]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d0dd      	beq.n	800d214 <__hexnan+0xd4>
 800d258:	f1c3 0320 	rsb	r3, r3, #32
 800d25c:	f04f 32ff 	mov.w	r2, #4294967295
 800d260:	40da      	lsrs	r2, r3
 800d262:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d266:	4013      	ands	r3, r2
 800d268:	f846 3c04 	str.w	r3, [r6, #-4]
 800d26c:	e7d2      	b.n	800d214 <__hexnan+0xd4>
 800d26e:	3f04      	subs	r7, #4
 800d270:	e7d0      	b.n	800d214 <__hexnan+0xd4>
 800d272:	2004      	movs	r0, #4
 800d274:	e7d5      	b.n	800d222 <__hexnan+0xe2>

0800d276 <__ascii_mbtowc>:
 800d276:	b082      	sub	sp, #8
 800d278:	b901      	cbnz	r1, 800d27c <__ascii_mbtowc+0x6>
 800d27a:	a901      	add	r1, sp, #4
 800d27c:	b142      	cbz	r2, 800d290 <__ascii_mbtowc+0x1a>
 800d27e:	b14b      	cbz	r3, 800d294 <__ascii_mbtowc+0x1e>
 800d280:	7813      	ldrb	r3, [r2, #0]
 800d282:	600b      	str	r3, [r1, #0]
 800d284:	7812      	ldrb	r2, [r2, #0]
 800d286:	1e10      	subs	r0, r2, #0
 800d288:	bf18      	it	ne
 800d28a:	2001      	movne	r0, #1
 800d28c:	b002      	add	sp, #8
 800d28e:	4770      	bx	lr
 800d290:	4610      	mov	r0, r2
 800d292:	e7fb      	b.n	800d28c <__ascii_mbtowc+0x16>
 800d294:	f06f 0001 	mvn.w	r0, #1
 800d298:	e7f8      	b.n	800d28c <__ascii_mbtowc+0x16>

0800d29a <_realloc_r>:
 800d29a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d29e:	4680      	mov	r8, r0
 800d2a0:	4615      	mov	r5, r2
 800d2a2:	460c      	mov	r4, r1
 800d2a4:	b921      	cbnz	r1, 800d2b0 <_realloc_r+0x16>
 800d2a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2aa:	4611      	mov	r1, r2
 800d2ac:	f7fd bca8 	b.w	800ac00 <_malloc_r>
 800d2b0:	b92a      	cbnz	r2, 800d2be <_realloc_r+0x24>
 800d2b2:	f7fd fc31 	bl	800ab18 <_free_r>
 800d2b6:	2400      	movs	r4, #0
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2be:	f000 f840 	bl	800d342 <_malloc_usable_size_r>
 800d2c2:	4285      	cmp	r5, r0
 800d2c4:	4606      	mov	r6, r0
 800d2c6:	d802      	bhi.n	800d2ce <_realloc_r+0x34>
 800d2c8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d2cc:	d8f4      	bhi.n	800d2b8 <_realloc_r+0x1e>
 800d2ce:	4629      	mov	r1, r5
 800d2d0:	4640      	mov	r0, r8
 800d2d2:	f7fd fc95 	bl	800ac00 <_malloc_r>
 800d2d6:	4607      	mov	r7, r0
 800d2d8:	2800      	cmp	r0, #0
 800d2da:	d0ec      	beq.n	800d2b6 <_realloc_r+0x1c>
 800d2dc:	42b5      	cmp	r5, r6
 800d2de:	462a      	mov	r2, r5
 800d2e0:	4621      	mov	r1, r4
 800d2e2:	bf28      	it	cs
 800d2e4:	4632      	movcs	r2, r6
 800d2e6:	f7fc fdb4 	bl	8009e52 <memcpy>
 800d2ea:	4621      	mov	r1, r4
 800d2ec:	4640      	mov	r0, r8
 800d2ee:	f7fd fc13 	bl	800ab18 <_free_r>
 800d2f2:	463c      	mov	r4, r7
 800d2f4:	e7e0      	b.n	800d2b8 <_realloc_r+0x1e>

0800d2f6 <__ascii_wctomb>:
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	4608      	mov	r0, r1
 800d2fa:	b141      	cbz	r1, 800d30e <__ascii_wctomb+0x18>
 800d2fc:	2aff      	cmp	r2, #255	@ 0xff
 800d2fe:	d904      	bls.n	800d30a <__ascii_wctomb+0x14>
 800d300:	228a      	movs	r2, #138	@ 0x8a
 800d302:	601a      	str	r2, [r3, #0]
 800d304:	f04f 30ff 	mov.w	r0, #4294967295
 800d308:	4770      	bx	lr
 800d30a:	700a      	strb	r2, [r1, #0]
 800d30c:	2001      	movs	r0, #1
 800d30e:	4770      	bx	lr

0800d310 <fiprintf>:
 800d310:	b40e      	push	{r1, r2, r3}
 800d312:	b503      	push	{r0, r1, lr}
 800d314:	4601      	mov	r1, r0
 800d316:	ab03      	add	r3, sp, #12
 800d318:	4805      	ldr	r0, [pc, #20]	@ (800d330 <fiprintf+0x20>)
 800d31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d31e:	6800      	ldr	r0, [r0, #0]
 800d320:	9301      	str	r3, [sp, #4]
 800d322:	f7ff f9b1 	bl	800c688 <_vfiprintf_r>
 800d326:	b002      	add	sp, #8
 800d328:	f85d eb04 	ldr.w	lr, [sp], #4
 800d32c:	b003      	add	sp, #12
 800d32e:	4770      	bx	lr
 800d330:	2000001c 	.word	0x2000001c

0800d334 <abort>:
 800d334:	b508      	push	{r3, lr}
 800d336:	2006      	movs	r0, #6
 800d338:	f000 f834 	bl	800d3a4 <raise>
 800d33c:	2001      	movs	r0, #1
 800d33e:	f7f4 fb77 	bl	8001a30 <_exit>

0800d342 <_malloc_usable_size_r>:
 800d342:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d346:	1f18      	subs	r0, r3, #4
 800d348:	2b00      	cmp	r3, #0
 800d34a:	bfbc      	itt	lt
 800d34c:	580b      	ldrlt	r3, [r1, r0]
 800d34e:	18c0      	addlt	r0, r0, r3
 800d350:	4770      	bx	lr

0800d352 <_raise_r>:
 800d352:	291f      	cmp	r1, #31
 800d354:	b538      	push	{r3, r4, r5, lr}
 800d356:	4605      	mov	r5, r0
 800d358:	460c      	mov	r4, r1
 800d35a:	d904      	bls.n	800d366 <_raise_r+0x14>
 800d35c:	2316      	movs	r3, #22
 800d35e:	6003      	str	r3, [r0, #0]
 800d360:	f04f 30ff 	mov.w	r0, #4294967295
 800d364:	bd38      	pop	{r3, r4, r5, pc}
 800d366:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d368:	b112      	cbz	r2, 800d370 <_raise_r+0x1e>
 800d36a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d36e:	b94b      	cbnz	r3, 800d384 <_raise_r+0x32>
 800d370:	4628      	mov	r0, r5
 800d372:	f000 f831 	bl	800d3d8 <_getpid_r>
 800d376:	4622      	mov	r2, r4
 800d378:	4601      	mov	r1, r0
 800d37a:	4628      	mov	r0, r5
 800d37c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d380:	f000 b818 	b.w	800d3b4 <_kill_r>
 800d384:	2b01      	cmp	r3, #1
 800d386:	d00a      	beq.n	800d39e <_raise_r+0x4c>
 800d388:	1c59      	adds	r1, r3, #1
 800d38a:	d103      	bne.n	800d394 <_raise_r+0x42>
 800d38c:	2316      	movs	r3, #22
 800d38e:	6003      	str	r3, [r0, #0]
 800d390:	2001      	movs	r0, #1
 800d392:	e7e7      	b.n	800d364 <_raise_r+0x12>
 800d394:	2100      	movs	r1, #0
 800d396:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d39a:	4620      	mov	r0, r4
 800d39c:	4798      	blx	r3
 800d39e:	2000      	movs	r0, #0
 800d3a0:	e7e0      	b.n	800d364 <_raise_r+0x12>
	...

0800d3a4 <raise>:
 800d3a4:	4b02      	ldr	r3, [pc, #8]	@ (800d3b0 <raise+0xc>)
 800d3a6:	4601      	mov	r1, r0
 800d3a8:	6818      	ldr	r0, [r3, #0]
 800d3aa:	f7ff bfd2 	b.w	800d352 <_raise_r>
 800d3ae:	bf00      	nop
 800d3b0:	2000001c 	.word	0x2000001c

0800d3b4 <_kill_r>:
 800d3b4:	b538      	push	{r3, r4, r5, lr}
 800d3b6:	4d07      	ldr	r5, [pc, #28]	@ (800d3d4 <_kill_r+0x20>)
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	4604      	mov	r4, r0
 800d3bc:	4608      	mov	r0, r1
 800d3be:	4611      	mov	r1, r2
 800d3c0:	602b      	str	r3, [r5, #0]
 800d3c2:	f7f4 fb25 	bl	8001a10 <_kill>
 800d3c6:	1c43      	adds	r3, r0, #1
 800d3c8:	d102      	bne.n	800d3d0 <_kill_r+0x1c>
 800d3ca:	682b      	ldr	r3, [r5, #0]
 800d3cc:	b103      	cbz	r3, 800d3d0 <_kill_r+0x1c>
 800d3ce:	6023      	str	r3, [r4, #0]
 800d3d0:	bd38      	pop	{r3, r4, r5, pc}
 800d3d2:	bf00      	nop
 800d3d4:	20004748 	.word	0x20004748

0800d3d8 <_getpid_r>:
 800d3d8:	f7f4 bb12 	b.w	8001a00 <_getpid>

0800d3dc <_init>:
 800d3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3de:	bf00      	nop
 800d3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3e2:	bc08      	pop	{r3}
 800d3e4:	469e      	mov	lr, r3
 800d3e6:	4770      	bx	lr

0800d3e8 <_fini>:
 800d3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ea:	bf00      	nop
 800d3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3ee:	bc08      	pop	{r3}
 800d3f0:	469e      	mov	lr, r3
 800d3f2:	4770      	bx	lr
