abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 701235903
[92418] is replaced by [122580] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit result/c7552_1_0_2736_69.4.blif
time = 23465411 us
--------------- round 2 ---------------
seed = 4053605136
[122760] is replaced by [122534] with estimated error 4e-05
error = 4e-05
area = 2719
delay = 69.4
#gates = 1112
output circuit result/c7552_2_4e-05_2719_69.4.blif
time = 45735150 us
--------------- round 3 ---------------
seed = 2360013961
[133800] is replaced by [122747] with estimated error 3e-05
error = 3e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit result/c7552_3_3e-05_2710_69.4.blif
time = 67926312 us
--------------- round 4 ---------------
seed = 2706169607
[124903] is replaced by zero with estimated error 2e-05
error = 2e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit result/c7552_4_2e-05_2703_69.4.blif
time = 89961908 us
--------------- round 5 ---------------
seed = 4046409735
[32818] is replaced by [122701] with estimated error 3e-05
error = 3e-05
area = 2694
delay = 69.4
#gates = 1101
output circuit result/c7552_5_3e-05_2694_69.4.blif
time = 111788636 us
--------------- round 6 ---------------
seed = 2964747839
[116062] is replaced by [126302] with estimated error 0.00016
error = 0.00016
area = 2683
delay = 69.4
#gates = 1097
output circuit result/c7552_6_0.00016_2683_69.4.blif
time = 133487134 us
--------------- round 7 ---------------
seed = 3759590069
[122794] is replaced by [122919] with estimated error 0.00016
error = 0.00016
area = 2679
delay = 69.4
#gates = 1096
output circuit result/c7552_7_0.00016_2679_69.4.blif
time = 154970463 us
--------------- round 8 ---------------
seed = 645615651
[122804] is replaced by [122552] with estimated error 0.00033
error = 0.00033
area = 2669
delay = 69.4
#gates = 1092
output circuit result/c7552_8_0.00033_2669_69.4.blif
time = 176453559 us
--------------- round 9 ---------------
seed = 1591730878
[122795] is replaced by one with estimated error 0.00025
error = 0.00025
area = 2666
delay = 69.4
#gates = 1091
output circuit result/c7552_9_0.00025_2666_69.4.blif
time = 197784172 us
--------------- round 10 ---------------
seed = 3712242306
[125603] is replaced by [125826] with estimated error 0.00037
error = 0.00037
area = 2663
delay = 69.4
#gates = 1089
output circuit result/c7552_10_0.00037_2663_69.4.blif
time = 219067857 us
--------------- round 11 ---------------
seed = 2671234276
[111393] is replaced by [125951] with inverter with estimated error 0.00045
error = 0.00045
area = 2662
delay = 69.4
#gates = 1089
output circuit result/c7552_11_0.00045_2662_69.4.blif
time = 240256967 us
--------------- round 12 ---------------
seed = 1880566516
[126564] is replaced by [122696] with estimated error 0.00033
error = 0.00033
area = 2658
delay = 69.4
#gates = 1088
output circuit result/c7552_12_0.00033_2658_69.4.blif
time = 261504167 us
--------------- round 13 ---------------
seed = 2667708717
10729 is replaced by one with estimated error 0.00038
error = 0.00038
area = 2649
delay = 69.4
#gates = 1085
output circuit result/c7552_13_0.00038_2649_69.4.blif
time = 282700917 us
--------------- round 14 ---------------
seed = 2127870608
[122763] is replaced by one with estimated error 0.00046
error = 0.00046
area = 2644
delay = 69.4
#gates = 1083
output circuit result/c7552_14_0.00046_2644_69.4.blif
time = 303839436 us
--------------- round 15 ---------------
seed = 3798247106
[127134] is replaced by [122641] with estimated error 0.00035
error = 0.00035
area = 2641
delay = 69.4
#gates = 1081
output circuit result/c7552_15_0.00035_2641_69.4.blif
time = 324859158 us
--------------- round 16 ---------------
seed = 2275601446
[125290] is replaced by [124611] with estimated error 0.00038
error = 0.00038
area = 2638
delay = 69.4
#gates = 1079
output circuit result/c7552_16_0.00038_2638_69.4.blif
time = 345894634 us
--------------- round 17 ---------------
seed = 2062085981
[122966] is replaced by [124341] with estimated error 0.00036
error = 0.00036
area = 2635
delay = 69.4
#gates = 1078
output circuit result/c7552_17_0.00036_2635_69.4.blif
time = 366784107 us
--------------- round 18 ---------------
seed = 3951090300
[24321] is replaced by [125087] with estimated error 0.00028
error = 0.00028
area = 2633
delay = 69.4
#gates = 1077
output circuit result/c7552_18_0.00028_2633_69.4.blif
time = 387646621 us
--------------- round 19 ---------------
seed = 1249513421
[122987] is replaced by [125075] with estimated error 0.00037
error = 0.00037
area = 2631
delay = 69.4
#gates = 1076
output circuit result/c7552_19_0.00037_2631_69.4.blif
time = 408496733 us
--------------- round 20 ---------------
seed = 1036058629
[125449] is replaced by [122532] with estimated error 0.00029
error = 0.00029
area = 2629
delay = 69.4
#gates = 1075
output circuit result/c7552_20_0.00029_2629_69.4.blif
time = 429326940 us
--------------- round 21 ---------------
seed = 352192693
[119502] is replaced by zero with estimated error 0.00026
error = 0.00026
area = 2627
delay = 69.4
#gates = 1074
output circuit result/c7552_21_0.00026_2627_69.4.blif
time = 450037944 us
--------------- round 22 ---------------
seed = 2332701702
[119498] is replaced by zero with estimated error 0.00043
error = 0.00043
area = 2625
delay = 69.4
#gates = 1073
output circuit result/c7552_22_0.00043_2625_69.4.blif
time = 470873450 us
--------------- round 23 ---------------
seed = 1227491389
n1443 is replaced by zero with estimated error 0.0005
error = 0.0005
area = 2624
delay = 69.4
#gates = 1072
output circuit result/c7552_23_0.0005_2624_69.4.blif
time = 491535932 us
--------------- round 24 ---------------
seed = 2626532444
[126069] is replaced by [267980] with estimated error 0.00044
error = 0.00044
area = 2623
delay = 69.4
#gates = 1071
output circuit result/c7552_24_0.00044_2623_69.4.blif
time = 512181096 us
--------------- round 25 ---------------
seed = 14247575
[132070] is replaced by [122770] with estimated error 0.00032
error = 0.00032
area = 2620
delay = 69.4
#gates = 1070
output circuit result/c7552_25_0.00032_2620_69.4.blif
time = 532831125 us
--------------- round 26 ---------------
seed = 2824653979
[125598] is replaced by [125905] with estimated error 0.0005
error = 0.0005
area = 2618
delay = 69.4
#gates = 1069
output circuit result/c7552_26_0.0005_2618_69.4.blif
time = 553520624 us
--------------- round 27 ---------------
seed = 2108195398
[124064] is replaced by [122567] with estimated error 0.00059
error = 0.00059
area = 2617
delay = 65.9
#gates = 1068
output circuit result/c7552_27_0.00059_2617_65.9.blif
time = 574036751 us
--------------- round 28 ---------------
seed = 523534461
[149992] is replaced by [125412] with estimated error 0.00069
error = 0.00069
area = 2609
delay = 65.9
#gates = 1065
output circuit result/c7552_28_0.00069_2609_65.9.blif
time = 594516750 us
--------------- round 29 ---------------
seed = 2022782746
[124460] is replaced by [125087] with estimated error 0.00084
error = 0.00084
area = 2608
delay = 65.9
#gates = 1064
output circuit result/c7552_29_0.00084_2608_65.9.blif
time = 614968200 us
--------------- round 30 ---------------
seed = 3751582170
[126845] is replaced by [122532] with estimated error 0.00089
error = 0.00089
area = 2605
delay = 65.9
#gates = 1063
output circuit result/c7552_30_0.00089_2605_65.9.blif
time = 635279766 us
--------------- round 31 ---------------
seed = 100173972
[122785] is replaced by [122543] with estimated error 0.0009
error = 0.0009
area = 2602
delay = 65.9
#gates = 1062
output circuit result/c7552_31_0.0009_2602_65.9.blif
time = 655548043 us
--------------- round 32 ---------------
seed = 3476049483
[126850] is replaced by [125894] with inverter with estimated error 0.00096
error = 0.00096
area = 2599
delay = 65.9
#gates = 1061
output circuit result/c7552_32_0.00096_2599_65.9.blif
time = 675811381 us
--------------- round 33 ---------------
seed = 142464351
[126896] is replaced by one with estimated error 0.00092
error = 0.00092
area = 2595
delay = 65.9
#gates = 1059
output circuit result/c7552_33_0.00092_2595_65.9.blif
time = 696118772 us
--------------- round 34 ---------------
seed = 680110173
[113138] is replaced by [122770] with estimated error 0.00182
error = 0.00182
area = 2559
delay = 65.9
#gates = 1047
output circuit result/c7552_34_0.00182_2559_65.9.blif
time = 716239753 us
--------------- round 35 ---------------
seed = 2073023075
[122742] is replaced by one with estimated error 0.00193
error = 0.00193
area = 2549
delay = 65.9
#gates = 1043
output circuit result/c7552_35_0.00193_2549_65.9.blif
time = 736041817 us
--------------- round 36 ---------------
seed = 3258332287
[122688] is replaced by [122532] with estimated error 0.00277
error = 0.00277
area = 2543
delay = 65.9
#gates = 1041
output circuit result/c7552_36_0.00277_2543_65.9.blif
time = 755679150 us
--------------- round 37 ---------------
seed = 2480932762
exceed error bound
