{"hierarchy":{"paths":[["doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations","doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines"]]},"sections":[],"primaryContentSections":[{"declarations":[{"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"State","preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/State\/init(model:)"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/State"},"abstract":[{"text":"Add init from ","type":"text"},{"type":"codeVoice","code":"StateModel"},{"text":".","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlmachinetransformations\/vhdlmachines\/state"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"role":"symbol","roleHeading":"Extended Structure","symbolKind":"extension","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"State","preciseIdentifier":"s:12VHDLMachines5StateV"}],"modules":[{"name":"VHDLMachineTransformations","relatedModules":["VHDLMachines"]}],"title":"State","externalID":"s:e:s:12VHDLMachines5StateV26VHDLMachineTransformationsE5modelACSg15JavascriptModel0bG0V_tcfc","extendedModule":"VHDLMachines","navigatorTitle":[{"kind":"identifier","text":"State"}]},"references":{"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/State":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/state","navigatorTitle":[{"kind":"identifier","text":"State"}],"title":"State","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/State","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"State","preciseIdentifier":"s:12VHDLMachines5StateV"}],"type":"topic","abstract":[{"text":"Add init from ","type":"text"},{"type":"codeVoice","code":"StateModel"},{"type":"text","text":"."}]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations":{"url":"\/documentation\/vhdlmachinetransformations","title":"VHDLMachineTransformations","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations","role":"collection","type":"topic","abstract":[]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/State/init(model:)":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/state\/init(model:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"model","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"StateModel","kind":"typeIdentifier","preciseIdentifier":"s:15JavascriptModel05StateB0V"},{"kind":"text","text":")"}],"title":"init(model:)","type":"topic","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/State\/init(model:)","abstract":[{"text":"Initialise a state from its Javascript model.","type":"text"}],"role":"symbol"},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines","title":"VHDLMachines","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines","role":"collection","type":"topic","abstract":[]}}}