{
  "module_name": "stih407-resets.h",
  "hash_id": "c935f5cf47c68b6514bdcda66642c9e56a625ef44ff5d6930bcb15eee969500c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/stih407-resets.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_RESET_CONTROLLER_STIH407\n#define _DT_BINDINGS_RESET_CONTROLLER_STIH407\n\n \n#define STIH407_EMISS_POWERDOWN\t\t0\n#define STIH407_NAND_POWERDOWN\t\t1\n\n \n#define STIH407_ETH1_POWERDOWN\t\t2\n\n \n#define STIH407_USB3_POWERDOWN\t\t3\n#define STIH407_USB2_PORT1_POWERDOWN\t4\n#define STIH407_USB2_PORT0_POWERDOWN\t5\n#define STIH407_PCIE1_POWERDOWN\t\t6\n#define STIH407_PCIE0_POWERDOWN\t\t7\n#define STIH407_SATA1_POWERDOWN\t\t8\n#define STIH407_SATA0_POWERDOWN\t\t9\n\n \n#define STIH407_ETH1_SOFTRESET\t\t0\n#define STIH407_MMC1_SOFTRESET\t\t1\n#define STIH407_PICOPHY_SOFTRESET\t2\n#define STIH407_IRB_SOFTRESET\t\t3\n#define STIH407_PCIE0_SOFTRESET\t\t4\n#define STIH407_PCIE1_SOFTRESET\t\t5\n#define STIH407_SATA0_SOFTRESET\t\t6\n#define STIH407_SATA1_SOFTRESET\t\t7\n#define STIH407_MIPHY0_SOFTRESET\t8\n#define STIH407_MIPHY1_SOFTRESET\t9\n#define STIH407_MIPHY2_SOFTRESET\t10\n#define STIH407_SATA0_PWR_SOFTRESET\t11\n#define STIH407_SATA1_PWR_SOFTRESET\t12\n#define STIH407_DELTA_SOFTRESET\t\t13\n#define STIH407_BLITTER_SOFTRESET\t14\n#define STIH407_HDTVOUT_SOFTRESET\t15\n#define STIH407_HDQVDP_SOFTRESET\t16\n#define STIH407_VDP_AUX_SOFTRESET\t17\n#define STIH407_COMPO_SOFTRESET\t\t18\n#define STIH407_HDMI_TX_PHY_SOFTRESET\t19\n#define STIH407_JPEG_DEC_SOFTRESET\t20\n#define STIH407_VP8_DEC_SOFTRESET\t21\n#define STIH407_GPU_SOFTRESET\t\t22\n#define STIH407_HVA_SOFTRESET\t\t23\n#define STIH407_ERAM_HVA_SOFTRESET\t24\n#define STIH407_LPM_SOFTRESET\t\t25\n#define STIH407_KEYSCAN_SOFTRESET\t26\n#define STIH407_USB2_PORT0_SOFTRESET\t27\n#define STIH407_USB2_PORT1_SOFTRESET\t28\n#define STIH407_ST231_AUD_SOFTRESET\t29\n#define STIH407_ST231_DMU_SOFTRESET\t30\n#define STIH407_ST231_GP0_SOFTRESET\t31\n#define STIH407_ST231_GP1_SOFTRESET\t32\n\n \n#define STIH407_PICOPHY0_RESET\t\t0\n#define STIH407_PICOPHY1_RESET\t\t1\n#define STIH407_PICOPHY2_RESET\t\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}