INFO-FLOW: Workspace D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1 opened at Wed Dec 08 22:06:16 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.1/data;D:/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.075 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.165 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.36 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.1/data;D:/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./hls/solution1/directives.tcl 
Execute     set_directive_top -name e2e_system e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'e2e_system.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling e2e_system.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.e2e_system.cpp.diag.yml -fno-limit-debug-info --sysroot D:/Vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E e2e_system.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis/2020.1/common/technology/autopilot -I D:/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.e2e_system.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.e2e_system.cpp.err.log 
Command       ap_eval done; 0.316 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top e2e_system -name=e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
Execute       source D:/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.189 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.422 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.084 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.err.log 
Command         ap_eval done; 1.558 sec.
Execute         source D:/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.597 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.err.log 
Command         ap_eval done; 0.953 sec.
Command       clang_tidy done; 0.955 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.err.log 
Command         ap_eval done; 0.916 sec.
Command       clang_tidy done; 0.919 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.e2e_system.pp.0.cpp.diag.yml D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.e2e_system.pp.0.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.e2e_system.pp.0.cpp.err.log 
Command       ap_eval done; 0.943 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: e2e_system.cpp:55:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: e2e_system.cpp:56:14
Execute       send_msg_by_id WARNING @200-471@%s%s 2 e2e_system.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file e2e_system.cpp
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang-tidy.e2e_system.pp.0.cpp.err.log 
Command         ap_eval done; 1.114 sec.
Command       clang_tidy done; 1.116 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.e2e_system.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis/2020.1/common/technology/autopilot -I D:/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.e2e_system.pragma.2.cpp.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.e2e_system.pragma.2.cpp.err.log 
Command       ap_eval done; 0.984 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.g.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.0.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis/2020.1/win64/lib/libhlsm_39.bc D:/Vitis/2020.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis/2020.1/win64/lib/libhlsm_39.bc D:/Vitis/2020.1/win64/lib/libhlsmc++_39.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.311 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.314 sec.
Execute       run_link_or_opt -opt -out D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=e2e_system -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=e2e_system -reflow-float-conversion -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.999 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.002 sec.
Execute       run_link_or_opt -out D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis/2020.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis/2020.1/win64/lib/libfloatconversion_39.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.153 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.156 sec.
Execute       run_link_or_opt -opt -out D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=e2e_system 
Execute         ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.134 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=e2e_system -mllvm -hls-db-dir -mllvm D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.lto.bc > D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.571 sec.
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::operator=(ap_uint<32> const&)' into 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:109:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:109:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:109:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:109:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(float)' into 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 3, true>::mult ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 6, true>::plus ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<65, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 6, true>::plus ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 6, true>::plus ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 7, true>::plus ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<66, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 7, true>::plus ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 7, true>::plus ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 7, true>::plus ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:118:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:117:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 6, true>::plus ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:117:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 3, true>::mult ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:117:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 3, true>::mult ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:117:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:111:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:111:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:107:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:95:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:104:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:95:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:101:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'filter(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, unsigned int)' (e2e_system.cpp:100:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, true>(ap_int_base<2, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:447:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<34, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 2, true>::mult ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, true>(ap_int_base<2, true> const&)' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 2, true>::mult operator*<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0, 2, true>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_int_base<2, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:2305:821)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 2, true>::mult ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 2, true>::mult operator*<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0, 2, true>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_int_base<2, true> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:2305:810)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<34, 5, true>::plus ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<34, 5, true>::plus ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<34, 5, true>::plus ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<34, 5, true>::plus ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:134:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:151:15)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:150:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:147:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 2, true>::mult operator*<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0, 2, true>(ap_fixed_base<32, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_int_base<2, true> const&)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:147:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:142:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:142:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'correlator(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (e2e_system.cpp:136:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::countLeadingZeros()' (D:/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1051:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros()' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:942:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:971:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' (D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1026:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:36:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:80:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:76:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:71:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:71:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::operator=(ap_uint<4> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:70:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::operator=(ap_uint<1> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::operator=(ap_uint<32> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:68:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:63:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:47:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:47:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:54:24)
INFO: [HLS 214-186] Unrolling loop 'Inner_Accumulator' (e2e_system.cpp:115:2) in function 'filter' completely with a factor of 12 (e2e_system.cpp:115:2)
INFO: [HLS 214-186] Unrolling loop 'Inner_Shift_Reg_Loop' (e2e_system.cpp:97:2) in function 'filter' completely with a factor of 11 (e2e_system.cpp:97:2)
INFO: [HLS 214-186] Unrolling loop 'SHIFT_ACCUM_LOOP' (e2e_system.cpp:131:3) in function 'correlator' completely with a factor of 30 (e2e_system.cpp:131:3)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'e2e_system(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (e2e_system.cpp:20:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 997.207 ; gain = 899.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 997.207 ; gain = 899.637
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top e2e_system -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.0.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.584 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 997.207 ; gain = 899.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.1.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.576 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:947: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.131 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 997.207 ; gain = 899.637
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.g.1.bc to D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.1.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'BANK' (e2e_system.cpp:139) in function 'correlator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'STREAM_READ' in function 'e2e_system' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INITIALIZATION' (e2e_system.cpp:40) in function 'e2e_system' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (e2e_system.cpp:45) in function 'e2e_system' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (e2e_system.cpp:61) in function 'e2e_system' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (e2e_system.cpp:66) in function 'e2e_system' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_4' (e2e_system.cpp:78) in function 'e2e_system' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BANK' (e2e_system.cpp:139) in function 'correlator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SINGLE_CORRELATOR' (e2e_system.cpp:144) in function 'correlator' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'codebook.V' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'temp_input.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_signal_even.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_signal_odd.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop PROCESSOR (e2e_system.cpp:54)  of function 'e2e_system'.
INFO: [HLS 200-988] Store statement on variable  'temp_output.V1' in a dataflow region ( 'dataflow_in_loop_PROCESSOR') will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_PROCESSOR', detected/extracted 3 process function(s): 
	 'Block_entry_proc_proc14'
	 'filter'
	 'correlator'.
Command         transform done; 1.035 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'filter'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (e2e_system.cpp:61:36) in function 'e2e_system'... converting 9 basic blocks.
Command         transform done; 0.765 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 997.207 ; gain = 899.637
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.2.bc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'input_data' (e2e_system.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'correlators_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (e2e_system.cpp:63:18)
INFO: [HLS 200-472] Inferring partial write operation for 'output_data.data.V' 
WARNING: [HLS 200-1449] Process filter has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process correlator has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_PROCESSOR has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 1.094 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 997.207 ; gain = 899.637
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.22 sec.
Command     elaborate done; 24.322 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'e2e_system' ...
Execute       ap_set_top_model e2e_system 
Execute       get_model_list e2e_system -filter all-wo-channel -topdown 
Execute       preproc_iomode -model e2e_system 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_PROCESSOR 
Execute       preproc_iomode -model correlator 
Execute       preproc_iomode -model filter 
Execute       preproc_iomode -model Block_entry_proc_proc14 
Execute       get_model_list e2e_system -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry_proc_proc14 filter correlator dataflow_in_loop_PROCESSOR dataflow_parent_loop_proc e2e_system
INFO-FLOW: Configuring Module : Block_entry_proc_proc14 ...
Execute       set_default_model Block_entry_proc_proc14 
Execute       apply_spec_resource_limit Block_entry_proc_proc14 
INFO-FLOW: Configuring Module : filter ...
Execute       set_default_model filter 
Execute       apply_spec_resource_limit filter 
INFO-FLOW: Configuring Module : correlator ...
Execute       set_default_model correlator 
Execute       apply_spec_resource_limit correlator 
INFO-FLOW: Configuring Module : dataflow_in_loop_PROCESSOR ...
Execute       set_default_model dataflow_in_loop_PROCESSOR 
Execute       apply_spec_resource_limit dataflow_in_loop_PROCESSOR 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : e2e_system ...
Execute       set_default_model e2e_system 
Execute       apply_spec_resource_limit e2e_system 
INFO-FLOW: Model list for preprocess: Block_entry_proc_proc14 filter correlator dataflow_in_loop_PROCESSOR dataflow_parent_loop_proc e2e_system
INFO-FLOW: Preprocessing Module: Block_entry_proc_proc14 ...
Execute       set_default_model Block_entry_proc_proc14 
Execute       cdfg_preprocess -model Block_entry_proc_proc14 
Execute       rtl_gen_preprocess Block_entry_proc_proc14 
INFO-FLOW: Preprocessing Module: filter ...
Execute       set_default_model filter 
Execute       cdfg_preprocess -model filter 
Execute       rtl_gen_preprocess filter 
INFO-FLOW: Preprocessing Module: correlator ...
Execute       set_default_model correlator 
Execute       cdfg_preprocess -model correlator 
Execute       rtl_gen_preprocess correlator 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_PROCESSOR ...
Execute       set_default_model dataflow_in_loop_PROCESSOR 
Execute       cdfg_preprocess -model dataflow_in_loop_PROCESSOR 
Execute       rtl_gen_preprocess dataflow_in_loop_PROCESSOR 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: e2e_system ...
Execute       set_default_model e2e_system 
Execute       cdfg_preprocess -model e2e_system 
Execute       rtl_gen_preprocess e2e_system 
INFO-FLOW: Model list for synthesis: Block_entry_proc_proc14 filter correlator dataflow_in_loop_PROCESSOR dataflow_parent_loop_proc e2e_system
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry_proc_proc14 
Execute       schedule -model Block_entry_proc_proc14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.39 seconds; current allocated memory: 292.773 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.204 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_proc_proc14.
Execute       set_default_model Block_entry_proc_proc14 
Execute       bind -model Block_entry_proc_proc14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 292.870 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_proc_proc14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter 
Execute       schedule -model filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 293.618 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.sched.adb -f 
INFO-FLOW: Finish scheduling filter.
Execute       set_default_model filter 
Execute       bind -model filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 294.530 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.189 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.bind.adb -f 
INFO-FLOW: Finish binding filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model correlator 
Execute       schedule -model correlator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BANK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 295.448 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.sched.adb -f 
INFO-FLOW: Finish scheduling correlator.
Execute       set_default_model correlator 
Execute       bind -model correlator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 296.661 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.bind.adb -f 
INFO-FLOW: Finish binding correlator.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_PROCESSOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_PROCESSOR 
Execute       schedule -model dataflow_in_loop_PROCESSOR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 296.760 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_PROCESSOR.
Execute       set_default_model dataflow_in_loop_PROCESSOR 
Execute       bind -model dataflow_in_loop_PROCESSOR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.239 sec.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 297.003 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.245 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_PROCESSOR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 297.070 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 297.293 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.243 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'e2e_system' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model e2e_system 
Execute       schedule -model e2e_system 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'INITIALIZATION'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 297.742 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.sched.adb -f 
INFO-FLOW: Finish scheduling e2e_system.
Execute       set_default_model e2e_system 
Execute       bind -model e2e_system 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.183 sec.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 298.463 MB.
Execute       syn_report -verbosereport -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.bind.adb -f 
INFO-FLOW: Finish binding e2e_system.
Execute       get_model_list e2e_system -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_entry_proc_proc14 
Execute       rtl_gen_preprocess filter 
Execute       rtl_gen_preprocess correlator 
Execute       rtl_gen_preprocess dataflow_in_loop_PROCESSOR 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess e2e_system 
INFO-FLOW: Model list for RTL generation: Block_entry_proc_proc14 filter correlator dataflow_in_loop_PROCESSOR dataflow_parent_loop_proc e2e_system
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_entry_proc_proc14 -top_prefix e2e_system_ -sub_prefix e2e_system_ -mg_file D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc14'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 298.615 MB.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry_proc_proc14 -style xilinx -f -lang vhdl -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/vhdl/e2e_system_Block_entry_proc_proc14 
Execute       gen_rtl Block_entry_proc_proc14 -style xilinx -f -lang vlog -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/verilog/e2e_system_Block_entry_proc_proc14 
Execute       syn_report -csynth -model Block_entry_proc_proc14 -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/Block_entry_proc_proc14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_entry_proc_proc14 -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/Block_entry_proc_proc14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_entry_proc_proc14 -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block_entry_proc_proc14 -f -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.adb 
Execute       gen_tb_info Block_entry_proc_proc14 -p D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model filter -top_prefix e2e_system_ -sub_prefix e2e_system_ -mg_file D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_even_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_signal_odd_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_21ns_32s_52_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_32s_54_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23s_32s_54_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_32s_55_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_32s_56_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_26ns_32s_57_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_27s_32s_58_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_59_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_32s_60_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 300.799 MB.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter -style xilinx -f -lang vhdl -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/vhdl/e2e_system_filter 
Execute       gen_rtl filter -style xilinx -f -lang vlog -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/verilog/e2e_system_filter 
Execute       syn_report -csynth -model filter -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/filter_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.119 sec.
Execute       syn_report -rtlxml -model filter -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/filter_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model filter -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.226 sec.
Execute       db_write -model filter -f -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.adb 
Command       db_write done; 0.127 sec.
Execute       gen_tb_info filter -p D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Command       get_config_rtl done; 0.197 sec.
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model correlator -top_prefix e2e_system_ -sub_prefix e2e_system_ -mg_file D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'temp_input_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_input_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2s_34_2_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlator'.
Command       create_rtl_model done; 0.501 sec.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 307.496 MB.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       gen_rtl correlator -style xilinx -f -lang vhdl -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/vhdl/e2e_system_correlator 
Execute       gen_rtl correlator -style xilinx -f -lang vlog -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/verilog/e2e_system_correlator 
Execute       syn_report -csynth -model correlator -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/correlator_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       syn_report -rtlxml -model correlator -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/correlator_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model correlator -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.264 sec.
Execute       db_write -model correlator -f -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.adb 
Command       db_write done; 0.186 sec.
Execute       gen_tb_info correlator -p D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_PROCESSOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_PROCESSOR -top_prefix e2e_system_ -sub_prefix e2e_system_ -mg_file D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_PROCESSOR'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 312.140 MB.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_PROCESSOR -style xilinx -f -lang vhdl -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/vhdl/e2e_system_dataflow_in_loop_PROCESSOR 
Execute       gen_rtl dataflow_in_loop_PROCESSOR -style xilinx -f -lang vlog -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/verilog/e2e_system_dataflow_in_loop_PROCESSOR 
Execute       syn_report -csynth -model dataflow_in_loop_PROCESSOR -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/dataflow_in_loop_PROCESSOR_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_PROCESSOR -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/dataflow_in_loop_PROCESSOR_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_PROCESSOR -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.254 sec.
Execute       db_write -model dataflow_in_loop_PROCESSOR -f -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.adb 
Execute       gen_tb_info dataflow_in_loop_PROCESSOR -p D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix e2e_system_ -sub_prefix e2e_system_ -mg_file D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 312.914 MB.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/vhdl/e2e_system_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/verilog/e2e_system_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.245 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       gen_tb_info dataflow_parent_loop_proc -p D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'e2e_system' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model e2e_system -top_prefix  -sub_prefix e2e_system_ -mg_file D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/output_signal_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/output_signal_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/output_signal_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/output_signal_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/input_signal_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/input_signal_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/input_signal_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'e2e_system/input_signal_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'e2e_system' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'e2e_system'.
Command       create_rtl_model done; 0.232 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 315.137 MB.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       gen_rtl e2e_system -istop -style xilinx -f -lang vhdl -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/vhdl/e2e_system 
Execute       gen_rtl e2e_system -istop -style xilinx -f -lang vlog -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/verilog/e2e_system 
Execute       syn_report -csynth -model e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/e2e_system_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/syn/report/e2e_system_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.352 sec.
Execute       db_write -model e2e_system -f -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.adb 
Command       db_write done; 0.112 sec.
Execute       gen_tb_info e2e_system -p D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system 
Execute       export_constraint_db -f -tool general -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.constraint.tcl 
Execute       syn_report -designview -model e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.design.xml 
Command       syn_report done; 0.271 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model e2e_system -o D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks e2e_system 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain e2e_system 
INFO-FLOW: Model list for RTL component generation: Block_entry_proc_proc14 filter correlator dataflow_in_loop_PROCESSOR dataflow_parent_loop_proc e2e_system
INFO-FLOW: Handling components in module [Block_entry_proc_proc14] ... 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
INFO-FLOW: Handling components in module [filter] ... 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
INFO-FLOW: Found component e2e_system_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model e2e_system_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component e2e_system_mul_21ns_32s_52_2_1.
INFO-FLOW: Append model e2e_system_mul_21ns_32s_52_2_1
INFO-FLOW: Found component e2e_system_mul_23ns_32s_54_2_1.
INFO-FLOW: Append model e2e_system_mul_23ns_32s_54_2_1
INFO-FLOW: Found component e2e_system_mul_24s_32s_55_2_1.
INFO-FLOW: Append model e2e_system_mul_24s_32s_55_2_1
INFO-FLOW: Found component e2e_system_mul_23s_32s_54_2_1.
INFO-FLOW: Append model e2e_system_mul_23s_32s_54_2_1
INFO-FLOW: Found component e2e_system_mul_25ns_32s_56_2_1.
INFO-FLOW: Append model e2e_system_mul_25ns_32s_56_2_1
INFO-FLOW: Found component e2e_system_mul_26ns_32s_57_2_1.
INFO-FLOW: Append model e2e_system_mul_26ns_32s_57_2_1
INFO-FLOW: Found component e2e_system_mul_27s_32s_58_2_1.
INFO-FLOW: Append model e2e_system_mul_27s_32s_58_2_1
INFO-FLOW: Found component e2e_system_mul_28ns_32s_59_2_1.
INFO-FLOW: Append model e2e_system_mul_28ns_32s_59_2_1
INFO-FLOW: Found component e2e_system_mul_29ns_32s_60_2_1.
INFO-FLOW: Append model e2e_system_mul_29ns_32s_60_2_1
INFO-FLOW: Handling components in module [correlator] ... 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
INFO-FLOW: Found component e2e_system_mul_32s_2s_34_2_1.
INFO-FLOW: Append model e2e_system_mul_32s_2s_34_2_1
INFO-FLOW: Found component e2e_system_correlator_codebook_V_0.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_0
INFO-FLOW: Found component e2e_system_correlator_codebook_V_1.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_1
INFO-FLOW: Found component e2e_system_correlator_codebook_V_2.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_2
INFO-FLOW: Found component e2e_system_correlator_codebook_V_3.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_3
INFO-FLOW: Found component e2e_system_correlator_codebook_V_4.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_4
INFO-FLOW: Found component e2e_system_correlator_codebook_V_5.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_5
INFO-FLOW: Found component e2e_system_correlator_codebook_V_6.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_6
INFO-FLOW: Found component e2e_system_correlator_codebook_V_7.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_7
INFO-FLOW: Found component e2e_system_correlator_codebook_V_8.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_8
INFO-FLOW: Found component e2e_system_correlator_codebook_V_9.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_9
INFO-FLOW: Found component e2e_system_correlator_codebook_V_10.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_10
INFO-FLOW: Found component e2e_system_correlator_codebook_V_11.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_11
INFO-FLOW: Found component e2e_system_correlator_codebook_V_12.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_12
INFO-FLOW: Found component e2e_system_correlator_codebook_V_13.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_13
INFO-FLOW: Found component e2e_system_correlator_codebook_V_14.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_14
INFO-FLOW: Found component e2e_system_correlator_codebook_V_15.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_15
INFO-FLOW: Found component e2e_system_correlator_codebook_V_16.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_16
INFO-FLOW: Found component e2e_system_correlator_codebook_V_17.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_17
INFO-FLOW: Found component e2e_system_correlator_codebook_V_18.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_18
INFO-FLOW: Found component e2e_system_correlator_codebook_V_19.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_19
INFO-FLOW: Found component e2e_system_correlator_codebook_V_20.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_20
INFO-FLOW: Found component e2e_system_correlator_codebook_V_21.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_21
INFO-FLOW: Found component e2e_system_correlator_codebook_V_22.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_22
INFO-FLOW: Found component e2e_system_correlator_codebook_V_23.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_23
INFO-FLOW: Found component e2e_system_correlator_codebook_V_24.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_24
INFO-FLOW: Found component e2e_system_correlator_codebook_V_25.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_25
INFO-FLOW: Found component e2e_system_correlator_codebook_V_26.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_26
INFO-FLOW: Found component e2e_system_correlator_codebook_V_27.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_27
INFO-FLOW: Found component e2e_system_correlator_codebook_V_28.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_28
INFO-FLOW: Found component e2e_system_correlator_codebook_V_29.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_29
INFO-FLOW: Found component e2e_system_correlator_codebook_V_30.
INFO-FLOW: Append model e2e_system_correlator_codebook_V_30
INFO-FLOW: Handling components in module [dataflow_in_loop_PROCESSOR] ... 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
INFO-FLOW: Found component e2e_system_fifo_w8_d2_S.
INFO-FLOW: Append model e2e_system_fifo_w8_d2_S
INFO-FLOW: Found component e2e_system_fifo_w32_d2_S.
INFO-FLOW: Append model e2e_system_fifo_w32_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [e2e_system] ... 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
INFO-FLOW: Found component e2e_system_output_data_keep_V.
INFO-FLOW: Append model e2e_system_output_data_keep_V
INFO-FLOW: Found component e2e_system_output_data_last_V.
INFO-FLOW: Append model e2e_system_output_data_last_V
INFO-FLOW: Found component e2e_system_temp_data.
INFO-FLOW: Append model e2e_system_temp_data
INFO-FLOW: Found component e2e_system_temp_output.
INFO-FLOW: Append model e2e_system_temp_output
INFO-FLOW: Found component e2e_system_input_data.
INFO-FLOW: Append model e2e_system_input_data
INFO-FLOW: Found component e2e_system_correlators_output_V.
INFO-FLOW: Append model e2e_system_correlators_output_V
INFO-FLOW: Found component e2e_system_CTRL_s_axi.
INFO-FLOW: Append model e2e_system_CTRL_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_entry_proc_proc14
INFO-FLOW: Append model filter
INFO-FLOW: Append model correlator
INFO-FLOW: Append model dataflow_in_loop_PROCESSOR
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model e2e_system
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: e2e_system_fpext_32ns_64_2_no_dsp_1 e2e_system_mul_21ns_32s_52_2_1 e2e_system_mul_23ns_32s_54_2_1 e2e_system_mul_24s_32s_55_2_1 e2e_system_mul_23s_32s_54_2_1 e2e_system_mul_25ns_32s_56_2_1 e2e_system_mul_26ns_32s_57_2_1 e2e_system_mul_27s_32s_58_2_1 e2e_system_mul_28ns_32s_59_2_1 e2e_system_mul_29ns_32s_60_2_1 e2e_system_mul_32s_2s_34_2_1 e2e_system_correlator_codebook_V_0 e2e_system_correlator_codebook_V_1 e2e_system_correlator_codebook_V_2 e2e_system_correlator_codebook_V_3 e2e_system_correlator_codebook_V_4 e2e_system_correlator_codebook_V_5 e2e_system_correlator_codebook_V_6 e2e_system_correlator_codebook_V_7 e2e_system_correlator_codebook_V_8 e2e_system_correlator_codebook_V_9 e2e_system_correlator_codebook_V_10 e2e_system_correlator_codebook_V_11 e2e_system_correlator_codebook_V_12 e2e_system_correlator_codebook_V_13 e2e_system_correlator_codebook_V_14 e2e_system_correlator_codebook_V_15 e2e_system_correlator_codebook_V_16 e2e_system_correlator_codebook_V_17 e2e_system_correlator_codebook_V_18 e2e_system_correlator_codebook_V_19 e2e_system_correlator_codebook_V_20 e2e_system_correlator_codebook_V_21 e2e_system_correlator_codebook_V_22 e2e_system_correlator_codebook_V_23 e2e_system_correlator_codebook_V_24 e2e_system_correlator_codebook_V_25 e2e_system_correlator_codebook_V_26 e2e_system_correlator_codebook_V_27 e2e_system_correlator_codebook_V_28 e2e_system_correlator_codebook_V_29 e2e_system_correlator_codebook_V_30 e2e_system_fifo_w8_d2_S e2e_system_fifo_w32_d2_S e2e_system_output_data_keep_V e2e_system_output_data_last_V e2e_system_temp_data e2e_system_temp_output e2e_system_input_data e2e_system_correlators_output_V e2e_system_CTRL_s_axi regslice_core Block_entry_proc_proc14 filter correlator dataflow_in_loop_PROCESSOR dataflow_parent_loop_proc e2e_system
INFO-FLOW: To file: write model e2e_system_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model e2e_system_mul_21ns_32s_52_2_1
INFO-FLOW: To file: write model e2e_system_mul_23ns_32s_54_2_1
INFO-FLOW: To file: write model e2e_system_mul_24s_32s_55_2_1
INFO-FLOW: To file: write model e2e_system_mul_23s_32s_54_2_1
INFO-FLOW: To file: write model e2e_system_mul_25ns_32s_56_2_1
INFO-FLOW: To file: write model e2e_system_mul_26ns_32s_57_2_1
INFO-FLOW: To file: write model e2e_system_mul_27s_32s_58_2_1
INFO-FLOW: To file: write model e2e_system_mul_28ns_32s_59_2_1
INFO-FLOW: To file: write model e2e_system_mul_29ns_32s_60_2_1
INFO-FLOW: To file: write model e2e_system_mul_32s_2s_34_2_1
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_0
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_1
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_2
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_3
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_4
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_5
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_6
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_7
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_8
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_9
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_10
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_11
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_12
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_13
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_14
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_15
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_16
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_17
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_18
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_19
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_20
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_21
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_22
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_23
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_24
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_25
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_26
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_27
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_28
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_29
INFO-FLOW: To file: write model e2e_system_correlator_codebook_V_30
INFO-FLOW: To file: write model e2e_system_fifo_w8_d2_S
INFO-FLOW: To file: write model e2e_system_fifo_w32_d2_S
INFO-FLOW: To file: write model e2e_system_output_data_keep_V
INFO-FLOW: To file: write model e2e_system_output_data_last_V
INFO-FLOW: To file: write model e2e_system_temp_data
INFO-FLOW: To file: write model e2e_system_temp_output
INFO-FLOW: To file: write model e2e_system_input_data
INFO-FLOW: To file: write model e2e_system_correlators_output_V
INFO-FLOW: To file: write model e2e_system_CTRL_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_entry_proc_proc14
INFO-FLOW: To file: write model filter
INFO-FLOW: To file: write model correlator
INFO-FLOW: To file: write model dataflow_in_loop_PROCESSOR
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model e2e_system
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): e2e_system
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       ap_source done; 0.129 sec.
Execute       source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_21ns_32s_52_2_1_Multiplier_0'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_23ns_32s_54_2_1_Multiplier_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_24s_32s_55_2_1_Multiplier_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_23s_32s_54_2_1_Multiplier_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_25ns_32s_56_2_1_Multiplier_4'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_26ns_32s_57_2_1_Multiplier_5'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_27s_32s_58_2_1_Multiplier_6'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_28ns_32s_59_2_1_Multiplier_7'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_29ns_32s_60_2_1_Multiplier_8'
Command       ap_source done; 0.914 sec.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'e2e_system_mul_32s_2s_34_2_1_Multiplier_9'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_1_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_3_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_5_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_7_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_8_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_9_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_10_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_11_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_12_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_13_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_14_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_15_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_16_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_17_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_18_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_19_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_20_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_21_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_22_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_23_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_24_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_25_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_26_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_27_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_28_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_29_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_correlator_codebook_V_30_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 2.693 sec.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_3_c_U(e2e_system_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_output_V1_c_U(e2e_system_fifo_w32_d2_S)' using Shift Registers.
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_output_data_keep_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'e2e_system_output_data_last_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'e2e_system_temp_data_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'e2e_system_temp_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'e2e_system_input_data_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'e2e_system_correlators_output_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CTRL.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.363 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.131 sec.
Command       ap_source done; 0.131 sec.
Execute       source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=e2e_system xml_exists=0
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.115 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.constraint.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=58 #gSsdmPorts=16
Execute       source D:/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.dataonly.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.dataonly.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.constraint.tcl 
Execute       sc_get_clocks e2e_system 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/impl/misc/e2e_system_ap_fpext_0_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 997.207 ; gain = 899.637
INFO: [VHDL 208-304] Generating VHDL RTL for e2e_system.
INFO: [VLOG 209-307] Generating Verilog RTL for e2e_system.
Execute       syn_report -model e2e_system -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.00 MHz
Command     autosyn done; 18.913 sec.
Command   csynth_design done; 43.242 sec.
Command ap_source done; 44.739 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1 opened at Wed Dec 08 22:07:20 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.144 sec.
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.1/data;D:/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.152 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.264 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.537 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.1/data;D:/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.117 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./hls/solution1/directives.tcl 
Execute     set_directive_top -name e2e_system e2e_system 
INFO-FLOW: Setting directive 'TOP' name=e2e_system 
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): e2e_system
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=e2e_system xml_exists=1
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.127 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/Block_entry_proc_proc14.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/filter.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/correlator.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_in_loop_PROCESSOR.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.constraint.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=16 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.dataonly.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.compgen.dataonly.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=e2e_system
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=e2e_system
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.rtl_wrap.cfg.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.constraint.tcl 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/e2e_system.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.115 sec.
Execute     source D:/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file hls/solution1/impl/export.zip
Command   export_design done; 17.253 sec.
Command ap_source done; 18.947 sec.
Execute cleanup_all 
