/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* HF_DAC_1_VDAC8 */
.set HF_DAC_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set HF_DAC_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set HF_DAC_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set HF_DAC_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set HF_DAC_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set HF_DAC_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set HF_DAC_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set HF_DAC_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set HF_DAC_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set HF_DAC_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set HF_DAC_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set HF_DAC_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set HF_DAC_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set HF_DAC_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set HF_DAC_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* HF_DAC_1_Wave1_DMA */
.set HF_DAC_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set HF_DAC_1_Wave1_DMA__DRQ_NUMBER, 0
.set HF_DAC_1_Wave1_DMA__NUMBEROF_TDS, 0
.set HF_DAC_1_Wave1_DMA__PRIORITY, 2
.set HF_DAC_1_Wave1_DMA__TERMIN_EN, 0
.set HF_DAC_1_Wave1_DMA__TERMIN_SEL, 0
.set HF_DAC_1_Wave1_DMA__TERMOUT0_EN, 0
.set HF_DAC_1_Wave1_DMA__TERMOUT0_SEL, 0
.set HF_DAC_1_Wave1_DMA__TERMOUT1_EN, 0
.set HF_DAC_1_Wave1_DMA__TERMOUT1_SEL, 0

/* HF_DAC_1_Wave2_DMA */
.set HF_DAC_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set HF_DAC_1_Wave2_DMA__DRQ_NUMBER, 1
.set HF_DAC_1_Wave2_DMA__NUMBEROF_TDS, 0
.set HF_DAC_1_Wave2_DMA__PRIORITY, 2
.set HF_DAC_1_Wave2_DMA__TERMIN_EN, 0
.set HF_DAC_1_Wave2_DMA__TERMIN_SEL, 0
.set HF_DAC_1_Wave2_DMA__TERMOUT0_EN, 0
.set HF_DAC_1_Wave2_DMA__TERMOUT0_SEL, 0
.set HF_DAC_1_Wave2_DMA__TERMOUT1_EN, 0
.set HF_DAC_1_Wave2_DMA__TERMOUT1_SEL, 0

/* HF_DAC_CLK */
.set HF_DAC_CLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set HF_DAC_CLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set HF_DAC_CLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set HF_DAC_CLK__CFG2_SRC_SEL_MASK, 0x07
.set HF_DAC_CLK__INDEX, 0x02
.set HF_DAC_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set HF_DAC_CLK__PM_ACT_MSK, 0x04
.set HF_DAC_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set HF_DAC_CLK__PM_STBY_MSK, 0x04

/* HF_SW1 */
.set HF_SW1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set HF_SW1__0__MASK, 0x08
.set HF_SW1__0__PC, CYREG_PRT12_PC3
.set HF_SW1__0__PORT, 12
.set HF_SW1__0__SHIFT, 3
.set HF_SW1__AG, CYREG_PRT12_AG
.set HF_SW1__BIE, CYREG_PRT12_BIE
.set HF_SW1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set HF_SW1__BYP, CYREG_PRT12_BYP
.set HF_SW1__DM0, CYREG_PRT12_DM0
.set HF_SW1__DM1, CYREG_PRT12_DM1
.set HF_SW1__DM2, CYREG_PRT12_DM2
.set HF_SW1__DR, CYREG_PRT12_DR
.set HF_SW1__INP_DIS, CYREG_PRT12_INP_DIS
.set HF_SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set HF_SW1__MASK, 0x08
.set HF_SW1__PORT, 12
.set HF_SW1__PRT, CYREG_PRT12_PRT
.set HF_SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set HF_SW1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set HF_SW1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set HF_SW1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set HF_SW1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set HF_SW1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set HF_SW1__PS, CYREG_PRT12_PS
.set HF_SW1__SHIFT, 3
.set HF_SW1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set HF_SW1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set HF_SW1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set HF_SW1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set HF_SW1__SLW, CYREG_PRT12_SLW

/* LF_DAC_1_VDAC8 */
.set LF_DAC_1_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set LF_DAC_1_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set LF_DAC_1_VDAC8_viDAC8__D, CYREG_DAC3_D
.set LF_DAC_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set LF_DAC_1_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set LF_DAC_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set LF_DAC_1_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set LF_DAC_1_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set LF_DAC_1_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set LF_DAC_1_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set LF_DAC_1_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set LF_DAC_1_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set LF_DAC_1_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set LF_DAC_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set LF_DAC_1_VDAC8_viDAC8__TST, CYREG_DAC3_TST

/* LF_DAC_1_Wave1_DMA */
.set LF_DAC_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LF_DAC_1_Wave1_DMA__DRQ_NUMBER, 2
.set LF_DAC_1_Wave1_DMA__NUMBEROF_TDS, 0
.set LF_DAC_1_Wave1_DMA__PRIORITY, 2
.set LF_DAC_1_Wave1_DMA__TERMIN_EN, 0
.set LF_DAC_1_Wave1_DMA__TERMIN_SEL, 0
.set LF_DAC_1_Wave1_DMA__TERMOUT0_EN, 0
.set LF_DAC_1_Wave1_DMA__TERMOUT0_SEL, 0
.set LF_DAC_1_Wave1_DMA__TERMOUT1_EN, 0
.set LF_DAC_1_Wave1_DMA__TERMOUT1_SEL, 0

/* LF_DAC_1_Wave2_DMA */
.set LF_DAC_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LF_DAC_1_Wave2_DMA__DRQ_NUMBER, 3
.set LF_DAC_1_Wave2_DMA__NUMBEROF_TDS, 0
.set LF_DAC_1_Wave2_DMA__PRIORITY, 2
.set LF_DAC_1_Wave2_DMA__TERMIN_EN, 0
.set LF_DAC_1_Wave2_DMA__TERMIN_SEL, 0
.set LF_DAC_1_Wave2_DMA__TERMOUT0_EN, 0
.set LF_DAC_1_Wave2_DMA__TERMOUT0_SEL, 0
.set LF_DAC_1_Wave2_DMA__TERMOUT1_EN, 0
.set LF_DAC_1_Wave2_DMA__TERMOUT1_SEL, 0

/* LF_DAC_CLK */
.set LF_DAC_CLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set LF_DAC_CLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set LF_DAC_CLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set LF_DAC_CLK__CFG2_SRC_SEL_MASK, 0x07
.set LF_DAC_CLK__INDEX, 0x01
.set LF_DAC_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LF_DAC_CLK__PM_ACT_MSK, 0x02
.set LF_DAC_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LF_DAC_CLK__PM_STBY_MSK, 0x02

/* LF_SW1 */
.set LF_SW1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set LF_SW1__0__MASK, 0x20
.set LF_SW1__0__PC, CYREG_PRT3_PC5
.set LF_SW1__0__PORT, 3
.set LF_SW1__0__SHIFT, 5
.set LF_SW1__AG, CYREG_PRT3_AG
.set LF_SW1__AMUX, CYREG_PRT3_AMUX
.set LF_SW1__BIE, CYREG_PRT3_BIE
.set LF_SW1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LF_SW1__BYP, CYREG_PRT3_BYP
.set LF_SW1__CTL, CYREG_PRT3_CTL
.set LF_SW1__DM0, CYREG_PRT3_DM0
.set LF_SW1__DM1, CYREG_PRT3_DM1
.set LF_SW1__DM2, CYREG_PRT3_DM2
.set LF_SW1__DR, CYREG_PRT3_DR
.set LF_SW1__INP_DIS, CYREG_PRT3_INP_DIS
.set LF_SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LF_SW1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LF_SW1__LCD_EN, CYREG_PRT3_LCD_EN
.set LF_SW1__MASK, 0x20
.set LF_SW1__PORT, 3
.set LF_SW1__PRT, CYREG_PRT3_PRT
.set LF_SW1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LF_SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LF_SW1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LF_SW1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LF_SW1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LF_SW1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LF_SW1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LF_SW1__PS, CYREG_PRT3_PS
.set LF_SW1__SHIFT, 5
.set LF_SW1__SLW, CYREG_PRT3_SLW

/* RX_Input_Neg */
.set RX_Input_Neg__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set RX_Input_Neg__0__MASK, 0x04
.set RX_Input_Neg__0__PC, CYREG_PRT3_PC2
.set RX_Input_Neg__0__PORT, 3
.set RX_Input_Neg__0__SHIFT, 2
.set RX_Input_Neg__AG, CYREG_PRT3_AG
.set RX_Input_Neg__AMUX, CYREG_PRT3_AMUX
.set RX_Input_Neg__BIE, CYREG_PRT3_BIE
.set RX_Input_Neg__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RX_Input_Neg__BYP, CYREG_PRT3_BYP
.set RX_Input_Neg__CTL, CYREG_PRT3_CTL
.set RX_Input_Neg__DM0, CYREG_PRT3_DM0
.set RX_Input_Neg__DM1, CYREG_PRT3_DM1
.set RX_Input_Neg__DM2, CYREG_PRT3_DM2
.set RX_Input_Neg__DR, CYREG_PRT3_DR
.set RX_Input_Neg__INP_DIS, CYREG_PRT3_INP_DIS
.set RX_Input_Neg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RX_Input_Neg__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RX_Input_Neg__LCD_EN, CYREG_PRT3_LCD_EN
.set RX_Input_Neg__MASK, 0x04
.set RX_Input_Neg__PORT, 3
.set RX_Input_Neg__PRT, CYREG_PRT3_PRT
.set RX_Input_Neg__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RX_Input_Neg__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RX_Input_Neg__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RX_Input_Neg__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RX_Input_Neg__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RX_Input_Neg__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RX_Input_Neg__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RX_Input_Neg__PS, CYREG_PRT3_PS
.set RX_Input_Neg__SHIFT, 2
.set RX_Input_Neg__SLW, CYREG_PRT3_SLW

/* RX_Input_Pos */
.set RX_Input_Pos__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set RX_Input_Pos__0__MASK, 0x02
.set RX_Input_Pos__0__PC, CYREG_PRT3_PC1
.set RX_Input_Pos__0__PORT, 3
.set RX_Input_Pos__0__SHIFT, 1
.set RX_Input_Pos__AG, CYREG_PRT3_AG
.set RX_Input_Pos__AMUX, CYREG_PRT3_AMUX
.set RX_Input_Pos__BIE, CYREG_PRT3_BIE
.set RX_Input_Pos__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RX_Input_Pos__BYP, CYREG_PRT3_BYP
.set RX_Input_Pos__CTL, CYREG_PRT3_CTL
.set RX_Input_Pos__DM0, CYREG_PRT3_DM0
.set RX_Input_Pos__DM1, CYREG_PRT3_DM1
.set RX_Input_Pos__DM2, CYREG_PRT3_DM2
.set RX_Input_Pos__DR, CYREG_PRT3_DR
.set RX_Input_Pos__INP_DIS, CYREG_PRT3_INP_DIS
.set RX_Input_Pos__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RX_Input_Pos__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RX_Input_Pos__LCD_EN, CYREG_PRT3_LCD_EN
.set RX_Input_Pos__MASK, 0x02
.set RX_Input_Pos__PORT, 3
.set RX_Input_Pos__PRT, CYREG_PRT3_PRT
.set RX_Input_Pos__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RX_Input_Pos__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RX_Input_Pos__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RX_Input_Pos__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RX_Input_Pos__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RX_Input_Pos__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RX_Input_Pos__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RX_Input_Pos__PS, CYREG_PRT3_PS
.set RX_Input_Pos__SHIFT, 1
.set RX_Input_Pos__SLW, CYREG_PRT3_SLW

/* Rx_12_6 */
.set Rx_12_6__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_12_6__0__MASK, 0x40
.set Rx_12_6__0__PC, CYREG_PRT12_PC6
.set Rx_12_6__0__PORT, 12
.set Rx_12_6__0__SHIFT, 6
.set Rx_12_6__AG, CYREG_PRT12_AG
.set Rx_12_6__BIE, CYREG_PRT12_BIE
.set Rx_12_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_12_6__BYP, CYREG_PRT12_BYP
.set Rx_12_6__DM0, CYREG_PRT12_DM0
.set Rx_12_6__DM1, CYREG_PRT12_DM1
.set Rx_12_6__DM2, CYREG_PRT12_DM2
.set Rx_12_6__DR, CYREG_PRT12_DR
.set Rx_12_6__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_12_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_12_6__MASK, 0x40
.set Rx_12_6__PORT, 12
.set Rx_12_6__PRT, CYREG_PRT12_PRT
.set Rx_12_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_12_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_12_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_12_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_12_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_12_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_12_6__PS, CYREG_PRT12_PS
.set Rx_12_6__SHIFT, 6
.set Rx_12_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_12_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_12_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_12_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_12_6__SLW, CYREG_PRT12_SLW

/* TX_Output */
.set TX_Output__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set TX_Output__0__MASK, 0x01
.set TX_Output__0__PC, CYREG_PRT3_PC0
.set TX_Output__0__PORT, 3
.set TX_Output__0__SHIFT, 0
.set TX_Output__AG, CYREG_PRT3_AG
.set TX_Output__AMUX, CYREG_PRT3_AMUX
.set TX_Output__BIE, CYREG_PRT3_BIE
.set TX_Output__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TX_Output__BYP, CYREG_PRT3_BYP
.set TX_Output__CTL, CYREG_PRT3_CTL
.set TX_Output__DM0, CYREG_PRT3_DM0
.set TX_Output__DM1, CYREG_PRT3_DM1
.set TX_Output__DM2, CYREG_PRT3_DM2
.set TX_Output__DR, CYREG_PRT3_DR
.set TX_Output__INP_DIS, CYREG_PRT3_INP_DIS
.set TX_Output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TX_Output__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TX_Output__LCD_EN, CYREG_PRT3_LCD_EN
.set TX_Output__MASK, 0x01
.set TX_Output__PORT, 3
.set TX_Output__PRT, CYREG_PRT3_PRT
.set TX_Output__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TX_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TX_Output__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TX_Output__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TX_Output__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TX_Output__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TX_Output__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TX_Output__PS, CYREG_PRT3_PS
.set TX_Output__SHIFT, 0
.set TX_Output__SLW, CYREG_PRT3_SLW

/* Tx_P12_7 */
.set Tx_P12_7__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_P12_7__0__MASK, 0x80
.set Tx_P12_7__0__PC, CYREG_PRT12_PC7
.set Tx_P12_7__0__PORT, 12
.set Tx_P12_7__0__SHIFT, 7
.set Tx_P12_7__AG, CYREG_PRT12_AG
.set Tx_P12_7__BIE, CYREG_PRT12_BIE
.set Tx_P12_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_P12_7__BYP, CYREG_PRT12_BYP
.set Tx_P12_7__DM0, CYREG_PRT12_DM0
.set Tx_P12_7__DM1, CYREG_PRT12_DM1
.set Tx_P12_7__DM2, CYREG_PRT12_DM2
.set Tx_P12_7__DR, CYREG_PRT12_DR
.set Tx_P12_7__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_P12_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_P12_7__MASK, 0x80
.set Tx_P12_7__PORT, 12
.set Tx_P12_7__PRT, CYREG_PRT12_PRT
.set Tx_P12_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_P12_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_P12_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_P12_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_P12_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_P12_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_P12_7__PS, CYREG_PRT12_PS
.set Tx_P12_7__SHIFT, 7
.set Tx_P12_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_P12_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_P12_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_P12_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_P12_7__SLW, CYREG_PRT12_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
