// Seed: 189771396
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_4 <= id_2;
  end
  assign id_1 = id_2;
  parameter id_5 = 1;
  wor [-1 : id_5] id_6;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3
  );
  assign id_6 = id_2;
endmodule
