Oh no...

Cycle: 5
RARS instruction number: 6	Instruction: srl x5,x6,x7
Expected:	Register Write to Reg: 0x05 Val: 0x0BEEF000
Got     :	Register Write to Reg: 0x05 Val: 0xBEEF0004
Incorrect write

Cycle: 6
RARS instruction number: 7	Instruction: srl x5,x5,x7
Expected:	Register Write to Reg: 0x05 Val: 0x00BEEF00
Got     :	Register Write to Reg: 0x05 Val: 0xBEEF0004
Incorrect write

Cycle: 7
RARS instruction number: 8	Instruction: srl x5,x5,x7
Expected:	Register Write to Reg: 0x05 Val: 0x000BEEF0
Got     :	Register Write to Reg: 0x05 Val: 0xBEEF0004
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


