 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:41:47 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/QN (DFFR_X2)                            0.4121     0.4121 f
  U1084/ZN (INV_X8)                                     0.1813     0.5933 r
  U1190/ZN (XNOR2_X2)                                   0.3325     0.9258 r
  U1191/ZN (XNOR2_X2)                                   0.3231     1.2489 r
  U955/ZN (XNOR2_X2)                                    0.3050     1.5539 r
  U885/ZN (NAND3_X2)                                    0.1369     1.6908 f
  U884/ZN (NAND3_X2)                                    0.1217     1.8125 r
  U906/ZN (NAND2_X2)                                    0.0779     1.8904 f
  U503/ZN (INV_X4)                                      0.0576     1.9480 r
  U1208/ZN (AOI21_X2)                                   0.0518     1.9997 f
  dut_sram_write_data_reg[8]/D (DFF_X2)                 0.0000     1.9997 f
  data arrival time                                                1.9997

  clock clk (rise edge)                                 2.1000     2.1000
  clock network delay (ideal)                           0.0000     2.1000
  clock uncertainty                                    -0.0500     2.0500
  dut_sram_write_data_reg[8]/CK (DFF_X2)                0.0000     2.0500 r
  library setup time                                   -0.3043     1.7457
  data required time                                               1.7457
  --------------------------------------------------------------------------
  data required time                                               1.7457
  data arrival time                                               -1.9997
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2540


1
