Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne07.ecn.purdue.edu, pid 6341
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a732d668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a73356d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a733d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a73486d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a73506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72da6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72e26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72eb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72f56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72fd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a73076d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a730f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72ab6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72be6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72c66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72ce6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a726a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a727d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a728f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72186d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a722b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72336d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a723d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a724f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71e06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71e96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71f36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71fc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72056d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a720e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a72176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71a96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71bc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71c56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71ce6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71d76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71726d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a717b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a718e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71976d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71206d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71296d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a713b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71436d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a714d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a71556d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a70de6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0a70e76d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70f23c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70f2e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70f8898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7103320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7103d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a710c7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7115278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7115cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a709b748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70a81d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70a8c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70ae6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70b8128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70b8b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70be5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70ca080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70caac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70d4550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70d4f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a705ea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70614a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7061ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a706d978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7078400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7078e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a707f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7089358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7089da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7090828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a701c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a701ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7024780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a702f208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a702fc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70346d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a703f160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a703fba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7048630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a70520b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7052b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fdb588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fdbfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fe6a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fee4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6feef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6ff49b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fff438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fffe80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7006908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7011390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a7011dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6f99860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fa22e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fa2d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fa97b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fb5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fb5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fbd710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a81350b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a8135b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fcd5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fd7080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6fd7ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0a6f60550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f60e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f670f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f67320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f67550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f67780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f679b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f67be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f67e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f74080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f742b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f744e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f74710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f74940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f74b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f74da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0a6f74fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa0a6f26ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa0a6f2f550>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51980665460000 because a thread reached the max instruction count
