// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        layer6_out_V_data_0_V_din,
        layer6_out_V_data_0_V_full_n,
        layer6_out_V_data_0_V_write,
        layer6_out_V_data_1_V_din,
        layer6_out_V_data_1_V_full_n,
        layer6_out_V_data_1_V_write,
        layer6_out_V_data_2_V_din,
        layer6_out_V_data_2_V_full_n,
        layer6_out_V_data_2_V_write,
        layer6_out_V_data_3_V_din,
        layer6_out_V_data_3_V_full_n,
        layer6_out_V_data_3_V_write,
        layer6_out_V_data_4_V_din,
        layer6_out_V_data_4_V_full_n,
        layer6_out_V_data_4_V_write,
        layer6_out_V_data_5_V_din,
        layer6_out_V_data_5_V_full_n,
        layer6_out_V_data_5_V_write,
        layer6_out_V_data_6_V_din,
        layer6_out_V_data_6_V_full_n,
        layer6_out_V_data_6_V_write,
        layer6_out_V_data_7_V_din,
        layer6_out_V_data_7_V_full_n,
        layer6_out_V_data_7_V_write,
        layer6_out_V_data_8_V_din,
        layer6_out_V_data_8_V_full_n,
        layer6_out_V_data_8_V_write,
        layer6_out_V_data_9_V_din,
        layer6_out_V_data_9_V_full_n,
        layer6_out_V_data_9_V_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
output  [15:0] layer6_out_V_data_0_V_din;
input   layer6_out_V_data_0_V_full_n;
output   layer6_out_V_data_0_V_write;
output  [15:0] layer6_out_V_data_1_V_din;
input   layer6_out_V_data_1_V_full_n;
output   layer6_out_V_data_1_V_write;
output  [15:0] layer6_out_V_data_2_V_din;
input   layer6_out_V_data_2_V_full_n;
output   layer6_out_V_data_2_V_write;
output  [15:0] layer6_out_V_data_3_V_din;
input   layer6_out_V_data_3_V_full_n;
output   layer6_out_V_data_3_V_write;
output  [15:0] layer6_out_V_data_4_V_din;
input   layer6_out_V_data_4_V_full_n;
output   layer6_out_V_data_4_V_write;
output  [15:0] layer6_out_V_data_5_V_din;
input   layer6_out_V_data_5_V_full_n;
output   layer6_out_V_data_5_V_write;
output  [15:0] layer6_out_V_data_6_V_din;
input   layer6_out_V_data_6_V_full_n;
output   layer6_out_V_data_6_V_write;
output  [15:0] layer6_out_V_data_7_V_din;
input   layer6_out_V_data_7_V_full_n;
output   layer6_out_V_data_7_V_write;
output  [15:0] layer6_out_V_data_8_V_din;
input   layer6_out_V_data_8_V_full_n;
output   layer6_out_V_data_8_V_write;
output  [15:0] layer6_out_V_data_9_V_din;
input   layer6_out_V_data_9_V_full_n;
output   layer6_out_V_data_9_V_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_start;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_done;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_continue;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_idle;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_ready;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_0_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_0_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_1_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_1_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_2_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_2_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_3_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_3_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_4_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_4_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_5_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_5_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_6_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_6_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_7_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_7_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_8_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_8_V_write;
wire   [15:0] dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_9_V_din;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_9_V_write;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_start_full_n;
wire    dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_start_write;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
end

dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_start),
    .ap_done(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_ready),
    .res_stream_V_data_0_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_0_V_din),
    .res_stream_V_data_0_V_full_n(layer6_out_V_data_0_V_full_n),
    .res_stream_V_data_0_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_0_V_write),
    .res_stream_V_data_1_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_1_V_din),
    .res_stream_V_data_1_V_full_n(layer6_out_V_data_1_V_full_n),
    .res_stream_V_data_1_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_1_V_write),
    .res_stream_V_data_2_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_2_V_din),
    .res_stream_V_data_2_V_full_n(layer6_out_V_data_2_V_full_n),
    .res_stream_V_data_2_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_2_V_write),
    .res_stream_V_data_3_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_3_V_din),
    .res_stream_V_data_3_V_full_n(layer6_out_V_data_3_V_full_n),
    .res_stream_V_data_3_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_3_V_write),
    .res_stream_V_data_4_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_4_V_din),
    .res_stream_V_data_4_V_full_n(layer6_out_V_data_4_V_full_n),
    .res_stream_V_data_4_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_4_V_write),
    .res_stream_V_data_5_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_5_V_din),
    .res_stream_V_data_5_V_full_n(layer6_out_V_data_5_V_full_n),
    .res_stream_V_data_5_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_5_V_write),
    .res_stream_V_data_6_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_6_V_din),
    .res_stream_V_data_6_V_full_n(layer6_out_V_data_6_V_full_n),
    .res_stream_V_data_6_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_6_V_write),
    .res_stream_V_data_7_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_7_V_din),
    .res_stream_V_data_7_V_full_n(layer6_out_V_data_7_V_full_n),
    .res_stream_V_data_7_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_7_V_write),
    .res_stream_V_data_8_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_8_V_din),
    .res_stream_V_data_8_V_full_n(layer6_out_V_data_8_V_full_n),
    .res_stream_V_data_8_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_8_V_write),
    .res_stream_V_data_9_V_din(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_9_V_din),
    .res_stream_V_data_9_V_full_n(layer6_out_V_data_9_V_full_n),
    .res_stream_V_data_9_V_write(dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_9_V_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ap_done = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_done;

assign ap_idle = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_idle;

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_done;

assign ap_sync_ready = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_ready;

assign dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_continue = ap_continue;

assign dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_ap_start = real_start;

assign dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_start_full_n = 1'b1;

assign dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_start_write = 1'b0;

assign internal_ap_ready = ap_sync_ready;

assign layer6_out_V_data_0_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_0_V_din;

assign layer6_out_V_data_0_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_0_V_write;

assign layer6_out_V_data_1_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_1_V_din;

assign layer6_out_V_data_1_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_1_V_write;

assign layer6_out_V_data_2_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_2_V_din;

assign layer6_out_V_data_2_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_2_V_write;

assign layer6_out_V_data_3_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_3_V_din;

assign layer6_out_V_data_3_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_3_V_write;

assign layer6_out_V_data_4_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_4_V_din;

assign layer6_out_V_data_4_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_4_V_write;

assign layer6_out_V_data_5_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_5_V_din;

assign layer6_out_V_data_5_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_5_V_write;

assign layer6_out_V_data_6_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_6_V_din;

assign layer6_out_V_data_6_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_6_V_write;

assign layer6_out_V_data_7_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_7_V_din;

assign layer6_out_V_data_7_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_7_V_write;

assign layer6_out_V_data_8_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_8_V_din;

assign layer6_out_V_data_8_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_8_V_write;

assign layer6_out_V_data_9_V_din = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_9_V_din;

assign layer6_out_V_data_9_V_write = dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_res_stream_V_data_9_V_write;

assign start_out = real_start;

endmodule //myproject
