
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69222                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384676                       # Number of bytes of host memory used
host_op_rate                                    80529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 96857.95                       # Real time elapsed on the host
host_tick_rate                               21082870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6704745209                       # Number of instructions simulated
sim_ops                                    7799904981                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.042044                       # Number of seconds simulated
sim_ticks                                2042043579132                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   574                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8784309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17568039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.954814                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       310118977                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1035289272                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1190063                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    910460520                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     38571728                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     38580117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         8389                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1083035748                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        47707055                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1532861349                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1364281590                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1187955                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1068332321                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     323126595                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     84748354                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     31798877                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4704745208                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5504748001                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4892292669                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.125188                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.282821                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3349994655     68.47%     68.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    600275461     12.27%     80.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    198486938      4.06%     84.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    118367901      2.42%     87.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    130688839      2.67%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     37462495      0.77%     90.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     79914125      1.63%     92.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     53975660      1.10%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    323126595      6.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4892292669                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     47395103                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4994121468                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1186876016                       # Number of loads committed
system.switch_cpus.commit.membars            94163245                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3346352453     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     18835522      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1186876016     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    952684010     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5504748001                       # Class of committed instruction
system.switch_cpus.commit.refs             2139560026                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         116545208                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4704745208                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5504748001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.040861                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.040861                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3967400948                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          2684                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    309124331                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5553494538                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        167628148                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         555806356                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1211688                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          2940                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     204938583                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1083035748                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         585003592                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4309950066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         94837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4764839383                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2427592                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221164                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    585821776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    396397760                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.973015                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4896985725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.137787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.479608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3815210184     77.91%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        136666940      2.79%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        111846237      2.28%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        122669208      2.50%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        119014383      2.43%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         52480413      1.07%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         80021373      1.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         47844826      0.98%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        411232161      8.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4896985725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1769843                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1069916112                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.140206                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2209279392                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          954009928                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3574382                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1191692971                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     85045490                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    956158162                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5536545981                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1255269464                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2167568                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    5583574940                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      62098656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1211688                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      62109990                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     38791472                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        34639                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     65940367                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      4816955                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3474152                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        34639                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        10059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1759784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5054221177                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5515787374                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574573                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2904019839                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.126363                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5516402296                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6392872254                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3786832603                       # number of integer regfile writes
system.switch_cpus.ipc                       0.960743                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.960743                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3356452230     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     18835522      0.34%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1255846320     22.48%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    954608433     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5585742508                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            91248493                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016336                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9494931     10.41%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       30942232     33.91%     44.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      50811330     55.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     5501999560                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  15811793229                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5399237879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5451762834                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5451500490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        5585742508                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     85045491                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     31797980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       117772                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       297137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     32228289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4896985725                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.140649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.972394                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3172631820     64.79%     64.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    511648350     10.45%     75.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    269027269      5.49%     80.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    223444373      4.56%     85.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    217382389      4.44%     89.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    205633527      4.20%     93.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    164324777      3.36%     97.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     81085112      1.66%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     51808108      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4896985725                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.140649                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      174991441                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    348043777                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    116549495                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    116615366                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     28841080                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     56476853                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1191692971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    956158162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6592176096                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      338991120                       # number of misc regfile writes
system.switch_cpus.numCycles               4896987000                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       103403897                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5346389578                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       18719471                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        264241506                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents     1269294404                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        591505                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    8272091222                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5544004638                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   5388953805                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         672297704                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         223546                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1211688                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1451751563                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         42564227                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6358213194                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2404079353                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    104176419                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1212381388                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     85046068                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     77720002                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10105705490                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         11077786895                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         77699171                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        38850883                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          575                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          575                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8793501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8792920                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17587002                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8793495                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8782008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6955112                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1828623                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2296                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8782008                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     13181955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     13170388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     26352343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26352343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1010082304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1004562944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2014645248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2014645248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8784304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8784304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8784304                       # Request fanout histogram
system.membus.reqLayer0.occupancy         40411426386                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         40465238744                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        81915311642                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8791205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13919415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10622693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2296                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2296                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8791170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26380398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26380503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2016994432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2017003392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15748642                       # Total snoops (count)
system.tol2bus.snoopTraffic                 890254336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24542143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15748073     64.17%     64.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8793495     35.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    575      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24542143                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18950295618                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18334376610                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    562452352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         562454400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    447627904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      447627904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4394159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4394175                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      3497093                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           3497093                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    275436018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            275437021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219205853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219205853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219205853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    275436018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           494642874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   6994186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   8788318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000080945106                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       386589                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       386589                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           17098924                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           6615489                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4394175                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   3497093                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  8788350                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 6994186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          2356366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1180430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           110342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           478194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1177056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           606870                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          112636                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          998700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1765440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1177008                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1178181                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           110340                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           478140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1176960                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           588480                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             2296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          112636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          993066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1177054                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 94515945960                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               43941750000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           259297508460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10754.69                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29504.69                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7853096                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                6288319                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.36                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.91                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              8788350                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             6994186                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4392444                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4392446                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1729                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1727                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                361157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                371205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                384343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                384627                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                386533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                386590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                386591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                386591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                399268                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                399585                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                386932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                404592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                408622                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                390673                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                386629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                386601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                386589                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                386589                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 10422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1641093                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   615.491807                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   479.487009                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   357.962130                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28642      1.75%      1.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       273578     16.67%     18.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       159057      9.69%     28.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       239945     14.62%     42.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       151562      9.24%     51.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        59545      3.63%     55.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        87527      5.33%     60.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        56812      3.46%     64.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       584425     35.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1641093                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       386589                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.733032                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.385061                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     3.772580                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         4616      1.19%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13          376      0.10%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         6791      1.76%      3.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        13869      3.59%      6.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        24093      6.23%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        73788     19.09%     31.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        62294     16.11%     48.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        88913     23.00%     71.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        79787     20.64%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        25041      6.48%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         1497      0.39%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33          735      0.19%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         4787      1.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       386589                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       386589                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.091981                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.077881                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.720501                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           13107      3.39%      3.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            9860      2.55%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          324941     84.05%     89.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            7795      2.02%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           28820      7.45%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            2066      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       386589                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             562454400                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              447626304                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              562454400                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           447627904                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      275.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   275.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2042043084855                       # Total gap between requests
system.mem_ctrls0.avgGap                    258772.49                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    562452352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    447626304                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1002.916892141221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 275436017.990898311138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219205069.164229094982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      8788318                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      6994186                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1243242                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 259296265218                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47353987748723                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38851.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29504.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6770478.76                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3833201820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2037395085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        20556602640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       11927971440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    507435426870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    356829231360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1063816544895                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       520.956828                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 921554970460                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1052300488672                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7884223620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4190552850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        42192216360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       24581548980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    812279606370                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    100119778080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1152444641940                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       564.358495                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 251898518518                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1721956940614                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    561934208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         561936512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    442626432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      442626432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4390111                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4390129                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3458019                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3458019                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    275182280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            275183408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     216756604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           216756604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     216756604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    275182280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           491940013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   6916038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   8780222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000079142704                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       378944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       378944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           16963492                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           6559871                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4390129                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   3458019                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  8780258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 6916038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2355214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1197670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           110344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           496586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1177056                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           625262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           55170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          995198                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1765440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1177008                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1177037                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            91950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           496530                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1176960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           570090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1148                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           55170                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          993062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1177060                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                105523361922                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               43901290000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           270153199422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    12018.25                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30768.25                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7794787                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                6219274                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                88.78                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.93                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              8780258                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             6916038                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4389673                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4389674                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    451                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    451                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                346293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                354525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                369086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                370828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                378352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                378944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                378946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                378946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                399247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                401822                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                381528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                427979                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                432872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                383846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                381955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                381956                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                378945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                378944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 10788                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1682209                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   597.167215                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   457.514975                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   363.187770                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        34805      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       308143     18.32%     20.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       180630     10.74%     31.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       253714     15.08%     46.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       115856      6.89%     53.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        82304      4.89%     57.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        70318      4.18%     62.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        54172      3.22%     65.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       582267     34.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1682209                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       378944                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     23.170315                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.839927                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     3.746075                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          485      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         6869      1.81%      1.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         3440      0.91%      2.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         5262      1.39%      4.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        26159      6.90%     11.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        54513     14.39%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        77226     20.38%     45.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        96079     25.35%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        54236     14.31%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        35688      9.42%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        11222      2.96%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         7742      2.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           19      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       378944                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       378944                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.250757                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.224997                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.972817                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           22854      6.03%      6.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            4820      1.27%      7.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          275100     72.60%     79.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            7739      2.04%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           67481     17.81%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             950      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       378944                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             561936512                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              442624960                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              561936512                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           442626432                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      275.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      216.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   275.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   216.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2042043208704                       # Total gap between requests
system.mem_ctrls1.avgGap                    260194.28                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    561934208                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    442624960                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1128.281503658873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 275182280.017186582088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 216755883.431314468384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      8780222                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      6916038                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1605064                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 270151594358                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46926741733987                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     44585.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30768.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6785205.88                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3891442800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2068350900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        20121319680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       11622016800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    513380309700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    351824440800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1064104596360                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.097888                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 907942608318                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1065912850814                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8119550880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4315632255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        42569722440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       24479581500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    805830470190                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    105550645920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1152062318865                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       564.171270                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 265824966689                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1708030492443                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9196                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9197                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9196                       # number of overall hits
system.l2.overall_hits::total                    9197                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8784270                       # number of demand (read+write) misses
system.l2.demand_misses::total                8784304                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8784270                       # number of overall misses
system.l2.overall_misses::total               8784304                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3198807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 709302480060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     709305678867                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3198807                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 709302480060                       # number of overall miss cycles
system.l2.overall_miss_latency::total    709305678867                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8793466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8793501                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8793466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8793501                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998954                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998954                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94082.558824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80746.889617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80746.941234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94082.558824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80746.889617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80746.941234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             6955112                       # number of writebacks
system.l2.writebacks::total                   6955112                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8784270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8784304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8784270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8784304                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2907644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 634290443037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 634293350681                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2907644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 634290443037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 634293350681                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85518.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72207.530397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72207.581919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85518.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72207.530397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72207.581919                       # average overall mshr miss latency
system.l2.replacements                       15748642                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6964303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6964303                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6964303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6964303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1828588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1828588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         2296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    203365896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     203365896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88573.996516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88573.996516                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    183688137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    183688137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80003.543990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80003.543990                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3198807                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3198807                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94082.558824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94082.558824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2907644                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2907644                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85518.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85518.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8781974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8781974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 709099114164                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 709099114164                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8791170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8791170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80744.843262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80744.843262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8781974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8781974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 634106754900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 634106754900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72205.492171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72205.492171                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    15758095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15748898                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     115.259151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   140.739623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.549764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 297131474                       # Number of tag accesses
system.l2.tags.data_accesses                297131474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956420868                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2042043579132                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    585003542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2587103374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    585003542                       # number of overall hits
system.cpu.icache.overall_hits::total      2587103374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            843                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           843                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4267161                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4267161                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4267161                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4267161                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    585003591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2587104217                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    585003591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2587104217                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87084.918367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5061.875445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87084.918367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5061.875445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          436                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu.icache.writebacks::total               205                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3255102                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3255102                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3255102                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3255102                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93002.914286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93002.914286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93002.914286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93002.914286                       # average overall mshr miss latency
system.cpu.icache.replacements                    205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    585003542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2587103374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           843                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4267161                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4267161                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    585003591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2587104217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87084.918367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5061.875445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3255102                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3255102                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93002.914286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93002.914286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2587104203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3120752.958987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.068687                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.800403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      100897065292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     100897065292                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1904825064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2660920830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095766                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1904825064                       # number of overall hits
system.cpu.dcache.overall_hits::total      2660920830                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     38323162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45154105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830943                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     38323162                       # number of overall misses
system.cpu.dcache.overall_misses::total      45154105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3164644877565                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3164644877565                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3164644877565                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3164644877565                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1943148226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2706074935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1943148226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2706074935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016686                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016686                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82577.864467                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70085.430274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82577.864467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70085.430274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26483                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   104.675889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13185561                       # number of writebacks
system.cpu.dcache.writebacks::total          13185561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     29530270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     29530270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     29530270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     29530270                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8792892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8792892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8792892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8792892                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 720342284427                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 720342284427                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 720342284427                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 720342284427                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81923.249419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81923.249419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81923.249419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81923.249419                       # average overall mshr miss latency
system.cpu.dcache.replacements               15624345                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1036894000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1430081173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     38317996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      41090799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3164162672943                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3164162672943                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1075211996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1471171972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82576.413259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77004.165165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     29527400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     29527400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8790596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8790596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 720136043733                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 720136043733                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81921.185291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81921.185291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    867931064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1230839657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4063306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    482204622                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    482204622                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    867936230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1234902963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003290                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93341.970964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   118.672978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2870                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2870                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    206240694                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    206240694                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89826.086237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89826.086237                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     84748369                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    113135564                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1146                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1338                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    103335936                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    103335936                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     84749515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    113136902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 90170.973822                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77231.641256                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          572                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          572                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     42339261                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42339261                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73761.778746                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73761.778746                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     84747780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    113135167                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     84747780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    113135167                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2902816162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15624601                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.784979                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.822697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.176844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       93850728729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      93850728729                       # Number of data accesses

---------- End Simulation Statistics   ----------
