-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nussinov is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    seq_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    seq_ce0 : OUT STD_LOGIC;
    seq_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    table_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    table_r_ce0 : OUT STD_LOGIC;
    table_r_we0 : OUT STD_LOGIC;
    table_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    table_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    table_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    table_r_ce1 : OUT STD_LOGIC;
    table_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of nussinov is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nussinov_nussinov,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.611000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=483,HLS_SYN_LUT=1042,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv12_3C : STD_LOGIC_VECTOR (11 downto 0) := "000000111100";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln10_fu_181_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln10_reg_472 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_4_fu_185_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln15_fu_216_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln15_reg_486 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln10_1_fu_222_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln10_2_fu_226_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln10_2_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln19_fu_254_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln19_reg_503 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln11_fu_260_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln11_reg_509 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln15_fu_275_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln15_reg_517 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln11_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln13_fu_285_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln13_reg_527 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln24_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_reg_537 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_1_fu_306_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln11_1_reg_547 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln15_fu_364_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln15_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln19_fu_398_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_reg_573 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal table_r_load_3_reg_581 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv_load_2_reg_588 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln24_fu_447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln24_reg_593 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start : STD_LOGIC;
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done : STD_LOGIC;
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_idle : STD_LOGIC;
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_ready : STD_LOGIC;
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0 : STD_LOGIC;
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0 : STD_LOGIC;
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1 : STD_LOGIC;
    signal j_reg_142 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln10_fu_193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln15_1_fu_280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln15_2_fu_296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln11_fu_270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_1_fu_338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_fu_347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvars_iv_fu_72 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln10_1_fu_317_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_fu_76 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln10_fu_312_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_205_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_198_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln15_fu_212_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln11_fu_229_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_234_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln19_fu_250_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln15_1_fu_291_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln19_fu_333_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln27_1_fu_343_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln15_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln15_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln28_fu_372_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln28_fu_376_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln19_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln28_fu_405_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln27_fu_408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_424_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln34_fu_441_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nussinov_nussinov_Pipeline_VITIS_LOOP_39_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln24 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln10 : IN STD_LOGIC_VECTOR (5 downto 0);
        table_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        table_r_ce0 : OUT STD_LOGIC;
        table_r_we0 : OUT STD_LOGIC;
        table_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        table_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        table_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        table_r_ce1 : OUT STD_LOGIC;
        table_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln15 : IN STD_LOGIC_VECTOR (11 downto 0);
        sub_ln15 : IN STD_LOGIC_VECTOR (11 downto 0);
        zext_ln11 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152 : component nussinov_nussinov_Pipeline_VITIS_LOOP_39_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start,
        ap_done => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done,
        ap_idle => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_idle,
        ap_ready => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_ready,
        select_ln24 => select_ln24_reg_593,
        zext_ln10 => indvars_iv_load_2_reg_588,
        table_r_address0 => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0,
        table_r_ce0 => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0,
        table_r_we0 => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0,
        table_r_d0 => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_d0,
        table_r_q0 => table_r_q0,
        table_r_address1 => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1,
        table_r_ce1 => grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1,
        table_r_q1 => table_r_q1,
        add_ln15 => add_ln15_reg_517,
        sub_ln15 => sub_ln15_reg_486,
        zext_ln11 => j_reg_142);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_76 <= ap_const_lv7_3B;
            elsif (((icmp_ln11_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_fu_76 <= add_ln10_fu_312_p2;
            end if; 
        end if;
    end process;

    indvars_iv_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvars_iv_fu_72 <= ap_const_lv6_3C;
            elsif (((icmp_ln11_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                indvars_iv_fu_72 <= add_ln10_1_fu_317_p2;
            end if; 
        end if;
    end process;

    j_reg_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done = ap_const_logic_1))) then 
                j_reg_142 <= add_ln11_1_reg_547;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_reg_142 <= zext_ln10_1_fu_222_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_fu_264_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln11_1_reg_547 <= add_ln11_1_fu_306_p2;
                add_ln13_reg_527 <= add_ln13_fu_285_p2;
                add_ln15_reg_517 <= add_ln15_fu_275_p2;
                icmp_ln24_reg_537 <= icmp_ln24_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_537 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln28_reg_568 <= icmp_ln28_fu_381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                indvars_iv_load_2_reg_588 <= indvars_iv_fu_72;
                select_ln24_reg_593 <= select_ln24_fu_447_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                select_ln15_reg_562 <= select_ln15_fu_364_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                select_ln19_reg_573 <= select_ln19_fu_398_p3;
                table_r_load_3_reg_581 <= table_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sext_ln11_reg_509 <= sext_ln11_fu_260_p1;
                    sub_ln15_reg_486(11 downto 2) <= sub_ln15_fu_216_p2(11 downto 2);
                    sub_ln19_reg_503(11 downto 2) <= sub_ln19_fu_254_p2(11 downto 2);
                    zext_ln10_2_reg_498(6 downto 0) <= zext_ln10_2_fu_226_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln10_reg_472 <= trunc_ln10_fu_181_p1;
            end if;
        end if;
    end process;
    sub_ln15_reg_486(1 downto 0) <= "00";
    zext_ln10_2_reg_498(11 downto 7) <= "00000";
    sub_ln19_reg_503(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_4_fu_185_p3, ap_CS_fsm_state4, icmp_ln11_fu_264_p2, grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_4_fu_185_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln11_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln10_1_fu_317_p2 <= std_logic_vector(unsigned(indvars_iv_fu_72) + unsigned(ap_const_lv6_3F));
    add_ln10_fu_312_p2 <= std_logic_vector(unsigned(i_fu_76) + unsigned(ap_const_lv7_7F));
    add_ln11_1_fu_306_p2 <= std_logic_vector(unsigned(j_reg_142) + unsigned(ap_const_lv12_1));
    add_ln11_fu_229_p2 <= std_logic_vector(unsigned(trunc_ln10_reg_472) + unsigned(ap_const_lv6_1));
    add_ln13_fu_285_p2 <= std_logic_vector(unsigned(j_reg_142) + unsigned(ap_const_lv12_FFF));
    add_ln15_1_fu_291_p2 <= std_logic_vector(unsigned(sub_ln15_reg_486) + unsigned(add_ln13_fu_285_p2));
    add_ln15_fu_275_p2 <= std_logic_vector(unsigned(sub_ln15_reg_486) + unsigned(j_reg_142));
    add_ln19_fu_333_p2 <= std_logic_vector(unsigned(sub_ln19_reg_503) + unsigned(j_reg_142));
    add_ln27_1_fu_343_p2 <= std_logic_vector(unsigned(sub_ln19_reg_503) + unsigned(add_ln13_reg_527));
    add_ln27_fu_408_p2 <= std_logic_vector(unsigned(table_r_load_3_reg_581) + unsigned(zext_ln28_fu_405_p1));
    add_ln28_fu_376_p2 <= std_logic_vector(signed(sext_ln28_fu_372_p1) + signed(sext_ln11_reg_509));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done)
    begin
        if ((grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, tmp_4_fu_185_p3)
    begin
        if (((tmp_4_fu_185_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_4_fu_185_p3)
    begin
        if (((tmp_4_fu_185_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg;
    icmp_ln11_fu_264_p2 <= "1" when (j_reg_142 = ap_const_lv12_3C) else "0";
    icmp_ln15_fu_352_p2 <= "1" when (signed(table_r_q1) < signed(table_r_q0)) else "0";
    icmp_ln19_fu_387_p2 <= "1" when (signed(select_ln15_reg_562) < signed(table_r_q1)) else "0";
    icmp_ln24_fu_301_p2 <= "1" when (unsigned(zext_ln10_2_reg_498) < unsigned(add_ln13_fu_285_p2)) else "0";
    icmp_ln26_fu_413_p2 <= "1" when (signed(select_ln19_reg_573) < signed(add_ln27_fu_408_p2)) else "0";
    icmp_ln28_fu_381_p2 <= "1" when (add_ln28_fu_376_p2 = ap_const_lv9_3) else "0";
    icmp_ln34_fu_431_p2 <= "1" when (signed(select_ln19_reg_573) < signed(table_r_load_3_reg_581)) else "0";
    select_ln15_fu_364_p3 <= 
        table_r_q1 when (xor_ln15_fu_358_p2(0) = '1') else 
        table_r_q0;
    select_ln19_fu_398_p3 <= 
        select_ln15_reg_562 when (xor_ln19_fu_392_p2(0) = '1') else 
        table_r_q1;
    select_ln24_fu_447_p3 <= 
        select_ln26_fu_424_p3 when (icmp_ln24_reg_537(0) = '1') else 
        select_ln34_fu_441_p3;
    select_ln26_fu_424_p3 <= 
        select_ln19_reg_573 when (xor_ln26_fu_418_p2(0) = '1') else 
        add_ln27_fu_408_p2;
    select_ln34_fu_441_p3 <= 
        select_ln19_reg_573 when (xor_ln34_fu_435_p2(0) = '1') else 
        table_r_load_3_reg_581;

    seq_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, zext_ln10_fu_193_p1, zext_ln11_fu_270_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            seq_address0 <= zext_ln11_fu_270_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            seq_address0 <= zext_ln10_fu_193_p1(6 - 1 downto 0);
        else 
            seq_address0 <= "XXXXXX";
        end if; 
    end process;


    seq_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            seq_ce0 <= ap_const_logic_1;
        else 
            seq_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln11_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(seq_q0),9));

        sext_ln28_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(seq_q0),9));

    sub_ln15_fu_216_p2 <= std_logic_vector(unsigned(tmp_fu_198_p3) - unsigned(zext_ln15_fu_212_p1));
    sub_ln19_fu_254_p2 <= std_logic_vector(unsigned(tmp_2_fu_234_p3) - unsigned(zext_ln19_fu_250_p1));

    table_r_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0, ap_CS_fsm_state8, zext_ln15_2_fu_296_p1, zext_ln27_fu_347_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            table_r_address0 <= zext_ln27_fu_347_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            table_r_address0 <= zext_ln15_2_fu_296_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            table_r_address0 <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0;
        else 
            table_r_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    table_r_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1, ap_CS_fsm_state8, zext_ln15_1_fu_280_p1, zext_ln19_1_fu_338_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            table_r_address1 <= zext_ln19_1_fu_338_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            table_r_address1 <= zext_ln15_1_fu_280_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            table_r_address1 <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1;
        else 
            table_r_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    table_r_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            table_r_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            table_r_ce0 <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0;
        else 
            table_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    table_r_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            table_r_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            table_r_ce1 <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1;
        else 
            table_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    table_r_d0 <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_d0;

    table_r_we0_assign_proc : process(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            table_r_we0 <= grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0;
        else 
            table_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_205_p3 <= (i_fu_76 & ap_const_lv2_0);
    tmp_2_fu_234_p3 <= (add_ln11_fu_229_p2 & ap_const_lv6_0);
    tmp_3_fu_242_p3 <= (add_ln11_fu_229_p2 & ap_const_lv2_0);
    tmp_4_fu_185_p3 <= i_fu_76(6 downto 6);
    tmp_fu_198_p3 <= (trunc_ln10_reg_472 & ap_const_lv6_0);
    trunc_ln10_fu_181_p1 <= i_fu_76(6 - 1 downto 0);
    xor_ln15_fu_358_p2 <= (icmp_ln15_fu_352_p2 xor ap_const_lv1_1);
    xor_ln19_fu_392_p2 <= (icmp_ln19_fu_387_p2 xor ap_const_lv1_1);
    xor_ln26_fu_418_p2 <= (icmp_ln26_fu_413_p2 xor ap_const_lv1_1);
    xor_ln34_fu_435_p2 <= (icmp_ln34_fu_431_p2 xor ap_const_lv1_1);
    zext_ln10_1_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_fu_72),12));
    zext_ln10_2_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_76),12));
    zext_ln10_fu_193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_76),64));
    zext_ln11_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_142),64));
    zext_ln15_1_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln15_fu_275_p2),64));
    zext_ln15_2_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln15_1_fu_291_p2),64));
    zext_ln15_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_205_p3),12));
    zext_ln19_1_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln19_fu_333_p2),64));
    zext_ln19_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_242_p3),12));
    zext_ln27_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_1_fu_343_p2),64));
    zext_ln28_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln28_reg_568),32));
end behav;
