#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 15 13:49:36 2023
# Process ID: 10776
# Current directory: E:/FPGA/digital_system_design/_my_snake_game_
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9812 E:\FPGA\digital_system_design\_my_snake_game_\_my_snake_game_.xpr
# Log file: E:/FPGA/digital_system_design/_my_snake_game_/vivado.log
# Journal file: E:/FPGA/digital_system_design/_my_snake_game_\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
launch_sdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
create_peripheral xilinx.com user my_seg_show_ip 1.0 -dir E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_seg_show_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_seg_show_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_seg_show_ip:1.0]
set_property  ip_repo_paths  {E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo/my_seg_show_ip_1.0 E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name my_seg_show_ip_v1_0_project -directory E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_seg_show_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/src E:/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/sources_1/new/seg_show.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_seg_show_ip:1.0 my_seg_show_ip_0
endgroup
set_property location {6 1827 531} [get_bd_cells my_seg_show_ip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 311 271} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_0
endgroup
set_property location {1 81 266} [get_bd_cells fit_timer_0]
set_property location {3 618 223} [get_bd_cells axi_intc_0]
set_property location {2 299 225} [get_bd_cells xlconcat_0]
set_property location {1 111 204} [get_bd_cells fit_timer_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_seg_show_ip_0/S0_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_seg_show_ip_0/S0_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins fit_timer_0/Clk]
endgroup
set_property location {2 268 194} [get_bd_cells xlconcat_0]
connect_bd_intf_net [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins fit_timer_0/Interrupt] [get_bd_pins xlconcat_0/In0]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {100000000}] [get_bd_cells fit_timer_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_cells my_seg_show_ip_0]
make_bd_intf_pins_external  [get_bd_cells my_seg_show_ip_0]
endgroup
validate_bd_design
save_bd_design
make_wrapper -files [get_files E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
reset_run MicroBlazeDemo1_microblaze_0_0_synth_1
reset_run MicroBlazeDemo1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an_0[3]} {an_0[2]} {an_0[1]} {an_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sseg_0[7]} {sseg_0[6]} {sseg_0[5]} {sseg_0[4]} {sseg_0[3]} {sseg_0[2]} {sseg_0[1]} {sseg_0[0]}]]
place_ports {an_0[0]} G2
place_ports {an_0[1]} C2
place_ports {an_0[2]} C1
place_ports {an_0[3]} H1
place_ports {sseg_0[0]} B2
place_ports {sseg_0[1]} B3
place_ports {sseg_0[2]} A1
place_ports {sseg_0[3]} B1
place_ports {sseg_0[4]} A3
place_ports {sseg_0[5]} A4
place_ports {sseg_0[6]} B4
place_ports {sseg_0[7]} D5
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
close_hw
file copy -force E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
file mkdir E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk
file copy -force E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
