Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Mon Feb  8 12:01:18 2016
| Host             : cspc338.cs.man.ac.uk running 64-bit Fedora release 20 (Heisenbug)
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.843 |
| Dynamic (W)              | 1.678 |
| Device Static (W)        | 0.165 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.7  |
| Junction Temperature (C) | 46.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        8 |       --- |             --- |
| Slice Logic             |     0.002 |     2037 |       --- |             --- |
|   LUT as Logic          |     0.002 |      724 |     53200 |            1.36 |
|   Register              |    <0.001 |      697 |    106400 |            0.66 |
|   CARRY4                |    <0.001 |       40 |     13300 |            0.30 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes           |    <0.001 |       34 |     53200 |            0.06 |
|   LUT as Shift Register |    <0.001 |       64 |     17400 |            0.37 |
|   Others                |     0.000 |      311 |       --- |             --- |
| Signals                 |     0.004 |     1632 |       --- |             --- |
| Block RAM               |     0.003 |     40.5 |       140 |           28.93 |
| MMCM                    |     0.126 |        1 |         4 |           25.00 |
| I/O                     |     0.008 |       34 |       200 |           17.00 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.165 |          |           |                 |
| Total                   |     1.843 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.032 |       0.015 |      0.017 |
| Vccaux    |       1.800 |     0.091 |       0.070 |      0.021 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_main                      | clk_main                                                    |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            41.7 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0     |            40.0 |
| clk_out3_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0     |            20.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            10.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| design_1_wrapper                                 |     1.678 |
|   design_1_i                                     |     1.669 |
|     Address_Generator_v4_0                       |    <0.001 |
|       U0                                         |    <0.001 |
|     RGB_v4_0                                     |    <0.001 |
|       U0                                         |    <0.001 |
|     VGA_v4_0                                     |    <0.001 |
|       U0                                         |    <0.001 |
|     axi_gpio_0                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|     axi_vdma_0                                   |     0.000 |
|       U0                                         |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I |     0.000 |
|           LITE_READ_MUX_I                        |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I |     0.000 |
|           LITE_READ_MUX_I                        |     0.000 |
|     clk_wiz_0                                    |     0.126 |
|       inst                                       |     0.126 |
|     const_0                                      |     0.000 |
|     dvs_threshold_v4_0                           |     0.001 |
|       U0                                         |     0.001 |
|     img_blk_mem_gen_0                            |     0.002 |
|       U0                                         |     0.002 |
|         inst_blk_mem_gen                         |     0.002 |
|           gnativebmg.native_blk_mem_gen          |     0.002 |
|             valid.cstr                           |     0.002 |
|               has_mux_b.B                        |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[10].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[11].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[12].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[13].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[14].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[15].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[16].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[17].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[18].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[1].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[2].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[3].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[4].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[5].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[6].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[7].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[8].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[9].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     neg_pclk                                     |     0.000 |
|     neg_reset                                    |     0.000 |
|     ov5642_capture_v4_0                          |    <0.001 |
|       inst                                       |    <0.001 |
|     processing_system7_0                         |     1.529 |
|       inst                                       |     1.529 |
|         xlnx_axi_wrshim_unwrap_inst_gp0          |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1          |     0.000 |
|     processing_system7_0_axi_periph              |     0.005 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     ref_blk_mem_gen_1                            |     0.004 |
|       U0                                         |     0.004 |
|         inst_blk_mem_gen                         |     0.004 |
|           gnativebmg.native_blk_mem_gen          |     0.004 |
|             valid.cstr                           |     0.004 |
|               has_mux_a.A                        |    <0.001 |
|               has_mux_b.B                        |    <0.001 |
|               ramloop[0].ram.r                   |     0.001 |
|                 prim_init.ram                    |     0.001 |
|               ramloop[10].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[11].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[12].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[13].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[14].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[15].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[16].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[17].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[18].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[19].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[1].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[20].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[2].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[3].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[4].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[5].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[6].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[7].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[8].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[9].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     rst_processing_system7_0_100M                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     threshold_input_v4_0                         |    <0.001 |
|       inst                                       |    <0.001 |
|     util_vector_logic_1                          |    <0.001 |
|       U0                                         |    <0.001 |
|     util_vector_logic_2                          |    <0.001 |
|     xlconcat_0                                   |     0.000 |
|     xlslice_0                                    |     0.000 |
|   iic_0_scl_iobuf                                |    <0.001 |
|   iic_0_sda_iobuf                                |    <0.001 |
+--------------------------------------------------+-----------+


