// SPDX-License-Identifier: GPL-2.0
/*
 * MediaTek MT6797 MIPI DSI PHY (MIPITX) driver
 *
 * The MT6797 MIPITX register layout differs from MT8173/MT8183.
 * Key differences:
 *   - PLL registers at 0x0050-0x0068 (MT8173: at 0x002c-0x003c)
 *   - Band-gap at 0x0044 (MT8183: at 0x000c)
 *   - Lane registers at 0x0000-0x0014 (per-lane, not separate files)
 *   - PLL uses MPPLL (not the SDM PLL used in MT8173)
 *
 * Register layout from:
 *   drivers/misc/mediatek/video/mt6797/dispsys/ddp_reg.h (3.18 BSP)
 *
 * NOTE: PCW calculation and PLL timing values need hardware verification.
 *   The PLL divider table and PCW formula are based on MT6797 datasheet
 *   analysis. Actual values may require tuning.
 */

#include "phy-mtk-io.h"
#include "phy-mtk-mipi-dsi.h"

/* Lane registers (per-pin control) */
#define MIPITX_CON		0x0000
#define MIPITX_CLOCK_LANE	0x0004
#define MIPITX_DATA_LANE0	0x0008
#define MIPITX_DATA_LANE1	0x000C
#define MIPITX_DATA_LANE2	0x0010
#define MIPITX_DATA_LANE3	0x0014

/* TOP_CON — drive / mode */
#define MIPITX_TOP_CON		0x0040
#define RG_DSI_LNT_HS_BIAS_EN	BIT(1)
#define RG_DSI_LNT_IMP_CAL_EN	BIT(2)
#define RG_DSI_LNT_TESTMODE_EN	BIT(3)

/* BG_CON — band gap */
#define MIPITX_BG_CON		0x0044
#define RG_DSI_BG_CKEN		BIT(0)
#define RG_DSI_BG_CORE_EN	BIT(1)
#define RG_DSI_BG_LPF_EN	BIT(2)

/* PLL registers */
#define MIPITX_PLL_CON0		0x0050
#define RG_DSI_PLL_EN		BIT(0)
#define RG_DSI_PLL_PREDIV	GENMASK(3, 2)
#define RG_DSI_PLL_POSDIV	GENMASK(6, 4)
#define RG_DSI_PLL_S2QDIV	GENMASK(14, 13)
#define RG_DSI_PLL_PLLOUT_EN	BIT(15)

#define MIPITX_PLL_CON1		0x0054
#define RG_DSI_PLL_FRA_EN	BIT(0)

#define MIPITX_PLL_CON2		0x0058
/* PCW occupies bits [30:0], integer part at [30:24] */
#define RG_DSI_PLL_PCW		GENMASK(30, 0)

#define MIPITX_PLL_CHG		0x0060
#define RG_DSI_PLL_PCW_CHG	BIT(0)

#define MIPITX_PLL_PWR		0x0068
#define AD_DSI_PLL_PWR_ON	BIT(0)
#define AD_DSI_PLL_ISO_EN	BIT(1)

/* SW lane control */
#define MIPITX_SW_CTRL		0x0080
#define MIPITX_SW_CTRL_CON0	0x0084

/* Reference clock is 26 MHz on MT6797 */
#define MT6797_MIPITX_REF_CLK_HZ	26000000UL

static int mt6797_mipi_tx_pll_prepare(struct clk_hw *hw)
{
	struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw);
	void __iomem *base = mipi_tx->regs;
	unsigned int txdiv, txdiv0;
	u64 pcw;

	dev_dbg(mipi_tx->dev, "enable: %u bps\n", mipi_tx->data_rate);

	/*
	 * POSDIV table and PCW formula from the vendor 3.18 driver
	 * (video/mt6797/dispsys/ddp_dsi.c DSI_PHY_clk_setting): the PLL
	 * output always passes through a fixed S2Q divide-by-2, so
	 * effective lane rate = 26 MHz * pcw / (2 * posdiv), and
	 * pcw = data_rate(Mbps) * pcw_ratio / 13.  The previous table here
	 * was one octave off (posdiv one step too high for each range),
	 * which halved the lane rate — proven on hardware by the LK-vs-
	 * kernel PHY register diff (boot.md capture 259: LK pcw 67.69
	 * posdiv /1 = 880 Mbps; kernel pcw 71.98 posdiv /2 = 468 Mbps
	 * instead of the intended 936).  Vendor limit is 1250 Mbps.
	 * POSDIV encoding: 0=1, 1=2, 2=4, 3=8, 4=16.
	 */
	if (mipi_tx->data_rate > 1250000000) {
		dev_err(mipi_tx->dev, "data_rate %u too high\n",
			mipi_tx->data_rate);
		return -EINVAL;
	} else if (mipi_tx->data_rate >= 500000000) {
		txdiv = 1;
		txdiv0 = 0;
	} else if (mipi_tx->data_rate >= 250000000) {
		txdiv = 2;
		txdiv0 = 1;
	} else if (mipi_tx->data_rate >= 125000000) {
		txdiv = 4;
		txdiv0 = 2;
	} else if (mipi_tx->data_rate > 62000000) {
		txdiv = 8;
		txdiv0 = 3;
	} else if (mipi_tx->data_rate >= 50000000) {
		txdiv = 16;
		txdiv0 = 4;
	} else {
		dev_err(mipi_tx->dev, "data_rate %u too low\n",
			mipi_tx->data_rate);
		return -EINVAL;
	}

	/*
	 * PCW = (data_rate * 2 * txdiv / ref_clk) * 2^24
	 * (the *2 compensates the fixed S2Q /2 stage; equals vendor's /13).
	 * Stored as 31-bit fixed-point: integer at [30:24], frac at [23:0].
	 */
	pcw = div_u64(((u64)mipi_tx->data_rate * 2 * txdiv) << 24,
		      MT6797_MIPITX_REF_CLK_HZ);

	/* Enable band gap */
	mtk_phy_set_bits(base + MIPITX_BG_CON, RG_DSI_BG_CORE_EN);
	usleep_range(30, 100);
	mtk_phy_set_bits(base + MIPITX_BG_CON,
			 RG_DSI_BG_CORE_EN | RG_DSI_BG_LPF_EN);

	/* Power on PLL, release isolation */
	mtk_phy_set_bits(base + MIPITX_PLL_PWR, AD_DSI_PLL_PWR_ON);
	udelay(1);
	mtk_phy_clear_bits(base + MIPITX_PLL_PWR, AD_DSI_PLL_ISO_EN);

	/* Write PCW (fractional divider) */
	mtk_phy_update_field(base + MIPITX_PLL_CON2, RG_DSI_PLL_PCW, pcw);
	/* Trigger PCW update */
	mtk_phy_set_bits(base + MIPITX_PLL_CHG, RG_DSI_PLL_PCW_CHG);
	udelay(1);
	mtk_phy_clear_bits(base + MIPITX_PLL_CHG, RG_DSI_PLL_PCW_CHG);

	/* Set POSDIV */
	mtk_phy_update_field(base + MIPITX_PLL_CON0, RG_DSI_PLL_POSDIV,
			     txdiv0);

	/* Enable fractional mode and PLL */
	mtk_phy_set_bits(base + MIPITX_PLL_CON1, RG_DSI_PLL_FRA_EN);
	mtk_phy_set_bits(base + MIPITX_PLL_CON0, RG_DSI_PLL_EN);

	usleep_range(20, 100);

	return 0;
}

static void mt6797_mipi_tx_pll_unprepare(struct clk_hw *hw)
{
	struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw);
	void __iomem *base = mipi_tx->regs;

	mtk_phy_clear_bits(base + MIPITX_PLL_CON0, RG_DSI_PLL_EN);

	mtk_phy_set_bits(base + MIPITX_PLL_PWR, AD_DSI_PLL_ISO_EN);
	mtk_phy_clear_bits(base + MIPITX_PLL_PWR, AD_DSI_PLL_PWR_ON);

	mtk_phy_clear_bits(base + MIPITX_BG_CON,
			   RG_DSI_BG_CORE_EN | RG_DSI_BG_LPF_EN);
}

static long mt6797_mipi_tx_pll_round_rate(struct clk_hw *hw, unsigned long rate,
					  unsigned long *prate)
{
	return clamp_val(rate, 50000000, 2000000000);
}

static const struct clk_ops mt6797_mipi_tx_pll_ops = {
	.prepare	= mt6797_mipi_tx_pll_prepare,
	.unprepare	= mt6797_mipi_tx_pll_unprepare,
	.round_rate	= mt6797_mipi_tx_pll_round_rate,
	.set_rate	= mtk_mipi_tx_pll_set_rate,
	.recalc_rate	= mtk_mipi_tx_pll_recalc_rate,
};

static void mt6797_mipi_tx_power_on_signal(struct phy *phy)
{
	struct mtk_mipi_tx *mipi_tx = phy_get_drvdata(phy);
	void __iomem *base = mipi_tx->regs;

	mtk_phy_clear_bits(base + MIPITX_SW_CTRL, BIT(0));
	mtk_phy_set_bits(base + MIPITX_TOP_CON,
			 RG_DSI_LNT_HS_BIAS_EN);
}

static void mt6797_mipi_tx_power_off_signal(struct phy *phy)
{
	struct mtk_mipi_tx *mipi_tx = phy_get_drvdata(phy);
	void __iomem *base = mipi_tx->regs;

	mtk_phy_set_bits(base + MIPITX_SW_CTRL, BIT(0));
	mtk_phy_clear_bits(base + MIPITX_TOP_CON,
			   RG_DSI_LNT_HS_BIAS_EN);
}

const struct mtk_mipitx_data mt6797_mipitx_data = {
	.mipi_tx_clk_ops	= &mt6797_mipi_tx_pll_ops,
	.mipi_tx_enable_signal	= mt6797_mipi_tx_power_on_signal,
	.mipi_tx_disable_signal	= mt6797_mipi_tx_power_off_signal,
};
