Thu Nov 05 20:25:55 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
 
Interface File C:\Myproject\SDRAM\interfaces\SDRAM1\SDRAM1.edk
Log File     timing_analysis.log
 
Schematic Set: set1
Transfer Net                 States
ADR                          default
CS                           default
DQ                           default
DQM                          default
WE                           default
 
	
Setup Margin (ns)    Hold Margin (ns)    Transfer Net
2.410                1.597               ADR
2.405                1.587               CS
2.797                1.357               DQ
2.901                1.267               DQM
1.897                1.638               WE
 
 
Timing Analysis Summary
 
 
0 errors generating timing analysis
0 warnings generating timing analysis
	
Job Concluded: Thu Nov 05 20:26:01 2015
Elapsed Time: 6 seconds
