Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: chip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chip.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chip"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : chip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_storage.v" into library work
Parsing module <filter_storage>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_round_truncate.v" into library work
Parsing module <filter_round_truncate>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_accumulator.v" into library work
Parsing module <filter_accumulator>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\trig_generator.v" into library work
Parsing module <trig_generator>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\synchronizer.v" into library work
Parsing module <synchronizer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v" into library work
Parsing module <Serializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Sequencer.v" into library work
Parsing module <Sequencer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2so_serializer.v" into library work
Parsing module <i2so_serializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_mux.v" into library work
Parsing module <i2si_mux>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_deserializer.v" into library work
Parsing module <i2si_deserializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_bist_gen.v" into library work
Parsing module <i2si_bist_gen>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_stm.v" into library work
Parsing module <filter_stm>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_mux.v" into library work
Parsing module <filter_mux>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Deserializer.v" into library work
Parsing module <Deserializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_in.v" into library work
Parsing module <i2s_in>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2c.v" into library work
Parsing module <i2c>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" into library work
Parsing module <chip_reg>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v" into library work
Parsing module <chip>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <chip>.

Elaborating module <i2s_in>.

Elaborating module <synchronizer>.

Elaborating module <i2si_deserializer>.

Elaborating module <i2si_bist_gen>.

Elaborating module <i2si_mux>.

Elaborating module <fifo(DATA_SIZE=32,BUF_WIDTH=3)>.

Elaborating module <i2s_out>.

Elaborating module <i2so_serializer>.

Elaborating module <filter>.

Elaborating module <filter_stm>.

Elaborating module <filter_storage>.

Elaborating module <filter_accumulator>.

Elaborating module <filter_round_truncate>.
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" Line 164: Assignment to do_transfer ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" Line 165: Assignment to do_multiply_1st ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" Line 166: Assignment to do_multiply ignored, since the identifier is never used

Elaborating module <filter_mux>.
WARNING:HDLCompiler:1016 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" Line 71: Port trig_fifo_overrun is not connected to this instance

Elaborating module <chip_reg>.

Elaborating module <register>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\register.v" Line 10: Empty module <register> remains a black box.

Elaborating module <trig_generator>.

Elaborating module <i2c>.

Elaborating module <Deserializer>.

Elaborating module <Sequencer>.

Elaborating module <Serializer>.
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v" Line 52: Assignment to i2c_sda_pos_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v" Line 68: Assignment to scl_state ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <chip>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v".
    Summary:
	no macro.
Unit <chip> synthesized.

Synthesizing Unit <i2s_in>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_in.v".
    Found 1-bit register for signal <ro_fifo_overrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_in> synthesized.

Synthesizing Unit <synchronizer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\synchronizer.v".
    Found 4-bit register for signal <ws_vec>.
    Found 4-bit register for signal <sd_vec>.
    Found 3-bit register for signal <sck_vec>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <synchronizer> synthesized.

Synthesizing Unit <i2si_deserializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_deserializer.v".
    Found 1-bit register for signal <in_left>.
    Found 16-bit register for signal <out_lft>.
    Found 16-bit register for signal <out_rgt>.
    Found 1-bit register for signal <armed1>.
    Found 1-bit register for signal <armed2>.
    Found 1-bit register for signal <active>.
    Found 1-bit register for signal <in_left_delay>.
    Found 1-bit register for signal <out_xfc>.
    Found 1-bit register for signal <ws_d>.
    Found 2-bit register for signal <rst_n_vec>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <i2si_deserializer> synthesized.

Synthesizing Unit <i2si_bist_gen>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_bist_gen.v".
    Found 5-bit register for signal <sck_count>.
    Found 32-bit register for signal <i2si_bist_out_data>.
    Found 1-bit register for signal <bist_active>.
    Found 5-bit adder for signal <sck_count[4]_GND_6_o_add_1_OUT> created at line 47.
    Found 16-bit adder for signal <i2si_bist_out_data[15]_GND_6_o_add_10_OUT> created at line 91.
    Found 16-bit comparator lessequal for signal <n0012> created at line 79
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <i2si_bist_gen> synthesized.

Synthesizing Unit <i2si_mux>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_mux.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <i2si_mux> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\fifo.v".
        DATA_SIZE = 32
        BUF_WIDTH = 3
    Found 32-bit register for signal <fifo_out_data>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit register for signal <fifo_counter>.
    Found 4-bit subtractor for signal <fifo_counter[3]_GND_9_o_sub_4_OUT> created at line 61.
    Found 4-bit adder for signal <fifo_counter[3]_GND_9_o_add_2_OUT> created at line 57.
    Found 3-bit adder for signal <wr_ptr[2]_GND_9_o_add_15_OUT> created at line 105.
    Found 3-bit adder for signal <rd_ptr[2]_GND_9_o_add_17_OUT> created at line 110.
    Found 8x32-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_out.v".
    Found 1-bit register for signal <ro_fifo_underrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <i2so_serializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2so_serializer.v".
    Found 1-bit register for signal <LR>.
    Found 16-bit register for signal <lft_data>.
    Found 16-bit register for signal <rgt_data>.
    Found 4-bit register for signal <bit_count>.
    Found 1-bit register for signal <serializer_active>.
    Found 1-bit register for signal <i2so_ws>.
    Found 1-bit register for signal <i2so_sd>.
    Found 1-bit register for signal <filt_i2so_rts_delay>.
    Found 4-bit subtractor for signal <bit_count[3]_GND_11_o_sub_7_OUT> created at line 107.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_lft_data[15]_Mux_12_o> created at line 132.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_rgt_data[15]_Mux_13_o> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <i2so_serializer> synthesized.

Synthesizing Unit <filter>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v".
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" line 157: Output port <do_transfer> of the instance <filter_stm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" line 157: Output port <do_multiply_1st> of the instance <filter_stm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" line 157: Output port <do_multiply> of the instance <filter_stm_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <filter> synthesized.

Synthesizing Unit <filter_stm>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_stm.v".
WARNING:Xst:647 - Input <filter_aud_out_rtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <wr_addr_x>.
    Found 9-bit register for signal <rd_addr_x>.
    Found 9-bit register for signal <mux_rdptr>.
    Found 9-bit register for signal <filter_count>.
    Found 4-bit register for signal <filter_state>.
    Found 1-bit register for signal <do_transfer>.
    Found 1-bit register for signal <do_multiply_1st>.
    Found 1-bit register for signal <do_multiply>.
    Found 1-bit register for signal <arr_re_x>.
    Found 1-bit register for signal <arr_we_x>.
    Found 1-bit register for signal <mux_re>.
    Found 1-bit register for signal <filter_running>.
    Found 1-bit register for signal <filter_running_1st>.
    Found 1-bit register for signal <filter_need_new>.
    Found 1-bit register for signal <filter_aud_in_rtr>.
    Found 1-bit register for signal <filter_aud_out_rts>.
    Found 1-bit register for signal <accumulator_enable>.
    Found 1-bit register for signal <accumulator_load>.
    Found finite state machine <FSM_0> for signal <filter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstb (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <rd_addr_x[8]_GND_14_o_sub_11_OUT> created at line 180.
    Found 9-bit adder for signal <wr_addr_x[8]_GND_14_o_add_7_OUT> created at line 150.
    Found 9-bit adder for signal <mux_rdptr[8]_GND_14_o_add_11_OUT> created at line 181.
    Found 9-bit adder for signal <filter_count[8]_GND_14_o_add_12_OUT> created at line 182.
    Found 16x16-bit multiplier for signal <accumulator_in_left> created at line 87.
    Found 16x16-bit multiplier for signal <accumulator_in_right> created at line 88.
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <filter_stm> synthesized.

Synthesizing Unit <filter_storage>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_storage.v".
    Found 32-bit register for signal <rddata>.
    Found 16384-bit register for signal <n0522[16383:0]>.
    Found 32-bit 512-to-1 multiplexer for signal <rdptr[8]_ram[511][31]_wide_mux_516_OUT> created at line 550.
    Summary:
	inferred 16416 D-type flip-flop(s).
	inferred 513 Multiplexer(s).
Unit <filter_storage> synthesized.

Synthesizing Unit <filter_accumulator>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_accumulator.v".
    Found 40-bit register for signal <tmp>.
    Found 40-bit adder for signal <tmp[39]_D[31]_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <filter_accumulator> synthesized.

Synthesizing Unit <filter_round_truncate>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_round_truncate.v".
    Found 16-bit register for signal <filter_out>.
    Found 1-bit register for signal <ro_filter_ovf_flag>.
    Found 47-bit register for signal <acc_r>.
    Found 28-bit register for signal <acc_t>.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 42.
    Found 5-bit adder for signal <n0042> created at line 19.
    Found 47-bit adder for signal <ext_acc_in[46]_GND_18_o_add_4_OUT> created at line 42.
    Found 47-bit shifter logical left for signal <n0047> created at line 42
    Found 60-bit shifter logical right for signal <n0030> created at line 45
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <filter_round_truncate> synthesized.

Synthesizing Unit <filter_mux>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter_mux.v".
    Found 16-bit register for signal <rddata>.
    Found 16-bit 512-to-1 multiplexer for signal <rdptr[8]_ram[511][15]_wide_mux_513_OUT> created at line 663.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <filter_mux> synthesized.

Synthesizing Unit <chip_reg>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v".
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" line 71: Output port <trig_fifo_overrun> of the instance <Register> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" line 71: Output port <trig_fifo_underrun> of the instance <Register> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" line 71: Output port <trig_filter_ovf_flag_clear> of the instance <Register> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rf_i2si_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <trig_filter_ovf_flag_clear> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <chip_reg> synthesized.

Synthesizing Unit <trig_generator>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\trig_generator.v".
WARNING:Xst:647 - Input <wdata<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wdata<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <trig_i2so_fifo_underrun_clr>.
    Found 1-bit register for signal <trig_i2si_fifo_overrun_clr>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <trig_generator> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2c.v".
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <Deserializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Deserializer.v".
WARNING:Xst:653 - Signal <stop_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <sda_p1>.
    Found 1-bit register for signal <sda_p2>.
    Found 1-bit register for signal <i2c_sda>.
    Found 1-bit register for signal <Q_sda>.
    Found 1-bit register for signal <Q_scl>.
    Found 1-bit register for signal <scl_state>.
    Found 2-bit register for signal <deserial_state>.
    Found 1-bit register for signal <got_slave_addr>.
    Found 8-bit register for signal <incoming_slave_addr>.
    Found 4-bit register for signal <bit_counter_slave_addr>.
    Found 1-bit register for signal <slave_ack>.
    Found 1-bit register for signal <i2c_RW>.
    Found 1-bit register for signal <slave_addr_stop>.
    Found 1-bit register for signal <i2c_ack>.
    Found 4-bit register for signal <bit_counter_burst_addr>.
    Found 1-bit register for signal <i2c_addr<10>>.
    Found 1-bit register for signal <i2c_addr<9>>.
    Found 1-bit register for signal <i2c_addr<8>>.
    Found 1-bit register for signal <i2c_addr<7>>.
    Found 1-bit register for signal <i2c_addr<6>>.
    Found 1-bit register for signal <i2c_addr<5>>.
    Found 1-bit register for signal <i2c_addr<4>>.
    Found 1-bit register for signal <i2c_addr<3>>.
    Found 1-bit register for signal <i2c_addr<2>>.
    Found 1-bit register for signal <i2c_addr<1>>.
    Found 1-bit register for signal <i2c_addr<0>>.
    Found 1-bit register for signal <got_addr>.
    Found 1-bit register for signal <got_addr2>.
    Found 1-bit register for signal <addr_ack>.
    Found 1-bit register for signal <addr_xfc>.
    Found 1-bit register for signal <addr_ack2>.
    Found 8-bit register for signal <serial_data>.
    Found 4-bit register for signal <bit_counter_data>.
    Found 1-bit register for signal <got_data>.
    Found 1-bit register for signal <data_xfc>.
    Found 1-bit register for signal <scl_p1>.
    Found 1-bit register for signal <sda_state>.
    Found finite state machine <FSM_1> for signal <bit_counter_slave_addr>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 54                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bit_counter_burst_addr>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 67                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <deserial_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bit_counter_data>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 9-to-1 multiplexer for signal <bit_counter_slave_addr[3]_incoming_slave_addr[7]_wide_mux_21_OUT> created at line 207.
    Found 8-bit 8-to-1 multiplexer for signal <_n0411> created at line 498.
    Found 7-bit comparator equal for signal <incoming_slave_addr[7]_slave_addr[6]_equal_29_o> created at line 269
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <Deserializer> synthesized.

Synthesizing Unit <Sequencer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Sequencer.v".
    Found 11-bit register for signal <i2c_addr_out>.
    Found 11-bit register for signal <addr_increment>.
    Found 11-bit register for signal <i2c_addr_write>.
    Found 8-bit register for signal <i2c_data_out>.
    Found 1-bit register for signal <i2c_op>.
    Found 1-bit register for signal <i2c_xfc>.
    Found 1-bit register for signal <stop_read>.
    Found 1-bit register for signal <Q_data>.
    Found 1-bit register for signal <xfc_ready>.
    Found 1-bit register for signal <Q_addr>.
    Found 11-bit adder for signal <i2c_addr_write[10]_addr_increment[10]_add_1_OUT> created at line 115.
    Found 11-bit adder for signal <addr_increment[10]_GND_28_o_add_2_OUT> created at line 128.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Sequencer> synthesized.

Synthesizing Unit <Serializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v".
WARNING:Xst:647 - Input <i2c_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <Q_scl>.
    Found 8-bit register for signal <data_read>.
    Found 1-bit register for signal <serialize_data_ready>.
    Found 1-bit register for signal <i2c_sda_out>.
    Found 1-bit register for signal <serialize_done>.
    Found 4-bit register for signal <serialize_bit_counter>.
    Found 1-bit register for signal <first_data_bit_ready>.
    Found 1-bit register for signal <serialize_ack_done>.
    Found finite state machine <FSM_5> for signal <serialize_bit_counter>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 45                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port RAM                                : 2
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 23
 11-bit adder                                          : 2
 16-bit adder                                          : 1
 3-bit adder                                           : 4
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 47-bit adder                                          : 2
 5-bit adder                                           : 3
 6-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 119
 1-bit register                                        : 78
 11-bit register                                       : 3
 16-bit register                                       : 7
 16384-bit register                                    : 1
 2-bit register                                        : 1
 28-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 4
 4-bit register                                        : 5
 40-bit register                                       : 2
 47-bit register                                       : 2
 5-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 4
# Comparators                                          : 2
 16-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 605
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 48
 11-bit 2-to-1 multiplexer                             : 5
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 517
 32-bit 512-to-1 multiplexer                           : 1
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 2
 47-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 19
# Logic shifters                                       : 4
 47-bit shifter logical left                           : 2
 60-bit shifter logical right                          : 2
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <out_rgt_0> (without init value) has a constant value of 0 in block <Deserializer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_lft_0> (without init value) has a constant value of 0 in block <Deserializer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_left> (without init value) has a constant value of 1 in block <Deserializer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active> (without init value) has a constant value of 0 in block <Deserializer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <acc_t_16> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_17> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_18> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_19> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_20> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_21> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_22> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_23> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_24> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_25> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_26> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_27> of sequential type is unconnected in block <filter_round_truncate_left>.
WARNING:Xst:2677 - Node <acc_t_16> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_17> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_18> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_19> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_20> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_21> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_22> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_23> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_24> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_25> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_26> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:2677 - Node <acc_t_27> of sequential type is unconnected in block <filter_round_truncate_right>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ws_vec_0> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ws_vec_1> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ws_vec_2> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ws_vec_3> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sd_vec_0> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sd_vec_1> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sd_vec_2> is unconnected in block <Synchronizer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sd_vec_3> is unconnected in block <Synchronizer>.

Synthesizing (advanced) Unit <Sequencer>.
The following registers are absorbed into counter <addr_increment>: 1 register on signal <addr_increment>.
Unit <Sequencer> synthesized (advanced).

Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <fifo_out_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0072>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <filter_accumulator>.
The following registers are absorbed into accumulator <tmp>: 1 register on signal <tmp>.
Unit <filter_accumulator> synthesized (advanced).

Synthesizing (advanced) Unit <i2si_bist_gen>.
The following registers are absorbed into counter <sck_count>: 1 register on signal <sck_count>.
Unit <i2si_bist_gen> synthesized (advanced).

Synthesizing (advanced) Unit <i2so_serializer>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <i2so_serializer> synthesized (advanced).
WARNING:Xst:2677 - Node <acc_t_16> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_17> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_18> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_19> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_20> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_21> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_22> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_23> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_24> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_25> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_26> of sequential type is unconnected in block <filter_round_truncate>.
WARNING:Xst:2677 - Node <acc_t_27> of sequential type is unconnected in block <filter_round_truncate>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port distributed RAM                    : 2
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 12
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 47-bit adder                                          : 2
 5-bit adder                                           : 2
 6-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 9
 11-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 1
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 40-bit up loadable accumulator                        : 2
# Registers                                            : 16931
 Flip-Flops                                            : 16931
# Comparators                                          : 2
 16-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 16504
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 16432
 1-bit 512-to-1 multiplexer                            : 32
 11-bit 2-to-1 multiplexer                             : 4
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 5
 47-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 19
# Logic shifters                                       : 4
 47-bit shifter logical left                           : 2
 60-bit shifter logical right                          : 2
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <active> (without init value) has a constant value of 0 in block <i2si_deserializer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rst_n_vec_1> is unconnected in block <i2si_deserializer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rst_n_vec_0> is unconnected in block <i2si_deserializer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <armed1> is unconnected in block <i2si_deserializer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ws_d> is unconnected in block <i2si_deserializer>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <armed2> is unconnected in block <i2si_deserializer>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_4> on signal <deserial_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_1> on signal <bit_counter_slave_addr[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_2> on signal <bit_counter_burst_addr[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_3> on signal <bit_counter_data[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_serializer/FSM_5> on signal <serialize_bit_counter[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Filter/filter_stm_0/FSM_0> on signal <filter_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------

Optimizing unit <filter_mux> ...

Optimizing unit <chip> ...

Optimizing unit <Deserializer> ...

Optimizing unit <Serializer> ...

Optimizing unit <Sequencer> ...

Optimizing unit <i2s_in> ...

Optimizing unit <i2si_bist_gen> ...

Optimizing unit <synchronizer> ...

Optimizing unit <fifo> ...

Optimizing unit <i2so_serializer> ...

Optimizing unit <filter_stm> ...

Optimizing unit <filter_storage> ...

Optimizing unit <filter_round_truncate> ...
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/sd_vec_3> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/sd_vec_2> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/sd_vec_1> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/sd_vec_0> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/ws_vec_3> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/ws_vec_2> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/ws_vec_1> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <I2S_Input/Synchronizer/ws_vec_0> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_right/tmp_39> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_right/tmp_38> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_right/tmp_37> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_right/tmp_36> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_right/tmp_35> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_left/tmp_39> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_left/tmp_38> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_left/tmp_37> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_left/tmp_36> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/filter_accumulator_left/tmp_35> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/do_multiply_1st> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/do_multiply> of sequential type is unconnected in block <chip>.
WARNING:Xst:2677 - Node <Filter/filter_stm_0/do_transfer> of sequential type is unconnected in block <chip>.
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_0> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_0> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_1> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_1> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_2> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_2> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_3> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_3> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_4> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_4> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_5> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_5> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_6> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_6> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_7> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_7> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/filter_count_8> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/mux_rdptr_8> 
INFO:Xst:2261 - The FF/Latch <Filter/filter_stm_0/mux_re> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <Filter/filter_stm_0/arr_re_x> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_22> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_6> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_23> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_7> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_24> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_8> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_30> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_14> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_25> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_9> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_31> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_15> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_26> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_10> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_27> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_11> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_28> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_12> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_29> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_13> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_20> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_4> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_21> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_5> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <I2S_Input/Deserializer/in_left_delay> in Unit <chip> is equivalent to the following 2 FFs/Latches, which will be removed : <Filter/filter_stm_0/filter_round_truncate_right/ro_filter_ovf_flag> <Filter/filter_stm_0/filter_round_truncate_left/ro_filter_ovf_flag> 
Found area constraint ratio of 100 (+ 5) on block chip, actual ratio is 55.

Final Macro Processing ...

Processing Unit <chip> :
	Found 3-bit shift register for signal <I2C/i2c_top_deserializer/i2c_sda>.
	Found 2-bit shift register for signal <I2C/i2c_top_deserializer/i2c_scl>.
Unit <chip> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16877
 Flip-Flops                                            : 16877
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : chip.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26043
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 32
#      LUT2                        : 61
#      LUT3                        : 16579
#      LUT4                        : 128
#      LUT5                        : 70
#      LUT6                        : 8786
#      MUXCY                       : 150
#      MUXF7                       : 52
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 150
# FlipFlops/Latches                : 16879
#      FD                          : 15
#      FDC                         : 55
#      FDCE                        : 16647
#      FDE                         : 34
#      FDP                         : 3
#      FDPE                        : 19
#      FDR                         : 44
#      FDRE                        : 56
#      FDSE                        : 6
# RAMS                             : 64
#      RAM32X1D                    : 64
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 7
#      OBUF                        : 4
# DSPs                             : 2
#      DSP48E1                     : 2
# Others                           : 1
#      register                    : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           16879  out of  126800    13%  
 Number of Slice LUTs:                25817  out of  63400    40%  
    Number used as Logic:             25687  out of  63400    40%  
    Number used as Memory:              130  out of  19000     0%  
       Number used as RAM:              128
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  25879
   Number with an unused Flip Flop:    9000  out of  25879    34%  
   Number with an unused LUT:            62  out of  25879     0%  
   Number of fully used LUT-FF pairs: 16817  out of  25879    64%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  12  out of    210     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------------------------------+--------------------------------------------+-------+
clk                                                                                      | BUFGP                                      | 16945 |
I2C/i2c_top_deserializer/i2c_sda_neg_pulse(I2C/i2c_top_deserializer/i2c_sda_neg_pulse1:O)| NONE(*)(I2C/i2c_top_deserializer/sda_state)| 1     |
I2C/i2c_top_deserializer/i2c_scl_neg_pulse(I2C/i2c_top_deserializer/i2c_scl_neg_pulse1:O)| NONE(*)(I2C/i2c_top_deserializer/scl_state)| 1     |
-----------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.834ns (Maximum Frequency: 206.855MHz)
   Minimum input arrival time before clock: 3.650ns
   Maximum output required time after clock: 0.663ns
   Maximum combinational path delay: 0.962ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.834ns (frequency: 206.855MHz)
  Total number of paths / destination ports: 256954 / 34168
-------------------------------------------------------------------------
Delay:               4.834ns (Levels of Logic = 36)
  Source:            Filter/filter_stm_0/Mmult_accumulator_in_right (DSP)
  Destination:       Filter/filter_stm_0/filter_accumulator_right/tmp_34 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Filter/filter_stm_0/Mmult_accumulator_in_right to Filter/filter_stm_0/filter_accumulator_right/tmp_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P0       1   2.952   0.295  Filter/filter_stm_0/Mmult_accumulator_in_right (Filter/filter_stm_0/accumulator_in_right<0>)
     LUT3:I2->O            1   0.097   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_lut<0> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<0> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<1> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<2> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<3> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<4> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<5> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<6> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<7> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<8> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<9> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<10> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<11> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<12> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<13> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<14> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<15> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<16> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<17> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<18> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<19> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<20> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<21> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<22> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<23> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<24> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<25> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<26> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<27> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<28> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<29> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<30> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<31> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<32> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<32>)
     MUXCY:CI->O           0   0.023   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<33> (Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_cy<33>)
     XORCY:CI->O           1   0.370   0.000  Filter/filter_stm_0/filter_accumulator_right/Maccum_tmp_xor<34> (Filter/filter_stm_0/Result<34>1)
     FDCE:D                    0.008          Filter/filter_stm_0/filter_accumulator_right/tmp_34
    ----------------------------------------
    Total                      4.834ns (4.539ns logic, 0.295ns route)
                                       (93.9% logic, 6.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27441 / 402
-------------------------------------------------------------------------
Offset:              3.650ns (Levels of Logic = 5)
  Source:            Register/Register:rf_filter_coeff424_b<7> (PAD)
  Destination:       Filter/filter_stm_0/Mmult_accumulator_in_right (DSP)
  Destination Clock: clk rising

  Data Path: Register/Register:rf_filter_coeff424_b<7> to Filter/filter_stm_0/Mmult_accumulator_in_right
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    register:rf_filter_coeff424_b<7>    1   0.000   0.693  Register/Register (rf_filter_coeff424_b<7>)
     LUT6:I0->O            1   0.097   0.556  Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_18224 (Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_18224)
     LUT6:I2->O            1   0.097   0.556  Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_1364 (Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_1364)
     LUT6:I2->O            1   0.097   0.556  Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_819 (Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_819)
     LUT6:I2->O            1   0.097   0.000  Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_36 (Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_36)
     MUXF7:I1->O          20   0.279   0.367  Filter/filter_mux_0/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_2_f7_5 (Filter/filter_mux_0/rdptr[8]_ram[511][15]_wide_mux_513_OUT<15>)
     DSP48E1:A20               0.254          Filter/filter_stm_0/Mmult_accumulator_in_right
    ----------------------------------------
    Total                      3.650ns (0.921ns logic, 2.729ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.663ns (Levels of Logic = 1)
  Source:            I2S_Input/Synchronizer/sck_vec_1 (FF)
  Destination:       i2so_sck (PAD)
  Source Clock:      clk rising

  Data Path: I2S_Input/Synchronizer/sck_vec_1 to i2so_sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.302  I2S_Input/Synchronizer/sck_vec_1 (I2S_Input/Synchronizer/sck_vec_1)
     OBUF:I->O                 0.000          i2so_sck_OBUF (i2so_sck)
    ----------------------------------------
    Total                      0.663ns (0.361ns logic, 0.302ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.962ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       Register/Register:clk (PAD)

  Data Path: clk to Register/Register:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O         16943   0.000   0.962  clk_BUFGP (clk_BUFGP)
    register:clk               0.000          Register/Register
    ----------------------------------------
    Total                      0.962ns (0.000ns logic, 0.962ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock I2C/i2c_top_deserializer/i2c_scl_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2C/i2c_top_deserializer/i2c_sda_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.489|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
I2C/i2c_top_deserializer/i2c_scl_neg_pulse|    2.209|         |         |         |
I2C/i2c_top_deserializer/i2c_sda_neg_pulse|    1.264|         |         |         |
clk                                       |    4.834|         |         |         |
------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 138.00 secs
Total CPU time to Xst completion: 138.38 secs
 
--> 

Total memory usage is 788696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  162 (  73 filtered)
Number of infos    :   31 (   0 filtered)

