$date
	Wed Nov 20 13:26:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module anillo_tb $end
$var wire 4 ! fila [3:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module anillo_inst_tb $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % WIDTH $end
$var reg 4 & fila [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
b100 "
$end
#0
$dumpvars
b0 '
bx &
0$
0#
bx !
$end
#500000
b1 !
b1 &
1#
#1000000
0#
#1500000
1$
1#
#2000000
0#
#2500000
b1000 !
b1000 &
b11 '
1#
#3000000
0#
#3500000
b100 !
b100 &
b11 '
1#
#4000000
0#
#4500000
b10 !
b10 &
b11 '
1#
#5000000
0#
#5500000
b1 !
b1 &
b11 '
1#
#6000000
0#
#6500000
b1000 !
b1000 &
b11 '
1#
#7000000
0#
#7500000
b100 !
b100 &
b11 '
1#
#8000000
0#
#8500000
b10 !
b10 &
b11 '
1#
#9000000
0#
#9500000
b1 !
b1 &
b11 '
1#
#10000000
0#
#10500000
b1000 !
b1000 &
b11 '
1#
#11000000
0#
#11500000
b100 !
b100 &
b11 '
1#
#12000000
0#
#12500000
b10 !
b10 &
b11 '
1#
#13000000
0#
#13500000
b1 !
b1 &
b11 '
1#
#14000000
0#
#14500000
b1000 !
b1000 &
b11 '
1#
#15000000
0#
#15500000
b100 !
b100 &
b11 '
1#
#16000000
0#
#16500000
b10 !
b10 &
b11 '
1#
#17000000
0#
#17500000
b1 !
b1 &
b11 '
1#
#18000000
0#
#18500000
b1000 !
b1000 &
b11 '
1#
#19000000
0#
#19500000
b100 !
b100 &
b11 '
1#
#20000000
0#
#20500000
b10 !
b10 &
b11 '
1#
#21000000
0#
#21500000
b1 !
b1 &
b11 '
1#
#22000000
0#
#22500000
b1000 !
b1000 &
b11 '
1#
#23000000
0#
#23500000
b100 !
b100 &
b11 '
1#
#24000000
0#
#24500000
b10 !
b10 &
b11 '
1#
#25000000
0#
#25500000
b1 !
b1 &
b11 '
1#
#26000000
0#
#26500000
b1000 !
b1000 &
b11 '
1#
