#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _EXP10F_H_X86_
#define _EXP10F_H_X86_

inline float8_128 __dlc_exp10f(float8_128 a)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16672;"
        "V0@(pr0)       vr10 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "V0@(pr0)       vr12 = and.u32 vr10, r44;"
        "V1@(pr0)       vr13 = and.u32 vr11, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "V0@(pr0)       vr14 = and.u32 vr10, r44;"
        "V1@(pr0)       vr15 = sub.f32 vr14, r49;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16000;"
        "pseudo@0       @pseudo imm_2 = 43691;"
        "pseudo@0       @pseudo imm_3 = 16042;"
        "V0@(pr0)       vr16 = mul.f32 vr15, r36;"
        "V1@(pr0)       vr17 = mov.u32 r45;"
        "}"
        "{"
        "V1@(pr0)       vr16 = sub.f32 vr17, vr16;"
        "}"
        "{"
        "V0@(pr0)       vr16 = mul.f32 vr15, vr16;"
        "V1@(pr0)       vr17 = mov.u32 r50;"
        "}"
        "{"
        "V0@(pr0)       vr28 = mul.f32 vr15, vr15;"
        "V1@(pr0)       vr17 = sub.f32 vr17, vr16;"
        "}"
        "{"
        "V0@(pr0)       vr16 = mul.f32 vr17, vr28;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 43520;"
        "pseudo@0       @pseudo imm_1 = 16312;"
        "V0@(pr0)       vr17 = mul.f32 vr15, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 42352;"
        "pseudo@0       @pseudo imm_1 = 14060;"
        "V0@(pr0)       vr28 = mul.f32 vr15, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 43579;"
        "pseudo@0       @pseudo imm_1 = 16312;"
        "V0@(pr0)       vr29 = mul.f32 vr16, r44;"
        "V1@(pr0)       vr28 = sub.f32 vr28, vr29;"
        "}"
        "{"
        "V1@(pr0)       vr30 = add.f32 vr28, vr17;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr30 = and.u32 vr30, r44;"
        "V1@(pr0)       vr31 = sub.f32 vr30, vr17;"
        "}"
        "{"
        "V1@(pr0)       vr31 = sub.f32 vr28, vr31;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 19328;"
        "pseudo@0       @pseudo imm_1 = 24;"
        "V0@(pr0)       vr15 = mul.f32 vr14, r36;"
        "V1@(pr0)       vr16 = mov.u32 r33;"
        "}"
        "{"
        "V0@(pr0)       vr17 = mov.u32 r46;"
        "V1@(pr0)       vr16 = sub.s32 vr17, vr16;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 128;"
        "V0@(pr0)       vmsk0 = ls.s32 vr12, r36;"
        "V1@(pr0)       vr14 = sel vmsk0 vr14, vr15;"
        "}"
        "{"
        "V0@(pr0)       vr15 = sel vmsk0 vr17, vr16;"
        "V1@(pr0)       vr16 = sel vmsk0 vr12, vr14;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23;"
        "V1@(pr0)       vr17 = shr.u32 vr16, r32;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 127;"
        "V0@(pr0)       vr17 = sub.s32 vr17, r32;"
        "V1@(pr0)       vr15 = add.s32 vr15, vr17;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 127;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 16256;"
        "V0@(pr0)       vr17 = and.u32 vr16, r44;"
        "V1@(pr0)       vr16 = or.u32 vr17, r45;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 46039;"
        "pseudo@0       @pseudo imm_1 = 93;"
        "V0@(pr0)       vmsk0 = ls.s32 vr17, r44;"
        "V1@(pr0)       vr28 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk0 vr28, r48;"
        "V1@(pr0)       vr0 = add.s32 vr15, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 128;"
        "V0@(pr0)       vr15 = sel vmsk0 vr0, vr15;"
        "V1@(pr0)       vr0 = sub.s32 vr16, r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 50289;"
        "pseudo@0       @pseudo imm_1 = 28;"
        "V0@(pr0)       vr16 = sel vmsk0 vr0, vr16;"
        "V1@(pr0)       vmsk1 = lseq.s32 vr17, r44;"
        "}"
        "{"
        "V0@(pr0)       vr0 = mov.u32 r48;"
        "V1@(pr0)       vr1 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)       vr17 = sel vmsk1 vr0, vr1;"
        "V1@(pr0)       vr17 = sel vmsk0 vr1, vr17;"
        "}"
        "{"
        "V0@(pr0)       vr14 = mov.u32 vr16;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vmsk0 = eq.s32 vr17, r46;"
        "V1@(pr0)       vr28 = mov.u32 r36;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk0 vr28, r49;"
        "V1@(pr0)       vr29 = sub.f32 vr14, vr28;"
        "}"
        "{"
        "V1@(pr0)       vr28 = add.f32 vr28, vr14;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr0 = and.u32 vr28, r44;"
        "V1@(pr0)       vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)       vr2 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23007;"
        "pseudo@0       @pseudo imm_1 = 24375;"
        "V0@(pr0)       vr3 = mov.u32 r44;"
        "V1@(pr0)       vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)       vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32768;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr6 = and.u32 vr28, r36;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk2 = eq.f32 vr28, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32640;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr7 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)       vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk2 vr1, vr7;"
        "V1@(pr0)       vr28 = sel vmsk1 vr28, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr0 = mul.f32 vr28, vr29;"
        "V1@(pr0)       vr1 = and.u32 vr0, r44;"
        "}"
        "{"
        "V1@(pr0)       vr2 = shr.u32 vr16, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 8192;"
        "pseudo@0       @pseudo imm_1 = 4;"
        "V0@(pr0)       vr2 = or.u32 vr2, r36;"
        "V1@(pr0)       vr2 = add.s32 vr2, r37;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 21;"
        "V1@(pr0)       vr17 = shl.u32 vr17, r32;"
        "}"
        "{"
        "V0@(pr0)       vr2 = add.s32 vr2, vr17;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr17 = mov.u32 r36;"
        "V1@(pr0)       vr17 = sel vmsk0 vr17, r49;"
        "}"
        "{"
        "V1@(pr0)       vr3 = sub.f32 vr2, vr17;"
        "}"
        "{"
        "V1@(pr0)       vr3 = sub.f32 vr14, vr3;"
        "}"
        "{"
        "V0@(pr0)       vr4 = mul.f32 vr1, vr2;"
        "V1@(pr0)       vr4 = sub.f32 vr29, vr4;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr4 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr4 = mul.f32 vr28, vr4;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr0, vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61762;"
        "pseudo@0       @pseudo imm_1 = 15955;"
        "pseudo@0       @pseudo imm_2 = 12885;"
        "pseudo@0       @pseudo imm_3 = 15980;"
        "V0@(pr0)       vr6 = mul.f32 vr5, r44;"
        "V1@(pr0)       vr6 = add.f32 vr6, r45;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 41733;"
        "pseudo@0       @pseudo imm_1 = 16011;"
        "V0@(pr0)       vr6 = mul.f32 vr5, vr6;"
        "V1@(pr0)       vr6 = add.f32 vr6, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 43691;"
        "pseudo@0       @pseudo imm_1 = 16042;"
        "V0@(pr0)       vr6 = mul.f32 vr5, vr6;"
        "V1@(pr0)       vr6 = add.f32 vr6, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 28087;"
        "pseudo@0       @pseudo imm_1 = 16091;"
        "V0@(pr0)       vr6 = mul.f32 vr5, vr6;"
        "V1@(pr0)       vr6 = add.f32 vr6, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 39322;"
        "pseudo@0       @pseudo imm_1 = 16153;"
        "V0@(pr0)       vr6 = mul.f32 vr5, vr6;"
        "V1@(pr0)       vr6 = add.f32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)       vr6 = mul.f32 vr5, vr6;"
        "}"
        "{"
        "V0@(pr0)       vr6 = mul.f32 vr5, vr6;"
        "}"
        "{"
        "V1@(pr0)       vr2 = add.f32 vr1, vr0;"
        "}"
        "{"
        "V0@(pr0)       vr2 = mul.f32 vr4, vr2;"
        "V1@(pr0)       vr6 = add.f32 vr6, vr2;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr1;"
        "V1@(pr0)       vr2 = add.f32 vr6, vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16448;"
        "V1@(pr0)       vr2 = add.f32 vr2, r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr2 = and.u32 vr2, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16448;"
        "V1@(pr0)       vr3 = sub.f32 vr2, r36;"
        "}"
        "{"
        "V1@(pr0)       vr3 = sub.f32 vr3, vr5;"
        "}"
        "{"
        "V1@(pr0)       vr3 = sub.f32 vr6, vr3;"
        "}"
        "{"
        "V0@(pr0)       vr28 = mul.f32 vr1, vr2;"
        "}"
        "{"
        "V0@(pr0)       vr29 = mul.f32 vr4, vr2;"
        "}"
        "{"
        "V0@(pr0)       vr7 = mul.f32 vr3, vr0;"
        "V1@(pr0)       vr29 = add.f32 vr29, vr7;"
        "}"
        "{"
        "V1@(pr0)       vr7 = add.f32 vr28, vr29;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr7 = and.u32 vr7, r44;"
        "V1@(pr0)       vr0 = sub.f32 vr7, vr28;"
        "}"
        "{"
        "V1@(pr0)       vr0 = sub.f32 vr29, vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 14336;"
        "pseudo@0       @pseudo imm_1 = 16246;"
        "V0@(pr0)       vr1 = mul.f32 vr7, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 50080;"
        "pseudo@0       @pseudo imm_1 = 13981;"
        "V0@(pr0)       vr2 = mul.f32 vr7, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 14415;"
        "pseudo@0       @pseudo imm_1 = 16246;"
        "V0@(pr0)       vr3 = mul.f32 vr0, r44;"
        "V1@(pr0)       vr2 = add.f32 vr2, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 53212;"
        "pseudo@0       @pseudo imm_1 = 13777;"
        "V0@(pr0)       vr3 = mov.u32 r44;"
        "V1@(pr0)       vr3 = sel vmsk0 vr3, r46;"
        "}"
        "{"
        "V1@(pr0)       vr2 = add.f32 vr2, vr3;"
        "}"
        "{"
        "V0@(pr0)       vr15 = cvtinttof.f32 vr15;"
        "V1@(pr0)       vr3 = add.f32 vr1, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 49152;"
        "pseudo@0       @pseudo imm_1 = 16149;"
        "V0@(pr0)       vr4 = mov.u32 r44;"
        "V1@(pr0)       vr4 = sel vmsk0 vr4, r46;"
        "}"
        "{"
        "V1@(pr0)       vr3 = add.f32 vr3, vr4;"
        "}"
        "{"
        "V1@(pr0)       vr28 = add.f32 vr15, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr28 = and.u32 vr28, r44;"
        "V1@(pr0)       vr3 = sub.f32 vr28, vr15;"
        "}"
        "{"
        "V1@(pr0)       vr3 = sub.f32 vr3, vr4;"
        "}"
        "{"
        "V1@(pr0)       vr3 = sub.f32 vr3, vr1;"
        "}"
        "{"
        "V1@(pr0)       vr29 = sub.f32 vr2, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 19712;"
        "V0@(pr0)       vmsk0 = gt.s32 vr13, r44;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk0 vr28, vr30;"
        "V1@(pr0)       vr29 = sel vmsk0 vr29, vr31;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 2;"
        "pseudo@0       @pseudo imm_1 = 23;"
        "V0@(pr0)       vr0 = mov.u32 r32;"
        "V1@(pr0)       vr1 = shr.u32 vr13, r33;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 127;"
        "pseudo@0       @pseudo imm_1 = 23;"
        "V0@(pr0)       vr1 = sub.s32 vr1, r32;"
        "V1@(pr0)       vr2 = mov.u32 r33;"
        "}"
        "{"
        "V0@(pr0)       vr4 = sub.s32 vr2, vr1;"
        "V1@(pr0)       vr2 = shr.u32 vr13, vr4;"
        "}"
        "{"
        "V0@(pr0)       vr3 = and.u32 vr2, r48;"
        "V1@(pr0)       vr3 = sub.s32 vr0, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 16256;"
        "V0@(pr0)       vmsk0 = gteq.s32 vr13, r44;"
        "V1@(pr0)       vr4 = shl.u32 vr2, vr4;"
        "}"
        "{"
        "V0@(pr0)       vmsk1 = eq.s32 vr4, vr13;"
        "V1@(pr0)       vr5 = mov.u32 r46;"
        "}"
        "{"
        "V0@(pr0)       vr15 = sel vmsk1 vr5, vr3;"
        "V1@(pr0)       vr15 = sel vmsk0 vr5, vr15;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 19328;"
        "V0@(pr0)       vmsk0 = gteq.s32 vr13, r44;"
        "V1@(pr0)       vr15 = sel vmsk0 vr15, vr0;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = ls.s32 vr10, r46;"
        "V1@(pr0)       vr15 = sel vmsk0 vr5, vr15;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 31;"
        "V0@(pr0)       vr0 = sub.s32 vr15, r48;"
        "V1@(pr0)       vr1 = shr.u32 vr10, r32;"
        "}"
        "{"
        "V0@(pr0)       vr1 = sub.s32 vr1, r48;"
        "V1@(pr0)       vr0 = or.u32 vr1, vr0;"
        "}"
        "{"
        "V0@(pr0)       vmsk7 = eq.s32 vr0, r46;"
        "V1@(pr0)       vr1 = mov.u32 r49;"
        "}"
        "{"
        "V0@(pr0)       vr0 = sel vmsk7 vr1, r57;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr1 = and.u32 vr11, r44;"
        "V1@(pr0)       vr2 = sub.f32 vr11, vr1;"
        "}"
        "{"
        "V0@(pr0)       vr2 = mul.f32 vr2, vr28;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr11, vr29;"
        "V1@(pr0)       vr2 = add.f32 vr2, vr3;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr1, vr28;"
        "V1@(pr0)       vr4 = add.f32 vr2, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "V0@(pr0)       vr5 = and.u32 vr4, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23;"
        "V1@(pr0)       vr1 = shr.u32 vr5, r32;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 127;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 128;"
        "V0@(pr0)       vr1 = sub.s32 vr1, r32;"
        "V1@(pr0)       vr16 = mov.u32 r45;"
        "}"
        "{"
        "V0@(pr0)       vr14 = add.s32 vr1, r48;"
        "V1@(pr0)       vr14 = shr.u32 vr16, vr14;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "V0@(pr0)       vr14 = add.s32 vr4, vr14;"
        "V1@(pr0)       vr16 = and.u32 vr14, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23;"
        "V1@(pr0)       vr16 = shr.u32 vr16, r32;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 127;"
        "pseudo@0       @pseudo imm_2 = 65535;"
        "pseudo@0       @pseudo imm_3 = 127;"
        "V0@(pr0)       vr16 = sub.s32 vr16, r32;"
        "V1@(pr0)       vr6 = mov.u32 r45;"
        "}"
        "{"
        "V1@(pr0)       vr6 = shr.u32 vr6, vr16;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr6 = xor.u32 vr6, r44;"
        "V1@(pr0)       vr6 = and.u32 vr14, vr6;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 127;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 128;"
        "V0@(pr0)       vr14 = and.u32 vr14, r44;"
        "V1@(pr0)       vr14 = or.u32 vr14, r45;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23;"
        "V0@(pr0)       vr7 = mov.u32 r32;"
        "V1@(pr0)       vr7 = sub.s32 vr7, vr16;"
        "}"
        "{"
        "V1@(pr0)       vr14 = shr.u32 vr14, vr7;"
        "}"
        "{"
        "V0@(pr0)       vr7 = mov.u32 r46;"
        "V1@(pr0)       vr7 = sub.s32 vr7, vr14;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = ls.s32 vr4, r46;"
        "V1@(pr0)       vr14 = sel vmsk0 vr14, vr7;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 16128;"
        "V0@(pr0)       vmsk0 = gt.s32 vr5, r44;"
        "V1@(pr0)       vr6 = sub.f32 vr3, vr6;"
        "}"
        "{"
        "V0@(pr0)       vr7 = mov.u32 r46;"
        "V1@(pr0)       vr14 = sel vmsk0 vr7, vr14;"
        "}"
        "{"
        "V0@(pr0)       vr6 = sel vmsk0 vr3, vr6;"
        "V1@(pr0)       vr1 = add.f32 vr2, vr6;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "pseudo@0       @pseudo imm_1 = 65535;"
        "V0@(pr0)       vr1 = and.u32 vr1, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 29184;"
        "pseudo@0       @pseudo imm_1 = 16177;"
        "V0@(pr0)       vr16 = mul.f32 vr1, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 48780;"
        "pseudo@0       @pseudo imm_1 = 13759;"
        "V0@(pr0)       vr7 = mul.f32 vr1, r44;"
        "V1@(pr0)       vr17 = sub.f32 vr1, vr6;"
        "}"
        "{"
        "V1@(pr0)       vr17 = sub.f32 vr2, vr17;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 29208;"
        "pseudo@0       @pseudo imm_1 = 16177;"
        "V0@(pr0)       vr17 = mul.f32 vr17, r44;"
        "V1@(pr0)       vr17 = add.f32 vr7, vr17;"
        "}"
        "{"
        "V1@(pr0)       vr7 = add.f32 vr16, vr17;"
        "}"
        "{"
        "V1@(pr0)       vr16 = sub.f32 vr7, vr16;"
        "}"
        "{"
        "V1@(pr0)       vr16 = sub.f32 vr17, vr16;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr7, vr7;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 47948;"
        "pseudo@0       @pseudo imm_1 = 13105;"
        "pseudo@0       @pseudo imm_2 = 59918;"
        "pseudo@0       @pseudo imm_3 = 46557;"
        "V0@(pr0)       vr17 = mul.f32 vr1, r44;"
        "V1@(pr0)       vr17 = add.f32 vr17, r45;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 45909;"
        "pseudo@0       @pseudo imm_1 = 14474;"
        "V0@(pr0)       vr17 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr17 = add.f32 vr17, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 2913;"
        "pseudo@0       @pseudo imm_1 = 47926;"
        "V0@(pr0)       vr17 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr17 = add.f32 vr17, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 43691;"
        "pseudo@0       @pseudo imm_1 = 15914;"
        "V0@(pr0)       vr17 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr17 = add.f32 vr17, r44;"
        "}"
        "{"
        "V0@(pr0)       vr17 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr17 = sub.f32 vr7, vr17;"
        "}"
        "{"
        "V0@(pr0)       vr28 = mul.f32 vr7, vr16;"
        "V1@(pr0)       vr28 = add.f32 vr16, vr18;"
        "}"
        "{"
        "V0@(pr0)       vr29 = mul.f32 vr7, vr17;"
        "V1@(pr0)       vr30 = sub.f32 vr17, r51;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr0 = and.u32 vr30, r44;"
        "V1@(pr0)       vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)       vr16 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23007;"
        "pseudo@0       @pseudo imm_1 = 24375;"
        "V0@(pr0)       vr17 = mov.u32 r44;"
        "V1@(pr0)       vr16 = shr.u32 vr16, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr16 = sub.s32 vr17, vr16;"
        "V1@(pr0)       vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32768;"
        "V0@(pr0)       vr17 = mul.f32 vr16, vr16;"
        "V1@(pr0)       vr6 = and.u32 vr30, r36;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr16;"
        "V1@(pr0)       vr16 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)       vr17 = mul.f32 vr16, vr16;"
        "V1@(pr0)       vmsk0 = eq.f32 vr30, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr16;"
        "V1@(pr0)       vr16 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32640;"
        "V0@(pr0)       vr17 = mul.f32 vr16, vr16;"
        "V1@(pr0)       vr31 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr17;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr16;"
        "V1@(pr0)       vr16 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)       vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)       vr30 = sel vmsk0 vr1, vr31;"
        "V1@(pr0)       vr30 = sel vmsk1 vr30, vr16;"
        "}"
        "{"
        "V0@(pr0)       vr16 = mul.f32 vr29, vr30;"
        "V1@(pr0)       vr16 = sub.f32 vr16, vr28;"
        "}"
        "{"
        "V0@(pr0)       vr17 = mov.u32 r49;"
        "V1@(pr0)       vr7 = sub.f32 vr16, vr7;"
        "}"
        "{"
        "V1@(pr0)       vr17 = sub.f32 vr17, vr7;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23;"
        "V1@(pr0)       vr0 = shl.u32 vr14, r32;"
        "}"
        "{"
        "V1@(pr0)       vr0 = add.s32 vr17, vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23;"
        "V1@(pr0)       vr1 = shr.u32 vr0, r32;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = lseq.s32 vr1, r46;"
        "V1@(pr0)       vr17 = sel vmsk0 vr0, r46;"
        "}"
        "{"
        "V0@(pr0)       vr0 = mov.u32 r49;"
        "V1@(pr0)       vr0 = sel vmsk7 vr0, r57;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr0, vr17;"
        "}"
        "{"
        "V1@(pr0)       vr28 = add.f32 vr2, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "V0@(pr0)       vr29 = and.u32 vr28, r44;"
        "V1@(pr0)       vmsk0 = ls.f32 vr0, r46;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 4096;"
        "pseudo@0       @pseudo imm_1 = 36864;"
        "V0@(pr0)       vr30 = mov.u32 r36;"
        "V1@(pr0)       vr31 = mov.u32 r37;"
        "}"
        "{"
        "V0@(pr0)       vr31 = sel vmsk0 vr30, vr31;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 28672;"
        "V0@(pr0)       vr4 = mul.f32 vr30, vr31;"
        "V1@(pr0)       vr30 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 61440;"
        "V0@(pr0)       vr31 = mov.u32 r36;"
        "V1@(pr0)       vr31 = sel vmsk0 vr30, vr31;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr30, vr31;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 43580;"
        "pseudo@0       @pseudo imm_1 = 13112;"
        "V1@(pr0)       vr30 = add.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)       vr31 = sub.f32 vr28, vr3;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = gt.f32 vr30, vr31;"
        "V1@(pr0)       vr7 = sel vmsk0 vr1, vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 17152;"
        "V0@(pr0)       vmsk0 = eq.s32 vr29, r44;"
        "V1@(pr0)       vr7 = sel vmsk0 vr1, vr7;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 17152;"
        "V0@(pr0)       vmsk0 = gt.s32 vr29, r44;"
        "V1@(pr0)       vr7 = sel vmsk0 vr7, vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 17174;"
        "V0@(pr0)       vmsk1 = eq.s32 vr29, r44;"
        "V1@(pr0)       vr30 = sub.f32 vr28, vr3;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = lseq.f32 vr2, vr30;"
        "V1@(pr0)       vr6 = sel vmsk0 vr1, vr4;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 17174;"
        "V0@(pr0)       vr6 = sel vmsk1 vr1, vr6;"
        "V1@(pr0)       vmsk0 = gt.s32 vr29, r44;"
        "}"
        "{"
        "V0@(pr0)       vr6 = sel vmsk0 vr6, vr4;"
        "V1@(pr0)       vmsk1 = gt.s32 vr28, r46;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 31;"
        "V0@(pr0)       vr7 = sel vmsk1 vr6, vr7;"
        "V1@(pr0)       vr0 = shr.u32 vr10, r32;"
        "}"
        "{"
        "V0@(pr0)       vr0 = sub.s32 vr0, r48;"
        "V1@(pr0)       vr0 = or.u32 vr0, vr15;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32704;"
        "V0@(pr0)       vmsk0 = eq.s32 vr0, r46;"
        "V1@(pr0)       vr7 = sel vmsk0 vr7, r44;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "V0@(pr0)       vr0 = and.u32 vr10, r44;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = eq.f32 vr10, r46;"
        "V1@(pr0)       vr0 = sel vmsk0 vr0, r46;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = eq.f32 vr10, r47;"
        "V1@(pr0)       vr0 = sel vmsk0 vr0, r47;"
        "}"
        "{"
        "V1@(pr0)       vr31 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr28 = and.u32 vr0, r44;"
        "V1@(pr0)       vmsk1 = eq.s32 vr28, r45;"
        "}"
        "{"
        "V0@(pr0)       vr29 = mul.f32 vr28, r50;"
        "V1@(pr0)       vr2 = mov.u32 vr28;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23007;"
        "pseudo@0       @pseudo imm_1 = 24375;"
        "V0@(pr0)       vr3 = mov.u32 r44;"
        "V1@(pr0)       vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)       vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32768;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr6 = and.u32 vr0, r36;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr29, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk0 = eq.f32 vr0, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr29, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32640;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr30 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr29, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)       vr29 = mul.f32 vr5, vr5;"
        "V1@(pr0)       vr29 = or.u32 vr6, vr29;"
        "}"
        "{"
        "V0@(pr0)       vr0 = sel vmsk0 vr28, vr30;"
        "V1@(pr0)       vr0 = sel vmsk1 vr0, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65408;"
        "pseudo@0       @pseudo imm_1 = 32768;"
        "V0@(pr0)       vmsk0 = eq.f32 vr10, r36;"
        "V1@(pr0)       vr0 = sel vmsk0 vr0, r37;"
        "}"
        "{"
        "V0@(pr0)       vr28 = mov.u32 r46;"
        "V1@(pr0)       vr28 = sel vmsk0 vr28, r48;"
        "}"
        "{"
        "V1@(pr0)       vr29 = add.s32 vr28, r48;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = ls.s32 vr11, r46;"
        "V1@(pr0)       vr0 = sel vmsk0 vr31, vr0;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk0 vr28, vr29;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16256;"
        "V0@(pr0)       vr2 = sub.s32 vr12, r36;"
        "V1@(pr0)       vr2 = or.u32 vr2, vr15;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = eq.s32 vr2, r46;"
        "V1@(pr0)       vmsk1 = eq.s32 vr15, r48;"
        "}"
        "{"
        "V0@(pr0)       vr2 = mov.u32 r46;"
        "V1@(pr0)       vr2 = sub.f32 vr2, vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32704;"
        "V0@(pr0)       vr2 = sel vmsk1 vr0, vr2;"
        "V1@(pr0)       vr2 = sel vmsk0 vr2, r44;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = ls.f32 vr10, r46;"
        "V1@(pr0)       vr2 = sel vmsk0 vr0, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32640;"
        "V0@(pr0)       vmsk0 = eq.s32 vr12, r36;"
        "V1@(pr0)       vr7 = sel vmsk0 vr7, vr2;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = eq.s32 vr12, r46;"
        "V1@(pr0)       vr7 = sel vmsk0 vr7, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16256;"
        "V0@(pr0)       vmsk0 = eq.s32 vr12, r36;"
        "V1@(pr0)       vr7 = sel vmsk0 vr7, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 2;"
        "V0@(pr0)       vr29 = mov.u32 r32;"
        "V1@(pr0)       vmsk0 = eq.s32 vr29, vr28;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32768;"
        "V0@(pr0)       vr7 = sel vmsk0 vr7, r36;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = ls.s32 vr11, r46;"
        "V1@(pr0)       vr0 = mov.u32 r46;"
        "}"
        "{"
        "V1@(pr0)       vr2 = sub.f32 vr0, vr11;"
        "}"
        "{"
        "V0@(pr0)       vr2 = sel vmsk0 vr0, vr2;"
        "V1@(pr0)       vmsk1 = gteq.s32 vr11, r46;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16256;"
        "V0@(pr0)       vr0 = sel vmsk1 vr0, vr11;"
        "V1@(pr0)       vmsk0 = gt.s32 vr12, r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16256;"
        "V0@(pr0)       vr2 = sel vmsk0 vr2, vr0;"
        "V1@(pr0)       vmsk1 = eq.s32 vr12, r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32640;"
        "V0@(pr0)       vr2 = sel vmsk1 vr2, r49;"
        "V1@(pr0)       vmsk0 = eq.s32 vr13, r36;"
        "}"
        "{"
        "V0@(pr0)       vr7 = sel vmsk0 vr7, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 64;"
        "V0@(pr0)       vr0 = xor.u32 vr10, r36;"
        "V1@(pr0)       vr0 = add.s32 vr0, vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65408;"
        "V0@(pr0)       vmsk0 = gt.s32 vr0, r36;"
        "V1@(pr0)       vr2 = mov.u32 r49;"
        "}"
        "{"
        "V0@(pr0)       vr3 = sel vmsk0 vr2, vr1;"
        "V1@(pr0)       vmsk1 = eq.s32 vr13, r46;"
        "}"
        "{"
        "V0@(pr0)       vr7 = sel vmsk1 vr7, vr3;"
        "V1@(pr0)       vmsk6 = ls.s32 vr11, r46;"
        "}"
        "{"
        "V0@(pr0)       vr28 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr0 = and.u32 vr28, r44;"
        "V1@(pr0)       vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)       vr2 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23007;"
        "pseudo@0       @pseudo imm_1 = 24375;"
        "V0@(pr0)       vr3 = mov.u32 r44;"
        "V1@(pr0)       vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)       vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32768;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr6 = and.u32 vr28, r36;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk0 = eq.f32 vr28, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32640;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr0 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)       vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk0 vr1, vr0;"
        "V1@(pr0)       vr28 = sel vmsk1 vr28, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16256;"
        "V0@(pr0)       vr0 = sel vmsk6 vr10, vr28;"
        "V1@(pr0)       vmsk0 = eq.s32 vr13, r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16384;"
        "V0@(pr0)       vr7 = sel vmsk0 vr7, vr0;"
        "V1@(pr0)       vmsk1 = eq.s32 vr11, r36;"
        "}"
        "{"
        "V0@(pr0)       vr0 = mul.f32 vr10, vr10;"
        "V1@(pr0)       vr7 = sel vmsk1 vr7, vr0;"
        "}"
        "{"
        "V0@(pr0)       vr28 = mov.u32 vr10;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr28, r50;"
        "V1@(pr0)       vr2 = mov.u32 vr28;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23007;"
        "pseudo@0       @pseudo imm_1 = 24375;"
        "V0@(pr0)       vr3 = mov.u32 r44;"
        "V1@(pr0)       vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)       vr4 = mov.u32 r36;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk0 = lseq.f32 vr28, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk1 = eq.s32 vr28, r45;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk2 = eq.f32 vr28, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32768;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr1 = and.u32 vr28, r44;"
        "V1@(pr0)       vr3 = or.u32 vr1, r45;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32704;"
        "V0@(pr0)       vr28 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr28 = sel vmsk0 vr28, r44;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk1 vr28, r46;"
        "V1@(pr0)       vr28 = sel vmsk2 vr28, vr3;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 65535;"
        "pseudo@0       @pseudo imm_1 = 32767;"
        "pseudo@0       @pseudo imm_2 = 0;"
        "pseudo@0       @pseudo imm_3 = 32640;"
        "V0@(pr0)       vr0 = and.u32 vr28, r44;"
        "V1@(pr0)       vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)       vr2 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 23007;"
        "pseudo@0       @pseudo imm_1 = 24375;"
        "V0@(pr0)       vr3 = mov.u32 r44;"
        "V1@(pr0)       vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16320;"
        "V0@(pr0)       vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)       vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32768;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr6 = and.u32 vr28, r36;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vmsk0 = eq.f32 vr28, r46;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 0;"
        "pseudo@0       @pseudo imm_1 = 32640;"
        "V0@(pr0)       vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)       vr29 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)       vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)       vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)       vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)       vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)       vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)       vr28 = sel vmsk0 vr1, vr29;"
        "V1@(pr0)       vr28 = sel vmsk1 vr28, vr2;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16256;"
        "pseudo@0       @pseudo imm_1 = 32640;"
        "V0@(pr0)       vmsk0 = eq.s32 vr10, r36;"
        "V1@(pr0)       vr0 = mov.u32 r37;"
        "}"
        "{"
        "V0@(pr0)       vr3 = sel vmsk0 vr0, r49;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 32640;"
        "V0@(pr0)       vmsk0 = gt.s32 vr12, r36;"
        "V1@(pr0)       vmsk1 = gt.s32 vr13, r36;"
        "}"
        "{"
        "V0@(pr0)       vr7 = sel vmsk0 vr7, vr3;"
        "V1@(pr0)       vr7 = sel vmsk1 vr7, vr3;"
        "}"
        "{"
        "V0@(pr0)       vmsk0 = gteq.s32 vr10, r46;"
        "V1@(pr0)       vr1 = sel vmsk0 vr7, vr28;"
        "}"
        "{"
        "V0@(pr0)       vr12 = mov.u32 r49;"
        "V1@(pr0)       vmsk1 = eq.f32 vr11, r46;"
        "}"
        "{"
        "pseudo@0       @pseudo imm_0 = 16128;"
        "V0@(pr0)       vmsk0 = eq.s32 vr11, r36;"
        "V1@(pr0)       vr10 = sel vmsk0 vr7, vr1;"
        "}"
        "{"
        "V0@(pr0)       %[res0] = sel vmsk1 vr10, vr12;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a)
        :"vr4", "vr30", "vr10", "vr6", "vr12", "vr7", "vr15", "vr31", "vr1", "vr5", "vr18", "vr0", "vr28", "vr13", "vr29", "vr2", "vr17", "vr16", "vr11", "vr14", "vr3", "vmsk0", "vmsk7", "vmsk1", "vmsk2", "vmsk6"
        );
    return result0;
}

#endif // _EXP10F_H_
