{"vcs1":{"timestamp_begin":1754231835.115906934, "rt":11.78, "ut":12.31, "st":0.52}}
{"vcselab":{"timestamp_begin":1754231846.989167886, "rt":0.37, "ut":0.28, "st":0.08}}
{"link":{"timestamp_begin":1754231847.429314876, "rt":0.73, "ut":0.42, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754231834.023367395}
{"VCS_COMP_START_TIME": 1754231834.023367395}
{"VCS_COMP_END_TIME": 1754231848.388156224}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 483712}}
{"vcselab": {"peak_mem": 183028}}
