// Seed: 3583370138
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wand id_2,
    input tri id_3,
    output supply0 id_4
    , id_20,
    output wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12,
    input wire id_13,
    output uwire id_14,
    input wor id_15,
    output tri0 id_16,
    input supply0 id_17,
    output wor id_18
);
  assign id_5 = id_6 !== id_13 || id_11;
  wire id_21;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output wor   id_3,
    input  tri   id_4,
    output tri   id_5,
    input  uwire id_6,
    input  tri1  id_7,
    input  tri1  id_8,
    input  wire  id_9
);
  module_0(
      id_2,
      id_6,
      id_5,
      id_9,
      id_5,
      id_3,
      id_7,
      id_5,
      id_2,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1,
      id_5,
      id_4,
      id_3,
      id_6,
      id_3
  );
  assign id_3 = id_7;
endmodule
