 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:43 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U42/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                    0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U41/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                    0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U40/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                    0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U39/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                    0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                    0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U37/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                    0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U35/Y (NOR2BX2M)                                 0.22       1.19 r
  U0_ALU/U36/Y (OAI2BB1X2M)                               0.16       1.35 r
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                     0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.28       9.52
  data required time                                                 9.52
  --------------------------------------------------------------------------
  data required time                                                 9.52
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.17


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U73/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U69/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U65/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U61/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U57/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U77/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U85/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.38


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U81/Y (AOI31X2M)                                 0.16       1.13 r
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                     0.00       1.13 r
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        8.38


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/U89/Y (INVX2M)                                   0.22       0.98 f
  U0_ALU/U90/Y (AOI21X2M)                                 0.14       1.11 r
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                     0.00       1.11 r
  data arrival time                                                  1.11

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        8.40


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/valid_data_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.45       0.45 f
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.45 f
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.30       0.75 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.75 r
  U0_ALU/Enable (ALU_test_1)                              0.00       0.75 r
  U0_ALU/valid_data_reg/D (SDFFRQX1M)                     0.00       0.75 r
  data arrival time                                                  0.75

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.35       9.45
  data required time                                                 9.45
  --------------------------------------------------------------------------
  data required time                                                 9.45
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        8.70


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/valid_data_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/valid_data_reg/SI (SDFFRQX1M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.51       9.29
  data required time                                                 9.29
  --------------------------------------------------------------------------
  data required time                                                 9.29
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[6]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[6]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[5]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[5]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[4]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[4]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[3]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[3]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[2]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[2]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[1]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[1]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[0]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[0]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/data_reg[7]/SE (SDFFSQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/data_reg[7]/CK (SDFFSQX2M)                0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/mux/TX_OUT_mux_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/mux/test_se (MUX4x1_test_1)                   0.00       4.52 r
  U0_TOP_TX/mux/TX_OUT_mux_reg/SE (SDFFRQX2M)             0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/mux/TX_OUT_mux_reg/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/FSM1/BUSY_FSM_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/FSM1/test_se (FSM_TX_test_1)                  0.00       4.52 r
  U0_TOP_TX/FSM1/BUSY_FSM_reg/SE (SDFFRQX2M)              0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/FSM1/BUSY_FSM_reg/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/FSM1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/FSM1/test_se (FSM_TX_test_1)                  0.00       4.52 r
  U0_TOP_TX/FSM1/cs_reg[0]/SE (SDFFRQX2M)                 0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/FSM1/cs_reg[0]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/FSM1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/FSM1/test_se (FSM_TX_test_1)                  0.00       4.52 r
  U0_TOP_TX/FSM1/cs_reg[2]/SE (SDFFRQX2M)                 0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/FSM1/cs_reg[2]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/FSM1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/FSM1/test_se (FSM_TX_test_1)                  0.00       4.52 r
  U0_TOP_TX/FSM1/cs_reg[1]/SE (SDFFRQX2M)                 0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/FSM1/cs_reg[1]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[5]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[5]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[1]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[1]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[4]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[4]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[0]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[0]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[2]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[2]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_bit_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_bit_reg/SE (SDFFRQX2M)                0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_bit_reg/CK (SDFFRQX2M)                0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[3]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[3]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[6]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[6]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/PAR/test_se (parity_calc_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/PAR/par_data_reg[7]/SE (SDFFRQX2M)            0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/PAR/par_data_reg[7]/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/counter_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/counter_reg[3]/SE (SDFFRQX2M)             0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/counter_reg[3]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/counter_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/counter_reg[1]/SE (SDFFRQX2M)             0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/counter_reg[1]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/counter_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/counter_reg[2]/SE (SDFFRQX2M)             0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/counter_reg[2]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/counter_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U18/Y (INVXLM)                                          0.06       3.66 r
  U15/Y (DLY1X1M)                                         0.85       4.52 r
  U0_TOP_TX/test_se (TOP_TX_DATA_LENGTH8_test_1)          0.00       4.52 r
  U0_TOP_TX/SER/test_se (SERIALIZER_DATA_LENGTH8_test_1)
                                                          0.00       4.52 r
  U0_TOP_TX/SER/counter_reg[0]/SE (SDFFRQX2M)             0.00       4.52 r
  data arrival time                                                  4.52

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_TOP_TX/SER/counter_reg[0]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/o_div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U32/Y (OAI32X1M)                       0.29       4.48 r
  U1_clock_divider/o_div_clk_reg_reg/D (SDFFRQX2M)        0.00       4.48 r
  data arrival time                                                  4.48

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/o_div_clk_reg_reg/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                        5.00


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U36/Y (AND2X2M)                        0.17       4.36 f
  U1_clock_divider/counter_reg[6]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[6]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U19/Y (AND2X2M)                        0.17       4.36 f
  U1_clock_divider/counter_reg[5]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[5]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U18/Y (AND2X2M)                        0.17       4.36 f
  U1_clock_divider/counter_reg[4]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[4]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U37/Y (AND2X2M)                        0.17       4.36 f
  U1_clock_divider/counter_reg[0]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[0]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U8/Y (AND2X2M)                         0.17       4.36 f
  U1_clock_divider/counter_reg[1]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[1]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U17/Y (AND2X2M)                        0.17       4.36 f
  U1_clock_divider/counter_reg[3]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[3]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U6/Y (OAI2B11X2M)                      0.09       4.07 r
  U1_clock_divider/U5/Y (INVX2M)                          0.12       4.19 f
  U1_clock_divider/U9/Y (AND2X2M)                         0.17       4.36 f
  U1_clock_divider/counter_reg[2]/D (SDFFRQX2M)           0.00       4.36 f
  data arrival time                                                  4.36

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/counter_reg[2]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U1_RST_SYN/rst_shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U1_RST_SYN/test_se (RST_SYN_test_1)                     0.00       3.97 r
  U1_RST_SYN/rst_shift_reg_reg[0]/SE (SDFFRQX2M)          0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_RST_SYN/rst_shift_reg_reg[0]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_gen_reg_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/SE (SDFFRQX2M)
                                                          0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_reg_reg[1]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[0]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[7]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[7]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[6]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[6]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[3]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[3]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[2]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[2]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[4]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[4]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[5]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[5]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_bus_reg[1]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_bus_reg[1]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/enable_pulse_reg/SE (SDFFRQX2M)            0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U0_DATA_SYNC/test_se (DATA_SYNC_test_1)                 0.00       3.97 r
  U0_DATA_SYNC/sync_reg_reg[0]/SE (SDFFRQX2M)             0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.60       9.20
  data required time                                                 9.20
  --------------------------------------------------------------------------
  data required time                                                 9.20
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U1_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U25/Y (INVXLM)                                          0.54       3.97 r
  U1_RST_SYN/test_se (RST_SYN_test_1)                     0.00       3.97 r
  U1_RST_SYN/rst_shift_reg_reg[1]/SE (SDFFRQX1M)          0.00       3.97 r
  data arrival time                                                  3.97

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_RST_SYN/rst_shift_reg_reg[1]/CK (SDFFRQX1M)          0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00       3.96 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/SE (SDFFRQX2M)             0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/Address_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/Address_reg[2]/SE (SDFFRQX2M)               0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/Address_reg[2]/CK (SDFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/Address_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/Address_reg[3]/SE (SDFFRQX2M)               0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/Address_reg[3]/CK (SDFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/Address_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/Address_reg[0]/SE (SDFFRQX2M)               0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/Address_reg[0]/CK (SDFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/Address_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/Address_reg[1]/SE (SDFFRQX2M)               0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/Address_reg[1]/CK (SDFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/second_frame_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/second_frame_reg/SE (SDFFRQX2M)             0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/second_frame_reg/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/current_state_reg[2]/SE (SDFFRQX2M)         0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/current_state_reg[2]/CK (SDFFRQX2M)         0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/current_state_reg[1]/SE (SDFFRQX2M)         0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)         0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/current_state_reg[0]/SE (SDFFRQX2M)         0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U28/Y (INVXLM)                                          0.65       3.30 r
  U23/Y (INVXLM)                                          0.14       3.43 f
  U24/Y (INVXLM)                                          0.10       3.53 r
  U17/Y (INVXLM)                                          0.07       3.60 f
  U19/Y (INVXLM)                                          0.36       3.96 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       3.96 r
  U0_SYS_CTRL/current_state_reg[3]/SE (SDFFRQX2M)         0.00       3.96 r
  data arrival time                                                  3.96

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/current_state_reg[3]/CK (SDFFRQX2M)         0.00       9.80 r
  library setup time                                     -0.59       9.21
  data required time                                                 9.21
  --------------------------------------------------------------------------
  data required time                                                 9.21
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


  Startpoint: U0_Register_File/regfile_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_clock_divider/flag_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[2][5]/Q (SDFFRQX2M)        0.51       0.51 f
  U0_Register_File/REG2[5] (Register_File_test_1)         0.00       0.51 f
  U0_MUX_prescale/sel[3] (MUX_prescale)                   0.00       0.51 f
  U0_MUX_prescale/U12/Y (NOR4BX1M)                        0.20       0.72 f
  U0_MUX_prescale/U11/Y (BUFX2M)                          0.20       0.92 f
  U0_MUX_prescale/U6/Y (AOI222X1M)                        0.35       1.27 r
  U0_MUX_prescale/U5/Y (OAI2BB2X1M)                       0.16       1.44 f
  U0_MUX_prescale/out[2] (MUX_prescale)                   0.00       1.44 f
  U1_clock_divider/i_div_ratio[2] (clock_divider_test_1)
                                                          0.00       1.44 f
  U1_clock_divider/U48/Y (NAND2BX1M)                      0.24       1.68 f
  U1_clock_divider/U50/Y (OR2X1M)                         0.25       1.93 f
  U1_clock_divider/U52/Y (OR2X1M)                         0.25       2.17 f
  U1_clock_divider/U54/Y (OR2X1M)                         0.27       2.45 f
  U1_clock_divider/U55/Y (OAI2BB1X1M)                     0.14       2.58 r
  U1_clock_divider/add_18/A[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.58 r
  U1_clock_divider/add_18/U1_1_4/S (ADDHX1M)              0.13       2.71 f
  U1_clock_divider/add_18/SUM[4] (clock_divider_1_DW01_inc_1)
                                                          0.00       2.71 f
  U1_clock_divider/U71/Y (AOI221XLM)                      0.33       3.04 r
  U1_clock_divider/U72/Y (AOI221XLM)                      0.12       3.16 f
  U1_clock_divider/U73/Y (AOI221XLM)                      0.31       3.46 r
  U1_clock_divider/U74/Y (AOI2BB1X1M)                     0.11       3.57 f
  U1_clock_divider/U75/Y (NOR2X1M)                        0.13       3.70 r
  U1_clock_divider/U35/Y (AOI22X1M)                       0.08       3.78 f
  U1_clock_divider/U34/Y (NAND2BX2M)                      0.19       3.98 f
  U1_clock_divider/U21/Y (XNOR2X2M)                       0.10       4.07 r
  U1_clock_divider/U20/Y (NOR2X2M)                        0.05       4.13 f
  U1_clock_divider/flag_reg/D (SDFFRQX2M)                 0.00       4.13 f
  data arrival time                                                  4.13

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_clock_divider/flag_reg/CK (SDFFRQX2M)                0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                        5.27


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/data_sampling_RX1/test_se (data_sampling_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SE (SDFFSQX1M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (SDFFSQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.44


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/strt_check_RX1/test_se (strt_check_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/stop_check_RX1/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/stop_check_RX1/test_se (stop_check_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/stop_check_RX1/Stop_Error_reg/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/parity_check_RX1/par_err_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/parity_check_RX1/test_se (parity_check_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/parity_check_RX1/par_err_reg/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/parity_check_RX1/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/data_sampling_RX1/test_se (data_sampling_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/data_sampling_RX1/test_se (data_sampling_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/test_se (edge_bit_counter_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/test_se (deserializer_RX_test_1)
                                                          0.00       3.72 r
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/SE (SDFFRQX2M)
                                                          0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (SDFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/FSM_RX1/data_valid_FSM_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/FSM_RX1/test_se (FSM_RX_test_1)               0.00       3.72 r
  U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/SE (SDFFRQX2M)     0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (SDFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/FSM_RX1/par_err_reg_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/FSM_RX1/test_se (FSM_RX_test_1)               0.00       3.72 r
  U0_RX_TOP/FSM_RX1/par_err_reg_reg/SE (SDFFRQX2M)        0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/FSM_RX1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/FSM_RX1/test_se (FSM_RX_test_1)               0.00       3.72 r
  U0_RX_TOP/FSM_RX1/cs_reg[2]/SE (SDFFRQX2M)              0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/FSM_RX1/cs_reg[2]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/FSM_RX1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/FSM_RX1/test_se (FSM_RX_test_1)               0.00       3.72 r
  U0_RX_TOP/FSM_RX1/cs_reg[0]/SE (SDFFRQX2M)              0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/FSM_RX1/cs_reg[0]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_RX_TOP/FSM_RX1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U26/Y (INVXLM)                                          0.16       2.64 f
  U27/Y (INVXLM)                                          0.11       2.75 r
  U16/Y (DLY1X1M)                                         0.97       3.72 r
  U0_RX_TOP/test_se (RX_TOP_test_1)                       0.00       3.72 r
  U0_RX_TOP/FSM_RX1/test_se (FSM_RX_test_1)               0.00       3.72 r
  U0_RX_TOP/FSM_RX1/cs_reg[1]/SE (SDFFRQX2M)              0.00       3.72 r
  data arrival time                                                  3.72

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RX_TOP/FSM_RX1/cs_reg[1]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[3][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U377/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/regfile_reg[3][5]/SE (SDFFSQX2M)       0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/regfile_reg[3][5]/CK (SDFFSQX2M)       0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.59


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[2][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U380/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/regfile_reg[2][7]/SE (SDFFSQX2M)       0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/regfile_reg[2][7]/CK (SDFFSQX2M)       0.00       9.80 r
  library setup time                                     -0.64       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.59


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U377/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/RdData_reg[5]/SE (SDFFRQX2M)           0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/RdData_reg[5]/CK (SDFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U380/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/RdData_reg[4]/SE (SDFFRQX2M)           0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/RdData_reg[4]/CK (SDFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U377/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/RdData_reg[1]/SE (SDFFRQX2M)           0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/RdData_reg[1]/CK (SDFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U380/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/RdData_reg[0]/SE (SDFFRQX2M)           0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/RdData_reg[0]/CK (SDFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[0][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U380/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/regfile_reg[0][5]/SE (SDFFRQX2M)       0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/regfile_reg[0][5]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[0][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U377/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/regfile_reg[0][2]/SE (SDFFRQX2M)       0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/regfile_reg[0][2]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U380/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/regfile_reg[0][1]/SE (SDFFRQX2M)       0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/regfile_reg[0][1]/CK (SDFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: SE (input port clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_valid_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  SE (in)                                                 0.48       2.48 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       2.48 r
  U0_Register_File/U377/Y (DLY1X1M)                       1.09       3.57 r
  U0_Register_File/RdData_valid_reg/SE (SDFFRQX2M)        0.00       3.57 r
  data arrival time                                                  3.57

  clock DFTCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_Register_File/RdData_valid_reg/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                                     -0.61       9.19
  data required time                                                 9.19
  --------------------------------------------------------------------------
  data required time                                                 9.19
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


1
