PPA Report for tree_parity_checker.v (Module: tree_parity_checker)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 3
IO Count: 39
Cell Count: 129

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 683.06 MHz
Reg-to-Reg Critical Path Delay: 1.121 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
