Running: F:\ISE1\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/EDA/All_Add/All_Add_All_Add_sch_tb_isim_beh.exe -prj D:/EDA/All_Add/All_Add_All_Add_sch_tb_beh.prj work.All_Add_All_Add_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/EDA/All_Add/Half_Add.vf" into library work
Analyzing Verilog file "D:/EDA/All_Add/All_Add.vf" into library work
Analyzing Verilog file "F:/ISE1/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/EDA/All_Add/../half_add/All_Add.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module AND2
Compiling module XOR2
Compiling module Half_Add_MUSER_All_Add
Compiling module OR2
Compiling module All_Add
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity all_add_all_add_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 6 Verilog Units
Built simulation executable D:/EDA/All_Add/All_Add_All_Add_sch_tb_isim_beh.exe
Fuse Memory Usage: 51640 KB
Fuse CPU Usage: 671 ms
