<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v10 › kernel › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Wrapper for DMA channel allocator that updates DMA client muxing.</span>
<span class="cm"> * Copyright 2004-2007, Axis Communications AB</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>

<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;arch/svinto.h&gt;</span>
<span class="cp">#include &lt;arch/system.h&gt;</span>

<span class="cm">/* Macro to access ETRAX 100 registers */</span>
<span class="cp">#define SETS(var, reg, field, val) var = (var &amp; ~IO_MASK_(reg##_, field##_)) | \</span>
<span class="cp">					  IO_STATE_(reg##_, field##_, _##val)</span>


<span class="k">static</span> <span class="kt">char</span> <span class="n">used_dma_channels</span><span class="p">[</span><span class="n">MAX_DMA_CHANNELS</span><span class="p">];</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">used_dma_channels_users</span><span class="p">[</span><span class="n">MAX_DMA_CHANNELS</span><span class="p">];</span>

<span class="kt">int</span> <span class="nf">cris_request_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">device_id</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="n">options</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_owner</span> <span class="n">owner</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">gens</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fail</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">&gt;=</span> <span class="n">MAX_DMA_CHANNELS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;cris_request_dma: invalid DMA channel %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">used_dma_channels</span><span class="p">[</span><span class="n">dmanr</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">options</span> <span class="o">&amp;</span> <span class="n">DMA_VERBOSE_ON_ERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Failed to request DMA %i for %s, already allocated by %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">device_id</span><span class="p">,</span> <span class="n">used_dma_channels_users</span><span class="p">[</span><span class="n">dmanr</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">options</span> <span class="o">&amp;</span> <span class="n">DMA_PANIC_ON_ERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_dma error!&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">gens</span> <span class="o">=</span> <span class="n">genconfig_shadow</span><span class="p">;</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">owner</span><span class="p">)</span>
	<span class="p">{</span>
	<span class="k">case</span> <span class="n">dma_eth</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">dmanr</span> <span class="o">!=</span> <span class="n">NETWORK_TX_DMA_NBR</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">dmanr</span> <span class="o">!=</span> <span class="n">NETWORK_RX_DMA_NBR</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for eth</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ser0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER0_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma6</span><span class="p">,</span> <span class="n">serial0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER0_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma7</span><span class="p">,</span> <span class="n">serial0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ser0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ser1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER1_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma8</span><span class="p">,</span> <span class="n">serial1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER1_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma9</span><span class="p">,</span> <span class="n">serial1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ser1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ser2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER2_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma2</span><span class="p">,</span> <span class="n">serial2</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER2_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma3</span><span class="p">,</span> <span class="n">serial2</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ser2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ser3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER3_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma4</span><span class="p">,</span> <span class="n">serial3</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SER3_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma5</span><span class="p">,</span> <span class="n">serial3</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ser3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ata</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">ATA_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma2</span><span class="p">,</span> <span class="n">ata</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">ATA_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma3</span><span class="p">,</span> <span class="n">ata</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ata</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ext0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">EXTDMA0_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma4</span><span class="p">,</span> <span class="n">extdma0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">EXTDMA0_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma5</span><span class="p">,</span> <span class="n">extdma0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ext0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_ext1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">EXTDMA1_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma6</span><span class="p">,</span> <span class="n">extdma1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">EXTDMA1_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma7</span><span class="p">,</span> <span class="n">extdma1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for ext1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_int6</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">MEM2MEM_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma7</span><span class="p">,</span> <span class="n">intdma6</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for int6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_int7</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">MEM2MEM_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma6</span><span class="p">,</span> <span class="n">intdma7</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for int7</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_usb</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">USB_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma8</span><span class="p">,</span> <span class="n">usb</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">USB_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma9</span><span class="p">,</span> <span class="n">usb</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for usb</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_scsi0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SCSI0_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma2</span><span class="p">,</span> <span class="n">scsi0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SCSI0_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma3</span><span class="p">,</span> <span class="n">scsi0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for scsi0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_scsi1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SCSI1_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma4</span><span class="p">,</span> <span class="n">scsi1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">SCSI1_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma5</span><span class="p">,</span> <span class="n">scsi1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for scsi1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_par0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">PAR0_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma2</span><span class="p">,</span> <span class="n">par0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">PAR0_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma3</span><span class="p">,</span> <span class="n">par0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for par0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">dma_par1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">PAR1_TX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma4</span><span class="p">,</span> <span class="n">par1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">==</span> <span class="n">PAR1_RX_DMA_NBR</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SETS</span><span class="p">(</span><span class="n">gens</span><span class="p">,</span> <span class="n">R_GEN_CONFIG</span><span class="p">,</span> <span class="n">dma5</span><span class="p">,</span> <span class="n">par1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA channel for par1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Invalid DMA owner.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">used_dma_channels</span><span class="p">[</span><span class="n">dmanr</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">used_dma_channels_users</span><span class="p">[</span><span class="n">dmanr</span><span class="p">]</span> <span class="o">=</span> <span class="n">device_id</span><span class="p">;</span>

	<span class="p">{</span>
		<span class="k">volatile</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">genconfig_shadow</span> <span class="o">=</span> <span class="n">gens</span><span class="p">;</span>
		<span class="o">*</span><span class="n">R_GEN_CONFIG</span> <span class="o">=</span> <span class="n">genconfig_shadow</span><span class="p">;</span>
		<span class="cm">/* Wait 12 cycles before doing any DMA command */</span>
		<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span>
			<span class="n">nop</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">fail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
 <span class="nl">bail:</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">fail</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cris_free_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">device_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">&gt;=</span> <span class="n">MAX_DMA_CHANNELS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;cris_free_dma: invalid DMA channel %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">used_dma_channels</span><span class="p">[</span><span class="n">dmanr</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;cris_free_dma: DMA channel %u not allocated</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">device_id</span> <span class="o">!=</span> <span class="n">used_dma_channels_users</span><span class="p">[</span><span class="n">dmanr</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;cris_free_dma: DMA channel %u not allocated by device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span><span class="p">(</span><span class="n">dmanr</span><span class="p">)</span>
		<span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="o">*</span><span class="n">R_DMA_CH0_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH0_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH0_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH0_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH0_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="o">*</span><span class="n">R_DMA_CH1_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH1_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH1_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH1_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH1_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="o">*</span><span class="n">R_DMA_CH2_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH2_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH2_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH2_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH2_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="o">*</span><span class="n">R_DMA_CH3_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH3_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH3_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH3_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH3_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="o">*</span><span class="n">R_DMA_CH4_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH4_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH4_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH4_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH4_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="o">*</span><span class="n">R_DMA_CH5_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH5_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH5_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH5_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH5_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="o">*</span><span class="n">R_DMA_CH6_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH6_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH6_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH6_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH6_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span>:
			<span class="o">*</span><span class="n">R_DMA_CH7_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH7_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH7_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH7_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH7_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">8</span>:
			<span class="o">*</span><span class="n">R_DMA_CH8_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH8_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH8_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH8_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH8_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">9</span>:
			<span class="o">*</span><span class="n">R_DMA_CH9_CMD</span> <span class="o">=</span> <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_DMA_CH9_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">IO_EXTRACT</span><span class="p">(</span><span class="n">R_DMA_CH9_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="o">*</span><span class="n">R_DMA_CH9_CMD</span><span class="p">)</span> <span class="o">==</span>
			       <span class="n">IO_STATE_VALUE</span><span class="p">(</span><span class="n">R_DMA_CH9_CMD</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">reset</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">used_dma_channels</span><span class="p">[</span><span class="n">dmanr</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cris_request_dma</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cris_free_dma</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
