execute ./condor_scale_maxNodes.sh for HW-execution
copy each kernel into inc-directory
make clean - to make sure that the code is compiled with the new parameters
make - compile the code
run the code
copy results back to condor/results



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 65536
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 73728
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 81920
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 90112
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 98304
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 106496
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 114688
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 122880
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:41:55] kernel 131072
[15:41:55] make clean - to make sure that the code is compiled with the new parameters
mkdir: missing operand
Try 'mkdir --help' for more information.
[15:41:55] make - compile the code

mkdir: missing operand
Try 'mkdir --help' for more information.
make: *** No rule to make target '/host.cpp', needed by '/host.o'.  Stop.


##########################################################################################################################
[15:41:55] run the code


[INFO] Running test for mode: 
[ERROR] Wrong emulation mode: 
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[15:41:55] copy results back to condor/results

cp: cannot stat 'out/hw.p_xilinx_u280_gen3x16.mode_debug': No such file or directory
execute ./condor_scale_maxNodes.sh for HW-execution
copy each kernel into inc-directory
make clean - to make sure that the code is compiled with the new parameters
make - compile the code
run the code
copy results back to condor/results



##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[15:42:51] kernel 65536
[15:42:51] make clean - to make sure that the code is compiled with the new parameters
[15:42:51] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 32063
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 15:43:07 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 15:43:07 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 24655
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 15:44:08 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 15:44:08 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:44:10] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:44:11] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:44:14] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 26616 ; free virtual = 246271
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:44:14] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [15:44:18] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 26616 ; free virtual = 246271
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:44:18] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:44:20] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 26605 ; free virtual = 246264
INFO: [v++ 60-1441] [15:44:20] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 26667 ; free virtual = 246326
INFO: [v++ 60-1443] [15:44:20] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [15:44:22] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 26647 ; free virtual = 246308
INFO: [v++ 60-1443] [15:44:22] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [15:44:22] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 26634 ; free virtual = 246294
INFO: [v++ 60-1443] [15:44:22] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[15:44:30] Run vpl: Step create_project: Started
Creating Vivado project.
[15:44:33] Run vpl: Step create_project: Completed
[15:44:33] Run vpl: Step create_bd: Started
[15:44:49] Run vpl: Step create_bd: Completed
[15:44:49] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[15:45:56] Run vpl: Step update_bd: Completed
[15:45:56] Run vpl: Step generate_target: Started
[15:47:11] Run vpl: Step generate_target: Completed
[15:47:11] Run vpl: Step config_hw_runs: Started
[15:47:12] Run vpl: Step config_hw_runs: Completed
[15:47:12] Run vpl: Step synth: Started
[15:47:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[15:48:01] Run vpl: Step synth: Completed
[15:48:01] Run vpl: Step impl: Started
[15:54:02] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 09m 39s 

[15:54:02] Starting logic optimization..
[15:54:02] Phase 1 Generate And Synthesize MIG Cores
[15:56:03] Phase 2 Generate And Synthesize Debug Cores
[15:57:03] Phase 3 Retarget
[15:57:33] Phase 4 Constant propagation
[15:57:33] Phase 5 Sweep
[15:58:03] Phase 6 BUFG optimization
[15:58:03] Phase 7 Shift Register Optimization
[15:58:33] Phase 8 Post Processing Netlist
[15:59:03] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[15:59:03] Starting logic placement..
[15:59:33] Phase 1 Placer Initialization
[15:59:33] Phase 1.1 Placer Initialization Netlist Sorting
[16:01:03] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:02:04] Phase 1.3 Build Placer Netlist Model
[16:03:34] Phase 1.4 Constrain Clocks/Macros
[16:03:34] Phase 2 Global Placement
[16:03:34] Phase 2.1 Floorplanning
[16:04:04] Phase 2.1.1 Partition Driven Placement
[16:04:04] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:05:04] Phase 2.1.1.2 PBP: Clock Region Placement
[16:05:34] Phase 2.1.1.3 PBP: Discrete Incremental
[16:05:34] Phase 2.1.1.4 PBP: Compute Congestion
[16:05:34] Phase 2.1.1.5 PBP: Macro Placement
[16:06:05] Phase 2.1.1.6 PBP: UpdateTiming
[16:06:05] Phase 2.1.1.7 PBP: Add part constraints
[16:06:05] Phase 2.2 Physical Synthesis After Floorplan
[16:06:35] Phase 2.3 Update Timing before SLR Path Opt
[16:06:35] Phase 2.4 Post-Processing in Floorplanning
[16:06:35] Phase 2.5 Global Placement Core
[16:14:38] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[16:14:38] Phase 2.5.2 Physical Synthesis In Placer
[16:16:38] Phase 3 Detail Placement
[16:16:38] Phase 3.1 Commit Multi Column Macros
[16:16:38] Phase 3.2 Commit Most Macros & LUTRAMs
[16:17:39] Phase 3.3 Small Shape DP
[16:17:39] Phase 3.3.1 Small Shape Clustering
[16:18:09] Phase 3.3.2 Flow Legalize Slice Clusters
[16:18:09] Phase 3.3.3 Slice Area Swap
[16:18:09] Phase 3.3.3.1 Slice Area Swap Initial
[16:18:39] Phase 3.4 Place Remaining
[16:19:09] Phase 3.5 Re-assign LUT pins
[16:19:09] Phase 3.6 Pipeline Register Optimization
[16:19:09] Phase 3.7 Fast Optimization
[16:20:39] Phase 4 Post Placement Optimization and Clean-Up
[16:20:39] Phase 4.1 Post Commit Optimization
[16:21:10] Phase 4.1.1 Post Placement Optimization
[16:21:10] Phase 4.1.1.1 BUFG Insertion
[16:21:10] Phase 1 Physical Synthesis Initialization
[16:21:40] Phase 4.1.1.2 BUFG Replication
[16:21:40] Phase 4.1.1.3 Post Placement Timing Optimization
[16:25:11] Phase 4.1.1.4 Replication
[16:26:11] Phase 4.2 Post Placement Cleanup
[16:26:41] Phase 4.3 Placer Reporting
[16:26:41] Phase 4.3.1 Print Estimated Congestion
[16:26:41] Phase 4.4 Final Placement Cleanup
[16:32:43] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 33m 40s 

[16:32:43] Starting logic routing..
[16:33:14] Phase 1 Build RT Design
[16:34:44] Phase 2 Router Initialization
[16:34:44] Phase 2.1 Fix Topology Constraints
[16:34:44] Phase 2.2 Pre Route Cleanup
[16:34:44] Phase 2.3 Global Clock Net Routing
[16:35:14] Phase 2.4 Update Timing
[16:36:15] Phase 2.5 Update Timing for Bus Skew
[16:36:15] Phase 2.5.1 Update Timing
[16:36:45] Phase 3 Initial Routing
[16:36:45] Phase 3.1 Global Routing
[16:38:15] Phase 4 Rip-up And Reroute
[16:38:15] Phase 4.1 Global Iteration 0
[16:42:47] Phase 4.2 Global Iteration 1
[16:43:47] Phase 4.3 Global Iteration 2
[16:44:48] Phase 4.4 Global Iteration 3
[16:45:48] Phase 5 Delay and Skew Optimization
[16:45:48] Phase 5.1 Delay CleanUp
[16:45:48] Phase 5.1.1 Update Timing
[16:46:18] Phase 5.1.2 Update Timing
[16:46:18] Phase 5.1.3 Update Timing
[16:46:48] Phase 5.2 Clock Skew Optimization
[16:47:19] Phase 6 Post Hold Fix
[16:47:19] Phase 6.1 Hold Fix Iter
[16:47:19] Phase 6.1.1 Update Timing
[16:47:49] Phase 7 Leaf Clock Prog Delay Opt
[16:53:21] Phase 7.1 Delay CleanUp
[16:53:21] Phase 7.1.1 Update Timing
[16:53:51] Phase 7.1.2 Update Timing
[16:53:51] Phase 7.1.3 Update Timing
[16:54:21] Phase 7.2 Hold Fix Iter
[16:54:21] Phase 7.2.1 Update Timing
[16:55:21] Phase 8 Route finalize
[16:55:51] Phase 9 Verifying routed nets
[16:55:51] Phase 10 Depositing Routes
[16:56:22] Phase 11 Resolve XTalk
[16:56:22] Phase 12 Post Router Timing
[16:56:22] Phase 12.1 Update Timing
[16:57:22] Phase 13 Physical Synthesis in Router
[16:57:22] Phase 13.1 Physical Synthesis Initialization
[16:57:52] Phase 13.2 Critical Path Optimization
[16:58:52] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 26m 09s 

[16:58:52] Starting bitstream generation..
[16:58:52] Phase 14 Post-Route Event Processing
[17:05:25] Creating bitmap...
[17:10:26] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[17:10:26] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 33s 
Check VPL, containing 15 checks, has run: 0 errors, 2 warning violations, 1 advisory violation
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 300.000000 MHz. The frequency has been automatically changed to 140.8 MHz to enable proper functionality. The clock Id is 0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 470.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[17:10:57] Run vpl: Step impl: Completed
[17:10:58] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [17:10:58] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:25 ; elapsed = 01:26:36 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 20946 ; free virtual = 241776
INFO: [v++ 60-1443] [17:10:58] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 140
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [17:11:00] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 20979 ; free virtual = 241810
INFO: [v++ 60-1443] [17:11:00] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 67050694 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30492 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (67131701 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:11:00] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 20913 ; free virtual = 241808
INFO: [v++ 60-1443] [17:11:00] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [17:11:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.33 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 20918 ; free virtual = 241813
INFO: [v++ 60-1443] [17:11:00] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [17:11:00] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 20918 ; free virtual = 241813
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 27m 2s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[17:11:10] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[17:11:16] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[17:11:17] kernel 73728
[17:11:17] make clean - to make sure that the code is compiled with the new parameters
[17:11:17] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 17061
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 17:11:33 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 17:11:33 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 7763
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 17:12:34 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 17:12:34 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:12:36] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:12:37] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:12:41] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 25102 ; free virtual = 246123
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:12:41] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [17:12:45] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 25102 ; free virtual = 246123
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:12:45] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:12:46] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 25105 ; free virtual = 246131
INFO: [v++ 60-1441] [17:12:46] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 25167 ; free virtual = 246193
INFO: [v++ 60-1443] [17:12:46] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [17:12:49] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 25161 ; free virtual = 246187
INFO: [v++ 60-1443] [17:12:49] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [17:12:49] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.13 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 25144 ; free virtual = 246170
INFO: [v++ 60-1443] [17:12:49] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[17:12:56] Run vpl: Step create_project: Started
Creating Vivado project.
[17:13:00] Run vpl: Step create_project: Completed
[17:13:00] Run vpl: Step create_bd: Started
[17:13:15] Run vpl: Step create_bd: Completed
[17:13:15] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[17:14:23] Run vpl: Step update_bd: Completed
[17:14:23] Run vpl: Step generate_target: Started
[17:15:38] Run vpl: Step generate_target: Completed
[17:15:38] Run vpl: Step config_hw_runs: Started
[17:15:39] Run vpl: Step config_hw_runs: Completed
[17:15:39] Run vpl: Step synth: Started
[17:16:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:16:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:17:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:17:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:18:10] Top-level synthesis in progress.
[17:18:40] Top-level synthesis in progress.
[17:18:45] Run vpl: Step synth: Completed
[17:18:45] Run vpl: Step impl: Started
[17:24:47] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 11m 57s 

[17:24:47] Starting logic optimization..
[17:24:47] Phase 1 Generate And Synthesize MIG Cores
[17:26:47] Phase 2 Generate And Synthesize Debug Cores
[17:27:48] Phase 3 Retarget
[17:28:18] Phase 4 Constant propagation
[17:28:18] Phase 5 Sweep
[17:28:48] Phase 6 BUFG optimization
[17:28:48] Phase 7 Shift Register Optimization
[17:29:18] Phase 8 Post Processing Netlist
[17:29:48] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[17:29:48] Starting logic placement..
[17:30:18] Phase 1 Placer Initialization
[17:30:18] Phase 1.1 Placer Initialization Netlist Sorting
[17:31:48] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:32:49] Phase 1.3 Build Placer Netlist Model
[17:34:19] Phase 1.4 Constrain Clocks/Macros
[17:34:19] Phase 2 Global Placement
[17:34:19] Phase 2.1 Floorplanning
[17:34:49] Phase 2.1.1 Partition Driven Placement
[17:34:49] Phase 2.1.1.1 PBP: Partition Driven Placement
[17:35:49] Phase 2.1.1.2 PBP: Clock Region Placement
[17:36:19] Phase 2.1.1.3 PBP: Discrete Incremental
[17:36:19] Phase 2.1.1.4 PBP: Compute Congestion
[17:36:50] Phase 2.1.1.5 PBP: Macro Placement
[17:36:50] Phase 2.1.1.6 PBP: UpdateTiming
[17:37:20] Phase 2.1.1.7 PBP: Add part constraints
[17:37:20] Phase 2.2 Physical Synthesis After Floorplan
[17:37:50] Phase 2.3 Update Timing before SLR Path Opt
[17:37:50] Phase 2.4 Post-Processing in Floorplanning
[17:37:50] Phase 2.5 Global Placement Core
[17:45:53] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[17:45:53] Phase 2.5.2 Physical Synthesis In Placer
[17:47:54] Phase 3 Detail Placement
[17:48:24] Phase 3.1 Commit Multi Column Macros
[17:48:24] Phase 3.2 Commit Most Macros & LUTRAMs
[17:49:24] Phase 3.3 Small Shape DP
[17:49:24] Phase 3.3.1 Small Shape Clustering
[17:49:24] Phase 3.3.2 Flow Legalize Slice Clusters
[17:49:24] Phase 3.3.3 Slice Area Swap
[17:49:54] Phase 3.3.3.1 Slice Area Swap Initial
[17:50:25] Phase 3.4 Place Remaining
[17:50:25] Phase 3.5 Re-assign LUT pins
[17:50:55] Phase 3.6 Pipeline Register Optimization
[17:50:55] Phase 3.7 Fast Optimization
[17:51:55] Phase 4 Post Placement Optimization and Clean-Up
[17:51:55] Phase 4.1 Post Commit Optimization
[17:52:55] Phase 4.1.1 Post Placement Optimization
[17:52:55] Phase 4.1.1.1 BUFG Insertion
[17:52:55] Phase 1 Physical Synthesis Initialization
[17:53:26] Phase 4.1.1.2 BUFG Replication
[17:53:26] Phase 4.1.1.3 Post Placement Timing Optimization
[17:55:26] Phase 4.1.1.4 Replication
[17:56:57] Phase 4.2 Post Placement Cleanup
[17:56:57] Phase 4.3 Placer Reporting
[17:56:57] Phase 4.3.1 Print Estimated Congestion
[17:56:57] Phase 4.4 Final Placement Cleanup
[18:02:29] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 32m 40s 

[18:02:29] Starting logic routing..
[18:02:59] Phase 1 Build RT Design
[18:04:30] Phase 2 Router Initialization
[18:04:30] Phase 2.1 Fix Topology Constraints
[18:04:30] Phase 2.2 Pre Route Cleanup
[18:04:30] Phase 2.3 Global Clock Net Routing
[18:05:00] Phase 2.4 Update Timing
[18:06:00] Phase 2.5 Update Timing for Bus Skew
[18:06:00] Phase 2.5.1 Update Timing
[18:06:30] Phase 3 Initial Routing
[18:06:30] Phase 3.1 Global Routing
[18:06:30] Phase 3.1.1 SLL Assignment
[18:08:01] Phase 4 Rip-up And Reroute
[18:08:01] Phase 4.1 Global Iteration 0
[18:12:02] Phase 4.2 Global Iteration 1
[18:13:03] Phase 4.3 Global Iteration 2
[18:13:03] Phase 5 Delay and Skew Optimization
[18:13:03] Phase 5.1 Delay CleanUp
[18:13:03] Phase 5.1.1 Update Timing
[18:13:33] Phase 5.1.2 Update Timing
[18:14:03] Phase 5.1.3 Update Timing
[18:14:33] Phase 5.2 Clock Skew Optimization
[18:14:33] Phase 6 Post Hold Fix
[18:14:33] Phase 6.1 Hold Fix Iter
[18:14:33] Phase 6.1.1 Update Timing
[18:15:34] Phase 7 Leaf Clock Prog Delay Opt
[18:20:36] Phase 7.1 Delay CleanUp
[18:20:36] Phase 7.1.1 Update Timing
[18:21:06] Phase 7.1.2 Update Timing
[18:21:06] Phase 7.1.3 Update Timing
[18:21:36] Phase 7.2 Hold Fix Iter
[18:21:36] Phase 7.2.1 Update Timing
[18:22:37] Phase 8 Route finalize
[18:23:07] Phase 9 Verifying routed nets
[18:23:07] Phase 10 Depositing Routes
[18:23:37] Phase 11 Resolve XTalk
[18:23:37] Phase 12 Post Router Timing
[18:23:37] Phase 12.1 Update Timing
[18:24:37] Phase 13 Physical Synthesis in Router
[18:24:37] Phase 13.1 Physical Synthesis Initialization
[18:25:07] Phase 13.2 Critical Path Optimization
[18:25:38] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 23m 08s 

[18:25:38] Starting bitstream generation..
[18:26:08] Phase 14 Post-Route Event Processing
[18:32:40] Creating bitmap...
[18:37:42] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[18:37:42] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 12m 04s 
Check VPL, containing 15 checks, has run: 0 errors, 1 critical warning violation, 2 warning violations, 1 advisory violation
WARNING: [PROFILING-04] You did not specify more than one SLR for tracing. This could impact timing.
CRITICAL WARNING: [ACCELERATOR-FIT-02] The design requires more BlockRAM resources than are available. The total number of BlockRAM elements required by all kernels is 1711.500000, out of 1776.000000 available (utilization threshold 0.800000). 
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 300.000000 MHz. The frequency has been automatically changed to 128.4 MHz to enable proper functionality. The clock Id is 0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 452.4 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[18:38:20] Run vpl: Step impl: Completed
[18:38:21] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:38:21] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:28 ; elapsed = 01:25:32 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19394 ; free virtual = 241677
INFO: [v++ 60-1443] [18:38:21] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 128
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /home/linker/hls_ccl/_x/link/int/address_map.xml -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -rtd /home/linker/hls_ccl/_x/link/int/kernels.rtd -o /home/linker/hls_ccl/_x/link/int/kernels.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [18:38:23] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19406 ; free virtual = 241689
INFO: [v++ 60-1443] [18:38:23] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/linker/hls_ccl/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/linker/hls_ccl/_x/link/int/kernels.rtd --append-section :JSON:/home/linker/hls_ccl/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd --add-section BUILD_METADATA:JSON:/home/linker/hls_ccl/_x/link/int/kernels_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/kernels.xml --add-section SYSTEM_METADATA:RAW:/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 70543682 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/linker/hls_ccl/_x/link/int/kernels_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15190 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/kernels.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 30494 bytes
Format : RAW
File   : '/home/linker/hls_ccl/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (70624693 bytes) to the output file: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:38:23] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19334 ; free virtual = 241685
INFO: [v++ 60-1443] [18:38:23] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.info --input /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:38:23] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.38 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19330 ; free virtual = 241680
INFO: [v++ 60-1443] [18:38:23] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:38:23] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19330 ; free virtual = 241680
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/link/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.ltx
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html
	Timing Report: /home/linker/hls_ccl/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/linker/hls_ccl/_x/logs/link/vivado.log
	Steps Log File: /home/linker/hls_ccl/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 25m 59s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw -Itemp -lxrt_coreutil -L./home/linker/hls_ccl/inc -L/opt/xilinx/Vitis_HLS/2023.1/lib -L/opt/xilinx/xrt/lib 


##########################################################################################################################
[18:38:33] run the code


[INFO] Running test for mode: hw
[INFO] Commandline arguments:
[    ] XCL bibnary file/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[    ] Input files
[INFO] CSV-file has correct format
[INFO] Number of edges: 24 number of nodes: 11
[INFO] Opening the target device: 0
[INFO] Loading XCLbin: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
[INFO] Size of egdes:  96 Bytes
[    ] Size of scores: 96 Bytes
[    ] Size of labels: 44 Bytes
[INFO] Allocate Buffer in Global Memory
[INFO] Fill input Buffers with data from CSV-file
[INFO] Synchronize input buffer data to device global memory
[INFO] Execute Kernel
[INFO] Read back data from Kernel
[INFO] Validate results
[    ]
[INFO] TEST PASSED
[    ]
[INFO] All results of the kernel match the expected results

[18:38:39] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[18:38:40] kernel 81920
[18:38:40] make clean - to make sure that the code is compiled with the new parameters
[18:38:40] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 21879
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 18:38:56 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 18:38:56 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 8331
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 18:39:57 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 18:39:57 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:39:59] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:39:59] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:40:03] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 23527 ; free virtual = 246004
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:40:03] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [18:40:07] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 23517 ; free virtual = 245995
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:40:07] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:40:09] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 23508 ; free virtual = 245991
INFO: [v++ 60-1441] [18:40:09] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23570 ; free virtual = 246053
INFO: [v++ 60-1443] [18:40:09] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:40:11] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23576 ; free virtual = 246060
INFO: [v++ 60-1443] [18:40:11] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:40:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23555 ; free virtual = 246038
INFO: [v++ 60-1443] [18:40:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[18:40:19] Run vpl: Step create_project: Started
Creating Vivado project.
[18:40:22] Run vpl: Step create_project: Completed
[18:40:22] Run vpl: Step create_bd: Started
[18:40:38] Run vpl: Step create_bd: Completed
[18:40:38] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[18:41:45] Run vpl: Step update_bd: Completed
[18:41:45] Run vpl: Step generate_target: Started
[18:43:00] Run vpl: Step generate_target: Completed
[18:43:00] Run vpl: Step config_hw_runs: Started
[18:43:01] Run vpl: Step config_hw_runs: Completed
[18:43:01] Run vpl: Step synth: Started
[18:43:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:44:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:44:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:45:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:45:32] Top-level synthesis in progress.
[18:46:03] Top-level synthesis in progress.
[18:46:14] Run vpl: Step synth: Completed
[18:46:14] Run vpl: Step impl: Started
[18:51:46] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 11m 33s 

[18:51:46] Starting logic optimization..
[18:52:16] Phase 1 Generate And Synthesize MIG Cores
[18:54:16] Phase 2 Generate And Synthesize Debug Cores
[18:55:16] Phase 3 Retarget
[18:55:46] Phase 4 Constant propagation
[18:55:46] Phase 5 Sweep
[18:56:16] Phase 6 BUFG optimization
[18:56:16] Phase 7 Shift Register Optimization
[18:56:47] Phase 8 Post Processing Netlist
[18:57:17] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 31s 

[18:57:17] Starting logic placement..
[18:57:24] Run vpl: Step impl: Failed
[18:57:24] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 3621 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 4086 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 1808 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2037 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 1808 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2037 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [18:57:24] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:17:12 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 18477 ; free virtual = 241786
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[18:57:34] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[18:57:34] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[18:57:34] kernel 90112
[18:57:34] make clean - to make sure that the code is compiled with the new parameters
[18:57:34] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 17285
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 18:57:50 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 18:57:50 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 25287
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 18:58:51 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 18:58:51 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:58:53] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:58:54] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:58:58] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 23586 ; free virtual = 246150
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:58:58] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [18:59:02] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 23582 ; free virtual = 246146
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:59:02] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:59:03] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 23551 ; free virtual = 246120
INFO: [v++ 60-1441] [18:59:03] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23613 ; free virtual = 246182
INFO: [v++ 60-1443] [18:59:03] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:59:06] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23611 ; free virtual = 246180
INFO: [v++ 60-1443] [18:59:06] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [18:59:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.13 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 23588 ; free virtual = 246158
INFO: [v++ 60-1443] [18:59:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[18:59:13] Run vpl: Step create_project: Started
Creating Vivado project.
[18:59:16] Run vpl: Step create_project: Completed
[18:59:16] Run vpl: Step create_bd: Started
[18:59:32] Run vpl: Step create_bd: Completed
[18:59:32] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[19:00:40] Run vpl: Step update_bd: Completed
[19:00:40] Run vpl: Step generate_target: Started
[19:01:55] Run vpl: Step generate_target: Completed
[19:01:55] Run vpl: Step config_hw_runs: Started
[19:01:56] Run vpl: Step config_hw_runs: Completed
[19:01:56] Run vpl: Step synth: Started
[19:02:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:02:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:03:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:03:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:04:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:04:57] Top-level synthesis in progress.
[19:05:19] Run vpl: Step synth: Completed
[19:05:19] Run vpl: Step impl: Started
[19:11:21] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 14s 

[19:11:21] Starting logic optimization..
[19:11:21] Phase 1 Generate And Synthesize MIG Cores
[19:13:21] Phase 2 Generate And Synthesize Debug Cores
[19:14:52] Phase 3 Retarget
[19:14:52] Phase 4 Constant propagation
[19:14:52] Phase 5 Sweep
[19:15:22] Phase 6 BUFG optimization
[19:15:52] Phase 7 Shift Register Optimization
[19:15:52] Phase 8 Post Processing Netlist
[19:16:22] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[19:16:22] Starting logic placement..
[19:16:35] Run vpl: Step impl: Failed
[19:16:35] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 4021 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 4486 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2008 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2237 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2008 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2237 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [19:16:35] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:17:29 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19959 ; free virtual = 243073
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[19:16:45] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[19:16:45] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[19:16:45] kernel 98304
[19:16:45] make clean - to make sure that the code is compiled with the new parameters
[19:16:45] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 22035
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 19:17:02 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 19:17:02 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 4993
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 19:18:02 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 19:18:02 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:18:04] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:18:05] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:18:09] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 25060 ; free virtual = 247421
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:18:09] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:18:13] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 25051 ; free virtual = 247413
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:18:13] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:18:15] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 25058 ; free virtual = 247424
INFO: [v++ 60-1441] [19:18:15] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 25120 ; free virtual = 247487
INFO: [v++ 60-1443] [19:18:15] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:18:17] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 25113 ; free virtual = 247481
INFO: [v++ 60-1443] [19:18:17] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:18:17] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 25100 ; free virtual = 247467
INFO: [v++ 60-1443] [19:18:17] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[19:18:25] Run vpl: Step create_project: Started
Creating Vivado project.
[19:18:28] Run vpl: Step create_project: Completed
[19:18:28] Run vpl: Step create_bd: Started
[19:18:43] Run vpl: Step create_bd: Completed
[19:18:43] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[19:19:51] Run vpl: Step update_bd: Completed
[19:19:51] Run vpl: Step generate_target: Started
[19:21:06] Run vpl: Step generate_target: Completed
[19:21:06] Run vpl: Step config_hw_runs: Started
[19:21:07] Run vpl: Step config_hw_runs: Completed
[19:21:07] Run vpl: Step synth: Started
[19:21:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:22:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:22:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:23:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:23:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:24:08] Top-level synthesis in progress.
[19:24:35] Run vpl: Step synth: Completed
[19:24:35] Run vpl: Step impl: Started
[19:30:36] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 18s 

[19:30:36] Starting logic optimization..
[19:30:36] Phase 1 Generate And Synthesize MIG Cores
[19:32:37] Phase 2 Generate And Synthesize Debug Cores
[19:34:07] Phase 3 Retarget
[19:34:07] Phase 4 Constant propagation
[19:34:07] Phase 5 Sweep
[19:34:37] Phase 6 BUFG optimization
[19:35:07] Phase 7 Shift Register Optimization
[19:35:07] Phase 8 Post Processing Netlist
[19:35:37] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[19:35:37] Starting logic placement..
[19:35:51] Run vpl: Step impl: Failed
[19:35:51] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 4293 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 4758 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2144 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2373 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2144 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2373 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [19:35:51] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:17:34 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19813 ; free virtual = 243032
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[19:36:01] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[19:36:01] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[19:36:01] kernel 106496
[19:36:01] make clean - to make sure that the code is compiled with the new parameters
[19:36:02] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 27911
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 19:36:18 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 19:36:18 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 11369
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 19:37:19 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 19:37:19 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:37:21] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:37:21] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:37:25] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24931 ; free virtual = 247391
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:37:25] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:37:29] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24928 ; free virtual = 247388
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:37:29] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:37:31] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24922 ; free virtual = 247386
INFO: [v++ 60-1441] [19:37:31] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24984 ; free virtual = 247449
INFO: [v++ 60-1443] [19:37:31] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:37:33] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24977 ; free virtual = 247443
INFO: [v++ 60-1443] [19:37:33] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:37:33] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.15 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24962 ; free virtual = 247428
INFO: [v++ 60-1443] [19:37:33] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[19:37:41] Run vpl: Step create_project: Started
Creating Vivado project.
[19:37:44] Run vpl: Step create_project: Completed
[19:37:44] Run vpl: Step create_bd: Started
[19:38:00] Run vpl: Step create_bd: Completed
[19:38:00] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[19:39:07] Run vpl: Step update_bd: Completed
[19:39:07] Run vpl: Step generate_target: Started
[19:40:22] Run vpl: Step generate_target: Completed
[19:40:22] Run vpl: Step config_hw_runs: Started
[19:40:23] Run vpl: Step config_hw_runs: Completed
[19:40:23] Run vpl: Step synth: Started
[19:40:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:41:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:41:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:42:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:42:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:43:24] Top-level synthesis in progress.
[19:43:54] Top-level synthesis in progress.
[19:44:04] Run vpl: Step synth: Completed
[19:44:04] Run vpl: Step impl: Started
[19:50:06] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 31s 

[19:50:06] Starting logic optimization..
[19:50:06] Phase 1 Generate And Synthesize MIG Cores
[19:52:36] Phase 2 Generate And Synthesize Debug Cores
[19:53:36] Phase 3 Retarget
[19:53:36] Phase 4 Constant propagation
[19:54:06] Phase 5 Sweep
[19:54:06] Phase 6 BUFG optimization
[19:54:36] Phase 7 Shift Register Optimization
[19:54:36] Phase 8 Post Processing Netlist
[19:55:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[19:55:07] Starting logic placement..
[19:55:24] Run vpl: Step impl: Failed
[19:55:24] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 4747 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 5212 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2373 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2602 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2373 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2602 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [19:55:24] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:17:51 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19714 ; free virtual = 243043
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[19:55:35] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[19:55:35] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[19:55:35] kernel 114688
[19:55:35] make clean - to make sure that the code is compiled with the new parameters
[19:55:35] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 29035
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 19:55:51 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 19:55:51 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 5661
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 19:56:52 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 19:56:52 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:56:54] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:56:54] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:56:58] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24896 ; free virtual = 247367
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:56:58] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:57:02] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24888 ; free virtual = 247359
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:57:02] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:57:04] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24881 ; free virtual = 247357
INFO: [v++ 60-1441] [19:57:04] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24942 ; free virtual = 247418
INFO: [v++ 60-1443] [19:57:04] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:57:06] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24940 ; free virtual = 247417
INFO: [v++ 60-1443] [19:57:06] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [19:57:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24924 ; free virtual = 247400
INFO: [v++ 60-1443] [19:57:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[19:57:14] Run vpl: Step create_project: Started
Creating Vivado project.
[19:57:17] Run vpl: Step create_project: Completed
[19:57:17] Run vpl: Step create_bd: Started
[19:57:33] Run vpl: Step create_bd: Completed
[19:57:33] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[19:58:40] Run vpl: Step update_bd: Completed
[19:58:40] Run vpl: Step generate_target: Started
[19:59:55] Run vpl: Step generate_target: Completed
[19:59:55] Run vpl: Step config_hw_runs: Started
[19:59:56] Run vpl: Step config_hw_runs: Completed
[19:59:56] Run vpl: Step synth: Started
[20:00:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:00:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:01:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:01:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:02:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:02:57] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[20:03:27] Top-level synthesis in progress.
[20:03:46] Run vpl: Step synth: Completed
[20:03:46] Run vpl: Step impl: Started
[20:09:48] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 40s 

[20:09:48] Starting logic optimization..
[20:09:48] Phase 1 Generate And Synthesize MIG Cores
[20:12:18] Phase 2 Generate And Synthesize Debug Cores
[20:13:18] Phase 3 Retarget
[20:13:18] Phase 4 Constant propagation
[20:13:18] Phase 5 Sweep
[20:13:48] Phase 6 BUFG optimization
[20:14:18] Phase 7 Shift Register Optimization
[20:14:18] Phase 8 Post Processing Netlist
[20:14:48] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[20:14:48] Starting logic placement..
[20:15:03] Run vpl: Step impl: Failed
[20:15:03] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5019 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 5484 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2509 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2738 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2509 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2738 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [20:15:03] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:17:57 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19716 ; free virtual = 243038
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[20:15:13] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[20:15:14] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[20:15:14] kernel 122880
[20:15:14] make clean - to make sure that the code is compiled with the new parameters
[20:15:14] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 14899
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 20:15:30 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 20:15:30 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 5361
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 20:16:31 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 20:16:31 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:16:33] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:16:34] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:16:38] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24916 ; free virtual = 247369
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:16:38] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [20:16:41] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24908 ; free virtual = 247360
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:16:41] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:16:43] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24893 ; free virtual = 247351
INFO: [v++ 60-1441] [20:16:43] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24955 ; free virtual = 247413
INFO: [v++ 60-1443] [20:16:43] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:16:45] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24948 ; free virtual = 247406
INFO: [v++ 60-1443] [20:16:45] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:16:46] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.13 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24932 ; free virtual = 247390
INFO: [v++ 60-1443] [20:16:46] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[20:16:53] Run vpl: Step create_project: Started
Creating Vivado project.
[20:16:56] Run vpl: Step create_project: Completed
[20:16:56] Run vpl: Step create_bd: Started
[20:17:12] Run vpl: Step create_bd: Completed
[20:17:12] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[20:18:19] Run vpl: Step update_bd: Completed
[20:18:19] Run vpl: Step generate_target: Started
[20:19:35] Run vpl: Step generate_target: Completed
[20:19:35] Run vpl: Step config_hw_runs: Started
[20:19:36] Run vpl: Step config_hw_runs: Completed
[20:19:36] Run vpl: Step synth: Started
[20:20:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:20:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:21:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:21:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:22:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:22:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:23:07] Top-level synthesis in progress.
[20:23:34] Run vpl: Step synth: Completed
[20:23:34] Run vpl: Step impl: Started
[20:29:36] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 49s 

[20:29:36] Starting logic optimization..
[20:29:36] Phase 1 Generate And Synthesize MIG Cores
[20:32:06] Phase 2 Generate And Synthesize Debug Cores
[20:33:07] Phase 3 Retarget
[20:33:07] Phase 4 Constant propagation
[20:33:37] Phase 5 Sweep
[20:33:37] Phase 6 BUFG optimization
[20:34:07] Phase 7 Shift Register Optimization
[20:34:07] Phase 8 Post Processing Netlist
[20:34:37] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 00s 

[20:34:37] Starting logic placement..
[20:34:54] Run vpl: Step impl: Failed
[20:34:55] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5419 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 5884 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2709 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 2938 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2709 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 2938 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [20:34:55] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:18:09 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19641 ; free virtual = 242990
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[20:35:05] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[20:35:05] copy results back to condor/results




##########################################################################################################################
##########################################################################################################################
##########################################################################################################################



[20:35:05] kernel 131072
[20:35:05] make clean - to make sure that the code is compiled with the new parameters
[20:35:05] make - compile the code

g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/host.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/host.o
g++ -g -Wno-unknown-pragmas -pthread -std=c++17 -Wall -O0 -I/home/linker/hls_ccl/ext/CLI11/include -I/home/linker/hls_ccl/inc -isystem /opt/xilinx/Vitis_HLS/2023.1/include -I/opt/xilinx/xrt/include   -c /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.o
v++ -g -c -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	-k CCL \
       	-I /home/linker/hls_ccl/inc /home/linker/hls_ccl/src/kernels.cpp -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
Running Dispatch Server on port: 4759
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Mon Aug 19 20:35:21 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Mon Aug 19 20:35:21 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'

===>The following messages were generated while  performing high-level synthesis for kernel: CCL Log file: /home/linker/hls_ccl/_x/kernels/CCL/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_11_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_108_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/linker/hls_ccl/_x/reports/kernels/system_estimate_kernels.xtxt
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -g -l -t hw \
       	--platform xilinx_u280_gen3x16_xdma_1_202211_1 \
       	--config /home/linker/hls_ccl/conf/u280.cfg \
       	/home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -o /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin
Option Map File Used: '/opt/xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/link
	Log files: /home/linker/hls_ccl/_x/logs/link
Running Dispatch Server on port: 2657
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin.link_summary, at Mon Aug 19 20:36:22 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/link/v++_link_kernels_guidance.html', at Mon Aug 19 20:36:22 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:36:24] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo -keep -memory-for-trace DDR[0] --config /home/linker/hls_ccl/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/linker/hls_ccl/_x/link/int --temp_dir /home/linker/hls_ccl/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:36:25] build_xd_ip_db started: /opt/xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/linker/hls_ccl/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/linker/hls_ccl/_x/link/sys_link/iprepo/xilinx_com_hls_CCL_1_0,CCL -o /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:36:29] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24893 ; free virtual = 247357
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:36:29] cfgen started: /opt/xilinx/Vitis/2023.1/bin/cfgen  -nk CCL:1:CCL -sp CCL.in_edge_from:HBM[0] -sp CCL.in_edge_to:HBM[1] -sp CCL.in_scores:HBM[2] -sp CCL.out_labels:HBM[0] -dpa_mem_offload true -dmclkid 0 -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, num: 1  {CCL}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_from, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_edge_to, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: in_scores, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: CCL, k_port: out_labels, sptag: HBM[0]
INFO: [SYSTEM_LINK 82-37] [20:36:33] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24888 ; free virtual = 247352
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:36:33] cf2bd started: /opt/xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd --temp_dir /home/linker/hls_ccl/_x/link/sys_link --output_dir /home/linker/hls_ccl/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/linker/hls_ccl/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/linker/hls_ccl/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/linker/hls_ccl/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:36:34] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.875 ; gain = 0.000 ; free physical = 24872 ; free virtual = 247341
INFO: [v++ 60-1441] [20:36:34] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24934 ; free virtual = 247403
INFO: [v++ 60-1443] [20:36:34] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/linker/hls_ccl/_x/link/int/sdsl.dat -rtd /home/linker/hls_ccl/_x/link/int/cf2sw.rtd -nofilter /home/linker/hls_ccl/_x/link/int/cf2sw_full.rtd -xclbin /home/linker/hls_ccl/_x/link/int/xclbin_orig.xml -o /home/linker/hls_ccl/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:36:37] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24936 ; free virtual = 247406
INFO: [v++ 60-1443] [20:36:37] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link
INFO: [v++ 60-1441] [20:36:37] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 24916 ; free virtual = 247386
INFO: [v++ 60-1443] [20:36:37] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s -g --remote_ip_cache /home/linker/hls_ccl/.ipcache --trace_memory DDR[0] --output_dir /home/linker/hls_ccl/_x/link/int --log_dir /home/linker/hls_ccl/_x/logs/link --report_dir /home/linker/hls_ccl/_x/reports/link --config /home/linker/hls_ccl/_x/link/int/vplConfig.ini -k /home/linker/hls_ccl/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/linker/hls_ccl/_x/link --no-info --iprepo /home/linker/hls_ccl/_x/link/int/xo/ip_repo/xilinx_com_hls_CCL_1_0 --messageDb /home/linker/hls_ccl/_x/link/run_link/vpl.pb /home/linker/hls_ccl/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/linker/hls_ccl/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/linker/hls_ccl/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/linker/hls_ccl/_x/link/vivado/vpl/.local/hw_platform
[20:36:44] Run vpl: Step create_project: Started
Creating Vivado project.
[20:36:47] Run vpl: Step create_project: Completed
[20:36:47] Run vpl: Step create_bd: Started
[20:37:03] Run vpl: Step create_bd: Completed
[20:37:03] Run vpl: Step update_bd: Started
WARNING: [VPL-1] Memory profiling was requested on DDR[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on DDR[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Profiling of HBM is not supported.
WARNING: [VPL-1] Memory profiling was requested on HOST[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[0] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[1] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[2] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[3] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[4] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] Memory profiling was requested on PLRAM[5] which is unused. No monitoring will be added on this memory.
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2
[20:38:11] Run vpl: Step update_bd: Completed
[20:38:11] Run vpl: Step generate_target: Started
[20:39:26] Run vpl: Step generate_target: Completed
[20:39:26] Run vpl: Step config_hw_runs: Started
[20:39:27] Run vpl: Step config_hw_runs: Completed
[20:39:27] Run vpl: Step synth: Started
[20:39:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:40:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:40:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:41:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:41:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:42:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:42:58] Top-level synthesis in progress.
[20:43:28] Top-level synthesis in progress.
[20:43:33] Run vpl: Step synth: Completed
[20:43:33] Run vpl: Step impl: Started
[20:49:34] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 56s 

[20:49:34] Starting logic optimization..
[20:49:34] Phase 1 Generate And Synthesize MIG Cores
[20:52:05] Phase 2 Generate And Synthesize Debug Cores
[20:53:05] Phase 3 Retarget
[20:53:05] Phase 4 Constant propagation
[20:53:35] Phase 5 Sweep
[20:54:05] Phase 6 BUFG optimization
[20:54:05] Phase 7 Shift Register Optimization
[20:54:05] Phase 8 Post Processing Netlist
[20:54:59] Run vpl: Step impl: Failed
[20:54:59] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 25s 

[20:54:59] Starting logic placement..
[20:54:59] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/linker/hls_ccl/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5691 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 6156 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2845 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 3074 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 2845 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 3074 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/linker/hls_ccl/_x/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'impl_1'
ERROR: [VPL 60-773] In '/home/linker/hls_ccl/_x/link/vivado/vpl/vivado.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [VPL 60-732] Link warning: The available BRAMs may not be sufficient to accommodate the kernels
ERROR: [VPL 60-704] Integration error, Failed to complete hardware generation. The run name is 'impl_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [20:55:00] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:06 ; elapsed = 00:18:23 . Memory (MB): peak = 449.898 ; gain = 0.000 ; free physical = 19550 ; free virtual = 242921
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:84: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/kernels.xclbin] Error 1


##########################################################################################################################
[20:55:10] run the code


[INFO] Running test for mode: hw
./run_test.sh: line 13: /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/app_hw: No such file or directory
mv: cannot stat '*.csv': No such file or directory
mv: cannot stat '*.run_summary': No such file or directory

[20:55:10] copy results back to condor/results

