#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010deca0 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v00000000014f3d70_0 .var "CLK", 0 0;
v00000000014f4ef0_0 .var "START", 0 0;
v00000000014f4f90_0 .var/i "handle1", 31 0;
v00000000014f4130_0 .var/i "handle2", 31 0;
S_00000000010dee30 .scope module, "cpu" "CPU" 2 8, 3 2 0, S_00000000010deca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
L_0000000001494a10 .functor AND 1, v00000000014edad0_0, L_00000000014f5ce0, C4<1>, C4<1>;
L_0000000001053f40 .functor OR 1, L_00000000014f6aa0, v000000000149b800_0, C4<0>, C4<0>;
L_00000000010544f0 .functor AND 1, L_00000000014f65a0, L_00000000014f6e60, C4<1>, C4<1>;
L_0000000001054640 .functor AND 1, v00000000014ed7b0_0, v000000000149acc0_0, C4<1>, C4<1>;
v00000000014edfd0_0 .net "ALUCtrl", 3 0, v000000000149b8a0_0;  1 drivers
v00000000014ee250_0 .net "ALUOp", 2 0, v00000000014ed670_0;  1 drivers
v00000000014ee2f0_0 .net "ALUSrc", 0 0, v00000000014ed8f0_0;  1 drivers
v00000000014ee4d0_0 .net "ALUoutput", 31 0, v000000000149ac20_0;  1 drivers
v00000000014ee430_0 .net "BranchType", 1 0, v00000000014ede90_0;  1 drivers
v00000000014ee570_0 .net "Jump", 0 0, v00000000014eeed0_0;  1 drivers
v00000000014ee610_0 .net "MemIn_ctrl", 0 0, v000000000149a9a0_0;  1 drivers
v00000000014ee6b0_0 .net "MemRead", 0 0, v00000000014ed850_0;  1 drivers
v00000000014ee750_0 .net "MemToReg", 1 0, v00000000014eea70_0;  1 drivers
v00000000014ee7f0_0 .net "MemWrite", 0 0, v00000000014eeb10_0;  1 drivers
v00000000014ee890_0 .net "RS", 31 0, L_0000000001494230;  1 drivers
v00000000014ee930_0 .net "RT", 31 0, L_00000000014944d0;  1 drivers
v00000000014ee9d0_0 .net "Readdata", 31 0, v000000000149bbc0_0;  1 drivers
v00000000014f4090_0 .net "RegDout", 4 0, v00000000010c75a0_0;  1 drivers
v00000000014f3eb0_0 .net "RegDst", 1 0, v00000000014eda30_0;  1 drivers
v00000000014f3e10_0 .net "RegWrite", 0 0, v00000000014edad0_0;  1 drivers
v00000000014f48b0_0 .var "Reg_current_program", 31 0;
v00000000014f3f50_0 .net "RtALU", 31 0, v00000000010c8360_0;  1 drivers
v00000000014f3ff0_0 .net "SignExtend", 31 0, v00000000014ed990_0;  1 drivers
v00000000014f4bd0_0 .net "WriteData", 31 0, v00000000014ed490_0;  1 drivers
v00000000014f41d0_0 .net "ZeroExtend", 31 0, L_00000000014f6be0;  1 drivers
v00000000014f5030_0 .net *"_s19", 3 0, L_00000000014f5880;  1 drivers
v00000000014f32d0_0 .net *"_s21", 25 0, L_00000000014f6320;  1 drivers
L_00000000014f73b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014f46d0_0 .net/2u *"_s22", 1 0, L_00000000014f73b8;  1 drivers
v00000000014f4950_0 .net *"_s27", 0 0, L_00000000014f6aa0;  1 drivers
v00000000014f43b0_0 .net *"_s31", 0 0, L_00000000014f6460;  1 drivers
v00000000014f3870_0 .net *"_s33", 0 0, L_00000000014f65a0;  1 drivers
v00000000014f4590_0 .net *"_s35", 0 0, L_00000000014f6e60;  1 drivers
L_00000000014f7448 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014f4270_0 .net/2u *"_s48", 26 0, L_00000000014f7448;  1 drivers
v00000000014f4a90_0 .net *"_s51", 4 0, L_0000000001551320;  1 drivers
v00000000014f3cd0_0 .net *"_s7", 0 0, L_00000000014f5ce0;  1 drivers
v00000000014f44f0_0 .net "branch", 0 0, v00000000014ed7b0_0;  1 drivers
v00000000014f49f0_0 .net "branch_address", 31 0, v000000000149aae0_0;  1 drivers
v00000000014f35f0_0 .net "branch_judge", 0 0, v000000000149acc0_0;  1 drivers
v00000000014f4810_0 .net "branch_or_jump", 31 0, v00000000010c7460_0;  1 drivers
v00000000014f3550_0 .net "branch_select_pc_or_not", 31 0, v00000000010c73c0_0;  1 drivers
v00000000014f3c30_0 .net "clk_i", 0 0, v00000000014f3d70_0;  1 drivers
v00000000014f4b30_0 .net "current_program", 31 0, v00000000010c8400_0;  1 drivers
v00000000014f4630_0 .net "extend", 31 0, v00000000010c6c40_0;  1 drivers
v00000000014f3a50_0 .net "extend_choose", 0 0, v00000000014eed90_0;  1 drivers
v00000000014f37d0_0 .net "extend_shift_two", 31 0, L_00000000014f5240;  1 drivers
v00000000014f4770_0 .net "instruction", 31 0, L_0000000001494850;  1 drivers
v00000000014f50d0_0 .net "jr_ctrl", 0 0, v000000000149be40_0;  1 drivers
v00000000014f4450_0 .net "next_address", 31 0, v000000000149a540_0;  1 drivers
v00000000014f3910_0 .net "now_address", 31 0, v00000000010c82c0_0;  1 drivers
v00000000014f3b90_0 .net "result", 31 0, v00000000010c76e0_0;  1 drivers
v00000000014f4c70_0 .net "shamt", 31 0, v00000000010c6d80_0;  1 drivers
v00000000014f4db0_0 .net "shamt_ctrl", 0 0, v000000000149af40_0;  1 drivers
v00000000014f3af0_0 .net "shifter_out", 31 0, v00000000014ee390_0;  1 drivers
v00000000014f4d10_0 .net "start_i", 0 0, v00000000014f4ef0_0;  1 drivers
v00000000014f4e50_0 .net "zero", 0 0, v000000000149b800_0;  1 drivers
E_00000000010d5590 .event edge, v00000000010c8400_0;
L_00000000014f3730 .part L_0000000001494850, 21, 5;
L_00000000014f39b0 .part L_0000000001494850, 16, 5;
L_00000000014f5ce0 .reduce/nor v000000000149be40_0;
L_00000000014f5c40 .part L_0000000001494850, 26, 6;
L_00000000014f5d80 .part L_0000000001494850, 0, 6;
L_00000000014f5e20 .part L_0000000001494850, 0, 16;
L_00000000014f6fa0 .part L_0000000001494850, 0, 16;
L_00000000014f5880 .part v000000000149a540_0, 28, 4;
L_00000000014f6320 .part L_0000000001494850, 0, 26;
L_00000000014f61e0 .concat [ 2 26 4 0], L_00000000014f73b8, L_00000000014f6320, L_00000000014f5880;
L_00000000014f6aa0 .part v00000000010c76e0_0, 31, 1;
L_00000000014f6460 .part v00000000010c76e0_0, 31, 1;
L_00000000014f65a0 .reduce/nor L_00000000014f6460;
L_00000000014f6e60 .reduce/nor v000000000149b800_0;
L_00000000014f5920 .reduce/nor v000000000149b800_0;
L_00000000014f59c0 .part L_0000000001494850, 16, 5;
L_00000000014f6f00 .part L_0000000001494850, 11, 5;
L_0000000001551320 .part L_0000000001494850, 6, 5;
L_00000000015513c0 .concat [ 5 27 0 0], L_0000000001551320, L_00000000014f7448;
S_000000000109e640 .scope module, "AC" "ALU_Ctrl" 3 106, 4 2 0, S_00000000010dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 1 "MemIn_ctrl_o";
    .port_info 3 /OUTPUT 1 "shamt_ctrl_o";
    .port_info 4 /OUTPUT 1 "jr_ctrl_o";
    .port_info 5 /OUTPUT 4 "ALUCtrl_o";
v000000000149b8a0_0 .var "ALUCtrl_o", 3 0;
v000000000149b940_0 .net "ALUOp_i", 2 0, v00000000014ed670_0;  alias, 1 drivers
v000000000149a9a0_0 .var "MemIn_ctrl_o", 0 0;
v000000000149b1c0_0 .net "funct_i", 5 0, L_00000000014f5d80;  1 drivers
v000000000149be40_0 .var "jr_ctrl_o", 0 0;
v000000000149af40_0 .var "shamt_ctrl_o", 0 0;
E_00000000010d5650 .event edge, v000000000149b940_0, v000000000149b1c0_0;
S_000000000109e7d0 .scope module, "ALU_unit" "ALU" 3 126, 5 2 0, S_00000000010dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
v000000000149aa40_0 .net "ctrl_i", 3 0, v000000000149b8a0_0;  alias, 1 drivers
v000000000149ac20_0 .var "result_o", 31 0;
v000000000149b760_0 .net "src1_i", 31 0, L_0000000001494230;  alias, 1 drivers
v000000000149b4e0_0 .net "src2_i", 31 0, v00000000010c8360_0;  alias, 1 drivers
v000000000149b800_0 .var "zero_o", 0 0;
E_00000000010d5a90 .event edge, v000000000149b8a0_0, v000000000149b760_0, v000000000149b4e0_0, v000000000149ac20_0;
S_0000000001096a00 .scope module, "Adder1" "Adder" 3 61, 6 2 0, S_00000000010dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000000000149c020_0 .net "src1_i", 31 0, v00000000010c82c0_0;  alias, 1 drivers
L_00000000014f7208 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000149a680_0 .net "src2_i", 31 0, L_00000000014f7208;  1 drivers
v000000000149a540_0 .var "sum_o", 31 0;
E_00000000010d5a10 .event edge, v000000000149c020_0, v000000000149a680_0;
S_0000000001096b90 .scope module, "Adder2" "Adder" 3 67, 6 2 0, S_00000000010dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000000000149ba80_0 .net "src1_i", 31 0, v000000000149a540_0;  alias, 1 drivers
v000000000149bb20_0 .net "src2_i", 31 0, L_00000000014f5240;  alias, 1 drivers
v000000000149aae0_0 .var "sum_o", 31 0;
E_00000000010d5ad0 .event edge, v000000000149a540_0, v000000000149bb20_0;
S_0000000001091dc0 .scope module, "Branch_mux" "MUX_4to1" 3 177, 7 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /INPUT 1 "data2_i";
    .port_info 3 /INPUT 1 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 1 "data_o";
P_00000000010d5b10 .param/l "size" 0 7 11, +C4<00000000000000000000000000000001>;
v000000000149a720_0 .net "data0_i", 0 0, v000000000149b800_0;  alias, 1 drivers
v000000000149a180_0 .net "data1_i", 0 0, L_0000000001053f40;  1 drivers
v000000000149b260_0 .net "data2_i", 0 0, L_00000000010544f0;  1 drivers
v000000000149ab80_0 .net "data3_i", 0 0, L_00000000014f5920;  1 drivers
v000000000149acc0_0 .var "data_o", 0 0;
v000000000149ad60_0 .net "select_i", 1 0, v00000000014ede90_0;  alias, 1 drivers
E_00000000010d5610/0 .event edge, v000000000149ad60_0, v000000000149b800_0, v000000000149a180_0, v000000000149b260_0;
E_00000000010d5610/1 .event edge, v000000000149ab80_0;
E_00000000010d5610 .event/or E_00000000010d5610/0, E_00000000010d5610/1;
S_0000000001091f50 .scope module, "DM" "Data_Memory" 3 147, 8 1 0, S_00000000010dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v000000000149afe0 .array "Mem", 127 0, 7 0;
v000000000149a5e0_0 .net "MemRead_i", 0 0, v00000000014ed850_0;  alias, 1 drivers
v000000000149ae00_0 .net "MemWrite_i", 0 0, v00000000014eeb10_0;  alias, 1 drivers
v000000000149a2c0_0 .net "addr_i", 31 0, v00000000010c76e0_0;  alias, 1 drivers
v000000000149b080_0 .net "clk_i", 0 0, v00000000014f3d70_0;  alias, 1 drivers
v000000000149b300_0 .net "data_i", 31 0, L_00000000014944d0;  alias, 1 drivers
v000000000149bbc0_0 .var "data_o", 31 0;
v000000000149b3a0_0 .var/i "i", 31 0;
v000000000149bee0 .array "memory", 31 0;
v000000000149bee0_0 .net v000000000149bee0 0, 31 0, L_00000000014f68c0; 1 drivers
v000000000149bee0_1 .net v000000000149bee0 1, 31 0, L_00000000014f52e0; 1 drivers
v000000000149bee0_2 .net v000000000149bee0 2, 31 0, L_00000000014f6640; 1 drivers
v000000000149bee0_3 .net v000000000149bee0 3, 31 0, L_00000000014f6b40; 1 drivers
v000000000149bee0_4 .net v000000000149bee0 4, 31 0, L_00000000014f70e0; 1 drivers
v000000000149bee0_5 .net v000000000149bee0 5, 31 0, L_00000000014f6960; 1 drivers
v000000000149bee0_6 .net v000000000149bee0 6, 31 0, L_00000000014f5380; 1 drivers
v000000000149bee0_7 .net v000000000149bee0 7, 31 0, L_00000000014f6c80; 1 drivers
v000000000149bee0_8 .net v000000000149bee0 8, 31 0, L_00000000014f6280; 1 drivers
v000000000149bee0_9 .net v000000000149bee0 9, 31 0, L_00000000014f5ba0; 1 drivers
v000000000149bee0_10 .net v000000000149bee0 10, 31 0, L_00000000014f6140; 1 drivers
v000000000149bee0_11 .net v000000000149bee0 11, 31 0, L_00000000014f5420; 1 drivers
v000000000149bee0_12 .net v000000000149bee0 12, 31 0, L_00000000014f6820; 1 drivers
v000000000149bee0_13 .net v000000000149bee0 13, 31 0, L_00000000014f54c0; 1 drivers
v000000000149bee0_14 .net v000000000149bee0 14, 31 0, L_00000000014f5b00; 1 drivers
v000000000149bee0_15 .net v000000000149bee0 15, 31 0, L_00000000014f5a60; 1 drivers
v000000000149bee0_16 .net v000000000149bee0 16, 31 0, L_00000000014f66e0; 1 drivers
v000000000149bee0_17 .net v000000000149bee0 17, 31 0, L_00000000014f5ec0; 1 drivers
v000000000149bee0_18 .net v000000000149bee0 18, 31 0, L_00000000014f5560; 1 drivers
v000000000149bee0_19 .net v000000000149bee0 19, 31 0, L_00000000014f6780; 1 drivers
v000000000149bee0_20 .net v000000000149bee0 20, 31 0, L_00000000014f6a00; 1 drivers
v000000000149bee0_21 .net v000000000149bee0 21, 31 0, L_00000000014f5f60; 1 drivers
v000000000149bee0_22 .net v000000000149bee0 22, 31 0, L_00000000014f6000; 1 drivers
v000000000149bee0_23 .net v000000000149bee0 23, 31 0, L_00000000014f5600; 1 drivers
v000000000149bee0_24 .net v000000000149bee0 24, 31 0, L_00000000014f56a0; 1 drivers
v000000000149bee0_25 .net v000000000149bee0 25, 31 0, L_00000000014f6d20; 1 drivers
v000000000149bee0_26 .net v000000000149bee0 26, 31 0, L_00000000014f6500; 1 drivers
v000000000149bee0_27 .net v000000000149bee0 27, 31 0, L_00000000014f6dc0; 1 drivers
v000000000149bee0_28 .net v000000000149bee0 28, 31 0, L_00000000014f63c0; 1 drivers
v000000000149bee0_29 .net v000000000149bee0 29, 31 0, L_00000000014f60a0; 1 drivers
v000000000149bee0_30 .net v000000000149bee0 30, 31 0, L_00000000014f5740; 1 drivers
v000000000149bee0_31 .net v000000000149bee0 31, 31 0, L_00000000014f57e0; 1 drivers
E_00000000010d5f50 .event edge, v000000000149a5e0_0, v000000000149a2c0_0;
E_00000000010d5510 .event posedge, v000000000149b080_0;
v000000000149afe0_0 .array/port v000000000149afe0, 0;
v000000000149afe0_1 .array/port v000000000149afe0, 1;
v000000000149afe0_2 .array/port v000000000149afe0, 2;
v000000000149afe0_3 .array/port v000000000149afe0, 3;
L_00000000014f68c0 .concat [ 8 8 8 8], v000000000149afe0_0, v000000000149afe0_1, v000000000149afe0_2, v000000000149afe0_3;
v000000000149afe0_4 .array/port v000000000149afe0, 4;
v000000000149afe0_5 .array/port v000000000149afe0, 5;
v000000000149afe0_6 .array/port v000000000149afe0, 6;
v000000000149afe0_7 .array/port v000000000149afe0, 7;
L_00000000014f52e0 .concat [ 8 8 8 8], v000000000149afe0_4, v000000000149afe0_5, v000000000149afe0_6, v000000000149afe0_7;
v000000000149afe0_8 .array/port v000000000149afe0, 8;
v000000000149afe0_9 .array/port v000000000149afe0, 9;
v000000000149afe0_10 .array/port v000000000149afe0, 10;
v000000000149afe0_11 .array/port v000000000149afe0, 11;
L_00000000014f6640 .concat [ 8 8 8 8], v000000000149afe0_8, v000000000149afe0_9, v000000000149afe0_10, v000000000149afe0_11;
v000000000149afe0_12 .array/port v000000000149afe0, 12;
v000000000149afe0_13 .array/port v000000000149afe0, 13;
v000000000149afe0_14 .array/port v000000000149afe0, 14;
v000000000149afe0_15 .array/port v000000000149afe0, 15;
L_00000000014f6b40 .concat [ 8 8 8 8], v000000000149afe0_12, v000000000149afe0_13, v000000000149afe0_14, v000000000149afe0_15;
v000000000149afe0_16 .array/port v000000000149afe0, 16;
v000000000149afe0_17 .array/port v000000000149afe0, 17;
v000000000149afe0_18 .array/port v000000000149afe0, 18;
v000000000149afe0_19 .array/port v000000000149afe0, 19;
L_00000000014f70e0 .concat [ 8 8 8 8], v000000000149afe0_16, v000000000149afe0_17, v000000000149afe0_18, v000000000149afe0_19;
v000000000149afe0_20 .array/port v000000000149afe0, 20;
v000000000149afe0_21 .array/port v000000000149afe0, 21;
v000000000149afe0_22 .array/port v000000000149afe0, 22;
v000000000149afe0_23 .array/port v000000000149afe0, 23;
L_00000000014f6960 .concat [ 8 8 8 8], v000000000149afe0_20, v000000000149afe0_21, v000000000149afe0_22, v000000000149afe0_23;
v000000000149afe0_24 .array/port v000000000149afe0, 24;
v000000000149afe0_25 .array/port v000000000149afe0, 25;
v000000000149afe0_26 .array/port v000000000149afe0, 26;
v000000000149afe0_27 .array/port v000000000149afe0, 27;
L_00000000014f5380 .concat [ 8 8 8 8], v000000000149afe0_24, v000000000149afe0_25, v000000000149afe0_26, v000000000149afe0_27;
v000000000149afe0_28 .array/port v000000000149afe0, 28;
v000000000149afe0_29 .array/port v000000000149afe0, 29;
v000000000149afe0_30 .array/port v000000000149afe0, 30;
v000000000149afe0_31 .array/port v000000000149afe0, 31;
L_00000000014f6c80 .concat [ 8 8 8 8], v000000000149afe0_28, v000000000149afe0_29, v000000000149afe0_30, v000000000149afe0_31;
v000000000149afe0_32 .array/port v000000000149afe0, 32;
v000000000149afe0_33 .array/port v000000000149afe0, 33;
v000000000149afe0_34 .array/port v000000000149afe0, 34;
v000000000149afe0_35 .array/port v000000000149afe0, 35;
L_00000000014f6280 .concat [ 8 8 8 8], v000000000149afe0_32, v000000000149afe0_33, v000000000149afe0_34, v000000000149afe0_35;
v000000000149afe0_36 .array/port v000000000149afe0, 36;
v000000000149afe0_37 .array/port v000000000149afe0, 37;
v000000000149afe0_38 .array/port v000000000149afe0, 38;
v000000000149afe0_39 .array/port v000000000149afe0, 39;
L_00000000014f5ba0 .concat [ 8 8 8 8], v000000000149afe0_36, v000000000149afe0_37, v000000000149afe0_38, v000000000149afe0_39;
v000000000149afe0_40 .array/port v000000000149afe0, 40;
v000000000149afe0_41 .array/port v000000000149afe0, 41;
v000000000149afe0_42 .array/port v000000000149afe0, 42;
v000000000149afe0_43 .array/port v000000000149afe0, 43;
L_00000000014f6140 .concat [ 8 8 8 8], v000000000149afe0_40, v000000000149afe0_41, v000000000149afe0_42, v000000000149afe0_43;
v000000000149afe0_44 .array/port v000000000149afe0, 44;
v000000000149afe0_45 .array/port v000000000149afe0, 45;
v000000000149afe0_46 .array/port v000000000149afe0, 46;
v000000000149afe0_47 .array/port v000000000149afe0, 47;
L_00000000014f5420 .concat [ 8 8 8 8], v000000000149afe0_44, v000000000149afe0_45, v000000000149afe0_46, v000000000149afe0_47;
v000000000149afe0_48 .array/port v000000000149afe0, 48;
v000000000149afe0_49 .array/port v000000000149afe0, 49;
v000000000149afe0_50 .array/port v000000000149afe0, 50;
v000000000149afe0_51 .array/port v000000000149afe0, 51;
L_00000000014f6820 .concat [ 8 8 8 8], v000000000149afe0_48, v000000000149afe0_49, v000000000149afe0_50, v000000000149afe0_51;
v000000000149afe0_52 .array/port v000000000149afe0, 52;
v000000000149afe0_53 .array/port v000000000149afe0, 53;
v000000000149afe0_54 .array/port v000000000149afe0, 54;
v000000000149afe0_55 .array/port v000000000149afe0, 55;
L_00000000014f54c0 .concat [ 8 8 8 8], v000000000149afe0_52, v000000000149afe0_53, v000000000149afe0_54, v000000000149afe0_55;
v000000000149afe0_56 .array/port v000000000149afe0, 56;
v000000000149afe0_57 .array/port v000000000149afe0, 57;
v000000000149afe0_58 .array/port v000000000149afe0, 58;
v000000000149afe0_59 .array/port v000000000149afe0, 59;
L_00000000014f5b00 .concat [ 8 8 8 8], v000000000149afe0_56, v000000000149afe0_57, v000000000149afe0_58, v000000000149afe0_59;
v000000000149afe0_60 .array/port v000000000149afe0, 60;
v000000000149afe0_61 .array/port v000000000149afe0, 61;
v000000000149afe0_62 .array/port v000000000149afe0, 62;
v000000000149afe0_63 .array/port v000000000149afe0, 63;
L_00000000014f5a60 .concat [ 8 8 8 8], v000000000149afe0_60, v000000000149afe0_61, v000000000149afe0_62, v000000000149afe0_63;
v000000000149afe0_64 .array/port v000000000149afe0, 64;
v000000000149afe0_65 .array/port v000000000149afe0, 65;
v000000000149afe0_66 .array/port v000000000149afe0, 66;
v000000000149afe0_67 .array/port v000000000149afe0, 67;
L_00000000014f66e0 .concat [ 8 8 8 8], v000000000149afe0_64, v000000000149afe0_65, v000000000149afe0_66, v000000000149afe0_67;
v000000000149afe0_68 .array/port v000000000149afe0, 68;
v000000000149afe0_69 .array/port v000000000149afe0, 69;
v000000000149afe0_70 .array/port v000000000149afe0, 70;
v000000000149afe0_71 .array/port v000000000149afe0, 71;
L_00000000014f5ec0 .concat [ 8 8 8 8], v000000000149afe0_68, v000000000149afe0_69, v000000000149afe0_70, v000000000149afe0_71;
v000000000149afe0_72 .array/port v000000000149afe0, 72;
v000000000149afe0_73 .array/port v000000000149afe0, 73;
v000000000149afe0_74 .array/port v000000000149afe0, 74;
v000000000149afe0_75 .array/port v000000000149afe0, 75;
L_00000000014f5560 .concat [ 8 8 8 8], v000000000149afe0_72, v000000000149afe0_73, v000000000149afe0_74, v000000000149afe0_75;
v000000000149afe0_76 .array/port v000000000149afe0, 76;
v000000000149afe0_77 .array/port v000000000149afe0, 77;
v000000000149afe0_78 .array/port v000000000149afe0, 78;
v000000000149afe0_79 .array/port v000000000149afe0, 79;
L_00000000014f6780 .concat [ 8 8 8 8], v000000000149afe0_76, v000000000149afe0_77, v000000000149afe0_78, v000000000149afe0_79;
v000000000149afe0_80 .array/port v000000000149afe0, 80;
v000000000149afe0_81 .array/port v000000000149afe0, 81;
v000000000149afe0_82 .array/port v000000000149afe0, 82;
v000000000149afe0_83 .array/port v000000000149afe0, 83;
L_00000000014f6a00 .concat [ 8 8 8 8], v000000000149afe0_80, v000000000149afe0_81, v000000000149afe0_82, v000000000149afe0_83;
v000000000149afe0_84 .array/port v000000000149afe0, 84;
v000000000149afe0_85 .array/port v000000000149afe0, 85;
v000000000149afe0_86 .array/port v000000000149afe0, 86;
v000000000149afe0_87 .array/port v000000000149afe0, 87;
L_00000000014f5f60 .concat [ 8 8 8 8], v000000000149afe0_84, v000000000149afe0_85, v000000000149afe0_86, v000000000149afe0_87;
v000000000149afe0_88 .array/port v000000000149afe0, 88;
v000000000149afe0_89 .array/port v000000000149afe0, 89;
v000000000149afe0_90 .array/port v000000000149afe0, 90;
v000000000149afe0_91 .array/port v000000000149afe0, 91;
L_00000000014f6000 .concat [ 8 8 8 8], v000000000149afe0_88, v000000000149afe0_89, v000000000149afe0_90, v000000000149afe0_91;
v000000000149afe0_92 .array/port v000000000149afe0, 92;
v000000000149afe0_93 .array/port v000000000149afe0, 93;
v000000000149afe0_94 .array/port v000000000149afe0, 94;
v000000000149afe0_95 .array/port v000000000149afe0, 95;
L_00000000014f5600 .concat [ 8 8 8 8], v000000000149afe0_92, v000000000149afe0_93, v000000000149afe0_94, v000000000149afe0_95;
v000000000149afe0_96 .array/port v000000000149afe0, 96;
v000000000149afe0_97 .array/port v000000000149afe0, 97;
v000000000149afe0_98 .array/port v000000000149afe0, 98;
v000000000149afe0_99 .array/port v000000000149afe0, 99;
L_00000000014f56a0 .concat [ 8 8 8 8], v000000000149afe0_96, v000000000149afe0_97, v000000000149afe0_98, v000000000149afe0_99;
v000000000149afe0_100 .array/port v000000000149afe0, 100;
v000000000149afe0_101 .array/port v000000000149afe0, 101;
v000000000149afe0_102 .array/port v000000000149afe0, 102;
v000000000149afe0_103 .array/port v000000000149afe0, 103;
L_00000000014f6d20 .concat [ 8 8 8 8], v000000000149afe0_100, v000000000149afe0_101, v000000000149afe0_102, v000000000149afe0_103;
v000000000149afe0_104 .array/port v000000000149afe0, 104;
v000000000149afe0_105 .array/port v000000000149afe0, 105;
v000000000149afe0_106 .array/port v000000000149afe0, 106;
v000000000149afe0_107 .array/port v000000000149afe0, 107;
L_00000000014f6500 .concat [ 8 8 8 8], v000000000149afe0_104, v000000000149afe0_105, v000000000149afe0_106, v000000000149afe0_107;
v000000000149afe0_108 .array/port v000000000149afe0, 108;
v000000000149afe0_109 .array/port v000000000149afe0, 109;
v000000000149afe0_110 .array/port v000000000149afe0, 110;
v000000000149afe0_111 .array/port v000000000149afe0, 111;
L_00000000014f6dc0 .concat [ 8 8 8 8], v000000000149afe0_108, v000000000149afe0_109, v000000000149afe0_110, v000000000149afe0_111;
v000000000149afe0_112 .array/port v000000000149afe0, 112;
v000000000149afe0_113 .array/port v000000000149afe0, 113;
v000000000149afe0_114 .array/port v000000000149afe0, 114;
v000000000149afe0_115 .array/port v000000000149afe0, 115;
L_00000000014f63c0 .concat [ 8 8 8 8], v000000000149afe0_112, v000000000149afe0_113, v000000000149afe0_114, v000000000149afe0_115;
v000000000149afe0_116 .array/port v000000000149afe0, 116;
v000000000149afe0_117 .array/port v000000000149afe0, 117;
v000000000149afe0_118 .array/port v000000000149afe0, 118;
v000000000149afe0_119 .array/port v000000000149afe0, 119;
L_00000000014f60a0 .concat [ 8 8 8 8], v000000000149afe0_116, v000000000149afe0_117, v000000000149afe0_118, v000000000149afe0_119;
v000000000149afe0_120 .array/port v000000000149afe0, 120;
v000000000149afe0_121 .array/port v000000000149afe0, 121;
v000000000149afe0_122 .array/port v000000000149afe0, 122;
v000000000149afe0_123 .array/port v000000000149afe0, 123;
L_00000000014f5740 .concat [ 8 8 8 8], v000000000149afe0_120, v000000000149afe0_121, v000000000149afe0_122, v000000000149afe0_123;
v000000000149afe0_124 .array/port v000000000149afe0, 124;
v000000000149afe0_125 .array/port v000000000149afe0, 125;
v000000000149afe0_126 .array/port v000000000149afe0, 126;
v000000000149afe0_127 .array/port v000000000149afe0, 127;
L_00000000014f57e0 .concat [ 8 8 8 8], v000000000149afe0_124, v000000000149afe0_125, v000000000149afe0_126, v000000000149afe0_127;
S_00000000010818d0 .scope module, "IM" "Instruction_Memory" 3 73, 9 21 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000000001494850 .functor BUFZ 32, L_00000000014f4310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000149a360_0 .net *"_s0", 31 0, L_00000000014f4310;  1 drivers
L_00000000014f7250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000149b440_0 .net/2u *"_s2", 31 0, L_00000000014f7250;  1 drivers
v000000000149b580_0 .net *"_s4", 31 0, L_00000000014f3230;  1 drivers
v000000000149a220_0 .net "addr_i", 31 0, v00000000010c82c0_0;  alias, 1 drivers
v000000000149a400_0 .var/i "i", 31 0;
v0000000001016910_0 .net "instr_o", 31 0, L_0000000001494850;  alias, 1 drivers
v00000000010c7aa0 .array "instruction_file", 64 0, 31 0;
L_00000000014f4310 .array/port v00000000010c7aa0, L_00000000014f3230;
L_00000000014f3230 .arith/div 32, v00000000010c82c0_0, L_00000000014f7250;
S_0000000001081a60 .scope module, "Jump_or_not" "MUX_2to1" 3 169, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010d5ed0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c6ec0_0 .net "data0_i", 31 0, v00000000010c73c0_0;  alias, 1 drivers
v00000000010c89a0_0 .net "data1_i", 31 0, L_00000000014f61e0;  1 drivers
v00000000010c7460_0 .var "data_o", 31 0;
v00000000010c7a00_0 .net "select_i", 0 0, v00000000014eeed0_0;  alias, 1 drivers
E_00000000010d5f90 .event edge, v00000000010c7a00_0, v00000000010c89a0_0, v00000000010c6ec0_0;
S_000000000107e280 .scope module, "MUX_MemIn" "MUX_2to1" 3 211, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010d6010 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c8a40_0 .net "data0_i", 31 0, v000000000149ac20_0;  alias, 1 drivers
v00000000010c6ce0_0 .net "data1_i", 31 0, v00000000014ee390_0;  alias, 1 drivers
v00000000010c76e0_0 .var "data_o", 31 0;
v00000000010c8220_0 .net "select_i", 0 0, v000000000149a9a0_0;  alias, 1 drivers
E_00000000010d51d0 .event edge, v000000000149a9a0_0, v00000000010c6ce0_0, v000000000149ac20_0;
S_000000000107e410 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 241, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010d5bd0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c85e0_0 .net "data0_i", 31 0, L_00000000014944d0;  alias, 1 drivers
v00000000010c70a0_0 .net "data1_i", 31 0, v00000000010c6c40_0;  alias, 1 drivers
v00000000010c8360_0 .var "data_o", 31 0;
v00000000010c80e0_0 .net "select_i", 0 0, v00000000014ed8f0_0;  alias, 1 drivers
E_00000000010d6050 .event edge, v00000000010c80e0_0, v00000000010c70a0_0, v000000000149b300_0;
S_0000000001060cf0 .scope module, "Mux_Extend" "MUX_2to1" 3 234, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010d5210 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c7000_0 .net "data0_i", 31 0, v00000000014ed990_0;  alias, 1 drivers
v00000000010c7f00_0 .net "data1_i", 31 0, L_00000000014f6be0;  alias, 1 drivers
v00000000010c6c40_0 .var "data_o", 31 0;
v00000000010c8040_0 .net "select_i", 0 0, v00000000014eed90_0;  alias, 1 drivers
E_00000000010d5250 .event edge, v00000000010c8040_0, v00000000010c7f00_0, v00000000010c7000_0;
S_0000000001060e80 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 195, 11 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_00000000010d53d0 .param/l "size" 0 11 10, +C4<00000000000000000000000000000101>;
v00000000010c7500_0 .net "data0_i", 4 0, L_00000000014f59c0;  1 drivers
v00000000010c7fa0_0 .net "data1_i", 4 0, L_00000000014f6f00;  1 drivers
L_00000000014f7400 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000000010c8860_0 .net "data2_i", 4 0, L_00000000014f7400;  1 drivers
v00000000010c75a0_0 .var "data_o", 4 0;
v00000000010c7640_0 .net "select_i", 1 0, v00000000014eda30_0;  alias, 1 drivers
E_00000000010ce410 .event edge, v00000000010c7640_0, v00000000010c7500_0, v00000000010c7fa0_0, v00000000010c8860_0;
S_0000000001045780 .scope module, "Mux_branch_type" "MUX_2to1" 3 204, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010ce610 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c7b40_0 .net "data0_i", 31 0, v000000000149a540_0;  alias, 1 drivers
v00000000010c6f60_0 .net "data1_i", 31 0, v000000000149aae0_0;  alias, 1 drivers
v00000000010c73c0_0 .var "data_o", 31 0;
v00000000010c7780_0 .net "select_i", 0 0, L_0000000001054640;  1 drivers
E_00000000010ce450 .event edge, v00000000010c7780_0, v000000000149aae0_0, v000000000149a540_0;
S_0000000001045910 .scope module, "Mux_jr" "MUX_2to1" 3 162, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010cee50 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c8ae0_0 .net "data0_i", 31 0, v00000000010c7460_0;  alias, 1 drivers
v00000000010c8180_0 .net "data1_i", 31 0, L_0000000001494230;  alias, 1 drivers
v00000000010c8400_0 .var "data_o", 31 0;
v00000000010c8720_0 .net "select_i", 0 0, v000000000149be40_0;  alias, 1 drivers
E_00000000010cf010 .event edge, v000000000149be40_0, v000000000149b760_0, v00000000010c7460_0;
S_0000000001032000 .scope module, "Mux_shamt_src" "MUX_2to1" 3 219, 10 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010ce490 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010c7dc0_0 .net "data0_i", 31 0, L_00000000015513c0;  1 drivers
v00000000010c7140_0 .net "data1_i", 31 0, L_0000000001494230;  alias, 1 drivers
v00000000010c6d80_0 .var "data_o", 31 0;
v00000000010c7820_0 .net "select_i", 0 0, v000000000149af40_0;  alias, 1 drivers
E_00000000010cea10 .event edge, v000000000149af40_0, v000000000149b760_0, v00000000010c7dc0_0;
S_00000000014ec840 .scope module, "PC" "ProgramCounter" 3 54, 12 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v00000000010c84a0_0 .net "clk_i", 0 0, v00000000014f3d70_0;  alias, 1 drivers
v00000000010c87c0_0 .net "pc_in_i", 31 0, v00000000010c8400_0;  alias, 1 drivers
v00000000010c82c0_0 .var "pc_out_o", 31 0;
v00000000010c7be0_0 .net "rst_i", 0 0, v00000000014f4ef0_0;  alias, 1 drivers
S_00000000014ece80 .scope module, "RF" "Reg_File" 3 79, 13 1 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0000000001494230 .functor BUFZ 32, L_00000000014f3370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000014944d0 .functor BUFZ 32, L_00000000014f3690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010c7c80_0 .net "RDaddr_i", 4 0, v00000000010c75a0_0;  alias, 1 drivers
v00000000010c78c0_0 .net "RDdata_i", 31 0, v00000000014ed490_0;  alias, 1 drivers
v00000000010c7e60_0 .net "RSaddr_i", 4 0, L_00000000014f3730;  1 drivers
v00000000010c71e0_0 .net "RSdata_o", 31 0, L_0000000001494230;  alias, 1 drivers
v00000000010c7d20_0 .net "RTaddr_i", 4 0, L_00000000014f39b0;  1 drivers
v00000000010c8540_0 .net "RTdata_o", 31 0, L_00000000014944d0;  alias, 1 drivers
v00000000010c6e20_0 .net "RegWrite_i", 0 0, L_0000000001494a10;  1 drivers
v00000000010c7280 .array/s "Reg_File", 31 0, 31 0;
v00000000010c8900_0 .net *"_s0", 31 0, L_00000000014f3370;  1 drivers
v00000000010c7320_0 .net *"_s10", 6 0, L_00000000014f34b0;  1 drivers
L_00000000014f72e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010c7960_0 .net *"_s13", 1 0, L_00000000014f72e0;  1 drivers
v00000000014ee070_0 .net *"_s2", 6 0, L_00000000014f3410;  1 drivers
L_00000000014f7298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014eee30_0 .net *"_s5", 1 0, L_00000000014f7298;  1 drivers
v00000000014eef70_0 .net *"_s8", 31 0, L_00000000014f3690;  1 drivers
v00000000014ee1b0_0 .net "clk_i", 0 0, v00000000014f3d70_0;  alias, 1 drivers
v00000000014ed350_0 .net "rst_i", 0 0, v00000000014f4ef0_0;  alias, 1 drivers
E_00000000010cedd0 .event posedge, v000000000149b080_0, v00000000010c7be0_0;
L_00000000014f3370 .array/port v00000000010c7280, L_00000000014f3410;
L_00000000014f3410 .concat [ 5 2 0 0], L_00000000014f3730, L_00000000014f7298;
L_00000000014f3690 .array/port v00000000010c7280, L_00000000014f34b0;
L_00000000014f34b0 .concat [ 5 2 0 0], L_00000000014f39b0, L_00000000014f72e0;
S_00000000014ec9d0 .scope module, "SE" "Sign_Extend" 3 115, 14 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000014edf30_0 .net "data_i", 15 0, L_00000000014f5e20;  1 drivers
v00000000014ed990_0 .var "data_o", 31 0;
E_00000000010cea50 .event edge, v00000000014edf30_0;
S_00000000014ecb60 .scope module, "Shifter01" "Shift_Left_Two_32" 3 134, 15 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000014ed530_0 .net *"_s2", 29 0, L_00000000014f7040;  1 drivers
L_00000000014f7370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014ed2b0_0 .net *"_s4", 1 0, L_00000000014f7370;  1 drivers
v00000000014eddf0_0 .net "data_i", 31 0, v00000000010c6c40_0;  alias, 1 drivers
v00000000014edcb0_0 .net "data_o", 31 0, L_00000000014f5240;  alias, 1 drivers
L_00000000014f7040 .part v00000000010c6c40_0, 0, 30;
L_00000000014f5240 .concat [ 2 30 0 0], L_00000000014f7370, L_00000000014f7040;
S_00000000014eccf0 .scope module, "Shifter02" "Shifter_under" 3 139, 16 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000000014eebb0_0 .net "ALUCtrl_i", 3 0, v000000000149b8a0_0;  alias, 1 drivers
v00000000014ee390_0 .var "data_o", 31 0;
v00000000014ed210_0 .net "src1_i", 31 0, v00000000010c8360_0;  alias, 1 drivers
v00000000014eec50_0 .net "src2_i", 31 0, v00000000010c6d80_0;  alias, 1 drivers
E_00000000010cea90 .event edge, v000000000149b8a0_0, v000000000149b4e0_0, v00000000010c6d80_0;
S_00000000014ed010 .scope module, "Write_data_mux" "MUX_4to1" 3 186, 7 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_00000000010ce990 .param/l "size" 0 7 11, +C4<00000000000000000000000000100000>;
v00000000014edb70_0 .net "data0_i", 31 0, v00000000010c76e0_0;  alias, 1 drivers
v00000000014ef010_0 .net "data1_i", 31 0, v000000000149bbc0_0;  alias, 1 drivers
v00000000014ee110_0 .net "data2_i", 31 0, v00000000014ed990_0;  alias, 1 drivers
v00000000014ed3f0_0 .net "data3_i", 31 0, v000000000149a540_0;  alias, 1 drivers
v00000000014ed490_0 .var "data_o", 31 0;
v00000000014eecf0_0 .net "select_i", 1 0, v00000000014eea70_0;  alias, 1 drivers
E_00000000010ce890/0 .event edge, v00000000014eecf0_0, v000000000149a2c0_0, v000000000149bbc0_0, v00000000010c7000_0;
E_00000000010ce890/1 .event edge, v000000000149a540_0;
E_00000000010ce890 .event/or E_00000000010ce890/0, E_00000000010ce890/1;
S_00000000014ec200 .scope module, "Zf" "Zero_filled" 3 120, 17 2 0, S_00000000010dee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_0000000001494ee0 .functor BUFZ 16, L_00000000014f6fa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000014ed710_0 .net *"_s3", 15 0, L_0000000001494ee0;  1 drivers
L_00000000014f7328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014ef0b0_0 .net/2u *"_s7", 15 0, L_00000000014f7328;  1 drivers
v00000000014edc10_0 .net "data_i", 15 0, L_00000000014f6fa0;  1 drivers
v00000000014ed5d0_0 .net "data_o", 31 0, L_00000000014f6be0;  alias, 1 drivers
L_00000000014f6be0 .concat8 [ 16 16 0 0], L_0000000001494ee0, L_00000000014f7328;
S_00000000014ec390 .scope module, "decode" "Decoder" 3 91, 18 3 0, S_00000000010dee30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Extend_mux";
    .port_info 7 /OUTPUT 2 "MemToReg_o";
    .port_info 8 /OUTPUT 2 "BranchType_o";
    .port_info 9 /OUTPUT 1 "Jump_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
v00000000014ed8f0_0 .var "ALUSrc_o", 0 0;
v00000000014ed670_0 .var "ALU_op_o", 2 0;
v00000000014ede90_0 .var "BranchType_o", 1 0;
v00000000014ed7b0_0 .var "Branch_o", 0 0;
v00000000014eed90_0 .var "Extend_mux", 0 0;
v00000000014eeed0_0 .var "Jump_o", 0 0;
v00000000014ed850_0 .var "MemRead_o", 0 0;
v00000000014eea70_0 .var "MemToReg_o", 1 0;
v00000000014eeb10_0 .var "MemWrite_o", 0 0;
v00000000014eda30_0 .var "RegDst_o", 1 0;
v00000000014edad0_0 .var "RegWrite_o", 0 0;
v00000000014edd50_0 .net "instr_op_i", 5 0, L_00000000014f5c40;  1 drivers
E_00000000010ce8d0 .event edge, v00000000014edd50_0;
    .scope S_00000000014ec840;
T_0 ;
    %wait E_00000000010d5510;
    %load/vec4 v00000000010c7be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010c82c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010c87c0_0;
    %assign/vec4 v00000000010c82c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001096a00;
T_1 ;
    %wait E_00000000010d5a10;
    %load/vec4 v000000000149c020_0;
    %load/vec4 v000000000149a680_0;
    %add;
    %assign/vec4 v000000000149a540_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001096b90;
T_2 ;
    %wait E_00000000010d5ad0;
    %load/vec4 v000000000149ba80_0;
    %load/vec4 v000000000149bb20_0;
    %add;
    %assign/vec4 v000000000149aae0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000010818d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000149a400_0, 0, 32;
T_3.0 ;
    %load/vec4 v000000000149a400_0;
    %cmpi/s 65, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000149a400_0;
    %store/vec4a v00000000010c7aa0, 4, 0;
    %load/vec4 v000000000149a400_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000149a400_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 9 40 "$readmemb", "lab4_test_data.txt", v00000000010c7aa0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000014ece80;
T_4 ;
    %wait E_00000000010cedd0;
    %load/vec4 v00000000014ed350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010c6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000010c78c0_0;
    %load/vec4 v00000000010c7c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010c7c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010c7280, 4;
    %load/vec4 v00000000010c7c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c7280, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000014ec390;
T_5 ;
    %wait E_00000000010ce8d0;
    %load/vec4 v00000000014edd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %jmp T_5.13;
T_5.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014ed670_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014edad0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000014eda30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ed850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014eeb10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000014ede90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014eeed0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000014eea70_0, 0, 2;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000109e640;
T_6 ;
    %wait E_00000000010d5650;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000149a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000149af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000149be40_0, 0;
    %load/vec4 v000000000149b940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000000000149b1c0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000149a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000149af40_0, 0;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000149a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000149af40_0, 0;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000149a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000149af40_0, 0;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000149be40_0, 0;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000149a9a0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000149b8a0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000014ec9d0;
T_7 ;
    %wait E_00000000010cea50;
    %load/vec4 v00000000014edf30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000014ed990_0, 4, 16;
    %load/vec4 v00000000014edf30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000014ed990_0, 4, 16;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000109e7d0;
T_8 ;
    %wait E_00000000010d5a90;
    %load/vec4 v000000000149aa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %and;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %or;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %add;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %sub;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %load/vec4 v000000000149ac20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %pad/s 1;
    %store/vec4 v000000000149b800_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v000000000149b760_0;
    %load/vec4 v000000000149b4e0_0;
    %mul;
    %store/vec4 v000000000149ac20_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000014eccf0;
T_9 ;
    %wait E_00000000010cea90;
    %load/vec4 v00000000014eebb0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014ee390_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v00000000014ed210_0;
    %ix/getv 4, v00000000014eec50_0;
    %shiftr/s 4;
    %store/vec4 v00000000014ee390_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v00000000014ed210_0;
    %ix/getv 4, v00000000014eec50_0;
    %shiftr/s 4;
    %store/vec4 v00000000014ee390_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v00000000014ed210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000014ee390_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v00000000014ed210_0;
    %ix/getv 4, v00000000014eec50_0;
    %shiftl 4;
    %store/vec4 v00000000014ee390_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001091f50;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000149b3a0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000000000149b3a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000000000149b3a0_0;
    %store/vec4a v000000000149afe0, 4, 0;
    %load/vec4 v000000000149b3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000149b3a0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000149afe0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0000000001091f50;
T_11 ;
    %wait E_00000000010d5510;
    %load/vec4 v000000000149ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000000000149b300_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000000000149a2c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000149afe0, 0, 4;
    %load/vec4 v000000000149b300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000149a2c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000149afe0, 0, 4;
    %load/vec4 v000000000149b300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000149a2c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000149afe0, 0, 4;
    %load/vec4 v000000000149b300_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000000000149a2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000149afe0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001091f50;
T_12 ;
    %wait E_00000000010d5f50;
    %load/vec4 v000000000149a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000000000149a2c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000149afe0, 4;
    %load/vec4 v000000000149a2c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000149afe0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000149a2c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000149afe0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000000000149a2c0_0;
    %load/vec4a v000000000149afe0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000149bbc0_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000001045910;
T_13 ;
    %wait E_00000000010cf010;
    %load/vec4 v00000000010c8720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000000010c8180_0;
    %assign/vec4 v00000000010c8400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000010c8ae0_0;
    %assign/vec4 v00000000010c8400_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000001081a60;
T_14 ;
    %wait E_00000000010d5f90;
    %load/vec4 v00000000010c7a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000010c89a0_0;
    %assign/vec4 v00000000010c7460_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000010c6ec0_0;
    %assign/vec4 v00000000010c7460_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001091dc0;
T_15 ;
    %wait E_00000000010d5610;
    %load/vec4 v000000000149ad60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v000000000149a720_0;
    %assign/vec4 v000000000149acc0_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v000000000149a180_0;
    %assign/vec4 v000000000149acc0_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v000000000149b260_0;
    %assign/vec4 v000000000149acc0_0, 0;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v000000000149ab80_0;
    %assign/vec4 v000000000149acc0_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000014ed010;
T_16 ;
    %wait E_00000000010ce890;
    %load/vec4 v00000000014eecf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v00000000014edb70_0;
    %assign/vec4 v00000000014ed490_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v00000000014ef010_0;
    %assign/vec4 v00000000014ed490_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v00000000014ee110_0;
    %assign/vec4 v00000000014ed490_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v00000000014ed3f0_0;
    %assign/vec4 v00000000014ed490_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000001060e80;
T_17 ;
    %wait E_00000000010ce410;
    %load/vec4 v00000000010c7640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v00000000010c7500_0;
    %assign/vec4 v00000000010c75a0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v00000000010c7fa0_0;
    %assign/vec4 v00000000010c75a0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v00000000010c8860_0;
    %assign/vec4 v00000000010c75a0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000001045780;
T_18 ;
    %wait E_00000000010ce450;
    %load/vec4 v00000000010c7780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v00000000010c6f60_0;
    %assign/vec4 v00000000010c73c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000010c7b40_0;
    %assign/vec4 v00000000010c73c0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000107e280;
T_19 ;
    %wait E_00000000010d51d0;
    %load/vec4 v00000000010c8220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000010c6ce0_0;
    %assign/vec4 v00000000010c76e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000010c8a40_0;
    %assign/vec4 v00000000010c76e0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000001032000;
T_20 ;
    %wait E_00000000010cea10;
    %load/vec4 v00000000010c7820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v00000000010c7140_0;
    %assign/vec4 v00000000010c6d80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000000010c7dc0_0;
    %assign/vec4 v00000000010c6d80_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000001060cf0;
T_21 ;
    %wait E_00000000010d5250;
    %load/vec4 v00000000010c8040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v00000000010c7f00_0;
    %assign/vec4 v00000000010c6c40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000010c7000_0;
    %assign/vec4 v00000000010c6c40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000107e410;
T_22 ;
    %wait E_00000000010d6050;
    %load/vec4 v00000000010c80e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v00000000010c70a0_0;
    %assign/vec4 v00000000010c8360_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000000010c85e0_0;
    %assign/vec4 v00000000010c8360_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000010dee30;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014f48b0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_00000000010dee30;
T_24 ;
    %wait E_00000000010d5590;
    %load/vec4 v00000000014f4b30_0;
    %assign/vec4 v00000000014f48b0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000000010deca0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014f3d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014f4ef0_0, 0, 1;
    %vpi_func 2 16 "$fopen" 32, "ICACHE.txt" {0 0 0};
    %store/vec4 v00000000014f4f90_0, 0, 32;
    %vpi_func 2 17 "$fopen" 32, "DCACHE.txt" {0 0 0};
    %store/vec4 v00000000014f4130_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014f4ef0_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 2 23 "$fclose", v00000000014f4f90_0 {0 0 0};
    %vpi_call 2 24 "$fclose", v00000000014f4130_0 {0 0 0};
    %vpi_call 2 25 "$stop" {0 0 0};
    %end;
    .thread T_25;
    .scope S_00000000010deca0;
T_26 ;
    %delay 10000, 0;
    %load/vec4 v00000000014f3d70_0;
    %inv;
    %store/vec4 v00000000014f3d70_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_00000000010deca0;
T_27 ;
    %wait E_00000000010d5510;
    %load/vec4 v0000000001016910_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 34 "$fdisplay", v00000000014f4f90_0, "%h\012", v000000000149a220_0 {0 0 0};
T_27.0 ;
    %load/vec4 v000000000149ae00_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000149a5e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.2, 9;
    %vpi_call 2 38 "$fdisplay", v00000000014f4130_0, "%h\012", v000000000149a2c0_0 {0 0 0};
T_27.2 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "MUX_4to1.v";
    "Data_Memory.v";
    "Instruction_Memory.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
    "Shifter_under.v";
    "Zero_filled.v";
    "Decoder.v";
