#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 13 16:50:37 2019
# Process ID: 5928
# Current directory: F:/FPGA-Proje/full_adder/project_1.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/FPGA-Proje/full_adder/project_1.sim/sim_1/behav/xsim/xsim.dir/faddertest_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/FPGA-Proje/full_adder/project_1.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/FPGA-Proje/full_adder/project_1.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/FPGA-Proje/full_adder/project_1.sim/sim_1/behav/xsim/xsim.dir/faddertest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA-Proje/full_adder/project_1.sim/sim_1/behav/xsim/xsim.dir/faddertest_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jan 13 16:50:45 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 55.215 ; gain = 1.027
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 13 16:50:45 2019...
