INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/4bitSubtractor/4bitSubtractor.srcs/sources_1/new/fullSubtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fullSubtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/4bitSubtractor/4bitSubtractor.srcs/sources_1/new/top_4bitSubtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_4bitSubtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/4bitSubtractor/4bitSubtractor.srcs/sim_1/new/tb_top_4bitSubtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_4bitSubtractor
WARNING: [VRFC 10-280] actual for formal port sw is neither a static name nor a globally static expression [C:/Users/Peter/Documents/15_16Sophomore/EECE2030/4bitSubtractor/4bitSubtractor.srcs/sim_1/new/tb_top_4bitSubtractor.vhd:58]
