<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_FPGA_TOP_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="lmb_bram_if_funcs" />
            <top_module name="mdm_funcs" />
            <top_module name="sim_FPGA_TOP" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="567233333334fs"></ZoomEndTime>
      <Cursor1Time time="401000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="230"></NameColumnWidth>
      <ValueColumnWidth column_width="187"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="56" />
   <wvobject fp_name="/sim_FPGA_TOP/ISYSCLK" type="logic">
      <obj_property name="ElementShortName">ISYSCLK</obj_property>
      <obj_property name="ObjectShortName">ISYSCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_01" type="logic">
      <obj_property name="ElementShortName">PIO_01</obj_property>
      <obj_property name="ObjectShortName">PIO_01</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_09" type="logic">
      <obj_property name="ElementShortName">PIO_09</obj_property>
      <obj_property name="ObjectShortName">PIO_09</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_17" type="logic">
      <obj_property name="ElementShortName">PIO_17</obj_property>
      <obj_property name="ObjectShortName">PIO_17</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_25" type="logic">
      <obj_property name="ElementShortName">PIO_25</obj_property>
      <obj_property name="ObjectShortName">PIO_25</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_33" type="logic">
      <obj_property name="ElementShortName">PIO_33</obj_property>
      <obj_property name="ObjectShortName">PIO_33</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_41" type="logic">
      <obj_property name="ElementShortName">PIO_41</obj_property>
      <obj_property name="ObjectShortName">PIO_41</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_02" type="logic">
      <obj_property name="ElementShortName">PIO_02</obj_property>
      <obj_property name="ObjectShortName">PIO_02</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_10" type="logic">
      <obj_property name="ElementShortName">PIO_10</obj_property>
      <obj_property name="ObjectShortName">PIO_10</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_18" type="logic">
      <obj_property name="ElementShortName">PIO_18</obj_property>
      <obj_property name="ObjectShortName">PIO_18</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_26" type="logic">
      <obj_property name="ElementShortName">PIO_26</obj_property>
      <obj_property name="ObjectShortName">PIO_26</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_34" type="logic">
      <obj_property name="ElementShortName">PIO_34</obj_property>
      <obj_property name="ObjectShortName">PIO_34</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_42" type="logic">
      <obj_property name="ElementShortName">PIO_42</obj_property>
      <obj_property name="ObjectShortName">PIO_42</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_03" type="logic">
      <obj_property name="ElementShortName">PIO_03</obj_property>
      <obj_property name="ObjectShortName">PIO_03</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_11" type="logic">
      <obj_property name="ElementShortName">PIO_11</obj_property>
      <obj_property name="ObjectShortName">PIO_11</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_19" type="logic">
      <obj_property name="ElementShortName">PIO_19</obj_property>
      <obj_property name="ObjectShortName">PIO_19</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_27" type="logic">
      <obj_property name="ElementShortName">PIO_27</obj_property>
      <obj_property name="ObjectShortName">PIO_27</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_35" type="logic">
      <obj_property name="ElementShortName">PIO_35</obj_property>
      <obj_property name="ObjectShortName">PIO_35</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_43" type="logic">
      <obj_property name="ElementShortName">PIO_43</obj_property>
      <obj_property name="ObjectShortName">PIO_43</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_04" type="logic">
      <obj_property name="ElementShortName">PIO_04</obj_property>
      <obj_property name="ObjectShortName">PIO_04</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_12" type="logic">
      <obj_property name="ElementShortName">PIO_12</obj_property>
      <obj_property name="ObjectShortName">PIO_12</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_20" type="logic">
      <obj_property name="ElementShortName">PIO_20</obj_property>
      <obj_property name="ObjectShortName">PIO_20</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_28" type="logic">
      <obj_property name="ElementShortName">PIO_28</obj_property>
      <obj_property name="ObjectShortName">PIO_28</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_36" type="logic">
      <obj_property name="ElementShortName">PIO_36</obj_property>
      <obj_property name="ObjectShortName">PIO_36</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_44" type="logic">
      <obj_property name="ElementShortName">PIO_44</obj_property>
      <obj_property name="ObjectShortName">PIO_44</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_05" type="logic">
      <obj_property name="ElementShortName">PIO_05</obj_property>
      <obj_property name="ObjectShortName">PIO_05</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_13" type="logic">
      <obj_property name="ElementShortName">PIO_13</obj_property>
      <obj_property name="ObjectShortName">PIO_13</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_21" type="logic">
      <obj_property name="ElementShortName">PIO_21</obj_property>
      <obj_property name="ObjectShortName">PIO_21</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_29" type="logic">
      <obj_property name="ElementShortName">PIO_29</obj_property>
      <obj_property name="ObjectShortName">PIO_29</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_37" type="logic">
      <obj_property name="ElementShortName">PIO_37</obj_property>
      <obj_property name="ObjectShortName">PIO_37</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_45" type="logic">
      <obj_property name="ElementShortName">PIO_45</obj_property>
      <obj_property name="ObjectShortName">PIO_45</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_06" type="logic">
      <obj_property name="ElementShortName">PIO_06</obj_property>
      <obj_property name="ObjectShortName">PIO_06</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_14" type="logic">
      <obj_property name="ElementShortName">PIO_14</obj_property>
      <obj_property name="ObjectShortName">PIO_14</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_22" type="logic">
      <obj_property name="ElementShortName">PIO_22</obj_property>
      <obj_property name="ObjectShortName">PIO_22</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_30" type="logic">
      <obj_property name="ElementShortName">PIO_30</obj_property>
      <obj_property name="ObjectShortName">PIO_30</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_38" type="logic">
      <obj_property name="ElementShortName">PIO_38</obj_property>
      <obj_property name="ObjectShortName">PIO_38</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_46" type="logic">
      <obj_property name="ElementShortName">PIO_46</obj_property>
      <obj_property name="ObjectShortName">PIO_46</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_07" type="logic">
      <obj_property name="ElementShortName">PIO_07</obj_property>
      <obj_property name="ObjectShortName">PIO_07</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_15" type="logic">
      <obj_property name="ElementShortName">PIO_15</obj_property>
      <obj_property name="ObjectShortName">PIO_15</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_23" type="logic">
      <obj_property name="ElementShortName">PIO_23</obj_property>
      <obj_property name="ObjectShortName">PIO_23</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_31" type="logic">
      <obj_property name="ElementShortName">PIO_31</obj_property>
      <obj_property name="ObjectShortName">PIO_31</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_39" type="logic">
      <obj_property name="ElementShortName">PIO_39</obj_property>
      <obj_property name="ObjectShortName">PIO_39</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_47" type="logic">
      <obj_property name="ElementShortName">PIO_47</obj_property>
      <obj_property name="ObjectShortName">PIO_47</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_08" type="logic">
      <obj_property name="ElementShortName">PIO_08</obj_property>
      <obj_property name="ObjectShortName">PIO_08</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_16" type="logic">
      <obj_property name="ElementShortName">PIO_16</obj_property>
      <obj_property name="ObjectShortName">PIO_16</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_24" type="logic">
      <obj_property name="ElementShortName">PIO_24</obj_property>
      <obj_property name="ObjectShortName">PIO_24</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_32" type="logic">
      <obj_property name="ElementShortName">PIO_32</obj_property>
      <obj_property name="ObjectShortName">PIO_32</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_40" type="logic">
      <obj_property name="ElementShortName">PIO_40</obj_property>
      <obj_property name="ObjectShortName">PIO_40</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/PIO_48" type="logic">
      <obj_property name="ElementShortName">PIO_48</obj_property>
      <obj_property name="ObjectShortName">PIO_48</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/fpga_top/BTN" type="array">
      <obj_property name="ElementShortName">BTN[1:0]</obj_property>
      <obj_property name="ObjectShortName">BTN[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/fpga_top/clk10" type="logic">
      <obj_property name="ElementShortName">clk10</obj_property>
      <obj_property name="ObjectShortName">clk10</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/fpga_top/sysrst" type="logic">
      <obj_property name="ElementShortName">sysrst</obj_property>
      <obj_property name="ObjectShortName">sysrst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/fpga_top/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_FPGA_TOP/fpga_top/locked" type="logic">
      <obj_property name="ElementShortName">locked</obj_property>
      <obj_property name="ObjectShortName">locked</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider50">
      <obj_property name="label">GEN40KHZ</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group51" type="group">
      <obj_property name="label">gen40kHz</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/ICLK" type="logic">
         <obj_property name="ElementShortName">ICLK</obj_property>
         <obj_property name="ObjectShortName">ICLK</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/IRST" type="logic">
         <obj_property name="ElementShortName">IRST</obj_property>
         <obj_property name="ObjectShortName">IRST</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/O40KHZ" type="logic">
         <obj_property name="ElementShortName">O40KHZ</obj_property>
         <obj_property name="ObjectShortName">O40KHZ</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/O40KHZ_R" type="logic">
         <obj_property name="ElementShortName">O40KHZ_R</obj_property>
         <obj_property name="ObjectShortName">O40KHZ_R</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/O40KHZ_F" type="logic">
         <obj_property name="ElementShortName">O40KHZ_F</obj_property>
         <obj_property name="ObjectShortName">O40KHZ_F</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/r_div" type="array">
         <obj_property name="ElementShortName">r_div[7:0]</obj_property>
         <obj_property name="ObjectShortName">r_div[7:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/s_rise" type="logic">
         <obj_property name="ElementShortName">s_rise</obj_property>
         <obj_property name="ObjectShortName">s_rise</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_FPGA_TOP/fpga_top/gen40kHz/s_fall" type="logic">
         <obj_property name="ElementShortName">s_fall</obj_property>
         <obj_property name="ObjectShortName">s_fall</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
