

================================================================
== Synthesis Summary Report of 'gesummv'
================================================================
+ General Information: 
    * Date:           Mon Dec  2 12:52:44 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+------------+-----+
    |           Modules           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |            |            |     |
    |           & Loops           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+------------+-----+
    |+ gesummv                    |     -|  0.28|    20136|  2.014e+05|         -|    20137|     -|        no|  138 (7%)|  256 (10%)|  31134 (5%)|  22942 (8%)|    -|
    | + gesummv_Pipeline_lp1      |     -|  0.28|      393|  3.930e+03|         -|      393|     -|        no|         -|   251 (9%)|  27917 (5%)|  20462 (7%)|    -|
    |  o lp1                      |    II|  7.30|      391|  3.910e+03|       266|        2|    64|       yes|         -|          -|           -|           -|    -|
    | + gesummv_Pipeline_lp5      |     -|  0.86|       71|    710.000|         -|       71|     -|        no|         -|          -|   319 (~0%)|   227 (~0%)|    -|
    |  o lp5                      |     -|  7.30|       69|    690.000|         7|        1|    64|       yes|         -|          -|           -|           -|    -|
    | + gesummv_Pipeline_lpwr     |     -|  4.43|       66|    660.000|         -|       66|     -|        no|         -|          -|    45 (~0%)|   113 (~0%)|    -|
    |  o lpwr                     |    II|  7.30|       64|    640.000|         3|        2|    32|       yes|         -|          -|           -|           -|    -|
    | o lprd_1                    |     -|  7.30|     2368|  2.368e+04|        37|        -|    64|        no|         -|          -|           -|           -|    -|
    |  + gesummv_Pipeline_lprd_2  |     -|  4.83|       34|    340.000|         -|       34|     -|        no|         -|          -|    21 (~0%)|    52 (~0%)|    -|
    |   o lprd_2                  |     -|  7.30|       32|    320.000|         2|        1|    32|       yes|         -|          -|           -|           -|    -|
    | o lp3                       |     -|  7.30|    17216|  1.722e+05|       269|        -|    64|        no|         -|          -|           -|           -|    -|
    |  + gesummv_Pipeline_lp4     |     -|  0.28|      265|  2.650e+03|         -|      265|     -|        no|         -|          -|   307 (~0%)|   193 (~0%)|    -|
    |   o lp4                     |    II|  7.30|      263|  2.630e+03|        16|        8|    32|       yes|         -|          -|           -|           -|    -|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+-----------+------------+
| Interface | Direction | Data Width |
+-----------+-----------+------------+
| y_out     | out       | 32         |
+-----------+-----------+------------+

* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| A_0_address0 | out       | 11       |
| A_0_q0       | in        | 32       |
| A_1_address0 | out       | 11       |
| A_1_q0       | in        | 32       |
| B_0_address0 | out       | 11       |
| B_0_q0       | in        | 32       |
| B_1_address0 | out       | 11       |
| B_1_q0       | in        | 32       |
| x_address0   | out       | 6        |
| x_q0         | in        | 32       |
+--------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| alpha | ap_none | in        | 32       |
| beta  | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| alpha    | alpha        | port      |          |
| beta     | beta         | port      |          |
| A        | A_0_address0 | port      | offset   |
| A        | A_0_ce0      | port      |          |
| A        | A_0_q0       | port      |          |
| A        | A_1_address0 | port      | offset   |
| A        | A_1_ce0      | port      |          |
| A        | A_1_q0       | port      |          |
| B        | B_0_address0 | port      | offset   |
| B        | B_0_ce0      | port      |          |
| B        | B_0_q0       | port      |          |
| B        | B_1_address0 | port      | offset   |
| B        | B_1_ce0      | port      |          |
| B        | B_1_q0       | port      |          |
| x        | x_address0   | port      | offset   |
| x        | x_ce0        | port      |          |
| x        | x_q0         | port      |          |
| y_out    | y_out        | interface |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + gesummv                             | 256 |        |          |      |         |         |
|   add_ln14_fu_1001_p2                 |     |        | add_ln14 | add  | fabric  | 0       |
|   add_ln31_fu_1065_p2                 |     |        | add_ln31 | add  | fabric  | 0       |
|  + gesummv_Pipeline_lprd_2            | 0   |        |          |      |         |         |
|    add_ln19_fu_214_p2                 |     |        | add_ln19 | add  | fabric  | 0       |
|  + gesummv_Pipeline_lp1               | 251 |        |          |      |         |         |
|    add_ln25_fu_1894_p2                |     |        | add_ln25 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U74  | 3   |        | mul1     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U43  | 3   |        | mul_1    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U75  | 3   |        | mul43_1  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | add_1    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U44  | 3   |        | mul_2    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U76  | 3   |        | mul43_2  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | add_2    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U45  | 3   |        | mul_3    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U77  | 3   |        | mul43_3  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13 | 2   |        | add_3    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U46  | 3   |        | mul_4    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U78  | 3   |        | mul43_4  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14 | 2   |        | add_4    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U47  | 3   |        | mul_5    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U79  | 3   |        | mul43_5  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U15 | 2   |        | add_5    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U48  | 3   |        | mul_6    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U80  | 3   |        | mul43_6  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U16 | 2   |        | add_6    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U49  | 3   |        | mul_7    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U81  | 3   |        | mul43_7  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U17 | 2   |        | add_7    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U50  | 3   |        | mul_8    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U82  | 3   |        | mul43_8  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U18 | 2   |        | add_8    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U51  | 3   |        | mul_9    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U83  | 3   |        | mul43_9  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U19 | 2   |        | add_9    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U52  | 3   |        | mul_s    | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U84  | 3   |        | mul43_s  | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U20 | 2   |        | add_s    | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U53  | 3   |        | mul_10   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U85  | 3   |        | mul43_10 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U21 | 2   |        | add_10   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U54  | 3   |        | mul_11   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U86  | 3   |        | mul43_11 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U22 | 2   |        | add_11   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U55  | 3   |        | mul_12   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U87  | 3   |        | mul43_12 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U23 | 2   |        | add_12   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U56  | 3   |        | mul_13   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U88  | 3   |        | mul43_13 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | add_13   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U57  | 3   |        | mul_14   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U89  | 3   |        | mul43_14 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | add_14   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U58  | 3   |        | mul_15   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U90  | 3   |        | mul43_15 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U26 | 2   |        | add_15   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U59  | 3   |        | mul_16   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U91  | 3   |        | mul43_16 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U27 | 2   |        | add_16   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U60  | 3   |        | mul_17   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U92  | 3   |        | mul43_17 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U28 | 2   |        | add_17   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U61  | 3   |        | mul_18   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U93  | 3   |        | mul43_18 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U29 | 2   |        | add_18   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U62  | 3   |        | mul_19   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U94  | 3   |        | mul43_19 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U30 | 2   |        | add_19   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U63  | 3   |        | mul_20   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U95  | 3   |        | mul43_20 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U31 | 2   |        | add_20   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U64  | 3   |        | mul_21   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U96  | 3   |        | mul43_21 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U32 | 2   |        | add_21   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U65  | 3   |        | mul_22   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U97  | 3   |        | mul43_22 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U33 | 2   |        | add_22   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U66  | 3   |        | mul_23   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U98  | 3   |        | mul43_23 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U34 | 2   |        | add_23   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U67  | 3   |        | mul_24   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U99  | 3   |        | mul43_24 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U35 | 2   |        | add_24   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U68  | 3   |        | mul_25   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U100 | 3   |        | mul43_25 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U36 | 2   |        | add_25   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U69  | 3   |        | mul_26   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U101 | 3   |        | mul43_26 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U37 | 2   |        | add_26   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U70  | 3   |        | mul_27   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U102 | 3   |        | mul43_27 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U38 | 2   |        | add_27   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U71  | 3   |        | mul_28   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U103 | 3   |        | mul43_28 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U39 | 2   |        | add_28   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U72  | 3   |        | mul_29   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U104 | 3   |        | mul43_29 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U40 | 2   |        | add_29   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U73  | 3   |        | mul_30   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U105 | 3   |        | mul43_30 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U41 | 2   |        | add_30   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U74  | 3   |        | mul43_31 | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U43  | 3   |        | mul_32   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U75  | 3   |        | mul43_32 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | add_32   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U44  | 3   |        | mul_33   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U76  | 3   |        | mul43_33 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | add_33   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U45  | 3   |        | mul_34   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U77  | 3   |        | mul43_34 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U13 | 2   |        | add_34   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U46  | 3   |        | mul_35   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U78  | 3   |        | mul43_35 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U14 | 2   |        | add_35   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U47  | 3   |        | mul_36   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U79  | 3   |        | mul43_36 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U15 | 2   |        | add_36   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U48  | 3   |        | mul_37   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U80  | 3   |        | mul43_37 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U16 | 2   |        | add_37   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U49  | 3   |        | mul_38   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U81  | 3   |        | mul43_38 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U17 | 2   |        | add_38   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U50  | 3   |        | mul_39   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U82  | 3   |        | mul43_39 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U18 | 2   |        | add_39   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U51  | 3   |        | mul_40   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U83  | 3   |        | mul43_40 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U19 | 2   |        | add_40   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U52  | 3   |        | mul_41   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U84  | 3   |        | mul43_41 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U20 | 2   |        | add_41   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U53  | 3   |        | mul_42   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U85  | 3   |        | mul43_42 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U21 | 2   |        | add_42   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U54  | 3   |        | mul_43   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U86  | 3   |        | mul43_43 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U22 | 2   |        | add_43   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U55  | 3   |        | mul_44   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U87  | 3   |        | mul43_44 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U23 | 2   |        | add_44   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U56  | 3   |        | mul_45   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U88  | 3   |        | mul43_45 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | add_45   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U57  | 3   |        | mul_46   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U89  | 3   |        | mul43_46 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | add_46   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U58  | 3   |        | mul_47   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U90  | 3   |        | mul43_47 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U26 | 2   |        | add_47   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U59  | 3   |        | mul_48   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U91  | 3   |        | mul43_48 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U27 | 2   |        | add_48   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U60  | 3   |        | mul_49   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U92  | 3   |        | mul43_49 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U28 | 2   |        | add_49   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U61  | 3   |        | mul_50   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U93  | 3   |        | mul43_50 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U29 | 2   |        | add_50   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U62  | 3   |        | mul_51   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U94  | 3   |        | mul43_51 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U30 | 2   |        | add_51   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U63  | 3   |        | mul_52   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U95  | 3   |        | mul43_52 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U31 | 2   |        | add_52   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U64  | 3   |        | mul_53   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U96  | 3   |        | mul43_53 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U32 | 2   |        | add_53   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U65  | 3   |        | mul_54   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U97  | 3   |        | mul43_54 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U33 | 2   |        | add_54   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U66  | 3   |        | mul_55   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U98  | 3   |        | mul43_55 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U34 | 2   |        | add_55   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U67  | 3   |        | mul_56   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U99  | 3   |        | mul43_56 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U35 | 2   |        | add_56   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U68  | 3   |        | mul_57   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U100 | 3   |        | mul43_57 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U36 | 2   |        | add_57   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U69  | 3   |        | mul_58   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U101 | 3   |        | mul43_58 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U37 | 2   |        | add_58   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U70  | 3   |        | mul_59   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U102 | 3   |        | mul43_59 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U38 | 2   |        | add_59   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U71  | 3   |        | mul_60   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U103 | 3   |        | mul43_60 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U39 | 2   |        | add_60   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U72  | 3   |        | mul_61   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U104 | 3   |        | mul43_61 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U40 | 2   |        | add_61   | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U73  | 3   |        | mul_62   | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U105 | 3   |        | mul43_62 | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U41 | 2   |        | add_62   | fadd | fulldsp | 3       |
|  + gesummv_Pipeline_lp5               | 0   |        |          |      |         |         |
|    add_ln37_fu_140_p2                 |     |        | add_ln37 | add  | fabric  | 0       |
|  + gesummv_Pipeline_lp4               | 0   |        |          |      |         |         |
|    add_ln32_fu_206_p2                 |     |        | add_ln32 | add  | fabric  | 0       |
|  + gesummv_Pipeline_lpwr              | 0   |        |          |      |         |         |
|    add_ln41_fu_113_p2                 |     |        | add_ln41 | add  | fabric  | 0       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------------+---------------+------+------+------+--------+--------------+------+---------+------------------+
| Name                                  | Usage         | Type | BRAM | URAM | Pragma | Variable     | Impl | Latency | Bitwidth, Depth, |
|                                       |               |      |      |      |        |              |      |         | Banks            |
+---------------------------------------+---------------+------+------+------+--------+--------------+------+---------+------------------+
| + gesummv                             |               |      | 138  | 0    |        |              |      |         |                  |
|   buff_A_U                            | rom_np array  |      | 4    |      |        | buff_A       | auto | 1       | 32, 2048, 1      |
|   buff_A_1_U                          | rom_np array  |      | 4    |      |        | buff_A_1     | auto | 1       | 32, 2048, 1      |
|   fadd_32ns_32ns_32_4_full_dsp_1_U197 | ram_1p array  |      | 4    |      |        | buff_B       | auto | 1       | 32, 2048, 1      |
|   fmul_32ns_32ns_32_3_max_dsp_1_U198  | ram_1p array  |      | 4    |      |        | buff_B_1     | auto | 1       | 32, 2048, 1      |
|   buff_x_U                            | ram_s2p array |      | 2    |      |        | buff_x       | auto | 1       | 32, 32, 1        |
|   buff_x_1_U                          | ram_s2p array |      | 2    |      |        | buff_x_1     | auto | 1       | 32, 32, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U198  | ram_1p array  |      | 1    |      |        | buff_y_out   | auto | 1       | 32, 32, 1        |
|   fadd_32ns_32ns_32_4_full_dsp_1_U197 | ram_1p array  |      | 1    |      |        | buff_y_out_1 | auto | 1       | 32, 32, 1        |
|   tmp1_U                              | ram_1p array  |      | 1    |      |        | tmp1         | auto | 1       | 32, 32, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U198  | ram_1p array  |      | 1    |      |        | tmp1_1       | auto | 1       | 32, 32, 1        |
|   tmp2_U                              | ram_1p array  |      | 1    |      |        | tmp2         | auto | 1       | 32, 32, 1        |
|   tmp2_1_U                            | ram_1p array  |      | 1    |      |        | tmp2_1       | auto | 1       | 32, 32, 1        |
+---------------------------------------+---------------+------+------+------+--------+--------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                | Location                | Messages                                                                                                                         |
+----------+------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| resource | core=RAM_1P variable=A | opt.tcl:1 in gesummv, A | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                        |                         | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | core=RAM_1P variable=B | opt.tcl:2 in gesummv, B | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                        |                         | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | core=RAM_1P variable=x | opt.tcl:3 in gesummv, x | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                        |                         | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+----------+------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-------------------------------------------+-----------------------------------+
| Type            | Options                                   | Location                          |
+-----------------+-------------------------------------------+-----------------------------------+
| array_partition | cyclic dim=2 factor=2 variable=A          | opt.tcl:8 in gesummv, A           |
| array_partition | cyclic dim=2 factor=2 variable=B          | opt.tcl:9 in gesummv, B           |
| array_partition | cyclic dim=2 factor=2 variable=buff_A     | opt.tcl:10 in gesummv, buff_A     |
| array_partition | cyclic dim=2 factor=2 variable=buff_B     | opt.tcl:11 in gesummv, buff_B     |
| array_partition | cyclic dim=1 factor=2 variable=buff_x     | opt.tcl:12 in gesummv, buff_x     |
| array_partition | cyclic dim=1 factor=2 variable=buff_y_out | opt.tcl:13 in gesummv, buff_y_out |
| array_partition | cyclic dim=1 factor=2 variable=tmp1       | opt.tcl:14 in gesummv, tmp1       |
| array_partition | cyclic dim=1 factor=2 variable=tmp2       | opt.tcl:15 in gesummv, tmp2       |
| interface       | ap_fifo port=y_out                        | opt.tcl:4 in gesummv, y_out       |
| pipeline        |                                           | opt.tcl:5 in gesummv              |
| pipeline        |                                           | opt.tcl:6 in gesummv              |
| pipeline        |                                           | opt.tcl:19 in gesummv             |
| unroll          | factor=2                                  | opt.tcl:16 in gesummv             |
| unroll          | factor=2                                  | opt.tcl:17 in gesummv             |
| unroll          | factor=1                                  | opt.tcl:20 in gesummv             |
| unroll          | factor=2                                  | opt.tcl:22 in gesummv             |
+-----------------+-------------------------------------------+-----------------------------------+


