// Seed: 3986393000
module module_0 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10
);
  id_12(
      1, id_5, 1'd0 && id_0 == id_2 - 1
  );
endmodule
module module_1 (
    input wor id_0,
    input wire id_1
    , id_15,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    output wire id_9,
    output uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    output wand id_13
);
  wire id_16;
  module_0(
      id_9, id_12, id_2, id_3, id_1, id_3, id_5, id_4, id_0, id_2, id_12
  );
  wire id_17;
endmodule
