Analysis & Synthesis report for top_sd_rw
Mon Oct 31 20:09:57 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init
 19. Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write
 20. Parameter Settings for User Entity Instance: led_alarm:u_led_alarm
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "sd_ctrl_top:u_sd_ctrl_top"
 24. Port Connectivity Checks: "pll_clk:u_pll_clk"
 25. Signal Tap Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 28. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 31 20:09:57 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; top_sd_rw                                       ;
; Top-level Entity Name              ; top_sd_rw                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,219                                           ;
;     Total combinational functions  ; 905                                             ;
;     Dedicated logic registers      ; 838                                             ;
; Total registers                    ; 838                                             ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 98,304                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_sd_rw          ; top_sd_rw          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/led_alarm.v                                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/led_alarm.v                                                        ;             ;
; ../rtl/data_gen.v                                                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/data_gen.v                                                         ;             ;
; ipcore/pll_clk.v                                                   ; yes             ; User Wizard-Generated File                   ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/ipcore/pll_clk.v                                                   ;             ;
; ../rtl/top_sd_rw.v                                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v                                                        ;             ;
; ../rtl/sd_write.v                                                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_write.v                                                         ;             ;
; ../rtl/sd_read.v                                                   ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_read.v                                                          ;             ;
; ../rtl/sd_init.v                                                   ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_init.v                                                          ;             ;
; ../rtl/sd_ctrl_top.v                                               ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_ctrl_top.v                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altpll.tdf                                                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/aglobal181.inc                                                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/stratix_pll.inc                                                                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/stratixii_pll.inc                                                                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                            ;             ;
; db/pll_clk_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/pll_clk_altpll.v                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_constant.inc                                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/dffeea.inc                                                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf                                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_decode.inc                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altrom.inc                                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altram.inc                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;             ;
; db/altsyncram_kb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/altsyncram_kb24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/decode_jsa.tdf                                                  ;             ;
; db/mux_1nb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/mux_1nb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altdpram.tdf                                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/others/maxplus2/memmodes.inc                                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/a_hdffe.inc                                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altsyncram.inc                                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/muxlut.inc                                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/bypassff.inc                                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/altshift.inc                                                                                 ;             ;
; db/mux_1tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_decode.tdf                                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/declut.inc                                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_compare.inc                                                                              ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_counter.tdf                                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/cmpconst.inc                                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/lpm_counter.inc                                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/quartusprime/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                      ;             ;
; db/cntr_tei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_tei.tdf                                                    ;             ;
; db/cmpr_pgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cmpr_pgc.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_hub.vhd                                                                                  ; altera_sld  ;
; db/ip/sld7717125d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,219                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 905                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 351                                                                                      ;
;     -- 3 input functions                    ; 226                                                                                      ;
;     -- <=2 input functions                  ; 328                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 698                                                                                      ;
;     -- arithmetic mode                      ; 207                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 838                                                                                      ;
;     -- Dedicated logic registers            ; 838                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 10                                                                                       ;
; Total memory bits                           ; 98304                                                                                    ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 408                                                                                      ;
; Total fan-out                               ; 6026                                                                                     ;
; Average fan-out                             ; 3.38                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_sd_rw                                                                                                                              ; 905 (1)             ; 838 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 10   ; 0            ; |top_sd_rw                                                                                                                                                                                                                                                                                                                                            ; top_sd_rw                         ; work         ;
;    |data_gen:u_data_gen|                                                                                                                ; 22 (22)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|data_gen:u_data_gen                                                                                                                                                                                                                                                                                                                        ; data_gen                          ; work         ;
;    |led_alarm:u_led_alarm|                                                                                                              ; 35 (35)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|led_alarm:u_led_alarm                                                                                                                                                                                                                                                                                                                      ; led_alarm                         ; work         ;
;    |pll_clk:u_pll_clk|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                          ; pll_clk                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_clk_altpll                    ; work         ;
;    |sd_ctrl_top:u_sd_ctrl_top|                                                                                                          ; 315 (7)             ; 227 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top                                                                                                                                                                                                                                                                                                                  ; sd_ctrl_top                       ; work         ;
;       |sd_init:u_sd_init|                                                                                                               ; 120 (120)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init                                                                                                                                                                                                                                                                                                ; sd_init                           ; work         ;
;       |sd_read:u_sd_read|                                                                                                               ; 91 (91)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read                                                                                                                                                                                                                                                                                                ; sd_read                           ; work         ;
;       |sd_write:u_sd_write|                                                                                                             ; 97 (97)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write                                                                                                                                                                                                                                                                                              ; sd_write                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 406 (2)             ; 477 (12)                  ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 404 (0)             ; 465 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 404 (88)            ; 465 (112)                 ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_kb24:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated                                                                                                                                                 ; altsyncram_kb24                   ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (1)              ; 46 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 12 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 102 (9)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_tei:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated                                                             ; cntr_tei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_mgi:auto_generated                                                                            ; cntr_mgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 6            ; 16384        ; 6            ; 98304 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top_sd_rw|pll_clk:u_pll_clk                                                                                                                                                                                                                                                   ; ipcore/pll_clk.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state                                                                                                                      ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; Name                     ; cur_state.st_init_done ; cur_state.st_send_acmd41 ; cur_state.st_send_cmd55 ; cur_state.st_send_cmd8 ; cur_state.st_wait_cmd0 ; cur_state.st_send_cmd0 ; cur_state.st_idle ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; cur_state.st_idle        ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 0                 ;
; cur_state.st_send_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 1                      ; 1                 ;
; cur_state.st_wait_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 1                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd8   ; 0                      ; 0                        ; 0                       ; 1                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd55  ; 0                      ; 0                        ; 1                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_acmd41 ; 0                      ; 1                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_init_done   ; 1                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_gen:u_data_gen|wr_sec_addr[0..6,8,9,11..14,16,21..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; data_gen:u_data_gen|rd_sec_addr[0..6,8,9,11..14,16,21..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll_lock_sync                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8..14,16,17,19..22,24,29..39,41..43,45,47]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8..14,16,17,19..22,24,29..42,45,47]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1,3..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; data_gen:u_data_gen|rd_sec_addr[20]                                                                                                                                                     ; Merged with data_gen:u_data_gen|rd_sec_addr[19]                                                                                                                                                     ;
; data_gen:u_data_gen|rd_sec_addr[19]                                                                                                                                                     ; Merged with data_gen:u_data_gen|rd_sec_addr[18]                                                                                                                                                     ;
; data_gen:u_data_gen|rd_sec_addr[18]                                                                                                                                                     ; Merged with data_gen:u_data_gen|rd_sec_addr[17]                                                                                                                                                     ;
; data_gen:u_data_gen|rd_sec_addr[17]                                                                                                                                                     ; Merged with data_gen:u_data_gen|rd_sec_addr[15]                                                                                                                                                     ;
; data_gen:u_data_gen|rd_sec_addr[15]                                                                                                                                                     ; Merged with data_gen:u_data_gen|rd_sec_addr[10]                                                                                                                                                     ;
; data_gen:u_data_gen|rd_sec_addr[10]                                                                                                                                                     ; Merged with data_gen:u_data_gen|rd_sec_addr[7]                                                                                                                                                      ;
; data_gen:u_data_gen|wr_sec_addr[17]                                                                                                                                                     ; Merged with data_gen:u_data_gen|wr_sec_addr[15]                                                                                                                                                     ;
; data_gen:u_data_gen|wr_sec_addr[15]                                                                                                                                                     ; Merged with data_gen:u_data_gen|wr_sec_addr[10]                                                                                                                                                     ;
; data_gen:u_data_gen|wr_sec_addr[10]                                                                                                                                                     ; Merged with data_gen:u_data_gen|wr_sec_addr[7]                                                                                                                                                      ;
; data_gen:u_data_gen|wr_sec_addr[7]                                                                                                                                                      ; Merged with data_gen:u_data_gen|wr_sec_addr[20]                                                                                                                                                     ;
; data_gen:u_data_gen|wr_sec_addr[20]                                                                                                                                                     ; Merged with data_gen:u_data_gen|wr_sec_addr[19]                                                                                                                                                     ;
; data_gen:u_data_gen|wr_sec_addr[19]                                                                                                                                                     ; Merged with data_gen:u_data_gen|wr_sec_addr[18]                                                                                                                                                     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[1..7,40,44,46]                                                                                                                       ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                                                                                   ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18,23,25..28]                                                                                                                        ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                                                                                  ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[1..7,43,44,46]                                                                                                                     ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]                                                                                                                                 ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[18,23,25..28]                                                                                                                      ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[15]                                                                                                                                ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]                                                                                                                              ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                                                                    ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                                                                      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                                                                                                                            ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                                                                                                                            ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                                                                                                                            ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                                                                                                                            ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                                                                                                                            ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                                                                                                                            ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                                                                                                                              ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                                                                                                                                  ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                                                                                    ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state~11                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 179                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 32                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll_lock_sync                                                                        ; Stuck at VCC              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[47],                                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[45],                                                                                                       ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[43],                                                                                                       ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[42],                                                                                                       ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[41],                                                                                                       ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[47],                                                                                                     ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[45],                                                                                                     ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[42],                                                                                                     ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[41],                                                                                                     ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[40],                                                                                                     ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15],                                                                                                  ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[14],                                                                                                  ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[13],                                                                                                  ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12],                                                                                                  ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11],                                                                                                  ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[10],                                                                                                  ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[9],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[8],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3],                                                                                                   ;
;                                                                                                                                                              ;                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]                                                                                                    ;
; data_gen:u_data_gen|wr_sec_addr[30]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[38]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[29]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[37]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[28]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[36]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[27]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[35]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[26]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[34]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[25]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[33]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[24]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[32]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[23]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[31]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[22]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[30]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[21]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[29]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[16]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[24]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[14]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[22]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[13]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[21]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[12]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[20]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[11]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[19]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[9]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[17]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[8]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[16]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[6]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[14]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[5]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[13]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[4]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[3]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[11]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[2]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[10]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[1]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]                                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[0]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]                                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[31]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[30]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[29]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[28]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[27]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[26]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[25]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[24]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[23]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[22]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[21]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[16]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[14]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|wr_sec_addr[31]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[39]                                                                                                      ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[12]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[11]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[9]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[8]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[6]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[13]                                                                                                                          ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[4]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[3]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[2]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[1]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[0]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; data_gen:u_data_gen|rd_sec_addr[5]                                                                                                                           ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 838   ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 486   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 547   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                                                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                                                                                                                                                             ; 4       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                                                                                                                                                                                                                                                                               ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                                                                                                                                                             ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                                                                                                                                                                           ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                                                                                                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_sd_rw|led_alarm:u_led_alarm|led_cnt[9]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                                                                                                                                                                                                                                                                                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                                                                                                                                                                                                 ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]                                                                                                                                                                                                                                                                                               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_cs                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[4]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |top_sd_rw|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_sd_rw|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 10000                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; CMD0           ; 010000000000000000000000000000000000000010010101 ; Unsigned Binary      ;
; CMD8           ; 010010000000000000000000000000011010101010000111 ; Unsigned Binary      ;
; CMD55          ; 011101110000000000000000000000000000000011111111 ; Unsigned Binary      ;
; ACMD41         ; 011010010100000000000000000000000000000011111111 ; Unsigned Binary      ;
; DIV_FREQ       ; 200                                              ; Signed Integer       ;
; POWER_ON_NUM   ; 5000                                             ; Signed Integer       ;
; OVER_TIME_NUM  ; 25000                                            ; Signed Integer       ;
; st_idle        ; 0000001                                          ; Unsigned Binary      ;
; st_send_cmd0   ; 0000010                                          ; Unsigned Binary      ;
; st_wait_cmd0   ; 0000100                                          ; Unsigned Binary      ;
; st_send_cmd8   ; 0001000                                          ; Unsigned Binary      ;
; st_send_cmd55  ; 0010000                                          ; Unsigned Binary      ;
; st_send_acmd41 ; 0100000                                          ; Unsigned Binary      ;
; st_init_done   ; 1000000                                          ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; HEAD_BYTE      ; 11111110 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_alarm:u_led_alarm ;
+----------------+---------------------------+-----------------------+
; Parameter Name ; Value                     ; Type                  ;
+----------------+---------------------------+-----------------------+
; L_TIME         ; 1011111010111100001000000 ; Unsigned Binary       ;
+----------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 6                                              ; Untyped        ;
; sld_trigger_bits                                ; 6                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 16384                                          ; Untyped        ;
; sld_segment_size                                ; 16384                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 46                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 6                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_ctrl_top:u_sd_ctrl_top"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "pll_clk:u_pll_clk" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; areset ; Input ; Info     ; Stuck at GND      ;
+--------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 6                ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 270                         ;
;     CLR               ; 74                          ;
;     CLR SCLR          ; 26                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 140                         ;
;     ENA CLR SCLR      ; 29                          ;
; cycloneiii_lcell_comb ; 374                         ;
;     arith             ; 106                         ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 268                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 149                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 114                                                    ;
; cycloneiii_ff         ; 477                                                    ;
;     CLR               ; 63                                                     ;
;     CLR SLD           ; 5                                                      ;
;     ENA               ; 153                                                    ;
;     ENA CLR           ; 110                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 15                                                     ;
;     SLD               ; 8                                                      ;
;     plain             ; 87                                                     ;
; cycloneiii_lcell_comb ; 406                                                    ;
;     arith             ; 93                                                     ;
;         2 data inputs ; 92                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 313                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 22                                                     ;
;         3 data inputs ; 133                                                    ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 12                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.10                                                   ;
; Average LUT depth     ; 2.22                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.80                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                       ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+---------+
; Name                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                        ; Details ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+---------+
; sd_ctrl_top:u_sd_ctrl_top|clk_ref_180deg                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                           ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                           ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs~_wirecell                            ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs~_wirecell                            ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_miso          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_miso                                                                                  ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_miso          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_miso                                                                                  ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                    ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                    ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req                                     ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req                                     ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_start_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|comb~0                                                         ; N/A     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_start_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_ctrl_top:u_sd_ctrl_top|comb~0                                                         ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Oct 31 20:09:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_sd_rw -c top_sd_rw
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/led_alarm.v
    Info (12023): Found entity 1: led_alarm File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/led_alarm.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/data_gen.v
    Info (12023): Found entity 1: data_gen File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/data_gen.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/ipcore/pll_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v
    Info (12023): Found entity 1: top_sd_rw File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_write.v
    Info (12023): Found entity 1: sd_write File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_write.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_read.v
    Info (12023): Found entity 1: sd_read File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_read.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_init.v
    Info (12023): Found entity 1: sd_init File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_init.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_ctrl_top.v
    Info (12023): Found entity 1: sd_ctrl_top File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_ctrl_top.v Line: 22
Info (12127): Elaborating entity "top_sd_rw" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 68
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/ipcore/pll_clk.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/ipcore/pll_clk.v Line: 107
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/ipcore/pll_clk.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/pll_clk_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: d:/quartusprime/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "data_gen" for hierarchy "data_gen:u_data_gen" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 85
Info (12128): Elaborating entity "sd_ctrl_top" for hierarchy "sd_ctrl_top:u_sd_ctrl_top" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 111
Info (12128): Elaborating entity "sd_init" for hierarchy "sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_ctrl_top.v Line: 95
Info (12128): Elaborating entity "sd_write" for hierarchy "sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_ctrl_top.v Line: 112
Info (12128): Elaborating entity "sd_read" for hierarchy "sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_ctrl_top.v Line: 129
Info (12128): Elaborating entity "led_alarm" for hierarchy "led_alarm:u_led_alarm" File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kb24.tdf
    Info (12023): Found entity 1: altsyncram_kb24 File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/altsyncram_kb24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf
    Info (12023): Found entity 1: mux_1nb File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/mux_1nb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/mux_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf
    Info (12023): Found entity 1: cntr_tei File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_tei.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cmpr_pgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_bbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.10.31.20:09:35 Progress: Loading sld7717125d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7717125d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/par/db/ip/sld7717125d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/sd_init.v Line: 28
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[1]" is stuck at GND File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 33
    Warning (13410): Pin "led[2]" is stuck at GND File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 33
    Warning (13410): Pin "led[3]" is stuck at GND File: D:/QuartusProjects/music_player/quartus_prj/29_top_sd_rw/29_top_sd_rw/rtl/top_sd_rw.v Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/quartusprime/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: d:/quartusprime/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1268 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 1240 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon Oct 31 20:09:57 2022
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:15


