#define RSP_S2_DMA_SECT_BASE_ADDR                                    0x0
#define RSP_S2_DMA_CSR_REG_CSR0_BASE_ADDR                            0x0
#define RSP_S2_DMA_CSR_REG_CSR0_END_ADDR                             0x3ff
#define RSP_S2_DMA_CSR_REG_CSR1_BASE_ADDR                            0x400
#define RSP_S2_DMA_CSR_REG_CSR1_END_ADDR                             0x7ff
#define RSP_S2_DMA_CSR_REG_CSR2_BASE_ADDR                            0x800
#define RSP_S2_DMA_CSR_REG_CSR2_END_ADDR                             0xbff
#define RSP_S2_DMA_CSR_REG_CSR3_BASE_ADDR                            0xc00
#define RSP_S2_DMA_CSR_REG_CSR3_END_ADDR                             0xfff
#define RSP_S2_DMA_GLB_REG_BASE_ADDR                                 0x1000
#define RSP_S2_DMA_GLB_REG_END_ADDR                                  0x13ff

