* OPA341 - Rev. B
* Created by Paul Goedeke; March 25, 2019 - Revised by GPAMPS Team; 2021-07-20
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
* Copyright 2019 by Texas Instruments Corporation
******************************************************
* MACRO-MODEL SIMULATED PARAMETERS:
******************************************************
* OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* UNITY GAIN BANDWIDTH (GBW)
* INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* DIFFERENTIAL INPUT IMPEDANCE (Zid)
* COMMON-MODE INPUT IMPEDANCE (Zic)
* OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* QUIESCENT CURRENT (Iq)
* SETTLING TIME VS. CAPACITIVE LOAD (ts)
* SLEW RATE (SR)
* SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* LARGE SIGNAL RESPONSE
* OVERLOAD RECOVERY TIME (tor)
* INPUT BIAS CURRENT (Ib)
* INPUT OFFSET CURRENT (Ios)
* INPUT OFFSET VOLTAGE (Vos)
* INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
* SHUTDOWN FUNCTIONALITY
******************************************************
.subckt OPA341 ENABLE IN+ IN- VCC VEE OUT
******************************************************
* MODEL DEFINITIONS:
.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************


I_OS        ESDn MID 400F
I_B         35 MID 600F
V_GRp       59 MID 170
V_GRn       60 MID -170
V_ISCp      53 MID 50
V_ISCn      54 MID -50
V_ORn       43 VCLP -1.2
V11         58 42 0
V_ORp       41 VCLP 1.2
V12         57 40 0
V4          25 OUT 0
VCM_MIN     81 VEE_B -100M
VCM_MAX     82 VCC_B 100M
XVOS_VCM    23 24 VCC VEE VOS_SRC_0
SRdummy     MID 25 EN MID  S_VSWITCH_1
SRx         25 26 EN MID  S_VSWITCH_2
R73         26 MID R_NOISELESS 1 
XVCCS_LIM_ZO 27 MID MID 26 VCCS_LIM_ZO_0
R72         27 MID R_NOISELESS 1.11K 
C26         27 28 1.59F 
R71         27 28 R_NOISELESS 10K 
R70         28 MID R_NOISELESS 1 
GVCCS5      28 MID 29 MID  -1
C23         30 MID 159F 
R67         29 30 R_NOISELESS 10K 
R66         29 31 R_NOISELESS 15K 
R65         31 MID R_NOISELESS 1 
XU1         31 MID 32 MID EN MID G1_ZO_0
C21         33 32 332N 
R51         32 MID R_NOISELESS 382 
R50         32 33 R_NOISELESS 10K 
Rdc         33 MID R_NOISELESS 1 
S1          33 32 SW_OL MID  S_VSWITCH_3
XU6         33 MID CL_CLAMP 25 EN MID G1_ZO_1
XU3         34 MID MID CLAMP EN MID VCCS_LIM_2_EN_0
XU2         ENABLE VCC VEE MID EN CNTL_0
SW2         VEE ENABLE VEE ENABLE  S_VSWITCH_4
SW1         ENABLE VCC ENABLE VCC  S_VSWITCH_5
R62         EN MID R_NOISELESS 1 
XU5         VCC VEE MID EN VCCS_IQ_W_EN_0
XVOS        24 35 VOS_DRIFT_0
S5          VEE ESDp VEE ESDp  S_VSWITCH_6
S4          VEE ESDn VEE ESDn  S_VSWITCH_7
S2          ESDn VCC ESDn VCC  S_VSWITCH_8
S3          ESDp VCC ESDp VCC  S_VSWITCH_9
C28         36 MID 1P 
R77         37 36 R_NOISELESS 100 
C27         38 MID 1P 
R76         39 38 R_NOISELESS 100 
R75         MID 40 R_NOISELESS 1 
GVCCS8      40 MID 41 MID  -1
R74         42 MID R_NOISELESS 1 
GVCCS7      42 MID 43 MID  -1
Xi_nn       ESDn MID FEMT_0
Xi_np       MID 35 FEMT_0
Xe_n        ESDp 35 VNSE_0
C25         44 MID 3F 
R69         MID 44 R_NOISELESS 1MEG 
GVCCS6      44 MID VSENSE MID  -1U
C20         CLAMP MID 17N 
R68         MID CLAMP R_NOISELESS 1MEG 
R44         MID 34 R_NOISELESS 1MEG 
XVCCS_LIM_1 45 46 MID 34 VCCS_LIM_1_0
R61         MID 47 R_NOISELESS 180K 
C16         47 48 177F 
R58         48 47 R_NOISELESS 100MEG 
GVCCS2      48 MID VEE_B MID  -20.9M
R57         MID 48 R_NOISELESS 1 
R56         MID 49 R_NOISELESS 180K 
C15         49 50 177F 
R55         50 49 R_NOISELESS 100MEG 
GVCCS1      50 MID VCC_B MID  20.9M
R54         MID 50 R_NOISELESS 1 
R49         MID 51 R_NOISELESS 3K 
C14         51 52 5.31P 
R48         52 51 R_NOISELESS 100MEG 
G_adjust    52 MID ESDp MID  -1.05
Rsrc        MID 52 R_NOISELESS 1 
XIQp        VIMON MID MID VCC VCCS_LIMIT_IQ_0
XIQn        MID VIMON VEE MID VCCS_LIMIT_IQ_0
C_DIFF      ESDp ESDn 3P 
XCL_AMP     53 54 VIMON MID 55 56 CLAMP_AMP_LO_0
SOR_SWp     CLAMP 57 CLAMP 57  S_VSWITCH_10
SOR_SWn     58 CLAMP 58 CLAMP  S_VSWITCH_11
XGR_AMP     59 60 61 MID 62 63 CLAMP_AMP_HI_0
R39         59 MID R_NOISELESS 1T 
R37         60 MID R_NOISELESS 1T 
R42         VSENSE 61 R_NOISELESS 1M 
C19         61 MID 1F 
R38         62 MID R_NOISELESS 1 
R36         MID 63 R_NOISELESS 1 
R40         62 64 R_NOISELESS 1M 
R41         63 65 R_NOISELESS 1M 
C17         64 MID 1F 
C18         MID 65 1F 
XGR_SRC     64 65 CLAMP MID VCCS_LIM_GR_0
R21         55 MID R_NOISELESS 1 
R20         MID 56 R_NOISELESS 1 
R29         55 66 R_NOISELESS 1M 
R30         56 67 R_NOISELESS 1M 
C9          66 MID 1F 
C8          MID 67 1F 
XCL_SRC     66 67 CL_CLAMP MID VCCS_LIM_4_0
R22         53 MID R_NOISELESS 1T 
R19         MID 54 R_NOISELESS 1T 
XCLAWp      VIMON MID 68 VCC_B VCCS_LIM_CLAW+_0
XCLAWn      MID VIMON VEE_B 69 VCCS_LIM_CLAW-_0
R12         68 VCC_B R_NOISELESS 1K 
R16         68 70 R_NOISELESS 1M 
R13         VEE_B 69 R_NOISELESS 1K 
R17         71 69 R_NOISELESS 1M 
C6          71 MID 1F 
C5          MID 70 1F 
G2          VCC_CLP MID 70 MID  -1M
R15         VCC_CLP MID R_NOISELESS 1K 
G3          VEE_CLP MID 71 MID  -1M
R14         MID VEE_CLP R_NOISELESS 1K 
XCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 72 73 CLAMP_AMP_LO_0
R26         VCC_CLP MID R_NOISELESS 1T 
R23         VEE_CLP MID R_NOISELESS 1T 
R25         72 MID R_NOISELESS 1 
R24         MID 73 R_NOISELESS 1 
R27         72 74 R_NOISELESS 1M 
R28         73 75 R_NOISELESS 1M 
C11         74 MID 1F 
C10         MID 75 1F 
XCLAW_SRC   74 75 CLAW_CLAMP MID VCCS_LIM_3_0
H2          39 MID V11 -1
H3          37 MID V12 1
C12         SW_OL MID 100P 
R32         76 SW_OL R_NOISELESS 100 
R31         76 MID R_NOISELESS 1 
XOL_SENSE   MID 76 38 36 OL_SENSE_0
H1          77 MID V4 1K
S7          VEE OUT VEE OUT  S_VSWITCH_12
S6          OUT VCC OUT VCC  S_VSWITCH_13
R11         MID 78 R_NOISELESS 1T 
R18         78 VOUT_S R_NOISELESS 100 
C7          VOUT_S MID 1N 
E5          78 MID OUT MID  1
C13         VIMON MID 1N 
R33         77 VIMON R_NOISELESS 100 
R10         MID 77 R_NOISELESS 1T 
R47         79 VCLP R_NOISELESS 100 
C24         VCLP MID 100P 
E4          79 MID CL_CLAMP MID  1
R46         MID CL_CLAMP R_NOISELESS 1K 
G9          CL_CLAMP MID CLAW_CLAMP MID  -1M
R45         MID CLAW_CLAMP R_NOISELESS 1K 
G8          CLAW_CLAMP MID 44 MID  -1M
R43         MID VSENSE R_NOISELESS 1K 
G15         VSENSE MID CLAMP MID  -1M
C4          45 MID 1F 
R9          45 80 R_NOISELESS 1M 
R7          MID 81 R_NOISELESS 1T 
R6          82 MID R_NOISELESS 1T 
R8          MID 80 R_NOISELESS 1 
XVCM_CLAMP  83 MID 80 MID 82 81 VCCS_EXT_LIM_0
E1          MID 0 84 0  1
R89         VEE_B 0 R_NOISELESS 1 
R5          85 VEE_B R_NOISELESS 1M 
C3          85 0 1F 
R60         84 85 R_NOISELESS 1MEG 
C1          84 0 100e-9 
R3          84 0 R_NOISELESS 1T 
R59         86 84 R_NOISELESS 1MEG 
C2          86 0 1F 
R4          VCC_B 86 R_NOISELESS 1M 
R88         VCC_B 0 R_NOISELESS 1 
G17         VEE_B 0 VEE 0  -1
G16         VCC_B 0 VCC 0  -1
R_PSR       87 83 R_NOISELESS 1K 
G_PSR       83 87 49 47  -1M
R2          46 ESDn R_NOISELESS 1M 
R1          87 88 R_NOISELESS 1M 
R_CMR       23 88 R_NOISELESS 1K 
G_CMR       88 23 51 MID  -1M
C_CMn       ESDn MID 6P 
C_CMp       MID ESDp 6P 
R53         ESDn MID R_NOISELESS 1T 
R52         MID ESDp R_NOISELESS 1T 
R35         IN- ESDn R_NOISELESS 10M 
R34         IN+ ESDp R_NOISELESS 10M 

.MODEL S_VSWITCH_1 VSWITCH (RON=20K ROFF=10G VON=500M VOFF=400M)
.MODEL S_VSWITCH_2 VSWITCH (RON=200K ROFF=1T VON=500M VOFF=400M)
.MODEL S_VSWITCH_3 VSWITCH (RON=1M ROFF=1G VON=900M VOFF=800M)
.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_5 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_6 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_7 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_8 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_9 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_10 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)
.MODEL S_VSWITCH_11 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)
.MODEL S_VSWITCH_12 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_13 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)

.ENDS OPA341
*
.SUBCKT VOS_SRC_0  V+ V- REF+ REF-
E1 V+ 1 TABLE {(V(REF+, V-))} =
+(0, 0.7M)
+(1, 0.7M)
+(1.5, 0)
+(6, 0)
E2 1 V- TABLE {(V(V-, REF-))}=
+(-0.7, -2E-4)
+(-0.5, -2E-4)
+(-0.4, 0)
+(6, 0)
.ENDS VOS_SRC_0 
*


.SUBCKT VCCS_LIM_ZO_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 10
.PARAM IPOS = 50E3
.PARAM INEG = -50E3
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT G1_ZO_0  IOUTP IOUTN VINP VINN EN MID
.PARAM GAIN = -27.1
G1 IOUTP IOUTN VALUE = {GAIN*V(EN,MID)*V(VINP,VINN)}
.ENDS
*


.SUBCKT G1_ZO_1  IOUTP IOUTN VINP VINN EN MID
.PARAM GAIN = -88.9
G1 IOUTP IOUTN VALUE = {GAIN*V(EN,MID)*V(VINP,VINN)}
.ENDS
*


.SUBCKT VCCS_LIM_2_EN_0  VC+ VC- IOUT+ IOUT- EN MID
.PARAM GAIN = 6.01E-3
.PARAM IPOS = 0.104
.PARAM INEG = -0.104
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(EN,MID)*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT CNTL_0  EN_IN VCC VEE MID OUT

.PARAM VSMAX = 6
.PARAM VSMIN = 2.7
.PARAM ENLH = 0.8
E1 N1 MID VALUE = {IF(V(VCC,VEE)<=VSMAX & V(VCC,VEE)>=VSMIN & V(EN_IN,VEE)>=ENLH, 1, 0)}
RS1 N1 N2 3K
RS2 N1 N3 1K
D1  N2 N3 DD
C1  N2 MID 1N
VREF NR MID 0.5
GCOMP MID N4 VALUE = {0.5*(SGN(V(N2,NR)) - ABS(SGN(V(N2,NR))) + 2)}
R1 N4 OUT 1M
C2 OUT MID 1P
.MODEL DD D RS=0.001 N = 0.001 
.ENDS CNTL_0 
*

.SUBCKT VCCS_IQ_W_EN_0  VCC VEE MID EN
.PARAM IQ_EN = 0.75M
.PARAM IQ_DIS = 10N
G1 VCC VEE VALUE = {V(EN,MID)*IQ_EN + (1- V(EN,MID))*IQ_DIS}
.ENDS
*


.SUBCKT VOS_DRIFT_0  VOS+ VOS-
.PARAM DC = 2E-3
.PARAM POL = -1
.PARAM DRIFT = 2E-6
E1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}
.ENDS
*


.SUBCKT FEMT_0  1 2
.PARAM FLWF=1E-3
.PARAM NLFF=3
.PARAM NVRF=3
.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}
.PARAM RNVF={1.184*PWR(NVRF,2)}
.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVNF
D2 8 0 DVNF
E1 3 6 7 8 {GLFF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNVF}
R5 5 0 {RNVF}
R6 3 4 1E9
R7 4 0 1E9
G1 1 2 3 4 1E-6
.ENDS
*


.SUBCKT VNSE_0  1 2
.PARAM FLW=1
.PARAM NLF=500
.PARAM NVR=25
.PARAM GLF={PWR(FLW,0.25)*NLF/1164}
.PARAM RNV={1.184*PWR(NVR,2)}
.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ENDS
*


.SUBCKT VCCS_LIM_1_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-4
.PARAM IPOS = .5
.PARAM INEG = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIMIT_IQ_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-3
G1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}
.ENDS
*


.SUBCKT CLAMP_AMP_LO_0  VC+ VC- VIN COM VO+ VO-
.PARAM G=1
GVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS
*


.SUBCKT CLAMP_AMP_HI_0  VC+ VC- VIN COM VO+ VO-
.PARAM G=10
GVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS
*


.SUBCKT VCCS_LIM_GR_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.25
.PARAM INEG = -0.25
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIM_4_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 1
.PARAM INEG = -1
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIM_CLAW+_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(00,0.00004)
+(31,0.00035)
+(40,0.00046)
+(44,0.00055)
+(45,0.00059)
+(46,0.00070)
+(47,0.00080)
+(48,0.00155)
+(49,0.00220)
.ENDS
*


.SUBCKT VCCS_LIM_CLAW-_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(00,0.00004)
+(17,0.00018)
+(30,0.00033)
+(40,0.00047)
+(45,0.00054)
+(47,0.00060)
+(48,0.00064)
+(50,0.00074)
+(51,0.00087)
+(52,0.00102)
.ENDS
*


.SUBCKT VCCS_LIM_3_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.40
.PARAM INEG = -0.40
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT OL_SENSE_0  COM SW+ OLN  OLP
GSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}
.ENDS
*


.SUBCKT VCCS_EXT_LIM_0  VIN+ VIN- IOUT- IOUT+ VP+ VP-
.PARAM GAIN = 1
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ENDS
*


