{
 "Device" : "GW5A-25A",
 "Files" : [
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/confreg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/gpio.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hpet.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/amba/apb_mux9.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/amba/axi2apb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/amba/axi_mux.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/godson_mcu_cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/godson_mcu_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/godson_rcg_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/io_tools.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/ip_repo/blk_mem_gen_0/blk_mem_gen_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/ip_repo/blk_mem_gen_1/blk_mem_gen_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/hw/la132_top_pack/la132_top_gowin.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/i2c_master_bit_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/i2c_master_byte_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/i2c_slave_bit_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/i2c_slave_byte_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/i2c_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/iic_dri.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/io_generic_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/oled_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/pwm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/simple_spi_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/spi_fifo4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/spi_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/uart_interrupt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/uart_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/GOWIN/Project/loongxin2/src/gowin_sp/gowin_sp.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/GOWIN/Project/loongxin2/impl/temp/rtl_parser.result",
 "Top" : "godson_mcu_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}