// Seed: 1187453344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  assign module_1.id_5 = 0;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_17 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output uwire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
  wire [-1 : id_3] id_6;
  logic [1 : 1] id_7;
  wire id_8;
  wire [-1 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_1,
      id_8,
      id_6,
      id_7,
      id_8,
      id_8,
      id_1,
      id_1,
      id_9,
      id_7,
      id_5,
      id_4,
      id_4
  );
endmodule
