#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed May 06 09:00:15 2015
# Process ID: 6152
# Log file: C:/Users/glena/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/glena/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 C:/cases/ZC702/2015_1/AR51786/2015_1/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 686 25} [get_bd_cells axi_gpio_0]
set_property location {2 554 416} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits" }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
set_property location {3 875 427} [get_bd_cells axi_gpio_0]
set_property location {2 641 433} [get_bd_cells processing_system7_0_axi_periph]
save_bd_design
launch_runs impl_1 -to_step write_bitstream
make_wrapper -files [get_files C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk
file copy -force C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk -hwspec C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf

archive_project C:/cases/ZC702/2015_1/AR51786/2015_1/AR51786_2015_1.xpr.zip -force -exclude_run_results
launch_sdk -workspace C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk -hwspec C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/GPIO_0] [get_bd_intf_ports GPIO_0]
endgroup
file mkdir C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/constrs_1
file mkdir C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/constrs_1/new
close [ open C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/constrs_1/new/led.xdc w ]
add_files -fileset constrs_1 C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/constrs_1/new/led.xdc
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0]
remove_files -fileset constrs_1 C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/constrs_1/new/led.xdc
generate_target all [get_files  C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/GPIO_0] [get_bd_intf_ports GPIO_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0]
generate_target all [get_files  C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
file copy -force C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk -hwspec C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports leds_4bits]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO] [get_bd_intf_ports GPIO]
endgroup
undo
undo
undo
set_property location {1115 436} [get_bd_intf_ports leds_4bits]
startgroup
create_bd_port -dir O -from 3 -to 0 GPIO_O
connect_bd_net [get_bd_pins /processing_system7_0/GPIO_O] [get_bd_ports GPIO_O]
endgroup
add_files -fileset constrs_1 -norecurse C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/constrs_1/new/led.xdc
generate_target all [get_files  C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
open_hw
close_hw
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
get_ports gpio_0
open_run synth_1 -name synth_1
get_ports gpio_0
get_ports GPIO_0
get_ports GPIO_0[0]
open_bd_design {C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
get_ports GPIO_0[0]
get_ports GPIO_0_0
get_ports GPIO_00
get_ports GPIO_0(0)
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]
delete_bd_objs [get_bd_ports GPIO_O]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/GPIO_0] [get_bd_intf_ports GPIO_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0]
startgroup
create_bd_port -dir O -from 3 -to 0 GPIO_O
connect_bd_net [get_bd_pins /processing_system7_0/GPIO_O] [get_bd_ports GPIO_O]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] [get_bd_ports GPIO_O]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/GPIO_0] [get_bd_intf_ports GPIO_0]
endgroup
save_bd_design
generate_target all [get_files  C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_0]
startgroup
create_bd_port -dir O -from 3 -to 0 GPIO_O
connect_bd_net [get_bd_pins /processing_system7_0/GPIO_O] [get_bd_ports GPIO_O]
endgroup
save_bd_design
generate_target all [get_files  C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
get_ports GPIO_0*
get_ports GPIO_O*
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk -hwspec C:/cases/ZC702/2015_1/AR51786/2015_1/project_1/project_1.sdk/design_1_wrapper.hdf
archive_project C:/cases/ZC702/2015_1/AR51786/2015_1/project_1.xpr.zip -force -exclude_run_results
