$date
	Fri Mar 11 06:01:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sine_tb $end
$var wire 16 ! value [15:0] $end
$var reg 16 " theta [15:0] $end
$scope module s1 $end
$var wire 16 # data_val [15:0] $end
$var wire 16 $ inp_angle [15:0] $end
$var reg 16 % theta [15:0] $end
$var reg 16 & val [15:0] $end
$var integer 32 ' addr_id [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b1111110 !
b1111110 #
b1111110 &
b10101 '
b11110 %
b11110 "
b11110 $
#30
b11111111 !
b11111111 #
b11111111 &
b111111 '
b1011010 %
b1011010 "
b1011010 $
#40
b1111110 !
b1111110 #
b1111110 &
b10101 '
b10010110 %
b10010110 "
b10010110 $
#50
b0 !
b0 #
b0 &
b0 '
b10110100 %
b10110100 "
b10110100 $
#60
b1111111110101010 !
b1111111110101010 #
b1111111110101010 &
b1110 '
b11001000 %
b11001000 "
b11001000 $
#70
b1111111100000001 !
b1111111100000001 #
b1111111100000001 &
b111111 '
b100001110 %
b100001110 "
b100001110 $
#80
b1111111100100101 !
b1111111100100101 #
b1111111100100101 &
b101010 '
b100101100 %
b100101100 "
b100101100 $
#90
b0 !
b0 #
b0 &
b0 '
b0 %
b101101000 "
b101101000 $
#140
b1111110 !
b1111110 #
b1111110 &
b10101 '
b11110 %
b110000110 "
b110000110 $
#190
b1111111001011100 %
b1111111111000100 "
b1111111111000100 $
#260
