# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui . 
# Start time: 08:51:02 on Jun 05,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 08:51:03 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 08:51:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 08:51:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 08:51:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# -- Loading entity VIC
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:51:18 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 08:51:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 08:51:18 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction_irq(rtl)
# Loading work.decodeur(rtl)
# Loading work.vic(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 2804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 2946300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 08:54:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 08:54:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 08:54:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 08:54:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 08:54:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 08:54:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# -- Loading entity VIC
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:54:02 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 08:54:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:54:04 on Jun 05,2024, Elapsed time: 0:02:46
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 08:54:04 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction_irq(rtl)
# Loading work.decodeur(rtl)
# Loading work.vic(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 2804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 2946300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:04:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:04:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:04:01 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:01 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:04:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:04:02 on Jun 05,2024, Elapsed time: 1:09:58
# Errors: 0, Warnings: 5
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:04:02 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error: invalid command name "SIGNAL"
# Error in macro ./simuudirq.do line 12
# invalid command name "SIGNAL"
#     while executing
# "SIGNAL tb_CLK : STD_LOGIC := '0'"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:51 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:04:51 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:51 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:04:51 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:51 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:04:51 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:51 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:04:51 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:04:53 on Jun 05,2024, Elapsed time: 0:00:51
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:04:53 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 5 : Instruction is incorrect
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 36 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 39900 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:06:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:06:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:06:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:01 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:06:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:06:03 on Jun 05,2024, Elapsed time: 0:01:10
# Errors: 2, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:06:03 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:11:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:11:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:11:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:01 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:11:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:02 on Jun 05,2024, Elapsed time: 0:04:59
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:11:02 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 40 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 44100 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:15 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:14:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:15 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:14:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:15 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:14:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:15 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:14:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:14:17 on Jun 05,2024, Elapsed time: 0:03:15
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:14:17 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 40 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 44100 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:03 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:16:03 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:03 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:16:03 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:03 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:16:03 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:03 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:16:03 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:16:05 on Jun 05,2024, Elapsed time: 0:01:48
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:16:05 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:20:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:20:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:20:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:20:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:16 on Jun 05,2024, Elapsed time: 0:04:11
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:20:16 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error: Bad -radix option "/tb_Unite_des_Instructions_IRQ/entity_UDI/LR". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# Missing signal name or pattern.
# Error in macro ./simuudirq.do line 17
# Bad -radix option "/tb_Unite_des_Instructions_IRQ/entity_UDI/LR". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# Missing signal name or pattern.
#     while executing
# "add wave -radix /tb_Unite_des_Instructions_IRQ/entity_UDI/LR  "
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:46 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:20:46 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:46 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:20:46 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:46 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:20:46 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:46 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:20:46 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:48 on Jun 05,2024, Elapsed time: 0:00:32
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:20:48 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:22 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:22:22 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:22 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:22:22 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:22 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:22:22 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:22 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:22:22 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:22:24 on Jun 05,2024, Elapsed time: 0:01:36
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:22:24 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:24:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:24:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:24:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:00 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:24:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:24:02 on Jun 05,2024, Elapsed time: 0:01:38
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:24:02 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:27:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:27:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:27:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:30 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:27:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:27:32 on Jun 05,2024, Elapsed time: 0:03:30
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:27:32 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:28:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:28:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:28:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:18 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:28:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:28:19 on Jun 05,2024, Elapsed time: 0:00:47
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:28:19 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:38:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:38:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:38:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:13 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:38:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:15 on Jun 05,2024, Elapsed time: 0:09:56
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:38:15 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:54:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 10:54:06 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 10:54:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:06 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 10:54:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:54:08 on Jun 05,2024, Elapsed time: 0:15:53
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 10:54:08 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:22:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:22:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:22:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:15 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 11:22:15 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:17 on Jun 05,2024, Elapsed time: 0:28:09
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:22:17 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:58 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:24:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:58 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:24:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:58 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:24:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:58 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 11:24:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:00 on Jun 05,2024, Elapsed time: 0:02:43
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:25:00 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:27:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:27:18 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:18 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:27:19 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:19 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 11:27:19 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:27:20 on Jun 05,2024, Elapsed time: 0:02:20
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:27:20 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in'.
# Error in macro ./simuudirq.do line 18
# (vish-4014) No objects found matching '/tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in'.
#     while executing
# "add wave -hexadecimal /tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:00 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:28:00 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:28:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:01 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:28:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:01 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions
# End time: 11:28:01 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:28:03 on Jun 05,2024, Elapsed time: 0:00:43
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:28:03 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in'.
# Error in macro ./simuudirq.do line 18
# (vish-4014) No objects found matching '/tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in'.
#     while executing
# "add wave -hexadecimal /tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:24 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:29:24 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:24 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:29:24 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:24 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:29:24 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:24 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:29:25 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:25 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:29:25 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:26 on Jun 05,2024, Elapsed time: 0:01:23
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:29:26 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:31:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:31:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:31:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:31:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:31:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:31:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:42 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:42 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:42 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:42 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:42 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# -- Loading entity VIC
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:42 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 11:31:42 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:31:44 on Jun 05,2024, Elapsed time: 0:02:18
# Errors: 3, Warnings: 3
# vsim -novopt tb_Processeur 
# Start time: 11:31:44 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction_irq(rtl)
# Loading work.decodeur(rtl)
# Loading work.vic(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 2804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 2946300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:31:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:31:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:31:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:31:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:57 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:31:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:31:59 on Jun 05,2024, Elapsed time: 0:00:15
# Errors: 0, Warnings: 5
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:31:59 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:04 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:34:04 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:04 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:34:04 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:34:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:34:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:05 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:34:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:07 on Jun 05,2024, Elapsed time: 0:02:08
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:34:07 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:34:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:34:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:34:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:58 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:34:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:58 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:34:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:59 on Jun 05,2024, Elapsed time: 0:00:52
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:35:00 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 40 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 44100 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:36:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:36:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:13 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:36:13 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:14 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:36:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:14 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:36:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:36:15 on Jun 05,2024, Elapsed time: 0:01:15
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:36:15 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:41:28 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:41:28 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:41:28 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:28 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:41:28 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:41:29 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:30 on Jun 05,2024, Elapsed time: 0:05:15
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:41:30 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:43:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:43:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:43:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:43:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:05 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:43:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:07 on Jun 05,2024, Elapsed time: 0:01:37
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:43:07 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:43:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:43:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:43:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:43:58 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:58 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:43:58 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:59 on Jun 05,2024, Elapsed time: 0:00:52
# Errors: 3, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:43:59 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:46:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:46:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:31 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:46:31 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:31 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:46:31 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:31 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:46:31 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:46:33 on Jun 05,2024, Elapsed time: 0:02:34
# Errors: 3, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:46:33 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:38 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:48:38 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:38 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:48:38 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:39 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:48:39 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:39 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:48:39 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:39 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:48:39 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:48:40 on Jun 05,2024, Elapsed time: 0:02:07
# Errors: 3, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:48:41 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:49:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:49:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:49:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:02 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:49:02 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:02 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:49:03 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:49:04 on Jun 05,2024, Elapsed time: 0:00:23
# Errors: 3, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:49:04 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:40 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:49:41 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:49:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:49:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:41 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:49:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:41 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:49:41 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:43 on Jun 05,2024, Elapsed time: 0:00:39
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:49:43 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:39 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:52:39 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:39 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:52:40 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:40 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:52:40 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:40 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:52:40 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:40 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:52:40 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:52:41 on Jun 05,2024, Elapsed time: 0:02:58
# Errors: 3, Warnings: 3
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:52:42 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:04 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:54:05 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:54:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:54:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:05 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:54:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:05 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# ** Error: tb_Unite_des_Instructions_IRQ.vhd(47): Illegal target for signal assignment.
# ** Error: tb_Unite_des_Instructions_IRQ.vhd(47): (vcom-1136) Unknown identifier "nPCsel".
# ** Error: tb_Unite_des_Instructions_IRQ.vhd(79): VHDL Compiler exiting
# End time: 11:54:05 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuudirq.do line 9
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 tb_Unite_des_Instructions_IRQ.vhd"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:54:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:54:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:54:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:54:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:16 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:54:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:54:18 on Jun 05,2024, Elapsed time: 0:01:36
# Errors: 9, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:54:18 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:55 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:56:55 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:55 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:56:56 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:56 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:56:56 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:56 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:56:56 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:56 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:56:56 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:56:58 on Jun 05,2024, Elapsed time: 0:02:40
# Errors: 3, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:56:58 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 2  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:58:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:58:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:58:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# ** Error: ../src/Unite_des_Instructions_IRQ.vhd(69): Illegal target for signal assignment.
# ** Error: ../src/Unite_des_Instructions_IRQ.vhd(69): (vcom-1136) Unknown identifier "PC_ini".
# ** Error: ../src/Unite_des_Instructions_IRQ.vhd(81): VHDL Compiler exiting
# End time: 11:58:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuudirq.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_des_Instructions_IRQ.vhd"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:59:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:59:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 11:59:07 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 11:59:07 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 11:59:07 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:59:08 on Jun 05,2024, Elapsed time: 0:02:10
# Errors: 9, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 11:59:08 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 5  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 6  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:26 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:00:26 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:26 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:00:26 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:27 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:00:27 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:27 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:00:27 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:27 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:00:27 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:00:28 on Jun 05,2024, Elapsed time: 0:01:20
# Errors: 3, Warnings: 5
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:00:28 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:32 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:01:32 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:32 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:01:32 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:32 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:01:32 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:32 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:01:32 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:32 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:01:32 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:01:34 on Jun 05,2024, Elapsed time: 0:01:06
# Errors: 3, Warnings: 3
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:01:34 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 26 ns  Iteration: 2  Instance: /tb_unite_des_instructions_irq/entity_UDI/entity_instruction
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:46 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:04:46 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:04:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:04:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:04:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:47 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:04:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:04:49 on Jun 05,2024, Elapsed time: 0:03:15
# Errors: 3, Warnings: 2
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:04:49 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 35700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:05:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:05:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:05:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:47 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:05:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:47 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:05:47 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:05:49 on Jun 05,2024, Elapsed time: 0:01:00
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:05:49 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 40 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 44100 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:29 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:09:29 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:29 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:09:29 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:09:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:09:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:30 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:09:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:32 on Jun 05,2024, Elapsed time: 0:03:43
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:09:32 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in'.
# Error in macro ./simuudirq.do line 19
# (vish-4014) No objects found matching '/tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in'.
#     while executing
# "add wave -hexadecimal /tb_Unite_des_Instructions_IRQ/entity_UDI/PC_in"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:52 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:09:52 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:52 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:09:53 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:53 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:09:53 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:53 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:09:53 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:53 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:09:53 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:55 on Jun 05,2024, Elapsed time: 0:00:23
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:09:55 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 40 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 44100 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:10:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:10:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:10:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:50 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:10:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:50 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:10:50 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:10:52 on Jun 05,2024, Elapsed time: 0:00:57
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:10:52 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:11:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:11:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:11:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:57 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:11:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:57 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:11:57 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:59 on Jun 05,2024, Elapsed time: 0:01:07
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:11:59 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:53 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:12:53 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:53 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:12:53 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:53 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:12:54 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:54 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:12:54 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:54 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# ** Error: tb_Unite_des_Instructions_IRQ.vhd(67): Illegal target for signal assignment.
# ** Error: tb_Unite_des_Instructions_IRQ.vhd(67): (vcom-1136) Unknown identifier "IRQ".
# ** Error: tb_Unite_des_Instructions_IRQ.vhd(82): VHDL Compiler exiting
# End time: 12:12:54 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuudirq.do line 9
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 tb_Unite_des_Instructions_IRQ.vhd"
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:13:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:13:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:13:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:06 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:13:06 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:07 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:13:07 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:13:08 on Jun 05,2024, Elapsed time: 0:01:09
# Errors: 7, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:13:08 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 48300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:14:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:14:16 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:16 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:14:17 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:17 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:14:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:17 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:14:17 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:14:19 on Jun 05,2024, Elapsed time: 0:01:11
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:14:19 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 52 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 56700 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:12 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:15:12 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:12 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:15:12 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:12 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:15:12 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:12 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:15:12 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:12 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:15:12 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:14 on Jun 05,2024, Elapsed time: 0:00:55
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:15:14 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 56 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 60900 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:49 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:16:49 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:49 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:16:49 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:49 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:16:49 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:49 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:16:49 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:49 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:16:49 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:16:51 on Jun 05,2024, Elapsed time: 0:01:37
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:16:51 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 88 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 94500 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:08 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:26:08 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:08 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:26:08 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:08 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:26:09 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:09 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:26:09 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:09 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:26:09 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:09 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:26:10 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:10 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 12:26:10 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:10 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:26:10 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:10 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:26:11 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:11 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:26:11 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:11 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:26:11 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:11 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions_IRQ
# -- Loading entity Decodeur
# -- Loading entity Registre
# -- Loading entity VIC
# End time: 12:26:12 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:12 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:26:12 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:20 on Jun 05,2024, Elapsed time: 0:09:29
# Errors: 1, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 12:26:20 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.memoire_instruction_irq(rtl)
# Loading work.decodeur(rtl)
# Loading work.vic(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 2804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 2946300 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:32 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:34:33 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:33 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:34:33 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:33 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:34:34 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:34 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:34:34 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:34 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:34:34 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:34:43 on Jun 05,2024, Elapsed time: 0:08:23
# Errors: 0, Warnings: 5
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:34:43 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 4 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# ** Note: End of test. Verify that no error was reported.
#    Time: 88 ns  Iteration: 0  Instance: /tb_unite_des_instructions_irq
# 0 ps
# 94500 ps
do simuudirq.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:29 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:38:29 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:29 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:38:30 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction_IRQ
# -- Compiling architecture RTL of Memoire_Instruction_IRQ
# End time: 12:38:30 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:30 on Jun 05,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions_IRQ
# -- Compiling architecture RTL of Unite_des_Instructions_IRQ
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction_IRQ
# End time: 12:38:31 on Jun 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:31 on Jun 05,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions_IRQ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions_IRQ
# -- Compiling architecture TEST of tb_Unite_des_Instructions_IRQ
# -- Loading entity Unite_des_Instructions_IRQ
# End time: 12:38:31 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:39 on Jun 05,2024, Elapsed time: 0:03:56
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions_IRQ 
# Start time: 12:38:39 on Jun 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions_irq(test)
# Loading work.unite_des_instructions_irq(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction_irq(rtl)
