
G070C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ed4  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003f8c  08003f8c  00004f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004028  08004028  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004028  08004028  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004028  08004028  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004028  08004028  00005028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800402c  0800402c  0000502c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004030  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ab0  2000000c  0800403c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000abc  0800403c  00006abc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c45a  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000249f  00000000  00000000  0001248e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000940  00000000  00000000  00014930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000706  00000000  00000000  00015270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b9a  00000000  00000000  00015976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e95e  00000000  00000000  0002b510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084082  00000000  00000000  00039e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bdef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ec8  00000000  00000000  000bdf34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  000bfdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003f74 	.word	0x08003f74

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08003f74 	.word	0x08003f74

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	@ 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8f0 	bl	80003f8 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__divsi3>:
 8000224:	4603      	mov	r3, r0
 8000226:	430b      	orrs	r3, r1
 8000228:	d47f      	bmi.n	800032a <__divsi3+0x106>
 800022a:	2200      	movs	r2, #0
 800022c:	0843      	lsrs	r3, r0, #1
 800022e:	428b      	cmp	r3, r1
 8000230:	d374      	bcc.n	800031c <__divsi3+0xf8>
 8000232:	0903      	lsrs	r3, r0, #4
 8000234:	428b      	cmp	r3, r1
 8000236:	d35f      	bcc.n	80002f8 <__divsi3+0xd4>
 8000238:	0a03      	lsrs	r3, r0, #8
 800023a:	428b      	cmp	r3, r1
 800023c:	d344      	bcc.n	80002c8 <__divsi3+0xa4>
 800023e:	0b03      	lsrs	r3, r0, #12
 8000240:	428b      	cmp	r3, r1
 8000242:	d328      	bcc.n	8000296 <__divsi3+0x72>
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d30d      	bcc.n	8000266 <__divsi3+0x42>
 800024a:	22ff      	movs	r2, #255	@ 0xff
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	ba12      	rev	r2, r2
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d302      	bcc.n	800025c <__divsi3+0x38>
 8000256:	1212      	asrs	r2, r2, #8
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	d065      	beq.n	8000328 <__divsi3+0x104>
 800025c:	0b03      	lsrs	r3, r0, #12
 800025e:	428b      	cmp	r3, r1
 8000260:	d319      	bcc.n	8000296 <__divsi3+0x72>
 8000262:	e000      	b.n	8000266 <__divsi3+0x42>
 8000264:	0a09      	lsrs	r1, r1, #8
 8000266:	0bc3      	lsrs	r3, r0, #15
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x4c>
 800026c:	03cb      	lsls	r3, r1, #15
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b83      	lsrs	r3, r0, #14
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x58>
 8000278:	038b      	lsls	r3, r1, #14
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b43      	lsrs	r3, r0, #13
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x64>
 8000284:	034b      	lsls	r3, r1, #13
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b03      	lsrs	r3, r0, #12
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x70>
 8000290:	030b      	lsls	r3, r1, #12
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0ac3      	lsrs	r3, r0, #11
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x7c>
 800029c:	02cb      	lsls	r3, r1, #11
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a83      	lsrs	r3, r0, #10
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x88>
 80002a8:	028b      	lsls	r3, r1, #10
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a43      	lsrs	r3, r0, #9
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x94>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a03      	lsrs	r3, r0, #8
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0xa0>
 80002c0:	020b      	lsls	r3, r1, #8
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	d2cd      	bcs.n	8000264 <__divsi3+0x40>
 80002c8:	09c3      	lsrs	r3, r0, #7
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xae>
 80002ce:	01cb      	lsls	r3, r1, #7
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0983      	lsrs	r3, r0, #6
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xba>
 80002da:	018b      	lsls	r3, r1, #6
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0943      	lsrs	r3, r0, #5
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xc6>
 80002e6:	014b      	lsls	r3, r1, #5
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xd2>
 80002f2:	010b      	lsls	r3, r1, #4
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	08c3      	lsrs	r3, r0, #3
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xde>
 80002fe:	00cb      	lsls	r3, r1, #3
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0883      	lsrs	r3, r0, #2
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xea>
 800030a:	008b      	lsls	r3, r1, #2
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0843      	lsrs	r3, r0, #1
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xf6>
 8000316:	004b      	lsls	r3, r1, #1
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	1a41      	subs	r1, r0, r1
 800031e:	d200      	bcs.n	8000322 <__divsi3+0xfe>
 8000320:	4601      	mov	r1, r0
 8000322:	4152      	adcs	r2, r2
 8000324:	4610      	mov	r0, r2
 8000326:	4770      	bx	lr
 8000328:	e05d      	b.n	80003e6 <__divsi3+0x1c2>
 800032a:	0fca      	lsrs	r2, r1, #31
 800032c:	d000      	beq.n	8000330 <__divsi3+0x10c>
 800032e:	4249      	negs	r1, r1
 8000330:	1003      	asrs	r3, r0, #32
 8000332:	d300      	bcc.n	8000336 <__divsi3+0x112>
 8000334:	4240      	negs	r0, r0
 8000336:	4053      	eors	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	469c      	mov	ip, r3
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d32d      	bcc.n	800039e <__divsi3+0x17a>
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d312      	bcc.n	800036e <__divsi3+0x14a>
 8000348:	22fc      	movs	r2, #252	@ 0xfc
 800034a:	0189      	lsls	r1, r1, #6
 800034c:	ba12      	rev	r2, r2
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d30c      	bcc.n	800036e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d308      	bcc.n	800036e <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d304      	bcc.n	800036e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	d03a      	beq.n	80003de <__divsi3+0x1ba>
 8000368:	1192      	asrs	r2, r2, #6
 800036a:	e000      	b.n	800036e <__divsi3+0x14a>
 800036c:	0989      	lsrs	r1, r1, #6
 800036e:	09c3      	lsrs	r3, r0, #7
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x154>
 8000374:	01cb      	lsls	r3, r1, #7
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0983      	lsrs	r3, r0, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x160>
 8000380:	018b      	lsls	r3, r1, #6
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0943      	lsrs	r3, r0, #5
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x16c>
 800038c:	014b      	lsls	r3, r1, #5
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0903      	lsrs	r3, r0, #4
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x178>
 8000398:	010b      	lsls	r3, r1, #4
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	08c3      	lsrs	r3, r0, #3
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x184>
 80003a4:	00cb      	lsls	r3, r1, #3
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0883      	lsrs	r3, r0, #2
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x190>
 80003b0:	008b      	lsls	r3, r1, #2
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	d2d9      	bcs.n	800036c <__divsi3+0x148>
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0x19e>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0x1a6>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4663      	mov	r3, ip
 80003cc:	4152      	adcs	r2, r2
 80003ce:	105b      	asrs	r3, r3, #1
 80003d0:	4610      	mov	r0, r2
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x1b4>
 80003d4:	4240      	negs	r0, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d500      	bpl.n	80003dc <__divsi3+0x1b8>
 80003da:	4249      	negs	r1, r1
 80003dc:	4770      	bx	lr
 80003de:	4663      	mov	r3, ip
 80003e0:	105b      	asrs	r3, r3, #1
 80003e2:	d300      	bcc.n	80003e6 <__divsi3+0x1c2>
 80003e4:	4240      	negs	r0, r0
 80003e6:	b501      	push	{r0, lr}
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f805 	bl	80003f8 <__aeabi_idiv0>
 80003ee:	bd02      	pop	{r1, pc}

080003f0 <__aeabi_idivmod>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	d0f8      	beq.n	80003e6 <__divsi3+0x1c2>
 80003f4:	e716      	b.n	8000224 <__divsi3>
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_idiv0>:
 80003f8:	4770      	bx	lr
 80003fa:	46c0      	nop			@ (mov r8, r8)

080003fc <feed_watchdog>:
volatile uint8_t got_gga = 0;
volatile uint8_t got_hhrng = 0;

// 10s
void feed_watchdog(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
    if(HAL_IWDG_Refresh(&hiwdg) != HAL_OK)
 8000400:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <feed_watchdog+0x1c>)
 8000402:	0018      	movs	r0, r3
 8000404:	f001 fb26 	bl	8001a54 <HAL_IWDG_Refresh>
 8000408:	1e03      	subs	r3, r0, #0
 800040a:	d001      	beq.n	8000410 <feed_watchdog+0x14>
    {
        /* Refresh Error */
        Error_Handler();
 800040c:	f000 fab0 	bl	8000970 <Error_Handler>
    }
}
 8000410:	46c0      	nop			@ (mov r8, r8)
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	20000834 	.word	0x20000834

0800041c <process_rtk_data>:
/* 提取收到数据中的第一句GGA的那一句，丢弃其他的
$GNGGA,000104.900,,,,,0,00,99.99,,M,,M,,*44\r\n
$GNRMC,000104.900,V,,,,,,,060180,,,N,V*2A\r\n
*/
void process_rtk_data(uint8_t *buf, uint16_t len)
{
 800041c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041e:	b0c7      	sub	sp, #284	@ 0x11c
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	000a      	movs	r2, r1
 8000426:	4b28      	ldr	r3, [pc, #160]	@ (80004c8 <process_rtk_data+0xac>)
 8000428:	268c      	movs	r6, #140	@ 0x8c
 800042a:	0076      	lsls	r6, r6, #1
 800042c:	199b      	adds	r3, r3, r6
 800042e:	19db      	adds	r3, r3, r7
 8000430:	801a      	strh	r2, [r3, #0]
    char *save_ptr  = NULL;
 8000432:	2300      	movs	r3, #0
 8000434:	2286      	movs	r2, #134	@ 0x86
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	18b9      	adds	r1, r7, r2
 800043a:	600b      	str	r3, [r1, #0]
    char *line = strtok_r((char*)buf, "\r\n", &save_ptr);
 800043c:	18ba      	adds	r2, r7, r2
 800043e:	4923      	ldr	r1, [pc, #140]	@ (80004cc <process_rtk_data+0xb0>)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	0018      	movs	r0, r3
 8000444:	f003 fd62 	bl	8003f0c <strtok_r>
 8000448:	0003      	movs	r3, r0
 800044a:	258a      	movs	r5, #138	@ 0x8a
 800044c:	006d      	lsls	r5, r5, #1
 800044e:	197a      	adds	r2, r7, r5
 8000450:	6013      	str	r3, [r2, #0]
    if (line == NULL) return;
 8000452:	197b      	adds	r3, r7, r5
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d031      	beq.n	80004be <process_rtk_data+0xa2>

    // 加上 "\r\n"
    uint16_t line_len = strlen(line);
 800045a:	197b      	adds	r3, r7, r5
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff fe4e 	bl	8000100 <strlen>
 8000464:	0002      	movs	r2, r0
 8000466:	2489      	movs	r4, #137	@ 0x89
 8000468:	0064      	lsls	r4, r4, #1
 800046a:	193b      	adds	r3, r7, r4
 800046c:	801a      	strh	r2, [r3, #0]
    char send_buf[256];
    memcpy(send_buf, line, line_len);
 800046e:	193b      	adds	r3, r7, r4
 8000470:	881a      	ldrh	r2, [r3, #0]
 8000472:	197b      	adds	r3, r7, r5
 8000474:	6819      	ldr	r1, [r3, #0]
 8000476:	250c      	movs	r5, #12
 8000478:	197b      	adds	r3, r7, r5
 800047a:	0018      	movs	r0, r3
 800047c:	f003 fd70 	bl	8003f60 <memcpy>
    send_buf[line_len] = '\r';
 8000480:	0020      	movs	r0, r4
 8000482:	183b      	adds	r3, r7, r0
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	4a12      	ldr	r2, [pc, #72]	@ (80004d0 <process_rtk_data+0xb4>)
 8000488:	1992      	adds	r2, r2, r6
 800048a:	19d2      	adds	r2, r2, r7
 800048c:	210d      	movs	r1, #13
 800048e:	54d1      	strb	r1, [r2, r3]
    send_buf[line_len + 1] = '\n';
 8000490:	183b      	adds	r3, r7, r0
 8000492:	881b      	ldrh	r3, [r3, #0]
 8000494:	3301      	adds	r3, #1
 8000496:	4a0e      	ldr	r2, [pc, #56]	@ (80004d0 <process_rtk_data+0xb4>)
 8000498:	1992      	adds	r2, r2, r6
 800049a:	19d2      	adds	r2, r2, r7
 800049c:	210a      	movs	r1, #10
 800049e:	54d1      	strb	r1, [r2, r3]
    uint16_t send_len = line_len + 2; // 总长度=行长度+换行符
 80004a0:	2188      	movs	r1, #136	@ 0x88
 80004a2:	0049      	lsls	r1, r1, #1
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	183a      	adds	r2, r7, r0
 80004a8:	8812      	ldrh	r2, [r2, #0]
 80004aa:	3202      	adds	r2, #2
 80004ac:	801a      	strh	r2, [r3, #0]

    //4g mqtt
    HAL_UART_Transmit(&huart4, (uint8_t*)send_buf, send_len, 100);
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	881a      	ldrh	r2, [r3, #0]
 80004b2:	1979      	adds	r1, r7, r5
 80004b4:	4807      	ldr	r0, [pc, #28]	@ (80004d4 <process_rtk_data+0xb8>)
 80004b6:	2364      	movs	r3, #100	@ 0x64
 80004b8:	f002 f96c 	bl	8002794 <HAL_UART_Transmit>
 80004bc:	e000      	b.n	80004c0 <process_rtk_data+0xa4>
    if (line == NULL) return;
 80004be:	46c0      	nop			@ (mov r8, r8)
}
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b047      	add	sp, #284	@ 0x11c
 80004c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	fffffeea 	.word	0xfffffeea
 80004cc:	08003f8c 	.word	0x08003f8c
 80004d0:	fffffef4 	.word	0xfffffef4
 80004d4:	2000096c 	.word	0x2000096c

080004d8 <process_acoustic_data>:

void process_acoustic_data(uint8_t *buf, uint16_t len)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	000a      	movs	r2, r1
 80004e2:	1cbb      	adds	r3, r7, #2
 80004e4:	801a      	strh	r2, [r3, #0]
    //4g mqtt
    HAL_UART_Transmit(&huart4, buf, len, 100);
 80004e6:	1cbb      	adds	r3, r7, #2
 80004e8:	881a      	ldrh	r2, [r3, #0]
 80004ea:	6879      	ldr	r1, [r7, #4]
 80004ec:	4803      	ldr	r0, [pc, #12]	@ (80004fc <process_acoustic_data+0x24>)
 80004ee:	2364      	movs	r3, #100	@ 0x64
 80004f0:	f002 f950 	bl	8002794 <HAL_UART_Transmit>
}
 80004f4:	46c0      	nop			@ (mov r8, r8)
 80004f6:	46bd      	mov	sp, r7
 80004f8:	b002      	add	sp, #8
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	2000096c 	.word	0x2000096c

08000500 <app_init>:

//init
void app_init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
    //RTK 上电大约4s 后才有输出，4G 模块联网也需要时间

    //4G PWR 使能
    HAL_GPIO_WritePin(ML307_PWR_GPIO_Port, ML307_PWR_Pin, GPIO_PIN_SET);
 8000504:	2380      	movs	r3, #128	@ 0x80
 8000506:	019b      	lsls	r3, r3, #6
 8000508:	480d      	ldr	r0, [pc, #52]	@ (8000540 <app_init+0x40>)
 800050a:	2201      	movs	r2, #1
 800050c:	0019      	movs	r1, r3
 800050e:	f001 fa17 	bl	8001940 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000512:	23fa      	movs	r3, #250	@ 0xfa
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	0018      	movs	r0, r3
 8000518:	f000 fd40 	bl	8000f9c <HAL_Delay>

    //空闲中断DMA 接收不定长数据
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart1_rx_buf, UART1_RX_BUFF_SIZE);
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	00da      	lsls	r2, r3, #3
 8000520:	4908      	ldr	r1, [pc, #32]	@ (8000544 <app_init+0x44>)
 8000522:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <app_init+0x48>)
 8000524:	0018      	movs	r0, r3
 8000526:	f003 fbe9 	bl	8003cfc <HAL_UARTEx_ReceiveToIdle_DMA>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUFF_SIZE);
 800052a:	2380      	movs	r3, #128	@ 0x80
 800052c:	00da      	lsls	r2, r3, #3
 800052e:	4907      	ldr	r1, [pc, #28]	@ (800054c <app_init+0x4c>)
 8000530:	4b07      	ldr	r3, [pc, #28]	@ (8000550 <app_init+0x50>)
 8000532:	0018      	movs	r0, r3
 8000534:	f003 fbe2 	bl	8003cfc <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000538:	46c0      	nop			@ (mov r8, r8)
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	50000400 	.word	0x50000400
 8000544:	20000430 	.word	0x20000430
 8000548:	20000844 	.word	0x20000844
 800054c:	2000002c 	.word	0x2000002c
 8000550:	200008d8 	.word	0x200008d8

08000554 <app_task>:

//loop
void app_task(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
    if (uart3_rx_flag == 1) {
 8000558:	4b28      	ldr	r3, [pc, #160]	@ (80005fc <app_task+0xa8>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	2b01      	cmp	r3, #1
 8000560:	d11c      	bne.n	800059c <app_task+0x48>
        uart3_rx_flag = 0;
 8000562:	4b26      	ldr	r3, [pc, #152]	@ (80005fc <app_task+0xa8>)
 8000564:	2200      	movs	r2, #0
 8000566:	701a      	strb	r2, [r3, #0]
        
        if (memcmp(uart3_rx_buf, "$GNGGA", 6) == 0 ) {
 8000568:	4925      	ldr	r1, [pc, #148]	@ (8000600 <app_task+0xac>)
 800056a:	4b26      	ldr	r3, [pc, #152]	@ (8000604 <app_task+0xb0>)
 800056c:	2206      	movs	r2, #6
 800056e:	0018      	movs	r0, r3
 8000570:	f003 fc8a 	bl	8003e88 <memcmp>
 8000574:	1e03      	subs	r3, r0, #0
 8000576:	d10a      	bne.n	800058e <app_task+0x3a>
            got_gga = 1;
 8000578:	4b23      	ldr	r3, [pc, #140]	@ (8000608 <app_task+0xb4>)
 800057a:	2201      	movs	r2, #1
 800057c:	701a      	strb	r2, [r3, #0]

            process_rtk_data(uart3_rx_buf, uart3_rx_len);
 800057e:	4b23      	ldr	r3, [pc, #140]	@ (800060c <app_task+0xb8>)
 8000580:	881b      	ldrh	r3, [r3, #0]
 8000582:	b29a      	uxth	r2, r3
 8000584:	4b1f      	ldr	r3, [pc, #124]	@ (8000604 <app_task+0xb0>)
 8000586:	0011      	movs	r1, r2
 8000588:	0018      	movs	r0, r3
 800058a:	f7ff ff47 	bl	800041c <process_rtk_data>
        }

        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800058e:	2380      	movs	r3, #128	@ 0x80
 8000590:	021b      	lsls	r3, r3, #8
 8000592:	4a1f      	ldr	r2, [pc, #124]	@ (8000610 <app_task+0xbc>)
 8000594:	0019      	movs	r1, r3
 8000596:	0010      	movs	r0, r2
 8000598:	f001 f9ef 	bl	800197a <HAL_GPIO_TogglePin>
    }

    if (uart1_rx_flag == 1) {
 800059c:	4b1d      	ldr	r3, [pc, #116]	@ (8000614 <app_task+0xc0>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d115      	bne.n	80005d2 <app_task+0x7e>
        uart1_rx_flag = 0;
 80005a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000614 <app_task+0xc0>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	701a      	strb	r2, [r3, #0]

        if (memcmp(uart1_rx_buf, "$HHRNG", 6) == 0) {
 80005ac:	491a      	ldr	r1, [pc, #104]	@ (8000618 <app_task+0xc4>)
 80005ae:	4b1b      	ldr	r3, [pc, #108]	@ (800061c <app_task+0xc8>)
 80005b0:	2206      	movs	r2, #6
 80005b2:	0018      	movs	r0, r3
 80005b4:	f003 fc68 	bl	8003e88 <memcmp>
 80005b8:	1e03      	subs	r3, r0, #0
 80005ba:	d10a      	bne.n	80005d2 <app_task+0x7e>
            got_hhrng = 1;
 80005bc:	4b18      	ldr	r3, [pc, #96]	@ (8000620 <app_task+0xcc>)
 80005be:	2201      	movs	r2, #1
 80005c0:	701a      	strb	r2, [r3, #0]

            process_acoustic_data(uart1_rx_buf, uart1_rx_len);
 80005c2:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <app_task+0xd0>)
 80005c4:	881b      	ldrh	r3, [r3, #0]
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	4b14      	ldr	r3, [pc, #80]	@ (800061c <app_task+0xc8>)
 80005ca:	0011      	movs	r1, r2
 80005cc:	0018      	movs	r0, r3
 80005ce:	f7ff ff83 	bl	80004d8 <process_acoustic_data>
        }
    }

    //10s 内收到两种数据喂狗
    if (got_gga && got_hhrng)
 80005d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000608 <app_task+0xb4>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d00c      	beq.n	80005f6 <app_task+0xa2>
 80005dc:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <app_task+0xcc>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d007      	beq.n	80005f6 <app_task+0xa2>
    {
        got_gga = 0;
 80005e6:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <app_task+0xb4>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	701a      	strb	r2, [r3, #0]
        got_hhrng = 0;
 80005ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <app_task+0xcc>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	701a      	strb	r2, [r3, #0]

        feed_watchdog();
 80005f2:	f7ff ff03 	bl	80003fc <feed_watchdog>
    }
}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000028 	.word	0x20000028
 8000600:	08003f90 	.word	0x08003f90
 8000604:	2000002c 	.word	0x2000002c
 8000608:	20000830 	.word	0x20000830
 800060c:	2000002a 	.word	0x2000002a
 8000610:	50000400 	.word	0x50000400
 8000614:	2000042c 	.word	0x2000042c
 8000618:	08003f98 	.word	0x08003f98
 800061c:	20000430 	.word	0x20000430
 8000620:	20000831 	.word	0x20000831
 8000624:	2000042e 	.word	0x2000042e

08000628 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	000a      	movs	r2, r1
 8000632:	1cbb      	adds	r3, r7, #2
 8000634:	801a      	strh	r2, [r3, #0]
    /* Prevent unused argument(s) compilation warning */
    if(huart == &huart1) {
 8000636:	687a      	ldr	r2, [r7, #4]
 8000638:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <HAL_UARTEx_RxEventCallback+0x60>)
 800063a:	429a      	cmp	r2, r3
 800063c:	d10e      	bne.n	800065c <HAL_UARTEx_RxEventCallback+0x34>
        uart1_rx_flag = 1;
 800063e:	4b13      	ldr	r3, [pc, #76]	@ (800068c <HAL_UARTEx_RxEventCallback+0x64>)
 8000640:	2201      	movs	r2, #1
 8000642:	701a      	strb	r2, [r3, #0]
        uart1_rx_len = Size;
 8000644:	4b12      	ldr	r3, [pc, #72]	@ (8000690 <HAL_UARTEx_RxEventCallback+0x68>)
 8000646:	1cba      	adds	r2, r7, #2
 8000648:	8812      	ldrh	r2, [r2, #0]
 800064a:	801a      	strh	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart1_rx_buf, UART1_RX_BUFF_SIZE);
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	00da      	lsls	r2, r3, #3
 8000650:	4910      	ldr	r1, [pc, #64]	@ (8000694 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000652:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <HAL_UARTEx_RxEventCallback+0x60>)
 8000654:	0018      	movs	r0, r3
 8000656:	f003 fb51 	bl	8003cfc <HAL_UARTEx_ReceiveToIdle_DMA>
    else if(huart == &huart3) {
        uart3_rx_flag = 1;
        uart3_rx_len = Size;
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUFF_SIZE);
    }
}
 800065a:	e011      	b.n	8000680 <HAL_UARTEx_RxEventCallback+0x58>
    else if(huart == &huart3) {
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <HAL_UARTEx_RxEventCallback+0x70>)
 8000660:	429a      	cmp	r2, r3
 8000662:	d10d      	bne.n	8000680 <HAL_UARTEx_RxEventCallback+0x58>
        uart3_rx_flag = 1;
 8000664:	4b0d      	ldr	r3, [pc, #52]	@ (800069c <HAL_UARTEx_RxEventCallback+0x74>)
 8000666:	2201      	movs	r2, #1
 8000668:	701a      	strb	r2, [r3, #0]
        uart3_rx_len = Size;
 800066a:	4b0d      	ldr	r3, [pc, #52]	@ (80006a0 <HAL_UARTEx_RxEventCallback+0x78>)
 800066c:	1cba      	adds	r2, r7, #2
 800066e:	8812      	ldrh	r2, [r2, #0]
 8000670:	801a      	strh	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUFF_SIZE);
 8000672:	2380      	movs	r3, #128	@ 0x80
 8000674:	00da      	lsls	r2, r3, #3
 8000676:	490b      	ldr	r1, [pc, #44]	@ (80006a4 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000678:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <HAL_UARTEx_RxEventCallback+0x70>)
 800067a:	0018      	movs	r0, r3
 800067c:	f003 fb3e 	bl	8003cfc <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000680:	46c0      	nop			@ (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	b002      	add	sp, #8
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000844 	.word	0x20000844
 800068c:	2000042c 	.word	0x2000042c
 8000690:	2000042e 	.word	0x2000042e
 8000694:	20000430 	.word	0x20000430
 8000698:	200008d8 	.word	0x200008d8
 800069c:	20000028 	.word	0x20000028
 80006a0:	2000002a 	.word	0x2000002a
 80006a4:	2000002c 	.word	0x2000002c

080006a8 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
    if (huart == &huart1)
 80006b0:	687a      	ldr	r2, [r7, #4]
 80006b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000728 <HAL_UART_ErrorCallback+0x80>)
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d117      	bne.n	80006e8 <HAL_UART_ErrorCallback+0x40>
    {
        //清除所有错误标志（防止因噪声、溢出等引发问题）
        __HAL_UART_CLEAR_PEFLAG(&huart1);
 80006b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <HAL_UART_ErrorCallback+0x80>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2201      	movs	r2, #1
 80006be:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FEFLAG(&huart1);
 80006c0:	4b19      	ldr	r3, [pc, #100]	@ (8000728 <HAL_UART_ErrorCallback+0x80>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2202      	movs	r2, #2
 80006c6:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_NEFLAG(&huart1);
 80006c8:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <HAL_UART_ErrorCallback+0x80>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2204      	movs	r2, #4
 80006ce:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_OREFLAG(&huart1);
 80006d0:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <HAL_UART_ErrorCallback+0x80>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2208      	movs	r2, #8
 80006d6:	621a      	str	r2, [r3, #32]

        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart1_rx_buf, UART1_RX_BUFF_SIZE);
 80006d8:	2380      	movs	r3, #128	@ 0x80
 80006da:	00da      	lsls	r2, r3, #3
 80006dc:	4913      	ldr	r1, [pc, #76]	@ (800072c <HAL_UART_ErrorCallback+0x84>)
 80006de:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <HAL_UART_ErrorCallback+0x80>)
 80006e0:	0018      	movs	r0, r3
 80006e2:	f003 fb0b 	bl	8003cfc <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_UART_CLEAR_NEFLAG(&huart3);
        __HAL_UART_CLEAR_OREFLAG(&huart3);

        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUFF_SIZE);
    }
}
 80006e6:	e01a      	b.n	800071e <HAL_UART_ErrorCallback+0x76>
    else if (huart == &huart3)
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <HAL_UART_ErrorCallback+0x88>)
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d116      	bne.n	800071e <HAL_UART_ErrorCallback+0x76>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <HAL_UART_ErrorCallback+0x88>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2201      	movs	r2, #1
 80006f6:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FEFLAG(&huart3);
 80006f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000730 <HAL_UART_ErrorCallback+0x88>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2202      	movs	r2, #2
 80006fe:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_NEFLAG(&huart3);
 8000700:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <HAL_UART_ErrorCallback+0x88>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2204      	movs	r2, #4
 8000706:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000708:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <HAL_UART_ErrorCallback+0x88>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2208      	movs	r2, #8
 800070e:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUFF_SIZE);
 8000710:	2380      	movs	r3, #128	@ 0x80
 8000712:	00da      	lsls	r2, r3, #3
 8000714:	4907      	ldr	r1, [pc, #28]	@ (8000734 <HAL_UART_ErrorCallback+0x8c>)
 8000716:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <HAL_UART_ErrorCallback+0x88>)
 8000718:	0018      	movs	r0, r3
 800071a:	f003 faef 	bl	8003cfc <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b002      	add	sp, #8
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	20000844 	.word	0x20000844
 800072c:	20000430 	.word	0x20000430
 8000730:	200008d8 	.word	0x200008d8
 8000734:	2000002c 	.word	0x2000002c

08000738 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800073e:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <MX_DMA_Init+0x28>)
 8000740:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000742:	4b07      	ldr	r3, [pc, #28]	@ (8000760 <MX_DMA_Init+0x28>)
 8000744:	2101      	movs	r1, #1
 8000746:	430a      	orrs	r2, r1
 8000748:	639a      	str	r2, [r3, #56]	@ 0x38
 800074a:	4b05      	ldr	r3, [pc, #20]	@ (8000760 <MX_DMA_Init+0x28>)
 800074c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800074e:	2201      	movs	r2, #1
 8000750:	4013      	ands	r3, r2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b002      	add	sp, #8
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	40021000 	.word	0x40021000

08000764 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b08b      	sub	sp, #44	@ 0x2c
 8000768:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	2414      	movs	r4, #20
 800076c:	193b      	adds	r3, r7, r4
 800076e:	0018      	movs	r0, r3
 8000770:	2314      	movs	r3, #20
 8000772:	001a      	movs	r2, r3
 8000774:	2100      	movs	r1, #0
 8000776:	f003 fb95 	bl	8003ea4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800077a:	4b33      	ldr	r3, [pc, #204]	@ (8000848 <MX_GPIO_Init+0xe4>)
 800077c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800077e:	4b32      	ldr	r3, [pc, #200]	@ (8000848 <MX_GPIO_Init+0xe4>)
 8000780:	2120      	movs	r1, #32
 8000782:	430a      	orrs	r2, r1
 8000784:	635a      	str	r2, [r3, #52]	@ 0x34
 8000786:	4b30      	ldr	r3, [pc, #192]	@ (8000848 <MX_GPIO_Init+0xe4>)
 8000788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800078a:	2220      	movs	r2, #32
 800078c:	4013      	ands	r3, r2
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b2d      	ldr	r3, [pc, #180]	@ (8000848 <MX_GPIO_Init+0xe4>)
 8000794:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000796:	4b2c      	ldr	r3, [pc, #176]	@ (8000848 <MX_GPIO_Init+0xe4>)
 8000798:	2101      	movs	r1, #1
 800079a:	430a      	orrs	r2, r1
 800079c:	635a      	str	r2, [r3, #52]	@ 0x34
 800079e:	4b2a      	ldr	r3, [pc, #168]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007a2:	2201      	movs	r2, #1
 80007a4:	4013      	ands	r3, r2
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007ae:	4b26      	ldr	r3, [pc, #152]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007b0:	2102      	movs	r1, #2
 80007b2:	430a      	orrs	r2, r1
 80007b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80007b6:	4b24      	ldr	r3, [pc, #144]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ba:	2202      	movs	r2, #2
 80007bc:	4013      	ands	r3, r2
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	4b21      	ldr	r3, [pc, #132]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007c6:	4b20      	ldr	r3, [pc, #128]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007c8:	2104      	movs	r1, #4
 80007ca:	430a      	orrs	r2, r1
 80007cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000848 <MX_GPIO_Init+0xe4>)
 80007d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007d2:	2204      	movs	r2, #4
 80007d4:	4013      	ands	r3, r2
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ML307_PWR_Pin|ML307_RST_Pin|LED_Pin, GPIO_PIN_RESET);
 80007da:	23e0      	movs	r3, #224	@ 0xe0
 80007dc:	021b      	lsls	r3, r3, #8
 80007de:	481b      	ldr	r0, [pc, #108]	@ (800084c <MX_GPIO_Init+0xe8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	0019      	movs	r1, r3
 80007e4:	f001 f8ac 	bl	8001940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SDA_Pin|SCL_Pin, GPIO_PIN_RESET);
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <MX_GPIO_Init+0xec>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	21c0      	movs	r1, #192	@ 0xc0
 80007ee:	0018      	movs	r0, r3
 80007f0:	f001 f8a6 	bl	8001940 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ML307_PWR_Pin ML307_RST_Pin LED_Pin */
  GPIO_InitStruct.Pin = ML307_PWR_Pin|ML307_RST_Pin|LED_Pin;
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	22e0      	movs	r2, #224	@ 0xe0
 80007f8:	0212      	lsls	r2, r2, #8
 80007fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	193b      	adds	r3, r7, r4
 80007fe:	2201      	movs	r2, #1
 8000800:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	193b      	adds	r3, r7, r4
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	193b      	adds	r3, r7, r4
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800080e:	193b      	adds	r3, r7, r4
 8000810:	4a0e      	ldr	r2, [pc, #56]	@ (800084c <MX_GPIO_Init+0xe8>)
 8000812:	0019      	movs	r1, r3
 8000814:	0010      	movs	r0, r2
 8000816:	f000 ff2f 	bl	8001678 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDA_Pin SCL_Pin */
  GPIO_InitStruct.Pin = SDA_Pin|SCL_Pin;
 800081a:	0021      	movs	r1, r4
 800081c:	187b      	adds	r3, r7, r1
 800081e:	22c0      	movs	r2, #192	@ 0xc0
 8000820:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2201      	movs	r2, #1
 8000826:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2200      	movs	r2, #0
 8000832:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000834:	187b      	adds	r3, r7, r1
 8000836:	4a06      	ldr	r2, [pc, #24]	@ (8000850 <MX_GPIO_Init+0xec>)
 8000838:	0019      	movs	r1, r3
 800083a:	0010      	movs	r0, r2
 800083c:	f000 ff1c 	bl	8001678 <HAL_GPIO_Init>

}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b00b      	add	sp, #44	@ 0x2c
 8000846:	bd90      	pop	{r4, r7, pc}
 8000848:	40021000 	.word	0x40021000
 800084c:	50000400 	.word	0x50000400
 8000850:	50000800 	.word	0x50000800

08000854 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000858:	4b0b      	ldr	r3, [pc, #44]	@ (8000888 <MX_IWDG_Init+0x34>)
 800085a:	4a0c      	ldr	r2, [pc, #48]	@ (800088c <MX_IWDG_Init+0x38>)
 800085c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 800085e:	4b0a      	ldr	r3, [pc, #40]	@ (8000888 <MX_IWDG_Init+0x34>)
 8000860:	2205      	movs	r2, #5
 8000862:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 2500;
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <MX_IWDG_Init+0x34>)
 8000866:	4a0a      	ldr	r2, [pc, #40]	@ (8000890 <MX_IWDG_Init+0x3c>)
 8000868:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2500;
 800086a:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <MX_IWDG_Init+0x34>)
 800086c:	4a08      	ldr	r2, [pc, #32]	@ (8000890 <MX_IWDG_Init+0x3c>)
 800086e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <MX_IWDG_Init+0x34>)
 8000872:	0018      	movs	r0, r3
 8000874:	f001 f89c 	bl	80019b0 <HAL_IWDG_Init>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 800087c:	f000 f878 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000880:	46c0      	nop			@ (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	20000834 	.word	0x20000834
 800088c:	40003000 	.word	0x40003000
 8000890:	000009c4 	.word	0x000009c4

08000894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000898:	f000 fafa 	bl	8000e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089c:	f000 f811 	bl	80008c2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a0:	f7ff ff60 	bl	8000764 <MX_GPIO_Init>
  MX_DMA_Init();
 80008a4:	f7ff ff48 	bl	8000738 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80008a8:	f000 f8ca 	bl	8000a40 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80008ac:	f000 f916 	bl	8000adc <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 80008b0:	f000 f948 	bl	8000b44 <MX_USART4_UART_Init>
  MX_IWDG_Init();
 80008b4:	f7ff ffce 	bl	8000854 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 80008b8:	f7ff fe22 	bl	8000500 <app_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    app_task();
 80008bc:	f7ff fe4a 	bl	8000554 <app_task>
 80008c0:	e7fc      	b.n	80008bc <main+0x28>

080008c2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c2:	b590      	push	{r4, r7, lr}
 80008c4:	b093      	sub	sp, #76	@ 0x4c
 80008c6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c8:	2414      	movs	r4, #20
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	0018      	movs	r0, r3
 80008ce:	2334      	movs	r3, #52	@ 0x34
 80008d0:	001a      	movs	r2, r3
 80008d2:	2100      	movs	r1, #0
 80008d4:	f003 fae6 	bl	8003ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	0018      	movs	r0, r3
 80008dc:	2310      	movs	r3, #16
 80008de:	001a      	movs	r2, r3
 80008e0:	2100      	movs	r1, #0
 80008e2:	f003 fadf 	bl	8003ea4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e6:	2380      	movs	r3, #128	@ 0x80
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	0018      	movs	r0, r3
 80008ec:	f001 f8c2 	bl	8001a74 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	2209      	movs	r2, #9
 80008f4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	2280      	movs	r2, #128	@ 0x80
 80008fa:	0252      	lsls	r2, r2, #9
 80008fc:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008fe:	0021      	movs	r1, r4
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2201      	movs	r2, #1
 8000904:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000906:	187b      	adds	r3, r7, r1
 8000908:	2202      	movs	r2, #2
 800090a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800090c:	187b      	adds	r3, r7, r1
 800090e:	2203      	movs	r2, #3
 8000910:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000912:	187b      	adds	r3, r7, r1
 8000914:	2200      	movs	r2, #0
 8000916:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2210      	movs	r2, #16
 800091c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800091e:	187b      	adds	r3, r7, r1
 8000920:	2280      	movs	r2, #128	@ 0x80
 8000922:	0292      	lsls	r2, r2, #10
 8000924:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000926:	187b      	adds	r3, r7, r1
 8000928:	2280      	movs	r2, #128	@ 0x80
 800092a:	0592      	lsls	r2, r2, #22
 800092c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092e:	187b      	adds	r3, r7, r1
 8000930:	0018      	movs	r0, r3
 8000932:	f001 f8eb 	bl	8001b0c <HAL_RCC_OscConfig>
 8000936:	1e03      	subs	r3, r0, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800093a:	f000 f819 	bl	8000970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2207      	movs	r2, #7
 8000942:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000944:	1d3b      	adds	r3, r7, #4
 8000946:	2202      	movs	r2, #2
 8000948:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094a:	1d3b      	adds	r3, r7, #4
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	2102      	movs	r1, #2
 800095a:	0018      	movs	r0, r3
 800095c:	f001 fbe6 	bl	800212c <HAL_RCC_ClockConfig>
 8000960:	1e03      	subs	r3, r0, #0
 8000962:	d001      	beq.n	8000968 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000964:	f000 f804 	bl	8000970 <Error_Handler>
  }
}
 8000968:	46c0      	nop			@ (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	b013      	add	sp, #76	@ 0x4c
 800096e:	bd90      	pop	{r4, r7, pc}

08000970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000974:	b672      	cpsid	i
}
 8000976:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000978:	46c0      	nop			@ (mov r8, r8)
 800097a:	e7fd      	b.n	8000978 <Error_Handler+0x8>

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000982:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <HAL_MspInit+0x44>)
 8000984:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000986:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <HAL_MspInit+0x44>)
 8000988:	2101      	movs	r1, #1
 800098a:	430a      	orrs	r2, r1
 800098c:	641a      	str	r2, [r3, #64]	@ 0x40
 800098e:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <HAL_MspInit+0x44>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	2201      	movs	r2, #1
 8000994:	4013      	ands	r3, r2
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099a:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <HAL_MspInit+0x44>)
 800099c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800099e:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <HAL_MspInit+0x44>)
 80009a0:	2180      	movs	r1, #128	@ 0x80
 80009a2:	0549      	lsls	r1, r1, #21
 80009a4:	430a      	orrs	r2, r1
 80009a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <HAL_MspInit+0x44>)
 80009aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009ac:	2380      	movs	r3, #128	@ 0x80
 80009ae:	055b      	lsls	r3, r3, #21
 80009b0:	4013      	ands	r3, r2
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b002      	add	sp, #8
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	40021000 	.word	0x40021000

080009c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009c8:	46c0      	nop			@ (mov r8, r8)
 80009ca:	e7fd      	b.n	80009c8 <NMI_Handler+0x4>

080009cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	e7fd      	b.n	80009d0 <HardFault_Handler+0x4>

080009d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009d8:	46c0      	nop			@ (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ec:	f000 faba 	bl	8000f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f0:	46c0      	nop			@ (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80009fc:	4b03      	ldr	r3, [pc, #12]	@ (8000a0c <USART1_IRQHandler+0x14>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f001 ff6c 	bl	80028dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	20000844 	.word	0x20000844

08000a10 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000a14:	4b05      	ldr	r3, [pc, #20]	@ (8000a2c <USART3_4_IRQHandler+0x1c>)
 8000a16:	0018      	movs	r0, r3
 8000a18:	f001 ff60 	bl	80028dc <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart4);
 8000a1c:	4b04      	ldr	r3, [pc, #16]	@ (8000a30 <USART3_4_IRQHandler+0x20>)
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f001 ff5c 	bl	80028dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8000a24:	46c0      	nop			@ (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	200008d8 	.word	0x200008d8
 8000a30:	2000096c 	.word	0x2000096c

08000a34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a38:	46c0      	nop			@ (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a44:	4b23      	ldr	r3, [pc, #140]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a46:	4a24      	ldr	r2, [pc, #144]	@ (8000ad8 <MX_USART1_UART_Init+0x98>)
 8000a48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a4a:	4b22      	ldr	r3, [pc, #136]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a4c:	22e1      	movs	r2, #225	@ 0xe1
 8000a4e:	0252      	lsls	r2, r2, #9
 8000a50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a52:	4b20      	ldr	r3, [pc, #128]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a58:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a64:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a66:	220c      	movs	r2, #12
 8000a68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a70:	4b18      	ldr	r3, [pc, #96]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a76:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a7c:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a82:	4b14      	ldr	r3, [pc, #80]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f001 fe2c 	bl	80026e8 <HAL_UART_Init>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d001      	beq.n	8000a98 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a94:	f7ff ff6c 	bl	8000970 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a98:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f003 f8ab 	bl	8003bf8 <HAL_UARTEx_SetTxFifoThreshold>
 8000aa2:	1e03      	subs	r3, r0, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000aa6:	f7ff ff63 	bl	8000970 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000aac:	2100      	movs	r1, #0
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f003 f8e2 	bl	8003c78 <HAL_UARTEx_SetRxFifoThreshold>
 8000ab4:	1e03      	subs	r3, r0, #0
 8000ab6:	d001      	beq.n	8000abc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ab8:	f7ff ff5a 	bl	8000970 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <MX_USART1_UART_Init+0x94>)
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f003 f860 	bl	8003b84 <HAL_UARTEx_DisableFifoMode>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000ac8:	f7ff ff52 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
 8000ad4:	20000844 	.word	0x20000844
 8000ad8:	40013800 	.word	0x40013800

08000adc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000ae2:	4a17      	ldr	r2, [pc, #92]	@ (8000b40 <MX_USART3_UART_Init+0x64>)
 8000ae4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000ae8:	22e1      	movs	r2, #225	@ 0xe1
 8000aea:	0252      	lsls	r2, r2, #9
 8000aec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000af4:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000afa:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b00:	4b0e      	ldr	r3, [pc, #56]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b02:	220c      	movs	r2, #12
 8000b04:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b06:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b12:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b18:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b1e:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b24:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <MX_USART3_UART_Init+0x60>)
 8000b26:	0018      	movs	r0, r3
 8000b28:	f001 fdde 	bl	80026e8 <HAL_UART_Init>
 8000b2c:	1e03      	subs	r3, r0, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b30:	f7ff ff1e 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b34:	46c0      	nop			@ (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	200008d8 	.word	0x200008d8
 8000b40:	40004800 	.word	0x40004800

08000b44 <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000b48:	4b16      	ldr	r3, [pc, #88]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b4a:	4a17      	ldr	r2, [pc, #92]	@ (8000ba8 <MX_USART4_UART_Init+0x64>)
 8000b4c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b50:	22e1      	movs	r2, #225	@ 0xe1
 8000b52:	0252      	lsls	r2, r2, #9
 8000b54:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b56:	4b13      	ldr	r3, [pc, #76]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b62:	4b10      	ldr	r3, [pc, #64]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b80:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b86:	4b07      	ldr	r3, [pc, #28]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ba4 <MX_USART4_UART_Init+0x60>)
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f001 fdaa 	bl	80026e8 <HAL_UART_Init>
 8000b94:	1e03      	subs	r3, r0, #0
 8000b96:	d001      	beq.n	8000b9c <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8000b98:	f7ff feea 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000b9c:	46c0      	nop			@ (mov r8, r8)
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	2000096c 	.word	0x2000096c
 8000ba8:	40004c00 	.word	0x40004c00

08000bac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b095      	sub	sp, #84	@ 0x54
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	233c      	movs	r3, #60	@ 0x3c
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	0018      	movs	r0, r3
 8000bba:	2314      	movs	r3, #20
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	f003 f970 	bl	8003ea4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc4:	2420      	movs	r4, #32
 8000bc6:	193b      	adds	r3, r7, r4
 8000bc8:	0018      	movs	r0, r3
 8000bca:	231c      	movs	r3, #28
 8000bcc:	001a      	movs	r2, r3
 8000bce:	2100      	movs	r1, #0
 8000bd0:	f003 f968 	bl	8003ea4 <memset>
  if(uartHandle->Instance==USART1)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a8f      	ldr	r2, [pc, #572]	@ (8000e18 <HAL_UART_MspInit+0x26c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d170      	bne.n	8000cc0 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bde:	193b      	adds	r3, r7, r4
 8000be0:	2201      	movs	r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000be4:	193b      	adds	r3, r7, r4
 8000be6:	2200      	movs	r2, #0
 8000be8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	0018      	movs	r0, r3
 8000bee:	f001 fc47 	bl	8002480 <HAL_RCCEx_PeriphCLKConfig>
 8000bf2:	1e03      	subs	r3, r0, #0
 8000bf4:	d001      	beq.n	8000bfa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000bf6:	f7ff febb 	bl	8000970 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bfa:	4b88      	ldr	r3, [pc, #544]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000bfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bfe:	4b87      	ldr	r3, [pc, #540]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000c00:	2180      	movs	r1, #128	@ 0x80
 8000c02:	01c9      	lsls	r1, r1, #7
 8000c04:	430a      	orrs	r2, r1
 8000c06:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c08:	4b84      	ldr	r3, [pc, #528]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000c0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c0c:	2380      	movs	r3, #128	@ 0x80
 8000c0e:	01db      	lsls	r3, r3, #7
 8000c10:	4013      	ands	r3, r2
 8000c12:	61fb      	str	r3, [r7, #28]
 8000c14:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b81      	ldr	r3, [pc, #516]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c1a:	4b80      	ldr	r3, [pc, #512]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000c1c:	2102      	movs	r1, #2
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c22:	4b7e      	ldr	r3, [pc, #504]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c26:	2202      	movs	r2, #2
 8000c28:	4013      	ands	r3, r2
 8000c2a:	61bb      	str	r3, [r7, #24]
 8000c2c:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c2e:	213c      	movs	r1, #60	@ 0x3c
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	22c0      	movs	r2, #192	@ 0xc0
 8000c34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	2202      	movs	r2, #2
 8000c3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2200      	movs	r2, #0
 8000c46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	4a73      	ldr	r2, [pc, #460]	@ (8000e20 <HAL_UART_MspInit+0x274>)
 8000c52:	0019      	movs	r1, r3
 8000c54:	0010      	movs	r0, r2
 8000c56:	f000 fd0f 	bl	8001678 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8000c5a:	4b72      	ldr	r3, [pc, #456]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c5c:	4a72      	ldr	r2, [pc, #456]	@ (8000e28 <HAL_UART_MspInit+0x27c>)
 8000c5e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000c60:	4b70      	ldr	r3, [pc, #448]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c62:	2232      	movs	r2, #50	@ 0x32
 8000c64:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c66:	4b6f      	ldr	r3, [pc, #444]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c6c:	4b6d      	ldr	r3, [pc, #436]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c72:	4b6c      	ldr	r3, [pc, #432]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c74:	2280      	movs	r2, #128	@ 0x80
 8000c76:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c78:	4b6a      	ldr	r3, [pc, #424]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c7e:	4b69      	ldr	r3, [pc, #420]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000c84:	4b67      	ldr	r3, [pc, #412]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c8a:	4b66      	ldr	r3, [pc, #408]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000c90:	4b64      	ldr	r3, [pc, #400]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000c92:	0018      	movs	r0, r3
 8000c94:	f000 fa84 	bl	80011a0 <HAL_DMA_Init>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8000c9c:	f7ff fe68 	bl	8000970 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2180      	movs	r1, #128	@ 0x80
 8000ca4:	4a5f      	ldr	r2, [pc, #380]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000ca6:	505a      	str	r2, [r3, r1]
 8000ca8:	4b5e      	ldr	r3, [pc, #376]	@ (8000e24 <HAL_UART_MspInit+0x278>)
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	201b      	movs	r0, #27
 8000cb4:	f000 fa42 	bl	800113c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cb8:	201b      	movs	r0, #27
 8000cba:	f000 fa54 	bl	8001166 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 8000cbe:	e0a6      	b.n	8000e0e <HAL_UART_MspInit+0x262>
  else if(uartHandle->Instance==USART3)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a59      	ldr	r2, [pc, #356]	@ (8000e2c <HAL_UART_MspInit+0x280>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d163      	bne.n	8000d92 <HAL_UART_MspInit+0x1e6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cca:	4b54      	ldr	r3, [pc, #336]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000ccc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cce:	4b53      	ldr	r3, [pc, #332]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000cd0:	2180      	movs	r1, #128	@ 0x80
 8000cd2:	02c9      	lsls	r1, r1, #11
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cd8:	4b50      	ldr	r3, [pc, #320]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000cda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cdc:	2380      	movs	r3, #128	@ 0x80
 8000cde:	02db      	lsls	r3, r3, #11
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	617b      	str	r3, [r7, #20]
 8000ce4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce6:	4b4d      	ldr	r3, [pc, #308]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000ce8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cea:	4b4c      	ldr	r3, [pc, #304]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000cec:	2102      	movs	r1, #2
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000cfe:	213c      	movs	r1, #60	@ 0x3c
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	22c0      	movs	r2, #192	@ 0xc0
 8000d04:	0112      	lsls	r2, r2, #4
 8000d06:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	2202      	movs	r2, #2
 8000d0c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000d1a:	187b      	adds	r3, r7, r1
 8000d1c:	2204      	movs	r2, #4
 8000d1e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_UART_MspInit+0x274>)
 8000d24:	0019      	movs	r1, r3
 8000d26:	0010      	movs	r0, r2
 8000d28:	f000 fca6 	bl	8001678 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8000d2c:	4b40      	ldr	r3, [pc, #256]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d2e:	4a41      	ldr	r2, [pc, #260]	@ (8000e34 <HAL_UART_MspInit+0x288>)
 8000d30:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8000d32:	4b3f      	ldr	r3, [pc, #252]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d34:	2236      	movs	r2, #54	@ 0x36
 8000d36:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d38:	4b3d      	ldr	r3, [pc, #244]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d3e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d44:	4b3a      	ldr	r3, [pc, #232]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d46:	2280      	movs	r2, #128	@ 0x80
 8000d48:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d4a:	4b39      	ldr	r3, [pc, #228]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d50:	4b37      	ldr	r3, [pc, #220]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000d56:	4b36      	ldr	r3, [pc, #216]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d5c:	4b34      	ldr	r3, [pc, #208]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000d62:	4b33      	ldr	r3, [pc, #204]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 fa1b 	bl	80011a0 <HAL_DMA_Init>
 8000d6a:	1e03      	subs	r3, r0, #0
 8000d6c:	d001      	beq.n	8000d72 <HAL_UART_MspInit+0x1c6>
      Error_Handler();
 8000d6e:	f7ff fdff 	bl	8000970 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2180      	movs	r1, #128	@ 0x80
 8000d76:	4a2e      	ldr	r2, [pc, #184]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d78:	505a      	str	r2, [r3, r1]
 8000d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e30 <HAL_UART_MspInit+0x284>)
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	201d      	movs	r0, #29
 8000d86:	f000 f9d9 	bl	800113c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8000d8a:	201d      	movs	r0, #29
 8000d8c:	f000 f9eb 	bl	8001166 <HAL_NVIC_EnableIRQ>
}
 8000d90:	e03d      	b.n	8000e0e <HAL_UART_MspInit+0x262>
  else if(uartHandle->Instance==USART4)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a28      	ldr	r2, [pc, #160]	@ (8000e38 <HAL_UART_MspInit+0x28c>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d138      	bne.n	8000e0e <HAL_UART_MspInit+0x262>
    __HAL_RCC_USART4_CLK_ENABLE();
 8000d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000d9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000da0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000da2:	2180      	movs	r1, #128	@ 0x80
 8000da4:	0309      	lsls	r1, r1, #12
 8000da6:	430a      	orrs	r2, r1
 8000da8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000daa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000dac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dae:	2380      	movs	r3, #128	@ 0x80
 8000db0:	031b      	lsls	r3, r3, #12
 8000db2:	4013      	ands	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db8:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000dba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dbc:	4b17      	ldr	r3, [pc, #92]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dc4:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <HAL_UART_MspInit+0x270>)
 8000dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc8:	2201      	movs	r2, #1
 8000dca:	4013      	ands	r3, r2
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000dd0:	213c      	movs	r1, #60	@ 0x3c
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	2202      	movs	r2, #2
 8000ddc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	2204      	movs	r2, #4
 8000dee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df0:	187a      	adds	r2, r7, r1
 8000df2:	23a0      	movs	r3, #160	@ 0xa0
 8000df4:	05db      	lsls	r3, r3, #23
 8000df6:	0011      	movs	r1, r2
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f000 fc3d 	bl	8001678 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2100      	movs	r1, #0
 8000e02:	201d      	movs	r0, #29
 8000e04:	f000 f99a 	bl	800113c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8000e08:	201d      	movs	r0, #29
 8000e0a:	f000 f9ac 	bl	8001166 <HAL_NVIC_EnableIRQ>
}
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b015      	add	sp, #84	@ 0x54
 8000e14:	bd90      	pop	{r4, r7, pc}
 8000e16:	46c0      	nop			@ (mov r8, r8)
 8000e18:	40013800 	.word	0x40013800
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	50000400 	.word	0x50000400
 8000e24:	20000a00 	.word	0x20000a00
 8000e28:	4002001c 	.word	0x4002001c
 8000e2c:	40004800 	.word	0x40004800
 8000e30:	20000a5c 	.word	0x20000a5c
 8000e34:	40020008 	.word	0x40020008
 8000e38:	40004c00 	.word	0x40004c00

08000e3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e3c:	480d      	ldr	r0, [pc, #52]	@ (8000e74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e3e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e40:	f7ff fdf8 	bl	8000a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e44:	480c      	ldr	r0, [pc, #48]	@ (8000e78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e46:	490d      	ldr	r1, [pc, #52]	@ (8000e7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e48:	4a0d      	ldr	r2, [pc, #52]	@ (8000e80 <LoopForever+0xe>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e4c:	e002      	b.n	8000e54 <LoopCopyDataInit>

08000e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e52:	3304      	adds	r3, #4

08000e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e58:	d3f9      	bcc.n	8000e4e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e88 <LoopForever+0x16>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e60:	e001      	b.n	8000e66 <LoopFillZerobss>

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e64:	3204      	adds	r2, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e6a:	f003 f855 	bl	8003f18 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e6e:	f7ff fd11 	bl	8000894 <main>

08000e72 <LoopForever>:

LoopForever:
  b LoopForever
 8000e72:	e7fe      	b.n	8000e72 <LoopForever>
  ldr   r0, =_estack
 8000e74:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e80:	08004030 	.word	0x08004030
  ldr r2, =_sbss
 8000e84:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e88:	20000abc 	.word	0x20000abc

08000e8c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC1_IRQHandler>
	...

08000e90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e96:	1dfb      	adds	r3, r7, #7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <HAL_Init+0x3c>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <HAL_Init+0x3c>)
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	0049      	lsls	r1, r1, #1
 8000ea6:	430a      	orrs	r2, r1
 8000ea8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eaa:	2003      	movs	r0, #3
 8000eac:	f000 f810 	bl	8000ed0 <HAL_InitTick>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d003      	beq.n	8000ebc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
 8000eba:	e001      	b.n	8000ec0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ebc:	f7ff fd5e 	bl	800097c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ec0:	1dfb      	adds	r3, r7, #7
 8000ec2:	781b      	ldrb	r3, [r3, #0]
}
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b002      	add	sp, #8
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40022000 	.word	0x40022000

08000ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ed8:	230f      	movs	r3, #15
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f58 <HAL_InitTick+0x88>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d02b      	beq.n	8000f40 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <HAL_InitTick+0x8c>)
 8000eea:	681c      	ldr	r4, [r3, #0]
 8000eec:	4b1a      	ldr	r3, [pc, #104]	@ (8000f58 <HAL_InitTick+0x88>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	0019      	movs	r1, r3
 8000ef2:	23fa      	movs	r3, #250	@ 0xfa
 8000ef4:	0098      	lsls	r0, r3, #2
 8000ef6:	f7ff f90b 	bl	8000110 <__udivsi3>
 8000efa:	0003      	movs	r3, r0
 8000efc:	0019      	movs	r1, r3
 8000efe:	0020      	movs	r0, r4
 8000f00:	f7ff f906 	bl	8000110 <__udivsi3>
 8000f04:	0003      	movs	r3, r0
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 f93d 	bl	8001186 <HAL_SYSTICK_Config>
 8000f0c:	1e03      	subs	r3, r0, #0
 8000f0e:	d112      	bne.n	8000f36 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b03      	cmp	r3, #3
 8000f14:	d80a      	bhi.n	8000f2c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	2301      	movs	r3, #1
 8000f1a:	425b      	negs	r3, r3
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 f90c 	bl	800113c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f24:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <HAL_InitTick+0x90>)
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	e00d      	b.n	8000f48 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f2c:	230f      	movs	r3, #15
 8000f2e:	18fb      	adds	r3, r7, r3
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	e008      	b.n	8000f48 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f36:	230f      	movs	r3, #15
 8000f38:	18fb      	adds	r3, r7, r3
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
 8000f3e:	e003      	b.n	8000f48 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f40:	230f      	movs	r3, #15
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	2201      	movs	r2, #1
 8000f46:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f48:	230f      	movs	r3, #15
 8000f4a:	18fb      	adds	r3, r7, r3
 8000f4c:	781b      	ldrb	r3, [r3, #0]
}
 8000f4e:	0018      	movs	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b005      	add	sp, #20
 8000f54:	bd90      	pop	{r4, r7, pc}
 8000f56:	46c0      	nop			@ (mov r8, r8)
 8000f58:	20000008 	.word	0x20000008
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20000004 	.word	0x20000004

08000f64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_IncTick+0x1c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	18d2      	adds	r2, r2, r3
 8000f74:	4b03      	ldr	r3, [pc, #12]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f76:	601a      	str	r2, [r3, #0]
}
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	20000008 	.word	0x20000008
 8000f84:	20000ab8 	.word	0x20000ab8

08000f88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f8c:	4b02      	ldr	r3, [pc, #8]	@ (8000f98 <HAL_GetTick+0x10>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
}
 8000f90:	0018      	movs	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			@ (mov r8, r8)
 8000f98:	20000ab8 	.word	0x20000ab8

08000f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff fff0 	bl	8000f88 <HAL_GetTick>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	d005      	beq.n	8000fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <HAL_Delay+0x44>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	001a      	movs	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	189b      	adds	r3, r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	f7ff ffe0 	bl	8000f88 <HAL_GetTick>
 8000fc8:	0002      	movs	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d8f7      	bhi.n	8000fc4 <HAL_Delay+0x28>
  {
  }
}
 8000fd4:	46c0      	nop			@ (mov r8, r8)
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b004      	add	sp, #16
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	20000008 	.word	0x20000008

08000fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	0002      	movs	r2, r0
 8000fec:	1dfb      	adds	r3, r7, #7
 8000fee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ff0:	1dfb      	adds	r3, r7, #7
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ff6:	d809      	bhi.n	800100c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff8:	1dfb      	adds	r3, r7, #7
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	231f      	movs	r3, #31
 8001000:	401a      	ands	r2, r3
 8001002:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <__NVIC_EnableIRQ+0x30>)
 8001004:	2101      	movs	r1, #1
 8001006:	4091      	lsls	r1, r2
 8001008:	000a      	movs	r2, r1
 800100a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800100c:	46c0      	nop			@ (mov r8, r8)
 800100e:	46bd      	mov	sp, r7
 8001010:	b002      	add	sp, #8
 8001012:	bd80      	pop	{r7, pc}
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	0002      	movs	r2, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b7f      	cmp	r3, #127	@ 0x7f
 800102c:	d828      	bhi.n	8001080 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800102e:	4a2f      	ldr	r2, [pc, #188]	@ (80010ec <__NVIC_SetPriority+0xd4>)
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b25b      	sxtb	r3, r3
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	33c0      	adds	r3, #192	@ 0xc0
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	589b      	ldr	r3, [r3, r2]
 800103e:	1dfa      	adds	r2, r7, #7
 8001040:	7812      	ldrb	r2, [r2, #0]
 8001042:	0011      	movs	r1, r2
 8001044:	2203      	movs	r2, #3
 8001046:	400a      	ands	r2, r1
 8001048:	00d2      	lsls	r2, r2, #3
 800104a:	21ff      	movs	r1, #255	@ 0xff
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	43d2      	mvns	r2, r2
 8001052:	401a      	ands	r2, r3
 8001054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	019b      	lsls	r3, r3, #6
 800105a:	22ff      	movs	r2, #255	@ 0xff
 800105c:	401a      	ands	r2, r3
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	2303      	movs	r3, #3
 8001066:	4003      	ands	r3, r0
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800106c:	481f      	ldr	r0, [pc, #124]	@ (80010ec <__NVIC_SetPriority+0xd4>)
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	b25b      	sxtb	r3, r3
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	430a      	orrs	r2, r1
 8001078:	33c0      	adds	r3, #192	@ 0xc0
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800107e:	e031      	b.n	80010e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001080:	4a1b      	ldr	r2, [pc, #108]	@ (80010f0 <__NVIC_SetPriority+0xd8>)
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	0019      	movs	r1, r3
 8001088:	230f      	movs	r3, #15
 800108a:	400b      	ands	r3, r1
 800108c:	3b08      	subs	r3, #8
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3306      	adds	r3, #6
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	18d3      	adds	r3, r2, r3
 8001096:	3304      	adds	r3, #4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	1dfa      	adds	r2, r7, #7
 800109c:	7812      	ldrb	r2, [r2, #0]
 800109e:	0011      	movs	r1, r2
 80010a0:	2203      	movs	r2, #3
 80010a2:	400a      	ands	r2, r1
 80010a4:	00d2      	lsls	r2, r2, #3
 80010a6:	21ff      	movs	r1, #255	@ 0xff
 80010a8:	4091      	lsls	r1, r2
 80010aa:	000a      	movs	r2, r1
 80010ac:	43d2      	mvns	r2, r2
 80010ae:	401a      	ands	r2, r3
 80010b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	019b      	lsls	r3, r3, #6
 80010b6:	22ff      	movs	r2, #255	@ 0xff
 80010b8:	401a      	ands	r2, r3
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	0018      	movs	r0, r3
 80010c0:	2303      	movs	r3, #3
 80010c2:	4003      	ands	r3, r0
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010c8:	4809      	ldr	r0, [pc, #36]	@ (80010f0 <__NVIC_SetPriority+0xd8>)
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	001c      	movs	r4, r3
 80010d0:	230f      	movs	r3, #15
 80010d2:	4023      	ands	r3, r4
 80010d4:	3b08      	subs	r3, #8
 80010d6:	089b      	lsrs	r3, r3, #2
 80010d8:	430a      	orrs	r2, r1
 80010da:	3306      	adds	r3, #6
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	18c3      	adds	r3, r0, r3
 80010e0:	3304      	adds	r3, #4
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	46c0      	nop			@ (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b003      	add	sp, #12
 80010ea:	bd90      	pop	{r4, r7, pc}
 80010ec:	e000e100 	.word	0xe000e100
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	1e5a      	subs	r2, r3, #1
 8001100:	2380      	movs	r3, #128	@ 0x80
 8001102:	045b      	lsls	r3, r3, #17
 8001104:	429a      	cmp	r2, r3
 8001106:	d301      	bcc.n	800110c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001108:	2301      	movs	r3, #1
 800110a:	e010      	b.n	800112e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <SysTick_Config+0x44>)
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	3a01      	subs	r2, #1
 8001112:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001114:	2301      	movs	r3, #1
 8001116:	425b      	negs	r3, r3
 8001118:	2103      	movs	r1, #3
 800111a:	0018      	movs	r0, r3
 800111c:	f7ff ff7c 	bl	8001018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <SysTick_Config+0x44>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <SysTick_Config+0x44>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	210f      	movs	r1, #15
 8001148:	187b      	adds	r3, r7, r1
 800114a:	1c02      	adds	r2, r0, #0
 800114c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	187b      	adds	r3, r7, r1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	0011      	movs	r1, r2
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff ff5d 	bl	8001018 <__NVIC_SetPriority>
}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b004      	add	sp, #16
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	0002      	movs	r2, r0
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	b25b      	sxtb	r3, r3
 8001178:	0018      	movs	r0, r3
 800117a:	f7ff ff33 	bl	8000fe4 <__NVIC_EnableIRQ>
}
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	b002      	add	sp, #8
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	0018      	movs	r0, r3
 8001192:	f7ff ffaf 	bl	80010f4 <SysTick_Config>
 8001196:	0003      	movs	r3, r0
}
 8001198:	0018      	movs	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}

080011a0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e077      	b.n	80012a2 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a3d      	ldr	r2, [pc, #244]	@ (80012ac <HAL_DMA_Init+0x10c>)
 80011b8:	4694      	mov	ip, r2
 80011ba:	4463      	add	r3, ip
 80011bc:	2114      	movs	r1, #20
 80011be:	0018      	movs	r0, r3
 80011c0:	f7fe ffa6 	bl	8000110 <__udivsi3>
 80011c4:	0003      	movs	r3, r0
 80011c6:	009a      	lsls	r2, r3, #2
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2225      	movs	r2, #37	@ 0x25
 80011d0:	2102      	movs	r1, #2
 80011d2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4934      	ldr	r1, [pc, #208]	@ (80012b0 <HAL_DMA_Init+0x110>)
 80011e0:	400a      	ands	r2, r1
 80011e2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6819      	ldr	r1, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	431a      	orrs	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	431a      	orrs	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	431a      	orrs	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	431a      	orrs	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a1b      	ldr	r3, [r3, #32]
 8001210:	431a      	orrs	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	430a      	orrs	r2, r1
 8001218:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	0018      	movs	r0, r3
 800121e:	f000 f9db 	bl	80015d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	689a      	ldr	r2, [r3, #8]
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	01db      	lsls	r3, r3, #7
 800122a:	429a      	cmp	r2, r3
 800122c:	d102      	bne.n	8001234 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2200      	movs	r2, #0
 8001232:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123c:	213f      	movs	r1, #63	@ 0x3f
 800123e:	400a      	ands	r2, r1
 8001240:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800124a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d011      	beq.n	8001278 <HAL_DMA_Init+0xd8>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	2b04      	cmp	r3, #4
 800125a:	d80d      	bhi.n	8001278 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	0018      	movs	r0, r3
 8001260:	f000 f9e6 	bl	8001630 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	e008      	b.n	800128a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2225      	movs	r2, #37	@ 0x25
 8001294:	2101      	movs	r1, #1
 8001296:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2224      	movs	r2, #36	@ 0x24
 800129c:	2100      	movs	r1, #0
 800129e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	bffdfff8 	.word	0xbffdfff8
 80012b0:	ffff800f 	.word	0xffff800f

080012b4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
 80012c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012c2:	2317      	movs	r3, #23
 80012c4:	18fb      	adds	r3, r7, r3
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2224      	movs	r2, #36	@ 0x24
 80012ce:	5c9b      	ldrb	r3, [r3, r2]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d101      	bne.n	80012d8 <HAL_DMA_Start_IT+0x24>
 80012d4:	2302      	movs	r3, #2
 80012d6:	e06f      	b.n	80013b8 <HAL_DMA_Start_IT+0x104>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2224      	movs	r2, #36	@ 0x24
 80012dc:	2101      	movs	r1, #1
 80012de:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2225      	movs	r2, #37	@ 0x25
 80012e4:	5c9b      	ldrb	r3, [r3, r2]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d157      	bne.n	800139c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2225      	movs	r2, #37	@ 0x25
 80012f0:	2102      	movs	r1, #2
 80012f2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2200      	movs	r2, #0
 80012f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2101      	movs	r1, #1
 8001306:	438a      	bics	r2, r1
 8001308:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	68b9      	ldr	r1, [r7, #8]
 8001310:	68f8      	ldr	r0, [r7, #12]
 8001312:	f000 f921 	bl	8001558 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	2b00      	cmp	r3, #0
 800131c:	d008      	beq.n	8001330 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	210e      	movs	r1, #14
 800132a:	430a      	orrs	r2, r1
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	e00f      	b.n	8001350 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2104      	movs	r1, #4
 800133c:	438a      	bics	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	210a      	movs	r1, #10
 800134c:	430a      	orrs	r2, r1
 800134e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	2380      	movs	r3, #128	@ 0x80
 8001358:	025b      	lsls	r3, r3, #9
 800135a:	4013      	ands	r3, r2
 800135c:	d008      	beq.n	8001370 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001368:	2180      	movs	r1, #128	@ 0x80
 800136a:	0049      	lsls	r1, r1, #1
 800136c:	430a      	orrs	r2, r1
 800136e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001374:	2b00      	cmp	r3, #0
 8001376:	d008      	beq.n	800138a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001382:	2180      	movs	r1, #128	@ 0x80
 8001384:	0049      	lsls	r1, r1, #1
 8001386:	430a      	orrs	r2, r1
 8001388:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2101      	movs	r1, #1
 8001396:	430a      	orrs	r2, r1
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	e00a      	b.n	80013b2 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2280      	movs	r2, #128	@ 0x80
 80013a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	2224      	movs	r2, #36	@ 0x24
 80013a6:	2100      	movs	r1, #0
 80013a8:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80013aa:	2317      	movs	r3, #23
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	2201      	movs	r2, #1
 80013b0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80013b2:	2317      	movs	r3, #23
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	781b      	ldrb	r3, [r3, #0]
}
 80013b8:	0018      	movs	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b006      	add	sp, #24
 80013be:	bd80      	pop	{r7, pc}

080013c0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e050      	b.n	8001474 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2225      	movs	r2, #37	@ 0x25
 80013d6:	5c9b      	ldrb	r3, [r3, r2]
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d008      	beq.n	80013f0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2204      	movs	r2, #4
 80013e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2224      	movs	r2, #36	@ 0x24
 80013e8:	2100      	movs	r1, #0
 80013ea:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e041      	b.n	8001474 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	210e      	movs	r1, #14
 80013fc:	438a      	bics	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140a:	491c      	ldr	r1, [pc, #112]	@ (800147c <HAL_DMA_Abort+0xbc>)
 800140c:	400a      	ands	r2, r1
 800140e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2101      	movs	r1, #1
 800141c:	438a      	bics	r2, r1
 800141e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001420:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <HAL_DMA_Abort+0xc0>)
 8001422:	6859      	ldr	r1, [r3, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	221c      	movs	r2, #28
 800142a:	4013      	ands	r3, r2
 800142c:	2201      	movs	r2, #1
 800142e:	409a      	lsls	r2, r3
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_DMA_Abort+0xc0>)
 8001432:	430a      	orrs	r2, r1
 8001434:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800143e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00c      	beq.n	8001462 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001452:	490a      	ldr	r1, [pc, #40]	@ (800147c <HAL_DMA_Abort+0xbc>)
 8001454:	400a      	ands	r2, r1
 8001456:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001460:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2225      	movs	r2, #37	@ 0x25
 8001466:	2101      	movs	r1, #1
 8001468:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2224      	movs	r2, #36	@ 0x24
 800146e:	2100      	movs	r1, #0
 8001470:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001472:	2300      	movs	r3, #0
}
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b002      	add	sp, #8
 800147a:	bd80      	pop	{r7, pc}
 800147c:	fffffeff 	.word	0xfffffeff
 8001480:	40020000 	.word	0x40020000

08001484 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800148c:	210f      	movs	r1, #15
 800148e:	187b      	adds	r3, r7, r1
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2225      	movs	r2, #37	@ 0x25
 8001498:	5c9b      	ldrb	r3, [r3, r2]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d006      	beq.n	80014ae <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2204      	movs	r2, #4
 80014a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80014a6:	187b      	adds	r3, r7, r1
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
 80014ac:	e049      	b.n	8001542 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	210e      	movs	r1, #14
 80014ba:	438a      	bics	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2101      	movs	r1, #1
 80014ca:	438a      	bics	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d8:	491d      	ldr	r1, [pc, #116]	@ (8001550 <HAL_DMA_Abort_IT+0xcc>)
 80014da:	400a      	ands	r2, r1
 80014dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80014de:	4b1d      	ldr	r3, [pc, #116]	@ (8001554 <HAL_DMA_Abort_IT+0xd0>)
 80014e0:	6859      	ldr	r1, [r3, #4]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e6:	221c      	movs	r2, #28
 80014e8:	4013      	ands	r3, r2
 80014ea:	2201      	movs	r2, #1
 80014ec:	409a      	lsls	r2, r3
 80014ee:	4b19      	ldr	r3, [pc, #100]	@ (8001554 <HAL_DMA_Abort_IT+0xd0>)
 80014f0:	430a      	orrs	r2, r1
 80014f2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80014fc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00c      	beq.n	8001520 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001510:	490f      	ldr	r1, [pc, #60]	@ (8001550 <HAL_DMA_Abort_IT+0xcc>)
 8001512:	400a      	ands	r2, r1
 8001514:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800151e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2225      	movs	r2, #37	@ 0x25
 8001524:	2101      	movs	r1, #1
 8001526:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2224      	movs	r2, #36	@ 0x24
 800152c:	2100      	movs	r1, #0
 800152e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001534:	2b00      	cmp	r3, #0
 8001536:	d004      	beq.n	8001542 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	0010      	movs	r0, r2
 8001540:	4798      	blx	r3
    }
  }
  return status;
 8001542:	230f      	movs	r3, #15
 8001544:	18fb      	adds	r3, r7, r3
 8001546:	781b      	ldrb	r3, [r3, #0]
}
 8001548:	0018      	movs	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	b004      	add	sp, #16
 800154e:	bd80      	pop	{r7, pc}
 8001550:	fffffeff 	.word	0xfffffeff
 8001554:	40020000 	.word	0x40020000

08001558 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
 8001564:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800156e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001574:	2b00      	cmp	r3, #0
 8001576:	d004      	beq.n	8001582 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800157c:	68fa      	ldr	r2, [r7, #12]
 800157e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001580:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001582:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <DMA_SetConfig+0x7c>)
 8001584:	6859      	ldr	r1, [r3, #4]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	221c      	movs	r2, #28
 800158c:	4013      	ands	r3, r2
 800158e:	2201      	movs	r2, #1
 8001590:	409a      	lsls	r2, r3
 8001592:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <DMA_SetConfig+0x7c>)
 8001594:	430a      	orrs	r2, r1
 8001596:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	2b10      	cmp	r3, #16
 80015a6:	d108      	bne.n	80015ba <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68ba      	ldr	r2, [r7, #8]
 80015b6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80015b8:	e007      	b.n	80015ca <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	60da      	str	r2, [r3, #12]
}
 80015ca:	46c0      	nop			@ (mov r8, r8)
 80015cc:	46bd      	mov	sp, r7
 80015ce:	b004      	add	sp, #16
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	40020000 	.word	0x40020000

080015d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	4a10      	ldr	r2, [pc, #64]	@ (8001628 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80015e8:	4694      	mov	ip, r2
 80015ea:	4463      	add	r3, ip
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	001a      	movs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	001a      	movs	r2, r3
 80015fa:	23ff      	movs	r3, #255	@ 0xff
 80015fc:	4013      	ands	r3, r2
 80015fe:	3b08      	subs	r3, #8
 8001600:	2114      	movs	r1, #20
 8001602:	0018      	movs	r0, r3
 8001604:	f7fe fd84 	bl	8000110 <__udivsi3>
 8001608:	0003      	movs	r3, r0
 800160a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4a07      	ldr	r2, [pc, #28]	@ (800162c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001610:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	221f      	movs	r2, #31
 8001616:	4013      	ands	r3, r2
 8001618:	2201      	movs	r2, #1
 800161a:	409a      	lsls	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001620:	46c0      	nop			@ (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bd80      	pop	{r7, pc}
 8001628:	10008200 	.word	0x10008200
 800162c:	40020880 	.word	0x40020880

08001630 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	223f      	movs	r2, #63	@ 0x3f
 800163e:	4013      	ands	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001646:	4694      	mov	ip, r2
 8001648:	4463      	add	r3, ip
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	001a      	movs	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a07      	ldr	r2, [pc, #28]	@ (8001674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001656:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	3b01      	subs	r3, #1
 800165c:	2203      	movs	r2, #3
 800165e:	4013      	ands	r3, r2
 8001660:	2201      	movs	r2, #1
 8001662:	409a      	lsls	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001668:	46c0      	nop			@ (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b004      	add	sp, #16
 800166e:	bd80      	pop	{r7, pc}
 8001670:	1000823f 	.word	0x1000823f
 8001674:	40020940 	.word	0x40020940

08001678 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001686:	e147      	b.n	8001918 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2101      	movs	r1, #1
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	4091      	lsls	r1, r2
 8001692:	000a      	movs	r2, r1
 8001694:	4013      	ands	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d100      	bne.n	80016a0 <HAL_GPIO_Init+0x28>
 800169e:	e138      	b.n	8001912 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2203      	movs	r2, #3
 80016a6:	4013      	ands	r3, r2
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d005      	beq.n	80016b8 <HAL_GPIO_Init+0x40>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	2203      	movs	r2, #3
 80016b2:	4013      	ands	r3, r2
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d130      	bne.n	800171a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	2203      	movs	r2, #3
 80016c4:	409a      	lsls	r2, r3
 80016c6:	0013      	movs	r3, r2
 80016c8:	43da      	mvns	r2, r3
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4013      	ands	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68da      	ldr	r2, [r3, #12]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	409a      	lsls	r2, r3
 80016da:	0013      	movs	r3, r2
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016ee:	2201      	movs	r2, #1
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	409a      	lsls	r2, r3
 80016f4:	0013      	movs	r3, r2
 80016f6:	43da      	mvns	r2, r3
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	4013      	ands	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	091b      	lsrs	r3, r3, #4
 8001704:	2201      	movs	r2, #1
 8001706:	401a      	ands	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	409a      	lsls	r2, r3
 800170c:	0013      	movs	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4313      	orrs	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2203      	movs	r2, #3
 8001720:	4013      	ands	r3, r2
 8001722:	2b03      	cmp	r3, #3
 8001724:	d017      	beq.n	8001756 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	2203      	movs	r2, #3
 8001732:	409a      	lsls	r2, r3
 8001734:	0013      	movs	r3, r2
 8001736:	43da      	mvns	r2, r3
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	4013      	ands	r3, r2
 800173c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4313      	orrs	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2203      	movs	r2, #3
 800175c:	4013      	ands	r3, r2
 800175e:	2b02      	cmp	r3, #2
 8001760:	d123      	bne.n	80017aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	08da      	lsrs	r2, r3, #3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	3208      	adds	r2, #8
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	58d3      	ldr	r3, [r2, r3]
 800176e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	2207      	movs	r2, #7
 8001774:	4013      	ands	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	220f      	movs	r2, #15
 800177a:	409a      	lsls	r2, r3
 800177c:	0013      	movs	r3, r2
 800177e:	43da      	mvns	r2, r3
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	691a      	ldr	r2, [r3, #16]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	2107      	movs	r1, #7
 800178e:	400b      	ands	r3, r1
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	409a      	lsls	r2, r3
 8001794:	0013      	movs	r3, r2
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	08da      	lsrs	r2, r3, #3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3208      	adds	r2, #8
 80017a4:	0092      	lsls	r2, r2, #2
 80017a6:	6939      	ldr	r1, [r7, #16]
 80017a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	2203      	movs	r2, #3
 80017b6:	409a      	lsls	r2, r3
 80017b8:	0013      	movs	r3, r2
 80017ba:	43da      	mvns	r2, r3
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4013      	ands	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2203      	movs	r2, #3
 80017c8:	401a      	ands	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	409a      	lsls	r2, r3
 80017d0:	0013      	movs	r3, r2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	23c0      	movs	r3, #192	@ 0xc0
 80017e4:	029b      	lsls	r3, r3, #10
 80017e6:	4013      	ands	r3, r2
 80017e8:	d100      	bne.n	80017ec <HAL_GPIO_Init+0x174>
 80017ea:	e092      	b.n	8001912 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80017ec:	4a50      	ldr	r2, [pc, #320]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	089b      	lsrs	r3, r3, #2
 80017f2:	3318      	adds	r3, #24
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	589b      	ldr	r3, [r3, r2]
 80017f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	2203      	movs	r2, #3
 80017fe:	4013      	ands	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	220f      	movs	r2, #15
 8001804:	409a      	lsls	r2, r3
 8001806:	0013      	movs	r3, r2
 8001808:	43da      	mvns	r2, r3
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	23a0      	movs	r3, #160	@ 0xa0
 8001814:	05db      	lsls	r3, r3, #23
 8001816:	429a      	cmp	r2, r3
 8001818:	d013      	beq.n	8001842 <HAL_GPIO_Init+0x1ca>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a45      	ldr	r2, [pc, #276]	@ (8001934 <HAL_GPIO_Init+0x2bc>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d00d      	beq.n	800183e <HAL_GPIO_Init+0x1c6>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a44      	ldr	r2, [pc, #272]	@ (8001938 <HAL_GPIO_Init+0x2c0>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d007      	beq.n	800183a <HAL_GPIO_Init+0x1c2>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a43      	ldr	r2, [pc, #268]	@ (800193c <HAL_GPIO_Init+0x2c4>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d101      	bne.n	8001836 <HAL_GPIO_Init+0x1be>
 8001832:	2303      	movs	r3, #3
 8001834:	e006      	b.n	8001844 <HAL_GPIO_Init+0x1cc>
 8001836:	2305      	movs	r3, #5
 8001838:	e004      	b.n	8001844 <HAL_GPIO_Init+0x1cc>
 800183a:	2302      	movs	r3, #2
 800183c:	e002      	b.n	8001844 <HAL_GPIO_Init+0x1cc>
 800183e:	2301      	movs	r3, #1
 8001840:	e000      	b.n	8001844 <HAL_GPIO_Init+0x1cc>
 8001842:	2300      	movs	r3, #0
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	2103      	movs	r1, #3
 8001848:	400a      	ands	r2, r1
 800184a:	00d2      	lsls	r2, r2, #3
 800184c:	4093      	lsls	r3, r2
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001854:	4936      	ldr	r1, [pc, #216]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	089b      	lsrs	r3, r3, #2
 800185a:	3318      	adds	r3, #24
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001862:	4b33      	ldr	r3, [pc, #204]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	43da      	mvns	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	4013      	ands	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	2380      	movs	r3, #128	@ 0x80
 8001878:	035b      	lsls	r3, r3, #13
 800187a:	4013      	ands	r3, r2
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001886:	4b2a      	ldr	r3, [pc, #168]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800188c:	4b28      	ldr	r3, [pc, #160]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	43da      	mvns	r2, r3
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	039b      	lsls	r3, r3, #14
 80018a4:	4013      	ands	r3, r2
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 80018b8:	2384      	movs	r3, #132	@ 0x84
 80018ba:	58d3      	ldr	r3, [r2, r3]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	43da      	mvns	r2, r3
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4013      	ands	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	2380      	movs	r3, #128	@ 0x80
 80018ce:	029b      	lsls	r3, r3, #10
 80018d0:	4013      	ands	r3, r2
 80018d2:	d003      	beq.n	80018dc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018dc:	4914      	ldr	r1, [pc, #80]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 80018de:	2284      	movs	r2, #132	@ 0x84
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80018e4:	4a12      	ldr	r2, [pc, #72]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 80018e6:	2380      	movs	r3, #128	@ 0x80
 80018e8:	58d3      	ldr	r3, [r2, r3]
 80018ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	43da      	mvns	r2, r3
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	2380      	movs	r3, #128	@ 0x80
 80018fc:	025b      	lsls	r3, r3, #9
 80018fe:	4013      	ands	r3, r2
 8001900:	d003      	beq.n	800190a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4313      	orrs	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800190a:	4909      	ldr	r1, [pc, #36]	@ (8001930 <HAL_GPIO_Init+0x2b8>)
 800190c:	2280      	movs	r2, #128	@ 0x80
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	3301      	adds	r3, #1
 8001916:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	40da      	lsrs	r2, r3
 8001920:	1e13      	subs	r3, r2, #0
 8001922:	d000      	beq.n	8001926 <HAL_GPIO_Init+0x2ae>
 8001924:	e6b0      	b.n	8001688 <HAL_GPIO_Init+0x10>
  }
}
 8001926:	46c0      	nop			@ (mov r8, r8)
 8001928:	46c0      	nop			@ (mov r8, r8)
 800192a:	46bd      	mov	sp, r7
 800192c:	b006      	add	sp, #24
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40021800 	.word	0x40021800
 8001934:	50000400 	.word	0x50000400
 8001938:	50000800 	.word	0x50000800
 800193c:	50000c00 	.word	0x50000c00

08001940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	0008      	movs	r0, r1
 800194a:	0011      	movs	r1, r2
 800194c:	1cbb      	adds	r3, r7, #2
 800194e:	1c02      	adds	r2, r0, #0
 8001950:	801a      	strh	r2, [r3, #0]
 8001952:	1c7b      	adds	r3, r7, #1
 8001954:	1c0a      	adds	r2, r1, #0
 8001956:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001958:	1c7b      	adds	r3, r7, #1
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d004      	beq.n	800196a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001960:	1cbb      	adds	r3, r7, #2
 8001962:	881a      	ldrh	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001968:	e003      	b.n	8001972 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800196a:	1cbb      	adds	r3, r7, #2
 800196c:	881a      	ldrh	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	46bd      	mov	sp, r7
 8001976:	b002      	add	sp, #8
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b084      	sub	sp, #16
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	000a      	movs	r2, r1
 8001984:	1cbb      	adds	r3, r7, #2
 8001986:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	695b      	ldr	r3, [r3, #20]
 800198c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800198e:	1cbb      	adds	r3, r7, #2
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	4013      	ands	r3, r2
 8001996:	041a      	lsls	r2, r3, #16
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	43db      	mvns	r3, r3
 800199c:	1cb9      	adds	r1, r7, #2
 800199e:	8809      	ldrh	r1, [r1, #0]
 80019a0:	400b      	ands	r3, r1
 80019a2:	431a      	orrs	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	619a      	str	r2, [r3, #24]
}
 80019a8:	46c0      	nop			@ (mov r8, r8)
 80019aa:	46bd      	mov	sp, r7
 80019ac:	b004      	add	sp, #16
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e03d      	b.n	8001a3e <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a20      	ldr	r2, [pc, #128]	@ (8001a48 <HAL_IWDG_Init+0x98>)
 80019c8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a1f      	ldr	r2, [pc, #124]	@ (8001a4c <HAL_IWDG_Init+0x9c>)
 80019d0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6852      	ldr	r2, [r2, #4]
 80019da:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	6892      	ldr	r2, [r2, #8]
 80019e4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80019e6:	f7ff facf 	bl	8000f88 <HAL_GetTick>
 80019ea:	0003      	movs	r3, r0
 80019ec:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80019ee:	e00e      	b.n	8001a0e <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80019f0:	f7ff faca 	bl	8000f88 <HAL_GetTick>
 80019f4:	0002      	movs	r2, r0
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b31      	cmp	r3, #49	@ 0x31
 80019fc:	d907      	bls.n	8001a0e <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	2207      	movs	r2, #7
 8001a06:	4013      	ands	r3, r2
 8001a08:	d001      	beq.n	8001a0e <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e017      	b.n	8001a3e <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2207      	movs	r2, #7
 8001a16:	4013      	ands	r3, r2
 8001a18:	d1ea      	bne.n	80019f0 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	691a      	ldr	r2, [r3, #16]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d005      	beq.n	8001a34 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	68d2      	ldr	r2, [r2, #12]
 8001a30:	611a      	str	r2, [r3, #16]
 8001a32:	e003      	b.n	8001a3c <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a05      	ldr	r2, [pc, #20]	@ (8001a50 <HAL_IWDG_Init+0xa0>)
 8001a3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	0018      	movs	r0, r3
 8001a40:	46bd      	mov	sp, r7
 8001a42:	b004      	add	sp, #16
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	0000cccc 	.word	0x0000cccc
 8001a4c:	00005555 	.word	0x00005555
 8001a50:	0000aaaa 	.word	0x0000aaaa

08001a54 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a03      	ldr	r2, [pc, #12]	@ (8001a70 <HAL_IWDG_Refresh+0x1c>)
 8001a62:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	0018      	movs	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b002      	add	sp, #8
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	0000aaaa 	.word	0x0000aaaa

08001a74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001a7c:	4b19      	ldr	r3, [pc, #100]	@ (8001ae4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a19      	ldr	r2, [pc, #100]	@ (8001ae8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	0019      	movs	r1, r3
 8001a86:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	2380      	movs	r3, #128	@ 0x80
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d11f      	bne.n	8001ad8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001a98:	4b14      	ldr	r3, [pc, #80]	@ (8001aec <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	0013      	movs	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	189b      	adds	r3, r3, r2
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	4912      	ldr	r1, [pc, #72]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7fe fb32 	bl	8000110 <__udivsi3>
 8001aac:	0003      	movs	r3, r0
 8001aae:	3301      	adds	r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ab2:	e008      	b.n	8001ac6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3b01      	subs	r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	e001      	b.n	8001ac6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e009      	b.n	8001ada <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ac6:	4b07      	ldr	r3, [pc, #28]	@ (8001ae4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001ac8:	695a      	ldr	r2, [r3, #20]
 8001aca:	2380      	movs	r3, #128	@ 0x80
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	401a      	ands	r2, r3
 8001ad0:	2380      	movs	r3, #128	@ 0x80
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d0ed      	beq.n	8001ab4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	0018      	movs	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b004      	add	sp, #16
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	40007000 	.word	0x40007000
 8001ae8:	fffff9ff 	.word	0xfffff9ff
 8001aec:	20000000 	.word	0x20000000
 8001af0:	000f4240 	.word	0x000f4240

08001af4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001af8:	4b03      	ldr	r3, [pc, #12]	@ (8001b08 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	23e0      	movs	r3, #224	@ 0xe0
 8001afe:	01db      	lsls	r3, r3, #7
 8001b00:	4013      	ands	r3, r2
}
 8001b02:	0018      	movs	r0, r3
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40021000 	.word	0x40021000

08001b0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e2f3      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2201      	movs	r2, #1
 8001b24:	4013      	ands	r3, r2
 8001b26:	d100      	bne.n	8001b2a <HAL_RCC_OscConfig+0x1e>
 8001b28:	e07c      	b.n	8001c24 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b2a:	4bc3      	ldr	r3, [pc, #780]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	2238      	movs	r2, #56	@ 0x38
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b34:	4bc0      	ldr	r3, [pc, #768]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	2203      	movs	r2, #3
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	2b10      	cmp	r3, #16
 8001b42:	d102      	bne.n	8001b4a <HAL_RCC_OscConfig+0x3e>
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d002      	beq.n	8001b50 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	d10b      	bne.n	8001b68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b50:	4bb9      	ldr	r3, [pc, #740]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2380      	movs	r3, #128	@ 0x80
 8001b56:	029b      	lsls	r3, r3, #10
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d062      	beq.n	8001c22 <HAL_RCC_OscConfig+0x116>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d15e      	bne.n	8001c22 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e2ce      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	025b      	lsls	r3, r3, #9
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d107      	bne.n	8001b84 <HAL_RCC_OscConfig+0x78>
 8001b74:	4bb0      	ldr	r3, [pc, #704]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4baf      	ldr	r3, [pc, #700]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b7a:	2180      	movs	r1, #128	@ 0x80
 8001b7c:	0249      	lsls	r1, r1, #9
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	e020      	b.n	8001bc6 <HAL_RCC_OscConfig+0xba>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	23a0      	movs	r3, #160	@ 0xa0
 8001b8a:	02db      	lsls	r3, r3, #11
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d10e      	bne.n	8001bae <HAL_RCC_OscConfig+0xa2>
 8001b90:	4ba9      	ldr	r3, [pc, #676]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4ba8      	ldr	r3, [pc, #672]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001b96:	2180      	movs	r1, #128	@ 0x80
 8001b98:	02c9      	lsls	r1, r1, #11
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	4ba6      	ldr	r3, [pc, #664]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4ba5      	ldr	r3, [pc, #660]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001ba4:	2180      	movs	r1, #128	@ 0x80
 8001ba6:	0249      	lsls	r1, r1, #9
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	e00b      	b.n	8001bc6 <HAL_RCC_OscConfig+0xba>
 8001bae:	4ba2      	ldr	r3, [pc, #648]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4ba1      	ldr	r3, [pc, #644]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001bb4:	49a1      	ldr	r1, [pc, #644]	@ (8001e3c <HAL_RCC_OscConfig+0x330>)
 8001bb6:	400a      	ands	r2, r1
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	4b9f      	ldr	r3, [pc, #636]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	4b9e      	ldr	r3, [pc, #632]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001bc0:	499f      	ldr	r1, [pc, #636]	@ (8001e40 <HAL_RCC_OscConfig+0x334>)
 8001bc2:	400a      	ands	r2, r1
 8001bc4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d014      	beq.n	8001bf8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bce:	f7ff f9db 	bl	8000f88 <HAL_GetTick>
 8001bd2:	0003      	movs	r3, r0
 8001bd4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd8:	f7ff f9d6 	bl	8000f88 <HAL_GetTick>
 8001bdc:	0002      	movs	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b64      	cmp	r3, #100	@ 0x64
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e28d      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bea:	4b93      	ldr	r3, [pc, #588]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	2380      	movs	r3, #128	@ 0x80
 8001bf0:	029b      	lsls	r3, r3, #10
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d0f0      	beq.n	8001bd8 <HAL_RCC_OscConfig+0xcc>
 8001bf6:	e015      	b.n	8001c24 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf8:	f7ff f9c6 	bl	8000f88 <HAL_GetTick>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c02:	f7ff f9c1 	bl	8000f88 <HAL_GetTick>
 8001c06:	0002      	movs	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b64      	cmp	r3, #100	@ 0x64
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e278      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c14:	4b88      	ldr	r3, [pc, #544]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2380      	movs	r3, #128	@ 0x80
 8001c1a:	029b      	lsls	r3, r3, #10
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d1f0      	bne.n	8001c02 <HAL_RCC_OscConfig+0xf6>
 8001c20:	e000      	b.n	8001c24 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c22:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2202      	movs	r2, #2
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	d100      	bne.n	8001c30 <HAL_RCC_OscConfig+0x124>
 8001c2e:	e099      	b.n	8001d64 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c30:	4b81      	ldr	r3, [pc, #516]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2238      	movs	r2, #56	@ 0x38
 8001c36:	4013      	ands	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	4013      	ands	r3, r2
 8001c42:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	2b10      	cmp	r3, #16
 8001c48:	d102      	bne.n	8001c50 <HAL_RCC_OscConfig+0x144>
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d002      	beq.n	8001c56 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d135      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c56:	4b78      	ldr	r3, [pc, #480]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	2380      	movs	r3, #128	@ 0x80
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d005      	beq.n	8001c6e <HAL_RCC_OscConfig+0x162>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e24b      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6e:	4b72      	ldr	r3, [pc, #456]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	4a74      	ldr	r2, [pc, #464]	@ (8001e44 <HAL_RCC_OscConfig+0x338>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	021a      	lsls	r2, r3, #8
 8001c7e:	4b6e      	ldr	r3, [pc, #440]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c80:	430a      	orrs	r2, r1
 8001c82:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d112      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c8a:	4b6b      	ldr	r3, [pc, #428]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a6e      	ldr	r2, [pc, #440]	@ (8001e48 <HAL_RCC_OscConfig+0x33c>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	0019      	movs	r1, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	4b67      	ldr	r3, [pc, #412]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001c9e:	4b66      	ldr	r3, [pc, #408]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	0adb      	lsrs	r3, r3, #11
 8001ca4:	2207      	movs	r2, #7
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	4a68      	ldr	r2, [pc, #416]	@ (8001e4c <HAL_RCC_OscConfig+0x340>)
 8001caa:	40da      	lsrs	r2, r3
 8001cac:	4b68      	ldr	r3, [pc, #416]	@ (8001e50 <HAL_RCC_OscConfig+0x344>)
 8001cae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cb0:	4b68      	ldr	r3, [pc, #416]	@ (8001e54 <HAL_RCC_OscConfig+0x348>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff f90b 	bl	8000ed0 <HAL_InitTick>
 8001cba:	1e03      	subs	r3, r0, #0
 8001cbc:	d051      	beq.n	8001d62 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e221      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d030      	beq.n	8001d2c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cca:	4b5b      	ldr	r3, [pc, #364]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a5e      	ldr	r2, [pc, #376]	@ (8001e48 <HAL_RCC_OscConfig+0x33c>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	4b57      	ldr	r3, [pc, #348]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001cde:	4b56      	ldr	r3, [pc, #344]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	4b55      	ldr	r3, [pc, #340]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001ce4:	2180      	movs	r1, #128	@ 0x80
 8001ce6:	0049      	lsls	r1, r1, #1
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff f94c 	bl	8000f88 <HAL_GetTick>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf6:	f7ff f947 	bl	8000f88 <HAL_GetTick>
 8001cfa:	0002      	movs	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e1fe      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d08:	4b4b      	ldr	r3, [pc, #300]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	4013      	ands	r3, r2
 8001d12:	d0f0      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d14:	4b48      	ldr	r3, [pc, #288]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4a4a      	ldr	r2, [pc, #296]	@ (8001e44 <HAL_RCC_OscConfig+0x338>)
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	0019      	movs	r1, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	021a      	lsls	r2, r3, #8
 8001d24:	4b44      	ldr	r3, [pc, #272]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d26:	430a      	orrs	r2, r1
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	e01b      	b.n	8001d64 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001d2c:	4b42      	ldr	r3, [pc, #264]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4b41      	ldr	r3, [pc, #260]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d32:	4949      	ldr	r1, [pc, #292]	@ (8001e58 <HAL_RCC_OscConfig+0x34c>)
 8001d34:	400a      	ands	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d38:	f7ff f926 	bl	8000f88 <HAL_GetTick>
 8001d3c:	0003      	movs	r3, r0
 8001d3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d40:	e008      	b.n	8001d54 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d42:	f7ff f921 	bl	8000f88 <HAL_GetTick>
 8001d46:	0002      	movs	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d901      	bls.n	8001d54 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e1d8      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d54:	4b38      	ldr	r3, [pc, #224]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	2380      	movs	r3, #128	@ 0x80
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d1f0      	bne.n	8001d42 <HAL_RCC_OscConfig+0x236>
 8001d60:	e000      	b.n	8001d64 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d62:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2208      	movs	r2, #8
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d047      	beq.n	8001dfe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001d6e:	4b32      	ldr	r3, [pc, #200]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	2238      	movs	r2, #56	@ 0x38
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b18      	cmp	r3, #24
 8001d78:	d10a      	bne.n	8001d90 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d7e:	2202      	movs	r2, #2
 8001d80:	4013      	ands	r3, r2
 8001d82:	d03c      	beq.n	8001dfe <HAL_RCC_OscConfig+0x2f2>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d138      	bne.n	8001dfe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e1ba      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d019      	beq.n	8001dcc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001d98:	4b27      	ldr	r3, [pc, #156]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d9a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d9c:	4b26      	ldr	r3, [pc, #152]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001d9e:	2101      	movs	r1, #1
 8001da0:	430a      	orrs	r2, r1
 8001da2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da4:	f7ff f8f0 	bl	8000f88 <HAL_GetTick>
 8001da8:	0003      	movs	r3, r0
 8001daa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dae:	f7ff f8eb 	bl	8000f88 <HAL_GetTick>
 8001db2:	0002      	movs	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e1a2      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d0f1      	beq.n	8001dae <HAL_RCC_OscConfig+0x2a2>
 8001dca:	e018      	b.n	8001dfe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001dce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dd0:	4b19      	ldr	r3, [pc, #100]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7ff f8d6 	bl	8000f88 <HAL_GetTick>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001de2:	f7ff f8d1 	bl	8000f88 <HAL_GetTick>
 8001de6:	0002      	movs	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e188      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001df4:	4b10      	ldr	r3, [pc, #64]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df8:	2202      	movs	r2, #2
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d1f1      	bne.n	8001de2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2204      	movs	r2, #4
 8001e04:	4013      	ands	r3, r2
 8001e06:	d100      	bne.n	8001e0a <HAL_RCC_OscConfig+0x2fe>
 8001e08:	e0c6      	b.n	8001f98 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e0a:	231f      	movs	r3, #31
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e12:	4b09      	ldr	r3, [pc, #36]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2238      	movs	r2, #56	@ 0x38
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b20      	cmp	r3, #32
 8001e1c:	d11e      	bne.n	8001e5c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001e1e:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <HAL_RCC_OscConfig+0x32c>)
 8001e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e22:	2202      	movs	r2, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d100      	bne.n	8001e2a <HAL_RCC_OscConfig+0x31e>
 8001e28:	e0b6      	b.n	8001f98 <HAL_RCC_OscConfig+0x48c>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d000      	beq.n	8001e34 <HAL_RCC_OscConfig+0x328>
 8001e32:	e0b1      	b.n	8001f98 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e166      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	fffeffff 	.word	0xfffeffff
 8001e40:	fffbffff 	.word	0xfffbffff
 8001e44:	ffff80ff 	.word	0xffff80ff
 8001e48:	ffffc7ff 	.word	0xffffc7ff
 8001e4c:	00f42400 	.word	0x00f42400
 8001e50:	20000000 	.word	0x20000000
 8001e54:	20000004 	.word	0x20000004
 8001e58:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e5c:	4bac      	ldr	r3, [pc, #688]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001e5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e60:	2380      	movs	r3, #128	@ 0x80
 8001e62:	055b      	lsls	r3, r3, #21
 8001e64:	4013      	ands	r3, r2
 8001e66:	d101      	bne.n	8001e6c <HAL_RCC_OscConfig+0x360>
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e000      	b.n	8001e6e <HAL_RCC_OscConfig+0x362>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d011      	beq.n	8001e96 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001e72:	4ba7      	ldr	r3, [pc, #668]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001e74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e76:	4ba6      	ldr	r3, [pc, #664]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001e78:	2180      	movs	r1, #128	@ 0x80
 8001e7a:	0549      	lsls	r1, r1, #21
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e80:	4ba3      	ldr	r3, [pc, #652]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001e82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	055b      	lsls	r3, r3, #21
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001e8e:	231f      	movs	r3, #31
 8001e90:	18fb      	adds	r3, r7, r3
 8001e92:	2201      	movs	r2, #1
 8001e94:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e96:	4b9f      	ldr	r3, [pc, #636]	@ (8002114 <HAL_RCC_OscConfig+0x608>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d11a      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ea2:	4b9c      	ldr	r3, [pc, #624]	@ (8002114 <HAL_RCC_OscConfig+0x608>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	4b9b      	ldr	r3, [pc, #620]	@ (8002114 <HAL_RCC_OscConfig+0x608>)
 8001ea8:	2180      	movs	r1, #128	@ 0x80
 8001eaa:	0049      	lsls	r1, r1, #1
 8001eac:	430a      	orrs	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001eb0:	f7ff f86a 	bl	8000f88 <HAL_GetTick>
 8001eb4:	0003      	movs	r3, r0
 8001eb6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eba:	f7ff f865 	bl	8000f88 <HAL_GetTick>
 8001ebe:	0002      	movs	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e11c      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ecc:	4b91      	ldr	r3, [pc, #580]	@ (8002114 <HAL_RCC_OscConfig+0x608>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	2380      	movs	r3, #128	@ 0x80
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	d0f0      	beq.n	8001eba <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d106      	bne.n	8001eee <HAL_RCC_OscConfig+0x3e2>
 8001ee0:	4b8b      	ldr	r3, [pc, #556]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001ee2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ee4:	4b8a      	ldr	r3, [pc, #552]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001eec:	e01c      	b.n	8001f28 <HAL_RCC_OscConfig+0x41c>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b05      	cmp	r3, #5
 8001ef4:	d10c      	bne.n	8001f10 <HAL_RCC_OscConfig+0x404>
 8001ef6:	4b86      	ldr	r3, [pc, #536]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001ef8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001efa:	4b85      	ldr	r3, [pc, #532]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001efc:	2104      	movs	r1, #4
 8001efe:	430a      	orrs	r2, r1
 8001f00:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f02:	4b83      	ldr	r3, [pc, #524]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f06:	4b82      	ldr	r3, [pc, #520]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f08:	2101      	movs	r1, #1
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f0e:	e00b      	b.n	8001f28 <HAL_RCC_OscConfig+0x41c>
 8001f10:	4b7f      	ldr	r3, [pc, #508]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f14:	4b7e      	ldr	r3, [pc, #504]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f16:	2101      	movs	r1, #1
 8001f18:	438a      	bics	r2, r1
 8001f1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f1c:	4b7c      	ldr	r3, [pc, #496]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f1e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f20:	4b7b      	ldr	r3, [pc, #492]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f22:	2104      	movs	r1, #4
 8001f24:	438a      	bics	r2, r1
 8001f26:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d014      	beq.n	8001f5a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f30:	f7ff f82a 	bl	8000f88 <HAL_GetTick>
 8001f34:	0003      	movs	r3, r0
 8001f36:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f38:	e009      	b.n	8001f4e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f3a:	f7ff f825 	bl	8000f88 <HAL_GetTick>
 8001f3e:	0002      	movs	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	4a74      	ldr	r2, [pc, #464]	@ (8002118 <HAL_RCC_OscConfig+0x60c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e0db      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f4e:	4b70      	ldr	r3, [pc, #448]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f52:	2202      	movs	r2, #2
 8001f54:	4013      	ands	r3, r2
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x42e>
 8001f58:	e013      	b.n	8001f82 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5a:	f7ff f815 	bl	8000f88 <HAL_GetTick>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f62:	e009      	b.n	8001f78 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f64:	f7ff f810 	bl	8000f88 <HAL_GetTick>
 8001f68:	0002      	movs	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	4a6a      	ldr	r2, [pc, #424]	@ (8002118 <HAL_RCC_OscConfig+0x60c>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e0c6      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f78:	4b65      	ldr	r3, [pc, #404]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d1f0      	bne.n	8001f64 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001f82:	231f      	movs	r3, #31
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d105      	bne.n	8001f98 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001f8c:	4b60      	ldr	r3, [pc, #384]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f90:	4b5f      	ldr	r3, [pc, #380]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001f92:	4962      	ldr	r1, [pc, #392]	@ (800211c <HAL_RCC_OscConfig+0x610>)
 8001f94:	400a      	ands	r2, r1
 8001f96:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69db      	ldr	r3, [r3, #28]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d100      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x496>
 8001fa0:	e0b0      	b.n	8002104 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fa2:	4b5b      	ldr	r3, [pc, #364]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2238      	movs	r2, #56	@ 0x38
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d100      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4a4>
 8001fae:	e078      	b.n	80020a2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d153      	bne.n	8002060 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb8:	4b55      	ldr	r3, [pc, #340]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b54      	ldr	r3, [pc, #336]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001fbe:	4958      	ldr	r1, [pc, #352]	@ (8002120 <HAL_RCC_OscConfig+0x614>)
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc4:	f7fe ffe0 	bl	8000f88 <HAL_GetTick>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fcc:	e008      	b.n	8001fe0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fce:	f7fe ffdb 	bl	8000f88 <HAL_GetTick>
 8001fd2:	0002      	movs	r2, r0
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e092      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fe0:	4b4b      	ldr	r3, [pc, #300]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	2380      	movs	r3, #128	@ 0x80
 8001fe6:	049b      	lsls	r3, r3, #18
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d1f0      	bne.n	8001fce <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fec:	4b48      	ldr	r3, [pc, #288]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	4a4c      	ldr	r2, [pc, #304]	@ (8002124 <HAL_RCC_OscConfig+0x618>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	0019      	movs	r1, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a1a      	ldr	r2, [r3, #32]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	431a      	orrs	r2, r3
 8002014:	4b3e      	ldr	r3, [pc, #248]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8002016:	430a      	orrs	r2, r1
 8002018:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800201a:	4b3d      	ldr	r3, [pc, #244]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	4b3c      	ldr	r3, [pc, #240]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8002020:	2180      	movs	r1, #128	@ 0x80
 8002022:	0449      	lsls	r1, r1, #17
 8002024:	430a      	orrs	r2, r1
 8002026:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002028:	4b39      	ldr	r3, [pc, #228]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	4b38      	ldr	r3, [pc, #224]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 800202e:	2180      	movs	r1, #128	@ 0x80
 8002030:	0549      	lsls	r1, r1, #21
 8002032:	430a      	orrs	r2, r1
 8002034:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002036:	f7fe ffa7 	bl	8000f88 <HAL_GetTick>
 800203a:	0003      	movs	r3, r0
 800203c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002040:	f7fe ffa2 	bl	8000f88 <HAL_GetTick>
 8002044:	0002      	movs	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e059      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002052:	4b2f      	ldr	r3, [pc, #188]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	2380      	movs	r3, #128	@ 0x80
 8002058:	049b      	lsls	r3, r3, #18
 800205a:	4013      	ands	r3, r2
 800205c:	d0f0      	beq.n	8002040 <HAL_RCC_OscConfig+0x534>
 800205e:	e051      	b.n	8002104 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002060:	4b2b      	ldr	r3, [pc, #172]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4b2a      	ldr	r3, [pc, #168]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8002066:	492e      	ldr	r1, [pc, #184]	@ (8002120 <HAL_RCC_OscConfig+0x614>)
 8002068:	400a      	ands	r2, r1
 800206a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206c:	f7fe ff8c 	bl	8000f88 <HAL_GetTick>
 8002070:	0003      	movs	r3, r0
 8002072:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002074:	e008      	b.n	8002088 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002076:	f7fe ff87 	bl	8000f88 <HAL_GetTick>
 800207a:	0002      	movs	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e03e      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002088:	4b21      	ldr	r3, [pc, #132]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	2380      	movs	r3, #128	@ 0x80
 800208e:	049b      	lsls	r3, r3, #18
 8002090:	4013      	ands	r3, r2
 8002092:	d1f0      	bne.n	8002076 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002094:	4b1e      	ldr	r3, [pc, #120]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 800209a:	4923      	ldr	r1, [pc, #140]	@ (8002128 <HAL_RCC_OscConfig+0x61c>)
 800209c:	400a      	ands	r2, r1
 800209e:	60da      	str	r2, [r3, #12]
 80020a0:	e030      	b.n	8002104 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d101      	bne.n	80020ae <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e02b      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80020ae:	4b18      	ldr	r3, [pc, #96]	@ (8002110 <HAL_RCC_OscConfig+0x604>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	2203      	movs	r2, #3
 80020b8:	401a      	ands	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d11e      	bne.n	8002100 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	2270      	movs	r2, #112	@ 0x70
 80020c6:	401a      	ands	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d117      	bne.n	8002100 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	23fe      	movs	r3, #254	@ 0xfe
 80020d4:	01db      	lsls	r3, r3, #7
 80020d6:	401a      	ands	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020dc:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020de:	429a      	cmp	r2, r3
 80020e0:	d10e      	bne.n	8002100 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	23f8      	movs	r3, #248	@ 0xf8
 80020e6:	039b      	lsls	r3, r3, #14
 80020e8:	401a      	ands	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d106      	bne.n	8002100 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	0f5b      	lsrs	r3, r3, #29
 80020f6:	075a      	lsls	r2, r3, #29
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d001      	beq.n	8002104 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b008      	add	sp, #32
 800210c:	bd80      	pop	{r7, pc}
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	40021000 	.word	0x40021000
 8002114:	40007000 	.word	0x40007000
 8002118:	00001388 	.word	0x00001388
 800211c:	efffffff 	.word	0xefffffff
 8002120:	feffffff 	.word	0xfeffffff
 8002124:	1fc1808c 	.word	0x1fc1808c
 8002128:	effefffc 	.word	0xeffefffc

0800212c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0e9      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002140:	4b76      	ldr	r3, [pc, #472]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2207      	movs	r2, #7
 8002146:	4013      	ands	r3, r2
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	429a      	cmp	r2, r3
 800214c:	d91e      	bls.n	800218c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800214e:	4b73      	ldr	r3, [pc, #460]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2207      	movs	r2, #7
 8002154:	4393      	bics	r3, r2
 8002156:	0019      	movs	r1, r3
 8002158:	4b70      	ldr	r3, [pc, #448]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002160:	f7fe ff12 	bl	8000f88 <HAL_GetTick>
 8002164:	0003      	movs	r3, r0
 8002166:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002168:	e009      	b.n	800217e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800216a:	f7fe ff0d 	bl	8000f88 <HAL_GetTick>
 800216e:	0002      	movs	r2, r0
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	4a6a      	ldr	r2, [pc, #424]	@ (8002320 <HAL_RCC_ClockConfig+0x1f4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d901      	bls.n	800217e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e0ca      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800217e:	4b67      	ldr	r3, [pc, #412]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2207      	movs	r2, #7
 8002184:	4013      	ands	r3, r2
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d1ee      	bne.n	800216a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2202      	movs	r2, #2
 8002192:	4013      	ands	r3, r2
 8002194:	d015      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2204      	movs	r2, #4
 800219c:	4013      	ands	r3, r2
 800219e:	d006      	beq.n	80021ae <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80021a0:	4b60      	ldr	r3, [pc, #384]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	4b5f      	ldr	r3, [pc, #380]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80021a6:	21e0      	movs	r1, #224	@ 0xe0
 80021a8:	01c9      	lsls	r1, r1, #7
 80021aa:	430a      	orrs	r2, r1
 80021ac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	4a5d      	ldr	r2, [pc, #372]	@ (8002328 <HAL_RCC_ClockConfig+0x1fc>)
 80021b4:	4013      	ands	r3, r2
 80021b6:	0019      	movs	r1, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	4b59      	ldr	r3, [pc, #356]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80021be:	430a      	orrs	r2, r1
 80021c0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2201      	movs	r2, #1
 80021c8:	4013      	ands	r3, r2
 80021ca:	d057      	beq.n	800227c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d107      	bne.n	80021e4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021d4:	4b53      	ldr	r3, [pc, #332]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	2380      	movs	r3, #128	@ 0x80
 80021da:	029b      	lsls	r3, r3, #10
 80021dc:	4013      	ands	r3, r2
 80021de:	d12b      	bne.n	8002238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e097      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d107      	bne.n	80021fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	2380      	movs	r3, #128	@ 0x80
 80021f2:	049b      	lsls	r3, r3, #18
 80021f4:	4013      	ands	r3, r2
 80021f6:	d11f      	bne.n	8002238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e08b      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d107      	bne.n	8002214 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002204:	4b47      	ldr	r3, [pc, #284]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	2380      	movs	r3, #128	@ 0x80
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	4013      	ands	r3, r2
 800220e:	d113      	bne.n	8002238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e07f      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b03      	cmp	r3, #3
 800221a:	d106      	bne.n	800222a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800221c:	4b41      	ldr	r3, [pc, #260]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 800221e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002220:	2202      	movs	r2, #2
 8002222:	4013      	ands	r3, r2
 8002224:	d108      	bne.n	8002238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e074      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800222a:	4b3e      	ldr	r3, [pc, #248]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 800222c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222e:	2202      	movs	r2, #2
 8002230:	4013      	ands	r3, r2
 8002232:	d101      	bne.n	8002238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e06d      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002238:	4b3a      	ldr	r3, [pc, #232]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2207      	movs	r2, #7
 800223e:	4393      	bics	r3, r2
 8002240:	0019      	movs	r1, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 8002248:	430a      	orrs	r2, r1
 800224a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800224c:	f7fe fe9c 	bl	8000f88 <HAL_GetTick>
 8002250:	0003      	movs	r3, r0
 8002252:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002254:	e009      	b.n	800226a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002256:	f7fe fe97 	bl	8000f88 <HAL_GetTick>
 800225a:	0002      	movs	r2, r0
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	4a2f      	ldr	r2, [pc, #188]	@ (8002320 <HAL_RCC_ClockConfig+0x1f4>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d901      	bls.n	800226a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e054      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800226a:	4b2e      	ldr	r3, [pc, #184]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2238      	movs	r2, #56	@ 0x38
 8002270:	401a      	ands	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	429a      	cmp	r2, r3
 800227a:	d1ec      	bne.n	8002256 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800227c:	4b27      	ldr	r3, [pc, #156]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2207      	movs	r2, #7
 8002282:	4013      	ands	r3, r2
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d21e      	bcs.n	80022c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228a:	4b24      	ldr	r3, [pc, #144]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2207      	movs	r2, #7
 8002290:	4393      	bics	r3, r2
 8002292:	0019      	movs	r1, r3
 8002294:	4b21      	ldr	r3, [pc, #132]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800229c:	f7fe fe74 	bl	8000f88 <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022a4:	e009      	b.n	80022ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a6:	f7fe fe6f 	bl	8000f88 <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002320 <HAL_RCC_ClockConfig+0x1f4>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e02c      	b.n	8002314 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022ba:	4b18      	ldr	r3, [pc, #96]	@ (800231c <HAL_RCC_ClockConfig+0x1f0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2207      	movs	r2, #7
 80022c0:	4013      	ands	r3, r2
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d1ee      	bne.n	80022a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2204      	movs	r2, #4
 80022ce:	4013      	ands	r3, r2
 80022d0:	d009      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80022d2:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	4a15      	ldr	r2, [pc, #84]	@ (800232c <HAL_RCC_ClockConfig+0x200>)
 80022d8:	4013      	ands	r3, r2
 80022da:	0019      	movs	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68da      	ldr	r2, [r3, #12]
 80022e0:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80022e2:	430a      	orrs	r2, r1
 80022e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80022e6:	f000 f829 	bl	800233c <HAL_RCC_GetSysClockFreq>
 80022ea:	0001      	movs	r1, r0
 80022ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <HAL_RCC_ClockConfig+0x1f8>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	220f      	movs	r2, #15
 80022f4:	401a      	ands	r2, r3
 80022f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002330 <HAL_RCC_ClockConfig+0x204>)
 80022f8:	0092      	lsls	r2, r2, #2
 80022fa:	58d3      	ldr	r3, [r2, r3]
 80022fc:	221f      	movs	r2, #31
 80022fe:	4013      	ands	r3, r2
 8002300:	000a      	movs	r2, r1
 8002302:	40da      	lsrs	r2, r3
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <HAL_RCC_ClockConfig+0x208>)
 8002306:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002308:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_RCC_ClockConfig+0x20c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	0018      	movs	r0, r3
 800230e:	f7fe fddf 	bl	8000ed0 <HAL_InitTick>
 8002312:	0003      	movs	r3, r0
}
 8002314:	0018      	movs	r0, r3
 8002316:	46bd      	mov	sp, r7
 8002318:	b004      	add	sp, #16
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40022000 	.word	0x40022000
 8002320:	00001388 	.word	0x00001388
 8002324:	40021000 	.word	0x40021000
 8002328:	fffff0ff 	.word	0xfffff0ff
 800232c:	ffff8fff 	.word	0xffff8fff
 8002330:	08003fa0 	.word	0x08003fa0
 8002334:	20000000 	.word	0x20000000
 8002338:	20000004 	.word	0x20000004

0800233c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002342:	4b3c      	ldr	r3, [pc, #240]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2238      	movs	r2, #56	@ 0x38
 8002348:	4013      	ands	r3, r2
 800234a:	d10f      	bne.n	800236c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800234c:	4b39      	ldr	r3, [pc, #228]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	0adb      	lsrs	r3, r3, #11
 8002352:	2207      	movs	r2, #7
 8002354:	4013      	ands	r3, r2
 8002356:	2201      	movs	r2, #1
 8002358:	409a      	lsls	r2, r3
 800235a:	0013      	movs	r3, r2
 800235c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800235e:	6839      	ldr	r1, [r7, #0]
 8002360:	4835      	ldr	r0, [pc, #212]	@ (8002438 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002362:	f7fd fed5 	bl	8000110 <__udivsi3>
 8002366:	0003      	movs	r3, r0
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	e05d      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800236c:	4b31      	ldr	r3, [pc, #196]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	2238      	movs	r2, #56	@ 0x38
 8002372:	4013      	ands	r3, r2
 8002374:	2b08      	cmp	r3, #8
 8002376:	d102      	bne.n	800237e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002378:	4b30      	ldr	r3, [pc, #192]	@ (800243c <HAL_RCC_GetSysClockFreq+0x100>)
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	e054      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800237e:	4b2d      	ldr	r3, [pc, #180]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2238      	movs	r2, #56	@ 0x38
 8002384:	4013      	ands	r3, r2
 8002386:	2b10      	cmp	r3, #16
 8002388:	d138      	bne.n	80023fc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800238a:	4b2a      	ldr	r3, [pc, #168]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	2203      	movs	r2, #3
 8002390:	4013      	ands	r3, r2
 8002392:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002394:	4b27      	ldr	r3, [pc, #156]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	091b      	lsrs	r3, r3, #4
 800239a:	2207      	movs	r2, #7
 800239c:	4013      	ands	r3, r2
 800239e:	3301      	adds	r3, #1
 80023a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2b03      	cmp	r3, #3
 80023a6:	d10d      	bne.n	80023c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	4824      	ldr	r0, [pc, #144]	@ (800243c <HAL_RCC_GetSysClockFreq+0x100>)
 80023ac:	f7fd feb0 	bl	8000110 <__udivsi3>
 80023b0:	0003      	movs	r3, r0
 80023b2:	0019      	movs	r1, r3
 80023b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	0a1b      	lsrs	r3, r3, #8
 80023ba:	227f      	movs	r2, #127	@ 0x7f
 80023bc:	4013      	ands	r3, r2
 80023be:	434b      	muls	r3, r1
 80023c0:	617b      	str	r3, [r7, #20]
        break;
 80023c2:	e00d      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80023c4:	68b9      	ldr	r1, [r7, #8]
 80023c6:	481c      	ldr	r0, [pc, #112]	@ (8002438 <HAL_RCC_GetSysClockFreq+0xfc>)
 80023c8:	f7fd fea2 	bl	8000110 <__udivsi3>
 80023cc:	0003      	movs	r3, r0
 80023ce:	0019      	movs	r1, r3
 80023d0:	4b18      	ldr	r3, [pc, #96]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	0a1b      	lsrs	r3, r3, #8
 80023d6:	227f      	movs	r2, #127	@ 0x7f
 80023d8:	4013      	ands	r3, r2
 80023da:	434b      	muls	r3, r1
 80023dc:	617b      	str	r3, [r7, #20]
        break;
 80023de:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80023e0:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	0f5b      	lsrs	r3, r3, #29
 80023e6:	2207      	movs	r2, #7
 80023e8:	4013      	ands	r3, r2
 80023ea:	3301      	adds	r3, #1
 80023ec:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	6978      	ldr	r0, [r7, #20]
 80023f2:	f7fd fe8d 	bl	8000110 <__udivsi3>
 80023f6:	0003      	movs	r3, r0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	e015      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80023fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	2238      	movs	r2, #56	@ 0x38
 8002402:	4013      	ands	r3, r2
 8002404:	2b20      	cmp	r3, #32
 8002406:	d103      	bne.n	8002410 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002408:	2380      	movs	r3, #128	@ 0x80
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	613b      	str	r3, [r7, #16]
 800240e:	e00b      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002410:	4b08      	ldr	r3, [pc, #32]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	2238      	movs	r2, #56	@ 0x38
 8002416:	4013      	ands	r3, r2
 8002418:	2b18      	cmp	r3, #24
 800241a:	d103      	bne.n	8002424 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800241c:	23fa      	movs	r3, #250	@ 0xfa
 800241e:	01db      	lsls	r3, r3, #7
 8002420:	613b      	str	r3, [r7, #16]
 8002422:	e001      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002428:	693b      	ldr	r3, [r7, #16]
}
 800242a:	0018      	movs	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	b006      	add	sp, #24
 8002430:	bd80      	pop	{r7, pc}
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	40021000 	.word	0x40021000
 8002438:	00f42400 	.word	0x00f42400
 800243c:	007a1200 	.word	0x007a1200

08002440 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002444:	4b02      	ldr	r3, [pc, #8]	@ (8002450 <HAL_RCC_GetHCLKFreq+0x10>)
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	0018      	movs	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	46c0      	nop			@ (mov r8, r8)
 8002450:	20000000 	.word	0x20000000

08002454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002454:	b5b0      	push	{r4, r5, r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002458:	f7ff fff2 	bl	8002440 <HAL_RCC_GetHCLKFreq>
 800245c:	0004      	movs	r4, r0
 800245e:	f7ff fb49 	bl	8001af4 <LL_RCC_GetAPB1Prescaler>
 8002462:	0003      	movs	r3, r0
 8002464:	0b1a      	lsrs	r2, r3, #12
 8002466:	4b05      	ldr	r3, [pc, #20]	@ (800247c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002468:	0092      	lsls	r2, r2, #2
 800246a:	58d3      	ldr	r3, [r2, r3]
 800246c:	221f      	movs	r2, #31
 800246e:	4013      	ands	r3, r2
 8002470:	40dc      	lsrs	r4, r3
 8002472:	0023      	movs	r3, r4
}
 8002474:	0018      	movs	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	bdb0      	pop	{r4, r5, r7, pc}
 800247a:	46c0      	nop			@ (mov r8, r8)
 800247c:	08003fe0 	.word	0x08003fe0

08002480 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002488:	2313      	movs	r3, #19
 800248a:	18fb      	adds	r3, r7, r3
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002490:	2312      	movs	r3, #18
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	2200      	movs	r2, #0
 8002496:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	2380      	movs	r3, #128	@ 0x80
 800249e:	029b      	lsls	r3, r3, #10
 80024a0:	4013      	ands	r3, r2
 80024a2:	d100      	bne.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80024a4:	e0a3      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024a6:	2011      	movs	r0, #17
 80024a8:	183b      	adds	r3, r7, r0
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ae:	4b86      	ldr	r3, [pc, #536]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024b2:	2380      	movs	r3, #128	@ 0x80
 80024b4:	055b      	lsls	r3, r3, #21
 80024b6:	4013      	ands	r3, r2
 80024b8:	d110      	bne.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	4b83      	ldr	r3, [pc, #524]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024be:	4b82      	ldr	r3, [pc, #520]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024c0:	2180      	movs	r1, #128	@ 0x80
 80024c2:	0549      	lsls	r1, r1, #21
 80024c4:	430a      	orrs	r2, r1
 80024c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80024c8:	4b7f      	ldr	r3, [pc, #508]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024cc:	2380      	movs	r3, #128	@ 0x80
 80024ce:	055b      	lsls	r3, r3, #21
 80024d0:	4013      	ands	r3, r2
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d6:	183b      	adds	r3, r7, r0
 80024d8:	2201      	movs	r2, #1
 80024da:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024dc:	4b7b      	ldr	r3, [pc, #492]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4b7a      	ldr	r3, [pc, #488]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80024e2:	2180      	movs	r1, #128	@ 0x80
 80024e4:	0049      	lsls	r1, r1, #1
 80024e6:	430a      	orrs	r2, r1
 80024e8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024ea:	f7fe fd4d 	bl	8000f88 <HAL_GetTick>
 80024ee:	0003      	movs	r3, r0
 80024f0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024f2:	e00b      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f4:	f7fe fd48 	bl	8000f88 <HAL_GetTick>
 80024f8:	0002      	movs	r2, r0
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d904      	bls.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002502:	2313      	movs	r3, #19
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	2203      	movs	r2, #3
 8002508:	701a      	strb	r2, [r3, #0]
        break;
 800250a:	e005      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800250c:	4b6f      	ldr	r3, [pc, #444]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	2380      	movs	r3, #128	@ 0x80
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4013      	ands	r3, r2
 8002516:	d0ed      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002518:	2313      	movs	r3, #19
 800251a:	18fb      	adds	r3, r7, r3
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d154      	bne.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002522:	4b69      	ldr	r3, [pc, #420]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002524:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002526:	23c0      	movs	r3, #192	@ 0xc0
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4013      	ands	r3, r2
 800252c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d019      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	429a      	cmp	r2, r3
 800253c:	d014      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800253e:	4b62      	ldr	r3, [pc, #392]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002542:	4a63      	ldr	r2, [pc, #396]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002544:	4013      	ands	r3, r2
 8002546:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002548:	4b5f      	ldr	r3, [pc, #380]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800254a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800254c:	4b5e      	ldr	r3, [pc, #376]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800254e:	2180      	movs	r1, #128	@ 0x80
 8002550:	0249      	lsls	r1, r1, #9
 8002552:	430a      	orrs	r2, r1
 8002554:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002556:	4b5c      	ldr	r3, [pc, #368]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002558:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800255a:	4b5b      	ldr	r3, [pc, #364]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800255c:	495d      	ldr	r1, [pc, #372]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800255e:	400a      	ands	r2, r1
 8002560:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002562:	4b59      	ldr	r3, [pc, #356]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	2201      	movs	r2, #1
 800256c:	4013      	ands	r3, r2
 800256e:	d016      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fd0a 	bl	8000f88 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002578:	e00c      	b.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800257a:	f7fe fd05 	bl	8000f88 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	4a54      	ldr	r2, [pc, #336]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d904      	bls.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800258a:	2313      	movs	r3, #19
 800258c:	18fb      	adds	r3, r7, r3
 800258e:	2203      	movs	r2, #3
 8002590:	701a      	strb	r2, [r3, #0]
            break;
 8002592:	e004      	b.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002594:	4b4c      	ldr	r3, [pc, #304]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002598:	2202      	movs	r2, #2
 800259a:	4013      	ands	r3, r2
 800259c:	d0ed      	beq.n	800257a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800259e:	2313      	movs	r3, #19
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10a      	bne.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025a8:	4b47      	ldr	r3, [pc, #284]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ac:	4a48      	ldr	r2, [pc, #288]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80025ae:	4013      	ands	r3, r2
 80025b0:	0019      	movs	r1, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	699a      	ldr	r2, [r3, #24]
 80025b6:	4b44      	ldr	r3, [pc, #272]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025b8:	430a      	orrs	r2, r1
 80025ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025bc:	e00c      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025be:	2312      	movs	r3, #18
 80025c0:	18fb      	adds	r3, r7, r3
 80025c2:	2213      	movs	r2, #19
 80025c4:	18ba      	adds	r2, r7, r2
 80025c6:	7812      	ldrb	r2, [r2, #0]
 80025c8:	701a      	strb	r2, [r3, #0]
 80025ca:	e005      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025cc:	2312      	movs	r3, #18
 80025ce:	18fb      	adds	r3, r7, r3
 80025d0:	2213      	movs	r2, #19
 80025d2:	18ba      	adds	r2, r7, r2
 80025d4:	7812      	ldrb	r2, [r2, #0]
 80025d6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025d8:	2311      	movs	r3, #17
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d105      	bne.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025e2:	4b39      	ldr	r3, [pc, #228]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025e6:	4b38      	ldr	r3, [pc, #224]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025e8:	493c      	ldr	r1, [pc, #240]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025ea:	400a      	ands	r2, r1
 80025ec:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2201      	movs	r2, #1
 80025f4:	4013      	ands	r3, r2
 80025f6:	d009      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025f8:	4b33      	ldr	r3, [pc, #204]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fc:	2203      	movs	r2, #3
 80025fe:	4393      	bics	r3, r2
 8002600:	0019      	movs	r1, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4b30      	ldr	r3, [pc, #192]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002608:	430a      	orrs	r2, r1
 800260a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2202      	movs	r2, #2
 8002612:	4013      	ands	r3, r2
 8002614:	d009      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002616:	4b2c      	ldr	r3, [pc, #176]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800261a:	220c      	movs	r2, #12
 800261c:	4393      	bics	r3, r2
 800261e:	0019      	movs	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	4b28      	ldr	r3, [pc, #160]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002626:	430a      	orrs	r2, r1
 8002628:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2220      	movs	r2, #32
 8002630:	4013      	ands	r3, r2
 8002632:	d009      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002634:	4b24      	ldr	r3, [pc, #144]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002638:	4a29      	ldr	r2, [pc, #164]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263a:	4013      	ands	r3, r2
 800263c:	0019      	movs	r1, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	4b21      	ldr	r3, [pc, #132]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002644:	430a      	orrs	r2, r1
 8002646:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	2380      	movs	r3, #128	@ 0x80
 800264e:	01db      	lsls	r3, r3, #7
 8002650:	4013      	ands	r3, r2
 8002652:	d015      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002654:	4b1c      	ldr	r3, [pc, #112]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	0899      	lsrs	r1, r3, #2
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	695a      	ldr	r2, [r3, #20]
 8002660:	4b19      	ldr	r3, [pc, #100]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002662:	430a      	orrs	r2, r1
 8002664:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695a      	ldr	r2, [r3, #20]
 800266a:	2380      	movs	r3, #128	@ 0x80
 800266c:	05db      	lsls	r3, r3, #23
 800266e:	429a      	cmp	r2, r3
 8002670:	d106      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002672:	4b15      	ldr	r3, [pc, #84]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002678:	2180      	movs	r1, #128	@ 0x80
 800267a:	0249      	lsls	r1, r1, #9
 800267c:	430a      	orrs	r2, r1
 800267e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	2380      	movs	r3, #128	@ 0x80
 8002686:	011b      	lsls	r3, r3, #4
 8002688:	4013      	ands	r3, r2
 800268a:	d016      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800268c:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800268e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002690:	4a14      	ldr	r2, [pc, #80]	@ (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002692:	4013      	ands	r3, r2
 8002694:	0019      	movs	r1, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691a      	ldr	r2, [r3, #16]
 800269a:	4b0b      	ldr	r3, [pc, #44]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800269c:	430a      	orrs	r2, r1
 800269e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691a      	ldr	r2, [r3, #16]
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	01db      	lsls	r3, r3, #7
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d106      	bne.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026ac:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026ae:	68da      	ldr	r2, [r3, #12]
 80026b0:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026b2:	2180      	movs	r1, #128	@ 0x80
 80026b4:	0249      	lsls	r1, r1, #9
 80026b6:	430a      	orrs	r2, r1
 80026b8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80026ba:	2312      	movs	r3, #18
 80026bc:	18fb      	adds	r3, r7, r3
 80026be:	781b      	ldrb	r3, [r3, #0]
}
 80026c0:	0018      	movs	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b006      	add	sp, #24
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40007000 	.word	0x40007000
 80026d0:	fffffcff 	.word	0xfffffcff
 80026d4:	fffeffff 	.word	0xfffeffff
 80026d8:	00001388 	.word	0x00001388
 80026dc:	efffffff 	.word	0xefffffff
 80026e0:	ffffcfff 	.word	0xffffcfff
 80026e4:	ffff3fff 	.word	0xffff3fff

080026e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e046      	b.n	8002788 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2288      	movs	r2, #136	@ 0x88
 80026fe:	589b      	ldr	r3, [r3, r2]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d107      	bne.n	8002714 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2284      	movs	r2, #132	@ 0x84
 8002708:	2100      	movs	r1, #0
 800270a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	0018      	movs	r0, r3
 8002710:	f7fe fa4c 	bl	8000bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2288      	movs	r2, #136	@ 0x88
 8002718:	2124      	movs	r1, #36	@ 0x24
 800271a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2101      	movs	r1, #1
 8002728:	438a      	bics	r2, r1
 800272a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	0018      	movs	r0, r3
 8002738:	f000 fdb2 	bl	80032a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	0018      	movs	r0, r3
 8002740:	f000 fc0a 	bl	8002f58 <UART_SetConfig>
 8002744:	0003      	movs	r3, r0
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e01c      	b.n	8002788 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	490d      	ldr	r1, [pc, #52]	@ (8002790 <HAL_UART_Init+0xa8>)
 800275a:	400a      	ands	r2, r1
 800275c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	212a      	movs	r1, #42	@ 0x2a
 800276a:	438a      	bics	r2, r1
 800276c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	430a      	orrs	r2, r1
 800277c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	0018      	movs	r0, r3
 8002782:	f000 fe41 	bl	8003408 <UART_CheckIdleState>
 8002786:	0003      	movs	r3, r0
}
 8002788:	0018      	movs	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	b002      	add	sp, #8
 800278e:	bd80      	pop	{r7, pc}
 8002790:	ffffb7ff 	.word	0xffffb7ff

08002794 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b08a      	sub	sp, #40	@ 0x28
 8002798:	af02      	add	r7, sp, #8
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	603b      	str	r3, [r7, #0]
 80027a0:	1dbb      	adds	r3, r7, #6
 80027a2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2288      	movs	r2, #136	@ 0x88
 80027a8:	589b      	ldr	r3, [r3, r2]
 80027aa:	2b20      	cmp	r3, #32
 80027ac:	d000      	beq.n	80027b0 <HAL_UART_Transmit+0x1c>
 80027ae:	e090      	b.n	80028d2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_UART_Transmit+0x2a>
 80027b6:	1dbb      	adds	r3, r7, #6
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e088      	b.n	80028d4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	2380      	movs	r3, #128	@ 0x80
 80027c8:	015b      	lsls	r3, r3, #5
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d109      	bne.n	80027e2 <HAL_UART_Transmit+0x4e>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d105      	bne.n	80027e2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2201      	movs	r2, #1
 80027da:	4013      	ands	r3, r2
 80027dc:	d001      	beq.n	80027e2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e078      	b.n	80028d4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2290      	movs	r2, #144	@ 0x90
 80027e6:	2100      	movs	r1, #0
 80027e8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2288      	movs	r2, #136	@ 0x88
 80027ee:	2121      	movs	r1, #33	@ 0x21
 80027f0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027f2:	f7fe fbc9 	bl	8000f88 <HAL_GetTick>
 80027f6:	0003      	movs	r3, r0
 80027f8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	1dba      	adds	r2, r7, #6
 80027fe:	2154      	movs	r1, #84	@ 0x54
 8002800:	8812      	ldrh	r2, [r2, #0]
 8002802:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	1dba      	adds	r2, r7, #6
 8002808:	2156      	movs	r1, #86	@ 0x56
 800280a:	8812      	ldrh	r2, [r2, #0]
 800280c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	2380      	movs	r3, #128	@ 0x80
 8002814:	015b      	lsls	r3, r3, #5
 8002816:	429a      	cmp	r2, r3
 8002818:	d108      	bne.n	800282c <HAL_UART_Transmit+0x98>
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d104      	bne.n	800282c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	61bb      	str	r3, [r7, #24]
 800282a:	e003      	b.n	8002834 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002830:	2300      	movs	r3, #0
 8002832:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002834:	e030      	b.n	8002898 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	0013      	movs	r3, r2
 8002840:	2200      	movs	r2, #0
 8002842:	2180      	movs	r1, #128	@ 0x80
 8002844:	f000 fe8a 	bl	800355c <UART_WaitOnFlagUntilTimeout>
 8002848:	1e03      	subs	r3, r0, #0
 800284a:	d005      	beq.n	8002858 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2288      	movs	r2, #136	@ 0x88
 8002850:	2120      	movs	r1, #32
 8002852:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e03d      	b.n	80028d4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10b      	bne.n	8002876 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	001a      	movs	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	05d2      	lsls	r2, r2, #23
 800286a:	0dd2      	lsrs	r2, r2, #23
 800286c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	3302      	adds	r3, #2
 8002872:	61bb      	str	r3, [r7, #24]
 8002874:	e007      	b.n	8002886 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	781a      	ldrb	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	3301      	adds	r3, #1
 8002884:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2256      	movs	r2, #86	@ 0x56
 800288a:	5a9b      	ldrh	r3, [r3, r2]
 800288c:	b29b      	uxth	r3, r3
 800288e:	3b01      	subs	r3, #1
 8002890:	b299      	uxth	r1, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2256      	movs	r2, #86	@ 0x56
 8002896:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2256      	movs	r2, #86	@ 0x56
 800289c:	5a9b      	ldrh	r3, [r3, r2]
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1c8      	bne.n	8002836 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028a4:	697a      	ldr	r2, [r7, #20]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	0013      	movs	r3, r2
 80028ae:	2200      	movs	r2, #0
 80028b0:	2140      	movs	r1, #64	@ 0x40
 80028b2:	f000 fe53 	bl	800355c <UART_WaitOnFlagUntilTimeout>
 80028b6:	1e03      	subs	r3, r0, #0
 80028b8:	d005      	beq.n	80028c6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2288      	movs	r2, #136	@ 0x88
 80028be:	2120      	movs	r1, #32
 80028c0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e006      	b.n	80028d4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2288      	movs	r2, #136	@ 0x88
 80028ca:	2120      	movs	r1, #32
 80028cc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e000      	b.n	80028d4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80028d2:	2302      	movs	r3, #2
  }
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b008      	add	sp, #32
 80028da:	bd80      	pop	{r7, pc}

080028dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028dc:	b5b0      	push	{r4, r5, r7, lr}
 80028de:	b0aa      	sub	sp, #168	@ 0xa8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	22a4      	movs	r2, #164	@ 0xa4
 80028ec:	18b9      	adds	r1, r7, r2
 80028ee:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	20a0      	movs	r0, #160	@ 0xa0
 80028f8:	1839      	adds	r1, r7, r0
 80028fa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	249c      	movs	r4, #156	@ 0x9c
 8002904:	1939      	adds	r1, r7, r4
 8002906:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002908:	0011      	movs	r1, r2
 800290a:	18bb      	adds	r3, r7, r2
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4aa2      	ldr	r2, [pc, #648]	@ (8002b98 <HAL_UART_IRQHandler+0x2bc>)
 8002910:	4013      	ands	r3, r2
 8002912:	2298      	movs	r2, #152	@ 0x98
 8002914:	18bd      	adds	r5, r7, r2
 8002916:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002918:	18bb      	adds	r3, r7, r2
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d11a      	bne.n	8002956 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002920:	187b      	adds	r3, r7, r1
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2220      	movs	r2, #32
 8002926:	4013      	ands	r3, r2
 8002928:	d015      	beq.n	8002956 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800292a:	183b      	adds	r3, r7, r0
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2220      	movs	r2, #32
 8002930:	4013      	ands	r3, r2
 8002932:	d105      	bne.n	8002940 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002934:	193b      	adds	r3, r7, r4
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	055b      	lsls	r3, r3, #21
 800293c:	4013      	ands	r3, r2
 800293e:	d00a      	beq.n	8002956 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002944:	2b00      	cmp	r3, #0
 8002946:	d100      	bne.n	800294a <HAL_UART_IRQHandler+0x6e>
 8002948:	e2dc      	b.n	8002f04 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	0010      	movs	r0, r2
 8002952:	4798      	blx	r3
      }
      return;
 8002954:	e2d6      	b.n	8002f04 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002956:	2398      	movs	r3, #152	@ 0x98
 8002958:	18fb      	adds	r3, r7, r3
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d100      	bne.n	8002962 <HAL_UART_IRQHandler+0x86>
 8002960:	e122      	b.n	8002ba8 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002962:	239c      	movs	r3, #156	@ 0x9c
 8002964:	18fb      	adds	r3, r7, r3
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a8c      	ldr	r2, [pc, #560]	@ (8002b9c <HAL_UART_IRQHandler+0x2c0>)
 800296a:	4013      	ands	r3, r2
 800296c:	d106      	bne.n	800297c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800296e:	23a0      	movs	r3, #160	@ 0xa0
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a8a      	ldr	r2, [pc, #552]	@ (8002ba0 <HAL_UART_IRQHandler+0x2c4>)
 8002976:	4013      	ands	r3, r2
 8002978:	d100      	bne.n	800297c <HAL_UART_IRQHandler+0xa0>
 800297a:	e115      	b.n	8002ba8 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800297c:	23a4      	movs	r3, #164	@ 0xa4
 800297e:	18fb      	adds	r3, r7, r3
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2201      	movs	r2, #1
 8002984:	4013      	ands	r3, r2
 8002986:	d012      	beq.n	80029ae <HAL_UART_IRQHandler+0xd2>
 8002988:	23a0      	movs	r3, #160	@ 0xa0
 800298a:	18fb      	adds	r3, r7, r3
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	2380      	movs	r3, #128	@ 0x80
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4013      	ands	r3, r2
 8002994:	d00b      	beq.n	80029ae <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2201      	movs	r2, #1
 800299c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2290      	movs	r2, #144	@ 0x90
 80029a2:	589b      	ldr	r3, [r3, r2]
 80029a4:	2201      	movs	r2, #1
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2190      	movs	r1, #144	@ 0x90
 80029ac:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80029ae:	23a4      	movs	r3, #164	@ 0xa4
 80029b0:	18fb      	adds	r3, r7, r3
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2202      	movs	r2, #2
 80029b6:	4013      	ands	r3, r2
 80029b8:	d011      	beq.n	80029de <HAL_UART_IRQHandler+0x102>
 80029ba:	239c      	movs	r3, #156	@ 0x9c
 80029bc:	18fb      	adds	r3, r7, r3
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2201      	movs	r2, #1
 80029c2:	4013      	ands	r3, r2
 80029c4:	d00b      	beq.n	80029de <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2202      	movs	r2, #2
 80029cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2290      	movs	r2, #144	@ 0x90
 80029d2:	589b      	ldr	r3, [r3, r2]
 80029d4:	2204      	movs	r2, #4
 80029d6:	431a      	orrs	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2190      	movs	r1, #144	@ 0x90
 80029dc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80029de:	23a4      	movs	r3, #164	@ 0xa4
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2204      	movs	r2, #4
 80029e6:	4013      	ands	r3, r2
 80029e8:	d011      	beq.n	8002a0e <HAL_UART_IRQHandler+0x132>
 80029ea:	239c      	movs	r3, #156	@ 0x9c
 80029ec:	18fb      	adds	r3, r7, r3
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2201      	movs	r2, #1
 80029f2:	4013      	ands	r3, r2
 80029f4:	d00b      	beq.n	8002a0e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2204      	movs	r2, #4
 80029fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2290      	movs	r2, #144	@ 0x90
 8002a02:	589b      	ldr	r3, [r3, r2]
 8002a04:	2202      	movs	r2, #2
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2190      	movs	r1, #144	@ 0x90
 8002a0c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002a0e:	23a4      	movs	r3, #164	@ 0xa4
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2208      	movs	r2, #8
 8002a16:	4013      	ands	r3, r2
 8002a18:	d017      	beq.n	8002a4a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002a1a:	23a0      	movs	r3, #160	@ 0xa0
 8002a1c:	18fb      	adds	r3, r7, r3
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2220      	movs	r2, #32
 8002a22:	4013      	ands	r3, r2
 8002a24:	d105      	bne.n	8002a32 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002a26:	239c      	movs	r3, #156	@ 0x9c
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a5b      	ldr	r2, [pc, #364]	@ (8002b9c <HAL_UART_IRQHandler+0x2c0>)
 8002a2e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002a30:	d00b      	beq.n	8002a4a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2208      	movs	r2, #8
 8002a38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2290      	movs	r2, #144	@ 0x90
 8002a3e:	589b      	ldr	r3, [r3, r2]
 8002a40:	2208      	movs	r2, #8
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2190      	movs	r1, #144	@ 0x90
 8002a48:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002a4a:	23a4      	movs	r3, #164	@ 0xa4
 8002a4c:	18fb      	adds	r3, r7, r3
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	011b      	lsls	r3, r3, #4
 8002a54:	4013      	ands	r3, r2
 8002a56:	d013      	beq.n	8002a80 <HAL_UART_IRQHandler+0x1a4>
 8002a58:	23a0      	movs	r3, #160	@ 0xa0
 8002a5a:	18fb      	adds	r3, r7, r3
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	04db      	lsls	r3, r3, #19
 8002a62:	4013      	ands	r3, r2
 8002a64:	d00c      	beq.n	8002a80 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2280      	movs	r2, #128	@ 0x80
 8002a6c:	0112      	lsls	r2, r2, #4
 8002a6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2290      	movs	r2, #144	@ 0x90
 8002a74:	589b      	ldr	r3, [r3, r2]
 8002a76:	2220      	movs	r2, #32
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2190      	movs	r1, #144	@ 0x90
 8002a7e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2290      	movs	r2, #144	@ 0x90
 8002a84:	589b      	ldr	r3, [r3, r2]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d100      	bne.n	8002a8c <HAL_UART_IRQHandler+0x1b0>
 8002a8a:	e23d      	b.n	8002f08 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002a8c:	23a4      	movs	r3, #164	@ 0xa4
 8002a8e:	18fb      	adds	r3, r7, r3
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2220      	movs	r2, #32
 8002a94:	4013      	ands	r3, r2
 8002a96:	d015      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002a98:	23a0      	movs	r3, #160	@ 0xa0
 8002a9a:	18fb      	adds	r3, r7, r3
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d106      	bne.n	8002ab2 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002aa4:	239c      	movs	r3, #156	@ 0x9c
 8002aa6:	18fb      	adds	r3, r7, r3
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	055b      	lsls	r3, r3, #21
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d008      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d004      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	0010      	movs	r0, r2
 8002ac2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2290      	movs	r2, #144	@ 0x90
 8002ac8:	589b      	ldr	r3, [r3, r2]
 8002aca:	2194      	movs	r1, #148	@ 0x94
 8002acc:	187a      	adds	r2, r7, r1
 8002ace:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2240      	movs	r2, #64	@ 0x40
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b40      	cmp	r3, #64	@ 0x40
 8002adc:	d004      	beq.n	8002ae8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002ade:	187b      	adds	r3, r7, r1
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2228      	movs	r2, #40	@ 0x28
 8002ae4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ae6:	d04c      	beq.n	8002b82 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	0018      	movs	r0, r3
 8002aec:	f000 fe8c 	bl	8003808 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2240      	movs	r2, #64	@ 0x40
 8002af8:	4013      	ands	r3, r2
 8002afa:	2b40      	cmp	r3, #64	@ 0x40
 8002afc:	d13c      	bne.n	8002b78 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002afe:	f3ef 8310 	mrs	r3, PRIMASK
 8002b02:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002b04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b06:	2090      	movs	r0, #144	@ 0x90
 8002b08:	183a      	adds	r2, r7, r0
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b12:	f383 8810 	msr	PRIMASK, r3
}
 8002b16:	46c0      	nop			@ (mov r8, r8)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2140      	movs	r1, #64	@ 0x40
 8002b24:	438a      	bics	r2, r1
 8002b26:	609a      	str	r2, [r3, #8]
 8002b28:	183b      	adds	r3, r7, r0
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b30:	f383 8810 	msr	PRIMASK, r3
}
 8002b34:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2280      	movs	r2, #128	@ 0x80
 8002b3a:	589b      	ldr	r3, [r3, r2]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d016      	beq.n	8002b6e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2280      	movs	r2, #128	@ 0x80
 8002b44:	589b      	ldr	r3, [r3, r2]
 8002b46:	4a17      	ldr	r2, [pc, #92]	@ (8002ba4 <HAL_UART_IRQHandler+0x2c8>)
 8002b48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2280      	movs	r2, #128	@ 0x80
 8002b4e:	589b      	ldr	r3, [r3, r2]
 8002b50:	0018      	movs	r0, r3
 8002b52:	f7fe fc97 	bl	8001484 <HAL_DMA_Abort_IT>
 8002b56:	1e03      	subs	r3, r0, #0
 8002b58:	d01c      	beq.n	8002b94 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2280      	movs	r2, #128	@ 0x80
 8002b5e:	589b      	ldr	r3, [r3, r2]
 8002b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	2180      	movs	r1, #128	@ 0x80
 8002b66:	5852      	ldr	r2, [r2, r1]
 8002b68:	0010      	movs	r0, r2
 8002b6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b6c:	e012      	b.n	8002b94 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	0018      	movs	r0, r3
 8002b72:	f7fd fd99 	bl	80006a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b76:	e00d      	b.n	8002b94 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f7fd fd94 	bl	80006a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b80:	e008      	b.n	8002b94 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	0018      	movs	r0, r3
 8002b86:	f7fd fd8f 	bl	80006a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2290      	movs	r2, #144	@ 0x90
 8002b8e:	2100      	movs	r1, #0
 8002b90:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002b92:	e1b9      	b.n	8002f08 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b94:	46c0      	nop			@ (mov r8, r8)
    return;
 8002b96:	e1b7      	b.n	8002f08 <HAL_UART_IRQHandler+0x62c>
 8002b98:	0000080f 	.word	0x0000080f
 8002b9c:	10000001 	.word	0x10000001
 8002ba0:	04000120 	.word	0x04000120
 8002ba4:	08003acd 	.word	0x08003acd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d000      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x2d6>
 8002bb0:	e13e      	b.n	8002e30 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002bb2:	23a4      	movs	r3, #164	@ 0xa4
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2210      	movs	r2, #16
 8002bba:	4013      	ands	r3, r2
 8002bbc:	d100      	bne.n	8002bc0 <HAL_UART_IRQHandler+0x2e4>
 8002bbe:	e137      	b.n	8002e30 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002bc0:	23a0      	movs	r3, #160	@ 0xa0
 8002bc2:	18fb      	adds	r3, r7, r3
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2210      	movs	r2, #16
 8002bc8:	4013      	ands	r3, r2
 8002bca:	d100      	bne.n	8002bce <HAL_UART_IRQHandler+0x2f2>
 8002bcc:	e130      	b.n	8002e30 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2210      	movs	r2, #16
 8002bd4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	2240      	movs	r2, #64	@ 0x40
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b40      	cmp	r3, #64	@ 0x40
 8002be2:	d000      	beq.n	8002be6 <HAL_UART_IRQHandler+0x30a>
 8002be4:	e0a4      	b.n	8002d30 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2280      	movs	r2, #128	@ 0x80
 8002bea:	589b      	ldr	r3, [r3, r2]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	217e      	movs	r1, #126	@ 0x7e
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002bf6:	187b      	adds	r3, r7, r1
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d100      	bne.n	8002c00 <HAL_UART_IRQHandler+0x324>
 8002bfe:	e185      	b.n	8002f0c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	225c      	movs	r2, #92	@ 0x5c
 8002c04:	5a9b      	ldrh	r3, [r3, r2]
 8002c06:	187a      	adds	r2, r7, r1
 8002c08:	8812      	ldrh	r2, [r2, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d300      	bcc.n	8002c10 <HAL_UART_IRQHandler+0x334>
 8002c0e:	e17d      	b.n	8002f0c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	187a      	adds	r2, r7, r1
 8002c14:	215e      	movs	r1, #94	@ 0x5e
 8002c16:	8812      	ldrh	r2, [r2, #0]
 8002c18:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2280      	movs	r2, #128	@ 0x80
 8002c1e:	589b      	ldr	r3, [r3, r2]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2220      	movs	r2, #32
 8002c26:	4013      	ands	r3, r2
 8002c28:	d170      	bne.n	8002d0c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8002c2e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c34:	2301      	movs	r3, #1
 8002c36:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c3a:	f383 8810 	msr	PRIMASK, r3
}
 8002c3e:	46c0      	nop			@ (mov r8, r8)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	49b4      	ldr	r1, [pc, #720]	@ (8002f1c <HAL_UART_IRQHandler+0x640>)
 8002c4c:	400a      	ands	r2, r1
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c52:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c56:	f383 8810 	msr	PRIMASK, r3
}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c5c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c64:	677b      	str	r3, [r7, #116]	@ 0x74
 8002c66:	2301      	movs	r3, #1
 8002c68:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c6c:	f383 8810 	msr	PRIMASK, r3
}
 8002c70:	46c0      	nop			@ (mov r8, r8)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	438a      	bics	r2, r1
 8002c80:	609a      	str	r2, [r3, #8]
 8002c82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c84:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c88:	f383 8810 	msr	PRIMASK, r3
}
 8002c8c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c8e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c92:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002c94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c96:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c98:	2301      	movs	r3, #1
 8002c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689a      	ldr	r2, [r3, #8]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2140      	movs	r1, #64	@ 0x40
 8002cb0:	438a      	bics	r2, r1
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cb6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cba:	f383 8810 	msr	PRIMASK, r3
}
 8002cbe:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	228c      	movs	r2, #140	@ 0x8c
 8002cc4:	2120      	movs	r1, #32
 8002cc6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cce:	f3ef 8310 	mrs	r3, PRIMASK
 8002cd2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002cd8:	2301      	movs	r3, #1
 8002cda:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cde:	f383 8810 	msr	PRIMASK, r3
}
 8002ce2:	46c0      	nop			@ (mov r8, r8)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2110      	movs	r1, #16
 8002cf0:	438a      	bics	r2, r1
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cfa:	f383 8810 	msr	PRIMASK, r3
}
 8002cfe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2280      	movs	r2, #128	@ 0x80
 8002d04:	589b      	ldr	r3, [r3, r2]
 8002d06:	0018      	movs	r0, r3
 8002d08:	f7fe fb5a 	bl	80013c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	225c      	movs	r2, #92	@ 0x5c
 8002d16:	5a9a      	ldrh	r2, [r3, r2]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	215e      	movs	r1, #94	@ 0x5e
 8002d1c:	5a5b      	ldrh	r3, [r3, r1]
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	0011      	movs	r1, r2
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f7fd fc7d 	bl	8000628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d2e:	e0ed      	b.n	8002f0c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	225c      	movs	r2, #92	@ 0x5c
 8002d34:	5a99      	ldrh	r1, [r3, r2]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	225e      	movs	r2, #94	@ 0x5e
 8002d3a:	5a9b      	ldrh	r3, [r3, r2]
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	208e      	movs	r0, #142	@ 0x8e
 8002d40:	183b      	adds	r3, r7, r0
 8002d42:	1a8a      	subs	r2, r1, r2
 8002d44:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	225e      	movs	r2, #94	@ 0x5e
 8002d4a:	5a9b      	ldrh	r3, [r3, r2]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d100      	bne.n	8002d54 <HAL_UART_IRQHandler+0x478>
 8002d52:	e0dd      	b.n	8002f10 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8002d54:	183b      	adds	r3, r7, r0
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d100      	bne.n	8002d5e <HAL_UART_IRQHandler+0x482>
 8002d5c:	e0d8      	b.n	8002f10 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d62:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d64:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d66:	2488      	movs	r4, #136	@ 0x88
 8002d68:	193a      	adds	r2, r7, r4
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f383 8810 	msr	PRIMASK, r3
}
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4967      	ldr	r1, [pc, #412]	@ (8002f20 <HAL_UART_IRQHandler+0x644>)
 8002d84:	400a      	ands	r2, r1
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	193b      	adds	r3, r7, r4
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f383 8810 	msr	PRIMASK, r3
}
 8002d94:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d96:	f3ef 8310 	mrs	r3, PRIMASK
 8002d9a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d9c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002d9e:	2484      	movs	r4, #132	@ 0x84
 8002da0:	193a      	adds	r2, r7, r4
 8002da2:	6013      	str	r3, [r2, #0]
 8002da4:	2301      	movs	r3, #1
 8002da6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f383 8810 	msr	PRIMASK, r3
}
 8002dae:	46c0      	nop			@ (mov r8, r8)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	495a      	ldr	r1, [pc, #360]	@ (8002f24 <HAL_UART_IRQHandler+0x648>)
 8002dbc:	400a      	ands	r2, r1
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	193b      	adds	r3, r7, r4
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	f383 8810 	msr	PRIMASK, r3
}
 8002dcc:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	228c      	movs	r2, #140	@ 0x8c
 8002dd2:	2120      	movs	r1, #32
 8002dd4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de2:	f3ef 8310 	mrs	r3, PRIMASK
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dea:	2480      	movs	r4, #128	@ 0x80
 8002dec:	193a      	adds	r2, r7, r4
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	2301      	movs	r3, #1
 8002df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df6:	f383 8810 	msr	PRIMASK, r3
}
 8002dfa:	46c0      	nop			@ (mov r8, r8)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2110      	movs	r1, #16
 8002e08:	438a      	bics	r2, r1
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	193b      	adds	r3, r7, r4
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e14:	f383 8810 	msr	PRIMASK, r3
}
 8002e18:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2202      	movs	r2, #2
 8002e1e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002e20:	183b      	adds	r3, r7, r0
 8002e22:	881a      	ldrh	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	0011      	movs	r1, r2
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f7fd fbfd 	bl	8000628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e2e:	e06f      	b.n	8002f10 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002e30:	23a4      	movs	r3, #164	@ 0xa4
 8002e32:	18fb      	adds	r3, r7, r3
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	2380      	movs	r3, #128	@ 0x80
 8002e38:	035b      	lsls	r3, r3, #13
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d010      	beq.n	8002e60 <HAL_UART_IRQHandler+0x584>
 8002e3e:	239c      	movs	r3, #156	@ 0x9c
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	2380      	movs	r3, #128	@ 0x80
 8002e46:	03db      	lsls	r3, r3, #15
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d009      	beq.n	8002e60 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2280      	movs	r2, #128	@ 0x80
 8002e52:	0352      	lsls	r2, r2, #13
 8002e54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f000 fe7a 	bl	8003b52 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e5e:	e05a      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002e60:	23a4      	movs	r3, #164	@ 0xa4
 8002e62:	18fb      	adds	r3, r7, r3
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2280      	movs	r2, #128	@ 0x80
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d016      	beq.n	8002e9a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002e6c:	23a0      	movs	r3, #160	@ 0xa0
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2280      	movs	r2, #128	@ 0x80
 8002e74:	4013      	ands	r3, r2
 8002e76:	d106      	bne.n	8002e86 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002e78:	239c      	movs	r3, #156	@ 0x9c
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	2380      	movs	r3, #128	@ 0x80
 8002e80:	041b      	lsls	r3, r3, #16
 8002e82:	4013      	ands	r3, r2
 8002e84:	d009      	beq.n	8002e9a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d042      	beq.n	8002f14 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	0010      	movs	r0, r2
 8002e96:	4798      	blx	r3
    }
    return;
 8002e98:	e03c      	b.n	8002f14 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002e9a:	23a4      	movs	r3, #164	@ 0xa4
 8002e9c:	18fb      	adds	r3, r7, r3
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2240      	movs	r2, #64	@ 0x40
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d00a      	beq.n	8002ebc <HAL_UART_IRQHandler+0x5e0>
 8002ea6:	23a0      	movs	r3, #160	@ 0xa0
 8002ea8:	18fb      	adds	r3, r7, r3
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2240      	movs	r2, #64	@ 0x40
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d004      	beq.n	8002ebc <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f000 fe20 	bl	8003afa <UART_EndTransmit_IT>
    return;
 8002eba:	e02c      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002ebc:	23a4      	movs	r3, #164	@ 0xa4
 8002ebe:	18fb      	adds	r3, r7, r3
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	2380      	movs	r3, #128	@ 0x80
 8002ec4:	041b      	lsls	r3, r3, #16
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d00b      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x606>
 8002eca:	23a0      	movs	r3, #160	@ 0xa0
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	05db      	lsls	r3, r3, #23
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d004      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	0018      	movs	r0, r3
 8002edc:	f000 fe49 	bl	8003b72 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002ee0:	e019      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002ee2:	23a4      	movs	r3, #164	@ 0xa4
 8002ee4:	18fb      	adds	r3, r7, r3
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2380      	movs	r3, #128	@ 0x80
 8002eea:	045b      	lsls	r3, r3, #17
 8002eec:	4013      	ands	r3, r2
 8002eee:	d012      	beq.n	8002f16 <HAL_UART_IRQHandler+0x63a>
 8002ef0:	23a0      	movs	r3, #160	@ 0xa0
 8002ef2:	18fb      	adds	r3, r7, r3
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	da0d      	bge.n	8002f16 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	0018      	movs	r0, r3
 8002efe:	f000 fe30 	bl	8003b62 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002f02:	e008      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
      return;
 8002f04:	46c0      	nop			@ (mov r8, r8)
 8002f06:	e006      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
    return;
 8002f08:	46c0      	nop			@ (mov r8, r8)
 8002f0a:	e004      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
      return;
 8002f0c:	46c0      	nop			@ (mov r8, r8)
 8002f0e:	e002      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
      return;
 8002f10:	46c0      	nop			@ (mov r8, r8)
 8002f12:	e000      	b.n	8002f16 <HAL_UART_IRQHandler+0x63a>
    return;
 8002f14:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b02a      	add	sp, #168	@ 0xa8
 8002f1a:	bdb0      	pop	{r4, r5, r7, pc}
 8002f1c:	fffffeff 	.word	0xfffffeff
 8002f20:	fffffedf 	.word	0xfffffedf
 8002f24:	effffffe 	.word	0xeffffffe

08002f28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002f40:	46c0      	nop			@ (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b002      	add	sp, #8
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002f50:	46c0      	nop			@ (mov r8, r8)
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b002      	add	sp, #8
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f60:	231a      	movs	r3, #26
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	431a      	orrs	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4abc      	ldr	r2, [pc, #752]	@ (8003278 <UART_SetConfig+0x320>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	0019      	movs	r1, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	69fa      	ldr	r2, [r7, #28]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4ab7      	ldr	r2, [pc, #732]	@ (800327c <UART_SetConfig+0x324>)
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	0019      	movs	r1, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	69fa      	ldr	r2, [r7, #28]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	4aae      	ldr	r2, [pc, #696]	@ (8003280 <UART_SetConfig+0x328>)
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	0019      	movs	r1, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69fa      	ldr	r2, [r7, #28]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fda:	220f      	movs	r2, #15
 8002fdc:	4393      	bics	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4aa4      	ldr	r2, [pc, #656]	@ (8003284 <UART_SetConfig+0x32c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d127      	bne.n	8003046 <UART_SetConfig+0xee>
 8002ff6:	4ba4      	ldr	r3, [pc, #656]	@ (8003288 <UART_SetConfig+0x330>)
 8002ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ffa:	2203      	movs	r2, #3
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d017      	beq.n	8003032 <UART_SetConfig+0xda>
 8003002:	d81b      	bhi.n	800303c <UART_SetConfig+0xe4>
 8003004:	2b02      	cmp	r3, #2
 8003006:	d00a      	beq.n	800301e <UART_SetConfig+0xc6>
 8003008:	d818      	bhi.n	800303c <UART_SetConfig+0xe4>
 800300a:	2b00      	cmp	r3, #0
 800300c:	d002      	beq.n	8003014 <UART_SetConfig+0xbc>
 800300e:	2b01      	cmp	r3, #1
 8003010:	d00a      	beq.n	8003028 <UART_SetConfig+0xd0>
 8003012:	e013      	b.n	800303c <UART_SetConfig+0xe4>
 8003014:	231b      	movs	r3, #27
 8003016:	18fb      	adds	r3, r7, r3
 8003018:	2200      	movs	r2, #0
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	e058      	b.n	80030d0 <UART_SetConfig+0x178>
 800301e:	231b      	movs	r3, #27
 8003020:	18fb      	adds	r3, r7, r3
 8003022:	2202      	movs	r2, #2
 8003024:	701a      	strb	r2, [r3, #0]
 8003026:	e053      	b.n	80030d0 <UART_SetConfig+0x178>
 8003028:	231b      	movs	r3, #27
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	2204      	movs	r2, #4
 800302e:	701a      	strb	r2, [r3, #0]
 8003030:	e04e      	b.n	80030d0 <UART_SetConfig+0x178>
 8003032:	231b      	movs	r3, #27
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	2208      	movs	r2, #8
 8003038:	701a      	strb	r2, [r3, #0]
 800303a:	e049      	b.n	80030d0 <UART_SetConfig+0x178>
 800303c:	231b      	movs	r3, #27
 800303e:	18fb      	adds	r3, r7, r3
 8003040:	2210      	movs	r2, #16
 8003042:	701a      	strb	r2, [r3, #0]
 8003044:	e044      	b.n	80030d0 <UART_SetConfig+0x178>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a90      	ldr	r2, [pc, #576]	@ (800328c <UART_SetConfig+0x334>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d127      	bne.n	80030a0 <UART_SetConfig+0x148>
 8003050:	4b8d      	ldr	r3, [pc, #564]	@ (8003288 <UART_SetConfig+0x330>)
 8003052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003054:	220c      	movs	r2, #12
 8003056:	4013      	ands	r3, r2
 8003058:	2b0c      	cmp	r3, #12
 800305a:	d017      	beq.n	800308c <UART_SetConfig+0x134>
 800305c:	d81b      	bhi.n	8003096 <UART_SetConfig+0x13e>
 800305e:	2b08      	cmp	r3, #8
 8003060:	d00a      	beq.n	8003078 <UART_SetConfig+0x120>
 8003062:	d818      	bhi.n	8003096 <UART_SetConfig+0x13e>
 8003064:	2b00      	cmp	r3, #0
 8003066:	d002      	beq.n	800306e <UART_SetConfig+0x116>
 8003068:	2b04      	cmp	r3, #4
 800306a:	d00a      	beq.n	8003082 <UART_SetConfig+0x12a>
 800306c:	e013      	b.n	8003096 <UART_SetConfig+0x13e>
 800306e:	231b      	movs	r3, #27
 8003070:	18fb      	adds	r3, r7, r3
 8003072:	2200      	movs	r2, #0
 8003074:	701a      	strb	r2, [r3, #0]
 8003076:	e02b      	b.n	80030d0 <UART_SetConfig+0x178>
 8003078:	231b      	movs	r3, #27
 800307a:	18fb      	adds	r3, r7, r3
 800307c:	2202      	movs	r2, #2
 800307e:	701a      	strb	r2, [r3, #0]
 8003080:	e026      	b.n	80030d0 <UART_SetConfig+0x178>
 8003082:	231b      	movs	r3, #27
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	2204      	movs	r2, #4
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	e021      	b.n	80030d0 <UART_SetConfig+0x178>
 800308c:	231b      	movs	r3, #27
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	2208      	movs	r2, #8
 8003092:	701a      	strb	r2, [r3, #0]
 8003094:	e01c      	b.n	80030d0 <UART_SetConfig+0x178>
 8003096:	231b      	movs	r3, #27
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	2210      	movs	r2, #16
 800309c:	701a      	strb	r2, [r3, #0]
 800309e:	e017      	b.n	80030d0 <UART_SetConfig+0x178>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a7a      	ldr	r2, [pc, #488]	@ (8003290 <UART_SetConfig+0x338>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d104      	bne.n	80030b4 <UART_SetConfig+0x15c>
 80030aa:	231b      	movs	r3, #27
 80030ac:	18fb      	adds	r3, r7, r3
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e00d      	b.n	80030d0 <UART_SetConfig+0x178>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a76      	ldr	r2, [pc, #472]	@ (8003294 <UART_SetConfig+0x33c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d104      	bne.n	80030c8 <UART_SetConfig+0x170>
 80030be:	231b      	movs	r3, #27
 80030c0:	18fb      	adds	r3, r7, r3
 80030c2:	2200      	movs	r2, #0
 80030c4:	701a      	strb	r2, [r3, #0]
 80030c6:	e003      	b.n	80030d0 <UART_SetConfig+0x178>
 80030c8:	231b      	movs	r3, #27
 80030ca:	18fb      	adds	r3, r7, r3
 80030cc:	2210      	movs	r2, #16
 80030ce:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69da      	ldr	r2, [r3, #28]
 80030d4:	2380      	movs	r3, #128	@ 0x80
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	429a      	cmp	r2, r3
 80030da:	d000      	beq.n	80030de <UART_SetConfig+0x186>
 80030dc:	e065      	b.n	80031aa <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80030de:	231b      	movs	r3, #27
 80030e0:	18fb      	adds	r3, r7, r3
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b08      	cmp	r3, #8
 80030e6:	d015      	beq.n	8003114 <UART_SetConfig+0x1bc>
 80030e8:	dc18      	bgt.n	800311c <UART_SetConfig+0x1c4>
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	d00d      	beq.n	800310a <UART_SetConfig+0x1b2>
 80030ee:	dc15      	bgt.n	800311c <UART_SetConfig+0x1c4>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d002      	beq.n	80030fa <UART_SetConfig+0x1a2>
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d005      	beq.n	8003104 <UART_SetConfig+0x1ac>
 80030f8:	e010      	b.n	800311c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030fa:	f7ff f9ab 	bl	8002454 <HAL_RCC_GetPCLK1Freq>
 80030fe:	0003      	movs	r3, r0
 8003100:	617b      	str	r3, [r7, #20]
        break;
 8003102:	e012      	b.n	800312a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003104:	4b64      	ldr	r3, [pc, #400]	@ (8003298 <UART_SetConfig+0x340>)
 8003106:	617b      	str	r3, [r7, #20]
        break;
 8003108:	e00f      	b.n	800312a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800310a:	f7ff f917 	bl	800233c <HAL_RCC_GetSysClockFreq>
 800310e:	0003      	movs	r3, r0
 8003110:	617b      	str	r3, [r7, #20]
        break;
 8003112:	e00a      	b.n	800312a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003114:	2380      	movs	r3, #128	@ 0x80
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	617b      	str	r3, [r7, #20]
        break;
 800311a:	e006      	b.n	800312a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003120:	231a      	movs	r3, #26
 8003122:	18fb      	adds	r3, r7, r3
 8003124:	2201      	movs	r2, #1
 8003126:	701a      	strb	r2, [r3, #0]
        break;
 8003128:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d100      	bne.n	8003132 <UART_SetConfig+0x1da>
 8003130:	e08d      	b.n	800324e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003136:	4b59      	ldr	r3, [pc, #356]	@ (800329c <UART_SetConfig+0x344>)
 8003138:	0052      	lsls	r2, r2, #1
 800313a:	5ad3      	ldrh	r3, [r2, r3]
 800313c:	0019      	movs	r1, r3
 800313e:	6978      	ldr	r0, [r7, #20]
 8003140:	f7fc ffe6 	bl	8000110 <__udivsi3>
 8003144:	0003      	movs	r3, r0
 8003146:	005a      	lsls	r2, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	085b      	lsrs	r3, r3, #1
 800314e:	18d2      	adds	r2, r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	0019      	movs	r1, r3
 8003156:	0010      	movs	r0, r2
 8003158:	f7fc ffda 	bl	8000110 <__udivsi3>
 800315c:	0003      	movs	r3, r0
 800315e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	2b0f      	cmp	r3, #15
 8003164:	d91c      	bls.n	80031a0 <UART_SetConfig+0x248>
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	025b      	lsls	r3, r3, #9
 800316c:	429a      	cmp	r2, r3
 800316e:	d217      	bcs.n	80031a0 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	b29a      	uxth	r2, r3
 8003174:	200e      	movs	r0, #14
 8003176:	183b      	adds	r3, r7, r0
 8003178:	210f      	movs	r1, #15
 800317a:	438a      	bics	r2, r1
 800317c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	085b      	lsrs	r3, r3, #1
 8003182:	b29b      	uxth	r3, r3
 8003184:	2207      	movs	r2, #7
 8003186:	4013      	ands	r3, r2
 8003188:	b299      	uxth	r1, r3
 800318a:	183b      	adds	r3, r7, r0
 800318c:	183a      	adds	r2, r7, r0
 800318e:	8812      	ldrh	r2, [r2, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	183a      	adds	r2, r7, r0
 800319a:	8812      	ldrh	r2, [r2, #0]
 800319c:	60da      	str	r2, [r3, #12]
 800319e:	e056      	b.n	800324e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80031a0:	231a      	movs	r3, #26
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	e051      	b.n	800324e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031aa:	231b      	movs	r3, #27
 80031ac:	18fb      	adds	r3, r7, r3
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d015      	beq.n	80031e0 <UART_SetConfig+0x288>
 80031b4:	dc18      	bgt.n	80031e8 <UART_SetConfig+0x290>
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d00d      	beq.n	80031d6 <UART_SetConfig+0x27e>
 80031ba:	dc15      	bgt.n	80031e8 <UART_SetConfig+0x290>
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d002      	beq.n	80031c6 <UART_SetConfig+0x26e>
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d005      	beq.n	80031d0 <UART_SetConfig+0x278>
 80031c4:	e010      	b.n	80031e8 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031c6:	f7ff f945 	bl	8002454 <HAL_RCC_GetPCLK1Freq>
 80031ca:	0003      	movs	r3, r0
 80031cc:	617b      	str	r3, [r7, #20]
        break;
 80031ce:	e012      	b.n	80031f6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031d0:	4b31      	ldr	r3, [pc, #196]	@ (8003298 <UART_SetConfig+0x340>)
 80031d2:	617b      	str	r3, [r7, #20]
        break;
 80031d4:	e00f      	b.n	80031f6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031d6:	f7ff f8b1 	bl	800233c <HAL_RCC_GetSysClockFreq>
 80031da:	0003      	movs	r3, r0
 80031dc:	617b      	str	r3, [r7, #20]
        break;
 80031de:	e00a      	b.n	80031f6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031e0:	2380      	movs	r3, #128	@ 0x80
 80031e2:	021b      	lsls	r3, r3, #8
 80031e4:	617b      	str	r3, [r7, #20]
        break;
 80031e6:	e006      	b.n	80031f6 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80031ec:	231a      	movs	r3, #26
 80031ee:	18fb      	adds	r3, r7, r3
 80031f0:	2201      	movs	r2, #1
 80031f2:	701a      	strb	r2, [r3, #0]
        break;
 80031f4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d028      	beq.n	800324e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003200:	4b26      	ldr	r3, [pc, #152]	@ (800329c <UART_SetConfig+0x344>)
 8003202:	0052      	lsls	r2, r2, #1
 8003204:	5ad3      	ldrh	r3, [r2, r3]
 8003206:	0019      	movs	r1, r3
 8003208:	6978      	ldr	r0, [r7, #20]
 800320a:	f7fc ff81 	bl	8000110 <__udivsi3>
 800320e:	0003      	movs	r3, r0
 8003210:	001a      	movs	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	085b      	lsrs	r3, r3, #1
 8003218:	18d2      	adds	r2, r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0019      	movs	r1, r3
 8003220:	0010      	movs	r0, r2
 8003222:	f7fc ff75 	bl	8000110 <__udivsi3>
 8003226:	0003      	movs	r3, r0
 8003228:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b0f      	cmp	r3, #15
 800322e:	d90a      	bls.n	8003246 <UART_SetConfig+0x2ee>
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	2380      	movs	r3, #128	@ 0x80
 8003234:	025b      	lsls	r3, r3, #9
 8003236:	429a      	cmp	r2, r3
 8003238:	d205      	bcs.n	8003246 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	b29a      	uxth	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	60da      	str	r2, [r3, #12]
 8003244:	e003      	b.n	800324e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8003246:	231a      	movs	r3, #26
 8003248:	18fb      	adds	r3, r7, r3
 800324a:	2201      	movs	r2, #1
 800324c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	226a      	movs	r2, #106	@ 0x6a
 8003252:	2101      	movs	r1, #1
 8003254:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2268      	movs	r2, #104	@ 0x68
 800325a:	2101      	movs	r1, #1
 800325c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800326a:	231a      	movs	r3, #26
 800326c:	18fb      	adds	r3, r7, r3
 800326e:	781b      	ldrb	r3, [r3, #0]
}
 8003270:	0018      	movs	r0, r3
 8003272:	46bd      	mov	sp, r7
 8003274:	b008      	add	sp, #32
 8003276:	bd80      	pop	{r7, pc}
 8003278:	cfff69f3 	.word	0xcfff69f3
 800327c:	ffffcfff 	.word	0xffffcfff
 8003280:	11fff4ff 	.word	0x11fff4ff
 8003284:	40013800 	.word	0x40013800
 8003288:	40021000 	.word	0x40021000
 800328c:	40004400 	.word	0x40004400
 8003290:	40004800 	.word	0x40004800
 8003294:	40004c00 	.word	0x40004c00
 8003298:	00f42400 	.word	0x00f42400
 800329c:	08004000 	.word	0x08004000

080032a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ac:	2208      	movs	r2, #8
 80032ae:	4013      	ands	r3, r2
 80032b0:	d00b      	beq.n	80032ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	4a4a      	ldr	r2, [pc, #296]	@ (80033e4 <UART_AdvFeatureConfig+0x144>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	0019      	movs	r1, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ce:	2201      	movs	r2, #1
 80032d0:	4013      	ands	r3, r2
 80032d2:	d00b      	beq.n	80032ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	4a43      	ldr	r2, [pc, #268]	@ (80033e8 <UART_AdvFeatureConfig+0x148>)
 80032dc:	4013      	ands	r3, r2
 80032de:	0019      	movs	r1, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f0:	2202      	movs	r2, #2
 80032f2:	4013      	ands	r3, r2
 80032f4:	d00b      	beq.n	800330e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	4a3b      	ldr	r2, [pc, #236]	@ (80033ec <UART_AdvFeatureConfig+0x14c>)
 80032fe:	4013      	ands	r3, r2
 8003300:	0019      	movs	r1, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	430a      	orrs	r2, r1
 800330c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	2204      	movs	r2, #4
 8003314:	4013      	ands	r3, r2
 8003316:	d00b      	beq.n	8003330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	4a34      	ldr	r2, [pc, #208]	@ (80033f0 <UART_AdvFeatureConfig+0x150>)
 8003320:	4013      	ands	r3, r2
 8003322:	0019      	movs	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003334:	2210      	movs	r2, #16
 8003336:	4013      	ands	r3, r2
 8003338:	d00b      	beq.n	8003352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	4a2c      	ldr	r2, [pc, #176]	@ (80033f4 <UART_AdvFeatureConfig+0x154>)
 8003342:	4013      	ands	r3, r2
 8003344:	0019      	movs	r1, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003356:	2220      	movs	r2, #32
 8003358:	4013      	ands	r3, r2
 800335a:	d00b      	beq.n	8003374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	4a25      	ldr	r2, [pc, #148]	@ (80033f8 <UART_AdvFeatureConfig+0x158>)
 8003364:	4013      	ands	r3, r2
 8003366:	0019      	movs	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	430a      	orrs	r2, r1
 8003372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003378:	2240      	movs	r2, #64	@ 0x40
 800337a:	4013      	ands	r3, r2
 800337c:	d01d      	beq.n	80033ba <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	4a1d      	ldr	r2, [pc, #116]	@ (80033fc <UART_AdvFeatureConfig+0x15c>)
 8003386:	4013      	ands	r3, r2
 8003388:	0019      	movs	r1, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800339a:	2380      	movs	r3, #128	@ 0x80
 800339c:	035b      	lsls	r3, r3, #13
 800339e:	429a      	cmp	r2, r3
 80033a0:	d10b      	bne.n	80033ba <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	4a15      	ldr	r2, [pc, #84]	@ (8003400 <UART_AdvFeatureConfig+0x160>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	0019      	movs	r1, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033be:	2280      	movs	r2, #128	@ 0x80
 80033c0:	4013      	ands	r3, r2
 80033c2:	d00b      	beq.n	80033dc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	4a0e      	ldr	r2, [pc, #56]	@ (8003404 <UART_AdvFeatureConfig+0x164>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	0019      	movs	r1, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	605a      	str	r2, [r3, #4]
  }
}
 80033dc:	46c0      	nop			@ (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	b002      	add	sp, #8
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	ffff7fff 	.word	0xffff7fff
 80033e8:	fffdffff 	.word	0xfffdffff
 80033ec:	fffeffff 	.word	0xfffeffff
 80033f0:	fffbffff 	.word	0xfffbffff
 80033f4:	ffffefff 	.word	0xffffefff
 80033f8:	ffffdfff 	.word	0xffffdfff
 80033fc:	ffefffff 	.word	0xffefffff
 8003400:	ff9fffff 	.word	0xff9fffff
 8003404:	fff7ffff 	.word	0xfff7ffff

08003408 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b092      	sub	sp, #72	@ 0x48
 800340c:	af02      	add	r7, sp, #8
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2290      	movs	r2, #144	@ 0x90
 8003414:	2100      	movs	r1, #0
 8003416:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003418:	f7fd fdb6 	bl	8000f88 <HAL_GetTick>
 800341c:	0003      	movs	r3, r0
 800341e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2208      	movs	r2, #8
 8003428:	4013      	ands	r3, r2
 800342a:	2b08      	cmp	r3, #8
 800342c:	d12d      	bne.n	800348a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800342e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003430:	2280      	movs	r2, #128	@ 0x80
 8003432:	0391      	lsls	r1, r2, #14
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	4a47      	ldr	r2, [pc, #284]	@ (8003554 <UART_CheckIdleState+0x14c>)
 8003438:	9200      	str	r2, [sp, #0]
 800343a:	2200      	movs	r2, #0
 800343c:	f000 f88e 	bl	800355c <UART_WaitOnFlagUntilTimeout>
 8003440:	1e03      	subs	r3, r0, #0
 8003442:	d022      	beq.n	800348a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003444:	f3ef 8310 	mrs	r3, PRIMASK
 8003448:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800344c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800344e:	2301      	movs	r3, #1
 8003450:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003454:	f383 8810 	msr	PRIMASK, r3
}
 8003458:	46c0      	nop			@ (mov r8, r8)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2180      	movs	r1, #128	@ 0x80
 8003466:	438a      	bics	r2, r1
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800346c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003470:	f383 8810 	msr	PRIMASK, r3
}
 8003474:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2288      	movs	r2, #136	@ 0x88
 800347a:	2120      	movs	r1, #32
 800347c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2284      	movs	r2, #132	@ 0x84
 8003482:	2100      	movs	r1, #0
 8003484:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e060      	b.n	800354c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2204      	movs	r2, #4
 8003492:	4013      	ands	r3, r2
 8003494:	2b04      	cmp	r3, #4
 8003496:	d146      	bne.n	8003526 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800349a:	2280      	movs	r2, #128	@ 0x80
 800349c:	03d1      	lsls	r1, r2, #15
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003554 <UART_CheckIdleState+0x14c>)
 80034a2:	9200      	str	r2, [sp, #0]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f000 f859 	bl	800355c <UART_WaitOnFlagUntilTimeout>
 80034aa:	1e03      	subs	r3, r0, #0
 80034ac:	d03b      	beq.n	8003526 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034ae:	f3ef 8310 	mrs	r3, PRIMASK
 80034b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80034b4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80034b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80034b8:	2301      	movs	r3, #1
 80034ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	f383 8810 	msr	PRIMASK, r3
}
 80034c2:	46c0      	nop			@ (mov r8, r8)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4922      	ldr	r1, [pc, #136]	@ (8003558 <UART_CheckIdleState+0x150>)
 80034d0:	400a      	ands	r2, r1
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f383 8810 	msr	PRIMASK, r3
}
 80034de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e0:	f3ef 8310 	mrs	r3, PRIMASK
 80034e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80034e6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80034ea:	2301      	movs	r3, #1
 80034ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f383 8810 	msr	PRIMASK, r3
}
 80034f4:	46c0      	nop			@ (mov r8, r8)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2101      	movs	r1, #1
 8003502:	438a      	bics	r2, r1
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003508:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	f383 8810 	msr	PRIMASK, r3
}
 8003510:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	228c      	movs	r2, #140	@ 0x8c
 8003516:	2120      	movs	r1, #32
 8003518:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2284      	movs	r2, #132	@ 0x84
 800351e:	2100      	movs	r1, #0
 8003520:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e012      	b.n	800354c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2288      	movs	r2, #136	@ 0x88
 800352a:	2120      	movs	r1, #32
 800352c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	228c      	movs	r2, #140	@ 0x8c
 8003532:	2120      	movs	r1, #32
 8003534:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2284      	movs	r2, #132	@ 0x84
 8003546:	2100      	movs	r1, #0
 8003548:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	0018      	movs	r0, r3
 800354e:	46bd      	mov	sp, r7
 8003550:	b010      	add	sp, #64	@ 0x40
 8003552:	bd80      	pop	{r7, pc}
 8003554:	01ffffff 	.word	0x01ffffff
 8003558:	fffffedf 	.word	0xfffffedf

0800355c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	603b      	str	r3, [r7, #0]
 8003568:	1dfb      	adds	r3, r7, #7
 800356a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800356c:	e051      	b.n	8003612 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	3301      	adds	r3, #1
 8003572:	d04e      	beq.n	8003612 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003574:	f7fd fd08 	bl	8000f88 <HAL_GetTick>
 8003578:	0002      	movs	r2, r0
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	429a      	cmp	r2, r3
 8003582:	d302      	bcc.n	800358a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d101      	bne.n	800358e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e051      	b.n	8003632 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2204      	movs	r2, #4
 8003596:	4013      	ands	r3, r2
 8003598:	d03b      	beq.n	8003612 <UART_WaitOnFlagUntilTimeout+0xb6>
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	2b80      	cmp	r3, #128	@ 0x80
 800359e:	d038      	beq.n	8003612 <UART_WaitOnFlagUntilTimeout+0xb6>
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b40      	cmp	r3, #64	@ 0x40
 80035a4:	d035      	beq.n	8003612 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	2208      	movs	r2, #8
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d111      	bne.n	80035d8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2208      	movs	r2, #8
 80035ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	0018      	movs	r0, r3
 80035c0:	f000 f922 	bl	8003808 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2290      	movs	r2, #144	@ 0x90
 80035c8:	2108      	movs	r1, #8
 80035ca:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2284      	movs	r2, #132	@ 0x84
 80035d0:	2100      	movs	r1, #0
 80035d2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e02c      	b.n	8003632 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	69da      	ldr	r2, [r3, #28]
 80035de:	2380      	movs	r3, #128	@ 0x80
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	401a      	ands	r2, r3
 80035e4:	2380      	movs	r3, #128	@ 0x80
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d112      	bne.n	8003612 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2280      	movs	r2, #128	@ 0x80
 80035f2:	0112      	lsls	r2, r2, #4
 80035f4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	0018      	movs	r0, r3
 80035fa:	f000 f905 	bl	8003808 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2290      	movs	r2, #144	@ 0x90
 8003602:	2120      	movs	r1, #32
 8003604:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2284      	movs	r2, #132	@ 0x84
 800360a:	2100      	movs	r1, #0
 800360c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e00f      	b.n	8003632 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	69db      	ldr	r3, [r3, #28]
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	4013      	ands	r3, r2
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	425a      	negs	r2, r3
 8003622:	4153      	adcs	r3, r2
 8003624:	b2db      	uxtb	r3, r3
 8003626:	001a      	movs	r2, r3
 8003628:	1dfb      	adds	r3, r7, #7
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d09e      	beq.n	800356e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	0018      	movs	r0, r3
 8003634:	46bd      	mov	sp, r7
 8003636:	b004      	add	sp, #16
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b090      	sub	sp, #64	@ 0x40
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	1dbb      	adds	r3, r7, #6
 8003648:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	1dba      	adds	r2, r7, #6
 8003654:	215c      	movs	r1, #92	@ 0x5c
 8003656:	8812      	ldrh	r2, [r2, #0]
 8003658:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2290      	movs	r2, #144	@ 0x90
 800365e:	2100      	movs	r1, #0
 8003660:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	228c      	movs	r2, #140	@ 0x8c
 8003666:	2122      	movs	r1, #34	@ 0x22
 8003668:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2280      	movs	r2, #128	@ 0x80
 800366e:	589b      	ldr	r3, [r3, r2]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d02d      	beq.n	80036d0 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2280      	movs	r2, #128	@ 0x80
 8003678:	589b      	ldr	r3, [r3, r2]
 800367a:	4a40      	ldr	r2, [pc, #256]	@ (800377c <UART_Start_Receive_DMA+0x140>)
 800367c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2280      	movs	r2, #128	@ 0x80
 8003682:	589b      	ldr	r3, [r3, r2]
 8003684:	4a3e      	ldr	r2, [pc, #248]	@ (8003780 <UART_Start_Receive_DMA+0x144>)
 8003686:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2280      	movs	r2, #128	@ 0x80
 800368c:	589b      	ldr	r3, [r3, r2]
 800368e:	4a3d      	ldr	r2, [pc, #244]	@ (8003784 <UART_Start_Receive_DMA+0x148>)
 8003690:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2280      	movs	r2, #128	@ 0x80
 8003696:	589b      	ldr	r3, [r3, r2]
 8003698:	2200      	movs	r2, #0
 800369a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2280      	movs	r2, #128	@ 0x80
 80036a0:	5898      	ldr	r0, [r3, r2]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3324      	adds	r3, #36	@ 0x24
 80036a8:	0019      	movs	r1, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ae:	001a      	movs	r2, r3
 80036b0:	1dbb      	adds	r3, r7, #6
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	f7fd fdfe 	bl	80012b4 <HAL_DMA_Start_IT>
 80036b8:	1e03      	subs	r3, r0, #0
 80036ba:	d009      	beq.n	80036d0 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2290      	movs	r2, #144	@ 0x90
 80036c0:	2110      	movs	r1, #16
 80036c2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	228c      	movs	r2, #140	@ 0x8c
 80036c8:	2120      	movs	r1, #32
 80036ca:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e050      	b.n	8003772 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d019      	beq.n	800370c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d8:	f3ef 8310 	mrs	r3, PRIMASK
 80036dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80036de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036e2:	2301      	movs	r3, #1
 80036e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e8:	f383 8810 	msr	PRIMASK, r3
}
 80036ec:	46c0      	nop			@ (mov r8, r8)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2180      	movs	r1, #128	@ 0x80
 80036fa:	0049      	lsls	r1, r1, #1
 80036fc:	430a      	orrs	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003702:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003706:	f383 8810 	msr	PRIMASK, r3
}
 800370a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800370c:	f3ef 8310 	mrs	r3, PRIMASK
 8003710:	613b      	str	r3, [r7, #16]
  return(result);
 8003712:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003714:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003716:	2301      	movs	r3, #1
 8003718:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f383 8810 	msr	PRIMASK, r3
}
 8003720:	46c0      	nop			@ (mov r8, r8)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2101      	movs	r1, #1
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]
 8003732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003734:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f383 8810 	msr	PRIMASK, r3
}
 800373c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800373e:	f3ef 8310 	mrs	r3, PRIMASK
 8003742:	61fb      	str	r3, [r7, #28]
  return(result);
 8003744:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003746:	637b      	str	r3, [r7, #52]	@ 0x34
 8003748:	2301      	movs	r3, #1
 800374a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	f383 8810 	msr	PRIMASK, r3
}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2140      	movs	r1, #64	@ 0x40
 8003760:	430a      	orrs	r2, r1
 8003762:	609a      	str	r2, [r3, #8]
 8003764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003766:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	f383 8810 	msr	PRIMASK, r3
}
 800376e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	0018      	movs	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	b010      	add	sp, #64	@ 0x40
 8003778:	bd80      	pop	{r7, pc}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	080038d5 	.word	0x080038d5
 8003780:	08003a05 	.word	0x08003a05
 8003784:	08003a47 	.word	0x08003a47

08003788 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08a      	sub	sp, #40	@ 0x28
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003790:	f3ef 8310 	mrs	r3, PRIMASK
 8003794:	60bb      	str	r3, [r7, #8]
  return(result);
 8003796:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003798:	627b      	str	r3, [r7, #36]	@ 0x24
 800379a:	2301      	movs	r3, #1
 800379c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f383 8810 	msr	PRIMASK, r3
}
 80037a4:	46c0      	nop			@ (mov r8, r8)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	21c0      	movs	r1, #192	@ 0xc0
 80037b2:	438a      	bics	r2, r1
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037c2:	f3ef 8310 	mrs	r3, PRIMASK
 80037c6:	617b      	str	r3, [r7, #20]
  return(result);
 80037c8:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80037ca:	623b      	str	r3, [r7, #32]
 80037cc:	2301      	movs	r3, #1
 80037ce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f383 8810 	msr	PRIMASK, r3
}
 80037d6:	46c0      	nop			@ (mov r8, r8)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4908      	ldr	r1, [pc, #32]	@ (8003804 <UART_EndTxTransfer+0x7c>)
 80037e4:	400a      	ands	r2, r1
 80037e6:	609a      	str	r2, [r3, #8]
 80037e8:	6a3b      	ldr	r3, [r7, #32]
 80037ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f383 8810 	msr	PRIMASK, r3
}
 80037f2:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2288      	movs	r2, #136	@ 0x88
 80037f8:	2120      	movs	r1, #32
 80037fa:	5099      	str	r1, [r3, r2]
}
 80037fc:	46c0      	nop			@ (mov r8, r8)
 80037fe:	46bd      	mov	sp, r7
 8003800:	b00a      	add	sp, #40	@ 0x28
 8003802:	bd80      	pop	{r7, pc}
 8003804:	ff7fffff 	.word	0xff7fffff

08003808 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08e      	sub	sp, #56	@ 0x38
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003810:	f3ef 8310 	mrs	r3, PRIMASK
 8003814:	617b      	str	r3, [r7, #20]
  return(result);
 8003816:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003818:	637b      	str	r3, [r7, #52]	@ 0x34
 800381a:	2301      	movs	r3, #1
 800381c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	f383 8810 	msr	PRIMASK, r3
}
 8003824:	46c0      	nop			@ (mov r8, r8)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4926      	ldr	r1, [pc, #152]	@ (80038cc <UART_EndRxTransfer+0xc4>)
 8003832:	400a      	ands	r2, r1
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003838:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	f383 8810 	msr	PRIMASK, r3
}
 8003840:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003842:	f3ef 8310 	mrs	r3, PRIMASK
 8003846:	623b      	str	r3, [r7, #32]
  return(result);
 8003848:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800384a:	633b      	str	r3, [r7, #48]	@ 0x30
 800384c:	2301      	movs	r3, #1
 800384e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	f383 8810 	msr	PRIMASK, r3
}
 8003856:	46c0      	nop			@ (mov r8, r8)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	491b      	ldr	r1, [pc, #108]	@ (80038d0 <UART_EndRxTransfer+0xc8>)
 8003864:	400a      	ands	r2, r1
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800386e:	f383 8810 	msr	PRIMASK, r3
}
 8003872:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003878:	2b01      	cmp	r3, #1
 800387a:	d118      	bne.n	80038ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800387c:	f3ef 8310 	mrs	r3, PRIMASK
 8003880:	60bb      	str	r3, [r7, #8]
  return(result);
 8003882:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003886:	2301      	movs	r3, #1
 8003888:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f383 8810 	msr	PRIMASK, r3
}
 8003890:	46c0      	nop			@ (mov r8, r8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2110      	movs	r1, #16
 800389e:	438a      	bics	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f383 8810 	msr	PRIMASK, r3
}
 80038ac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	228c      	movs	r2, #140	@ 0x8c
 80038b2:	2120      	movs	r1, #32
 80038b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80038c2:	46c0      	nop			@ (mov r8, r8)
 80038c4:	46bd      	mov	sp, r7
 80038c6:	b00e      	add	sp, #56	@ 0x38
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	46c0      	nop			@ (mov r8, r8)
 80038cc:	fffffedf 	.word	0xfffffedf
 80038d0:	effffffe 	.word	0xeffffffe

080038d4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b094      	sub	sp, #80	@ 0x50
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2220      	movs	r2, #32
 80038ea:	4013      	ands	r3, r2
 80038ec:	d16f      	bne.n	80039ce <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80038ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038f0:	225e      	movs	r2, #94	@ 0x5e
 80038f2:	2100      	movs	r1, #0
 80038f4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f6:	f3ef 8310 	mrs	r3, PRIMASK
 80038fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80038fc:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003900:	2301      	movs	r3, #1
 8003902:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f383 8810 	msr	PRIMASK, r3
}
 800390a:	46c0      	nop			@ (mov r8, r8)
 800390c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	493a      	ldr	r1, [pc, #232]	@ (8003a00 <UART_DMAReceiveCplt+0x12c>)
 8003918:	400a      	ands	r2, r1
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800391e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003920:	6a3b      	ldr	r3, [r7, #32]
 8003922:	f383 8810 	msr	PRIMASK, r3
}
 8003926:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003928:	f3ef 8310 	mrs	r3, PRIMASK
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003930:	647b      	str	r3, [r7, #68]	@ 0x44
 8003932:	2301      	movs	r3, #1
 8003934:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003938:	f383 8810 	msr	PRIMASK, r3
}
 800393c:	46c0      	nop			@ (mov r8, r8)
 800393e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2101      	movs	r1, #1
 800394a:	438a      	bics	r2, r1
 800394c:	609a      	str	r2, [r3, #8]
 800394e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003950:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003954:	f383 8810 	msr	PRIMASK, r3
}
 8003958:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800395a:	f3ef 8310 	mrs	r3, PRIMASK
 800395e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003962:	643b      	str	r3, [r7, #64]	@ 0x40
 8003964:	2301      	movs	r3, #1
 8003966:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800396a:	f383 8810 	msr	PRIMASK, r3
}
 800396e:	46c0      	nop			@ (mov r8, r8)
 8003970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2140      	movs	r1, #64	@ 0x40
 800397c:	438a      	bics	r2, r1
 800397e:	609a      	str	r2, [r3, #8]
 8003980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003982:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003986:	f383 8810 	msr	PRIMASK, r3
}
 800398a:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800398c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800398e:	228c      	movs	r2, #140	@ 0x8c
 8003990:	2120      	movs	r1, #32
 8003992:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003998:	2b01      	cmp	r3, #1
 800399a:	d118      	bne.n	80039ce <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800399c:	f3ef 8310 	mrs	r3, PRIMASK
 80039a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80039a2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039a6:	2301      	movs	r3, #1
 80039a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	f383 8810 	msr	PRIMASK, r3
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2110      	movs	r1, #16
 80039be:	438a      	bics	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f383 8810 	msr	PRIMASK, r3
}
 80039cc:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039d0:	2200      	movs	r2, #0
 80039d2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d108      	bne.n	80039ee <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039de:	225c      	movs	r2, #92	@ 0x5c
 80039e0:	5a9a      	ldrh	r2, [r3, r2]
 80039e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039e4:	0011      	movs	r1, r2
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7fc fe1e 	bl	8000628 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80039ec:	e003      	b.n	80039f6 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 80039ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039f0:	0018      	movs	r0, r3
 80039f2:	f7ff faa1 	bl	8002f38 <HAL_UART_RxCpltCallback>
}
 80039f6:	46c0      	nop			@ (mov r8, r8)
 80039f8:	46bd      	mov	sp, r7
 80039fa:	b014      	add	sp, #80	@ 0x50
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	46c0      	nop			@ (mov r8, r8)
 8003a00:	fffffeff 	.word	0xfffffeff

08003a04 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2201      	movs	r2, #1
 8003a16:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d10a      	bne.n	8003a36 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	225c      	movs	r2, #92	@ 0x5c
 8003a24:	5a9b      	ldrh	r3, [r3, r2]
 8003a26:	085b      	lsrs	r3, r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	0011      	movs	r1, r2
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f7fc fdfa 	bl	8000628 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003a34:	e003      	b.n	8003a3e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f7ff fa85 	bl	8002f48 <HAL_UART_RxHalfCpltCallback>
}
 8003a3e:	46c0      	nop			@ (mov r8, r8)
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b004      	add	sp, #16
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b086      	sub	sp, #24
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a52:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	2288      	movs	r2, #136	@ 0x88
 8003a58:	589b      	ldr	r3, [r3, r2]
 8003a5a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	228c      	movs	r2, #140	@ 0x8c
 8003a60:	589b      	ldr	r3, [r3, r2]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	2280      	movs	r2, #128	@ 0x80
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	2b80      	cmp	r3, #128	@ 0x80
 8003a70:	d10a      	bne.n	8003a88 <UART_DMAError+0x42>
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	2b21      	cmp	r3, #33	@ 0x21
 8003a76:	d107      	bne.n	8003a88 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2256      	movs	r2, #86	@ 0x56
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	0018      	movs	r0, r3
 8003a84:	f7ff fe80 	bl	8003788 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2240      	movs	r2, #64	@ 0x40
 8003a90:	4013      	ands	r3, r2
 8003a92:	2b40      	cmp	r3, #64	@ 0x40
 8003a94:	d10a      	bne.n	8003aac <UART_DMAError+0x66>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2b22      	cmp	r3, #34	@ 0x22
 8003a9a:	d107      	bne.n	8003aac <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	225e      	movs	r2, #94	@ 0x5e
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	f7ff feae 	bl	8003808 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	2290      	movs	r2, #144	@ 0x90
 8003ab0:	589b      	ldr	r3, [r3, r2]
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	431a      	orrs	r2, r3
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2190      	movs	r1, #144	@ 0x90
 8003aba:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f7fc fdf2 	bl	80006a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ac4:	46c0      	nop			@ (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b006      	add	sp, #24
 8003aca:	bd80      	pop	{r7, pc}

08003acc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	225e      	movs	r2, #94	@ 0x5e
 8003ade:	2100      	movs	r1, #0
 8003ae0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2256      	movs	r2, #86	@ 0x56
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	0018      	movs	r0, r3
 8003aee:	f7fc fddb 	bl	80006a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	46bd      	mov	sp, r7
 8003af6:	b004      	add	sp, #16
 8003af8:	bd80      	pop	{r7, pc}

08003afa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b086      	sub	sp, #24
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b02:	f3ef 8310 	mrs	r3, PRIMASK
 8003b06:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b08:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f383 8810 	msr	PRIMASK, r3
}
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2140      	movs	r1, #64	@ 0x40
 8003b24:	438a      	bics	r2, r1
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	f383 8810 	msr	PRIMASK, r3
}
 8003b32:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2288      	movs	r2, #136	@ 0x88
 8003b38:	2120      	movs	r1, #32
 8003b3a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	0018      	movs	r0, r3
 8003b46:	f7ff f9ef 	bl	8002f28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b4a:	46c0      	nop			@ (mov r8, r8)
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b006      	add	sp, #24
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b5a:	46c0      	nop			@ (mov r8, r8)
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b002      	add	sp, #8
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b082      	sub	sp, #8
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003b6a:	46c0      	nop			@ (mov r8, r8)
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	b002      	add	sp, #8
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003b7a:	46c0      	nop			@ (mov r8, r8)
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	b002      	add	sp, #8
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2284      	movs	r2, #132	@ 0x84
 8003b90:	5c9b      	ldrb	r3, [r3, r2]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <HAL_UARTEx_DisableFifoMode+0x16>
 8003b96:	2302      	movs	r3, #2
 8003b98:	e027      	b.n	8003bea <HAL_UARTEx_DisableFifoMode+0x66>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2284      	movs	r2, #132	@ 0x84
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2288      	movs	r2, #136	@ 0x88
 8003ba6:	2124      	movs	r1, #36	@ 0x24
 8003ba8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	438a      	bics	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8003bf4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2288      	movs	r2, #136	@ 0x88
 8003bdc:	2120      	movs	r1, #32
 8003bde:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2284      	movs	r2, #132	@ 0x84
 8003be4:	2100      	movs	r1, #0
 8003be6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	0018      	movs	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b004      	add	sp, #16
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	dfffffff 	.word	0xdfffffff

08003bf8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2284      	movs	r2, #132	@ 0x84
 8003c06:	5c9b      	ldrb	r3, [r3, r2]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d101      	bne.n	8003c10 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	e02e      	b.n	8003c6e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2284      	movs	r2, #132	@ 0x84
 8003c14:	2101      	movs	r1, #1
 8003c16:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2288      	movs	r2, #136	@ 0x88
 8003c1c:	2124      	movs	r1, #36	@ 0x24
 8003c1e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2101      	movs	r1, #1
 8003c34:	438a      	bics	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	08d9      	lsrs	r1, r3, #3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	0018      	movs	r0, r3
 8003c50:	f000 f8bc 	bl	8003dcc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2288      	movs	r2, #136	@ 0x88
 8003c60:	2120      	movs	r1, #32
 8003c62:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2284      	movs	r2, #132	@ 0x84
 8003c68:	2100      	movs	r1, #0
 8003c6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b004      	add	sp, #16
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2284      	movs	r2, #132	@ 0x84
 8003c86:	5c9b      	ldrb	r3, [r3, r2]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e02f      	b.n	8003cf0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2284      	movs	r2, #132	@ 0x84
 8003c94:	2101      	movs	r1, #1
 8003c96:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2288      	movs	r2, #136	@ 0x88
 8003c9c:	2124      	movs	r1, #36	@ 0x24
 8003c9e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	438a      	bics	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	4a0e      	ldr	r2, [pc, #56]	@ (8003cf8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	0019      	movs	r1, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	f000 f87b 	bl	8003dcc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2288      	movs	r2, #136	@ 0x88
 8003ce2:	2120      	movs	r1, #32
 8003ce4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2284      	movs	r2, #132	@ 0x84
 8003cea:	2100      	movs	r1, #0
 8003cec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b004      	add	sp, #16
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	f1ffffff 	.word	0xf1ffffff

08003cfc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cfc:	b5b0      	push	{r4, r5, r7, lr}
 8003cfe:	b08a      	sub	sp, #40	@ 0x28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	1dbb      	adds	r3, r7, #6
 8003d08:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	228c      	movs	r2, #140	@ 0x8c
 8003d0e:	589b      	ldr	r3, [r3, r2]
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d156      	bne.n	8003dc2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003d1a:	1dbb      	adds	r3, r7, #6
 8003d1c:	881b      	ldrh	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e04e      	b.n	8003dc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	2380      	movs	r3, #128	@ 0x80
 8003d2c:	015b      	lsls	r3, r3, #5
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d109      	bne.n	8003d46 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d105      	bne.n	8003d46 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d001      	beq.n	8003d46 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e03e      	b.n	8003dc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003d52:	2527      	movs	r5, #39	@ 0x27
 8003d54:	197c      	adds	r4, r7, r5
 8003d56:	1dbb      	adds	r3, r7, #6
 8003d58:	881a      	ldrh	r2, [r3, #0]
 8003d5a:	68b9      	ldr	r1, [r7, #8]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f7ff fc6c 	bl	800363c <UART_Start_Receive_DMA>
 8003d64:	0003      	movs	r3, r0
 8003d66:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003d68:	197b      	adds	r3, r7, r5
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d124      	bne.n	8003dba <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d11c      	bne.n	8003db2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2210      	movs	r2, #16
 8003d7e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d80:	f3ef 8310 	mrs	r3, PRIMASK
 8003d84:	617b      	str	r3, [r7, #20]
  return(result);
 8003d86:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d88:	623b      	str	r3, [r7, #32]
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	f383 8810 	msr	PRIMASK, r3
}
 8003d94:	46c0      	nop			@ (mov r8, r8)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2110      	movs	r1, #16
 8003da2:	430a      	orrs	r2, r1
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	f383 8810 	msr	PRIMASK, r3
}
 8003db0:	e003      	b.n	8003dba <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003db2:	2327      	movs	r3, #39	@ 0x27
 8003db4:	18fb      	adds	r3, r7, r3
 8003db6:	2201      	movs	r2, #1
 8003db8:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8003dba:	2327      	movs	r3, #39	@ 0x27
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	e000      	b.n	8003dc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8003dc2:	2302      	movs	r3, #2
  }
}
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b00a      	add	sp, #40	@ 0x28
 8003dca:	bdb0      	pop	{r4, r5, r7, pc}

08003dcc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d108      	bne.n	8003dee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	226a      	movs	r2, #106	@ 0x6a
 8003de0:	2101      	movs	r1, #1
 8003de2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2268      	movs	r2, #104	@ 0x68
 8003de8:	2101      	movs	r1, #1
 8003dea:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003dec:	e043      	b.n	8003e76 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003dee:	260f      	movs	r6, #15
 8003df0:	19bb      	adds	r3, r7, r6
 8003df2:	2208      	movs	r2, #8
 8003df4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003df6:	200e      	movs	r0, #14
 8003df8:	183b      	adds	r3, r7, r0
 8003dfa:	2208      	movs	r2, #8
 8003dfc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	0e5b      	lsrs	r3, r3, #25
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	240d      	movs	r4, #13
 8003e0a:	193b      	adds	r3, r7, r4
 8003e0c:	2107      	movs	r1, #7
 8003e0e:	400a      	ands	r2, r1
 8003e10:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	0f5b      	lsrs	r3, r3, #29
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	250c      	movs	r5, #12
 8003e1e:	197b      	adds	r3, r7, r5
 8003e20:	2107      	movs	r1, #7
 8003e22:	400a      	ands	r2, r1
 8003e24:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e26:	183b      	adds	r3, r7, r0
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	197a      	adds	r2, r7, r5
 8003e2c:	7812      	ldrb	r2, [r2, #0]
 8003e2e:	4914      	ldr	r1, [pc, #80]	@ (8003e80 <UARTEx_SetNbDataToProcess+0xb4>)
 8003e30:	5c8a      	ldrb	r2, [r1, r2]
 8003e32:	435a      	muls	r2, r3
 8003e34:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003e36:	197b      	adds	r3, r7, r5
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	4a12      	ldr	r2, [pc, #72]	@ (8003e84 <UARTEx_SetNbDataToProcess+0xb8>)
 8003e3c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e3e:	0019      	movs	r1, r3
 8003e40:	f7fc f9f0 	bl	8000224 <__divsi3>
 8003e44:	0003      	movs	r3, r0
 8003e46:	b299      	uxth	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	226a      	movs	r2, #106	@ 0x6a
 8003e4c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e4e:	19bb      	adds	r3, r7, r6
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	193a      	adds	r2, r7, r4
 8003e54:	7812      	ldrb	r2, [r2, #0]
 8003e56:	490a      	ldr	r1, [pc, #40]	@ (8003e80 <UARTEx_SetNbDataToProcess+0xb4>)
 8003e58:	5c8a      	ldrb	r2, [r1, r2]
 8003e5a:	435a      	muls	r2, r3
 8003e5c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003e5e:	193b      	adds	r3, r7, r4
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	4a08      	ldr	r2, [pc, #32]	@ (8003e84 <UARTEx_SetNbDataToProcess+0xb8>)
 8003e64:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e66:	0019      	movs	r1, r3
 8003e68:	f7fc f9dc 	bl	8000224 <__divsi3>
 8003e6c:	0003      	movs	r3, r0
 8003e6e:	b299      	uxth	r1, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2268      	movs	r2, #104	@ 0x68
 8003e74:	5299      	strh	r1, [r3, r2]
}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b005      	add	sp, #20
 8003e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	08004018 	.word	0x08004018
 8003e84:	08004020 	.word	0x08004020

08003e88 <memcmp>:
 8003e88:	b530      	push	{r4, r5, lr}
 8003e8a:	2400      	movs	r4, #0
 8003e8c:	3901      	subs	r1, #1
 8003e8e:	42a2      	cmp	r2, r4
 8003e90:	d101      	bne.n	8003e96 <memcmp+0xe>
 8003e92:	2000      	movs	r0, #0
 8003e94:	e005      	b.n	8003ea2 <memcmp+0x1a>
 8003e96:	5d03      	ldrb	r3, [r0, r4]
 8003e98:	3401      	adds	r4, #1
 8003e9a:	5d0d      	ldrb	r5, [r1, r4]
 8003e9c:	42ab      	cmp	r3, r5
 8003e9e:	d0f6      	beq.n	8003e8e <memcmp+0x6>
 8003ea0:	1b58      	subs	r0, r3, r5
 8003ea2:	bd30      	pop	{r4, r5, pc}

08003ea4 <memset>:
 8003ea4:	0003      	movs	r3, r0
 8003ea6:	1882      	adds	r2, r0, r2
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d100      	bne.n	8003eae <memset+0xa>
 8003eac:	4770      	bx	lr
 8003eae:	7019      	strb	r1, [r3, #0]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	e7f9      	b.n	8003ea8 <memset+0x4>

08003eb4 <__strtok_r>:
 8003eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eb6:	1e04      	subs	r4, r0, #0
 8003eb8:	d102      	bne.n	8003ec0 <__strtok_r+0xc>
 8003eba:	6814      	ldr	r4, [r2, #0]
 8003ebc:	2c00      	cmp	r4, #0
 8003ebe:	d009      	beq.n	8003ed4 <__strtok_r+0x20>
 8003ec0:	0020      	movs	r0, r4
 8003ec2:	000e      	movs	r6, r1
 8003ec4:	7805      	ldrb	r5, [r0, #0]
 8003ec6:	3401      	adds	r4, #1
 8003ec8:	7837      	ldrb	r7, [r6, #0]
 8003eca:	2f00      	cmp	r7, #0
 8003ecc:	d104      	bne.n	8003ed8 <__strtok_r+0x24>
 8003ece:	2d00      	cmp	r5, #0
 8003ed0:	d10d      	bne.n	8003eee <__strtok_r+0x3a>
 8003ed2:	6015      	str	r5, [r2, #0]
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	e006      	b.n	8003ee6 <__strtok_r+0x32>
 8003ed8:	3601      	adds	r6, #1
 8003eda:	42bd      	cmp	r5, r7
 8003edc:	d1f4      	bne.n	8003ec8 <__strtok_r+0x14>
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1ee      	bne.n	8003ec0 <__strtok_r+0xc>
 8003ee2:	6014      	str	r4, [r2, #0]
 8003ee4:	7003      	strb	r3, [r0, #0]
 8003ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ee8:	3301      	adds	r3, #1
 8003eea:	2d00      	cmp	r5, #0
 8003eec:	d102      	bne.n	8003ef4 <__strtok_r+0x40>
 8003eee:	000b      	movs	r3, r1
 8003ef0:	7826      	ldrb	r6, [r4, #0]
 8003ef2:	3401      	adds	r4, #1
 8003ef4:	781d      	ldrb	r5, [r3, #0]
 8003ef6:	42ae      	cmp	r6, r5
 8003ef8:	d1f6      	bne.n	8003ee8 <__strtok_r+0x34>
 8003efa:	2300      	movs	r3, #0
 8003efc:	001d      	movs	r5, r3
 8003efe:	429e      	cmp	r6, r3
 8003f00:	d002      	beq.n	8003f08 <__strtok_r+0x54>
 8003f02:	0023      	movs	r3, r4
 8003f04:	1e61      	subs	r1, r4, #1
 8003f06:	700d      	strb	r5, [r1, #0]
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	e7ec      	b.n	8003ee6 <__strtok_r+0x32>

08003f0c <strtok_r>:
 8003f0c:	b510      	push	{r4, lr}
 8003f0e:	2301      	movs	r3, #1
 8003f10:	f7ff ffd0 	bl	8003eb4 <__strtok_r>
 8003f14:	bd10      	pop	{r4, pc}
	...

08003f18 <__libc_init_array>:
 8003f18:	b570      	push	{r4, r5, r6, lr}
 8003f1a:	2600      	movs	r6, #0
 8003f1c:	4c0c      	ldr	r4, [pc, #48]	@ (8003f50 <__libc_init_array+0x38>)
 8003f1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003f54 <__libc_init_array+0x3c>)
 8003f20:	1b64      	subs	r4, r4, r5
 8003f22:	10a4      	asrs	r4, r4, #2
 8003f24:	42a6      	cmp	r6, r4
 8003f26:	d109      	bne.n	8003f3c <__libc_init_array+0x24>
 8003f28:	2600      	movs	r6, #0
 8003f2a:	f000 f823 	bl	8003f74 <_init>
 8003f2e:	4c0a      	ldr	r4, [pc, #40]	@ (8003f58 <__libc_init_array+0x40>)
 8003f30:	4d0a      	ldr	r5, [pc, #40]	@ (8003f5c <__libc_init_array+0x44>)
 8003f32:	1b64      	subs	r4, r4, r5
 8003f34:	10a4      	asrs	r4, r4, #2
 8003f36:	42a6      	cmp	r6, r4
 8003f38:	d105      	bne.n	8003f46 <__libc_init_array+0x2e>
 8003f3a:	bd70      	pop	{r4, r5, r6, pc}
 8003f3c:	00b3      	lsls	r3, r6, #2
 8003f3e:	58eb      	ldr	r3, [r5, r3]
 8003f40:	4798      	blx	r3
 8003f42:	3601      	adds	r6, #1
 8003f44:	e7ee      	b.n	8003f24 <__libc_init_array+0xc>
 8003f46:	00b3      	lsls	r3, r6, #2
 8003f48:	58eb      	ldr	r3, [r5, r3]
 8003f4a:	4798      	blx	r3
 8003f4c:	3601      	adds	r6, #1
 8003f4e:	e7f2      	b.n	8003f36 <__libc_init_array+0x1e>
 8003f50:	08004028 	.word	0x08004028
 8003f54:	08004028 	.word	0x08004028
 8003f58:	0800402c 	.word	0x0800402c
 8003f5c:	08004028 	.word	0x08004028

08003f60 <memcpy>:
 8003f60:	2300      	movs	r3, #0
 8003f62:	b510      	push	{r4, lr}
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d100      	bne.n	8003f6a <memcpy+0xa>
 8003f68:	bd10      	pop	{r4, pc}
 8003f6a:	5ccc      	ldrb	r4, [r1, r3]
 8003f6c:	54c4      	strb	r4, [r0, r3]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	e7f8      	b.n	8003f64 <memcpy+0x4>
	...

08003f74 <_init>:
 8003f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f76:	46c0      	nop			@ (mov r8, r8)
 8003f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f7a:	bc08      	pop	{r3}
 8003f7c:	469e      	mov	lr, r3
 8003f7e:	4770      	bx	lr

08003f80 <_fini>:
 8003f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f86:	bc08      	pop	{r3}
 8003f88:	469e      	mov	lr, r3
 8003f8a:	4770      	bx	lr
