// Seed: 3909395992
module module_0;
  wire id_2;
  always
    if (id_2) begin : LABEL_0
      begin : LABEL_0
        id_1 <= id_1;
        id_1 <= id_1;
      end
    end
  logic [7:0][1] id_3 (
      .id_0(id_1),
      .id_1(-1'h0)
  );
  assign id_2 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1.id_1 + -1;
  wire id_2;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    input  wand id_0,
    output tri0 id_1,
    input  wire id_2,
    output wor  id_3
);
  timeunit 1ps;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_0;
  wire id_6, id_7;
endmodule
