{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742481347469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742481347478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 10:35:47 2025 " "Processing started: Thu Mar 20 10:35:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742481347478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481347478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Phase1 -c ELEC374Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Phase1 -c ELEC374Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481347478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742481348490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742481348490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerclass.v 1 1 " "Found 1 design units, including 1 entities, in source file registerclass.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "registerclass.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/registerclass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Bus.v(16) " "Verilog HDL warning at Bus.v(16): extended using \"x\" or \"z\"" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742481360513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and32_tb.v(61) " "Verilog HDL information at and32_tb.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "and32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/and32_tb.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32_tb " "Found entity 1: and32_tb" {  } { { "and32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/and32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/add32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/div32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32.v 1 1 " "Found 1 design units, including 1 entities, in source file neg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg32 " "Found entity 1: neg32" {  } { { "neg32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/not32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ror32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/rol32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra32 " "Found entity 1: shra32" {  } { { "shra32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shra32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or32_tb.v(61) " "Verilog HDL information at or32_tb.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "or32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/or32_tb.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32_tb " "Found entity 1: or32_tb" {  } { { "or32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/or32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file pcincrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCincrementer " "Found entity 1: PCincrementer" {  } { { "PCincrementer.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul64_tb.v(65) " "Verilog HDL information at mul64_tb.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "mul64_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul64_tb.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul64_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul64_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul64_tb " "Found entity 1: mul64_tb" {  } { { "mul64_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/mul64_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul_tb " "Found entity 1: booth_pair_mul_tb" {  } { { "booth_pair_mul_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add32_tb.v(68) " "Verilog HDL information at add32_tb.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "add32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/add32_tb.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32_tb " "Found entity 1: add32_tb" {  } { { "add32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/add32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub32_tb.v(68) " "Verilog HDL information at sub32_tb.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "sub32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32_tb.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32_tb " "Found entity 1: sub32_tb" {  } { { "sub32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div32_tb.v(74) " "Verilog HDL information at div32_tb.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "div32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/div32_tb.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32_tb " "Found entity 1: div32_tb" {  } { { "div32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/div32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr32_tb.v(54) " "Verilog HDL information at shr32_tb.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "shr32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32_tb.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr32_tb " "Found entity 1: shr32_tb" {  } { { "shr32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg32_tb.v(48) " "Verilog HDL information at neg32_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "neg32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg32_tb " "Found entity 1: neg32_tb" {  } { { "neg32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360723 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not32_tb.v(48) " "Verilog HDL information at not32_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "not32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/not32_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742481360728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32_tb " "Found entity 1: not32_tb" {  } { { "not32_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/not32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_register.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_register " "Found entity 1: zero_register" {  } { { "zero_register.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/zero_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "RAM_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481360764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481360764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742481360879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memory_unit " "Elaborating entity \"RAM\" for hierarchy \"RAM:memory_unit\"" {  } { { "DataPath.v" "memory_unit" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 ALU:alu\|and32:and_gate " "Elaborating entity \"and32\" for hierarchy \"ALU:alu\|and32:and_gate\"" {  } { { "ALU.v" "and_gate" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 ALU:alu\|or32:or_gate " "Elaborating entity \"or32\" for hierarchy \"ALU:alu\|or32:or_gate\"" {  } { { "ALU.v" "or_gate" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 ALU:alu\|add32:adder " "Elaborating entity \"add32\" for hierarchy \"ALU:alu\|add32:adder\"" {  } { { "ALU.v" "adder" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 ALU:alu\|sub32:subtractor " "Elaborating entity \"sub32\" for hierarchy \"ALU:alu\|sub32:subtractor\"" {  } { { "ALU.v" "subtractor" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_pair_mul ALU:alu\|booth_pair_mul:multiplier " "Elaborating entity \"booth_pair_mul\" for hierarchy \"ALU:alu\|booth_pair_mul:multiplier\"" {  } { { "ALU.v" "multiplier" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360913 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(17) " "Verilog HDL Case Statement warning at booth_pair_mul.v(17): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1742481360923 "|DataPath|ALU:alu|booth_pair_mul:multiplier"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(18) " "Verilog HDL Case Statement warning at booth_pair_mul.v(18): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1742481360923 "|DataPath|ALU:alu|booth_pair_mul:multiplier"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(20) " "Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1742481360923 "|DataPath|ALU:alu|booth_pair_mul:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div32 ALU:alu\|div32:divisor " "Elaborating entity \"div32\" for hierarchy \"ALU:alu\|div32:divisor\"" {  } { { "ALU.v" "divisor" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg32 ALU:alu\|neg32:negator " "Elaborating entity \"neg32\" for hierarchy \"ALU:alu\|neg32:negator\"" {  } { { "ALU.v" "negator" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 ALU:alu\|not32:inverter " "Elaborating entity \"not32\" for hierarchy \"ALU:alu\|not32:inverter\"" {  } { { "ALU.v" "inverter" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr32 ALU:alu\|shr32:shr " "Elaborating entity \"shr32\" for hierarchy \"ALU:alu\|shr32:shr\"" {  } { { "ALU.v" "shr" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra32 ALU:alu\|shra32:shra " "Elaborating entity \"shra32\" for hierarchy \"ALU:alu\|shra32:shra\"" {  } { { "ALU.v" "shra" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl32 ALU:alu\|shl32:shl " "Elaborating entity \"shl32\" for hierarchy \"ALU:alu\|shl32:shl\"" {  } { { "ALU.v" "shl" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror32 ALU:alu\|ror32:ror " "Elaborating entity \"ror32\" for hierarchy \"ALU:alu\|ror32:ror\"" {  } { { "ALU.v" "ror" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol32 ALU:alu\|rol32:rol " "Elaborating entity \"rol32\" for hierarchy \"ALU:alu\|rol32:rol\"" {  } { { "ALU.v" "rol" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_register zero_register:R0 " "Elaborating entity \"zero_register\" for hierarchy \"zero_register:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R1 " "Elaborating entity \"register\" for hierarchy \"register:R1\"" {  } { { "DataPath.v" "R1" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:RZ " "Elaborating entity \"register\" for hierarchy \"register:RZ\"" {  } { { "DataPath.v" "RZ" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCincrementer PCincrementer:pcInc " "Elaborating entity \"PCincrementer\" for hierarchy \"PCincrementer:pcInc\"" {  } { { "DataPath.v" "pcInc" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481360998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481361026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742481361026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder PCincrementer:pcInc\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"PCincrementer:pcInc\|adder:add1\"" {  } { { "PCincrementer.v" "add1" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481361028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr\"" {  } { { "DataPath.v" "mdr" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481361033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481361036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Bus.v(34) " "Verilog HDL assignment warning at Bus.v(34): truncated value with size 64 to match size of target (32)" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742481361040 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Bus.v(17) " "Verilog HDL warning at Bus.v(17): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 17 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1742481361040 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Bus.v(17) " "Verilog HDL Case Statement warning at Bus.v(17): incomplete case statement has no default case item" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1742481361040 "|DataPath|Bus:bus"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RAM:memory_unit\|memory_rtl_0 " "Inferred RAM node \"RAM:memory_unit\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1742481361899 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:memory_unit\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:memory_unit\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ELEC374Phase1.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/ELEC374Phase1.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742481363780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1742481363780 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742481363780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memory_unit\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"RAM:memory_unit\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481363870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memory_unit\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"RAM:memory_unit\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ELEC374Phase1.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ELEC374Phase1.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742481363870 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742481363870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfr1 " "Found entity 1: altsyncram_rfr1" {  } { { "db/altsyncram_rfr1.tdf" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/db/altsyncram_rfr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742481363929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481363929 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742481364332 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[0\] ALU:alu\|or32:or_gate\|result\[0\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[0\]\" to the node \"ALU:alu\|or32:or_gate\|result\[0\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[1\] ALU:alu\|add32:adder\|LocalCarry " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[1\]\" to the node \"ALU:alu\|add32:adder\|LocalCarry\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[2\] ALU:alu\|or32:or_gate\|result\[2\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[2\]\" to the node \"ALU:alu\|or32:or_gate\|result\[2\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[3\] ALU:alu\|or32:or_gate\|result\[3\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[3\]\" to the node \"ALU:alu\|or32:or_gate\|result\[3\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[4\] ALU:alu\|and32:and_gate\|Result\[4\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[4\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[4\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[5\] ALU:alu\|or32:or_gate\|result\[5\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[5\]\" to the node \"ALU:alu\|or32:or_gate\|result\[5\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[6\] ALU:alu\|or32:or_gate\|result\[6\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[6\]\" to the node \"ALU:alu\|or32:or_gate\|result\[6\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[7\] ALU:alu\|or32:or_gate\|result\[7\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[7\]\" to the node \"ALU:alu\|or32:or_gate\|result\[7\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[8\] ALU:alu\|or32:or_gate\|result\[8\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[8\]\" to the node \"ALU:alu\|or32:or_gate\|result\[8\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[9\] ALU:alu\|or32:or_gate\|result\[9\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[9\]\" to the node \"ALU:alu\|or32:or_gate\|result\[9\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[10\] ALU:alu\|or32:or_gate\|result\[10\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[10\]\" to the node \"ALU:alu\|or32:or_gate\|result\[10\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[11\] ALU:alu\|or32:or_gate\|result\[11\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[11\]\" to the node \"ALU:alu\|or32:or_gate\|result\[11\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[12\] ALU:alu\|or32:or_gate\|result\[12\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[12\]\" to the node \"ALU:alu\|or32:or_gate\|result\[12\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[13\] ALU:alu\|or32:or_gate\|result\[13\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[13\]\" to the node \"ALU:alu\|or32:or_gate\|result\[13\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[14\] ALU:alu\|and32:and_gate\|Result\[14\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[14\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[14\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[15\] ALU:alu\|and32:and_gate\|Result\[15\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[15\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[15\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[16\] ALU:alu\|or32:or_gate\|result\[16\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[16\]\" to the node \"ALU:alu\|or32:or_gate\|result\[16\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[17\] ALU:alu\|or32:or_gate\|result\[17\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[17\]\" to the node \"ALU:alu\|or32:or_gate\|result\[17\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[18\] ALU:alu\|and32:and_gate\|Result\[18\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[18\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[18\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[19\] ALU:alu\|and32:and_gate\|Result\[19\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[19\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[19\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[20\] ALU:alu\|and32:and_gate\|Result\[20\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[20\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[20\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[21\] ALU:alu\|and32:and_gate\|Result\[21\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[21\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[21\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[22\] ALU:alu\|and32:and_gate\|Result\[22\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[22\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[22\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[23\] ALU:alu\|and32:and_gate\|Result\[23\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[23\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[23\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[24\] ALU:alu\|and32:and_gate\|Result\[24\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[24\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[24\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[25\] ALU:alu\|and32:and_gate\|Result\[25\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[25\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[25\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[26\] ALU:alu\|add32:adder\|LocalCarry " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[26\]\" to the node \"ALU:alu\|add32:adder\|LocalCarry\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[27\] ALU:alu\|add32:adder\|LocalCarry " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[27\]\" to the node \"ALU:alu\|add32:adder\|LocalCarry\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[28\] ALU:alu\|add32:adder\|LocalCarry " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[28\]\" to the node \"ALU:alu\|add32:adder\|LocalCarry\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[29\] ALU:alu\|and32:and_gate\|Result\[29\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[29\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[29\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[30\] ALU:alu\|or32:or_gate\|result\[30\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[30\]\" to the node \"ALU:alu\|or32:or_gate\|result\[30\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus:bus\|BusMuxOut\[31\] ALU:alu\|and32:and_gate\|Result\[31\] " "Converted the fan-out from the tri-state buffer \"Bus:bus\|BusMuxOut\[31\]\" to the node \"ALU:alu\|and32:and_gate\|Result\[31\]\" into an OR gate" {  } { { "Bus.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742481364409 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742481364409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742481375276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jpbru/Documents/GitHub/ELEC_374/output_files/ELEC374Phase1.map.smsg " "Generated suppressed messages file C:/Users/jpbru/Documents/GitHub/ELEC_374/output_files/ELEC374Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481411487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742481412027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742481412027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "DataPath.v" "" { Text "C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742481412469 "|DataPath|Mdatain[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742481412469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9689 " "Implemented 9689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742481412500 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742481412500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9462 " "Implemented 9462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742481412500 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742481412500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742481412500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742481412546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 10:36:52 2025 " "Processing ended: Thu Mar 20 10:36:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742481412546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742481412546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742481412546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742481412546 ""}
