#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000204cf4eeb90 .scope module, "fft8_tb" "fft8_tb" 2 3;
 .timescale -9 -12;
v00000204cf5ea020_0 .net/s "X0_imag", 31 0, v00000204cf6289b0_0;  1 drivers
v00000204cf5eac00_0 .net/s "X0_real", 31 0, v00000204cf6291d0_0;  1 drivers
v00000204cf5ea520_0 .net/s "X1_imag", 31 0, v00000204cf629630_0;  1 drivers
v00000204cf5eade0_0 .net/s "X1_real", 31 0, v00000204cf6285f0_0;  1 drivers
v00000204cf5eb560_0 .net/s "X2_imag", 31 0, v00000204cf629450_0;  1 drivers
v00000204cf5ea0c0_0 .net/s "X2_real", 31 0, v00000204cf629270_0;  1 drivers
v00000204cf5ebc40_0 .net/s "X3_imag", 31 0, v00000204cf6296d0_0;  1 drivers
v00000204cf5eb740_0 .net/s "X3_real", 31 0, v00000204cf6280f0_0;  1 drivers
v00000204cf5ebba0_0 .net/s "X4_imag", 31 0, v00000204cf628af0_0;  1 drivers
v00000204cf5eb600_0 .net/s "X4_real", 31 0, v00000204cf629ef0_0;  1 drivers
v00000204cf5ea200_0 .net/s "X5_imag", 31 0, v00000204cf629810_0;  1 drivers
v00000204cf5eb880_0 .net/s "X5_real", 31 0, v00000204cf628370_0;  1 drivers
v00000204cf5ea2a0_0 .net/s "X6_imag", 31 0, v00000204cf629bd0_0;  1 drivers
v00000204cf5eb1a0_0 .net/s "X6_real", 31 0, v00000204cf6299f0_0;  1 drivers
v00000204cf5eb240_0 .net/s "X7_imag", 31 0, v00000204cf628190_0;  1 drivers
v00000204cf5eb920_0 .net/s "X7_real", 31 0, v00000204cf6282d0_0;  1 drivers
v00000204cf5ebb00_0 .var "clk", 0 0;
v00000204cf5ebce0_0 .var/i "error_count", 31 0;
v00000204cf5ea3e0 .array/s "expected_imag", 7 0, 31 0;
v00000204cf5ea480 .array/s "expected_real", 7 0, 31 0;
v00000204cf5ea5c0_0 .var "rst", 0 0;
v00000204cf62b6e0_0 .var "start", 0 0;
v00000204cf62ba00_0 .var/real "tolerance", 0 0;
v00000204cf62b280_0 .net "valid", 0 0, v00000204cf5eaca0_0;  1 drivers
v00000204cf62b320_0 .var/s "x0_imag", 15 0;
v00000204cf62af60_0 .var/s "x0_real", 15 0;
v00000204cf62baa0_0 .var/s "x1_imag", 15 0;
v00000204cf62b1e0_0 .var/s "x1_real", 15 0;
v00000204cf62ace0_0 .var/s "x2_imag", 15 0;
v00000204cf62ae20_0 .var/s "x2_real", 15 0;
v00000204cf62aa60_0 .var/s "x3_imag", 15 0;
v00000204cf62ad80_0 .var/s "x3_real", 15 0;
v00000204cf62a740_0 .var/s "x4_imag", 15 0;
v00000204cf62ac40_0 .var/s "x4_real", 15 0;
v00000204cf62bf00_0 .var/s "x5_imag", 15 0;
v00000204cf62a100_0 .var/s "x5_real", 15 0;
v00000204cf62aec0_0 .var/s "x6_imag", 15 0;
v00000204cf62b820_0 .var/s "x6_real", 15 0;
v00000204cf62b8c0_0 .var/s "x7_imag", 15 0;
v00000204cf62b960_0 .var/s "x7_real", 15 0;
E_00000204cf5b8a60 .event anyedge, v00000204cf5eaca0_0;
S_00000204cf5cfdc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 221, 2 221 0, S_00000204cf4eeb90;
 .timescale -9 -12;
v00000204cf5c8c10_0 .var/i "j", 31 0;
S_00000204cf5cdf20 .scope task, "check_results" "check_results" 2 42, 2 42 0, S_00000204cf4eeb90;
 .timescale -9 -12;
v00000204cf5c8d50_0 .var/i "i", 31 0;
v00000204cf5c9430_0 .var/real "imag_error", 0 0;
v00000204cf5c8cb0_0 .var/real "real_error", 0 0;
v00000204cf5c8850_0 .var "test_name", 55 0;
TD_fft8_tb.check_results ;
    %vpi_call 2 47 "$display", "\012=== %s ===", v00000204cf5c8850_0 {0 0 0};
    %vpi_call 2 48 "$display", "Index | Expected Real | Expected Imag | Actual Real   | Actual Imag   | Error" {0 0 0};
    %vpi_call 2 49 "$display", "------|---------------|---------------|---------------|---------------|-------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204cf5ebce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204cf5c8d50_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000204cf5c8d50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000204cf5c8d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eac00_0;
    %sub;
    %vpi_func/r 2 55 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5ea020_0;
    %sub;
    %vpi_func/r 2 56 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 57 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eac00_0, v00000204cf5ea020_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.3 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eade0_0;
    %sub;
    %vpi_func/r 2 61 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5ea520_0;
    %sub;
    %vpi_func/r 2 62 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 63 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eade0_0, v00000204cf5ea520_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.4 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5ea0c0_0;
    %sub;
    %vpi_func/r 2 67 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5eb560_0;
    %sub;
    %vpi_func/r 2 68 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 69 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5ea0c0_0, v00000204cf5eb560_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.5 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eb740_0;
    %sub;
    %vpi_func/r 2 73 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5ebc40_0;
    %sub;
    %vpi_func/r 2 74 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 75 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eb740_0, v00000204cf5ebc40_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.6 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eb600_0;
    %sub;
    %vpi_func/r 2 79 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5ebba0_0;
    %sub;
    %vpi_func/r 2 80 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 81 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eb600_0, v00000204cf5ebba0_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.7 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eb880_0;
    %sub;
    %vpi_func/r 2 85 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5ea200_0;
    %sub;
    %vpi_func/r 2 86 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 87 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eb880_0, v00000204cf5ea200_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.8 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eb1a0_0;
    %sub;
    %vpi_func/r 2 91 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5ea2a0_0;
    %sub;
    %vpi_func/r 2 92 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 93 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eb1a0_0, v00000204cf5ea2a0_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.9 ;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea480, 4;
    %load/vec4 v00000204cf5eb920_0;
    %sub;
    %vpi_func/r 2 97 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c8cb0_0;
    %ix/getv/s 4, v00000204cf5c8d50_0;
    %load/vec4a v00000204cf5ea3e0, 4;
    %load/vec4 v00000204cf5eb240_0;
    %sub;
    %vpi_func/r 2 98 "$abs", S<0,vec4,s32> {1 0 0};
    %store/real v00000204cf5c9430_0;
    %load/real v00000204cf5c8cb0_0;
    %load/real v00000204cf5c9430_0;
    %add/wr;
    %vpi_call 2 99 "$display", "  %0d   | %11d   | %11d   | %11d   | %11d   | %5.1f", v00000204cf5c8d50_0, &A<v00000204cf5ea480, v00000204cf5c8d50_0 >, &A<v00000204cf5ea3e0, v00000204cf5c8d50_0 >, v00000204cf5eb920_0, v00000204cf5eb240_0, W<0,r> {0 1 0};
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %load/real v00000204cf62ba00_0;
    %load/real v00000204cf5c8cb0_0;
    %cmp/wr;
    %jmp/1 T_0.13, 5;
    %flag_mov 8, 5;
    %load/real v00000204cf62ba00_0;
    %load/real v00000204cf5c9430_0;
    %cmp/wr;
    %flag_or 5, 8;
T_0.13;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v00000204cf5ebce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204cf5ebce0_0, 0, 32;
    %vpi_call 2 106 "$display", "ERROR: Output X[%0d] exceeds tolerance!", v00000204cf5c8d50_0 {0 0 0};
T_0.11 ;
    %load/vec4 v00000204cf5c8d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204cf5c8d50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v00000204cf5ebce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 111 "$display", "\342\234\223 PASS: All outputs within tolerance" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 113 "$display", "\342\234\227 FAIL: %0d outputs exceed tolerance", v00000204cf5ebce0_0 {0 0 0};
T_0.15 ;
    %end;
S_00000204cf5ce0b0 .scope module, "uut" "fft8" 2 25, 3 1 0, S_00000204cf4eeb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x0_real";
    .port_info 4 /INPUT 16 "x1_real";
    .port_info 5 /INPUT 16 "x2_real";
    .port_info 6 /INPUT 16 "x3_real";
    .port_info 7 /INPUT 16 "x4_real";
    .port_info 8 /INPUT 16 "x5_real";
    .port_info 9 /INPUT 16 "x6_real";
    .port_info 10 /INPUT 16 "x7_real";
    .port_info 11 /INPUT 16 "x0_imag";
    .port_info 12 /INPUT 16 "x1_imag";
    .port_info 13 /INPUT 16 "x2_imag";
    .port_info 14 /INPUT 16 "x3_imag";
    .port_info 15 /INPUT 16 "x4_imag";
    .port_info 16 /INPUT 16 "x5_imag";
    .port_info 17 /INPUT 16 "x6_imag";
    .port_info 18 /INPUT 16 "x7_imag";
    .port_info 19 /OUTPUT 32 "X0_real";
    .port_info 20 /OUTPUT 32 "X1_real";
    .port_info 21 /OUTPUT 32 "X2_real";
    .port_info 22 /OUTPUT 32 "X3_real";
    .port_info 23 /OUTPUT 32 "X4_real";
    .port_info 24 /OUTPUT 32 "X5_real";
    .port_info 25 /OUTPUT 32 "X6_real";
    .port_info 26 /OUTPUT 32 "X7_real";
    .port_info 27 /OUTPUT 32 "X0_imag";
    .port_info 28 /OUTPUT 32 "X1_imag";
    .port_info 29 /OUTPUT 32 "X2_imag";
    .port_info 30 /OUTPUT 32 "X3_imag";
    .port_info 31 /OUTPUT 32 "X4_imag";
    .port_info 32 /OUTPUT 32 "X5_imag";
    .port_info 33 /OUTPUT 32 "X6_imag";
    .port_info 34 /OUTPUT 32 "X7_imag";
    .port_info 35 /OUTPUT 1 "valid";
P_00000204cf5622e0 .param/l "TW_1_IMAG" 1 3 15, +C4<1010010101111110>;
P_00000204cf562318 .param/l "TW_1_REAL" 1 3 14, +C4<0101101010000010>;
P_00000204cf562350 .param/l "TW_2_IMAG" 1 3 17, +C4<1000000000000000>;
P_00000204cf562388 .param/l "TW_2_REAL" 1 3 16, +C4<0000000000000000>;
P_00000204cf5623c0 .param/l "TW_3_IMAG" 1 3 19, +C4<1010010101111110>;
P_00000204cf5623f8 .param/l "TW_3_REAL" 1 3 18, +C4<1010010101111110>;
v00000204cf6289b0_0 .var/s "X0_imag", 31 0;
v00000204cf6291d0_0 .var/s "X0_real", 31 0;
v00000204cf629630_0 .var/s "X1_imag", 31 0;
v00000204cf6285f0_0 .var/s "X1_real", 31 0;
v00000204cf629450_0 .var/s "X2_imag", 31 0;
v00000204cf629270_0 .var/s "X2_real", 31 0;
v00000204cf6296d0_0 .var/s "X3_imag", 31 0;
v00000204cf6280f0_0 .var/s "X3_real", 31 0;
v00000204cf628af0_0 .var/s "X4_imag", 31 0;
v00000204cf629ef0_0 .var/s "X4_real", 31 0;
v00000204cf629810_0 .var/s "X5_imag", 31 0;
v00000204cf628370_0 .var/s "X5_real", 31 0;
v00000204cf629bd0_0 .var/s "X6_imag", 31 0;
v00000204cf6299f0_0 .var/s "X6_real", 31 0;
v00000204cf628190_0 .var/s "X7_imag", 31 0;
v00000204cf6282d0_0 .var/s "X7_real", 31 0;
v00000204cf628410_0 .net "clk", 0 0, v00000204cf5ebb00_0;  1 drivers
v00000204cf5eae80 .array "mult_out_imag", 3 0;
v00000204cf5eae80_0 .net/s v00000204cf5eae80 0, 31 0, v00000204cf5c9390_0; 1 drivers
v00000204cf5eae80_1 .net/s v00000204cf5eae80 1, 31 0, v00000204cf629c70_0; 1 drivers
v00000204cf5eae80_2 .net/s v00000204cf5eae80 2, 31 0, v00000204cf6298b0_0; 1 drivers
v00000204cf5eae80_3 .net/s v00000204cf5eae80 3, 31 0, v00000204cf629a90_0; 1 drivers
v00000204cf5eaf20 .array "mult_out_real", 3 0;
v00000204cf5eaf20_0 .net/s v00000204cf5eaf20 0, 31 0, v00000204cf5c8df0_0; 1 drivers
v00000204cf5eaf20_1 .net/s v00000204cf5eaf20 1, 31 0, v00000204cf629950_0; 1 drivers
v00000204cf5eaf20_2 .net/s v00000204cf5eaf20 2, 31 0, v00000204cf628c30_0; 1 drivers
v00000204cf5eaf20_3 .net/s v00000204cf5eaf20 3, 31 0, v00000204cf629f90_0; 1 drivers
v00000204cf5eafc0_0 .var "pipeline_stage", 2 0;
v00000204cf5eb7e0_0 .var "processing", 0 0;
v00000204cf5eaac0_0 .net "rst", 0 0, v00000204cf5ea5c0_0;  1 drivers
v00000204cf5ea660 .array/s "stage1_imag", 7 0, 31 0;
v00000204cf5ead40 .array/s "stage1_real", 7 0, 31 0;
v00000204cf5eb9c0 .array/s "stage2_imag", 7 0, 31 0;
v00000204cf5eb6a0 .array/s "stage2_real", 7 0, 31 0;
v00000204cf5eaa20 .array/s "stage3_imag", 7 0, 31 0;
v00000204cf5eb2e0 .array/s "stage3_real", 7 0, 31 0;
v00000204cf5ea340_0 .net "start", 0 0, v00000204cf62b6e0_0;  1 drivers
v00000204cf5eaca0_0 .var "valid", 0 0;
v00000204cf5eb060_0 .net/s "x0_imag", 15 0, v00000204cf62b320_0;  1 drivers
v00000204cf5ea7a0_0 .net/s "x0_real", 15 0, v00000204cf62af60_0;  1 drivers
v00000204cf5eb100_0 .net/s "x1_imag", 15 0, v00000204cf62baa0_0;  1 drivers
v00000204cf5ea8e0_0 .net/s "x1_real", 15 0, v00000204cf62b1e0_0;  1 drivers
v00000204cf5ebe20_0 .net/s "x2_imag", 15 0, v00000204cf62ace0_0;  1 drivers
v00000204cf5eb4c0_0 .net/s "x2_real", 15 0, v00000204cf62ae20_0;  1 drivers
v00000204cf5ea700_0 .net/s "x3_imag", 15 0, v00000204cf62aa60_0;  1 drivers
v00000204cf5eb380_0 .net/s "x3_real", 15 0, v00000204cf62ad80_0;  1 drivers
v00000204cf5ea840_0 .net/s "x4_imag", 15 0, v00000204cf62a740_0;  1 drivers
v00000204cf5eb420_0 .net/s "x4_real", 15 0, v00000204cf62ac40_0;  1 drivers
v00000204cf5ea980_0 .net/s "x5_imag", 15 0, v00000204cf62bf00_0;  1 drivers
v00000204cf5ebd80_0 .net/s "x5_real", 15 0, v00000204cf62a100_0;  1 drivers
v00000204cf5ebec0_0 .net/s "x6_imag", 15 0, v00000204cf62aec0_0;  1 drivers
v00000204cf5eab60_0 .net/s "x6_real", 15 0, v00000204cf62b820_0;  1 drivers
v00000204cf5eba60_0 .net/s "x7_imag", 15 0, v00000204cf62b8c0_0;  1 drivers
v00000204cf5ea160_0 .net/s "x7_real", 15 0, v00000204cf62b960_0;  1 drivers
E_00000204cf5b84a0 .event posedge, v00000204cf5eaac0_0, v00000204cf5c8990_0;
S_00000204cf55bb40 .scope module, "cmult0" "complex_mult" 3 38, 3 185 0, S_00000204cf5ce0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_real";
    .port_info 2 /INPUT 32 "a_imag";
    .port_info 3 /INPUT 32 "b_real";
    .port_info 4 /INPUT 32 "b_imag";
    .port_info 5 /OUTPUT 32 "result_real";
    .port_info 6 /OUTPUT 32 "result_imag";
v00000204cf5eb9c0_1 .array/port v00000204cf5eb9c0, 1;
v00000204cf5c88f0_0 .net/s "a_imag", 31 0, v00000204cf5eb9c0_1;  1 drivers
v00000204cf5eb6a0_1 .array/port v00000204cf5eb6a0, 1;
v00000204cf5c94d0_0 .net/s "a_real", 31 0, v00000204cf5eb6a0_1;  1 drivers
v00000204cf5c8710_0 .var/s "ac", 63 0;
v00000204cf5c8a30_0 .var/s "ad", 63 0;
L_00000204cf62c110 .functor BUFT 1, C4<10100101011111100000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf5c85d0_0 .net/s "b_imag", 31 0, L_00000204cf62c110;  1 drivers
L_00000204cf62c0c8 .functor BUFT 1, C4<01011010100000100000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf5c8670_0 .net/s "b_real", 31 0, L_00000204cf62c0c8;  1 drivers
v00000204cf5c87b0_0 .var/s "bc", 63 0;
v00000204cf5c8fd0_0 .var/s "bd", 63 0;
v00000204cf5c8990_0 .net "clk", 0 0, v00000204cf5ebb00_0;  alias, 1 drivers
v00000204cf5c9390_0 .var/s "result_imag", 31 0;
v00000204cf5c8df0_0 .var/s "result_real", 31 0;
v00000204cf5c8ad0_0 .var/s "temp_imag", 63 0;
v00000204cf5c8b70_0 .var/s "temp_real", 63 0;
E_00000204cf5b8ae0 .event posedge, v00000204cf5c8990_0;
S_00000204cf55bcd0 .scope module, "cmult1" "complex_mult" 3 48, 3 185 0, S_00000204cf5ce0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_real";
    .port_info 2 /INPUT 32 "a_imag";
    .port_info 3 /INPUT 32 "b_real";
    .port_info 4 /INPUT 32 "b_imag";
    .port_info 5 /OUTPUT 32 "result_real";
    .port_info 6 /OUTPUT 32 "result_imag";
v00000204cf5eb9c0_3 .array/port v00000204cf5eb9c0, 3;
v00000204cf5c8e90_0 .net/s "a_imag", 31 0, v00000204cf5eb9c0_3;  1 drivers
v00000204cf5eb6a0_3 .array/port v00000204cf5eb6a0, 3;
v00000204cf5c9070_0 .net/s "a_real", 31 0, v00000204cf5eb6a0_3;  1 drivers
v00000204cf5c9110_0 .var/s "ac", 63 0;
v00000204cf5c91b0_0 .var/s "ad", 63 0;
L_00000204cf62c1a0 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf5c9250_0 .net/s "b_imag", 31 0, L_00000204cf62c1a0;  1 drivers
L_00000204cf62c158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf5c92f0_0 .net/s "b_real", 31 0, L_00000204cf62c158;  1 drivers
v00000204cf628a50_0 .var/s "bc", 63 0;
v00000204cf628910_0 .var/s "bd", 63 0;
v00000204cf629310_0 .net "clk", 0 0, v00000204cf5ebb00_0;  alias, 1 drivers
v00000204cf629c70_0 .var/s "result_imag", 31 0;
v00000204cf629950_0 .var/s "result_real", 31 0;
v00000204cf628cd0_0 .var/s "temp_imag", 63 0;
v00000204cf628eb0_0 .var/s "temp_real", 63 0;
S_00000204cf4e6460 .scope module, "cmult2" "complex_mult" 3 58, 3 185 0, S_00000204cf5ce0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_real";
    .port_info 2 /INPUT 32 "a_imag";
    .port_info 3 /INPUT 32 "b_real";
    .port_info 4 /INPUT 32 "b_imag";
    .port_info 5 /OUTPUT 32 "result_real";
    .port_info 6 /OUTPUT 32 "result_imag";
v00000204cf5eb9c0_5 .array/port v00000204cf5eb9c0, 5;
v00000204cf628d70_0 .net/s "a_imag", 31 0, v00000204cf5eb9c0_5;  1 drivers
v00000204cf5eb6a0_5 .array/port v00000204cf5eb6a0, 5;
v00000204cf628230_0 .net/s "a_real", 31 0, v00000204cf5eb6a0_5;  1 drivers
v00000204cf628f50_0 .var/s "ac", 63 0;
v00000204cf629770_0 .var/s "ad", 63 0;
L_00000204cf62c230 .functor BUFT 1, C4<10100101011111100000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf628e10_0 .net/s "b_imag", 31 0, L_00000204cf62c230;  1 drivers
L_00000204cf62c1e8 .functor BUFT 1, C4<01011010100000100000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf629db0_0 .net/s "b_real", 31 0, L_00000204cf62c1e8;  1 drivers
v00000204cf629d10_0 .var/s "bc", 63 0;
v00000204cf629e50_0 .var/s "bd", 63 0;
v00000204cf628b90_0 .net "clk", 0 0, v00000204cf5ebb00_0;  alias, 1 drivers
v00000204cf6298b0_0 .var/s "result_imag", 31 0;
v00000204cf628c30_0 .var/s "result_real", 31 0;
v00000204cf628690_0 .var/s "temp_imag", 63 0;
v00000204cf628ff0_0 .var/s "temp_real", 63 0;
S_00000204cf4e65f0 .scope module, "cmult3" "complex_mult" 3 68, 3 185 0, S_00000204cf5ce0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_real";
    .port_info 2 /INPUT 32 "a_imag";
    .port_info 3 /INPUT 32 "b_real";
    .port_info 4 /INPUT 32 "b_imag";
    .port_info 5 /OUTPUT 32 "result_real";
    .port_info 6 /OUTPUT 32 "result_imag";
v00000204cf5eb9c0_7 .array/port v00000204cf5eb9c0, 7;
v00000204cf629090_0 .net/s "a_imag", 31 0, v00000204cf5eb9c0_7;  1 drivers
v00000204cf5eb6a0_7 .array/port v00000204cf5eb6a0, 7;
v00000204cf6293b0_0 .net/s "a_real", 31 0, v00000204cf5eb6a0_7;  1 drivers
v00000204cf628550_0 .var/s "ac", 63 0;
v00000204cf6294f0_0 .var/s "ad", 63 0;
L_00000204cf62c2c0 .functor BUFT 1, C4<10100101011111100000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf629590_0 .net/s "b_imag", 31 0, L_00000204cf62c2c0;  1 drivers
L_00000204cf62c278 .functor BUFT 1, C4<10100101011111100000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204cf629130_0 .net/s "b_real", 31 0, L_00000204cf62c278;  1 drivers
v00000204cf628730_0 .var/s "bc", 63 0;
v00000204cf6284b0_0 .var/s "bd", 63 0;
v00000204cf6287d0_0 .net "clk", 0 0, v00000204cf5ebb00_0;  alias, 1 drivers
v00000204cf629a90_0 .var/s "result_imag", 31 0;
v00000204cf629f90_0 .var/s "result_real", 31 0;
v00000204cf628870_0 .var/s "temp_imag", 63 0;
v00000204cf629b30_0 .var/s "temp_real", 63 0;
    .scope S_00000204cf55bb40;
T_1 ;
    %wait E_00000204cf5b8ae0;
    %load/vec4 v00000204cf5c94d0_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c8670_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf5c8710_0, 0;
    %load/vec4 v00000204cf5c88f0_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c85d0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf5c8fd0_0, 0;
    %load/vec4 v00000204cf5c94d0_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c85d0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf5c8a30_0, 0;
    %load/vec4 v00000204cf5c88f0_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c8670_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf5c87b0_0, 0;
    %load/vec4 v00000204cf5c8710_0;
    %load/vec4 v00000204cf5c8fd0_0;
    %sub;
    %assign/vec4 v00000204cf5c8b70_0, 0;
    %load/vec4 v00000204cf5c8a30_0;
    %load/vec4 v00000204cf5c87b0_0;
    %add;
    %assign/vec4 v00000204cf5c8ad0_0, 0;
    %load/vec4 v00000204cf5c8b70_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf5c8df0_0, 0;
    %load/vec4 v00000204cf5c8ad0_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf5c9390_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000204cf55bcd0;
T_2 ;
    %wait E_00000204cf5b8ae0;
    %load/vec4 v00000204cf5c9070_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c92f0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf5c9110_0, 0;
    %load/vec4 v00000204cf5c8e90_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c9250_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf628910_0, 0;
    %load/vec4 v00000204cf5c9070_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c9250_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf5c91b0_0, 0;
    %load/vec4 v00000204cf5c8e90_0;
    %pad/s 64;
    %load/vec4 v00000204cf5c92f0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf628a50_0, 0;
    %load/vec4 v00000204cf5c9110_0;
    %load/vec4 v00000204cf628910_0;
    %sub;
    %assign/vec4 v00000204cf628eb0_0, 0;
    %load/vec4 v00000204cf5c91b0_0;
    %load/vec4 v00000204cf628a50_0;
    %add;
    %assign/vec4 v00000204cf628cd0_0, 0;
    %load/vec4 v00000204cf628eb0_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf629950_0, 0;
    %load/vec4 v00000204cf628cd0_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf629c70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000204cf4e6460;
T_3 ;
    %wait E_00000204cf5b8ae0;
    %load/vec4 v00000204cf628230_0;
    %pad/s 64;
    %load/vec4 v00000204cf629db0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf628f50_0, 0;
    %load/vec4 v00000204cf628d70_0;
    %pad/s 64;
    %load/vec4 v00000204cf628e10_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf629e50_0, 0;
    %load/vec4 v00000204cf628230_0;
    %pad/s 64;
    %load/vec4 v00000204cf628e10_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf629770_0, 0;
    %load/vec4 v00000204cf628d70_0;
    %pad/s 64;
    %load/vec4 v00000204cf629db0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf629d10_0, 0;
    %load/vec4 v00000204cf628f50_0;
    %load/vec4 v00000204cf629e50_0;
    %sub;
    %assign/vec4 v00000204cf628ff0_0, 0;
    %load/vec4 v00000204cf629770_0;
    %load/vec4 v00000204cf629d10_0;
    %add;
    %assign/vec4 v00000204cf628690_0, 0;
    %load/vec4 v00000204cf628ff0_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf628c30_0, 0;
    %load/vec4 v00000204cf628690_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf6298b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000204cf4e65f0;
T_4 ;
    %wait E_00000204cf5b8ae0;
    %load/vec4 v00000204cf6293b0_0;
    %pad/s 64;
    %load/vec4 v00000204cf629130_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf628550_0, 0;
    %load/vec4 v00000204cf629090_0;
    %pad/s 64;
    %load/vec4 v00000204cf629590_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf6284b0_0, 0;
    %load/vec4 v00000204cf6293b0_0;
    %pad/s 64;
    %load/vec4 v00000204cf629590_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf6294f0_0, 0;
    %load/vec4 v00000204cf629090_0;
    %pad/s 64;
    %load/vec4 v00000204cf629130_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v00000204cf628730_0, 0;
    %load/vec4 v00000204cf628550_0;
    %load/vec4 v00000204cf6284b0_0;
    %sub;
    %assign/vec4 v00000204cf629b30_0, 0;
    %load/vec4 v00000204cf6294f0_0;
    %load/vec4 v00000204cf628730_0;
    %add;
    %assign/vec4 v00000204cf628870_0, 0;
    %load/vec4 v00000204cf629b30_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf629f90_0, 0;
    %load/vec4 v00000204cf628870_0;
    %parti/s 32, 16, 6;
    %assign/vec4 v00000204cf629a90_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000204cf5ce0b0;
T_5 ;
    %wait E_00000204cf5b84a0;
    %load/vec4 v00000204cf5eaac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204cf5eb7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204cf5eaca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6291d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6285f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf629270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6280f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf629ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf628370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6299f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6282d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6289b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf629630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf629450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf6296d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf628af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf629810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf629bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204cf628190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000204cf5eafc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204cf5eaca0_0, 0;
    %load/vec4 v00000204cf5ea340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v00000204cf5eb7e0_0;
    %nor/r;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204cf5eb7e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %load/vec4 v00000204cf5ea7a0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5eb420_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5eb060_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ea840_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5ea8e0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ebd80_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5eb100_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ea980_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5eb4c0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5eab60_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5ebe20_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ebec0_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5eb380_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ea160_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5ea700_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5eba60_0;
    %concati/vec4 0, 0, 16;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5ea7a0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5eb420_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5eb060_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ea840_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5ea8e0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ebd80_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5eb100_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ea980_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5eb4c0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5eab60_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5ebe20_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ebec0_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
    %load/vec4 v00000204cf5eb380_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5ea160_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ead40, 0, 4;
    %load/vec4 v00000204cf5ea700_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v00000204cf5eba60_0;
    %concati/vec4 0, 0, 16;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5ea660, 0, 4;
T_5.9 ;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ead40, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb6a0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5ea660, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb9c0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaf20, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eae80, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaf20, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eae80, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaf20, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eae80, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaf20, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eae80, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaf20, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eae80, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb6a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaf20, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eb2e0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb9c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eae80, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204cf5eaa20, 0, 4;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000204cf5eafc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204cf5eb7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204cf5eaca0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf6291d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf6289b0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf6285f0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf629630_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf629270_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf629450_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf6280f0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf6296d0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf629ef0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf628af0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf628370_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf629810_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf6299f0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf629bd0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eb2e0, 4;
    %assign/vec4 v00000204cf6282d0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204cf5eaa20, 4;
    %assign/vec4 v00000204cf628190_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000204cf4eeb90;
T_6 ;
    %pushi/real 2097152000, 4075; load=1000.00
    %store/real v00000204cf62ba00_0;
    %end;
    .thread T_6;
    .scope S_00000204cf4eeb90;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v00000204cf5ebb00_0;
    %inv;
    %store/vec4 v00000204cf5ebb00_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000204cf4eeb90;
T_8 ;
    %vpi_call 2 120 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000204cf4eeb90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204cf5ebb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204cf5ea5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204cf5ebce0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62af60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b1e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ae20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ad80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ac40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a100_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b320_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62baa0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ace0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aa60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a740_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62bf00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b8c0_0, 0, 16;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204cf5ea5c0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 141 "$display", "Starting Test Case 1: Real input [1, 2, 3, 4, 5, 6, 7, 8]" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000204cf62af60_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v00000204cf62b1e0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000204cf62ae20_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000204cf62ad80_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v00000204cf62ac40_0, 0, 16;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v00000204cf62a100_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v00000204cf62b820_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v00000204cf62b960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b320_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62baa0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ace0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aa60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a740_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62bf00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b8c0_0, 0, 16;
    %pushi/vec4 2359296, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 632736, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 108543, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 4294858753, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 4294705152, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 4294334560, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
T_8.0 ;
    %load/vec4 v00000204cf62b280_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_00000204cf5b8a60;
    %jmp T_8.0;
T_8.1 ;
    %delay 10000, 0;
    %pushi/vec4 2165147085, 0, 34;
    %concati/vec4 2433073, 0, 22;
    %store/vec4 v00000204cf5c8850_0, 0, 56;
    %fork TD_fft8_tb.check_results, S_00000204cf5cdf20;
    %join;
    %delay 100000, 0;
    %vpi_call 2 178 "$display", "\012Starting Test Case 2: Complex input" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000204cf62af60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b1e0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000204cf62ae20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ad80_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000204cf62ac40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a100_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000204cf62b820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b320_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000204cf62baa0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ace0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000204cf62aa60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a740_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000204cf62bf00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aec0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000204cf62b8c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 262144, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
T_8.2 ;
    %load/vec4 v00000204cf62b280_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_00000204cf5b8a60;
    %jmp T_8.2;
T_8.3 ;
    %delay 10000, 0;
    %pushi/vec4 2165147085, 0, 34;
    %concati/vec4 2433074, 0, 22;
    %store/vec4 v00000204cf5c8850_0, 0, 56;
    %fork TD_fft8_tb.check_results, S_00000204cf5cdf20;
    %join;
    %delay 100000, 0;
    %vpi_call 2 214 "$display", "\012Starting Test Case 3: All zeros" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62af60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b1e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ae20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ad80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ac40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a100_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b320_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62baa0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62ace0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aa60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62a740_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62bf00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62aec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204cf62b8c0_0, 0, 16;
    %fork t_1, S_00000204cf5cfdc0;
    %jmp t_0;
    .scope S_00000204cf5cfdc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204cf5c8c10_0, 0, 32;
T_8.4 ;
    %load/vec4 v00000204cf5c8c10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000204cf5c8c10_0;
    %store/vec4a v00000204cf5ea480, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000204cf5c8c10_0;
    %store/vec4a v00000204cf5ea3e0, 4, 0;
    %load/vec4 v00000204cf5c8c10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204cf5c8c10_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .scope S_00000204cf4eeb90;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204cf62b6e0_0, 0, 1;
T_8.6 ;
    %load/vec4 v00000204cf62b280_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.7, 6;
    %wait E_00000204cf5b8a60;
    %jmp T_8.6;
T_8.7 ;
    %delay 10000, 0;
    %pushi/vec4 2165147085, 0, 34;
    %concati/vec4 2433075, 0, 22;
    %store/vec4 v00000204cf5c8850_0, 0, 56;
    %fork TD_fft8_tb.check_results, S_00000204cf5cdf20;
    %join;
    %delay 100000, 0;
    %vpi_call 2 237 "$display", "\012=== SIMULATION SUMMARY ===" {0 0 0};
    %vpi_call 2 238 "$display", "FFT module verification completed" {0 0 0};
    %vpi_call 2 239 "$display", "All test cases processed" {0 0 0};
    %vpi_call 2 240 "$display", "Note: Small errors are expected due to fixed-point arithmetic" {0 0 0};
    %vpi_call 2 242 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fft8_tb.v";
    "fft8.v";
