{"vcs1":{"timestamp_begin":1739097998.873536164, "rt":0.22, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1739097999.165558226, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739097999.467715139, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739097998.649729568}
{"VCS_COMP_START_TIME": 1739097998.649729568}
{"VCS_COMP_END_TIME": 1739097999.680853842}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
