C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module downStream

Top level modules:
	downStream

} {} {}} C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top

Top level modules:
	top

} {} {}} C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sumItUp

Top level modules:
	sumItUp

} {} {}}
