// Seed: 427703473
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor  id_3;
  wire id_4 = id_4;
  wire id_5;
  assign id_3 = -1;
  assign id_2 = id_3;
  wire id_6, id_7;
  id_8 :
  assert property (@(posedge 1) -1 == id_3)
  else $display(id_8);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
