<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___addr_config.html" target="_self">_EMAC_AddrConfig</a></td><td class="desc">MAC addresses configuration Structure </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___channel_info.html" target="_self">_EMAC_ChannelInfo</a></td><td class="desc">Transmit/Receive Channel info Structure </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___common___config.html" target="_self">_EMAC_Common_Config</a></td><td class="desc">EMAC_Common_Config </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___config.html" target="_self">_EMAC_Config</a></td><td class="desc">EMAC_Config </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___core.html" target="_self">_EMAC_Core</a></td><td class="desc">EMAC Core Instance Structure </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___core___config.html" target="_self">_EMAC_Core_Config</a></td><td class="desc">EMAC_Core_Config </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___desc_ch.html" target="_self">_EMAC_DescCh</a></td><td class="desc">Transmit/Receive Descriptor Channel Structure </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___device.html" target="_self">_EMAC_Device</a></td><td class="desc">EMAC Main Device Instance Structure </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___pkt.html" target="_self">_EMAC_Pkt</a></td><td class="desc">EMACObjects EMAC Objects </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___statistics.html" target="_self">_EMAC_Statistics</a></td><td class="desc">EMAC_Statistics </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___e_m_a_c___status.html" target="_self">_EMAC_Status</a></td><td class="desc">EMAC_Status </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct___m_d_i_o___device.html" target="_self">_MDIO_Device</a></td><td class="desc">MDIO_Device This is the MDIO object that contains the MDIO device object characteristics </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__pktq.html" target="_self">_pktq</a></td><td class="desc">Packet Queue </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structadc_revision_id.html" target="_self">adcRevisionId</a></td><td class="desc">Structure for accessing Revision ID of ADC module </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structadc_sequencer_status.html" target="_self">adcSequencerStatus</a></td><td class="desc">Structure for reporting ADC sequencer status </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structadc_step_config.html" target="_self">adcStepConfig</a></td><td class="desc">Structure containing parameters for ADC step configuration </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structammu_page_config.html" target="_self">ammuPageConfig</a></td><td class="desc">This structure defines the parameters needed for configuring a particular AMMU page </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structammu_policy_reg_params.html" target="_self">ammuPolicyRegParams</a></td><td class="desc">This structure defines the parameters needed for configuring a particular AMMU page's policy register </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structcrc_siganture_reg_addr.html" target="_self">crcSigantureRegAddr</a></td><td class="desc">Structure for accessing CRC registers address which are 64 bit wide </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structcrc_signature.html" target="_self">crcSignature</a></td><td class="desc">Structure for accessing CRC register data which are 64 bit wide </td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___a15_mmu_long_desc_attr.html" target="_self">CSL_A15MmuLongDescAttr</a></td><td class="desc">Hardware setup structure </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___a15_mmu_long_desc_obj.html" target="_self">CSL_A15MmuLongDescObj</a></td><td class="desc">Hardware setup structure </td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___a15_mmu_short_desc_attr.html" target="_self">CSL_A15MmuShortDescAttr</a></td><td class="desc">Hardware setup structure </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___a15_mmu_short_desc_obj.html" target="_self">CSL_A15MmuShortDescObj</a></td><td class="desc">Hardware setup structure </td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ad_common_setup.html" target="_self">CSL_Aif2AdCommonSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the common parameters of aif2 Dma module </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ad_dio_engine.html" target="_self">CSL_Aif2AdDioEngine</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_ad_dio_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2AdDioSetup</a></em>. This structure is used for configuring the parameters of aif2 dma engine </td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ad_dio_setup.html" target="_self">CSL_Aif2AdDioSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of aif2 dma module especially for DIO mode </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_capt_radt.html" target="_self">CSL_Aif2AtCaptRadt</a></td><td class="desc">This object contains the aif2 radt capture value information </td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_common_setup.html" target="_self">CSL_Aif2AtCommonSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the common parameters of aif2 timer module </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_count_obj.html" target="_self">CSL_Aif2AtCountObj</a></td><td class="desc"></td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_event.html" target="_self">CSL_Aif2AtEvent</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_at_event_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2AtEventSetup</a></em>. This structure is used for configuring the parameters of aif2 at event for external Rad events and Internal events for dio </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_event_setup.html" target="_self">CSL_Aif2AtEventSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of aif2 dma module especially for external Rad events and Internal events for dio </td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_gsm_t_count.html" target="_self">CSL_Aif2AtGsmTCount</a></td><td class="desc">This object contains the aif2 GSM Tcount information </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_init_obj.html" target="_self">CSL_Aif2AtInitObj</a></td><td class="desc"></td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_link_setup.html" target="_self">CSL_Aif2AtLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the parameters of aif2 timer module </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_tc_obj.html" target="_self">CSL_Aif2AtTcObj</a></td><td class="desc"></td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_at_wcdma_count.html" target="_self">CSL_Aif2AtWcdmaCount</a></td><td class="desc">This object contains the aif2 wcdma count value information </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_base_address.html" target="_self">CSL_Aif2BaseAddress</a></td><td class="desc">This will have the base-address information for the peripheral instance </td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_common_link_setup.html" target="_self">CSL_Aif2CommonLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the parameters of common link index specifies which all link modules are using </td></tr>
<tr id="row_39_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_common_setup.html" target="_self">CSL_Aif2CommonSetup</a></td><td class="desc">This is a sub-structure in <em>CSL_Aif2HwSetup</em>. This structure is used for configuring the parameters of a link </td></tr>
<tr id="row_40_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_cpri_cw_lut.html" target="_self">CSL_Aif2CpriCwLut</a></td><td class="desc">This structure is used for dynamic configuring the cpri 256 control word LUT parameters of protocol decoder </td></tr>
<tr id="row_41_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_cpri_tm_setup.html" target="_self">CSL_Aif2CpriTmSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_tm_link_setup.html" title="This is a sub-structure in CSL_Aif2LinkSetup. This structure is used for configuring the parameters o...">CSL_Aif2TmLinkSetup</a></em>. This structure is used for configuring the parameters of the CPRI params relating to TM </td></tr>
<tr id="row_42_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_db_channel.html" target="_self">CSL_Aif2DbChannel</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of ingress Data Buffer </td></tr>
<tr id="row_43_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_db_side_data.html" target="_self">CSL_Aif2DbSideData</a></td><td class="desc">This object contains the aif2 DB side data information </td></tr>
<tr id="row_44_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_dual_bit_map.html" target="_self">CSL_Aif2DualBitMap</a></td><td class="desc">This is a sub-structure in <em>CSL_Aif2Pd(Pe)LinkSetup</em>. This structure is used for configuring the parameters of Pd and Pe dual bit map </td></tr>
<tr id="row_45_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_ad_int.html" target="_self">CSL_Aif2EeAdInt</a></td><td class="desc">This object contains the aif2 EE AD Interrupt data information </td></tr>
<tr id="row_46_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_aif2_int.html" target="_self">CSL_Aif2EeAif2Int</a></td><td class="desc">This object contains the aif2 EE Aif2 Error Interrupt data information </td></tr>
<tr id="row_47_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_aif2_run.html" target="_self">CSL_Aif2EeAif2Run</a></td><td class="desc">This object contains the EE aif2 run control data information </td></tr>
<tr id="row_48_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_at_int.html" target="_self">CSL_Aif2EeAtInt</a></td><td class="desc">This object contains the aif2 EE AT Interrupt data information </td></tr>
<tr id="row_49_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_cd_int.html" target="_self">CSL_Aif2EeCdInt</a></td><td class="desc">This object contains the aif2 EE CD(PKTDMA module) Interrupt data information </td></tr>
<tr id="row_50_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_db_int.html" target="_self">CSL_Aif2EeDbInt</a></td><td class="desc">This object contains the aif2 EE DB Interrupt data information </td></tr>
<tr id="row_51_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_link_a_int.html" target="_self">CSL_Aif2EeLinkAInt</a></td><td class="desc">This object contains the aif2 EE Link A Interrupt data information </td></tr>
<tr id="row_52_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_link_b_int.html" target="_self">CSL_Aif2EeLinkBInt</a></td><td class="desc">This object contains the aif2 EE Link B Interrupt data information </td></tr>
<tr id="row_53_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_origin.html" target="_self">CSL_Aif2EeOrigin</a></td><td class="desc">This object contains the aif2 EE error and alarm origination information </td></tr>
<tr id="row_54_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_pd_int.html" target="_self">CSL_Aif2EePdInt</a></td><td class="desc">This object contains the aif2 EE PD Interrupt data information </td></tr>
<tr id="row_55_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_pe_int.html" target="_self">CSL_Aif2EePeInt</a></td><td class="desc">This object contains the aif2 EE PE Interrupt data information </td></tr>
<tr id="row_56_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_sd_int.html" target="_self">CSL_Aif2EeSdInt</a></td><td class="desc">This object contains the aif2 EE SD Interrupt data information </td></tr>
<tr id="row_57_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ee_vc_int.html" target="_self">CSL_Aif2EeVcInt</a></td><td class="desc">This object contains the aif2 EE VC Interrupt data information </td></tr>
<tr id="row_58_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_egr_db_setup.html" target="_self">CSL_Aif2EgrDbSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of Egress data buffer </td></tr>
<tr id="row_59_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_frame_counter.html" target="_self">CSL_Aif2FrameCounter</a></td><td class="desc">This is a sub-structure in <em>CSL_Aif2Pd(Pe)CommonSetup</em>. This structure is used for configuring the parameters of PD, PE frame counter </td></tr>
<tr id="row_60_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_global_setup.html" target="_self">CSL_Aif2GlobalSetup</a></td><td class="desc">This is a sub-structure in <em>CSL_Aif2HwSetup</em>. This structure is used for configuring the parameters global to AIF2 </td></tr>
<tr id="row_61_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_ingr_db_setup.html" target="_self">CSL_Aif2IngrDbSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of ingress Data Buffer </td></tr>
<tr id="row_62_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_link_setup.html" target="_self">CSL_Aif2LinkSetup</a></td><td class="desc">This is a sub-structure in <em>CSL_Aif2HwSetup</em>. This structure is used for configuring the parameters of an outbound link </td></tr>
<tr id="row_63_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_modulo_tc.html" target="_self">CSL_Aif2ModuloTc</a></td><td class="desc">This is a sub-structure in <em>CSL_Aif2Pd(Pe)CommonSetup</em>. This structure is used for configuring the parameters of Modulo Terminal count </td></tr>
<tr id="row_64_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_obj.html" target="_self">CSL_Aif2Obj</a></td><td class="desc">This object contains the reference to the instance of AIF2 opened using the <em><a class="el" href="group___c_s_l___a_i_f2___f_u_n_c_t_i_o_n.html#ga31e3b94e3648a2d6be0a1112cb68fe71" title="Opens the instance of AIF2 requested. ">CSL_aif2Open()</a></em> </td></tr>
<tr id="row_65_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_param.html" target="_self">CSL_Aif2Param</a></td><td class="desc">Module specific parameters </td></tr>
<tr id="row_66_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_channel_config.html" target="_self">CSL_Aif2PdChannelConfig</a></td><td class="desc">This structure is used for dynamic configuring the channel parameters of protocol decoder </td></tr>
<tr id="row_67_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_ch_config.html" target="_self">CSL_Aif2PdChConfig</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_pd_common_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2PdCommonSetup</a></em>. This structure is used for configuring Pd 128 Dma channel configuration </td></tr>
<tr id="row_68_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_ch_config1.html" target="_self">CSL_Aif2PdChConfig1</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_pd_common_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2PdCommonSetup</a></em>. This structure is used for configuring Pd 128 Dma channel configuration 1 register </td></tr>
<tr id="row_69_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_common_setup.html" target="_self">CSL_Aif2PdCommonSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of protocol decoder which are common to all links </td></tr>
<tr id="row_70_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_cpri_id_lut.html" target="_self">CSL_Aif2PdCpriIdLut</a></td><td class="desc">This structure is used for dynamic configuring the cpri Id LUT parameters of protocol decoder </td></tr>
<tr id="row_71_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_link_setup.html" target="_self">CSL_Aif2PdLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the parameters of protocol decoder </td></tr>
<tr id="row_72_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_route.html" target="_self">CSL_Aif2PdRoute</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_pd_common_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2PdCommonSetup</a></em>. This structure is used for configuring the routing parameters of protocol decoder </td></tr>
<tr id="row_73_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pd_type_lut.html" target="_self">CSL_Aif2PdTypeLut</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_pd_link_setup.html" title="This is a sub-structure in CSL_Aif2LinkSetup. This structure is used for configuring the parameters o...">CSL_Aif2PdLinkSetup</a></em>. This structure is used for configuring the parameters of 32 Pd type LUT </td></tr>
<tr id="row_74_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_channel_config.html" target="_self">CSL_Aif2PeChannelConfig</a></td><td class="desc">This structure is used for dynamic configuring the channel parameters of protocol encoder </td></tr>
<tr id="row_75_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_ch_rule_lut.html" target="_self">CSL_Aif2PeChRuleLut</a></td><td class="desc">This structure is used for dynamic configuring the channel parameters of protocol encoder </td></tr>
<tr id="row_76_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_common_setup.html" target="_self">CSL_Aif2PeCommonSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of protocol encoder which are common to all links </td></tr>
<tr id="row_77_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_dbmr.html" target="_self">CSL_Aif2PeDbmr</a></td><td class="desc">This structure is used for DBMR dynamic configuring parameters of protocol encoder </td></tr>
<tr id="row_78_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_dma_ch0.html" target="_self">CSL_Aif2PeDmaCh0</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_pe_common_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2PeCommonSetup</a></em>. This structure is used for PE DMA channel configuration 0 register </td></tr>
<tr id="row_79_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_in_fifo_control.html" target="_self">CSL_Aif2PeInFifoControl</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_pe_common_setup.html" title="This is a sub-structure in CSL_Aif2CommonSetup. This structure is used for configuring the parameters...">CSL_Aif2PeCommonSetup</a></em>. This structure is used for PE input fifo control register </td></tr>
<tr id="row_80_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_link_setup.html" target="_self">CSL_Aif2PeLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the link parameters of protocol encoder </td></tr>
<tr id="row_81_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_modulo_rule.html" target="_self">CSL_Aif2PeModuloRule</a></td><td class="desc">This structure is used for dynamic configuring the Modulo rule parameters of protocol encoder </td></tr>
<tr id="row_82_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pe_obsai_header.html" target="_self">CSL_Aif2PeObsaiHeader</a></td><td class="desc">This structure is used for dynamic configuring the obsai header parameters of protocol encoder </td></tr>
<tr id="row_83_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_pid_status.html" target="_self">CSL_Aif2PidStatus</a></td><td class="desc">This object contains the aif2 PID information </td></tr>
<tr id="row_84_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rm_link_setup.html" target="_self">CSL_Aif2RmLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the parameters of RM link </td></tr>
<tr id="row_85_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rm_status0.html" target="_self">CSL_Aif2RmStatus0</a></td><td class="desc">This object contains the aif2 Rm link status0 information </td></tr>
<tr id="row_86_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rm_status1.html" target="_self">CSL_Aif2RmStatus1</a></td><td class="desc">This object contains the aif2 Rm link status1 information </td></tr>
<tr id="row_87_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rm_status2.html" target="_self">CSL_Aif2RmStatus2</a></td><td class="desc">This object contains the aif2 Rm link status2 information </td></tr>
<tr id="row_88_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rm_status3.html" target="_self">CSL_Aif2RmStatus3</a></td><td class="desc">This object contains the aif2 Rm link status3 information </td></tr>
<tr id="row_89_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rm_status4.html" target="_self">CSL_Aif2RmStatus4</a></td><td class="desc">This object contains the aif2 Rm link status4 information </td></tr>
<tr id="row_90_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rt_header_status.html" target="_self">CSL_Aif2RtHeaderStatus</a></td><td class="desc">This object contains the aif2 Rt header error status information </td></tr>
<tr id="row_91_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rt_link_setup.html" target="_self">CSL_Aif2RtLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the parameters of Retransmitter </td></tr>
<tr id="row_92_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_rt_status.html" target="_self">CSL_Aif2RtStatus</a></td><td class="desc">This object contains the aif2 Rt link status information </td></tr>
<tr id="row_93_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_sd_common_setup.html" target="_self">CSL_Aif2SdCommonSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_common_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2CommonSetup</a></em>. This structure is used for configuring the parameters of a SD module, the link index specifies which SD module is used links 0-3 use SD module 0, links 4-5 use SD module 1 </td></tr>
<tr id="row_94_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_sd_link_setup.html" target="_self">CSL_Aif2SdLinkSetup</a></td><td class="desc">This is a sub-structure in <em>CSL_AifCommonLinkSetup</em>. This structure is used for configuring the parameters for Serdes params specific to a link </td></tr>
<tr id="row_95_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_sd_rx_status.html" target="_self">CSL_Aif2SdRxStatus</a></td><td class="desc">This object contains the aif2 SERDES Rx link status information </td></tr>
<tr id="row_96_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_setup.html" target="_self">CSL_Aif2Setup</a></td><td class="desc">This is the Setup structure for configuring AIF2 using <em><a class="el" href="group___c_s_l___a_i_f2___f_u_n_c_t_i_o_n.html#ga97f304775864d10a393656f316f103de">CSL_aif2HwSetup()</a></em> function </td></tr>
<tr id="row_97_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_tm_link_setup.html" target="_self">CSL_Aif2TmLinkSetup</a></td><td class="desc">This is a sub-structure in <em><a class="el" href="struct_c_s_l___aif2_link_setup.html" title="This is a sub-structure in CSL_Aif2HwSetup. This structure is used for configuring the parameters of ...">CSL_Aif2LinkSetup</a></em>. This structure is used for configuring the parameters of the TM </td></tr>
<tr id="row_98_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_tm_status.html" target="_self">CSL_Aif2TmStatus</a></td><td class="desc">This object contains the aif2 Tm link status information </td></tr>
<tr id="row_99_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___aif2_vc_emu.html" target="_self">CSL_Aif2VcEmu</a></td><td class="desc">This object contains the aif2 Vc Emu control data information </td></tr>
<tr id="row_100_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___arm_gic_cpu_intrf.html" target="_self">CSL_ArmGicCpuIntrf</a></td><td class="desc">GIC CPU interface Structure </td></tr>
<tr id="row_101_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___arm_gic_dist_intrf.html" target="_self">CSL_ArmGicDistIntrf</a></td><td class="desc">GIC Distributor interface Structure </td></tr>
<tr id="row_102_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___arm_gic_intr_params__t.html" target="_self">CSL_ArmGicIntrParams_t</a></td><td class="desc">Structure defining parameters to configure an interrupt </td></tr>
<tr id="row_103_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___b_w_m_n_g_m_t___c_p_u_a_r_b___s_e_t_u_p.html" target="_self">CSL_BWMNGMT_CPUARB_SETUP</a></td><td class="desc"><a class="el" href="struct_c_s_l___b_w_m_n_g_m_t___c_p_u_a_r_b___s_e_t_u_p.html" title="CSL_BWMNGMT_CPUARB_SETUP has all the fields required to configure the CPU Arbitration Control Registe...">CSL_BWMNGMT_CPUARB_SETUP</a> has all the fields required to configure the CPU Arbitration Control Register of BWMNGMT for any given memory control block (L1D/L2/EMC) </td></tr>
<tr id="row_104_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___b_w_m_n_g_m_t___m_d_m_a_p_r_i___s_e_t_u_p.html" target="_self">CSL_BWMNGMT_MDMAPRI_SETUP</a></td><td class="desc"><a class="el" href="struct_c_s_l___b_w_m_n_g_m_t___m_d_m_a_p_r_i___s_e_t_u_p.html" title="CSL_BWMNGMT_MDMAPRI_SETUP has all the fields required to configure Master DMA (MDMA) Arbitration Cont...">CSL_BWMNGMT_MDMAPRI_SETUP</a> has all the fields required to configure Master DMA (MDMA) Arbitration Control Register of BWMNGMT for L2/UMC memory control block </td></tr>
<tr id="row_105_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___m_a_c_s_t_a_t_u_s.html" target="_self">CSL_CPGMAC_SL_MACSTATUS</a></td><td class="desc">Holds MAC status register contents </td></tr>
<tr id="row_106_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___v_e_r_s_i_o_n.html" target="_self">CSL_CPGMAC_SL_VERSION</a></td><td class="desc">Holds the Sliver submodule's version info </td></tr>
<tr id="row_107_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_3GF_ALE_MCASTADDR_ENTRY</a></td><td class="desc">Holds the ALE Multicast Address Table entry configuration </td></tr>
<tr id="row_108_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_3GF_ALE_OUIADDR_ENTRY</a></td><td class="desc">Holds the ALE OUI Unicast Address Table entry configuration </td></tr>
<tr id="row_109_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_3GF_ALE_PORTCONTROL</a></td><td class="desc">Holds the ALE Port control register info </td></tr>
<tr id="row_110_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_3GF_ALE_UNICASTADDR_ENTRY</a></td><td class="desc">Holds the ALE Unicast Address Table entry configuration </td></tr>
<tr id="row_111_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_3GF_ALE_VERSION</a></td><td class="desc">Holds the ALE submodule's version info </td></tr>
<tr id="row_112_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___v_l_a_n___e_n_t_r_y.html" target="_self">CSL_CPSW_3GF_ALE_VLAN_ENTRY</a></td><td class="desc">Holds the ALE VLAN Table entry configuration </td></tr>
<tr id="row_113_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_3GF_ALE_VLANMCASTADDR_ENTRY</a></td><td class="desc">Holds the ALE VLAN/Multicast Address Table entry configuration </td></tr>
<tr id="row_114_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_3GF_ALE_VLANUNICASTADDR_ENTRY</a></td><td class="desc">Holds the ALE VLAN Unicast Address Table entry configuration </td></tr>
<tr id="row_115_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_3GF_CONTROL</a></td><td class="desc">Holds CPSW control register contents </td></tr>
<tr id="row_116_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___f_l_o_w_c_n_t_l.html" target="_self">CSL_CPSW_3GF_FLOWCNTL</a></td><td class="desc">Holds flow control register contents </td></tr>
<tr id="row_117_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___p_o_r_t_s_t_a_t.html" target="_self">CSL_CPSW_3GF_PORTSTAT</a></td><td class="desc">Holds Port Statistics Enable register contents </td></tr>
<tr id="row_118_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___p_t_y_p_e.html" target="_self">CSL_CPSW_3GF_PTYPE</a></td><td class="desc">Holds Priority type register contents </td></tr>
<tr id="row_119_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___s_t_a_t_s.html" target="_self">CSL_CPSW_3GF_STATS</a></td><td class="desc">Holds the EMAC statistics </td></tr>
<tr id="row_120_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___t_s_c_n_t_l.html" target="_self">CSL_CPSW_3GF_TSCNTL</a></td><td class="desc">Holds Port Time Sync Control register contents </td></tr>
<tr id="row_121_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_3GF_VERSION</a></td><td class="desc">Holds the Time sync submodule's version info </td></tr>
<tr id="row_122_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__3_g_f_s_s___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_3GFSS_VERSION</a></td><td class="desc">Holds the Ethernet switch subsystem's version info </td></tr>
<tr id="row_123_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_5GF_ALE_MCASTADDR_ENTRY</a></td><td class="desc">Holds the ALE Multicast Address Table entry configuration </td></tr>
<tr id="row_124_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_5GF_ALE_OUIADDR_ENTRY</a></td><td class="desc">Holds the ALE OUI Unicast Address Table entry configuration </td></tr>
<tr id="row_125_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_5GF_ALE_PORTCONTROL</a></td><td class="desc">Holds the ALE Port control register info </td></tr>
<tr id="row_126_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_5GF_ALE_UNICASTADDR_ENTRY</a></td><td class="desc">Holds the ALE Unicast Address Table entry configuration </td></tr>
<tr id="row_127_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_5GF_ALE_VERSION</a></td><td class="desc">Holds the ALE submodule's version info </td></tr>
<tr id="row_128_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n___e_n_t_r_y.html" target="_self">CSL_CPSW_5GF_ALE_VLAN_ENTRY</a></td><td class="desc">Holds the ALE VLAN Table entry configuration </td></tr>
<tr id="row_129_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_5GF_ALE_VLANMCASTADDR_ENTRY</a></td><td class="desc">Holds the ALE VLAN/Multicast Address Table entry configuration </td></tr>
<tr id="row_130_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_5GF_ALE_VLANUNICASTADDR_ENTRY</a></td><td class="desc">Holds the ALE VLAN Unicast Address Table entry configuration </td></tr>
<tr id="row_131_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_5GF_CONTROL</a></td><td class="desc">Holds CPSW control register contents </td></tr>
<tr id="row_132_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___f_l_o_w_c_n_t_l.html" target="_self">CSL_CPSW_5GF_FLOWCNTL</a></td><td class="desc">Holds flow control register contents </td></tr>
<tr id="row_133_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___p_o_r_t_s_t_a_t.html" target="_self">CSL_CPSW_5GF_PORTSTAT</a></td><td class="desc">Holds Port Statistics Enable register contents </td></tr>
<tr id="row_134_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___p_t_y_p_e.html" target="_self">CSL_CPSW_5GF_PTYPE</a></td><td class="desc">Holds Priority type register contents </td></tr>
<tr id="row_135_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___s_t_a_t_s.html" target="_self">CSL_CPSW_5GF_STATS</a></td><td class="desc">Holds the EMAC statistics </td></tr>
<tr id="row_136_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___t_s_c_n_t_l.html" target="_self">CSL_CPSW_5GF_TSCNTL</a></td><td class="desc">Holds Port Time Sync Control register contents </td></tr>
<tr id="row_137_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_5GF_VERSION</a></td><td class="desc">Holds the Time sync submodule's version info </td></tr>
<tr id="row_138_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f_s_s___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_5GFSS_VERSION</a></td><td class="desc">Holds the Ethernet switch subsystem's version info </td></tr>
<tr id="row_139_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___e_t_h_e_r_t_y_p_e___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_ETHERTYPE_ENTRY</a></td><td class="desc">Holds the ALE Ethertype Table entry configuration </td></tr>
<tr id="row_140_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___i_pv4___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_IPv4_ENTRY</a></td><td class="desc">Holds the ALE IPv4 Address Table entry configuration </td></tr>
<tr id="row_141_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___i_pv6___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_IPv6_ENTRY</a></td><td class="desc">Holds the ALE IPv6 Address Table entry configuration </td></tr>
<tr id="row_142_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_MCASTADDR_ENTRY</a></td><td class="desc">Holds the ALE Multicast Address Table entry configuration </td></tr>
<tr id="row_143_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_OUIADDR_ENTRY</a></td><td class="desc">Holds the ALE OUI Unicast Address Table entry configuration </td></tr>
<tr id="row_144_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___o_u_t_e_r___v_l_a_n___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_OUTER_VLAN_ENTRY</a></td><td class="desc">Holds the ALE Outer VLAN Table entry configuration </td></tr>
<tr id="row_145_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_POLICER_ENTRY</a></td><td class="desc">Holds the ALE Policer Table entry configuration </td></tr>
<tr id="row_146_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___g_l_o_b___c_o_n_f_i_g.html" target="_self">CSL_CPSW_ALE_POLICER_GLOB_CONFIG</a></td><td class="desc">Holds CPSW Policer Global Configuration </td></tr>
<tr id="row_147_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_ALE_PORTCONTROL</a></td><td class="desc">Holds the ALE Port control register info </td></tr>
<tr id="row_148_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_UNICASTADDR_ENTRY</a></td><td class="desc">Holds the ALE Unicast Address Table entry configuration </td></tr>
<tr id="row_149_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_ALE_VERSION</a></td><td class="desc">Holds the ALE submodule's version info </td></tr>
<tr id="row_150_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_VLAN_ENTRY</a></td><td class="desc">Holds the ALE (Inner) VLAN Table entry configuration </td></tr>
<tr id="row_151_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_VLANMCASTADDR_ENTRY</a></td><td class="desc">Holds the ALE VLAN/Multicast Address Table entry configuration </td></tr>
<tr id="row_152_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html" target="_self">CSL_CPSW_ALE_VLANUNICASTADDR_ENTRY</a></td><td class="desc">Holds the ALE VLAN Unicast Address Table entry configuration </td></tr>
<tr id="row_153_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_CONTROL</a></td><td class="desc">Holds CPSW control register contents </td></tr>
<tr id="row_154_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___e_e_e___g_l_o_b___c_o_n_f_i_g.html" target="_self">CSL_CPSW_EEE_GLOB_CONFIG</a></td><td class="desc">Holds CPSW EEE (Energy Efficient Ethernet) Global Configuration </td></tr>
<tr id="row_155_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___e_e_e___p_o_r_t___c_o_n_f_i_g.html" target="_self">CSL_CPSW_EEE_PORT_CONFIG</a></td><td class="desc">Holds CPSW EEE (Energy Efficient Ethernet) Per-Port Configuration </td></tr>
<tr id="row_156_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___e_e_e___p_o_r_t___s_t_a_t_u_s.html" target="_self">CSL_CPSW_EEE_PORT_STATUS</a></td><td class="desc">Holds CPSW EEE (Energy Efficient Ethernet) Per-Port STATUS </td></tr>
<tr id="row_157_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___f_l_o_w_c_n_t_l.html" target="_self">CSL_CPSW_FLOWCNTL</a></td><td class="desc">Holds flow control register contents </td></tr>
<tr id="row_158_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___p_o_r_t___c_o_n_t_r_o_l.html" target="_self">CSL_CPSW_PORT_CONTROL</a></td><td class="desc">Holds CPSW Port Control contents </td></tr>
<tr id="row_159_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___p_o_r_t_s_t_a_t.html" target="_self">CSL_CPSW_PORTSTAT</a></td><td class="desc">Holds Port Statistics Enable register contents </td></tr>
<tr id="row_160_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___p_t_y_p_e.html" target="_self">CSL_CPSW_PTYPE</a></td><td class="desc">Holds Priority type register contents </td></tr>
<tr id="row_161_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html" target="_self">CSL_CPSW_RX_RATE_LIMIT_CONFIG</a></td><td class="desc">Holds CPSW Port Rx Rate Limit Configuration for CPPI Port Ingress Rate Limitaion Operation </td></tr>
<tr id="row_162_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___s_s___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_SS_VERSION</a></td><td class="desc">Holds the Ethernet switch subsystem's version info </td></tr>
<tr id="row_163_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___s_t_a_t_s.html" target="_self">CSL_CPSW_STATS</a></td><td class="desc">Holds the EMAC statistics </td></tr>
<tr id="row_164_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___t_s_c_n_t_l.html" target="_self">CSL_CPSW_TSCNTL</a></td><td class="desc">Holds Port Time Sync Control register contents </td></tr>
<tr id="row_165_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___t_s_c_o_n_f_i_g.html" target="_self">CSL_CPSW_TSCONFIG</a></td><td class="desc">Holds Port Time Sync Configuration contents </td></tr>
<tr id="row_166_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___v_e_r_s_i_o_n.html" target="_self">CSL_CPSW_VERSION</a></td><td class="desc">Holds the Time sync submodule's version info </td></tr>
<tr id="row_167_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_s_w___w_r___r_g_m_i_i___s_t_a_t_u_s.html" target="_self">CSL_CPSW_WR_RGMII_STATUS</a></td><td class="desc">Holds CPSW EEE (Energy Efficient Ethernet) Global Configuration </td></tr>
<tr id="row_168_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_t_s___c_o_n_t_r_o_l.html" target="_self">CSL_CPTS_CONTROL</a></td><td class="desc">Holds the CPTS control register info </td></tr>
<tr id="row_169_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_t_s___e_v_e_n_t_i_n_f_o.html" target="_self">CSL_CPTS_EVENTINFO</a></td><td class="desc">Holds Time sync event info contents </td></tr>
<tr id="row_170_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___c_p_t_s___v_e_r_s_i_o_n.html" target="_self">CSL_CPTS_VERSION</a></td><td class="desc">Holds the Time sync submodule's version info </td></tr>
<tr id="row_171_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_activity_stat__s.html" target="_self">CSL_Edma3ActivityStat_s</a></td><td class="desc">Edma Channel Controller Activity Status </td></tr>
<tr id="row_172_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cfg_info__s.html" target="_self">CSL_Edma3CfgInfo_s</a></td><td class="desc">EDMA3 Configuration Information This describes the configuration information for each EDMA instance. This is populated by the SOC layer for each instance </td></tr>
<tr id="row_173_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_channel_attr.html" target="_self">CSL_Edma3ChannelAttr</a></td><td class="desc">Edma Channel parameter structure used for opening a channel </td></tr>
<tr id="row_174_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_channel_err__s.html" target="_self">CSL_Edma3ChannelErr_s</a></td><td class="desc">Edma Channel Error </td></tr>
<tr id="row_175_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_channel_obj__s.html" target="_self">CSL_Edma3ChannelObj_s</a></td><td class="desc">Edma Object Structure </td></tr>
<tr id="row_176_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cmd_drae__s.html" target="_self">CSL_Edma3CmdDrae_s</a></td><td class="desc">Edma Command Structure for setting region specific attributes </td></tr>
<tr id="row_177_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cmd_intr__s.html" target="_self">CSL_Edma3CmdIntr_s</a></td><td class="desc">Edma Control/Query Control Command structure for issuing commands for Interrupt related APIs An object of this type is allocated by the user and its address is passed to the Control API </td></tr>
<tr id="row_178_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cmd_qrae__s.html" target="_self">CSL_Edma3CmdQrae_s</a></td><td class="desc">Edma Control/Query Command Structure for querying qdma region access enable attributes </td></tr>
<tr id="row_179_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cmd_que_pri__s.html" target="_self">CSL_Edma3CmdQuePri_s</a></td><td class="desc">Edma Command Structure used for setting Event Que priority level </td></tr>
<tr id="row_180_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cmd_que_thr__s.html" target="_self">CSL_Edma3CmdQueThr_s</a></td><td class="desc">Edma Command Structure used for setting Event Que threshold level </td></tr>
<tr id="row_181_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_cmd_region__s.html" target="_self">CSL_Edma3CmdRegion_s</a></td><td class="desc">Edma Control/Query Command Structure for querying region specific attributes </td></tr>
<tr id="row_182_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_ctrl_err_stat__s.html" target="_self">CSL_Edma3CtrlErrStat_s</a></td><td class="desc">Edma Controller Error Status </td></tr>
<tr id="row_183_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_hw_dma_channel_setup__s.html" target="_self">CSL_Edma3HwDmaChannelSetup_s</a></td><td class="desc">QDMA Edma Channel Setup </td></tr>
<tr id="row_184_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_hw_qdma_channel_setup__s.html" target="_self">CSL_Edma3HwQdmaChannelSetup_s</a></td><td class="desc">QDMA Edma Channel Setup </td></tr>
<tr id="row_185_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_hw_setup.html" target="_self">CSL_Edma3HwSetup</a></td><td class="desc">Edma Hw Setup Structure </td></tr>
<tr id="row_186_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_mem_fault_stat__s.html" target="_self">CSL_Edma3MemFaultStat_s</a></td><td class="desc">Edma Memory Protection Fault Error Status </td></tr>
<tr id="row_187_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_module_base_address.html" target="_self">CSL_Edma3ModuleBaseAddress</a></td><td class="desc">This will have the base-address information for the module instance </td></tr>
<tr id="row_188_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_obj__s.html" target="_self">CSL_Edma3Obj_s</a></td><td class="desc">This object contains the reference to the instance of Edma Module opened using the <em><a class="el" href="group___c_s_l___e_d_m_a3___f_u_n_c_t_i_o_n.html#ga0b7e551e286eabb426729fcc8221eb87">CSL_edma3Open()</a></em> </td></tr>
<tr id="row_189_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_param_setup__s.html" target="_self">CSL_Edma3ParamSetup_s</a></td><td class="desc">Edma ParamSetup Structure </td></tr>
<tr id="row_190_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_query_info__s.html" target="_self">CSL_Edma3QueryInfo_s</a></td><td class="desc">Edma Controller Information </td></tr>
<tr id="row_191_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___edma3_que_stat__s.html" target="_self">CSL_Edma3QueStat_s</a></td><td class="desc">Edma Controller Que Status </td></tr>
<tr id="row_192_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l__emif_ddr_config.html" target="_self">CSL_emifDdrConfig</a></td><td class="desc">EMIF4D5 DDR Configuration </td></tr>
<tr id="row_193_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l__emif_ddr_param.html" target="_self">CSL_emifDdrParam</a></td><td class="desc">EMIF4D5 DDR configuration parameters </td></tr>
<tr id="row_194_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html" target="_self">CSL_emifDdrPhyParam</a></td><td class="desc">EMIF4D5 DDR PHY configuration parameters </td></tr>
<tr id="row_195_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l__emif_obj.html" target="_self">CSL_emifObj</a></td><td class="desc">EMIF module interface Structure </td></tr>
<tr id="row_196_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_app_pwm_cfg.html" target="_self">CSL_EpwmAppPwmCfg</a></td><td class="desc">Structure holding the EPWM configuration parameters </td></tr>
<tr id="row_197_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_aq_action_cfg.html" target="_self">CSL_EpwmAqActionCfg</a></td><td class="desc">Structure holding the Action Qualifier actions to be taken on the PWM output at the specific events </td></tr>
<tr id="row_198_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_chopper_cfg.html" target="_self">CSL_EpwmChopperCfg</a></td><td class="desc">Structure holding the configuration parameters of Chopper sub-module </td></tr>
<tr id="row_199_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_counter_cmp_cfg.html" target="_self">CSL_EpwmCounterCmpCfg</a></td><td class="desc">Structure holding the Counter Comparator values </td></tr>
<tr id="row_200_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_deadband_cfg.html" target="_self">CSL_EpwmDeadbandCfg</a></td><td class="desc">Structure holding the dead band generation sub-module configuration parameters </td></tr>
<tr id="row_201_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_et_cfg.html" target="_self">CSL_EpwmEtCfg</a></td><td class="desc">Structure holding the Event Trigger Sub-Module configuration parameters </td></tr>
<tr id="row_202_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_high_resolution_cfg.html" target="_self">CSL_EpwmHighResolutionCfg</a></td><td class="desc">Structure holding the configuration parameters of high resolution pwm pulse generation sub module </td></tr>
<tr id="row_203_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_timebase_cfg.html" target="_self">CSL_EpwmTimebaseCfg</a></td><td class="desc">Structure holding the TimeBase sub-module configuration parameters </td></tr>
<tr id="row_204_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___epwm_tripzone_cfg.html" target="_self">CSL_EpwmTripzoneCfg</a></td><td class="desc">Structure holding the trip-zone sub-module configuration parameters </td></tr>
<tr id="row_205_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___i_d_m_a___i_d_m_a0_c_o_n_f_i_g.html" target="_self">CSL_IDMA_IDMA0CONFIG</a></td><td class="desc">This structure holds the information required to initiate a iDMA Channel 0 Configuration(CFG) space Transfer request from the GEM </td></tr>
<tr id="row_206_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___i_d_m_a___i_d_m_a1_c_o_n_f_i_g.html" target="_self">CSL_IDMA_IDMA1CONFIG</a></td><td class="desc">This structure holds the information required to initiate a iDMA Channel 1 Block Fill/Transfer request in the GEM </td></tr>
<tr id="row_207_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___i_d_m_a___s_t_a_t_u_s.html" target="_self">CSL_IDMA_STATUS</a></td><td class="desc">This structure holds the information required to interpret the IDMA Channel 0/1 Transfer Status </td></tr>
<tr id="row_208_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___intc_context.html" target="_self">CSL_IntcContext</a></td><td class="desc"></td></tr>
<tr id="row_209_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___intc_drop_status.html" target="_self">CSL_IntcDropStatus</a></td><td class="desc"></td></tr>
<tr id="row_210_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___intc_event_handler_record.html" target="_self">CSL_IntcEventHandlerRecord</a></td><td class="desc"></td></tr>
<tr id="row_211_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___intc_obj__s.html" target="_self">CSL_IntcObj_s</a></td><td class="desc"></td></tr>
<tr id="row_212_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___m_d_i_o___u_s_e_r_a_c_c_e_s_s.html" target="_self">CSL_MDIO_USERACCESS</a></td><td class="desc">Holds the MDIO User Access Register contents </td></tr>
<tr id="row_213_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___m_d_i_o___u_s_e_r_p_h_y_s_e_l.html" target="_self">CSL_MDIO_USERPHYSEL</a></td><td class="desc">Holds the MDIO User Phy Select Register contents </td></tr>
<tr id="row_214_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___m_d_i_o___v_e_r_s_i_o_n.html" target="_self">CSL_MDIO_VERSION</a></td><td class="desc">Holds the MDIO peripheral's version info </td></tr>
<tr id="row_215_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___r_a_c___base_address.html" target="_self">CSL_RAC_BaseAddress</a></td><td class="desc"></td></tr>
<tr id="row_216_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___r_a_c___b_e_i_i__interrupt_status__s.html" target="_self">CSL_RAC_BEII_interruptStatus_s</a></td><td class="desc">CSL_RAC_BEII_interruptStatus This descriptor specifies the parameters obtained from the interrupt status register </td></tr>
<tr id="row_217_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___r_a_c___f_e___timestamp__req__s.html" target="_self">CSL_RAC_FE_Timestamp_req_s</a></td><td class="desc">CSL_RAC_FE_Timestamp_req This descriptor specifies the parameters required to setup a timestamp </td></tr>
<tr id="row_218_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___r_a_c___g_c_c_p__cycle_overflow_status__s.html" target="_self">CSL_RAC_GCCP_cycleOverflowStatus_s</a></td><td class="desc">CSL_RAC_GCCP_cycleOverflowStatus This descriptor specifies the parameters required obtained when reading the cycle overflow status register </td></tr>
<tr id="row_219_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___r_a_c___g_c_c_p__fifo_overflow_status__s.html" target="_self">CSL_RAC_GCCP_fifoOverflowStatus_s</a></td><td class="desc">CSL_RAC_GCCP_fifoOverflowStatus This descriptor specifies the parameters required obtained when reading the fifo overflow status register </td></tr>
<tr id="row_220_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___r_a_c___obj__s.html" target="_self">CSL_RAC_Obj_s</a></td><td class="desc"></td></tr>
<tr id="row_221_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l__rtc_date_obj.html" target="_self">CSL_rtcDateObj</a></td><td class="desc">Structure representing the Date information </td></tr>
<tr id="row_222_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l__rtc_time_obj.html" target="_self">CSL_rtcTimeObj</a></td><td class="desc">Structure representing the Time information </td></tr>
<tr id="row_223_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___s_g_m_i_i___a_d_v_a_b_i_l_i_t_y.html" target="_self">CSL_SGMII_ADVABILITY</a></td><td class="desc">SGMII advertised ability configuration info </td></tr>
<tr id="row_224_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___s_g_m_i_i___s_t_a_t_u_s.html" target="_self">CSL_SGMII_STATUS</a></td><td class="desc">Holds the SGMII status info </td></tr>
<tr id="row_225_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___s_g_m_i_i___v_e_r_s_i_o_n.html" target="_self">CSL_SGMII_VERSION</a></td><td class="desc">Holds the SGMII module version info </td></tr>
<tr id="row_226_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___b_e___timestamp__req.html" target="_self">CSL_TAC_BE_Timestamp_req</a></td><td class="desc">This descriptor specifies the parameters required to setup a timestamp </td></tr>
<tr id="row_227_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html" target="_self">CSL_TAC_BEII_interruptStatus</a></td><td class="desc">This descriptor specifies the parameters obtained from the interrupt status register </td></tr>
<tr id="row_228_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___b_e_t_i__status.html" target="_self">CSL_TAC_BETI_status</a></td><td class="desc">The descriptor specifies the parameters obtained from the BETI status register </td></tr>
<tr id="row_229_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___f_e___peripheral_id__req.html" target="_self">CSL_TAC_FE_PeripheralId_req</a></td><td class="desc">This descriptor specifies the fields of the peripheral Id register </td></tr>
<tr id="row_230_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___f_e__trans_error_interrupt_status.html" target="_self">CSL_TAC_FE_transErrorInterruptStatus</a></td><td class="desc">This descriptor specifies the fields of the Transaction Error Interrupt Status register </td></tr>
<tr id="row_231_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___f_e__wd_status.html" target="_self">CSL_TAC_FE_wdStatus</a></td><td class="desc">This descriptor specifies the fields of Watchdog register </td></tr>
<tr id="row_232_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___s_g_c_p__cycle_overflow_status.html" target="_self">CSL_TAC_SGCP_cycleOverflowStatus</a></td><td class="desc">This descriptor specifies the parameters obtained when reading the cycle overflow status register </td></tr>
<tr id="row_233_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___s_g_c_p__fifo_overflow_status.html" target="_self">CSL_TAC_SGCP_fifoOverflowStatus</a></td><td class="desc">This descriptor specifies the parameters obtained when reading the FIFO overflow status register </td></tr>
<tr id="row_234_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___s_g_c_p__symbol_buff_miss_status.html" target="_self">CSL_TAC_SGCP_symbolBuffMissStatus</a></td><td class="desc">This descriptor specifies the parameters obtained when reading the symbol buffer miss status register </td></tr>
<tr id="row_235_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___t_a_c___s_g_c_p___timestamp__req.html" target="_self">CSL_TAC_SGCP_Timestamp_req</a></td><td class="desc">This descriptor specifies the parameters that comprise the time stamp </td></tr>
<tr id="row_236_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___tmr_base_address.html" target="_self">CSL_TmrBaseAddress</a></td><td class="desc">This structure contains the base-address information for the peripheral instance </td></tr>
<tr id="row_237_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___tmr_config.html" target="_self">CSL_TmrConfig</a></td><td class="desc">Config-structure Used to configure the GP timer using <a class="el" href="group___c_s_l___t_i_m_e_r___f_u_n_c_t_i_o_n.html#ga0022a28fa0a01b6887cdabde2aba4f00">CSL_tmrHwSetupRaw()</a> </td></tr>
<tr id="row_238_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___tmr_context.html" target="_self">CSL_TmrContext</a></td><td class="desc">Module specific context information. Present implementation of GP timer CSL doesn't have any context information </td></tr>
<tr id="row_239_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___tmr_hw_setup.html" target="_self">CSL_TmrHwSetup</a></td><td class="desc">Hardware setup structure </td></tr>
<tr id="row_240_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___tmr_obj.html" target="_self">CSL_TmrObj</a></td><td class="desc">Watchdog timer object structure </td></tr>
<tr id="row_241_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___tmr_param.html" target="_self">CSL_TmrParam</a></td><td class="desc">Module specific parameters. Present implementation of GP timer CSL doesn't have any module specific parameters </td></tr>
<tr id="row_242_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___x_m_c___m_p_f_s_r__s.html" target="_self">CSL_XMC_MPFSR_s</a></td><td class="desc">This is the definition of CSL_XMC_MPFSR </td></tr>
<tr id="row_243_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___x_m_c___x_m_p_a_x_h__s.html" target="_self">CSL_XMC_XMPAXH_s</a></td><td class="desc">This is the definition of CSL_XMC_XMPAXH </td></tr>
<tr id="row_244_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___x_m_c___x_m_p_a_x_l__s.html" target="_self">CSL_XMC_XMPAXL_s</a></td><td class="desc">This is the definition of CSL_XMC_XMPAXL </td></tr>
<tr id="row_245_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_s_l___x_m_c___x_p_f_a_d_d_r__s.html" target="_self">CSL_XMC_XPFADDR_s</a></td><td class="desc">This is the definition of CSL_XMC_XPFADDR </td></tr>
<tr id="row_246_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcan_bit_time_params.html" target="_self">dcanBitTimeParams</a></td><td class="desc">Structure holding bit time parameters for DCAN </td></tr>
<tr id="row_247_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcan_bit_time_params_local.html" target="_self">dcanBitTimeParamsLocal</a></td><td class="desc">Structure holding Bit Time parameters for DCAN application </td></tr>
<tr id="row_248_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcan_cfg_params.html" target="_self">dcanCfgParams</a></td><td class="desc">Structure holding configuration parameters of DCAN module </td></tr>
<tr id="row_249_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcan_ecc_err_status.html" target="_self">dcanEccErrStatus</a></td><td class="desc">Structure holding DCAN ECC Error status </td></tr>
<tr id="row_250_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcan_msg_obj_cfg_params.html" target="_self">dcanMsgObjCfgParams</a></td><td class="desc">Structure holding common configuration parameters of tx /rx of DCAN module </td></tr>
<tr id="row_251_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcan_msg_params.html" target="_self">dcanMsgParams</a></td><td class="desc">Structure holding transfer parameters of DCAN module </td></tr>
<tr id="row_252_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcc_config_params.html" target="_self">dccConfigParams</a></td><td class="desc">Structure containing parameters for DCC module configuration </td></tr>
<tr id="row_253_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdcc_revision_id.html" target="_self">dccRevisionId</a></td><td class="desc">Structure for accessing Revision ID of DCC module </td></tr>
<tr id="row_254_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdmtimer1ms_context.html" target="_self">dmtimer1msContext</a></td><td class="desc">Structure to store the timer context </td></tr>
<tr id="row_255_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdspxmc_fault_status.html" target="_self">dspxmcFaultStatus</a></td><td class="desc">This structure is returned by DSPXMCGetFaultStatus APIs </td></tr>
<tr id="row_256_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdspxmc_pfx_analysis_stat.html" target="_self">dspxmcPfxAnalysisStat</a></td><td class="desc">This structure is returned by DSPXMCGetFaultStatus APIs </td></tr>
<tr id="row_257_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structecc_dsp_err_info.html" target="_self">eccDspErrInfo</a></td><td class="desc">Structure holding the DSP ECC Error Information </td></tr>
<tr id="row_258_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structecc_dsp_err_status.html" target="_self">eccDspErrStatus</a></td><td class="desc">Structure holding DSP ECC Error status </td></tr>
<tr id="row_259_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structecc_dsp_l1_d_err_info.html" target="_self">eccDspL1DErrInfo</a></td><td class="desc">Structure holding the L1D DSP ECC Error Information </td></tr>
<tr id="row_260_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structecc_dsp_l2_cfg_prm.html" target="_self">eccDspL2CfgPrm</a></td><td class="desc">Structure holding ECC configuration parameters of DSP L2 EDC </td></tr>
<tr id="row_261_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structecc_ipu_mem_cfg_prm.html" target="_self">eccIpuMemCfgPrm</a></td><td class="desc">Structure holding ECC configuration parameters of IPU L2RAM /L1Data / L1TAG Memory </td></tr>
<tr id="row_262_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html" target="_self">EDMA3CCPaRAMEntry</a></td><td class="desc">EDMA3 Parameter RAM Set in User Configurable format </td></tr>
<tr id="row_263_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html" target="_self">EMIF4_ECC_CONTROL</a></td><td class="desc">ECC Control </td></tr>
<tr id="row_264_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html" target="_self">EMIF4_ECC_CONTROL_s</a></td><td class="desc">ECC Control </td></tr>
<tr id="row_265_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html" target="_self">EMIF4_MSTID_COS_MAPPING</a></td><td class="desc">Master ID to COS Mapping </td></tr>
<tr id="row_266_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html" target="_self">EMIF4_MSTID_COS_MAPPING_s</a></td><td class="desc">Master ID to COS Mapping </td></tr>
<tr id="row_267_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html" target="_self">EMIF4_PRI_COS_MAPPING</a></td><td class="desc">Priority to COS Mapping </td></tr>
<tr id="row_268_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html" target="_self">EMIF4_PRI_COS_MAPPING_s</a></td><td class="desc">Priority to COS Mapping </td></tr>
<tr id="row_269_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html" target="_self">EMIF4F_ASYNC1_CONFIG</a></td><td class="desc">EMIF4F Asynchronous1 Configuration </td></tr>
<tr id="row_270_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html" target="_self">EMIF4F_ASYNC2_CONFIG</a></td><td class="desc">EMIF4F Asynchronous2 Configuration </td></tr>
<tr id="row_271_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html" target="_self">EMIF4F_ASYNC3_CONFIG</a></td><td class="desc">EMIF4F Asynchronous3 Configuration </td></tr>
<tr id="row_272_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html" target="_self">EMIF4F_ASYNC4_CONFIG</a></td><td class="desc">EMIF4F Asynchronous4 Configuration </td></tr>
<tr id="row_273_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html" target="_self">EMIF4F_IODFT_CONTROL</a></td><td class="desc">IODFT Control Values </td></tr>
<tr id="row_274_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html" target="_self">EMIF4F_IODFT_CONTROL_s</a></td><td class="desc">IODFT Control Values </td></tr>
<tr id="row_275_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___l_p_d_d_r2_n_v_m___t_i_m_i_n_g___c_o_n_f_i_g.html" target="_self">EMIF4F_LPDDR2NVM_TIMING_CONFIG</a></td><td class="desc">LPDDR2-NVM Timing Configuration </td></tr>
<tr id="row_276_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html" target="_self">EMIF4F_NAND4BITECC1_REG</a></td><td class="desc">NAND Flash 4-Bit ECC Register 1 </td></tr>
<tr id="row_277_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html" target="_self">EMIF4F_NAND4BITECC2_REG</a></td><td class="desc">NAND Flash 4-Bit ECC Register 2 </td></tr>
<tr id="row_278_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html" target="_self">EMIF4F_NAND4BITECC3_REG</a></td><td class="desc">NAND Flash 4-Bit ECC Register 3 </td></tr>
<tr id="row_279_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html" target="_self">EMIF4F_NAND4BITECC4_REG</a></td><td class="desc">NAND Flash 4-Bit ECC Register 4 </td></tr>
<tr id="row_280_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html" target="_self">EMIF4F_NAND4BITECCLOAD_REG</a></td><td class="desc">NAND Flash 4-Bit ECC LOAD Register </td></tr>
<tr id="row_281_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html" target="_self">EMIF4F_NANDERRADD1_REG</a></td><td class="desc">NAND Flash 4-Bit ECC Error Address Register 1 </td></tr>
<tr id="row_282_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html" target="_self">EMIF4F_NANDERRADD2_REG</a></td><td class="desc">NAND Flash 4-Bit ECC Error Address Register 2 </td></tr>
<tr id="row_283_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html" target="_self">EMIF4F_NANDERRVAL1_VALUE</a></td><td class="desc">NAND Flash 4-Bit ECC Error Value Register 1 </td></tr>
<tr id="row_284_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html" target="_self">EMIF4F_NANDERRVAL2_VALUE</a></td><td class="desc">NAND Flash 4-Bit ECC Error Value Register 2 </td></tr>
<tr id="row_285_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html" target="_self">EMIF4F_NANDF1ECC_REG</a></td><td class="desc">NAND Flash 1 ECC Register </td></tr>
<tr id="row_286_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html" target="_self">EMIF4F_NANDF2ECC_REG</a></td><td class="desc">NAND Flash 2 ECC Register </td></tr>
<tr id="row_287_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html" target="_self">EMIF4F_NANDF3ECC_REG</a></td><td class="desc">NAND Flash 3 ECC Register </td></tr>
<tr id="row_288_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html" target="_self">EMIF4F_NANDF4ECC_REG</a></td><td class="desc">NAND Flash 4 ECC Register </td></tr>
<tr id="row_289_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html" target="_self">EMIF4F_NANDFCR_CONFIG</a></td><td class="desc">EMIF4F NANDFCR Configuration </td></tr>
<tr id="row_290_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html" target="_self">EMIF4F_NANDFSR_STAT</a></td><td class="desc">NAND Flash Status </td></tr>
<tr id="row_291_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html" target="_self">EMIF4F_OUTPUT_IMP_CONFIG</a></td><td class="desc">SDRAM Output Impedance Calibration Configuation </td></tr>
<tr id="row_292_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html" target="_self">EMIF4F_OUTPUT_IMP_CONFIG_s</a></td><td class="desc">SDRAM Output Impedance Calibration Configuation </td></tr>
<tr id="row_293_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html" target="_self">EMIF4F_PERF_CONFIG</a></td><td class="desc">Performance Counter Configuration </td></tr>
<tr id="row_294_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html" target="_self">EMIF4F_PERF_CONFIG_s</a></td><td class="desc">Performance Counter Configuration </td></tr>
<tr id="row_295_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html" target="_self">EMIF4F_PWR_MGMT_CONFIG</a></td><td class="desc">Power Management Configuration </td></tr>
<tr id="row_296_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html" target="_self">EMIF4F_PWR_MGMT_CONFIG_s</a></td><td class="desc">Power Management Configuration </td></tr>
<tr id="row_297_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html" target="_self">EMIF4F_SDRAM_CONFIG</a></td><td class="desc">EMIF4F SDRAM Configuration </td></tr>
<tr id="row_298_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html" target="_self">EMIF4F_SDRAM_CONFIG_s</a></td><td class="desc">EMIF4F SDRAM Configuration </td></tr>
<tr id="row_299_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html" target="_self">EMIF4F_TEMP_ALERT_CONFIG</a></td><td class="desc">Temperature Alert Configuration </td></tr>
<tr id="row_300_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html" target="_self">EMIF4F_TIMING1_CONFIG</a></td><td class="desc">EMIF4F Timing1 Configuration </td></tr>
<tr id="row_301_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html" target="_self">EMIF4F_TIMING1_CONFIG_s</a></td><td class="desc">EMIF4F Timing1 Configuration </td></tr>
<tr id="row_302_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g2___c_o_n_f_i_g.html" target="_self">EMIF4F_TIMING2_CONFIG</a></td><td class="desc">EMIF4F Timing2 Configuration </td></tr>
<tr id="row_303_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g3___c_o_n_f_i_g.html" target="_self">EMIF4F_TIMING3_CONFIG</a></td><td class="desc">EMIF4F Timing3 Configuration </td></tr>
<tr id="row_304_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html" target="_self">EMIF4F_TIMING_CONFIG</a></td><td class="desc">EMIF4F Timing Configuration </td></tr>
<tr id="row_305_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html" target="_self">EMIF4F_VBUS_CONFIG_VALUE</a></td><td class="desc">VBUS Configuration Values </td></tr>
<tr id="row_306_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html" target="_self">EMIF4F_VBUS_CONFIG_VALUE_s</a></td><td class="desc">VBUS Configuration Values </td></tr>
<tr id="row_307_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html" target="_self">EMIFB_BPRIO_REG</a></td><td class="desc">Peripheral Bus Burst Priority Register </td></tr>
<tr id="row_308_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html" target="_self">EMIFB_ECC_CONTROL</a></td><td class="desc">ECC Control </td></tr>
<tr id="row_309_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html" target="_self">EMIFB_IODFT_CONTROL</a></td><td class="desc">IODFT Control Values </td></tr>
<tr id="row_310_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html" target="_self">EMIFB_MSTID_COS_MAPPING</a></td><td class="desc">Master ID to COS Mapping </td></tr>
<tr id="row_311_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html" target="_self">EMIFB_OUTPUT_IMP_CONFIG</a></td><td class="desc">SDRAM Output Impedance Calibration Configuation </td></tr>
<tr id="row_312_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html" target="_self">EMIFB_PCC_CONFIG</a></td><td class="desc">Performance Counter Configuration Register </td></tr>
<tr id="row_313_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html" target="_self">EMIFB_PCMRS_REG</a></td><td class="desc">Performance Counter Master Region Select Register </td></tr>
<tr id="row_314_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html" target="_self">EMIFB_PERF_CONFIG</a></td><td class="desc">Performance Counter Configuration </td></tr>
<tr id="row_315_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html" target="_self">EMIFB_PRI_COS_MAPPING</a></td><td class="desc">Priority to COS Mapping </td></tr>
<tr id="row_316_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html" target="_self">EMIFB_SDCFG2_REG</a></td><td class="desc">EMIF4F SDRAM configuration 2 register </td></tr>
<tr id="row_317_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html" target="_self">EMIFB_SDRAM_CONFIG</a></td><td class="desc">EMIF4F SDRAM Configuration </td></tr>
<tr id="row_318_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html" target="_self">EMIFB_SDRFC_CONFIG</a></td><td class="desc">EMIF4F SDRAM Refresh Control Register Configuration </td></tr>
<tr id="row_319_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html" target="_self">EMIFB_TEMP_ALERT_CONFIG</a></td><td class="desc">Temperature Alert Configuration </td></tr>
<tr id="row_320_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html" target="_self">EMIFB_TIMING1_CONFIG</a></td><td class="desc">EMIF4F Timing1 Configuration </td></tr>
<tr id="row_321_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html" target="_self">EMIFB_TIMING2_CONFIG</a></td><td class="desc">EMIF4F Timing2 Configuration </td></tr>
<tr id="row_322_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structemif_ecc_addr_range_cfg_prm.html" target="_self">emifEccAddrRangeCfgPrm</a></td><td class="desc">Structure holding ECC Protected Address range configuration parameters of EMIF </td></tr>
<tr id="row_323_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structemif_ecc_cfg_prm.html" target="_self">emifEccCfgPrm</a></td><td class="desc">Structure holding ECC configuration parameters of EMIF </td></tr>
<tr id="row_324_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structemif_ecc_err_info.html" target="_self">emifEccErrInfo</a></td><td class="desc">Structure holding error information of EMIF </td></tr>
<tr id="row_325_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structesm_group_intr_status.html" target="_self">esmGroupIntrStatus</a></td><td class="desc">Structure to access the status of interrupts belonging to a group </td></tr>
<tr id="row_326_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structgpio_context.html" target="_self">gpioContext</a></td><td class="desc">Structure holding the GPIO context </td></tr>
<tr id="row_327_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_i2c___xfer_params.html" target="_self">I2c_XferParams</a></td><td class="desc">I2C Transfer Params </td></tr>
<tr id="row_328_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structl3fw_region_config_params.html" target="_self">l3fwRegionConfigParams</a></td><td class="desc">Structure contains configuration parameters for L3 FW region </td></tr>
<tr id="row_329_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structl3fw_region_error_status.html" target="_self">l3fwRegionErrorStatus</a></td><td class="desc">Structure contains configuration parameters for L3 FW region </td></tr>
<tr id="row_330_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structl4fw_err_stat.html" target="_self">l4fwErrStat</a></td><td class="desc">Structure Error status for L4 FW per IA port </td></tr>
<tr id="row_331_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l4_f_w_region_size_params.html" target="_self">L4FWRegionSizeParams</a></td><td class="desc">Structure size parameters for L4 FW region </td></tr>
<tr id="row_332_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___bit_timing_params.html" target="_self">MCAN_BitTimingParams</a></td><td class="desc">Structure for bit timing calculation. Bit timing related to data phase will be valid only in case where MCAN is put in CAN-FD mode and will be '0' otherwise </td></tr>
<tr id="row_333_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___config_params.html" target="_self">MCAN_ConfigParams</a></td><td class="desc">Structure for MCAN configuration parameters </td></tr>
<tr id="row_334_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___e_c_c_aggr_revision_id.html" target="_self">MCAN_ECCAggrRevisionId</a></td><td class="desc">Structure for accessing Revision ID of ECC AGGR </td></tr>
<tr id="row_335_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___e_c_c_config_params.html" target="_self">MCAN_ECCConfigParams</a></td><td class="desc">Structure for MCAN ECC configuration parameters </td></tr>
<tr id="row_336_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___e_c_c_err_force_params.html" target="_self">MCAN_ECCErrForceParams</a></td><td class="desc">Structure for ECC Error forcing </td></tr>
<tr id="row_337_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___e_c_c_err_status.html" target="_self">MCAN_ECCErrStatus</a></td><td class="desc">Structure for ECC Error Status </td></tr>
<tr id="row_338_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___e_c_c_wrap_revision_id.html" target="_self">MCAN_ECCWrapRevisionId</a></td><td class="desc">Structure for accessing Revision ID of ECC wrapper </td></tr>
<tr id="row_339_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___err_cnt_status.html" target="_self">MCAN_ErrCntStatus</a></td><td class="desc">Structure for MCAN error logging counters status </td></tr>
<tr id="row_340_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___ext_msg_i_d_filter_element.html" target="_self">MCAN_ExtMsgIDFilterElement</a></td><td class="desc">Structure for MCAN Extended Message ID Filter Element </td></tr>
<tr id="row_341_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___global_filt_config.html" target="_self">MCAN_GlobalFiltConfig</a></td><td class="desc">Structure for MCAN Global Filter Configuration parameters </td></tr>
<tr id="row_342_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___high_priority_msg_info.html" target="_self">MCAN_HighPriorityMsgInfo</a></td><td class="desc">Structure for MCAN High Priority Message </td></tr>
<tr id="row_343_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___init_params.html" target="_self">MCAN_InitParams</a></td><td class="desc">Structure for MCAN initialization parameters </td></tr>
<tr id="row_344_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html" target="_self">MCAN_MsgRAMConfigParams</a></td><td class="desc">Structure for MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer) </td></tr>
<tr id="row_345_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___protocol_status.html" target="_self">MCAN_ProtocolStatus</a></td><td class="desc">Structure for MCAN protocol status </td></tr>
<tr id="row_346_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___revision_id.html" target="_self">MCAN_RevisionId</a></td><td class="desc">Structure for accessing Revision ID and Core Release Info. of MCAN module </td></tr>
<tr id="row_347_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___rx_buf_element.html" target="_self">MCAN_RxBufElement</a></td><td class="desc">Structure for MCAN Rx Buffer element </td></tr>
<tr id="row_348_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___rx_f_i_f_o_status.html" target="_self">MCAN_RxFIFOStatus</a></td><td class="desc">Structure for MCAN Rx FIFO Status </td></tr>
<tr id="row_349_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___rx_new_data_status.html" target="_self">MCAN_RxNewDataStatus</a></td><td class="desc">Structure for MCAN new data flag for Rx buffer </td></tr>
<tr id="row_350_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___std_msg_i_d_filter_element.html" target="_self">MCAN_StdMsgIDFilterElement</a></td><td class="desc">Structure for MCAN Standard Message ID Filter Element </td></tr>
<tr id="row_351_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___t_d_c_config.html" target="_self">MCAN_TDCConfig</a></td><td class="desc">Structure for MCAN Transmitter Delay Compensation parameters </td></tr>
<tr id="row_352_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___tx_buf_element.html" target="_self">MCAN_TxBufElement</a></td><td class="desc">Structure for MCAN Tx Buffer element </td></tr>
<tr id="row_353_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___tx_event_f_i_f_o_element.html" target="_self">MCAN_TxEventFIFOElement</a></td><td class="desc">Structure for MCAN Tx Event FIFO element </td></tr>
<tr id="row_354_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___tx_event_f_i_f_o_status.html" target="_self">MCAN_TxEventFIFOStatus</a></td><td class="desc">Structure for MCAN Tx Event FIFO Status </td></tr>
<tr id="row_355_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_c_a_n___tx_f_i_f_o_status.html" target="_self">MCAN_TxFIFOStatus</a></td><td class="desc">Structure for MCAN Tx FIFO Status </td></tr>
<tr id="row_356_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_m_u___tlb_entry.html" target="_self">MMU_TlbEntry</a></td><td class="desc">Structure holding all MMU Table Entry parameters </td></tr>
<tr id="row_357_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structmmu_a15_descriptor_attrs.html" target="_self">mmuA15DescriptorAttrs</a></td><td class="desc">This structure defines the attributes of A15 MMU descriptor </td></tr>
<tr id="row_358_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structmmu_a15_module_table.html" target="_self">mmuA15ModuleTable</a></td><td class="desc">This structure defines the table of the MMU module </td></tr>
<tr id="row_359_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcie_atu_region_params.html" target="_self">pcieAtuRegionParams</a></td><td class="desc">This Structure defines the ATU region parameters </td></tr>
<tr id="row_360_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcie_bar_params.html" target="_self">pcieBarParams</a></td><td class="desc">This structure defines BAR parameters </td></tr>
<tr id="row_361_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcie_location_params.html" target="_self">pcieLocationParams</a></td><td class="desc">This Structure defines the PCIe configuration parameters </td></tr>
<tr id="row_362_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcie_msi_ctrl_params.html" target="_self">pcieMsiCtrlParams</a></td><td class="desc">This structure defines MSI(Message signaled interrupt) Ctrl params </td></tr>
<tr id="row_363_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcie_msi_mailbox_params.html" target="_self">pcieMsiMailboxParams</a></td><td class="desc">This structure defines MSI(Message signaled interrupt) parameters </td></tr>
<tr id="row_364_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcie_traffic_ctrl_params.html" target="_self">pcieTrafficCtrlParams</a></td><td class="desc">PCIe traffic control parameter structure </td></tr>
<tr id="row_365_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_t_c_obj.html" target="_self">RTCObj</a></td><td class="desc">RTC module interface Structure </td></tr>
<tr id="row_366_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_g_m_i_i___config.html" target="_self">SGMII_Config</a></td><td class="desc"></td></tr>
<tr id="row_367_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_g_m_i_i___status.html" target="_self">SGMII_Status</a></td><td class="desc"></td></tr>
<tr id="row_368_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___a_m_u___p_a_n_e__s.html" target="_self">SRIO_AMU_PANE_s</a></td><td class="desc">SRIO AMU Pane </td></tr>
<tr id="row_369_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___a_m_u___w_i_n_d_o_w__s.html" target="_self">SRIO_AMU_WINDOW_s</a></td><td class="desc">SRIO AMU Window </td></tr>
<tr id="row_370_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___e_r_r___r_a_t_e__s.html" target="_self">SRIO_ERR_RATE_s</a></td><td class="desc">SRIO Error Rate </td></tr>
<tr id="row_371_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___l_a_n_e___s_t_a_t_u_s__s.html" target="_self">SRIO_LANE_STATUS_s</a></td><td class="desc">SRIO Lane Status </td></tr>
<tr id="row_372_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___l_s_u___t_r_a_n_s_f_e_r__s.html" target="_self">SRIO_LSU_TRANSFER_s</a></td><td class="desc">SRIO LSU Transfer </td></tr>
<tr id="row_373_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___m_e_s_s_a_g_e__s.html" target="_self">SRIO_MESSAGE_s</a></td><td class="desc">SRIO Message Description </td></tr>
<tr id="row_374_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___o_p___c_a_r__s.html" target="_self">SRIO_OP_CAR_s</a></td><td class="desc">SRIO Operation Capability Register </td></tr>
<tr id="row_375_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___p_e___f_e_a_t_u_r_e_s__s.html" target="_self">SRIO_PE_FEATURES_s</a></td><td class="desc">SRIO Processing Element Features </td></tr>
<tr id="row_376_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___p_l_m___c_o_n_t_r_o_l___s_y_m_b_o_l__s.html" target="_self">SRIO_PLM_CONTROL_SYMBOL_s</a></td><td class="desc">SRIO PLM Control Symbol Configuration </td></tr>
<tr id="row_377_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___p_l_m___i_m_p_l___c_o_n_t_r_o_l__s.html" target="_self">SRIO_PLM_IMPL_CONTROL_s</a></td><td class="desc">SRIO Lane Status </td></tr>
<tr id="row_378_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___p_l_m___p_o_l_a_r_i_t_y___c_o_n_t_r_o_l__s.html" target="_self">SRIO_PLM_POLARITY_CONTROL_s</a></td><td class="desc">SRIO PLM Polarity Control </td></tr>
<tr id="row_379_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___p_l_m___v_m_i_n___e_x_p_o_n_e_n_t__s.html" target="_self">SRIO_PLM_VMIN_EXPONENT_s</a></td><td class="desc">SRIO PLM VMin Exponent </td></tr>
<tr id="row_380_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___t_l_m___c_o_n_t_r_o_l__s.html" target="_self">SRIO_TLM_CONTROL_s</a></td><td class="desc">SRIO TLM Control Configuration </td></tr>
<tr id="row_381_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_i_o___t_y_p_e9___m_e_s_s_a_g_e__s.html" target="_self">SRIO_TYPE9_MESSAGE_s</a></td><td class="desc">SRIO Type 9 Message Description </td></tr>
<tr id="row_382_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structst__mcan_config_params__t.html" target="_self">st_mcanConfigParams_t</a></td><td class="desc">Mcan configuration parameter structure </td></tr>
<tr id="row_383_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structst__mcan_testcase_params__t.html" target="_self">st_mcanTestcaseParams_t</a></td><td class="desc">Test case parameter structure </td></tr>
<tr id="row_384_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structst__mcan_tx_m_s_g_params__t.html" target="_self">st_mcanTxMSGParams_t</a></td><td class="desc">Mcan configuration parameter structure </td></tr>
<tr id="row_385_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structtesoc_advance_result.html" target="_self">tesocAdvanceResult</a></td><td class="desc">This Structure is used for storing results of TESOC test. These parameters are used as place holder for storing result </td></tr>
<tr id="row_386_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structtesoc_diagnostic_slice_cfg.html" target="_self">tesocDiagnosticSliceCfg</a></td><td class="desc">This Structure is used for diagnostic slice configuration info for each domain in current revision of SoC </td></tr>
<tr id="row_387_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structtesoc_test_cfg.html" target="_self">tesocTestCfg</a></td><td class="desc">This Structure defines the configuration for running TESOC test. These parameters are used for configuring domainType and slice configuration </td></tr>
<tr id="row_388_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structtimer_context.html" target="_self">timerContext</a></td><td class="desc">Structure to store the timer context </td></tr>
<tr id="row_389_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structvbuf__setup__image__params__auto__addr__t.html" target="_self">vbuf_setup_image_params_auto_addr_t</a></td><td class="desc">Structure used to setup a VBUF configuration using Image parameters with auto address generation </td></tr>
<tr id="row_390_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structvbuf__setup__image__params__t.html" target="_self">vbuf_setup_image_params_t</a></td><td class="desc">Structure used to setup a VBUF configuration using Image parameters </td></tr>
<tr id="row_391_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structvbuf__setup__raw__auto__addr__t.html" target="_self">vbuf_setup_raw_auto_addr_t</a></td><td class="desc">Structure used to setup the parameters for a VBUF configuration with auto address-generation </td></tr>
<tr id="row_392_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structvbuf__setup__raw__t.html" target="_self">vbuf_setup_raw_t</a></td><td class="desc">Structure used to setup the parameters for a VBUF configuration </td></tr>
<tr id="row_393_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2___base_params.html" target="_self">VCP2_BaseParams</a></td><td class="desc"></td></tr>
<tr id="row_394_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2___config_ic.html" target="_self">VCP2_ConfigIc</a></td><td class="desc"></td></tr>
<tr id="row_395_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2___errors.html" target="_self">VCP2_Errors</a></td><td class="desc"></td></tr>
<tr id="row_396_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2___params.html" target="_self">VCP2_Params</a></td><td class="desc"></td></tr>
<tr id="row_397_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2___p_i_d.html" target="_self">VCP2_PID</a></td><td class="desc"></td></tr>
<tr id="row_398_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2___poly.html" target="_self">VCP2_Poly</a></td><td class="desc"></td></tr>
<tr id="row_399_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2_base_address.html" target="_self">VCP2BaseAddress</a></td><td class="desc"></td></tr>
<tr id="row_400_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_v_c_p2_obj__s.html" target="_self">VCP2Obj_s</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
