Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 14 12:02:18 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.002        0.000                      0                   94        0.238        0.000                      0                   94        3.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.002        0.000                      0                   94        0.238        0.000                      0                   94        3.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 2.210ns (55.238%)  route 1.791ns (44.762%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  generic_pwm1/counter_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    generic_pwm1/counter_reg[25]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.417 r  generic_pwm1/counter_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.417    generic_pwm1/counter_reg[29]_i_1_n_6
    SLICE_X40Y32         FDRE                                         r  generic_pwm1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.571    12.963    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  generic_pwm1/counter_reg[30]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.062    13.419    generic_pwm1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 2.115ns (54.149%)  route 1.791ns (45.851%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  generic_pwm1/counter_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    generic_pwm1/counter_reg[25]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.322 r  generic_pwm1/counter_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.322    generic_pwm1/counter_reg[29]_i_1_n_5
    SLICE_X40Y32         FDRE                                         r  generic_pwm1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.571    12.963    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  generic_pwm1/counter_reg[31]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.062    13.419    generic_pwm1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 2.099ns (53.961%)  route 1.791ns (46.039%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  generic_pwm1/counter_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    generic_pwm1/counter_reg[25]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.306 r  generic_pwm1/counter_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.306    generic_pwm1/counter_reg[29]_i_1_n_7
    SLICE_X40Y32         FDRE                                         r  generic_pwm1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.571    12.963    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  generic_pwm1/counter_reg[29]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.062    13.419    generic_pwm1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 2.096ns (53.925%)  route 1.791ns (46.075%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.303 r  generic_pwm1/counter_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.303    generic_pwm1/counter_reg[25]_i_1_n_6
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.569    12.961    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[26]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.062    13.417    generic_pwm1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 2.075ns (53.675%)  route 1.791ns (46.325%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.282 r  generic_pwm1/counter_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.282    generic_pwm1/counter_reg[25]_i_1_n_4
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.569    12.961    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[28]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.062    13.417    generic_pwm1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 2.001ns (52.771%)  route 1.791ns (47.229%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.208 r  generic_pwm1/counter_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.208    generic_pwm1/counter_reg[25]_i_1_n_5
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.569    12.961    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[27]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.062    13.417    generic_pwm1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.985ns (52.571%)  route 1.791ns (47.429%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.969 r  generic_pwm1/counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.969    generic_pwm1/counter_reg[21]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.192 r  generic_pwm1/counter_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.192    generic_pwm1/counter_reg[25]_i_1_n_7
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.569    12.961    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  generic_pwm1/counter_reg[25]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.062    13.417    generic_pwm1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 1.982ns (52.533%)  route 1.791ns (47.467%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.189 r  generic_pwm1/counter_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.189    generic_pwm1/counter_reg[21]_i_1_n_6
    SLICE_X40Y30         FDRE                                         r  generic_pwm1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.568    12.960    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  generic_pwm1/counter_reg[22]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.062    13.416    generic_pwm1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.961ns (52.267%)  route 1.791ns (47.733%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.168 r  generic_pwm1/counter_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.168    generic_pwm1/counter_reg[21]_i_1_n_4
    SLICE_X40Y30         FDRE                                         r  generic_pwm1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.568    12.960    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  generic_pwm1/counter_reg[24]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.062    13.416    generic_pwm1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 generic_pwm1/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.887ns (51.307%)  route 1.791ns (48.693%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.748     5.416    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  generic_pwm1/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  generic_pwm1/dir_reg/Q
                         net (fo=31, routed)          1.791     7.725    generic_pwm1/dir_reg_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  generic_pwm1/counter[1]_i_4/O
                         net (fo=1, routed)           0.000     7.849    generic_pwm1/counter[1]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.399 r  generic_pwm1/counter_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    generic_pwm1/counter_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  generic_pwm1/counter_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    generic_pwm1/counter_reg[5]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  generic_pwm1/counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    generic_pwm1/counter_reg[9]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.741 r  generic_pwm1/counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.741    generic_pwm1/counter_reg[13]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.855 r  generic_pwm1/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.855    generic_pwm1/counter_reg[17]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.094 r  generic_pwm1/counter_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.094    generic_pwm1/counter_reg[21]_i_1_n_5
    SLICE_X40Y30         FDRE                                         r  generic_pwm1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.568    12.960    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  generic_pwm1/counter_reg[23]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.062    13.416    generic_pwm1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  4.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.476    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  generic_pwm2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  generic_pwm2/counter_reg[16]/Q
                         net (fo=8, routed)           0.079     1.719    generic_pwm2/counter_reg[16]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.848 r  generic_pwm2/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.848    generic_pwm2/counter_reg[16]_i_1__0_n_6
    SLICE_X30Y42         FDRE                                         r  generic_pwm2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.832     1.991    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  generic_pwm2/counter_reg[17]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.134     1.610    generic_pwm2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.475    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  generic_pwm2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  generic_pwm2/counter_reg[2]/Q
                         net (fo=7, routed)           0.079     1.718    generic_pwm2/counter_reg[2]
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.847 r  generic_pwm2/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    generic_pwm2/counter_reg[0]_i_1_n_4
    SLICE_X30Y38         FDRE                                         r  generic_pwm2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.831     1.990    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  generic_pwm2/counter_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.134     1.609    generic_pwm2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.477    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  generic_pwm2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  generic_pwm2/counter_reg[20]/Q
                         net (fo=7, routed)           0.079     1.720    generic_pwm2/counter_reg[20]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.849 r  generic_pwm2/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.849    generic_pwm2/counter_reg[20]_i_1__0_n_6
    SLICE_X30Y43         FDRE                                         r  generic_pwm2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.833     1.992    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  generic_pwm2/counter_reg[21]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.134     1.611    generic_pwm2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.477    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  generic_pwm2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  generic_pwm2/counter_reg[24]/Q
                         net (fo=8, routed)           0.079     1.720    generic_pwm2/counter_reg[24]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.849 r  generic_pwm2/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.849    generic_pwm2/counter_reg[24]_i_1__0_n_6
    SLICE_X30Y44         FDRE                                         r  generic_pwm2/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.833     1.992    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  generic_pwm2/counter_reg[25]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.134     1.611    generic_pwm2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.477    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  generic_pwm2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  generic_pwm2/counter_reg[26]/Q
                         net (fo=6, routed)           0.079     1.720    generic_pwm2/counter_reg[26]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.849 r  generic_pwm2/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.849    generic_pwm2/counter_reg[24]_i_1__0_n_4
    SLICE_X30Y44         FDRE                                         r  generic_pwm2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.833     1.992    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  generic_pwm2/counter_reg[27]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.134     1.611    generic_pwm2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.477    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  generic_pwm2/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  generic_pwm2/counter_reg[28]/Q
                         net (fo=8, routed)           0.079     1.720    generic_pwm2/counter_reg[28]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.849 r  generic_pwm2/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.849    generic_pwm2/counter_reg[28]_i_1__0_n_6
    SLICE_X30Y45         FDRE                                         r  generic_pwm2/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.833     1.992    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  generic_pwm2/counter_reg[29]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.134     1.611    generic_pwm2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 generic_pwm2/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm2/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.477    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  generic_pwm2/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  generic_pwm2/counter_reg[30]/Q
                         net (fo=8, routed)           0.079     1.720    generic_pwm2/counter_reg[30]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.849 r  generic_pwm2/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.849    generic_pwm2/counter_reg[28]_i_1__0_n_4
    SLICE_X30Y45         FDRE                                         r  generic_pwm2/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.833     1.992    generic_pwm2/clk_8ns_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  generic_pwm2/counter_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.134     1.611    generic_pwm2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 generic_pwm0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.500    generic_pwm0/clk_8ns_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  generic_pwm0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  generic_pwm0/counter_reg[18]/Q
                         net (fo=8, routed)           0.082     1.723    generic_pwm0/counter_reg[18]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.850 r  generic_pwm0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    generic_pwm0/counter_reg[16]_i_1_n_4
    SLICE_X36Y35         FDRE                                         r  generic_pwm0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     2.015    generic_pwm0/clk_8ns_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  generic_pwm0/counter_reg[19]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105     1.605    generic_pwm0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 generic_pwm1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.496    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  generic_pwm1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  generic_pwm1/counter_reg[11]/Q
                         net (fo=9, routed)           0.082     1.719    generic_pwm1/counter_reg[11]
    SLICE_X40Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.846 r  generic_pwm1/counter_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    generic_pwm1/counter_reg[9]_i_1_n_4
    SLICE_X40Y27         FDRE                                         r  generic_pwm1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     2.009    generic_pwm1/clk_8ns_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  generic_pwm1/counter_reg[12]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105     1.601    generic_pwm1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 generic_pwm0/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            generic_pwm0/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.502    generic_pwm0/clk_8ns_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  generic_pwm0/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  generic_pwm0/counter_reg[30]/Q
                         net (fo=8, routed)           0.082     1.725    generic_pwm0/counter_reg[30]
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.852 r  generic_pwm0/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    generic_pwm0/counter_reg[28]_i_1_n_4
    SLICE_X36Y38         FDRE                                         r  generic_pwm0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.018    generic_pwm0/clk_8ns_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  generic_pwm0/counter_reg[31]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105     1.607    generic_pwm0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_8ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_8ns_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y36    generic_pwm0/counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y37    generic_pwm0/counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y37    generic_pwm0/counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y37    generic_pwm0/counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y37    generic_pwm0/counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y38    generic_pwm0/counter_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y38    generic_pwm0/counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y38    generic_pwm0/counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y38    generic_pwm0/counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y37    generic_pwm0/dir_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    generic_pwm1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y36    generic_pwm0/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    generic_pwm0/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    generic_pwm0/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y32    generic_pwm0/counter_reg[4]/C



