# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/imp/work/uart/test/../test/build/uart_rx/verilator -DCOCOTB_SIM=1 --top-module uart_rx --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/imp/work/uart/.conda/uart/lib/python3.13/site-packages/cocotb/libs -L/home/imp/work/uart/.conda/uart/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --coverage /home/imp/work/uart/test/../src/uart_rx.sv /home/imp/work/uart/test/../src/sync.sv /home/imp/work/uart/test/../src/uart_rx_mem.sv /home/imp/work/uart/.conda/uart/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       403   461201  1741419175   812651926  1739901634   739585600 "/home/imp/work/uart/test/../src/sync.sv"
S      6717   432256  1747832085   459506623  1747832085   459506623 "/home/imp/work/uart/test/../src/uart_rx.sv"
S       574   429911  1741419175   877651931  1739903565   821928300 "/home/imp/work/uart/test/../src/uart_rx_mem.sv"
T      5274   712745  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop.cpp"
T      3780   712744  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop.h"
T      2310   712757  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop.mk"
T       669   712743  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__Dpi.cpp"
T       520   712742  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__Dpi.h"
T     11137   712740  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__Syms.cpp"
T      1583   712741  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__Syms.h"
T       290   712754  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__TraceDecls__0__Slow.cpp"
T      5352   712755  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__Trace__0.cpp"
T     16821   712753  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__Trace__0__Slow.cpp"
T      6149   712747  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop___024root.h"
T    124363   712751  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop___024root__DepSet_h84412442__0.cpp"
T     43312   712749  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      6672   712752  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     11757   712750  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1785   712748  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop___024root__Slow.cpp"
T       773   712746  1747904439   792091955  1747904439   792091955 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__pch.h"
T      1793   712761  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__ver.d"
T         0        0  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop__verFiles.dat"
T      1877   712756  1747904439   802258513  1747904439   802258513 "/home/imp/work/uart/test/../test/build/uart_rx/verilator/Vtop_classes.mk"
S  16980608   513347  1747166428   516115676  1747166428   516115676 "/usr/local/bin/verilator_bin"
S      6525   513419  1747166428   808615676  1747166428   808615676 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787   513401  1747166428   808615676  1747166428   808615676 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
