// Seed: 3394053007
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge id_2) id_2)
  else $display(id_1);
  wor id_4;
  assign id_4 = id_2 && id_4++;
  wire id_5;
  assign id_2 = id_4;
  wire id_6;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1
);
  wire id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  generate
    assign id_1 = 1;
  endgenerate
  wire id_4;
  wire id_5;
endmodule
