// ***************************************************************************
//
// Copyright (c) 2013-2015, Intel Corporation
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// * Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
// * Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
// * Neither the name of Intel Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
// Engineer:            Pratik Marolia
// Create Date:         10/19/2011
// Modified:            08/08/2013
// 
// ***************************************************************************
// 
// NLB v1.1 is a reference CCI attached Accelerator Function Unit (CAFU) designed for CCI v2.0
// 
//  NLB Revision and feature tracking
//-------------------------------------------------------------------------------------------
//      Rev     CCI spec        Comments
//-------------------------------------------------------------------------------------------
//      1.0     0.9             Uses proprietary memory mapped CSR read mapping
//      1.1     2.0             Device Status Memory Compliant                          -- Current
//      1.3     2.0             Portability across CCI and SPL                          -- Planned
//-------------------------------------------------------------------------------------------
//
// File structure-
// .
// |-- README_NLB_V1.1                                             // That is me
// |-- include_files                                               // all include packages are under here
// |   |-- altr                                                    // For Altera project- Add this dir to library path
// |   |   |-- nlb_cfg_pkg.vh
// |   |   `-- vendor_defines.vh
// |   |-- common
// |   |   |-- nlb_cfg_pkg_altr.vh
// |   |   |-- nlb_cfg_pkg_xlnx.vh
// |   |   `-- vendor_defines.vh
// |   `-- xlnx                                                    // For Xilinx project- Add this dir to library path
// |       |-- nlb_cfg_pkg.vh
// |       `-- vendor_defines.vh
// |-- arbiter.v                                                   // All the test modules
// |-- nlb_gfifo.v
// |-- nlb_gram_sdp.v
// |-- nlb_lpbk.v                                                  // -Micro Architecture Spec is contained in this file-
// |-- nlb_sb_gfifo.v
// |-- nlb_top.sv
// |-- requestor.v
// |-- test_lpbk1.v
// |-- test_lpbk2.v
// |-- test_lpbk3.v
// |-- test_rdwr.v
// `-- test_sw1.v
// 
