[{"DBLP title": "On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat).", "DBLP authors": ["Michael P. Caffrey", "Keith Morgan", "Diane Roussel-Dupre", "Scott Robinson", "Anthony Nelson", "Anthony Salazar", "Michael J. Wirthlin", "William Howes", "Daniel Richins"], "year": 2009, "MAG papers": [{"PaperId": 2153930259, "PaperTitle": "on orbit flight results from the reconfigurable cibola flight experiment satellite cfesat", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 65, "Affiliations": {"los alamos national laboratory": 6.0, "brigham young university": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Cosmological Data Analysis with FPGAs.", "DBLP authors": ["Volodymyr V. Kindratenko", "Robert J. Brunner"], "year": 2009, "MAG papers": [{"PaperId": 2113308450, "PaperTitle": "accelerating cosmological data analysis with fpgas", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron Collider.", "DBLP authors": ["Anthony E. Gregerson", "Amin Farmahini Farahani", "Ben Buchli", "Steve Naumov", "Michail Bachtis", "Katherine Compton", "Michael J. Schulte", "Wesley H. Smith", "Sridhara Dasu"], "year": 2009, "MAG papers": [{"PaperId": 2103325106, "PaperTitle": "fpga design analysis of the clustering algorithm for the cern large hadron collider", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of wisconsin madison": 9.0}}], "source": "ES"}, {"DBLP title": "Accelerating Quadrature Methods for Option Valuation.", "DBLP authors": ["Anson H. T. Tse", "David B. Thomas", "Wayne Luk"], "year": 2009, "MAG papers": [{"PaperId": 2165142572, "PaperTitle": "accelerating quadrature methods for option valuation", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating SPICE Model-Evaluation using FPGAs.", "DBLP authors": ["Nachiket Kapre", "Andr\u00e9 DeHon"], "year": 2009, "MAG papers": [{"PaperId": 2155946985, "PaperTitle": "accelerating spice model evaluation using fpgas", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of pennsylvania": 1.0, "california institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2009, "MAG papers": [{"PaperId": 2170942403, "PaperTitle": "fpga accelerated simulation of biologically plausible spiking neural networks", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 94, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Generic Software Framework for Adaptive Applications on FPGAs.", "DBLP authors": ["Suhaib A. Fahmy", "Jorg Lotze", "Juanjo Noguera", "Linda Doyle", "Robert Esser"], "year": 2009, "MAG papers": [{"PaperId": 2104681270, "PaperTitle": "generic software framework for adaptive applications on fpgas", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"xilinx": 2.0, "trinity college": 3.0}}], "source": "ES"}, {"DBLP title": "Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-Tasking.", "DBLP authors": ["Kyle Rupnow", "Wenyin Fu", "Katherine Compton"], "year": 2009, "MAG papers": [{"PaperId": 2095967702, "PaperTitle": "block drop or roll back alternative preemption methods for rh multi tasking", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems.", "DBLP authors": ["Amir Hossein Gholamipour", "Hamid Eslami", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "MAG papers": [{"PaperId": 2170235285, "PaperTitle": "size reconfiguration delay tradeoffs for a class of dsp blocks in multi mode communication systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "CAAD BLASTP: NCBI BLASTP Accelerated with FPGA-Based Accelerated Pre-Filtering.", "DBLP authors": ["Jin H. Park", "Yunfei Qiu", "Martin C. Herbordt"], "year": 2009, "MAG papers": [{"PaperId": 2159224090, "PaperTitle": "caad blastp ncbi blastp accelerated with fpga based accelerated pre filtering", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"boston university": 3.0}}], "source": "ES"}, {"DBLP title": "RC-BLASTn: Implementation and Evaluation of the BLASTn Scan Function.", "DBLP authors": ["Siddhartha Datta", "Parag Beeraka", "Ron Sass"], "year": 2009, "MAG papers": [{"PaperId": 2106318735, "PaperTitle": "rc blastn implementation and evaluation of the blastn scan function", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of north carolina at charlotte": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-Core Architecture on FPGA for Large Dictionary String Matching.", "DBLP authors": ["Qingbo Wang", "Viktor K. Prasanna"], "year": 2009, "MAG papers": [{"PaperId": 2118681606, "PaperTitle": "multi core architecture on fpga for large dictionary string matching", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Memory-Efficient Pipelined Architecture for Large-Scale String Matching.", "DBLP authors": ["Yi-Hua Edward Yang", "Viktor K. Prasanna"], "year": 2009, "MAG papers": [{"PaperId": 2134836817, "PaperTitle": "memory efficient pipelined architecture for large scale string matching", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "A Massively Parallel FPGA-Based Coprocessor for Support Vector Machines.", "DBLP authors": ["Srihari Cadambi", "Igor Durdanovic", "Venkata Jakkula", "Murugan Sankaradass", "Eric Cosatto", "Srimat T. Chakradhar", "Hans Peter Graf"], "year": 2009, "MAG papers": [{"PaperId": 2161238936, "PaperTitle": "a massively parallel fpga based coprocessor for support vector machines", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 106, "Affiliations": {"princeton university": 7.0}}], "source": "ES"}, {"DBLP title": "Application Specific Customization and Scalability of Soft Multiprocessors.", "DBLP authors": ["Deepak Unnikrishnan", "Jia Zhao", "Russell Tessier"], "year": 2009, "MAG papers": [{"PaperId": 2154881179, "PaperTitle": "application specific customization and scalability of soft multiprocessors", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Benchmarking Reconfigurable Architectures in the Mobile Domain.", "DBLP authors": ["Peter Jamieson", "Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung", "Tero Rissa", "Teemu Pitk\u00e4nen"], "year": 2009, "MAG papers": [{"PaperId": 2137118189, "PaperTitle": "benchmarking reconfigurable architectures in the mobile domain", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"imperial college london": 4.0, "tampere university of technology": 1.0, "nokia": 1.0}}], "source": "ES"}, {"DBLP title": "Optical Flow on the Ambric Massively Parallel Processor Array (MPPA).", "DBLP authors": ["Brad L. Hutchings", "Brent E. Nelson", "Stephen West", "Reed Curtis"], "year": 2009, "MAG papers": [{"PaperId": 2117005185, "PaperTitle": "optical flow on the ambric massively parallel processor array mppa", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"brigham young university": 4.0}}], "source": "ES"}, {"DBLP title": "Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators.", "DBLP authors": ["Nikolaos Bellas", "Sek M. Chai", "Malcolm Dwyer", "Dan Linzmeier"], "year": 2009, "MAG papers": [{"PaperId": 2164807548, "PaperTitle": "real time fisheye lens distortion correction using automatically generated streaming accelerators", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"motorola": 3.0, "university of thessaly": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy.", "DBLP authors": ["Jason Luu", "Keith Redmond", "William Lo", "Paul Chow", "Lothar Lilge", "Jonathan Rose"], "year": 2009, "MAG papers": [{"PaperId": 2101874826, "PaperTitle": "fpga based monte carlo computation of light absorption for photodynamic cancer therapy", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of toronto": 6.0}}], "source": "ES"}, {"DBLP title": "Scalable High Throughput and Power Efficient IP-Lookup on FPGA.", "DBLP authors": ["Hoang Le", "Viktor K. Prasanna"], "year": 2009, "MAG papers": [{"PaperId": 2151567632, "PaperTitle": "scalable high throughput and power efficient ip lookup on fpga", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 51, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing Systems.", "DBLP authors": ["Paul Edward McKechnie", "Michaela Blott", "Wim Vanderbauwhede"], "year": 2009, "MAG papers": [{"PaperId": 2099066428, "PaperTitle": "architectural comparison of instruments for transaction level monitoring of fpga based packet processing systems", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of glasgow": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAs.", "DBLP authors": ["Guiming Wu", "Yong Dou", "Yuanwu Lei", "Jie Zhou", "Miao Wang", "Jingfei Jiang"], "year": 2009, "MAG papers": [{"PaperId": 2132633136, "PaperTitle": "a fine grained pipelined implementation of the linpack benchmark on fpgas", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Compact and Flexible Microcoded Elliptic Curve Processor for Reconfigurable Devices.", "DBLP authors": ["Samuel Antao", "Ricardo Chaves", "Leonel Sousa"], "year": 2009, "MAG papers": [{"PaperId": 2154677852, "PaperTitle": "compact and flexible microcoded elliptic curve processor for reconfigurable devices", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"inesc id": 3.0}}], "source": "ES"}, {"DBLP title": "Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer Nodes.", "DBLP authors": ["David DuBois", "Andrew DuBois", "Thomas Boorman", "Carolyn Connor Davenport"], "year": 2009, "MAG papers": [{"PaperId": 2126328609, "PaperTitle": "non preconditioned conjugate gradient on cell and fpga based hybrid supercomputer nodes", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"los alamos national laboratory": 4.0}}], "source": "ES"}, {"DBLP title": "More Flops or More Precision? Accuracy Parameterizable Linear Equation Solvers for Model Predictive Control.", "DBLP authors": ["Antonio Roldao Lopes", "Amir Shahzad", "George A. Constantinides", "Eric C. Kerrigan"], "year": 2009, "MAG papers": [{"PaperId": 2165932779, "PaperTitle": "more flops or more precision accuracy parameterizable linear equation solvers for model predictive control", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "In-situ FPGA Debug Driven by On-Board Microcontroller.", "DBLP authors": ["Zachary K. Baker", "Joshua S. Monson"], "year": 2009, "MAG papers": [{"PaperId": 2147650830, "PaperTitle": "in situ fpga debug driven by on board microcontroller", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"los alamos national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient.", "DBLP authors": ["Jason D. Bakos", "Krishna K. Nagar"], "year": 2009, "MAG papers": [{"PaperId": 2122485368, "PaperTitle": "exploiting matrix symmetry to improve fpga accelerated conjugate gradient", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of south carolina": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating the Gauss-Seidel Power Flow Solver on a High Performance Reconfigurable Computer.", "DBLP authors": ["Jong-Ho Byun", "Arun Ravindran", "Arindam Mukherjee", "Bharat Joshi", "David Chassin"], "year": 2009, "MAG papers": [{"PaperId": 2150778674, "PaperTitle": "accelerating the gauss seidel power flow solver on a high performance reconfigurable computer", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of north carolina at charlotte": 4.0, "pacific northwest national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Bin Liu", "Chunyue Liu", "Zhiru Zhang", "Sheng Zhou", "Yi Zou"], "year": 2009, "MAG papers": [{"PaperId": 2142252430, "PaperTitle": "evaluation of static analysis techniques for fixed point precision optimization", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "A Packet Generator on the NetFPGA Platform.", "DBLP authors": ["G. Adam Covington", "Glen Gibb", "John W. Lockwood", "Nick McKeown"], "year": 2009, "MAG papers": [{"PaperId": 2144093191, "PaperTitle": "a packet generator on the netfpga platform", "Year": 2009, "CitationCount": 75, "EstimatedCitation": 121, "Affiliations": {"stanford university": 4.0}}], "source": "ES"}, {"DBLP title": "Shared Memory Cache Organizations for Reconfigurable Computing Systems.", "DBLP authors": ["Philip Garcia", "Katherine Compton"], "year": 2009, "MAG papers": [{"PaperId": 2112833652, "PaperTitle": "shared memory cache organizations for reconfigurable computing systems", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks.", "DBLP authors": ["Rafael Garc\u00eda", "Ann Gordon-Ross", "Alan D. George"], "year": 2009, "MAG papers": [{"PaperId": 2141142295, "PaperTitle": "exploiting partially reconfigurable fpgas for situation based reconfiguration in wireless sensor networks", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants.", "DBLP authors": ["Miaoqing Huang", "Vikram K. Narayana", "Tarek A. El-Ghazawi"], "year": 2009, "MAG papers": [{"PaperId": 2108404227, "PaperTitle": "efficient mapping of hardware tasks on reconfigurable computers using libraries of architecture variants", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfiguralble Systems.", "DBLP authors": ["Dirk Koch", "Christian Beckhoff", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 2162934117, "PaperTitle": "minimizing internal fragmentation by fine grained two dimensional module placement for runtime reconfiguralble systems", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Acceleration and Energy Efficiency of a Geometric Algebra Computation using Reconfigurable Computers and GPUs.", "DBLP authors": ["Holger Lange", "Florian Stock", "Andreas Koch", "Dietmar Hildenbrand"], "year": 2009, "MAG papers": [{"PaperId": 2122229124, "PaperTitle": "acceleration and energy efficiency of a geometric algebra computation using reconfigurable computers and gpus", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"adria airways": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Floating Point Datapath Compiler.", "DBLP authors": ["Martin Langhammer", "Tom VanCourt"], "year": 2009, "MAG papers": [{"PaperId": 2157618882, "PaperTitle": "fpga floating point datapath compiler", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"altera": 1.0}}], "source": "ES"}, {"DBLP title": "A Parameterized Stereo Vision Core for FPGAs.", "DBLP authors": ["Stephen Longfield Jr.", "Mark L. Chang"], "year": 2009, "MAG papers": [{"PaperId": 2170512294, "PaperTitle": "a parameterized stereo vision core for fpgas", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"franklin w olin college of engineering": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle Accumulation.", "DBLP authors": ["Arun Paidimarri", "Alessandro Cevrero", "Philip Brisk", "Paolo Ienne"], "year": 2009, "MAG papers": [{"PaperId": 2131812496, "PaperTitle": "fpga implementation of a single precision floating point multiply accumulator with single cycle accumulation", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"ecole normale superieure": 3.0, "indian institute of technology bombay": 1.0}}], "source": "ES"}, {"DBLP title": "AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks.", "DBLP authors": ["Andrew G. Schmidt", "William V. Kritikos", "Rahul R. Sharma", "Ron Sass"], "year": 2009, "MAG papers": [{"PaperId": 2106982779, "PaperTitle": "airen a novel integration of on chip and off chip fpga networks", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of north carolina at charlotte": 4.0}}], "source": "ES"}, {"DBLP title": "IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable Computing.", "DBLP authors": ["Tobias Schumacher", "Christian Plessl", "Marco Platzner"], "year": 2009, "MAG papers": [{"PaperId": 2148733160, "PaperTitle": "imorc application mapping monitoring and optimization for high performance reconfigurable computing", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators.", "DBLP authors": ["Joon Edward Sim", "Weng-Fai Wong", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 2156112537, "PaperTitle": "optimal placement aware trace based scheduling of hardware reconfigurations for fpga accelerators", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national university of singapore": 2.0, "university of erlangen nuremberg": 1.0}}], "source": "ES"}, {"DBLP title": "Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications.", "DBLP authors": ["Margaret A. Sullivan", "Herschel H. Loomis Jr.", "Alan A. Ross"], "year": 2009, "MAG papers": [{"PaperId": 2143450275, "PaperTitle": "employment of reduced precision redundancy for fault tolerant fpga applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High-End Reconfigurable Systems for Fast Windows' Password Cracking.", "DBLP authors": ["Kostas Theocharoulis", "Charalampos Manifavas", "Ioannis Papaefstathiou"], "year": 2009, "MAG papers": [{"PaperId": 2121928323, "PaperTitle": "high end reconfigurable systems for fast windows password cracking", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "Application Experiments: MPPA and FPGA.", "DBLP authors": ["Philip Top", "Maya B. Gokhale"], "year": 2009, "MAG papers": [{"PaperId": 2113330733, "PaperTitle": "application experiments mppa and fpga", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"lawrence livermore national laboratory": 2.0}}, {"PaperId": 2401985018, "PaperTitle": "application experiments mppa and fpga", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lawrence livermore national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of the Interior-Point Algorithm with Applications to Collision Detection.", "DBLP authors": ["Chih-Hung Wu", "Seda Ogrenci Memik", "Sanjay Mehrotra"], "year": 2009, "MAG papers": [{"PaperId": 2114294996, "PaperTitle": "fpga implementation of the interior point algorithm with applications to collision detection", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study.", "DBLP authors": ["Jason Wu", "John Williams", "Neil W. Bergmann", "Peter Sutton"], "year": 2009, "MAG papers": [{"PaperId": 2142450926, "PaperTitle": "design exploration for fpga based multiprocessor architecture jpeg encoding case study", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of queensland": 4.0}}], "source": "ES"}, {"DBLP title": "An FPGA Implementation for Solving Least Square Problem.", "DBLP authors": ["Depeng Yang", "Gregory D. Peterson", "Husheng Li", "Junqing Sun"], "year": 2009, "MAG papers": [{"PaperId": 2148004019, "PaperTitle": "an fpga implementation for solving least square problem", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 55, "Affiliations": {"university of tennessee": 4.0}}], "source": "ES"}]