// Seed: 2452116322
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3 == 1;
  type_3(
      (id_2), 1, id_2
  );
  always @(1, posedge 1) begin
    id_1 <= 1;
    id_1 <= id_3;
    if (1'h0) id_3 <= id_3;
    else id_3 = id_3;
  end
endmodule
