//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25769353
// Cuda compilation tools, release 10.1, V10.1.105
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z18md5_cuda_calculatePvP12device_statsPj
.const .align 4 .b8 target_hash[16];
.extern .shared .align 4 .b8 words[];

.visible .entry _Z18md5_cuda_calculatePvP12device_statsPj(
	.param .u64 _Z18md5_cuda_calculatePvP12device_statsPj_param_0,
	.param .u64 _Z18md5_cuda_calculatePvP12device_statsPj_param_1,
	.param .u64 _Z18md5_cuda_calculatePvP12device_statsPj_param_2
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<34>;
	.reg .b32 	%r<563>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd4, [_Z18md5_cuda_calculatePvP12device_statsPj_param_0];
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r11, %r10, %r9, %r1;
	shl.b32 	%r12, %r11, 4;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.u32 	%rd7, %r12, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r2, [%rd8];
	shl.b32 	%r13, %r1, 6;
	mov.u32 	%r14, words;
	add.s32 	%r562, %r14, %r13;
	ld.global.u32 	%r16, [%rd8+4];
	ld.global.u32 	%r17, [%rd8+8];
	ld.global.u32 	%r18, [%rd8+12];
	ld.global.u32 	%r19, [%rd8+16];
	ld.global.u32 	%r20, [%rd8+20];
	ld.global.u32 	%r21, [%rd8+24];
	ld.global.u32 	%r22, [%rd8+28];
	ld.global.u32 	%r23, [%rd8+32];
	ld.global.u32 	%r24, [%rd8+36];
	ld.global.u32 	%r25, [%rd8+40];
	ld.global.u32 	%r26, [%rd8+44];
	ld.global.u32 	%r27, [%rd8+48];
	ld.global.u32 	%r28, [%rd8+52];
	ld.global.u32 	%r29, [%rd8+56];
	ld.global.u32 	%r30, [%rd8+60];
	st.shared.u32 	[%r562], %r2;
	st.shared.u32 	[%r562+4], %r16;
	st.shared.u32 	[%r562+8], %r17;
	st.shared.u32 	[%r562+12], %r18;
	st.shared.u32 	[%r562+16], %r19;
	st.shared.u32 	[%r562+20], %r20;
	st.shared.u32 	[%r562+24], %r21;
	st.shared.u32 	[%r562+28], %r22;
	st.shared.u32 	[%r562+32], %r23;
	st.shared.u32 	[%r562+36], %r24;
	st.shared.u32 	[%r562+40], %r25;
	st.shared.u32 	[%r562+44], %r26;
	st.shared.u32 	[%r562+48], %r27;
	st.shared.u32 	[%r562+52], %r28;
	st.shared.u32 	[%r562+56], %r29;
	st.shared.u32 	[%r562+60], %r30;
	add.s32 	%r31, %r2, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 7;
	shr.b32 	%rhs, %r31, 25;
	add.u32 	%r32, %lhs, %rhs;
	}
	add.s32 	%r33, %r32, -271733879;
	and.b32  	%r34, %r33, -271733879;
	mov.u32 	%r35, 271733878;
	sub.s32 	%r36, %r35, %r32;
	and.b32  	%r37, %r36, -1732584194;
	or.b32  	%r38, %r34, %r37;
	add.s32 	%r39, %r16, %r38;
	add.s32 	%r40, %r39, -117830708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 12;
	shr.b32 	%rhs, %r40, 20;
	add.u32 	%r41, %lhs, %rhs;
	}
	add.s32 	%r42, %r41, %r33;
	and.b32  	%r43, %r42, %r33;
	not.b32 	%r44, %r42;
	and.b32  	%r45, %r44, -271733879;
	or.b32  	%r46, %r43, %r45;
	add.s32 	%r47, %r17, %r46;
	add.s32 	%r48, %r47, -1126478375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 17;
	shr.b32 	%rhs, %r48, 15;
	add.u32 	%r49, %lhs, %rhs;
	}
	add.s32 	%r50, %r49, %r42;
	and.b32  	%r51, %r50, %r42;
	not.b32 	%r52, %r50;
	and.b32  	%r53, %r33, %r52;
	or.b32  	%r54, %r51, %r53;
	add.s32 	%r55, %r18, %r54;
	add.s32 	%r56, %r55, -1316259209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 22;
	shr.b32 	%rhs, %r56, 10;
	add.u32 	%r57, %lhs, %rhs;
	}
	add.s32 	%r58, %r57, %r50;
	and.b32  	%r59, %r58, %r50;
	not.b32 	%r60, %r58;
	and.b32  	%r61, %r42, %r60;
	or.b32  	%r62, %r59, %r61;
	add.s32 	%r63, %r19, %r33;
	add.s32 	%r64, %r63, %r62;
	add.s32 	%r65, %r64, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 7;
	shr.b32 	%rhs, %r65, 25;
	add.u32 	%r66, %lhs, %rhs;
	}
	add.s32 	%r67, %r66, %r58;
	and.b32  	%r68, %r67, %r58;
	not.b32 	%r69, %r67;
	and.b32  	%r70, %r50, %r69;
	or.b32  	%r71, %r68, %r70;
	add.s32 	%r72, %r20, %r42;
	add.s32 	%r73, %r72, %r71;
	add.s32 	%r74, %r73, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r74, 12;
	shr.b32 	%rhs, %r74, 20;
	add.u32 	%r75, %lhs, %rhs;
	}
	add.s32 	%r76, %r75, %r67;
	and.b32  	%r77, %r76, %r67;
	not.b32 	%r78, %r76;
	and.b32  	%r79, %r58, %r78;
	or.b32  	%r80, %r77, %r79;
	add.s32 	%r81, %r21, %r50;
	add.s32 	%r82, %r81, %r80;
	add.s32 	%r83, %r82, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 17;
	shr.b32 	%rhs, %r83, 15;
	add.u32 	%r84, %lhs, %rhs;
	}
	add.s32 	%r85, %r84, %r76;
	and.b32  	%r86, %r85, %r76;
	not.b32 	%r87, %r85;
	and.b32  	%r88, %r67, %r87;
	or.b32  	%r89, %r86, %r88;
	add.s32 	%r90, %r22, %r58;
	add.s32 	%r91, %r90, %r89;
	add.s32 	%r92, %r91, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r92, 22;
	shr.b32 	%rhs, %r92, 10;
	add.u32 	%r93, %lhs, %rhs;
	}
	add.s32 	%r94, %r93, %r85;
	and.b32  	%r95, %r94, %r85;
	not.b32 	%r96, %r94;
	and.b32  	%r97, %r76, %r96;
	or.b32  	%r98, %r95, %r97;
	add.s32 	%r99, %r23, %r67;
	add.s32 	%r100, %r99, %r98;
	add.s32 	%r101, %r100, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r101, 7;
	shr.b32 	%rhs, %r101, 25;
	add.u32 	%r102, %lhs, %rhs;
	}
	add.s32 	%r103, %r102, %r94;
	and.b32  	%r104, %r103, %r94;
	not.b32 	%r105, %r103;
	and.b32  	%r106, %r85, %r105;
	or.b32  	%r107, %r104, %r106;
	add.s32 	%r108, %r24, %r76;
	add.s32 	%r109, %r108, %r107;
	add.s32 	%r110, %r109, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r110, 12;
	shr.b32 	%rhs, %r110, 20;
	add.u32 	%r111, %lhs, %rhs;
	}
	add.s32 	%r112, %r111, %r103;
	and.b32  	%r113, %r112, %r103;
	not.b32 	%r114, %r112;
	and.b32  	%r115, %r94, %r114;
	or.b32  	%r116, %r113, %r115;
	add.s32 	%r117, %r25, %r85;
	add.s32 	%r118, %r117, %r116;
	add.s32 	%r119, %r118, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r119, 17;
	shr.b32 	%rhs, %r119, 15;
	add.u32 	%r120, %lhs, %rhs;
	}
	add.s32 	%r121, %r120, %r112;
	and.b32  	%r122, %r121, %r112;
	not.b32 	%r123, %r121;
	and.b32  	%r124, %r103, %r123;
	or.b32  	%r125, %r122, %r124;
	add.s32 	%r126, %r26, %r94;
	add.s32 	%r127, %r126, %r125;
	add.s32 	%r128, %r127, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r128, 22;
	shr.b32 	%rhs, %r128, 10;
	add.u32 	%r129, %lhs, %rhs;
	}
	add.s32 	%r130, %r129, %r121;
	and.b32  	%r131, %r130, %r121;
	not.b32 	%r132, %r130;
	and.b32  	%r133, %r112, %r132;
	or.b32  	%r134, %r131, %r133;
	add.s32 	%r135, %r27, %r103;
	add.s32 	%r136, %r135, %r134;
	add.s32 	%r137, %r136, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r137, 7;
	shr.b32 	%rhs, %r137, 25;
	add.u32 	%r138, %lhs, %rhs;
	}
	add.s32 	%r139, %r138, %r130;
	and.b32  	%r140, %r139, %r130;
	not.b32 	%r141, %r139;
	and.b32  	%r142, %r121, %r141;
	or.b32  	%r143, %r140, %r142;
	add.s32 	%r144, %r28, %r112;
	add.s32 	%r145, %r144, %r143;
	add.s32 	%r146, %r145, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r146, 12;
	shr.b32 	%rhs, %r146, 20;
	add.u32 	%r147, %lhs, %rhs;
	}
	add.s32 	%r148, %r147, %r139;
	and.b32  	%r149, %r148, %r139;
	not.b32 	%r150, %r148;
	and.b32  	%r151, %r130, %r150;
	or.b32  	%r152, %r149, %r151;
	add.s32 	%r153, %r29, %r121;
	add.s32 	%r154, %r153, %r152;
	add.s32 	%r155, %r154, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r155, 17;
	shr.b32 	%rhs, %r155, 15;
	add.u32 	%r156, %lhs, %rhs;
	}
	add.s32 	%r157, %r156, %r148;
	and.b32  	%r158, %r157, %r148;
	not.b32 	%r159, %r157;
	and.b32  	%r160, %r139, %r159;
	or.b32  	%r161, %r158, %r160;
	add.s32 	%r162, %r30, %r130;
	add.s32 	%r163, %r162, %r161;
	add.s32 	%r164, %r163, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r164, 22;
	shr.b32 	%rhs, %r164, 10;
	add.u32 	%r165, %lhs, %rhs;
	}
	add.s32 	%r166, %r165, %r157;
	and.b32  	%r167, %r166, %r148;
	and.b32  	%r168, %r157, %r150;
	or.b32  	%r169, %r167, %r168;
	add.s32 	%r170, %r16, %r139;
	add.s32 	%r171, %r170, %r169;
	add.s32 	%r172, %r171, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 5;
	shr.b32 	%rhs, %r172, 27;
	add.u32 	%r173, %lhs, %rhs;
	}
	add.s32 	%r174, %r173, %r166;
	and.b32  	%r175, %r174, %r157;
	and.b32  	%r176, %r166, %r159;
	or.b32  	%r177, %r175, %r176;
	add.s32 	%r178, %r21, %r148;
	add.s32 	%r179, %r178, %r177;
	add.s32 	%r180, %r179, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 9;
	shr.b32 	%rhs, %r180, 23;
	add.u32 	%r181, %lhs, %rhs;
	}
	add.s32 	%r182, %r181, %r174;
	and.b32  	%r183, %r182, %r166;
	not.b32 	%r184, %r166;
	and.b32  	%r185, %r174, %r184;
	or.b32  	%r186, %r183, %r185;
	add.s32 	%r187, %r26, %r157;
	add.s32 	%r188, %r187, %r186;
	add.s32 	%r189, %r188, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r189, 14;
	shr.b32 	%rhs, %r189, 18;
	add.u32 	%r190, %lhs, %rhs;
	}
	add.s32 	%r191, %r190, %r182;
	and.b32  	%r192, %r191, %r174;
	not.b32 	%r193, %r174;
	and.b32  	%r194, %r182, %r193;
	or.b32  	%r195, %r192, %r194;
	add.s32 	%r196, %r2, %r166;
	add.s32 	%r197, %r196, %r195;
	add.s32 	%r198, %r197, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 20;
	shr.b32 	%rhs, %r198, 12;
	add.u32 	%r199, %lhs, %rhs;
	}
	add.s32 	%r200, %r199, %r191;
	and.b32  	%r201, %r200, %r182;
	not.b32 	%r202, %r182;
	and.b32  	%r203, %r191, %r202;
	or.b32  	%r204, %r201, %r203;
	add.s32 	%r205, %r20, %r174;
	add.s32 	%r206, %r205, %r204;
	add.s32 	%r207, %r206, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r207, 5;
	shr.b32 	%rhs, %r207, 27;
	add.u32 	%r208, %lhs, %rhs;
	}
	add.s32 	%r209, %r208, %r200;
	and.b32  	%r210, %r209, %r191;
	not.b32 	%r211, %r191;
	and.b32  	%r212, %r200, %r211;
	or.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r25, %r182;
	add.s32 	%r215, %r214, %r213;
	add.s32 	%r216, %r215, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r216, 9;
	shr.b32 	%rhs, %r216, 23;
	add.u32 	%r217, %lhs, %rhs;
	}
	add.s32 	%r218, %r217, %r209;
	and.b32  	%r219, %r218, %r200;
	not.b32 	%r220, %r200;
	and.b32  	%r221, %r209, %r220;
	or.b32  	%r222, %r219, %r221;
	add.s32 	%r223, %r30, %r191;
	add.s32 	%r224, %r223, %r222;
	add.s32 	%r225, %r224, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 14;
	shr.b32 	%rhs, %r225, 18;
	add.u32 	%r226, %lhs, %rhs;
	}
	add.s32 	%r227, %r226, %r218;
	and.b32  	%r228, %r227, %r209;
	not.b32 	%r229, %r209;
	and.b32  	%r230, %r218, %r229;
	or.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r19, %r200;
	add.s32 	%r233, %r232, %r231;
	add.s32 	%r234, %r233, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 20;
	shr.b32 	%rhs, %r234, 12;
	add.u32 	%r235, %lhs, %rhs;
	}
	add.s32 	%r236, %r235, %r227;
	and.b32  	%r237, %r236, %r218;
	not.b32 	%r238, %r218;
	and.b32  	%r239, %r227, %r238;
	or.b32  	%r240, %r237, %r239;
	add.s32 	%r241, %r24, %r209;
	add.s32 	%r242, %r241, %r240;
	add.s32 	%r243, %r242, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 5;
	shr.b32 	%rhs, %r243, 27;
	add.u32 	%r244, %lhs, %rhs;
	}
	add.s32 	%r245, %r244, %r236;
	and.b32  	%r246, %r245, %r227;
	not.b32 	%r247, %r227;
	and.b32  	%r248, %r236, %r247;
	or.b32  	%r249, %r246, %r248;
	add.s32 	%r250, %r29, %r218;
	add.s32 	%r251, %r250, %r249;
	add.s32 	%r252, %r251, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r252, 9;
	shr.b32 	%rhs, %r252, 23;
	add.u32 	%r253, %lhs, %rhs;
	}
	add.s32 	%r254, %r253, %r245;
	and.b32  	%r255, %r254, %r236;
	not.b32 	%r256, %r236;
	and.b32  	%r257, %r245, %r256;
	or.b32  	%r258, %r255, %r257;
	add.s32 	%r259, %r18, %r227;
	add.s32 	%r260, %r259, %r258;
	add.s32 	%r261, %r260, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r261, 14;
	shr.b32 	%rhs, %r261, 18;
	add.u32 	%r262, %lhs, %rhs;
	}
	add.s32 	%r263, %r262, %r254;
	and.b32  	%r264, %r263, %r245;
	not.b32 	%r265, %r245;
	and.b32  	%r266, %r254, %r265;
	or.b32  	%r267, %r264, %r266;
	add.s32 	%r268, %r23, %r236;
	add.s32 	%r269, %r268, %r267;
	add.s32 	%r270, %r269, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 20;
	shr.b32 	%rhs, %r270, 12;
	add.u32 	%r271, %lhs, %rhs;
	}
	add.s32 	%r272, %r271, %r263;
	and.b32  	%r273, %r272, %r254;
	not.b32 	%r274, %r254;
	and.b32  	%r275, %r263, %r274;
	or.b32  	%r276, %r273, %r275;
	add.s32 	%r277, %r28, %r245;
	add.s32 	%r278, %r277, %r276;
	add.s32 	%r279, %r278, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 5;
	shr.b32 	%rhs, %r279, 27;
	add.u32 	%r280, %lhs, %rhs;
	}
	add.s32 	%r281, %r280, %r272;
	and.b32  	%r282, %r281, %r263;
	not.b32 	%r283, %r263;
	and.b32  	%r284, %r272, %r283;
	or.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r17, %r254;
	add.s32 	%r287, %r286, %r285;
	add.s32 	%r288, %r287, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 9;
	shr.b32 	%rhs, %r288, 23;
	add.u32 	%r289, %lhs, %rhs;
	}
	add.s32 	%r290, %r289, %r281;
	and.b32  	%r291, %r290, %r272;
	not.b32 	%r292, %r272;
	and.b32  	%r293, %r281, %r292;
	or.b32  	%r294, %r291, %r293;
	add.s32 	%r295, %r22, %r263;
	add.s32 	%r296, %r295, %r294;
	add.s32 	%r297, %r296, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 14;
	shr.b32 	%rhs, %r297, 18;
	add.u32 	%r298, %lhs, %rhs;
	}
	add.s32 	%r299, %r298, %r290;
	and.b32  	%r300, %r299, %r281;
	not.b32 	%r301, %r281;
	and.b32  	%r302, %r290, %r301;
	or.b32  	%r303, %r300, %r302;
	add.s32 	%r304, %r27, %r272;
	add.s32 	%r305, %r304, %r303;
	add.s32 	%r306, %r305, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 20;
	shr.b32 	%rhs, %r306, 12;
	add.u32 	%r307, %lhs, %rhs;
	}
	add.s32 	%r308, %r307, %r299;
	xor.b32  	%r309, %r299, %r290;
	xor.b32  	%r310, %r309, %r308;
	add.s32 	%r311, %r20, %r281;
	add.s32 	%r312, %r311, %r310;
	add.s32 	%r313, %r312, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 4;
	shr.b32 	%rhs, %r313, 28;
	add.u32 	%r314, %lhs, %rhs;
	}
	add.s32 	%r315, %r314, %r308;
	xor.b32  	%r316, %r308, %r299;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r23, %r290;
	add.s32 	%r319, %r318, %r317;
	add.s32 	%r320, %r319, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r320, 11;
	shr.b32 	%rhs, %r320, 21;
	add.u32 	%r321, %lhs, %rhs;
	}
	add.s32 	%r322, %r321, %r315;
	xor.b32  	%r323, %r315, %r308;
	xor.b32  	%r324, %r323, %r322;
	add.s32 	%r325, %r26, %r299;
	add.s32 	%r326, %r325, %r324;
	add.s32 	%r327, %r326, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 16;
	shr.b32 	%rhs, %r327, 16;
	add.u32 	%r328, %lhs, %rhs;
	}
	add.s32 	%r329, %r328, %r322;
	xor.b32  	%r330, %r322, %r315;
	xor.b32  	%r331, %r330, %r329;
	add.s32 	%r332, %r29, %r308;
	add.s32 	%r333, %r332, %r331;
	add.s32 	%r334, %r333, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 23;
	shr.b32 	%rhs, %r334, 9;
	add.u32 	%r335, %lhs, %rhs;
	}
	add.s32 	%r336, %r335, %r329;
	xor.b32  	%r337, %r329, %r322;
	xor.b32  	%r338, %r337, %r336;
	add.s32 	%r339, %r16, %r315;
	add.s32 	%r340, %r339, %r338;
	add.s32 	%r341, %r340, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 4;
	shr.b32 	%rhs, %r341, 28;
	add.u32 	%r342, %lhs, %rhs;
	}
	add.s32 	%r343, %r342, %r336;
	xor.b32  	%r344, %r336, %r329;
	xor.b32  	%r345, %r344, %r343;
	add.s32 	%r346, %r19, %r322;
	add.s32 	%r347, %r346, %r345;
	add.s32 	%r348, %r347, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 11;
	shr.b32 	%rhs, %r348, 21;
	add.u32 	%r349, %lhs, %rhs;
	}
	add.s32 	%r350, %r349, %r343;
	xor.b32  	%r351, %r343, %r336;
	xor.b32  	%r352, %r351, %r350;
	add.s32 	%r353, %r22, %r329;
	add.s32 	%r354, %r353, %r352;
	add.s32 	%r355, %r354, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 16;
	shr.b32 	%rhs, %r355, 16;
	add.u32 	%r356, %lhs, %rhs;
	}
	add.s32 	%r357, %r356, %r350;
	xor.b32  	%r358, %r350, %r343;
	xor.b32  	%r359, %r358, %r357;
	add.s32 	%r360, %r25, %r336;
	add.s32 	%r361, %r360, %r359;
	add.s32 	%r362, %r361, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 23;
	shr.b32 	%rhs, %r362, 9;
	add.u32 	%r363, %lhs, %rhs;
	}
	add.s32 	%r364, %r363, %r357;
	xor.b32  	%r365, %r357, %r350;
	xor.b32  	%r366, %r365, %r364;
	add.s32 	%r367, %r28, %r343;
	add.s32 	%r368, %r367, %r366;
	add.s32 	%r369, %r368, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 4;
	shr.b32 	%rhs, %r369, 28;
	add.u32 	%r370, %lhs, %rhs;
	}
	add.s32 	%r371, %r370, %r364;
	xor.b32  	%r372, %r364, %r357;
	xor.b32  	%r373, %r372, %r371;
	add.s32 	%r374, %r2, %r350;
	add.s32 	%r375, %r374, %r373;
	add.s32 	%r376, %r375, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 11;
	shr.b32 	%rhs, %r376, 21;
	add.u32 	%r377, %lhs, %rhs;
	}
	add.s32 	%r378, %r377, %r371;
	xor.b32  	%r379, %r371, %r364;
	xor.b32  	%r380, %r379, %r378;
	add.s32 	%r381, %r18, %r357;
	add.s32 	%r382, %r381, %r380;
	add.s32 	%r383, %r382, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 16;
	shr.b32 	%rhs, %r383, 16;
	add.u32 	%r384, %lhs, %rhs;
	}
	add.s32 	%r385, %r384, %r378;
	xor.b32  	%r386, %r378, %r371;
	xor.b32  	%r387, %r386, %r385;
	add.s32 	%r388, %r21, %r364;
	add.s32 	%r389, %r388, %r387;
	add.s32 	%r390, %r389, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 23;
	shr.b32 	%rhs, %r390, 9;
	add.u32 	%r391, %lhs, %rhs;
	}
	add.s32 	%r392, %r391, %r385;
	xor.b32  	%r393, %r385, %r378;
	xor.b32  	%r394, %r393, %r392;
	add.s32 	%r395, %r24, %r371;
	add.s32 	%r396, %r395, %r394;
	add.s32 	%r397, %r396, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 4;
	shr.b32 	%rhs, %r397, 28;
	add.u32 	%r398, %lhs, %rhs;
	}
	add.s32 	%r399, %r398, %r392;
	xor.b32  	%r400, %r392, %r385;
	xor.b32  	%r401, %r400, %r399;
	add.s32 	%r402, %r27, %r378;
	add.s32 	%r403, %r402, %r401;
	add.s32 	%r404, %r403, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r404, 11;
	shr.b32 	%rhs, %r404, 21;
	add.u32 	%r405, %lhs, %rhs;
	}
	add.s32 	%r406, %r405, %r399;
	xor.b32  	%r407, %r399, %r392;
	xor.b32  	%r408, %r407, %r406;
	add.s32 	%r409, %r30, %r385;
	add.s32 	%r410, %r409, %r408;
	add.s32 	%r411, %r410, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 16;
	shr.b32 	%rhs, %r411, 16;
	add.u32 	%r412, %lhs, %rhs;
	}
	add.s32 	%r413, %r412, %r406;
	xor.b32  	%r414, %r406, %r399;
	xor.b32  	%r415, %r414, %r413;
	add.s32 	%r416, %r17, %r392;
	add.s32 	%r417, %r416, %r415;
	add.s32 	%r418, %r417, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 23;
	shr.b32 	%rhs, %r418, 9;
	add.u32 	%r419, %lhs, %rhs;
	}
	add.s32 	%r420, %r419, %r413;
	not.b32 	%r421, %r406;
	or.b32  	%r422, %r420, %r421;
	xor.b32  	%r423, %r422, %r413;
	add.s32 	%r424, %r2, %r399;
	add.s32 	%r425, %r424, %r423;
	add.s32 	%r426, %r425, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 6;
	shr.b32 	%rhs, %r426, 26;
	add.u32 	%r427, %lhs, %rhs;
	}
	add.s32 	%r428, %r427, %r420;
	not.b32 	%r429, %r413;
	or.b32  	%r430, %r428, %r429;
	xor.b32  	%r431, %r430, %r420;
	add.s32 	%r432, %r22, %r406;
	add.s32 	%r433, %r432, %r431;
	add.s32 	%r434, %r433, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 10;
	shr.b32 	%rhs, %r434, 22;
	add.u32 	%r435, %lhs, %rhs;
	}
	add.s32 	%r436, %r435, %r428;
	not.b32 	%r437, %r420;
	or.b32  	%r438, %r436, %r437;
	xor.b32  	%r439, %r438, %r428;
	add.s32 	%r440, %r29, %r413;
	add.s32 	%r441, %r440, %r439;
	add.s32 	%r442, %r441, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 15;
	shr.b32 	%rhs, %r442, 17;
	add.u32 	%r443, %lhs, %rhs;
	}
	add.s32 	%r444, %r443, %r436;
	not.b32 	%r445, %r428;
	or.b32  	%r446, %r444, %r445;
	xor.b32  	%r447, %r446, %r436;
	add.s32 	%r448, %r20, %r420;
	add.s32 	%r449, %r448, %r447;
	add.s32 	%r450, %r449, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 21;
	shr.b32 	%rhs, %r450, 11;
	add.u32 	%r451, %lhs, %rhs;
	}
	add.s32 	%r452, %r451, %r444;
	not.b32 	%r453, %r436;
	or.b32  	%r454, %r452, %r453;
	xor.b32  	%r455, %r454, %r444;
	add.s32 	%r456, %r27, %r428;
	add.s32 	%r457, %r456, %r455;
	add.s32 	%r458, %r457, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 6;
	shr.b32 	%rhs, %r458, 26;
	add.u32 	%r459, %lhs, %rhs;
	}
	add.s32 	%r460, %r459, %r452;
	not.b32 	%r461, %r444;
	or.b32  	%r462, %r460, %r461;
	xor.b32  	%r463, %r462, %r452;
	add.s32 	%r464, %r18, %r436;
	add.s32 	%r465, %r464, %r463;
	add.s32 	%r466, %r465, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 10;
	shr.b32 	%rhs, %r466, 22;
	add.u32 	%r467, %lhs, %rhs;
	}
	add.s32 	%r468, %r467, %r460;
	not.b32 	%r469, %r452;
	or.b32  	%r470, %r468, %r469;
	xor.b32  	%r471, %r470, %r460;
	add.s32 	%r472, %r25, %r444;
	add.s32 	%r473, %r472, %r471;
	add.s32 	%r474, %r473, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 15;
	shr.b32 	%rhs, %r474, 17;
	add.u32 	%r475, %lhs, %rhs;
	}
	add.s32 	%r476, %r475, %r468;
	not.b32 	%r477, %r460;
	or.b32  	%r478, %r476, %r477;
	xor.b32  	%r479, %r478, %r468;
	add.s32 	%r480, %r16, %r452;
	add.s32 	%r481, %r480, %r479;
	add.s32 	%r482, %r481, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 21;
	shr.b32 	%rhs, %r482, 11;
	add.u32 	%r483, %lhs, %rhs;
	}
	add.s32 	%r484, %r483, %r476;
	not.b32 	%r485, %r468;
	or.b32  	%r486, %r484, %r485;
	xor.b32  	%r487, %r486, %r476;
	add.s32 	%r488, %r23, %r460;
	add.s32 	%r489, %r488, %r487;
	add.s32 	%r490, %r489, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 6;
	shr.b32 	%rhs, %r490, 26;
	add.u32 	%r491, %lhs, %rhs;
	}
	add.s32 	%r492, %r491, %r484;
	not.b32 	%r493, %r476;
	or.b32  	%r494, %r492, %r493;
	xor.b32  	%r495, %r494, %r484;
	add.s32 	%r496, %r30, %r468;
	add.s32 	%r497, %r496, %r495;
	add.s32 	%r498, %r497, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r498, 10;
	shr.b32 	%rhs, %r498, 22;
	add.u32 	%r499, %lhs, %rhs;
	}
	add.s32 	%r500, %r499, %r492;
	not.b32 	%r501, %r484;
	or.b32  	%r502, %r500, %r501;
	xor.b32  	%r503, %r502, %r492;
	add.s32 	%r504, %r21, %r476;
	add.s32 	%r505, %r504, %r503;
	add.s32 	%r506, %r505, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 15;
	shr.b32 	%rhs, %r506, 17;
	add.u32 	%r507, %lhs, %rhs;
	}
	add.s32 	%r508, %r507, %r500;
	not.b32 	%r509, %r492;
	or.b32  	%r510, %r508, %r509;
	xor.b32  	%r511, %r510, %r500;
	add.s32 	%r512, %r28, %r484;
	add.s32 	%r513, %r512, %r511;
	add.s32 	%r514, %r513, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 21;
	shr.b32 	%rhs, %r514, 11;
	add.u32 	%r515, %lhs, %rhs;
	}
	add.s32 	%r516, %r515, %r508;
	not.b32 	%r517, %r500;
	or.b32  	%r518, %r516, %r517;
	xor.b32  	%r519, %r518, %r508;
	add.s32 	%r520, %r19, %r492;
	add.s32 	%r521, %r520, %r519;
	add.s32 	%r522, %r521, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 6;
	shr.b32 	%rhs, %r522, 26;
	add.u32 	%r523, %lhs, %rhs;
	}
	add.s32 	%r524, %r523, %r516;
	not.b32 	%r525, %r508;
	or.b32  	%r526, %r524, %r525;
	xor.b32  	%r527, %r526, %r516;
	add.s32 	%r528, %r26, %r500;
	add.s32 	%r529, %r528, %r527;
	add.s32 	%r530, %r529, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 10;
	shr.b32 	%rhs, %r530, 22;
	add.u32 	%r531, %lhs, %rhs;
	}
	add.s32 	%r532, %r531, %r524;
	not.b32 	%r533, %r516;
	or.b32  	%r534, %r532, %r533;
	xor.b32  	%r535, %r534, %r524;
	add.s32 	%r536, %r17, %r508;
	add.s32 	%r537, %r536, %r535;
	add.s32 	%r538, %r537, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 15;
	shr.b32 	%rhs, %r538, 17;
	add.u32 	%r539, %lhs, %rhs;
	}
	add.s32 	%r540, %r539, %r532;
	not.b32 	%r541, %r524;
	or.b32  	%r542, %r540, %r541;
	xor.b32  	%r543, %r542, %r532;
	add.s32 	%r544, %r24, %r516;
	add.s32 	%r545, %r544, %r543;
	add.s32 	%r546, %r545, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 21;
	shr.b32 	%rhs, %r546, 11;
	add.u32 	%r547, %lhs, %rhs;
	}
	add.s32 	%r548, %r524, 1732584193;
	add.s32 	%r549, %r540, -1732584194;
	add.s32 	%r550, %r532, 271733878;
	ld.const.u32 	%r551, [target_hash];
	setp.ne.s32	%p1, %r548, %r551;
	add.s32 	%r552, %r540, %r547;
	add.s32 	%r553, %r552, -271733879;
	ld.const.u32 	%r554, [target_hash+4];
	setp.ne.s32	%p2, %r553, %r554;
	or.pred  	%p3, %p1, %p2;
	ld.const.u32 	%r555, [target_hash+8];
	setp.ne.s32	%p4, %r549, %r555;
	or.pred  	%p5, %p3, %p4;
	ld.const.u32 	%r556, [target_hash+12];
	setp.ne.s32	%p6, %r550, %r556;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_4;

	ld.param.u64 	%rd10, [_Z18md5_cuda_calculatePvP12device_statsPj_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	cvt.u16.u32	%rs33, %r2;
	mov.u32 	%r558, 1;
	st.global.u32 	[%rd11+64], %r558;
	mov.u32 	%r561, -64;
	bra.uni 	BB0_2;

BB0_3:
	ld.shared.u8 	%rs33, [%r562+16];
	add.s32 	%r562, %r562, 16;
	add.s64 	%rd11, %rd11, 16;

BB0_2:
	st.global.u8 	[%rd11], %rs33;
	ld.shared.u8 	%rs4, [%r562+1];
	ld.shared.v2.u8 	{%rs5, %rs6}, [%r562+2];
	ld.shared.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%r562+4];
	ld.shared.v4.u8 	{%rs11, %rs12, %rs13, %rs14}, [%r562+8];
	ld.shared.v4.u8 	{%rs15, %rs16, %rs17, %rs18}, [%r562+12];
	st.global.u8 	[%rd11+1], %rs4;
	st.global.u8 	[%rd11+2], %rs5;
	st.global.u8 	[%rd11+3], %rs6;
	st.global.u8 	[%rd11+4], %rs7;
	st.global.u8 	[%rd11+5], %rs8;
	st.global.u8 	[%rd11+6], %rs9;
	st.global.u8 	[%rd11+7], %rs10;
	st.global.u8 	[%rd11+8], %rs11;
	st.global.u8 	[%rd11+9], %rs12;
	st.global.u8 	[%rd11+10], %rs13;
	st.global.u8 	[%rd11+11], %rs14;
	st.global.u8 	[%rd11+12], %rs15;
	st.global.u8 	[%rd11+13], %rs16;
	st.global.u8 	[%rd11+14], %rs17;
	st.global.u8 	[%rd11+15], %rs18;
	add.s32 	%r561, %r561, 16;
	setp.eq.s32	%p8, %r561, 0;
	@%p8 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	ret;
}


