INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_4/8-to-3 Priority Encoder/8-to-3 Priority Encoder.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
