Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Mar 21 22:11:36 2023
| Host         : LAPTOP-1KEUI2OI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5173 register/latch pins with no clock driven by root clock pin: switch[15] (HIGH)

 There are 5175 register/latch pins with no clock driven by root clock pin: chip_inst/clk_div_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: chip_inst/clk_div_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/inst_EX_MEM_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/inst_EX_MEM_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/inst_EX_MEM_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/inst_EX_MEM_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/inst_EX_MEM_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/reg_write_EX_MEM_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/EX_MEM_reg/res_EX_MEM_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/alu_op_ID_EX_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/alu_op_ID_EX_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/alu_op_ID_EX_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/alu_op_ID_EX_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/alu_src_b_ID_EX_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/b_type_ID_EX_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/b_type_ID_EX_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/b_type_ID_EX_reg[2]/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/branch_ID_EX_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_out_ID_EX_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/csr_write_ID_EX_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data1_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/data2_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/ecall_ID_EX_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/illegal_ID_EX_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/imm_ID_EX_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/inst_ID_EX_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/is_taken_ID_EX_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/ID_EX_reg/mret_ID_EX_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[20]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[21]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IF_ID_reg/inst_IF_ID_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_out_MEM_WB_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/csr_write_MEM_WB_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/data_in_MEM_WB_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/imm_MEM_WB_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/inst_MEM_WB_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/mem_to_reg_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/mem_to_reg_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/pc_MEM_WB_reg[9]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/reg_write_MEM_WB_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[16]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[17]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[18]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[19]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[20]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[21]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[22]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[23]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[24]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[25]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[26]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[27]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[28]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[29]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[30]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[31]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/MEM_WB_reg/res_MEM_WB_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/control/illegal_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[1]_rep__9/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[2]_rep__9/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[3]_rep__9/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[4]_rep__4/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[5]_rep__4/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[6]_rep__0/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[7]_rep__1/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[8]_rep__0/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/pc_unit/curpc_reg[9]/Q (HIGH)

 There are 5173 register/latch pins with no clock driven by root clock pin: io_manager_inst/button_up_reg[0]/Q (HIGH)

 There are 5173 register/latch pins with no clock driven by root clock pin: io_manager_inst/debug_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.847        0.000                      0                  239        0.196        0.000                      0                  239        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.847        0.000                      0                  239        0.196        0.000                      0                  239        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/debug_reg/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.438ns (11.581%)  route 3.344ns (88.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           1.344     5.914    io_manager_inst/aresetn
    SLICE_X1Y121         LUT1 (Prop_lut1_I0_O)        0.097     6.011 r  io_manager_inst/curpc[31]_i_4/O
                         net (fo=1299, routed)        2.000     8.011    io_manager_inst/rst
    SLICE_X5Y143         FDSE                                         r  io_manager_inst/debug_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.196    13.974    io_manager_inst/clk_IBUF_BUFG
    SLICE_X5Y143         FDSE                                         r  io_manager_inst/debug_reg/C
                         clock pessimism              0.233    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X5Y143         FDSE (Setup_fdse_C_S)       -0.314    13.858    io_manager_inst/debug_reg
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_down_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.438ns (11.581%)  route 3.344ns (88.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           1.344     5.914    io_manager_inst/aresetn
    SLICE_X1Y121         LUT1 (Prop_lut1_I0_O)        0.097     6.011 r  io_manager_inst/curpc[31]_i_4/O
                         net (fo=1299, routed)        2.000     8.011    io_manager_inst/rst
    SLICE_X5Y143         FDRE                                         r  io_manager_inst/reset_down_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.196    13.974    io_manager_inst/clk_IBUF_BUFG
    SLICE_X5Y143         FDRE                                         r  io_manager_inst/reset_down_reg/C
                         clock pessimism              0.233    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X5Y143         FDRE (Setup_fdre_C_R)       -0.314    13.858    io_manager_inst/reset_down_reg
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_up_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.438ns (11.581%)  route 3.344ns (88.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           1.344     5.914    io_manager_inst/aresetn
    SLICE_X1Y121         LUT1 (Prop_lut1_I0_O)        0.097     6.011 r  io_manager_inst/curpc[31]_i_4/O
                         net (fo=1299, routed)        2.000     8.011    io_manager_inst/rst
    SLICE_X5Y143         FDRE                                         r  io_manager_inst/reset_up_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.196    13.974    io_manager_inst/clk_IBUF_BUFG
    SLICE_X5Y143         FDRE                                         r  io_manager_inst/reset_up_reg/C
                         clock pessimism              0.233    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X5Y143         FDRE (Setup_fdre_C_R)       -0.314    13.858    io_manager_inst/reset_up_reg
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 io_manager_inst/bdr/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bdr/buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.729ns (22.445%)  route 2.519ns (77.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  io_manager_inst/bdr/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/bdr/buffer_reg[2]/Q
                         net (fo=3, routed)           0.618     5.188    io_manager_inst/bdr/buffer_reg[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.097     5.285 r  io_manager_inst/bdr/buffer[0]_i_15/O
                         net (fo=1, routed)           0.444     5.730    io_manager_inst/bdr/buffer[0]_i_15_n_8
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.097     5.827 r  io_manager_inst/bdr/buffer[0]_i_12__0/O
                         net (fo=1, routed)           0.494     6.320    io_manager_inst/bdr/buffer[0]_i_12__0_n_8
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.097     6.417 r  io_manager_inst/bdr/buffer[0]_i_4/O
                         net (fo=2, routed)           0.509     6.926    io_manager_inst/bdr/buffer[0]_i_4_n_8
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.097     7.023 r  io_manager_inst/bdr/buffer[0]_i_1__0/O
                         net (fo=20, routed)          0.454     7.477    io_manager_inst/bdr/buffer[0]_i_1__0_n_8
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.199    13.977    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[12]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y143         FDRE (Setup_fdre_C_CE)      -0.150    14.020    io_manager_inst/bdr/buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 io_manager_inst/bdr/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bdr/buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.729ns (22.445%)  route 2.519ns (77.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  io_manager_inst/bdr/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/bdr/buffer_reg[2]/Q
                         net (fo=3, routed)           0.618     5.188    io_manager_inst/bdr/buffer_reg[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.097     5.285 r  io_manager_inst/bdr/buffer[0]_i_15/O
                         net (fo=1, routed)           0.444     5.730    io_manager_inst/bdr/buffer[0]_i_15_n_8
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.097     5.827 r  io_manager_inst/bdr/buffer[0]_i_12__0/O
                         net (fo=1, routed)           0.494     6.320    io_manager_inst/bdr/buffer[0]_i_12__0_n_8
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.097     6.417 r  io_manager_inst/bdr/buffer[0]_i_4/O
                         net (fo=2, routed)           0.509     6.926    io_manager_inst/bdr/buffer[0]_i_4_n_8
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.097     7.023 r  io_manager_inst/bdr/buffer[0]_i_1__0/O
                         net (fo=20, routed)          0.454     7.477    io_manager_inst/bdr/buffer[0]_i_1__0_n_8
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.199    13.977    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[13]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y143         FDRE (Setup_fdre_C_CE)      -0.150    14.020    io_manager_inst/bdr/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 io_manager_inst/bdr/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bdr/buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.729ns (22.445%)  route 2.519ns (77.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  io_manager_inst/bdr/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/bdr/buffer_reg[2]/Q
                         net (fo=3, routed)           0.618     5.188    io_manager_inst/bdr/buffer_reg[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.097     5.285 r  io_manager_inst/bdr/buffer[0]_i_15/O
                         net (fo=1, routed)           0.444     5.730    io_manager_inst/bdr/buffer[0]_i_15_n_8
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.097     5.827 r  io_manager_inst/bdr/buffer[0]_i_12__0/O
                         net (fo=1, routed)           0.494     6.320    io_manager_inst/bdr/buffer[0]_i_12__0_n_8
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.097     6.417 r  io_manager_inst/bdr/buffer[0]_i_4/O
                         net (fo=2, routed)           0.509     6.926    io_manager_inst/bdr/buffer[0]_i_4_n_8
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.097     7.023 r  io_manager_inst/bdr/buffer[0]_i_1__0/O
                         net (fo=20, routed)          0.454     7.477    io_manager_inst/bdr/buffer[0]_i_1__0_n_8
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.199    13.977    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[14]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y143         FDRE (Setup_fdre_C_CE)      -0.150    14.020    io_manager_inst/bdr/buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 io_manager_inst/bdr/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bdr/buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.729ns (22.445%)  route 2.519ns (77.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.298     4.229    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y140         FDRE                                         r  io_manager_inst/bdr/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.341     4.570 f  io_manager_inst/bdr/buffer_reg[2]/Q
                         net (fo=3, routed)           0.618     5.188    io_manager_inst/bdr/buffer_reg[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.097     5.285 r  io_manager_inst/bdr/buffer[0]_i_15/O
                         net (fo=1, routed)           0.444     5.730    io_manager_inst/bdr/buffer[0]_i_15_n_8
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.097     5.827 r  io_manager_inst/bdr/buffer[0]_i_12__0/O
                         net (fo=1, routed)           0.494     6.320    io_manager_inst/bdr/buffer[0]_i_12__0_n_8
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.097     6.417 r  io_manager_inst/bdr/buffer[0]_i_4/O
                         net (fo=2, routed)           0.509     6.926    io_manager_inst/bdr/buffer[0]_i_4_n_8
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.097     7.023 r  io_manager_inst/bdr/buffer[0]_i_1__0/O
                         net (fo=20, routed)          0.454     7.477    io_manager_inst/bdr/buffer[0]_i_1__0_n_8
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.199    13.977    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  io_manager_inst/bdr/buffer_reg[15]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y143         FDRE (Setup_fdre_C_CE)      -0.150    14.020    io_manager_inst/bdr/buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.537ns (17.362%)  route 2.556ns (82.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.300     4.231    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  io_manager_inst/reset_cnt_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  io_manager_inst/reset_cnt_reg[37]/Q
                         net (fo=2, routed)           0.918     5.490    io_manager_inst/reset_cnt_reg[37]
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.097     5.587 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.838     6.426    io_manager_inst/bdr/reset_cnt_reg[38]
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.099     6.525 r  io_manager_inst/bdr/reset_cnt[0]_i_2/O
                         net (fo=40, routed)          0.799     7.324    io_manager_inst/reset_cnt
    SLICE_X3Y137         FDRE                                         r  io_manager_inst/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.196    13.974    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y137         FDRE                                         r  io_manager_inst/reset_cnt_reg[0]/C
                         clock pessimism              0.228    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X3Y137         FDRE (Setup_fdre_C_CE)      -0.293    13.874    io_manager_inst/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.537ns (17.362%)  route 2.556ns (82.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.300     4.231    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  io_manager_inst/reset_cnt_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  io_manager_inst/reset_cnt_reg[37]/Q
                         net (fo=2, routed)           0.918     5.490    io_manager_inst/reset_cnt_reg[37]
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.097     5.587 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.838     6.426    io_manager_inst/bdr/reset_cnt_reg[38]
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.099     6.525 r  io_manager_inst/bdr/reset_cnt[0]_i_2/O
                         net (fo=40, routed)          0.799     7.324    io_manager_inst/reset_cnt
    SLICE_X3Y137         FDRE                                         r  io_manager_inst/reset_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.196    13.974    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y137         FDRE                                         r  io_manager_inst/reset_cnt_reg[1]/C
                         clock pessimism              0.228    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X3Y137         FDRE (Setup_fdre_C_CE)      -0.293    13.874    io_manager_inst/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.537ns (17.362%)  route 2.556ns (82.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.300     4.231    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  io_manager_inst/reset_cnt_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  io_manager_inst/reset_cnt_reg[37]/Q
                         net (fo=2, routed)           0.918     5.490    io_manager_inst/reset_cnt_reg[37]
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.097     5.587 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.838     6.426    io_manager_inst/bdr/reset_cnt_reg[38]
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.099     6.525 r  io_manager_inst/bdr/reset_cnt[0]_i_2/O
                         net (fo=40, routed)          0.799     7.324    io_manager_inst/reset_cnt
    SLICE_X3Y137         FDRE                                         r  io_manager_inst/reset_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.196    13.974    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y137         FDRE                                         r  io_manager_inst/reset_cnt_reg[2]/C
                         clock pessimism              0.228    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X3Y137         FDRE (Setup_fdre_C_CE)      -0.293    13.874    io_manager_inst/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/btn_dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/button_up_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.513    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  io_manager_inst/bd0/btn_dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  io_manager_inst/bd0/btn_dbnc_reg/Q
                         net (fo=3, routed)           0.091     1.768    io_manager_inst/bd0/button_dbnc[0]
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  io_manager_inst/bd0/button_up[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    io_manager_inst/bd0_n_9
    SLICE_X3Y114         FDRE                                         r  io_manager_inst/button_up_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     2.031    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  io_manager_inst/button_up_reg[0]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.091     1.617    io_manager_inst/button_up_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/debug_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/clk_IBUF_BUFG
    SLICE_X5Y143         FDRE                                         r  io_manager_inst/reset_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  io_manager_inst/reset_down_reg/Q
                         net (fo=3, routed)           0.072     1.716    io_manager_inst/bdr/reset_down
    SLICE_X5Y143         LUT6 (Prop_lut6_I3_O)        0.099     1.815 r  io_manager_inst/bdr/debug_i_1/O
                         net (fo=1, routed)           0.000     1.815    io_manager_inst/bdr_n_11
    SLICE_X5Y143         FDSE                                         r  io_manager_inst/debug_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.033    io_manager_inst/clk_IBUF_BUFG
    SLICE_X5Y143         FDSE                                         r  io_manager_inst/debug_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y143         FDSE (Hold_fdse_C_D)         0.092     1.608    io_manager_inst/debug_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.265ns (78.465%)  route 0.073ns (21.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.515    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  io_manager_inst/bd0/buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  io_manager_inst/bd0/buffer_reg[12]/Q
                         net (fo=4, routed)           0.073     1.729    io_manager_inst/bd0/buffer_reg[12]
    SLICE_X0Y110         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.853 r  io_manager_inst/bd0/buffer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.853    io_manager_inst/bd0/buffer_reg[12]_i_1_n_14
    SLICE_X0Y110         FDRE                                         r  io_manager_inst/bd0/buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.869     2.034    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  io_manager_inst/bd0/buffer_reg[13]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    io_manager_inst/bd0/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.268ns (77.593%)  route 0.077ns (22.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  io_manager_inst/bd0/buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  io_manager_inst/bd0/buffer_reg[10]/Q
                         net (fo=4, routed)           0.077     1.735    io_manager_inst/bd0/buffer_reg[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.862 r  io_manager_inst/bd0/buffer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    io_manager_inst/bd0/buffer_reg[8]_i_1_n_12
    SLICE_X0Y109         FDRE                                         r  io_manager_inst/bd0/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.870     2.035    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  io_manager_inst/bd0/buffer_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    io_manager_inst/bd0/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.268ns (77.593%)  route 0.077ns (22.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  io_manager_inst/bd0/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  io_manager_inst/bd0/buffer_reg[2]/Q
                         net (fo=4, routed)           0.077     1.735    io_manager_inst/bd0/buffer_reg[2]
    SLICE_X0Y107         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.862 r  io_manager_inst/bd0/buffer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.862    io_manager_inst/bd0/buffer_reg[0]_i_2_n_12
    SLICE_X0Y107         FDRE                                         r  io_manager_inst/bd0/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.870     2.035    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  io_manager_inst/bd0/buffer_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    io_manager_inst/bd0/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.265ns (76.207%)  route 0.083ns (23.793%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  io_manager_inst/bd0/buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  io_manager_inst/bd0/buffer_reg[8]/Q
                         net (fo=4, routed)           0.083     1.740    io_manager_inst/bd0/buffer_reg[8]
    SLICE_X0Y109         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.864 r  io_manager_inst/bd0/buffer_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.864    io_manager_inst/bd0/buffer_reg[8]_i_1_n_14
    SLICE_X0Y109         FDRE                                         r  io_manager_inst/bd0/buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.870     2.035    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  io_manager_inst/bd0/buffer_reg[9]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    io_manager_inst/bd0/buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/btn_dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/button_last_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.207ns (54.615%)  route 0.172ns (45.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.513    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  io_manager_inst/bd0/btn_dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  io_manager_inst/bd0/btn_dbnc_reg/Q
                         net (fo=3, routed)           0.172     1.849    io_manager_inst/bd0/button_dbnc[0]
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.043     1.892 r  io_manager_inst/bd0/button_last[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    io_manager_inst/bd0_n_8
    SLICE_X2Y114         FDRE                                         r  io_manager_inst/button_last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     2.031    io_manager_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  io_manager_inst/button_last_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     1.644    io_manager_inst/button_last_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  io_manager_inst/reset_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  io_manager_inst/reset_cnt_reg[15]/Q
                         net (fo=1, routed)           0.105     1.763    io_manager_inst/reset_cnt_reg_n_8_[15]
    SLICE_X3Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  io_manager_inst/reset_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    io_manager_inst/reset_cnt_reg[12]_i_1_n_12
    SLICE_X3Y140         FDRE                                         r  io_manager_inst/reset_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.870     2.035    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  io_manager_inst/reset_cnt_reg[15]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.105     1.621    io_manager_inst/reset_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  io_manager_inst/reset_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  io_manager_inst/reset_cnt_reg[19]/Q
                         net (fo=1, routed)           0.105     1.763    io_manager_inst/reset_cnt_reg_n_8_[19]
    SLICE_X3Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  io_manager_inst/reset_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    io_manager_inst/reset_cnt_reg[16]_i_1_n_12
    SLICE_X3Y141         FDRE                                         r  io_manager_inst/reset_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.870     2.035    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  io_manager_inst/reset_cnt_reg[19]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.105     1.621    io_manager_inst/reset_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.516    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  io_manager_inst/reset_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  io_manager_inst/reset_cnt_reg[23]/Q
                         net (fo=1, routed)           0.105     1.763    io_manager_inst/reset_cnt_reg_n_8_[23]
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  io_manager_inst/reset_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    io_manager_inst/reset_cnt_reg[20]_i_1_n_12
    SLICE_X3Y142         FDRE                                         r  io_manager_inst/reset_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.870     2.035    io_manager_inst/clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  io_manager_inst/reset_cnt_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.105     1.621    io_manager_inst/reset_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    chip_inst/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    chip_inst/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    chip_inst/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    chip_inst/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    chip_inst/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    chip_inst/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    chip_inst/clk_div_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y118    chip_inst/clk_div_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y118    chip_inst/clk_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    chip_inst/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    chip_inst/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    chip_inst/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    chip_inst/clk_div_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    chip_inst/clk_div_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    io_manager_inst/bd0/btn_dbnc_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    io_manager_inst/button_last_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    io_manager_inst/button_up_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    io_manager_inst/reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    io_manager_inst/reset_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    io_manager_inst/bd0/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    io_manager_inst/bd0/buffer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    io_manager_inst/bd0/buffer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    io_manager_inst/bd0/buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    io_manager_inst/bd0/buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    io_manager_inst/bd0/buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    io_manager_inst/bd0/buffer_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    io_manager_inst/bd0/buffer_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    io_manager_inst/bd0/buffer_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    io_manager_inst/bd0/buffer_reg[7]/C



