Time resolution is 1 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 1595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1595205 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 1594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 1595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1595205 ps, Ref Event Time Stamp: 1594982 ps, Data Event Time Stamp: 1595205 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 2595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2595205 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 2595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2595205 ps, Ref Event Time Stamp: 2594982 ps, Data Event Time Stamp: 2595205 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 42595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 42595223 ps, Data Event Time Stamp: 42591643 ps, Ref Event Time Stamp: 42594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 42595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 42595223 ps, Ref Event Time Stamp: 42594982 ps, Data Event Time Stamp: 42595223 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 44595126 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 44595126 ps, Data Event Time Stamp: 44591546 ps, Ref Event Time Stamp: 44594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 44595126 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 44595126 ps, Ref Event Time Stamp: 44594982 ps, Data Event Time Stamp: 44595126 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 46595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 46595223 ps, Data Event Time Stamp: 46591643 ps, Ref Event Time Stamp: 46594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 46595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 46595223 ps, Ref Event Time Stamp: 46594982 ps, Data Event Time Stamp: 46595223 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 52595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 52595205 ps, Data Event Time Stamp: 1595205 ps, Ref Event Time Stamp: 52594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 52595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 52595205 ps, Ref Event Time Stamp: 52594982 ps, Data Event Time Stamp: 52595205 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 53595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 53595205 ps, Data Event Time Stamp: 2595205 ps, Ref Event Time Stamp: 53594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 53595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 53595205 ps, Ref Event Time Stamp: 53594982 ps, Data Event Time Stamp: 53595205 ps, Limit: 262 ps
Failure: Sim terminada
Time: 98100 ns  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 98100 ns : File "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 130
