--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
F:/Ise/iseconfig/filter.filter -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml
afifo_loopback.twx afifo_loopback.ncd -o afifo_loopback.twr afifo_loopback.pcf
-ucf afifo.ucf

Design file:              afifo_loopback.ncd
Physical constraint file: afifo_loopback.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U3_clkfx = PERIOD TIMEGRP "U3_clkfx" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2067 paths analyzed, 852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.410ns.
--------------------------------------------------------------------------------

Paths for end point afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (SLICE_X23Y44.AX), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.193 - 0.197)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.BQ      Tcko                  0.430   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X14Y45.B5      net (fanout=5)        1.633   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X14Y45.COUT    Topcyb                0.448   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet<3>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<1>1
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[3].gms.ms
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet<3>
    SLICE_X14Y46.BMUX    Tcinb                 0.239   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[5].gms.ms
    SLICE_X23Y44.B1      net (fanout=1)        1.373   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0
    SLICE_X23Y44.B       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
    SLICE_X23Y44.AX      net (fanout=1)        0.672   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X23Y44.CLK     Tdick                 0.114   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (1.490ns logic, 3.681ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.193 - 0.197)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X14Y45.A1      net (fanout=5)        1.577   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X14Y45.COUT    Topcya                0.472   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet<3>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<0>1
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[3].gms.ms
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet<3>
    SLICE_X14Y46.BMUX    Tcinb                 0.239   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[5].gms.ms
    SLICE_X23Y44.B1      net (fanout=1)        1.373   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0
    SLICE_X23Y44.B       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
    SLICE_X23Y44.AX      net (fanout=1)        0.672   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X23Y44.CLK     Tdick                 0.114   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.514ns logic, 3.625ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.193 - 0.197)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.CQ      Tcko                  0.430   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X14Y45.B3      net (fanout=5)        1.504   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X14Y45.COUT    Topcyb                0.448   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet<3>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<1>1
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[3].gms.ms
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet<3>
    SLICE_X14Y46.BMUX    Tcinb                 0.239   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[5].gms.ms
    SLICE_X23Y44.B1      net (fanout=1)        1.373   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0
    SLICE_X23Y44.B       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
    SLICE_X23Y44.AX      net (fanout=1)        0.672   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X23Y44.CLK     Tdick                 0.114   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (1.490ns logic, 3.552ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (SLICE_X18Y46.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/afifo_hls_i0/State_FSM_FFd2 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/afifo_hls_i0/State_FSM_FFd2 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.525   afifo_i/afifo_hls_i0/State_FSM_FFd3
                                                       afifo_i/afifo_hls_i0/State_FSM_FFd2
    SLICE_X20Y46.B2      net (fanout=12)       1.265   afifo_i/afifo_hls_i0/State_FSM_FFd2
    SLICE_X20Y46.B       Tilo                  0.254   afifo_i/outData_read
                                                       afifo_i/afifo_hls_i0/outData_V_data_V_read1
    SLICE_X23Y41.A5      net (fanout=10)       0.970   afifo_i/outData_read
    SLICE_X23Y41.A       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X18Y46.CE      net (fanout=5)        1.432   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X18Y46.CLK     Tceck                 0.314   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.352ns logic, 3.667ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.297 - 0.316)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.CQ      Tcko                  0.525   afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1
                                                       afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1
    SLICE_X20Y46.B4      net (fanout=13)       1.223   afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1
    SLICE_X20Y46.B       Tilo                  0.254   afifo_i/outData_read
                                                       afifo_i/afifo_hls_i0/outData_V_data_V_read1
    SLICE_X23Y41.A5      net (fanout=10)       0.970   afifo_i/outData_read
    SLICE_X23Y41.A       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X18Y46.CE      net (fanout=5)        1.432   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X18Y46.CLK     Tceck                 0.314   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (1.352ns logic, 3.625ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/afifo_hls_i0/State_FSM_FFd3 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/afifo_hls_i0/State_FSM_FFd3 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.525   afifo_i/afifo_hls_i0/State_FSM_FFd3
                                                       afifo_i/afifo_hls_i0/State_FSM_FFd3
    SLICE_X20Y46.B5      net (fanout=11)       1.158   afifo_i/afifo_hls_i0/State_FSM_FFd3
    SLICE_X20Y46.B       Tilo                  0.254   afifo_i/outData_read
                                                       afifo_i/afifo_hls_i0/outData_V_data_V_read1
    SLICE_X23Y41.A5      net (fanout=10)       0.970   afifo_i/outData_read
    SLICE_X23Y41.A       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X18Y46.CE      net (fanout=5)        1.432   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X18Y46.CLK     Tceck                 0.314   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (1.352ns logic, 3.560ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (SLICE_X18Y46.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/afifo_hls_i0/State_FSM_FFd2 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/afifo_hls_i0/State_FSM_FFd2 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.525   afifo_i/afifo_hls_i0/State_FSM_FFd3
                                                       afifo_i/afifo_hls_i0/State_FSM_FFd2
    SLICE_X20Y46.B2      net (fanout=12)       1.265   afifo_i/afifo_hls_i0/State_FSM_FFd2
    SLICE_X20Y46.B       Tilo                  0.254   afifo_i/outData_read
                                                       afifo_i/afifo_hls_i0/outData_V_data_V_read1
    SLICE_X23Y41.A5      net (fanout=10)       0.970   afifo_i/outData_read
    SLICE_X23Y41.A       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X18Y46.CE      net (fanout=5)        1.432   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X18Y46.CLK     Tceck                 0.291   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (1.329ns logic, 3.667ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.954ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.297 - 0.316)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.CQ      Tcko                  0.525   afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1
                                                       afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1
    SLICE_X20Y46.B4      net (fanout=13)       1.223   afifo_i/afifo_hls_i0/ap_CS_fsm_FSM_FFd1
    SLICE_X20Y46.B       Tilo                  0.254   afifo_i/outData_read
                                                       afifo_i/afifo_hls_i0/outData_V_data_V_read1
    SLICE_X23Y41.A5      net (fanout=10)       0.970   afifo_i/outData_read
    SLICE_X23Y41.A       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X18Y46.CE      net (fanout=5)        1.432   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X18Y46.CLK     Tceck                 0.291   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.954ns (1.329ns logic, 3.625ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               afifo_i/afifo_hls_i0/State_FSM_FFd3 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: afifo_i/afifo_hls_i0/State_FSM_FFd3 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.525   afifo_i/afifo_hls_i0/State_FSM_FFd3
                                                       afifo_i/afifo_hls_i0/State_FSM_FFd3
    SLICE_X20Y46.B5      net (fanout=11)       1.158   afifo_i/afifo_hls_i0/State_FSM_FFd3
    SLICE_X20Y46.B       Tilo                  0.254   afifo_i/outData_read
                                                       afifo_i/afifo_hls_i0/outData_V_data_V_read1
    SLICE_X23Y41.A5      net (fanout=10)       0.970   afifo_i/outData_read
    SLICE_X23Y41.A       Tilo                  0.259   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X18Y46.CE      net (fanout=5)        1.432   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X18Y46.CLK     Tceck                 0.291   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (1.329ns logic, 3.560ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U3_clkfx = PERIOD TIMEGRP "U3_clkfx" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.363 - 0.296)
  Source Clock:         clk_pll rising at 10.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.200   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB16_X1Y24.ADDRB9  net (fanout=5)        0.282   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB16_X1Y24.CLKB    Trckc_ADDRB (-Th)     0.066   afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       afifo_i/fifo_write/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.134ns logic, 0.282ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X18Y38.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_pll rising at 10.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.CQ      Tcko                  0.200   uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X18Y38.C5      net (fanout=1)        0.061   uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X18Y38.CLK     Tah         (-Th)    -0.121   uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X18Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_pll rising at 10.000ns
  Destination Clock:    clk_pll rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.BQ      Tcko                  0.200   uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X18Y38.B5      net (fanout=1)        0.071   uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X18Y38.CLK     Tah         (-Th)    -0.121   uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U3_clkfx = PERIOD TIMEGRP "U3_clkfx" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: clk_pll
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: clk_pll
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: uut0/data_byte_uut/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk_pll
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24         |    5.410|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2067 paths, 0 nets, and 964 connections

Design statistics:
   Minimum period:   5.410ns{1}   (Maximum frequency: 184.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 23 23:22:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



