* Z:\mnt\design.r\spice\examples\3731H.asc
V1 IN 0 6
M쬞1 IN N002 N004 N004 Si4866DY
M쬞2 N004 N008 0 0 Si4866DY
C1 N003 N004 .1
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N006 OUT .003
C2 N006 OUT 1000p
L1 N004 N006 1
R2 IN N001 10K
M쬞3 IN N009 N011 N011 Si4866DY
M쬞4 N011 N013 0 0 Si4866DY
C3 N010 N011 .1
D3 IN N010 1N5817
D4 0 N011 1N5817
R3 N012 OUT .003
C4 N012 OUT 1000p
L2 N011 N012 1
M쬞5 IN N018 N020 N020 Si4866DY
M쬞6 N020 N024 0 0 Si4866DY
C5 N019 N020 .1
D5 0 N020 1N5817
R4 N022 OUT .003
L3 N020 N022 1
D6 IN N019 1N5817
C6 N022 OUT 1000p
C7 OUT 0 480 Rser=.01
C8 N021 N023 100p
C9 N017 0 100p
C10 N015 0 680p
R5 N016 N015 5K
R6 N021 N023 7.5K
R7 0 N021 6.04K
XU1 MP_01 N007 N005 N014 OUT 0 N023 N021 0 N006 OUT N012 OUT OUT N022 N017 N016 MP_02 MP_03 MP_04 N019 N018 N020 N024 N013 0 N008 IN N011 N009 N010 N004 N002 N003 N001 LTC3731
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3731.sub
.backanno
.end
