Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd in Library work.
Entity <Tri_Level_Sync_Generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 168: Generating a Black Box for component <syncgenerator>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 187: Generating a Black Box for component <syncgenerator>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 206: Generating a Black Box for component <syncgenerator>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 225: Generating a Black Box for component <syncgenerator>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 244: Unconnected output port 'tp' of component 'freerunning_reference'.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 244: Generating a Black Box for component <freerunning_reference>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 252: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 258: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 264: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd line 270: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tri_level_sync_generator>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <ext2_out> is never assigned.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:0>> is assigned but never used.
    Found 2-bit addsub for signal <$n0013>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 2-bit addsub                      : 1
# Counters                         : 1
 3-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 2-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tri_level_sync_generator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                       8  out of   1920     0%  
 Number of Slice Flip Flops:             6  out of   3840     0%  
 Number of 4 input LUTs:                15  out of   3840     0%  
 Number of bonded IOBs:                 43  out of    141    30%  
 Number of GCLKs:                        5  out of      8    62%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.938ns (Maximum Frequency: 253.936MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.273ns
   Maximum combinational path delay: 5.199ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
tri_level_sync_generator.ucf -p xc3s200-pq208-5 tri_level_sync_generator.ngc
tri_level_sync_generator.ngd 

Reading NGO file
"f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/tri_level_sync_genera
tor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...
ERROR:NgdBuild:755 - Line 50 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p1<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 51 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p0<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 54 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p0<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 55 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p0<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 56 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p0<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 57 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p0<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 58 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p0<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext3_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 67 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext3_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 68 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext2_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 69 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext2_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 70 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext2_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 71 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext2_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 84 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext3_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 85 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext3_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 86 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext4_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 87 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext4_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 88 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext4_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 89 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'ext4_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 90 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<0>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 91 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<1>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 92 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<2>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 93 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<3>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 94 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<4>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 95 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<5>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 96 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<6>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 97 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'spare<7>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 110 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p1<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 111 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p1<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 112 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p1<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 113 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p1<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 114 in 'tri_level_sync_generator.ucf': Could not find
   net(s) 'p1<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "tri_level_sync_generator.ucf".

Writing NGDBUILD log file "tri_level_sync_generator.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/TRI_LEVEL_SYNC_GENERATOR/BEHAVIORAL is now defined in a different file: was f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Sync_Generator.vhd, now is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3011 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 97. End Identifier Tri_Level_Sync_Generator does not match declaration, Tri_Level_Genlock_Monitor.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 146. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Entity <f4m_genlock_regen> (Architecture <Behavioral>) compiled.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 146. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 146. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <Tri_Level_Genlock_Monitor> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 137: Unconnected output port 'genlock_ok' of component 'f4m_genlock_regen'.
ERROR:Xst:760 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 137: No default binding for component: <f4m_genlock_regen>. Port <genlock_ok_o> is not on the entity.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 137: Unconnected output port 'genlock_ok' of component 'f4m_genlock_regen'.
ERROR:Xst:760 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 137: No default binding for component: <f4m_genlock_regen>. Port <genlock_ok_o> is not on the entity.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 143. Undefined symbol 'genlock_ok_o'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 143. genlock_ok_o: Undefined symbol (last report in this block)
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 143. Undefined symbol 'genlock_ok_o'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 143. genlock_ok_o: Undefined symbol (last report in this block)
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 137: Unconnected output port 'genlock_ok' of component 'f4m_genlock_regen'.
ERROR:Xst:760 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 137: No default binding for component: <f4m_genlock_regen>. Port <genlock_ok_o> is not on the entity.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 138: Unconnected output port 'genlock_ok' of component 'f4m_genlock_regen'.
ERROR:Xst:760 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 138: No default binding for component: <f4m_genlock_regen>. Port <genlock_ok_o> is not on the entity.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <f4m_genlock_regen> (Architecture <behavioral>).
Entity <f4m_genlock_regen> analyzed. Unit <f4m_genlock_regen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f4m_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd.
    Found 1-bit register for signal <f4m_clean_o>.
    Found 1-bit register for signal <genlock_ok>.
    Found 24-bit subtractor for signal <$n0042> created at line 104.
    Found 1-bit register for signal <f4m_1_delayed>.
    Found 1-bit register for signal <f4m_2_delayed>.
    Found 24-bit register for signal <f4m_count>.
    Found 24-bit down counter for signal <f4m_delay_count>.
    Found 1-bit register for signal <f4m_pulse>.
    Found 1-bit register for signal <f4m_pulse_count>.
    Found 1-bit register for signal <f4m_pulse_delayed>.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_f4m_pulse>.
    Found 1-bit register for signal <lookat_f4m_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <f4m_genlock_regen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 24-bit subtractor                 : 1
# Counters                         : 2
 24-bit down counter               : 1
 4-bit down counter                : 1
# Registers                        : 12
 1-bit register                    : 11
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <f4m_genlock_regen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block f4m_genlock_regen, actual ratio is 3.
FlipFlop f4m_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                      64  out of   1920     3%  
 Number of Slice Flip Flops:            64  out of   3840     1%  
 Number of 4 input LUTs:               117  out of   3840     3%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.413ns (Maximum Frequency: 184.740MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <f4m_genlock_regen> (Architecture <behavioral>).
Entity <f4m_genlock_regen> analyzed. Unit <f4m_genlock_regen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f4m_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.vhd.
    Found 1-bit register for signal <f4m_clean_o>.
    Found 1-bit register for signal <genlock_ok>.
    Found 24-bit subtractor for signal <$n0042> created at line 104.
    Found 1-bit register for signal <f4m_1_delayed>.
    Found 1-bit register for signal <f4m_2_delayed>.
    Found 24-bit register for signal <f4m_count>.
    Found 24-bit down counter for signal <f4m_delay_count>.
    Found 1-bit register for signal <f4m_pulse>.
    Found 1-bit register for signal <f4m_pulse_count>.
    Found 1-bit register for signal <f4m_pulse_delayed>.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_f4m_pulse>.
    Found 1-bit register for signal <lookat_f4m_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <f4m_genlock_regen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 24-bit subtractor                 : 1
# Counters                         : 2
 24-bit down counter               : 1
 4-bit down counter                : 1
# Registers                        : 12
 1-bit register                    : 11
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <f4m_genlock_regen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block f4m_genlock_regen, actual ratio is 3.
FlipFlop f4m_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                      64  out of   1920     3%  
 Number of Slice Flip Flops:            64  out of   3840     1%  
 Number of 4 input LUTs:               117  out of   3840     3%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.413ns (Maximum Frequency: 184.740MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -i -p
xc3s200-pq208-5 f4m_genlock_regen.ngc f4m_genlock_regen.ngd 

Reading NGO file
"f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/f4m_genlock_regen.ngc
" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38268 kilobytes

Writing NGD file "f4m_genlock_regen.ngd" ...

Writing NGDBUILD log file "f4m_genlock_regen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          61 out of   3,840    1%
  Number of 4 input LUTs:             114 out of   3,840    2%
Logic Distribution:
  Number of occupied Slices:                           67 out of   1,920    3%
    Number of Slices containing only related logic:      67 out of      67  100%
    Number of Slices containing unrelated logic:          0 out of      67    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            116 out of   3,840    3%
  Number used as logic:                114
  Number used as a route-thru:           2
  Number of bonded IOBs:                5 out of     141    3%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  1,484
Additional JTAG gate count for IOBs:  240
Peak Memory Usage:  67 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "f4m_genlock_regen_map.mrp" for details.
Completed process "Map".

Mapping Module f4m_genlock_regen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o f4m_genlock_regen_map.ncd f4m_genlock_regen.ngd f4m_genlock_regen.pcf
Mapping Module f4m_genlock_regen: DONE



Started process "Place & Route".





Constraints file: f4m_genlock_regen.pcf

Loading device database for application Par from file
"f4m_genlock_regen_map.ncd".
   "f4m_genlock_regen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             5 out of 141     3%
      Number of LOCed External IOBs    0 out of 5       0%

   Number of Slices                   67 out of 1920    3%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989779) REAL time: 3 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
..
Phase 5.8 (Checksum:99325b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Writing design to file f4m_genlock_regen.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 436 unrouted;       REAL time: 5 secs 

Phase 2: 394 unrouted;       REAL time: 5 secs 

Phase 3: 139 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 6 secs 

Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       clk_i_BUFGP       |  BUFGMUX4| No   |   41 |  0.035     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  57 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file f4m_genlock_regen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jun 01 14:19:35 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module f4m_genlock_regen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 f4m_genlock_regen_map.ncd f4m_genlock_regen.ncd f4m_genlock_regen.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3324 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 147. IN mode Formal mreset_i of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. parse error, unexpected PORT
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:851 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 147. Formal err_holdtime of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 147. Formal sync_period of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 147. Formal sync_delay of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 155. parse error, unexpected GENERIC
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3324 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 147. IN mode Formal mreset_i of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. parse error, unexpected PORT
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting tri_level_sync_generator.lso
deleting tri_level_sync_generator.syr
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.sprj
deleting tri_level_sync_generator.ana
deleting tri_level_sync_generator.stx
deleting tri_level_sync_generator.cmd_log
deleting tri_level_sync_generator.ngc
deleting tri_level_sync_generator.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo
deleting tri_level_sync_generator.ngd
deleting tri_level_sync_generator_ngdbuild.nav
deleting tri_level_sync_generator.bld
deleting tri_level_sync_generator.ucf.untf
deleting tri_level_sync_generator.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting f4m_genlock_regen.lso
deleting f4m_genlock_regen.syr
deleting f4m_genlock_regen.prj
deleting f4m_genlock_regen.sprj
deleting f4m_genlock_regen.ana
deleting f4m_genlock_regen.stx
deleting f4m_genlock_regen.cmd_log
deleting f4m_genlock_regen.ngc
deleting f4m_genlock_regen.ngr
deleting f4m_genlock_regen.lso
deleting f4m_genlock_regen.syr
deleting f4m_genlock_regen.prj
deleting f4m_genlock_regen.sprj
deleting f4m_genlock_regen.ana
deleting f4m_genlock_regen.stx
deleting f4m_genlock_regen.cmd_log
deleting f4m_genlock_regen.ngc
deleting f4m_genlock_regen.ngr
deleting f4m_genlock_regen.lso
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo
deleting f4m_genlock_regen.ngd
deleting f4m_genlock_regen_ngdbuild.nav
deleting f4m_genlock_regen.bld
deleting .untf
deleting f4m_genlock_regen.cmd_log
deleting f4m_genlock_regen_map.ncd
deleting f4m_genlock_regen.ngm
deleting f4m_genlock_regen.pcf
deleting f4m_genlock_regen.nc1
deleting f4m_genlock_regen.mrp
deleting f4m_genlock_regen_map.mrp
deleting f4m_genlock_regen.mdf
deleting __projnav/map.log
deleting f4m_genlock_regen.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting f4m_genlock_regen.twr
deleting f4m_genlock_regen.twx
deleting f4m_genlock_regen.tsi
deleting f4m_genlock_regen.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting f4m_genlock_regen.ncd
deleting f4m_genlock_regen.par
deleting f4m_genlock_regen.pad
deleting f4m_genlock_regen_pad.txt
deleting f4m_genlock_regen_pad.csv
deleting f4m_genlock_regen.pad_txt
deleting f4m_genlock_regen.dly
deleting reportgen.log
deleting f4m_genlock_regen.xpi
deleting f4m_genlock_regen.grf
deleting f4m_genlock_regen.itr
deleting f4m_genlock_regen_last_par.ncd
deleting __projnav/par.log
deleting f4m_genlock_regen.placed_ncd_tracker
deleting f4m_genlock_regen.routed_ncd_tracker
deleting f4m_genlock_regen.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_genlock_monitor.lso
deleting tri_level_genlock_monitor.syr
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.sprj
deleting tri_level_genlock_monitor.ana
deleting tri_level_genlock_monitor.stx
deleting tri_level_genlock_monitor.cmd_log
deleting tri_level_sync_generator.prj
deleting tri_level_sync_generator.prj
deleting __projnav/tri_level_sync_generator.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting f4m_genlock_regen.prj
deleting f4m_genlock_regen.prj
deleting __projnav/f4m_genlock_regen.xst
deleting ./xst
deleting f4m_genlock_regen.prj
deleting f4m_genlock_regen.prj
deleting __projnav/f4m_genlock_regen.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting tri_level_genlock_monitor.prj
deleting tri_level_genlock_monitor.prj
deleting __projnav/tri_level_genlock_monitor.xst
deleting ./xst
deleting __projnav/Genlock_monitoring.gfl
deleting __projnav/Genlock_monitoring_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd Line 17. parse error, unexpected PORT, expecting SEMICOLON
WARNING:HDLParsers:3465 - Library as no units. Did not save reference file xst/work/hdllib.ref for it.
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <Behavioral>) compiled.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:164 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 132. parse error, unexpected PORT, expecting SEMICOLON
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <Tri_Level_Genlock_Monitor> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 147: Unconnected output port 'genlock_ok' of component 'sync_genlock_regen'.
ERROR:Xst:760 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 147: No default binding for component: <sync_genlock_regen>. Port <genlock_ok_o> is not on the entity.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 147: Unconnected output port 'genlock_ok' of component 'sync_genlock_regen'.
ERROR:Xst:760 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd line 147: No default binding for component: <sync_genlock_regen>. Port <genlock_ok_o> is not on the entity.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd Line 204. Undefined symbol 'genlock_ok'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd Line 208. genlock_ok: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 15
	sync_period = 5940000
	sync_delay = 2969995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sync_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 24-bit subtractor for signal <$n0042> created at line 109.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 24-bit register for signal <sync_count>.
    Found 24-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1306 - Output <tsg2_out> is never assigned.
WARNING:Xst:647 - Input <cs1> is never used.
WARNING:Xst:647 - Input <cs2> is never used.
WARNING:Xst:647 - Input <cs3> is never used.
WARNING:Xst:647 - Input <cs4> is never used.
WARNING:Xst:647 - Input <tsg4_lvl> is never used.
WARNING:Xst:1777 - Inout <led3> is never used or assigned.
WARNING:Xst:1306 - Output <ext1_out> is never assigned.
WARNING:Xst:1306 - Output <tsg3_out> is never assigned.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:647 - Input <tsg1_lvl> is never used.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <ext2_out> is never assigned.
WARNING:Xst:1306 - Output <clmp1> is never assigned.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <clmp2> is never assigned.
WARNING:Xst:1306 - Output <clmp3> is never assigned.
WARNING:Xst:1306 - Output <clmp4> is never assigned.
WARNING:Xst:1306 - Output <tsg4_out> is never assigned.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:647 - Input <tsg2_lvl> is never used.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <tsg1_out> is never assigned.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <f1484> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <tsg3_lvl> is never used.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 24-bit subtractor                 : 1
# Counters                         : 2
 24-bit down counter               : 1
 4-bit down counter                : 1
# Registers                        : 12
 1-bit register                    : 11
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 3.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                      64  out of   1920     3%  
 Number of Slice Flip Flops:            64  out of   3840     1%  
 Number of 4 input LUTs:               117  out of   3840     3%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.295ns (Maximum Frequency: 188.857MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 170. Undefined symbol 'f8g_genlock_ok'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 170. f8g_genlock_ok: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 172. Undefined symbol 'f8g_clean'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 172. f8g_clean: Undefined symbol (last report in this block)
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:1202 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 121. Redeclaration of symbol f4m_clean.
ERROR:HDLParsers:1202 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 122. Redeclaration of symbol f4m_genlock_ok.
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 172. Undefined symbol 'f8g_genlock_ok'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 172. f8g_genlock_ok: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 174. Undefined symbol 'f8g_clean'.
ERROR:HDLParsers:1209 - f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 174. f8g_clean: Undefined symbol (last report in this block)
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sync_genlock_regen0>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1306 - Output <tsg2_out> is never assigned.
WARNING:Xst:647 - Input <cs1> is never used.
WARNING:Xst:647 - Input <cs2> is never used.
WARNING:Xst:647 - Input <cs3> is never used.
WARNING:Xst:647 - Input <cs4> is never used.
WARNING:Xst:647 - Input <tsg4_lvl> is never used.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <ext1_out> is never assigned.
WARNING:Xst:1306 - Output <tsg3_out> is never assigned.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:647 - Input <tsg1_lvl> is never used.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <ext2_out> is never assigned.
WARNING:Xst:1306 - Output <clmp1> is never assigned.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <clmp2> is never assigned.
WARNING:Xst:1306 - Output <clmp3> is never assigned.
WARNING:Xst:1306 - Output <clmp4> is never assigned.
WARNING:Xst:1306 - Output <tsg4_out> is never assigned.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:647 - Input <tsg2_lvl> is never used.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <tsg1_out> is never assigned.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <tsg3_lvl> is never used.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 4
 26-bit down counter               : 2
 4-bit down counter                : 2
# Registers                        : 24
 1-bit register                    : 22
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 7.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               250  out of   3840     6%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sync_genlock_regen0>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1306 - Output <tsg2_out> is never assigned.
WARNING:Xst:647 - Input <cs1> is never used.
WARNING:Xst:647 - Input <cs2> is never used.
WARNING:Xst:647 - Input <cs3> is never used.
WARNING:Xst:647 - Input <cs4> is never used.
WARNING:Xst:647 - Input <tsg4_lvl> is never used.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <ext1_out> is never assigned.
WARNING:Xst:1306 - Output <tsg3_out> is never assigned.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:647 - Input <tsg1_lvl> is never used.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <ext2_out> is never assigned.
WARNING:Xst:1306 - Output <clmp1> is never assigned.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:1306 - Output <clmp2> is never assigned.
WARNING:Xst:1306 - Output <clmp3> is never assigned.
WARNING:Xst:1306 - Output <clmp4> is never assigned.
WARNING:Xst:1306 - Output <tsg4_out> is never assigned.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:647 - Input <tsg2_lvl> is never used.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <tsg1_out> is never assigned.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <tsg3_lvl> is never used.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 4
 26-bit down counter               : 2
 4-bit down counter                : 2
# Registers                        : 24
 1-bit register                    : 22
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 7.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               250  out of   3840     6%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...
ERROR:NgdBuild:755 - Line 18 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg1_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 21 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg2_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 22 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg1_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 23 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg4_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 24 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg4_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 25 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg4_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 26 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg4_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 27 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg3_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 28 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg3_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 29 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg2_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 30 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg3_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 31 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg2_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 32 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg2_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 33 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg1_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 34 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg1_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 35 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg3_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 38 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg2_lvl' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg1_lvl' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg4_lvl' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'tsg3_lvl' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'clmp1' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'clmp2' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'clmp3' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'clmp4' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 49 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'cs4' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 50 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p1<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 51 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p0<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 52 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'cs3' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 53 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'sck' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 54 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p0<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 55 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p0<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 56 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p0<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 57 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p0<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 58 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p0<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 59 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'mosi' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 61 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'cs2' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 62 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'cs1' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext3_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 67 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext3_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 68 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext2_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 69 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext2_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 70 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext2_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 71 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext2_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 72 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext1_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 73 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext1_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 74 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext1_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 75 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext1_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 84 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext3_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 85 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext3_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 86 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext4_out<3>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 87 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext4_out<2>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 88 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext4_out<1>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 89 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'ext4_out<0>' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 90 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<0>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 91 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<1>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 92 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<2>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 93 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<3>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 94 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<4>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 95 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<5>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 96 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<6>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 97 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'spare<7>' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 109 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'res2' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 110 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p1<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 111 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p1<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 112 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p1<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 113 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p1<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 114 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'p1<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 117 in 'Tri_level_Genlock_Monitor.ucf': Could not find
   net(s) 'res1' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "Tri_level_Genlock_Monitor.ucf".

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sync_genlock_regen0>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 4
 26-bit down counter               : 2
 4-bit down counter                : 2
# Registers                        : 24
 1-bit register                    : 22
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 7.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               250  out of   3840     6%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         134 out of   3,840    3%
  Number of 4 input LUTs:             245 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          146 out of   1,920    7%
    Number of Slices containing only related logic:     146 out of     146  100%
    Number of Slices containing unrelated logic:          0 out of     146    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            249 out of   3,840    6%
  Number used as logic:                245
  Number used as a route-thru:           4
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  3,198
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  146 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989891) REAL time: 3 secs 

.
Phase 3.8
..................
Phase 3.8 (Checksum:9a5942) REAL time: 3 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 3 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 960 unrouted;       REAL time: 4 secs 

Phase 2: 865 unrouted;       REAL time: 4 secs 

Phase 3: 316 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   43 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  59 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jun 01 16:30:46 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sync_genlock_regen0>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 4
 26-bit down counter               : 2
 4-bit down counter                : 2
# Registers                        : 24
 1-bit register                    : 22
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 7.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:           138  out of   3840     3%  
 Number of 4 input LUTs:               250  out of   3840     6%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"f:/pt8611/xilinx/fpga_version/v5_debug/genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         134 out of   3,840    3%
  Number of 4 input LUTs:             245 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          146 out of   1,920    7%
    Number of Slices containing only related logic:     146 out of     146  100%
    Number of Slices containing unrelated logic:          0 out of     146    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            249 out of   3,840    6%
  Number used as logic:                245
  Number used as a route-thru:           4
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  3,198
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  146 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:989891) REAL time: 3 secs 

.
Phase 3.8
..................
..
Phase 3.8 (Checksum:9d31ca) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 7 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 960 unrouted;       REAL time: 7 secs 

Phase 2: 865 unrouted;       REAL time: 8 secs 

Phase 3: 285 unrouted;       REAL time: 8 secs 

Phase 4: 285 unrouted; (8247)      REAL time: 8 secs 

Phase 5: 307 unrouted; (1232)      REAL time: 8 secs 

Phase 6: 309 unrouted; (1232)      REAL time: 9 secs 

Phase 7: 0 unrouted; (1530)      REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   43 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 1530

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.995ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.323ns    | 5    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  71 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 9 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jun 01 16:35:35 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 25. parse error, unexpected INTEGER_LITERAL, expecting error or IDENTIFIER
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 39. parse error, unexpected INTEGER_LITERAL
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 23. parse error, unexpected INTEGER_LITERAL, expecting error or IDENTIFIER
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 37. parse error, unexpected INTEGER_LITERAL
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 59. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 63. genlock_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 80. Undefined symbol 'genmon_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 84. genmon_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. genlock_reset_o: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 59. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 63. genlock_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 80. Undefined symbol 'genmon_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 84. genmon_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. genlock_reset_o: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 59. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 63. genlock_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 80. Undefined symbol 'genmon_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 84. genmon_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. genlock_reset_o: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 80. Undefined symbol 'genmon_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 84. genmon_reset_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. Undefined symbol 'genlock_reset_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. genlock_reset_o: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:1401 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 86. Object reset_genlock_o of mode OUT can not be read.
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
ERROR:HDLParsers:1202 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 27. Redeclaration of symbol reset_genlock_o.
ERROR:HDLParsers:1401 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd Line 87. Object reset_genlock_o of mode OUT can not be read.
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 113. Undefined symbol 'reset_genlock'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 113. reset_genlock: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 110. Formal port sync_dela does not exist in Component 'sync_genlock_regen'.
ERROR:HDLParsers:851 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 121. Formal mreset_i of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 141. Undefined symbol 'reset_genmon'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 141. reset_genmon: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 148. Undefined symbol 'mreset_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 148. mreset_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 148. Undefined symbol 'clk_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 148. clk_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 152. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 152. genmon_reset: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 148. No sensitivity list and no wait in the process
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:850 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 113. Formal port sync_dela does not exist in Component 'sync_genlock_regen'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 144. Undefined symbol 'reset_genmon'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 144. reset_genmon: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 142. Formal port reset_genlock_o does not exist in Component 'reset_sequencer'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. Undefined symbol 'mreset_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. mreset_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. Undefined symbol 'clk_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. clk_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 155. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 155. genmon_reset: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. No sensitivity list and no wait in the process
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 144. Undefined symbol 'reset_genmon'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 144. reset_genmon: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 142. Formal port reset_genlock_o does not exist in Component 'reset_sequencer'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. Undefined symbol 'mreset_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. mreset_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. Undefined symbol 'clk_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. clk_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 155. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 155. genmon_reset: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 151. No sensitivity list and no wait in the process
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:850 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 144. Formal port reset_genlock_o does not exist in Component 'reset_sequencer'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. Undefined symbol 'mreset_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. mreset_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. Undefined symbol 'clk_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. clk_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. genmon_reset: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. No sensitivity list and no wait in the process
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. Undefined symbol 'mreset_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. mreset_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. Undefined symbol 'clk_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. clk_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. genmon_reset: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. No sensitivity list and no wait in the process
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. Undefined symbol 'clk_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 153. clk_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 154. Undefined symbol 'mreset_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 154. mreset_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. genmon_reset: Undefined symbol (last report in this block)
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. Undefined symbol 'genmon_reset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. genmon_reset: Undefined symbol (last report in this block)
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:808 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 157. and can not have such operands in this context.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <reset_genmon_delay_count> in unit <reset_sequencer> never changes during circuit operation. The register is replaced by logic.
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <reset_genmon_o> in unit <reset_sequencer> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 28
 1-bit register                    : 26
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

ERROR:Xst:528 - Multi-source in Unit <reset_sequencer> on signal <reset_delay_count<3>>
Sources are: 
   Output signal of FDE instance <reset_delay_count_ren_3>
   Output signal of FDPE instance <reset_delay_count_3>

ERROR:Xst:528 - Multi-source in Unit <reset_sequencer> on signal <reset_delay_count<1>>
Sources are: 
   Output signal of FDE instance <reset_delay_count_ren_1>
   Output signal of FDPE instance <reset_delay_count_1>

ERROR:Xst:528 - Multi-source in Unit <reset_sequencer> on signal <reset_delay_count<0>>
Sources are: 
   Output signal of FDE instance <reset_delay_count_ren_0>
   Output signal of FDPE instance <reset_delay_count_0>

ERROR:Xst:528 - Multi-source in Unit <reset_sequencer> on signal <reset_delay_count<4>>
Sources are: 
   Output signal of FDE instance <reset_delay_count_ren_4>
   Output signal of FDPE instance <reset_delay_count_4>

ERROR:Xst:528 - Multi-source in Unit <reset_sequencer> on signal <reset_delay_count<5>>
Sources are: 
   Output signal of FDE instance <reset_delay_count_ren_5>
   Output signal of FDPE instance <reset_delay_count_5>

ERROR:Xst:528 - Multi-source in Unit <reset_sequencer> on signal <reset_delay_count<2>>
Sources are: 
   Output signal of FDE instance <reset_delay_count_ren_2>
   Output signal of FDPE instance <reset_delay_count_2>
ERROR:Xst:415 - Synthesis failed
CPU : 5.25 / 6.31 s | Elapsed : 5.00 / 6.00 s
 
--> 

Total memory usage is 60800 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit subtractor for signal <$n0010> created at line 89.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit register for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit subtractor                 : 2
 6-bit subtractor                  : 1
# Counters                         : 6
 26-bit down counter               : 2
 6-bit down counter                : 1
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 30
 1-bit register                    : 27
 26-bit register                   : 2
 6-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     183  out of   1920     9%  
 Number of Slice Flip Flops:           180  out of   3840     4%  
 Number of 4 input LUTs:               331  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 111   |
f1484                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         177 out of   3,840    4%
  Number of 4 input LUTs:             322 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          191 out of   1,920    9%
    Number of Slices containing only related logic:     191 out of     191  100%
    Number of Slices containing unrelated logic:          0 out of     191    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            329 out of   3,840    8%
  Number used as logic:                322
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     3
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,209
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  191 out of 1920    9%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899a9) REAL time: 0 secs 

.
Phase 3.8
......................
..
...................................................
..
..
....................
..
Phase 3.8 (Checksum:9bb257) REAL time: 7 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 8 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 7 secs 


Phase 1: 1183 unrouted;       REAL time: 8 secs 

Phase 2: 1060 unrouted;       REAL time: 9 secs 

Phase 3: 317 unrouted;       REAL time: 9 secs 

Phase 4: 317 unrouted; (1487)      REAL time: 9 secs 

Phase 5: 323 unrouted; (1)      REAL time: 9 secs 

Phase 6: 323 unrouted; (1)      REAL time: 9 secs 

Phase 7: 0 unrouted; (24)      REAL time: 9 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   67 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 24

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.990ns    | 1    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.024ns    | 14   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 14 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 02 14:44:56 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 168. parse error, unexpected END, expecting SEMICOLON
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
INFO:Xst:1304 - Contents of register <led3> in unit <tri_level_genlock_monitor> never changes during circuit operation. The register is replaced by logic.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit subtractor for signal <$n0010> created at line 89.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit register for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit subtractor                 : 2
 6-bit subtractor                  : 1
# Counters                         : 6
 26-bit down counter               : 2
 6-bit down counter                : 1
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 29
 1-bit register                    : 26
 26-bit register                   : 2
 6-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

ERROR:Xst:528 - Multi-source in Unit <tri_level_genlock_monitor> on signal <led3>
Sources are: 
   Output signal of FDC instance <reset_sequencer_1_reset_genmon_o>
   Signal <led3> in Unit <tri_level_genlock_monitor> is assigned to VCC
ERROR:Xst:415 - Synthesis failed
CPU : 3.91 / 5.04 s | Elapsed : 4.00 / 5.00 s
 
--> 

Total memory usage is 60800 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit subtractor for signal <$n0010> created at line 89.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit register for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit subtractor                 : 2
 6-bit subtractor                  : 1
# Counters                         : 6
 26-bit down counter               : 2
 6-bit down counter                : 1
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 29
 1-bit register                    : 26
 26-bit register                   : 2
 6-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           179  out of   3840     4%  
 Number of 4 input LUTs:               330  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 5.825ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         176 out of   3,840    4%
  Number of 4 input LUTs:             321 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          191 out of   1,920    9%
    Number of Slices containing only related logic:     191 out of     191  100%
    Number of Slices containing unrelated logic:          0 out of     191    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            328 out of   3,840    8%
  Number used as logic:                321
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     3
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,195
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  191 out of 1920    9%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899a9) REAL time: 0 secs 

.
Phase 3.8
..........................
..
...................................
..
..
Phase 3.8 (Checksum:9e8f35) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1177 unrouted;       REAL time: 5 secs 

Phase 2: 1056 unrouted;       REAL time: 6 secs 

Phase 3: 300 unrouted;       REAL time: 6 secs 

Phase 4: 300 unrouted; (7080)      REAL time: 6 secs 

Phase 5: 314 unrouted; (0)      REAL time: 6 secs 

Phase 6: 317 unrouted; (0)      REAL time: 7 secs 

Phase 7: 0 unrouted; (246)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   66 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 246

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.934ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.114ns    | 13   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 02 14:50:32 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit subtractor for signal <$n0010> created at line 89.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit register for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 26-bit subtractor                 : 2
 6-bit subtractor                  : 1
# Counters                         : 6
 26-bit down counter               : 2
 6-bit down counter                : 1
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 29
 1-bit register                    : 26
 26-bit register                   : 2
 6-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           179  out of   3840     4%  
 Number of 4 input LUTs:               330  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 5.825ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         176 out of   3,840    4%
  Number of 4 input LUTs:             321 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          191 out of   1,920    9%
    Number of Slices containing only related logic:     191 out of     191  100%
    Number of Slices containing unrelated logic:          0 out of     191    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            328 out of   3,840    8%
  Number used as logic:                321
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     3
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,195
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  191 out of 1920    9%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899a9) REAL time: 2 secs 

.
Phase 3.8
..........................
..
...................................
..
..
Phase 3.8 (Checksum:9e8f35) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1177 unrouted;       REAL time: 9 secs 

Phase 2: 1056 unrouted;       REAL time: 10 secs 

Phase 3: 300 unrouted;       REAL time: 10 secs 

Phase 4: 300 unrouted; (7080)      REAL time: 10 secs 

Phase 5: 314 unrouted; (0)      REAL time: 10 secs 

Phase 6: 317 unrouted; (0)      REAL time: 10 secs 

Phase 7: 0 unrouted; (246)      REAL time: 10 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   66 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 246

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.934ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.114ns    | 13   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 02 14:55:56 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 28
 1-bit register                    : 26
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           179  out of   3840     4%  
 Number of 4 input LUTs:               330  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 69    |
f1485                              | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 5.825ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         176 out of   3,840    4%
  Number of 4 input LUTs:             321 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          191 out of   1,920    9%
    Number of Slices containing only related logic:     191 out of     191  100%
    Number of Slices containing unrelated logic:          0 out of     191    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            328 out of   3,840    8%
  Number used as logic:                321
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     3
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,195
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  191 out of 1920    9%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899a9) REAL time: 2 secs 

.
Phase 3.8
...........................
..
..........................................................................
..
..
...........................................
....................
Phase 3.8 (Checksum:9f01ef) REAL time: 8 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 9 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 11 secs 
Total CPU time to Placer completion: 7 secs 


Phase 1: 1177 unrouted;       REAL time: 12 secs 

Phase 2: 1056 unrouted;       REAL time: 12 secs 

Phase 3: 313 unrouted;       REAL time: 13 secs 

Phase 4: 313 unrouted; (3840)      REAL time: 13 secs 

Phase 5: 354 unrouted; (110)      REAL time: 13 secs 

Phase 6: 352 unrouted; (0)      REAL time: 13 secs 

Phase 7: 0 unrouted; (0)      REAL time: 13 secs 

Total REAL time to Router completion: 13 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   66 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.901ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.966ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 02 15:04:57 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 8
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	err_holdtime = 3
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0042> created at line 105.
    Found 4-bit down counter for signal <genlock_error_count>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse_outside_window>.
    Found 1-bit register for signal <one_pulse_in_window>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_count>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 4-bit down counter                : 2
 25-bit down counter               : 1
# Registers                        : 29
 1-bit register                    : 27
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_lookat_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse_delayed has been replicated 1 time(s)
FlipFlop reset_sequencer_1_reset_genmon_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     183  out of   1920     9%  
 Number of Slice Flip Flops:           181  out of   3840     4%  
 Number of 4 input LUTs:               331  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 112   |
f1484                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         177 out of   3,840    4%
  Number of 4 input LUTs:             322 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          192 out of   1,920   10%
    Number of Slices containing only related logic:     192 out of     192  100%
    Number of Slices containing unrelated logic:          0 out of     192    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            329 out of   3,840    8%
  Number used as logic:                322
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,217
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  192 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899af) REAL time: 2 secs 

.
Phase 3.8
...........
..
......................................
..
..
................................
Phase 3.8 (Checksum:9c9b4f) REAL time: 6 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 7 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 6 secs 


Phase 1: 1188 unrouted;       REAL time: 10 secs 

Phase 2: 1063 unrouted;       REAL time: 10 secs 

Phase 3: 343 unrouted;       REAL time: 11 secs 

Phase 4: 343 unrouted; (383)      REAL time: 11 secs 

Phase 5: 342 unrouted; (0)      REAL time: 11 secs 

Phase 6: 342 unrouted; (0)      REAL time: 11 secs 

Phase 7: 0 unrouted; (27)      REAL time: 11 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 7 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   68 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   43 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 27

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.901ns    | 5    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.027ns    | 14   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 20 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 02 15:15:18 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 28. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 29. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 30. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 31. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 32. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 33. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 34. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 36. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 37. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 38. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 39. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 41. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 42. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 43. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 45. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 46. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 56. Undefined symbol 'sync_1_delayed'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 57. Undefined symbol 'sync_2_delayed'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 58. Undefined symbol 'sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 60. sync_2_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 60. sync_1_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 61. sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 77. Undefined symbol 'sync_delay_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 78. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 80. sync_delay_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 81. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 85. Undefined symbol 'sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 85. sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 101. Undefined symbol 'sync_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 102. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 104. sync_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 106. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. genlock_error_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 126. Undefined symbol 'sync_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 126. sync_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 140. Undefined symbol 'window_start'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 141. Undefined symbol 'window_end'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 142. Undefined symbol 'lookat_sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. lookat_sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 146. window_start: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 151. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 164. Undefined symbol 'illegal_pulse_temp'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 165. Undefined symbol 'illegal_pulse'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 167. Undefined symbol 'window_start'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 167. window_start: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 168. illegal_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 168. illegal_pulse_temp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 169. Undefined symbol 'window_end'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 169. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 185. Undefined symbol 'no_pulse_temp'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 186. Undefined symbol 'no_pulse'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 188. Undefined symbol 'window_end'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 188. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 189. no_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 189. no_pulse_temp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 192. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 192. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 206. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 208. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 208. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. Undefined symbol 'no_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. no_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. Undefined symbol 'illegal_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. illegal_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 210. genlock_error_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 230. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 230. genlock_error_count: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 28. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 29. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 30. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 31. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 32. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 33. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 34. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 36. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 37. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 38. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 39. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 41. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 42. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 43. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 45. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 46. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 56. Undefined symbol 'sync_1_delayed'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 57. Undefined symbol 'sync_2_delayed'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 58. Undefined symbol 'sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 60. sync_2_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 60. sync_1_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 61. sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 77. Undefined symbol 'sync_delay_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 78. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 80. sync_delay_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 81. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 85. Undefined symbol 'sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 85. sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 101. Undefined symbol 'sync_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 102. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 104. sync_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 106. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. genlock_error_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 126. Undefined symbol 'sync_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 126. sync_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 140. Undefined symbol 'window_start'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 141. Undefined symbol 'window_end'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 142. Undefined symbol 'lookat_sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. lookat_sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 146. window_start: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 151. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 164. Undefined symbol 'illegal_pulse_temp'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 165. Undefined symbol 'illegal_pulse'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 167. Undefined symbol 'window_start'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 167. window_start: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 168. illegal_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 168. illegal_pulse_temp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 169. Undefined symbol 'window_end'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 169. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 185. Undefined symbol 'no_pulse_temp'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 186. Undefined symbol 'no_pulse'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 188. Undefined symbol 'window_end'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 188. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 189. no_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 189. no_pulse_temp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 192. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 192. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 206. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 208. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 208. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. Undefined symbol 'no_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. no_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. Undefined symbol 'illegal_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. illegal_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 210. genlock_error_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 230. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 230. genlock_error_count: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 35. parse error, unexpected COLON
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 40. parse error, unexpected COLON
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0036> created at line 110.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0036> created at line 110.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 35
 1-bit register                    : 33
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop reset_sequencer_1_reset_genmon_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     184  out of   1920     9%  
 Number of Slice Flip Flops:           181  out of   3840     4%  
 Number of 4 input LUTs:               334  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 112   |
f1484                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:1202 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 243. Redeclaration of symbol genlock_ok_generation.
--> 

Total memory usage is 47488 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:1202 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 173. Redeclaration of symbol genlock_monitor.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     187  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 113   |
f1484                              | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          200 out of   1,920   10%
    Number of Slices containing only related logic:     200 out of     200  100%
    Number of Slices containing unrelated logic:          0 out of     200    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  200 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899df) REAL time: 2 secs 

.
Phase 3.8
.................
..
...............................
.
.
Phase 3.8 (Checksum:9c1c02) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1167 unrouted;       REAL time: 9 secs 

Phase 2: 1038 unrouted;       REAL time: 10 secs 

Phase 3: 283 unrouted;       REAL time: 10 secs 

Phase 4: 283 unrouted; (132)      REAL time: 10 secs 

Phase 5: 284 unrouted; (42)      REAL time: 10 secs 

Phase 6: 286 unrouted; (0)      REAL time: 11 secs 

Phase 7: 0 unrouted; (0)      REAL time: 11 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   46 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.963ns    | 5    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.822ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jun 03 10:00:38 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     187  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 113   |
f1484                              | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          200 out of   1,920   10%
    Number of Slices containing only related logic:     200 out of     200  100%
    Number of Slices containing unrelated logic:          0 out of     200    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  200 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899df) REAL time: 2 secs 

.
Phase 3.8
.................
..
...............................
.
.
Phase 3.8 (Checksum:9c1c02) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1167 unrouted;       REAL time: 9 secs 

Phase 2: 1038 unrouted;       REAL time: 10 secs 

Phase 3: 283 unrouted;       REAL time: 10 secs 

Phase 4: 283 unrouted; (132)      REAL time: 10 secs 

Phase 5: 284 unrouted; (42)      REAL time: 10 secs 

Phase 6: 286 unrouted; (0)      REAL time: 10 secs 

Phase 7: 0 unrouted; (0)      REAL time: 11 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   46 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.963ns    | 5    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.822ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jun 03 10:08:52 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Architecture behavioral of Entity tri_level_genlock_monitor is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     187  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 113   |
f1484                              | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 111.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     187  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 113   |
f1484                              | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          200 out of   1,920   10%
    Number of Slices containing only related logic:     200 out of     200  100%
    Number of Slices containing unrelated logic:          0 out of     200    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  200 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899df) REAL time: 0 secs 

.
Phase 3.8
.......................
..
............................
.
..
Phase 3.8 (Checksum:9cb952) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1165 unrouted;       REAL time: 5 secs 

Phase 2: 1036 unrouted;       REAL time: 6 secs 

Phase 3: 291 unrouted;       REAL time: 6 secs 

Phase 4: 291 unrouted; (0)      REAL time: 6 secs 

Phase 5: 291 unrouted; (0)      REAL time: 6 secs 

Phase 6: 291 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   46 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.942ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.874ns    | 11   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 6 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jun 03 10:33:21 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 113.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 113.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 113   |
f1484                              | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.163ns (Maximum Frequency: 162.259MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             323 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          199 out of   1,920   10%
    Number of Slices containing only related logic:     199 out of     199  100%
    Number of Slices containing unrelated logic:          0 out of     199    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            330 out of   3,840    8%
  Number used as logic:                323
  Number used as a route-thru:           7
  Number of bonded IOBs:                8 out of     141    5%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,245
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             8 out of 141     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of Slices                  199 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899d9) REAL time: 0 secs 

.
Phase 3.8
...................................
..
..........................
..
..
...................
Phase 3.8 (Checksum:9db762) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1128 unrouted;       REAL time: 6 secs 

Phase 2: 999 unrouted;       REAL time: 7 secs 

Phase 3: 289 unrouted;       REAL time: 7 secs 

Phase 4: 289 unrouted; (10631)      REAL time: 7 secs 

Phase 5: 300 unrouted; (738)      REAL time: 7 secs 

Phase 6: 298 unrouted; (632)      REAL time: 7 secs 

Phase 7: 0 unrouted; (993)      REAL time: 7 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 7 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   45 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 993

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 5.975ns    | 6    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.217ns    | 2    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 7 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jun 06 13:17:31 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 47. Undefined symbol 'ext30'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 47. ext30: Undefined symbol (last report in this block)
ERROR:HDLParsers:507 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 45. std_logic is not a correct resolution function name
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 47. parse error, unexpected COLON, expecting SEMICOLON or CLOSEPAR
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 47. Undefined symbol 'ext30_o'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 47. ext30_o: Undefined symbol (last report in this block)
ERROR:HDLParsers:507 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 45. std_logic is not a correct resolution function name
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd Line 47. parse error, unexpected COLON, expecting SEMICOLON or CLOSEPAR
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd in Library work.
Entity <tri_level_genlock_monitor> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_genlock_monitor> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_genlock_monitor> analyzed. Unit <tri_level_genlock_monitor> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_genlock_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_level_Genlock_Monitor.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_genlock_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_genlock_monitor> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_genlock_monitor>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_genlock_monitor, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485                              | BUFGP                  | 113   |
f1484                              | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.163ns (Maximum Frequency: 162.259MHz)
   Minimum input arrival time before clock: 2.668ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Genlock_Monitor.ucf -p xc3s200-pq208-5 tri_level_genlock_monitor.ngc
tri_level_genlock_monitor.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_genlock_mon
itor.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Genlock_Monitor.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_genlock_monitor.ngd" ...

Writing NGDBUILD log file "tri_level_genlock_monitor.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             323 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          199 out of   1,920   10%
    Number of Slices containing only related logic:     199 out of     199  100%
    Number of Slices containing unrelated logic:          0 out of     199    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            330 out of   3,840    8%
  Number used as logic:                323
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,245
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_genlock_monitor_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_genlock_monitor . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ngd tri_level_genlock_monitor.pcf
Mapping Module tri_level_genlock_monitor: DONE



Started process "Place & Route".





Constraints file: tri_level_genlock_monitor.pcf

Loading device database for application Par from file
"tri_level_genlock_monitor_map.ncd".
   "tri_level_genlock_monitor" is an NCD, version 2.38, device xc3s200, package
pq208, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  199 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899f1) REAL time: 2 secs 

.
Phase 3.8
............
.
...................
.
.
Phase 3.8 (Checksum:9d9bcf) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_genlock_monitor.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1132 unrouted;       REAL time: 5 secs 

Phase 2: 1003 unrouted;       REAL time: 6 secs 

Phase 3: 221 unrouted;       REAL time: 6 secs 

Phase 4: 221 unrouted; (1256)      REAL time: 6 secs 

Phase 5: 237 unrouted; (117)      REAL time: 6 secs 

Phase 6: 239 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (1974)      REAL time: 7 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1485_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |   45 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 1974

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
* NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.305ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS    | 6.000ns    | 6.084ns    | 6    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


2 constraints not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 9 errors found.

Writing design to file tri_level_genlock_monitor.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jun 06 14:28:01 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_genlock_monitor . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_genlock_monitor_map.ncd tri_level_genlock_monitor.ncd tri_level_genlock_monitor.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <Tri_Level_Module> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 20
	sync_delay = 5
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.130ns (Maximum Frequency: 194.932MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...
ERROR:NgdBuild:755 - Line 3 in 'Tri_level_Module.ucf': Could not find net(s)
   'f1484' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'Tri_level_Module.ucf': Could not find net(s)
   'f1485' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'Tri_level_Module.ucf': Could not find net(s)
   'mreset' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'Tri_level_Module.ucf': Could not find net(s)
   'f4m' in the design.  To suppress this error specify the correct net name or
   remove the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'Tri_level_Module.ucf': Could not find net(s)
   'f8g' in the design.  To suppress this error specify the correct net name or
   remove the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'Tri_level_Module.ucf': Could not find net(s)
   'led1' in the design.  To suppress this error specify the correct net name or
   remove the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'Tri_level_Module.ucf': Could not find net(s)
   'led2' in the design.  To suppress this error specify the correct net name or
   remove the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'Tri_level_Module.ucf': Could not find net(s)
   'led3' in the design.  To suppress this error specify the correct net name or
   remove the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - Line 20 in 'Tri_level_Module.ucf': Could not find net(s)
   'f1484' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 21 in 'Tri_level_Module.ucf': Could not find net(s)
   'f1485' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "Tri_level_Module.ucf".

Writing NGDBUILD log file "tri_level_module.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          198 out of   1,920   10%
    Number of Slices containing only related logic:     198 out of     198  100%
    Number of Slices containing unrelated logic:          0 out of     198    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  198 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899eb) REAL time: 0 secs 

.
Phase 3.8
.................
.
.............................
.
.
Phase 3.8 (Checksum:9ccbc7) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1230 unrouted;       REAL time: 5 secs 

Phase 2: 1102 unrouted;       REAL time: 6 secs 

Phase 3: 356 unrouted;       REAL time: 6 secs 

Phase 4: 356 unrouted; (66)      REAL time: 6 secs 

Phase 5: 360 unrouted; (0)      REAL time: 6 secs 

Phase 6: 360 unrouted; (0)      REAL time: 7 secs 

Phase 7: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   45 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.826ns    | 4    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.903ns    | 1    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 07 13:57:27 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.130ns (Maximum Frequency: 194.932MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          198 out of   1,920   10%
    Number of Slices containing only related logic:     198 out of     198  100%
    Number of Slices containing unrelated logic:          0 out of     198    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  198 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899eb) REAL time: 0 secs 

.
Phase 3.8
...........................
.
..........................
.
.
Phase 3.8 (Checksum:9c31aa) REAL time: 3 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1230 unrouted;       REAL time: 5 secs 

Phase 2: 1102 unrouted;       REAL time: 6 secs 

Phase 3: 367 unrouted;       REAL time: 6 secs 

Phase 4: 367 unrouted; (2022)      REAL time: 6 secs 

Phase 5: 383 unrouted; (54)      REAL time: 6 secs 

Phase 6: 383 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   44 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.929ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.899ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 07 14:03:16 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
ERROR:HDLParsers:3294 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd Line 136. Can not determine a type for Null value.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <dummy> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.130ns (Maximum Frequency: 194.932MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          198 out of   1,920   10%
    Number of Slices containing only related logic:     198 out of     198  100%
    Number of Slices containing unrelated logic:          0 out of     198    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  198 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899eb) REAL time: 0 secs 

.
Phase 3.8
............
.
........................
.
.
Phase 3.8 (Checksum:9c7086) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1230 unrouted;       REAL time: 5 secs 

Phase 2: 1102 unrouted;       REAL time: 6 secs 

Phase 3: 331 unrouted;       REAL time: 6 secs 

Phase 4: 331 unrouted; (98)      REAL time: 6 secs 

Phase 5: 329 unrouted; (0)      REAL time: 6 secs 

Phase 6: 329 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   44 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.922ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.959ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 07 14:21:40 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <dummy> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.130ns (Maximum Frequency: 194.932MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          198 out of   1,920   10%
    Number of Slices containing only related logic:     198 out of     198  100%
    Number of Slices containing unrelated logic:          0 out of     198    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  198 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899eb) REAL time: 0 secs 

.
Phase 3.8
................
..
...........
.
.
Phase 3.8 (Checksum:9dd2e3) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1230 unrouted;       REAL time: 5 secs 

Phase 2: 1102 unrouted;       REAL time: 6 secs 

Phase 3: 377 unrouted;       REAL time: 6 secs 

Phase 4: 377 unrouted; (0)      REAL time: 6 secs 

Phase 5: 377 unrouted; (0)      REAL time: 6 secs 

Phase 6: 377 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   44 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.853ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.989ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 07 14:40:13 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 4949995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 11879995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <dummy> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.130ns (Maximum Frequency: 194.932MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          198 out of   1,920   10%
    Number of Slices containing only related logic:     198 out of     198  100%
    Number of Slices containing unrelated logic:          0 out of     198    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  198 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899eb) REAL time: 0 secs 

.
Phase 3.8
............
.
........................
.
.
Phase 3.8 (Checksum:9c7086) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1230 unrouted;       REAL time: 5 secs 

Phase 2: 1102 unrouted;       REAL time: 6 secs 

Phase 3: 331 unrouted;       REAL time: 6 secs 

Phase 4: 331 unrouted; (98)      REAL time: 6 secs 

Phase 5: 329 unrouted; (0)      REAL time: 6 secs 

Phase 6: 329 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   44 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.922ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.959ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 14:00:39 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd Line 129. parse error, unexpected CLOSEPAR
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd Line 147. parse error, unexpected CLOSEPAR
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 0
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 0
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
WARNING:Xst:1780 - Signal <sync_pulse_count> is never used or assigned.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0041> created at line 117.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <dummy> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.130ns (Maximum Frequency: 194.932MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             324 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          198 out of   1,920   10%
    Number of Slices containing only related logic:     198 out of     198  100%
    Number of Slices containing unrelated logic:          0 out of     198    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            331 out of   3,840    8%
  Number used as logic:                324
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,251
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  198 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899eb) REAL time: 2 secs 

.
Phase 3.8
..................
.
.......................................
.
.
Phase 3.8 (Checksum:9bec68) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1230 unrouted;       REAL time: 6 secs 

Phase 2: 1102 unrouted;       REAL time: 7 secs 

Phase 3: 358 unrouted;       REAL time: 7 secs 

Phase 4: 358 unrouted; (792)      REAL time: 7 secs 

Phase 5: 364 unrouted; (0)      REAL time: 7 secs 

Phase 6: 364 unrouted; (0)      REAL time: 7 secs 

Phase 7: 0 unrouted; (0)      REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   70 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   44 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.914ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.870ns    | 2    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 14:16:31 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 118.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 118.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -i -p
xc3s200-pq208-5 tri_level_module.ngc tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39292 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             322 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          200 out of   1,920   10%
    Number of Slices containing only related logic:     200 out of     200  100%
    Number of Slices containing unrelated logic:          0 out of     200    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            329 out of   3,840    8%
  Number used as logic:                322
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,233
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs    0 out of 12      0%

   Number of Slices                  200 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)


Phase 1.1
Phase 1.1 (Checksum:9899f7) REAL time: 2 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...........
.
...........
.
.
Phase 5.8 (Checksum:9be0e1) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1155 unrouted;       REAL time: 6 secs 

Phase 2: 1026 unrouted;       REAL time: 7 secs 

Phase 3: 296 unrouted;       REAL time: 7 secs 

Phase 4: 296 unrouted; (0)      REAL time: 7 secs 

Phase 5: 296 unrouted; (0)      REAL time: 7 secs 

Phase 6: 0 unrouted; (0)      REAL time: 7 secs 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX7| No   |   46 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  66 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 15:02:46 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".




Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 118.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 118.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             322 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          200 out of   1,920   10%
    Number of Slices containing only related logic:     200 out of     200  100%
    Number of Slices containing unrelated logic:          0 out of     200    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            329 out of   3,840    8%
  Number used as logic:                322
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,233
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  200 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899f7) REAL time: 2 secs 

.
Phase 3.8
.....................
.
....................
.
.
Phase 3.8 (Checksum:9d612e) REAL time: 6 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 7 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1155 unrouted;       REAL time: 9 secs 

Phase 2: 1026 unrouted;       REAL time: 10 secs 

Phase 3: 291 unrouted;       REAL time: 10 secs 

Phase 4: 291 unrouted; (10124)      REAL time: 10 secs 

Phase 5: 300 unrouted; (4)      REAL time: 10 secs 

Phase 6: 299 unrouted; (0)      REAL time: 10 secs 

Phase 7: 0 unrouted; (24)      REAL time: 11 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   46 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 24

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
* NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 6.005ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.937ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 8 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 15:06:46 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 118.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 1-bit register for signal <genlock_almost_ok_o>.
    Found 26-bit subtractor for signal <$n0039> created at line 118.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | BUFGP                  | 113   |
f1484_i                            | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.437ns (Maximum Frequency: 183.925MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             322 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          200 out of   1,920   10%
    Number of Slices containing only related logic:     200 out of     200  100%
    Number of Slices containing unrelated logic:          0 out of     200    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            329 out of   3,840    8%
  Number used as logic:                322
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,233
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  200 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899f7) REAL time: 3 secs 

.
Phase 3.8
........................
.
...................................
.
.
Phase 3.8 (Checksum:9cebc5) REAL time: 6 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 7 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1155 unrouted;       REAL time: 9 secs 

Phase 2: 1026 unrouted;       REAL time: 11 secs 

Phase 3: 262 unrouted;       REAL time: 11 secs 

Phase 4: 262 unrouted; (6910)      REAL time: 11 secs 

Phase 5: 270 unrouted; (21)      REAL time: 11 secs 

Phase 6: 271 unrouted; (0)      REAL time: 11 secs 

Phase 7: 0 unrouted; (471)      REAL time: 12 secs 

Total REAL time to Router completion: 12 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   46 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 471

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
* NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 6.157ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.943ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 20 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 15:18:54 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Entity <sync_genlock_regen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Entity <reset_sequencer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | BUFGP                  | 70    |
f1485_i                            | BUFGP                  | 112   |
genlock_resync(genlock_resync1:O)  | NONE(*)(led2_o)        | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.466ns (Maximum Frequency: 182.949MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             323 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          201 out of   1,920   10%
    Number of Slices containing only related logic:     201 out of     201  100%
    Number of Slices containing unrelated logic:          0 out of     201    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            330 out of   3,840    8%
  Number used as logic:                323
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,239
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  201 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899fd) REAL time: 2 secs 

.
Phase 3.8
......................
..
.........................
.
.
Phase 3.8 (Checksum:9cab81) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1163 unrouted;       REAL time: 8 secs 

Phase 2: 1034 unrouted;       REAL time: 9 secs 

Phase 3: 298 unrouted;       REAL time: 9 secs 

Phase 4: 298 unrouted; (1236)      REAL time: 9 secs 

Phase 5: 297 unrouted; (0)      REAL time: 9 secs 

Phase 6: 297 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (0)      REAL time: 9 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   46 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|    genlock_resync       |   Local  |      |    1 |  0.000     |  2.152      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.845ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.858ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 16:24:25 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net genlock_resync is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     186  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | BUFGP                  | 70    |
f1485_i                            | BUFGP                  | 112   |
genlock_resync(genlock_resync1:O)  | NONE(*)(led2_o)        | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.466ns (Maximum Frequency: 182.949MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             323 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          201 out of   1,920   10%
    Number of Slices containing only related logic:     201 out of     201  100%
    Number of Slices containing unrelated logic:          0 out of     201    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            330 out of   3,840    8%
  Number used as logic:                323
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,239
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  201 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9899fd) REAL time: 2 secs 

.
Phase 3.8
......................
..
.........................
.
.
Phase 3.8 (Checksum:9cab81) REAL time: 5 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 5 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 6 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1163 unrouted;       REAL time: 8 secs 

Phase 2: 1034 unrouted;       REAL time: 9 secs 

Phase 3: 298 unrouted;       REAL time: 9 secs 

Phase 4: 298 unrouted; (1236)      REAL time: 9 secs 

Phase 5: 297 unrouted; (0)      REAL time: 9 secs 

Phase 6: 297 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (0)      REAL time: 9 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   46 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|    genlock_resync       |   Local  |      |    1 |  0.000     |  2.152      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.845ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.858ns    | 3    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 15 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 16:30:12 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net genlock_resync is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd line 172: The following signals are missing in the process sensitivity list:
   mreset_i.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     187  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | BUFGP                  | 70    |
f1485_i                            | BUFGP                  | 112   |
genlock_resync(genlock_resync1:O)  | NONE(*)(led2_o)        | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.466ns (Maximum Frequency: 182.949MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\genlock_monitoring/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         179 out of   3,840    4%
  Number of 4 input LUTs:             323 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          201 out of   1,920   10%
    Number of Slices containing only related logic:     201 out of     201  100%
    Number of Slices containing unrelated logic:          0 out of     201    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            330 out of   3,840    8%
  Number used as logic:                323
  Number used as a route-thru:           7
  Number of bonded IOBs:               12 out of     141    8%
    IOB Flip Flops:                     4
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,239
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            12 out of 141     8%
      Number of LOCed External IOBs   12 out of 12    100%

   Number of Slices                  201 out of 1920   10%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9899fd) REAL time: 2 secs 

.
Phase 3.8
..................
.
.............................
.
.
Phase 3.8 (Checksum:9c2913) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 5 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 7 secs 
Total CPU time to Placer completion: 4 secs 


Phase 1: 1163 unrouted;       REAL time: 7 secs 

Phase 2: 1034 unrouted;       REAL time: 8 secs 

Phase 3: 288 unrouted;       REAL time: 8 secs 

Phase 4: 288 unrouted; (438)      REAL time: 8 secs 

Phase 5: 285 unrouted; (0)      REAL time: 8 secs 

Phase 6: 285 unrouted; (0)      REAL time: 8 secs 

Phase 7: 0 unrouted; (0)      REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 6 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_BUFGP       |  BUFGMUX3| No   |   69 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1484_i_BUFGP       |  BUFGMUX2| No   |   46 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|    genlock_resync       |   Local  |      |    1 |  0.000     |  2.645      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.972ns    | 4    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS  | 6.000ns    | 5.870ns    | 5    
    HIGH 50.000000 %                        |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 14 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 09 17:01:09 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net genlock_resync is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
Completed process "Generate Programming File".


