// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hls_SpatialTemporalD_HH_
#define _hls_SpatialTemporalD_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_LK_am_addmul_16ns_3ns_17ns_34_1_1.h"
#include "hls_LK_mul_mul_19ns_17s_36_1_1.h"
#include "hls_SpatialTemporalD_deriv_lines_buffer_V_1.h"

namespace ap_rtl {

struct hls_SpatialTemporalD : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<12> > inp1_img_V_dout;
    sc_in< sc_logic > inp1_img_V_empty_n;
    sc_out< sc_logic > inp1_img_V_read;
    sc_in< sc_lv<12> > inp2_img_V_dout;
    sc_in< sc_logic > inp2_img_V_empty_n;
    sc_out< sc_logic > inp2_img_V_read;
    sc_out< sc_lv<13> > out_Ix_img_V_din;
    sc_in< sc_logic > out_Ix_img_V_full_n;
    sc_out< sc_logic > out_Ix_img_V_write;
    sc_out< sc_lv<13> > out_Iy_img_V_din;
    sc_in< sc_logic > out_Iy_img_V_full_n;
    sc_out< sc_logic > out_Iy_img_V_write;
    sc_out< sc_lv<13> > out_It_img_V_din;
    sc_in< sc_logic > out_It_img_V_full_n;
    sc_out< sc_logic > out_It_img_V_write;
    sc_in< sc_lv<16> > height_dout;
    sc_in< sc_logic > height_empty_n;
    sc_out< sc_logic > height_read;
    sc_in< sc_lv<16> > width_dout;
    sc_in< sc_logic > width_empty_n;
    sc_out< sc_logic > width_read;
    sc_out< sc_lv<16> > height_out_din;
    sc_in< sc_logic > height_out_full_n;
    sc_out< sc_logic > height_out_write;
    sc_out< sc_lv<16> > width_out_din;
    sc_in< sc_logic > width_out_full_n;
    sc_out< sc_logic > width_out_write;


    // Module declarations
    hls_SpatialTemporalD(sc_module_name name);
    SC_HAS_PROCESS(hls_SpatialTemporalD);

    ~hls_SpatialTemporalD();

    sc_trace_file* mVcdFile;

    hls_SpatialTemporalD_deriv_lines_buffer_V_1* deriv_lines_buffer_V_1_U;
    hls_SpatialTemporalD_deriv_lines_buffer_V_1* deriv_lines_buffer_V_2_U;
    hls_SpatialTemporalD_deriv_lines_buffer_V_1* deriv_lines_buffer_V_3_U;
    hls_SpatialTemporalD_deriv_lines_buffer_V_1* deriv_lines_buffer_V_4_U;
    hls_LK_am_addmul_16ns_3ns_17ns_34_1_1<1,1,16,3,17,34>* hls_LK_am_addmul_16ns_3ns_17ns_34_1_1_U39;
    hls_LK_mul_mul_19ns_17s_36_1_1<1,1,19,17,36>* hls_LK_mul_mul_19ns_17s_36_1_1_U40;
    hls_LK_mul_mul_19ns_17s_36_1_1<1,1,19,17,36>* hls_LK_mul_mul_19ns_17s_36_1_1_U41;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_1_address0;
    sc_signal< sc_logic > deriv_lines_buffer_V_1_ce0;
    sc_signal< sc_lv<24> > deriv_lines_buffer_V_1_q0;
    sc_signal< sc_logic > deriv_lines_buffer_V_1_ce1;
    sc_signal< sc_logic > deriv_lines_buffer_V_1_we1;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_2_address0;
    sc_signal< sc_logic > deriv_lines_buffer_V_2_ce0;
    sc_signal< sc_lv<24> > deriv_lines_buffer_V_2_q0;
    sc_signal< sc_logic > deriv_lines_buffer_V_2_ce1;
    sc_signal< sc_logic > deriv_lines_buffer_V_2_we1;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_3_address0;
    sc_signal< sc_logic > deriv_lines_buffer_V_3_ce0;
    sc_signal< sc_lv<24> > deriv_lines_buffer_V_3_q0;
    sc_signal< sc_logic > deriv_lines_buffer_V_3_ce1;
    sc_signal< sc_logic > deriv_lines_buffer_V_3_we1;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_4_address0;
    sc_signal< sc_logic > deriv_lines_buffer_V_4_ce0;
    sc_signal< sc_lv<24> > deriv_lines_buffer_V_4_q0;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_4_address1;
    sc_signal< sc_logic > deriv_lines_buffer_V_4_ce1;
    sc_signal< sc_logic > deriv_lines_buffer_V_4_we1;
    sc_signal< sc_lv<24> > deriv_lines_buffer_V_4_d1;
    sc_signal< sc_logic > inp1_img_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1269;
    sc_signal< sc_lv<1> > or_cond_i_reg_1315;
    sc_signal< sc_logic > inp2_img_V_blk_n;
    sc_signal< sc_logic > out_Ix_img_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > tmp_59_i_reg_1319;
    sc_signal< sc_lv<1> > tmp_59_i_reg_1319_pp0_iter3_reg;
    sc_signal< sc_logic > out_Iy_img_V_blk_n;
    sc_signal< sc_logic > out_It_img_V_blk_n;
    sc_signal< sc_logic > height_blk_n;
    sc_signal< sc_logic > width_blk_n;
    sc_signal< sc_logic > height_out_blk_n;
    sc_signal< sc_logic > width_out_blk_n;
    sc_signal< sc_lv<33> > indvar_flatten_reg_406;
    sc_signal< sc_lv<16> > row_i_reg_417;
    sc_signal< sc_lv<16> > col_i_reg_428;
    sc_signal< sc_lv<16> > height_read_reg_1246;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > width_read_reg_1253;
    sc_signal< sc_lv<17> > tmp_45_i_fu_481_p2;
    sc_signal< sc_lv<17> > tmp_45_i_reg_1259;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<34> > grp_fu_1149_p3;
    sc_signal< sc_lv<34> > bound_reg_1264;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_504_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op116_read_state4;
    sc_signal< bool > ap_predicate_op117_read_state4;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1269_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1269_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1269_pp0_iter3_reg;
    sc_signal< sc_lv<33> > indvar_flatten_next_fu_509_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > col_i_mid2_fu_515_p3;
    sc_signal< sc_lv<16> > col_i_mid2_reg_1278;
    sc_signal< sc_lv<16> > row_i_mid2_fu_587_p3;
    sc_signal< sc_lv<1> > tmp_53_i_fu_595_p2;
    sc_signal< sc_lv<1> > tmp_53_i_reg_1288;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_reg_1292;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_5_reg_1298;
    sc_signal< sc_lv<9> > deriv_lines_buffer_V_6_reg_1304;
    sc_signal< sc_lv<1> > or_cond_i_fu_608_p2;
    sc_signal< sc_lv<1> > tmp_59_i_fu_630_p2;
    sc_signal< sc_lv<1> > tmp_59_i_reg_1319_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_59_i_reg_1319_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_61_i_fu_636_p2;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1323;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1323_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1323_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1323_pp0_iter3_reg;
    sc_signal< sc_lv<16> > col_fu_642_p2;
    sc_signal< sc_lv<13> > filt_out_t_V_fu_847_p2;
    sc_signal< sc_lv<13> > filt_out_t_V_reg_1332;
    sc_signal< sc_lv<13> > filt_out_t_V_reg_1332_pp0_iter2_reg;
    sc_signal< sc_lv<13> > filt_out_t_V_reg_1332_pp0_iter3_reg;
    sc_signal< sc_lv<12> > tmp_45_reg_1337;
    sc_signal< sc_lv<16> > tmp_24_i_i_fu_863_p2;
    sc_signal< sc_lv<16> > tmp_24_i_i_reg_1342;
    sc_signal< sc_lv<17> > accum_y_2_4_4_tr_i_i_fu_939_p2;
    sc_signal< sc_lv<17> > accum_y_2_4_4_tr_i_i_reg_1347;
    sc_signal< sc_lv<1> > tmp_59_reg_1352;
    sc_signal< sc_lv<1> > tmp_59_reg_1352_pp0_iter2_reg;
    sc_signal< sc_lv<17> > accum_x_2_4_4_tr_i_i_fu_1004_p2;
    sc_signal< sc_lv<17> > accum_x_2_4_4_tr_i_i_reg_1358;
    sc_signal< sc_lv<1> > tmp_52_reg_1363;
    sc_signal< sc_lv<1> > tmp_52_reg_1363_pp0_iter3_reg;
    sc_signal< sc_lv<13> > tmp_64_fu_1064_p1;
    sc_signal< sc_lv<13> > tmp_64_reg_1369;
    sc_signal< sc_lv<13> > tmp_66_fu_1068_p1;
    sc_signal< sc_lv<13> > tmp_66_reg_1374;
    sc_signal< sc_lv<13> > tmp_57_fu_1118_p1;
    sc_signal< sc_lv<13> > tmp_57_reg_1379;
    sc_signal< sc_lv<13> > tmp_65_fu_1127_p1;
    sc_signal< sc_lv<13> > tmp_65_reg_1384;
    sc_signal< sc_lv<13> > final_val_y_V_fu_1131_p3;
    sc_signal< sc_lv<13> > final_val_y_V_reg_1389;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<13> > ap_phi_mux_filt_out_t_V_2_i_phi_fu_443_p4;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter4_filt_out_t_V_2_i_reg_439;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter0_filt_out_t_V_2_i_reg_439;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter1_filt_out_t_V_2_i_reg_439;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter2_filt_out_t_V_2_i_reg_439;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter3_filt_out_t_V_2_i_reg_439;
    sc_signal< sc_lv<13> > ap_phi_mux_filt_out_y_V_2_i_phi_fu_455_p4;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter4_filt_out_y_V_2_i_reg_451;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter0_filt_out_y_V_2_i_reg_451;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter1_filt_out_y_V_2_i_reg_451;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter2_filt_out_y_V_2_i_reg_451;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter3_filt_out_y_V_2_i_reg_451;
    sc_signal< sc_lv<13> > ap_phi_mux_filt_out_x_V_2_i_phi_fu_467_p4;
    sc_signal< sc_lv<13> > final_val_x_V_fu_1142_p3;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter4_filt_out_x_V_2_i_reg_463;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter0_filt_out_x_V_2_i_reg_463;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter1_filt_out_x_V_2_i_reg_463;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter2_filt_out_x_V_2_i_reg_463;
    sc_signal< sc_lv<13> > ap_phi_reg_pp0_iter3_filt_out_x_V_2_i_reg_463;
    sc_signal< sc_lv<64> > tmp_54_i_fu_600_p1;
    sc_signal< sc_lv<64> > tmp_57_i_fu_748_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<24> > deriv_window_2_V_fu_218;
    sc_signal< sc_lv<24> > deriv_window_22_V_fu_222;
    sc_signal< sc_lv<24> > deriv_window_7_V_fu_226;
    sc_signal< sc_lv<24> > deriv_window_10_V_fu_230;
    sc_signal< sc_lv<24> > deriv_window_11_V_fu_234;
    sc_signal< sc_lv<24> > deriv_window_12_V_fu_238;
    sc_signal< sc_lv<24> > deriv_window_17_V_fu_242;
    sc_signal< sc_lv<24> > deriv_window_23_V_fu_246;
    sc_signal< sc_lv<24> > p_Result_s_fu_739_p3;
    sc_signal< sc_lv<24> > deriv_window_3_V_fu_250;
    sc_signal< sc_lv<24> > deriv_window_8_V_fu_254;
    sc_signal< sc_lv<24> > deriv_window_13_V_fu_258;
    sc_signal< sc_lv<24> > deriv_window_18_V_fu_262;
    sc_signal< sc_lv<17> > tmp_44_cast_i_fu_478_p1;
    sc_signal< sc_lv<17> > tmp_51_cast_i_fu_495_p1;
    sc_signal< sc_lv<34> > indvar_flatten_cast_fu_491_p1;
    sc_signal< sc_lv<1> > tmp_52_i_fu_499_p2;
    sc_signal< sc_lv<16> > row_fu_523_p2;
    sc_signal< sc_lv<1> > tmp_48_i_fu_534_p2;
    sc_signal< sc_lv<1> > tmp_48_i_mid1_fu_529_p2;
    sc_signal< sc_lv<15> > tmp_46_fu_547_p4;
    sc_signal< sc_lv<15> > tmp_47_fu_563_p4;
    sc_signal< sc_lv<1> > icmp4_fu_573_p2;
    sc_signal< sc_lv<1> > icmp3_fu_557_p2;
    sc_signal< sc_lv<1> > tmp_48_i_mid2_fu_539_p3;
    sc_signal< sc_lv<15> > tmp_48_fu_614_p4;
    sc_signal< sc_lv<1> > tmp_50_i_mid2_fu_579_p3;
    sc_signal< sc_lv<1> > icmp_fu_624_p2;
    sc_signal< sc_lv<12> > tmp_fu_767_p4;
    sc_signal< sc_lv<15> > p_shl10_i_i_fu_777_p3;
    sc_signal< sc_lv<12> > tmp_s_fu_799_p4;
    sc_signal< sc_lv<15> > p_shl_i_i_fu_809_p3;
    sc_signal< sc_lv<12> > p_Result_2_i_i_fu_789_p4;
    sc_signal< sc_lv<12> > tmp_49_fu_831_p1;
    sc_signal< sc_lv<12> > p_Result_2_2_i_i_fu_821_p4;
    sc_signal< sc_lv<13> > lhs_V_2_2_i_i_fu_839_p1;
    sc_signal< sc_lv<13> > rhs_V_2_2_i_i_fu_843_p1;
    sc_signal< sc_lv<16> > tmp_i_cast_i_fu_835_p1;
    sc_signal< sc_lv<16> > p_shl_i_cast_i_fu_817_p1;
    sc_signal< sc_lv<12> > p_Result_0_2_i_i_fu_757_p4;
    sc_signal< sc_lv<12> > tmp_50_fu_873_p4;
    sc_signal< sc_lv<15> > loc_mult_y_3_2_i_i_fu_883_p3;
    sc_signal< sc_lv<16> > tmp_25_i_cast_i_fu_869_p1;
    sc_signal< sc_lv<16> > p_shl10_i_cast_i_fu_785_p1;
    sc_signal< sc_lv<16> > tmp_28_i_i_fu_895_p2;
    sc_signal< sc_lv<12> > p_Result_4_2_i_i_fu_905_p4;
    sc_signal< sc_lv<13> > tmp_81_4_2_i_cast_i_fu_915_p1;
    sc_signal< sc_lv<13> > loc_mult_y_4_2_i_i_fu_919_p2;
    sc_signal< sc_lv<16> > tmp_32_i_cast_i_cast_fu_925_p1;
    sc_signal< sc_lv<16> > tmp_27_i_cast_i_cast_fu_891_p1;
    sc_signal< sc_lv<16> > tmp2_fu_929_p2;
    sc_signal< sc_lv<17> > tmp_28_i_cast_i_fu_901_p1;
    sc_signal< sc_lv<17> > tmp2_cast_fu_935_p1;
    sc_signal< sc_lv<15> > loc_mult_x_2_3_i_i_fu_956_p3;
    sc_signal< sc_lv<12> > p_Result_2_4_i_i_fu_970_p4;
    sc_signal< sc_lv<13> > tmp_81_2_4_i_cast_i_fu_980_p1;
    sc_signal< sc_lv<13> > loc_mult_x_2_4_i_i_fu_984_p2;
    sc_signal< sc_lv<16> > tmp_30_i_cast_i_cast_fu_990_p1;
    sc_signal< sc_lv<16> > tmp_23_i_cast_i_cast_fu_963_p1;
    sc_signal< sc_lv<16> > tmp1_fu_994_p2;
    sc_signal< sc_lv<17> > tmp_24_i_cast_i_fu_967_p1;
    sc_signal< sc_lv<17> > tmp1_cast_fu_1000_p1;
    sc_signal< sc_lv<36> > mul_fu_1157_p2;
    sc_signal< sc_lv<34> > tmp_58_fu_1021_p1;
    sc_signal< sc_lv<34> > neg_mul_fu_1024_p2;
    sc_signal< sc_lv<13> > tmp_60_fu_1030_p4;
    sc_signal< sc_lv<15> > tmp_62_fu_1044_p4;
    sc_signal< sc_lv<18> > tmp_61_fu_1040_p1;
    sc_signal< sc_lv<18> > tmp_63_fu_1053_p1;
    sc_signal< sc_lv<18> > p_v1_fu_1057_p3;
    sc_signal< sc_lv<36> > mul3_fu_1165_p2;
    sc_signal< sc_lv<34> > tmp_51_fu_1075_p1;
    sc_signal< sc_lv<34> > neg_mul4_fu_1078_p2;
    sc_signal< sc_lv<13> > tmp_53_fu_1084_p4;
    sc_signal< sc_lv<15> > tmp_55_fu_1098_p4;
    sc_signal< sc_lv<18> > tmp_54_fu_1094_p1;
    sc_signal< sc_lv<18> > tmp_56_fu_1107_p1;
    sc_signal< sc_lv<18> > p_v_fu_1111_p3;
    sc_signal< sc_lv<13> > neg_ti_fu_1122_p2;
    sc_signal< sc_lv<13> > neg_ti9_fu_1137_p2;
    sc_signal< sc_lv<16> > grp_fu_1149_p0;
    sc_signal< sc_lv<3> > grp_fu_1149_p1;
    sc_signal< sc_lv<17> > grp_fu_1149_p2;
    sc_signal< sc_lv<19> > mul_fu_1157_p0;
    sc_signal< sc_lv<19> > mul3_fu_1165_p0;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<17> > grp_fu_1149_p00;
    sc_signal< sc_lv<34> > grp_fu_1149_p20;
    sc_signal< bool > ap_condition_237;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state8;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<17> ap_const_lv17_2;
    static const sc_lv<33> ap_const_lv33_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<34> ap_const_lv34_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<36> ap_const_lv36_2AAAB;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accum_x_2_4_4_tr_i_i_fu_1004_p2();
    void thread_accum_y_2_4_4_tr_i_i_fu_939_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_condition_237();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_filt_out_t_V_2_i_phi_fu_443_p4();
    void thread_ap_phi_mux_filt_out_x_V_2_i_phi_fu_467_p4();
    void thread_ap_phi_mux_filt_out_y_V_2_i_phi_fu_455_p4();
    void thread_ap_phi_reg_pp0_iter0_filt_out_t_V_2_i_reg_439();
    void thread_ap_phi_reg_pp0_iter0_filt_out_x_V_2_i_reg_463();
    void thread_ap_phi_reg_pp0_iter0_filt_out_y_V_2_i_reg_451();
    void thread_ap_predicate_op116_read_state4();
    void thread_ap_predicate_op117_read_state4();
    void thread_ap_ready();
    void thread_col_fu_642_p2();
    void thread_col_i_mid2_fu_515_p3();
    void thread_deriv_lines_buffer_V_1_address0();
    void thread_deriv_lines_buffer_V_1_ce0();
    void thread_deriv_lines_buffer_V_1_ce1();
    void thread_deriv_lines_buffer_V_1_we1();
    void thread_deriv_lines_buffer_V_2_address0();
    void thread_deriv_lines_buffer_V_2_ce0();
    void thread_deriv_lines_buffer_V_2_ce1();
    void thread_deriv_lines_buffer_V_2_we1();
    void thread_deriv_lines_buffer_V_3_address0();
    void thread_deriv_lines_buffer_V_3_ce0();
    void thread_deriv_lines_buffer_V_3_ce1();
    void thread_deriv_lines_buffer_V_3_we1();
    void thread_deriv_lines_buffer_V_4_address0();
    void thread_deriv_lines_buffer_V_4_address1();
    void thread_deriv_lines_buffer_V_4_ce0();
    void thread_deriv_lines_buffer_V_4_ce1();
    void thread_deriv_lines_buffer_V_4_d1();
    void thread_deriv_lines_buffer_V_4_we1();
    void thread_exitcond_flatten_fu_504_p2();
    void thread_filt_out_t_V_fu_847_p2();
    void thread_final_val_x_V_fu_1142_p3();
    void thread_final_val_y_V_fu_1131_p3();
    void thread_grp_fu_1149_p0();
    void thread_grp_fu_1149_p00();
    void thread_grp_fu_1149_p1();
    void thread_grp_fu_1149_p2();
    void thread_grp_fu_1149_p20();
    void thread_height_blk_n();
    void thread_height_out_blk_n();
    void thread_height_out_din();
    void thread_height_out_write();
    void thread_height_read();
    void thread_icmp3_fu_557_p2();
    void thread_icmp4_fu_573_p2();
    void thread_icmp_fu_624_p2();
    void thread_indvar_flatten_cast_fu_491_p1();
    void thread_indvar_flatten_next_fu_509_p2();
    void thread_inp1_img_V_blk_n();
    void thread_inp1_img_V_read();
    void thread_inp2_img_V_blk_n();
    void thread_inp2_img_V_read();
    void thread_internal_ap_ready();
    void thread_lhs_V_2_2_i_i_fu_839_p1();
    void thread_loc_mult_x_2_3_i_i_fu_956_p3();
    void thread_loc_mult_x_2_4_i_i_fu_984_p2();
    void thread_loc_mult_y_3_2_i_i_fu_883_p3();
    void thread_loc_mult_y_4_2_i_i_fu_919_p2();
    void thread_mul3_fu_1165_p0();
    void thread_mul_fu_1157_p0();
    void thread_neg_mul4_fu_1078_p2();
    void thread_neg_mul_fu_1024_p2();
    void thread_neg_ti9_fu_1137_p2();
    void thread_neg_ti_fu_1122_p2();
    void thread_or_cond_i_fu_608_p2();
    void thread_out_It_img_V_blk_n();
    void thread_out_It_img_V_din();
    void thread_out_It_img_V_write();
    void thread_out_Ix_img_V_blk_n();
    void thread_out_Ix_img_V_din();
    void thread_out_Ix_img_V_write();
    void thread_out_Iy_img_V_blk_n();
    void thread_out_Iy_img_V_din();
    void thread_out_Iy_img_V_write();
    void thread_p_Result_0_2_i_i_fu_757_p4();
    void thread_p_Result_2_2_i_i_fu_821_p4();
    void thread_p_Result_2_4_i_i_fu_970_p4();
    void thread_p_Result_2_i_i_fu_789_p4();
    void thread_p_Result_4_2_i_i_fu_905_p4();
    void thread_p_Result_s_fu_739_p3();
    void thread_p_shl10_i_cast_i_fu_785_p1();
    void thread_p_shl10_i_i_fu_777_p3();
    void thread_p_shl_i_cast_i_fu_817_p1();
    void thread_p_shl_i_i_fu_809_p3();
    void thread_p_v1_fu_1057_p3();
    void thread_p_v_fu_1111_p3();
    void thread_real_start();
    void thread_rhs_V_2_2_i_i_fu_843_p1();
    void thread_row_fu_523_p2();
    void thread_row_i_mid2_fu_587_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_cast_fu_1000_p1();
    void thread_tmp1_fu_994_p2();
    void thread_tmp2_cast_fu_935_p1();
    void thread_tmp2_fu_929_p2();
    void thread_tmp_23_i_cast_i_cast_fu_963_p1();
    void thread_tmp_24_i_cast_i_fu_967_p1();
    void thread_tmp_24_i_i_fu_863_p2();
    void thread_tmp_25_i_cast_i_fu_869_p1();
    void thread_tmp_27_i_cast_i_cast_fu_891_p1();
    void thread_tmp_28_i_cast_i_fu_901_p1();
    void thread_tmp_28_i_i_fu_895_p2();
    void thread_tmp_30_i_cast_i_cast_fu_990_p1();
    void thread_tmp_32_i_cast_i_cast_fu_925_p1();
    void thread_tmp_44_cast_i_fu_478_p1();
    void thread_tmp_45_i_fu_481_p2();
    void thread_tmp_46_fu_547_p4();
    void thread_tmp_47_fu_563_p4();
    void thread_tmp_48_fu_614_p4();
    void thread_tmp_48_i_fu_534_p2();
    void thread_tmp_48_i_mid1_fu_529_p2();
    void thread_tmp_48_i_mid2_fu_539_p3();
    void thread_tmp_49_fu_831_p1();
    void thread_tmp_50_fu_873_p4();
    void thread_tmp_50_i_mid2_fu_579_p3();
    void thread_tmp_51_cast_i_fu_495_p1();
    void thread_tmp_51_fu_1075_p1();
    void thread_tmp_52_i_fu_499_p2();
    void thread_tmp_53_fu_1084_p4();
    void thread_tmp_53_i_fu_595_p2();
    void thread_tmp_54_fu_1094_p1();
    void thread_tmp_54_i_fu_600_p1();
    void thread_tmp_55_fu_1098_p4();
    void thread_tmp_56_fu_1107_p1();
    void thread_tmp_57_fu_1118_p1();
    void thread_tmp_57_i_fu_748_p1();
    void thread_tmp_58_fu_1021_p1();
    void thread_tmp_59_i_fu_630_p2();
    void thread_tmp_60_fu_1030_p4();
    void thread_tmp_61_fu_1040_p1();
    void thread_tmp_61_i_fu_636_p2();
    void thread_tmp_62_fu_1044_p4();
    void thread_tmp_63_fu_1053_p1();
    void thread_tmp_64_fu_1064_p1();
    void thread_tmp_65_fu_1127_p1();
    void thread_tmp_66_fu_1068_p1();
    void thread_tmp_81_2_4_i_cast_i_fu_980_p1();
    void thread_tmp_81_4_2_i_cast_i_fu_915_p1();
    void thread_tmp_fu_767_p4();
    void thread_tmp_i_cast_i_fu_835_p1();
    void thread_tmp_s_fu_799_p4();
    void thread_width_blk_n();
    void thread_width_out_blk_n();
    void thread_width_out_din();
    void thread_width_out_write();
    void thread_width_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
