
fb-atmel-fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001a14  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  00011a14  2**0
                  CONTENTS
  2 .bkupram      00000000  47000000  47000000  00011a14  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00011a14  2**0
                  CONTENTS
  4 .bss          000000ac  20000000  20000000  00020000  2**2
                  ALLOC
  5 .stack        0000c004  200000ac  200000ac  00020000  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00011a14  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00011a42  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002b853  00000000  00000000  00011a9b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003ee1  00000000  00000000  0003d2ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000f722  00000000  00000000  000411cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000bf8  00000000  00000000  000508f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001040  00000000  00000000  000514e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002a8f7  00000000  00000000  00052529  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000164bc  00000000  00000000  0007ce20  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000e563a  00000000  00000000  000932dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001f48  00000000  00000000  00178918  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b0 c0 00 20 e9 02 00 00 e5 02 00 00 e5 02 00 00     ... ............
      10:	e5 02 00 00 e5 02 00 00 e5 02 00 00 00 00 00 00     ................
	...
      2c:	e5 02 00 00 e5 02 00 00 00 00 00 00 e5 02 00 00     ................
      3c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      4c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      5c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      6c:	b5 10 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      7c:	e5 02 00 00 e5 02 00 00 99 0d 00 00 a5 0d 00 00     ................
      8c:	b1 0d 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      9c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      ac:	e5 02 00 00 e5 02 00 00 91 0e 00 00 a5 0e 00 00     ................
      bc:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      cc:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      dc:	e5 02 00 00 e5 02 00 00 e5 02 00 00 00 00 00 00     ................
	...
      f4:	05 10 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     104:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     114:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     124:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     134:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     144:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     154:	e5 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
     180:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     190:	00 00 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1a0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1b0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1c0:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1d0:	e5 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
     1ec:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
	...
     20c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     21c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     22c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     23c:	e5 02 00 00 00 00 00 00 e5 02 00 00 e5 02 00 00     ................
     24c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     25c:	e5 02 00 00 00 00 00 00                             ........

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000000 	.word	0x20000000
     280:	00000000 	.word	0x00000000
     284:	00001a14 	.word	0x00001a14

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00001a14 	.word	0x00001a14
     2c4:	20000004 	.word	0x20000004
     2c8:	00001a14 	.word	0x00001a14
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	spi_nor_flash_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	00000749 	.word	0x00000749
     2e0:	000017e1 	.word	0x000017e1

000002e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2e4:	e7fe      	b.n	2e4 <Dummy_Handler>
	...

000002e8 <Reset_Handler>:
{
     2e8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x74>)
     2ec:	4a1c      	ldr	r2, [pc, #112]	; (360 <Reset_Handler+0x78>)
     2ee:	429a      	cmp	r2, r3
     2f0:	d010      	beq.n	314 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x7c>)
     2f4:	4a19      	ldr	r2, [pc, #100]	; (35c <Reset_Handler+0x74>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d20c      	bcs.n	314 <Reset_Handler+0x2c>
     2fa:	3b01      	subs	r3, #1
     2fc:	1a9b      	subs	r3, r3, r2
     2fe:	f023 0303 	bic.w	r3, r3, #3
     302:	3304      	adds	r3, #4
     304:	4413      	add	r3, r2
     306:	4916      	ldr	r1, [pc, #88]	; (360 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     308:	f851 0b04 	ldr.w	r0, [r1], #4
     30c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     310:	429a      	cmp	r2, r3
     312:	d1f9      	bne.n	308 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     314:	4b14      	ldr	r3, [pc, #80]	; (368 <Reset_Handler+0x80>)
     316:	4a15      	ldr	r2, [pc, #84]	; (36c <Reset_Handler+0x84>)
     318:	429a      	cmp	r2, r3
     31a:	d20a      	bcs.n	332 <Reset_Handler+0x4a>
     31c:	3b01      	subs	r3, #1
     31e:	1a9b      	subs	r3, r3, r2
     320:	f023 0303 	bic.w	r3, r3, #3
     324:	3304      	adds	r3, #4
     326:	4413      	add	r3, r2
                *pDest++ = 0;
     328:	2100      	movs	r1, #0
     32a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     32e:	4293      	cmp	r3, r2
     330:	d1fb      	bne.n	32a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     332:	4b0f      	ldr	r3, [pc, #60]	; (370 <Reset_Handler+0x88>)
     334:	4a0f      	ldr	r2, [pc, #60]	; (374 <Reset_Handler+0x8c>)
     336:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     33a:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     33c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     340:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     344:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     348:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34c:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     350:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x90>)
     352:	4798      	blx	r3
        main();
     354:	4b09      	ldr	r3, [pc, #36]	; (37c <Reset_Handler+0x94>)
     356:	4798      	blx	r3
     358:	e7fe      	b.n	358 <Reset_Handler+0x70>
     35a:	bf00      	nop
     35c:	20000000 	.word	0x20000000
     360:	00001a14 	.word	0x00001a14
     364:	20000000 	.word	0x20000000
     368:	200000ac 	.word	0x200000ac
     36c:	20000000 	.word	0x20000000
     370:	e000ed00 	.word	0xe000ed00
     374:	00000000 	.word	0x00000000
     378:	00001811 	.word	0x00001811
     37c:	00001275 	.word	0x00001275

00000380 <EXTERNAL_IRQ_0_init>:
struct i2c_s_sync_descriptor I2C_0;

struct wdt_descriptor WDT_0;

void EXTERNAL_IRQ_0_init(void)
{
     380:	b508      	push	{r3, lr}
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     382:	2040      	movs	r0, #64	; 0x40
     384:	4b2e      	ldr	r3, [pc, #184]	; (440 <EXTERNAL_IRQ_0_init+0xc0>)
     386:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
}

static inline void hri_mclk_set_APBAMASK_EIC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     38a:	4a2e      	ldr	r2, [pc, #184]	; (444 <EXTERNAL_IRQ_0_init+0xc4>)
     38c:	6953      	ldr	r3, [r2, #20]
     38e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     392:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     394:	4b2c      	ldr	r3, [pc, #176]	; (448 <EXTERNAL_IRQ_0_init+0xc8>)
     396:	2220      	movs	r2, #32
     398:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     39a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     39e:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     3a2:	629a      	str	r2, [r3, #40]	; 0x28
     3a4:	4929      	ldr	r1, [pc, #164]	; (44c <EXTERNAL_IRQ_0_init+0xcc>)
     3a6:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     3a8:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
     3ac:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     3b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3b4:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     3b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3bc:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3c4:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3c8:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3cc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3d0:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3d2:	4a1f      	ldr	r2, [pc, #124]	; (450 <EXTERNAL_IRQ_0_init+0xd0>)
     3d4:	629a      	str	r2, [r3, #40]	; 0x28
     3d6:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     3d8:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
     3dc:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     3e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3e4:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
     3e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3ec:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3f4:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     3f8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3fc:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     400:	2280      	movs	r2, #128	; 0x80
     402:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     404:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     408:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     40c:	629a      	str	r2, [r3, #40]	; 0x28
     40e:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     410:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
     414:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     418:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     41c:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     420:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     424:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     428:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     42c:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     430:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     434:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07A_EIC_EXTINT7);

	ext_irq_init();
     438:	4b06      	ldr	r3, [pc, #24]	; (454 <EXTERNAL_IRQ_0_init+0xd4>)
     43a:	4798      	blx	r3
     43c:	bd08      	pop	{r3, pc}
     43e:	bf00      	nop
     440:	40001c00 	.word	0x40001c00
     444:	40000800 	.word	0x40000800
     448:	41008000 	.word	0x41008000
     44c:	c0020000 	.word	0xc0020000
     450:	40020040 	.word	0x40020040
     454:	000007f9 	.word	0x000007f9

00000458 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     458:	4a02      	ldr	r2, [pc, #8]	; (464 <FLASH_0_CLOCK_init+0xc>)
     45a:	6913      	ldr	r3, [r2, #16]
     45c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     460:	6113      	str	r3, [r2, #16]
     462:	4770      	bx	lr
     464:	40000800 	.word	0x40000800

00000468 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     468:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     46a:	4b03      	ldr	r3, [pc, #12]	; (478 <FLASH_0_init+0x10>)
     46c:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     46e:	4903      	ldr	r1, [pc, #12]	; (47c <FLASH_0_init+0x14>)
     470:	4803      	ldr	r0, [pc, #12]	; (480 <FLASH_0_init+0x18>)
     472:	4b04      	ldr	r3, [pc, #16]	; (484 <FLASH_0_init+0x1c>)
     474:	4798      	blx	r3
     476:	bd08      	pop	{r3, pc}
     478:	00000459 	.word	0x00000459
     47c:	41004000 	.word	0x41004000
     480:	2000004c 	.word	0x2000004c
     484:	00000839 	.word	0x00000839

00000488 <QUAD_SPI_0_PORT_init>:
}

void QUAD_SPI_0_PORT_init(void)
{
     488:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     48a:	4b5a      	ldr	r3, [pc, #360]	; (5f4 <QUAD_SPI_0_PORT_init+0x16c>)
     48c:	f44f 6500 	mov.w	r5, #2048	; 0x800
     490:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     494:	4a58      	ldr	r2, [pc, #352]	; (5f8 <QUAD_SPI_0_PORT_init+0x170>)
     496:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     49a:	4858      	ldr	r0, [pc, #352]	; (5fc <QUAD_SPI_0_PORT_init+0x174>)
     49c:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     4a0:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     4a4:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     4a8:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4ac:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     4b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4b4:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4b8:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4bc:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     4c0:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     4c4:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4c8:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4cc:	f44f 7280 	mov.w	r2, #256	; 0x100
     4d0:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4d2:	494b      	ldr	r1, [pc, #300]	; (600 <QUAD_SPI_0_PORT_init+0x178>)
     4d4:	6299      	str	r1, [r3, #40]	; 0x28
     4d6:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     4da:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4dc:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     4de:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     4e2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     4e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4ea:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     4ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4f6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4fa:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4fe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     502:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     50a:	f44f 7200 	mov.w	r2, #512	; 0x200
     50e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     510:	f501 7180 	add.w	r1, r1, #256	; 0x100
     514:	6299      	str	r1, [r3, #40]	; 0x28
     516:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     518:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     51a:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     51e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     522:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     526:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     52a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     52e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     532:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     536:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     53a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     53e:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     546:	f44f 6180 	mov.w	r1, #1024	; 0x400
     54a:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     54c:	4a2d      	ldr	r2, [pc, #180]	; (604 <QUAD_SPI_0_PORT_init+0x17c>)
     54e:	629a      	str	r2, [r3, #40]	; 0x28
     550:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     552:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     554:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     558:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     55c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     560:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     564:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     568:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     56c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     570:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     574:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     578:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     57c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     580:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     582:	4a21      	ldr	r2, [pc, #132]	; (608 <QUAD_SPI_0_PORT_init+0x180>)
     584:	629a      	str	r2, [r3, #40]	; 0x28
     586:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     588:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     58a:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     58e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     592:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     596:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     59a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     59e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5a2:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5a6:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     5aa:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     5ae:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     5b6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5ba:	4a14      	ldr	r2, [pc, #80]	; (60c <QUAD_SPI_0_PORT_init+0x184>)
     5bc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     5c0:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5c4:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     5c8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5cc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5d0:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     5d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5d8:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5dc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5e0:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5e4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5e8:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ec:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     5f0:	bc30      	pop	{r4, r5}
     5f2:	4770      	bx	lr
     5f4:	41008000 	.word	0x41008000
     5f8:	40020800 	.word	0x40020800
     5fc:	c0020000 	.word	0xc0020000
     600:	40000100 	.word	0x40000100
     604:	40000400 	.word	0x40000400
     608:	40000800 	.word	0x40000800
     60c:	40020400 	.word	0x40020400

00000610 <QUAD_SPI_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     610:	4b06      	ldr	r3, [pc, #24]	; (62c <QUAD_SPI_0_CLOCK_init+0x1c>)
     612:	691a      	ldr	r2, [r3, #16]
     614:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     618:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     61a:	691a      	ldr	r2, [r3, #16]
     61c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     620:	611a      	str	r2, [r3, #16]
}

static inline void hri_mclk_set_APBCMASK_QSPI_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     622:	69da      	ldr	r2, [r3, #28]
     624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     628:	61da      	str	r2, [r3, #28]
     62a:	4770      	bx	lr
     62c:	40000800 	.word	0x40000800

00000630 <QUAD_SPI_0_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QUAD_SPI_0_init(void)
{
     630:	b508      	push	{r3, lr}
	QUAD_SPI_0_CLOCK_init();
     632:	4b04      	ldr	r3, [pc, #16]	; (644 <QUAD_SPI_0_init+0x14>)
     634:	4798      	blx	r3
	qspi_sync_init(&QUAD_SPI_0, QSPI);
     636:	4904      	ldr	r1, [pc, #16]	; (648 <QUAD_SPI_0_init+0x18>)
     638:	4804      	ldr	r0, [pc, #16]	; (64c <QUAD_SPI_0_init+0x1c>)
     63a:	4b05      	ldr	r3, [pc, #20]	; (650 <QUAD_SPI_0_init+0x20>)
     63c:	4798      	blx	r3
	QUAD_SPI_0_PORT_init();
     63e:	4b05      	ldr	r3, [pc, #20]	; (654 <QUAD_SPI_0_init+0x24>)
     640:	4798      	blx	r3
     642:	bd08      	pop	{r3, pc}
     644:	00000611 	.word	0x00000611
     648:	42003400 	.word	0x42003400
     64c:	2000006c 	.word	0x2000006c
     650:	0000099d 	.word	0x0000099d
     654:	00000489 	.word	0x00000489

00000658 <I2C_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     658:	4b16      	ldr	r3, [pc, #88]	; (6b4 <I2C_0_PORT_init+0x5c>)
     65a:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
     65e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     662:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     666:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     66a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     66e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     676:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     67a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     67e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     682:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     686:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
     68a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     68e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     692:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     696:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     69a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     69e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a2:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6a6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6aa:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
     6b2:	4770      	bx	lr
     6b4:	41008000 	.word	0x41008000

000006b8 <I2C_0_CLOCK_init>:
     6b8:	4b06      	ldr	r3, [pc, #24]	; (6d4 <I2C_0_CLOCK_init+0x1c>)
     6ba:	2240      	movs	r2, #64	; 0x40
     6bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     6c0:	2243      	movs	r2, #67	; 0x43
     6c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     6c6:	4a04      	ldr	r2, [pc, #16]	; (6d8 <I2C_0_CLOCK_init+0x20>)
     6c8:	6993      	ldr	r3, [r2, #24]
     6ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     6ce:	6193      	str	r3, [r2, #24]
     6d0:	4770      	bx	lr
     6d2:	bf00      	nop
     6d4:	40001c00 	.word	0x40001c00
     6d8:	40000800 	.word	0x40000800

000006dc <I2C_0_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void I2C_0_init(void)
{
     6dc:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
     6de:	4b04      	ldr	r3, [pc, #16]	; (6f0 <I2C_0_init+0x14>)
     6e0:	4798      	blx	r3
	i2c_s_sync_init(&I2C_0, SERCOM3);
     6e2:	4904      	ldr	r1, [pc, #16]	; (6f4 <I2C_0_init+0x18>)
     6e4:	4804      	ldr	r0, [pc, #16]	; (6f8 <I2C_0_init+0x1c>)
     6e6:	4b05      	ldr	r3, [pc, #20]	; (6fc <I2C_0_init+0x20>)
     6e8:	4798      	blx	r3
	I2C_0_PORT_init();
     6ea:	4b05      	ldr	r3, [pc, #20]	; (700 <I2C_0_init+0x24>)
     6ec:	4798      	blx	r3
     6ee:	bd08      	pop	{r3, pc}
     6f0:	000006b9 	.word	0x000006b9
     6f4:	41014000 	.word	0x41014000
     6f8:	20000070 	.word	0x20000070
     6fc:	00000955 	.word	0x00000955
     700:	00000659 	.word	0x00000659

00000704 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     704:	4a02      	ldr	r2, [pc, #8]	; (710 <WDT_0_CLOCK_init+0xc>)
     706:	6953      	ldr	r3, [r2, #20]
     708:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     70c:	6153      	str	r3, [r2, #20]
     70e:	4770      	bx	lr
     710:	40000800 	.word	0x40000800

00000714 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     714:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     716:	4b06      	ldr	r3, [pc, #24]	; (730 <WDT_0_init+0x1c>)
     718:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     71a:	2248      	movs	r2, #72	; 0x48
     71c:	4905      	ldr	r1, [pc, #20]	; (734 <WDT_0_init+0x20>)
     71e:	2001      	movs	r0, #1
     720:	4b05      	ldr	r3, [pc, #20]	; (738 <WDT_0_init+0x24>)
     722:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     724:	4805      	ldr	r0, [pc, #20]	; (73c <WDT_0_init+0x28>)
     726:	4b06      	ldr	r3, [pc, #24]	; (740 <WDT_0_init+0x2c>)
     728:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     72a:	4b06      	ldr	r3, [pc, #24]	; (744 <WDT_0_init+0x30>)
     72c:	4798      	blx	r3
     72e:	bd08      	pop	{r3, pc}
     730:	00000705 	.word	0x00000705
     734:	00001858 	.word	0x00001858
     738:	00000b39 	.word	0x00000b39
     73c:	20000068 	.word	0x20000068
     740:	40002000 	.word	0x40002000
     744:	00001209 	.word	0x00001209

00000748 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     748:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     74a:	4b0c      	ldr	r3, [pc, #48]	; (77c <system_init+0x34>)
     74c:	4798      	blx	r3
	init_mcu();

	EXTERNAL_IRQ_0_init();
     74e:	4b0c      	ldr	r3, [pc, #48]	; (780 <system_init+0x38>)
     750:	4798      	blx	r3

	FLASH_0_init();
     752:	4b0c      	ldr	r3, [pc, #48]	; (784 <system_init+0x3c>)
     754:	4798      	blx	r3

	QUAD_SPI_0_init();
     756:	4b0c      	ldr	r3, [pc, #48]	; (788 <system_init+0x40>)
     758:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     75a:	4a0c      	ldr	r2, [pc, #48]	; (78c <system_init+0x44>)
     75c:	6953      	ldr	r3, [r2, #20]
     75e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     762:	6153      	str	r3, [r2, #20]
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
     764:	4b0a      	ldr	r3, [pc, #40]	; (790 <system_init+0x48>)
     766:	4798      	blx	r3
     768:	4602      	mov	r2, r0
     76a:	490a      	ldr	r1, [pc, #40]	; (794 <system_init+0x4c>)
     76c:	480a      	ldr	r0, [pc, #40]	; (798 <system_init+0x50>)
     76e:	4b0b      	ldr	r3, [pc, #44]	; (79c <system_init+0x54>)
     770:	4798      	blx	r3

	TIMER_0_init();

	I2C_0_init();
     772:	4b0b      	ldr	r3, [pc, #44]	; (7a0 <system_init+0x58>)
     774:	4798      	blx	r3

	WDT_0_init();
     776:	4b0b      	ldr	r3, [pc, #44]	; (7a4 <system_init+0x5c>)
     778:	4798      	blx	r3
     77a:	bd08      	pop	{r3, pc}
     77c:	00000ba1 	.word	0x00000ba1
     780:	00000381 	.word	0x00000381
     784:	00000469 	.word	0x00000469
     788:	00000631 	.word	0x00000631
     78c:	40000800 	.word	0x40000800
     790:	000010b1 	.word	0x000010b1
     794:	40002400 	.word	0x40002400
     798:	2000007c 	.word	0x2000007c
     79c:	00000afd 	.word	0x00000afd
     7a0:	000006dd 	.word	0x000006dd
     7a4:	00000715 	.word	0x00000715

000007a8 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
     7a8:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
     7aa:	4b12      	ldr	r3, [pc, #72]	; (7f4 <process_ext_irq+0x4c>)
     7ac:	68d9      	ldr	r1, [r3, #12]
     7ae:	4288      	cmp	r0, r1
     7b0:	d01d      	beq.n	7ee <process_ext_irq+0x46>
     7b2:	2201      	movs	r2, #1
     7b4:	2503      	movs	r5, #3
     7b6:	2400      	movs	r4, #0
     7b8:	461e      	mov	r6, r3
				ext_irqs[middle].cb();
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
     7ba:	4288      	cmp	r0, r1
			lower = middle + 1;
     7bc:	bf87      	ittee	hi
     7be:	3201      	addhi	r2, #1
     7c0:	b2d4      	uxtbhi	r4, r2
		} else {
			upper = middle - 1;
     7c2:	f102 32ff 	addls.w	r2, r2, #4294967295
     7c6:	b2d5      	uxtbls	r5, r2
	while (upper >= lower) {
     7c8:	42a5      	cmp	r5, r4
     7ca:	d312      	bcc.n	7f2 <process_ext_irq+0x4a>
		middle = (upper + lower) >> 1;
     7cc:	192b      	adds	r3, r5, r4
     7ce:	105b      	asrs	r3, r3, #1
     7d0:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
     7d2:	2a02      	cmp	r2, #2
     7d4:	d80d      	bhi.n	7f2 <process_ext_irq+0x4a>
     7d6:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
     7d8:	eb06 01c2 	add.w	r1, r6, r2, lsl #3
     7dc:	6849      	ldr	r1, [r1, #4]
     7de:	4281      	cmp	r1, r0
     7e0:	d1eb      	bne.n	7ba <process_ext_irq+0x12>
			if (ext_irqs[middle].cb) {
     7e2:	4a04      	ldr	r2, [pc, #16]	; (7f4 <process_ext_irq+0x4c>)
     7e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
     7e8:	b11b      	cbz	r3, 7f2 <process_ext_irq+0x4a>
				ext_irqs[middle].cb();
     7ea:	4798      	blx	r3
     7ec:	bd70      	pop	{r4, r5, r6, pc}
		if (ext_irqs[middle].pin == pin) {
     7ee:	2301      	movs	r3, #1
     7f0:	e7f7      	b.n	7e2 <process_ext_irq+0x3a>
     7f2:	bd70      	pop	{r4, r5, r6, pc}
     7f4:	2000001c 	.word	0x2000001c

000007f8 <ext_irq_init>:
{
     7f8:	b508      	push	{r3, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
     7fa:	4b07      	ldr	r3, [pc, #28]	; (818 <ext_irq_init+0x20>)
     7fc:	f04f 31ff 	mov.w	r1, #4294967295
     800:	6059      	str	r1, [r3, #4]
		ext_irqs[i].cb  = NULL;
     802:	2200      	movs	r2, #0
     804:	601a      	str	r2, [r3, #0]
		ext_irqs[i].pin = 0xFFFFFFFF;
     806:	60d9      	str	r1, [r3, #12]
		ext_irqs[i].cb  = NULL;
     808:	609a      	str	r2, [r3, #8]
		ext_irqs[i].pin = 0xFFFFFFFF;
     80a:	6159      	str	r1, [r3, #20]
		ext_irqs[i].cb  = NULL;
     80c:	611a      	str	r2, [r3, #16]
	return _ext_irq_init(process_ext_irq);
     80e:	4803      	ldr	r0, [pc, #12]	; (81c <ext_irq_init+0x24>)
     810:	4b03      	ldr	r3, [pc, #12]	; (820 <ext_irq_init+0x28>)
     812:	4798      	blx	r3
}
     814:	bd08      	pop	{r3, pc}
     816:	bf00      	nop
     818:	2000001c 	.word	0x2000001c
     81c:	000007a9 	.word	0x000007a9
     820:	00000cb5 	.word	0x00000cb5

00000824 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
     824:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
     826:	6943      	ldr	r3, [r0, #20]
     828:	b103      	cbz	r3, 82c <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
     82a:	4798      	blx	r3
     82c:	bd08      	pop	{r3, pc}

0000082e <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
     82e:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
     830:	6983      	ldr	r3, [r0, #24]
     832:	b103      	cbz	r3, 836 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
     834:	4798      	blx	r3
     836:	bd08      	pop	{r3, pc}

00000838 <flash_init>:
{
     838:	b538      	push	{r3, r4, r5, lr}
     83a:	460d      	mov	r5, r1
	ASSERT(flash && hw);
     83c:	4604      	mov	r4, r0
     83e:	b190      	cbz	r0, 866 <flash_init+0x2e>
     840:	1c08      	adds	r0, r1, #0
     842:	bf18      	it	ne
     844:	2001      	movne	r0, #1
     846:	2238      	movs	r2, #56	; 0x38
     848:	4908      	ldr	r1, [pc, #32]	; (86c <flash_init+0x34>)
     84a:	4b09      	ldr	r3, [pc, #36]	; (870 <flash_init+0x38>)
     84c:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
     84e:	4629      	mov	r1, r5
     850:	4620      	mov	r0, r4
     852:	4b08      	ldr	r3, [pc, #32]	; (874 <flash_init+0x3c>)
     854:	4798      	blx	r3
	if (rc) {
     856:	4603      	mov	r3, r0
     858:	b918      	cbnz	r0, 862 <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
     85a:	4a07      	ldr	r2, [pc, #28]	; (878 <flash_init+0x40>)
     85c:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
     85e:	4a07      	ldr	r2, [pc, #28]	; (87c <flash_init+0x44>)
     860:	6062      	str	r2, [r4, #4]
}
     862:	4618      	mov	r0, r3
     864:	bd38      	pop	{r3, r4, r5, pc}
     866:	2000      	movs	r0, #0
     868:	e7ed      	b.n	846 <flash_init+0xe>
     86a:	bf00      	nop
     86c:	00001874 	.word	0x00001874
     870:	00000b39 	.word	0x00000b39
     874:	00000e19 	.word	0x00000e19
     878:	00000825 	.word	0x00000825
     87c:	0000082f 	.word	0x0000082f

00000880 <i2c_s_sync_write>:
 *
 * \return The number of bytes written or -1 if another write operation is in
 *         progress.
 */
static int32_t i2c_s_sync_write(struct io_descriptor *const io, const uint8_t *const buf, const uint16_t length)
{
     880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     884:	460f      	mov	r7, r1
     886:	4690      	mov	r8, r2
	uint16_t                      offset = 0;
	struct i2c_s_sync_descriptor *descr  = CONTAINER_OF(io, struct i2c_s_sync_descriptor, io);

	ASSERT(io && buf && length);
     888:	4604      	mov	r4, r0
     88a:	b320      	cbz	r0, 8d6 <i2c_s_sync_write+0x56>
     88c:	b329      	cbz	r1, 8da <i2c_s_sync_write+0x5a>
     88e:	1c10      	adds	r0, r2, #0
     890:	bf18      	it	ne
     892:	2001      	movne	r0, #1
     894:	22b6      	movs	r2, #182	; 0xb6
     896:	4912      	ldr	r1, [pc, #72]	; (8e0 <i2c_s_sync_write+0x60>)
     898:	4b12      	ldr	r3, [pc, #72]	; (8e4 <i2c_s_sync_write+0x64>)
     89a:	4798      	blx	r3

	while (!_i2c_s_sync_is_byte_sent(&descr->device))
     89c:	3c04      	subs	r4, #4
     89e:	4d12      	ldr	r5, [pc, #72]	; (8e8 <i2c_s_sync_write+0x68>)
     8a0:	4620      	mov	r0, r4
     8a2:	47a8      	blx	r5
     8a4:	2800      	cmp	r0, #0
     8a6:	d0fb      	beq.n	8a0 <i2c_s_sync_write+0x20>
     8a8:	3f01      	subs	r7, #1
     8aa:	2600      	movs	r6, #0
		;
	do {
		_i2c_s_sync_write_byte(&descr->device, buf[offset]);
     8ac:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8f0 <i2c_s_sync_write+0x70>
		while (!_i2c_s_sync_is_byte_sent(&descr->device))
     8b0:	4d0d      	ldr	r5, [pc, #52]	; (8e8 <i2c_s_sync_write+0x68>)
		_i2c_s_sync_write_byte(&descr->device, buf[offset]);
     8b2:	f817 1f01 	ldrb.w	r1, [r7, #1]!
     8b6:	4620      	mov	r0, r4
     8b8:	47c8      	blx	r9
		while (!_i2c_s_sync_is_byte_sent(&descr->device))
     8ba:	4620      	mov	r0, r4
     8bc:	47a8      	blx	r5
     8be:	2800      	cmp	r0, #0
     8c0:	d0fb      	beq.n	8ba <i2c_s_sync_write+0x3a>
			;
	} while (++offset < length);
     8c2:	3601      	adds	r6, #1
     8c4:	b2b6      	uxth	r6, r6
     8c6:	45b0      	cmp	r8, r6
     8c8:	d8f3      	bhi.n	8b2 <i2c_s_sync_write+0x32>

	/* To ensure no more data needs to be sent */
	_i2c_s_sync_clear_data_ready_flag(&descr->device);
     8ca:	4620      	mov	r0, r4
     8cc:	4b07      	ldr	r3, [pc, #28]	; (8ec <i2c_s_sync_write+0x6c>)
     8ce:	4798      	blx	r3

	return (int32_t)offset;
}
     8d0:	4630      	mov	r0, r6
     8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io && buf && length);
     8d6:	2000      	movs	r0, #0
     8d8:	e7dc      	b.n	894 <i2c_s_sync_write+0x14>
     8da:	2000      	movs	r0, #0
     8dc:	e7da      	b.n	894 <i2c_s_sync_write+0x14>
     8de:	bf00      	nop
     8e0:	0000188c 	.word	0x0000188c
     8e4:	00000b39 	.word	0x00000b39
     8e8:	000011eb 	.word	0x000011eb
     8ec:	000011ff 	.word	0x000011ff
     8f0:	000011dd 	.word	0x000011dd

000008f4 <i2c_s_sync_read>:
{
     8f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     8f8:	460f      	mov	r7, r1
     8fa:	4690      	mov	r8, r2
	ASSERT(io && buf && length);
     8fc:	4604      	mov	r4, r0
     8fe:	b1e0      	cbz	r0, 93a <i2c_s_sync_read+0x46>
     900:	b1e9      	cbz	r1, 93e <i2c_s_sync_read+0x4a>
     902:	1c10      	adds	r0, r2, #0
     904:	bf18      	it	ne
     906:	2001      	movne	r0, #1
     908:	229c      	movs	r2, #156	; 0x9c
     90a:	490e      	ldr	r1, [pc, #56]	; (944 <i2c_s_sync_read+0x50>)
     90c:	4b0e      	ldr	r3, [pc, #56]	; (948 <i2c_s_sync_read+0x54>)
     90e:	4798      	blx	r3
     910:	3f01      	subs	r7, #1
	uint16_t                      offset = 0;
     912:	2600      	movs	r6, #0
		while (!_i2c_s_sync_is_byte_received(&descr->device))
     914:	3c04      	subs	r4, #4
     916:	4d0d      	ldr	r5, [pc, #52]	; (94c <i2c_s_sync_read+0x58>)
		buf[offset] = _i2c_s_sync_read_byte(&descr->device);
     918:	f8df 9034 	ldr.w	r9, [pc, #52]	; 950 <i2c_s_sync_read+0x5c>
		while (!_i2c_s_sync_is_byte_received(&descr->device))
     91c:	4620      	mov	r0, r4
     91e:	47a8      	blx	r5
     920:	2800      	cmp	r0, #0
     922:	d0fb      	beq.n	91c <i2c_s_sync_read+0x28>
		buf[offset] = _i2c_s_sync_read_byte(&descr->device);
     924:	4620      	mov	r0, r4
     926:	47c8      	blx	r9
     928:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
     92c:	3601      	adds	r6, #1
     92e:	b2b6      	uxth	r6, r6
     930:	45b0      	cmp	r8, r6
     932:	d8f3      	bhi.n	91c <i2c_s_sync_read+0x28>
}
     934:	4630      	mov	r0, r6
     936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io && buf && length);
     93a:	2000      	movs	r0, #0
     93c:	e7e4      	b.n	908 <i2c_s_sync_read+0x14>
     93e:	2000      	movs	r0, #0
     940:	e7e2      	b.n	908 <i2c_s_sync_read+0x14>
     942:	bf00      	nop
     944:	0000188c 	.word	0x0000188c
     948:	00000b39 	.word	0x00000b39
     94c:	000011f5 	.word	0x000011f5
     950:	000011e3 	.word	0x000011e3

00000954 <i2c_s_sync_init>:
{
     954:	b538      	push	{r3, r4, r5, lr}
     956:	460d      	mov	r5, r1
	ASSERT(descr && hw);
     958:	4604      	mov	r4, r0
     95a:	b190      	cbz	r0, 982 <i2c_s_sync_init+0x2e>
     95c:	1c08      	adds	r0, r1, #0
     95e:	bf18      	it	ne
     960:	2001      	movne	r0, #1
     962:	2235      	movs	r2, #53	; 0x35
     964:	4908      	ldr	r1, [pc, #32]	; (988 <i2c_s_sync_init+0x34>)
     966:	4b09      	ldr	r3, [pc, #36]	; (98c <i2c_s_sync_init+0x38>)
     968:	4798      	blx	r3
	init_status = _i2c_s_sync_init(&descr->device, hw);
     96a:	4629      	mov	r1, r5
     96c:	4620      	mov	r0, r4
     96e:	4b08      	ldr	r3, [pc, #32]	; (990 <i2c_s_sync_init+0x3c>)
     970:	4798      	blx	r3
	if (init_status) {
     972:	4603      	mov	r3, r0
     974:	b918      	cbnz	r0, 97e <i2c_s_sync_init+0x2a>
	descr->io.read  = i2c_s_sync_read;
     976:	4a07      	ldr	r2, [pc, #28]	; (994 <i2c_s_sync_init+0x40>)
     978:	60a2      	str	r2, [r4, #8]
	descr->io.write = i2c_s_sync_write;
     97a:	4a07      	ldr	r2, [pc, #28]	; (998 <i2c_s_sync_init+0x44>)
     97c:	6062      	str	r2, [r4, #4]
}
     97e:	4618      	mov	r0, r3
     980:	bd38      	pop	{r3, r4, r5, pc}
     982:	2000      	movs	r0, #0
     984:	e7ed      	b.n	962 <i2c_s_sync_init+0xe>
     986:	bf00      	nop
     988:	0000188c 	.word	0x0000188c
     98c:	00000b39 	.word	0x00000b39
     990:	000011a9 	.word	0x000011a9
     994:	000008f5 	.word	0x000008f5
     998:	00000881 	.word	0x00000881

0000099c <qspi_sync_init>:
 * \brief Driver version
 */
#define QSPI_SYNC_DRIVER_VERSION 0x00000001u

int32_t qspi_sync_init(struct qspi_sync_descriptor *qspi, void *const hw)
{
     99c:	b538      	push	{r3, r4, r5, lr}
     99e:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
     9a0:	4605      	mov	r5, r0
     9a2:	b158      	cbz	r0, 9bc <qspi_sync_init+0x20>
     9a4:	1c08      	adds	r0, r1, #0
     9a6:	bf18      	it	ne
     9a8:	2001      	movne	r0, #1
     9aa:	2231      	movs	r2, #49	; 0x31
     9ac:	4904      	ldr	r1, [pc, #16]	; (9c0 <qspi_sync_init+0x24>)
     9ae:	4b05      	ldr	r3, [pc, #20]	; (9c4 <qspi_sync_init+0x28>)
     9b0:	4798      	blx	r3

	return _qspi_sync_init(&qspi->dev, hw);
     9b2:	4621      	mov	r1, r4
     9b4:	4628      	mov	r0, r5
     9b6:	4b04      	ldr	r3, [pc, #16]	; (9c8 <qspi_sync_init+0x2c>)
     9b8:	4798      	blx	r3
}
     9ba:	bd38      	pop	{r3, r4, r5, pc}
     9bc:	2000      	movs	r0, #0
     9be:	e7f4      	b.n	9aa <qspi_sync_init+0xe>
     9c0:	000018a8 	.word	0x000018a8
     9c4:	00000b39 	.word	0x00000b39
     9c8:	00000eed 	.word	0x00000eed

000009cc <qspi_sync_enable>:

	return _qspi_sync_deinit(&qspi->dev);
}

int32_t qspi_sync_enable(struct qspi_sync_descriptor *qspi)
{
     9cc:	b510      	push	{r4, lr}
	ASSERT(qspi);
     9ce:	4604      	mov	r4, r0
     9d0:	223f      	movs	r2, #63	; 0x3f
     9d2:	4905      	ldr	r1, [pc, #20]	; (9e8 <qspi_sync_enable+0x1c>)
     9d4:	3000      	adds	r0, #0
     9d6:	bf18      	it	ne
     9d8:	2001      	movne	r0, #1
     9da:	4b04      	ldr	r3, [pc, #16]	; (9ec <qspi_sync_enable+0x20>)
     9dc:	4798      	blx	r3

	return _qspi_sync_enable(&qspi->dev);
     9de:	4620      	mov	r0, r4
     9e0:	4b03      	ldr	r3, [pc, #12]	; (9f0 <qspi_sync_enable+0x24>)
     9e2:	4798      	blx	r3
}
     9e4:	bd10      	pop	{r4, pc}
     9e6:	bf00      	nop
     9e8:	000018a8 	.word	0x000018a8
     9ec:	00000b39 	.word	0x00000b39
     9f0:	00000f21 	.word	0x00000f21

000009f4 <qspi_sync_serial_run_command>:

	return _qspi_sync_disable(&qspi->dev);
}

int32_t qspi_sync_serial_run_command(struct qspi_sync_descriptor *qspi, const struct _qspi_command *cmd)
{
     9f4:	b538      	push	{r3, r4, r5, lr}
     9f6:	460c      	mov	r4, r1
	ASSERT(qspi && cmd);
     9f8:	4605      	mov	r5, r0
     9fa:	b158      	cbz	r0, a14 <qspi_sync_serial_run_command+0x20>
     9fc:	1c08      	adds	r0, r1, #0
     9fe:	bf18      	it	ne
     a00:	2001      	movne	r0, #1
     a02:	224d      	movs	r2, #77	; 0x4d
     a04:	4904      	ldr	r1, [pc, #16]	; (a18 <qspi_sync_serial_run_command+0x24>)
     a06:	4b05      	ldr	r3, [pc, #20]	; (a1c <qspi_sync_serial_run_command+0x28>)
     a08:	4798      	blx	r3

	return _qspi_sync_serial_run_command(&qspi->dev, cmd);
     a0a:	4621      	mov	r1, r4
     a0c:	4628      	mov	r0, r5
     a0e:	4b04      	ldr	r3, [pc, #16]	; (a20 <qspi_sync_serial_run_command+0x2c>)
     a10:	4798      	blx	r3
}
     a12:	bd38      	pop	{r3, r4, r5, pc}
     a14:	2000      	movs	r0, #0
     a16:	e7f4      	b.n	a02 <qspi_sync_serial_run_command+0xe>
     a18:	000018a8 	.word	0x000018a8
     a1c:	00000b39 	.word	0x00000b39
     a20:	00000f2d 	.word	0x00000f2d

00000a24 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
     a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a26:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
     a28:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
     a2a:	b12f      	cbz	r7, a38 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
     a2c:	688d      	ldr	r5, [r1, #8]
     a2e:	463c      	mov	r4, r7
     a30:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     a32:	f1c2 0e01 	rsb	lr, r2, #1
     a36:	e00b      	b.n	a50 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
     a38:	4b0e      	ldr	r3, [pc, #56]	; (a74 <timer_add_timer_task+0x50>)
     a3a:	4798      	blx	r3
		return;
     a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     a3e:	4473      	add	r3, lr
     a40:	68a0      	ldr	r0, [r4, #8]
     a42:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
     a44:	42ab      	cmp	r3, r5
     a46:	d20a      	bcs.n	a5e <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
     a48:	6823      	ldr	r3, [r4, #0]
     a4a:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     a4c:	b153      	cbz	r3, a64 <timer_add_timer_task+0x40>
     a4e:	461c      	mov	r4, r3
		if (it->time_label <= time) {
     a50:	6863      	ldr	r3, [r4, #4]
     a52:	4293      	cmp	r3, r2
     a54:	d8f3      	bhi.n	a3e <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
     a56:	68a0      	ldr	r0, [r4, #8]
     a58:	4403      	add	r3, r0
     a5a:	1a9b      	subs	r3, r3, r2
     a5c:	e7f2      	b.n	a44 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
     a5e:	42a7      	cmp	r7, r4
     a60:	d004      	beq.n	a6c <timer_add_timer_task+0x48>
     a62:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
     a64:	4620      	mov	r0, r4
     a66:	4b04      	ldr	r3, [pc, #16]	; (a78 <timer_add_timer_task+0x54>)
     a68:	4798      	blx	r3
     a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
     a6c:	4660      	mov	r0, ip
     a6e:	4b01      	ldr	r3, [pc, #4]	; (a74 <timer_add_timer_task+0x50>)
     a70:	4798      	blx	r3
     a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a74:	00000b61 	.word	0x00000b61
     a78:	00000b8d 	.word	0x00000b8d

00000a7c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
     a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
     a80:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
     a82:	6907      	ldr	r7, [r0, #16]
     a84:	3701      	adds	r7, #1
     a86:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
     a88:	7e03      	ldrb	r3, [r0, #24]
     a8a:	f013 0f01 	tst.w	r3, #1
     a8e:	d113      	bne.n	ab8 <timer_process_counted+0x3c>
     a90:	7e03      	ldrb	r3, [r0, #24]
     a92:	f013 0f02 	tst.w	r3, #2
     a96:	d10f      	bne.n	ab8 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
     a98:	b354      	cbz	r4, af0 <timer_process_counted+0x74>
     a9a:	6863      	ldr	r3, [r4, #4]
     a9c:	1afb      	subs	r3, r7, r3
     a9e:	68a2      	ldr	r2, [r4, #8]
     aa0:	4293      	cmp	r3, r2
     aa2:	d307      	bcc.n	ab4 <timer_process_counted+0x38>
     aa4:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
     aa6:	f100 0814 	add.w	r8, r0, #20
     aaa:	f8df 9048 	ldr.w	r9, [pc, #72]	; af4 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
     aae:	f8df a048 	ldr.w	sl, [pc, #72]	; af8 <timer_process_counted+0x7c>
     ab2:	e012      	b.n	ada <timer_process_counted+0x5e>
     ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
     ab8:	7e03      	ldrb	r3, [r0, #24]
     aba:	f043 0302 	orr.w	r3, r3, #2
     abe:	7603      	strb	r3, [r0, #24]
		return;
     ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ac4:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
     ac6:	68e3      	ldr	r3, [r4, #12]
     ac8:	4620      	mov	r0, r4
     aca:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
     acc:	b185      	cbz	r5, af0 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
     ace:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
     ad0:	686b      	ldr	r3, [r5, #4]
     ad2:	1afb      	subs	r3, r7, r3
     ad4:	68aa      	ldr	r2, [r5, #8]
     ad6:	4293      	cmp	r3, r2
     ad8:	d30a      	bcc.n	af0 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
     ada:	4640      	mov	r0, r8
     adc:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
     ade:	7c23      	ldrb	r3, [r4, #16]
     ae0:	2b01      	cmp	r3, #1
     ae2:	d1ef      	bne.n	ac4 <timer_process_counted+0x48>
			tmp->time_label = time;
     ae4:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
     ae6:	463a      	mov	r2, r7
     ae8:	4621      	mov	r1, r4
     aea:	4640      	mov	r0, r8
     aec:	47d0      	blx	sl
     aee:	e7e9      	b.n	ac4 <timer_process_counted+0x48>
     af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     af4:	00000b95 	.word	0x00000b95
     af8:	00000a25 	.word	0x00000a25

00000afc <timer_init>:
{
     afc:	b538      	push	{r3, r4, r5, lr}
     afe:	460d      	mov	r5, r1
	ASSERT(descr && hw);
     b00:	4604      	mov	r4, r0
     b02:	b178      	cbz	r0, b24 <timer_init+0x28>
     b04:	1c08      	adds	r0, r1, #0
     b06:	bf18      	it	ne
     b08:	2001      	movne	r0, #1
     b0a:	223b      	movs	r2, #59	; 0x3b
     b0c:	4906      	ldr	r1, [pc, #24]	; (b28 <timer_init+0x2c>)
     b0e:	4b07      	ldr	r3, [pc, #28]	; (b2c <timer_init+0x30>)
     b10:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     b12:	4629      	mov	r1, r5
     b14:	4620      	mov	r0, r4
     b16:	4b06      	ldr	r3, [pc, #24]	; (b30 <timer_init+0x34>)
     b18:	4798      	blx	r3
	descr->time                           = 0;
     b1a:	2000      	movs	r0, #0
     b1c:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     b1e:	4b05      	ldr	r3, [pc, #20]	; (b34 <timer_init+0x38>)
     b20:	6023      	str	r3, [r4, #0]
}
     b22:	bd38      	pop	{r3, r4, r5, pc}
     b24:	2000      	movs	r0, #0
     b26:	e7f0      	b.n	b0a <timer_init+0xe>
     b28:	000018c4 	.word	0x000018c4
     b2c:	00000b39 	.word	0x00000b39
     b30:	00001049 	.word	0x00001049
     b34:	00000a7d 	.word	0x00000a7d

00000b38 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     b38:	b900      	cbnz	r0, b3c <assert+0x4>
		__asm("BKPT #0");
     b3a:	be00      	bkpt	0x0000
     b3c:	4770      	bx	lr

00000b3e <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
     b3e:	6803      	ldr	r3, [r0, #0]
     b40:	b14b      	cbz	r3, b56 <is_list_element+0x18>
		if (it == element) {
     b42:	428b      	cmp	r3, r1
     b44:	d009      	beq.n	b5a <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
     b46:	681b      	ldr	r3, [r3, #0]
     b48:	b11b      	cbz	r3, b52 <is_list_element+0x14>
		if (it == element) {
     b4a:	4299      	cmp	r1, r3
     b4c:	d1fb      	bne.n	b46 <is_list_element+0x8>
			return true;
     b4e:	2001      	movs	r0, #1
		}
	}

	return false;
}
     b50:	4770      	bx	lr
	return false;
     b52:	2000      	movs	r0, #0
     b54:	4770      	bx	lr
     b56:	2000      	movs	r0, #0
     b58:	4770      	bx	lr
			return true;
     b5a:	2001      	movs	r0, #1
     b5c:	4770      	bx	lr
	...

00000b60 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
     b60:	b538      	push	{r3, r4, r5, lr}
     b62:	4604      	mov	r4, r0
     b64:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
     b66:	4b06      	ldr	r3, [pc, #24]	; (b80 <list_insert_as_head+0x20>)
     b68:	4798      	blx	r3
     b6a:	f080 0001 	eor.w	r0, r0, #1
     b6e:	2239      	movs	r2, #57	; 0x39
     b70:	4904      	ldr	r1, [pc, #16]	; (b84 <list_insert_as_head+0x24>)
     b72:	b2c0      	uxtb	r0, r0
     b74:	4b04      	ldr	r3, [pc, #16]	; (b88 <list_insert_as_head+0x28>)
     b76:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
     b78:	6823      	ldr	r3, [r4, #0]
     b7a:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
     b7c:	6025      	str	r5, [r4, #0]
     b7e:	bd38      	pop	{r3, r4, r5, pc}
     b80:	00000b3f 	.word	0x00000b3f
     b84:	000018dc 	.word	0x000018dc
     b88:	00000b39 	.word	0x00000b39

00000b8c <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
     b8c:	6803      	ldr	r3, [r0, #0]
     b8e:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
     b90:	6001      	str	r1, [r0, #0]
     b92:	4770      	bx	lr

00000b94 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
     b94:	6803      	ldr	r3, [r0, #0]
     b96:	b10b      	cbz	r3, b9c <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
     b98:	681a      	ldr	r2, [r3, #0]
     b9a:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
     b9c:	4618      	mov	r0, r3
     b9e:	4770      	bx	lr

00000ba0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     ba0:	b508      	push	{r3, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
     ba2:	4a08      	ldr	r2, [pc, #32]	; (bc4 <_init_chip+0x24>)
     ba4:	8813      	ldrh	r3, [r2, #0]
     ba6:	b29b      	uxth	r3, r3
     ba8:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
     baa:	4b07      	ldr	r3, [pc, #28]	; (bc8 <_init_chip+0x28>)
     bac:	4798      	blx	r3
	_oscctrl_init_sources();
     bae:	4b07      	ldr	r3, [pc, #28]	; (bcc <_init_chip+0x2c>)
     bb0:	4798      	blx	r3
	_mclk_init();
     bb2:	4b07      	ldr	r3, [pc, #28]	; (bd0 <_init_chip+0x30>)
     bb4:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
     bb6:	4b07      	ldr	r3, [pc, #28]	; (bd4 <_init_chip+0x34>)
     bb8:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     bba:	f640 70ff 	movw	r0, #4095	; 0xfff
     bbe:	4b06      	ldr	r3, [pc, #24]	; (bd8 <_init_chip+0x38>)
     bc0:	4798      	blx	r3
     bc2:	bd08      	pop	{r3, pc}
     bc4:	41004000 	.word	0x41004000
     bc8:	00000eb9 	.word	0x00000eb9
     bcc:	00000ecd 	.word	0x00000ecd
     bd0:	00000de1 	.word	0x00000de1
     bd4:	00000ee9 	.word	0x00000ee9
     bd8:	00000dbd 	.word	0x00000dbd

00000bdc <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
     bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
     bde:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
	return ((Eic *)hw)->INTFLAG.reg;
     be0:	4b2f      	ldr	r3, [pc, #188]	; (ca0 <_ext_irq_handler+0xc4>)
     be2:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
     be4:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
     be6:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
	((Eic *)hw)->INTFLAG.reg = mask;
     be8:	615a      	str	r2, [r3, #20]

	ASSERT(callback);
     bea:	4b2e      	ldr	r3, [pc, #184]	; (ca4 <_ext_irq_handler+0xc8>)
     bec:	6818      	ldr	r0, [r3, #0]
     bee:	22f0      	movs	r2, #240	; 0xf0
     bf0:	492d      	ldr	r1, [pc, #180]	; (ca8 <_ext_irq_handler+0xcc>)
     bf2:	3000      	adds	r0, #0
     bf4:	bf18      	it	ne
     bf6:	2001      	movne	r0, #1
     bf8:	4b2c      	ldr	r3, [pc, #176]	; (cac <_ext_irq_handler+0xd0>)
     bfa:	4798      	blx	r3

	while (flags) {
     bfc:	9b01      	ldr	r3, [sp, #4]
     bfe:	2b00      	cmp	r3, #0
     c00:	d04b      	beq.n	c9a <_ext_irq_handler+0xbe>
     c02:	f04f 37ff 	mov.w	r7, #4294967295
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
					pin = _map[middle].pin;
     c06:	4d2a      	ldr	r5, [pc, #168]	; (cb0 <_ext_irq_handler+0xd4>)
     c08:	e03b      	b.n	c82 <_ext_irq_handler+0xa6>
				if (_map[middle].extint == pos) {
     c0a:	46b6      	mov	lr, r6
					pin = _map[middle].pin;
     c0c:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
     c10:	f8de 7004 	ldr.w	r7, [lr, #4]
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
     c14:	f1b7 3fff 	cmp.w	r7, #4294967295
     c18:	d003      	beq.n	c22 <_ext_irq_handler+0x46>
				callback(pin);
     c1a:	4b22      	ldr	r3, [pc, #136]	; (ca4 <_ext_irq_handler+0xc8>)
     c1c:	681b      	ldr	r3, [r3, #0]
     c1e:	4638      	mov	r0, r7
     c20:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
     c22:	9b01      	ldr	r3, [sp, #4]
     c24:	fa06 f404 	lsl.w	r4, r6, r4
     c28:	ea23 0404 	bic.w	r4, r3, r4
     c2c:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
     c2e:	9a01      	ldr	r2, [sp, #4]
     c30:	fa92 f3a2 	rbit	r3, r2
     c34:	fab3 f383 	clz	r3, r3
     c38:	2a00      	cmp	r2, #0
		while (-1 != pos) {
     c3a:	bf08      	it	eq
     c3c:	f04f 33ff 	moveq.w	r3, #4294967295
     c40:	d018      	beq.n	c74 <_ext_irq_handler+0x98>
				if (_map[middle].extint == pos) {
     c42:	461c      	mov	r4, r3
     c44:	2b06      	cmp	r3, #6
     c46:	d0e0      	beq.n	c0a <_ext_irq_handler+0x2e>
     c48:	2206      	movs	r2, #6
     c4a:	4633      	mov	r3, r6
     c4c:	2003      	movs	r0, #3
     c4e:	2100      	movs	r1, #0
				if (_map[middle].extint < pos) {
     c50:	4294      	cmp	r4, r2
					lower = middle + 1;
     c52:	bfc7      	ittee	gt
     c54:	3301      	addgt	r3, #1
     c56:	b2d9      	uxtbgt	r1, r3
					upper = middle - 1;
     c58:	f103 33ff 	addle.w	r3, r3, #4294967295
     c5c:	b2d8      	uxtble	r0, r3
			while (upper >= lower) {
     c5e:	4281      	cmp	r1, r0
     c60:	d8d8      	bhi.n	c14 <_ext_irq_handler+0x38>
				middle = (upper + lower) >> 1;
     c62:	1843      	adds	r3, r0, r1
     c64:	f3c3 0347 	ubfx	r3, r3, #1, #8
     c68:	469e      	mov	lr, r3
				if (_map[middle].extint == pos) {
     c6a:	f815 2033 	ldrb.w	r2, [r5, r3, lsl #3]
     c6e:	42a2      	cmp	r2, r4
     c70:	d1ee      	bne.n	c50 <_ext_irq_handler+0x74>
     c72:	e7cb      	b.n	c0c <_ext_irq_handler+0x30>
	return ((Eic *)hw)->INTFLAG.reg;
     c74:	4b0a      	ldr	r3, [pc, #40]	; (ca0 <_ext_irq_handler+0xc4>)
     c76:	695a      	ldr	r2, [r3, #20]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
     c78:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
     c7a:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
     c7c:	615a      	str	r2, [r3, #20]
	while (flags) {
     c7e:	9b01      	ldr	r3, [sp, #4]
     c80:	b15b      	cbz	r3, c9a <_ext_irq_handler+0xbe>
		pos = ffs(flags) - 1;
     c82:	9a01      	ldr	r2, [sp, #4]
     c84:	fa92 f3a2 	rbit	r3, r2
     c88:	fab3 f383 	clz	r3, r3
     c8c:	2a00      	cmp	r2, #0
		while (-1 != pos) {
     c8e:	bf0c      	ite	eq
     c90:	f04f 33ff 	moveq.w	r3, #4294967295
				if (_map[middle].extint == pos) {
     c94:	2601      	movne	r6, #1
		while (-1 != pos) {
     c96:	d1d4      	bne.n	c42 <_ext_irq_handler+0x66>
     c98:	e7ec      	b.n	c74 <_ext_irq_handler+0x98>
	}
}
     c9a:	b003      	add	sp, #12
     c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c9e:	bf00      	nop
     ca0:	40002800 	.word	0x40002800
     ca4:	20000034 	.word	0x20000034
     ca8:	00001914 	.word	0x00001914
     cac:	00000b39 	.word	0x00000b39
     cb0:	000018fc 	.word	0x000018fc

00000cb4 <_ext_irq_init>:
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
     cb4:	4b35      	ldr	r3, [pc, #212]	; (d8c <_ext_irq_init+0xd8>)
     cb6:	685b      	ldr	r3, [r3, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
     cb8:	f013 0f01 	tst.w	r3, #1
     cbc:	d11f      	bne.n	cfe <_ext_irq_init+0x4a>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
     cbe:	4a33      	ldr	r2, [pc, #204]	; (d8c <_ext_irq_init+0xd8>)
     cc0:	6853      	ldr	r3, [r2, #4]
     cc2:	f013 0f03 	tst.w	r3, #3
     cc6:	d1fb      	bne.n	cc0 <_ext_irq_init+0xc>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
     cc8:	4b30      	ldr	r3, [pc, #192]	; (d8c <_ext_irq_init+0xd8>)
     cca:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
     ccc:	f013 0f02 	tst.w	r3, #2
     cd0:	d00d      	beq.n	cee <_ext_irq_init+0x3a>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
     cd2:	4a2e      	ldr	r2, [pc, #184]	; (d8c <_ext_irq_init+0xd8>)
     cd4:	7813      	ldrb	r3, [r2, #0]
     cd6:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
     cda:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
     cdc:	6853      	ldr	r3, [r2, #4]
     cde:	f013 0f03 	tst.w	r3, #3
     ce2:	d1fb      	bne.n	cdc <_ext_irq_init+0x28>
     ce4:	4a29      	ldr	r2, [pc, #164]	; (d8c <_ext_irq_init+0xd8>)
     ce6:	6853      	ldr	r3, [r2, #4]
     ce8:	f013 0f02 	tst.w	r3, #2
     cec:	d1fb      	bne.n	ce6 <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
     cee:	2201      	movs	r2, #1
     cf0:	4b26      	ldr	r3, [pc, #152]	; (d8c <_ext_irq_init+0xd8>)
     cf2:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
     cf4:	461a      	mov	r2, r3
     cf6:	6853      	ldr	r3, [r2, #4]
     cf8:	f013 0f03 	tst.w	r3, #3
     cfc:	d1fb      	bne.n	cf6 <_ext_irq_init+0x42>
     cfe:	4a23      	ldr	r2, [pc, #140]	; (d8c <_ext_irq_init+0xd8>)
     d00:	6853      	ldr	r3, [r2, #4]
     d02:	f013 0f01 	tst.w	r3, #1
     d06:	d1fb      	bne.n	d00 <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
     d08:	4a20      	ldr	r2, [pc, #128]	; (d8c <_ext_irq_init+0xd8>)
     d0a:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
     d0c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
	((Eic *)hw)->CTRLA.reg = tmp;
     d10:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
     d12:	6853      	ldr	r3, [r2, #4]
     d14:	f013 0f03 	tst.w	r3, #3
     d18:	d1fb      	bne.n	d12 <_ext_irq_init+0x5e>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
     d1a:	4b1c      	ldr	r3, [pc, #112]	; (d8c <_ext_irq_init+0xd8>)
     d1c:	2200      	movs	r2, #0
     d1e:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
     d20:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
     d22:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
     d24:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
     d26:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
     d28:	61da      	str	r2, [r3, #28]
     d2a:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
     d2c:	781a      	ldrb	r2, [r3, #0]
     d2e:	f042 0202 	orr.w	r2, r2, #2
     d32:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
     d34:	461a      	mov	r2, r3
     d36:	6853      	ldr	r3, [r2, #4]
     d38:	f013 0f03 	tst.w	r3, #3
     d3c:	d1fb      	bne.n	d36 <_ext_irq_init+0x82>
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d3e:	4b14      	ldr	r3, [pc, #80]	; (d90 <_ext_irq_init+0xdc>)
     d40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
     d44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
     d48:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     d4c:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d50:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d54:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d56:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     d5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
     d5e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     d62:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d66:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d6a:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     d70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
     d74:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     d78:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d7c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     d80:	601a      	str	r2, [r3, #0]
	callback = cb;
     d82:	4b04      	ldr	r3, [pc, #16]	; (d94 <_ext_irq_init+0xe0>)
     d84:	6018      	str	r0, [r3, #0]
}
     d86:	2000      	movs	r0, #0
     d88:	4770      	bx	lr
     d8a:	bf00      	nop
     d8c:	40002800 	.word	0x40002800
     d90:	e000e100 	.word	0xe000e100
     d94:	20000034 	.word	0x20000034

00000d98 <EIC_5_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_5_Handler(void)
{
     d98:	b508      	push	{r3, lr}
	_ext_irq_handler();
     d9a:	4b01      	ldr	r3, [pc, #4]	; (da0 <EIC_5_Handler+0x8>)
     d9c:	4798      	blx	r3
     d9e:	bd08      	pop	{r3, pc}
     da0:	00000bdd 	.word	0x00000bdd

00000da4 <EIC_6_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_6_Handler(void)
{
     da4:	b508      	push	{r3, lr}
	_ext_irq_handler();
     da6:	4b01      	ldr	r3, [pc, #4]	; (dac <EIC_6_Handler+0x8>)
     da8:	4798      	blx	r3
     daa:	bd08      	pop	{r3, pc}
     dac:	00000bdd 	.word	0x00000bdd

00000db0 <EIC_7_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_7_Handler(void)
{
     db0:	b508      	push	{r3, lr}
	_ext_irq_handler();
     db2:	4b01      	ldr	r3, [pc, #4]	; (db8 <EIC_7_Handler+0x8>)
     db4:	4798      	blx	r3
     db6:	bd08      	pop	{r3, pc}
     db8:	00000bdd 	.word	0x00000bdd

00000dbc <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
     dbc:	f010 0f01 	tst.w	r0, #1
     dc0:	d008      	beq.n	dd4 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
     dc2:	4a05      	ldr	r2, [pc, #20]	; (dd8 <_gclk_init_generators_by_fref+0x1c>)
     dc4:	4b05      	ldr	r3, [pc, #20]	; (ddc <_gclk_init_generators_by_fref+0x20>)
     dc6:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
     dc8:	4619      	mov	r1, r3
     dca:	f643 72fd 	movw	r2, #16381	; 0x3ffd
     dce:	684b      	ldr	r3, [r1, #4]
     dd0:	4213      	tst	r3, r2
     dd2:	d1fc      	bne.n	dce <_gclk_init_generators_by_fref+0x12>
     dd4:	4770      	bx	lr
     dd6:	bf00      	nop
     dd8:	00010101 	.word	0x00010101
     ddc:	40001c00 	.word	0x40001c00

00000de0 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
     de0:	2201      	movs	r2, #1
     de2:	4b01      	ldr	r3, [pc, #4]	; (de8 <_mclk_init+0x8>)
     de4:	715a      	strb	r2, [r3, #5]
     de6:	4770      	bx	lr
     de8:	40000800 	.word	0x40000800

00000dec <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
     dec:	b508      	push	{r3, lr}
	void *const hw = device->hw;
     dee:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
     df0:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
     df2:	f012 0f01 	tst.w	r2, #1
     df6:	d005      	beq.n	e04 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
     df8:	2201      	movs	r2, #1
     dfa:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
     dfc:	6803      	ldr	r3, [r0, #0]
     dfe:	b153      	cbz	r3, e16 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
     e00:	4798      	blx	r3
     e02:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
     e04:	8a1a      	ldrh	r2, [r3, #16]
     e06:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
     e08:	b12a      	cbz	r2, e16 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
     e0a:	f240 225e 	movw	r2, #606	; 0x25e
     e0e:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
     e10:	6843      	ldr	r3, [r0, #4]
     e12:	b103      	cbz	r3, e16 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
     e14:	4798      	blx	r3
     e16:	bd08      	pop	{r3, pc}

00000e18 <_flash_init>:
{
     e18:	b538      	push	{r3, r4, r5, lr}
     e1a:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
     e1c:	4605      	mov	r5, r0
     e1e:	b350      	cbz	r0, e76 <_flash_init+0x5e>
     e20:	4816      	ldr	r0, [pc, #88]	; (e7c <_flash_init+0x64>)
     e22:	4281      	cmp	r1, r0
     e24:	bf14      	ite	ne
     e26:	2000      	movne	r0, #0
     e28:	2001      	moveq	r0, #1
     e2a:	224b      	movs	r2, #75	; 0x4b
     e2c:	4914      	ldr	r1, [pc, #80]	; (e80 <_flash_init+0x68>)
     e2e:	4b15      	ldr	r3, [pc, #84]	; (e84 <_flash_init+0x6c>)
     e30:	4798      	blx	r3
	device->hw = hw;
     e32:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
     e34:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
     e36:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
     e3a:	049b      	lsls	r3, r3, #18
     e3c:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
     e3e:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
     e40:	4b11      	ldr	r3, [pc, #68]	; (e88 <_flash_init+0x70>)
     e42:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e44:	4b11      	ldr	r3, [pc, #68]	; (e8c <_flash_init+0x74>)
     e46:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
     e4a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
     e4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     e52:	f3bf 8f6f 	isb	sy
     e56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     e5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
     e5e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     e62:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e66:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
     e6a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e6e:	6019      	str	r1, [r3, #0]
     e70:	601a      	str	r2, [r3, #0]
}
     e72:	2000      	movs	r0, #0
     e74:	bd38      	pop	{r3, r4, r5, pc}
     e76:	2000      	movs	r0, #0
     e78:	e7d7      	b.n	e2a <_flash_init+0x12>
     e7a:	bf00      	nop
     e7c:	41004000 	.word	0x41004000
     e80:	0000192c 	.word	0x0000192c
     e84:	00000b39 	.word	0x00000b39
     e88:	20000038 	.word	0x20000038
     e8c:	e000e100 	.word	0xe000e100

00000e90 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
     e90:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
     e92:	4b02      	ldr	r3, [pc, #8]	; (e9c <NVMCTRL_0_Handler+0xc>)
     e94:	6818      	ldr	r0, [r3, #0]
     e96:	4b02      	ldr	r3, [pc, #8]	; (ea0 <NVMCTRL_0_Handler+0x10>)
     e98:	4798      	blx	r3
     e9a:	bd08      	pop	{r3, pc}
     e9c:	20000038 	.word	0x20000038
     ea0:	00000ded 	.word	0x00000ded

00000ea4 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
     ea4:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
     ea6:	4b02      	ldr	r3, [pc, #8]	; (eb0 <NVMCTRL_1_Handler+0xc>)
     ea8:	6818      	ldr	r0, [r3, #0]
     eaa:	4b02      	ldr	r3, [pc, #8]	; (eb4 <NVMCTRL_1_Handler+0x10>)
     eac:	4798      	blx	r3
     eae:	bd08      	pop	{r3, pc}
     eb0:	20000038 	.word	0x20000038
     eb4:	00000ded 	.word	0x00000ded

00000eb8 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
     eb8:	4b03      	ldr	r3, [pc, #12]	; (ec8 <_osc32kctrl_init_sources+0x10>)
     eba:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
     ebc:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
     ec0:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
     ec2:	2201      	movs	r2, #1
     ec4:	741a      	strb	r2, [r3, #16]
     ec6:	4770      	bx	lr
     ec8:	40001400 	.word	0x40001400

00000ecc <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
     ecc:	4a04      	ldr	r2, [pc, #16]	; (ee0 <_oscctrl_init_sources+0x14>)
     ece:	4b05      	ldr	r3, [pc, #20]	; (ee4 <_oscctrl_init_sources+0x18>)
     ed0:	619a      	str	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
     ed2:	461a      	mov	r2, r3
     ed4:	6913      	ldr	r3, [r2, #16]
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
     ed6:	f013 0f02 	tst.w	r3, #2
     eda:	d0fb      	beq.n	ed4 <_oscctrl_init_sources+0x8>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
     edc:	4770      	bx	lr
     ede:	bf00      	nop
     ee0:	03002606 	.word	0x03002606
     ee4:	40001000 	.word	0x40001000

00000ee8 <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
     ee8:	4770      	bx	lr
	...

00000eec <_qspi_sync_init>:
{
	hri_qspi_write_CTRLA_reg(hw, QSPI_CTRLA_ENABLE | QSPI_CTRLA_LASTXFER);
}

int32_t _qspi_sync_init(struct _qspi_sync_dev *dev, void *const hw)
{
     eec:	b538      	push	{r3, r4, r5, lr}
     eee:	460c      	mov	r4, r1
	ASSERT(dev && hw);
     ef0:	4605      	mov	r5, r0
     ef2:	b170      	cbz	r0, f12 <_qspi_sync_init+0x26>
     ef4:	1c08      	adds	r0, r1, #0
     ef6:	bf18      	it	ne
     ef8:	2001      	movne	r0, #1
     efa:	2240      	movs	r2, #64	; 0x40
     efc:	4906      	ldr	r1, [pc, #24]	; (f18 <_qspi_sync_init+0x2c>)
     efe:	4b07      	ldr	r3, [pc, #28]	; (f1c <_qspi_sync_init+0x30>)
     f00:	4798      	blx	r3
	dev->prvt = hw;
     f02:	602c      	str	r4, [r5, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
     f04:	2301      	movs	r3, #1
     f06:	6023      	str	r3, [r4, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
     f08:	2311      	movs	r3, #17
     f0a:	6063      	str	r3, [r4, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
     f0c:	2000      	movs	r0, #0
     f0e:	60a0      	str	r0, [r4, #8]

	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));
	return ERR_NONE;
}
     f10:	bd38      	pop	{r3, r4, r5, pc}
     f12:	2000      	movs	r0, #0
     f14:	e7f1      	b.n	efa <_qspi_sync_init+0xe>
     f16:	bf00      	nop
     f18:	0000194c 	.word	0x0000194c
     f1c:	00000b39 	.word	0x00000b39

00000f20 <_qspi_sync_enable>:
	return ERR_NONE;
}

int32_t _qspi_sync_enable(struct _qspi_sync_dev *dev)
{
	hri_qspi_write_CTRLA_reg(dev->prvt, QSPI_CTRLA_ENABLE);
     f20:	6803      	ldr	r3, [r0, #0]
	((Qspi *)hw)->CTRLA.reg = data;
     f22:	2202      	movs	r2, #2
     f24:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
}
     f26:	2000      	movs	r0, #0
     f28:	4770      	bx	lr
	...

00000f2c <_qspi_sync_serial_run_command>:
	__DSB();
	__ISB();
}

int32_t _qspi_sync_serial_run_command(struct _qspi_sync_dev *dev, const struct _qspi_command *cmd)
{
     f2c:	b570      	push	{r4, r5, r6, lr}
     f2e:	4605      	mov	r5, r0
     f30:	460c      	mov	r4, r1
	void *hw = dev->prvt;
     f32:	6803      	ldr	r3, [r0, #0]
	if (cmd->inst_frame.bits.addr_en) {
     f34:	780a      	ldrb	r2, [r1, #0]
     f36:	f012 0f20 	tst.w	r2, #32
		hri_qspi_write_INSTRADDR_reg(hw, cmd->address);
     f3a:	bf1c      	itt	ne
     f3c:	688a      	ldrne	r2, [r1, #8]
}

static inline void hri_qspi_write_INSTRADDR_reg(const void *const hw, hri_qspi_instraddr_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->INSTRADDR.reg = data;
     f3e:	631a      	strne	r2, [r3, #48]	; 0x30
	if (cmd->inst_frame.bits.inst_en) {
     f40:	780a      	ldrb	r2, [r1, #0]
     f42:	f012 0f10 	tst.w	r2, #16
     f46:	d005      	beq.n	f54 <_qspi_sync_serial_run_command+0x28>

static inline void hri_qspi_write_INSTRCTRL_INSTR_bf(const void *const hw, hri_qspi_instrctrl_reg_t data)
{
	uint32_t tmp;
	QSPI_CRITICAL_SECTION_ENTER();
	tmp = ((Qspi *)hw)->INSTRCTRL.reg;
     f48:	6b59      	ldr	r1, [r3, #52]	; 0x34
	tmp &= ~QSPI_INSTRCTRL_INSTR_Msk;
     f4a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
		hri_qspi_write_INSTRCTRL_INSTR_bf(hw, cmd->instruction);
     f4e:	7922      	ldrb	r2, [r4, #4]
	tmp |= QSPI_INSTRCTRL_INSTR(data);
     f50:	430a      	orrs	r2, r1
	((Qspi *)hw)->INSTRCTRL.reg = tmp;
     f52:	635a      	str	r2, [r3, #52]	; 0x34
	if (cmd->inst_frame.bits.opt_en) {
     f54:	7822      	ldrb	r2, [r4, #0]
     f56:	f012 0f40 	tst.w	r2, #64	; 0x40
     f5a:	d006      	beq.n	f6a <_qspi_sync_serial_run_command+0x3e>

static inline void hri_qspi_write_INSTRCTRL_OPTCODE_bf(const void *const hw, hri_qspi_instrctrl_reg_t data)
{
	uint32_t tmp;
	QSPI_CRITICAL_SECTION_ENTER();
	tmp = ((Qspi *)hw)->INSTRCTRL.reg;
     f5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	tmp &= ~QSPI_INSTRCTRL_OPTCODE_Msk;
     f5e:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
		hri_qspi_write_INSTRCTRL_OPTCODE_bf(hw, cmd->option);
     f62:	7961      	ldrb	r1, [r4, #5]
	tmp |= QSPI_INSTRCTRL_OPTCODE(data);
     f64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	((Qspi *)hw)->INSTRCTRL.reg = tmp;
     f68:	635a      	str	r2, [r3, #52]	; 0x34
	hri_qspi_write_INSTRFRAME_reg(hw, cmd->inst_frame.word);
     f6a:	6822      	ldr	r2, [r4, #0]
}

static inline void hri_qspi_write_INSTRFRAME_reg(const void *const hw, hri_qspi_instrframe_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->INSTRFRAME.reg = data;
     f6c:	639a      	str	r2, [r3, #56]	; 0x38
	_qspi_sync_command_set_ifr(dev, cmd);

	if (cmd->inst_frame.bits.data_en) {
     f6e:	7823      	ldrb	r3, [r4, #0]
     f70:	f013 0f80 	tst.w	r3, #128	; 0x80
     f74:	d10c      	bne.n	f90 <_qspi_sync_serial_run_command+0x64>
		_qspi_sync_run_transfer(dev, cmd);
	}

	_qspi_end_transfer(dev->prvt);
     f76:	682b      	ldr	r3, [r5, #0]
	((Qspi *)hw)->CTRLA.reg = data;
     f78:	4a1f      	ldr	r2, [pc, #124]	; (ff8 <_qspi_sync_serial_run_command+0xcc>)
     f7a:	601a      	str	r2, [r3, #0]

	while (!hri_qspi_get_INTFLAG_INSTREND_bit(dev->prvt))
     f7c:	682a      	ldr	r2, [r5, #0]
	return (((Qspi *)hw)->INTFLAG.reg & QSPI_INTFLAG_INSTREND) >> QSPI_INTFLAG_INSTREND_Pos;
     f7e:	69d3      	ldr	r3, [r2, #28]
     f80:	f413 6f80 	tst.w	r3, #1024	; 0x400
     f84:	d0fb      	beq.n	f7e <_qspi_sync_serial_run_command+0x52>
	((Qspi *)hw)->INTFLAG.reg = QSPI_INTFLAG_INSTREND;
     f86:	f44f 6380 	mov.w	r3, #1024	; 0x400
     f8a:	61d3      	str	r3, [r2, #28]
		;
	hri_qspi_clear_INTFLAG_INSTREND_bit(dev->prvt);
	return ERR_NONE;
}
     f8c:	2000      	movs	r0, #0
     f8e:	bd70      	pop	{r4, r5, r6, pc}
	void *   hw       = dev->prvt;
     f90:	6829      	ldr	r1, [r5, #0]
	if (cmd->inst_frame.bits.addr_en)
     f92:	f013 0f20 	tst.w	r3, #32
		qspi_mem += cmd->address;
     f96:	bf1a      	itte	ne
     f98:	68a2      	ldrne	r2, [r4, #8]
     f9a:	f102 6680 	addne.w	r6, r2, #67108864	; 0x4000000
	uint8_t *qspi_mem = (uint8_t *)QSPI_AHB;
     f9e:	f04f 6680 	moveq.w	r6, #67108864	; 0x4000000
	QSPI_CRITICAL_SECTION_LEAVE();
}

static inline hri_qspi_instrframe_reg_t hri_qspi_read_INSTRFRAME_reg(const void *const hw)
{
	return ((Qspi *)hw)->INSTRFRAME.reg;
     fa2:	6b8b      	ldr	r3, [r1, #56]	; 0x38
	ASSERT(cmd->tx_buf || cmd->rx_buf);
     fa4:	6923      	ldr	r3, [r4, #16]
     fa6:	b1ab      	cbz	r3, fd4 <_qspi_sync_serial_run_command+0xa8>
     fa8:	2001      	movs	r0, #1
     faa:	2282      	movs	r2, #130	; 0x82
     fac:	4913      	ldr	r1, [pc, #76]	; (ffc <_qspi_sync_serial_run_command+0xd0>)
     fae:	4b14      	ldr	r3, [pc, #80]	; (1000 <_qspi_sync_serial_run_command+0xd4>)
     fb0:	4798      	blx	r3
	if (cmd->tx_buf) {
     fb2:	6923      	ldr	r3, [r4, #16]
     fb4:	b19b      	cbz	r3, fde <_qspi_sync_serial_run_command+0xb2>
		_qspi_memcpy((uint8_t *)qspi_mem, (uint8_t *)cmd->tx_buf, cmd->buf_len);
     fb6:	68e0      	ldr	r0, [r4, #12]
	while (count--) {
     fb8:	b138      	cbz	r0, fca <_qspi_sync_serial_run_command+0x9e>
     fba:	1e72      	subs	r2, r6, #1
     fbc:	4418      	add	r0, r3
		*dst++ = *src++;
     fbe:	f813 1b01 	ldrb.w	r1, [r3], #1
     fc2:	f802 1f01 	strb.w	r1, [r2, #1]!
	while (count--) {
     fc6:	4283      	cmp	r3, r0
     fc8:	d1f9      	bne.n	fbe <_qspi_sync_serial_run_command+0x92>
  __ASM volatile ("dsb 0xF":::"memory");
     fca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     fce:	f3bf 8f6f 	isb	sy
     fd2:	e7d0      	b.n	f76 <_qspi_sync_serial_run_command+0x4a>
	ASSERT(cmd->tx_buf || cmd->rx_buf);
     fd4:	6960      	ldr	r0, [r4, #20]
     fd6:	3000      	adds	r0, #0
     fd8:	bf18      	it	ne
     fda:	2001      	movne	r0, #1
     fdc:	e7e5      	b.n	faa <_qspi_sync_serial_run_command+0x7e>
		_qspi_memcpy((uint8_t *)cmd->rx_buf, (uint8_t *)qspi_mem, cmd->buf_len);
     fde:	6963      	ldr	r3, [r4, #20]
     fe0:	68e1      	ldr	r1, [r4, #12]
	while (count--) {
     fe2:	2900      	cmp	r1, #0
     fe4:	d0f1      	beq.n	fca <_qspi_sync_serial_run_command+0x9e>
     fe6:	3b01      	subs	r3, #1
     fe8:	4431      	add	r1, r6
		*dst++ = *src++;
     fea:	f816 2b01 	ldrb.w	r2, [r6], #1
     fee:	f803 2f01 	strb.w	r2, [r3, #1]!
	while (count--) {
     ff2:	42b1      	cmp	r1, r6
     ff4:	d1f9      	bne.n	fea <_qspi_sync_serial_run_command+0xbe>
     ff6:	e7e8      	b.n	fca <_qspi_sync_serial_run_command+0x9e>
     ff8:	01000002 	.word	0x01000002
     ffc:	0000194c 	.word	0x0000194c
    1000:	00000b39 	.word	0x00000b39

00001004 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    1004:	b500      	push	{lr}
    1006:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    1008:	4b0d      	ldr	r3, [pc, #52]	; (1040 <RAMECC_Handler+0x3c>)
    100a:	789b      	ldrb	r3, [r3, #2]
    100c:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    100e:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    1010:	9b01      	ldr	r3, [sp, #4]
    1012:	f013 0f02 	tst.w	r3, #2
    1016:	d006      	beq.n	1026 <RAMECC_Handler+0x22>
    1018:	4b0a      	ldr	r3, [pc, #40]	; (1044 <RAMECC_Handler+0x40>)
    101a:	681b      	ldr	r3, [r3, #0]
    101c:	b11b      	cbz	r3, 1026 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    101e:	4a08      	ldr	r2, [pc, #32]	; (1040 <RAMECC_Handler+0x3c>)
    1020:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1022:	4798      	blx	r3
    1024:	e009      	b.n	103a <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    1026:	9b01      	ldr	r3, [sp, #4]
    1028:	f013 0f01 	tst.w	r3, #1
    102c:	d005      	beq.n	103a <RAMECC_Handler+0x36>
    102e:	4b05      	ldr	r3, [pc, #20]	; (1044 <RAMECC_Handler+0x40>)
    1030:	685b      	ldr	r3, [r3, #4]
    1032:	b113      	cbz	r3, 103a <RAMECC_Handler+0x36>
    1034:	4a02      	ldr	r2, [pc, #8]	; (1040 <RAMECC_Handler+0x3c>)
    1036:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1038:	4798      	blx	r3
	} else {
		return;
	}
}
    103a:	b003      	add	sp, #12
    103c:	f85d fb04 	ldr.w	pc, [sp], #4
    1040:	41020000 	.word	0x41020000
    1044:	20000098 	.word	0x20000098

00001048 <_timer_init>:

/**
 * \brief Initialize Timer
 */
int32_t _timer_init(struct _timer_device *const dev, void *const hw)
{
    1048:	b538      	push	{r3, r4, r5, lr}
    104a:	460c      	mov	r4, r1
	ASSERT(dev);
    104c:	4605      	mov	r5, r0
    104e:	2230      	movs	r2, #48	; 0x30
    1050:	4914      	ldr	r1, [pc, #80]	; (10a4 <_timer_init+0x5c>)
    1052:	3000      	adds	r0, #0
    1054:	bf18      	it	ne
    1056:	2001      	movne	r0, #1
    1058:	4b13      	ldr	r3, [pc, #76]	; (10a8 <_timer_init+0x60>)
    105a:	4798      	blx	r3

	dev->hw = hw;
    105c:	60ec      	str	r4, [r5, #12]
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    105e:	2301      	movs	r3, #1
    1060:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    1062:	f248 0203 	movw	r2, #32771	; 0x8003
    1066:	6923      	ldr	r3, [r4, #16]
    1068:	4213      	tst	r3, r2
    106a:	d1fc      	bne.n	1066 <_timer_init+0x1e>

	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    106c:	68eb      	ldr	r3, [r5, #12]
    106e:	691a      	ldr	r2, [r3, #16]
    1070:	f012 0f01 	tst.w	r2, #1
    1074:	d1fb      	bne.n	106e <_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    1076:	f248 0280 	movw	r2, #32896	; 0x8080
    107a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    107c:	f248 0103 	movw	r1, #32771	; 0x8003
    1080:	691a      	ldr	r2, [r3, #16]
    1082:	420a      	tst	r2, r1
    1084:	d1fc      	bne.n	1080 <_timer_init+0x38>
	        | (CONF_RTC_TAMPEVEI << RTC_MODE0_EVCTRL_TAMPEVEI_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	hri_rtcmode0_write_CTRLA_reg(
	    dev->hw, RTC_MODE0_CTRLA_PRESCALER(CONF_RTC_PRESCALER) | RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_MATCHCLR);
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    1086:	68ea      	ldr	r2, [r5, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    1088:	2320      	movs	r3, #32
    108a:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    108c:	6913      	ldr	r3, [r2, #16]
    108e:	f013 0f60 	tst.w	r3, #96	; 0x60
    1092:	d1fb      	bne.n	108c <_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    1094:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    1096:	f44f 7280 	mov.w	r2, #256	; 0x100
    109a:	815a      	strh	r2, [r3, #10]

	_rtc_dev = dev;
    109c:	4b03      	ldr	r3, [pc, #12]	; (10ac <_timer_init+0x64>)
    109e:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
    10a0:	2000      	movs	r0, #0
    10a2:	bd38      	pop	{r3, r4, r5, pc}
    10a4:	00001964 	.word	0x00001964
    10a8:	00000b39 	.word	0x00000b39
    10ac:	2000003c 	.word	0x2000003c

000010b0 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return NULL;
}
    10b0:	2000      	movs	r0, #0
    10b2:	4770      	bx	lr

000010b4 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    10b4:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    10b6:	4b08      	ldr	r3, [pc, #32]	; (10d8 <RTC_Handler+0x24>)
    10b8:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    10ba:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    10bc:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    10be:	f413 7f80 	tst.w	r3, #256	; 0x100
    10c2:	d007      	beq.n	10d4 <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    10c4:	6823      	ldr	r3, [r4, #0]
    10c6:	b10b      	cbz	r3, 10cc <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    10c8:	4620      	mov	r0, r4
    10ca:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    10cc:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    10ce:	f44f 7280 	mov.w	r2, #256	; 0x100
    10d2:	819a      	strh	r2, [r3, #12]
    10d4:	bd10      	pop	{r4, pc}
    10d6:	bf00      	nop
    10d8:	2000003c 	.word	0x2000003c

000010dc <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    10dc:	b470      	push	{r4, r5, r6}
    10de:	b087      	sub	sp, #28
    10e0:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    10e2:	466c      	mov	r4, sp
    10e4:	4d0c      	ldr	r5, [pc, #48]	; (1118 <_sercom_get_hardware_index+0x3c>)
    10e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    10e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    10ea:	e895 0003 	ldmia.w	r5, {r0, r1}
    10ee:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    10f2:	9b00      	ldr	r3, [sp, #0]
    10f4:	42b3      	cmp	r3, r6
    10f6:	d00c      	beq.n	1112 <_sercom_get_hardware_index+0x36>
    10f8:	4632      	mov	r2, r6
    10fa:	2001      	movs	r0, #1
    10fc:	f85d 3020 	ldr.w	r3, [sp, r0, lsl #2]
    1100:	4293      	cmp	r3, r2
    1102:	d007      	beq.n	1114 <_sercom_get_hardware_index+0x38>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1104:	3001      	adds	r0, #1
    1106:	2806      	cmp	r0, #6
    1108:	d1f8      	bne.n	10fc <_sercom_get_hardware_index+0x20>
			return i;
		}
	}
	return 0;
    110a:	2000      	movs	r0, #0
}
    110c:	b007      	add	sp, #28
    110e:	bc70      	pop	{r4, r5, r6}
    1110:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1112:	2000      	movs	r0, #0
			return i;
    1114:	b2c0      	uxtb	r0, r0
    1116:	e7f9      	b.n	110c <_sercom_get_hardware_index+0x30>
    1118:	0000197c 	.word	0x0000197c

0000111c <_i2c_s_init>:
 * \param[in] p The pointer to hardware instance
 *
 *\ return status of initialization
 */
static int32_t _i2c_s_init(void *const hw)
{
    111c:	b510      	push	{r4, lr}
    111e:	4604      	mov	r4, r0
 *
 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2c_s_index(const void *const hw)
{
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    1120:	4b1d      	ldr	r3, [pc, #116]	; (1198 <_i2c_s_init+0x7c>)
    1122:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2css); i++) {
		if (_i2css[i].number == sercom_offset) {
    1124:	2803      	cmp	r0, #3
    1126:	d008      	beq.n	113a <_i2c_s_init+0x1e>
			return i;
		}
	}

	ASSERT(false);
    1128:	f240 72b7 	movw	r2, #1975	; 0x7b7
    112c:	491b      	ldr	r1, [pc, #108]	; (119c <_i2c_s_init+0x80>)
    112e:	2000      	movs	r0, #0
    1130:	4b1b      	ldr	r3, [pc, #108]	; (11a0 <_i2c_s_init+0x84>)
    1132:	4798      	blx	r3
		return ERR_INVALID_ARG;
    1134:	f06f 000c 	mvn.w	r0, #12
}
    1138:	bd10      	pop	{r4, pc}
	};
}

static inline bool hri_sercomi2cs_is_syncing(const void *const hw, hri_sercomi2cs_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
    113a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cs_is_syncing(hw, SERCOM_I2CS_CTRLA_SWRST)) {
    113c:	f013 0f01 	tst.w	r3, #1
    1140:	d119      	bne.n	1176 <_i2c_s_init+0x5a>
	while (((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg) {
    1142:	69e3      	ldr	r3, [r4, #28]
    1144:	f013 0f03 	tst.w	r3, #3
    1148:	d1fb      	bne.n	1142 <_i2c_s_init+0x26>
static inline hri_sercomi2cs_ctrla_reg_t hri_sercomi2cs_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cs_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomi2cs_wait_for_sync(hw, SERCOM_I2CS_SYNCBUSY_SWRST | SERCOM_I2CS_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->I2CS.CTRLA.reg;
    114a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cs_get_CTRLA_reg(hw, SERCOM_I2CS_CTRLA_ENABLE)) {
    114c:	f013 0f02 	tst.w	r3, #2
    1150:	d00b      	beq.n	116a <_i2c_s_init+0x4e>
	((Sercom *)hw)->I2CS.CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
    1152:	6823      	ldr	r3, [r4, #0]
    1154:	f023 0302 	bic.w	r3, r3, #2
    1158:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg) {
    115a:	69e3      	ldr	r3, [r4, #28]
    115c:	f013 0f03 	tst.w	r3, #3
    1160:	d1fb      	bne.n	115a <_i2c_s_init+0x3e>
    1162:	69e3      	ldr	r3, [r4, #28]
    1164:	f013 0f02 	tst.w	r3, #2
    1168:	d1fb      	bne.n	1162 <_i2c_s_init+0x46>
}

static inline void hri_sercomi2cs_write_CTRLA_reg(const void *const hw, hri_sercomi2cs_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CS.CTRLA.reg = data;
    116a:	2311      	movs	r3, #17
    116c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg) {
    116e:	69e3      	ldr	r3, [r4, #28]
    1170:	f013 0f03 	tst.w	r3, #3
    1174:	d1fb      	bne.n	116e <_i2c_s_init+0x52>
    1176:	69e3      	ldr	r3, [r4, #28]
    1178:	f013 0f01 	tst.w	r3, #1
    117c:	d1fb      	bne.n	1176 <_i2c_s_init+0x5a>
	((Sercom *)hw)->I2CS.CTRLA.reg = data;
    117e:	4b09      	ldr	r3, [pc, #36]	; (11a4 <_i2c_s_init+0x88>)
    1180:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg) {
    1182:	69e3      	ldr	r3, [r4, #28]
    1184:	f013 0f03 	tst.w	r3, #3
    1188:	d1fb      	bne.n	1182 <_i2c_s_init+0x66>
}

static inline void hri_sercomi2cs_write_CTRLB_reg(const void *const hw, hri_sercomi2cs_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CS.CTRLB.reg = data;
    118a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
    118e:	6063      	str	r3, [r4, #4]
}

static inline void hri_sercomi2cs_write_ADDR_reg(const void *const hw, hri_sercomi2cs_addr_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CS.ADDR.reg = data;
    1190:	2320      	movs	r3, #32
    1192:	6263      	str	r3, [r4, #36]	; 0x24
	return ERR_NONE;
    1194:	2000      	movs	r0, #0
    1196:	bd10      	pop	{r4, pc}
    1198:	000010dd 	.word	0x000010dd
    119c:	000019ac 	.word	0x000019ac
    11a0:	00000b39 	.word	0x00000b39
    11a4:	00200010 	.word	0x00200010

000011a8 <_i2c_s_sync_init>:
{
    11a8:	b538      	push	{r3, r4, r5, lr}
    11aa:	460c      	mov	r4, r1
	ASSERT(device);
    11ac:	4605      	mov	r5, r0
    11ae:	f240 62a6 	movw	r2, #1702	; 0x6a6
    11b2:	4907      	ldr	r1, [pc, #28]	; (11d0 <_i2c_s_sync_init+0x28>)
    11b4:	3000      	adds	r0, #0
    11b6:	bf18      	it	ne
    11b8:	2001      	movne	r0, #1
    11ba:	4b06      	ldr	r3, [pc, #24]	; (11d4 <_i2c_s_sync_init+0x2c>)
    11bc:	4798      	blx	r3
	status = _i2c_s_init(hw);
    11be:	4620      	mov	r0, r4
    11c0:	4b05      	ldr	r3, [pc, #20]	; (11d8 <_i2c_s_sync_init+0x30>)
    11c2:	4798      	blx	r3
	if (status) {
    11c4:	4603      	mov	r3, r0
    11c6:	b900      	cbnz	r0, 11ca <_i2c_s_sync_init+0x22>
	device->hw = hw;
    11c8:	602c      	str	r4, [r5, #0]
}
    11ca:	4618      	mov	r0, r3
    11cc:	bd38      	pop	{r3, r4, r5, pc}
    11ce:	bf00      	nop
    11d0:	000019ac 	.word	0x000019ac
    11d4:	00000b39 	.word	0x00000b39
    11d8:	0000111d 	.word	0x0000111d

000011dc <_i2c_s_sync_write_byte>:
	hri_sercomi2cs_write_DATA_reg(device->hw, data);
    11dc:	6803      	ldr	r3, [r0, #0]
}

static inline void hri_sercomi2cs_write_DATA_reg(const void *const hw, hri_sercomi2cs_data_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CS.DATA.reg = data;
    11de:	6299      	str	r1, [r3, #40]	; 0x28
    11e0:	4770      	bx	lr

000011e2 <_i2c_s_sync_read_byte>:
	return hri_sercomi2cs_read_DATA_reg(device->hw);
    11e2:	6803      	ldr	r3, [r0, #0]
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cs_data_reg_t hri_sercomi2cs_read_DATA_reg(const void *const hw)
{
	return ((Sercom *)hw)->I2CS.DATA.reg;
    11e4:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    11e6:	b2c0      	uxtb	r0, r0
    11e8:	4770      	bx	lr

000011ea <_i2c_s_sync_is_byte_sent>:
	return hri_sercomi2cs_get_interrupt_DRDY_bit(device->hw);
    11ea:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->I2CS.INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) >> SERCOM_I2CS_INTFLAG_DRDY_Pos;
    11ec:	7e18      	ldrb	r0, [r3, #24]
}
    11ee:	f3c0 0080 	ubfx	r0, r0, #2, #1
    11f2:	4770      	bx	lr

000011f4 <_i2c_s_sync_is_byte_received>:
	return hri_sercomi2cs_get_interrupt_DRDY_bit(device->hw);
    11f4:	6803      	ldr	r3, [r0, #0]
    11f6:	7e18      	ldrb	r0, [r3, #24]
}
    11f8:	f3c0 0080 	ubfx	r0, r0, #2, #1
    11fc:	4770      	bx	lr

000011fe <_i2c_s_sync_clear_data_ready_flag>:
	hri_sercomi2cs_clear_INTFLAG_DRDY_bit(device->hw);
    11fe:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->I2CS.INTFLAG.reg = SERCOM_I2CS_INTFLAG_DRDY;
    1200:	2204      	movs	r2, #4
    1202:	761a      	strb	r2, [r3, #24]
}
    1204:	2000      	movs	r0, #0
    1206:	4770      	bx	lr

00001208 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    1208:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    120a:	4604      	mov	r4, r0
    120c:	b330      	cbz	r0, 125c <_wdt_init+0x54>
    120e:	6800      	ldr	r0, [r0, #0]
    1210:	3000      	adds	r0, #0
    1212:	bf18      	it	ne
    1214:	2001      	movne	r0, #1
    1216:	2250      	movs	r2, #80	; 0x50
    1218:	4914      	ldr	r1, [pc, #80]	; (126c <_wdt_init+0x64>)
    121a:	4b15      	ldr	r3, [pc, #84]	; (1270 <_wdt_init+0x68>)
    121c:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    121e:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    1220:	689a      	ldr	r2, [r3, #8]
    1222:	f012 0f0e 	tst.w	r2, #14
    1226:	d1fb      	bne.n	1220 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    1228:	781a      	ldrb	r2, [r3, #0]
    122a:	09d2      	lsrs	r2, r2, #7
    122c:	d118      	bne.n	1260 <_wdt_init+0x58>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    122e:	689a      	ldr	r2, [r3, #8]
    1230:	f012 0f0e 	tst.w	r2, #14
    1234:	d1fb      	bne.n	122e <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    1236:	781a      	ldrb	r2, [r3, #0]
    1238:	f012 0f02 	tst.w	r2, #2
    123c:	d113      	bne.n	1266 <_wdt_init+0x5e>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    123e:	781a      	ldrb	r2, [r3, #0]
    1240:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    1244:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    1246:	689a      	ldr	r2, [r3, #8]
    1248:	f012 0f0e 	tst.w	r2, #14
    124c:	d1fb      	bne.n	1246 <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    124e:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    1250:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    1252:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    1256:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    1258:	2000      	movs	r0, #0
    125a:	bd10      	pop	{r4, pc}
    125c:	2000      	movs	r0, #0
    125e:	e7da      	b.n	1216 <_wdt_init+0xe>
		return ERR_DENIED;
    1260:	f06f 0010 	mvn.w	r0, #16
    1264:	bd10      	pop	{r4, pc}
    1266:	f06f 0010 	mvn.w	r0, #16
}
    126a:	bd10      	pop	{r4, pc}
    126c:	000019c8 	.word	0x000019c8
    1270:	00000b39 	.word	0x00000b39

00001274 <main>:
#include <atmel_start.h>
#include "driver_examples.h"
#include "hal_gpio.h"

int main(void)
{
    1274:	b580      	push	{r7, lr}
    1276:	b082      	sub	sp, #8
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    1278:	4b0b      	ldr	r3, [pc, #44]	; (12a8 <main+0x34>)
    127a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    127c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1280:	4b0a      	ldr	r3, [pc, #40]	; (12ac <main+0x38>)
    1282:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1286:	461c      	mov	r4, r3
    1288:	4616      	mov	r6, r2
    128a:	4617      	mov	r7, r2
    128c:	f8c4 7094 	str.w	r7, [r4, #148]	; 0x94
	//QUAD_SPI_0_example();
	gpio_set_pin_level(PB11,true); // nordic holding pin low? 
	while (1) 
	{   
		gpio_set_pin_level(PB11,false);
		spi_nor_flash_read(SPI_NOR_FLASH_0, buff, 0, 4);
    1290:	2304      	movs	r3, #4
    1292:	2200      	movs	r2, #0
    1294:	eb0d 0103 	add.w	r1, sp, r3
    1298:	4805      	ldr	r0, [pc, #20]	; (12b0 <main+0x3c>)
    129a:	6800      	ldr	r0, [r0, #0]
    129c:	4d05      	ldr	r5, [pc, #20]	; (12b4 <main+0x40>)
    129e:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    12a0:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
    12a4:	e7f2      	b.n	128c <main+0x18>
    12a6:	bf00      	nop
    12a8:	000002d1 	.word	0x000002d1
    12ac:	41008000 	.word	0x41008000
    12b0:	200000a8 	.word	0x200000a8
    12b4:	000017d7 	.word	0x000017d7

000012b8 <s25fl116k_read_reg>:
	cmd.instruction = S25FL1_SOFT_RESET;
	qspi_sync_serial_run_command(descr, &cmd);
}

static uint8_t s25fl116k_read_reg(struct qspi_sync_descriptor *descr, uint8_t width, uint8_t inst)
{
    12b8:	b500      	push	{lr}
    12ba:	b089      	sub	sp, #36	; 0x24
	uint32_t status;
	/** To prevent unaligned access. Set "buf_len" to 4 instead of 1 */
	struct _qspi_command cmd = {
    12bc:	2300      	movs	r3, #0
    12be:	9301      	str	r3, [sp, #4]
    12c0:	9302      	str	r3, [sp, #8]
    12c2:	9303      	str	r3, [sp, #12]
    12c4:	9305      	str	r3, [sp, #20]
    12c6:	f001 0107 	and.w	r1, r1, #7
    12ca:	f041 0190 	orr.w	r1, r1, #144	; 0x90
    12ce:	f88d 1004 	strb.w	r1, [sp, #4]
    12d2:	f88d 2008 	strb.w	r2, [sp, #8]
    12d6:	2304      	movs	r3, #4
    12d8:	9304      	str	r3, [sp, #16]
    12da:	ab07      	add	r3, sp, #28
    12dc:	9306      	str	r3, [sp, #24]
	    .instruction              = inst,
	    .buf_len                  = 4,
	    .rx_buf                   = &status,
	};

	qspi_sync_serial_run_command(descr, &cmd);
    12de:	a901      	add	r1, sp, #4
    12e0:	4b03      	ldr	r3, [pc, #12]	; (12f0 <s25fl116k_read_reg+0x38>)
    12e2:	4798      	blx	r3
	return (uint8_t)status;
}
    12e4:	f89d 001c 	ldrb.w	r0, [sp, #28]
    12e8:	b009      	add	sp, #36	; 0x24
    12ea:	f85d fb04 	ldr.w	pc, [sp], #4
    12ee:	bf00      	nop
    12f0:	000009f5 	.word	0x000009f5

000012f4 <s25fl116k_wait_memory_access_ready>:

static void s25fl116k_wait_memory_access_ready(struct qspi_sync_descriptor *descr)
{
    12f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12f6:	4607      	mov	r7, r0
	while (s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1) & S25FL1_STATUS_RDYBSY)
    12f8:	2605      	movs	r6, #5
    12fa:	2500      	movs	r5, #0
    12fc:	4c04      	ldr	r4, [pc, #16]	; (1310 <s25fl116k_wait_memory_access_ready+0x1c>)
    12fe:	4632      	mov	r2, r6
    1300:	4629      	mov	r1, r5
    1302:	4638      	mov	r0, r7
    1304:	47a0      	blx	r4
    1306:	f010 0f01 	tst.w	r0, #1
    130a:	d1f8      	bne.n	12fe <s25fl116k_wait_memory_access_ready+0xa>
		;
}
    130c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    130e:	bf00      	nop
    1310:	000012b9 	.word	0x000012b9

00001314 <s25fl116k_write_enable>:

static void s25fl116k_write_enable(struct qspi_sync_descriptor *descr, uint8_t width, bool en)
{
    1314:	b5f0      	push	{r4, r5, r6, r7, lr}
    1316:	b087      	sub	sp, #28
    1318:	4604      	mov	r4, r0
	uint8_t              inst   = (en == true ? S25FL1_WRITE_ENABLE : S25FL1_WRITE_DISABLE);
    131a:	4616      	mov	r6, r2
    131c:	2a00      	cmp	r2, #0
    131e:	bf14      	ite	ne
    1320:	2206      	movne	r2, #6
    1322:	2204      	moveq	r2, #4
	uint8_t              status = 0;
	struct _qspi_command cmd    = {
    1324:	2300      	movs	r3, #0
    1326:	9300      	str	r3, [sp, #0]
    1328:	9301      	str	r3, [sp, #4]
    132a:	9302      	str	r3, [sp, #8]
    132c:	9303      	str	r3, [sp, #12]
    132e:	9304      	str	r3, [sp, #16]
    1330:	9305      	str	r3, [sp, #20]
    1332:	f001 0107 	and.w	r1, r1, #7
    1336:	f041 0110 	orr.w	r1, r1, #16
    133a:	f88d 1000 	strb.w	r1, [sp]
    133e:	f88d 2004 	strb.w	r2, [sp, #4]
        .inst_frame.bits.width   = width,
        .inst_frame.bits.inst_en = 1,
        .instruction             = inst,
    };

	status = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1);
    1342:	2205      	movs	r2, #5
    1344:	4619      	mov	r1, r3
    1346:	4b0b      	ldr	r3, [pc, #44]	; (1374 <s25fl116k_write_enable+0x60>)
    1348:	4798      	blx	r3
	while ((status & S25FL1_STATUS_WEL) >> S25FL1_STATUS_WEL_Pos != en) {
    134a:	f3c0 0040 	ubfx	r0, r0, #1, #1
    134e:	42b0      	cmp	r0, r6
    1350:	d00d      	beq.n	136e <s25fl116k_write_enable+0x5a>
    1352:	4635      	mov	r5, r6
		qspi_sync_serial_run_command(descr, &cmd);
    1354:	4f08      	ldr	r7, [pc, #32]	; (1378 <s25fl116k_write_enable+0x64>)
		status = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1);
    1356:	4e07      	ldr	r6, [pc, #28]	; (1374 <s25fl116k_write_enable+0x60>)
		qspi_sync_serial_run_command(descr, &cmd);
    1358:	4669      	mov	r1, sp
    135a:	4620      	mov	r0, r4
    135c:	47b8      	blx	r7
		status = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1);
    135e:	2205      	movs	r2, #5
    1360:	2100      	movs	r1, #0
    1362:	4620      	mov	r0, r4
    1364:	47b0      	blx	r6
	while ((status & S25FL1_STATUS_WEL) >> S25FL1_STATUS_WEL_Pos != en) {
    1366:	f3c0 0040 	ubfx	r0, r0, #1, #1
    136a:	42a8      	cmp	r0, r5
    136c:	d1f4      	bne.n	1358 <s25fl116k_write_enable+0x44>
	}
}
    136e:	b007      	add	sp, #28
    1370:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1372:	bf00      	nop
    1374:	000012b9 	.word	0x000012b9
    1378:	000009f5 	.word	0x000009f5

0000137c <s25fl116k_write_status>:

static void s25fl116k_write_status(struct qspi_sync_descriptor *descr, uint8_t width, uint8_t inst, uint8_t *data)
{
    137c:	b5f0      	push	{r4, r5, r6, r7, lr}
    137e:	b087      	sub	sp, #28
    1380:	4606      	mov	r6, r0
    1382:	460f      	mov	r7, r1
	/** To prevent unaligned access. Set "buf_len" to 4 instead of 3 */
	struct _qspi_command cmd = {
    1384:	2400      	movs	r4, #0
    1386:	9400      	str	r4, [sp, #0]
    1388:	9401      	str	r4, [sp, #4]
    138a:	9402      	str	r4, [sp, #8]
    138c:	9405      	str	r4, [sp, #20]
    138e:	f001 0507 	and.w	r5, r1, #7
    1392:	f045 0590 	orr.w	r5, r5, #144	; 0x90
    1396:	f88d 5000 	strb.w	r5, [sp]
    139a:	f04f 0500 	mov.w	r5, #0
    139e:	f04f 0e02 	mov.w	lr, #2
    13a2:	f36e 1505 	bfi	r5, lr, #4, #2
    13a6:	f88d 5001 	strb.w	r5, [sp, #1]
    13aa:	f88d 2004 	strb.w	r2, [sp, #4]
    13ae:	2204      	movs	r2, #4
    13b0:	9203      	str	r2, [sp, #12]
    13b2:	9304      	str	r3, [sp, #16]
	    .inst_frame.bits.tfr_type = QSPI_WRITE_ACCESS,
	    .instruction              = inst,
	    .buf_len                  = 4,
	    .tx_buf                   = data,
	};
	s25fl116k_write_enable(descr, width, true);
    13b4:	2201      	movs	r2, #1
    13b6:	4d06      	ldr	r5, [pc, #24]	; (13d0 <s25fl116k_write_status+0x54>)
    13b8:	47a8      	blx	r5
	qspi_sync_serial_run_command(descr, &cmd);
    13ba:	4669      	mov	r1, sp
    13bc:	4630      	mov	r0, r6
    13be:	4b05      	ldr	r3, [pc, #20]	; (13d4 <s25fl116k_write_status+0x58>)
    13c0:	4798      	blx	r3
	s25fl116k_write_enable(descr, width, false);
    13c2:	4622      	mov	r2, r4
    13c4:	4639      	mov	r1, r7
    13c6:	4630      	mov	r0, r6
    13c8:	47a8      	blx	r5
}
    13ca:	b007      	add	sp, #28
    13cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13ce:	bf00      	nop
    13d0:	00001315 	.word	0x00001315
    13d4:	000009f5 	.word	0x000009f5

000013d8 <s25fl116k_read>:
	}
	return me;
}

int32_t s25fl116k_read(const struct spi_nor_flash *const me, uint8_t *buf, uint32_t address, uint32_t length)
{
    13d8:	b570      	push	{r4, r5, r6, lr}
    13da:	b086      	sub	sp, #24
	struct s25fl116k *           s25fl1 = (struct s25fl116k *)me;
	struct qspi_sync_descriptor *descr  = (struct qspi_sync_descriptor *)(me->io);
    13dc:	6805      	ldr	r5, [r0, #0]

	struct _qspi_command cmd = {
    13de:	2400      	movs	r4, #0
    13e0:	9400      	str	r4, [sp, #0]
    13e2:	9401      	str	r4, [sp, #4]
    13e4:	9404      	str	r4, [sp, #16]
    13e6:	24b0      	movs	r4, #176	; 0xb0
    13e8:	f88d 4000 	strb.w	r4, [sp]
    13ec:	f04f 0400 	mov.w	r4, #0
    13f0:	2601      	movs	r6, #1
    13f2:	f366 1405 	bfi	r4, r6, #4, #2
    13f6:	f88d 4001 	strb.w	r4, [sp, #1]
    13fa:	2408      	movs	r4, #8
    13fc:	f88d 4002 	strb.w	r4, [sp, #2]
    1400:	240b      	movs	r4, #11
    1402:	f88d 4004 	strb.w	r4, [sp, #4]
    1406:	9202      	str	r2, [sp, #8]
    1408:	9303      	str	r3, [sp, #12]
    140a:	9105      	str	r1, [sp, #20]
	    .address                      = address,
	    .buf_len                      = length,
	    .rx_buf                       = buf,
	};

	if (s25fl1->quad_mode) {
    140c:	7a03      	ldrb	r3, [r0, #8]
    140e:	b14b      	cbz	r3, 1424 <s25fl116k_read+0x4c>
		cmd.instruction           = S25FL1_READ_ARRAY_QUAD;
    1410:	236b      	movs	r3, #107	; 0x6b
    1412:	f88d 3004 	strb.w	r3, [sp, #4]
		cmd.inst_frame.bits.width = QSPI_INST1_ADDR1_DATA4;
    1416:	f89d 3000 	ldrb.w	r3, [sp]
    141a:	2202      	movs	r2, #2
    141c:	f362 0302 	bfi	r3, r2, #0, #3
    1420:	f88d 3000 	strb.w	r3, [sp]
	}
	qspi_sync_serial_run_command(descr, &cmd);
    1424:	4669      	mov	r1, sp
    1426:	4628      	mov	r0, r5
    1428:	4b02      	ldr	r3, [pc, #8]	; (1434 <s25fl116k_read+0x5c>)
    142a:	4798      	blx	r3
	return ERR_NONE;
}
    142c:	2000      	movs	r0, #0
    142e:	b006      	add	sp, #24
    1430:	bd70      	pop	{r4, r5, r6, pc}
    1432:	bf00      	nop
    1434:	000009f5 	.word	0x000009f5

00001438 <s25fl116k_page_program>:
{
    1438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    143a:	4604      	mov	r4, r0
    143c:	460f      	mov	r7, r1
	s25fl116k_write_enable(descr, QSPI_INST1_ADDR1_DATA1, true);
    143e:	2201      	movs	r2, #1
    1440:	2100      	movs	r1, #0
    1442:	4d08      	ldr	r5, [pc, #32]	; (1464 <s25fl116k_page_program+0x2c>)
    1444:	47a8      	blx	r5
	s25fl116k_wait_memory_access_ready(descr);
    1446:	4620      	mov	r0, r4
    1448:	4e07      	ldr	r6, [pc, #28]	; (1468 <s25fl116k_page_program+0x30>)
    144a:	47b0      	blx	r6
	qspi_sync_serial_run_command(descr, cmd);
    144c:	4639      	mov	r1, r7
    144e:	4620      	mov	r0, r4
    1450:	4b06      	ldr	r3, [pc, #24]	; (146c <s25fl116k_page_program+0x34>)
    1452:	4798      	blx	r3
	s25fl116k_wait_memory_access_ready(descr);
    1454:	4620      	mov	r0, r4
    1456:	47b0      	blx	r6
	s25fl116k_write_enable(descr, QSPI_INST1_ADDR1_DATA1, false);
    1458:	2200      	movs	r2, #0
    145a:	4611      	mov	r1, r2
    145c:	4620      	mov	r0, r4
    145e:	47a8      	blx	r5
    1460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1462:	bf00      	nop
    1464:	00001315 	.word	0x00001315
    1468:	000012f5 	.word	0x000012f5
    146c:	000009f5 	.word	0x000009f5

00001470 <s25fl116k_write>:

int32_t s25fl116k_write(const struct spi_nor_flash *const me, uint8_t *buf, uint32_t address, uint32_t length)
{
    1470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1474:	b089      	sub	sp, #36	; 0x24
    1476:	9201      	str	r2, [sp, #4]
    1478:	461e      	mov	r6, r3
	struct qspi_sync_descriptor *descr = (struct qspi_sync_descriptor *)(me->io);
    147a:	6803      	ldr	r3, [r0, #0]
    147c:	9300      	str	r3, [sp, #0]
	uint32_t i = 0;

	/** Size / page_size */
	uint32_t number_of_writes = (length >> 8);

	struct _qspi_command cmd = {
    147e:	2300      	movs	r3, #0
    1480:	9302      	str	r3, [sp, #8]
    1482:	9303      	str	r3, [sp, #12]
    1484:	9307      	str	r3, [sp, #28]
    1486:	23b0      	movs	r3, #176	; 0xb0
    1488:	f88d 3008 	strb.w	r3, [sp, #8]
    148c:	2330      	movs	r3, #48	; 0x30
    148e:	f88d 3009 	strb.w	r3, [sp, #9]
    1492:	2302      	movs	r3, #2
    1494:	f88d 300c 	strb.w	r3, [sp, #12]
    1498:	9204      	str	r2, [sp, #16]
    149a:	9605      	str	r6, [sp, #20]
    149c:	9106      	str	r1, [sp, #24]
	    .buf_len                  = length,
	    .tx_buf                   = buf,
	};

	/** If less than page size */
	if (number_of_writes == 0) {
    149e:	0a37      	lsrs	r7, r6, #8
    14a0:	d023      	beq.n	14ea <s25fl116k_write+0x7a>
    14a2:	468b      	mov	fp, r1
    14a4:	460c      	mov	r4, r1
    14a6:	2500      	movs	r5, #0
		s25fl116k_page_program(descr, &cmd);
	} else {
		/** Multiple page */
		for (i = 0; i < number_of_writes; i++) {
			cmd.buf_len = S25FL1_PAGE_SIZE;
    14a8:	f44f 7a80 	mov.w	sl, #256	; 0x100
			cmd.address = address;
    14ac:	9b01      	ldr	r3, [sp, #4]
    14ae:	eba3 0901 	sub.w	r9, r3, r1
			cmd.tx_buf  = buf, s25fl116k_page_program(descr, &cmd);
    14b2:	f8df 8050 	ldr.w	r8, [pc, #80]	; 1504 <s25fl116k_write+0x94>
			cmd.buf_len = S25FL1_PAGE_SIZE;
    14b6:	f8cd a014 	str.w	sl, [sp, #20]
			cmd.address = address;
    14ba:	eb04 0309 	add.w	r3, r4, r9
    14be:	9304      	str	r3, [sp, #16]
			cmd.tx_buf  = buf, s25fl116k_page_program(descr, &cmd);
    14c0:	9406      	str	r4, [sp, #24]
    14c2:	a902      	add	r1, sp, #8
    14c4:	9800      	ldr	r0, [sp, #0]
    14c6:	47c0      	blx	r8
			buf += S25FL1_PAGE_SIZE;
    14c8:	f504 7480 	add.w	r4, r4, #256	; 0x100
		for (i = 0; i < number_of_writes; i++) {
    14cc:	3501      	adds	r5, #1
    14ce:	42af      	cmp	r7, r5
    14d0:	d1f1      	bne.n	14b6 <s25fl116k_write+0x46>
    14d2:	022d      	lsls	r5, r5, #8
    14d4:	eb0b 0205 	add.w	r2, fp, r5
    14d8:	9b01      	ldr	r3, [sp, #4]
    14da:	441d      	add	r5, r3
			address += S25FL1_PAGE_SIZE;
		}
		if (length % S25FL1_PAGE_SIZE) {
    14dc:	f016 03ff 	ands.w	r3, r6, #255	; 0xff
    14e0:	d108      	bne.n	14f4 <s25fl116k_write+0x84>
			cmd.address = address;
			cmd.tx_buf  = buf, s25fl116k_page_program(descr, &cmd);
		}
	}
	return ERR_NONE;
}
    14e2:	2000      	movs	r0, #0
    14e4:	b009      	add	sp, #36	; 0x24
    14e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		s25fl116k_page_program(descr, &cmd);
    14ea:	a902      	add	r1, sp, #8
    14ec:	9800      	ldr	r0, [sp, #0]
    14ee:	4b05      	ldr	r3, [pc, #20]	; (1504 <s25fl116k_write+0x94>)
    14f0:	4798      	blx	r3
    14f2:	e7f6      	b.n	14e2 <s25fl116k_write+0x72>
			cmd.buf_len = length % S25FL1_PAGE_SIZE;
    14f4:	9305      	str	r3, [sp, #20]
			cmd.address = address;
    14f6:	9504      	str	r5, [sp, #16]
			cmd.tx_buf  = buf, s25fl116k_page_program(descr, &cmd);
    14f8:	9206      	str	r2, [sp, #24]
    14fa:	a902      	add	r1, sp, #8
    14fc:	9800      	ldr	r0, [sp, #0]
    14fe:	4b01      	ldr	r3, [pc, #4]	; (1504 <s25fl116k_write+0x94>)
    1500:	4798      	blx	r3
    1502:	e7ee      	b.n	14e2 <s25fl116k_write+0x72>
    1504:	00001439 	.word	0x00001439

00001508 <s25fl116k_erase>:

int32_t s25fl116k_erase(const struct spi_nor_flash *const me, uint32_t address, uint32_t length)
{
    1508:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    150c:	b087      	sub	sp, #28
    150e:	4615      	mov	r5, r2
	struct qspi_sync_descriptor *descr = (struct qspi_sync_descriptor *)(me->io);
    1510:	6806      	ldr	r6, [r0, #0]

	uint32_t temp_addr = address;
	uint32_t temp_len  = length;
	uint8_t  status;

	struct _qspi_command cmd = {
    1512:	2300      	movs	r3, #0
    1514:	9300      	str	r3, [sp, #0]
    1516:	9301      	str	r3, [sp, #4]
    1518:	9302      	str	r3, [sp, #8]
    151a:	9303      	str	r3, [sp, #12]
    151c:	9304      	str	r3, [sp, #16]
    151e:	9305      	str	r3, [sp, #20]
    1520:	2330      	movs	r3, #48	; 0x30
    1522:	f88d 3000 	strb.w	r3, [sp]
    1526:	f04f 0300 	mov.w	r3, #0
    152a:	2202      	movs	r2, #2
    152c:	f362 1305 	bfi	r3, r2, #4, #2
    1530:	f88d 3001 	strb.w	r3, [sp, #1]
	    .inst_frame.bits.inst_en  = 1,
	    .inst_frame.bits.addr_en  = 1,
	    .inst_frame.bits.tfr_type = QSPI_WRITE_ACCESS,
	};

	if ((length % S25FL1_SECTOR_SIZE) || (address % S25FL1_SECTOR_SIZE)) {
    1534:	ea41 0305 	orr.w	r3, r1, r5
    1538:	f3c3 030b 	ubfx	r3, r3, #0, #12
    153c:	2b00      	cmp	r3, #0
    153e:	d15e      	bne.n	15fe <s25fl116k_erase+0xf6>
    1540:	460c      	mov	r4, r1
		return ERR_INVALID_ARG;
	}
	status = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1);
    1542:	2205      	movs	r2, #5
    1544:	2100      	movs	r1, #0
    1546:	4630      	mov	r0, r6
    1548:	4b31      	ldr	r3, [pc, #196]	; (1610 <s25fl116k_erase+0x108>)
    154a:	4798      	blx	r3
	if ((status & S25FL1_STATUS_RDYBSY) != S25FL1_STATUS_RDYBSY_READY)
    154c:	f010 0f01 	tst.w	r0, #1
    1550:	d003      	beq.n	155a <s25fl116k_erase+0x52>
		return S25FL1_ERROR_BUSY;
    1552:	2002      	movs	r0, #2
			return ERR_INVALID_ARG;
		}
	}
	s25fl116k_write_enable(descr, QSPI_INST1_ADDR1_DATA1, false);
	return ERR_NONE;
}
    1554:	b007      	add	sp, #28
    1556:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	s25fl116k_write_enable(descr, QSPI_INST1_ADDR1_DATA1, true);
    155a:	2201      	movs	r2, #1
    155c:	2100      	movs	r1, #0
    155e:	4630      	mov	r0, r6
    1560:	4b2c      	ldr	r3, [pc, #176]	; (1614 <s25fl116k_erase+0x10c>)
    1562:	4798      	blx	r3
	if (address == 0 && length >= S25FL1_FLASH_SIZE) {
    1564:	b914      	cbnz	r4, 156c <s25fl116k_erase+0x64>
    1566:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
    156a:	d207      	bcs.n	157c <s25fl116k_erase+0x74>
	while (temp_len > 0) {
    156c:	2d00      	cmp	r5, #0
    156e:	d03f      	beq.n	15f0 <s25fl116k_erase+0xe8>
			cmd.instruction = S25FL1_BLOCK_ERASE_64K;
    1570:	f04f 09d8 	mov.w	r9, #216	; 0xd8
			qspi_sync_serial_run_command(descr, &cmd);
    1574:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 161c <s25fl116k_erase+0x114>
			s25fl116k_wait_memory_access_ready(descr);
    1578:	4f27      	ldr	r7, [pc, #156]	; (1618 <s25fl116k_erase+0x110>)
    157a:	e026      	b.n	15ca <s25fl116k_erase+0xc2>
		cmd.inst_frame.bits.addr_en = 0;
    157c:	f89d 3000 	ldrb.w	r3, [sp]
    1580:	f36f 1345 	bfc	r3, #5, #1
    1584:	f88d 3000 	strb.w	r3, [sp]
		cmd.instruction             = S25FL1_CHIP_ERASE_2;
    1588:	23c7      	movs	r3, #199	; 0xc7
    158a:	f88d 3004 	strb.w	r3, [sp, #4]
		qspi_sync_serial_run_command(descr, &cmd);
    158e:	4669      	mov	r1, sp
    1590:	4630      	mov	r0, r6
    1592:	4b22      	ldr	r3, [pc, #136]	; (161c <s25fl116k_erase+0x114>)
    1594:	4798      	blx	r3
		temp_len -= S25FL1_FLASH_SIZE;
    1596:	f5a5 1500 	sub.w	r5, r5, #2097152	; 0x200000
		s25fl116k_wait_memory_access_ready(descr);
    159a:	4630      	mov	r0, r6
    159c:	4b1e      	ldr	r3, [pc, #120]	; (1618 <s25fl116k_erase+0x110>)
    159e:	4798      	blx	r3
    15a0:	e7e4      	b.n	156c <s25fl116k_erase+0x64>
		} else if ((temp_addr % S25FL1_SECTOR_SIZE == 0) && (temp_len >= S25FL1_SECTOR_SIZE)) {
    15a2:	f3c4 030b 	ubfx	r3, r4, #0, #12
    15a6:	bb6b      	cbnz	r3, 1604 <s25fl116k_erase+0xfc>
    15a8:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
    15ac:	d32d      	bcc.n	160a <s25fl116k_erase+0x102>
			cmd.address     = temp_addr;
    15ae:	9402      	str	r4, [sp, #8]
			cmd.instruction = S25FL1_BLOCK_ERASE_4K;
    15b0:	2320      	movs	r3, #32
    15b2:	f88d 3004 	strb.w	r3, [sp, #4]
			qspi_sync_serial_run_command(descr, &cmd);
    15b6:	4669      	mov	r1, sp
    15b8:	4630      	mov	r0, r6
    15ba:	47c0      	blx	r8
			temp_addr += S25FL1_SECTOR_SIZE;
    15bc:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
			temp_len -= S25FL1_SECTOR_SIZE;
    15c0:	f5a5 5580 	sub.w	r5, r5, #4096	; 0x1000
			s25fl116k_wait_memory_access_ready(descr);
    15c4:	4630      	mov	r0, r6
    15c6:	47b8      	blx	r7
	while (temp_len > 0) {
    15c8:	b195      	cbz	r5, 15f0 <s25fl116k_erase+0xe8>
		if ((temp_addr % S25FL1_BLOCK_SIZE == 0) && (temp_len >= S25FL1_BLOCK_SIZE)) {
    15ca:	b2a3      	uxth	r3, r4
    15cc:	2b00      	cmp	r3, #0
    15ce:	d1e8      	bne.n	15a2 <s25fl116k_erase+0x9a>
    15d0:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
    15d4:	d3e5      	bcc.n	15a2 <s25fl116k_erase+0x9a>
			cmd.address     = temp_addr;
    15d6:	9402      	str	r4, [sp, #8]
			cmd.instruction = S25FL1_BLOCK_ERASE_64K;
    15d8:	f88d 9004 	strb.w	r9, [sp, #4]
			qspi_sync_serial_run_command(descr, &cmd);
    15dc:	4669      	mov	r1, sp
    15de:	4630      	mov	r0, r6
    15e0:	47c0      	blx	r8
			temp_addr += S25FL1_BLOCK_SIZE;
    15e2:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
			temp_len -= S25FL1_BLOCK_SIZE;
    15e6:	f5a5 3580 	sub.w	r5, r5, #65536	; 0x10000
			s25fl116k_wait_memory_access_ready(descr);
    15ea:	4630      	mov	r0, r6
    15ec:	47b8      	blx	r7
    15ee:	e7eb      	b.n	15c8 <s25fl116k_erase+0xc0>
	s25fl116k_write_enable(descr, QSPI_INST1_ADDR1_DATA1, false);
    15f0:	2200      	movs	r2, #0
    15f2:	4611      	mov	r1, r2
    15f4:	4630      	mov	r0, r6
    15f6:	4b07      	ldr	r3, [pc, #28]	; (1614 <s25fl116k_erase+0x10c>)
    15f8:	4798      	blx	r3
	return ERR_NONE;
    15fa:	2000      	movs	r0, #0
    15fc:	e7aa      	b.n	1554 <s25fl116k_erase+0x4c>
		return ERR_INVALID_ARG;
    15fe:	f06f 000c 	mvn.w	r0, #12
    1602:	e7a7      	b.n	1554 <s25fl116k_erase+0x4c>
			return ERR_INVALID_ARG;
    1604:	f06f 000c 	mvn.w	r0, #12
    1608:	e7a4      	b.n	1554 <s25fl116k_erase+0x4c>
    160a:	f06f 000c 	mvn.w	r0, #12
    160e:	e7a1      	b.n	1554 <s25fl116k_erase+0x4c>
    1610:	000012b9 	.word	0x000012b9
    1614:	00001315 	.word	0x00001315
    1618:	000012f5 	.word	0x000012f5
    161c:	000009f5 	.word	0x000009f5

00001620 <s25fl116k_enable_xip>:

int32_t s25fl116k_enable_xip(const struct spi_nor_flash *const me)
{
    1620:	b5f0      	push	{r4, r5, r6, r7, lr}
    1622:	b089      	sub	sp, #36	; 0x24
	struct qspi_sync_descriptor *descr = (struct qspi_sync_descriptor *)(me->io);
    1624:	6804      	ldr	r4, [r0, #0]

	uint8_t dummy_read, status[3];

	struct _qspi_command cmd = {
    1626:	2500      	movs	r5, #0
    1628:	9501      	str	r5, [sp, #4]
    162a:	9502      	str	r5, [sp, #8]
    162c:	9503      	str	r5, [sp, #12]
    162e:	9505      	str	r5, [sp, #20]
    1630:	23f4      	movs	r3, #244	; 0xf4
    1632:	f88d 3004 	strb.w	r3, [sp, #4]
    1636:	2302      	movs	r3, #2
    1638:	f043 0250 	orr.w	r2, r3, #80	; 0x50
    163c:	f88d 2005 	strb.w	r2, [sp, #5]
    1640:	2205      	movs	r2, #5
    1642:	f88d 2006 	strb.w	r2, [sp, #6]
    1646:	21eb      	movs	r1, #235	; 0xeb
    1648:	f88d 1008 	strb.w	r1, [sp, #8]
    164c:	f88d 3009 	strb.w	r3, [sp, #9]
    1650:	2301      	movs	r3, #1
    1652:	9304      	str	r3, [sp, #16]
    1654:	f10d 031f 	add.w	r3, sp, #31
    1658:	9306      	str	r3, [sp, #24]
	    .address                        = 0,
	    .buf_len                        = 1,
	    .rx_buf                         = &dummy_read,
	};

	status[0] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1);
    165a:	4629      	mov	r1, r5
    165c:	4620      	mov	r0, r4
    165e:	4e17      	ldr	r6, [pc, #92]	; (16bc <s25fl116k_enable_xip+0x9c>)
    1660:	47b0      	blx	r6
    1662:	f88d 001c 	strb.w	r0, [sp, #28]
	status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    1666:	2235      	movs	r2, #53	; 0x35
    1668:	4629      	mov	r1, r5
    166a:	4620      	mov	r0, r4
    166c:	47b0      	blx	r6
    166e:	f88d 001d 	strb.w	r0, [sp, #29]
	status[2] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_3);
    1672:	2233      	movs	r2, #51	; 0x33
    1674:	4629      	mov	r1, r5
    1676:	4620      	mov	r0, r4
    1678:	47b0      	blx	r6
    167a:	f88d 001e 	strb.w	r0, [sp, #30]

	while (!(status[1] & S25FL1_STATUS_QUAD_ENABLE)) {
    167e:	f89d 001d 	ldrb.w	r0, [sp, #29]
    1682:	f010 0f02 	tst.w	r0, #2
    1686:	d112      	bne.n	16ae <s25fl116k_enable_xip+0x8e>
		status[1] |= S25FL1_STATUS_QUAD_ENABLE;
		s25fl116k_write_status(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_WRITE_STATUS, status);
    1688:	4f0d      	ldr	r7, [pc, #52]	; (16c0 <s25fl116k_enable_xip+0xa0>)
		status[1] |= S25FL1_STATUS_QUAD_ENABLE;
    168a:	f040 0002 	orr.w	r0, r0, #2
    168e:	f88d 001d 	strb.w	r0, [sp, #29]
		s25fl116k_write_status(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_WRITE_STATUS, status);
    1692:	ab07      	add	r3, sp, #28
    1694:	2201      	movs	r2, #1
    1696:	4629      	mov	r1, r5
    1698:	4620      	mov	r0, r4
    169a:	47b8      	blx	r7
		status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    169c:	2235      	movs	r2, #53	; 0x35
    169e:	4629      	mov	r1, r5
    16a0:	4620      	mov	r0, r4
    16a2:	47b0      	blx	r6
    16a4:	f88d 001d 	strb.w	r0, [sp, #29]
	while (!(status[1] & S25FL1_STATUS_QUAD_ENABLE)) {
    16a8:	f010 0f02 	tst.w	r0, #2
    16ac:	d0ed      	beq.n	168a <s25fl116k_enable_xip+0x6a>
	}

	qspi_sync_serial_run_command(descr, &cmd);
    16ae:	a901      	add	r1, sp, #4
    16b0:	4620      	mov	r0, r4
    16b2:	4b04      	ldr	r3, [pc, #16]	; (16c4 <s25fl116k_enable_xip+0xa4>)
    16b4:	4798      	blx	r3
	return ERR_NONE;
}
    16b6:	2000      	movs	r0, #0
    16b8:	b009      	add	sp, #36	; 0x24
    16ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16bc:	000012b9 	.word	0x000012b9
    16c0:	0000137d 	.word	0x0000137d
    16c4:	000009f5 	.word	0x000009f5

000016c8 <s25fl116k_disable_xip>:

int32_t s25fl116k_disable_xip(const struct spi_nor_flash *const me)
{
    16c8:	b530      	push	{r4, r5, lr}
    16ca:	b087      	sub	sp, #28
	struct qspi_sync_descriptor *descr = (struct qspi_sync_descriptor *)(me->io);
    16cc:	6805      	ldr	r5, [r0, #0]

	struct _qspi_command cmd = {
    16ce:	2400      	movs	r4, #0
    16d0:	9400      	str	r4, [sp, #0]
    16d2:	9401      	str	r4, [sp, #4]
    16d4:	9402      	str	r4, [sp, #8]
    16d6:	9403      	str	r4, [sp, #12]
    16d8:	9404      	str	r4, [sp, #16]
    16da:	9405      	str	r4, [sp, #20]
    16dc:	2310      	movs	r3, #16
    16de:	f88d 3000 	strb.w	r3, [sp]
    16e2:	23ff      	movs	r3, #255	; 0xff
    16e4:	f88d 3004 	strb.w	r3, [sp, #4]
	    .inst_frame.bits.width   = QSPI_INST1_ADDR1_DATA1,
	    .inst_frame.bits.inst_en = 1,
	    .instruction             = S25FL1_CONT_MODE_RESET,
	};

	qspi_sync_init(descr, QSPI);
    16e8:	4906      	ldr	r1, [pc, #24]	; (1704 <s25fl116k_disable_xip+0x3c>)
    16ea:	4628      	mov	r0, r5
    16ec:	4b06      	ldr	r3, [pc, #24]	; (1708 <s25fl116k_disable_xip+0x40>)
    16ee:	4798      	blx	r3
	qspi_sync_enable(descr);
    16f0:	4628      	mov	r0, r5
    16f2:	4b06      	ldr	r3, [pc, #24]	; (170c <s25fl116k_disable_xip+0x44>)
    16f4:	4798      	blx	r3

	qspi_sync_serial_run_command(descr, &cmd);
    16f6:	4669      	mov	r1, sp
    16f8:	4628      	mov	r0, r5
    16fa:	4b05      	ldr	r3, [pc, #20]	; (1710 <s25fl116k_disable_xip+0x48>)
    16fc:	4798      	blx	r3
	return ERR_NONE;
}
    16fe:	4620      	mov	r0, r4
    1700:	b007      	add	sp, #28
    1702:	bd30      	pop	{r4, r5, pc}
    1704:	42003400 	.word	0x42003400
    1708:	0000099d 	.word	0x0000099d
    170c:	000009cd 	.word	0x000009cd
    1710:	000009f5 	.word	0x000009f5

00001714 <s25fl116k_construct>:
{
    1714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1718:	b082      	sub	sp, #8
    171a:	4606      	mov	r6, r0
    171c:	4617      	mov	r7, r2
	spi_nor_flash_construct(me, io, &s25fl116k_interface);
    171e:	4a28      	ldr	r2, [pc, #160]	; (17c0 <s25fl116k_construct+0xac>)
    1720:	4b28      	ldr	r3, [pc, #160]	; (17c4 <s25fl116k_construct+0xb0>)
    1722:	4798      	blx	r3
	struct qspi_sync_descriptor *descr = (struct qspi_sync_descriptor *)(me->io);
    1724:	6834      	ldr	r4, [r6, #0]
	status[0] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_1);
    1726:	2205      	movs	r2, #5
    1728:	2100      	movs	r1, #0
    172a:	4620      	mov	r0, r4
    172c:	4d26      	ldr	r5, [pc, #152]	; (17c8 <s25fl116k_construct+0xb4>)
    172e:	47a8      	blx	r5
    1730:	f88d 0004 	strb.w	r0, [sp, #4]
	status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    1734:	2235      	movs	r2, #53	; 0x35
    1736:	2100      	movs	r1, #0
    1738:	4620      	mov	r0, r4
    173a:	47a8      	blx	r5
    173c:	f88d 0005 	strb.w	r0, [sp, #5]
	status[2] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_3);
    1740:	2233      	movs	r2, #51	; 0x33
    1742:	2100      	movs	r1, #0
    1744:	4620      	mov	r0, r4
    1746:	47a8      	blx	r5
    1748:	f88d 0006 	strb.w	r0, [sp, #6]
	s25fl1->quad_mode = quad_mode;
    174c:	7237      	strb	r7, [r6, #8]
	if (quad_mode) {
    174e:	b9cf      	cbnz	r7, 1784 <s25fl116k_construct+0x70>
		while (status[1] & S25FL1_STATUS_QUAD_ENABLE) {
    1750:	f89d 0005 	ldrb.w	r0, [sp, #5]
    1754:	f010 0f02 	tst.w	r0, #2
    1758:	d02d      	beq.n	17b6 <s25fl116k_construct+0xa2>
			s25fl116k_write_status(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_WRITE_STATUS, status);
    175a:	2500      	movs	r5, #0
    175c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 17cc <s25fl116k_construct+0xb8>
			status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    1760:	4f19      	ldr	r7, [pc, #100]	; (17c8 <s25fl116k_construct+0xb4>)
			status[1] &= (~S25FL1_STATUS_QUAD_ENABLE);
    1762:	f020 0002 	bic.w	r0, r0, #2
    1766:	f88d 0005 	strb.w	r0, [sp, #5]
			s25fl116k_write_status(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_WRITE_STATUS, status);
    176a:	ab01      	add	r3, sp, #4
    176c:	2201      	movs	r2, #1
    176e:	4629      	mov	r1, r5
    1770:	4620      	mov	r0, r4
    1772:	47c0      	blx	r8
			status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    1774:	2235      	movs	r2, #53	; 0x35
    1776:	4629      	mov	r1, r5
    1778:	4620      	mov	r0, r4
    177a:	47b8      	blx	r7
		while (status[1] & S25FL1_STATUS_QUAD_ENABLE) {
    177c:	f010 0f02 	tst.w	r0, #2
    1780:	d1ef      	bne.n	1762 <s25fl116k_construct+0x4e>
    1782:	e018      	b.n	17b6 <s25fl116k_construct+0xa2>
		while (!(status[1] & S25FL1_STATUS_QUAD_ENABLE)) {
    1784:	f89d 0005 	ldrb.w	r0, [sp, #5]
    1788:	f010 0f02 	tst.w	r0, #2
    178c:	d113      	bne.n	17b6 <s25fl116k_construct+0xa2>
			s25fl116k_write_status(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_WRITE_STATUS, status);
    178e:	2500      	movs	r5, #0
    1790:	f8df 8038 	ldr.w	r8, [pc, #56]	; 17cc <s25fl116k_construct+0xb8>
			status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    1794:	4f0c      	ldr	r7, [pc, #48]	; (17c8 <s25fl116k_construct+0xb4>)
			status[1] |= S25FL1_STATUS_QUAD_ENABLE;
    1796:	f040 0002 	orr.w	r0, r0, #2
    179a:	f88d 0005 	strb.w	r0, [sp, #5]
			s25fl116k_write_status(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_WRITE_STATUS, status);
    179e:	ab01      	add	r3, sp, #4
    17a0:	2201      	movs	r2, #1
    17a2:	4629      	mov	r1, r5
    17a4:	4620      	mov	r0, r4
    17a6:	47c0      	blx	r8
			status[1] = s25fl116k_read_reg(descr, QSPI_INST1_ADDR1_DATA1, S25FL1_READ_STATUS_2);
    17a8:	2235      	movs	r2, #53	; 0x35
    17aa:	4629      	mov	r1, r5
    17ac:	4620      	mov	r0, r4
    17ae:	47b8      	blx	r7
		while (!(status[1] & S25FL1_STATUS_QUAD_ENABLE)) {
    17b0:	f010 0f02 	tst.w	r0, #2
    17b4:	d0ef      	beq.n	1796 <s25fl116k_construct+0x82>
}
    17b6:	4630      	mov	r0, r6
    17b8:	b002      	add	sp, #8
    17ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    17be:	bf00      	nop
    17c0:	000019e0 	.word	0x000019e0
    17c4:	000017d1 	.word	0x000017d1
    17c8:	000012b9 	.word	0x000012b9
    17cc:	0000137d 	.word	0x0000137d

000017d0 <spi_nor_flash_construct>:
#include <spi_nor_flash.h>

struct spi_nor_flash *spi_nor_flash_construct(struct spi_nor_flash *const me, void *const io,
                                              const struct spi_nor_flash_interface *const interface)
{
	me->io        = io;
    17d0:	6001      	str	r1, [r0, #0]
	me->interface = interface;
    17d2:	6042      	str	r2, [r0, #4]

	return me;
}
    17d4:	4770      	bx	lr

000017d6 <spi_nor_flash_read>:

int32_t spi_nor_flash_read(const struct spi_nor_flash *const me, uint8_t *buf, uint32_t address, uint32_t length)
{
    17d6:	b510      	push	{r4, lr}
	return me->interface->read(me, buf, address, length);
    17d8:	6844      	ldr	r4, [r0, #4]
    17da:	6824      	ldr	r4, [r4, #0]
    17dc:	47a0      	blx	r4
}
    17de:	bd10      	pop	{r4, pc}

000017e0 <spi_nor_flash_init>:

/**
 * \brief Initialize Temperature Sensors
 */
void spi_nor_flash_init(void)
{
    17e0:	b510      	push	{r4, lr}

	qspi_sync_enable(&QUAD_SPI_0);
    17e2:	4c06      	ldr	r4, [pc, #24]	; (17fc <spi_nor_flash_init+0x1c>)
    17e4:	4620      	mov	r0, r4
    17e6:	4b06      	ldr	r3, [pc, #24]	; (1800 <spi_nor_flash_init+0x20>)
    17e8:	4798      	blx	r3
	SPI_NOR_FLASH_0 = s25fl116k_construct(&SPI_NOR_FLASH_0_descr.parent, &QUAD_SPI_0, CONF_SPI_NOR_FLASH_0_QUAD_MODE);
    17ea:	2200      	movs	r2, #0
    17ec:	4621      	mov	r1, r4
    17ee:	4805      	ldr	r0, [pc, #20]	; (1804 <spi_nor_flash_init+0x24>)
    17f0:	4b05      	ldr	r3, [pc, #20]	; (1808 <spi_nor_flash_init+0x28>)
    17f2:	4798      	blx	r3
    17f4:	4b05      	ldr	r3, [pc, #20]	; (180c <spi_nor_flash_init+0x2c>)
    17f6:	6018      	str	r0, [r3, #0]
    17f8:	bd10      	pop	{r4, pc}
    17fa:	bf00      	nop
    17fc:	2000006c 	.word	0x2000006c
    1800:	000009cd 	.word	0x000009cd
    1804:	20000040 	.word	0x20000040
    1808:	00001715 	.word	0x00001715
    180c:	200000a8 	.word	0x200000a8

00001810 <__libc_init_array>:
    1810:	b570      	push	{r4, r5, r6, lr}
    1812:	4e0d      	ldr	r6, [pc, #52]	; (1848 <__libc_init_array+0x38>)
    1814:	4c0d      	ldr	r4, [pc, #52]	; (184c <__libc_init_array+0x3c>)
    1816:	1ba4      	subs	r4, r4, r6
    1818:	10a4      	asrs	r4, r4, #2
    181a:	2500      	movs	r5, #0
    181c:	42a5      	cmp	r5, r4
    181e:	d109      	bne.n	1834 <__libc_init_array+0x24>
    1820:	4e0b      	ldr	r6, [pc, #44]	; (1850 <__libc_init_array+0x40>)
    1822:	4c0c      	ldr	r4, [pc, #48]	; (1854 <__libc_init_array+0x44>)
    1824:	f000 f8e6 	bl	19f4 <_init>
    1828:	1ba4      	subs	r4, r4, r6
    182a:	10a4      	asrs	r4, r4, #2
    182c:	2500      	movs	r5, #0
    182e:	42a5      	cmp	r5, r4
    1830:	d105      	bne.n	183e <__libc_init_array+0x2e>
    1832:	bd70      	pop	{r4, r5, r6, pc}
    1834:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    1838:	4798      	blx	r3
    183a:	3501      	adds	r5, #1
    183c:	e7ee      	b.n	181c <__libc_init_array+0xc>
    183e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    1842:	4798      	blx	r3
    1844:	3501      	adds	r5, #1
    1846:	e7f2      	b.n	182e <__libc_init_array+0x1e>
    1848:	00001a00 	.word	0x00001a00
    184c:	00001a00 	.word	0x00001a00
    1850:	00001a00 	.word	0x00001a00
    1854:	00001a04 	.word	0x00001a04
    1858:	682f2e2e 	.word	0x682f2e2e
    185c:	692f6c61 	.word	0x692f6c61
    1860:	756c636e 	.word	0x756c636e
    1864:	682f6564 	.word	0x682f6564
    1868:	775f6c61 	.word	0x775f6c61
    186c:	682e7464 	.word	0x682e7464
    1870:	00000000 	.word	0x00000000
    1874:	682f2e2e 	.word	0x682f2e2e
    1878:	732f6c61 	.word	0x732f6c61
    187c:	682f6372 	.word	0x682f6372
    1880:	665f6c61 	.word	0x665f6c61
    1884:	6873616c 	.word	0x6873616c
    1888:	0000632e 	.word	0x0000632e
    188c:	682f2e2e 	.word	0x682f2e2e
    1890:	732f6c61 	.word	0x732f6c61
    1894:	682f6372 	.word	0x682f6372
    1898:	695f6c61 	.word	0x695f6c61
    189c:	735f6332 	.word	0x735f6332
    18a0:	6e79735f 	.word	0x6e79735f
    18a4:	00632e63 	.word	0x00632e63
    18a8:	682f2e2e 	.word	0x682f2e2e
    18ac:	732f6c61 	.word	0x732f6c61
    18b0:	682f6372 	.word	0x682f6372
    18b4:	715f6c61 	.word	0x715f6c61
    18b8:	5f697073 	.word	0x5f697073
    18bc:	636e7973 	.word	0x636e7973
    18c0:	0000632e 	.word	0x0000632e
    18c4:	682f2e2e 	.word	0x682f2e2e
    18c8:	732f6c61 	.word	0x732f6c61
    18cc:	682f6372 	.word	0x682f6372
    18d0:	745f6c61 	.word	0x745f6c61
    18d4:	72656d69 	.word	0x72656d69
    18d8:	0000632e 	.word	0x0000632e
    18dc:	682f2e2e 	.word	0x682f2e2e
    18e0:	752f6c61 	.word	0x752f6c61
    18e4:	736c6974 	.word	0x736c6974
    18e8:	6372732f 	.word	0x6372732f
    18ec:	6974752f 	.word	0x6974752f
    18f0:	6c5f736c 	.word	0x6c5f736c
    18f4:	2e747369 	.word	0x2e747369
    18f8:	00000063 	.word	0x00000063

000018fc <_map>:
    18fc:	00000005 00000005 00000006 00000006     ................
    190c:	00000007 00000007 682f2e2e 652f6c70     ........../hpl/e
    191c:	682f6369 655f6c70 632e6369 00000000     ic/hpl_eic.c....
    192c:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    193c:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    194c:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
    195c:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
    196c:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    197c:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    198c:	43000000 43000400                       ...C...C

00001994 <_i2cms>:
	...
    19ac:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    19bc:	65735f6c 6d6f6372 0000632e 682f2e2e     l_sercom.c..../h
    19cc:	772f6c70 682f7464 775f6c70 632e7464     pl/wdt/hpl_wdt.c
    19dc:	00000000                                ....

000019e0 <s25fl116k_interface>:
    19e0:	000013d9 00001471 00001509 00001621     ....q.......!...
    19f0:	000016c9                                ....

000019f4 <_init>:
    19f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    19f6:	bf00      	nop
    19f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    19fa:	bc08      	pop	{r3}
    19fc:	469e      	mov	lr, r3
    19fe:	4770      	bx	lr

00001a00 <__init_array_start>:
    1a00:	00000289 	.word	0x00000289

00001a04 <_fini>:
    1a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a06:	bf00      	nop
    1a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1a0a:	bc08      	pop	{r3}
    1a0c:	469e      	mov	lr, r3
    1a0e:	4770      	bx	lr

00001a10 <__fini_array_start>:
    1a10:	00000265 	.word	0x00000265
