$date
	Mon Oct 17 10:23:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec2to4_tb $end
$var wire 4 ! Y [0:3] $end
$var reg 2 " D [1:0] $end
$var reg 1 # En $end
$scope module ex1 $end
$var wire 2 $ D [1:0] $end
$var wire 1 # En $end
$var wire 3 % i [2:0] $end
$var reg 4 & Y [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b100 %
b0 $
1#
b0 "
b0 !
$end
#20
b0 !
b0 &
b101 %
b1 "
b1 $
#40
b0 !
b0 &
b110 %
b10 "
b10 $
#60
b1 !
b1 &
b111 %
b11 "
b11 $
#80
b0 !
b0 &
0#
b1 %
b1 "
b1 $
#100
