library ieee;
use ieee.std_logic_1164.all;

entity mux4_1 is
  port(
    in1, in2, in3, in4    : in std_logic_vector(15 downto 0);
    sel    : in  std_logic_vector(1 downto 0);
    output : out std_logic_vector(15 downto 0));
end mux4_1;

architecture BHV of mux4_1 is
begin
	process(input1, input2, input3, input4, sel)
		begin
		case sel is 
			when "00" =>
				output <= input1;
			when "01" =>
				output <= input2;
			when "10" =>
				output <= input3;
			when "11" =>
				output <= input4;
		when others => null;
		end case;
	end process;
end BHV;