$date
  Tue Aug 25 21:40:49 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! a_in $end
$var reg 1 " b_in $end
$var reg 1 # c_in $end
$var reg 1 $ s_out $end
$var reg 1 % c_out $end
$scope module dut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c_i $end
$var reg 1 ) s $end
$var reg 1 * c_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
0&
0'
0(
1)
0*
#1000000
1#
0$
1(
0)
#2000000
1"
0#
1'
0(
#3000000
1#
1$
1%
1(
1)
1*
#4000000
1!
0"
0#
0$
0%
1&
0'
0(
0)
0*
#5000000
1#
1$
1%
1(
1)
1*
#6000000
1"
0#
1'
0(
#7000000
1#
0$
1(
0)
#8000000
