{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556473360500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556473360501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:42:40 2019 " "Processing started: Sun Apr 28 12:42:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556473360501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556473360501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556473360501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556473360938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Blogic " "Found design unit 1: Logic-Blogic" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-BReg " "Found design unit 1: Reg-BReg" {  } { { "Reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361559 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1-rtl " "Found design unit 1: Decoder_1-rtl" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361562 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1 " "Found entity 1: Decoder_1" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-rtl " "Found design unit 1: Multiplexor-rtl" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361566 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEnable-rtl " "Found design unit 1: regEnable-rtl" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361570 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEnable " "Found entity 1: regEnable" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moveimm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moveimm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moveImm-rtl " "Found design unit 1: moveImm-rtl" {  } { { "moveImm.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/moveImm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361573 ""} { "Info" "ISGN_ENTITY_NAME" "1 moveImm " "Found entity 1: moveImm" {  } { { "moveImm.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/moveImm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rt1 " "Found design unit 1: Adder-rt1" {  } { { "Adder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rt1 " "Found design unit 1: oneBitAdder-rt1" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/oneBitAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361580 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/oneBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitInverter-rtl " "Found design unit 1: bitInverter-rtl" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361584 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitInverter " "Found entity 1: bitInverter" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EOR-rtl " "Found design unit 1: EOR-rtl" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361588 ""} { "Info" "ISGN_ENTITY_NAME" "1 EOR " "Found entity 1: EOR" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_reg-rtl " "Found design unit 1: And_reg-rtl" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361591 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_reg " "Found entity 1: And_reg" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_number-rt1 " "Found design unit 1: Add_number-rt1" {  } { { "Add_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Add_number.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_number " "Found entity 1: Add_number" {  } { { "Add_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Add_number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitinverter_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitinverter_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitInverter_number-rtl " "Found design unit 1: bitInverter_number-rtl" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361603 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitInverter_number " "Found entity 1: bitInverter_number" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-behave " "Found design unit 1: left_shift-behave" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361608 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file right_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right_shift-behave " "Found design unit 1: right_shift-behave" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361612 ""} { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddOne-rt1 " "Found design unit 1: AddOne-rt1" {  } { { "AddOne.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361616 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddOne " "Found entity 1: AddOne" {  } { { "AddOne.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556473361616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556473361616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logic " "Elaborating entity \"Logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556473361664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1 Decoder_1:Decoder1 " "Elaborating entity \"Decoder_1\" for hierarchy \"Decoder_1:Decoder1\"" {  } { { "Logic.vhd" "Decoder1" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_from1 Decoder_1.vhd(29) " "Verilog HDL or VHDL warning at Decoder_1.vhd(29): object \"reg_from1\" assigned a value but never read" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556473361670 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_from2 Decoder_1.vhd(29) " "Verilog HDL or VHDL warning at Decoder_1.vhd(29): object \"reg_from2\" assigned a value but never read" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556473361670 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm Decoder_1.vhd(37) " "VHDL Process Statement warning at Decoder_1.vhd(37): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361671 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instrC Decoder_1.vhd(55) " "VHDL Process Statement warning at Decoder_1.vhd(55): inferring latch(es) for signal or variable \"instrC\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361671 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSub Decoder_1.vhd(55) " "VHDL Process Statement warning at Decoder_1.vhd(55): inferring latch(es) for signal or variable \"isSub\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361671 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rs1 Decoder_1.vhd(55) " "VHDL Process Statement warning at Decoder_1.vhd(55): inferring latch(es) for signal or variable \"Rs1\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operator Decoder_1.vhd(111) " "VHDL Process Statement warning at Decoder_1.vhd(111): signal \"operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operator Decoder_1.vhd(113) " "VHDL Process Statement warning at Decoder_1.vhd(113): signal \"operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exed Decoder_1.vhd(121) " "VHDL Process Statement warning at Decoder_1.vhd(121): signal \"exed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updd Decoder_1.vhd(122) " "VHDL Process Statement warning at Decoder_1.vhd(122): signal \"updd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regC Decoder_1.vhd(123) " "VHDL Process Statement warning at Decoder_1.vhd(123): signal \"regC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrC Decoder_1.vhd(124) " "VHDL Process Statement warning at Decoder_1.vhd(124): signal \"instrC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rs2 Decoder_1.vhd(108) " "VHDL Process Statement warning at Decoder_1.vhd(108): inferring latch(es) for signal or variable \"Rs2\", which holds its previous value in one or more paths through the process" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361672 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2 Decoder_1.vhd(108) " "Inferred latch for \"Rs2\" at Decoder_1.vhd(108)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361673 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1 Decoder_1.vhd(55) " "Inferred latch for \"Rs1\" at Decoder_1.vhd(55)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361673 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSub Decoder_1.vhd(55) " "Inferred latch for \"isSub\" at Decoder_1.vhd(55)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361674 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[0\] Decoder_1.vhd(55) " "Inferred latch for \"instrC\[0\]\" at Decoder_1.vhd(55)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361674 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[1\] Decoder_1.vhd(55) " "Inferred latch for \"instrC\[1\]\" at Decoder_1.vhd(55)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361674 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[2\] Decoder_1.vhd(55) " "Inferred latch for \"instrC\[2\]\" at Decoder_1.vhd(55)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361674 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[3\] Decoder_1.vhd(55) " "Inferred latch for \"instrC\[3\]\" at Decoder_1.vhd(55)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[0\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[1\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[2\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[3\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[4\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[5\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[6\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] Decoder_1.vhd(37) " "Inferred latch for \"imm\[7\]\" at Decoder_1.vhd(37)" {  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361675 "|Logic|Decoder_1:Decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:reg2T " "Elaborating entity \"Reg\" for hierarchy \"Reg:reg2T\"" {  } { { "Logic.vhd" "reg2T" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEnable regEnable:regEN " "Elaborating entity \"regEnable\" for hierarchy \"regEnable:regEN\"" {  } { { "Logic.vhd" "regEN" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361705 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg0 regEnable.vhd(20) " "VHDL Process Statement warning at regEnable.vhd(20): inferring latch(es) for signal or variable \"reg0\", which holds its previous value in one or more paths through the process" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361706 "|Logic|regEnable:regEN"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1 regEnable.vhd(20) " "VHDL Process Statement warning at regEnable.vhd(20): inferring latch(es) for signal or variable \"reg1\", which holds its previous value in one or more paths through the process" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361706 "|Logic|regEnable:regEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1 regEnable.vhd(20) " "Inferred latch for \"reg1\" at regEnable.vhd(20)" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361706 "|Logic|regEnable:regEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg0 regEnable.vhd(20) " "Inferred latch for \"reg0\" at regEnable.vhd(20)" {  } { { "regEnable.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/regEnable.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361706 "|Logic|regEnable:regEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveImm moveImm:ImmtoReg " "Elaborating entity \"moveImm\" for hierarchy \"moveImm:ImmtoReg\"" {  } { { "Logic.vhd" "ImmtoReg" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitInverter bitInverter:toInvert " "Elaborating entity \"bitInverter\" for hierarchy \"bitInverter:toInvert\"" {  } { { "Logic.vhd" "toInvert" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361711 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invertedV bitInverter.vhd(27) " "VHDL Process Statement warning at bitInverter.vhd(27): inferring latch(es) for signal or variable \"invertedV\", which holds its previous value in one or more paths through the process" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361712 "|Logic|bitInverter:toInvert"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invert_out bitInverter.vhd(27) " "VHDL Process Statement warning at bitInverter.vhd(27): inferring latch(es) for signal or variable \"invert_out\", which holds its previous value in one or more paths through the process" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361712 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[0\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[0\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361712 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[1\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[1\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361712 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[2\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[2\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361712 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[3\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[3\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[4\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[4\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[5\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[5\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[6\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[6\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invert_out\[7\] bitInverter.vhd(27) " "Inferred latch for \"invert_out\[7\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[0\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[0\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[1\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[1\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[2\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[2\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[3\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[3\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[4\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[4\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[5\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[5\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[6\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[6\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361713 "|Logic|bitInverter:toInvert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[7\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[7\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361714 "|Logic|bitInverter:toInvert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddOne AddOne:Add1 " "Elaborating entity \"AddOne\" for hierarchy \"AddOne:Add1\"" {  } { { "Logic.vhd" "Add1" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361716 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num2 AddOne.vhd(12) " "VHDL Signal Declaration warning at AddOne.vhd(12): used implicit default value for signal \"num2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AddOne.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1556473361717 "|Logic|AddOne:Add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder AddOne:Add1\|oneBitAdder:Bit0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"AddOne:Add1\|oneBitAdder:Bit0\"" {  } { { "AddOne.vhd" "Bit0" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/AddOne.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:AddSub " "Elaborating entity \"Adder\" for hierarchy \"Adder:AddSub\"" {  } { { "Logic.vhd" "AddSub" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EOR EOR:Reg_XoR " "Elaborating entity \"EOR\" for hierarchy \"EOR:Reg_XoR\"" {  } { { "Logic.vhd" "Reg_XoR" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wReg EOR.vhd(32) " "VHDL Process Statement warning at EOR.vhd(32): signal \"wReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361759 "|Logic|EOR:Reg_XoR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "source EOR.vhd(38) " "VHDL Process Statement warning at EOR.vhd(38): signal \"source\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361759 "|Logic|EOR:Reg_XoR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest EOR.vhd(38) " "VHDL Process Statement warning at EOR.vhd(38): signal \"dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EOR.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/EOR.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361759 "|Logic|EOR:Reg_XoR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_reg And_reg:And1 " "Elaborating entity \"And_reg\" for hierarchy \"And_reg:And1\"" {  } { { "Logic.vhd" "And1" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wReg And_reg.vhd(31) " "VHDL Process Statement warning at And_reg.vhd(31): signal \"wReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361766 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wReg And_reg.vhd(33) " "VHDL Process Statement warning at And_reg.vhd(33): signal \"wReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361766 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "source And_reg.vhd(37) " "VHDL Process Statement warning at And_reg.vhd(37): signal \"source\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361767 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest And_reg.vhd(37) " "VHDL Process Statement warning at And_reg.vhd(37): signal \"dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361767 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source And_reg.vhd(22) " "VHDL Process Statement warning at And_reg.vhd(22): inferring latch(es) for signal or variable \"source\", which holds its previous value in one or more paths through the process" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361767 "|Logic|And_reg:And1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest And_reg.vhd(22) " "VHDL Process Statement warning at And_reg.vhd(22): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "And_reg.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/And_reg.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361767 "|Logic|And_reg:And1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitInverter_number bitInverter_number:toInvertnum " "Elaborating entity \"bitInverter_number\" for hierarchy \"bitInverter_number:toInvertnum\"" {  } { { "Logic.vhd" "toInvertnum" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361770 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number bitInverter_number.vhd(31) " "VHDL Process Statement warning at bitInverter_number.vhd(31): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361771 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number_1 bitInverter_number.vhd(32) " "VHDL Process Statement warning at bitInverter_number.vhd(32): signal \"number_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361772 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isSub bitInverter_number.vhd(34) " "VHDL Process Statement warning at bitInverter_number.vhd(34): signal \"isSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361772 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number_1 bitInverter_number.vhd(35) " "VHDL Process Statement warning at bitInverter_number.vhd(35): signal \"number_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361772 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2 bitInverter_number.vhd(40) " "VHDL Process Statement warning at bitInverter_number.vhd(40): signal \"Rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361772 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_val_num bitInverter_number.vhd(41) " "VHDL Process Statement warning at bitInverter_number.vhd(41): signal \"reg1_val_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361772 "|Logic|bitInverter_number:toInvertnum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0_val_num bitInverter_number.vhd(43) " "VHDL Process Statement warning at bitInverter_number.vhd(43): signal \"reg0_val_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter_number.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/bitInverter_number.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361772 "|Logic|bitInverter_number:toInvertnum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_number Add_number:AddSubnum " "Elaborating entity \"Add_number\" for hierarchy \"Add_number:AddSubnum\"" {  } { { "Logic.vhd" "AddSubnum" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor Multiplexor:Mux " "Elaborating entity \"Multiplexor\" for hierarchy \"Multiplexor:Mux\"" {  } { { "Logic.vhd" "Mux" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361793 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addorsub Multiplexor.vhd(33) " "VHDL Process Statement warning at Multiplexor.vhd(33): signal \"addorsub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "movimm Multiplexor.vhd(36) " "VHDL Process Statement warning at Multiplexor.vhd(36): signal \"movimm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "invert Multiplexor.vhd(39) " "VHDL Process Statement warning at Multiplexor.vhd(39): signal \"invert\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AndReg Multiplexor.vhd(42) " "VHDL Process Statement warning at Multiplexor.vhd(42): signal \"AndReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EOR Multiplexor.vhd(45) " "VHDL Process Statement warning at Multiplexor.vhd(45): signal \"EOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addSubAnsNum Multiplexor.vhd(48) " "VHDL Process Statement warning at Multiplexor.vhd(48): signal \"addSubAnsNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RShift_ans Multiplexor.vhd(51) " "VHDL Process Statement warning at Multiplexor.vhd(51): signal \"RShift_ans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LShift_ans Multiplexor.vhd(54) " "VHDL Process Statement warning at Multiplexor.vhd(54): signal \"LShift_ans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currAns Multiplexor.vhd(28) " "VHDL Process Statement warning at Multiplexor.vhd(28): inferring latch(es) for signal or variable \"currAns\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[0\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[0\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361794 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[1\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[1\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[2\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[2\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[3\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[3\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[4\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[4\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[5\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[5\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[6\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[6\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[7\] Multiplexor.vhd(28) " "Inferred latch for \"currAns\[7\]\" at Multiplexor.vhd(28)" {  } { { "Multiplexor.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Multiplexor.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361795 "|Logic|Multiplexor:Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift left_shift:Lshift " "Elaborating entity \"left_shift\" for hierarchy \"left_shift:Lshift\"" {  } { { "Logic.vhd" "Lshift" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361797 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2 left_shift.vhd(20) " "VHDL Process Statement warning at left_shift.vhd(20): signal \"Rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(27) " "VHDL Process Statement warning at left_shift.vhd(27): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(28) " "VHDL Process Statement warning at left_shift.vhd(28): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(29) " "VHDL Process Statement warning at left_shift.vhd(29): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(30) " "VHDL Process Statement warning at left_shift.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(31) " "VHDL Process Statement warning at left_shift.vhd(31): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(32) " "VHDL Process Statement warning at left_shift.vhd(32): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input left_shift.vhd(33) " "VHDL Process Statement warning at left_shift.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output left_shift.vhd(35) " "VHDL Process Statement warning at left_shift.vhd(35): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "left_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/left_shift.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361798 "|Logic|left_shift:Lshift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift right_shift:Rshift " "Elaborating entity \"right_shift\" for hierarchy \"right_shift:Rshift\"" {  } { { "Logic.vhd" "Rshift" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2 right_shift.vhd(21) " "VHDL Process Statement warning at right_shift.vhd(21): signal \"Rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(27) " "VHDL Process Statement warning at right_shift.vhd(27): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(28) " "VHDL Process Statement warning at right_shift.vhd(28): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(29) " "VHDL Process Statement warning at right_shift.vhd(29): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(30) " "VHDL Process Statement warning at right_shift.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(31) " "VHDL Process Statement warning at right_shift.vhd(31): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(32) " "VHDL Process Statement warning at right_shift.vhd(32): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input right_shift.vhd(33) " "VHDL Process Statement warning at right_shift.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output right_shift.vhd(36) " "VHDL Process Statement warning at right_shift.vhd(36): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "right_shift.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/right_shift.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361801 "|Logic|right_shift:Rshift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Disp " "Elaborating entity \"Display\" for hierarchy \"Display:Disp\"" {  } { { "Logic.vhd" "Disp" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556473361803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0_value Display.vhd(28) " "VHDL Process Statement warning at Display.vhd(28): signal \"reg0_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0_value Display.vhd(29) " "VHDL Process Statement warning at Display.vhd(29): signal \"reg0_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_value Display.vhd(32) " "VHDL Process Statement warning at Display.vhd(32): signal \"reg1_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_value Display.vhd(33) " "VHDL Process Statement warning at Display.vhd(33): signal \"reg1_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(42) " "VHDL Process Statement warning at Display.vhd(42): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(50) " "VHDL Process Statement warning at Display.vhd(50): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(58) " "VHDL Process Statement warning at Display.vhd(58): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(66) " "VHDL Process Statement warning at Display.vhd(66): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(74) " "VHDL Process Statement warning at Display.vhd(74): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361806 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(82) " "VHDL Process Statement warning at Display.vhd(82): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(90) " "VHDL Process Statement warning at Display.vhd(90): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(98) " "VHDL Process Statement warning at Display.vhd(98): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(106) " "VHDL Process Statement warning at Display.vhd(106): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(114) " "VHDL Process Statement warning at Display.vhd(114): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(122) " "VHDL Process Statement warning at Display.vhd(122): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(130) " "VHDL Process Statement warning at Display.vhd(130): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(138) " "VHDL Process Statement warning at Display.vhd(138): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(146) " "VHDL Process Statement warning at Display.vhd(146): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(154) " "VHDL Process Statement warning at Display.vhd(154): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361807 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_disp Display.vhd(162) " "VHDL Process Statement warning at Display.vhd(162): signal \"right_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b0 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b0\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b1\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b2\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b3 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b3\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b4 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b4\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b5 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b5\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b6 Display.vhd(40) " "VHDL Process Statement warning at Display.vhd(40): inferring latch(es) for signal or variable \"b6\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(177) " "VHDL Process Statement warning at Display.vhd(177): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(185) " "VHDL Process Statement warning at Display.vhd(185): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(193) " "VHDL Process Statement warning at Display.vhd(193): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(201) " "VHDL Process Statement warning at Display.vhd(201): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(209) " "VHDL Process Statement warning at Display.vhd(209): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361808 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(217) " "VHDL Process Statement warning at Display.vhd(217): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(225) " "VHDL Process Statement warning at Display.vhd(225): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(233) " "VHDL Process Statement warning at Display.vhd(233): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(241) " "VHDL Process Statement warning at Display.vhd(241): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(249) " "VHDL Process Statement warning at Display.vhd(249): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(257) " "VHDL Process Statement warning at Display.vhd(257): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(265) " "VHDL Process Statement warning at Display.vhd(265): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(273) " "VHDL Process Statement warning at Display.vhd(273): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(281) " "VHDL Process Statement warning at Display.vhd(281): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(289) " "VHDL Process Statement warning at Display.vhd(289): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_disp Display.vhd(297) " "VHDL Process Statement warning at Display.vhd(297): signal \"left_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a0 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a0\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361809 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a4 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a4\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a5 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a5\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a6 Display.vhd(175) " "VHDL Process Statement warning at Display.vhd(175): inferring latch(es) for signal or variable \"a6\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6 Display.vhd(175) " "Inferred latch for \"a6\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5 Display.vhd(175) " "Inferred latch for \"a5\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4 Display.vhd(175) " "Inferred latch for \"a4\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3 Display.vhd(175) " "Inferred latch for \"a3\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2 Display.vhd(175) " "Inferred latch for \"a2\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1 Display.vhd(175) " "Inferred latch for \"a1\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0 Display.vhd(175) " "Inferred latch for \"a0\" at Display.vhd(175)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b6 Display.vhd(40) " "Inferred latch for \"b6\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b5 Display.vhd(40) " "Inferred latch for \"b5\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b4 Display.vhd(40) " "Inferred latch for \"b4\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3 Display.vhd(40) " "Inferred latch for \"b3\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2 Display.vhd(40) " "Inferred latch for \"b2\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1 Display.vhd(40) " "Inferred latch for \"b1\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0 Display.vhd(40) " "Inferred latch for \"b0\" at Display.vhd(40)" {  } { { "Display.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Display.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556473361810 "|Logic|Display:Disp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[3\] " "Latch Decoder_1:Decoder1\|instrC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Logic_in\[6\] " "Ports ENA and CLR on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556473362651 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556473362651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[2\] " "Latch Decoder_1:Decoder1\|instrC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[6\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556473362651 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556473362651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[1\] " "Latch Decoder_1:Decoder1\|instrC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[6\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556473362651 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556473362651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|instrC\[0\] " "Latch Decoder_1:Decoder1\|instrC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[6\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[6\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556473362651 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556473362651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|isSub " "Latch Decoder_1:Decoder1\|isSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Logic_in\[11\] " "Ports ENA and PRE on the latch are fed by the same signal Logic_in\[11\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556473362652 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556473362652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder_1:Decoder1\|Rs1 " "Latch Decoder_1:Decoder1\|Rs1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Logic_in\[9\] " "Ports D and ENA on the latch are fed by the same signal Logic_in\[9\]" {  } { { "Logic.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Logic.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556473362652 ""}  } { { "Decoder_1.vhd" "" { Text "C:/Users/shylo/Desktop/Logic Design Final Project/Decoder_1.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556473362652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556473362975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556473363812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556473363812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556473363927 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556473363927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556473363927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556473363927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556473364239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 12:42:44 2019 " "Processing ended: Sun Apr 28 12:42:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556473364239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556473364239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556473364239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556473364239 ""}
