#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000002338a26e5f0 .scope module, "DatapathTB" "DatapathTB" 2 20;
 .timescale -9 -12;
v000002338a2f8960_0 .var "clock", 0 0;
v000002338a2f9360_0 .net "registerArray1", 31 0, v000002338a297e70_0;  1 drivers
v000002338a2f9540_0 .net "registerArray10", 31 0, v000002338a298eb0_0;  1 drivers
v000002338a2fb230_0 .net "registerArray11", 31 0, v000002338a298c30_0;  1 drivers
v000002338a2fb9b0_0 .net "registerArray12", 31 0, v000002338a297150_0;  1 drivers
v000002338a2fae70_0 .net "registerArray13", 31 0, v000002338a297c90_0;  1 drivers
v000002338a2fa650_0 .net "registerArray14", 31 0, v000002338a2976f0_0;  1 drivers
v000002338a2fa970_0 .net "registerArray15", 31 0, v000002338a298730_0;  1 drivers
v000002338a2fbcd0_0 .net "registerArray16", 31 0, v000002338a2985f0_0;  1 drivers
v000002338a2fa790_0 .net "registerArray17", 31 0, v000002338a298870_0;  1 drivers
v000002338a2fbff0_0 .net "registerArray18", 31 0, v000002338a2982d0_0;  1 drivers
v000002338a2fb730_0 .net "registerArray19", 31 0, v000002338a298910_0;  1 drivers
v000002338a2faf10_0 .net "registerArray2", 31 0, v000002338a298cd0_0;  1 drivers
v000002338a2fa150_0 .net "registerArray20", 31 0, v000002338a298af0_0;  1 drivers
v000002338a2fad30_0 .net "registerArray21", 31 0, v000002338a298b90_0;  1 drivers
v000002338a2faab0_0 .net "registerArray22", 31 0, v000002338a298230_0;  1 drivers
v000002338a2fb190_0 .net "registerArray23", 31 0, v000002338a298e10_0;  1 drivers
v000002338a2fa6f0_0 .net "registerArray24", 31 0, v000002338a298690_0;  1 drivers
v000002338a2fa1f0_0 .net "registerArray25", 31 0, v000002338a2989b0_0;  1 drivers
v000002338a2fa470_0 .net "registerArray26", 31 0, v000002338a298a50_0;  1 drivers
v000002338a2fa290_0 .net "registerArray27", 31 0, v000002338a2984b0_0;  1 drivers
v000002338a2fa3d0_0 .net "registerArray28", 31 0, v000002338a2978d0_0;  1 drivers
v000002338a2fab50_0 .net "registerArray29", 31 0, v000002338a298410_0;  1 drivers
v000002338a2fb0f0_0 .net "registerArray3", 31 0, v000002338a2971f0_0;  1 drivers
v000002338a2fa330_0 .net "registerArray30", 31 0, v000002338a298f50_0;  1 drivers
v000002338a2fa510_0 .net "registerArray31", 31 0, v000002338a297f10_0;  1 drivers
v000002338a2fb550_0 .net "registerArray32", 31 0, v000002338a298050_0;  1 drivers
v000002338a2fa5b0_0 .net "registerArray4", 31 0, v000002338a298370_0;  1 drivers
v000002338a2fb5f0_0 .net "registerArray5", 31 0, v000002338a2970b0_0;  1 drivers
v000002338a2fafb0_0 .net "registerArray6", 31 0, v000002338a297330_0;  1 drivers
v000002338a2fbeb0_0 .net "registerArray7", 31 0, v000002338a2973d0_0;  1 drivers
v000002338a2fbf50_0 .net "registerArray8", 31 0, v000002338a297470_0;  1 drivers
v000002338a2fba50_0 .net "registerArray9", 31 0, v000002338a297510_0;  1 drivers
v000002338a2fa830_0 .var "reset", 0 0;
S_000002338a26a170 .scope module, "datapath" "Datapath" 2 57, 3 31 0, S_000002338a26e5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "registerArray1";
    .port_info 1 /OUTPUT 32 "registerArray2";
    .port_info 2 /OUTPUT 32 "registerArray3";
    .port_info 3 /OUTPUT 32 "registerArray4";
    .port_info 4 /OUTPUT 32 "registerArray5";
    .port_info 5 /OUTPUT 32 "registerArray6";
    .port_info 6 /OUTPUT 32 "registerArray7";
    .port_info 7 /OUTPUT 32 "registerArray8";
    .port_info 8 /OUTPUT 32 "registerArray9";
    .port_info 9 /OUTPUT 32 "registerArray10";
    .port_info 10 /OUTPUT 32 "registerArray11";
    .port_info 11 /OUTPUT 32 "registerArray12";
    .port_info 12 /OUTPUT 32 "registerArray13";
    .port_info 13 /OUTPUT 32 "registerArray14";
    .port_info 14 /OUTPUT 32 "registerArray15";
    .port_info 15 /OUTPUT 32 "registerArray16";
    .port_info 16 /OUTPUT 32 "registerArray17";
    .port_info 17 /OUTPUT 32 "registerArray18";
    .port_info 18 /OUTPUT 32 "registerArray19";
    .port_info 19 /OUTPUT 32 "registerArray20";
    .port_info 20 /OUTPUT 32 "registerArray21";
    .port_info 21 /OUTPUT 32 "registerArray22";
    .port_info 22 /OUTPUT 32 "registerArray23";
    .port_info 23 /OUTPUT 32 "registerArray24";
    .port_info 24 /OUTPUT 32 "registerArray25";
    .port_info 25 /OUTPUT 32 "registerArray26";
    .port_info 26 /OUTPUT 32 "registerArray27";
    .port_info 27 /OUTPUT 32 "registerArray28";
    .port_info 28 /OUTPUT 32 "registerArray29";
    .port_info 29 /OUTPUT 32 "registerArray30";
    .port_info 30 /OUTPUT 32 "registerArray31";
    .port_info 31 /OUTPUT 32 "registerArray32";
    .port_info 32 /INPUT 1 "clock";
    .port_info 33 /INPUT 1 "reset";
v000002338a2980f0_0 .net "ALUCrt", 3 0, v000002338a25f000_0;  1 drivers
v000002338a297790_0 .net "ALUOp", 1 0, v000002338a2f23a0_0;  1 drivers
v000002338a297970_0 .net "ALUSrc", 0 0, v000002338a2f2e40_0;  1 drivers
v000002338a297a10_0 .net "ALUout", 31 0, v000002338a25eb00_0;  1 drivers
v000002338a297ab0_0 .net "PC", 31 0, v000002338a2f30c0_0;  1 drivers
RS_000002338a2acaf8 .resolv tri, v000002338a2f2620_0, v000002338a2f37a0_0;
v000002338a297b50_0 .net8 "PCNext", 31 0, RS_000002338a2acaf8;  2 drivers
v000002338a298190_0 .net "PCshift", 31 0, v000002338a2f3160_0;  1 drivers
v000002338a2f8280_0 .net "auxiliarData", 31 0, v000002338a2f2800_0;  1 drivers
v000002338a2f9400_0 .net "branch", 0 0, v000002338a2f2940_0;  1 drivers
v000002338a2f94a0_0 .net "clock", 0 0, v000002338a2f8960_0;  1 drivers
v000002338a2f8a00_0 .net "data1", 31 0, v000002338a297290_0;  1 drivers
v000002338a2f99a0_0 .net "data2", 31 0, v000002338a298550_0;  1 drivers
v000002338a2f9ea0_0 .net "immediate", 31 0, v000002338a2f2760_0;  1 drivers
v000002338a2f8b40_0 .net "instruction", 31 0, v000002338a2f2b20_0;  1 drivers
v000002338a2f85a0_0 .net "memRead", 0 0, v000002338a2f2ee0_0;  1 drivers
v000002338a2f9c20_0 .net "memWrite", 0 0, v000002338a2f3700_0;  1 drivers
v000002338a2f95e0_0 .net "memtoReg", 0 0, v000002338a2f3fc0_0;  1 drivers
v000002338a2f9f40_0 .net "readData", 31 0, v000002338a2f3f20_0;  1 drivers
v000002338a2f8f00_0 .net "regWrite", 0 0, v000002338a2f38e0_0;  1 drivers
v000002338a2f88c0_0 .net "registerArray1", 31 0, v000002338a297e70_0;  alias, 1 drivers
v000002338a2f8be0_0 .net "registerArray10", 31 0, v000002338a298eb0_0;  alias, 1 drivers
v000002338a2f8c80_0 .net "registerArray11", 31 0, v000002338a298c30_0;  alias, 1 drivers
v000002338a2f9cc0_0 .net "registerArray12", 31 0, v000002338a297150_0;  alias, 1 drivers
v000002338a2f9a40_0 .net "registerArray13", 31 0, v000002338a297c90_0;  alias, 1 drivers
v000002338a2f9680_0 .net "registerArray14", 31 0, v000002338a2976f0_0;  alias, 1 drivers
v000002338a2f9d60_0 .net "registerArray15", 31 0, v000002338a298730_0;  alias, 1 drivers
v000002338a2f9e00_0 .net "registerArray16", 31 0, v000002338a2985f0_0;  alias, 1 drivers
v000002338a2f8460_0 .net "registerArray17", 31 0, v000002338a298870_0;  alias, 1 drivers
v000002338a2f9040_0 .net "registerArray18", 31 0, v000002338a2982d0_0;  alias, 1 drivers
v000002338a2f9ae0_0 .net "registerArray19", 31 0, v000002338a298910_0;  alias, 1 drivers
v000002338a2f8aa0_0 .net "registerArray2", 31 0, v000002338a298cd0_0;  alias, 1 drivers
v000002338a2f9b80_0 .net "registerArray20", 31 0, v000002338a298af0_0;  alias, 1 drivers
v000002338a2f83c0_0 .net "registerArray21", 31 0, v000002338a298b90_0;  alias, 1 drivers
v000002338a2f8fa0_0 .net "registerArray22", 31 0, v000002338a298230_0;  alias, 1 drivers
v000002338a2f8d20_0 .net "registerArray23", 31 0, v000002338a298e10_0;  alias, 1 drivers
v000002338a2f8780_0 .net "registerArray24", 31 0, v000002338a298690_0;  alias, 1 drivers
v000002338a2f9fe0_0 .net "registerArray25", 31 0, v000002338a2989b0_0;  alias, 1 drivers
v000002338a2f9720_0 .net "registerArray26", 31 0, v000002338a298a50_0;  alias, 1 drivers
v000002338a2f90e0_0 .net "registerArray27", 31 0, v000002338a2984b0_0;  alias, 1 drivers
v000002338a2f8140_0 .net "registerArray28", 31 0, v000002338a2978d0_0;  alias, 1 drivers
v000002338a2f8dc0_0 .net "registerArray29", 31 0, v000002338a298410_0;  alias, 1 drivers
v000002338a2f8e60_0 .net "registerArray3", 31 0, v000002338a2971f0_0;  alias, 1 drivers
v000002338a2f9180_0 .net "registerArray30", 31 0, v000002338a298f50_0;  alias, 1 drivers
v000002338a2f9220_0 .net "registerArray31", 31 0, v000002338a297f10_0;  alias, 1 drivers
v000002338a2f81e0_0 .net "registerArray32", 31 0, v000002338a298050_0;  alias, 1 drivers
v000002338a2f97c0_0 .net "registerArray4", 31 0, v000002338a298370_0;  alias, 1 drivers
v000002338a2f8320_0 .net "registerArray5", 31 0, v000002338a2970b0_0;  alias, 1 drivers
v000002338a2f8640_0 .net "registerArray6", 31 0, v000002338a297330_0;  alias, 1 drivers
v000002338a2f8820_0 .net "registerArray7", 31 0, v000002338a2973d0_0;  alias, 1 drivers
v000002338a2f92c0_0 .net "registerArray8", 31 0, v000002338a297470_0;  alias, 1 drivers
v000002338a2f8500_0 .net "registerArray9", 31 0, v000002338a297510_0;  alias, 1 drivers
v000002338a2f86e0_0 .net "reset", 0 0, v000002338a2fa830_0;  1 drivers
v000002338a2f9860_0 .net "writeData", 31 0, v000002338a2f29e0_0;  1 drivers
v000002338a2f9900_0 .net "zero", 0 0, v000002338a25e2e0_0;  1 drivers
L_000002338a2fb690 .part v000002338a2f2b20_0, 0, 7;
L_000002338a2fabf0 .part v000002338a2f2b20_0, 25, 7;
L_000002338a2fbe10 .part v000002338a2f2b20_0, 12, 4;
L_000002338a2fac90 .part v000002338a2f2b20_0, 15, 5;
L_000002338a2fadd0 .part v000002338a2f2b20_0, 20, 5;
L_000002338a2fb370 .part v000002338a2f2b20_0, 7, 5;
S_000002338a1d37c0 .scope module, "alu" "ALU" 3 202, 4 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "ALUOut";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 32 "input1";
    .port_info 4 /INPUT 32 "input2";
v000002338a25eec0_0 .net "ALUControl", 3 0, v000002338a25f000_0;  alias, 1 drivers
v000002338a25eb00_0 .var "ALUOut", 31 0;
v000002338a25e600_0 .net "input1", 31 0, v000002338a297290_0;  alias, 1 drivers
v000002338a25ece0_0 .net "input2", 31 0, v000002338a2f2800_0;  alias, 1 drivers
v000002338a25e2e0_0 .var "zero", 0 0;
E_000002338a2515d0 .event anyedge, v000002338a25eb00_0, v000002338a25eec0_0, v000002338a25e600_0, v000002338a25ece0_0;
S_000002338a1d3950 .scope function.vec4.s32, "sOut" "sOut" 4 62, 4 62 0, S_000002338a1d37c0;
 .timescale -9 -12;
v000002338a25e920_0 .var "input1", 31 0;
v000002338a25e420_0 .var "input2", 31 0;
; Variable sOut is vec4 return value of scope S_000002338a1d3950
TD_DatapathTB.datapath.alu.sOut ;
    %load/vec4 v000002338a25e420_0;
    %parti/s 1, 31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v000002338a25e920_0;
    %load/vec4 v000002338a25e420_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v000002338a25e420_0;
    %inv;
    %store/vec4 v000002338a25e420_0, 0, 32;
    %load/vec4 v000002338a25e420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002338a25e420_0, 0, 32;
    %load/vec4 v000002338a25e920_0;
    %load/vec4 v000002338a25e420_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %end;
S_000002338a1d3ae0 .scope module, "aluCrt" "ALUControl" 3 144, 5 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "outALUControl";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 4 "funct3";
    .port_info 3 /INPUT 2 "ALUOp";
v000002338a25ed80_0 .net "ALUOp", 1 0, v000002338a2f23a0_0;  alias, 1 drivers
v000002338a25eba0_0 .net "funct3", 3 0, L_000002338a2fbe10;  1 drivers
v000002338a25ef60_0 .net "funct7", 6 0, L_000002338a2fabf0;  1 drivers
v000002338a25f000_0 .var "outALUControl", 3 0;
E_000002338a2518d0 .event anyedge, v000002338a25ed80_0, v000002338a25ef60_0, v000002338a25eba0_0;
S_000002338a1cd3c0 .scope module, "control" "Controller" 3 128, 6 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ALUOp";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memoryToRegister";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "memoryRead";
    .port_info 6 /OUTPUT 1 "memoryWrite";
    .port_info 7 /INPUT 7 "opcode";
v000002338a2f23a0_0 .var "ALUOp", 1 0;
v000002338a2f2e40_0 .var "ALUSrc", 0 0;
v000002338a2f2940_0 .var "branch", 0 0;
v000002338a2f2ee0_0 .var "memoryRead", 0 0;
v000002338a2f3fc0_0 .var "memoryToRegister", 0 0;
v000002338a2f3700_0 .var "memoryWrite", 0 0;
v000002338a2f3ca0_0 .net "opcode", 6 0, L_000002338a2fb690;  1 drivers
v000002338a2f38e0_0 .var "regWrite", 0 0;
E_000002338a253cd0 .event anyedge, v000002338a2f3ca0_0;
S_000002338a1cd550 .scope module, "dataMem" "DataMemory" 3 224, 7 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "readData";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 1 "reset";
v000002338a2f2300_0 .net "address", 31 0, v000002338a25eb00_0;  alias, 1 drivers
v000002338a2f35c0_0 .net "clock", 0 0, v000002338a2f8960_0;  alias, 1 drivers
v000002338a2f28a0 .array "dataArray", 0 31, 31 0;
v000002338a2f3840_0 .net "memRead", 0 0, v000002338a2f3700_0;  alias, 1 drivers
v000002338a2f2f80_0 .net "memWrite", 0 0, v000002338a2f2ee0_0;  alias, 1 drivers
v000002338a2f3f20_0 .var "readData", 31 0;
v000002338a2f3d40_0 .net "reset", 0 0, v000002338a2fa830_0;  alias, 1 drivers
v000002338a2f2d00_0 .net "writeData", 31 0, v000002338a2f29e0_0;  alias, 1 drivers
E_000002338a2533d0 .event posedge, v000002338a2f35c0_0;
E_000002338a253150 .event anyedge, v000002338a2f3d40_0;
S_000002338a1cd6e0 .scope module, "immGen" "ImmediateGenerator" 3 139, 8 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outImmediate";
    .port_info 1 /INPUT 32 "immediate";
v000002338a2f2120_0 .net *"_ivl_1", 6 0, L_000002338a2fa8d0;  1 drivers
L_000002338a2fc118 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002338a2f3020_0 .net *"_ivl_5", 24 0, L_000002338a2fc118;  1 drivers
v000002338a2f3c00_0 .net *"_ivl_7", 3 0, L_000002338a2fbd70;  1 drivers
v000002338a2f3de0_0 .net "funct3", 2 0, L_000002338a2fb2d0;  1 drivers
v000002338a2f3e80_0 .net "immediate", 31 0, v000002338a2f2b20_0;  alias, 1 drivers
v000002338a2f21c0_0 .var "immediateOut", 31 0;
v000002338a2f33e0_0 .net "opcode", 31 0, L_000002338a2faa10;  1 drivers
v000002338a2f2760_0 .var "outImmediate", 31 0;
E_000002338a253390 .event anyedge, v000002338a2f3e80_0;
L_000002338a2fa8d0 .part v000002338a2f2b20_0, 0, 7;
L_000002338a2faa10 .concat [ 7 25 0 0], L_000002338a2fa8d0, L_000002338a2fc118;
L_000002338a2fbd70 .part v000002338a2f2b20_0, 12, 4;
L_000002338a2fb2d0 .part L_000002338a2fbd70, 0, 3;
S_000002338a1ce8a0 .scope module, "instructionMem" "InstructionMemory" 3 122, 9 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
v000002338a2f3520_0 .net8 "PC", 31 0, RS_000002338a2acaf8;  alias, 2 drivers
v000002338a2f2260 .array "instructionArray", 0 31, 31 0;
v000002338a2f2b20_0 .var "out", 31 0;
v000002338a2f2440_0 .net "reset", 0 0, v000002338a2fa830_0;  alias, 1 drivers
E_000002338a253290 .event anyedge, v000002338a2f3520_0;
S_000002338a1cea30 .scope module, "mux1" "MUX_32_2_1" 3 195, 10 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v000002338a2f24e0_0 .net "input1", 31 0, v000002338a298550_0;  alias, 1 drivers
v000002338a2f2a80_0 .net "input2", 31 0, v000002338a2f2760_0;  alias, 1 drivers
v000002338a2f2800_0 .var "out", 31 0;
v000002338a2f3200_0 .net "selector", 0 0, v000002338a2f2e40_0;  alias, 1 drivers
E_000002338a2532d0 .event anyedge, v000002338a2f2e40_0, v000002338a2f2760_0, v000002338a2f24e0_0;
S_000002338a1cebc0 .scope module, "mux2" "MUX_32_2_1" 3 234, 10 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v000002338a2f2580_0 .net "input1", 31 0, v000002338a2f3f20_0;  alias, 1 drivers
v000002338a2f2bc0_0 .net "input2", 31 0, v000002338a25eb00_0;  alias, 1 drivers
v000002338a2f29e0_0 .var "out", 31 0;
v000002338a2f3980_0 .net "selector", 0 0, v000002338a2f3fc0_0;  alias, 1 drivers
E_000002338a253f90 .event anyedge, v000002338a2f3fc0_0, v000002338a25eb00_0, v000002338a2f3f20_0;
S_000002338a1bde00 .scope module, "mux32And" "MUX32_2_1_and" 3 216, 11 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCNext";
    .port_info 1 /INPUT 32 "addPC";
    .port_info 2 /INPUT 32 "addPCShift";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "branch";
v000002338a2f2620_0 .var "PCNext", 31 0;
v000002338a2f26c0_0 .net "addPC", 31 0, v000002338a2f30c0_0;  alias, 1 drivers
v000002338a2f3a20_0 .net "addPCShift", 31 0, v000002338a2f3160_0;  alias, 1 drivers
v000002338a2f32a0_0 .net "branch", 0 0, v000002338a2f2940_0;  alias, 1 drivers
v000002338a2f2c60_0 .var "selector", 0 0;
v000002338a2f3660_0 .net "zero", 0 0, v000002338a25e2e0_0;  alias, 1 drivers
E_000002338a253c90 .event anyedge, v000002338a2f3a20_0, v000002338a2f26c0_0;
S_000002338a1bdf90 .scope module, "pcAdd" "PCAdder" 3 117, 12 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCAdder";
    .port_info 1 /INPUT 32 "PC";
v000002338a2f2da0_0 .net8 "PC", 31 0, RS_000002338a2acaf8;  alias, 2 drivers
v000002338a2f30c0_0 .var "outPCAdder", 31 0;
S_000002338a1be120 .scope module, "pcAdderShift" "PCAddeShift" 3 210, 13 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCAddShift";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "immediate";
v000002338a2f3ac0_0 .net8 "PC", 31 0, RS_000002338a2acaf8;  alias, 2 drivers
v000002338a2f3160_0 .var "PCAddShift", 31 0;
v000002338a2f3b60_0 .net "immediate", 31 0, v000002338a2f2760_0;  alias, 1 drivers
S_000002338a1b5b80 .scope module, "programCounter" "ProgramCounter" 3 110, 14 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCNext";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v000002338a2f3340_0 .net "PCNext", 31 0, v000002338a2f30c0_0;  alias, 1 drivers
v000002338a2f3480_0 .net "clock", 0 0, v000002338a2f8960_0;  alias, 1 drivers
v000002338a2f37a0_0 .var "outPCNext", 31 0;
v000002338a297bf0_0 .net "reset", 0 0, v000002338a2fa830_0;  alias, 1 drivers
S_000002338a1b5d10 .scope module, "registerMem" "RegisterMemory" 3 151, 15 17 0, S_000002338a26a170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outRS1";
    .port_info 1 /OUTPUT 32 "outRS2";
    .port_info 2 /OUTPUT 32 "registerArray1";
    .port_info 3 /OUTPUT 32 "registerArray2";
    .port_info 4 /OUTPUT 32 "registerArray3";
    .port_info 5 /OUTPUT 32 "registerArray4";
    .port_info 6 /OUTPUT 32 "registerArray5";
    .port_info 7 /OUTPUT 32 "registerArray6";
    .port_info 8 /OUTPUT 32 "registerArray7";
    .port_info 9 /OUTPUT 32 "registerArray8";
    .port_info 10 /OUTPUT 32 "registerArray9";
    .port_info 11 /OUTPUT 32 "registerArray10";
    .port_info 12 /OUTPUT 32 "registerArray11";
    .port_info 13 /OUTPUT 32 "registerArray12";
    .port_info 14 /OUTPUT 32 "registerArray13";
    .port_info 15 /OUTPUT 32 "registerArray14";
    .port_info 16 /OUTPUT 32 "registerArray15";
    .port_info 17 /OUTPUT 32 "registerArray16";
    .port_info 18 /OUTPUT 32 "registerArray17";
    .port_info 19 /OUTPUT 32 "registerArray18";
    .port_info 20 /OUTPUT 32 "registerArray19";
    .port_info 21 /OUTPUT 32 "registerArray20";
    .port_info 22 /OUTPUT 32 "registerArray21";
    .port_info 23 /OUTPUT 32 "registerArray22";
    .port_info 24 /OUTPUT 32 "registerArray23";
    .port_info 25 /OUTPUT 32 "registerArray24";
    .port_info 26 /OUTPUT 32 "registerArray25";
    .port_info 27 /OUTPUT 32 "registerArray26";
    .port_info 28 /OUTPUT 32 "registerArray27";
    .port_info 29 /OUTPUT 32 "registerArray28";
    .port_info 30 /OUTPUT 32 "registerArray29";
    .port_info 31 /OUTPUT 32 "registerArray30";
    .port_info 32 /OUTPUT 32 "registerArray31";
    .port_info 33 /OUTPUT 32 "registerArray32";
    .port_info 34 /INPUT 5 "rs1";
    .port_info 35 /INPUT 5 "rs2";
    .port_info 36 /INPUT 5 "rsWrite";
    .port_info 37 /INPUT 32 "dataWrite";
    .port_info 38 /INPUT 1 "rWrite";
    .port_info 39 /INPUT 1 "clk";
    .port_info 40 /INPUT 1 "reset";
v000002338a297fb0_0 .net "clk", 0 0, v000002338a2f8960_0;  alias, 1 drivers
v000002338a298d70_0 .net "dataWrite", 31 0, v000002338a2f29e0_0;  alias, 1 drivers
v000002338a297290_0 .var "outRS1", 31 0;
v000002338a298550_0 .var "outRS2", 31 0;
v000002338a297830_0 .net "rWrite", 0 0, v000002338a2f38e0_0;  alias, 1 drivers
v000002338a2987d0 .array "registerArray", 0 31, 31 0;
v000002338a297e70_0 .var "registerArray1", 31 0;
v000002338a298eb0_0 .var "registerArray10", 31 0;
v000002338a298c30_0 .var "registerArray11", 31 0;
v000002338a297150_0 .var "registerArray12", 31 0;
v000002338a297c90_0 .var "registerArray13", 31 0;
v000002338a2976f0_0 .var "registerArray14", 31 0;
v000002338a298730_0 .var "registerArray15", 31 0;
v000002338a2985f0_0 .var "registerArray16", 31 0;
v000002338a298870_0 .var "registerArray17", 31 0;
v000002338a2982d0_0 .var "registerArray18", 31 0;
v000002338a298910_0 .var "registerArray19", 31 0;
v000002338a298cd0_0 .var "registerArray2", 31 0;
v000002338a298af0_0 .var "registerArray20", 31 0;
v000002338a298b90_0 .var "registerArray21", 31 0;
v000002338a298230_0 .var "registerArray22", 31 0;
v000002338a298e10_0 .var "registerArray23", 31 0;
v000002338a298690_0 .var "registerArray24", 31 0;
v000002338a2989b0_0 .var "registerArray25", 31 0;
v000002338a298a50_0 .var "registerArray26", 31 0;
v000002338a2984b0_0 .var "registerArray27", 31 0;
v000002338a2978d0_0 .var "registerArray28", 31 0;
v000002338a298410_0 .var "registerArray29", 31 0;
v000002338a2971f0_0 .var "registerArray3", 31 0;
v000002338a298f50_0 .var "registerArray30", 31 0;
v000002338a297f10_0 .var "registerArray31", 31 0;
v000002338a298050_0 .var "registerArray32", 31 0;
v000002338a298370_0 .var "registerArray4", 31 0;
v000002338a2970b0_0 .var "registerArray5", 31 0;
v000002338a297330_0 .var "registerArray6", 31 0;
v000002338a2973d0_0 .var "registerArray7", 31 0;
v000002338a297470_0 .var "registerArray8", 31 0;
v000002338a297510_0 .var "registerArray9", 31 0;
v000002338a297d30_0 .net "reset", 0 0, v000002338a2fa830_0;  alias, 1 drivers
v000002338a2975b0_0 .net "rs1", 4 0, L_000002338a2fac90;  1 drivers
v000002338a297dd0_0 .net "rs2", 4 0, L_000002338a2fadd0;  1 drivers
v000002338a297650_0 .net "rsWrite", 4 0, L_000002338a2fb370;  1 drivers
    .scope S_000002338a1b5b80;
T_1 ;
    %wait E_000002338a2533d0;
    %load/vec4 v000002338a297bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002338a2f37a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002338a2f3340_0;
    %assign/vec4 v000002338a2f37a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002338a1bdf90;
T_2 ;
    %wait E_000002338a253290;
    %load/vec4 v000002338a2f2da0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002338a2f30c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002338a1ce8a0;
T_3 ;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %end;
    .thread T_3;
    .scope S_000002338a1ce8a0;
T_4 ;
    %wait E_000002338a253290;
    %load/vec4 v000002338a2f2440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f2260, 0, 4;
T_4.0 ;
    %load/vec4 v000002338a2f3520_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000002338a2f2260, 4;
    %assign/vec4 v000002338a2f2b20_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002338a1cd3c0;
T_5 ;
    %wait E_000002338a253cd0;
    %load/vec4 v000002338a2f3ca0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f3fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f38e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f3700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002338a2f23a0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f2e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f3fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f38e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f3700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002338a2f23a0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f3fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f38e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f3700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002338a2f23a0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f3fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f38e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f3700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a2f2940_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002338a2f23a0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002338a1cd6e0;
T_6 ;
    %wait E_000002338a253390;
    %load/vec4 v000002338a2f33e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000002338a2f21c0_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002338a2f21c0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002338a2f21c0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002338a2f3e80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002338a2f21c0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002338a1d3ae0;
T_7 ;
    %wait E_000002338a2518d0;
    %load/vec4 v000002338a25ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002338a25f000_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002338a25f000_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
T_7.18 ;
T_7.16 ;
T_7.14 ;
T_7.12 ;
T_7.9 ;
T_7.8 ;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v000002338a25ed80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25ef60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002338a25eba0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002338a25f000_0, 0;
T_7.32 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.23 ;
T_7.22 ;
T_7.20 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002338a1b5d10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002338a1b5d10;
T_9 ;
    %wait E_000002338a2533d0;
    %load/vec4 v000002338a297d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002338a297830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002338a297650_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000002338a298d70_0;
    %load/vec4 v000002338a297650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2987d0, 0, 4;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %load/vec4 v000002338a2975b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297290_0, 0;
    %load/vec4 v000002338a297dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298550_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297e70_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298cd0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2971f0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298370_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2970b0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297330_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2973d0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297470_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297510_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298eb0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298c30_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297150_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297c90_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2976f0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298730_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2985f0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298870_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2982d0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298910_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298af0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298b90_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298230_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298e10_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298690_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2989b0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298a50_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2984b0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a2978d0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298410_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298f50_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a297f10_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002338a2987d0, 4;
    %assign/vec4 v000002338a298050_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000002338a1cea30;
T_10 ;
    %wait E_000002338a2532d0;
    %load/vec4 v000002338a2f3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002338a2f2a80_0;
    %assign/vec4 v000002338a2f2800_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002338a2f24e0_0;
    %assign/vec4 v000002338a2f2800_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002338a1d37c0;
T_11 ;
    %wait E_000002338a2515d0;
    %load/vec4 v000002338a25eb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002338a25e2e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002338a25e2e0_0, 0;
T_11.1 ;
    %load/vec4 v000002338a25eec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v000002338a25e600_0;
    %load/vec4 v000002338a25ece0_0;
    %and;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000002338a25e600_0;
    %load/vec4 v000002338a25ece0_0;
    %or;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000002338a25e600_0;
    %load/vec4 v000002338a25ece0_0;
    %add;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000002338a25e600_0;
    %load/vec4 v000002338a25ece0_0;
    %sub;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000002338a25e600_0;
    %load/vec4 v000002338a25ece0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000002338a25e600_0;
    %load/vec4 v000002338a25ece0_0;
    %or;
    %inv;
    %assign/vec4 v000002338a25eb00_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002338a1be120;
T_12 ;
    %wait E_000002338a253290;
    %load/vec4 v000002338a2f3ac0_0;
    %load/vec4 v000002338a2f3b60_0;
    %add;
    %assign/vec4 v000002338a2f3160_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002338a1bde00;
T_13 ;
    %wait E_000002338a253c90;
    %load/vec4 v000002338a2f3660_0;
    %load/vec4 v000002338a2f32a0_0;
    %and;
    %assign/vec4 v000002338a2f2c60_0, 0;
    %load/vec4 v000002338a2f2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002338a2f3a20_0;
    %assign/vec4 v000002338a2f2620_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002338a2f26c0_0;
    %assign/vec4 v000002338a2f2620_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002338a1cd550;
T_14 ;
    %wait E_000002338a253150;
    %load/vec4 v000002338a2f3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002338a1cd550;
T_15 ;
    %wait E_000002338a2533d0;
    %load/vec4 v000002338a2f2f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002338a2f2d00_0;
    %ix/getv 3, v000002338a2f2300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002338a2f28a0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002338a2f3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv 4, v000002338a2f2300_0;
    %load/vec4a v000002338a2f28a0, 4;
    %assign/vec4 v000002338a2f3f20_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002338a1cebc0;
T_16 ;
    %wait E_000002338a253f90;
    %load/vec4 v000002338a2f3980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002338a2f2bc0_0;
    %assign/vec4 v000002338a2f29e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002338a2f2580_0;
    %assign/vec4 v000002338a2f29e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002338a26e5f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002338a2f8960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002338a2fa830_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_000002338a26e5f0;
T_18 ;
T_18.0 ;
    %delay 20000, 0;
    %load/vec4 v000002338a2f8960_0;
    %inv;
    %store/vec4 v000002338a2f8960_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_000002338a26e5f0;
T_19 ;
    %vpi_call 2 108 "$monitor", "\011\011\011 Register         Decimal               Binary\012                         0                %03d                   %b\012                         1                %03d                   %b\012                         2                %03d                   %b\012                         3                %03d                   %b\012                         4                %03d                   %b\012                         5                %03d                   %b\012                         6                %03d                   %b\012                         7                %03d                   %b\012                         8                %03d                   %b\012                         9                %03d                   %b\012                         10               %03d                   %b\012                         11               %03d                   %b\012                         12               %03d                   %b\012                         13               %03d                   %b\012                         14               %03d                   %b\012                         15               %03d                   %b\012                         16               %03d                   %b\012                         17               %03d                   %b\012                         18               %03d                   %b\012                         19               %03d                   %b\012                         20               %03d                   %b\012                         21               %03d                   %b\012                         22               %03d                   %b\012                         23               %03d                   %b\012                         24               %03d                   %b\012                         25               %03d                   %b\012                         26               %03d                   %b\012                         27               %03d                   %b\012                         28               %03d                   %b\012                         29               %03d                   %b\012                         30               %03d                   %b\012                         31               %03d                   %b\012                         clock = %d\012", v000002338a2f9360_0, v000002338a2f9360_0, v000002338a2faf10_0, v000002338a2faf10_0, v000002338a2fb0f0_0, v000002338a2fb0f0_0, v000002338a2fa5b0_0, v000002338a2fa5b0_0, v000002338a2fb5f0_0, v000002338a2fb5f0_0, v000002338a2fafb0_0, v000002338a2fafb0_0, v000002338a2fbeb0_0, v000002338a2fbeb0_0, v000002338a2fbf50_0, v000002338a2fbf50_0, v000002338a2fba50_0, v000002338a2fba50_0, v000002338a2f9540_0, v000002338a2f9540_0, v000002338a2fb230_0, v000002338a2fb230_0, v000002338a2fb9b0_0, v000002338a2fb9b0_0, v000002338a2fae70_0, v000002338a2fae70_0, v000002338a2fa650_0, v000002338a2fa650_0, v000002338a2fa970_0, v000002338a2fa970_0, v000002338a2fbcd0_0, v000002338a2fbcd0_0, v000002338a2fa790_0, v000002338a2fa790_0, v000002338a2fbff0_0, v000002338a2fbff0_0, v000002338a2fb730_0, v000002338a2fb730_0, v000002338a2fa150_0, v000002338a2fa150_0, v000002338a2fad30_0, v000002338a2fad30_0, v000002338a2faab0_0, v000002338a2faab0_0, v000002338a2fb190_0, v000002338a2fb190_0, v000002338a2fa6f0_0, v000002338a2fa6f0_0, v000002338a2fa1f0_0, v000002338a2fa1f0_0, v000002338a2fa470_0, v000002338a2fa470_0, v000002338a2fa290_0, v000002338a2fa290_0, v000002338a2fa3d0_0, v000002338a2fa3d0_0, v000002338a2fab50_0, v000002338a2fab50_0, v000002338a2fa330_0, v000002338a2fa330_0, v000002338a2fa510_0, v000002338a2fa510_0, v000002338a2fb550_0, v000002338a2fb550_0, v000002338a2f8960_0 {0 0 0};
    %vpi_call 2 175 "$dumpfile", "datafile.vcd" {0 0 0};
    %vpi_call 2 176 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002338a26e5f0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "DatapathTB.v";
    "./Datapath.v";
    "./ALU.v";
    "./ALUControl.v";
    "./Controller.v";
    "./DataMemory.v";
    "./ImmediateGenerator.v";
    "./InstructionMemory.v";
    "./MUX32_2_1.v";
    "./MUX32_2_1_and.v";
    "./PCAdder.v";
    "./PCAdderShift.v";
    "./ProgramCounter.v";
    "./RegisterMemory.v";
