

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Apr 16 09:36:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.236|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4060|  4060|  4060|  4060|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  4058|  4058|         5|          2|          1|  2028|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i11 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [cnn/max_pool_1.cpp:10]   --->   Operation 9 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_6, %ifFalse ]" [cnn/max_pool_1.cpp:29]   --->   Operation 10 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i9 [ 0, %0 ], [ %select_ln13_10, %ifFalse ]" [cnn/max_pool_1.cpp:13]   --->   Operation 11 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_7, %ifFalse ]" [cnn/max_pool_1.cpp:13]   --->   Operation 12 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln16_10, %ifFalse ]" [cnn/max_pool_1.cpp:16]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln16_9, %ifFalse ]" [cnn/max_pool_1.cpp:16]   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln29_2, %ifFalse ]" [cnn/max_pool_1.cpp:29]   --->   Operation 15 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 16 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 17 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln2, 1" [cnn/max_pool_1.cpp:27]   --->   Operation 18 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln10 = icmp eq i11 %indvar_flatten59, -20" [cnn/max_pool_1.cpp:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln10 = add i11 %indvar_flatten59, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 20 'add' 'add_ln10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [cnn/max_pool_1.cpp:10]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %indvar_flatten22, -174" [cnn/max_pool_1.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:29]   --->   Operation 23 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln29_7 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn/max_pool_1.cpp:29]   --->   Operation 25 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn/max_pool_1.cpp:29]   --->   Operation 26 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_1.cpp:20]   --->   Operation 27 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln29_7 = and i1 %icmp_ln20, %xor_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 28 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp eq i6 %indvar_flatten, 26" [cnn/max_pool_1.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%and_ln29_8 = and i1 %icmp_ln16, %xor_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 30 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_5" [cnn/max_pool_1.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 32 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln13_6 = select i1 %and_ln29_8, i5 %shl_ln26_mid1, i5 %select_ln29_7" [cnn/max_pool_1.cpp:13]   --->   Operation 33 'select' 'select_ln13_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln16, true" [cnn/max_pool_1.cpp:13]   --->   Operation 34 'xor' 'xor_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%or_ln13_2 = or i1 %icmp_ln13, %xor_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 35 'or' 'or_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %and_ln29_7, %or_ln13_2" [cnn/max_pool_1.cpp:13]   --->   Operation 36 'and' 'and_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%or_ln16 = or i1 %and_ln13, %and_ln29_8" [cnn/max_pool_1.cpp:16]   --->   Operation 37 'or' 'or_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_2 = or i1 %or_ln16, %icmp_ln13" [cnn/max_pool_1.cpp:16]   --->   Operation 38 'or' 'or_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln16_6 = select i1 %or_ln16_2, i2 0, i2 %mpr_0" [cnn/max_pool_1.cpp:16]   --->   Operation 39 'select' 'select_ln16_6' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%zext_ln20 = zext i2 %select_ln16_6 to i5" [cnn/max_pool_1.cpp:20]   --->   Operation 40 'zext' 'zext_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns) (out node of the LUT)   --->   "%i = add i5 %select_ln13_6, %zext_ln20" [cnn/max_pool_1.cpp:26]   --->   Operation 41 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [cnn/max_pool_1.cpp:29]   --->   Operation 42 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 43 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln13_2 = add i9 %indvar_flatten22, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 44 'add' 'add_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.5>
ST_3 : Operation 45 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn/max_pool_1.cpp:10]   --->   Operation 45 'add' 'f' <Predicate = (!icmp_ln10 & icmp_ln13)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.98ns)   --->   "%select_ln29_6 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn/max_pool_1.cpp:29]   --->   Operation 46 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %select_ln29_6 to i13" [cnn/max_pool_1.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%or_ln13 = or i1 %and_ln29_8, %icmp_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 48 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:13]   --->   Operation 49 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.02ns)   --->   "%select_ln13_7 = select i1 %and_ln29_8, i4 %r, i4 %select_ln29_5" [cnn/max_pool_1.cpp:13]   --->   Operation 50 'select' 'select_ln13_7' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln13_8 = select i1 %or_ln13, i5 0, i5 %shl_ln2" [cnn/max_pool_1.cpp:13]   --->   Operation 51 'select' 'select_ln13_8' <Predicate = (!icmp_ln10 & !and_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%select_ln13_9 = select i1 %or_ln13, i5 1, i5 %or_ln27" [cnn/max_pool_1.cpp:13]   --->   Operation 52 'select' 'select_ln13_9' <Predicate = (!icmp_ln10 & !and_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [cnn/max_pool_1.cpp:16]   --->   Operation 53 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 54 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln16_7 = select i1 %and_ln13, i5 %shl_ln27_mid1, i5 %select_ln13_8" [cnn/max_pool_1.cpp:16]   --->   Operation 55 'select' 'select_ln16_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln16 = zext i5 %select_ln16_7 to i10" [cnn/max_pool_1.cpp:16]   --->   Operation 56 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%or_ln27_2 = or i5 %shl_ln27_mid1, 1" [cnn/max_pool_1.cpp:27]   --->   Operation 57 'or' 'or_ln27_2' <Predicate = (!icmp_ln10 & and_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%select_ln16_8 = select i1 %and_ln13, i5 %or_ln27_2, i5 %select_ln13_9" [cnn/max_pool_1.cpp:16]   --->   Operation 58 'select' 'select_ln16_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%zext_ln16_2 = zext i5 %select_ln16_8 to i10" [cnn/max_pool_1.cpp:16]   --->   Operation 59 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln16_9 = select i1 %and_ln13, i4 %c, i4 %select_ln13" [cnn/max_pool_1.cpp:16]   --->   Operation 60 'select' 'select_ln16_9' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29 = add i10 %zext_ln16, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 61 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 62 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp to i13" [cnn/max_pool_1.cpp:29]   --->   Operation 64 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl3_cast, %zext_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 65 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i13 %zext_ln26_2, %sub_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 66 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_4 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [4056 x float]* @conv_1_out, i64 0, i64 %zext_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 68 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_5 = add i10 %zext_ln16_2, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 69 'add' 'add_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_5, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 70 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_5, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 71 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i11 %tmp_7 to i13" [cnn/max_pool_1.cpp:29]   --->   Operation 72 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl_cast, %zext_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 73 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_6 = add i13 %zext_ln26_2, %sub_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 74 'add' 'add_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %add_ln29_6 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 75 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [4056 x float]* @conv_1_out, i64 0, i64 %zext_ln29_6" [cnn/max_pool_1.cpp:29]   --->   Operation 76 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 77 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 78 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 79 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %select_ln16_6" [cnn/max_pool_1.cpp:20]   --->   Operation 79 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln16 = add i6 %indvar_flatten, 1" [cnn/max_pool_1.cpp:16]   --->   Operation 80 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.18ns)   --->   "%select_ln16_10 = select i1 %or_ln13, i6 1, i6 %add_ln16" [cnn/max_pool_1.cpp:16]   --->   Operation 81 'select' 'select_ln16_10' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.96ns)   --->   "%select_ln13_10 = select i1 %icmp_ln13, i9 1, i9 %add_ln13_2" [cnn/max_pool_1.cpp:13]   --->   Operation 82 'select' 'select_ln13_10' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 83 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 84 [1/1] (0.69ns)   --->   "%select_ln16 = select i1 %or_ln16_2, float 0x3810000000000000, float %max_0" [cnn/max_pool_1.cpp:16]   --->   Operation 84 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 85 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 86 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_1_out_load, %select_ln16" [cnn/max_pool_1.cpp:29]   --->   Operation 86 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 87 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln20_2 = icmp eq i2 %mpr, -2" [cnn/max_pool_1.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20_2' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_2, label %ifTrue, label %ifFalse" [cnn/max_pool_1.cpp:20]   --->   Operation 89 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln29_6 to i11" [cnn/max_pool_1.cpp:26]   --->   Operation 90 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln13_7 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 91 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.49ns)   --->   "%mul_ln36 = mul i8 13, %zext_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 92 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_1_out_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 93 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 94 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 95 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln16 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 96 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 97 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 98 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 99 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.44ns)   --->   "%icmp_ln29_8 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 100 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29 = or i1 %icmp_ln29_8, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 101 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln29_9 = icmp ne i8 %tmp_1, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 102 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.44ns)   --->   "%icmp_ln29_10 = icmp eq i23 %trunc_ln29_4, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_10, %icmp_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 104 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 105 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_1_out_load, %select_ln16" [cnn/max_pool_1.cpp:29]   --->   Operation 106 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29, %tmp_3" [cnn/max_pool_1.cpp:29]   --->   Operation 107 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_4, float %conv_1_out_load, float %select_ln16" [cnn/max_pool_1.cpp:29]   --->   Operation 108 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 109 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i4 %select_ln16_9 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 110 'zext' 'zext_ln36_4' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36_4, %mul_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 111 'add' 'add_ln36' <Predicate = (icmp_ln20_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [cnn/max_pool_1.cpp:36]   --->   Operation 112 'bitconcatenate' 'p_shl5_cast' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [cnn/max_pool_1.cpp:36]   --->   Operation 113 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i9 %tmp_8 to i11" [cnn/max_pool_1.cpp:36]   --->   Operation 114 'zext' 'zext_ln36_5' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl5_cast, %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 115 'sub' 'sub_ln36' <Predicate = (icmp_ln20_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_3 = add i11 %zext_ln26, %sub_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 116 'add' 'add_ln36_3' <Predicate = (icmp_ln20_2)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 13.2>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2028, i64 2028, i64 2028)"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str345) nounwind" [cnn/max_pool_1.cpp:21]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str345)" [cnn/max_pool_1.cpp:21]   --->   Operation 122 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str446) nounwind" [cnn/max_pool_1.cpp:22]   --->   Operation 123 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_1_out_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 124 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 125 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 126 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 127 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 128 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 129 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.55ns)   --->   "%icmp_ln29_11 = icmp ne i8 %tmp_4, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 130 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (2.44ns)   --->   "%icmp_ln29_12 = icmp eq i23 %trunc_ln29_5, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 131 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_12, %icmp_ln29_11" [cnn/max_pool_1.cpp:29]   --->   Operation 132 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln29_13 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 133 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln29_14 = icmp eq i23 %trunc_ln29_6, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 134 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_14, %icmp_ln29_13" [cnn/max_pool_1.cpp:29]   --->   Operation 135 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [cnn/max_pool_1.cpp:29]   --->   Operation 136 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 137 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_6" [cnn/max_pool_1.cpp:29]   --->   Operation 138 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_6, float %conv_1_out_load_1, float %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 139 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str345, i32 %tmp_2)" [cnn/max_pool_1.cpp:34]   --->   Operation 140 'specregionend' 'empty_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i11 %add_ln36_3 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 141 'zext' 'zext_ln36_6' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 142 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (3.25ns)   --->   "store float %select_ln29_2, float* %max_pool_out_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 143 'store' <Predicate = (icmp_ln20_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 144 'br' <Predicate = (icmp_ln20_2)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10           (br               ) [ 01111110]
indvar_flatten59  (phi              ) [ 00111110]
f_0               (phi              ) [ 00111110]
indvar_flatten22  (phi              ) [ 00111110]
r_0               (phi              ) [ 00111110]
indvar_flatten    (phi              ) [ 00111110]
c_0               (phi              ) [ 00111110]
max_0             (phi              ) [ 00101000]
mpr_0             (phi              ) [ 00111110]
shl_ln2           (bitconcatenate   ) [ 00010000]
or_ln27           (or               ) [ 00010000]
icmp_ln10         (icmp             ) [ 00111110]
add_ln10          (add              ) [ 01111110]
br_ln10           (br               ) [ 00000000]
icmp_ln13         (icmp             ) [ 00010000]
select_ln29_5     (select           ) [ 00010000]
shl_ln            (bitconcatenate   ) [ 00000000]
select_ln29_7     (select           ) [ 00000000]
xor_ln29          (xor              ) [ 00000000]
icmp_ln20         (icmp             ) [ 00000000]
and_ln29_7        (and              ) [ 00000000]
icmp_ln16         (icmp             ) [ 00000000]
and_ln29_8        (and              ) [ 00010000]
r                 (add              ) [ 00010000]
shl_ln26_mid1     (bitconcatenate   ) [ 00000000]
select_ln13_6     (select           ) [ 00000000]
xor_ln13          (xor              ) [ 00000000]
or_ln13_2         (or               ) [ 00000000]
and_ln13          (and              ) [ 00010000]
or_ln16           (or               ) [ 00000000]
or_ln16_2         (or               ) [ 00111000]
select_ln16_6     (select           ) [ 00010000]
zext_ln20         (zext             ) [ 00000000]
i                 (add              ) [ 00000000]
zext_ln29         (zext             ) [ 00000000]
mul_ln29          (mul              ) [ 00010000]
add_ln13_2        (add              ) [ 00010000]
f                 (add              ) [ 00000000]
select_ln29_6     (select           ) [ 01111110]
zext_ln26_2       (zext             ) [ 00000000]
or_ln13           (or               ) [ 00000000]
select_ln13       (select           ) [ 00000000]
select_ln13_7     (select           ) [ 01111110]
select_ln13_8     (select           ) [ 00000000]
select_ln13_9     (select           ) [ 00000000]
c                 (add              ) [ 00000000]
shl_ln27_mid1     (bitconcatenate   ) [ 00000000]
select_ln16_7     (select           ) [ 00000000]
zext_ln16         (zext             ) [ 00000000]
or_ln27_2         (or               ) [ 00000000]
select_ln16_8     (select           ) [ 00000000]
zext_ln16_2       (zext             ) [ 00000000]
select_ln16_9     (select           ) [ 01111110]
add_ln29          (add              ) [ 00000000]
p_shl3_cast       (bitconcatenate   ) [ 00000000]
tmp               (bitconcatenate   ) [ 00000000]
zext_ln29_3       (zext             ) [ 00000000]
sub_ln29          (sub              ) [ 00000000]
add_ln29_4        (add              ) [ 00000000]
zext_ln29_4       (zext             ) [ 00000000]
conv_1_out_addr   (getelementptr    ) [ 00101000]
add_ln29_5        (add              ) [ 00000000]
p_shl_cast        (bitconcatenate   ) [ 00000000]
tmp_7             (bitconcatenate   ) [ 00000000]
zext_ln29_5       (zext             ) [ 00000000]
sub_ln29_1        (sub              ) [ 00000000]
add_ln29_6        (add              ) [ 00000000]
zext_ln29_6       (zext             ) [ 00000000]
conv_1_out_addr_1 (getelementptr    ) [ 00101000]
mpr               (add              ) [ 01111110]
add_ln16          (add              ) [ 00000000]
select_ln16_10    (select           ) [ 01111110]
select_ln13_10    (select           ) [ 01111110]
br_ln0            (br               ) [ 01111110]
select_ln16       (select           ) [ 00010100]
conv_1_out_load   (load             ) [ 00010100]
conv_1_out_load_1 (load             ) [ 00110110]
icmp_ln20_2       (icmp             ) [ 00110110]
br_ln20           (br               ) [ 00000000]
zext_ln26         (zext             ) [ 00000000]
zext_ln36         (zext             ) [ 00000000]
mul_ln36          (mul              ) [ 00000000]
bitcast_ln29      (bitcast          ) [ 00000000]
tmp_s             (partselect       ) [ 00000000]
trunc_ln29        (trunc            ) [ 00000000]
bitcast_ln29_4    (bitcast          ) [ 00000000]
tmp_1             (partselect       ) [ 00000000]
trunc_ln29_4      (trunc            ) [ 00000000]
icmp_ln29         (icmp             ) [ 00000000]
icmp_ln29_8       (icmp             ) [ 00000000]
or_ln29           (or               ) [ 00000000]
icmp_ln29_9       (icmp             ) [ 00000000]
icmp_ln29_10      (icmp             ) [ 00000000]
or_ln29_4         (or               ) [ 00000000]
and_ln29          (and              ) [ 00000000]
tmp_3             (fcmp             ) [ 00000000]
and_ln29_4        (and              ) [ 00000000]
select_ln29       (select           ) [ 00100010]
zext_ln36_4       (zext             ) [ 00000000]
add_ln36          (add              ) [ 00000000]
p_shl5_cast       (bitconcatenate   ) [ 00000000]
tmp_8             (bitconcatenate   ) [ 00000000]
zext_ln36_5       (zext             ) [ 00000000]
sub_ln36          (sub              ) [ 00000000]
add_ln36_3        (add              ) [ 00100010]
specloopname_ln0  (specloopname     ) [ 00000000]
empty             (speclooptripcount) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
specloopname_ln21 (specloopname     ) [ 00000000]
tmp_2             (specregionbegin  ) [ 00000000]
specpipeline_ln22 (specpipeline     ) [ 00000000]
bitcast_ln29_5    (bitcast          ) [ 00000000]
tmp_4             (partselect       ) [ 00000000]
trunc_ln29_5      (trunc            ) [ 00000000]
bitcast_ln29_6    (bitcast          ) [ 00000000]
tmp_5             (partselect       ) [ 00000000]
trunc_ln29_6      (trunc            ) [ 00000000]
icmp_ln29_11      (icmp             ) [ 00000000]
icmp_ln29_12      (icmp             ) [ 00000000]
or_ln29_5         (or               ) [ 00000000]
icmp_ln29_13      (icmp             ) [ 00000000]
icmp_ln29_14      (icmp             ) [ 00000000]
or_ln29_6         (or               ) [ 00000000]
and_ln29_5        (and              ) [ 00000000]
tmp_6             (fcmp             ) [ 00000000]
and_ln29_6        (and              ) [ 00000000]
select_ln29_2     (select           ) [ 01110000]
empty_9           (specregionend    ) [ 00000000]
zext_ln36_6       (zext             ) [ 00000000]
max_pool_out_addr (getelementptr    ) [ 00000000]
store_ln36        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
ret_ln40          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str446"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="conv_1_out_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="13" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_1_out_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="13" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="123" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/3 conv_1_out_load_1/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="max_pool_out_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln36_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/6 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten59_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="1"/>
<pin id="140" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten59_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="f_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="f_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="3" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="indvar_flatten22_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="1"/>
<pin id="163" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="indvar_flatten22_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="9" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="r_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="4" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="indvar_flatten_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="1"/>
<pin id="185" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="6" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="c_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="c_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="4" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="max_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="max_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="mpr_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="mpr_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="2" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/4 tmp_6/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln27_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln10_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln13_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln29_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="shl_ln_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln29_7_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln29_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln20_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln29_7_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln29_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln26_mid1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln13_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_6/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="xor_ln13_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_ln13_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="and_ln13_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln16_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln16_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln16_6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_6/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln20_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="2" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln29_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln29_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln13_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="f_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="1"/>
<pin id="410" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln29_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="1"/>
<pin id="417" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln26_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln13_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln13_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="1"/>
<pin id="432" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln13_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="4" slack="1"/>
<pin id="439" dir="0" index="2" bw="4" slack="1"/>
<pin id="440" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_7/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln13_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="1"/>
<pin id="445" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_8/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln13_9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="1"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_9/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="c_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="shl_ln27_mid1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln16_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_7/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln16_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln27_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln16_8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_8/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln16_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln16_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="4" slack="0"/>
<pin id="500" dir="0" index="2" bw="4" slack="0"/>
<pin id="501" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_9/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln29_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="1"/>
<pin id="507" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_shl3_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="0" index="1" bw="10" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln29_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sub_ln29_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="0"/>
<pin id="531" dir="0" index="1" bw="11" slack="0"/>
<pin id="532" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln29_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="13" slack="0"/>
<pin id="538" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln29_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="13" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln29_5_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="1"/>
<pin id="549" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_shl_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_7_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln29_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sub_ln29_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="0"/>
<pin id="573" dir="0" index="1" bw="11" slack="0"/>
<pin id="574" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln29_6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="0" index="1" bw="13" slack="0"/>
<pin id="580" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln29_6_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mpr_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="1"/>
<pin id="591" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln16_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="1"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln16_10_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="6" slack="0"/>
<pin id="603" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_10/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln13_10_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="9" slack="1"/>
<pin id="611" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_10/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln16_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="2"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="32" slack="2"/>
<pin id="617" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln20_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_2/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln26_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="2"/>
<pin id="628" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln36_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="2"/>
<pin id="631" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="mul_ln36_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="4" slack="0"/>
<pin id="635" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="bitcast_ln29_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln29_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="bitcast_ln29_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_4/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln29_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln29_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln29_8_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_8/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln29_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln29_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_9/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln29_10_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="23" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_10/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln29_4_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_4/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln29_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln29_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln29_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="0" index="2" bw="32" slack="1"/>
<pin id="724" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln36_4_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="2"/>
<pin id="729" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln36_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_shl5_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_8_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln36_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="0"/>
<pin id="754" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sub_ln36_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="0"/>
<pin id="758" dir="0" index="1" bw="9" slack="0"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln36_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="0" index="1" bw="11" slack="0"/>
<pin id="765" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="bitcast_ln29_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="2"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_5/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_4_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="0" index="2" bw="6" slack="0"/>
<pin id="775" dir="0" index="3" bw="6" slack="0"/>
<pin id="776" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln29_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="bitcast_ln29_6_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_6/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_5_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="trunc_ln29_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln29_11_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_11/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln29_12_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="23" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_12/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln29_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_5/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln29_13_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_13/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln29_14_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="23" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_14/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="or_ln29_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_6/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="and_ln29_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln29_6_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_6/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="select_ln29_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="2"/>
<pin id="853" dir="0" index="2" bw="32" slack="1"/>
<pin id="854" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln36_6_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/6 "/>
</bind>
</comp>

<comp id="861" class="1005" name="shl_ln2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="1"/>
<pin id="863" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="866" class="1005" name="or_ln27_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="1"/>
<pin id="868" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="871" class="1005" name="icmp_ln10_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln10_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="11" slack="0"/>
<pin id="877" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="880" class="1005" name="icmp_ln13_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="887" class="1005" name="select_ln29_5_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="1"/>
<pin id="889" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="892" class="1005" name="and_ln29_8_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29_8 "/>
</bind>
</comp>

<comp id="898" class="1005" name="r_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="1"/>
<pin id="900" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="903" class="1005" name="and_ln13_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln13 "/>
</bind>
</comp>

<comp id="910" class="1005" name="or_ln16_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="2"/>
<pin id="912" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln16_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln16_6_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="1"/>
<pin id="917" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_6 "/>
</bind>
</comp>

<comp id="920" class="1005" name="mul_ln29_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="1"/>
<pin id="922" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln13_2_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="9" slack="1"/>
<pin id="928" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln29_6_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="1"/>
<pin id="933" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="select_ln13_7_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="1"/>
<pin id="939" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_7 "/>
</bind>
</comp>

<comp id="943" class="1005" name="select_ln16_9_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="1"/>
<pin id="945" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_9 "/>
</bind>
</comp>

<comp id="949" class="1005" name="conv_1_out_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="12" slack="1"/>
<pin id="951" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="conv_1_out_addr_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="12" slack="1"/>
<pin id="956" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="mpr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="1"/>
<pin id="961" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="965" class="1005" name="select_ln16_10_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="1"/>
<pin id="967" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_10 "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln13_10_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="9" slack="1"/>
<pin id="972" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_10 "/>
</bind>
</comp>

<comp id="975" class="1005" name="select_ln16_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="982" class="1005" name="conv_1_out_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load "/>
</bind>
</comp>

<comp id="989" class="1005" name="conv_1_out_load_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="icmp_ln20_2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="select_ln29_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add_ln36_3_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="1"/>
<pin id="1009" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_3 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln29_2_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="114" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="199" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="142" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="142" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="165" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="176" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="176" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="261" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="275" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="261" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="223" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="187" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="291" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="267" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="315" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="283" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="309" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="261" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="303" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="315" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="261" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="223" pin="4"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="335" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="165" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="149" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="149" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="10" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="195" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="446"><net_src comp="424" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="30" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="424" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="22" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="428" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="18" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="461" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="441" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="461" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="22" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="448" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="455" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="428" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="476" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="46" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="6" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="48" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="504" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="20" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="509" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="420" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="550"><net_src comp="493" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="6" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="48" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="546" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="20" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="551" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="420" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="183" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="424" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="42" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="14" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="207" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="620"><net_src comp="613" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="625"><net_src comp="34" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="636"><net_src comp="56" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="647"><net_src comp="58" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="62" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="638" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="60" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="62" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="655" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="641" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="651" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="66" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="658" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="64" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="668" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="66" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="690" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="684" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="230" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="720" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="632" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="68" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="6" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="70" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="730" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="20" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="736" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="626" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="777"><net_src comp="58" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="768" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="60" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="62" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="784"><net_src comp="768" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="794"><net_src comp="58" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="785" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="60" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="801"><net_src comp="785" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="771" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="64" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="781" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="66" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="802" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="788" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="64" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="798" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="66" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="820" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="814" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="832" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="230" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="850" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="864"><net_src comp="235" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="869"><net_src comp="243" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="874"><net_src comp="249" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="255" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="883"><net_src comp="261" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="890"><net_src comp="267" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="895"><net_src comp="315" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="901"><net_src comp="321" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="906"><net_src comp="355" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="913"><net_src comp="367" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="918"><net_src comp="373" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="923"><net_src comp="395" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="929"><net_src comp="401" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="934"><net_src comp="413" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="940"><net_src comp="436" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="946"><net_src comp="497" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="952"><net_src comp="100" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="957"><net_src comp="107" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="962"><net_src comp="588" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="968"><net_src comp="599" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="973"><net_src comp="607" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="978"><net_src comp="613" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="985"><net_src comp="114" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="992"><net_src comp="114" pin="7"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="999"><net_src comp="621" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="720" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="850" pin=2"/></net>

<net id="1010"><net_src comp="762" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1015"><net_src comp="850" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="211" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {6 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln2 : 1
		or_ln27 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		icmp_ln13 : 1
		select_ln29_5 : 2
		shl_ln : 1
		select_ln29_7 : 2
		xor_ln29 : 2
		icmp_ln20 : 1
		and_ln29_7 : 2
		icmp_ln16 : 1
		and_ln29_8 : 2
		r : 3
		shl_ln26_mid1 : 4
		select_ln13_6 : 5
		xor_ln13 : 2
		or_ln13_2 : 2
		and_ln13 : 2
		or_ln16 : 2
		or_ln16_2 : 2
		select_ln16_6 : 2
		zext_ln20 : 3
		i : 4
		zext_ln29 : 5
		mul_ln29 : 6
		add_ln13_2 : 1
	State 3
		select_ln29_6 : 1
		zext_ln26_2 : 2
		c : 1
		shl_ln27_mid1 : 2
		select_ln16_7 : 3
		zext_ln16 : 4
		or_ln27_2 : 3
		select_ln16_8 : 3
		zext_ln16_2 : 4
		select_ln16_9 : 2
		add_ln29 : 5
		p_shl3_cast : 6
		tmp : 6
		zext_ln29_3 : 7
		sub_ln29 : 8
		add_ln29_4 : 9
		zext_ln29_4 : 10
		conv_1_out_addr : 11
		add_ln29_5 : 5
		p_shl_cast : 6
		tmp_7 : 6
		zext_ln29_5 : 7
		sub_ln29_1 : 8
		add_ln29_6 : 9
		zext_ln29_6 : 10
		conv_1_out_addr_1 : 11
		conv_1_out_load : 12
		conv_1_out_load_1 : 12
		select_ln16_10 : 1
	State 4
		tmp_3 : 1
		br_ln20 : 1
	State 5
		mul_ln36 : 1
		tmp_s : 1
		trunc_ln29 : 1
		tmp_1 : 1
		trunc_ln29_4 : 1
		icmp_ln29 : 2
		icmp_ln29_8 : 2
		or_ln29 : 3
		icmp_ln29_9 : 2
		icmp_ln29_10 : 2
		or_ln29_4 : 3
		and_ln29 : 3
		and_ln29_4 : 3
		select_ln29 : 3
		tmp_6 : 4
		add_ln36 : 2
		p_shl5_cast : 3
		tmp_8 : 3
		zext_ln36_5 : 4
		sub_ln36 : 5
		add_ln36_3 : 6
	State 6
		tmp_4 : 1
		trunc_ln29_5 : 1
		tmp_5 : 1
		trunc_ln29_6 : 1
		icmp_ln29_11 : 2
		icmp_ln29_12 : 2
		or_ln29_5 : 3
		icmp_ln29_13 : 2
		icmp_ln29_14 : 2
		or_ln29_6 : 3
		and_ln29_5 : 3
		and_ln29_6 : 3
		select_ln29_2 : 3
		empty_9 : 1
		max_pool_out_addr : 1
		store_ln36 : 4
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_230      |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln10_fu_255    |    0    |    0    |    13   |
|          |        r_fu_321       |    0    |    0    |    13   |
|          |        i_fu_385       |    0    |    0    |    15   |
|          |   add_ln13_2_fu_401   |    0    |    0    |    15   |
|          |        f_fu_407       |    0    |    0    |    12   |
|          |        c_fu_455       |    0    |    0    |    13   |
|    add   |    add_ln29_fu_504    |    0    |    0    |    14   |
|          |   add_ln29_4_fu_535   |    0    |    0    |    11   |
|          |   add_ln29_5_fu_546   |    0    |    0    |    14   |
|          |   add_ln29_6_fu_577   |    0    |    0    |    11   |
|          |       mpr_fu_588      |    0    |    0    |    10   |
|          |    add_ln16_fu_593    |    0    |    0    |    15   |
|          |    add_ln36_fu_730    |    0    |    0    |    15   |
|          |   add_ln36_3_fu_762   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln10_fu_249   |    0    |    0    |    13   |
|          |    icmp_ln13_fu_261   |    0    |    0    |    13   |
|          |    icmp_ln20_fu_297   |    0    |    0    |    8    |
|          |    icmp_ln16_fu_309   |    0    |    0    |    11   |
|          |   icmp_ln20_2_fu_621  |    0    |    0    |    8    |
|          |    icmp_ln29_fu_672   |    0    |    0    |    11   |
|   icmp   |   icmp_ln29_8_fu_678  |    0    |    0    |    18   |
|          |   icmp_ln29_9_fu_690  |    0    |    0    |    11   |
|          |  icmp_ln29_10_fu_696  |    0    |    0    |    18   |
|          |  icmp_ln29_11_fu_802  |    0    |    0    |    11   |
|          |  icmp_ln29_12_fu_808  |    0    |    0    |    18   |
|          |  icmp_ln29_13_fu_820  |    0    |    0    |    11   |
|          |  icmp_ln29_14_fu_826  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln29_5_fu_267 |    0    |    0    |    4    |
|          |  select_ln29_7_fu_283 |    0    |    0    |    5    |
|          |  select_ln13_6_fu_335 |    0    |    0    |    5    |
|          |  select_ln16_6_fu_373 |    0    |    0    |    2    |
|          |  select_ln29_6_fu_413 |    0    |    0    |    3    |
|          |   select_ln13_fu_428  |    0    |    0    |    4    |
|          |  select_ln13_7_fu_436 |    0    |    0    |    4    |
|          |  select_ln13_8_fu_441 |    0    |    0    |    5    |
|  select  |  select_ln13_9_fu_448 |    0    |    0    |    5    |
|          |  select_ln16_7_fu_469 |    0    |    0    |    5    |
|          |  select_ln16_8_fu_486 |    0    |    0    |    5    |
|          |  select_ln16_9_fu_497 |    0    |    0    |    4    |
|          | select_ln16_10_fu_599 |    0    |    0    |    6    |
|          | select_ln13_10_fu_607 |    0    |    0    |    9    |
|          |   select_ln16_fu_613  |    0    |    0    |    32   |
|          |   select_ln29_fu_720  |    0    |    0    |    32   |
|          |  select_ln29_2_fu_850 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_395    |    0    |    0    |    26   |
|          |    mul_ln36_fu_632    |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln29_fu_529    |    0    |    0    |    11   |
|    sub   |   sub_ln29_1_fu_571   |    0    |    0    |    11   |
|          |    sub_ln36_fu_756    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln27_fu_243    |    0    |    0    |    0    |
|          |    or_ln13_2_fu_349   |    0    |    0    |    2    |
|          |     or_ln16_fu_361    |    0    |    0    |    2    |
|          |    or_ln16_2_fu_367   |    0    |    0    |    2    |
|    or    |     or_ln13_fu_424    |    0    |    0    |    2    |
|          |    or_ln27_2_fu_480   |    0    |    0    |    0    |
|          |     or_ln29_fu_684    |    0    |    0    |    2    |
|          |    or_ln29_4_fu_702   |    0    |    0    |    2    |
|          |    or_ln29_5_fu_814   |    0    |    0    |    2    |
|          |    or_ln29_6_fu_832   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln29_7_fu_303   |    0    |    0    |    2    |
|          |   and_ln29_8_fu_315   |    0    |    0    |    2    |
|          |    and_ln13_fu_355    |    0    |    0    |    2    |
|    and   |    and_ln29_fu_708    |    0    |    0    |    2    |
|          |   and_ln29_4_fu_714   |    0    |    0    |    2    |
|          |   and_ln29_5_fu_838   |    0    |    0    |    2    |
|          |   and_ln29_6_fu_844   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_291    |    0    |    0    |    2    |
|          |    xor_ln13_fu_343    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln2_fu_235    |    0    |    0    |    0    |
|          |     shl_ln_fu_275     |    0    |    0    |    0    |
|          |  shl_ln26_mid1_fu_327 |    0    |    0    |    0    |
|          |  shl_ln27_mid1_fu_461 |    0    |    0    |    0    |
|bitconcatenate|   p_shl3_cast_fu_509  |    0    |    0    |    0    |
|          |       tmp_fu_517      |    0    |    0    |    0    |
|          |   p_shl_cast_fu_551   |    0    |    0    |    0    |
|          |      tmp_7_fu_559     |    0    |    0    |    0    |
|          |   p_shl5_cast_fu_736  |    0    |    0    |    0    |
|          |      tmp_8_fu_744     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln20_fu_381   |    0    |    0    |    0    |
|          |    zext_ln29_fu_391   |    0    |    0    |    0    |
|          |   zext_ln26_2_fu_420  |    0    |    0    |    0    |
|          |    zext_ln16_fu_476   |    0    |    0    |    0    |
|          |   zext_ln16_2_fu_493  |    0    |    0    |    0    |
|          |   zext_ln29_3_fu_525  |    0    |    0    |    0    |
|   zext   |   zext_ln29_4_fu_541  |    0    |    0    |    0    |
|          |   zext_ln29_5_fu_567  |    0    |    0    |    0    |
|          |   zext_ln29_6_fu_583  |    0    |    0    |    0    |
|          |    zext_ln26_fu_626   |    0    |    0    |    0    |
|          |    zext_ln36_fu_629   |    0    |    0    |    0    |
|          |   zext_ln36_4_fu_727  |    0    |    0    |    0    |
|          |   zext_ln36_5_fu_752  |    0    |    0    |    0    |
|          |   zext_ln36_6_fu_857  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_641     |    0    |    0    |    0    |
|partselect|      tmp_1_fu_658     |    0    |    0    |    0    |
|          |      tmp_4_fu_771     |    0    |    0    |    0    |
|          |      tmp_5_fu_788     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_651   |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_4_fu_668  |    0    |    0    |    0    |
|          |  trunc_ln29_5_fu_781  |    0    |    0    |    0    |
|          |  trunc_ln29_6_fu_798  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    66   |   862   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_875    |   11   |
|    add_ln13_2_reg_926   |    9   |
|   add_ln36_3_reg_1007   |   11   |
|     and_ln13_reg_903    |    1   |
|    and_ln29_8_reg_892   |    1   |
|       c_0_reg_195       |    4   |
|conv_1_out_addr_1_reg_954|   12   |
| conv_1_out_addr_reg_949 |   12   |
|conv_1_out_load_1_reg_989|   32   |
| conv_1_out_load_reg_982 |   32   |
|       f_0_reg_149       |    3   |
|    icmp_ln10_reg_871    |    1   |
|    icmp_ln13_reg_880    |    1   |
|   icmp_ln20_2_reg_996   |    1   |
| indvar_flatten22_reg_161|    9   |
| indvar_flatten59_reg_138|   11   |
|  indvar_flatten_reg_183 |    6   |
|      max_0_reg_207      |   32   |
|      mpr_0_reg_219      |    2   |
|       mpr_reg_959       |    2   |
|     mul_ln29_reg_920    |   10   |
|    or_ln16_2_reg_910    |    1   |
|     or_ln27_reg_866     |    5   |
|       r_0_reg_172       |    4   |
|        r_reg_898        |    4   |
|  select_ln13_10_reg_970 |    9   |
|  select_ln13_7_reg_937  |    4   |
|  select_ln16_10_reg_965 |    6   |
|  select_ln16_6_reg_915  |    2   |
|  select_ln16_9_reg_943  |    4   |
|   select_ln16_reg_975   |   32   |
|  select_ln29_2_reg_1012 |   32   |
|  select_ln29_5_reg_887  |    4   |
|  select_ln29_6_reg_931  |    3   |
|   select_ln29_reg_1000  |   32   |
|     shl_ln2_reg_861     |    5   |
+-------------------------+--------+
|          Total          |   350  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_114   |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_114   |  p2  |   2  |   0  |    0   ||    9    |
|       f_0_reg_149      |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten_reg_183 |  p0  |   2  |   6  |   12   ||    9    |
|       c_0_reg_195      |  p0  |   2  |   4  |    8   ||    9    |
|      max_0_reg_207     |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_230       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_230       |  p1  |   4  |  32  |   128  ||    21   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   338  || 14.2892 ||    90   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   862  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   90   |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   416  |   952  |
+-----------+--------+--------+--------+--------+
