{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601202842137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601202842138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 13:34:02 2020 " "Processing started: Sun Sep 27 13:34:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601202842138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601202842138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_scheme1 -c lab1_scheme1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_scheme1 -c lab1_scheme1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601202842138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601202842561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601202842561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_scheme1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_scheme1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_scheme1 " "Found entity 1: lab1_scheme1" {  } { { "lab1_scheme1.bdf" "" { Schematic "C:/Users/GD/Desktop/Projects/learn/university/circuit-design/lab1/scheme1/lab1_scheme1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601202850897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601202850897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_scheme1 " "Elaborating entity \"lab1_scheme1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601202850932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la1.bdf 1 1 " "Using design file /users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LA1 " "Found entity 1: K155LA1" {  } { { "k155la1.bdf" "" { Schematic "c:/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601202851017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601202851017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LA1 K155LA1:inst3 " "Elaborating entity \"K155LA1\" for hierarchy \"K155LA1:inst3\"" {  } { { "lab1_scheme1.bdf" "inst3" { Schematic "C:/Users/GD/Desktop/Projects/learn/university/circuit-design/lab1/scheme1/lab1_scheme1.bdf" { { 200 600 712 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601202851018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la3.bdf 1 1 " "Using design file /users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LA3 " "Found entity 1: K155LA3" {  } { { "k155la3.bdf" "" { Schematic "c:/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601202851031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601202851031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LA3 K155LA3:inst2 " "Elaborating entity \"K155LA3\" for hierarchy \"K155LA3:inst2\"" {  } { { "lab1_scheme1.bdf" "inst2" { Schematic "C:/Users/GD/Desktop/Projects/learn/university/circuit-design/lab1/scheme1/lab1_scheme1.bdf" { { 152 456 568 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601202851031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf 1 1 " "Using design file /users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LN1 " "Found entity 1: K155LN1" {  } { { "k155ln1.bdf" "" { Schematic "c:/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601202851045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601202851045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LN1 K155LN1:inst1 " "Elaborating entity \"K155LN1\" for hierarchy \"K155LN1:inst1\"" {  } { { "lab1_scheme1.bdf" "inst1" { Schematic "C:/Users/GD/Desktop/Projects/learn/university/circuit-design/lab1/scheme1/lab1_scheme1.bdf" { { 184 240 352 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601202851045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601202851835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601202852459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601202852459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601202852570 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601202852570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601202852570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601202852570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601202852611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 13:34:12 2020 " "Processing ended: Sun Sep 27 13:34:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601202852611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601202852611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601202852611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601202852611 ""}
