<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>mipicsiss: XCsiSs_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">mipicsiss
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XCsiSs_Config Struct Reference<div class="ingroups"><a class="el" href="group__csiss__v1__0.html">Csiss_v1_0</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a96e356d9a84ea1e476fcca77b4061dcc"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a96e356d9a84ea1e476fcca77b4061dcc">VcNo</a></td></tr>
<tr class="separator:a96e356d9a84ea1e476fcca77b4061dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Each subsystem device should have a configuration structure associated that defines the MAX supported sub-cores within subsystem </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a9c8b2d8547e4b8a213beb95455552649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BaseAddress is the physical base address of the subsystem address range. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#gaed07a78ce70a45596abab6061f7c5253">XCsiSs_CfgInitialize()</a>, and <a class="el" href="group__csiss__v1__0.html#ga5010fb2ee6d104be8fd63de6f2ff5ba1">XCsiSs_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b108e8ca479ecd320c08d66cb808e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::CsiBuffDepth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line buffer Depth set. </p>

</div>
</div>
<a class="anchor" id="a48253b82feb140ba30c9401aa4210743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_sub_core.html">SubCore</a> XCsiSs_Config::CsiInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSI sub-core configuration. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#ga5010fb2ee6d104be8fd63de6f2ff5ba1">XCsiSs_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a33f6c7eabb77aeaf4b942d50de261bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DeviceId is the unique ID of the device. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#ga5010fb2ee6d104be8fd63de6f2ff5ba1">XCsiSs_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a28b65ebd37ac09e47129e82199473fec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_sub_core.html">SubCore</a> XCsiSs_Config::DphyInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY sub-core configuration. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#ga5010fb2ee6d104be8fd63de6f2ff5ba1">XCsiSs_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f231140e4e8a641b6a0bcfbf3a245fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::DphyLineRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Line Rate ranging from 80-1500 Mbps. </p>

</div>
</div>
<a class="anchor" id="a8f1b9fcb8ab6b865cbfe8a113ddfa273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::EnableActiveLanes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Active Lanes programming optimization enabled. </p>

</div>
</div>
<a class="anchor" id="a87c8dcd4a84e413201c4718c97094aa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::EnableCrc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Calculation optimization enabled. </p>

</div>
</div>
<a class="anchor" id="a5e54cba041c7bc57b2f5c994d2946939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::HighAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HighAddress is the physical MAX address of the subsystem address range. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#ga5010fb2ee6d104be8fd63de6f2ff5ba1">XCsiSs_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e1fdbebdd92b39d4125e085ef0e02b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_sub_core.html">SubCore</a> XCsiSs_Config::IicInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIC sub-core configuration. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#ga5010fb2ee6d104be8fd63de6f2ff5ba1">XCsiSs_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="af96d74b947652a7cdd48c66eac494ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::IsDphyRegIntfcPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for DPHY register interface presence. </p>

</div>
</div>
<a class="anchor" id="af0858f6d6032b5f521f2630737c3ecbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::IsEmbNonImgPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for presence of Embedded Non Image data. </p>

</div>
</div>
<a class="anchor" id="af827137dd9214be2086a9cb6c866b6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::IsIicPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for IIC presence in subsystem. </p>

</div>
</div>
<a class="anchor" id="a161805ed2b55c724c987115b5c0b376a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::LanesPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of PPI Lanes in the design. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__0.html#ga32e53cbe89a9acc42816e016c39e1cd6">XCsiSs_GetLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a203422f11e21168679180a7060553199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::PixelCount</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Pixels per clock 1,2,4. </p>

</div>
</div>
<a class="anchor" id="a7c808fba33fd373f15f4c7e98bea29b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::PixelFormat</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The pixel format selected from all RGB, RAW and YUV422 8bit options. </p>

</div>
</div>
<a class="anchor" id="a96e356d9a84ea1e476fcca77b4061dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::VcNo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Virtual Channels supported by system. </p>
<p>This can range from 1 - 4 to ALL </p>

</div>
</div>
</div><!-- contents -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
