// Seed: 168910889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  assign module_1.id_7 = 0;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    output supply1 id_13
);
  always @(posedge -1 or posedge -1) begin : LABEL_0
    id_1 = id_9 < id_11;
  end
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
