Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16242
gpu_sim_insn = 45318
gpu_ipc =       2.7902
gpu_tot_sim_cycle = 16242
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.7902
gpu_tot_issued_cta = 8
gpu_occupancy = 12.6640% 
gpu_tot_occupancy = 12.6640% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0100
partiton_level_parallism_total  =       0.0100
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3854 GB/Sec
L2_BW_total  =       0.3854 GB/Sec
gpu_total_sim_rate=45318

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546	W0_Idle:33934	W0_Scoreboard:31009	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 651 
max_icnt2mem_latency = 42 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 636 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:74 	8 	32 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         638       638    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         639       638    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         639       635    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         641       638    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         635       640    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         641       633    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         643       640    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         644       638    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         646       640    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         635       632    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         640       640    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         691       629    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         646       633    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         648       632    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         646       635    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         641       632    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001161
n_activity=594 dram_eff=0.01852
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.465000
Bank_Level_Parallism_Col = 1.462312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.462312 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94553 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=530 dram_eff=0.01887
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004525
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94531 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=443 dram_eff=0.02032
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004545
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94532 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=455 dram_eff=0.02198
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009050
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94531 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001055
n_activity=799 dram_eff=0.01252
bk0: 1a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312081
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94455 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.498e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94532 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94743 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.443e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000084 
total_CMD = 94753 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94556 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94743 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001372
n_activity=693 dram_eff=0.01876
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.311111
Bank_Level_Parallism_Col = 1.308036
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013393
GrpLevelPara = 1.308036 

BW Util details:
bwutil = 0.000137 
total_CMD = 94753 
util_bw = 13 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94528 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=564 dram_eff=0.0195
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.313901
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009009
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94530 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001266
n_activity=924 dram_eff=0.01299
bk0: 2a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.310000
Bank_Level_Parallism_Col = 1.308725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003356
GrpLevelPara = 1.308725 

BW Util details:
bwutil = 0.000127 
total_CMD = 94753 
util_bw = 12 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94453 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=530 dram_eff=0.01887
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004525
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94531 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=568 dram_eff=0.01937
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.313901
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009009
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94530 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16242
Req_Network_injected_packets_per_cycle =       0.0100 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16242
Reply_Network_injected_packets_per_cycle =        0.0100
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.3137
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 45318 (inst/sec)
gpgpu_simulation_rate = 16242 (cycle/sec)
gpgpu_silicon_slowdown = 73882x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5878
gpu_sim_insn = 49292
gpu_ipc =       8.3858
gpu_tot_sim_cycle = 22120
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.2771
gpu_tot_issued_cta = 16
gpu_occupancy = 21.0596% 
gpu_tot_occupancy = 15.7158% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0286
partiton_level_parallism_total  =       0.0150
partiton_level_parallism_util =       3.2308
partiton_level_parallism_util_total  =       3.2136
L2_BW  =       1.0975 GB/Sec
L2_BW_total  =       0.5746 GB/Sec
gpu_total_sim_rate=47305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 109, Miss = 69, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
290, 25, 25, 25, 25, 25, 40, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1162	W0_Idle:49368	W0_Scoreboard:51641	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 651 
max_icnt2mem_latency = 43 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 596 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:211 	9 	32 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         658       660    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         659       633    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         688       684    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         688       633    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         680       635    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         688       631    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         663       635    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         664       633    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         639       635    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         676       654    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         635       634    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         690       676    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         626       655    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         639       701    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         639       684    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         636       701    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129025 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001472
n_activity=792 dram_eff=0.02399
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 9a 128868i bk5: 9a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.347015
Bank_Level_Parallism_Col = 1.344569
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003745
GrpLevelPara = 1.344569 

BW Util details:
bwutil = 0.000147 
total_CMD = 129046 
util_bw = 19 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128778 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129025 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129026 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=705 dram_eff=0.02553
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 9a 128872i bk5: 8a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255396
Bank_Level_Parallism_Col = 1.252708
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003610
GrpLevelPara = 1.252708 

BW Util details:
bwutil = 0.000139 
total_CMD = 129046 
util_bw = 18 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128768 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129026 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129026 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=656 dram_eff=0.02744
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128868i bk5: 8a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348315
Bank_Level_Parallism_Col = 1.345865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007519
GrpLevelPara = 1.345865 

BW Util details:
bwutil = 0.000139 
total_CMD = 129046 
util_bw = 18 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128779 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129026 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129027 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001317
n_activity=618 dram_eff=0.02751
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128872i bk5: 8a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.256318
Bank_Level_Parallism_Col = 1.253623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003623
GrpLevelPara = 1.253623 

BW Util details:
bwutil = 0.000132 
total_CMD = 129046 
util_bw = 17 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128769 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129027 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129026 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=656 dram_eff=0.02744
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128868i bk5: 8a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348315
Bank_Level_Parallism_Col = 1.345865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007519
GrpLevelPara = 1.345865 

BW Util details:
bwutil = 0.000139 
total_CMD = 129046 
util_bw = 18 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128779 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129026 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129026 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=630 dram_eff=0.02857
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128872i bk5: 8a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255396
Bank_Level_Parallism_Col = 1.252708
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007220
GrpLevelPara = 1.252708 

BW Util details:
bwutil = 0.000139 
total_CMD = 129046 
util_bw = 18 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128768 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129026 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129025 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=997 dram_eff=0.01805
bk0: 1a 128947i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 9a 128868i bk5: 8a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254098
Bank_Level_Parallism_Col = 1.252747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.252747 

BW Util details:
bwutil = 0.000139 
total_CMD = 129046 
util_bw = 18 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 128680 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129025 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313842
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129027 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001317
n_activity=667 dram_eff=0.02549
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 9a 128872i bk5: 8a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256318
Bank_Level_Parallism_Col = 1.253623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253623 

BW Util details:
bwutil = 0.000132 
total_CMD = 129046 
util_bw = 17 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128769 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129027 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129028 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000124
n_activity=580 dram_eff=0.02759
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128868i bk5: 8a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350943
Bank_Level_Parallism_Col = 1.348485
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348485 

BW Util details:
bwutil = 0.000124 
total_CMD = 129046 
util_bw = 16 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128781 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129028 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313842
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129023 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001627
n_activity=868 dram_eff=0.02419
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 9a 128872i bk5: 9a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.252669
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010714
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000163 
total_CMD = 129046 
util_bw = 21 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128765 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129023 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129027 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001317
n_activity=635 dram_eff=0.02677
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128882i bk5: 8a 128905i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.406114
Bank_Level_Parallism_Col = 1.403509
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004386
GrpLevelPara = 1.403509 

BW Util details:
bwutil = 0.000132 
total_CMD = 129046 
util_bw = 17 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128817 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129027 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303768
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129025 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001472
n_activity=865 dram_eff=0.02197
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 9a 128876i bk5: 8a 128905i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269231
Bank_Level_Parallism_Col = 1.266409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007722
GrpLevelPara = 1.266409 

BW Util details:
bwutil = 0.000147 
total_CMD = 129046 
util_bw = 19 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128786 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129025 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292919
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129013 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002325
n_activity=1317 dram_eff=0.02278
bk0: 2a 128947i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128782i bk5: 9a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.200431
Bank_Level_Parallism_Col = 1.199134
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.209957
GrpLevelPara = 1.199134 

BW Util details:
bwutil = 0.000232 
total_CMD = 129046 
util_bw = 30 
Wasted_Col = 434 
Wasted_Row = 0 
Idle = 128582 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129013 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00337864
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129026 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=705 dram_eff=0.02553
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128872i bk5: 9a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255396
Bank_Level_Parallism_Col = 1.252708
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003610
GrpLevelPara = 1.252708 

BW Util details:
bwutil = 0.000139 
total_CMD = 129046 
util_bw = 18 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128768 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129026 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129027 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001317
n_activity=618 dram_eff=0.02751
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128868i bk5: 8a 128882i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.349624
Bank_Level_Parallism_Col = 1.347170
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003774
GrpLevelPara = 1.347170 

BW Util details:
bwutil = 0.000132 
total_CMD = 129046 
util_bw = 17 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128780 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129027 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313842
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129046 n_nop=129025 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001472
n_activity=743 dram_eff=0.02557
bk0: 0a 129046i bk1: 0a 129046i bk2: 0a 129046i bk3: 0a 129046i bk4: 8a 128872i bk5: 9a 128889i bk6: 0a 129046i bk7: 0a 129046i bk8: 0a 129046i bk9: 0a 129046i bk10: 0a 129046i bk11: 0a 129046i bk12: 0a 129046i bk13: 0a 129046i bk14: 0a 129046i bk15: 0a 129046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254480
Bank_Level_Parallism_Col = 1.251799
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007194
GrpLevelPara = 1.251799 

BW Util details:
bwutil = 0.000147 
total_CMD = 129046 
util_bw = 19 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 128767 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129046 
n_nop = 129025 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22120
Req_Network_injected_packets_per_cycle =       0.0150 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0194
Req_Bank_Level_Parallism =       3.2136
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22120
Reply_Network_injected_packets_per_cycle =        0.0150
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.2830
Reply_Bank_Level_Parallism =       3.1226
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 47305 (inst/sec)
gpgpu_simulation_rate = 11060 (cycle/sec)
gpgpu_silicon_slowdown = 108499x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14583
gpu_sim_insn = 46816
gpu_ipc =       3.2103
gpu_tot_sim_cycle = 36703
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.8533
gpu_tot_issued_cta = 24
gpu_occupancy = 4.4661% 
gpu_tot_occupancy = 8.2323% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0247
partiton_level_parallism_total  =       0.0188
partiton_level_parallism_util =       1.4173
partiton_level_parallism_util_total  =       1.9356
L2_BW  =       0.9480 GB/Sec
L2_BW_total  =       0.7229 GB/Sec
gpu_total_sim_rate=47142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179, Miss = 110, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 86, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129, Miss = 90, Miss_rate = 0.698, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 173, Miss = 110, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 150, Miss = 98, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
302, 37, 37, 37, 37, 37, 267, 37, 37, 37, 37, 37, 37, 37, 37, 37, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1833	W0_Idle:186094	W0_Scoreboard:120654	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 651 
max_icnt2mem_latency = 43 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 489 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:353 	9 	33 	9 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	14 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419         0      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5418         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6144         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5422         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9685         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5450         0      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6133         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6144         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       646    none         646       710       797    none      none      none      none      none      none      none      none      none      none  
dram[1]:        640    none      none      none         749       760    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         823       822    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         869       780    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         761       771    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         640       775       764    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         785       717    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         769       782    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         738       844    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         849       755    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       719       779    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         799       752    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         678       755    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none         824       842    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         767       750    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         732       778    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214091 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001401
n_activity=1956 dram_eff=0.01534
bk0: 1a 214027i bk1: 1a 214027i bk2: 0a 214126i bk3: 1a 214027i bk4: 11a 213948i bk5: 10a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.238889
Bank_Level_Parallism_Col = 1.236499
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011173
GrpLevelPara = 1.236499 

BW Util details:
bwutil = 0.000140 
total_CMD = 214126 
util_bw = 30 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 213586 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214091 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214096 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001261
n_activity=1578 dram_eff=0.01711
bk0: 2a 214013i bk1: 0a 214126i bk2: 0a 214126i bk3: 0a 214126i bk4: 12a 213952i bk5: 11a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177500
Bank_Level_Parallism_Col = 1.175879
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.175879 

BW Util details:
bwutil = 0.000126 
total_CMD = 214126 
util_bw = 27 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 213726 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214096 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188674
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214100 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001074
n_activity=1187 dram_eff=0.01938
bk0: 0a 214126i bk1: 1a 214027i bk2: 0a 214126i bk3: 0a 214126i bk4: 8a 213948i bk5: 9a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.250674
Bank_Level_Parallism_Col = 1.249323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013550
GrpLevelPara = 1.249323 

BW Util details:
bwutil = 0.000107 
total_CMD = 214126 
util_bw = 23 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213755 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214100 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214099 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001121
n_activity=1364 dram_eff=0.0176
bk0: 0a 214126i bk1: 0a 214126i bk2: 3a 214027i bk3: 0a 214126i bk4: 9a 213952i bk5: 10a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185379
Bank_Level_Parallism_Col = 1.183727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005249
GrpLevelPara = 1.183727 

BW Util details:
bwutil = 0.000112 
total_CMD = 214126 
util_bw = 24 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 213743 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214099 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214093 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001354
n_activity=1903 dram_eff=0.01524
bk0: 1a 214027i bk1: 2a 214027i bk2: 0a 214126i bk3: 0a 214126i bk4: 12a 213948i bk5: 8a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195378
Bank_Level_Parallism_Col = 1.194503
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012685
GrpLevelPara = 1.194503 

BW Util details:
bwutil = 0.000135 
total_CMD = 214126 
util_bw = 29 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 213650 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214093 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214093 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001401
n_activity=1732 dram_eff=0.01732
bk0: 0a 214126i bk1: 0a 214126i bk2: 0a 214126i bk3: 3a 214013i bk4: 10a 213952i bk5: 13a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176179
Bank_Level_Parallism_Col = 1.174564
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009975
GrpLevelPara = 1.174564 

BW Util details:
bwutil = 0.000140 
total_CMD = 214126 
util_bw = 30 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 213723 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214093 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214096 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001261
n_activity=1486 dram_eff=0.01817
bk0: 1a 214027i bk1: 0a 214126i bk2: 0a 214126i bk3: 0a 214126i bk4: 10a 213948i bk5: 10a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248000
Bank_Level_Parallism_Col = 1.246649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016086
GrpLevelPara = 1.246649 

BW Util details:
bwutil = 0.000126 
total_CMD = 214126 
util_bw = 27 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213751 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214096 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189141
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214097 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001261
n_activity=1124 dram_eff=0.02402
bk0: 0a 214126i bk1: 0a 214126i bk2: 0a 214126i bk3: 0a 214126i bk4: 10a 213952i bk5: 10a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247387
Bank_Level_Parallism_Col = 1.244755
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024476
GrpLevelPara = 1.244755 

BW Util details:
bwutil = 0.000126 
total_CMD = 214126 
util_bw = 27 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 213839 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214097 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177466
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214098 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001168
n_activity=1410 dram_eff=0.01773
bk0: 0a 214126i bk1: 3a 214027i bk2: 0a 214126i bk3: 0a 214126i bk4: 8a 213948i bk5: 10a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249330
Bank_Level_Parallism_Col = 1.247978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010782
GrpLevelPara = 1.247978 

BW Util details:
bwutil = 0.000117 
total_CMD = 214126 
util_bw = 25 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213753 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214098 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189141
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214095 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001308
n_activity=1622 dram_eff=0.01726
bk0: 0a 214126i bk1: 0a 214126i bk2: 1a 214027i bk3: 0a 214126i bk4: 11a 213952i bk5: 11a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183463
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012987
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.000131 
total_CMD = 214126 
util_bw = 28 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 213739 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214095 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177466
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214095 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001261
n_activity=1840 dram_eff=0.01467
bk0: 0a 214126i bk1: 1a 214027i bk2: 0a 214126i bk3: 1a 214027i bk4: 10a 213962i bk5: 11a 213985i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212815
Bank_Level_Parallism_Col = 1.211982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009217
GrpLevelPara = 1.211982 

BW Util details:
bwutil = 0.000126 
total_CMD = 214126 
util_bw = 27 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 213689 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214095 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018307
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214097 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001214
n_activity=1570 dram_eff=0.01656
bk0: 1a 214027i bk1: 0a 214126i bk2: 0a 214126i bk3: 0a 214126i bk4: 9a 213956i bk5: 11a 213985i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191257
Bank_Level_Parallism_Col = 1.189560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013736
GrpLevelPara = 1.189560 

BW Util details:
bwutil = 0.000121 
total_CMD = 214126 
util_bw = 26 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 213760 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214097 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176532
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214085 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001775
n_activity=1821 dram_eff=0.02087
bk0: 3a 214027i bk1: 0a 214126i bk2: 0a 214126i bk3: 0a 214126i bk4: 10a 213862i bk5: 10a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.197034
Bank_Level_Parallism_Col = 1.195745
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.214894
GrpLevelPara = 1.195745 

BW Util details:
bwutil = 0.000177 
total_CMD = 214126 
util_bw = 38 
Wasted_Col = 434 
Wasted_Row = 0 
Idle = 213654 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214085 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203618
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214097 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001214
n_activity=1459 dram_eff=0.01782
bk0: 0a 214126i bk1: 0a 214126i bk2: 4a 214027i bk3: 0a 214126i bk4: 10a 213952i bk5: 9a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.184416
Bank_Level_Parallism_Col = 1.182768
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007833
GrpLevelPara = 1.182768 

BW Util details:
bwutil = 0.000121 
total_CMD = 214126 
util_bw = 26 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 213741 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214097 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177466
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214094 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001354
n_activity=1464 dram_eff=0.01981
bk0: 0a 214126i bk1: 2a 214027i bk2: 0a 214126i bk3: 0a 214126i bk4: 8a 213948i bk5: 9a 213962i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246684
Bank_Level_Parallism_Col = 1.245333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026667
GrpLevelPara = 1.245333 

BW Util details:
bwutil = 0.000135 
total_CMD = 214126 
util_bw = 29 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213749 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214094 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189141
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214126 n_nop=214096 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001308
n_activity=1330 dram_eff=0.02105
bk0: 0a 214126i bk1: 0a 214126i bk2: 0a 214126i bk3: 0a 214126i bk4: 11a 213952i bk5: 11a 213969i bk6: 0a 214126i bk7: 0a 214126i bk8: 0a 214126i bk9: 0a 214126i bk10: 0a 214126i bk11: 0a 214126i bk12: 0a 214126i bk13: 0a 214126i bk14: 0a 214126i bk15: 0a 214126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246528
Bank_Level_Parallism_Col = 1.243902
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.020906
GrpLevelPara = 1.243902 

BW Util details:
bwutil = 0.000131 
total_CMD = 214126 
util_bw = 28 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 213838 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214126 
n_nop = 214096 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177466

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 36703
Req_Network_injected_packets_per_cycle =       0.0188 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0056
Req_Bank_Level_Parallism =       1.9356
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 36703
Reply_Network_injected_packets_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle =        0.0008
Reply_Network_conflicts_per_cycle_util =       0.0826
Reply_Bank_Level_Parallism =       1.9036
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0024
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 47142 (inst/sec)
gpgpu_simulation_rate = 12234 (cycle/sec)
gpgpu_silicon_slowdown = 98087x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5561
gpu_sim_insn = 49992
gpu_ipc =       8.9897
gpu_tot_sim_cycle = 42264
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.5291
gpu_tot_issued_cta = 32
gpu_occupancy = 18.4248% 
gpu_tot_occupancy = 9.2023% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0583
partiton_level_parallism_total  =       0.0240
partiton_level_parallism_util =       2.9725
partiton_level_parallism_util_total  =       2.1781
L2_BW  =       2.2373 GB/Sec
L2_BW_total  =       0.9222 GB/Sec
gpu_total_sim_rate=47854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 207, Miss = 135, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 171, Miss = 123, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 121, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 149, Miss = 111, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 225, Miss = 153, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 76, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 100, Miss = 91, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 194, Miss = 135, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
315, 50, 50, 50, 50, 65, 280, 50, 50, 50, 50, 50, 65, 50, 50, 65, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2686	W0_Idle:208276	W0_Scoreboard:128512	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 683 
max_icnt2mem_latency = 52 
maxmrqlatency = 62 
max_icnt2sh_latency = 4 
averagemflatency = 422 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:360 	10 	37 	14 	50 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1014 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	15 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419         0      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5418         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6144         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5422         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9685         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5450         0      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6133         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6144         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       646    none         646       793       985    none      none      none      none      none      none      none      none      none      none  
dram[1]:        640    none      none      none         883       994    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         993      1014    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1080      1035    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         923       959    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         640       920       965    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         973       844    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         945      1002    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         866      1100    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         949       917    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       825       963    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         916       877    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         675       863    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none        1058      1018    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         923       828    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         899       912    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       683       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246535 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001217
n_activity=1956 dram_eff=0.01534
bk0: 1a 246471i bk1: 1a 246471i bk2: 0a 246570i bk3: 1a 246471i bk4: 11a 246392i bk5: 10a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.238889
Bank_Level_Parallism_Col = 1.236499
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011173
GrpLevelPara = 1.236499 

BW Util details:
bwutil = 0.000122 
total_CMD = 246570 
util_bw = 30 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 246030 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246535 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246540 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001095
n_activity=1578 dram_eff=0.01711
bk0: 2a 246457i bk1: 0a 246570i bk2: 0a 246570i bk3: 0a 246570i bk4: 12a 246396i bk5: 11a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177500
Bank_Level_Parallism_Col = 1.175879
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.175879 

BW Util details:
bwutil = 0.000110 
total_CMD = 246570 
util_bw = 27 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 246170 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246540 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163848
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246544 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.328e-05
n_activity=1187 dram_eff=0.01938
bk0: 0a 246570i bk1: 1a 246471i bk2: 0a 246570i bk3: 0a 246570i bk4: 8a 246392i bk5: 9a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.250674
Bank_Level_Parallism_Col = 1.249323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013550
GrpLevelPara = 1.249323 

BW Util details:
bwutil = 0.000093 
total_CMD = 246570 
util_bw = 23 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246199 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246544 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246543 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.734e-05
n_activity=1364 dram_eff=0.0176
bk0: 0a 246570i bk1: 0a 246570i bk2: 3a 246471i bk3: 0a 246570i bk4: 9a 246396i bk5: 10a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185379
Bank_Level_Parallism_Col = 1.183727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005249
GrpLevelPara = 1.183727 

BW Util details:
bwutil = 0.000097 
total_CMD = 246570 
util_bw = 24 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 246187 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246543 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246537 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001176
n_activity=1903 dram_eff=0.01524
bk0: 1a 246471i bk1: 2a 246471i bk2: 0a 246570i bk3: 0a 246570i bk4: 12a 246392i bk5: 8a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195378
Bank_Level_Parallism_Col = 1.194503
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012685
GrpLevelPara = 1.194503 

BW Util details:
bwutil = 0.000118 
total_CMD = 246570 
util_bw = 29 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 246094 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246537 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246537 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001217
n_activity=1732 dram_eff=0.01732
bk0: 0a 246570i bk1: 0a 246570i bk2: 0a 246570i bk3: 3a 246457i bk4: 10a 246396i bk5: 13a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.176179
Bank_Level_Parallism_Col = 1.174564
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009975
GrpLevelPara = 1.174564 

BW Util details:
bwutil = 0.000122 
total_CMD = 246570 
util_bw = 30 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 246167 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246537 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246540 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001095
n_activity=1486 dram_eff=0.01817
bk0: 1a 246471i bk1: 0a 246570i bk2: 0a 246570i bk3: 0a 246570i bk4: 10a 246392i bk5: 10a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248000
Bank_Level_Parallism_Col = 1.246649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016086
GrpLevelPara = 1.246649 

BW Util details:
bwutil = 0.000110 
total_CMD = 246570 
util_bw = 27 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246195 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246540 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164254
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246541 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001095
n_activity=1124 dram_eff=0.02402
bk0: 0a 246570i bk1: 0a 246570i bk2: 0a 246570i bk3: 0a 246570i bk4: 10a 246396i bk5: 10a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247387
Bank_Level_Parallism_Col = 1.244755
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024476
GrpLevelPara = 1.244755 

BW Util details:
bwutil = 0.000110 
total_CMD = 246570 
util_bw = 27 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 246283 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246541 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246542 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001014
n_activity=1410 dram_eff=0.01773
bk0: 0a 246570i bk1: 3a 246471i bk2: 0a 246570i bk3: 0a 246570i bk4: 8a 246392i bk5: 10a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249330
Bank_Level_Parallism_Col = 1.247978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010782
GrpLevelPara = 1.247978 

BW Util details:
bwutil = 0.000101 
total_CMD = 246570 
util_bw = 25 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246197 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246542 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164254
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246539 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001136
n_activity=1622 dram_eff=0.01726
bk0: 0a 246570i bk1: 0a 246570i bk2: 1a 246471i bk3: 0a 246570i bk4: 11a 246396i bk5: 11a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183463
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012987
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.000114 
total_CMD = 246570 
util_bw = 28 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 246183 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246539 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154114
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246539 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001095
n_activity=1844 dram_eff=0.01464
bk0: 0a 246570i bk1: 1a 246471i bk2: 0a 246570i bk3: 1a 246471i bk4: 10a 246406i bk5: 11a 246429i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212815
Bank_Level_Parallism_Col = 1.211982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009217
GrpLevelPara = 1.211982 

BW Util details:
bwutil = 0.000110 
total_CMD = 246570 
util_bw = 27 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 246133 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246539 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158981
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246541 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001054
n_activity=1570 dram_eff=0.01656
bk0: 1a 246471i bk1: 0a 246570i bk2: 0a 246570i bk3: 0a 246570i bk4: 9a 246400i bk5: 11a 246429i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191257
Bank_Level_Parallism_Col = 1.189560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013736
GrpLevelPara = 1.189560 

BW Util details:
bwutil = 0.000105 
total_CMD = 246570 
util_bw = 26 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 246204 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246541 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153303
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246480 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003528
n_activity=2589 dram_eff=0.0336
bk0: 3a 246471i bk1: 0a 246570i bk2: 0a 246570i bk3: 0a 246570i bk4: 10a 245668i bk5: 10a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080242
Bank_Level_Parallism_Col = 1.079516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.681072
GrpLevelPara = 1.079516 

BW Util details:
bwutil = 0.000353 
total_CMD = 246570 
util_bw = 87 
Wasted_Col = 1072 
Wasted_Row = 0 
Idle = 245411 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 868 
rwq = 0 
CCDLc_limit_alone = 868 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246480 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0334631
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246541 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001054
n_activity=1459 dram_eff=0.01782
bk0: 0a 246570i bk1: 0a 246570i bk2: 4a 246471i bk3: 0a 246570i bk4: 10a 246396i bk5: 9a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.184416
Bank_Level_Parallism_Col = 1.182768
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007833
GrpLevelPara = 1.182768 

BW Util details:
bwutil = 0.000105 
total_CMD = 246570 
util_bw = 26 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 246185 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246541 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154114
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246538 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001176
n_activity=1464 dram_eff=0.01981
bk0: 0a 246570i bk1: 2a 246471i bk2: 0a 246570i bk3: 0a 246570i bk4: 8a 246392i bk5: 9a 246406i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246684
Bank_Level_Parallism_Col = 1.245333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026667
GrpLevelPara = 1.245333 

BW Util details:
bwutil = 0.000118 
total_CMD = 246570 
util_bw = 29 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246193 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246538 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164254
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246570 n_nop=246540 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001136
n_activity=1330 dram_eff=0.02105
bk0: 0a 246570i bk1: 0a 246570i bk2: 0a 246570i bk3: 0a 246570i bk4: 11a 246396i bk5: 11a 246413i bk6: 0a 246570i bk7: 0a 246570i bk8: 0a 246570i bk9: 0a 246570i bk10: 0a 246570i bk11: 0a 246570i bk12: 0a 246570i bk13: 0a 246570i bk14: 0a 246570i bk15: 0a 246570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246528
Bank_Level_Parallism_Col = 1.243902
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.020906
GrpLevelPara = 1.243902 

BW Util details:
bwutil = 0.000114 
total_CMD = 246570 
util_bw = 28 
Wasted_Col = 260 
Wasted_Row = 0 
Idle = 246282 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246570 
n_nop = 246540 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154114

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 42264
Req_Network_injected_packets_per_cycle =       0.0240 
Req_Network_conflicts_per_cycle =       0.0018
Req_Network_conflicts_per_cycle_util =       0.1674
Req_Bank_Level_Parallism =       2.1781
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 42264
Reply_Network_injected_packets_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.0833
Reply_Bank_Level_Parallism =       1.9671
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 47854 (inst/sec)
gpgpu_simulation_rate = 10566 (cycle/sec)
gpgpu_silicon_slowdown = 113571x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14070
gpu_sim_insn = 55494
gpu_ipc =       3.9441
gpu_tot_sim_cycle = 56334
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.3830
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4441% 
gpu_tot_occupancy = 9.7524% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1031
partiton_level_parallism_total  =       0.0438
partiton_level_parallism_util =       1.3194
partiton_level_parallism_util_total  =       1.5751
L2_BW  =       3.9574 GB/Sec
L2_BW_total  =       1.6803 GB/Sec
gpu_total_sim_rate=49382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 410, Miss = 240, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 333, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 490, Miss = 279, Miss_rate = 0.569, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 556, Miss = 305, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 707, Miss = 375, Miss_rate = 0.530, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 291, Miss = 182, Miss_rate = 0.625, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 582, Miss = 326, Miss_rate = 0.560, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 543, Miss = 303, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
327, 62, 62, 62, 62, 367, 292, 62, 62, 62, 62, 62, 192, 62, 62, 343, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3923	W0_Idle:313145	W0_Scoreboard:288809	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 683 
max_icnt2mem_latency = 52 
maxmrqlatency = 62 
max_icnt2sh_latency = 4 
averagemflatency = 411 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:943 	12 	44 	28 	52 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1353 	4 	1108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2463 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	29 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144         0      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 79/16 = 4.94
average mf latency per bank:
dram[0]:        637       634       637       634       897       993    none      none      none      none      none      none      none      none      none      none  
dram[1]:        633       635       636       634      1148      1081    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       634       642       986      1027    none      none      none      none      none      none      none      none      none      none  
dram[3]:        640       632       633    none        1029      1163    none      none      none      none      none      none      none      none      none      none  
dram[4]:        631       634       638       638       986       895    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       634       637      1013      1023    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       646       636       646      1052       894    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       643       634       634       995      1009    none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       632       646       640       951      1173    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       637       646       646       997      1073    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       634       635       632       906      1096    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       637       647       637      1047      1064    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         719      1002    none      none      none      none      none      none      none      none      none      none  
dram[13]:        644       633       633       637      1095      1066    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         633       920       925    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       646       637    none         995       948    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       649       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       647       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       647       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        647       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       647       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        649       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       647       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       683       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       647       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328581 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.000213
n_activity=4013 dram_eff=0.01744
bk0: 2a 328558i bk1: 3a 328558i bk2: 2a 328558i bk3: 3a 328558i bk4: 18a 328452i bk5: 12a 328481i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182961
Bank_Level_Parallism_Col = 1.181180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.071629
GrpLevelPara = 1.181180 

BW Util details:
bwutil = 0.000213 
total_CMD = 328657 
util_bw = 70 
Wasted_Col = 646 
Wasted_Row = 0 
Idle = 327941 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328581 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328582 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0002099
n_activity=3708 dram_eff=0.01861
bk0: 6a 328544i bk1: 5a 328544i bk2: 3a 328541i bk3: 9a 328527i bk4: 14a 328483i bk5: 12a 328497i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.279240
Bank_Level_Parallism_Col = 1.252941
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033824
GrpLevelPara = 1.252941 

BW Util details:
bwutil = 0.000210 
total_CMD = 328657 
util_bw = 69 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 327973 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328582 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328587 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001947
n_activity=3922 dram_eff=0.01632
bk0: 2a 328558i bk1: 3a 328558i bk2: 4a 328558i bk3: 3a 328530i bk4: 13a 328462i bk5: 13a 328484i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123360
Bank_Level_Parallism_Col = 1.122853
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056803
GrpLevelPara = 1.122853 

BW Util details:
bwutil = 0.000195 
total_CMD = 328657 
util_bw = 64 
Wasted_Col = 698 
Wasted_Row = 0 
Idle = 327895 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 17 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 9 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 328657 
n_nop = 328587 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328593 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001795
n_activity=3088 dram_eff=0.01911
bk0: 2a 328535i bk1: 5a 328555i bk2: 4a 328558i bk3: 0a 328657i bk4: 12a 328473i bk5: 13a 328500i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.295699
Bank_Level_Parallism_Col = 1.252252
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059459
GrpLevelPara = 1.252252 

BW Util details:
bwutil = 0.000180 
total_CMD = 328657 
util_bw = 59 
Wasted_Col = 499 
Wasted_Row = 0 
Idle = 328099 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328593 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328574 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002343
n_activity=4169 dram_eff=0.01847
bk0: 8a 328549i bk1: 3a 328558i bk2: 3a 328544i bk3: 2a 328558i bk4: 15a 328470i bk5: 13a 328493i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.174757
Bank_Level_Parallism_Col = 1.172943
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058577
GrpLevelPara = 1.172943 

BW Util details:
bwutil = 0.000234 
total_CMD = 328657 
util_bw = 77 
Wasted_Col = 644 
Wasted_Row = 0 
Idle = 327936 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328574 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137529
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328584 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002039
n_activity=4029 dram_eff=0.01663
bk0: 1a 328558i bk1: 3a 328558i bk2: 3a 328558i bk3: 4a 328544i bk4: 14a 328483i bk5: 13a 328500i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.204173
Bank_Level_Parallism_Col = 1.202399
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043478
GrpLevelPara = 1.202399 

BW Util details:
bwutil = 0.000204 
total_CMD = 328657 
util_bw = 67 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 327986 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328584 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139051
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328582 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0002099
n_activity=3694 dram_eff=0.01868
bk0: 4a 328537i bk1: 4a 328516i bk2: 4a 328544i bk3: 1a 328558i bk4: 16a 328462i bk5: 13a 328481i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.259310
Bank_Level_Parallism_Col = 1.257975
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049931
GrpLevelPara = 1.257975 

BW Util details:
bwutil = 0.000210 
total_CMD = 328657 
util_bw = 69 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 327932 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328582 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00221203
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328579 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002191
n_activity=3864 dram_eff=0.01863
bk0: 3a 328552i bk1: 2a 328544i bk2: 3a 328558i bk3: 4a 328544i bk4: 14a 328483i bk5: 17a 328465i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.234708
Bank_Level_Parallism_Col = 1.224607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041488
GrpLevelPara = 1.224607 

BW Util details:
bwutil = 0.000219 
total_CMD = 328657 
util_bw = 72 
Wasted_Col = 631 
Wasted_Row = 0 
Idle = 327954 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328579 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139355
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328587 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001947
n_activity=3760 dram_eff=0.01702
bk0: 6a 328544i bk1: 6a 328558i bk2: 1a 328558i bk3: 3a 328544i bk4: 15a 328460i bk5: 13a 328393i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157317
Bank_Level_Parallism_Col = 1.155637
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147059
GrpLevelPara = 1.155637 

BW Util details:
bwutil = 0.000195 
total_CMD = 328657 
util_bw = 64 
Wasted_Col = 756 
Wasted_Row = 0 
Idle = 327837 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 86 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 328657 
n_nop = 328587 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188038
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328592 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001795
n_activity=3511 dram_eff=0.0168
bk0: 1a 328558i bk1: 4a 328516i bk2: 1a 328558i bk3: 2a 328544i bk4: 14a 328483i bk5: 14a 328500i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125668
Bank_Level_Parallism_Col = 1.123656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030914
GrpLevelPara = 1.123656 

BW Util details:
bwutil = 0.000180 
total_CMD = 328657 
util_bw = 59 
Wasted_Col = 689 
Wasted_Row = 0 
Idle = 327909 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328592 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162175
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328582 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002099
n_activity=4520 dram_eff=0.01527
bk0: 5a 328530i bk1: 3a 328558i bk2: 4a 328544i bk3: 6a 328558i bk4: 13a 328484i bk5: 15a 328516i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130854
Bank_Level_Parallism_Col = 1.130374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044383
GrpLevelPara = 1.130374 

BW Util details:
bwutil = 0.000210 
total_CMD = 328657 
util_bw = 69 
Wasted_Col = 657 
Wasted_Row = 0 
Idle = 327931 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328582 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188038
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328595 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001704
n_activity=3570 dram_eff=0.01569
bk0: 5a 328549i bk1: 4a 328529i bk2: 1a 328558i bk3: 2a 328558i bk4: 13a 328487i bk5: 15a 328516i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191964
Bank_Level_Parallism_Col = 1.190120
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.023952
GrpLevelPara = 1.190120 

BW Util details:
bwutil = 0.000170 
total_CMD = 328657 
util_bw = 56 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 327985 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328595 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131444
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328540 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=34 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003438
n_activity=4217 dram_eff=0.0268
bk0: 4a 328558i bk1: 1a 328558i bk2: 0a 328657i bk3: 0a 328657i bk4: 14a 327755i bk5: 15a 328484i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.071926
Bank_Level_Parallism_Col = 1.071318
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.629457
GrpLevelPara = 1.071318 

BW Util details:
bwutil = 0.000344 
total_CMD = 328657 
util_bw = 113 
Wasted_Col = 1180 
Wasted_Row = 0 
Idle = 327364 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 877 
rwq = 0 
CCDLc_limit_alone = 877 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328540 
Read = 34 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0251052
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328590 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001856
n_activity=3536 dram_eff=0.01725
bk0: 2a 328544i bk1: 4a 328558i bk2: 4a 328558i bk3: 2a 328558i bk4: 12a 328425i bk5: 14a 328482i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.201094
Bank_Level_Parallism_Col = 1.199450
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.122421
GrpLevelPara = 1.199450 

BW Util details:
bwutil = 0.000186 
total_CMD = 328657 
util_bw = 61 
Wasted_Col = 670 
Wasted_Row = 0 
Idle = 327926 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 328657 
n_nop = 328590 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001354
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328585 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002039
n_activity=4113 dram_eff=0.01629
bk0: 3a 328558i bk1: 5a 328558i bk2: 0a 328657i bk3: 4a 328557i bk4: 15a 328479i bk5: 17a 328490i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154472
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.037643
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000204 
total_CMD = 328657 
util_bw = 67 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 328042 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328585 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123229
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328657 n_nop=328587 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001978
n_activity=3527 dram_eff=0.01843
bk0: 1a 328558i bk1: 1a 328558i bk2: 2a 328558i bk3: 0a 328657i bk4: 15a 328483i bk5: 14a 328482i bk6: 0a 328657i bk7: 0a 328657i bk8: 0a 328657i bk9: 0a 328657i bk10: 0a 328657i bk11: 0a 328657i bk12: 0a 328657i bk13: 0a 328657i bk14: 0a 328657i bk15: 0a 328657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249561
Bank_Level_Parallism_Col = 1.247350
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.072438
GrpLevelPara = 1.247350 

BW Util details:
bwutil = 0.000198 
total_CMD = 328657 
util_bw = 65 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 328088 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328657 
n_nop = 328587 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 56334
Req_Network_injected_packets_per_cycle =       0.0438 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0575
Req_Bank_Level_Parallism =       1.5751
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 56334
Reply_Network_injected_packets_per_cycle =        0.0438
Reply_Network_conflicts_per_cycle =        0.0011
Reply_Network_conflicts_per_cycle_util =       0.0369
Reply_Bank_Level_Parallism =       1.4912
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 49382 (inst/sec)
gpgpu_simulation_rate = 11266 (cycle/sec)
gpgpu_silicon_slowdown = 106515x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5746
gpu_sim_insn = 53912
gpu_ipc =       9.3825
gpu_tot_sim_cycle = 62080
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.8457
gpu_tot_issued_cta = 48
gpu_occupancy = 28.8114% 
gpu_tot_occupancy = 10.8661% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1072
partiton_level_parallism_total  =       0.0496
partiton_level_parallism_util =       3.4033
partiton_level_parallism_util_total  =       1.7646
L2_BW  =       4.1167 GB/Sec
L2_BW_total  =       1.9058 GB/Sec
gpu_total_sim_rate=50137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 486, Miss = 301, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 684, Miss = 394, Miss_rate = 0.576, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 570, Miss = 343, Miss_rate = 0.602, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 632, Miss = 366, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 787, Miss = 439, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 367, Miss = 243, Miss_rate = 0.662, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 384, Miss_rate = 0.587, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 623, Miss = 367, Miss_rate = 0.589, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
355, 90, 90, 75, 90, 395, 320, 90, 90, 90, 90, 90, 220, 90, 90, 371, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5331	W0_Idle:339625	W0_Scoreboard:296379	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 845 
max_icnt2mem_latency = 94 
maxmrqlatency = 165 
max_icnt2sh_latency = 5 
averagemflatency = 385 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:946 	13 	47 	33 	62 	43 	44 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1741 	110 	1230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2934 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3056 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	30 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144         0      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 201/16 = 12.56
average mf latency per bank:
dram[0]:        637       634       637       634      1008      1133    none      none      none      none      none      none      none      none      none      none  
dram[1]:        633       635       636       634      1320      1240    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       634       642      1141      1175    none      none      none      none      none      none      none      none      none      none  
dram[3]:        640       632       633    none        1174      1337    none      none      none      none      none      none      none      none      none      none  
dram[4]:        631       634       638       638      1111      1021    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       634       637      1147      1151    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       646       636       646      1191      1018    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       643       634       634      1125      1115    none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       632       646       640      1096      1343    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       637       646       646      1128      1230    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       634       635       632      1051      1256    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       637       647       637      1222      1215    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         740      1177    none      none      none      none      none      none      none      none      none      none  
dram[13]:        644       633       633       637      1251      1201    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         633      1065      1078    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       646       637    none        1130      1057    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       649       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       647       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       647       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        647       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       647       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        649       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       647       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       845       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       647       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362104 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0001933
n_activity=4013 dram_eff=0.01744
bk0: 2a 362081i bk1: 3a 362081i bk2: 2a 362081i bk3: 3a 362081i bk4: 18a 361975i bk5: 12a 362004i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182961
Bank_Level_Parallism_Col = 1.181180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.071629
GrpLevelPara = 1.181180 

BW Util details:
bwutil = 0.000193 
total_CMD = 362180 
util_bw = 70 
Wasted_Col = 646 
Wasted_Row = 0 
Idle = 361464 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362104 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111823
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362105 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001905
n_activity=3708 dram_eff=0.01861
bk0: 6a 362067i bk1: 5a 362067i bk2: 3a 362064i bk3: 9a 362050i bk4: 14a 362006i bk5: 12a 362020i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.279240
Bank_Level_Parallism_Col = 1.252941
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033824
GrpLevelPara = 1.252941 

BW Util details:
bwutil = 0.000191 
total_CMD = 362180 
util_bw = 69 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 361496 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362105 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362110 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001767
n_activity=3922 dram_eff=0.01632
bk0: 2a 362081i bk1: 3a 362081i bk2: 4a 362081i bk3: 3a 362053i bk4: 13a 361985i bk5: 13a 362007i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123360
Bank_Level_Parallism_Col = 1.122853
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056803
GrpLevelPara = 1.122853 

BW Util details:
bwutil = 0.000177 
total_CMD = 362180 
util_bw = 64 
Wasted_Col = 698 
Wasted_Row = 0 
Idle = 361418 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 17 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 9 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 362180 
n_nop = 362110 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362116 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001629
n_activity=3088 dram_eff=0.01911
bk0: 2a 362058i bk1: 5a 362078i bk2: 4a 362081i bk3: 0a 362180i bk4: 12a 361996i bk5: 13a 362023i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.295699
Bank_Level_Parallism_Col = 1.252252
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059459
GrpLevelPara = 1.252252 

BW Util details:
bwutil = 0.000163 
total_CMD = 362180 
util_bw = 59 
Wasted_Col = 499 
Wasted_Row = 0 
Idle = 361622 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362116 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010492
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362097 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002126
n_activity=4169 dram_eff=0.01847
bk0: 8a 362072i bk1: 3a 362081i bk2: 3a 362067i bk3: 2a 362081i bk4: 15a 361993i bk5: 13a 362016i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.174757
Bank_Level_Parallism_Col = 1.172943
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058577
GrpLevelPara = 1.172943 

BW Util details:
bwutil = 0.000213 
total_CMD = 362180 
util_bw = 77 
Wasted_Col = 644 
Wasted_Row = 0 
Idle = 361459 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362097 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362107 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.000185
n_activity=4029 dram_eff=0.01663
bk0: 1a 362081i bk1: 3a 362081i bk2: 3a 362081i bk3: 4a 362067i bk4: 14a 362006i bk5: 13a 362023i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.204173
Bank_Level_Parallism_Col = 1.202399
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043478
GrpLevelPara = 1.202399 

BW Util details:
bwutil = 0.000185 
total_CMD = 362180 
util_bw = 67 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 361509 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362107 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012618
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362105 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001905
n_activity=3694 dram_eff=0.01868
bk0: 4a 362060i bk1: 4a 362039i bk2: 4a 362067i bk3: 1a 362081i bk4: 16a 361985i bk5: 13a 362004i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.259310
Bank_Level_Parallism_Col = 1.257975
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049931
GrpLevelPara = 1.257975 

BW Util details:
bwutil = 0.000191 
total_CMD = 362180 
util_bw = 69 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 361455 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362105 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200729
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362102 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001988
n_activity=3864 dram_eff=0.01863
bk0: 3a 362075i bk1: 2a 362067i bk2: 3a 362081i bk3: 4a 362067i bk4: 14a 362006i bk5: 17a 361988i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.234708
Bank_Level_Parallism_Col = 1.224607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041488
GrpLevelPara = 1.224607 

BW Util details:
bwutil = 0.000199 
total_CMD = 362180 
util_bw = 72 
Wasted_Col = 631 
Wasted_Row = 0 
Idle = 361477 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362102 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126456
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362110 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001767
n_activity=3760 dram_eff=0.01702
bk0: 6a 362067i bk1: 6a 362081i bk2: 1a 362081i bk3: 3a 362067i bk4: 15a 361983i bk5: 13a 361916i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157317
Bank_Level_Parallism_Col = 1.155637
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147059
GrpLevelPara = 1.155637 

BW Util details:
bwutil = 0.000177 
total_CMD = 362180 
util_bw = 64 
Wasted_Col = 756 
Wasted_Row = 0 
Idle = 361360 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 86 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 362180 
n_nop = 362110 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170633
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362115 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001629
n_activity=3511 dram_eff=0.0168
bk0: 1a 362081i bk1: 4a 362039i bk2: 1a 362081i bk3: 2a 362067i bk4: 14a 362006i bk5: 14a 362023i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125668
Bank_Level_Parallism_Col = 1.123656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030914
GrpLevelPara = 1.123656 

BW Util details:
bwutil = 0.000163 
total_CMD = 362180 
util_bw = 59 
Wasted_Col = 689 
Wasted_Row = 0 
Idle = 361432 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362115 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362105 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001905
n_activity=4520 dram_eff=0.01527
bk0: 5a 362053i bk1: 3a 362081i bk2: 4a 362067i bk3: 6a 362081i bk4: 13a 362007i bk5: 15a 362039i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130854
Bank_Level_Parallism_Col = 1.130374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044383
GrpLevelPara = 1.130374 

BW Util details:
bwutil = 0.000191 
total_CMD = 362180 
util_bw = 69 
Wasted_Col = 657 
Wasted_Row = 0 
Idle = 361454 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362105 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170633
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362118 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001546
n_activity=3570 dram_eff=0.01569
bk0: 5a 362072i bk1: 4a 362052i bk2: 1a 362081i bk3: 2a 362081i bk4: 13a 362010i bk5: 15a 362039i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191964
Bank_Level_Parallism_Col = 1.190120
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.023952
GrpLevelPara = 1.190120 

BW Util details:
bwutil = 0.000155 
total_CMD = 362180 
util_bw = 56 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 361508 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362118 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119278
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=361941 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=34 n_rd_L2_A=0 n_write=201 n_wr_bk=0 bw_util=0.0006488
n_activity=6070 dram_eff=0.03871
bk0: 4a 362081i bk1: 1a 362081i bk2: 0a 362180i bk3: 0a 362180i bk4: 14a 359589i bk5: 15a 362007i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.029961
Bank_Level_Parallism_Col = 1.029668
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.845856
GrpLevelPara = 1.029668 

BW Util details:
bwutil = 0.000649 
total_CMD = 362180 
util_bw = 235 
Wasted_Col = 2869 
Wasted_Row = 0 
Idle = 359076 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2566 
rwq = 0 
CCDLc_limit_alone = 2566 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 361941 
Read = 34 
Write = 201 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.196844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196844
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362113 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001684
n_activity=3536 dram_eff=0.01725
bk0: 2a 362067i bk1: 4a 362081i bk2: 4a 362081i bk3: 2a 362081i bk4: 12a 361948i bk5: 14a 362005i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.201094
Bank_Level_Parallism_Col = 1.199450
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.122421
GrpLevelPara = 1.199450 

BW Util details:
bwutil = 0.000168 
total_CMD = 362180 
util_bw = 61 
Wasted_Col = 670 
Wasted_Row = 0 
Idle = 361449 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 58 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 362180 
n_nop = 362113 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122867
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362108 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000185
n_activity=4113 dram_eff=0.01629
bk0: 3a 362081i bk1: 5a 362081i bk2: 0a 362180i bk3: 4a 362080i bk4: 15a 362002i bk5: 17a 362013i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154472
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.037643
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000185 
total_CMD = 362180 
util_bw = 67 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 361565 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362108 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111823
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362180 n_nop=362110 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001795
n_activity=3527 dram_eff=0.01843
bk0: 1a 362081i bk1: 1a 362081i bk2: 2a 362081i bk3: 0a 362180i bk4: 15a 362006i bk5: 14a 362005i bk6: 0a 362180i bk7: 0a 362180i bk8: 0a 362180i bk9: 0a 362180i bk10: 0a 362180i bk11: 0a 362180i bk12: 0a 362180i bk13: 0a 362180i bk14: 0a 362180i bk15: 0a 362180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249561
Bank_Level_Parallism_Col = 1.247350
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.072438
GrpLevelPara = 1.247350 

BW Util details:
bwutil = 0.000179 
total_CMD = 362180 
util_bw = 65 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 361611 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362180 
n_nop = 362110 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 62080
Req_Network_injected_packets_per_cycle =       0.0496 
Req_Network_conflicts_per_cycle =       0.0095
Req_Network_conflicts_per_cycle_util =       0.3373
Req_Bank_Level_Parallism =       1.7646
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0142
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 62080
Reply_Network_injected_packets_per_cycle =        0.0496
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.0759
Reply_Bank_Level_Parallism =       1.5808
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 50137 (inst/sec)
gpgpu_simulation_rate = 10346 (cycle/sec)
gpgpu_silicon_slowdown = 115986x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13728
gpu_sim_insn = 101823
gpu_ipc =       7.4172
gpu_tot_sim_cycle = 75808
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.3114
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0394% 
gpu_tot_occupancy = 14.6931% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4299
partiton_level_parallism_total  =       0.1185
partiton_level_parallism_util =       1.9076
partiton_level_parallism_util_total  =       1.8560
L2_BW  =      16.5091 GB/Sec
L2_BW_total  =       4.5503 GB/Sec
gpu_total_sim_rate=57521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2081, Miss = 955, Miss_rate = 0.459, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2728, Miss = 1221, Miss_rate = 0.448, Pending_hits = 14, Reservation_fails = 10
	L1D_cache_core[2]: Access = 2148, Miss = 986, Miss_rate = 0.459, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2432, Miss = 1106, Miss_rate = 0.455, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2357, Miss = 1084, Miss_rate = 0.460, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2179, Miss = 978, Miss_rate = 0.449, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[6]: Access = 2133, Miss = 989, Miss_rate = 0.464, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2725, Miss = 1201, Miss_rate = 0.441, Pending_hits = 17, Reservation_fails = 13
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 113
	L1D_total_cache_reservation_fails = 29
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 108
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
583, 317, 318, 87, 369, 599, 601, 342, 369, 342, 293, 342, 373, 372, 394, 498, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8404	W0_Idle:381528	W0_Scoreboard:494719	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 845 
max_icnt2mem_latency = 94 
maxmrqlatency = 165 
max_icnt2sh_latency = 11 
averagemflatency = 376 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:2835 	56 	72 	50 	66 	43 	44 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5658 	112 	3213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8820 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8605 	346 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	46 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3201/96 = 33.343750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        27         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1497
min_bank_accesses = 0!
chip skew: 276/58 = 4.76
average mf latency per bank:
dram[0]:        647       634       633       631      1416      1602    none      none      none      none      none      none      none      none      none      none  
dram[1]:        668       638       631       633      1232      1354    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       659       661       636      1179      1294    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       634       632       634      1330      1238    none      none      none      none      none      none      none      none      none      none  
dram[4]:        667       635       632       632      1343      1254    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       637       632       633      1270      1281    none      none      none      none      none      none      none      none      none      none  
dram[6]:        635       647       632       632      1274      1284    none      none      none      none      none      none      none      none      none      none  
dram[7]:        637       638       632       644      1383      1510    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       649       634       676      1275      1155    none      none      none      none      none      none      none      none      none      none  
dram[9]:        656       642       636       633      1315      1364    none      none      none      none      none      none      none      none      none      none  
dram[10]:        638       655       649       631      1246      1347    none      none      none      none      none      none      none      none      none      none  
dram[11]:        637       652       632       631      1201      1284    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       642       634       635       833      1244    none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       638       659       634      1222      1307    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       637       639       633      1420      1374    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       654       658       634      1321      1424    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        648       648       646       646       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       649       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        655       657       647       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       652       646       649       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       650       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        651       653       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        648       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        652       656       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       657       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        654       668       646       647       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        652       657       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        654       652       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        651       658       648       654       845       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        662       655       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        656       650       657       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        658       654       646       648       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442076 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=131 n_rd_L2_A=0 n_write=58 n_wr_bk=0 bw_util=0.0004273
n_activity=8501 dram_eff=0.02223
bk0: 21a 442061i bk1: 21a 442078i bk2: 17a 442132i bk3: 23a 442150i bk4: 24a 441971i bk5: 25a 441905i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.151745
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.005291
write_to_read_ratio_blp_rw_average = 0.194064
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000427 
total_CMD = 442271 
util_bw = 189 
Wasted_Col = 1129 
Wasted_Row = 0 
Idle = 440953 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 162 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 47 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 442271 
n_nop = 442076 
Read = 131 
Write = 58 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442076 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004273
n_activity=8031 dram_eff=0.02353
bk0: 14a 442158i bk1: 19a 442043i bk2: 15a 442145i bk3: 16a 442104i bk4: 19a 441879i bk5: 22a 441979i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196982
Bank_Level_Parallism_Col = 1.182470
Bank_Level_Parallism_Ready = 1.010582
write_to_read_ratio_blp_rw_average = 0.253785
GrpLevelPara = 1.182470 

BW Util details:
bwutil = 0.000427 
total_CMD = 442271 
util_bw = 189 
Wasted_Col = 1070 
Wasted_Row = 0 
Idle = 441012 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 271 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 442271 
n_nop = 442076 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00180206
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442060 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004635
n_activity=8839 dram_eff=0.02319
bk0: 20a 442135i bk1: 23a 442016i bk2: 16a 442159i bk3: 6a 442130i bk4: 20a 442043i bk5: 22a 441993i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100731
Bank_Level_Parallism_Col = 1.100326
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.154160
GrpLevelPara = 1.100326 

BW Util details:
bwutil = 0.000464 
total_CMD = 442271 
util_bw = 205 
Wasted_Col = 1026 
Wasted_Row = 0 
Idle = 441040 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 442271 
n_nop = 442060 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132046
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442064 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004545
n_activity=8221 dram_eff=0.02445
bk0: 15a 442110i bk1: 23a 442122i bk2: 14a 442146i bk3: 21a 442090i bk4: 22a 441990i bk5: 17a 442027i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181338
Bank_Level_Parallism_Col = 1.159894
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.181095
GrpLevelPara = 1.159894 

BW Util details:
bwutil = 0.000454 
total_CMD = 442271 
util_bw = 201 
Wasted_Col = 935 
Wasted_Row = 0 
Idle = 441135 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 18 
RTWc_limit = 64 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 18 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 442271 
n_nop = 442064 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442081 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.000416
n_activity=8137 dram_eff=0.02261
bk0: 14a 442163i bk1: 24a 442081i bk2: 11a 442154i bk3: 12a 442166i bk4: 23a 442019i bk5: 23a 442081i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136905
Bank_Level_Parallism_Col = 1.135458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.085657
GrpLevelPara = 1.135458 

BW Util details:
bwutil = 0.000416 
total_CMD = 442271 
util_bw = 184 
Wasted_Col = 824 
Wasted_Row = 0 
Idle = 441263 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 442271 
n_nop = 442081 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442075 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004296
n_activity=8364 dram_eff=0.02272
bk0: 20a 442100i bk1: 15a 442128i bk2: 16a 442139i bk3: 12a 442137i bk4: 21a 442082i bk5: 21a 441964i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.148820
Bank_Level_Parallism_Col = 1.147541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.179417
GrpLevelPara = 1.147541 

BW Util details:
bwutil = 0.000430 
total_CMD = 442271 
util_bw = 190 
Wasted_Col = 912 
Wasted_Row = 0 
Idle = 441169 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 86 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 36 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 442271 
n_nop = 442075 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442075 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004296
n_activity=8061 dram_eff=0.02357
bk0: 19a 442073i bk1: 21a 442071i bk2: 16a 442126i bk3: 9a 442166i bk4: 22a 441872i bk5: 23a 441898i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.193477
Bank_Level_Parallism_Col = 1.192565
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.252788
GrpLevelPara = 1.192565 

BW Util details:
bwutil = 0.000430 
total_CMD = 442271 
util_bw = 190 
Wasted_Col = 1159 
Wasted_Row = 0 
Idle = 440922 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 574 
rwq = 0 
CCDLc_limit_alone = 574 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 442271 
n_nop = 442075 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189929
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442087 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0004025
n_activity=7752 dram_eff=0.02296
bk0: 20a 442047i bk1: 21a 441995i bk2: 10a 442160i bk3: 19a 442154i bk4: 23a 442050i bk5: 24a 442047i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.280569
Bank_Level_Parallism_Col = 1.274025
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068506
GrpLevelPara = 1.274025 

BW Util details:
bwutil = 0.000402 
total_CMD = 442271 
util_bw = 178 
Wasted_Col = 877 
Wasted_Row = 0 
Idle = 441216 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 11 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 11 

Commands details: 
total_CMD = 442271 
n_nop = 442087 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00229045
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442068 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004454
n_activity=8666 dram_eff=0.02273
bk0: 15a 442134i bk1: 22a 442079i bk2: 8a 442163i bk3: 11a 442094i bk4: 22a 442047i bk5: 18a 441683i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107094
Bank_Level_Parallism_Col = 1.106019
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.351915
GrpLevelPara = 1.106019 

BW Util details:
bwutil = 0.000445 
total_CMD = 442271 
util_bw = 197 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 440805 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 442271 
n_nop = 442068 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00193094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442094 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003866
n_activity=7289 dram_eff=0.02346
bk0: 12a 442163i bk1: 20a 442014i bk2: 7a 442148i bk3: 12a 442149i bk4: 21a 442040i bk5: 20a 442029i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.112689
Bank_Level_Parallism_Col = 1.111309
Bank_Level_Parallism_Ready = 1.005848
write_to_read_ratio_blp_rw_average = 0.129118
GrpLevelPara = 1.111309 

BW Util details:
bwutil = 0.000387 
total_CMD = 442271 
util_bw = 171 
Wasted_Col = 956 
Wasted_Row = 0 
Idle = 441144 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 442271 
n_nop = 442094 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168449
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442082 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004138
n_activity=8586 dram_eff=0.02131
bk0: 16a 442118i bk1: 17a 442108i bk2: 14a 442130i bk3: 14a 442172i bk4: 19a 442067i bk5: 20a 442036i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.110273
Bank_Level_Parallism_Col = 1.109848
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.173295
GrpLevelPara = 1.109848 

BW Util details:
bwutil = 0.000414 
total_CMD = 442271 
util_bw = 183 
Wasted_Col = 878 
Wasted_Row = 0 
Idle = 441210 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 82 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 442271 
n_nop = 442082 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150134
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442062 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000459
n_activity=8563 dram_eff=0.02371
bk0: 23a 442052i bk1: 17a 442096i bk2: 16a 442160i bk3: 20a 442145i bk4: 17a 441994i bk5: 20a 442030i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187006
Bank_Level_Parallism_Col = 1.185903
Bank_Level_Parallism_Ready = 1.009852
write_to_read_ratio_blp_rw_average = 0.162996
GrpLevelPara = 1.185903 

BW Util details:
bwutil = 0.000459 
total_CMD = 442271 
util_bw = 203 
Wasted_Col = 936 
Wasted_Row = 0 
Idle = 441132 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 442271 
n_nop = 442062 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012368
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=441889 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=100 n_rd_L2_A=0 n_write=276 n_wr_bk=0 bw_util=0.0008502
n_activity=11454 dram_eff=0.03283
bk0: 14a 442162i bk1: 14a 442109i bk2: 17a 442105i bk3: 16a 442078i bk4: 20a 439545i bk5: 19a 442082i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.070434
Bank_Level_Parallism_Col = 1.068325
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.778355
GrpLevelPara = 1.068325 

BW Util details:
bwutil = 0.000850 
total_CMD = 442271 
util_bw = 376 
Wasted_Col = 3287 
Wasted_Row = 0 
Idle = 438608 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 64 
CCDLc_limit = 2868 
rwq = 0 
CCDLc_limit_alone = 2868 
WTRc_limit_alone = 0 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 442271 
n_nop = 441889 
Read = 100 
Write = 276 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.162039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162039
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442075 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004296
n_activity=7853 dram_eff=0.02419
bk0: 19a 442080i bk1: 16a 442159i bk2: 9a 442158i bk3: 15a 442087i bk4: 20a 441968i bk5: 21a 442001i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133001
Bank_Level_Parallism_Col = 1.131776
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.226022
GrpLevelPara = 1.131776 

BW Util details:
bwutil = 0.000430 
total_CMD = 442271 
util_bw = 190 
Wasted_Col = 1013 
Wasted_Row = 0 
Idle = 441068 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 116 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 32 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 442271 
n_nop = 442075 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106948
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442083 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0004115
n_activity=8190 dram_eff=0.02222
bk0: 20a 442076i bk1: 17a 442141i bk2: 16a 442074i bk3: 16a 442133i bk4: 23a 442029i bk5: 21a 442088i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.139388
Bank_Level_Parallism_Col = 1.139115
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.068654
GrpLevelPara = 1.139115 

BW Util details:
bwutil = 0.000412 
total_CMD = 442271 
util_bw = 182 
Wasted_Col = 930 
Wasted_Row = 0 
Idle = 441159 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 35 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 442271 
n_nop = 442083 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217514
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442271 n_nop=442092 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003912
n_activity=7699 dram_eff=0.02247
bk0: 14a 442129i bk1: 15a 442138i bk2: 9a 442163i bk3: 12a 442071i bk4: 21a 442070i bk5: 25a 441958i bk6: 0a 442271i bk7: 0a 442271i bk8: 0a 442271i bk9: 0a 442271i bk10: 0a 442271i bk11: 0a 442271i bk12: 0a 442271i bk13: 0a 442271i bk14: 0a 442271i bk15: 0a 442271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145176
Bank_Level_Parallism_Col = 1.143891
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.133032
GrpLevelPara = 1.143891 

BW Util details:
bwutil = 0.000391 
total_CMD = 442271 
util_bw = 173 
Wasted_Col = 936 
Wasted_Row = 0 
Idle = 441162 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 52 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 26 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 442271 
n_nop = 442092 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 90, Miss_rate = 0.324, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 98, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 79, Miss_rate = 0.288, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 95, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 95, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 89, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 84, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3173
L2_total_cache_miss_rate = 0.3532
L2_total_cache_pending_hits = 46
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3893
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 75808
Req_Network_injected_packets_per_cycle =       0.1185 
Req_Network_conflicts_per_cycle =       0.0109
Req_Network_conflicts_per_cycle_util =       0.1700
Req_Bank_Level_Parallism =       1.8560
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0136
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 75808
Reply_Network_injected_packets_per_cycle =        0.1185
Reply_Network_conflicts_per_cycle =        0.0176
Reply_Network_conflicts_per_cycle_util =       0.2579
Reply_Bank_Level_Parallism =       1.7355
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0148
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 57521 (inst/sec)
gpgpu_simulation_rate = 10829 (cycle/sec)
gpgpu_silicon_slowdown = 110813x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5761
gpu_sim_insn = 69536
gpu_ipc =      12.0701
gpu_tot_sim_cycle = 81569
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.7888
gpu_tot_issued_cta = 64
gpu_occupancy = 29.5016% 
gpu_tot_occupancy = 15.2920% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1111
partiton_level_parallism_total  =       0.1180
partiton_level_parallism_util =       3.3508
partiton_level_parallism_util_total  =       1.9127
L2_BW  =       4.2659 GB/Sec
L2_BW_total  =       4.5302 GB/Sec
gpu_total_sim_rate=59022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2161, Miss = 1019, Miss_rate = 0.472, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2808, Miss = 1285, Miss_rate = 0.458, Pending_hits = 14, Reservation_fails = 10
	L1D_cache_core[2]: Access = 2228, Miss = 1050, Miss_rate = 0.471, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2512, Miss = 1170, Miss_rate = 0.466, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2437, Miss = 1148, Miss_rate = 0.471, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2259, Miss = 1042, Miss_rate = 0.461, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[6]: Access = 2213, Miss = 1053, Miss_rate = 0.476, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 1265, Miss_rate = 0.451, Pending_hits = 17, Reservation_fails = 13
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 113
	L1D_total_cache_reservation_fails = 29
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 108
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
611, 345, 346, 115, 397, 627, 629, 370, 397, 370, 321, 370, 401, 400, 422, 526, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9762	W0_Idle:408571	W0_Scoreboard:502330	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 855 
max_icnt2mem_latency = 102 
maxmrqlatency = 165 
max_icnt2sh_latency = 11 
averagemflatency = 370 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2838 	57 	75 	55 	76 	64 	87 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6070 	212 	3341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9320 	303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9221 	370 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3329/96 = 34.677082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        27         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1625
min_bank_accesses = 0!
chip skew: 404/58 = 6.97
average mf latency per bank:
dram[0]:        647       634       633       631      1487      1681    none      none      none      none      none      none      none      none      none      none  
dram[1]:        668       638       631       633      1290      1418    none      none      none      none      none      none      none      none      none      none  
dram[2]:        646       659       661       636      1232      1355    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       634       632       634      1394      1293    none      none      none      none      none      none      none      none      none      none  
dram[4]:        667       635       632       632      1405      1325    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       637       632       633      1331      1340    none      none      none      none      none      none      none      none      none      none  
dram[6]:        635       647       632       632      1333      1353    none      none      none      none      none      none      none      none      none      none  
dram[7]:        637       638       632       644      1448      1585    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       649       634       676      1336      1207    none      none      none      none      none      none      none      none      none      none  
dram[9]:        656       642       636       633      1379      1427    none      none      none      none      none      none      none      none      none      none  
dram[10]:        638       655       649       631      1308      1414    none      none      none      none      none      none      none      none      none      none  
dram[11]:        637       652       632       631      1261      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       642       634       635       809      1309    none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       638       659       634      1279      1365    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       637       639       633      1501      1444    none      none      none      none      none      none      none      none      none      none  
dram[15]:        638       654       658       634      1379      1491    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        648       648       646       646       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       649       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        655       657       647       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       652       646       649       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       650       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        651       653       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        648       647       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        652       656       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       657       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        654       668       646       647       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        652       657       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        654       652       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        651       658       648       654       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        662       655       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        656       650       657       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        658       654       646       648       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475687 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=131 n_rd_L2_A=0 n_write=58 n_wr_bk=0 bw_util=0.0003972
n_activity=8501 dram_eff=0.02223
bk0: 21a 475672i bk1: 21a 475689i bk2: 17a 475743i bk3: 23a 475761i bk4: 24a 475582i bk5: 25a 475516i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.151745
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.005291
write_to_read_ratio_blp_rw_average = 0.194064
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000397 
total_CMD = 475882 
util_bw = 189 
Wasted_Col = 1129 
Wasted_Row = 0 
Idle = 474564 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 162 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 47 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 475882 
n_nop = 475687 
Read = 131 
Write = 58 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475687 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0003972
n_activity=8031 dram_eff=0.02353
bk0: 14a 475769i bk1: 19a 475654i bk2: 15a 475756i bk3: 16a 475715i bk4: 19a 475490i bk5: 22a 475590i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196982
Bank_Level_Parallism_Col = 1.182470
Bank_Level_Parallism_Ready = 1.010582
write_to_read_ratio_blp_rw_average = 0.253785
GrpLevelPara = 1.182470 

BW Util details:
bwutil = 0.000397 
total_CMD = 475882 
util_bw = 189 
Wasted_Col = 1070 
Wasted_Row = 0 
Idle = 474623 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 271 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 475882 
n_nop = 475687 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475671 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004308
n_activity=8839 dram_eff=0.02319
bk0: 20a 475746i bk1: 23a 475627i bk2: 16a 475770i bk3: 6a 475741i bk4: 20a 475654i bk5: 22a 475604i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100731
Bank_Level_Parallism_Col = 1.100326
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.154160
GrpLevelPara = 1.100326 

BW Util details:
bwutil = 0.000431 
total_CMD = 475882 
util_bw = 205 
Wasted_Col = 1026 
Wasted_Row = 0 
Idle = 474651 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 475882 
n_nop = 475671 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475675 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004224
n_activity=8221 dram_eff=0.02445
bk0: 15a 475721i bk1: 23a 475733i bk2: 14a 475757i bk3: 21a 475701i bk4: 22a 475601i bk5: 17a 475638i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181338
Bank_Level_Parallism_Col = 1.159894
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.181095
GrpLevelPara = 1.159894 

BW Util details:
bwutil = 0.000422 
total_CMD = 475882 
util_bw = 201 
Wasted_Col = 935 
Wasted_Row = 0 
Idle = 474746 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 18 
RTWc_limit = 64 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 18 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 475882 
n_nop = 475675 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475692 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003867
n_activity=8137 dram_eff=0.02261
bk0: 14a 475774i bk1: 24a 475692i bk2: 11a 475765i bk3: 12a 475777i bk4: 23a 475630i bk5: 23a 475692i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136905
Bank_Level_Parallism_Col = 1.135458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.085657
GrpLevelPara = 1.135458 

BW Util details:
bwutil = 0.000387 
total_CMD = 475882 
util_bw = 184 
Wasted_Col = 824 
Wasted_Row = 0 
Idle = 474874 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475882 
n_nop = 475692 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475686 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003993
n_activity=8364 dram_eff=0.02272
bk0: 20a 475711i bk1: 15a 475739i bk2: 16a 475750i bk3: 12a 475748i bk4: 21a 475693i bk5: 21a 475575i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.148820
Bank_Level_Parallism_Col = 1.147541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.179417
GrpLevelPara = 1.147541 

BW Util details:
bwutil = 0.000399 
total_CMD = 475882 
util_bw = 190 
Wasted_Col = 912 
Wasted_Row = 0 
Idle = 474780 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 86 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 36 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 475882 
n_nop = 475686 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101706
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475686 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003993
n_activity=8061 dram_eff=0.02357
bk0: 19a 475684i bk1: 21a 475682i bk2: 16a 475737i bk3: 9a 475777i bk4: 22a 475483i bk5: 23a 475509i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.193477
Bank_Level_Parallism_Col = 1.192565
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.252788
GrpLevelPara = 1.192565 

BW Util details:
bwutil = 0.000399 
total_CMD = 475882 
util_bw = 190 
Wasted_Col = 1159 
Wasted_Row = 0 
Idle = 474533 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 574 
rwq = 0 
CCDLc_limit_alone = 574 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 475882 
n_nop = 475686 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176514
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475698 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.000374
n_activity=7752 dram_eff=0.02296
bk0: 20a 475658i bk1: 21a 475606i bk2: 10a 475771i bk3: 19a 475765i bk4: 23a 475661i bk5: 24a 475658i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.280569
Bank_Level_Parallism_Col = 1.274025
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068506
GrpLevelPara = 1.274025 

BW Util details:
bwutil = 0.000374 
total_CMD = 475882 
util_bw = 178 
Wasted_Col = 877 
Wasted_Row = 0 
Idle = 474827 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 11 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 11 

Commands details: 
total_CMD = 475882 
n_nop = 475698 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00212868
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475679 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.000414
n_activity=8666 dram_eff=0.02273
bk0: 15a 475745i bk1: 22a 475690i bk2: 8a 475774i bk3: 11a 475705i bk4: 22a 475658i bk5: 18a 475294i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107094
Bank_Level_Parallism_Col = 1.106019
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.351915
GrpLevelPara = 1.106019 

BW Util details:
bwutil = 0.000414 
total_CMD = 475882 
util_bw = 197 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 474416 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 475882 
n_nop = 475679 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00179456
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475705 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003593
n_activity=7293 dram_eff=0.02345
bk0: 12a 475774i bk1: 20a 475625i bk2: 7a 475759i bk3: 12a 475760i bk4: 21a 475651i bk5: 20a 475640i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.112689
Bank_Level_Parallism_Col = 1.111309
Bank_Level_Parallism_Ready = 1.005848
write_to_read_ratio_blp_rw_average = 0.129118
GrpLevelPara = 1.111309 

BW Util details:
bwutil = 0.000359 
total_CMD = 475882 
util_bw = 171 
Wasted_Col = 956 
Wasted_Row = 0 
Idle = 474755 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 475882 
n_nop = 475705 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00156551
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475693 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003845
n_activity=8586 dram_eff=0.02131
bk0: 16a 475729i bk1: 17a 475719i bk2: 14a 475741i bk3: 14a 475783i bk4: 19a 475678i bk5: 20a 475647i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.110273
Bank_Level_Parallism_Col = 1.109848
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.173295
GrpLevelPara = 1.109848 

BW Util details:
bwutil = 0.000385 
total_CMD = 475882 
util_bw = 183 
Wasted_Col = 878 
Wasted_Row = 0 
Idle = 474821 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 82 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 475882 
n_nop = 475693 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013953
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475673 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004266
n_activity=8563 dram_eff=0.02371
bk0: 23a 475663i bk1: 17a 475707i bk2: 16a 475771i bk3: 20a 475756i bk4: 17a 475605i bk5: 20a 475641i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187006
Bank_Level_Parallism_Col = 1.185903
Bank_Level_Parallism_Ready = 1.009852
write_to_read_ratio_blp_rw_average = 0.162996
GrpLevelPara = 1.185903 

BW Util details:
bwutil = 0.000427 
total_CMD = 475882 
util_bw = 203 
Wasted_Col = 936 
Wasted_Row = 0 
Idle = 474743 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 475882 
n_nop = 475673 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114944
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475372 n_act=6 n_pre=0 n_ref_event=0 n_req=504 n_rd=100 n_rd_L2_A=0 n_write=404 n_wr_bk=0 bw_util=0.001059
n_activity=13396 dram_eff=0.03762
bk0: 14a 475773i bk1: 14a 475720i bk2: 17a 475716i bk3: 16a 475689i bk4: 20a 471383i bk5: 19a 475693i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.046370
Bank_Level_Parallism_Col = 1.044964
Bank_Level_Parallism_Ready = 1.001984
write_to_read_ratio_blp_rw_average = 0.854137
GrpLevelPara = 1.044964 

BW Util details:
bwutil = 0.001059 
total_CMD = 475882 
util_bw = 504 
Wasted_Col = 5060 
Wasted_Row = 0 
Idle = 470318 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 64 
CCDLc_limit = 4641 
rwq = 0 
CCDLc_limit_alone = 4641 
WTRc_limit_alone = 0 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 475882 
n_nop = 475372 
Read = 100 
Write = 404 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 504 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296828
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475686 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003993
n_activity=7853 dram_eff=0.02419
bk0: 19a 475691i bk1: 16a 475770i bk2: 9a 475769i bk3: 15a 475698i bk4: 20a 475579i bk5: 21a 475612i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133001
Bank_Level_Parallism_Col = 1.131776
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.226022
GrpLevelPara = 1.131776 

BW Util details:
bwutil = 0.000399 
total_CMD = 475882 
util_bw = 190 
Wasted_Col = 1013 
Wasted_Row = 0 
Idle = 474679 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 116 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 32 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 475882 
n_nop = 475686 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000993944
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475694 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0003824
n_activity=8190 dram_eff=0.02222
bk0: 20a 475687i bk1: 17a 475752i bk2: 16a 475685i bk3: 16a 475744i bk4: 23a 475640i bk5: 21a 475699i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.139388
Bank_Level_Parallism_Col = 1.139115
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.068654
GrpLevelPara = 1.139115 

BW Util details:
bwutil = 0.000382 
total_CMD = 475882 
util_bw = 182 
Wasted_Col = 930 
Wasted_Row = 0 
Idle = 474770 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 35 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475882 
n_nop = 475694 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00202151
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475882 n_nop=475703 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003635
n_activity=7699 dram_eff=0.02247
bk0: 14a 475740i bk1: 15a 475749i bk2: 9a 475774i bk3: 12a 475682i bk4: 21a 475681i bk5: 25a 475569i bk6: 0a 475882i bk7: 0a 475882i bk8: 0a 475882i bk9: 0a 475882i bk10: 0a 475882i bk11: 0a 475882i bk12: 0a 475882i bk13: 0a 475882i bk14: 0a 475882i bk15: 0a 475882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145176
Bank_Level_Parallism_Col = 1.143891
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.133032
GrpLevelPara = 1.143891 

BW Util details:
bwutil = 0.000364 
total_CMD = 475882 
util_bw = 173 
Wasted_Col = 936 
Wasted_Row = 0 
Idle = 474773 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 52 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 26 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 475882 
n_nop = 475703 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 90, Miss_rate = 0.306, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 98, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 79, Miss_rate = 0.272, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 95, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 95, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 89, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 84, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3301
L2_total_cache_miss_rate = 0.3430
L2_total_cache_pending_hits = 46
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 81569
Req_Network_injected_packets_per_cycle =       0.1180 
Req_Network_conflicts_per_cycle =       0.0170
Req_Network_conflicts_per_cycle_util =       0.2757
Req_Bank_Level_Parallism =       1.9127
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0250
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 81569
Reply_Network_injected_packets_per_cycle =        0.1180
Reply_Network_conflicts_per_cycle =        0.0177
Reply_Network_conflicts_per_cycle_util =       0.2634
Reply_Bank_Level_Parallism =       1.7515
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0147
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 59022 (inst/sec)
gpgpu_simulation_rate = 10196 (cycle/sec)
gpgpu_silicon_slowdown = 117693x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14095
gpu_sim_insn = 248289
gpu_ipc =      17.6154
gpu_tot_sim_cycle = 95664
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.5313
gpu_tot_issued_cta = 72
gpu_occupancy = 27.1008% 
gpu_tot_occupancy = 17.9915% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9781
partiton_level_parallism_total  =       0.2447
partiton_level_parallism_util =       2.5708
partiton_level_parallism_util_total  =       2.2523
L2_BW  =      37.5609 GB/Sec
L2_BW_total  =       9.3969 GB/Sec
gpu_total_sim_rate=80052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7643, Miss = 2796, Miss_rate = 0.366, Pending_hits = 87, Reservation_fails = 378
	L1D_cache_core[1]: Access = 7861, Miss = 2923, Miss_rate = 0.372, Pending_hits = 91, Reservation_fails = 324
	L1D_cache_core[2]: Access = 7758, Miss = 2840, Miss_rate = 0.366, Pending_hits = 86, Reservation_fails = 395
	L1D_cache_core[3]: Access = 7336, Miss = 2738, Miss_rate = 0.373, Pending_hits = 97, Reservation_fails = 272
	L1D_cache_core[4]: Access = 7416, Miss = 2761, Miss_rate = 0.372, Pending_hits = 106, Reservation_fails = 300
	L1D_cache_core[5]: Access = 7273, Miss = 2672, Miss_rate = 0.367, Pending_hits = 92, Reservation_fails = 301
	L1D_cache_core[6]: Access = 6866, Miss = 2581, Miss_rate = 0.376, Pending_hits = 90, Reservation_fails = 252
	L1D_cache_core[7]: Access = 7613, Miss = 2821, Miss_rate = 0.371, Pending_hits = 104, Reservation_fails = 342
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22132
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 753
	L1D_total_cache_reservation_fails = 2564
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 725
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2411
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
791, 652, 654, 425, 679, 909, 937, 704, 755, 753, 754, 603, 731, 758, 780, 836, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17226	W0_Idle:432535	W0_Scoreboard:722501	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 855 
max_icnt2mem_latency = 151 
maxmrqlatency = 165 
max_icnt2sh_latency = 17 
averagemflatency = 340 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5349 	115 	109 	60 	76 	64 	87 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16894 	567 	5949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21929 	1345 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21228 	1980 	198 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5937/96 = 61.843750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1790
min_bank_accesses = 0!
chip skew: 427/66 = 6.47
average mf latency per bank:
dram[0]:        736       732       687       676      2699      2482    none      none      none      none      none      none      none      none      none      none  
dram[1]:        697       695       687       683      2160      2528    none      none      none      none      none      none      none      none      none      none  
dram[2]:        745       751       683       675      2186      2322    none      none      none      none      none      none      none      none      none      none  
dram[3]:        716       715       680       668      2462      1974    none      none      none      none      none      none      none      none      none      none  
dram[4]:        717       703       681       667      2453      2639    none      none      none      none      none      none      none      none      none      none  
dram[5]:        719       712       675       682      2211      2206    none      none      none      none      none      none      none      none      none      none  
dram[6]:        695       706       698       690      2389      2418    none      none      none      none      none      none      none      none      none      none  
dram[7]:        724       720       670       686      2531      2945    none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       724       660       674      2344      2008    none      none      none      none      none      none      none      none      none      none  
dram[9]:        700       719       653       670      2393      2519    none      none      none      none      none      none      none      none      none      none  
dram[10]:        702       703       673       691      2126      2371    none      none      none      none      none      none      none      none      none      none  
dram[11]:        721       721       663       702      2330      2338    none      none      none      none      none      none      none      none      none      none  
dram[12]:        722       712       673       686       997      1930    none      none      none      none      none      none      none      none      none      none  
dram[13]:        724       701       676       681      1868      2329    none      none      none      none      none      none      none      none      none      none  
dram[14]:        716       711       677       675      2308      2097    none      none      none      none      none      none      none      none      none      none  
dram[15]:        688       716       673       684      2239      2843    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       729       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       719       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       718       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557765 n_act=6 n_pre=0 n_ref_event=0 n_req=343 n_rd=271 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0006146
n_activity=14075 dram_eff=0.02437
bk0: 49a 557856i bk1: 54a 557825i bk2: 56a 557842i bk3: 56a 557888i bk4: 28a 557811i bk5: 28a 557690i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982507
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118456
Bank_Level_Parallism_Col = 1.117647
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.173291
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.000615 
total_CMD = 558114 
util_bw = 343 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 556223 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 558114 
n_nop = 557765 
Read = 271 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 343 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000615 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557761 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006217
n_activity=13867 dram_eff=0.02502
bk0: 54a 557846i bk1: 52a 557790i bk2: 51a 557896i bk3: 45a 557893i bk4: 28a 557670i bk5: 28a 557804i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181163
Bank_Level_Parallism_Col = 1.171016
Bank_Level_Parallism_Ready = 1.005764
write_to_read_ratio_blp_rw_average = 0.192393
GrpLevelPara = 1.171016 

BW Util details:
bwutil = 0.000622 
total_CMD = 558114 
util_bw = 347 
Wasted_Col = 1458 
Wasted_Row = 0 
Idle = 556309 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 856 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 558114 
n_nop = 557761 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557758 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=250 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006271
n_activity=14077 dram_eff=0.02486
bk0: 53a 557874i bk1: 49a 557836i bk2: 49a 557942i bk3: 43a 557859i bk4: 28a 557844i bk5: 28a 557826i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088080
Bank_Level_Parallism_Col = 1.087750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.112485
GrpLevelPara = 1.087750 

BW Util details:
bwutil = 0.000627 
total_CMD = 558114 
util_bw = 350 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 556411 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 558114 
n_nop = 557758 
Read = 250 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557740 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=261 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006594
n_activity=13708 dram_eff=0.02685
bk0: 53a 557821i bk1: 58a 557807i bk2: 44a 557923i bk3: 50a 557826i bk4: 28a 557811i bk5: 28a 557718i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172678
Bank_Level_Parallism_Col = 1.159365
Bank_Level_Parallism_Ready = 1.002717
write_to_read_ratio_blp_rw_average = 0.175794
GrpLevelPara = 1.159365 

BW Util details:
bwutil = 0.000659 
total_CMD = 558114 
util_bw = 368 
Wasted_Col = 1462 
Wasted_Row = 0 
Idle = 556284 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 933 
rwq = 0 
CCDLc_limit_alone = 933 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 558114 
n_nop = 557740 
Read = 261 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000659 
Either_Row_CoL_Bus_Util = 0.000670 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00187596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557763 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0006182
n_activity=13308 dram_eff=0.02592
bk0: 57a 557953i bk1: 58a 557769i bk2: 47a 557905i bk3: 49a 557867i bk4: 28a 557828i bk5: 28a 557915i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128464
Bank_Level_Parallism_Col = 1.127525
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054924
GrpLevelPara = 1.127525 

BW Util details:
bwutil = 0.000618 
total_CMD = 558114 
util_bw = 345 
Wasted_Col = 1243 
Wasted_Row = 0 
Idle = 556526 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 558114 
n_nop = 557763 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130618
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557746 n_act=6 n_pre=0 n_ref_event=0 n_req=362 n_rd=259 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006486
n_activity=14827 dram_eff=0.02441
bk0: 50a 557875i bk1: 56a 557780i bk2: 50a 557947i bk3: 47a 557900i bk4: 28a 557737i bk5: 28a 557705i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983425
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115711
Bank_Level_Parallism_Col = 1.114894
Bank_Level_Parallism_Ready = 1.002762
write_to_read_ratio_blp_rw_average = 0.258777
GrpLevelPara = 1.114894 

BW Util details:
bwutil = 0.000649 
total_CMD = 558114 
util_bw = 362 
Wasted_Col = 1522 
Wasted_Row = 0 
Idle = 556230 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 558114 
n_nop = 557746 
Read = 259 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 362 
total_req = 362 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 362 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557764 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=260 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0006164
n_activity=12809 dram_eff=0.02686
bk0: 56a 557757i bk1: 53a 557776i bk2: 52a 557851i bk3: 43a 557837i bk4: 28a 557701i bk5: 28a 557721i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.230650
Bank_Level_Parallism_Col = 1.230093
Bank_Level_Parallism_Ready = 1.008721
write_to_read_ratio_blp_rw_average = 0.177870
GrpLevelPara = 1.230093 

BW Util details:
bwutil = 0.000616 
total_CMD = 558114 
util_bw = 344 
Wasted_Col = 1594 
Wasted_Row = 0 
Idle = 556176 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1153 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 558114 
n_nop = 557764 
Read = 260 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205693
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557782 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005841
n_activity=13016 dram_eff=0.02505
bk0: 57a 557731i bk1: 56a 557784i bk2: 42a 557886i bk3: 49a 557942i bk4: 28a 557797i bk5: 28a 557857i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.217153
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.096107
GrpLevelPara = 1.217153 

BW Util details:
bwutil = 0.000584 
total_CMD = 558114 
util_bw = 326 
Wasted_Col = 1322 
Wasted_Row = 0 
Idle = 556466 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 558114 
n_nop = 557782 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00202826
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557751 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006397
n_activity=13594 dram_eff=0.02626
bk0: 52a 557816i bk1: 56a 557843i bk2: 46a 557930i bk3: 44a 557830i bk4: 28a 557871i bk5: 28a 557419i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117929
Bank_Level_Parallism_Col = 1.117195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.248079
GrpLevelPara = 1.117195 

BW Util details:
bwutil = 0.000640 
total_CMD = 558114 
util_bw = 357 
Wasted_Col = 1729 
Wasted_Row = 0 
Idle = 556028 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 966 
rwq = 0 
CCDLc_limit_alone = 966 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 558114 
n_nop = 557751 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557770 n_act=6 n_pre=0 n_ref_event=0 n_req=338 n_rd=257 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0006056
n_activity=13009 dram_eff=0.02598
bk0: 52a 557835i bk1: 54a 557785i bk2: 46a 557905i bk3: 49a 557907i bk4: 28a 557877i bk5: 28a 557849i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982249
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.093255
Bank_Level_Parallism_Col = 1.092299
Bank_Level_Parallism_Ready = 1.005917
write_to_read_ratio_blp_rw_average = 0.086420
GrpLevelPara = 1.092299 

BW Util details:
bwutil = 0.000606 
total_CMD = 558114 
util_bw = 338 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 556409 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 828 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 558114 
n_nop = 557770 
Read = 257 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 338 
total_req = 338 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 338 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00154807
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557748 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.000645
n_activity=14191 dram_eff=0.02537
bk0: 55a 557839i bk1: 56a 557827i bk2: 47a 557917i bk3: 50a 557986i bk4: 28a 557847i bk5: 28a 557857i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130907
Bank_Level_Parallism_Col = 1.130685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.125561
GrpLevelPara = 1.130685 

BW Util details:
bwutil = 0.000645 
total_CMD = 558114 
util_bw = 360 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 556548 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 558114 
n_nop = 557748 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141369
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557758 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006271
n_activity=12627 dram_eff=0.02772
bk0: 57a 557840i bk1: 54a 557812i bk2: 45a 557919i bk3: 48a 557920i bk4: 28a 557748i bk5: 28a 557827i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149533
Bank_Level_Parallism_Col = 1.148712
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.108314
GrpLevelPara = 1.148712 

BW Util details:
bwutil = 0.000627 
total_CMD = 558114 
util_bw = 350 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 556402 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 860 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 558114 
n_nop = 557758 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110551
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557423 n_act=6 n_pre=0 n_ref_event=0 n_req=685 n_rd=258 n_rd_L2_A=0 n_write=427 n_wr_bk=0 bw_util=0.001227
n_activity=18646 dram_eff=0.03674
bk0: 52a 557904i bk1: 52a 557875i bk2: 46a 557885i bk3: 53a 557838i bk4: 28a 553588i bk5: 27a 557806i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991241
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.044538
Bank_Level_Parallism_Col = 1.043275
Bank_Level_Parallism_Ready = 1.001460
write_to_read_ratio_blp_rw_average = 0.786210
GrpLevelPara = 1.043275 

BW Util details:
bwutil = 0.001227 
total_CMD = 558114 
util_bw = 685 
Wasted_Col = 5512 
Wasted_Row = 0 
Idle = 551917 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 5011 
rwq = 0 
CCDLc_limit_alone = 5011 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 558114 
n_nop = 557423 
Read = 258 
Write = 427 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 685 
total_req = 685 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 685 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.001227 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.253201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253201
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557735 n_act=6 n_pre=0 n_ref_event=0 n_req=373 n_rd=263 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0006683
n_activity=13946 dram_eff=0.02675
bk0: 54a 557843i bk1: 57a 557869i bk2: 48a 557816i bk3: 49a 557894i bk4: 27a 557586i bk5: 28a 557821i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983914
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113443
Bank_Level_Parallism_Col = 1.112669
Bank_Level_Parallism_Ready = 1.002681
write_to_read_ratio_blp_rw_average = 0.253130
GrpLevelPara = 1.112669 

BW Util details:
bwutil = 0.000668 
total_CMD = 558114 
util_bw = 373 
Wasted_Col = 1628 
Wasted_Row = 0 
Idle = 556113 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 867 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 558114 
n_nop = 557735 
Read = 263 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 373 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000668 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120585
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557749 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006432
n_activity=14053 dram_eff=0.02555
bk0: 56a 557862i bk1: 56a 557861i bk2: 47a 557759i bk3: 43a 557909i bk4: 27a 557733i bk5: 28a 557841i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.112420
Bank_Level_Parallism_Col = 1.112185
Bank_Level_Parallism_Ready = 1.002786
write_to_read_ratio_blp_rw_average = 0.174181
GrpLevelPara = 1.112185 

BW Util details:
bwutil = 0.000643 
total_CMD = 558114 
util_bw = 359 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 556246 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 841 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 558114 
n_nop = 557749 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185625
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=558114 n_nop=557778 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=248 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005913
n_activity=13476 dram_eff=0.02449
bk0: 51a 557787i bk1: 54a 557833i bk2: 45a 557947i bk3: 42a 557853i bk4: 28a 557895i bk5: 28a 557786i bk6: 0a 558114i bk7: 0a 558114i bk8: 0a 558114i bk9: 0a 558114i bk10: 0a 558114i bk11: 0a 558114i bk12: 0a 558114i bk13: 0a 558114i bk14: 0a 558114i bk15: 0a 558114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161506
Bank_Level_Parallism_Col = 1.160682
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095557
GrpLevelPara = 1.160682 

BW Util details:
bwutil = 0.000591 
total_CMD = 558114 
util_bw = 330 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 556467 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 558114 
n_nop = 557778 
Read = 248 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 174, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 159, Miss_rate = 0.230, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 180, Miss_rate = 0.253, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 164, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 187, Miss_rate = 0.255, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 184, Miss_rate = 0.245, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 170, Miss_rate = 0.237, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 179, Miss_rate = 0.244, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 155, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 169, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 165, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 192, Miss_rate = 0.267, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 485, Miss_rate = 0.475, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 174, Miss_rate = 0.251, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 172, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 182, Miss_rate = 0.253, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 166, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 158, Miss_rate = 0.217, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5862
L2_total_cache_miss_rate = 0.2504
L2_total_cache_pending_hits = 93
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 95664
Req_Network_injected_packets_per_cycle =       0.2447 
Req_Network_conflicts_per_cycle =       0.0214
Req_Network_conflicts_per_cycle_util =       0.1973
Req_Bank_Level_Parallism =       2.2523
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0250
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 95664
Reply_Network_injected_packets_per_cycle =        0.2447
Reply_Network_conflicts_per_cycle =        0.0706
Reply_Network_conflicts_per_cycle_util =       0.6065
Reply_Bank_Level_Parallism =       2.1035
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0306
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 80052 (inst/sec)
gpgpu_simulation_rate = 10629 (cycle/sec)
gpgpu_silicon_slowdown = 112898x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5758
gpu_sim_insn = 76900
gpu_ipc =      13.3553
gpu_tot_sim_cycle = 101422
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       7.8619
gpu_tot_issued_cta = 80
gpu_occupancy = 29.4931% 
gpu_tot_occupancy = 18.3387% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1111
partiton_level_parallism_total  =       0.2371
partiton_level_parallism_util =       3.2653
partiton_level_parallism_util_total  =       2.2710
L2_BW  =       4.2681 GB/Sec
L2_BW_total  =       9.1057 GB/Sec
gpu_total_sim_rate=79737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 2860, Miss_rate = 0.370, Pending_hits = 87, Reservation_fails = 378
	L1D_cache_core[1]: Access = 7941, Miss = 2987, Miss_rate = 0.376, Pending_hits = 91, Reservation_fails = 324
	L1D_cache_core[2]: Access = 7838, Miss = 2904, Miss_rate = 0.371, Pending_hits = 86, Reservation_fails = 395
	L1D_cache_core[3]: Access = 7416, Miss = 2802, Miss_rate = 0.378, Pending_hits = 97, Reservation_fails = 272
	L1D_cache_core[4]: Access = 7496, Miss = 2825, Miss_rate = 0.377, Pending_hits = 106, Reservation_fails = 300
	L1D_cache_core[5]: Access = 7353, Miss = 2736, Miss_rate = 0.372, Pending_hits = 92, Reservation_fails = 301
	L1D_cache_core[6]: Access = 6946, Miss = 2645, Miss_rate = 0.381, Pending_hits = 90, Reservation_fails = 252
	L1D_cache_core[7]: Access = 7693, Miss = 2885, Miss_rate = 0.375, Pending_hits = 104, Reservation_fails = 342
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22644
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 753
	L1D_total_cache_reservation_fails = 2564
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 725
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2411
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
819, 680, 682, 453, 707, 937, 965, 732, 783, 781, 782, 631, 759, 786, 808, 864, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18663	W0_Idle:459323	W0_Scoreboard:730196	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 855 
max_icnt2mem_latency = 151 
maxmrqlatency = 165 
max_icnt2sh_latency = 17 
averagemflatency = 339 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:5353 	118 	115 	66 	86 	85 	129 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17250 	723 	6077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22353 	1561 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21843 	2005 	198 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	60 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6065/96 = 63.177082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1918
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        736       732       687       676      2763      2544    none      none      none      none      none      none      none      none      none      none  
dram[1]:        697       695       687       683      2208      2586    none      none      none      none      none      none      none      none      none      none  
dram[2]:        745       751       683       675      2235      2376    none      none      none      none      none      none      none      none      none      none  
dram[3]:        716       715       680       668      2514      2017    none      none      none      none      none      none      none      none      none      none  
dram[4]:        717       703       681       667      2511      2703    none      none      none      none      none      none      none      none      none      none  
dram[5]:        719       712       675       682      2258      2256    none      none      none      none      none      none      none      none      none      none  
dram[6]:        695       706       698       690      2446      2480    none      none      none      none      none      none      none      none      none      none  
dram[7]:        724       720       670       686      2590      3014    none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       724       660       674      2401      2055    none      none      none      none      none      none      none      none      none      none  
dram[9]:        700       719       653       670      2450      2574    none      none      none      none      none      none      none      none      none      none  
dram[10]:        702       703       673       691      2178      2427    none      none      none      none      none      none      none      none      none      none  
dram[11]:        721       721       663       702      2382      2391    none      none      none      none      none      none      none      none      none      none  
dram[12]:        722       712       673       686       936      1975    none      none      none      none      none      none      none      none      none      none  
dram[13]:        724       701       676       681      1910      2381    none      none      none      none      none      none      none      none      none      none  
dram[14]:        716       711       677       675      2362      2150    none      none      none      none      none      none      none      none      none      none  
dram[15]:        688       716       673       684      2289      2903    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       729       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       719       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       718       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591359 n_act=6 n_pre=0 n_ref_event=0 n_req=343 n_rd=271 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0005797
n_activity=14075 dram_eff=0.02437
bk0: 49a 591450i bk1: 54a 591419i bk2: 56a 591436i bk3: 56a 591482i bk4: 28a 591405i bk5: 28a 591284i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982507
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118456
Bank_Level_Parallism_Col = 1.117647
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.173291
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.000580 
total_CMD = 591708 
util_bw = 343 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 589817 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 591708 
n_nop = 591359 
Read = 271 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 343 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111204
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591355 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005864
n_activity=13867 dram_eff=0.02502
bk0: 54a 591440i bk1: 52a 591384i bk2: 51a 591490i bk3: 45a 591487i bk4: 28a 591264i bk5: 28a 591398i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.181163
Bank_Level_Parallism_Col = 1.171016
Bank_Level_Parallism_Ready = 1.005764
write_to_read_ratio_blp_rw_average = 0.192393
GrpLevelPara = 1.171016 

BW Util details:
bwutil = 0.000586 
total_CMD = 591708 
util_bw = 347 
Wasted_Col = 1458 
Wasted_Row = 0 
Idle = 589903 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 856 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 591708 
n_nop = 591355 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591352 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=250 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005915
n_activity=14077 dram_eff=0.02486
bk0: 53a 591468i bk1: 49a 591430i bk2: 49a 591536i bk3: 43a 591453i bk4: 28a 591438i bk5: 28a 591420i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088080
Bank_Level_Parallism_Col = 1.087750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.112485
GrpLevelPara = 1.087750 

BW Util details:
bwutil = 0.000592 
total_CMD = 591708 
util_bw = 350 
Wasted_Col = 1353 
Wasted_Row = 0 
Idle = 590005 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 591708 
n_nop = 591352 
Read = 250 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591334 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=261 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006219
n_activity=13708 dram_eff=0.02685
bk0: 53a 591415i bk1: 58a 591401i bk2: 44a 591517i bk3: 50a 591420i bk4: 28a 591405i bk5: 28a 591312i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172678
Bank_Level_Parallism_Col = 1.159365
Bank_Level_Parallism_Ready = 1.002717
write_to_read_ratio_blp_rw_average = 0.175794
GrpLevelPara = 1.159365 

BW Util details:
bwutil = 0.000622 
total_CMD = 591708 
util_bw = 368 
Wasted_Col = 1462 
Wasted_Row = 0 
Idle = 589878 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 933 
rwq = 0 
CCDLc_limit_alone = 933 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 591708 
n_nop = 591334 
Read = 261 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00176945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591357 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005831
n_activity=13308 dram_eff=0.02592
bk0: 57a 591547i bk1: 58a 591363i bk2: 47a 591499i bk3: 49a 591461i bk4: 28a 591422i bk5: 28a 591509i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128464
Bank_Level_Parallism_Col = 1.127525
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054924
GrpLevelPara = 1.127525 

BW Util details:
bwutil = 0.000583 
total_CMD = 591708 
util_bw = 345 
Wasted_Col = 1243 
Wasted_Row = 0 
Idle = 590120 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 591708 
n_nop = 591357 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591340 n_act=6 n_pre=0 n_ref_event=0 n_req=362 n_rd=259 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006118
n_activity=14827 dram_eff=0.02441
bk0: 50a 591469i bk1: 56a 591374i bk2: 50a 591541i bk3: 47a 591494i bk4: 28a 591331i bk5: 28a 591299i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983425
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115711
Bank_Level_Parallism_Col = 1.114894
Bank_Level_Parallism_Ready = 1.002762
write_to_read_ratio_blp_rw_average = 0.258777
GrpLevelPara = 1.114894 

BW Util details:
bwutil = 0.000612 
total_CMD = 591708 
util_bw = 362 
Wasted_Col = 1522 
Wasted_Row = 0 
Idle = 589824 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 591708 
n_nop = 591340 
Read = 259 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 362 
total_req = 362 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 362 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000612 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591358 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=260 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0005814
n_activity=12809 dram_eff=0.02686
bk0: 56a 591351i bk1: 53a 591370i bk2: 52a 591445i bk3: 43a 591431i bk4: 28a 591295i bk5: 28a 591315i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.230650
Bank_Level_Parallism_Col = 1.230093
Bank_Level_Parallism_Ready = 1.008721
write_to_read_ratio_blp_rw_average = 0.177870
GrpLevelPara = 1.230093 

BW Util details:
bwutil = 0.000581 
total_CMD = 591708 
util_bw = 344 
Wasted_Col = 1594 
Wasted_Row = 0 
Idle = 589770 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1153 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 591708 
n_nop = 591358 
Read = 260 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591376 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005509
n_activity=13016 dram_eff=0.02505
bk0: 57a 591325i bk1: 56a 591378i bk2: 42a 591480i bk3: 49a 591536i bk4: 28a 591391i bk5: 28a 591451i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.217153
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.096107
GrpLevelPara = 1.217153 

BW Util details:
bwutil = 0.000551 
total_CMD = 591708 
util_bw = 326 
Wasted_Col = 1322 
Wasted_Row = 0 
Idle = 590060 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 591708 
n_nop = 591376 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00191311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591345 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006033
n_activity=13594 dram_eff=0.02626
bk0: 52a 591410i bk1: 56a 591437i bk2: 46a 591524i bk3: 44a 591424i bk4: 28a 591465i bk5: 28a 591013i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117929
Bank_Level_Parallism_Col = 1.117195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.248079
GrpLevelPara = 1.117195 

BW Util details:
bwutil = 0.000603 
total_CMD = 591708 
util_bw = 357 
Wasted_Col = 1729 
Wasted_Row = 0 
Idle = 589622 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 966 
rwq = 0 
CCDLc_limit_alone = 966 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 591708 
n_nop = 591345 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00194353
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591364 n_act=6 n_pre=0 n_ref_event=0 n_req=338 n_rd=257 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005712
n_activity=13009 dram_eff=0.02598
bk0: 52a 591429i bk1: 54a 591379i bk2: 46a 591499i bk3: 49a 591501i bk4: 28a 591471i bk5: 28a 591443i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982249
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.093255
Bank_Level_Parallism_Col = 1.092299
Bank_Level_Parallism_Ready = 1.005917
write_to_read_ratio_blp_rw_average = 0.086420
GrpLevelPara = 1.092299 

BW Util details:
bwutil = 0.000571 
total_CMD = 591708 
util_bw = 338 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 590003 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 828 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 591708 
n_nop = 591364 
Read = 257 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 338 
total_req = 338 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 338 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591342 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006084
n_activity=14191 dram_eff=0.02537
bk0: 55a 591433i bk1: 56a 591421i bk2: 47a 591511i bk3: 50a 591580i bk4: 28a 591441i bk5: 28a 591451i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130907
Bank_Level_Parallism_Col = 1.130685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.125561
GrpLevelPara = 1.130685 

BW Util details:
bwutil = 0.000608 
total_CMD = 591708 
util_bw = 360 
Wasted_Col = 1206 
Wasted_Row = 0 
Idle = 590142 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 591708 
n_nop = 591342 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133343
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591352 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005915
n_activity=12627 dram_eff=0.02772
bk0: 57a 591434i bk1: 54a 591406i bk2: 45a 591513i bk3: 48a 591514i bk4: 28a 591342i bk5: 28a 591421i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149533
Bank_Level_Parallism_Col = 1.148712
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.108314
GrpLevelPara = 1.148712 

BW Util details:
bwutil = 0.000592 
total_CMD = 591708 
util_bw = 350 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 589996 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 860 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 591708 
n_nop = 591352 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104274
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=590889 n_act=6 n_pre=0 n_ref_event=0 n_req=813 n_rd=258 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001374
n_activity=20588 dram_eff=0.03949
bk0: 52a 591498i bk1: 52a 591469i bk2: 46a 591479i bk3: 53a 591432i bk4: 28a 585415i bk5: 27a 591400i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992620
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034108
Bank_Level_Parallism_Col = 1.033136
Bank_Level_Parallism_Ready = 1.001230
write_to_read_ratio_blp_rw_average = 0.836301
GrpLevelPara = 1.033136 

BW Util details:
bwutil = 0.001374 
total_CMD = 591708 
util_bw = 813 
Wasted_Col = 7279 
Wasted_Row = 0 
Idle = 583616 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 6778 
rwq = 0 
CCDLc_limit_alone = 6778 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 591708 
n_nop = 590889 
Read = 258 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 813 
total_req = 813 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 813 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.001374 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.345209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345209
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591329 n_act=6 n_pre=0 n_ref_event=0 n_req=373 n_rd=263 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0006304
n_activity=13946 dram_eff=0.02675
bk0: 54a 591437i bk1: 57a 591463i bk2: 48a 591410i bk3: 49a 591488i bk4: 27a 591180i bk5: 28a 591415i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983914
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113443
Bank_Level_Parallism_Col = 1.112669
Bank_Level_Parallism_Ready = 1.002681
write_to_read_ratio_blp_rw_average = 0.253130
GrpLevelPara = 1.112669 

BW Util details:
bwutil = 0.000630 
total_CMD = 591708 
util_bw = 373 
Wasted_Col = 1628 
Wasted_Row = 0 
Idle = 589707 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 867 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 591708 
n_nop = 591329 
Read = 263 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 373 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113739
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591343 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006067
n_activity=14053 dram_eff=0.02555
bk0: 56a 591456i bk1: 56a 591455i bk2: 47a 591353i bk3: 43a 591503i bk4: 27a 591327i bk5: 28a 591435i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.112420
Bank_Level_Parallism_Col = 1.112185
Bank_Level_Parallism_Ready = 1.002786
write_to_read_ratio_blp_rw_average = 0.174181
GrpLevelPara = 1.112185 

BW Util details:
bwutil = 0.000607 
total_CMD = 591708 
util_bw = 359 
Wasted_Col = 1509 
Wasted_Row = 0 
Idle = 589840 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 841 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 591708 
n_nop = 591343 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175086
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591708 n_nop=591372 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=248 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005577
n_activity=13476 dram_eff=0.02449
bk0: 51a 591381i bk1: 54a 591427i bk2: 45a 591541i bk3: 42a 591447i bk4: 28a 591489i bk5: 28a 591380i bk6: 0a 591708i bk7: 0a 591708i bk8: 0a 591708i bk9: 0a 591708i bk10: 0a 591708i bk11: 0a 591708i bk12: 0a 591708i bk13: 0a 591708i bk14: 0a 591708i bk15: 0a 591708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161506
Bank_Level_Parallism_Col = 1.160682
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095557
GrpLevelPara = 1.160682 

BW Util details:
bwutil = 0.000558 
total_CMD = 591708 
util_bw = 330 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 590061 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 876 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 591708 
n_nop = 591372 
Read = 248 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 174, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 159, Miss_rate = 0.225, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 180, Miss_rate = 0.248, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 164, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 178, Miss_rate = 0.232, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 161, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 184, Miss_rate = 0.240, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 170, Miss_rate = 0.232, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 179, Miss_rate = 0.238, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 155, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 169, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 165, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 192, Miss_rate = 0.261, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 613, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 174, Miss_rate = 0.245, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 172, Miss_rate = 0.236, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 182, Miss_rate = 0.247, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 166, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 158, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5990
L2_total_cache_miss_rate = 0.2491
L2_total_cache_pending_hits = 93
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 101422
Req_Network_injected_packets_per_cycle =       0.2371 
Req_Network_conflicts_per_cycle =       0.0257
Req_Network_conflicts_per_cycle_util =       0.2459
Req_Bank_Level_Parallism =       2.2710
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0351
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 101422
Reply_Network_injected_packets_per_cycle =        0.2371
Reply_Network_conflicts_per_cycle =        0.0675
Reply_Network_conflicts_per_cycle_util =       0.5983
Reply_Bank_Level_Parallism =       2.1014
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0029
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0296
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 79737 (inst/sec)
gpgpu_simulation_rate = 10142 (cycle/sec)
gpgpu_silicon_slowdown = 118319x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11603
gpu_sim_insn = 235345
gpu_ipc =      20.2831
gpu_tot_sim_cycle = 113025
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.1371
gpu_tot_issued_cta = 88
gpu_occupancy = 26.6461% 
gpu_tot_occupancy = 19.4691% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5524
partiton_level_parallism_total  =       0.2695
partiton_level_parallism_util =       2.4031
partiton_level_parallism_util_total  =       2.2976
L2_BW  =      21.2105 GB/Sec
L2_BW_total  =      10.3484 GB/Sec
gpu_total_sim_rate=93883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11019, Miss = 3631, Miss_rate = 0.330, Pending_hits = 142, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11200, Miss = 3762, Miss_rate = 0.336, Pending_hits = 146, Reservation_fails = 620
	L1D_cache_core[2]: Access = 11141, Miss = 3689, Miss_rate = 0.331, Pending_hits = 156, Reservation_fails = 716
	L1D_cache_core[3]: Access = 10684, Miss = 3571, Miss_rate = 0.334, Pending_hits = 152, Reservation_fails = 541
	L1D_cache_core[4]: Access = 10874, Miss = 3611, Miss_rate = 0.332, Pending_hits = 168, Reservation_fails = 587
	L1D_cache_core[5]: Access = 10762, Miss = 3519, Miss_rate = 0.327, Pending_hits = 165, Reservation_fails = 586
	L1D_cache_core[6]: Access = 10475, Miss = 3419, Miss_rate = 0.326, Pending_hits = 179, Reservation_fails = 520
	L1D_cache_core[7]: Access = 11112, Miss = 3677, Miss_rate = 0.331, Pending_hits = 180, Reservation_fails = 622
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28879
	L1D_total_cache_miss_rate = 0.3309
	L1D_total_cache_pending_hits = 1288
	L1D_total_cache_reservation_fails = 4865
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4712
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1152, 963, 964, 738, 1016, 1194, 1196, 990, 1165, 1013, 1015, 863, 1042, 1092, 1116, 1222, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31228	W0_Idle:476300	W0_Scoreboard:878426	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 855 
max_icnt2mem_latency = 153 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 332 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6191 	124 	115 	66 	86 	85 	129 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21814 	1724 	6921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27688 	2434 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26949 	2650 	635 	193 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	64 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6909/96 = 71.968750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1920
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        896       891       806       814      3186      3001    none      none      none      none      none      none      none      none      none      none  
dram[1]:        866       856       802       772      2510      3056    none      none      none      none      none      none      none      none      none      none  
dram[2]:        901       893       812       772      2520      2679    none      none      none      none      none      none      none      none      none      none  
dram[3]:        859       864       782       793      2798      2256    none      none      none      none      none      none      none      none      none      none  
dram[4]:        908       890       801       779      2914      3079    none      none      none      none      none      none      none      none      none      none  
dram[5]:        861       897       807       809      2585      2519    none      none      none      none      none      none      none      none      none      none  
dram[6]:        899       878       827       802      2764      2857    none      none      none      none      none      none      none      none      none      none  
dram[7]:        906       879       744       793      3007      3467    none      none      none      none      none      none      none      none      none      none  
dram[8]:        881       908       755       778      2739      2314    none      none      none      none      none      none      none      none      none      none  
dram[9]:        869       903       766       772      2754      2864    none      none      none      none      none      none      none      none      none      none  
dram[10]:        900       902       787       788      2498      2730    none      none      none      none      none      none      none      none      none      none  
dram[11]:        905       889       773       791      2670      2727    none      none      none      none      none      none      none      none      none      none  
dram[12]:        898       878       757       797       984      2248    none      none      none      none      none      none      none      none      none      none  
dram[13]:        893       904       771       793      2171      2678    none      none      none      none      none      none      none      none      none      none  
dram[14]:        912       879       770       756      2613      2358    none      none      none      none      none      none      none      none      none      none  
dram[15]:        874       888       790       793      2584      3197    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       731       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        731       726       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       724       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=659011 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=312 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0005823
n_activity=15870 dram_eff=0.0242
bk0: 64a 659110i bk1: 64a 659108i bk2: 64a 659120i bk3: 64a 659175i bk4: 28a 659098i bk5: 28a 658977i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.114372
Bank_Level_Parallism_Col = 1.113590
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.165822
GrpLevelPara = 1.113590 

BW Util details:
bwutil = 0.000582 
total_CMD = 659401 
util_bw = 384 
Wasted_Col = 1592 
Wasted_Row = 0 
Idle = 657425 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 659401 
n_nop = 659011 
Read = 312 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000997875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658994 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006081
n_activity=16400 dram_eff=0.02445
bk0: 64a 659124i bk1: 64a 659059i bk2: 64a 659166i bk3: 64a 659091i bk4: 28a 658957i bk5: 28a 659091i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166499
Bank_Level_Parallism_Col = 1.157258
Bank_Level_Parallism_Ready = 1.004987
write_to_read_ratio_blp_rw_average = 0.174647
GrpLevelPara = 1.157258 

BW Util details:
bwutil = 0.000608 
total_CMD = 659401 
util_bw = 401 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 657413 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 659401 
n_nop = 658994 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00154383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658983 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006248
n_activity=16441 dram_eff=0.02506
bk0: 64a 659161i bk1: 64a 659123i bk2: 64a 659138i bk3: 64a 659056i bk4: 28a 659131i bk5: 28a 659113i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081527
Bank_Level_Parallism_Col = 1.081221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098810
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.000625 
total_CMD = 659401 
util_bw = 412 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 657463 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 659401 
n_nop = 658983 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101607
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658976 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006354
n_activity=15691 dram_eff=0.0267
bk0: 64a 659090i bk1: 64a 659094i bk2: 64a 659158i bk3: 64a 659103i bk4: 28a 659098i bk5: 28a 659005i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162328
Bank_Level_Parallism_Col = 1.149872
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.164194
GrpLevelPara = 1.149872 

BW Util details:
bwutil = 0.000635 
total_CMD = 659401 
util_bw = 419 
Wasted_Col = 1540 
Wasted_Row = 0 
Idle = 657442 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 659401 
n_nop = 658976 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000635 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=659005 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005914
n_activity=15013 dram_eff=0.02598
bk0: 64a 659240i bk1: 64a 659034i bk2: 64a 659145i bk3: 64a 659098i bk4: 28a 659115i bk5: 28a 659202i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117312
Bank_Level_Parallism_Col = 1.116438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049658
GrpLevelPara = 1.116438 

BW Util details:
bwutil = 0.000591 
total_CMD = 659401 
util_bw = 390 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 657645 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659401 
n_nop = 659005 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658981 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=311 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006278
n_activity=17299 dram_eff=0.02393
bk0: 64a 659158i bk1: 64a 659058i bk2: 63a 659191i bk3: 64a 659142i bk4: 28a 659024i bk5: 28a 658992i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108108
Bank_Level_Parallism_Col = 1.107336
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.239537
GrpLevelPara = 1.107336 

BW Util details:
bwutil = 0.000628 
total_CMD = 659401 
util_bw = 414 
Wasted_Col = 1621 
Wasted_Row = 0 
Idle = 657366 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 659401 
n_nop = 658981 
Read = 311 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00126782
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658999 n_act=6 n_pre=0 n_ref_event=0 n_req=396 n_rd=312 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0006005
n_activity=14614 dram_eff=0.0271
bk0: 64a 659028i bk1: 64a 659048i bk2: 64a 659080i bk3: 64a 659053i bk4: 28a 658988i bk5: 28a 659008i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215824
Bank_Level_Parallism_Col = 1.215291
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.161351
GrpLevelPara = 1.215291 

BW Util details:
bwutil = 0.000601 
total_CMD = 659401 
util_bw = 396 
Wasted_Col = 1740 
Wasted_Row = 0 
Idle = 657265 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1306 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 659401 
n_nop = 658999 
Read = 312 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 396 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00175917
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=659018 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005717
n_activity=15088 dram_eff=0.02499
bk0: 64a 659009i bk1: 64a 659063i bk2: 64a 659074i bk3: 63a 659219i bk4: 28a 659084i bk5: 28a 659144i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203297
Bank_Level_Parallism_Col = 1.199339
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087004
GrpLevelPara = 1.199339 

BW Util details:
bwutil = 0.000572 
total_CMD = 659401 
util_bw = 377 
Wasted_Col = 1443 
Wasted_Row = 0 
Idle = 657581 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 659401 
n_nop = 659018 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00174097
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658980 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006294
n_activity=15947 dram_eff=0.02602
bk0: 64a 659085i bk1: 64a 659112i bk2: 64a 659205i bk3: 64a 659053i bk4: 28a 659158i bk5: 28a 658706i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109534
Bank_Level_Parallism_Col = 1.108840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.229454
GrpLevelPara = 1.108840 

BW Util details:
bwutil = 0.000629 
total_CMD = 659401 
util_bw = 415 
Wasted_Col = 1840 
Wasted_Row = 0 
Idle = 657146 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 659401 
n_nop = 658980 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000629 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00175614
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=659002 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.000596
n_activity=15111 dram_eff=0.02601
bk0: 64a 659096i bk1: 64a 659072i bk2: 64a 659132i bk3: 64a 659182i bk4: 28a 659164i bk5: 28a 659136i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.086160
Bank_Level_Parallism_Col = 1.085267
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.079331
GrpLevelPara = 1.085267 

BW Util details:
bwutil = 0.000596 
total_CMD = 659401 
util_bw = 393 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 657544 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 659401 
n_nop = 659002 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658988 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006172
n_activity=16145 dram_eff=0.02521
bk0: 64a 659094i bk1: 64a 659105i bk2: 63a 659167i bk3: 64a 659238i bk4: 28a 659134i bk5: 28a 659144i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122022
Bank_Level_Parallism_Col = 1.121795
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114219
GrpLevelPara = 1.121795 

BW Util details:
bwutil = 0.000617 
total_CMD = 659401 
util_bw = 407 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 657680 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 659401 
n_nop = 658988 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001239
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658993 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006096
n_activity=14802 dram_eff=0.02716
bk0: 64a 659127i bk1: 64a 659096i bk2: 64a 659151i bk3: 64a 659156i bk4: 28a 659035i bk5: 28a 659114i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137286
Bank_Level_Parallism_Col = 1.136510
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.099036
GrpLevelPara = 1.136510 

BW Util details:
bwutil = 0.000610 
total_CMD = 659401 
util_bw = 402 
Wasted_Col = 1470 
Wasted_Row = 0 
Idle = 657529 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 659401 
n_nop = 658993 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000946313
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658528 n_act=6 n_pre=0 n_ref_event=0 n_req=867 n_rd=312 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001315
n_activity=23046 dram_eff=0.03762
bk0: 64a 659179i bk1: 64a 659126i bk2: 64a 659154i bk3: 64a 659102i bk4: 28a 653108i bk5: 28a 659093i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993080
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034395
Bank_Level_Parallism_Col = 1.033439
Bank_Level_Parallism_Ready = 1.001153
write_to_read_ratio_blp_rw_average = 0.822471
GrpLevelPara = 1.033439 

BW Util details:
bwutil = 0.001315 
total_CMD = 659401 
util_bw = 867 
Wasted_Col = 7361 
Wasted_Row = 0 
Idle = 651173 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 6866 
rwq = 0 
CCDLc_limit_alone = 6866 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 659401 
n_nop = 658528 
Read = 312 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 867 
total_req = 867 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 867 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001315 
Either_Row_CoL_Bus_Util = 0.001324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309777
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658971 n_act=6 n_pre=0 n_ref_event=0 n_req=424 n_rd=312 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.000643
n_activity=16442 dram_eff=0.02579
bk0: 64a 659116i bk1: 64a 659136i bk2: 64a 659082i bk3: 64a 659130i bk4: 28a 658873i bk5: 28a 659108i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985849
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106215
Bank_Level_Parallism_Col = 1.105483
Bank_Level_Parallism_Ready = 1.002358
write_to_read_ratio_blp_rw_average = 0.235827
GrpLevelPara = 1.105483 

BW Util details:
bwutil = 0.000643 
total_CMD = 659401 
util_bw = 424 
Wasted_Col = 1732 
Wasted_Row = 0 
Idle = 657245 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 659401 
n_nop = 658971 
Read = 312 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 424 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103427
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=658981 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006278
n_activity=16082 dram_eff=0.02574
bk0: 64a 659146i bk1: 64a 659145i bk2: 64a 658985i bk3: 64a 659160i bk4: 28a 659020i bk5: 28a 659128i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104198
Bank_Level_Parallism_Col = 1.103960
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.160644
GrpLevelPara = 1.103960 

BW Util details:
bwutil = 0.000628 
total_CMD = 659401 
util_bw = 414 
Wasted_Col = 1611 
Wasted_Row = 0 
Idle = 657376 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 659401 
n_nop = 658981 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160904
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659401 n_nop=659001 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005975
n_activity=16070 dram_eff=0.02452
bk0: 64a 659056i bk1: 64a 659111i bk2: 64a 659192i bk3: 64a 659079i bk4: 28a 659182i bk5: 28a 659073i bk6: 0a 659401i bk7: 0a 659401i bk8: 0a 659401i bk9: 0a 659401i bk10: 0a 659401i bk11: 0a 659401i bk12: 0a 659401i bk13: 0a 659401i bk14: 0a 659401i bk15: 0a 659401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158966
Bank_Level_Parallism_Col = 1.158214
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.086549
GrpLevelPara = 1.158214 

BW Util details:
bwutil = 0.000598 
total_CMD = 659401 
util_bw = 394 
Wasted_Col = 1424 
Wasted_Row = 0 
Idle = 657583 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 659401 
n_nop = 659001 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 188, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 186, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 212, Miss_rate = 0.225, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 197, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 205, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 211, Miss_rate = 0.225, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 185, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 208, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 198, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 199, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 183, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 192, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 192, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 209, Miss_rate = 0.222, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 643, Miss_rate = 0.462, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 201, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 200, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 209, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 195, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 193, Miss_rate = 0.206, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6832
L2_total_cache_miss_rate = 0.2243
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 113025
Req_Network_injected_packets_per_cycle =       0.2695 
Req_Network_conflicts_per_cycle =       0.0265
Req_Network_conflicts_per_cycle_util =       0.2257
Req_Bank_Level_Parallism =       2.2976
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0377
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 113025
Reply_Network_injected_packets_per_cycle =        0.2695
Reply_Network_conflicts_per_cycle =        0.0940
Reply_Network_conflicts_per_cycle_util =       0.7468
Reply_Bank_Level_Parallism =       2.1403
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0056
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0337
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 93883 (inst/sec)
gpgpu_simulation_rate = 10275 (cycle/sec)
gpgpu_silicon_slowdown = 116788x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5715
gpu_sim_insn = 52582
gpu_ipc =       9.2007
gpu_tot_sim_cycle = 118740
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.1401
gpu_tot_issued_cta = 96
gpu_occupancy = 27.0209% 
gpu_tot_occupancy = 19.6547% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0994
partiton_level_parallism_total  =       0.2613
partiton_level_parallism_util =       3.3216
partiton_level_parallism_util_total  =       2.3106
L2_BW  =       3.8165 GB/Sec
L2_BW_total  =      10.0340 GB/Sec
gpu_total_sim_rate=90441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11087, Miss = 3686, Miss_rate = 0.332, Pending_hits = 142, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11268, Miss = 3817, Miss_rate = 0.339, Pending_hits = 146, Reservation_fails = 620
	L1D_cache_core[2]: Access = 11209, Miss = 3744, Miss_rate = 0.334, Pending_hits = 156, Reservation_fails = 716
	L1D_cache_core[3]: Access = 10760, Miss = 3632, Miss_rate = 0.338, Pending_hits = 152, Reservation_fails = 541
	L1D_cache_core[4]: Access = 10946, Miss = 3669, Miss_rate = 0.335, Pending_hits = 168, Reservation_fails = 587
	L1D_cache_core[5]: Access = 10834, Miss = 3577, Miss_rate = 0.330, Pending_hits = 165, Reservation_fails = 586
	L1D_cache_core[6]: Access = 10543, Miss = 3474, Miss_rate = 0.330, Pending_hits = 179, Reservation_fails = 520
	L1D_cache_core[7]: Access = 11188, Miss = 3738, Miss_rate = 0.334, Pending_hits = 180, Reservation_fails = 622
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29337
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1288
	L1D_total_cache_reservation_fails = 4865
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4712
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1180, 991, 992, 751, 1044, 1222, 1224, 1018, 1193, 1041, 1043, 891, 1070, 1120, 1129, 1235, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32459	W0_Idle:502258	W0_Scoreboard:886095	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 855 
max_icnt2mem_latency = 153 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 331 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6194 	125 	118 	71 	97 	106 	171 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22214 	1782 	7031 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28173 	2517 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27505 	2662 	635 	193 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	65 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7019/96 = 73.114586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        896       891       806       814      3234      3057    none      none      none      none      none      none      none      none      none      none  
dram[1]:        866       856       802       772      2558      3110    none      none      none      none      none      none      none      none      none      none  
dram[2]:        901       893       812       772      2562      2725    none      none      none      none      none      none      none      none      none      none  
dram[3]:        859       864       782       793      2851      2292    none      none      none      none      none      none      none      none      none      none  
dram[4]:        908       890       801       779      2967      3129    none      none      none      none      none      none      none      none      none      none  
dram[5]:        861       897       807       809      2631      2565    none      none      none      none      none      none      none      none      none      none  
dram[6]:        899       878       827       802      2811      2904    none      none      none      none      none      none      none      none      none      none  
dram[7]:        906       879       744       793      3064      3526    none      none      none      none      none      none      none      none      none      none  
dram[8]:        881       908       755       778      2794      2347    none      none      none      none      none      none      none      none      none      none  
dram[9]:        869       903       766       772      2800      2911    none      none      none      none      none      none      none      none      none      none  
dram[10]:        900       902       787       788      2547      2767    none      none      none      none      none      none      none      none      none      none  
dram[11]:        905       889       773       791      2711      2777    none      none      none      none      none      none      none      none      none      none  
dram[12]:        898       878       757       797       942      2288    none      none      none      none      none      none      none      none      none      none  
dram[13]:        893       904       771       793      2208      2722    none      none      none      none      none      none      none      none      none      none  
dram[14]:        912       879       770       756      2659      2401    none      none      none      none      none      none      none      none      none      none  
dram[15]:        874       888       790       793      2628      3253    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       731       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        731       726       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       724       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692354 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=312 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0005543
n_activity=15870 dram_eff=0.0242
bk0: 64a 692453i bk1: 64a 692451i bk2: 64a 692463i bk3: 64a 692518i bk4: 28a 692441i bk5: 28a 692320i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.114372
Bank_Level_Parallism_Col = 1.113590
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.165822
GrpLevelPara = 1.113590 

BW Util details:
bwutil = 0.000554 
total_CMD = 692744 
util_bw = 384 
Wasted_Col = 1592 
Wasted_Row = 0 
Idle = 690768 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 692744 
n_nop = 692354 
Read = 312 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000949846
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692337 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005789
n_activity=16400 dram_eff=0.02445
bk0: 64a 692467i bk1: 64a 692402i bk2: 64a 692509i bk3: 64a 692434i bk4: 28a 692300i bk5: 28a 692434i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166499
Bank_Level_Parallism_Col = 1.157258
Bank_Level_Parallism_Ready = 1.004987
write_to_read_ratio_blp_rw_average = 0.174647
GrpLevelPara = 1.157258 

BW Util details:
bwutil = 0.000579 
total_CMD = 692744 
util_bw = 401 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 690756 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 692744 
n_nop = 692337 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146952
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692326 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005947
n_activity=16441 dram_eff=0.02506
bk0: 64a 692504i bk1: 64a 692466i bk2: 64a 692481i bk3: 64a 692399i bk4: 28a 692474i bk5: 28a 692456i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081527
Bank_Level_Parallism_Col = 1.081221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098810
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.000595 
total_CMD = 692744 
util_bw = 412 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 690806 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 692744 
n_nop = 692326 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000967168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692319 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006048
n_activity=15691 dram_eff=0.0267
bk0: 64a 692433i bk1: 64a 692437i bk2: 64a 692501i bk3: 64a 692446i bk4: 28a 692441i bk5: 28a 692348i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162328
Bank_Level_Parallism_Col = 1.149872
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.164194
GrpLevelPara = 1.149872 

BW Util details:
bwutil = 0.000605 
total_CMD = 692744 
util_bw = 419 
Wasted_Col = 1540 
Wasted_Row = 0 
Idle = 690785 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 692744 
n_nop = 692319 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00153881
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692348 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.000563
n_activity=15013 dram_eff=0.02598
bk0: 64a 692583i bk1: 64a 692377i bk2: 64a 692488i bk3: 64a 692441i bk4: 28a 692458i bk5: 28a 692545i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117312
Bank_Level_Parallism_Col = 1.116438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049658
GrpLevelPara = 1.116438 

BW Util details:
bwutil = 0.000563 
total_CMD = 692744 
util_bw = 390 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 690988 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 692744 
n_nop = 692348 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692324 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=311 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005976
n_activity=17299 dram_eff=0.02393
bk0: 64a 692501i bk1: 64a 692401i bk2: 63a 692534i bk3: 64a 692485i bk4: 28a 692367i bk5: 28a 692335i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108108
Bank_Level_Parallism_Col = 1.107336
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.239537
GrpLevelPara = 1.107336 

BW Util details:
bwutil = 0.000598 
total_CMD = 692744 
util_bw = 414 
Wasted_Col = 1621 
Wasted_Row = 0 
Idle = 690709 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 692744 
n_nop = 692324 
Read = 311 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692342 n_act=6 n_pre=0 n_ref_event=0 n_req=396 n_rd=312 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0005716
n_activity=14614 dram_eff=0.0271
bk0: 64a 692371i bk1: 64a 692391i bk2: 64a 692423i bk3: 64a 692396i bk4: 28a 692331i bk5: 28a 692351i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215824
Bank_Level_Parallism_Col = 1.215291
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.161351
GrpLevelPara = 1.215291 

BW Util details:
bwutil = 0.000572 
total_CMD = 692744 
util_bw = 396 
Wasted_Col = 1740 
Wasted_Row = 0 
Idle = 690608 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1306 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 692744 
n_nop = 692342 
Read = 312 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 396 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016745
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692361 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005442
n_activity=15088 dram_eff=0.02499
bk0: 64a 692352i bk1: 64a 692406i bk2: 64a 692417i bk3: 63a 692562i bk4: 28a 692427i bk5: 28a 692487i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203297
Bank_Level_Parallism_Col = 1.199339
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087004
GrpLevelPara = 1.199339 

BW Util details:
bwutil = 0.000544 
total_CMD = 692744 
util_bw = 377 
Wasted_Col = 1443 
Wasted_Row = 0 
Idle = 690924 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 692744 
n_nop = 692361 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00165718
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692323 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005991
n_activity=15947 dram_eff=0.02602
bk0: 64a 692428i bk1: 64a 692455i bk2: 64a 692548i bk3: 64a 692396i bk4: 28a 692501i bk5: 28a 692049i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109534
Bank_Level_Parallism_Col = 1.108840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.229454
GrpLevelPara = 1.108840 

BW Util details:
bwutil = 0.000599 
total_CMD = 692744 
util_bw = 415 
Wasted_Col = 1840 
Wasted_Row = 0 
Idle = 690489 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 692744 
n_nop = 692323 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167161
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692345 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005673
n_activity=15111 dram_eff=0.02601
bk0: 64a 692439i bk1: 64a 692415i bk2: 64a 692475i bk3: 64a 692525i bk4: 28a 692507i bk5: 28a 692479i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.086160
Bank_Level_Parallism_Col = 1.085267
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.079331
GrpLevelPara = 1.085267 

BW Util details:
bwutil = 0.000567 
total_CMD = 692744 
util_bw = 393 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 690887 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 692744 
n_nop = 692345 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125299
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692331 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005875
n_activity=16145 dram_eff=0.02521
bk0: 64a 692437i bk1: 64a 692448i bk2: 63a 692510i bk3: 64a 692581i bk4: 28a 692477i bk5: 28a 692487i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122022
Bank_Level_Parallism_Col = 1.121795
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114219
GrpLevelPara = 1.121795 

BW Util details:
bwutil = 0.000588 
total_CMD = 692744 
util_bw = 407 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 691023 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 692744 
n_nop = 692331 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117937
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692336 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005803
n_activity=14802 dram_eff=0.02716
bk0: 64a 692470i bk1: 64a 692439i bk2: 64a 692494i bk3: 64a 692499i bk4: 28a 692378i bk5: 28a 692457i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137286
Bank_Level_Parallism_Col = 1.136510
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.099036
GrpLevelPara = 1.136510 

BW Util details:
bwutil = 0.000580 
total_CMD = 692744 
util_bw = 402 
Wasted_Col = 1470 
Wasted_Row = 0 
Idle = 690872 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 692744 
n_nop = 692336 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000900766
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=691761 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.00141
n_activity=24719 dram_eff=0.03952
bk0: 64a 692522i bk1: 64a 692469i bk2: 64a 692497i bk3: 64a 692445i bk4: 28a 684930i bk5: 28a 692436i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.028705
Bank_Level_Parallism_Col = 1.027905
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.851852
GrpLevelPara = 1.027905 

BW Util details:
bwutil = 0.001410 
total_CMD = 692744 
util_bw = 977 
Wasted_Col = 8882 
Wasted_Row = 0 
Idle = 682885 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 8387 
rwq = 0 
CCDLc_limit_alone = 8387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 692744 
n_nop = 691761 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001410 
Either_Row_CoL_Bus_Util = 0.001419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.369561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369561
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692314 n_act=6 n_pre=0 n_ref_event=0 n_req=424 n_rd=312 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0006121
n_activity=16442 dram_eff=0.02579
bk0: 64a 692459i bk1: 64a 692479i bk2: 64a 692425i bk3: 64a 692473i bk4: 28a 692216i bk5: 28a 692451i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985849
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106215
Bank_Level_Parallism_Col = 1.105483
Bank_Level_Parallism_Ready = 1.002358
write_to_read_ratio_blp_rw_average = 0.235827
GrpLevelPara = 1.105483 

BW Util details:
bwutil = 0.000612 
total_CMD = 692744 
util_bw = 424 
Wasted_Col = 1732 
Wasted_Row = 0 
Idle = 690588 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 692744 
n_nop = 692314 
Read = 312 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 424 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000612 
Either_Row_CoL_Bus_Util = 0.000621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000984491
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692324 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005976
n_activity=16082 dram_eff=0.02574
bk0: 64a 692489i bk1: 64a 692488i bk2: 64a 692328i bk3: 64a 692503i bk4: 28a 692363i bk5: 28a 692471i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104198
Bank_Level_Parallism_Col = 1.103960
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.160644
GrpLevelPara = 1.103960 

BW Util details:
bwutil = 0.000598 
total_CMD = 692744 
util_bw = 414 
Wasted_Col = 1611 
Wasted_Row = 0 
Idle = 690719 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 692744 
n_nop = 692324 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153159
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692744 n_nop=692344 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005688
n_activity=16070 dram_eff=0.02452
bk0: 64a 692399i bk1: 64a 692454i bk2: 64a 692535i bk3: 64a 692422i bk4: 28a 692525i bk5: 28a 692416i bk6: 0a 692744i bk7: 0a 692744i bk8: 0a 692744i bk9: 0a 692744i bk10: 0a 692744i bk11: 0a 692744i bk12: 0a 692744i bk13: 0a 692744i bk14: 0a 692744i bk15: 0a 692744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158966
Bank_Level_Parallism_Col = 1.158214
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.086549
GrpLevelPara = 1.158214 

BW Util details:
bwutil = 0.000569 
total_CMD = 692744 
util_bw = 394 
Wasted_Col = 1424 
Wasted_Row = 0 
Idle = 690926 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 692744 
n_nop = 692344 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 188, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 186, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 212, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 197, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 205, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 211, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 185, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 208, Miss_rate = 0.210, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 198, Miss_rate = 0.209, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 199, Miss_rate = 0.208, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 183, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 192, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 192, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 209, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 753, Miss_rate = 0.496, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 201, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 200, Miss_rate = 0.219, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 209, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 195, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 193, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6942
L2_total_cache_miss_rate = 0.2237
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 118740
Req_Network_injected_packets_per_cycle =       0.2613 
Req_Network_conflicts_per_cycle =       0.0287
Req_Network_conflicts_per_cycle_util =       0.2540
Req_Bank_Level_Parallism =       2.3106
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0408
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 118740
Reply_Network_injected_packets_per_cycle =        0.2613
Reply_Network_conflicts_per_cycle =        0.0901
Reply_Network_conflicts_per_cycle_util =       0.7376
Reply_Bank_Level_Parallism =       2.1389
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0327
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 90441 (inst/sec)
gpgpu_simulation_rate = 9895 (cycle/sec)
gpgpu_silicon_slowdown = 121273x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8137
gpu_sim_insn = 60069
gpu_ipc =       7.3822
gpu_tot_sim_cycle = 126877
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.0274
gpu_tot_issued_cta = 104
gpu_occupancy = 20.1932% 
gpu_tot_occupancy = 19.6891% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1653
partiton_level_parallism_total  =       0.2551
partiton_level_parallism_util =       2.4907
partiton_level_parallism_util_total  =       2.3176
L2_BW  =       6.3473 GB/Sec
L2_BW_total  =       9.7976 GB/Sec
gpu_total_sim_rate=88105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11359, Miss = 3828, Miss_rate = 0.337, Pending_hits = 146, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11563, Miss = 3970, Miss_rate = 0.343, Pending_hits = 151, Reservation_fails = 620
	L1D_cache_core[2]: Access = 11384, Miss = 3845, Miss_rate = 0.338, Pending_hits = 159, Reservation_fails = 716
	L1D_cache_core[3]: Access = 11114, Miss = 3821, Miss_rate = 0.344, Pending_hits = 159, Reservation_fails = 541
	L1D_cache_core[4]: Access = 11265, Miss = 3828, Miss_rate = 0.340, Pending_hits = 175, Reservation_fails = 587
	L1D_cache_core[5]: Access = 11146, Miss = 3734, Miss_rate = 0.335, Pending_hits = 170, Reservation_fails = 586
	L1D_cache_core[6]: Access = 10863, Miss = 3639, Miss_rate = 0.335, Pending_hits = 191, Reservation_fails = 520
	L1D_cache_core[7]: Access = 11531, Miss = 3907, Miss_rate = 0.339, Pending_hits = 188, Reservation_fails = 622
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30572
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 1339
	L1D_total_cache_reservation_fails = 4865
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1308
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4712
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1257, 1143, 1095, 763, 1223, 1299, 1403, 1145, 1271, 1220, 1196, 968, 1224, 1297, 1141, 1247, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39793	W0_Idle:516891	W0_Scoreboard:960126	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 855 
max_icnt2mem_latency = 153 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 328 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6197 	125 	118 	71 	97 	106 	171 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23556 	1782 	7034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29518 	2517 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28776 	2734 	637 	193 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	65 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7022/96 = 73.145836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        941       928       843       828      3330      3152    none      none      none      none      none      none      none      none      none      none  
dram[1]:        910       890       835       795      2641      3216    none      none      none      none      none      none      none      none      none      none  
dram[2]:        930       944       823       798      2640      2791    none      none      none      none      none      none      none      none      none      none  
dram[3]:        892       894       808       815      2952      2365    none      none      none      none      none      none      none      none      none      none  
dram[4]:        938       931       820       794      3052      3241    none      none      none      none      none      none      none      none      none      none  
dram[5]:        910       934       834       846      2717      2629    none      none      none      none      none      none      none      none      none      none  
dram[6]:        940       892       853       820      2886      3011    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       927       770       801      3153      3635    none      none      none      none      none      none      none      none      none      none  
dram[8]:        907       941       807       792      2881      2403    none      none      none      none      none      none      none      none      none      none  
dram[9]:        922       921       799       802      2884      2992    none      none      none      none      none      none      none      none      none      none  
dram[10]:        942       943       818       810      2637      2843    none      none      none      none      none      none      none      none      none      none  
dram[11]:        954       934       791       805      2803      2845    none      none      none      none      none      none      none      none      none      none  
dram[12]:        950       900       779       823       951      2346    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       919       796       819      2261      2814    none      none      none      none      none      none      none      none      none      none  
dram[14]:        953       890       796       781      2746      2475    none      none      none      none      none      none      none      none      none      none  
dram[15]:        904       936       798       808      2697      3338    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       731       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        731       726       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       724       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739826 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=312 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0005188
n_activity=15870 dram_eff=0.0242
bk0: 64a 739925i bk1: 64a 739923i bk2: 64a 739935i bk3: 64a 739990i bk4: 28a 739913i bk5: 28a 739792i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.114372
Bank_Level_Parallism_Col = 1.113590
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.165822
GrpLevelPara = 1.113590 

BW Util details:
bwutil = 0.000519 
total_CMD = 740216 
util_bw = 384 
Wasted_Col = 1592 
Wasted_Row = 0 
Idle = 738240 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 740216 
n_nop = 739826 
Read = 312 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00088893
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739809 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005417
n_activity=16400 dram_eff=0.02445
bk0: 64a 739939i bk1: 64a 739874i bk2: 64a 739981i bk3: 64a 739906i bk4: 28a 739772i bk5: 28a 739906i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166499
Bank_Level_Parallism_Col = 1.157258
Bank_Level_Parallism_Ready = 1.004987
write_to_read_ratio_blp_rw_average = 0.174647
GrpLevelPara = 1.157258 

BW Util details:
bwutil = 0.000542 
total_CMD = 740216 
util_bw = 401 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 738228 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 740216 
n_nop = 739809 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739798 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005566
n_activity=16441 dram_eff=0.02506
bk0: 64a 739976i bk1: 64a 739938i bk2: 64a 739953i bk3: 64a 739871i bk4: 28a 739946i bk5: 28a 739928i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081527
Bank_Level_Parallism_Col = 1.081221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098810
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.000557 
total_CMD = 740216 
util_bw = 412 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 738278 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 740216 
n_nop = 739798 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000905141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739791 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005661
n_activity=15691 dram_eff=0.0267
bk0: 64a 739905i bk1: 64a 739909i bk2: 64a 739973i bk3: 64a 739918i bk4: 28a 739913i bk5: 28a 739820i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162328
Bank_Level_Parallism_Col = 1.149872
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.164194
GrpLevelPara = 1.149872 

BW Util details:
bwutil = 0.000566 
total_CMD = 740216 
util_bw = 419 
Wasted_Col = 1540 
Wasted_Row = 0 
Idle = 738257 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 740216 
n_nop = 739791 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.000574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00144012
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739820 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005269
n_activity=15013 dram_eff=0.02598
bk0: 64a 740055i bk1: 64a 739849i bk2: 64a 739960i bk3: 64a 739913i bk4: 28a 739930i bk5: 28a 740017i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117312
Bank_Level_Parallism_Col = 1.116438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049658
GrpLevelPara = 1.116438 

BW Util details:
bwutil = 0.000527 
total_CMD = 740216 
util_bw = 390 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 738460 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740216 
n_nop = 739820 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000997006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739795 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005606
n_activity=17386 dram_eff=0.02387
bk0: 64a 739973i bk1: 64a 739873i bk2: 64a 740006i bk3: 64a 739957i bk4: 28a 739839i bk5: 28a 739807i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108055
Bank_Level_Parallism_Col = 1.107283
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.239419
GrpLevelPara = 1.107283 

BW Util details:
bwutil = 0.000561 
total_CMD = 740216 
util_bw = 415 
Wasted_Col = 1621 
Wasted_Row = 0 
Idle = 738180 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 740216 
n_nop = 739795 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011294
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739814 n_act=6 n_pre=0 n_ref_event=0 n_req=396 n_rd=312 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.000535
n_activity=14614 dram_eff=0.0271
bk0: 64a 739843i bk1: 64a 739863i bk2: 64a 739895i bk3: 64a 739868i bk4: 28a 739803i bk5: 28a 739823i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215824
Bank_Level_Parallism_Col = 1.215291
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.161351
GrpLevelPara = 1.215291 

BW Util details:
bwutil = 0.000535 
total_CMD = 740216 
util_bw = 396 
Wasted_Col = 1740 
Wasted_Row = 0 
Idle = 738080 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1306 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 740216 
n_nop = 739814 
Read = 312 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 396 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156711
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739832 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005107
n_activity=15175 dram_eff=0.02491
bk0: 64a 739824i bk1: 64a 739878i bk2: 64a 739889i bk3: 64a 740034i bk4: 28a 739899i bk5: 28a 739959i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203185
Bank_Level_Parallism_Col = 1.199229
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086957
GrpLevelPara = 1.199229 

BW Util details:
bwutil = 0.000511 
total_CMD = 740216 
util_bw = 378 
Wasted_Col = 1443 
Wasted_Row = 0 
Idle = 738395 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 740216 
n_nop = 739832 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0015509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739795 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005606
n_activity=15947 dram_eff=0.02602
bk0: 64a 739900i bk1: 64a 739927i bk2: 64a 740020i bk3: 64a 739868i bk4: 28a 739973i bk5: 28a 739521i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109534
Bank_Level_Parallism_Col = 1.108840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.229454
GrpLevelPara = 1.108840 

BW Util details:
bwutil = 0.000561 
total_CMD = 740216 
util_bw = 415 
Wasted_Col = 1840 
Wasted_Row = 0 
Idle = 737961 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 740216 
n_nop = 739795 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00156441
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739817 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005309
n_activity=15111 dram_eff=0.02601
bk0: 64a 739911i bk1: 64a 739887i bk2: 64a 739947i bk3: 64a 739997i bk4: 28a 739979i bk5: 28a 739951i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.086160
Bank_Level_Parallism_Col = 1.085267
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.079331
GrpLevelPara = 1.085267 

BW Util details:
bwutil = 0.000531 
total_CMD = 740216 
util_bw = 393 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 738359 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 740216 
n_nop = 739817 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117263
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739802 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005512
n_activity=16232 dram_eff=0.02514
bk0: 64a 739909i bk1: 64a 739920i bk2: 64a 739982i bk3: 64a 740053i bk4: 28a 739949i bk5: 28a 739959i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121951
Bank_Level_Parallism_Col = 1.121724
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114153
GrpLevelPara = 1.121724 

BW Util details:
bwutil = 0.000551 
total_CMD = 740216 
util_bw = 408 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 738494 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 740216 
n_nop = 739802 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110373
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739808 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005431
n_activity=14802 dram_eff=0.02716
bk0: 64a 739942i bk1: 64a 739911i bk2: 64a 739966i bk3: 64a 739971i bk4: 28a 739850i bk5: 28a 739929i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137286
Bank_Level_Parallism_Col = 1.136510
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.099036
GrpLevelPara = 1.136510 

BW Util details:
bwutil = 0.000543 
total_CMD = 740216 
util_bw = 402 
Wasted_Col = 1470 
Wasted_Row = 0 
Idle = 738344 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 740216 
n_nop = 739808 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000842997
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739233 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.00132
n_activity=24719 dram_eff=0.03952
bk0: 64a 739994i bk1: 64a 739941i bk2: 64a 739969i bk3: 64a 739917i bk4: 28a 732402i bk5: 28a 739908i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.028705
Bank_Level_Parallism_Col = 1.027905
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.851852
GrpLevelPara = 1.027905 

BW Util details:
bwutil = 0.001320 
total_CMD = 740216 
util_bw = 977 
Wasted_Col = 8882 
Wasted_Row = 0 
Idle = 730357 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 8387 
rwq = 0 
CCDLc_limit_alone = 8387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 740216 
n_nop = 739233 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.345860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34586
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739786 n_act=6 n_pre=0 n_ref_event=0 n_req=424 n_rd=312 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0005728
n_activity=16442 dram_eff=0.02579
bk0: 64a 739931i bk1: 64a 739951i bk2: 64a 739897i bk3: 64a 739945i bk4: 28a 739688i bk5: 28a 739923i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985849
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106215
Bank_Level_Parallism_Col = 1.105483
Bank_Level_Parallism_Ready = 1.002358
write_to_read_ratio_blp_rw_average = 0.235827
GrpLevelPara = 1.105483 

BW Util details:
bwutil = 0.000573 
total_CMD = 740216 
util_bw = 424 
Wasted_Col = 1732 
Wasted_Row = 0 
Idle = 738060 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 740216 
n_nop = 739786 
Read = 312 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 424 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000921353
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739796 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005593
n_activity=16082 dram_eff=0.02574
bk0: 64a 739961i bk1: 64a 739960i bk2: 64a 739800i bk3: 64a 739975i bk4: 28a 739835i bk5: 28a 739943i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104198
Bank_Level_Parallism_Col = 1.103960
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.160644
GrpLevelPara = 1.103960 

BW Util details:
bwutil = 0.000559 
total_CMD = 740216 
util_bw = 414 
Wasted_Col = 1611 
Wasted_Row = 0 
Idle = 738191 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 740216 
n_nop = 739796 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143337
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740216 n_nop=739816 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005323
n_activity=16070 dram_eff=0.02452
bk0: 64a 739871i bk1: 64a 739926i bk2: 64a 740007i bk3: 64a 739894i bk4: 28a 739997i bk5: 28a 739888i bk6: 0a 740216i bk7: 0a 740216i bk8: 0a 740216i bk9: 0a 740216i bk10: 0a 740216i bk11: 0a 740216i bk12: 0a 740216i bk13: 0a 740216i bk14: 0a 740216i bk15: 0a 740216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158966
Bank_Level_Parallism_Col = 1.158214
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.086549
GrpLevelPara = 1.158214 

BW Util details:
bwutil = 0.000532 
total_CMD = 740216 
util_bw = 394 
Wasted_Col = 1424 
Wasted_Row = 0 
Idle = 738398 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 740216 
n_nop = 739816 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000971338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 188, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 186, Miss_rate = 0.184, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 212, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 197, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 205, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 211, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 185, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 209, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 198, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 199, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 184, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 192, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 192, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 209, Miss_rate = 0.210, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 753, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 201, Miss_rate = 0.202, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 200, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 209, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6945
L2_total_cache_miss_rate = 0.2145
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 126877
Req_Network_injected_packets_per_cycle =       0.2551 
Req_Network_conflicts_per_cycle =       0.0273
Req_Network_conflicts_per_cycle_util =       0.2479
Req_Bank_Level_Parallism =       2.3176
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0383
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 126877
Reply_Network_injected_packets_per_cycle =        0.2551
Reply_Network_conflicts_per_cycle =        0.0858
Reply_Network_conflicts_per_cycle_util =       0.7232
Reply_Bank_Level_Parallism =       2.1507
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0319
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 88105 (inst/sec)
gpgpu_simulation_rate = 9759 (cycle/sec)
gpgpu_silicon_slowdown = 122963x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5456
gpu_sim_insn = 49180
gpu_ipc =       9.0139
gpu_tot_sim_cycle = 132333
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.0268
gpu_tot_issued_cta = 112
gpu_occupancy = 22.0981% 
gpu_tot_occupancy = 19.7113% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.2457
partiton_level_parallism_util =       3.0909
partiton_level_parallism_util_total  =       2.3200
L2_BW  =       0.9572 GB/Sec
L2_BW_total  =       9.4331 GB/Sec
gpu_total_sim_rate=91888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11375, Miss = 3844, Miss_rate = 0.338, Pending_hits = 146, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11579, Miss = 3986, Miss_rate = 0.344, Pending_hits = 151, Reservation_fails = 620
	L1D_cache_core[2]: Access = 11400, Miss = 3861, Miss_rate = 0.339, Pending_hits = 159, Reservation_fails = 716
	L1D_cache_core[3]: Access = 11130, Miss = 3837, Miss_rate = 0.345, Pending_hits = 159, Reservation_fails = 541
	L1D_cache_core[4]: Access = 11285, Miss = 3847, Miss_rate = 0.341, Pending_hits = 175, Reservation_fails = 587
	L1D_cache_core[5]: Access = 11166, Miss = 3753, Miss_rate = 0.336, Pending_hits = 170, Reservation_fails = 586
	L1D_cache_core[6]: Access = 10879, Miss = 3655, Miss_rate = 0.336, Pending_hits = 191, Reservation_fails = 520
	L1D_cache_core[7]: Access = 11547, Miss = 3923, Miss_rate = 0.340, Pending_hits = 188, Reservation_fails = 622
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30706
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1339
	L1D_total_cache_reservation_fails = 4865
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1308
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4712
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1270, 1156, 1108, 776, 1236, 1312, 1416, 1158, 1284, 1233, 1209, 981, 1237, 1310, 1154, 1260, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40422	W0_Idle:522161	W0_Scoreboard:968025	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 855 
max_icnt2mem_latency = 153 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6199 	125 	118 	71 	97 	106 	171 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23690 	1782 	7036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29654 	2517 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28912 	2734 	637 	193 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	65 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2032
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        941       928       843       828      3349      3165    none      none      none      none      none      none      none      none      none      none  
dram[1]:        910       890       835       795      2653      3238    none      none      none      none      none      none      none      none      none      none  
dram[2]:        930       944       823       798      2657      2804    none      none      none      none      none      none      none      none      none      none  
dram[3]:        892       894       808       815      2965      2378    none      none      none      none      none      none      none      none      none      none  
dram[4]:        938       931       820       794      3066      3256    none      none      none      none      none      none      none      none      none      none  
dram[5]:        910       934       834       846      2728      2641    none      none      none      none      none      none      none      none      none      none  
dram[6]:        940       892       853       820      2899      3025    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       927       770       801      3167      3652    none      none      none      none      none      none      none      none      none      none  
dram[8]:        907       941       807       792      2894      2413    none      none      none      none      none      none      none      none      none      none  
dram[9]:        922       921       799       802      2898      3005    none      none      none      none      none      none      none      none      none      none  
dram[10]:        942       943       818       810      2649      2856    none      none      none      none      none      none      none      none      none      none  
dram[11]:        954       934       791       805      2816      2858    none      none      none      none      none      none      none      none      none      none  
dram[12]:        950       900       779       823       952      2355    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       919       796       819      2271      2827    none      none      none      none      none      none      none      none      none      none  
dram[14]:        953       890       796       781      2759      2486    none      none      none      none      none      none      none      none      none      none  
dram[15]:        904       936       798       808      2710      3353    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       731       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        731       726       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       724       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771657 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=312 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0004974
n_activity=15870 dram_eff=0.0242
bk0: 64a 771756i bk1: 64a 771754i bk2: 64a 771766i bk3: 64a 771821i bk4: 28a 771744i bk5: 28a 771623i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.114372
Bank_Level_Parallism_Col = 1.113590
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.165822
GrpLevelPara = 1.113590 

BW Util details:
bwutil = 0.000497 
total_CMD = 772047 
util_bw = 384 
Wasted_Col = 1592 
Wasted_Row = 0 
Idle = 770071 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 772047 
n_nop = 771657 
Read = 312 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00085228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771640 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005194
n_activity=16400 dram_eff=0.02445
bk0: 64a 771770i bk1: 64a 771705i bk2: 64a 771812i bk3: 64a 771737i bk4: 28a 771603i bk5: 28a 771737i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166499
Bank_Level_Parallism_Col = 1.157258
Bank_Level_Parallism_Ready = 1.004987
write_to_read_ratio_blp_rw_average = 0.174647
GrpLevelPara = 1.157258 

BW Util details:
bwutil = 0.000519 
total_CMD = 772047 
util_bw = 401 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 770059 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 772047 
n_nop = 771640 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771629 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005336
n_activity=16441 dram_eff=0.02506
bk0: 64a 771807i bk1: 64a 771769i bk2: 64a 771784i bk3: 64a 771702i bk4: 28a 771777i bk5: 28a 771759i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081527
Bank_Level_Parallism_Col = 1.081221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098810
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.000534 
total_CMD = 772047 
util_bw = 412 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 770109 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 772047 
n_nop = 771629 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000867823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771622 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005427
n_activity=15691 dram_eff=0.0267
bk0: 64a 771736i bk1: 64a 771740i bk2: 64a 771804i bk3: 64a 771749i bk4: 28a 771744i bk5: 28a 771651i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162328
Bank_Level_Parallism_Col = 1.149872
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.164194
GrpLevelPara = 1.149872 

BW Util details:
bwutil = 0.000543 
total_CMD = 772047 
util_bw = 419 
Wasted_Col = 1540 
Wasted_Row = 0 
Idle = 770088 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 772047 
n_nop = 771622 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00138074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771651 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005052
n_activity=15013 dram_eff=0.02598
bk0: 64a 771886i bk1: 64a 771680i bk2: 64a 771791i bk3: 64a 771744i bk4: 28a 771761i bk5: 28a 771848i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117312
Bank_Level_Parallism_Col = 1.116438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049658
GrpLevelPara = 1.116438 

BW Util details:
bwutil = 0.000505 
total_CMD = 772047 
util_bw = 390 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 770291 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 772047 
n_nop = 771651 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0009559
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771626 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005375
n_activity=17386 dram_eff=0.02387
bk0: 64a 771804i bk1: 64a 771704i bk2: 64a 771837i bk3: 64a 771788i bk4: 28a 771670i bk5: 28a 771638i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108055
Bank_Level_Parallism_Col = 1.107283
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.239419
GrpLevelPara = 1.107283 

BW Util details:
bwutil = 0.000538 
total_CMD = 772047 
util_bw = 415 
Wasted_Col = 1621 
Wasted_Row = 0 
Idle = 770011 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 772047 
n_nop = 771626 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108284
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771645 n_act=6 n_pre=0 n_ref_event=0 n_req=396 n_rd=312 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0005129
n_activity=14614 dram_eff=0.0271
bk0: 64a 771674i bk1: 64a 771694i bk2: 64a 771726i bk3: 64a 771699i bk4: 28a 771634i bk5: 28a 771654i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215824
Bank_Level_Parallism_Col = 1.215291
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.161351
GrpLevelPara = 1.215291 

BW Util details:
bwutil = 0.000513 
total_CMD = 772047 
util_bw = 396 
Wasted_Col = 1740 
Wasted_Row = 0 
Idle = 769911 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1306 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 772047 
n_nop = 771645 
Read = 312 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 396 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015025
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771663 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004896
n_activity=15175 dram_eff=0.02491
bk0: 64a 771655i bk1: 64a 771709i bk2: 64a 771720i bk3: 64a 771865i bk4: 28a 771730i bk5: 28a 771790i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203185
Bank_Level_Parallism_Col = 1.199229
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086957
GrpLevelPara = 1.199229 

BW Util details:
bwutil = 0.000490 
total_CMD = 772047 
util_bw = 378 
Wasted_Col = 1443 
Wasted_Row = 0 
Idle = 770226 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 772047 
n_nop = 771663 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00148696
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771626 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005375
n_activity=15947 dram_eff=0.02602
bk0: 64a 771731i bk1: 64a 771758i bk2: 64a 771851i bk3: 64a 771699i bk4: 28a 771804i bk5: 28a 771352i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109534
Bank_Level_Parallism_Col = 1.108840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.229454
GrpLevelPara = 1.108840 

BW Util details:
bwutil = 0.000538 
total_CMD = 772047 
util_bw = 415 
Wasted_Col = 1840 
Wasted_Row = 0 
Idle = 769792 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 772047 
n_nop = 771626 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00149991
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771648 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.000509
n_activity=15111 dram_eff=0.02601
bk0: 64a 771742i bk1: 64a 771718i bk2: 64a 771778i bk3: 64a 771828i bk4: 28a 771810i bk5: 28a 771782i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.086160
Bank_Level_Parallism_Col = 1.085267
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.079331
GrpLevelPara = 1.085267 

BW Util details:
bwutil = 0.000509 
total_CMD = 772047 
util_bw = 393 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 770190 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 772047 
n_nop = 771648 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771633 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005285
n_activity=16232 dram_eff=0.02514
bk0: 64a 771740i bk1: 64a 771751i bk2: 64a 771813i bk3: 64a 771884i bk4: 28a 771780i bk5: 28a 771790i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121951
Bank_Level_Parallism_Col = 1.121724
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114153
GrpLevelPara = 1.121724 

BW Util details:
bwutil = 0.000528 
total_CMD = 772047 
util_bw = 408 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 770325 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 772047 
n_nop = 771633 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000528 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105823
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771639 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005207
n_activity=14802 dram_eff=0.02716
bk0: 64a 771773i bk1: 64a 771742i bk2: 64a 771797i bk3: 64a 771802i bk4: 28a 771681i bk5: 28a 771760i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137286
Bank_Level_Parallism_Col = 1.136510
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.099036
GrpLevelPara = 1.136510 

BW Util details:
bwutil = 0.000521 
total_CMD = 772047 
util_bw = 402 
Wasted_Col = 1470 
Wasted_Row = 0 
Idle = 770175 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 772047 
n_nop = 771639 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000808241
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771062 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001268
n_activity=24788 dram_eff=0.03949
bk0: 64a 771825i bk1: 64a 771772i bk2: 64a 771800i bk3: 64a 771748i bk4: 28a 764233i bk5: 28a 771739i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.028699
Bank_Level_Parallism_Col = 1.027899
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.851882
GrpLevelPara = 1.027899 

BW Util details:
bwutil = 0.001268 
total_CMD = 772047 
util_bw = 979 
Wasted_Col = 8882 
Wasted_Row = 0 
Idle = 762186 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 8387 
rwq = 0 
CCDLc_limit_alone = 8387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 772047 
n_nop = 771062 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.331600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3316
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771617 n_act=6 n_pre=0 n_ref_event=0 n_req=424 n_rd=312 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0005492
n_activity=16442 dram_eff=0.02579
bk0: 64a 771762i bk1: 64a 771782i bk2: 64a 771728i bk3: 64a 771776i bk4: 28a 771519i bk5: 28a 771754i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985849
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106215
Bank_Level_Parallism_Col = 1.105483
Bank_Level_Parallism_Ready = 1.002358
write_to_read_ratio_blp_rw_average = 0.235827
GrpLevelPara = 1.105483 

BW Util details:
bwutil = 0.000549 
total_CMD = 772047 
util_bw = 424 
Wasted_Col = 1732 
Wasted_Row = 0 
Idle = 769891 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 772047 
n_nop = 771617 
Read = 312 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 424 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000549 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000883366
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771627 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005362
n_activity=16082 dram_eff=0.02574
bk0: 64a 771792i bk1: 64a 771791i bk2: 64a 771631i bk3: 64a 771806i bk4: 28a 771666i bk5: 28a 771774i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104198
Bank_Level_Parallism_Col = 1.103960
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.160644
GrpLevelPara = 1.103960 

BW Util details:
bwutil = 0.000536 
total_CMD = 772047 
util_bw = 414 
Wasted_Col = 1611 
Wasted_Row = 0 
Idle = 770022 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 772047 
n_nop = 771627 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137427
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772047 n_nop=771647 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005103
n_activity=16070 dram_eff=0.02452
bk0: 64a 771702i bk1: 64a 771757i bk2: 64a 771838i bk3: 64a 771725i bk4: 28a 771828i bk5: 28a 771719i bk6: 0a 772047i bk7: 0a 772047i bk8: 0a 772047i bk9: 0a 772047i bk10: 0a 772047i bk11: 0a 772047i bk12: 0a 772047i bk13: 0a 772047i bk14: 0a 772047i bk15: 0a 772047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158966
Bank_Level_Parallism_Col = 1.158214
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.086549
GrpLevelPara = 1.158214 

BW Util details:
bwutil = 0.000510 
total_CMD = 772047 
util_bw = 394 
Wasted_Col = 1424 
Wasted_Row = 0 
Idle = 770229 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 772047 
n_nop = 771647 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00093129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 188, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 212, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 197, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 205, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 211, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 185, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 209, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 198, Miss_rate = 0.198, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 199, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 184, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 192, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 192, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 209, Miss_rate = 0.209, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 755, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 200, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 209, Miss_rate = 0.214, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6947
L2_total_cache_miss_rate = 0.2137
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 132333
Req_Network_injected_packets_per_cycle =       0.2457 
Req_Network_conflicts_per_cycle =       0.0262
Req_Network_conflicts_per_cycle_util =       0.2471
Req_Bank_Level_Parallism =       2.3200
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0367
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 132333
Reply_Network_injected_packets_per_cycle =        0.2457
Reply_Network_conflicts_per_cycle =        0.0823
Reply_Network_conflicts_per_cycle_util =       0.7211
Reply_Bank_Level_Parallism =       2.1534
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0307
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 91888 (inst/sec)
gpgpu_simulation_rate = 10179 (cycle/sec)
gpgpu_silicon_slowdown = 117889x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5993
gpu_sim_insn = 45122
gpu_ipc =       7.5291
gpu_tot_sim_cycle = 138326
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       8.9619
gpu_tot_issued_cta = 120
gpu_occupancy = 18.5861% 
gpu_tot_occupancy = 19.6991% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0229
partiton_level_parallism_total  =       0.2360
partiton_level_parallism_util =       3.1136
partiton_level_parallism_util_total  =       2.3225
L2_BW  =       0.8778 GB/Sec
L2_BW_total  =       9.0624 GB/Sec
gpu_total_sim_rate=88547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11391, Miss = 3860, Miss_rate = 0.339, Pending_hits = 146, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11595, Miss = 4002, Miss_rate = 0.345, Pending_hits = 151, Reservation_fails = 620
	L1D_cache_core[2]: Access = 11416, Miss = 3877, Miss_rate = 0.340, Pending_hits = 159, Reservation_fails = 716
	L1D_cache_core[3]: Access = 11146, Miss = 3853, Miss_rate = 0.346, Pending_hits = 159, Reservation_fails = 541
	L1D_cache_core[4]: Access = 11306, Miss = 3866, Miss_rate = 0.342, Pending_hits = 175, Reservation_fails = 587
	L1D_cache_core[5]: Access = 11189, Miss = 3773, Miss_rate = 0.337, Pending_hits = 170, Reservation_fails = 586
	L1D_cache_core[6]: Access = 10895, Miss = 3671, Miss_rate = 0.337, Pending_hits = 191, Reservation_fails = 520
	L1D_cache_core[7]: Access = 11563, Miss = 3939, Miss_rate = 0.341, Pending_hits = 188, Reservation_fails = 622
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30841
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1339
	L1D_total_cache_reservation_fails = 4865
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1308
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4712
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1282, 1168, 1120, 788, 1248, 1324, 1428, 1170, 1296, 1245, 1221, 993, 1249, 1322, 1166, 1272, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40948	W0_Idle:528562	W0_Scoreboard:977858	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 855 
max_icnt2mem_latency = 153 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6199 	125 	118 	71 	97 	106 	171 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23827 	1782 	7036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29791 	2517 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29049 	2734 	637 	193 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	66 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2032
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        941       928       843       828      3365      3179    none      none      none      none      none      none      none      none      none      none  
dram[1]:        910       890       835       795      2664      3255    none      none      none      none      none      none      none      none      none      none  
dram[2]:        930       944       823       798      2675      2816    none      none      none      none      none      none      none      none      none      none  
dram[3]:        892       894       808       815      2978      2388    none      none      none      none      none      none      none      none      none      none  
dram[4]:        938       931       820       794      3079      3270    none      none      none      none      none      none      none      none      none      none  
dram[5]:        910       938       834       846      2740      2656    none      none      none      none      none      none      none      none      none      none  
dram[6]:        940       892       853       820      2912      3039    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       927       770       801      3181      3669    none      none      none      none      none      none      none      none      none      none  
dram[8]:        907       941       807       792      2908      2424    none      none      none      none      none      none      none      none      none      none  
dram[9]:        922       921       799       802      2912      3018    none      none      none      none      none      none      none      none      none      none  
dram[10]:        945       943       818       810      2661      2869    none      none      none      none      none      none      none      none      none      none  
dram[11]:        954       934       791       805      2829      2871    none      none      none      none      none      none      none      none      none      none  
dram[12]:        950       900       779       823       953      2365    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       919       796       819      2281      2839    none      none      none      none      none      none      none      none      none      none  
dram[14]:        953       890       799       785      2771      2498    none      none      none      none      none      none      none      none      none      none  
dram[15]:        904       936       798       808      2725      3368    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       731       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        731       726       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       724       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806622 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=312 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0004758
n_activity=15870 dram_eff=0.0242
bk0: 64a 806721i bk1: 64a 806719i bk2: 64a 806731i bk3: 64a 806786i bk4: 28a 806709i bk5: 28a 806588i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.114372
Bank_Level_Parallism_Col = 1.113590
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.165822
GrpLevelPara = 1.113590 

BW Util details:
bwutil = 0.000476 
total_CMD = 807012 
util_bw = 384 
Wasted_Col = 1592 
Wasted_Row = 0 
Idle = 805036 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 807012 
n_nop = 806622 
Read = 312 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000815353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806605 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004969
n_activity=16400 dram_eff=0.02445
bk0: 64a 806735i bk1: 64a 806670i bk2: 64a 806777i bk3: 64a 806702i bk4: 28a 806568i bk5: 28a 806702i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166499
Bank_Level_Parallism_Col = 1.157258
Bank_Level_Parallism_Ready = 1.004987
write_to_read_ratio_blp_rw_average = 0.174647
GrpLevelPara = 1.157258 

BW Util details:
bwutil = 0.000497 
total_CMD = 807012 
util_bw = 401 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 805024 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 807012 
n_nop = 806605 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00126144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806594 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005105
n_activity=16441 dram_eff=0.02506
bk0: 64a 806772i bk1: 64a 806734i bk2: 64a 806749i bk3: 64a 806667i bk4: 28a 806742i bk5: 28a 806724i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081527
Bank_Level_Parallism_Col = 1.081221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098810
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.000511 
total_CMD = 807012 
util_bw = 412 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 805074 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 807012 
n_nop = 806594 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000830223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806587 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005192
n_activity=15691 dram_eff=0.0267
bk0: 64a 806701i bk1: 64a 806705i bk2: 64a 806769i bk3: 64a 806714i bk4: 28a 806709i bk5: 28a 806616i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162328
Bank_Level_Parallism_Col = 1.149872
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.164194
GrpLevelPara = 1.149872 

BW Util details:
bwutil = 0.000519 
total_CMD = 807012 
util_bw = 419 
Wasted_Col = 1540 
Wasted_Row = 0 
Idle = 805053 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 807012 
n_nop = 806587 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00132092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806616 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004833
n_activity=15013 dram_eff=0.02598
bk0: 64a 806851i bk1: 64a 806645i bk2: 64a 806756i bk3: 64a 806709i bk4: 28a 806726i bk5: 28a 806813i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117312
Bank_Level_Parallism_Col = 1.116438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049658
GrpLevelPara = 1.116438 

BW Util details:
bwutil = 0.000483 
total_CMD = 807012 
util_bw = 390 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 805256 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 807012 
n_nop = 806616 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000914485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806591 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005142
n_activity=17386 dram_eff=0.02387
bk0: 64a 806769i bk1: 64a 806669i bk2: 64a 806802i bk3: 64a 806753i bk4: 28a 806635i bk5: 28a 806603i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108055
Bank_Level_Parallism_Col = 1.107283
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.239419
GrpLevelPara = 1.107283 

BW Util details:
bwutil = 0.000514 
total_CMD = 807012 
util_bw = 415 
Wasted_Col = 1621 
Wasted_Row = 0 
Idle = 804976 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 807012 
n_nop = 806591 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103592
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806610 n_act=6 n_pre=0 n_ref_event=0 n_req=396 n_rd=312 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004907
n_activity=14614 dram_eff=0.0271
bk0: 64a 806639i bk1: 64a 806659i bk2: 64a 806691i bk3: 64a 806664i bk4: 28a 806599i bk5: 28a 806619i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215824
Bank_Level_Parallism_Col = 1.215291
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.161351
GrpLevelPara = 1.215291 

BW Util details:
bwutil = 0.000491 
total_CMD = 807012 
util_bw = 396 
Wasted_Col = 1740 
Wasted_Row = 0 
Idle = 804876 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1306 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 807012 
n_nop = 806610 
Read = 312 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 396 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014374
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806628 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004684
n_activity=15175 dram_eff=0.02491
bk0: 64a 806620i bk1: 64a 806674i bk2: 64a 806685i bk3: 64a 806830i bk4: 28a 806695i bk5: 28a 806755i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203185
Bank_Level_Parallism_Col = 1.199229
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086957
GrpLevelPara = 1.199229 

BW Util details:
bwutil = 0.000468 
total_CMD = 807012 
util_bw = 378 
Wasted_Col = 1443 
Wasted_Row = 0 
Idle = 805191 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 807012 
n_nop = 806628 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00142253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806591 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005142
n_activity=15947 dram_eff=0.02602
bk0: 64a 806696i bk1: 64a 806723i bk2: 64a 806816i bk3: 64a 806664i bk4: 28a 806769i bk5: 28a 806317i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109534
Bank_Level_Parallism_Col = 1.108840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.229454
GrpLevelPara = 1.108840 

BW Util details:
bwutil = 0.000514 
total_CMD = 807012 
util_bw = 415 
Wasted_Col = 1840 
Wasted_Row = 0 
Idle = 804757 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 807012 
n_nop = 806591 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00143492
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806613 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.000487
n_activity=15111 dram_eff=0.02601
bk0: 64a 806707i bk1: 64a 806683i bk2: 64a 806743i bk3: 64a 806793i bk4: 28a 806775i bk5: 28a 806747i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.086160
Bank_Level_Parallism_Col = 1.085267
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.079331
GrpLevelPara = 1.085267 

BW Util details:
bwutil = 0.000487 
total_CMD = 807012 
util_bw = 393 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 805155 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 807012 
n_nop = 806613 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000487 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107557
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806598 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005056
n_activity=16232 dram_eff=0.02514
bk0: 64a 806705i bk1: 64a 806716i bk2: 64a 806778i bk3: 64a 806849i bk4: 28a 806745i bk5: 28a 806755i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121951
Bank_Level_Parallism_Col = 1.121724
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114153
GrpLevelPara = 1.121724 

BW Util details:
bwutil = 0.000506 
total_CMD = 807012 
util_bw = 408 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 805290 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 807012 
n_nop = 806598 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101238
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806604 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004981
n_activity=14802 dram_eff=0.02716
bk0: 64a 806738i bk1: 64a 806707i bk2: 64a 806762i bk3: 64a 806767i bk4: 28a 806646i bk5: 28a 806725i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137286
Bank_Level_Parallism_Col = 1.136510
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.099036
GrpLevelPara = 1.136510 

BW Util details:
bwutil = 0.000498 
total_CMD = 807012 
util_bw = 402 
Wasted_Col = 1470 
Wasted_Row = 0 
Idle = 805140 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 807012 
n_nop = 806604 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000773223
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806027 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001213
n_activity=24792 dram_eff=0.03949
bk0: 64a 806790i bk1: 64a 806737i bk2: 64a 806765i bk3: 64a 806713i bk4: 28a 799198i bk5: 28a 806704i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.028699
Bank_Level_Parallism_Col = 1.027899
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.851882
GrpLevelPara = 1.027899 

BW Util details:
bwutil = 0.001213 
total_CMD = 807012 
util_bw = 979 
Wasted_Col = 8882 
Wasted_Row = 0 
Idle = 797151 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 8387 
rwq = 0 
CCDLc_limit_alone = 8387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 807012 
n_nop = 806027 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001213 
Either_Row_CoL_Bus_Util = 0.001221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.317233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317233
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806582 n_act=6 n_pre=0 n_ref_event=0 n_req=424 n_rd=312 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0005254
n_activity=16442 dram_eff=0.02579
bk0: 64a 806727i bk1: 64a 806747i bk2: 64a 806693i bk3: 64a 806741i bk4: 28a 806484i bk5: 28a 806719i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985849
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106215
Bank_Level_Parallism_Col = 1.105483
Bank_Level_Parallism_Ready = 1.002358
write_to_read_ratio_blp_rw_average = 0.235827
GrpLevelPara = 1.105483 

BW Util details:
bwutil = 0.000525 
total_CMD = 807012 
util_bw = 424 
Wasted_Col = 1732 
Wasted_Row = 0 
Idle = 804856 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 807012 
n_nop = 806582 
Read = 312 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 424 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000525 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000845093
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806592 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.000513
n_activity=16082 dram_eff=0.02574
bk0: 64a 806757i bk1: 64a 806756i bk2: 64a 806596i bk3: 64a 806771i bk4: 28a 806631i bk5: 28a 806739i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104198
Bank_Level_Parallism_Col = 1.103960
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.160644
GrpLevelPara = 1.103960 

BW Util details:
bwutil = 0.000513 
total_CMD = 807012 
util_bw = 414 
Wasted_Col = 1611 
Wasted_Row = 0 
Idle = 804987 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 807012 
n_nop = 806592 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131473
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807012 n_nop=806612 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004882
n_activity=16070 dram_eff=0.02452
bk0: 64a 806667i bk1: 64a 806722i bk2: 64a 806803i bk3: 64a 806690i bk4: 28a 806793i bk5: 28a 806684i bk6: 0a 807012i bk7: 0a 807012i bk8: 0a 807012i bk9: 0a 807012i bk10: 0a 807012i bk11: 0a 807012i bk12: 0a 807012i bk13: 0a 807012i bk14: 0a 807012i bk15: 0a 807012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158966
Bank_Level_Parallism_Col = 1.158214
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.086549
GrpLevelPara = 1.158214 

BW Util details:
bwutil = 0.000488 
total_CMD = 807012 
util_bw = 394 
Wasted_Col = 1424 
Wasted_Row = 0 
Idle = 805194 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 807012 
n_nop = 806612 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000890941

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 188, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 212, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 205, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 211, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 185, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 209, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 198, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 199, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 192, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 192, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 209, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 755, Miss_rate = 0.481, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 200, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 209, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 195, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 193, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6947
L2_total_cache_miss_rate = 0.2128
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 138326
Req_Network_injected_packets_per_cycle =       0.2360 
Req_Network_conflicts_per_cycle =       0.0250
Req_Network_conflicts_per_cycle_util =       0.2463
Req_Bank_Level_Parallism =       2.3225
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0351
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 138326
Reply_Network_injected_packets_per_cycle =        0.2360
Reply_Network_conflicts_per_cycle =        0.0787
Reply_Network_conflicts_per_cycle_util =       0.7190
Reply_Bank_Level_Parallism =       2.1562
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0047
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0295
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 88547 (inst/sec)
gpgpu_simulation_rate = 9880 (cycle/sec)
gpgpu_silicon_slowdown = 121457x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4831
gpu_sim_insn = 49152
gpu_ipc =      10.1743
gpu_tot_sim_cycle = 143157
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.0029
gpu_tot_issued_cta = 128
gpu_occupancy = 31.7200% 
gpu_tot_occupancy = 19.7724% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2289
partiton_level_parallism_util =       3.4595
partiton_level_parallism_util_total  =       2.3255
L2_BW  =       1.0174 GB/Sec
L2_BW_total  =       8.7909 GB/Sec
gpu_total_sim_rate=92058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11407, Miss = 3876, Miss_rate = 0.340, Pending_hits = 146, Reservation_fails = 673
	L1D_cache_core[1]: Access = 11611, Miss = 4018, Miss_rate = 0.346, Pending_hits = 151, Reservation_fails = 620
	L1D_cache_core[2]: Access = 11432, Miss = 3893, Miss_rate = 0.341, Pending_hits = 159, Reservation_fails = 716
	L1D_cache_core[3]: Access = 11162, Miss = 3869, Miss_rate = 0.347, Pending_hits = 159, Reservation_fails = 541
	L1D_cache_core[4]: Access = 11322, Miss = 3882, Miss_rate = 0.343, Pending_hits = 175, Reservation_fails = 587
	L1D_cache_core[5]: Access = 11205, Miss = 3789, Miss_rate = 0.338, Pending_hits = 170, Reservation_fails = 586
	L1D_cache_core[6]: Access = 10911, Miss = 3687, Miss_rate = 0.338, Pending_hits = 191, Reservation_fails = 520
	L1D_cache_core[7]: Access = 11579, Miss = 3955, Miss_rate = 0.342, Pending_hits = 188, Reservation_fails = 622
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30969
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1339
	L1D_total_cache_reservation_fails = 4865
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1308
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4712
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1295, 1181, 1133, 801, 1261, 1337, 1441, 1183, 1309, 1258, 1234, 1006, 1262, 1335, 1179, 1285, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41569	W0_Idle:528893	W0_Scoreboard:985738	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 855 
max_icnt2mem_latency = 153 
maxmrqlatency = 165 
max_icnt2sh_latency = 43 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6199 	125 	118 	71 	97 	106 	171 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23955 	1782 	7036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29919 	2517 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29177 	2734 	637 	193 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	66 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5430      5419      6127      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5415      6116      6114      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5432      5418      6116      6140      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5415      5414      6144      6123      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5417      6131      6125      6139      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5415      5421      6158      6132      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5415      6138      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5419      5415      6146      6119      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5422      6148      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5442      5421      9685      6157      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5437      5450      6130      6142      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5426      6138      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5443      6131      6135      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5439      5446      6133      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5420      6144      6133      6132      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5445      5440      6157      6140      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 72.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 75.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        39         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        46         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        47        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2032
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        941       928       843       828      3380      3193    none      none      none      none      none      none      none      none      none      none  
dram[1]:        910       890       835       795      2676      3269    none      none      none      none      none      none      none      none      none      none  
dram[2]:        930       944       823       798      2686      2829    none      none      none      none      none      none      none      none      none      none  
dram[3]:        892       894       808       815      2991      2398    none      none      none      none      none      none      none      none      none      none  
dram[4]:        938       931       820       794      3093      3284    none      none      none      none      none      none      none      none      none      none  
dram[5]:        910       938       834       846      2751      2669    none      none      none      none      none      none      none      none      none      none  
dram[6]:        940       892       853       820      2925      3053    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       927       770       801      3195      3685    none      none      none      none      none      none      none      none      none      none  
dram[8]:        907       941       807       792      2921      2435    none      none      none      none      none      none      none      none      none      none  
dram[9]:        922       921       799       802      2926      3032    none      none      none      none      none      none      none      none      none      none  
dram[10]:        945       943       818       810      2673      2881    none      none      none      none      none      none      none      none      none      none  
dram[11]:        954       934       791       805      2841      2884    none      none      none      none      none      none      none      none      none      none  
dram[12]:        950       900       779       823       955      2374    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       919       796       819      2291      2852    none      none      none      none      none      none      none      none      none      none  
dram[14]:        953       890       799       785      2784      2509    none      none      none      none      none      none      none      none      none      none  
dram[15]:        904       936       798       808      2738      3383    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        721       736       713       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        733       725       714       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        729       730       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       733       721       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       715       720       720       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       733       703       710       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       714       714       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        736       733       723       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        725       725       723       723       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        716       716       717       724       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        724       724       718       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        723       723       722       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        727       731       721       718       855       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        731       726       728       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        738       724       720       700       651       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        731       722       699       699       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834806 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=312 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0004598
n_activity=15870 dram_eff=0.0242
bk0: 64a 834905i bk1: 64a 834903i bk2: 64a 834915i bk3: 64a 834970i bk4: 28a 834893i bk5: 28a 834772i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.114372
Bank_Level_Parallism_Col = 1.113590
Bank_Level_Parallism_Ready = 1.002604
write_to_read_ratio_blp_rw_average = 0.165822
GrpLevelPara = 1.113590 

BW Util details:
bwutil = 0.000460 
total_CMD = 835196 
util_bw = 384 
Wasted_Col = 1592 
Wasted_Row = 0 
Idle = 833220 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 64 
RTWc_limit = 220 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 911 
WTRc_limit_alone = 50 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 835196 
n_nop = 834806 
Read = 312 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000787839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834789 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004801
n_activity=16400 dram_eff=0.02445
bk0: 64a 834919i bk1: 64a 834854i bk2: 64a 834961i bk3: 64a 834886i bk4: 28a 834752i bk5: 28a 834886i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166499
Bank_Level_Parallism_Col = 1.157258
Bank_Level_Parallism_Ready = 1.004987
write_to_read_ratio_blp_rw_average = 0.174647
GrpLevelPara = 1.157258 

BW Util details:
bwutil = 0.000480 
total_CMD = 835196 
util_bw = 401 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 833208 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 294 
CCDLc_limit = 985 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 0 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 835196 
n_nop = 834789 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834778 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0004933
n_activity=16441 dram_eff=0.02506
bk0: 64a 834956i bk1: 64a 834918i bk2: 64a 834933i bk3: 64a 834851i bk4: 28a 834926i bk5: 28a 834908i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081527
Bank_Level_Parallism_Col = 1.081221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098810
GrpLevelPara = 1.081221 

BW Util details:
bwutil = 0.000493 
total_CMD = 835196 
util_bw = 412 
Wasted_Col = 1526 
Wasted_Row = 0 
Idle = 833258 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 17 
RTWc_limit = 75 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 17 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 835196 
n_nop = 834778 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000802207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834771 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005017
n_activity=15691 dram_eff=0.0267
bk0: 64a 834885i bk1: 64a 834889i bk2: 64a 834953i bk3: 64a 834898i bk4: 28a 834893i bk5: 28a 834800i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162328
Bank_Level_Parallism_Col = 1.149872
Bank_Level_Parallism_Ready = 1.004773
write_to_read_ratio_blp_rw_average = 0.164194
GrpLevelPara = 1.149872 

BW Util details:
bwutil = 0.000502 
total_CMD = 835196 
util_bw = 419 
Wasted_Col = 1540 
Wasted_Row = 0 
Idle = 833237 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 44 
RTWc_limit = 150 
CCDLc_limit = 1011 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 44 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 835196 
n_nop = 834771 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00127635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834800 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.000467
n_activity=15013 dram_eff=0.02598
bk0: 64a 835035i bk1: 64a 834829i bk2: 64a 834940i bk3: 64a 834893i bk4: 28a 834910i bk5: 28a 834997i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.117312
Bank_Level_Parallism_Col = 1.116438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049658
GrpLevelPara = 1.116438 

BW Util details:
bwutil = 0.000467 
total_CMD = 835196 
util_bw = 390 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 833440 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 835196 
n_nop = 834800 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000883625
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834775 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004969
n_activity=17386 dram_eff=0.02387
bk0: 64a 834953i bk1: 64a 834853i bk2: 64a 834986i bk3: 64a 834937i bk4: 28a 834819i bk5: 28a 834787i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108055
Bank_Level_Parallism_Col = 1.107283
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.239419
GrpLevelPara = 1.107283 

BW Util details:
bwutil = 0.000497 
total_CMD = 835196 
util_bw = 415 
Wasted_Col = 1621 
Wasted_Row = 0 
Idle = 833160 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 357 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 36 
RTWc_limit_alone = 343 

Commands details: 
total_CMD = 835196 
n_nop = 834775 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100096
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834794 n_act=6 n_pre=0 n_ref_event=0 n_req=396 n_rd=312 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004741
n_activity=14614 dram_eff=0.0271
bk0: 64a 834823i bk1: 64a 834843i bk2: 64a 834875i bk3: 64a 834848i bk4: 28a 834783i bk5: 28a 834803i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215824
Bank_Level_Parallism_Col = 1.215291
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.161351
GrpLevelPara = 1.215291 

BW Util details:
bwutil = 0.000474 
total_CMD = 835196 
util_bw = 396 
Wasted_Col = 1740 
Wasted_Row = 0 
Idle = 833060 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 219 
CCDLc_limit = 1306 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 26 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 835196 
n_nop = 834794 
Read = 312 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 396 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834812 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004526
n_activity=15175 dram_eff=0.02491
bk0: 64a 834804i bk1: 64a 834858i bk2: 64a 834869i bk3: 64a 835014i bk4: 28a 834879i bk5: 28a 834939i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203185
Bank_Level_Parallism_Col = 1.199229
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086957
GrpLevelPara = 1.199229 

BW Util details:
bwutil = 0.000453 
total_CMD = 835196 
util_bw = 378 
Wasted_Col = 1443 
Wasted_Row = 0 
Idle = 833375 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 33 
RTWc_limit = 92 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 33 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 835196 
n_nop = 834812 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00137453
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834775 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004969
n_activity=15947 dram_eff=0.02602
bk0: 64a 834880i bk1: 64a 834907i bk2: 64a 835000i bk3: 64a 834848i bk4: 28a 834953i bk5: 28a 834501i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.109534
Bank_Level_Parallism_Col = 1.108840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.229454
GrpLevelPara = 1.108840 

BW Util details:
bwutil = 0.000497 
total_CMD = 835196 
util_bw = 415 
Wasted_Col = 1840 
Wasted_Row = 0 
Idle = 832941 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 60 
RTWc_limit_alone = 317 

Commands details: 
total_CMD = 835196 
n_nop = 834775 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013865
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834797 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004705
n_activity=15111 dram_eff=0.02601
bk0: 64a 834891i bk1: 64a 834867i bk2: 64a 834927i bk3: 64a 834977i bk4: 28a 834959i bk5: 28a 834931i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.086160
Bank_Level_Parallism_Col = 1.085267
Bank_Level_Parallism_Ready = 1.005089
write_to_read_ratio_blp_rw_average = 0.079331
GrpLevelPara = 1.085267 

BW Util details:
bwutil = 0.000471 
total_CMD = 835196 
util_bw = 393 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 833339 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 85 
CCDLc_limit = 925 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 0 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 835196 
n_nop = 834797 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103928
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834782 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0004885
n_activity=16232 dram_eff=0.02514
bk0: 64a 834889i bk1: 64a 834900i bk2: 64a 834962i bk3: 64a 835033i bk4: 28a 834929i bk5: 28a 834939i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121951
Bank_Level_Parallism_Col = 1.121724
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.114153
GrpLevelPara = 1.121724 

BW Util details:
bwutil = 0.000489 
total_CMD = 835196 
util_bw = 408 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 833474 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 82 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 3 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 835196 
n_nop = 834782 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000978214
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834788 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004813
n_activity=14802 dram_eff=0.02716
bk0: 64a 834922i bk1: 64a 834891i bk2: 64a 834946i bk3: 64a 834951i bk4: 28a 834830i bk5: 28a 834909i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137286
Bank_Level_Parallism_Col = 1.136510
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.099036
GrpLevelPara = 1.136510 

BW Util details:
bwutil = 0.000481 
total_CMD = 835196 
util_bw = 402 
Wasted_Col = 1470 
Wasted_Row = 0 
Idle = 833324 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 7 
RTWc_limit = 128 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 7 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 835196 
n_nop = 834788 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00074713
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834211 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001172
n_activity=24792 dram_eff=0.03949
bk0: 64a 834974i bk1: 64a 834921i bk2: 64a 834949i bk3: 64a 834897i bk4: 28a 827382i bk5: 28a 834888i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.028699
Bank_Level_Parallism_Col = 1.027899
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.851882
GrpLevelPara = 1.027899 

BW Util details:
bwutil = 0.001172 
total_CMD = 835196 
util_bw = 979 
Wasted_Col = 8882 
Wasted_Row = 0 
Idle = 825335 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 152 
CCDLc_limit = 8387 
rwq = 0 
CCDLc_limit_alone = 8387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 835196 
n_nop = 834211 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001172 
Either_Row_CoL_Bus_Util = 0.001179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.306528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306528
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834766 n_act=6 n_pre=0 n_ref_event=0 n_req=424 n_rd=312 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0005077
n_activity=16442 dram_eff=0.02579
bk0: 64a 834911i bk1: 64a 834931i bk2: 64a 834877i bk3: 64a 834925i bk4: 28a 834668i bk5: 28a 834903i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985849
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106215
Bank_Level_Parallism_Col = 1.105483
Bank_Level_Parallism_Ready = 1.002358
write_to_read_ratio_blp_rw_average = 0.235827
GrpLevelPara = 1.105483 

BW Util details:
bwutil = 0.000508 
total_CMD = 835196 
util_bw = 424 
Wasted_Col = 1732 
Wasted_Row = 0 
Idle = 833040 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 330 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 41 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 835196 
n_nop = 834766 
Read = 312 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 424 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000816575
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834776 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004957
n_activity=16082 dram_eff=0.02574
bk0: 64a 834941i bk1: 64a 834940i bk2: 64a 834780i bk3: 64a 834955i bk4: 28a 834815i bk5: 28a 834923i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104198
Bank_Level_Parallism_Col = 1.103960
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.160644
GrpLevelPara = 1.103960 

BW Util details:
bwutil = 0.000496 
total_CMD = 835196 
util_bw = 414 
Wasted_Col = 1611 
Wasted_Row = 0 
Idle = 833171 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 212 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 38 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 835196 
n_nop = 834776 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127036
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835196 n_nop=834796 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004717
n_activity=16070 dram_eff=0.02452
bk0: 64a 834851i bk1: 64a 834906i bk2: 64a 834987i bk3: 64a 834874i bk4: 28a 834977i bk5: 28a 834868i bk6: 0a 835196i bk7: 0a 835196i bk8: 0a 835196i bk9: 0a 835196i bk10: 0a 835196i bk11: 0a 835196i bk12: 0a 835196i bk13: 0a 835196i bk14: 0a 835196i bk15: 0a 835196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158966
Bank_Level_Parallism_Col = 1.158214
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.086549
GrpLevelPara = 1.158214 

BW Util details:
bwutil = 0.000472 
total_CMD = 835196 
util_bw = 394 
Wasted_Col = 1424 
Wasted_Row = 0 
Idle = 833378 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 57 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 26 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 835196 
n_nop = 834796 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000860876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 188, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 186, Miss_rate = 0.182, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 212, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 205, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 211, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 185, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 209, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 198, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 199, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 192, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 192, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 209, Miss_rate = 0.207, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 755, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 200, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 209, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 195, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 193, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6947
L2_total_cache_miss_rate = 0.2120
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 143157
Req_Network_injected_packets_per_cycle =       0.2289 
Req_Network_conflicts_per_cycle =       0.0242
Req_Network_conflicts_per_cycle_util =       0.2457
Req_Bank_Level_Parallism =       2.3255
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0340
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 143157
Reply_Network_injected_packets_per_cycle =        0.2289
Reply_Network_conflicts_per_cycle =        0.0760
Reply_Network_conflicts_per_cycle_util =       0.7172
Reply_Bank_Level_Parallism =       2.1594
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0286
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 92058 (inst/sec)
gpgpu_simulation_rate = 10225 (cycle/sec)
gpgpu_silicon_slowdown = 117359x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
