13:50:17 INFO  : Registering command handlers for SDK TCF services
13:50:18 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab1\lab1\lab1.sdk\temp_xsdb_launch_script.tcl
13:50:23 INFO  : XSCT server has started successfully.
13:50:27 INFO  : Successfully done setting XSCT server connection channel  
13:50:27 INFO  : Successfully done setting SDK workspace  
13:50:27 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper.hdf.
14:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:04:40 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:04:55 INFO  : 'jtag frequency' command is executed.
14:04:55 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:04:55 INFO  : Context for 'APU' is selected.
14:04:56 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:56 INFO  : Context for 'APU' is selected.
14:04:56 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:04:58 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

14:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:17 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:05:17 INFO  : 'jtag frequency' command is executed.
14:05:17 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:05:17 INFO  : Context for 'APU' is selected.
14:05:17 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:17 INFO  : Context for 'APU' is selected.
14:05:17 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:05:19 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

14:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:45 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:13:45 INFO  : 'jtag frequency' command is executed.
14:13:45 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:13:45 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : System reset is completed.
14:13:50 INFO  : 'after 3000' command is executed.
14:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:14:01 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:14:01 INFO  : Context for 'APU' is selected.
14:14:01 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:01 INFO  : Context for 'APU' is selected.
14:14:01 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:14:03 INFO  : 'psu_init' command is executed.
14:14:04 INFO  : 'after 1000' command is executed.
14:14:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:14:05 INFO  : 'after 1000' command is executed.
14:14:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:14:05 INFO  : 'catch {psu_protection}' command is executed.
14:14:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:06 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/lab1/Release/lab1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/lab1/Release/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:06 INFO  : 'con' command is executed.
14:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:14:06 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_lab1.elf_on_local.tcl'
14:15:07 INFO  : Disconnected from the channel tcfchan#1.
14:21:38 INFO  : Registering command handlers for SDK TCF services
14:21:39 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab2\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
14:21:43 INFO  : XSCT server has started successfully.
14:21:46 INFO  : Successfully done setting XSCT server connection channel  
14:21:46 INFO  : Successfully done setting SDK workspace  
14:21:46 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper.hdf.
14:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:28:57 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:32:52 INFO  : 'jtag frequency' command is executed.
14:32:52 INFO  : 'set bp_32_52_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]' command is executed.
14:32:52 INFO  : 'set bp_32_52_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]' command is executed.
14:32:52 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:32:52 INFO  : Context for 'APU' is selected.
14:32:53 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:53 INFO  : Context for 'APU' is selected.
14:32:53 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:32:56 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_32_52_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]
set bp_32_52_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
----------------End of Script----------------

14:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:34:18 INFO  : 'jtag frequency' command is executed.
14:34:18 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:19 INFO  : System reset is completed.
14:34:22 INFO  : 'after 3000' command is executed.
14:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:34:34 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:34:34 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:34 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:34:36 INFO  : 'psu_init' command is executed.
14:34:37 INFO  : 'after 1000' command is executed.
14:34:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:34:38 INFO  : 'after 1000' command is executed.
14:34:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:34:38 INFO  : 'catch {psu_protection}' command is executed.
14:34:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:39 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:39 INFO  : 'con' command is executed.
14:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:34:39 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab2\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2.elf_on_local.tcl'
14:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:38:25 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:38:32 INFO  : Disconnected from the channel tcfchan#1.
14:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:38:33 INFO  : 'jtag frequency' command is executed.
14:38:33 INFO  : 'set bp_38_33_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]' command is executed.
14:38:33 INFO  : 'set bp_38_33_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]' command is executed.
14:38:33 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:38:33 INFO  : Context for 'APU' is selected.
14:38:33 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:34 INFO  : Context for 'APU' is selected.
14:38:34 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:38:36 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_38_33_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]
set bp_38_33_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
----------------End of Script----------------

14:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:38:56 INFO  : 'jtag frequency' command is executed.
14:38:56 INFO  : 'set bp_38_56_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]' command is executed.
14:38:56 INFO  : 'set bp_38_56_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]' command is executed.
14:38:56 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:38:56 INFO  : Context for 'APU' is selected.
14:38:57 INFO  : System reset is completed.
14:39:00 INFO  : 'after 3000' command is executed.
14:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:39:12 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:39:12 INFO  : Context for 'APU' is selected.
14:39:12 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:12 INFO  : Context for 'APU' is selected.
14:39:12 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:39:14 INFO  : 'psu_init' command is executed.
14:39:15 INFO  : 'after 1000' command is executed.
14:39:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:39:16 INFO  : 'after 1000' command is executed.
14:39:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:39:17 INFO  : 'catch {psu_protection}' command is executed.
14:39:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:17 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_38_56_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]
set bp_38_56_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:18 INFO  : 'con' command is executed.
14:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:39:18 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab2\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2.elf_on_local.tcl'
14:52:53 INFO  : Disconnected from the channel tcfchan#2.
14:52:53 INFO  : 'bpremove $bp_38_56_0' command is executed.
14:52:53 INFO  : 'bpremove $bp_38_56_1' command is executed.
14:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:54 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:52:54 INFO  : 'jtag frequency' command is executed.
14:52:55 INFO  : 'set bp_52_54_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]' command is executed.
14:52:55 INFO  : 'set bp_52_54_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]' command is executed.
14:52:55 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:52:55 INFO  : Context for 'APU' is selected.
14:52:56 INFO  : System reset is completed.
14:52:59 INFO  : 'after 3000' command is executed.
14:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:53:10 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:53:10 INFO  : Context for 'APU' is selected.
14:53:10 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:10 INFO  : Context for 'APU' is selected.
14:53:10 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:53:12 INFO  : 'psu_init' command is executed.
14:53:13 INFO  : 'after 1000' command is executed.
14:53:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:53:15 INFO  : 'after 1000' command is executed.
14:53:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:53:15 INFO  : 'catch {psu_protection}' command is executed.
14:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:15 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_52_54_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]
set bp_52_54_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:16 INFO  : 'con' command is executed.
14:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:53:16 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab2\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2.elf_on_local.tcl'
14:56:50 INFO  : Disconnected from the channel tcfchan#3.
14:56:50 INFO  : 'bpremove $bp_52_54_0' command is executed.
14:56:50 INFO  : 'bpremove $bp_52_54_1' command is executed.
14:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:56:52 INFO  : 'jtag frequency' command is executed.
14:56:52 INFO  : 'set bp_56_52_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]' command is executed.
14:56:52 INFO  : 'set bp_56_52_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]' command is executed.
14:56:52 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:56:52 INFO  : Context for 'APU' is selected.
14:56:53 INFO  : System reset is completed.
14:56:56 INFO  : 'after 3000' command is executed.
14:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:57:08 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:57:11 INFO  : 'psu_init' command is executed.
14:57:12 INFO  : 'after 1000' command is executed.
14:57:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:57:13 INFO  : 'after 1000' command is executed.
14:57:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:57:13 INFO  : 'catch {psu_protection}' command is executed.
14:57:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:14 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_56_52_0 [bpadd -target-id all -ct-input {0} -ct-output {56 57 58 59 60 61 63}]
set bp_56_52_1 [bpadd -target-id all -ct-input {56 57 58 59 60 61 62 63} -ct-output {0}]
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/lab2/Debug/lab2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:14 INFO  : 'con' command is executed.
14:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:57:14 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab2\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab2.elf_on_local.tcl'
15:07:51 INFO  : Disconnected from the channel tcfchan#4.
15:07:51 INFO  : 'bpremove $bp_56_52_0' command is executed.
15:07:51 INFO  : 'bpremove $bp_56_52_1' command is executed.
10:18:06 INFO  : Registering command handlers for SDK TCF services
10:18:07 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab2\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
10:18:10 INFO  : XSCT server has started successfully.
10:18:10 INFO  : Successfully done setting XSCT server connection channel  
10:18:11 INFO  : Successfully done setting SDK workspace  
10:18:11 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.sdk/system_wrapper.hdf.
10:18:11 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
