{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599529716059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599529716059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 09:48:35 2020 " "Processing started: Tue Sep 08 09:48:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599529716059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599529716059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Nios -c UART_Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Nios -c UART_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599529716059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599529717200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/uart_kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/uart_kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel " "Found entity 1: uart_kernel" {  } { { "uart_kernel/synthesis/uart_kernel.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/uart_kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/uart_kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel " "Found entity 1: uart_kernel" {  } { { "uart_kernel/synthesis/uart_kernel.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_irq_mapper " "Found entity 1: uart_kernel_irq_mapper" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0 " "Found entity 1: uart_kernel_mm_interconnect_0" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725573 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_mux_001" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_mux " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_mux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_demux_002 " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_demux_002" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_rsp_demux " "Found entity 1: uart_kernel_mm_interconnect_0_rsp_demux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_mux_002 " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_mux_002" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_mux " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_mux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_demux_001" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_cmd_demux " "Found entity 1: uart_kernel_mm_interconnect_0_cmd_demux" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725914 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529725963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529725963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_004_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_004_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725963 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router_004 " "Found entity 2: uart_kernel_mm_interconnect_0_router_004" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529725983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529725983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_002_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725983 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router_002 " "Found entity 2: uart_kernel_mm_interconnect_0_router_002" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529725983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529725983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529726053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529726053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_001_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726053 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router_001 " "Found entity 2: uart_kernel_mm_interconnect_0_router_001" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_kernel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529726073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_kernel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_kernel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599529726073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_mm_interconnect_0_router_default_decode " "Found entity 1: uart_kernel_mm_interconnect_0_router_default_decode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726073 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_mm_interconnect_0_router " "Found entity 2: uart_kernel_mm_interconnect_0_router" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_uart_tx " "Found entity 1: uart_kernel_uart_tx" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726343 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_uart_rx_stimulus_source " "Found entity 2: uart_kernel_uart_rx_stimulus_source" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726343 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_kernel_uart_rx " "Found entity 3: uart_kernel_uart_rx" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726343 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_kernel_uart_regs " "Found entity 4: uart_kernel_uart_regs" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726343 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_kernel_uart " "Found entity 5: uart_kernel_uart" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_sysid_qsys " "Found entity 1: uart_kernel_sysid_qsys" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_sdram_controller_input_efifo_module " "Found entity 1: uart_kernel_sdram_controller_input_efifo_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726393 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_sdram_controller " "Found entity 2: uart_kernel_sdram_controller" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2 " "Found entity 1: uart_kernel_nios2" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_ic_data_module " "Found entity 1: uart_kernel_nios2_cpu_ic_data_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_nios2_cpu_ic_tag_module " "Found entity 2: uart_kernel_nios2_cpu_ic_tag_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_kernel_nios2_cpu_bht_module " "Found entity 3: uart_kernel_nios2_cpu_bht_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_kernel_nios2_cpu_register_bank_a_module " "Found entity 4: uart_kernel_nios2_cpu_register_bank_a_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_kernel_nios2_cpu_register_bank_b_module " "Found entity 5: uart_kernel_nios2_cpu_register_bank_b_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_kernel_nios2_cpu_nios2_oci_debug " "Found entity 6: uart_kernel_nios2_cpu_nios2_oci_debug" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_kernel_nios2_cpu_nios2_oci_break " "Found entity 7: uart_kernel_nios2_cpu_nios2_oci_break" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_kernel_nios2_cpu_nios2_oci_xbrk " "Found entity 8: uart_kernel_nios2_cpu_nios2_oci_xbrk" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_kernel_nios2_cpu_nios2_oci_match_single " "Found entity 9: uart_kernel_nios2_cpu_nios2_oci_match_single" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_kernel_nios2_cpu_nios2_oci_match_paired " "Found entity 10: uart_kernel_nios2_cpu_nios2_oci_match_paired" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_kernel_nios2_cpu_nios2_oci_dbrk " "Found entity 11: uart_kernel_nios2_cpu_nios2_oci_dbrk" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_kernel_nios2_cpu_nios2_oci_itrace " "Found entity 12: uart_kernel_nios2_cpu_nios2_oci_itrace" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_kernel_nios2_cpu_nios2_oci_td_mode " "Found entity 13: uart_kernel_nios2_cpu_nios2_oci_td_mode" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_kernel_nios2_cpu_nios2_oci_dtrace " "Found entity 14: uart_kernel_nios2_cpu_nios2_oci_dtrace" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_kernel_nios2_cpu_nios2_oci_fifo " "Found entity 18: uart_kernel_nios2_cpu_nios2_oci_fifo" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_kernel_nios2_cpu_nios2_oci_pib " "Found entity 19: uart_kernel_nios2_cpu_nios2_oci_pib" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_kernel_nios2_cpu_nios2_oci_im " "Found entity 21: uart_kernel_nios2_cpu_nios2_oci_im" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "22 uart_kernel_nios2_cpu_nios2_performance_monitors " "Found entity 22: uart_kernel_nios2_cpu_nios2_performance_monitors" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "23 uart_kernel_nios2_cpu_nios2_avalon_reg " "Found entity 23: uart_kernel_nios2_cpu_nios2_avalon_reg" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "24 uart_kernel_nios2_cpu_ociram_sp_ram_module " "Found entity 24: uart_kernel_nios2_cpu_ociram_sp_ram_module" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "25 uart_kernel_nios2_cpu_nios2_ocimem " "Found entity 25: uart_kernel_nios2_cpu_nios2_ocimem" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "26 uart_kernel_nios2_cpu_nios2_oci " "Found entity 26: uart_kernel_nios2_cpu_nios2_oci" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""} { "Info" "ISGN_ENTITY_NAME" "27 uart_kernel_nios2_cpu " "Found entity 27: uart_kernel_nios2_cpu" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529726987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_debug_slave_sysclk " "Found entity 1: uart_kernel_nios2_cpu_debug_slave_sysclk" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_debug_slave_tck " "Found entity 1: uart_kernel_nios2_cpu_debug_slave_tck" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_debug_slave_wrapper " "Found entity 1: uart_kernel_nios2_cpu_debug_slave_wrapper" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_mult_cell " "Found entity 1: uart_kernel_nios2_cpu_mult_cell" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_nios2_cpu_test_bench " "Found entity 1: uart_kernel_nios2_cpu_test_bench" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_kernel_jtag_uart_sim_scfifo_w " "Found entity 1: uart_kernel_jtag_uart_sim_scfifo_w" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_kernel_jtag_uart_scfifo_w " "Found entity 2: uart_kernel_jtag_uart_scfifo_w" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_kernel_jtag_uart_sim_scfifo_r " "Found entity 3: uart_kernel_jtag_uart_sim_scfifo_r" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_kernel_jtag_uart_scfifo_r " "Found entity 4: uart_kernel_jtag_uart_scfifo_r" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_kernel_jtag_uart " "Found entity 5: uart_kernel_jtag_uart" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529727095 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(316) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599529727125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(326) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599529727125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(336) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599529727125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_kernel_sdram_controller.v(680) " "Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1599529727125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_nios.v 1 1 " "Using design file uart_nios.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Nios " "Found entity 1: UART_Nios" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529727315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599529727315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Nios " "Elaborating entity \"UART_Nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599529727315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 uart_nios.v(85) " "Verilog HDL assignment warning at uart_nios.v(85): truncated value with size 32 to match size of target (20)" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599529727325 "|UART_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS uart_nios.v(48) " "Output port \"UART_RTS\" at uart_nios.v(48) has no driver" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1599529727325 "|UART_Nios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "uart_nios.v" "PLL_inst" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529727355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728395 ""}  } { { "PLL.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529728395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529728555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529728555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel uart_kernel:u0 " "Elaborating entity \"uart_kernel\" for hierarchy \"uart_kernel:u0\"" {  } { { "uart_nios.v" "u0" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_jtag_uart uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart " "Elaborating entity \"uart_kernel_jtag_uart\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "jtag_uart" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_jtag_uart_scfifo_w uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w " "Elaborating entity \"uart_kernel_jtag_uart_scfifo_w\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "the_uart_kernel_jtag_uart_scfifo_w" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529728705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "wfifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529729255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729264 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529729264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529729834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529729834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_jtag_uart_scfifo_r uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r " "Elaborating entity \"uart_kernel_jtag_uart_scfifo_r\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "the_uart_kernel_jtag_uart_scfifo_r" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "uart_kernel_jtag_uart_alt_jtag_atlantic" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529729974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529730014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529730014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529730014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529730014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529730014 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529730014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2 uart_kernel:u0\|uart_kernel_nios2:nios2 " "Elaborating entity \"uart_kernel_nios2\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "nios2" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu " "Elaborating entity \"uart_kernel_nios2_cpu\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2.v" "cpu" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_test_bench uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_test_bench:the_uart_kernel_nios2_cpu_test_bench " "Elaborating entity \"uart_kernel_nios2_cpu_test_bench\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_test_bench:the_uart_kernel_nios2_cpu_test_bench\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_test_bench" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 6063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_ic_data_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data " "Elaborating entity \"uart_kernel_nios2_cpu_ic_data_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_ic_data" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731823 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529731823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529731863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529731863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_ic_tag_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag " "Elaborating entity \"uart_kernel_nios2_cpu_ic_tag_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_ic_tag" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731953 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529731953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529731993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529731993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529731993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_bht_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht " "Elaborating entity \"uart_kernel_nios2_cpu_bht_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_bht" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732193 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529732193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529732223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529732223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_register_bank_a_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a " "Elaborating entity \"uart_kernel_nios2_cpu_register_bank_a_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_register_bank_a" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 8267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529732402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732412 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529732412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529732442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529732442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_register_bank_b_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b " "Elaborating entity \"uart_kernel_nios2_cpu_register_bank_b_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_register_bank_b" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 8285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_mult_cell uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell " "Elaborating entity \"uart_kernel_nios2_cpu_mult_cell\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_mult_cell" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 8870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529732912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732922 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529732922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529732962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529732962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529732962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529733212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529733242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529733932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 9226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_debug uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_debug\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_debug" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529734757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734757 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529734757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_break uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_break\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_break" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_xbrk uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_xbrk" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_dbrk uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_dbrk" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529734977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_match_single uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_match_single\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_match_paired uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_match_paired\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk\|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_itrace uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_itrace\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_itrace" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_dtrace uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_dtrace" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_td_mode uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace\|uart_kernel_nios2_cpu_nios2_oci_td_mode:uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace\|uart_kernel_nios2_cpu_nios2_oci_td_mode:uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_fifo uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_fifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_fifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo\|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_pib uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_pib:the_uart_kernel_nios2_cpu_nios2_oci_pib " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_pib\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_pib:the_uart_kernel_nios2_cpu_nios2_oci_pib\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_pib" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_oci_im uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_oci_im\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_im" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735936 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529735936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_7mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529735976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529735976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im\|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529735976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_avalon_reg uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_avalon_reg\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_avalon_reg" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_nios2_ocimem uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem " "Elaborating entity \"uart_kernel_nios2_cpu_nios2_ocimem\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_ocimem" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_ociram_sp_ram_module uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram " "Elaborating entity \"uart_kernel_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_ociram_sp_ram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_altsyncram" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3036 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736346 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3036 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529736346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529736386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529736386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem\|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_debug_slave_wrapper uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"uart_kernel_nios2_cpu_debug_slave_wrapper\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_debug_slave_wrapper" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_debug_slave_tck uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck " "Elaborating entity \"uart_kernel_nios2_cpu_debug_slave_tck\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "the_uart_kernel_nios2_cpu_debug_slave_tck" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_nios2_cpu_debug_slave_sysclk uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"uart_kernel_nios2_cpu_debug_slave_sysclk\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "the_uart_kernel_nios2_cpu_debug_slave_sysclk" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "uart_kernel_nios2_cpu_debug_slave_phy" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""}  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529736786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci\|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_sdram_controller uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller " "Elaborating entity \"uart_kernel_sdram_controller\" for hierarchy \"uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "sdram_controller" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529736976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_sdram_controller_input_efifo_module uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module " "Elaborating entity \"uart_kernel_sdram_controller_input_efifo_module\" for hierarchy \"uart_kernel:u0\|uart_kernel_sdram_controller:sdram_controller\|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "the_uart_kernel_sdram_controller_input_efifo_module" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_sysid_qsys uart_kernel:u0\|uart_kernel_sysid_qsys:sysid_qsys " "Elaborating entity \"uart_kernel_sysid_qsys\" for hierarchy \"uart_kernel:u0\|uart_kernel_sysid_qsys:sysid_qsys\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "sysid_qsys" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart uart_kernel:u0\|uart_kernel_uart:uart " "Elaborating entity \"uart_kernel_uart\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "uart" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_tx uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_tx:the_uart_kernel_uart_tx " "Elaborating entity \"uart_kernel_uart_tx\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_tx:the_uart_kernel_uart_tx\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_tx" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_rx uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx " "Elaborating entity \"uart_kernel_uart_rx\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_rx" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_rx_stimulus_source uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx\|uart_kernel_uart_rx_stimulus_source:the_uart_kernel_uart_rx_stimulus_source " "Elaborating entity \"uart_kernel_uart_rx_stimulus_source\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_rx:the_uart_kernel_uart_rx\|uart_kernel_uart_rx_stimulus_source:the_uart_kernel_uart_rx_stimulus_source\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_rx_stimulus_source" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_uart_regs uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_regs:the_uart_kernel_uart_regs " "Elaborating entity \"uart_kernel_uart_regs\" for hierarchy \"uart_kernel:u0\|uart_kernel_uart:uart\|uart_kernel_uart_regs:the_uart_kernel_uart_regs\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "the_uart_kernel_uart_regs" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_kernel_mm_interconnect_0\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "mm_interconnect_0" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529737955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router " "Elaborating entity \"uart_kernel_mm_interconnect_0_router\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router\|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router:router\|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_001 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_001\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router_001" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_001_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001\|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_001:router_001\|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_002 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_002\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router_002" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_002_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002\|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_002:router_002\|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_004 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_004\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "router_004" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_router_004_default_decode uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004\|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"uart_kernel_mm_interconnect_0_router_004_default_decode\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_router_004:router_004\|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "nios2_instruction_master_limiter" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_demux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_demux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_demux_001 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_mux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_mux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_cmd_mux_002 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"uart_kernel_mm_interconnect_0_cmd_mux_002\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529738965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_demux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_demux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_demux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_demux_002 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_demux_002\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_mux uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_mux" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_rsp_mux_001 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"uart_kernel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_avalon_st_adapter uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_kernel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_kernel:u0\|uart_kernel_mm_interconnect_0:mm_interconnect_0\|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_kernel_irq_mapper uart_kernel:u0\|uart_kernel_irq_mapper:irq_mapper " "Elaborating entity \"uart_kernel_irq_mapper\" for hierarchy \"uart_kernel:u0\|uart_kernel_irq_mapper:irq_mapper\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "irq_mapper" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_kernel:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_kernel:u0\|altera_reset_controller:rst_controller\"" {  } { { "uart_kernel/synthesis/uart_kernel.v" "rst_controller" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "uart_kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529739774 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2875 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1599529740942 "|UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_uart_kernel_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_uart_kernel_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "the_uart_kernel_nios2_cpu_nios2_oci_itrace" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 3598 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1599529740952 "|UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1599529741690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.08.09:49:06 Progress: Loading sldff58c141/alt_sld_fab_wrapper_hw.tcl " "2020.09.08.09:49:06 Progress: Loading sldff58c141/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529746630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529749725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529749875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529753993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529754003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529754053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529754103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529754113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599529754113 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1599529754832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldff58c141/alt_sld_fab.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529754922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529754922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529754952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529754952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529755002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529755002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529755042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529755042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529755072 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529755072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529755072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529755082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529755082 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529761860 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529761860 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529761860 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1599529761860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529762401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762411 ""}  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529762411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529762540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529762540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529762591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"uart_kernel:u0\|uart_kernel_nios2:nios2\|uart_kernel_nios2_cpu:cpu\|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599529762600 ""}  } { { "altera_mult_add_rtl.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599529762600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599529762630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599529762630 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1599529763221 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 44 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 440 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 60 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 354 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 348 -1 0 } } { "uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7725 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v" 393 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 2980 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 5988 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 7734 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v" 4294 -1 0 } } { "uart_kernel/synthesis/submodules/uart_kernel_uart.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v" 43 -1 0 } } { "uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599529763402 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599529763404 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599529765433 "|UART_Nios|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599529765433 "|UART_Nios|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1599529765433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529765836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599529769666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.map.smsg " "Generated suppressed messages file D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1599529770188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599529773020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529773020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529774554 "|UART_Nios|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529774554 "|UART_Nios|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "uart_nios.v" "" { Text "D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599529774554 "|UART_Nios|UART_CTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1599529774554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6551 " "Implemented 6551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599529774564 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599529774564 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1599529774564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6268 " "Implemented 6268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599529774564 ""} { "Info" "ICUT_CUT_TM_RAMS" "207 " "Implemented 207 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1599529774564 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1599529774564 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1599529774564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599529774564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599529774794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 09:49:34 2020 " "Processing ended: Tue Sep 08 09:49:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599529774794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599529774794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599529774794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599529774794 ""}
