sep=;
Pin;Pin name;Label;Identifier;GPIO;FLEXIO;LPUART;PWM;ENET;LPSPI;TMR;CMP;LPI2C;SUPPLY;SEMC;uSDHC;EWM;I2S;DMA;ADC_ETC;XBARA;ENC;CSI;PIT;AOI;LOGIC;LCDIF;FlexSPI;GPT;ADC;CAN;USB;SRC;KPP;CCM;ARM;XTALOSC24M;WDOG;SPDIF;JTAG;MQS;Other;Routing for BOARD_InitPins
A1;VSS0;;;;;;;;;;;;SUPPLY:VSS,0(VSS0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,0(VSS0)
B1;GPIO_EMC_15;extRAM_ADDR6;;GPIO4:gpio_io,15(GPIO4_IO15)/GPIO9:gpio_io,15(GPIO9_IO15);FLEXIO1:TRIG,0(XBAR1_XBAR_IN20)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN20)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN20)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN20);LPUART1:TRG(XBAR1_XBAR_IN20)/LPUART2:TRG(XBAR1_XBAR_IN20)/LPUART3:TRG(XBAR1_XBAR_IN20)/LPUART4:TRG(XBAR1_XBAR_IN20)/LPUART5:TRG(XBAR1_XBAR_IN20)/LPUART6:TRG(XBAR1_XBAR_IN20)/LPUART7:TRG(XBAR1_XBAR_IN20)/LPUART8:TRG(XBAR1_XBAR_IN20)/LPUART3:CTS_B(LPUART3_CTS_B);PWM1:EXT,A0(XBAR1_XBAR_IN20)/PWM1:EXT,A1(XBAR1_XBAR_IN20)/PWM1:EXT,A2(XBAR1_XBAR_IN20)/PWM1:EXT,A3(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM1:EXT_CLK(XBAR1_XBAR_IN20)/PWM1:FAULT,0(XBAR1_XBAR_IN20)/PWM1:FAULT,1(XBAR1_XBAR_IN20)/PWM1:FAULT,2(XBAR1_XBAR_IN20)/PWM1:FAULT,3(XBAR1_XBAR_IN20)/PWM1:EXT_FORCE(XBAR1_XBAR_IN20)/PWM2:EXT,A0(XBAR1_XBAR_IN20)/PWM2:EXT,A1(XBAR1_XBAR_IN20)/PWM2:EXT,A2(XBAR1_XBAR_IN20)/PWM2:EXT,A3(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM2:EXT_CLK(XBAR1_XBAR_IN20)/PWM2:FAULT,0(XBAR1_XBAR_IN20)/PWM2:FAULT,1(XBAR1_XBAR_IN20)/PWM2:EXT_FORCE(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM3:FAULT,0(XBAR1_XBAR_IN20)/PWM3:FAULT,1(XBAR1_XBAR_IN20)/PWM3:EXT_FORCE(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM4:FAULT,0(XBAR1_XBAR_IN20)/PWM4:FAULT,1(XBAR1_XBAR_IN20)/PWM4:EXT_FORCE(XBAR1_XBAR_IN20);;LPSPI1:TRG(XBAR1_XBAR_IN20)/LPSPI2:TRG(XBAR1_XBAR_IN20)/LPSPI3:TRG(XBAR1_XBAR_IN20)/LPSPI4:TRG(XBAR1_XBAR_IN20);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR3:TIMER,0(QTIMER3_TIMER0);CMP1:SAMPLE(XBAR1_XBAR_IN20)/CMP2:SAMPLE(XBAR1_XBAR_IN20)/CMP3:SAMPLE(XBAR1_XBAR_IN20)/CMP4:SAMPLE(XBAR1_XBAR_IN20);LPI2C1:TRG(XBAR1_XBAR_IN20)/LPI2C2:TRG(XBAR1_XBAR_IN20)/LPI2C3:TRG(XBAR1_XBAR_IN20)/LPI2C4:TRG(XBAR1_XBAR_IN20);;SEMC:ADDR,06(SEMC_ADDR06);;EWM:IN(XBAR1_XBAR_IN20);;DMA0:REQ,30(XBAR1_XBAR_IN20)/DMA0:REQ,31(XBAR1_XBAR_IN20)/DMA0:REQ,94(XBAR1_XBAR_IN20)/DMA0:REQ,95(XBAR1_XBAR_IN20);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN20)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN20)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN20)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN20);XBARA1:IN,20(XBAR1_XBAR_IN20);ENC1:PHASE,A(XBAR1_XBAR_IN20)/ENC1:PHASE,B(XBAR1_XBAR_IN20)/ENC1:INDEX(XBAR1_XBAR_IN20)/ENC1:HOME(XBAR1_XBAR_IN20)/ENC1:TRG(XBAR1_XBAR_IN20)/ENC2:PHASE,A(XBAR1_XBAR_IN20)/ENC2:PHASE,B(XBAR1_XBAR_IN20)/ENC2:INDEX(XBAR1_XBAR_IN20)/ENC2:HOME(XBAR1_XBAR_IN20)/ENC2:TRG(XBAR1_XBAR_IN20)/ENC3:PHASE,A(XBAR1_XBAR_IN20)/ENC3:PHASE,B(XBAR1_XBAR_IN20)/ENC3:INDEX(XBAR1_XBAR_IN20)/ENC3:HOME(XBAR1_XBAR_IN20)/ENC3:TRG(XBAR1_XBAR_IN20)/ENC4:PHASE,A(XBAR1_XBAR_IN20)/ENC4:PHASE,B(XBAR1_XBAR_IN20)/ENC4:INDEX(XBAR1_XBAR_IN20)/ENC4:HOME(XBAR1_XBAR_IN20)/ENC4:TRG(XBAR1_XBAR_IN20);;;;;;;;;;;;;;;;;SPDIF:OUT(SPDIF_OUT);;;;SEMC:ADDR,06(SEMC_ADDR06)
C1;GPIO_EMC_21;extRAM_BA0;;GPIO4:gpio_io,21(GPIO4_IO21)/GPIO9:gpio_io,21(GPIO9_IO21);;;PWM3:A,3(FLEXPWM3_PWMA3);ENET:TX_DATA,1(ENET_TX_DATA1);;TMR2:TIMER,2(QTIMER2_TIMER2);;LPI2C3:SDA(LPI2C3_SDA);;SEMC:BA,0(SEMC_BA0);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:BA,0(SEMC_BA0)
D1;GPIO_EMC_28;extRAM_WE;;GPIO4:gpio_io,28(GPIO4_IO28)/GPIO9:gpio_io,28(GPIO9_IO28);FLEXIO1:IO,14(FLEXIO1_FLEXIO14);LPUART5:CTS_B(LPUART5_CTS_B);PWM1:B,2(FLEXPWM1_PWMB2);;LPSPI1:SDO(LPSPI1_SDO);;;;;SEMC:WE(SEMC_WE);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:WE(SEMC_WE)
E1;GPIO_EMC_29;extRAM_nCS;;GPIO4:gpio_io,29(GPIO4_IO29)/GPIO9:gpio_io,29(GPIO9_IO29);FLEXIO1:IO,15(FLEXIO1_FLEXIO15);LPUART6:RTS_B(LPUART6_RTS_B);PWM3:A,0(FLEXPWM3_PWMA0);;LPSPI1:SDI(LPSPI1_SDI);;;;;SEMC:CS,0(SEMC_CS0);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:CS,0(SEMC_CS0)
F1;GPIO_EMC_22;extRAM_BA1;;GPIO4:gpio_io,22(GPIO4_IO22)/GPIO9:gpio_io,22(GPIO9_IO22);;;PWM3:B,3(FLEXPWM3_PWMB3);ENET:TX_DATA,0(ENET_TX_DATA0);;TMR2:TIMER,3(QTIMER2_TIMER3);;LPI2C3:SCL(LPI2C3_SCL);;SEMC:BA,1(SEMC_BA1);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:BA,1(SEMC_BA1)
G1;GPIO_EMC_10;extRAM_ADDR1;;GPIO4:gpio_io,10(GPIO4_IO10)/GPIO9:gpio_io,10(GPIO9_IO10);FLEXIO1:IO,10(FLEXIO1_FLEXIO10);;PWM2:A,2(FLEXPWM2_PWMA2);;;;;;;SEMC:ADDR,01(SEMC_ADDR01);;;SAI2:RX_BCLK(SAI2_RX_BCLK);;;;;;;;;;;;;CAN2:RX(FLEXCAN2_RX);;;;;;;;;;;;SEMC:ADDR,01(SEMC_ADDR01)
H1;GPIO_EMC_12;extRAM_ADDR3;;GPIO4:gpio_io,12(GPIO4_IO12)/GPIO9:gpio_io,12(GPIO9_IO12);FLEXIO1:TRIG,0(XBAR1_XBAR_IN24)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN24)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN24)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN24);LPUART1:TRG(XBAR1_XBAR_IN24)/LPUART2:TRG(XBAR1_XBAR_IN24)/LPUART3:TRG(XBAR1_XBAR_IN24)/LPUART4:TRG(XBAR1_XBAR_IN24)/LPUART5:TRG(XBAR1_XBAR_IN24)/LPUART6:TRG(XBAR1_XBAR_IN24)/LPUART7:TRG(XBAR1_XBAR_IN24)/LPUART8:TRG(XBAR1_XBAR_IN24);PWM1:EXT,A0(XBAR1_XBAR_IN24)/PWM1:EXT,A1(XBAR1_XBAR_IN24)/PWM1:EXT,A2(XBAR1_XBAR_IN24)/PWM1:EXT,A3(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM1:EXT_CLK(XBAR1_XBAR_IN24)/PWM1:FAULT,0(XBAR1_XBAR_IN24)/PWM1:FAULT,1(XBAR1_XBAR_IN24)/PWM1:FAULT,2(XBAR1_XBAR_IN24)/PWM1:FAULT,3(XBAR1_XBAR_IN24)/PWM1:EXT_FORCE(XBAR1_XBAR_IN24)/PWM2:EXT,A0(XBAR1_XBAR_IN24)/PWM2:EXT,A1(XBAR1_XBAR_IN24)/PWM2:EXT,A2(XBAR1_XBAR_IN24)/PWM2:EXT,A3(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM2:EXT_CLK(XBAR1_XBAR_IN24)/PWM2:FAULT,0(XBAR1_XBAR_IN24)/PWM2:FAULT,1(XBAR1_XBAR_IN24)/PWM2:EXT_FORCE(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM3:FAULT,0(XBAR1_XBAR_IN24)/PWM3:FAULT,1(XBAR1_XBAR_IN24)/PWM3:EXT_FORCE(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM4:FAULT,0(XBAR1_XBAR_IN24)/PWM4:FAULT,1(XBAR1_XBAR_IN24)/PWM4:EXT_FORCE(XBAR1_XBAR_IN24)/PWM1:A,3(FLEXPWM1_PWMA3);;LPSPI1:TRG(XBAR1_XBAR_IN24)/LPSPI2:TRG(XBAR1_XBAR_IN24)/LPSPI3:TRG(XBAR1_XBAR_IN24)/LPSPI4:TRG(XBAR1_XBAR_IN24);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN24);CMP1:SAMPLE(XBAR1_XBAR_IN24)/CMP2:SAMPLE(XBAR1_XBAR_IN24)/CMP3:SAMPLE(XBAR1_XBAR_IN24)/CMP4:SAMPLE(XBAR1_XBAR_IN24);LPI2C1:TRG(XBAR1_XBAR_IN24)/LPI2C2:TRG(XBAR1_XBAR_IN24)/LPI2C3:TRG(XBAR1_XBAR_IN24)/LPI2C4:TRG(XBAR1_XBAR_IN24)/LPI2C4:SCL(LPI2C4_SCL);;SEMC:ADDR,03(SEMC_ADDR03);USDHC1:WP(USDHC1_WP);EWM:IN(XBAR1_XBAR_IN24);;DMA0:REQ,30(XBAR1_XBAR_IN24)/DMA0:REQ,31(XBAR1_XBAR_IN24)/DMA0:REQ,94(XBAR1_XBAR_IN24)/DMA0:REQ,95(XBAR1_XBAR_IN24);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN24)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN24)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN24)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN24);XBARA1:IN,24(XBAR1_XBAR_IN24);ENC1:PHASE,A(XBAR1_XBAR_IN24)/ENC1:PHASE,B(XBAR1_XBAR_IN24)/ENC1:INDEX(XBAR1_XBAR_IN24)/ENC1:HOME(XBAR1_XBAR_IN24)/ENC1:TRG(XBAR1_XBAR_IN24)/ENC2:PHASE,A(XBAR1_XBAR_IN24)/ENC2:PHASE,B(XBAR1_XBAR_IN24)/ENC2:INDEX(XBAR1_XBAR_IN24)/ENC2:HOME(XBAR1_XBAR_IN24)/ENC2:TRG(XBAR1_XBAR_IN24)/ENC3:PHASE,A(XBAR1_XBAR_IN24)/ENC3:PHASE,B(XBAR1_XBAR_IN24)/ENC3:INDEX(XBAR1_XBAR_IN24)/ENC3:HOME(XBAR1_XBAR_IN24)/ENC3:TRG(XBAR1_XBAR_IN24)/ENC4:PHASE,A(XBAR1_XBAR_IN24)/ENC4:PHASE,B(XBAR1_XBAR_IN24)/ENC4:INDEX(XBAR1_XBAR_IN24)/ENC4:HOME(XBAR1_XBAR_IN24)/ENC4:TRG(XBAR1_XBAR_IN24);;;;;;;;;;;;;;;;;;;;;SEMC:ADDR,03(SEMC_ADDR03)
J1;GPIO_SD_B0_02;IMU_MOSI;IMU_MOSI;GPIO3:gpio_io,14(GPIO3_IO14)/GPIO8:gpio_io,14(GPIO8_IO14);FLEXIO1:TRIG,0(XBAR1_XBAR_IN06)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN06)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN06)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN06);LPUART8:CTS_B(LPUART8_CTS_B)/LPUART1:TRG(XBAR1_XBAR_IN06)/LPUART2:TRG(XBAR1_XBAR_IN06)/LPUART3:TRG(XBAR1_XBAR_IN06)/LPUART4:TRG(XBAR1_XBAR_IN06)/LPUART5:TRG(XBAR1_XBAR_IN06)/LPUART6:TRG(XBAR1_XBAR_IN06)/LPUART7:TRG(XBAR1_XBAR_IN06)/LPUART8:TRG(XBAR1_XBAR_IN06);PWM1:A,1(FLEXPWM1_PWMA1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM1:EXT,A0(XBAR1_XBAR_IN06)/PWM1:EXT,A1(XBAR1_XBAR_IN06)/PWM1:EXT,A2(XBAR1_XBAR_IN06)/PWM1:EXT,A3(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM1:EXT_CLK(XBAR1_XBAR_IN06)/PWM1:FAULT,0(XBAR1_XBAR_IN06)/PWM1:FAULT,1(XBAR1_XBAR_IN06)/PWM1:FAULT,2(XBAR1_XBAR_IN06)/PWM1:FAULT,3(XBAR1_XBAR_IN06)/PWM1:EXT_FORCE(XBAR1_XBAR_IN06)/PWM2:EXT,A0(XBAR1_XBAR_IN06)/PWM2:EXT,A1(XBAR1_XBAR_IN06)/PWM2:EXT,A2(XBAR1_XBAR_IN06)/PWM2:EXT,A3(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM2:EXT_CLK(XBAR1_XBAR_IN06)/PWM2:FAULT,0(XBAR1_XBAR_IN06)/PWM2:FAULT,1(XBAR1_XBAR_IN06)/PWM2:EXT_FORCE(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM3:FAULT,0(XBAR1_XBAR_IN06)/PWM3:FAULT,1(XBAR1_XBAR_IN06)/PWM3:EXT_FORCE(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM4:FAULT,0(XBAR1_XBAR_IN06)/PWM4:FAULT,1(XBAR1_XBAR_IN06)/PWM4:EXT_FORCE(XBAR1_XBAR_IN06);ENET2:RX_ER(ENET2_RX_ER);LPSPI1:TRG(XBAR1_XBAR_IN06)/LPSPI2:TRG(XBAR1_XBAR_IN06)/LPSPI3:TRG(XBAR1_XBAR_IN06)/LPSPI4:TRG(XBAR1_XBAR_IN06)/LPSPI1:SDO(LPSPI1_SDO);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT06)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT06)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT06)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT06)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN06);CMP1:OUT(XBAR1_XBAR_INOUT06)/CMP2:OUT(XBAR1_XBAR_INOUT06)/CMP3:OUT(XBAR1_XBAR_INOUT06)/CMP4:OUT(XBAR1_XBAR_INOUT06)/CMP1:SAMPLE(XBAR1_XBAR_IN06)/CMP2:SAMPLE(XBAR1_XBAR_IN06)/CMP3:SAMPLE(XBAR1_XBAR_IN06)/CMP4:SAMPLE(XBAR1_XBAR_IN06);LPI2C1:TRG(XBAR1_XBAR_IN06)/LPI2C2:TRG(XBAR1_XBAR_IN06)/LPI2C3:TRG(XBAR1_XBAR_IN06)/LPI2C4:TRG(XBAR1_XBAR_IN06);;SEMC:CLKX,0(SEMC_CLK5);USDHC1:DATA,0(USDHC1_DATA0);EWM:IN(XBAR1_XBAR_IN06);;DMA0:DONE,0(XBAR1_XBAR_INOUT06)/DMA0:DONE,1(XBAR1_XBAR_INOUT06)/DMA0:DONE,2(XBAR1_XBAR_INOUT06)/DMA0:DONE,3(XBAR1_XBAR_INOUT06)/DMA0:DONE,4(XBAR1_XBAR_INOUT06)/DMA0:DONE,5(XBAR1_XBAR_INOUT06)/DMA0:DONE,6(XBAR1_XBAR_INOUT06)/DMA0:DONE,7(XBAR1_XBAR_INOUT06)/DMA0:REQ,30(XBAR1_XBAR_IN06)/DMA0:REQ,31(XBAR1_XBAR_IN06)/DMA0:REQ,94(XBAR1_XBAR_IN06)/DMA0:REQ,95(XBAR1_XBAR_IN06);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN06);XBARA1:OUT,06(XBAR1_XBAR_INOUT06)/XBARA1:IN,06(XBAR1_XBAR_IN06);ENC1:POSMATCH(XBAR1_XBAR_INOUT06)/ENC2:POSMATCH(XBAR1_XBAR_INOUT06)/ENC3:POSMATCH(XBAR1_XBAR_INOUT06)/ENC4:POSMATCH(XBAR1_XBAR_INOUT06)/ENC1:PHASE,A(XBAR1_XBAR_IN06)/ENC1:PHASE,B(XBAR1_XBAR_IN06)/ENC1:INDEX(XBAR1_XBAR_IN06)/ENC1:HOME(XBAR1_XBAR_IN06)/ENC1:TRG(XBAR1_XBAR_IN06)/ENC2:PHASE,A(XBAR1_XBAR_IN06)/ENC2:PHASE,B(XBAR1_XBAR_IN06)/ENC2:INDEX(XBAR1_XBAR_IN06)/ENC2:HOME(XBAR1_XBAR_IN06)/ENC2:TRG(XBAR1_XBAR_IN06)/ENC3:PHASE,A(XBAR1_XBAR_IN06)/ENC3:PHASE,B(XBAR1_XBAR_IN06)/ENC3:INDEX(XBAR1_XBAR_IN06)/ENC3:HOME(XBAR1_XBAR_IN06)/ENC3:TRG(XBAR1_XBAR_IN06)/ENC4:PHASE,A(XBAR1_XBAR_IN06)/ENC4:PHASE,B(XBAR1_XBAR_IN06)/ENC4:INDEX(XBAR1_XBAR_IN06)/ENC4:HOME(XBAR1_XBAR_IN06)/ENC4:TRG(XBAR1_XBAR_IN06);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT06);AOI1:OUT,0(XBAR1_XBAR_INOUT06)/AOI1:OUT,1(XBAR1_XBAR_INOUT06)/AOI1:OUT,2(XBAR1_XBAR_INOUT06)/AOI1:OUT,3(XBAR1_XBAR_INOUT06)/AOI2:OUT,0(XBAR1_XBAR_INOUT06)/AOI2:OUT,1(XBAR1_XBAR_INOUT06)/AOI2:OUT,2(XBAR1_XBAR_INOUT06)/AOI2:OUT,3(XBAR1_XBAR_INOUT06);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT06)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT06);;;;;;;;;;;;;;;;;LPSPI1:SDO(LPSPI1_SDO)
K1;GPIO_SD_B0_03;IMU_MISO;IMU_MISO;GPIO3:gpio_io,15(GPIO3_IO15)/GPIO8:gpio_io,15(GPIO8_IO15);FLEXIO1:TRIG,0(XBAR1_XBAR_IN07)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN07)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN07)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN07);LPUART8:RTS_B(LPUART8_RTS_B)/LPUART1:TRG(XBAR1_XBAR_IN07)/LPUART2:TRG(XBAR1_XBAR_IN07)/LPUART3:TRG(XBAR1_XBAR_IN07)/LPUART4:TRG(XBAR1_XBAR_IN07)/LPUART5:TRG(XBAR1_XBAR_IN07)/LPUART6:TRG(XBAR1_XBAR_IN07)/LPUART7:TRG(XBAR1_XBAR_IN07)/LPUART8:TRG(XBAR1_XBAR_IN07);PWM1:B,1(FLEXPWM1_PWMB1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM1:EXT,A0(XBAR1_XBAR_IN07)/PWM1:EXT,A1(XBAR1_XBAR_IN07)/PWM1:EXT,A2(XBAR1_XBAR_IN07)/PWM1:EXT,A3(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM1:EXT_CLK(XBAR1_XBAR_IN07)/PWM1:FAULT,0(XBAR1_XBAR_IN07)/PWM1:FAULT,1(XBAR1_XBAR_IN07)/PWM1:FAULT,2(XBAR1_XBAR_IN07)/PWM1:FAULT,3(XBAR1_XBAR_IN07)/PWM1:EXT_FORCE(XBAR1_XBAR_IN07)/PWM2:EXT,A0(XBAR1_XBAR_IN07)/PWM2:EXT,A1(XBAR1_XBAR_IN07)/PWM2:EXT,A2(XBAR1_XBAR_IN07)/PWM2:EXT,A3(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM2:EXT_CLK(XBAR1_XBAR_IN07)/PWM2:FAULT,0(XBAR1_XBAR_IN07)/PWM2:FAULT,1(XBAR1_XBAR_IN07)/PWM2:EXT_FORCE(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM3:FAULT,0(XBAR1_XBAR_IN07)/PWM3:FAULT,1(XBAR1_XBAR_IN07)/PWM3:EXT_FORCE(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM4:FAULT,0(XBAR1_XBAR_IN07)/PWM4:FAULT,1(XBAR1_XBAR_IN07)/PWM4:EXT_FORCE(XBAR1_XBAR_IN07);ENET2:RX_DATA,0(ENET2_RX_DATA0);LPSPI1:TRG(XBAR1_XBAR_IN07)/LPSPI2:TRG(XBAR1_XBAR_IN07)/LPSPI3:TRG(XBAR1_XBAR_IN07)/LPSPI4:TRG(XBAR1_XBAR_IN07)/LPSPI1:SDI(LPSPI1_SDI);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT07)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT07)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT07)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT07)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN07);CMP1:OUT(XBAR1_XBAR_INOUT07)/CMP2:OUT(XBAR1_XBAR_INOUT07)/CMP3:OUT(XBAR1_XBAR_INOUT07)/CMP4:OUT(XBAR1_XBAR_INOUT07)/CMP1:SAMPLE(XBAR1_XBAR_IN07)/CMP2:SAMPLE(XBAR1_XBAR_IN07)/CMP3:SAMPLE(XBAR1_XBAR_IN07)/CMP4:SAMPLE(XBAR1_XBAR_IN07);LPI2C1:TRG(XBAR1_XBAR_IN07)/LPI2C2:TRG(XBAR1_XBAR_IN07)/LPI2C3:TRG(XBAR1_XBAR_IN07)/LPI2C4:TRG(XBAR1_XBAR_IN07);;SEMC:CLKX,1(SEMC_CLK6);USDHC1:DATA,1(USDHC1_DATA1);EWM:IN(XBAR1_XBAR_IN07);;DMA0:DONE,0(XBAR1_XBAR_INOUT07)/DMA0:DONE,1(XBAR1_XBAR_INOUT07)/DMA0:DONE,2(XBAR1_XBAR_INOUT07)/DMA0:DONE,3(XBAR1_XBAR_INOUT07)/DMA0:DONE,4(XBAR1_XBAR_INOUT07)/DMA0:DONE,5(XBAR1_XBAR_INOUT07)/DMA0:DONE,6(XBAR1_XBAR_INOUT07)/DMA0:DONE,7(XBAR1_XBAR_INOUT07)/DMA0:REQ,30(XBAR1_XBAR_IN07)/DMA0:REQ,31(XBAR1_XBAR_IN07)/DMA0:REQ,94(XBAR1_XBAR_IN07)/DMA0:REQ,95(XBAR1_XBAR_IN07);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN07);XBARA1:OUT,07(XBAR1_XBAR_INOUT07)/XBARA1:IN,07(XBAR1_XBAR_IN07);ENC1:POSMATCH(XBAR1_XBAR_INOUT07)/ENC2:POSMATCH(XBAR1_XBAR_INOUT07)/ENC3:POSMATCH(XBAR1_XBAR_INOUT07)/ENC4:POSMATCH(XBAR1_XBAR_INOUT07)/ENC1:PHASE,A(XBAR1_XBAR_IN07)/ENC1:PHASE,B(XBAR1_XBAR_IN07)/ENC1:INDEX(XBAR1_XBAR_IN07)/ENC1:HOME(XBAR1_XBAR_IN07)/ENC1:TRG(XBAR1_XBAR_IN07)/ENC2:PHASE,A(XBAR1_XBAR_IN07)/ENC2:PHASE,B(XBAR1_XBAR_IN07)/ENC2:INDEX(XBAR1_XBAR_IN07)/ENC2:HOME(XBAR1_XBAR_IN07)/ENC2:TRG(XBAR1_XBAR_IN07)/ENC3:PHASE,A(XBAR1_XBAR_IN07)/ENC3:PHASE,B(XBAR1_XBAR_IN07)/ENC3:INDEX(XBAR1_XBAR_IN07)/ENC3:HOME(XBAR1_XBAR_IN07)/ENC3:TRG(XBAR1_XBAR_IN07)/ENC4:PHASE,A(XBAR1_XBAR_IN07)/ENC4:PHASE,B(XBAR1_XBAR_IN07)/ENC4:INDEX(XBAR1_XBAR_IN07)/ENC4:HOME(XBAR1_XBAR_IN07)/ENC4:TRG(XBAR1_XBAR_IN07);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT07);AOI1:OUT,0(XBAR1_XBAR_INOUT07)/AOI1:OUT,1(XBAR1_XBAR_INOUT07)/AOI1:OUT,2(XBAR1_XBAR_INOUT07)/AOI1:OUT,3(XBAR1_XBAR_INOUT07)/AOI2:OUT,0(XBAR1_XBAR_INOUT07)/AOI2:OUT,1(XBAR1_XBAR_INOUT07)/AOI2:OUT,2(XBAR1_XBAR_INOUT07)/AOI2:OUT,3(XBAR1_XBAR_INOUT07);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT07)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT07);;;;;;;;;;;;;;;;;LPSPI1:SDI(LPSPI1_SDI)
L1;DCDC_IN0;;;;;;;;;;;;SUPPLY:DCDC_IN,0(DCDC_IN0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_IN,0(DCDC_IN0)
M1;DCDC_LP0;;;;;;;;;;;;SUPPLY:DCDC_LP,0(DCDC_LP0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_LP,0(DCDC_LP0)
N1;DCDC_GND0;;;;;;;;;;;;SUPPLY:DCDC_GND,0(DCDC_GND0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_GND,0(DCDC_GND0)
P1;VSS1;;;;;;;;;;;;SUPPLY:VSS,1(VSS1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,1(VSS1)
A2;GPIO_EMC_27;extRAM_CKE;;GPIO4:gpio_io,27(GPIO4_IO27)/GPIO9:gpio_io,27(GPIO9_IO27);FLEXIO1:IO,13(FLEXIO1_FLEXIO13);LPUART5:RTS_B(LPUART5_RTS_B);PWM1:A,2(FLEXPWM1_PWMA2);;LPSPI1:SCK(LPSPI1_SCK);;;;;SEMC:CKE(SEMC_CKE);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:CKE(SEMC_CKE)
B2;GPIO_EMC_18;extRAM_ADDR9;;GPIO4:gpio_io,18(GPIO4_IO18)/GPIO9:gpio_io,18(GPIO9_IO18);;LPUART4:RTS_B(LPUART4_RTS_B);PWM4:B,3(FLEXPWM4_PWMB3);;;TMR3:TIMER,3(QTIMER3_TIMER3);;;;SEMC:ADDR,09(SEMC_ADDR09);;;;;;;;;;;;;;;;CAN1:RX(FLEXCAN1_RX);;;;;;;;;;;SNVS:SNVS_VIO_5_CTL(SNVS_VIO_5_CTL);SEMC:ADDR,09(SEMC_ADDR09)
C2;GPIO_EMC_09;extRAM_ADDR0;;GPIO4:gpio_io,09(GPIO4_IO09)/GPIO9:gpio_io,09(GPIO9_IO09);FLEXIO1:IO,09(FLEXIO1_FLEXIO09);;PWM2:B,1(FLEXPWM2_PWMB1);;;;;;;SEMC:ADDR,00(SEMC_ADDR00);;;SAI2:RX_SYNC(SAI2_RX_SYNC);;;;;;;;;;;;;CAN2:TX(FLEXCAN2_TX);;;;;;;;;;;;SEMC:ADDR,00(SEMC_ADDR00)
D2;GPIO_EMC_25;extRAM_RAS;;GPIO4:gpio_io,25(GPIO4_IO25)/GPIO9:gpio_io,25(GPIO9_IO25);;LPUART6:TX(LPUART6_TX);PWM1:A,1(FLEXPWM1_PWMA1);ENET:TX_CLK(ENET_TX_CLK)/ENET:REF_CLK(ENET_REF_CLK);;;;;;SEMC:RAS(SEMC_RAS);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:RAS(SEMC_RAS)
E2;VSS2;;;;;;;;;;;;SUPPLY:VSS,2(VSS2);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,2(VSS2)
F2;GPIO_EMC_04;extRAM_DQ4;;GPIO4:gpio_io,04(GPIO4_IO04)/GPIO9:gpio_io,04(GPIO9_IO04);FLEXIO1:TRIG,0(XBAR1_XBAR_IN06)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN06)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN06)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN06)/FLEXIO1:IO,04(FLEXIO1_FLEXIO04);LPUART1:TRG(XBAR1_XBAR_IN06)/LPUART2:TRG(XBAR1_XBAR_IN06)/LPUART3:TRG(XBAR1_XBAR_IN06)/LPUART4:TRG(XBAR1_XBAR_IN06)/LPUART5:TRG(XBAR1_XBAR_IN06)/LPUART6:TRG(XBAR1_XBAR_IN06)/LPUART7:TRG(XBAR1_XBAR_IN06)/LPUART8:TRG(XBAR1_XBAR_IN06);PWM4:A,2(FLEXPWM4_PWMA2)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM1:EXT,A0(XBAR1_XBAR_IN06)/PWM1:EXT,A1(XBAR1_XBAR_IN06)/PWM1:EXT,A2(XBAR1_XBAR_IN06)/PWM1:EXT,A3(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM1:EXT_CLK(XBAR1_XBAR_IN06)/PWM1:FAULT,0(XBAR1_XBAR_IN06)/PWM1:FAULT,1(XBAR1_XBAR_IN06)/PWM1:FAULT,2(XBAR1_XBAR_IN06)/PWM1:FAULT,3(XBAR1_XBAR_IN06)/PWM1:EXT_FORCE(XBAR1_XBAR_IN06)/PWM2:EXT,A0(XBAR1_XBAR_IN06)/PWM2:EXT,A1(XBAR1_XBAR_IN06)/PWM2:EXT,A2(XBAR1_XBAR_IN06)/PWM2:EXT,A3(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM2:EXT_CLK(XBAR1_XBAR_IN06)/PWM2:FAULT,0(XBAR1_XBAR_IN06)/PWM2:FAULT,1(XBAR1_XBAR_IN06)/PWM2:EXT_FORCE(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM3:FAULT,0(XBAR1_XBAR_IN06)/PWM3:FAULT,1(XBAR1_XBAR_IN06)/PWM3:EXT_FORCE(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM4:FAULT,0(XBAR1_XBAR_IN06)/PWM4:FAULT,1(XBAR1_XBAR_IN06)/PWM4:EXT_FORCE(XBAR1_XBAR_IN06);;LPSPI1:TRG(XBAR1_XBAR_IN06)/LPSPI2:TRG(XBAR1_XBAR_IN06)/LPSPI3:TRG(XBAR1_XBAR_IN06)/LPSPI4:TRG(XBAR1_XBAR_IN06);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT06)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT06)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT06)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT06)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT06)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN06);CMP1:OUT(XBAR1_XBAR_INOUT06)/CMP2:OUT(XBAR1_XBAR_INOUT06)/CMP3:OUT(XBAR1_XBAR_INOUT06)/CMP4:OUT(XBAR1_XBAR_INOUT06)/CMP1:SAMPLE(XBAR1_XBAR_IN06)/CMP2:SAMPLE(XBAR1_XBAR_IN06)/CMP3:SAMPLE(XBAR1_XBAR_IN06)/CMP4:SAMPLE(XBAR1_XBAR_IN06);LPI2C1:TRG(XBAR1_XBAR_IN06)/LPI2C2:TRG(XBAR1_XBAR_IN06)/LPI2C3:TRG(XBAR1_XBAR_IN06)/LPI2C4:TRG(XBAR1_XBAR_IN06);;SEMC:DATA,04(SEMC_DATA04);;EWM:IN(XBAR1_XBAR_IN06);SAI2:TX_DATA(SAI2_TX_DATA);DMA0:DONE,0(XBAR1_XBAR_INOUT06)/DMA0:DONE,1(XBAR1_XBAR_INOUT06)/DMA0:DONE,2(XBAR1_XBAR_INOUT06)/DMA0:DONE,3(XBAR1_XBAR_INOUT06)/DMA0:DONE,4(XBAR1_XBAR_INOUT06)/DMA0:DONE,5(XBAR1_XBAR_INOUT06)/DMA0:DONE,6(XBAR1_XBAR_INOUT06)/DMA0:DONE,7(XBAR1_XBAR_INOUT06)/DMA0:REQ,30(XBAR1_XBAR_IN06)/DMA0:REQ,31(XBAR1_XBAR_IN06)/DMA0:REQ,94(XBAR1_XBAR_IN06)/DMA0:REQ,95(XBAR1_XBAR_IN06);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN06);XBARA1:OUT,06(XBAR1_XBAR_INOUT06)/XBARA1:IN,06(XBAR1_XBAR_IN06);ENC1:POSMATCH(XBAR1_XBAR_INOUT06)/ENC2:POSMATCH(XBAR1_XBAR_INOUT06)/ENC3:POSMATCH(XBAR1_XBAR_INOUT06)/ENC4:POSMATCH(XBAR1_XBAR_INOUT06)/ENC1:PHASE,A(XBAR1_XBAR_IN06)/ENC1:PHASE,B(XBAR1_XBAR_IN06)/ENC1:INDEX(XBAR1_XBAR_IN06)/ENC1:HOME(XBAR1_XBAR_IN06)/ENC1:TRG(XBAR1_XBAR_IN06)/ENC2:PHASE,A(XBAR1_XBAR_IN06)/ENC2:PHASE,B(XBAR1_XBAR_IN06)/ENC2:INDEX(XBAR1_XBAR_IN06)/ENC2:HOME(XBAR1_XBAR_IN06)/ENC2:TRG(XBAR1_XBAR_IN06)/ENC3:PHASE,A(XBAR1_XBAR_IN06)/ENC3:PHASE,B(XBAR1_XBAR_IN06)/ENC3:INDEX(XBAR1_XBAR_IN06)/ENC3:HOME(XBAR1_XBAR_IN06)/ENC3:TRG(XBAR1_XBAR_IN06)/ENC4:PHASE,A(XBAR1_XBAR_IN06)/ENC4:PHASE,B(XBAR1_XBAR_IN06)/ENC4:INDEX(XBAR1_XBAR_IN06)/ENC4:HOME(XBAR1_XBAR_IN06)/ENC4:TRG(XBAR1_XBAR_IN06);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT06);AOI1:OUT,0(XBAR1_XBAR_INOUT06)/AOI1:OUT,1(XBAR1_XBAR_INOUT06)/AOI1:OUT,2(XBAR1_XBAR_INOUT06)/AOI1:OUT,3(XBAR1_XBAR_INOUT06)/AOI2:OUT,0(XBAR1_XBAR_INOUT06)/AOI2:OUT,1(XBAR1_XBAR_INOUT06)/AOI2:OUT,2(XBAR1_XBAR_INOUT06)/AOI2:OUT,3(XBAR1_XBAR_INOUT06);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT06)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT06);;;;;;;;;;;;;;;;;SEMC:DATA,04(SEMC_DATA04)
G2;GPIO_EMC_23;extRAM_ADDR10;;GPIO4:gpio_io,23(GPIO4_IO23)/GPIO9:gpio_io,23(GPIO9_IO23);;LPUART5:TX(LPUART5_TX);PWM1:A,0(FLEXPWM1_PWMA0);ENET:RX_EN(ENET_RX_EN);;;;;;SEMC:ADDR,10(SEMC_ADDR10);;;;;;;;;;;;;;GPT1:CAPTURE,2(GPT1_CAPTURE2);;;;;;;;;;;;;;SEMC:ADDR,10(SEMC_ADDR10)
H2;GPIO_SD_B0_04;USB_INTB;;GPIO3:gpio_io,16(GPIO3_IO16)/GPIO8:gpio_io,16(GPIO8_IO16);FLEXIO1:TRIG,0(XBAR1_XBAR_IN08)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN08)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN08)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN08);LPUART8:TX(LPUART8_TX)/LPUART1:TRG(XBAR1_XBAR_IN08)/LPUART2:TRG(XBAR1_XBAR_IN08)/LPUART3:TRG(XBAR1_XBAR_IN08)/LPUART4:TRG(XBAR1_XBAR_IN08)/LPUART5:TRG(XBAR1_XBAR_IN08)/LPUART6:TRG(XBAR1_XBAR_IN08)/LPUART7:TRG(XBAR1_XBAR_IN08)/LPUART8:TRG(XBAR1_XBAR_IN08);PWM1:A,2(FLEXPWM1_PWMA2)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM1:EXT,A0(XBAR1_XBAR_IN08)/PWM1:EXT,A1(XBAR1_XBAR_IN08)/PWM1:EXT,A2(XBAR1_XBAR_IN08)/PWM1:EXT,A3(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM1:EXT_CLK(XBAR1_XBAR_IN08)/PWM1:FAULT,0(XBAR1_XBAR_IN08)/PWM1:FAULT,1(XBAR1_XBAR_IN08)/PWM1:FAULT,2(XBAR1_XBAR_IN08)/PWM1:FAULT,3(XBAR1_XBAR_IN08)/PWM1:EXT_FORCE(XBAR1_XBAR_IN08)/PWM2:EXT,A0(XBAR1_XBAR_IN08)/PWM2:EXT,A1(XBAR1_XBAR_IN08)/PWM2:EXT,A2(XBAR1_XBAR_IN08)/PWM2:EXT,A3(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM2:EXT_CLK(XBAR1_XBAR_IN08)/PWM2:FAULT,0(XBAR1_XBAR_IN08)/PWM2:FAULT,1(XBAR1_XBAR_IN08)/PWM2:EXT_FORCE(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM3:FAULT,0(XBAR1_XBAR_IN08)/PWM3:FAULT,1(XBAR1_XBAR_IN08)/PWM3:EXT_FORCE(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM4:FAULT,0(XBAR1_XBAR_IN08)/PWM4:FAULT,1(XBAR1_XBAR_IN08)/PWM4:EXT_FORCE(XBAR1_XBAR_IN08);ENET2:RX_DATA,1(ENET2_RX_DATA1);LPSPI1:TRG(XBAR1_XBAR_IN08)/LPSPI2:TRG(XBAR1_XBAR_IN08)/LPSPI3:TRG(XBAR1_XBAR_IN08)/LPSPI4:TRG(XBAR1_XBAR_IN08);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT08)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT08)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT08)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT08)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN08);CMP1:OUT(XBAR1_XBAR_INOUT08)/CMP2:OUT(XBAR1_XBAR_INOUT08)/CMP3:OUT(XBAR1_XBAR_INOUT08)/CMP4:OUT(XBAR1_XBAR_INOUT08)/CMP1:SAMPLE(XBAR1_XBAR_IN08)/CMP2:SAMPLE(XBAR1_XBAR_IN08)/CMP3:SAMPLE(XBAR1_XBAR_IN08)/CMP4:SAMPLE(XBAR1_XBAR_IN08);LPI2C1:TRG(XBAR1_XBAR_IN08)/LPI2C2:TRG(XBAR1_XBAR_IN08)/LPI2C3:TRG(XBAR1_XBAR_IN08)/LPI2C4:TRG(XBAR1_XBAR_IN08);;;USDHC1:DATA,2(USDHC1_DATA2);EWM:IN(XBAR1_XBAR_IN08);;DMA0:DONE,0(XBAR1_XBAR_INOUT08)/DMA0:DONE,1(XBAR1_XBAR_INOUT08)/DMA0:DONE,2(XBAR1_XBAR_INOUT08)/DMA0:DONE,3(XBAR1_XBAR_INOUT08)/DMA0:DONE,4(XBAR1_XBAR_INOUT08)/DMA0:DONE,5(XBAR1_XBAR_INOUT08)/DMA0:DONE,6(XBAR1_XBAR_INOUT08)/DMA0:DONE,7(XBAR1_XBAR_INOUT08)/DMA0:REQ,30(XBAR1_XBAR_IN08)/DMA0:REQ,31(XBAR1_XBAR_IN08)/DMA0:REQ,94(XBAR1_XBAR_IN08)/DMA0:REQ,95(XBAR1_XBAR_IN08);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN08);XBARA1:OUT,08(XBAR1_XBAR_INOUT08)/XBARA1:IN,08(XBAR1_XBAR_IN08);ENC1:POSMATCH(XBAR1_XBAR_INOUT08)/ENC2:POSMATCH(XBAR1_XBAR_INOUT08)/ENC3:POSMATCH(XBAR1_XBAR_INOUT08)/ENC4:POSMATCH(XBAR1_XBAR_INOUT08)/ENC1:PHASE,A(XBAR1_XBAR_IN08)/ENC1:PHASE,B(XBAR1_XBAR_IN08)/ENC1:INDEX(XBAR1_XBAR_IN08)/ENC1:HOME(XBAR1_XBAR_IN08)/ENC1:TRG(XBAR1_XBAR_IN08)/ENC2:PHASE,A(XBAR1_XBAR_IN08)/ENC2:PHASE,B(XBAR1_XBAR_IN08)/ENC2:INDEX(XBAR1_XBAR_IN08)/ENC2:HOME(XBAR1_XBAR_IN08)/ENC2:TRG(XBAR1_XBAR_IN08)/ENC3:PHASE,A(XBAR1_XBAR_IN08)/ENC3:PHASE,B(XBAR1_XBAR_IN08)/ENC3:INDEX(XBAR1_XBAR_IN08)/ENC3:HOME(XBAR1_XBAR_IN08)/ENC3:TRG(XBAR1_XBAR_IN08)/ENC4:PHASE,A(XBAR1_XBAR_IN08)/ENC4:PHASE,B(XBAR1_XBAR_IN08)/ENC4:INDEX(XBAR1_XBAR_IN08)/ENC4:HOME(XBAR1_XBAR_IN08)/ENC4:TRG(XBAR1_XBAR_IN08);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT08);AOI1:OUT,0(XBAR1_XBAR_INOUT08)/AOI1:OUT,1(XBAR1_XBAR_INOUT08)/AOI1:OUT,2(XBAR1_XBAR_INOUT08)/AOI1:OUT,3(XBAR1_XBAR_INOUT08)/AOI2:OUT,0(XBAR1_XBAR_INOUT08)/AOI2:OUT,1(XBAR1_XBAR_INOUT08)/AOI2:OUT,2(XBAR1_XBAR_INOUT08)/AOI2:OUT,3(XBAR1_XBAR_INOUT08);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT08)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT08);;FLEXSPI:FLEXSPI_B_SS0_B(FLEXSPI_B_SS0_B);;;;;;;CCM:CLKO1(CCM_CLKO1);;;;;;;;LPI2C1:TRG(XBAR1_XBAR_IN08)
J2;GPIO_SD_B0_05;;;GPIO3:gpio_io,17(GPIO3_IO17)/GPIO8:gpio_io,17(GPIO8_IO17);FLEXIO1:TRIG,0(XBAR1_XBAR_IN09)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN09)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN09)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN09);LPUART8:RX(LPUART8_RX)/LPUART1:TRG(XBAR1_XBAR_IN09)/LPUART2:TRG(XBAR1_XBAR_IN09)/LPUART3:TRG(XBAR1_XBAR_IN09)/LPUART4:TRG(XBAR1_XBAR_IN09)/LPUART5:TRG(XBAR1_XBAR_IN09)/LPUART6:TRG(XBAR1_XBAR_IN09)/LPUART7:TRG(XBAR1_XBAR_IN09)/LPUART8:TRG(XBAR1_XBAR_IN09);PWM1:B,2(FLEXPWM1_PWMB2)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM1:EXT,A0(XBAR1_XBAR_IN09)/PWM1:EXT,A1(XBAR1_XBAR_IN09)/PWM1:EXT,A2(XBAR1_XBAR_IN09)/PWM1:EXT,A3(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM1:EXT_CLK(XBAR1_XBAR_IN09)/PWM1:FAULT,0(XBAR1_XBAR_IN09)/PWM1:FAULT,1(XBAR1_XBAR_IN09)/PWM1:FAULT,2(XBAR1_XBAR_IN09)/PWM1:FAULT,3(XBAR1_XBAR_IN09)/PWM1:EXT_FORCE(XBAR1_XBAR_IN09)/PWM2:EXT,A0(XBAR1_XBAR_IN09)/PWM2:EXT,A1(XBAR1_XBAR_IN09)/PWM2:EXT,A2(XBAR1_XBAR_IN09)/PWM2:EXT,A3(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM2:EXT_CLK(XBAR1_XBAR_IN09)/PWM2:FAULT,0(XBAR1_XBAR_IN09)/PWM2:FAULT,1(XBAR1_XBAR_IN09)/PWM2:EXT_FORCE(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM3:FAULT,0(XBAR1_XBAR_IN09)/PWM3:FAULT,1(XBAR1_XBAR_IN09)/PWM3:EXT_FORCE(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM4:FAULT,0(XBAR1_XBAR_IN09)/PWM4:FAULT,1(XBAR1_XBAR_IN09)/PWM4:EXT_FORCE(XBAR1_XBAR_IN09);ENET2:RX_EN(ENET2_RX_EN);LPSPI1:TRG(XBAR1_XBAR_IN09)/LPSPI2:TRG(XBAR1_XBAR_IN09)/LPSPI3:TRG(XBAR1_XBAR_IN09)/LPSPI4:TRG(XBAR1_XBAR_IN09);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT09)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT09)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT09)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT09)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN09);CMP1:OUT(XBAR1_XBAR_INOUT09)/CMP2:OUT(XBAR1_XBAR_INOUT09)/CMP3:OUT(XBAR1_XBAR_INOUT09)/CMP4:OUT(XBAR1_XBAR_INOUT09)/CMP1:SAMPLE(XBAR1_XBAR_IN09)/CMP2:SAMPLE(XBAR1_XBAR_IN09)/CMP3:SAMPLE(XBAR1_XBAR_IN09)/CMP4:SAMPLE(XBAR1_XBAR_IN09);LPI2C1:TRG(XBAR1_XBAR_IN09)/LPI2C2:TRG(XBAR1_XBAR_IN09)/LPI2C3:TRG(XBAR1_XBAR_IN09)/LPI2C4:TRG(XBAR1_XBAR_IN09);;;USDHC1:DATA,3(USDHC1_DATA3);EWM:IN(XBAR1_XBAR_IN09);;DMA0:DONE,0(XBAR1_XBAR_INOUT09)/DMA0:DONE,1(XBAR1_XBAR_INOUT09)/DMA0:DONE,2(XBAR1_XBAR_INOUT09)/DMA0:DONE,3(XBAR1_XBAR_INOUT09)/DMA0:DONE,4(XBAR1_XBAR_INOUT09)/DMA0:DONE,5(XBAR1_XBAR_INOUT09)/DMA0:DONE,6(XBAR1_XBAR_INOUT09)/DMA0:DONE,7(XBAR1_XBAR_INOUT09)/DMA0:REQ,30(XBAR1_XBAR_IN09)/DMA0:REQ,31(XBAR1_XBAR_IN09)/DMA0:REQ,94(XBAR1_XBAR_IN09)/DMA0:REQ,95(XBAR1_XBAR_IN09);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN09);XBARA1:OUT,09(XBAR1_XBAR_INOUT09)/XBARA1:IN,09(XBAR1_XBAR_IN09);ENC1:POSMATCH(XBAR1_XBAR_INOUT09)/ENC2:POSMATCH(XBAR1_XBAR_INOUT09)/ENC3:POSMATCH(XBAR1_XBAR_INOUT09)/ENC4:POSMATCH(XBAR1_XBAR_INOUT09)/ENC1:PHASE,A(XBAR1_XBAR_IN09)/ENC1:PHASE,B(XBAR1_XBAR_IN09)/ENC1:INDEX(XBAR1_XBAR_IN09)/ENC1:HOME(XBAR1_XBAR_IN09)/ENC1:TRG(XBAR1_XBAR_IN09)/ENC2:PHASE,A(XBAR1_XBAR_IN09)/ENC2:PHASE,B(XBAR1_XBAR_IN09)/ENC2:INDEX(XBAR1_XBAR_IN09)/ENC2:HOME(XBAR1_XBAR_IN09)/ENC2:TRG(XBAR1_XBAR_IN09)/ENC3:PHASE,A(XBAR1_XBAR_IN09)/ENC3:PHASE,B(XBAR1_XBAR_IN09)/ENC3:INDEX(XBAR1_XBAR_IN09)/ENC3:HOME(XBAR1_XBAR_IN09)/ENC3:TRG(XBAR1_XBAR_IN09)/ENC4:PHASE,A(XBAR1_XBAR_IN09)/ENC4:PHASE,B(XBAR1_XBAR_IN09)/ENC4:INDEX(XBAR1_XBAR_IN09)/ENC4:HOME(XBAR1_XBAR_IN09)/ENC4:TRG(XBAR1_XBAR_IN09);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT09);AOI1:OUT,0(XBAR1_XBAR_INOUT09)/AOI1:OUT,1(XBAR1_XBAR_INOUT09)/AOI1:OUT,2(XBAR1_XBAR_INOUT09)/AOI1:OUT,3(XBAR1_XBAR_INOUT09)/AOI2:OUT,0(XBAR1_XBAR_INOUT09)/AOI2:OUT,1(XBAR1_XBAR_INOUT09)/AOI2:OUT,2(XBAR1_XBAR_INOUT09)/AOI2:OUT,3(XBAR1_XBAR_INOUT09);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT09)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT09);;FLEXSPI:FLEXSPI_B_DQS(FLEXSPI_B_DQS);;;;;;;CCM:CLKO2(CCM_CLKO2);;;;;;;;
K2;VSS3;;;;;;;;;;;;SUPPLY:VSS,3(VSS3);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,3(VSS3)
L2;DCDC_IN1;;;;;;;;;;;;SUPPLY:DCDC_IN,1(DCDC_IN1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_IN,1(DCDC_IN1)
M2;DCDC_LP1;;;;;;;;;;;;SUPPLY:DCDC_LP,1(DCDC_LP1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_LP,1(DCDC_LP1)
N2;DCDC_GND1;;;;;;;;;;;;SUPPLY:DCDC_GND,1(DCDC_GND1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_GND,1(DCDC_GND1)
P2;GPIO_SD_B1_04;extFLASH_SCLK;;GPIO3:gpio_io,04(GPIO3_IO04)/GPIO8:gpio_io,04(GPIO8_IO04);;;;;;;;LPI2C1:SCL(LPI2C1_SCL);;;USDHC2:CLK(USDHC2_CLK);;SAI1:RX_SYNC(SAI1_RX_SYNC)/SAI3:MCLK(SAI3_MCLK);;;;;;;;;;FLEXSPI:FLEXSPI_B_SCLK(FLEXSPI_B_SCLK)/FLEXSPI:FLEXSPI_A_SS1_B(FLEXSPI_A_SS1_B);;;;;;;CCM:STOP(CCM_STOP);;;;;;;;FLEXSPI:FLEXSPI_B_SCLK(FLEXSPI_B_SCLK)
A3;GPIO_EMC_20;extRAM_ADDR12;;GPIO4:gpio_io,20(GPIO4_IO20)/GPIO9:gpio_io,20(GPIO9_IO20);;LPUART4:RX(LPUART4_RX);PWM2:B,3(FLEXPWM2_PWMB3);ENET:RX_DATA,0(ENET_RX_DATA0);;TMR2:TIMER,1(QTIMER2_TIMER1);;;;SEMC:ADDR,12(SEMC_ADDR12);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:ADDR,12(SEMC_ADDR12)
B3;GPIO_EMC_26;extRAM_CLK;;GPIO4:gpio_io,26(GPIO4_IO26)/GPIO9:gpio_io,26(GPIO9_IO26);FLEXIO1:IO,12(FLEXIO1_FLEXIO12);LPUART6:RX(LPUART6_RX);PWM1:B,1(FLEXPWM1_PWMB1);ENET:RX_ER(ENET_RX_ER);;;;;;SEMC:CLK(SEMC_CLK);;;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:CLK(SEMC_CLK)
C3;GPIO_EMC_36;extRAM_DQ14;;GPIO3:gpio_io,22(GPIO3_IO22)/GPIO8:gpio_io,22(GPIO8_IO22);FLEXIO1:TRIG,0(XBAR1_XBAR_IN22)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN22)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN22)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN22);LPUART1:TRG(XBAR1_XBAR_IN22)/LPUART2:TRG(XBAR1_XBAR_IN22)/LPUART3:TRG(XBAR1_XBAR_IN22)/LPUART4:TRG(XBAR1_XBAR_IN22)/LPUART5:TRG(XBAR1_XBAR_IN22)/LPUART6:TRG(XBAR1_XBAR_IN22)/LPUART7:TRG(XBAR1_XBAR_IN22)/LPUART8:TRG(XBAR1_XBAR_IN22);PWM1:EXT,A0(XBAR1_XBAR_IN22)/PWM1:EXT,A1(XBAR1_XBAR_IN22)/PWM1:EXT,A2(XBAR1_XBAR_IN22)/PWM1:EXT,A3(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM1:EXT_CLK(XBAR1_XBAR_IN22)/PWM1:FAULT,0(XBAR1_XBAR_IN22)/PWM1:FAULT,1(XBAR1_XBAR_IN22)/PWM1:FAULT,2(XBAR1_XBAR_IN22)/PWM1:FAULT,3(XBAR1_XBAR_IN22)/PWM1:EXT_FORCE(XBAR1_XBAR_IN22)/PWM2:EXT,A0(XBAR1_XBAR_IN22)/PWM2:EXT,A1(XBAR1_XBAR_IN22)/PWM2:EXT,A2(XBAR1_XBAR_IN22)/PWM2:EXT,A3(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM2:EXT_CLK(XBAR1_XBAR_IN22)/PWM2:FAULT,0(XBAR1_XBAR_IN22)/PWM2:FAULT,1(XBAR1_XBAR_IN22)/PWM2:EXT_FORCE(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM3:FAULT,0(XBAR1_XBAR_IN22)/PWM3:FAULT,1(XBAR1_XBAR_IN22)/PWM3:EXT_FORCE(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM4:FAULT,0(XBAR1_XBAR_IN22)/PWM4:FAULT,1(XBAR1_XBAR_IN22)/PWM4:EXT_FORCE(XBAR1_XBAR_IN22);ENET2:RX_DATA,1(ENET2_RX_DATA1);LPSPI1:TRG(XBAR1_XBAR_IN22)/LPSPI2:TRG(XBAR1_XBAR_IN22)/LPSPI3:TRG(XBAR1_XBAR_IN22)/LPSPI4:TRG(XBAR1_XBAR_IN22);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN22);CMP1:SAMPLE(XBAR1_XBAR_IN22)/CMP2:SAMPLE(XBAR1_XBAR_IN22)/CMP3:SAMPLE(XBAR1_XBAR_IN22)/CMP4:SAMPLE(XBAR1_XBAR_IN22);LPI2C1:TRG(XBAR1_XBAR_IN22)/LPI2C2:TRG(XBAR1_XBAR_IN22)/LPI2C3:TRG(XBAR1_XBAR_IN22)/LPI2C4:TRG(XBAR1_XBAR_IN22);;SEMC:DATA,14(SEMC_DATA14);USDHC1:WP(USDHC1_WP);EWM:IN(XBAR1_XBAR_IN22);SAI3:TX_DATA(SAI3_TX_DATA);DMA0:REQ,30(XBAR1_XBAR_IN22)/DMA0:REQ,31(XBAR1_XBAR_IN22)/DMA0:REQ,94(XBAR1_XBAR_IN22)/DMA0:REQ,95(XBAR1_XBAR_IN22);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN22)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN22)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN22)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN22);XBARA1:IN,22(XBAR1_XBAR_IN22);ENC1:PHASE,A(XBAR1_XBAR_IN22)/ENC1:PHASE,B(XBAR1_XBAR_IN22)/ENC1:INDEX(XBAR1_XBAR_IN22)/ENC1:HOME(XBAR1_XBAR_IN22)/ENC1:TRG(XBAR1_XBAR_IN22)/ENC2:PHASE,A(XBAR1_XBAR_IN22)/ENC2:PHASE,B(XBAR1_XBAR_IN22)/ENC2:INDEX(XBAR1_XBAR_IN22)/ENC2:HOME(XBAR1_XBAR_IN22)/ENC2:TRG(XBAR1_XBAR_IN22)/ENC3:PHASE,A(XBAR1_XBAR_IN22)/ENC3:PHASE,B(XBAR1_XBAR_IN22)/ENC3:INDEX(XBAR1_XBAR_IN22)/ENC3:HOME(XBAR1_XBAR_IN22)/ENC3:TRG(XBAR1_XBAR_IN22)/ENC4:PHASE,A(XBAR1_XBAR_IN22)/ENC4:PHASE,B(XBAR1_XBAR_IN22)/ENC4:INDEX(XBAR1_XBAR_IN22)/ENC4:HOME(XBAR1_XBAR_IN22)/ENC4:TRG(XBAR1_XBAR_IN22);CSI:DATA,17(CSI_DATA17);;;;;;GPT1:COMPARE,2(GPT1_COMPARE2);;CAN3:TX(FLEXCAN3_TX);;;;;;;;;;;;SEMC:DATA,14(SEMC_DATA14)
D3;GPIO_EMC_24;extRAM_CAS;;GPIO4:gpio_io,24(GPIO4_IO24)/GPIO9:gpio_io,24(GPIO9_IO24);;LPUART5:RX(LPUART5_RX);PWM1:B,0(FLEXPWM1_PWMB0);ENET:TX_EN(ENET_TX_EN);;;;;;SEMC:CAS(SEMC_CAS);;;;;;;;;;;;;;GPT1:CAPTURE,1(GPT1_CAPTURE1);;;;;;;;;;;;;;SEMC:CAS(SEMC_CAS)
E3;GPIO_EMC_00;extRAM_DQ0;;GPIO4:gpio_io,00(GPIO4_IO00)/GPIO9:gpio_io,00(GPIO9_IO00);FLEXIO1:TRIG,0(XBAR1_XBAR_IN02)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN02)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN02)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN02)/FLEXIO1:IO,00(FLEXIO1_FLEXIO00);LPUART1:TRG(XBAR1_XBAR_IN02)/LPUART2:TRG(XBAR1_XBAR_IN02)/LPUART3:TRG(XBAR1_XBAR_IN02)/LPUART4:TRG(XBAR1_XBAR_IN02)/LPUART5:TRG(XBAR1_XBAR_IN02)/LPUART6:TRG(XBAR1_XBAR_IN02)/LPUART7:TRG(XBAR1_XBAR_IN02)/LPUART8:TRG(XBAR1_XBAR_IN02);PWM4:A,0(FLEXPWM4_PWMA0)/PWM1:EXT,A0(XBAR1_XBAR_IN02)/PWM1:EXT,A1(XBAR1_XBAR_IN02)/PWM1:EXT,A2(XBAR1_XBAR_IN02)/PWM1:EXT,A3(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM1:EXT_CLK(XBAR1_XBAR_IN02)/PWM1:FAULT,0(XBAR1_XBAR_IN02)/PWM1:FAULT,1(XBAR1_XBAR_IN02)/PWM1:FAULT,2(XBAR1_XBAR_IN02)/PWM1:FAULT,3(XBAR1_XBAR_IN02)/PWM1:EXT_FORCE(XBAR1_XBAR_IN02)/PWM2:EXT,A0(XBAR1_XBAR_IN02)/PWM2:EXT,A1(XBAR1_XBAR_IN02)/PWM2:EXT,A2(XBAR1_XBAR_IN02)/PWM2:EXT,A3(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM2:EXT_CLK(XBAR1_XBAR_IN02)/PWM2:FAULT,0(XBAR1_XBAR_IN02)/PWM2:FAULT,1(XBAR1_XBAR_IN02)/PWM2:EXT_FORCE(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM3:FAULT,0(XBAR1_XBAR_IN02)/PWM3:FAULT,1(XBAR1_XBAR_IN02)/PWM3:EXT_FORCE(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM4:FAULT,0(XBAR1_XBAR_IN02)/PWM4:FAULT,1(XBAR1_XBAR_IN02)/PWM4:EXT_FORCE(XBAR1_XBAR_IN02);;LPSPI2:SCK(LPSPI2_SCK)/LPSPI1:TRG(XBAR1_XBAR_IN02)/LPSPI2:TRG(XBAR1_XBAR_IN02)/LPSPI3:TRG(XBAR1_XBAR_IN02)/LPSPI4:TRG(XBAR1_XBAR_IN02);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN02);CMP1:SAMPLE(XBAR1_XBAR_IN02)/CMP2:SAMPLE(XBAR1_XBAR_IN02)/CMP3:SAMPLE(XBAR1_XBAR_IN02)/CMP4:SAMPLE(XBAR1_XBAR_IN02);LPI2C1:TRG(XBAR1_XBAR_IN02)/LPI2C2:TRG(XBAR1_XBAR_IN02)/LPI2C3:TRG(XBAR1_XBAR_IN02)/LPI2C4:TRG(XBAR1_XBAR_IN02);;SEMC:DATA,00(SEMC_DATA00);;EWM:IN(XBAR1_XBAR_IN02);;DMA0:REQ,30(XBAR1_XBAR_IN02)/DMA0:REQ,31(XBAR1_XBAR_IN02)/DMA0:REQ,94(XBAR1_XBAR_IN02)/DMA0:REQ,95(XBAR1_XBAR_IN02);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN02)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN02)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN02)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN02);XBARA1:IN,02(XBAR1_XBAR_IN02);ENC1:PHASE,A(XBAR1_XBAR_IN02)/ENC1:PHASE,B(XBAR1_XBAR_IN02)/ENC1:INDEX(XBAR1_XBAR_IN02)/ENC1:HOME(XBAR1_XBAR_IN02)/ENC1:TRG(XBAR1_XBAR_IN02)/ENC2:PHASE,A(XBAR1_XBAR_IN02)/ENC2:PHASE,B(XBAR1_XBAR_IN02)/ENC2:INDEX(XBAR1_XBAR_IN02)/ENC2:HOME(XBAR1_XBAR_IN02)/ENC2:TRG(XBAR1_XBAR_IN02)/ENC3:PHASE,A(XBAR1_XBAR_IN02)/ENC3:PHASE,B(XBAR1_XBAR_IN02)/ENC3:INDEX(XBAR1_XBAR_IN02)/ENC3:HOME(XBAR1_XBAR_IN02)/ENC3:TRG(XBAR1_XBAR_IN02)/ENC4:PHASE,A(XBAR1_XBAR_IN02)/ENC4:PHASE,B(XBAR1_XBAR_IN02)/ENC4:INDEX(XBAR1_XBAR_IN02)/ENC4:HOME(XBAR1_XBAR_IN02)/ENC4:TRG(XBAR1_XBAR_IN02);;;;;;;;;;;;;;;;;;;;;SEMC:DATA,00(SEMC_DATA00)
F3;GPIO_EMC_01;extRAM_DQ01;;GPIO4:gpio_io,01(GPIO4_IO01)/GPIO9:gpio_io,01(GPIO9_IO01);FLEXIO1:TRIG,0(XBAR1_XBAR_IN03)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN03)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN03)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN03)/FLEXIO1:IO,01(FLEXIO1_FLEXIO01);LPUART1:TRG(XBAR1_XBAR_IN03)/LPUART2:TRG(XBAR1_XBAR_IN03)/LPUART3:TRG(XBAR1_XBAR_IN03)/LPUART4:TRG(XBAR1_XBAR_IN03)/LPUART5:TRG(XBAR1_XBAR_IN03)/LPUART6:TRG(XBAR1_XBAR_IN03)/LPUART7:TRG(XBAR1_XBAR_IN03)/LPUART8:TRG(XBAR1_XBAR_IN03);PWM4:B,0(FLEXPWM4_PWMB0)/PWM1:EXT,A0(XBAR1_XBAR_IN03)/PWM1:EXT,A1(XBAR1_XBAR_IN03)/PWM1:EXT,A2(XBAR1_XBAR_IN03)/PWM1:EXT,A3(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM1:EXT_CLK(XBAR1_XBAR_IN03)/PWM1:FAULT,0(XBAR1_XBAR_IN03)/PWM1:FAULT,1(XBAR1_XBAR_IN03)/PWM1:FAULT,2(XBAR1_XBAR_IN03)/PWM1:FAULT,3(XBAR1_XBAR_IN03)/PWM1:EXT_FORCE(XBAR1_XBAR_IN03)/PWM2:EXT,A0(XBAR1_XBAR_IN03)/PWM2:EXT,A1(XBAR1_XBAR_IN03)/PWM2:EXT,A2(XBAR1_XBAR_IN03)/PWM2:EXT,A3(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM2:EXT_CLK(XBAR1_XBAR_IN03)/PWM2:FAULT,0(XBAR1_XBAR_IN03)/PWM2:FAULT,1(XBAR1_XBAR_IN03)/PWM2:EXT_FORCE(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM3:FAULT,0(XBAR1_XBAR_IN03)/PWM3:FAULT,1(XBAR1_XBAR_IN03)/PWM3:EXT_FORCE(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM4:FAULT,0(XBAR1_XBAR_IN03)/PWM4:FAULT,1(XBAR1_XBAR_IN03)/PWM4:EXT_FORCE(XBAR1_XBAR_IN03);;LPSPI2:PCS0(LPSPI2_PCS0)/LPSPI1:TRG(XBAR1_XBAR_IN03)/LPSPI2:TRG(XBAR1_XBAR_IN03)/LPSPI3:TRG(XBAR1_XBAR_IN03)/LPSPI4:TRG(XBAR1_XBAR_IN03);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN03);CMP1:SAMPLE(XBAR1_XBAR_IN03)/CMP2:SAMPLE(XBAR1_XBAR_IN03)/CMP3:SAMPLE(XBAR1_XBAR_IN03)/CMP4:SAMPLE(XBAR1_XBAR_IN03);LPI2C1:TRG(XBAR1_XBAR_IN03)/LPI2C2:TRG(XBAR1_XBAR_IN03)/LPI2C3:TRG(XBAR1_XBAR_IN03)/LPI2C4:TRG(XBAR1_XBAR_IN03);;SEMC:DATA,01(SEMC_DATA01);;EWM:IN(XBAR1_XBAR_IN03);;DMA0:REQ,30(XBAR1_XBAR_IN03)/DMA0:REQ,31(XBAR1_XBAR_IN03)/DMA0:REQ,94(XBAR1_XBAR_IN03)/DMA0:REQ,95(XBAR1_XBAR_IN03);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN03)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN03)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN03)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN03);XBARA1:IN,03(XBAR1_XBAR_IN03);ENC1:PHASE,A(XBAR1_XBAR_IN03)/ENC1:PHASE,B(XBAR1_XBAR_IN03)/ENC1:INDEX(XBAR1_XBAR_IN03)/ENC1:HOME(XBAR1_XBAR_IN03)/ENC1:TRG(XBAR1_XBAR_IN03)/ENC2:PHASE,A(XBAR1_XBAR_IN03)/ENC2:PHASE,B(XBAR1_XBAR_IN03)/ENC2:INDEX(XBAR1_XBAR_IN03)/ENC2:HOME(XBAR1_XBAR_IN03)/ENC2:TRG(XBAR1_XBAR_IN03)/ENC3:PHASE,A(XBAR1_XBAR_IN03)/ENC3:PHASE,B(XBAR1_XBAR_IN03)/ENC3:INDEX(XBAR1_XBAR_IN03)/ENC3:HOME(XBAR1_XBAR_IN03)/ENC3:TRG(XBAR1_XBAR_IN03)/ENC4:PHASE,A(XBAR1_XBAR_IN03)/ENC4:PHASE,B(XBAR1_XBAR_IN03)/ENC4:INDEX(XBAR1_XBAR_IN03)/ENC4:HOME(XBAR1_XBAR_IN03)/ENC4:TRG(XBAR1_XBAR_IN03);;;;;;;;;;;;;;;;;;;;;SEMC:DATA,01(SEMC_DATA01)
G3;GPIO_EMC_11;extRAM_ADDR2;;GPIO4:gpio_io,11(GPIO4_IO11)/GPIO9:gpio_io,11(GPIO9_IO11);FLEXIO1:IO,11(FLEXIO1_FLEXIO11);;PWM2:B,2(FLEXPWM2_PWMB2);;;;;LPI2C4:SDA(LPI2C4_SDA);;SEMC:ADDR,02(SEMC_ADDR02);USDHC2:RESET_B(USDHC2_RESET_B);;;;;;;;;;;;;;;;;;;;;;;;;;;SEMC:ADDR,02(SEMC_ADDR02)
H3;GPIO_EMC_08;extRAM_DM0;;GPIO4:gpio_io,08(GPIO4_IO08)/GPIO9:gpio_io,08(GPIO9_IO08);FLEXIO1:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO1:IO,08(FLEXIO1_FLEXIO08);LPUART1:TRG(XBAR1_XBAR_IN17)/LPUART2:TRG(XBAR1_XBAR_IN17)/LPUART3:TRG(XBAR1_XBAR_IN17)/LPUART4:TRG(XBAR1_XBAR_IN17)/LPUART5:TRG(XBAR1_XBAR_IN17)/LPUART6:TRG(XBAR1_XBAR_IN17)/LPUART7:TRG(XBAR1_XBAR_IN17)/LPUART8:TRG(XBAR1_XBAR_IN17);PWM2:A,1(FLEXPWM2_PWMA1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM1:EXT,A0(XBAR1_XBAR_IN17)/PWM1:EXT,A1(XBAR1_XBAR_IN17)/PWM1:EXT,A2(XBAR1_XBAR_IN17)/PWM1:EXT,A3(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM1:EXT_CLK(XBAR1_XBAR_IN17)/PWM1:FAULT,0(XBAR1_XBAR_IN17)/PWM1:FAULT,1(XBAR1_XBAR_IN17)/PWM1:FAULT,2(XBAR1_XBAR_IN17)/PWM1:FAULT,3(XBAR1_XBAR_IN17)/PWM1:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:EXT,A0(XBAR1_XBAR_IN17)/PWM2:EXT,A1(XBAR1_XBAR_IN17)/PWM2:EXT,A2(XBAR1_XBAR_IN17)/PWM2:EXT,A3(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM2:EXT_CLK(XBAR1_XBAR_IN17)/PWM2:FAULT,0(XBAR1_XBAR_IN17)/PWM2:FAULT,1(XBAR1_XBAR_IN17)/PWM2:EXT_FORCE(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM3:FAULT,0(XBAR1_XBAR_IN17)/PWM3:FAULT,1(XBAR1_XBAR_IN17)/PWM3:EXT_FORCE(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM4:FAULT,0(XBAR1_XBAR_IN17)/PWM4:FAULT,1(XBAR1_XBAR_IN17)/PWM4:EXT_FORCE(XBAR1_XBAR_IN17);;LPSPI1:TRG(XBAR1_XBAR_IN17)/LPSPI2:TRG(XBAR1_XBAR_IN17)/LPSPI3:TRG(XBAR1_XBAR_IN17)/LPSPI4:TRG(XBAR1_XBAR_IN17);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN17);CMP1:OUT(XBAR1_XBAR_INOUT17)/CMP2:OUT(XBAR1_XBAR_INOUT17)/CMP3:OUT(XBAR1_XBAR_INOUT17)/CMP4:OUT(XBAR1_XBAR_INOUT17)/CMP1:SAMPLE(XBAR1_XBAR_IN17)/CMP2:SAMPLE(XBAR1_XBAR_IN17)/CMP3:SAMPLE(XBAR1_XBAR_IN17)/CMP4:SAMPLE(XBAR1_XBAR_IN17);LPI2C1:TRG(XBAR1_XBAR_IN17)/LPI2C2:TRG(XBAR1_XBAR_IN17)/LPI2C3:TRG(XBAR1_XBAR_IN17)/LPI2C4:TRG(XBAR1_XBAR_IN17);;SEMC:DM,0(SEMC_DM0);;EWM:IN(XBAR1_XBAR_IN17);SAI2:RX_DATA(SAI2_RX_DATA);DMA0:DONE,0(XBAR1_XBAR_INOUT17)/DMA0:DONE,1(XBAR1_XBAR_INOUT17)/DMA0:DONE,2(XBAR1_XBAR_INOUT17)/DMA0:DONE,3(XBAR1_XBAR_INOUT17)/DMA0:DONE,4(XBAR1_XBAR_INOUT17)/DMA0:DONE,5(XBAR1_XBAR_INOUT17)/DMA0:DONE,6(XBAR1_XBAR_INOUT17)/DMA0:DONE,7(XBAR1_XBAR_INOUT17)/DMA0:REQ,30(XBAR1_XBAR_IN17)/DMA0:REQ,31(XBAR1_XBAR_IN17)/DMA0:REQ,94(XBAR1_XBAR_IN17)/DMA0:REQ,95(XBAR1_XBAR_IN17);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN17);XBARA1:OUT,17(XBAR1_XBAR_INOUT17)/XBARA1:IN,17(XBAR1_XBAR_IN17);ENC1:POSMATCH(XBAR1_XBAR_INOUT17)/ENC2:POSMATCH(XBAR1_XBAR_INOUT17)/ENC3:POSMATCH(XBAR1_XBAR_INOUT17)/ENC4:POSMATCH(XBAR1_XBAR_INOUT17)/ENC1:PHASE,A(XBAR1_XBAR_IN17)/ENC1:PHASE,B(XBAR1_XBAR_IN17)/ENC1:INDEX(XBAR1_XBAR_IN17)/ENC1:HOME(XBAR1_XBAR_IN17)/ENC1:TRG(XBAR1_XBAR_IN17)/ENC2:PHASE,A(XBAR1_XBAR_IN17)/ENC2:PHASE,B(XBAR1_XBAR_IN17)/ENC2:INDEX(XBAR1_XBAR_IN17)/ENC2:HOME(XBAR1_XBAR_IN17)/ENC2:TRG(XBAR1_XBAR_IN17)/ENC3:PHASE,A(XBAR1_XBAR_IN17)/ENC3:PHASE,B(XBAR1_XBAR_IN17)/ENC3:INDEX(XBAR1_XBAR_IN17)/ENC3:HOME(XBAR1_XBAR_IN17)/ENC3:TRG(XBAR1_XBAR_IN17)/ENC4:PHASE,A(XBAR1_XBAR_IN17)/ENC4:PHASE,B(XBAR1_XBAR_IN17)/ENC4:INDEX(XBAR1_XBAR_IN17)/ENC4:HOME(XBAR1_XBAR_IN17)/ENC4:TRG(XBAR1_XBAR_IN17);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT17);AOI1:OUT,0(XBAR1_XBAR_INOUT17)/AOI1:OUT,1(XBAR1_XBAR_INOUT17)/AOI1:OUT,2(XBAR1_XBAR_INOUT17)/AOI1:OUT,3(XBAR1_XBAR_INOUT17)/AOI2:OUT,0(XBAR1_XBAR_INOUT17)/AOI2:OUT,1(XBAR1_XBAR_INOUT17)/AOI2:OUT,2(XBAR1_XBAR_INOUT17)/AOI2:OUT,3(XBAR1_XBAR_INOUT17);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT17)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT17);;;;;;;;;;;;;;;;;SEMC:DM,0(SEMC_DM0)
J3;GPIO_SD_B0_01;extFLASH_nCS;;GPIO3:gpio_io,13(GPIO3_IO13)/GPIO8:gpio_io,13(GPIO8_IO13);FLEXIO1:TRIG,0(XBAR1_XBAR_IN05)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN05)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN05)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN05);LPUART1:TRG(XBAR1_XBAR_IN05)/LPUART2:TRG(XBAR1_XBAR_IN05)/LPUART3:TRG(XBAR1_XBAR_IN05)/LPUART4:TRG(XBAR1_XBAR_IN05)/LPUART5:TRG(XBAR1_XBAR_IN05)/LPUART6:TRG(XBAR1_XBAR_IN05)/LPUART7:TRG(XBAR1_XBAR_IN05)/LPUART8:TRG(XBAR1_XBAR_IN05);PWM1:B,0(FLEXPWM1_PWMB0)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM1:EXT,A0(XBAR1_XBAR_IN05)/PWM1:EXT,A1(XBAR1_XBAR_IN05)/PWM1:EXT,A2(XBAR1_XBAR_IN05)/PWM1:EXT,A3(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM1:EXT_CLK(XBAR1_XBAR_IN05)/PWM1:FAULT,0(XBAR1_XBAR_IN05)/PWM1:FAULT,1(XBAR1_XBAR_IN05)/PWM1:FAULT,2(XBAR1_XBAR_IN05)/PWM1:FAULT,3(XBAR1_XBAR_IN05)/PWM1:EXT_FORCE(XBAR1_XBAR_IN05)/PWM2:EXT,A0(XBAR1_XBAR_IN05)/PWM2:EXT,A1(XBAR1_XBAR_IN05)/PWM2:EXT,A2(XBAR1_XBAR_IN05)/PWM2:EXT,A3(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM2:EXT_CLK(XBAR1_XBAR_IN05)/PWM2:FAULT,0(XBAR1_XBAR_IN05)/PWM2:FAULT,1(XBAR1_XBAR_IN05)/PWM2:EXT_FORCE(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM3:FAULT,0(XBAR1_XBAR_IN05)/PWM3:FAULT,1(XBAR1_XBAR_IN05)/PWM3:EXT_FORCE(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM4:FAULT,0(XBAR1_XBAR_IN05)/PWM4:FAULT,1(XBAR1_XBAR_IN05)/PWM4:EXT_FORCE(XBAR1_XBAR_IN05);ENET2:TX_CLK(ENET2_TX_CLK)/ENET2:REF_CLK(ENET2_REF_CLK2);LPSPI1:TRG(XBAR1_XBAR_IN05)/LPSPI2:TRG(XBAR1_XBAR_IN05)/LPSPI3:TRG(XBAR1_XBAR_IN05)/LPSPI4:TRG(XBAR1_XBAR_IN05)/LPSPI1:PCS0(LPSPI1_PCS0);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT05)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT05)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT05)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT05)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN05);CMP1:OUT(XBAR1_XBAR_INOUT05)/CMP2:OUT(XBAR1_XBAR_INOUT05)/CMP3:OUT(XBAR1_XBAR_INOUT05)/CMP4:OUT(XBAR1_XBAR_INOUT05)/CMP1:SAMPLE(XBAR1_XBAR_IN05)/CMP2:SAMPLE(XBAR1_XBAR_IN05)/CMP3:SAMPLE(XBAR1_XBAR_IN05)/CMP4:SAMPLE(XBAR1_XBAR_IN05);LPI2C3:SDA(LPI2C3_SDA)/LPI2C1:TRG(XBAR1_XBAR_IN05)/LPI2C2:TRG(XBAR1_XBAR_IN05)/LPI2C3:TRG(XBAR1_XBAR_IN05)/LPI2C4:TRG(XBAR1_XBAR_IN05);;;USDHC1:CLK(USDHC1_CLK);EWM:IN(XBAR1_XBAR_IN05);;DMA0:DONE,0(XBAR1_XBAR_INOUT05)/DMA0:DONE,1(XBAR1_XBAR_INOUT05)/DMA0:DONE,2(XBAR1_XBAR_INOUT05)/DMA0:DONE,3(XBAR1_XBAR_INOUT05)/DMA0:DONE,4(XBAR1_XBAR_INOUT05)/DMA0:DONE,5(XBAR1_XBAR_INOUT05)/DMA0:DONE,6(XBAR1_XBAR_INOUT05)/DMA0:DONE,7(XBAR1_XBAR_INOUT05)/DMA0:REQ,30(XBAR1_XBAR_IN05)/DMA0:REQ,31(XBAR1_XBAR_IN05)/DMA0:REQ,94(XBAR1_XBAR_IN05)/DMA0:REQ,95(XBAR1_XBAR_IN05);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN05);XBARA1:OUT,05(XBAR1_XBAR_INOUT05)/XBARA1:IN,05(XBAR1_XBAR_IN05);ENC1:POSMATCH(XBAR1_XBAR_INOUT05)/ENC2:POSMATCH(XBAR1_XBAR_INOUT05)/ENC3:POSMATCH(XBAR1_XBAR_INOUT05)/ENC4:POSMATCH(XBAR1_XBAR_INOUT05)/ENC1:PHASE,A(XBAR1_XBAR_IN05)/ENC1:PHASE,B(XBAR1_XBAR_IN05)/ENC1:INDEX(XBAR1_XBAR_IN05)/ENC1:HOME(XBAR1_XBAR_IN05)/ENC1:TRG(XBAR1_XBAR_IN05)/ENC2:PHASE,A(XBAR1_XBAR_IN05)/ENC2:PHASE,B(XBAR1_XBAR_IN05)/ENC2:INDEX(XBAR1_XBAR_IN05)/ENC2:HOME(XBAR1_XBAR_IN05)/ENC2:TRG(XBAR1_XBAR_IN05)/ENC3:PHASE,A(XBAR1_XBAR_IN05)/ENC3:PHASE,B(XBAR1_XBAR_IN05)/ENC3:INDEX(XBAR1_XBAR_IN05)/ENC3:HOME(XBAR1_XBAR_IN05)/ENC3:TRG(XBAR1_XBAR_IN05)/ENC4:PHASE,A(XBAR1_XBAR_IN05)/ENC4:PHASE,B(XBAR1_XBAR_IN05)/ENC4:INDEX(XBAR1_XBAR_IN05)/ENC4:HOME(XBAR1_XBAR_IN05)/ENC4:TRG(XBAR1_XBAR_IN05);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT05);AOI1:OUT,0(XBAR1_XBAR_INOUT05)/AOI1:OUT,1(XBAR1_XBAR_INOUT05)/AOI1:OUT,2(XBAR1_XBAR_INOUT05)/AOI1:OUT,3(XBAR1_XBAR_INOUT05)/AOI2:OUT,0(XBAR1_XBAR_INOUT05)/AOI2:OUT,1(XBAR1_XBAR_INOUT05)/AOI2:OUT,2(XBAR1_XBAR_INOUT05)/AOI2:OUT,3(XBAR1_XBAR_INOUT05);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT05)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT05);;FLEXSPI:FLEXSPI_B_SS1_B(FLEXSPI_B_SS1_B);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_B_SS1_B(FLEXSPI_B_SS1_B)
K3;DCDC_PSWITCH;;;;;;;;;;;;SUPPLY:DCDC_PSWITCH(DCDC_PSWITCH);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_PSWITCH(DCDC_PSWITCH)
L3;GPIO_SD_B1_06;DAC_nCS;;GPIO3:gpio_io,06(GPIO3_IO06)/GPIO8:gpio_io,06(GPIO8_IO06);;LPUART7:CTS_B(LPUART7_CTS_B);;;LPSPI2:PCS0(LPSPI2_PCS0);;;;;;USDHC2:RESET_B(USDHC2_RESET_B);;SAI1:RX_DATA0(SAI1_RX_DATA0)/SAI3:RX_BCLK(SAI3_RX_BCLK);;;;;;;;;;FLEXSPI:FLEXSPI_A_SS0_B(FLEXSPI_A_SS0_B);;;;;;;;;;;;;;;LPSPI2:PCS0(LPSPI2_PCS0)
M3;GPIO_SD_B1_02;CAN1_TX;;GPIO3:gpio_io,02(GPIO3_IO02)/GPIO8:gpio_io,02(GPIO8_IO02);;;PWM2:A,3(FLEXPWM2_PWMA3);;;;;;;;USDHC2:DATA,1(USDHC2_DATA1);;SAI1:TX_DATA1(SAI1_TX_DATA1)/SAI3:TX_SYNC(SAI3_TX_SYNC);;;;;;;;;;FLEXSPI:FLEXSPI_B_DATA1(FLEXSPI_B_DATA1);;;CAN1:TX(FLEXCAN1_TX);;;;CCM:WAIT(CCM_WAIT);;;;;;;;CAN1:TX(FLEXCAN1_TX)
N3;GPIO_SD_B1_05;NC;;GPIO3:gpio_io,05(GPIO3_IO05)/GPIO8:gpio_io,05(GPIO8_IO05);;;;;;;;LPI2C1:SDA(LPI2C1_SDA);;;USDHC2:CMD(USDHC2_CMD);;SAI1:RX_BCLK(SAI1_RX_BCLK)/SAI3:RX_SYNC(SAI3_RX_SYNC);;;;;;;;;;FLEXSPI:FLEXSPI_A_DQS(FLEXSPI_A_DQS)/FLEXSPI:FLEXSPI_B_SS0_B(FLEXSPI_B_SS0_B);;;;;;;;;;;;;;;
P3;GPIO_SD_B1_08;DAC_MOSI;;GPIO3:gpio_io,08(GPIO3_IO08)/GPIO8:gpio_io,08(GPIO8_IO08);;LPUART7:TX(LPUART7_TX);;;LPSPI2:SDO(LPSPI2_SDO);;;;;SEMC:CSX,2(SEMC_CSX2);USDHC2:DATA,4(USDHC2_DATA4);;SAI1:TX_BCLK(SAI1_TX_BCLK);;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA0(FLEXSPI_A_DATA0);;;;;;;;;;;;;;;LPSPI2:SDO(LPSPI2_SDO)
A4;GPIO_EMC_17;extRAM_ADDR8;;GPIO4:gpio_io,17(GPIO4_IO17)/GPIO9:gpio_io,17(GPIO9_IO17);;LPUART4:CTS_B(LPUART4_CTS_B);PWM4:A,3(FLEXPWM4_PWMA3);;;TMR3:TIMER,2(QTIMER3_TIMER2);;;;SEMC:ADDR,08(SEMC_ADDR08);;;;;;;;;;;;;;;;CAN1:TX(FLEXCAN1_TX);;;;;;;;;;;;SEMC:ADDR,08(SEMC_ADDR08)
B4;GPIO_EMC_19;extRAM_ADDR11;;GPIO4:gpio_io,19(GPIO4_IO19)/GPIO9:gpio_io,19(GPIO9_IO19);;LPUART4:TX(LPUART4_TX);PWM2:A,3(FLEXPWM2_PWMA3);ENET:RX_DATA,1(ENET_RX_DATA1);;TMR2:TIMER,0(QTIMER2_TIMER0);;;;SEMC:ADDR,11(SEMC_ADDR11);;;;;;;;;;;;;;;;;;;;;;;;;;;SNVS:SNVS_VIO_5_B(SNVS_VIO_5_B);SEMC:ADDR,11(SEMC_ADDR11)
C4;GPIO_EMC_33;extRAM_DQ11;;GPIO3:gpio_io,19(GPIO3_IO19)/GPIO8:gpio_io,19(GPIO8_IO19);;;PWM3:A,2(FLEXPWM3_PWMA2);ENET2:TX_CLK(ENET2_TX_CLK)/ENET2:REF_CLK(ENET2_REF_CLK2);;;;;;SEMC:DATA,11(SEMC_DATA11);USDHC1:RESET_B(USDHC1_RESET_B);;SAI3:RX_DATA(SAI3_RX_DATA);;;;;CSI:DATA,20(CSI_DATA20);;;;;;;;;;;;;;;;;;;;SEMC:DATA,11(SEMC_DATA11)
D4;GPIO_EMC_34;extRAM_DQ12;;GPIO3:gpio_io,20(GPIO3_IO20)/GPIO8:gpio_io,20(GPIO8_IO20);;;PWM3:B,2(FLEXPWM3_PWMB2);ENET2:RX_ER(ENET2_RX_ER);;;;;;SEMC:DATA,12(SEMC_DATA12);USDHC1:VSELECT(USDHC1_VSELECT);;SAI3:RX_SYNC(SAI3_RX_SYNC);;;;;CSI:DATA,19(CSI_DATA19);;;;;;;;;;;;;;;;;;;;SEMC:DATA,12(SEMC_DATA12)
E4;GPIO_EMC_37;extRAM_DQ15;;GPIO3:gpio_io,23(GPIO3_IO23)/GPIO8:gpio_io,23(GPIO8_IO23);FLEXIO1:TRIG,0(XBAR1_XBAR_IN23)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN23)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN23)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN23);LPUART1:TRG(XBAR1_XBAR_IN23)/LPUART2:TRG(XBAR1_XBAR_IN23)/LPUART3:TRG(XBAR1_XBAR_IN23)/LPUART4:TRG(XBAR1_XBAR_IN23)/LPUART5:TRG(XBAR1_XBAR_IN23)/LPUART6:TRG(XBAR1_XBAR_IN23)/LPUART7:TRG(XBAR1_XBAR_IN23)/LPUART8:TRG(XBAR1_XBAR_IN23);PWM1:EXT,A0(XBAR1_XBAR_IN23)/PWM1:EXT,A1(XBAR1_XBAR_IN23)/PWM1:EXT,A2(XBAR1_XBAR_IN23)/PWM1:EXT,A3(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM1:EXT_CLK(XBAR1_XBAR_IN23)/PWM1:FAULT,0(XBAR1_XBAR_IN23)/PWM1:FAULT,1(XBAR1_XBAR_IN23)/PWM1:FAULT,2(XBAR1_XBAR_IN23)/PWM1:FAULT,3(XBAR1_XBAR_IN23)/PWM1:EXT_FORCE(XBAR1_XBAR_IN23)/PWM2:EXT,A0(XBAR1_XBAR_IN23)/PWM2:EXT,A1(XBAR1_XBAR_IN23)/PWM2:EXT,A2(XBAR1_XBAR_IN23)/PWM2:EXT,A3(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM2:EXT_CLK(XBAR1_XBAR_IN23)/PWM2:FAULT,0(XBAR1_XBAR_IN23)/PWM2:FAULT,1(XBAR1_XBAR_IN23)/PWM2:EXT_FORCE(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM3:FAULT,0(XBAR1_XBAR_IN23)/PWM3:FAULT,1(XBAR1_XBAR_IN23)/PWM3:EXT_FORCE(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM4:FAULT,0(XBAR1_XBAR_IN23)/PWM4:FAULT,1(XBAR1_XBAR_IN23)/PWM4:EXT_FORCE(XBAR1_XBAR_IN23);ENET2:RX_EN(ENET2_RX_EN);LPSPI1:TRG(XBAR1_XBAR_IN23)/LPSPI2:TRG(XBAR1_XBAR_IN23)/LPSPI3:TRG(XBAR1_XBAR_IN23)/LPSPI4:TRG(XBAR1_XBAR_IN23);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN23);CMP1:SAMPLE(XBAR1_XBAR_IN23)/CMP2:SAMPLE(XBAR1_XBAR_IN23)/CMP3:SAMPLE(XBAR1_XBAR_IN23)/CMP4:SAMPLE(XBAR1_XBAR_IN23);LPI2C1:TRG(XBAR1_XBAR_IN23)/LPI2C2:TRG(XBAR1_XBAR_IN23)/LPI2C3:TRG(XBAR1_XBAR_IN23)/LPI2C4:TRG(XBAR1_XBAR_IN23);;SEMC:DATA,15(SEMC_DATA15);USDHC2:WP(USDHC2_WP);EWM:IN(XBAR1_XBAR_IN23);SAI3:MCLK(SAI3_MCLK);DMA0:REQ,30(XBAR1_XBAR_IN23)/DMA0:REQ,31(XBAR1_XBAR_IN23)/DMA0:REQ,94(XBAR1_XBAR_IN23)/DMA0:REQ,95(XBAR1_XBAR_IN23);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN23)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN23)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN23)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN23);XBARA1:IN,23(XBAR1_XBAR_IN23);ENC1:PHASE,A(XBAR1_XBAR_IN23)/ENC1:PHASE,B(XBAR1_XBAR_IN23)/ENC1:INDEX(XBAR1_XBAR_IN23)/ENC1:HOME(XBAR1_XBAR_IN23)/ENC1:TRG(XBAR1_XBAR_IN23)/ENC2:PHASE,A(XBAR1_XBAR_IN23)/ENC2:PHASE,B(XBAR1_XBAR_IN23)/ENC2:INDEX(XBAR1_XBAR_IN23)/ENC2:HOME(XBAR1_XBAR_IN23)/ENC2:TRG(XBAR1_XBAR_IN23)/ENC3:PHASE,A(XBAR1_XBAR_IN23)/ENC3:PHASE,B(XBAR1_XBAR_IN23)/ENC3:INDEX(XBAR1_XBAR_IN23)/ENC3:HOME(XBAR1_XBAR_IN23)/ENC3:TRG(XBAR1_XBAR_IN23)/ENC4:PHASE,A(XBAR1_XBAR_IN23)/ENC4:PHASE,B(XBAR1_XBAR_IN23)/ENC4:INDEX(XBAR1_XBAR_IN23)/ENC4:HOME(XBAR1_XBAR_IN23)/ENC4:TRG(XBAR1_XBAR_IN23);CSI:DATA,16(CSI_DATA16);;;;;;GPT1:COMPARE,3(GPT1_COMPARE3);;CAN3:RX(FLEXCAN3_RX);;;;;;;;;;;;SEMC:DATA,15(SEMC_DATA15)
F4;GPIO_EMC_02;extRAM_DQ2;;GPIO4:gpio_io,02(GPIO4_IO02)/GPIO9:gpio_io,02(GPIO9_IO02);FLEXIO1:TRIG,0(XBAR1_XBAR_IN04)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN04)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN04)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN04)/FLEXIO1:IO,02(FLEXIO1_FLEXIO02);LPUART1:TRG(XBAR1_XBAR_IN04)/LPUART2:TRG(XBAR1_XBAR_IN04)/LPUART3:TRG(XBAR1_XBAR_IN04)/LPUART4:TRG(XBAR1_XBAR_IN04)/LPUART5:TRG(XBAR1_XBAR_IN04)/LPUART6:TRG(XBAR1_XBAR_IN04)/LPUART7:TRG(XBAR1_XBAR_IN04)/LPUART8:TRG(XBAR1_XBAR_IN04);PWM4:A,1(FLEXPWM4_PWMA1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM1:EXT,A0(XBAR1_XBAR_IN04)/PWM1:EXT,A1(XBAR1_XBAR_IN04)/PWM1:EXT,A2(XBAR1_XBAR_IN04)/PWM1:EXT,A3(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM1:EXT_CLK(XBAR1_XBAR_IN04)/PWM1:FAULT,0(XBAR1_XBAR_IN04)/PWM1:FAULT,1(XBAR1_XBAR_IN04)/PWM1:FAULT,2(XBAR1_XBAR_IN04)/PWM1:FAULT,3(XBAR1_XBAR_IN04)/PWM1:EXT_FORCE(XBAR1_XBAR_IN04)/PWM2:EXT,A0(XBAR1_XBAR_IN04)/PWM2:EXT,A1(XBAR1_XBAR_IN04)/PWM2:EXT,A2(XBAR1_XBAR_IN04)/PWM2:EXT,A3(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM2:EXT_CLK(XBAR1_XBAR_IN04)/PWM2:FAULT,0(XBAR1_XBAR_IN04)/PWM2:FAULT,1(XBAR1_XBAR_IN04)/PWM2:EXT_FORCE(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM3:FAULT,0(XBAR1_XBAR_IN04)/PWM3:FAULT,1(XBAR1_XBAR_IN04)/PWM3:EXT_FORCE(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM4:FAULT,0(XBAR1_XBAR_IN04)/PWM4:FAULT,1(XBAR1_XBAR_IN04)/PWM4:EXT_FORCE(XBAR1_XBAR_IN04);;LPSPI2:SDO(LPSPI2_SDO)/LPSPI1:TRG(XBAR1_XBAR_IN04)/LPSPI2:TRG(XBAR1_XBAR_IN04)/LPSPI3:TRG(XBAR1_XBAR_IN04)/LPSPI4:TRG(XBAR1_XBAR_IN04);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT04)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT04)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT04)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT04)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN04);CMP1:OUT(XBAR1_XBAR_INOUT04)/CMP2:OUT(XBAR1_XBAR_INOUT04)/CMP3:OUT(XBAR1_XBAR_INOUT04)/CMP4:OUT(XBAR1_XBAR_INOUT04)/CMP1:SAMPLE(XBAR1_XBAR_IN04)/CMP2:SAMPLE(XBAR1_XBAR_IN04)/CMP3:SAMPLE(XBAR1_XBAR_IN04)/CMP4:SAMPLE(XBAR1_XBAR_IN04);LPI2C1:TRG(XBAR1_XBAR_IN04)/LPI2C2:TRG(XBAR1_XBAR_IN04)/LPI2C3:TRG(XBAR1_XBAR_IN04)/LPI2C4:TRG(XBAR1_XBAR_IN04);;SEMC:DATA,02(SEMC_DATA02);;EWM:IN(XBAR1_XBAR_IN04);;DMA0:DONE,0(XBAR1_XBAR_INOUT04)/DMA0:DONE,1(XBAR1_XBAR_INOUT04)/DMA0:DONE,2(XBAR1_XBAR_INOUT04)/DMA0:DONE,3(XBAR1_XBAR_INOUT04)/DMA0:DONE,4(XBAR1_XBAR_INOUT04)/DMA0:DONE,5(XBAR1_XBAR_INOUT04)/DMA0:DONE,6(XBAR1_XBAR_INOUT04)/DMA0:DONE,7(XBAR1_XBAR_INOUT04)/DMA0:REQ,30(XBAR1_XBAR_IN04)/DMA0:REQ,31(XBAR1_XBAR_IN04)/DMA0:REQ,94(XBAR1_XBAR_IN04)/DMA0:REQ,95(XBAR1_XBAR_IN04);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN04);XBARA1:OUT,04(XBAR1_XBAR_INOUT04)/XBARA1:IN,04(XBAR1_XBAR_IN04);ENC1:POSMATCH(XBAR1_XBAR_INOUT04)/ENC2:POSMATCH(XBAR1_XBAR_INOUT04)/ENC3:POSMATCH(XBAR1_XBAR_INOUT04)/ENC4:POSMATCH(XBAR1_XBAR_INOUT04)/ENC1:PHASE,A(XBAR1_XBAR_IN04)/ENC1:PHASE,B(XBAR1_XBAR_IN04)/ENC1:INDEX(XBAR1_XBAR_IN04)/ENC1:HOME(XBAR1_XBAR_IN04)/ENC1:TRG(XBAR1_XBAR_IN04)/ENC2:PHASE,A(XBAR1_XBAR_IN04)/ENC2:PHASE,B(XBAR1_XBAR_IN04)/ENC2:INDEX(XBAR1_XBAR_IN04)/ENC2:HOME(XBAR1_XBAR_IN04)/ENC2:TRG(XBAR1_XBAR_IN04)/ENC3:PHASE,A(XBAR1_XBAR_IN04)/ENC3:PHASE,B(XBAR1_XBAR_IN04)/ENC3:INDEX(XBAR1_XBAR_IN04)/ENC3:HOME(XBAR1_XBAR_IN04)/ENC3:TRG(XBAR1_XBAR_IN04)/ENC4:PHASE,A(XBAR1_XBAR_IN04)/ENC4:PHASE,B(XBAR1_XBAR_IN04)/ENC4:INDEX(XBAR1_XBAR_IN04)/ENC4:HOME(XBAR1_XBAR_IN04)/ENC4:TRG(XBAR1_XBAR_IN04);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT04);AOI1:OUT,0(XBAR1_XBAR_INOUT04)/AOI1:OUT,1(XBAR1_XBAR_INOUT04)/AOI1:OUT,2(XBAR1_XBAR_INOUT04)/AOI1:OUT,3(XBAR1_XBAR_INOUT04)/AOI2:OUT,0(XBAR1_XBAR_INOUT04)/AOI2:OUT,1(XBAR1_XBAR_INOUT04)/AOI2:OUT,2(XBAR1_XBAR_INOUT04)/AOI2:OUT,3(XBAR1_XBAR_INOUT04);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT04)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT04);;;;;;;;;;;;;;;;;SEMC:DATA,02(SEMC_DATA02)
G4;GPIO_EMC_03;extRAM_DQ3;;GPIO4:gpio_io,03(GPIO4_IO03)/GPIO9:gpio_io,03(GPIO9_IO03);FLEXIO1:TRIG,0(XBAR1_XBAR_IN05)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN05)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN05)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN05)/FLEXIO1:IO,03(FLEXIO1_FLEXIO03);LPUART1:TRG(XBAR1_XBAR_IN05)/LPUART2:TRG(XBAR1_XBAR_IN05)/LPUART3:TRG(XBAR1_XBAR_IN05)/LPUART4:TRG(XBAR1_XBAR_IN05)/LPUART5:TRG(XBAR1_XBAR_IN05)/LPUART6:TRG(XBAR1_XBAR_IN05)/LPUART7:TRG(XBAR1_XBAR_IN05)/LPUART8:TRG(XBAR1_XBAR_IN05);PWM4:B,1(FLEXPWM4_PWMB1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM1:EXT,A0(XBAR1_XBAR_IN05)/PWM1:EXT,A1(XBAR1_XBAR_IN05)/PWM1:EXT,A2(XBAR1_XBAR_IN05)/PWM1:EXT,A3(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM1:EXT_CLK(XBAR1_XBAR_IN05)/PWM1:FAULT,0(XBAR1_XBAR_IN05)/PWM1:FAULT,1(XBAR1_XBAR_IN05)/PWM1:FAULT,2(XBAR1_XBAR_IN05)/PWM1:FAULT,3(XBAR1_XBAR_IN05)/PWM1:EXT_FORCE(XBAR1_XBAR_IN05)/PWM2:EXT,A0(XBAR1_XBAR_IN05)/PWM2:EXT,A1(XBAR1_XBAR_IN05)/PWM2:EXT,A2(XBAR1_XBAR_IN05)/PWM2:EXT,A3(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM2:EXT_CLK(XBAR1_XBAR_IN05)/PWM2:FAULT,0(XBAR1_XBAR_IN05)/PWM2:FAULT,1(XBAR1_XBAR_IN05)/PWM2:EXT_FORCE(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM3:FAULT,0(XBAR1_XBAR_IN05)/PWM3:FAULT,1(XBAR1_XBAR_IN05)/PWM3:EXT_FORCE(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM4:FAULT,0(XBAR1_XBAR_IN05)/PWM4:FAULT,1(XBAR1_XBAR_IN05)/PWM4:EXT_FORCE(XBAR1_XBAR_IN05);;LPSPI2:SDI(LPSPI2_SDI)/LPSPI1:TRG(XBAR1_XBAR_IN05)/LPSPI2:TRG(XBAR1_XBAR_IN05)/LPSPI3:TRG(XBAR1_XBAR_IN05)/LPSPI4:TRG(XBAR1_XBAR_IN05);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT05)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT05)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT05)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT05)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT05)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN05);CMP1:OUT(XBAR1_XBAR_INOUT05)/CMP2:OUT(XBAR1_XBAR_INOUT05)/CMP3:OUT(XBAR1_XBAR_INOUT05)/CMP4:OUT(XBAR1_XBAR_INOUT05)/CMP1:SAMPLE(XBAR1_XBAR_IN05)/CMP2:SAMPLE(XBAR1_XBAR_IN05)/CMP3:SAMPLE(XBAR1_XBAR_IN05)/CMP4:SAMPLE(XBAR1_XBAR_IN05);LPI2C1:TRG(XBAR1_XBAR_IN05)/LPI2C2:TRG(XBAR1_XBAR_IN05)/LPI2C3:TRG(XBAR1_XBAR_IN05)/LPI2C4:TRG(XBAR1_XBAR_IN05);;SEMC:DATA,03(SEMC_DATA03);;EWM:IN(XBAR1_XBAR_IN05);;DMA0:DONE,0(XBAR1_XBAR_INOUT05)/DMA0:DONE,1(XBAR1_XBAR_INOUT05)/DMA0:DONE,2(XBAR1_XBAR_INOUT05)/DMA0:DONE,3(XBAR1_XBAR_INOUT05)/DMA0:DONE,4(XBAR1_XBAR_INOUT05)/DMA0:DONE,5(XBAR1_XBAR_INOUT05)/DMA0:DONE,6(XBAR1_XBAR_INOUT05)/DMA0:DONE,7(XBAR1_XBAR_INOUT05)/DMA0:REQ,30(XBAR1_XBAR_IN05)/DMA0:REQ,31(XBAR1_XBAR_IN05)/DMA0:REQ,94(XBAR1_XBAR_IN05)/DMA0:REQ,95(XBAR1_XBAR_IN05);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN05);XBARA1:OUT,05(XBAR1_XBAR_INOUT05)/XBARA1:IN,05(XBAR1_XBAR_IN05);ENC1:POSMATCH(XBAR1_XBAR_INOUT05)/ENC2:POSMATCH(XBAR1_XBAR_INOUT05)/ENC3:POSMATCH(XBAR1_XBAR_INOUT05)/ENC4:POSMATCH(XBAR1_XBAR_INOUT05)/ENC1:PHASE,A(XBAR1_XBAR_IN05)/ENC1:PHASE,B(XBAR1_XBAR_IN05)/ENC1:INDEX(XBAR1_XBAR_IN05)/ENC1:HOME(XBAR1_XBAR_IN05)/ENC1:TRG(XBAR1_XBAR_IN05)/ENC2:PHASE,A(XBAR1_XBAR_IN05)/ENC2:PHASE,B(XBAR1_XBAR_IN05)/ENC2:INDEX(XBAR1_XBAR_IN05)/ENC2:HOME(XBAR1_XBAR_IN05)/ENC2:TRG(XBAR1_XBAR_IN05)/ENC3:PHASE,A(XBAR1_XBAR_IN05)/ENC3:PHASE,B(XBAR1_XBAR_IN05)/ENC3:INDEX(XBAR1_XBAR_IN05)/ENC3:HOME(XBAR1_XBAR_IN05)/ENC3:TRG(XBAR1_XBAR_IN05)/ENC4:PHASE,A(XBAR1_XBAR_IN05)/ENC4:PHASE,B(XBAR1_XBAR_IN05)/ENC4:INDEX(XBAR1_XBAR_IN05)/ENC4:HOME(XBAR1_XBAR_IN05)/ENC4:TRG(XBAR1_XBAR_IN05);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT05);AOI1:OUT,0(XBAR1_XBAR_INOUT05)/AOI1:OUT,1(XBAR1_XBAR_INOUT05)/AOI1:OUT,2(XBAR1_XBAR_INOUT05)/AOI1:OUT,3(XBAR1_XBAR_INOUT05)/AOI2:OUT,0(XBAR1_XBAR_INOUT05)/AOI2:OUT,1(XBAR1_XBAR_INOUT05)/AOI2:OUT,2(XBAR1_XBAR_INOUT05)/AOI2:OUT,3(XBAR1_XBAR_INOUT05);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT05)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT05);;;;;;;;;;;;;;;;;SEMC:DATA,03(SEMC_DATA03)
H4;GPIO_EMC_07;extRAM_DQ7;;GPIO4:gpio_io,07(GPIO4_IO07)/GPIO9:gpio_io,07(GPIO9_IO07);FLEXIO1:TRIG,0(XBAR1_XBAR_IN09)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN09)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN09)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN09)/FLEXIO1:IO,07(FLEXIO1_FLEXIO07);LPUART1:TRG(XBAR1_XBAR_IN09)/LPUART2:TRG(XBAR1_XBAR_IN09)/LPUART3:TRG(XBAR1_XBAR_IN09)/LPUART4:TRG(XBAR1_XBAR_IN09)/LPUART5:TRG(XBAR1_XBAR_IN09)/LPUART6:TRG(XBAR1_XBAR_IN09)/LPUART7:TRG(XBAR1_XBAR_IN09)/LPUART8:TRG(XBAR1_XBAR_IN09);PWM2:B,0(FLEXPWM2_PWMB0)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM1:EXT,A0(XBAR1_XBAR_IN09)/PWM1:EXT,A1(XBAR1_XBAR_IN09)/PWM1:EXT,A2(XBAR1_XBAR_IN09)/PWM1:EXT,A3(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM1:EXT_CLK(XBAR1_XBAR_IN09)/PWM1:FAULT,0(XBAR1_XBAR_IN09)/PWM1:FAULT,1(XBAR1_XBAR_IN09)/PWM1:FAULT,2(XBAR1_XBAR_IN09)/PWM1:FAULT,3(XBAR1_XBAR_IN09)/PWM1:EXT_FORCE(XBAR1_XBAR_IN09)/PWM2:EXT,A0(XBAR1_XBAR_IN09)/PWM2:EXT,A1(XBAR1_XBAR_IN09)/PWM2:EXT,A2(XBAR1_XBAR_IN09)/PWM2:EXT,A3(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM2:EXT_CLK(XBAR1_XBAR_IN09)/PWM2:FAULT,0(XBAR1_XBAR_IN09)/PWM2:FAULT,1(XBAR1_XBAR_IN09)/PWM2:EXT_FORCE(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM3:FAULT,0(XBAR1_XBAR_IN09)/PWM3:FAULT,1(XBAR1_XBAR_IN09)/PWM3:EXT_FORCE(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM4:FAULT,0(XBAR1_XBAR_IN09)/PWM4:FAULT,1(XBAR1_XBAR_IN09)/PWM4:EXT_FORCE(XBAR1_XBAR_IN09);;LPSPI1:TRG(XBAR1_XBAR_IN09)/LPSPI2:TRG(XBAR1_XBAR_IN09)/LPSPI3:TRG(XBAR1_XBAR_IN09)/LPSPI4:TRG(XBAR1_XBAR_IN09);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT09)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT09)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT09)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT09)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT09)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN09);CMP1:OUT(XBAR1_XBAR_INOUT09)/CMP2:OUT(XBAR1_XBAR_INOUT09)/CMP3:OUT(XBAR1_XBAR_INOUT09)/CMP4:OUT(XBAR1_XBAR_INOUT09)/CMP1:SAMPLE(XBAR1_XBAR_IN09)/CMP2:SAMPLE(XBAR1_XBAR_IN09)/CMP3:SAMPLE(XBAR1_XBAR_IN09)/CMP4:SAMPLE(XBAR1_XBAR_IN09);LPI2C1:TRG(XBAR1_XBAR_IN09)/LPI2C2:TRG(XBAR1_XBAR_IN09)/LPI2C3:TRG(XBAR1_XBAR_IN09)/LPI2C4:TRG(XBAR1_XBAR_IN09);;SEMC:DATA,07(SEMC_DATA07);;EWM:IN(XBAR1_XBAR_IN09);SAI2:MCLK(SAI2_MCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT09)/DMA0:DONE,1(XBAR1_XBAR_INOUT09)/DMA0:DONE,2(XBAR1_XBAR_INOUT09)/DMA0:DONE,3(XBAR1_XBAR_INOUT09)/DMA0:DONE,4(XBAR1_XBAR_INOUT09)/DMA0:DONE,5(XBAR1_XBAR_INOUT09)/DMA0:DONE,6(XBAR1_XBAR_INOUT09)/DMA0:DONE,7(XBAR1_XBAR_INOUT09)/DMA0:REQ,30(XBAR1_XBAR_IN09)/DMA0:REQ,31(XBAR1_XBAR_IN09)/DMA0:REQ,94(XBAR1_XBAR_IN09)/DMA0:REQ,95(XBAR1_XBAR_IN09);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN09);XBARA1:OUT,09(XBAR1_XBAR_INOUT09)/XBARA1:IN,09(XBAR1_XBAR_IN09);ENC1:POSMATCH(XBAR1_XBAR_INOUT09)/ENC2:POSMATCH(XBAR1_XBAR_INOUT09)/ENC3:POSMATCH(XBAR1_XBAR_INOUT09)/ENC4:POSMATCH(XBAR1_XBAR_INOUT09)/ENC1:PHASE,A(XBAR1_XBAR_IN09)/ENC1:PHASE,B(XBAR1_XBAR_IN09)/ENC1:INDEX(XBAR1_XBAR_IN09)/ENC1:HOME(XBAR1_XBAR_IN09)/ENC1:TRG(XBAR1_XBAR_IN09)/ENC2:PHASE,A(XBAR1_XBAR_IN09)/ENC2:PHASE,B(XBAR1_XBAR_IN09)/ENC2:INDEX(XBAR1_XBAR_IN09)/ENC2:HOME(XBAR1_XBAR_IN09)/ENC2:TRG(XBAR1_XBAR_IN09)/ENC3:PHASE,A(XBAR1_XBAR_IN09)/ENC3:PHASE,B(XBAR1_XBAR_IN09)/ENC3:INDEX(XBAR1_XBAR_IN09)/ENC3:HOME(XBAR1_XBAR_IN09)/ENC3:TRG(XBAR1_XBAR_IN09)/ENC4:PHASE,A(XBAR1_XBAR_IN09)/ENC4:PHASE,B(XBAR1_XBAR_IN09)/ENC4:INDEX(XBAR1_XBAR_IN09)/ENC4:HOME(XBAR1_XBAR_IN09)/ENC4:TRG(XBAR1_XBAR_IN09);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT09);AOI1:OUT,0(XBAR1_XBAR_INOUT09)/AOI1:OUT,1(XBAR1_XBAR_INOUT09)/AOI1:OUT,2(XBAR1_XBAR_INOUT09)/AOI1:OUT,3(XBAR1_XBAR_INOUT09)/AOI2:OUT,0(XBAR1_XBAR_INOUT09)/AOI2:OUT,1(XBAR1_XBAR_INOUT09)/AOI2:OUT,2(XBAR1_XBAR_INOUT09)/AOI2:OUT,3(XBAR1_XBAR_INOUT09);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT09)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT09);;;;;;;;;;;;;;;;;SEMC:DATA,07(SEMC_DATA07)
J4;GPIO_SD_B0_00;IMU_SCK;IMU_SCK;GPIO3:gpio_io,12(GPIO3_IO12)/GPIO8:gpio_io,12(GPIO8_IO12);FLEXIO1:TRIG,0(XBAR1_XBAR_IN04)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN04)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN04)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN04);LPUART1:TRG(XBAR1_XBAR_IN04)/LPUART2:TRG(XBAR1_XBAR_IN04)/LPUART3:TRG(XBAR1_XBAR_IN04)/LPUART4:TRG(XBAR1_XBAR_IN04)/LPUART5:TRG(XBAR1_XBAR_IN04)/LPUART6:TRG(XBAR1_XBAR_IN04)/LPUART7:TRG(XBAR1_XBAR_IN04)/LPUART8:TRG(XBAR1_XBAR_IN04);PWM1:A,0(FLEXPWM1_PWMA0)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM1:EXT,A0(XBAR1_XBAR_IN04)/PWM1:EXT,A1(XBAR1_XBAR_IN04)/PWM1:EXT,A2(XBAR1_XBAR_IN04)/PWM1:EXT,A3(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM1:EXT_CLK(XBAR1_XBAR_IN04)/PWM1:FAULT,0(XBAR1_XBAR_IN04)/PWM1:FAULT,1(XBAR1_XBAR_IN04)/PWM1:FAULT,2(XBAR1_XBAR_IN04)/PWM1:FAULT,3(XBAR1_XBAR_IN04)/PWM1:EXT_FORCE(XBAR1_XBAR_IN04)/PWM2:EXT,A0(XBAR1_XBAR_IN04)/PWM2:EXT,A1(XBAR1_XBAR_IN04)/PWM2:EXT,A2(XBAR1_XBAR_IN04)/PWM2:EXT,A3(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM2:EXT_CLK(XBAR1_XBAR_IN04)/PWM2:FAULT,0(XBAR1_XBAR_IN04)/PWM2:FAULT,1(XBAR1_XBAR_IN04)/PWM2:EXT_FORCE(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM3:FAULT,0(XBAR1_XBAR_IN04)/PWM3:FAULT,1(XBAR1_XBAR_IN04)/PWM3:EXT_FORCE(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM4:FAULT,0(XBAR1_XBAR_IN04)/PWM4:FAULT,1(XBAR1_XBAR_IN04)/PWM4:EXT_FORCE(XBAR1_XBAR_IN04);ENET2:TX_EN(ENET2_TX_EN);LPSPI1:TRG(XBAR1_XBAR_IN04)/LPSPI2:TRG(XBAR1_XBAR_IN04)/LPSPI3:TRG(XBAR1_XBAR_IN04)/LPSPI4:TRG(XBAR1_XBAR_IN04)/LPSPI1:SCK(LPSPI1_SCK);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT04)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT04)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT04)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT04)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT04)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN04);CMP1:OUT(XBAR1_XBAR_INOUT04)/CMP2:OUT(XBAR1_XBAR_INOUT04)/CMP3:OUT(XBAR1_XBAR_INOUT04)/CMP4:OUT(XBAR1_XBAR_INOUT04)/CMP1:SAMPLE(XBAR1_XBAR_IN04)/CMP2:SAMPLE(XBAR1_XBAR_IN04)/CMP3:SAMPLE(XBAR1_XBAR_IN04)/CMP4:SAMPLE(XBAR1_XBAR_IN04);LPI2C3:SCL(LPI2C3_SCL)/LPI2C1:TRG(XBAR1_XBAR_IN04)/LPI2C2:TRG(XBAR1_XBAR_IN04)/LPI2C3:TRG(XBAR1_XBAR_IN04)/LPI2C4:TRG(XBAR1_XBAR_IN04);;SEMC:DQS4(SEMC_DQS4);USDHC1:CMD(USDHC1_CMD);EWM:IN(XBAR1_XBAR_IN04);;DMA0:DONE,0(XBAR1_XBAR_INOUT04)/DMA0:DONE,1(XBAR1_XBAR_INOUT04)/DMA0:DONE,2(XBAR1_XBAR_INOUT04)/DMA0:DONE,3(XBAR1_XBAR_INOUT04)/DMA0:DONE,4(XBAR1_XBAR_INOUT04)/DMA0:DONE,5(XBAR1_XBAR_INOUT04)/DMA0:DONE,6(XBAR1_XBAR_INOUT04)/DMA0:DONE,7(XBAR1_XBAR_INOUT04)/DMA0:REQ,30(XBAR1_XBAR_IN04)/DMA0:REQ,31(XBAR1_XBAR_IN04)/DMA0:REQ,94(XBAR1_XBAR_IN04)/DMA0:REQ,95(XBAR1_XBAR_IN04);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN04);XBARA1:OUT,04(XBAR1_XBAR_INOUT04)/XBARA1:IN,04(XBAR1_XBAR_IN04);ENC1:POSMATCH(XBAR1_XBAR_INOUT04)/ENC2:POSMATCH(XBAR1_XBAR_INOUT04)/ENC3:POSMATCH(XBAR1_XBAR_INOUT04)/ENC4:POSMATCH(XBAR1_XBAR_INOUT04)/ENC1:PHASE,A(XBAR1_XBAR_IN04)/ENC1:PHASE,B(XBAR1_XBAR_IN04)/ENC1:INDEX(XBAR1_XBAR_IN04)/ENC1:HOME(XBAR1_XBAR_IN04)/ENC1:TRG(XBAR1_XBAR_IN04)/ENC2:PHASE,A(XBAR1_XBAR_IN04)/ENC2:PHASE,B(XBAR1_XBAR_IN04)/ENC2:INDEX(XBAR1_XBAR_IN04)/ENC2:HOME(XBAR1_XBAR_IN04)/ENC2:TRG(XBAR1_XBAR_IN04)/ENC3:PHASE,A(XBAR1_XBAR_IN04)/ENC3:PHASE,B(XBAR1_XBAR_IN04)/ENC3:INDEX(XBAR1_XBAR_IN04)/ENC3:HOME(XBAR1_XBAR_IN04)/ENC3:TRG(XBAR1_XBAR_IN04)/ENC4:PHASE,A(XBAR1_XBAR_IN04)/ENC4:PHASE,B(XBAR1_XBAR_IN04)/ENC4:INDEX(XBAR1_XBAR_IN04)/ENC4:HOME(XBAR1_XBAR_IN04)/ENC4:TRG(XBAR1_XBAR_IN04);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT04);AOI1:OUT,0(XBAR1_XBAR_INOUT04)/AOI1:OUT,1(XBAR1_XBAR_INOUT04)/AOI1:OUT,2(XBAR1_XBAR_INOUT04)/AOI1:OUT,3(XBAR1_XBAR_INOUT04)/AOI2:OUT,0(XBAR1_XBAR_INOUT04)/AOI2:OUT,1(XBAR1_XBAR_INOUT04)/AOI2:OUT,2(XBAR1_XBAR_INOUT04)/AOI2:OUT,3(XBAR1_XBAR_INOUT04);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT04)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT04);;FLEXSPI:FLEXSPI_A_SS1_B(FLEXSPI_A_SS1_B);;;;;;;;;;;;;;;LPSPI1:SCK(LPSPI1_SCK)
K4;DCDC_IN_Q;;;;;;;;;;;;SUPPLY:DCDC_IN_Q(DCDC_IN_Q);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_IN_Q(DCDC_IN_Q)
L4;GPIO_SD_B1_07;DAC_SCLK;;GPIO3:gpio_io,07(GPIO3_IO07)/GPIO8:gpio_io,07(GPIO8_IO07);;LPUART7:RTS_B(LPUART7_RTS_B);;;LPSPI2:SCK(LPSPI2_SCK);;;;;SEMC:CSX,1(SEMC_CSX1);;;SAI1:TX_DATA0(SAI1_TX_DATA0);;;;;;;;;;FLEXSPI:FLEXSPI_A_SCLK(FLEXSPI_A_SCLK);;;;;;;;;;;;;;;LPSPI2:SCK(LPSPI2_SCK)
M4;GPIO_SD_B1_03;CAN1_RX;;GPIO3:gpio_io,03(GPIO3_IO03)/GPIO8:gpio_io,03(GPIO8_IO03);;;PWM2:B,3(FLEXPWM2_PWMB3);;;;;;;;USDHC2:DATA,0(USDHC2_DATA0);;SAI1:MCLK(SAI1_MCLK)/SAI3:TX_BCLK(SAI3_TX_BCLK);;;;;;;;;;FLEXSPI:FLEXSPI_B_DATA0(FLEXSPI_B_DATA0);;;CAN1:RX(FLEXCAN1_RX);;;;CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;;CAN1:RX(FLEXCAN1_RX)
N4;GPIO_SD_B1_09;DAC_MISO;;GPIO3:gpio_io,09(GPIO3_IO09)/GPIO8:gpio_io,09(GPIO8_IO09);;LPUART7:RX(LPUART7_RX);;;LPSPI2:SDI(LPSPI2_SDI);;;;;;USDHC2:DATA,5(USDHC2_DATA5);;SAI1:TX_SYNC(SAI1_TX_SYNC);;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA1(FLEXSPI_A_DATA1);;;;;;;;;;;;;;;
P4;GPIO_SD_B1_10;ADC_DIO2;;GPIO3:gpio_io,10(GPIO3_IO10)/GPIO8:gpio_io,10(GPIO8_IO10);;LPUART2:RX(LPUART2_RX);;;LPSPI2:PCS2(LPSPI2_PCS2);;;LPI2C2:SDA(LPI2C2_SDA);;;USDHC2:DATA,6(USDHC2_DATA6);;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA2(FLEXSPI_A_DATA2);;;;;;;;;;;;;;;
A5;GPIO_EMC_16;extRAM_ADDR7;;GPIO4:gpio_io,16(GPIO4_IO16)/GPIO9:gpio_io,16(GPIO9_IO16);FLEXIO1:TRIG,0(XBAR1_XBAR_IN21)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN21)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN21)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN21);LPUART1:TRG(XBAR1_XBAR_IN21)/LPUART2:TRG(XBAR1_XBAR_IN21)/LPUART3:TRG(XBAR1_XBAR_IN21)/LPUART4:TRG(XBAR1_XBAR_IN21)/LPUART5:TRG(XBAR1_XBAR_IN21)/LPUART6:TRG(XBAR1_XBAR_IN21)/LPUART7:TRG(XBAR1_XBAR_IN21)/LPUART8:TRG(XBAR1_XBAR_IN21)/LPUART3:RTS_B(LPUART3_RTS_B);PWM1:EXT,A0(XBAR1_XBAR_IN21)/PWM1:EXT,A1(XBAR1_XBAR_IN21)/PWM1:EXT,A2(XBAR1_XBAR_IN21)/PWM1:EXT,A3(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM1:EXT_CLK(XBAR1_XBAR_IN21)/PWM1:FAULT,0(XBAR1_XBAR_IN21)/PWM1:FAULT,1(XBAR1_XBAR_IN21)/PWM1:FAULT,2(XBAR1_XBAR_IN21)/PWM1:FAULT,3(XBAR1_XBAR_IN21)/PWM1:EXT_FORCE(XBAR1_XBAR_IN21)/PWM2:EXT,A0(XBAR1_XBAR_IN21)/PWM2:EXT,A1(XBAR1_XBAR_IN21)/PWM2:EXT,A2(XBAR1_XBAR_IN21)/PWM2:EXT,A3(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM2:EXT_CLK(XBAR1_XBAR_IN21)/PWM2:FAULT,0(XBAR1_XBAR_IN21)/PWM2:FAULT,1(XBAR1_XBAR_IN21)/PWM2:EXT_FORCE(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM3:FAULT,0(XBAR1_XBAR_IN21)/PWM3:FAULT,1(XBAR1_XBAR_IN21)/PWM3:EXT_FORCE(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM4:FAULT,0(XBAR1_XBAR_IN21)/PWM4:FAULT,1(XBAR1_XBAR_IN21)/PWM4:EXT_FORCE(XBAR1_XBAR_IN21);;LPSPI1:TRG(XBAR1_XBAR_IN21)/LPSPI2:TRG(XBAR1_XBAR_IN21)/LPSPI3:TRG(XBAR1_XBAR_IN21)/LPSPI4:TRG(XBAR1_XBAR_IN21);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR3:TIMER,1(QTIMER3_TIMER1);CMP1:SAMPLE(XBAR1_XBAR_IN21)/CMP2:SAMPLE(XBAR1_XBAR_IN21)/CMP3:SAMPLE(XBAR1_XBAR_IN21)/CMP4:SAMPLE(XBAR1_XBAR_IN21);LPI2C1:TRG(XBAR1_XBAR_IN21)/LPI2C2:TRG(XBAR1_XBAR_IN21)/LPI2C3:TRG(XBAR1_XBAR_IN21)/LPI2C4:TRG(XBAR1_XBAR_IN21);;SEMC:ADDR,07(SEMC_ADDR07);;EWM:IN(XBAR1_XBAR_IN21);;DMA0:REQ,30(XBAR1_XBAR_IN21)/DMA0:REQ,31(XBAR1_XBAR_IN21)/DMA0:REQ,94(XBAR1_XBAR_IN21)/DMA0:REQ,95(XBAR1_XBAR_IN21);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN21)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN21)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN21)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN21);XBARA1:IN,21(XBAR1_XBAR_IN21);ENC1:PHASE,A(XBAR1_XBAR_IN21)/ENC1:PHASE,B(XBAR1_XBAR_IN21)/ENC1:INDEX(XBAR1_XBAR_IN21)/ENC1:HOME(XBAR1_XBAR_IN21)/ENC1:TRG(XBAR1_XBAR_IN21)/ENC2:PHASE,A(XBAR1_XBAR_IN21)/ENC2:PHASE,B(XBAR1_XBAR_IN21)/ENC2:INDEX(XBAR1_XBAR_IN21)/ENC2:HOME(XBAR1_XBAR_IN21)/ENC2:TRG(XBAR1_XBAR_IN21)/ENC3:PHASE,A(XBAR1_XBAR_IN21)/ENC3:PHASE,B(XBAR1_XBAR_IN21)/ENC3:INDEX(XBAR1_XBAR_IN21)/ENC3:HOME(XBAR1_XBAR_IN21)/ENC3:TRG(XBAR1_XBAR_IN21)/ENC4:PHASE,A(XBAR1_XBAR_IN21)/ENC4:PHASE,B(XBAR1_XBAR_IN21)/ENC4:INDEX(XBAR1_XBAR_IN21)/ENC4:HOME(XBAR1_XBAR_IN21)/ENC4:TRG(XBAR1_XBAR_IN21);;;;;;;;;;;;;;;;;SPDIF:IN(SPDIF_IN);;;;SEMC:ADDR,07(SEMC_ADDR07)
B5;VSS4;;;;;;;;;;;;SUPPLY:VSS,4(VSS4);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,4(VSS4)
C5;GPIO_EMC_31;extRAM_DQ9;;GPIO4:gpio_io,31(GPIO4_IO31)/GPIO9:gpio_io,31(GPIO9_IO31);;LPUART7:TX(LPUART7_TX);PWM3:A,1(FLEXPWM3_PWMA1);ENET2:TX_DATA,1(ENET2_TX_DATA1);LPSPI1:PCS1(LPSPI1_PCS1);;;;;SEMC:DATA,09(SEMC_DATA09);;;;;;;;CSI:DATA,22(CSI_DATA22);;;;;;;;;;;;;;;;;;;;SEMC:DATA,09(SEMC_DATA09)
D5;GPIO_EMC_32;extRAM_DQ10;;GPIO3:gpio_io,18(GPIO3_IO18)/GPIO8:gpio_io,18(GPIO8_IO18);;LPUART7:RX(LPUART7_RX);PWM3:B,1(FLEXPWM3_PWMB1);ENET2:TX_EN(ENET2_TX_EN);;;;;;SEMC:DATA,10(SEMC_DATA10);;;;;;;;CSI:DATA,21(CSI_DATA21);;;;;;;;;;;;CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;;SEMC:DATA,10(SEMC_DATA10)
E5;GPIO_EMC_35;extRAM_DQ13;;GPIO3:gpio_io,21(GPIO3_IO21)/GPIO8:gpio_io,21(GPIO8_IO21);FLEXIO1:TRIG,0(XBAR1_XBAR_IN18)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN18)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN18)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN18);LPUART1:TRG(XBAR1_XBAR_IN18)/LPUART2:TRG(XBAR1_XBAR_IN18)/LPUART3:TRG(XBAR1_XBAR_IN18)/LPUART4:TRG(XBAR1_XBAR_IN18)/LPUART5:TRG(XBAR1_XBAR_IN18)/LPUART6:TRG(XBAR1_XBAR_IN18)/LPUART7:TRG(XBAR1_XBAR_IN18)/LPUART8:TRG(XBAR1_XBAR_IN18);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM1:EXT,A0(XBAR1_XBAR_IN18)/PWM1:EXT,A1(XBAR1_XBAR_IN18)/PWM1:EXT,A2(XBAR1_XBAR_IN18)/PWM1:EXT,A3(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM1:EXT_CLK(XBAR1_XBAR_IN18)/PWM1:FAULT,0(XBAR1_XBAR_IN18)/PWM1:FAULT,1(XBAR1_XBAR_IN18)/PWM1:FAULT,2(XBAR1_XBAR_IN18)/PWM1:FAULT,3(XBAR1_XBAR_IN18)/PWM1:EXT_FORCE(XBAR1_XBAR_IN18)/PWM2:EXT,A0(XBAR1_XBAR_IN18)/PWM2:EXT,A1(XBAR1_XBAR_IN18)/PWM2:EXT,A2(XBAR1_XBAR_IN18)/PWM2:EXT,A3(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM2:EXT_CLK(XBAR1_XBAR_IN18)/PWM2:FAULT,0(XBAR1_XBAR_IN18)/PWM2:FAULT,1(XBAR1_XBAR_IN18)/PWM2:EXT_FORCE(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM3:FAULT,0(XBAR1_XBAR_IN18)/PWM3:FAULT,1(XBAR1_XBAR_IN18)/PWM3:EXT_FORCE(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM4:FAULT,0(XBAR1_XBAR_IN18)/PWM4:FAULT,1(XBAR1_XBAR_IN18)/PWM4:EXT_FORCE(XBAR1_XBAR_IN18);ENET2:RX_DATA,0(ENET2_RX_DATA0);LPSPI1:TRG(XBAR1_XBAR_IN18)/LPSPI2:TRG(XBAR1_XBAR_IN18)/LPSPI3:TRG(XBAR1_XBAR_IN18)/LPSPI4:TRG(XBAR1_XBAR_IN18);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN18);CMP1:OUT(XBAR1_XBAR_INOUT18)/CMP2:OUT(XBAR1_XBAR_INOUT18)/CMP3:OUT(XBAR1_XBAR_INOUT18)/CMP4:OUT(XBAR1_XBAR_INOUT18)/CMP1:SAMPLE(XBAR1_XBAR_IN18)/CMP2:SAMPLE(XBAR1_XBAR_IN18)/CMP3:SAMPLE(XBAR1_XBAR_IN18)/CMP4:SAMPLE(XBAR1_XBAR_IN18);LPI2C1:TRG(XBAR1_XBAR_IN18)/LPI2C2:TRG(XBAR1_XBAR_IN18)/LPI2C3:TRG(XBAR1_XBAR_IN18)/LPI2C4:TRG(XBAR1_XBAR_IN18);;SEMC:DATA,13(SEMC_DATA13);USDHC1:CD_B(USDHC1_CD_B);EWM:IN(XBAR1_XBAR_IN18);SAI3:RX_BCLK(SAI3_RX_BCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT18)/DMA0:DONE,1(XBAR1_XBAR_INOUT18)/DMA0:DONE,2(XBAR1_XBAR_INOUT18)/DMA0:DONE,3(XBAR1_XBAR_INOUT18)/DMA0:DONE,4(XBAR1_XBAR_INOUT18)/DMA0:DONE,5(XBAR1_XBAR_INOUT18)/DMA0:DONE,6(XBAR1_XBAR_INOUT18)/DMA0:DONE,7(XBAR1_XBAR_INOUT18)/DMA0:REQ,30(XBAR1_XBAR_IN18)/DMA0:REQ,31(XBAR1_XBAR_IN18)/DMA0:REQ,94(XBAR1_XBAR_IN18)/DMA0:REQ,95(XBAR1_XBAR_IN18);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN18);XBARA1:OUT,18(XBAR1_XBAR_INOUT18)/XBARA1:IN,18(XBAR1_XBAR_IN18);ENC1:POSMATCH(XBAR1_XBAR_INOUT18)/ENC2:POSMATCH(XBAR1_XBAR_INOUT18)/ENC3:POSMATCH(XBAR1_XBAR_INOUT18)/ENC4:POSMATCH(XBAR1_XBAR_INOUT18)/ENC1:PHASE,A(XBAR1_XBAR_IN18)/ENC1:PHASE,B(XBAR1_XBAR_IN18)/ENC1:INDEX(XBAR1_XBAR_IN18)/ENC1:HOME(XBAR1_XBAR_IN18)/ENC1:TRG(XBAR1_XBAR_IN18)/ENC2:PHASE,A(XBAR1_XBAR_IN18)/ENC2:PHASE,B(XBAR1_XBAR_IN18)/ENC2:INDEX(XBAR1_XBAR_IN18)/ENC2:HOME(XBAR1_XBAR_IN18)/ENC2:TRG(XBAR1_XBAR_IN18)/ENC3:PHASE,A(XBAR1_XBAR_IN18)/ENC3:PHASE,B(XBAR1_XBAR_IN18)/ENC3:INDEX(XBAR1_XBAR_IN18)/ENC3:HOME(XBAR1_XBAR_IN18)/ENC3:TRG(XBAR1_XBAR_IN18)/ENC4:PHASE,A(XBAR1_XBAR_IN18)/ENC4:PHASE,B(XBAR1_XBAR_IN18)/ENC4:INDEX(XBAR1_XBAR_IN18)/ENC4:HOME(XBAR1_XBAR_IN18)/ENC4:TRG(XBAR1_XBAR_IN18);CSI:DATA,18(CSI_DATA18);PIT:TRIGGER,0(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT18);AOI1:OUT,0(XBAR1_XBAR_INOUT18)/AOI1:OUT,1(XBAR1_XBAR_INOUT18)/AOI1:OUT,2(XBAR1_XBAR_INOUT18)/AOI1:OUT,3(XBAR1_XBAR_INOUT18)/AOI2:OUT,0(XBAR1_XBAR_INOUT18)/AOI2:OUT,1(XBAR1_XBAR_INOUT18)/AOI2:OUT,2(XBAR1_XBAR_INOUT18)/AOI2:OUT,3(XBAR1_XBAR_INOUT18);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT18)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT18);;;GPT1:COMPARE,1(GPT1_COMPARE1);;;;;;;;;;;;;;SEMC:DATA,13(SEMC_DATA13)
F5;NVCC_EMC0;;;;;;;;;;;;SUPPLY:NVCC_EMC,0(NVCC_EMC0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_EMC,0(NVCC_EMC0)
G5;GPIO_EMC_05;extRAM_DQ5;;GPIO4:gpio_io,05(GPIO4_IO05)/GPIO9:gpio_io,05(GPIO9_IO05);FLEXIO1:TRIG,0(XBAR1_XBAR_IN07)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN07)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN07)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN07)/FLEXIO1:IO,05(FLEXIO1_FLEXIO05);LPUART1:TRG(XBAR1_XBAR_IN07)/LPUART2:TRG(XBAR1_XBAR_IN07)/LPUART3:TRG(XBAR1_XBAR_IN07)/LPUART4:TRG(XBAR1_XBAR_IN07)/LPUART5:TRG(XBAR1_XBAR_IN07)/LPUART6:TRG(XBAR1_XBAR_IN07)/LPUART7:TRG(XBAR1_XBAR_IN07)/LPUART8:TRG(XBAR1_XBAR_IN07);PWM4:B,2(FLEXPWM4_PWMB2)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM1:EXT,A0(XBAR1_XBAR_IN07)/PWM1:EXT,A1(XBAR1_XBAR_IN07)/PWM1:EXT,A2(XBAR1_XBAR_IN07)/PWM1:EXT,A3(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM1:EXT_CLK(XBAR1_XBAR_IN07)/PWM1:FAULT,0(XBAR1_XBAR_IN07)/PWM1:FAULT,1(XBAR1_XBAR_IN07)/PWM1:FAULT,2(XBAR1_XBAR_IN07)/PWM1:FAULT,3(XBAR1_XBAR_IN07)/PWM1:EXT_FORCE(XBAR1_XBAR_IN07)/PWM2:EXT,A0(XBAR1_XBAR_IN07)/PWM2:EXT,A1(XBAR1_XBAR_IN07)/PWM2:EXT,A2(XBAR1_XBAR_IN07)/PWM2:EXT,A3(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM2:EXT_CLK(XBAR1_XBAR_IN07)/PWM2:FAULT,0(XBAR1_XBAR_IN07)/PWM2:FAULT,1(XBAR1_XBAR_IN07)/PWM2:EXT_FORCE(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM3:FAULT,0(XBAR1_XBAR_IN07)/PWM3:FAULT,1(XBAR1_XBAR_IN07)/PWM3:EXT_FORCE(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM4:FAULT,0(XBAR1_XBAR_IN07)/PWM4:FAULT,1(XBAR1_XBAR_IN07)/PWM4:EXT_FORCE(XBAR1_XBAR_IN07);;LPSPI1:TRG(XBAR1_XBAR_IN07)/LPSPI2:TRG(XBAR1_XBAR_IN07)/LPSPI3:TRG(XBAR1_XBAR_IN07)/LPSPI4:TRG(XBAR1_XBAR_IN07);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT07)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT07)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT07)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT07)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT07)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN07);CMP1:OUT(XBAR1_XBAR_INOUT07)/CMP2:OUT(XBAR1_XBAR_INOUT07)/CMP3:OUT(XBAR1_XBAR_INOUT07)/CMP4:OUT(XBAR1_XBAR_INOUT07)/CMP1:SAMPLE(XBAR1_XBAR_IN07)/CMP2:SAMPLE(XBAR1_XBAR_IN07)/CMP3:SAMPLE(XBAR1_XBAR_IN07)/CMP4:SAMPLE(XBAR1_XBAR_IN07);LPI2C1:TRG(XBAR1_XBAR_IN07)/LPI2C2:TRG(XBAR1_XBAR_IN07)/LPI2C3:TRG(XBAR1_XBAR_IN07)/LPI2C4:TRG(XBAR1_XBAR_IN07);;SEMC:DATA,05(SEMC_DATA05);;EWM:IN(XBAR1_XBAR_IN07);SAI2:TX_SYNC(SAI2_TX_SYNC);DMA0:DONE,0(XBAR1_XBAR_INOUT07)/DMA0:DONE,1(XBAR1_XBAR_INOUT07)/DMA0:DONE,2(XBAR1_XBAR_INOUT07)/DMA0:DONE,3(XBAR1_XBAR_INOUT07)/DMA0:DONE,4(XBAR1_XBAR_INOUT07)/DMA0:DONE,5(XBAR1_XBAR_INOUT07)/DMA0:DONE,6(XBAR1_XBAR_INOUT07)/DMA0:DONE,7(XBAR1_XBAR_INOUT07)/DMA0:REQ,30(XBAR1_XBAR_IN07)/DMA0:REQ,31(XBAR1_XBAR_IN07)/DMA0:REQ,94(XBAR1_XBAR_IN07)/DMA0:REQ,95(XBAR1_XBAR_IN07);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN07);XBARA1:OUT,07(XBAR1_XBAR_INOUT07)/XBARA1:IN,07(XBAR1_XBAR_IN07);ENC1:POSMATCH(XBAR1_XBAR_INOUT07)/ENC2:POSMATCH(XBAR1_XBAR_INOUT07)/ENC3:POSMATCH(XBAR1_XBAR_INOUT07)/ENC4:POSMATCH(XBAR1_XBAR_INOUT07)/ENC1:PHASE,A(XBAR1_XBAR_IN07)/ENC1:PHASE,B(XBAR1_XBAR_IN07)/ENC1:INDEX(XBAR1_XBAR_IN07)/ENC1:HOME(XBAR1_XBAR_IN07)/ENC1:TRG(XBAR1_XBAR_IN07)/ENC2:PHASE,A(XBAR1_XBAR_IN07)/ENC2:PHASE,B(XBAR1_XBAR_IN07)/ENC2:INDEX(XBAR1_XBAR_IN07)/ENC2:HOME(XBAR1_XBAR_IN07)/ENC2:TRG(XBAR1_XBAR_IN07)/ENC3:PHASE,A(XBAR1_XBAR_IN07)/ENC3:PHASE,B(XBAR1_XBAR_IN07)/ENC3:INDEX(XBAR1_XBAR_IN07)/ENC3:HOME(XBAR1_XBAR_IN07)/ENC3:TRG(XBAR1_XBAR_IN07)/ENC4:PHASE,A(XBAR1_XBAR_IN07)/ENC4:PHASE,B(XBAR1_XBAR_IN07)/ENC4:INDEX(XBAR1_XBAR_IN07)/ENC4:HOME(XBAR1_XBAR_IN07)/ENC4:TRG(XBAR1_XBAR_IN07);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT07);AOI1:OUT,0(XBAR1_XBAR_INOUT07)/AOI1:OUT,1(XBAR1_XBAR_INOUT07)/AOI1:OUT,2(XBAR1_XBAR_INOUT07)/AOI1:OUT,3(XBAR1_XBAR_INOUT07)/AOI2:OUT,0(XBAR1_XBAR_INOUT07)/AOI2:OUT,1(XBAR1_XBAR_INOUT07)/AOI2:OUT,2(XBAR1_XBAR_INOUT07)/AOI2:OUT,3(XBAR1_XBAR_INOUT07);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT07)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT07);;;;;;;;;;;;;;;;;SEMC:DATA,05(SEMC_DATA05)
H5;GPIO_EMC_06;extRAM_DQ6;;GPIO4:gpio_io,06(GPIO4_IO06)/GPIO9:gpio_io,06(GPIO9_IO06);FLEXIO1:TRIG,0(XBAR1_XBAR_IN08)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN08)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN08)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN08)/FLEXIO1:IO,06(FLEXIO1_FLEXIO06);LPUART1:TRG(XBAR1_XBAR_IN08)/LPUART2:TRG(XBAR1_XBAR_IN08)/LPUART3:TRG(XBAR1_XBAR_IN08)/LPUART4:TRG(XBAR1_XBAR_IN08)/LPUART5:TRG(XBAR1_XBAR_IN08)/LPUART6:TRG(XBAR1_XBAR_IN08)/LPUART7:TRG(XBAR1_XBAR_IN08)/LPUART8:TRG(XBAR1_XBAR_IN08);PWM2:A,0(FLEXPWM2_PWMA0)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM1:EXT,A0(XBAR1_XBAR_IN08)/PWM1:EXT,A1(XBAR1_XBAR_IN08)/PWM1:EXT,A2(XBAR1_XBAR_IN08)/PWM1:EXT,A3(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM1:EXT_CLK(XBAR1_XBAR_IN08)/PWM1:FAULT,0(XBAR1_XBAR_IN08)/PWM1:FAULT,1(XBAR1_XBAR_IN08)/PWM1:FAULT,2(XBAR1_XBAR_IN08)/PWM1:FAULT,3(XBAR1_XBAR_IN08)/PWM1:EXT_FORCE(XBAR1_XBAR_IN08)/PWM2:EXT,A0(XBAR1_XBAR_IN08)/PWM2:EXT,A1(XBAR1_XBAR_IN08)/PWM2:EXT,A2(XBAR1_XBAR_IN08)/PWM2:EXT,A3(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM2:EXT_CLK(XBAR1_XBAR_IN08)/PWM2:FAULT,0(XBAR1_XBAR_IN08)/PWM2:FAULT,1(XBAR1_XBAR_IN08)/PWM2:EXT_FORCE(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM3:FAULT,0(XBAR1_XBAR_IN08)/PWM3:FAULT,1(XBAR1_XBAR_IN08)/PWM3:EXT_FORCE(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM4:FAULT,0(XBAR1_XBAR_IN08)/PWM4:FAULT,1(XBAR1_XBAR_IN08)/PWM4:EXT_FORCE(XBAR1_XBAR_IN08);;LPSPI1:TRG(XBAR1_XBAR_IN08)/LPSPI2:TRG(XBAR1_XBAR_IN08)/LPSPI3:TRG(XBAR1_XBAR_IN08)/LPSPI4:TRG(XBAR1_XBAR_IN08);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT08)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT08)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT08)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT08)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT08)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN08);CMP1:OUT(XBAR1_XBAR_INOUT08)/CMP2:OUT(XBAR1_XBAR_INOUT08)/CMP3:OUT(XBAR1_XBAR_INOUT08)/CMP4:OUT(XBAR1_XBAR_INOUT08)/CMP1:SAMPLE(XBAR1_XBAR_IN08)/CMP2:SAMPLE(XBAR1_XBAR_IN08)/CMP3:SAMPLE(XBAR1_XBAR_IN08)/CMP4:SAMPLE(XBAR1_XBAR_IN08);LPI2C1:TRG(XBAR1_XBAR_IN08)/LPI2C2:TRG(XBAR1_XBAR_IN08)/LPI2C3:TRG(XBAR1_XBAR_IN08)/LPI2C4:TRG(XBAR1_XBAR_IN08);;SEMC:DATA,06(SEMC_DATA06);;EWM:IN(XBAR1_XBAR_IN08);SAI2:TX_BCLK(SAI2_TX_BCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT08)/DMA0:DONE,1(XBAR1_XBAR_INOUT08)/DMA0:DONE,2(XBAR1_XBAR_INOUT08)/DMA0:DONE,3(XBAR1_XBAR_INOUT08)/DMA0:DONE,4(XBAR1_XBAR_INOUT08)/DMA0:DONE,5(XBAR1_XBAR_INOUT08)/DMA0:DONE,6(XBAR1_XBAR_INOUT08)/DMA0:DONE,7(XBAR1_XBAR_INOUT08)/DMA0:REQ,30(XBAR1_XBAR_IN08)/DMA0:REQ,31(XBAR1_XBAR_IN08)/DMA0:REQ,94(XBAR1_XBAR_IN08)/DMA0:REQ,95(XBAR1_XBAR_IN08);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN08);XBARA1:OUT,08(XBAR1_XBAR_INOUT08)/XBARA1:IN,08(XBAR1_XBAR_IN08);ENC1:POSMATCH(XBAR1_XBAR_INOUT08)/ENC2:POSMATCH(XBAR1_XBAR_INOUT08)/ENC3:POSMATCH(XBAR1_XBAR_INOUT08)/ENC4:POSMATCH(XBAR1_XBAR_INOUT08)/ENC1:PHASE,A(XBAR1_XBAR_IN08)/ENC1:PHASE,B(XBAR1_XBAR_IN08)/ENC1:INDEX(XBAR1_XBAR_IN08)/ENC1:HOME(XBAR1_XBAR_IN08)/ENC1:TRG(XBAR1_XBAR_IN08)/ENC2:PHASE,A(XBAR1_XBAR_IN08)/ENC2:PHASE,B(XBAR1_XBAR_IN08)/ENC2:INDEX(XBAR1_XBAR_IN08)/ENC2:HOME(XBAR1_XBAR_IN08)/ENC2:TRG(XBAR1_XBAR_IN08)/ENC3:PHASE,A(XBAR1_XBAR_IN08)/ENC3:PHASE,B(XBAR1_XBAR_IN08)/ENC3:INDEX(XBAR1_XBAR_IN08)/ENC3:HOME(XBAR1_XBAR_IN08)/ENC3:TRG(XBAR1_XBAR_IN08)/ENC4:PHASE,A(XBAR1_XBAR_IN08)/ENC4:PHASE,B(XBAR1_XBAR_IN08)/ENC4:INDEX(XBAR1_XBAR_IN08)/ENC4:HOME(XBAR1_XBAR_IN08)/ENC4:TRG(XBAR1_XBAR_IN08);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT08);AOI1:OUT,0(XBAR1_XBAR_INOUT08)/AOI1:OUT,1(XBAR1_XBAR_INOUT08)/AOI1:OUT,2(XBAR1_XBAR_INOUT08)/AOI1:OUT,3(XBAR1_XBAR_INOUT08)/AOI2:OUT,0(XBAR1_XBAR_INOUT08)/AOI2:OUT,1(XBAR1_XBAR_INOUT08)/AOI2:OUT,2(XBAR1_XBAR_INOUT08)/AOI2:OUT,3(XBAR1_XBAR_INOUT08);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT08)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT08);;;;;;;;;;;;;;;;;SEMC:DATA,06(SEMC_DATA06)
J5;DCDC_SENSE;;;;;;;;;;;;SUPPLY:DCDC_SENSE(DCDC_SENSE);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:DCDC_SENSE(DCDC_SENSE)
K5;NVCC_SD1;;;;;;;;;;;;SUPPLY:NVCC_SD1(NVCC_SD1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_SD1(NVCC_SD1)
L5;GPIO_SD_B1_00;extFLASH_DIO3;;GPIO3:gpio_io,00(GPIO3_IO00)/GPIO8:gpio_io,00(GPIO8_IO00);;LPUART4:TX(LPUART4_TX);PWM1:A,3(FLEXPWM1_PWMA3);;;;;;;;USDHC2:DATA,3(USDHC2_DATA3);;SAI1:TX_DATA3(SAI1_TX_DATA3)/SAI3:RX_DATA(SAI3_RX_DATA);;;;;;;;;;FLEXSPI:FLEXSPI_B_DATA3(FLEXSPI_B_DATA3);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_B_DATA3(FLEXSPI_B_DATA3)
M5;GPIO_SD_B1_01;extFLASH_DIO2;;GPIO3:gpio_io,01(GPIO3_IO01)/GPIO8:gpio_io,01(GPIO8_IO01);;LPUART4:RX(LPUART4_RX);PWM1:B,3(FLEXPWM1_PWMB3);;;;;;;;USDHC2:DATA,2(USDHC2_DATA2);;SAI1:TX_DATA2(SAI1_TX_DATA2)/SAI3:TX_DATA(SAI3_TX_DATA);;;;;;;;;;FLEXSPI:FLEXSPI_B_DATA2(FLEXSPI_B_DATA2);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_B_DATA2(FLEXSPI_B_DATA2)
N5;VSS5;;;;;;;;;;;;SUPPLY:VSS,5(VSS5);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,5(VSS5)
P5;GPIO_SD_B1_11;ADC_DIO3;;GPIO3:gpio_io,11(GPIO3_IO11)/GPIO8:gpio_io,11(GPIO8_IO11);;LPUART2:TX(LPUART2_TX);;;LPSPI2:PCS3(LPSPI2_PCS3);;;LPI2C2:SCL(LPI2C2_SCL);;;USDHC2:DATA,7(USDHC2_DATA7);;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA3(FLEXSPI_A_DATA3);;;;;;;;;;;;;;;
A6;GPIO_EMC_13;extRAM_ADDR4;;GPIO4:gpio_io,13(GPIO4_IO13)/GPIO9:gpio_io,13(GPIO9_IO13);FLEXIO1:TRIG,0(XBAR1_XBAR_IN25)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN25)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN25)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN25);LPUART1:TRG(XBAR1_XBAR_IN25)/LPUART2:TRG(XBAR1_XBAR_IN25)/LPUART3:TRG(XBAR1_XBAR_IN25)/LPUART4:TRG(XBAR1_XBAR_IN25)/LPUART5:TRG(XBAR1_XBAR_IN25)/LPUART6:TRG(XBAR1_XBAR_IN25)/LPUART7:TRG(XBAR1_XBAR_IN25)/LPUART8:TRG(XBAR1_XBAR_IN25)/LPUART3:TX(LPUART3_TX);PWM1:EXT,A0(XBAR1_XBAR_IN25)/PWM1:EXT,A1(XBAR1_XBAR_IN25)/PWM1:EXT,A2(XBAR1_XBAR_IN25)/PWM1:EXT,A3(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM1:EXT_CLK(XBAR1_XBAR_IN25)/PWM1:FAULT,0(XBAR1_XBAR_IN25)/PWM1:FAULT,1(XBAR1_XBAR_IN25)/PWM1:FAULT,2(XBAR1_XBAR_IN25)/PWM1:FAULT,3(XBAR1_XBAR_IN25)/PWM1:EXT_FORCE(XBAR1_XBAR_IN25)/PWM2:EXT,A0(XBAR1_XBAR_IN25)/PWM2:EXT,A1(XBAR1_XBAR_IN25)/PWM2:EXT,A2(XBAR1_XBAR_IN25)/PWM2:EXT,A3(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM2:EXT_CLK(XBAR1_XBAR_IN25)/PWM2:FAULT,0(XBAR1_XBAR_IN25)/PWM2:FAULT,1(XBAR1_XBAR_IN25)/PWM2:EXT_FORCE(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM3:FAULT,0(XBAR1_XBAR_IN25)/PWM3:FAULT,1(XBAR1_XBAR_IN25)/PWM3:EXT_FORCE(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM4:FAULT,0(XBAR1_XBAR_IN25)/PWM4:FAULT,1(XBAR1_XBAR_IN25)/PWM4:EXT_FORCE(XBAR1_XBAR_IN25)/PWM1:B,3(FLEXPWM1_PWMB3);;LPSPI1:TRG(XBAR1_XBAR_IN25)/LPSPI2:TRG(XBAR1_XBAR_IN25)/LPSPI3:TRG(XBAR1_XBAR_IN25)/LPSPI4:TRG(XBAR1_XBAR_IN25);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN25);CMP1:SAMPLE(XBAR1_XBAR_IN25)/CMP2:SAMPLE(XBAR1_XBAR_IN25)/CMP3:SAMPLE(XBAR1_XBAR_IN25)/CMP4:SAMPLE(XBAR1_XBAR_IN25);LPI2C1:TRG(XBAR1_XBAR_IN25)/LPI2C2:TRG(XBAR1_XBAR_IN25)/LPI2C3:TRG(XBAR1_XBAR_IN25)/LPI2C4:TRG(XBAR1_XBAR_IN25);;SEMC:ADDR,04(SEMC_ADDR04);;EWM:IN(XBAR1_XBAR_IN25);;DMA0:REQ,30(XBAR1_XBAR_IN25)/DMA0:REQ,31(XBAR1_XBAR_IN25)/DMA0:REQ,94(XBAR1_XBAR_IN25)/DMA0:REQ,95(XBAR1_XBAR_IN25);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN25)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN25)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN25)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN25);XBARA1:IN,25(XBAR1_XBAR_IN25);ENC1:PHASE,A(XBAR1_XBAR_IN25)/ENC1:PHASE,B(XBAR1_XBAR_IN25)/ENC1:INDEX(XBAR1_XBAR_IN25)/ENC1:HOME(XBAR1_XBAR_IN25)/ENC1:TRG(XBAR1_XBAR_IN25)/ENC2:PHASE,A(XBAR1_XBAR_IN25)/ENC2:PHASE,B(XBAR1_XBAR_IN25)/ENC2:INDEX(XBAR1_XBAR_IN25)/ENC2:HOME(XBAR1_XBAR_IN25)/ENC2:TRG(XBAR1_XBAR_IN25)/ENC3:PHASE,A(XBAR1_XBAR_IN25)/ENC3:PHASE,B(XBAR1_XBAR_IN25)/ENC3:INDEX(XBAR1_XBAR_IN25)/ENC3:HOME(XBAR1_XBAR_IN25)/ENC3:TRG(XBAR1_XBAR_IN25)/ENC4:PHASE,A(XBAR1_XBAR_IN25)/ENC4:PHASE,B(XBAR1_XBAR_IN25)/ENC4:INDEX(XBAR1_XBAR_IN25)/ENC4:HOME(XBAR1_XBAR_IN25)/ENC4:TRG(XBAR1_XBAR_IN25);;;;;;;;;;;;;;;;;;;MQS:RIGHT(MQS_RIGHT);;SEMC:ADDR,04(SEMC_ADDR04)
B6;GPIO_EMC_14;extRAM_ADDR5;;GPIO4:gpio_io,14(GPIO4_IO14)/GPIO9:gpio_io,14(GPIO9_IO14);FLEXIO1:TRIG,0(XBAR1_XBAR_IN19)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN19)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN19)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN19);LPUART1:TRG(XBAR1_XBAR_IN19)/LPUART2:TRG(XBAR1_XBAR_IN19)/LPUART3:TRG(XBAR1_XBAR_IN19)/LPUART4:TRG(XBAR1_XBAR_IN19)/LPUART5:TRG(XBAR1_XBAR_IN19)/LPUART6:TRG(XBAR1_XBAR_IN19)/LPUART7:TRG(XBAR1_XBAR_IN19)/LPUART8:TRG(XBAR1_XBAR_IN19)/LPUART3:RX(LPUART3_RX);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM1:EXT,A0(XBAR1_XBAR_IN19)/PWM1:EXT,A1(XBAR1_XBAR_IN19)/PWM1:EXT,A2(XBAR1_XBAR_IN19)/PWM1:EXT,A3(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM1:EXT_CLK(XBAR1_XBAR_IN19)/PWM1:FAULT,0(XBAR1_XBAR_IN19)/PWM1:FAULT,1(XBAR1_XBAR_IN19)/PWM1:FAULT,2(XBAR1_XBAR_IN19)/PWM1:FAULT,3(XBAR1_XBAR_IN19)/PWM1:EXT_FORCE(XBAR1_XBAR_IN19)/PWM2:EXT,A0(XBAR1_XBAR_IN19)/PWM2:EXT,A1(XBAR1_XBAR_IN19)/PWM2:EXT,A2(XBAR1_XBAR_IN19)/PWM2:EXT,A3(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM2:EXT_CLK(XBAR1_XBAR_IN19)/PWM2:FAULT,0(XBAR1_XBAR_IN19)/PWM2:FAULT,1(XBAR1_XBAR_IN19)/PWM2:EXT_FORCE(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM3:FAULT,0(XBAR1_XBAR_IN19)/PWM3:FAULT,1(XBAR1_XBAR_IN19)/PWM3:EXT_FORCE(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM4:FAULT,0(XBAR1_XBAR_IN19)/PWM4:FAULT,1(XBAR1_XBAR_IN19)/PWM4:EXT_FORCE(XBAR1_XBAR_IN19);;LPSPI1:TRG(XBAR1_XBAR_IN19)/LPSPI2:TRG(XBAR1_XBAR_IN19)/LPSPI3:TRG(XBAR1_XBAR_IN19)/LPSPI4:TRG(XBAR1_XBAR_IN19)/LPSPI2:PCS1(LPSPI2_PCS1);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN19);CMP1:OUT(XBAR1_XBAR_INOUT19)/CMP2:OUT(XBAR1_XBAR_INOUT19)/CMP3:OUT(XBAR1_XBAR_INOUT19)/CMP4:OUT(XBAR1_XBAR_INOUT19)/CMP1:SAMPLE(XBAR1_XBAR_IN19)/CMP2:SAMPLE(XBAR1_XBAR_IN19)/CMP3:SAMPLE(XBAR1_XBAR_IN19)/CMP4:SAMPLE(XBAR1_XBAR_IN19);LPI2C1:TRG(XBAR1_XBAR_IN19)/LPI2C2:TRG(XBAR1_XBAR_IN19)/LPI2C3:TRG(XBAR1_XBAR_IN19)/LPI2C4:TRG(XBAR1_XBAR_IN19);;SEMC:ADDR,05(SEMC_ADDR05);;EWM:IN(XBAR1_XBAR_IN19);;DMA0:DONE,0(XBAR1_XBAR_INOUT19)/DMA0:DONE,1(XBAR1_XBAR_INOUT19)/DMA0:DONE,2(XBAR1_XBAR_INOUT19)/DMA0:DONE,3(XBAR1_XBAR_INOUT19)/DMA0:DONE,4(XBAR1_XBAR_INOUT19)/DMA0:DONE,5(XBAR1_XBAR_INOUT19)/DMA0:DONE,6(XBAR1_XBAR_INOUT19)/DMA0:DONE,7(XBAR1_XBAR_INOUT19)/DMA0:REQ,30(XBAR1_XBAR_IN19)/DMA0:REQ,31(XBAR1_XBAR_IN19)/DMA0:REQ,94(XBAR1_XBAR_IN19)/DMA0:REQ,95(XBAR1_XBAR_IN19);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN19);XBARA1:OUT,19(XBAR1_XBAR_INOUT19)/XBARA1:IN,19(XBAR1_XBAR_IN19);ENC1:POSMATCH(XBAR1_XBAR_INOUT19)/ENC2:POSMATCH(XBAR1_XBAR_INOUT19)/ENC3:POSMATCH(XBAR1_XBAR_INOUT19)/ENC4:POSMATCH(XBAR1_XBAR_INOUT19)/ENC1:PHASE,A(XBAR1_XBAR_IN19)/ENC1:PHASE,B(XBAR1_XBAR_IN19)/ENC1:INDEX(XBAR1_XBAR_IN19)/ENC1:HOME(XBAR1_XBAR_IN19)/ENC1:TRG(XBAR1_XBAR_IN19)/ENC2:PHASE,A(XBAR1_XBAR_IN19)/ENC2:PHASE,B(XBAR1_XBAR_IN19)/ENC2:INDEX(XBAR1_XBAR_IN19)/ENC2:HOME(XBAR1_XBAR_IN19)/ENC2:TRG(XBAR1_XBAR_IN19)/ENC3:PHASE,A(XBAR1_XBAR_IN19)/ENC3:PHASE,B(XBAR1_XBAR_IN19)/ENC3:INDEX(XBAR1_XBAR_IN19)/ENC3:HOME(XBAR1_XBAR_IN19)/ENC3:TRG(XBAR1_XBAR_IN19)/ENC4:PHASE,A(XBAR1_XBAR_IN19)/ENC4:PHASE,B(XBAR1_XBAR_IN19)/ENC4:INDEX(XBAR1_XBAR_IN19)/ENC4:HOME(XBAR1_XBAR_IN19)/ENC4:TRG(XBAR1_XBAR_IN19);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT19);AOI1:OUT,0(XBAR1_XBAR_INOUT19)/AOI1:OUT,1(XBAR1_XBAR_INOUT19)/AOI1:OUT,2(XBAR1_XBAR_INOUT19)/AOI1:OUT,3(XBAR1_XBAR_INOUT19)/AOI2:OUT,0(XBAR1_XBAR_INOUT19)/AOI2:OUT,1(XBAR1_XBAR_INOUT19)/AOI2:OUT,2(XBAR1_XBAR_INOUT19)/AOI2:OUT,3(XBAR1_XBAR_INOUT19);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT19)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT19);;;;;;;;;;;;;;;MQS:LEFT(MQS_LEFT);;SEMC:ADDR,05(SEMC_ADDR05)
C6;GPIO_EMC_30;extRAM_DQ8;;GPIO4:gpio_io,30(GPIO4_IO30)/GPIO9:gpio_io,30(GPIO9_IO30);;LPUART6:CTS_B(LPUART6_CTS_B);PWM3:B,0(FLEXPWM3_PWMB0);ENET2:TX_DATA,0(ENET2_TX_DATA0);LPSPI1:PCS0(LPSPI1_PCS0);;;;;SEMC:DATA,08(SEMC_DATA08);;;;;;;;CSI:DATA,23(CSI_DATA23);;;;;;;;;;;;;;;;;;;;SEMC:DATA,08(SEMC_DATA08)
D6;GPIO_EMC_38;extRAM_DM1;;GPIO3:gpio_io,24(GPIO3_IO24)/GPIO8:gpio_io,24(GPIO8_IO24);;LPUART8:TX(LPUART8_TX);PWM1:A,3(FLEXPWM1_PWMA3);ENET2:MDC(ENET2_MDC);;;;;;SEMC:DM,1(SEMC_DM1);USDHC2:VSELECT(USDHC2_VSELECT);;SAI3:TX_BCLK(SAI3_TX_BCLK);;;;;CSI:FIELD(CSI_FIELD);;;;;;;;;;;;;;;;;;;;SEMC:DM,1(SEMC_DM1)
E6;NVCC_EMC1;;;;;;;;;;;;SUPPLY:NVCC_EMC,1(NVCC_EMC1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_EMC,1(NVCC_EMC1)
F6;VDD_SOC_IN0;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,0(VDD_SOC_IN0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,0(VDD_SOC_IN0)
G6;VDD_SOC_IN1;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,1(VDD_SOC_IN1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,1(VDD_SOC_IN1)
H6;VDD_SOC_IN2;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,2(VDD_SOC_IN2);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,2(VDD_SOC_IN2)
J6;NVCC_SD0;;;;;;;;;;;;SUPPLY:NVCC_SD0(NVCC_SD0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_SD0(NVCC_SD0)
K6;TEST_MODE;;;;;;;;;;;;SUPPLY:TEST_MODE(TEST_MODE);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:TEST_MODE(TEST_MODE)
L6;WAKEUP;;;GPIO5:gpio_io,00(GPIO5_IO00);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;ARM:ARM_NMI(ARM_NMI);;;;;;;
M6;ONOFF;RESET_B;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SRC:RESET_B(SRC_RESET_B);;;;;;;;;;SRC:RESET_B(SRC_RESET_B)
N6;USB_OTG1_VBUS;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB1:OTG1_VBUS(USB_OTG1_VBUS);;;;;;;;;;;
P6;USB_OTG2_VBUS;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB2:OTG2_VBUS(USB_OTG2_VBUS);;;;;;;;;;;
A7;GPIO_EMC_40;;;GPIO3:gpio_io,26(GPIO3_IO26)/GPIO8:gpio_io,26(GPIO8_IO26);;;;ENET:MDC(ENET_MDC);LPSPI1:PCS2(LPSPI1_PCS2);;;;;SEMC:RDY(SEMC_RDY)/SEMC:CLKX,0(SEMC_CLK5);USDHC2:RESET_B(USDHC2_RESET_B);;;;;;;;;;;;;GPT2:CAPTURE,2(GPT2_CAPTURE2);;;USB2:OTG2_OC(USB_OTG2_OC);;;;;;;;;;;
B7;GPIO_EMC_39;NC;NC;GPIO3:gpio_io,25(GPIO3_IO25)/GPIO8:gpio_io,25(GPIO8_IO25);;LPUART8:RX(LPUART8_RX);PWM1:B,3(FLEXPWM1_PWMB3);ENET2:MDIO(ENET2_MDIO);;;;;;SEMC:DQS(SEMC_DQS)/SEMC:DQS4(SEMC_DQS4);USDHC2:CD_B(USDHC2_CD_B);;SAI3:TX_SYNC(SAI3_TX_SYNC);;;;;;;;;;;;;;;;;;;;WDOG1:WDOG_B(WDOG1_B);;;;;
C7;GPIO_EMC_41;;;GPIO3:gpio_io,27(GPIO3_IO27)/GPIO8:gpio_io,27(GPIO8_IO27);;;;ENET:MDIO(ENET_MDIO);LPSPI1:PCS3(LPSPI1_PCS3);;;;;SEMC:CSX,0(SEMC_CSX0);USDHC1:VSELECT(USDHC1_VSELECT);;;;;;;;;;;;;GPT2:CAPTURE,1(GPT2_CAPTURE1);;;USB2:OTG2_PWR(USB_OTG2_PWR);;;;;;;;;;;
D7;GPIO_B0_00;ETH_MDC;;GPIO2:gpio_io,00(GPIO2_IO00)/GPIO7:gpio_io,00(GPIO7_IO00);FLEXIO2:IO,00(FLEXIO2_FLEXIO00);;;ENET2:MDC(ENET2_MDC);LPSPI4:PCS0(LPSPI4_PCS0);TMR1:TIMER,0(QTIMER1_TIMER0);;;;SEMC:CSX,1(SEMC_CSX1);;;;;;;;;;;;LCDIF:CLK(LCDIF_CLK);;;;;;;;;;;;;;MQS:RIGHT(MQS_RIGHT);;ENET2:MDC(ENET2_MDC)
E7;GPIO_B0_01;ETH_MDIO;;GPIO2:gpio_io,01(GPIO2_IO01)/GPIO7:gpio_io,01(GPIO7_IO01);FLEXIO2:IO,01(FLEXIO2_FLEXIO01);;;ENET2:MDIO(ENET2_MDIO);LPSPI4:SDI(LPSPI4_SDI);TMR1:TIMER,1(QTIMER1_TIMER1);;;;SEMC:CSX,2(SEMC_CSX2);;;;;;;;;;;;LCDIF:ENABLE(LCDIF_ENABLE);;;;;;;;;;;;;;MQS:LEFT(MQS_LEFT);;ENET2:MDIO(ENET2_MDIO)
F7;VDD_SOC_IN3;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,3(VDD_SOC_IN3);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,3(VDD_SOC_IN3)
G7;VSS6;;;;;;;;;;;;SUPPLY:VSS,6(VSS6);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,6(VSS6)
H7;VSS7;;;;;;;;;;;;SUPPLY:VSS,7(VSS7);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,7(VSS7)
J7;VSS8;;;;;;;;;;;;SUPPLY:VSS,8(VSS8);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,8(VSS8)
K7;PMIC_ON_REQ;;;GPIO5:gpio_io,01(GPIO5_IO01);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SNVS:SNVS_PMIC_ON_REQ(SNVS_PMIC_ON_REQ);
L7;PMIC_STBY_REQ;;;GPIO5:gpio_io,02(GPIO5_IO02);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;CCM:PMIC_STBY_REQ(CCM_PMIC_VSTBY_REQ);;;;;;;;
M7;POR_B;POR_B;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SRC:POR_B(SRC_POR_B);;;;;;;;;;SRC:POR_B(SRC_POR_B)
N7;USB_OTG2_DN;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB2:OTG2_DN(USB_OTG2_DN);;;;;;;;;;;
P7;USB_OTG2_DP;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB2:OTG2_DP(USB_OTG2_DP);;;;;;;;;;;
A8;GPIO_B0_06;ETH_RX_CLK;;GPIO2:gpio_io,06(GPIO2_IO06)/GPIO7:gpio_io,06(GPIO7_IO06);FLEXIO2:IO,06(FLEXIO2_FLEXIO06);;PWM2:A,0(FLEXPWM2_PWMA0);ENET2:RX_CLK(ENET2_RX_CLK);;TMR3:TIMER,0(QTIMER3_TIMER0);;;;;;;;;;;;;;;;LCDIF:DATA,02(LCDIF_DATA02);;;;;;SRC:BOOT_CFG,2(SRC_BT_CFG2);;;ARM:TRACE,2(ARM_TRACE2);;;;;;;
B8;GPIO_B0_05;TRACE1;;GPIO2:gpio_io,05(GPIO2_IO05)/GPIO7:gpio_io,05(GPIO7_IO05);FLEXIO2:IO,05(FLEXIO2_FLEXIO05);;;ENET2:TX_DATA,2(ENET2_TX_DATA2);;TMR2:TIMER,2(QTIMER2_TIMER2);;LPI2C2:SDA(LPI2C2_SDA);;;;;;;;;;;;;;LCDIF:DATA,01(LCDIF_DATA01);;;;;;SRC:BOOT_CFG,1(SRC_BT_CFG1);;;ARM:TRACE,1(ARM_TRACE1);;;;;;;ARM:TRACE,1(ARM_TRACE1)
C8;GPIO_B0_04;TRACE0;;GPIO2:gpio_io,04(GPIO2_IO04)/GPIO7:gpio_io,04(GPIO7_IO04);FLEXIO2:IO,04(FLEXIO2_FLEXIO04);;;ENET2:TX_DATA,3(ENET2_TX_DATA3);;TMR2:TIMER,1(QTIMER2_TIMER1);;LPI2C2:SCL(LPI2C2_SCL);;;;;;;;;;;;;;LCDIF:DATA,00(LCDIF_DATA00);;;;;;SRC:BOOT_CFG,0(SRC_BT_CFG0);;;ARM:TRACE,0(ARM_TRACE0);;;;;;;ARM:TRACE,0(ARM_TRACE0)
D8;GPIO_B0_03;ETH_INT;;GPIO2:gpio_io,03(GPIO2_IO03)/GPIO7:gpio_io,03(GPIO7_IO03);FLEXIO2:IO,03(FLEXIO2_FLEXIO03);;;ENET2:1588_EVENT0_IN(ENET2_1588_EVENT0_IN);LPSPI4:SCK(LPSPI4_SCK);TMR2:TIMER,0(QTIMER2_TIMER0);;;;;;;;;;;;;;;;LCDIF:VSYNC(LCDIF_VSYNC);;;;CAN1:RX(FLEXCAN1_RX);;;;;;;WDOG2:WDOG_RST_B_DEB(WDOG2_RST_B_DEB);;;;;ENET2:1588_EVENT0_IN(ENET2_1588_EVENT0_IN)
E8;GPIO_B0_02;ETH_EN;;GPIO2:gpio_io,02(GPIO2_IO02)/GPIO7:gpio_io,02(GPIO7_IO02);FLEXIO2:IO,02(FLEXIO2_FLEXIO02);;;ENET2:1588_EVENT0_OUT(ENET2_1588_EVENT0_OUT);LPSPI4:SDO(LPSPI4_SDO);TMR1:TIMER,2(QTIMER1_TIMER2);;;;SEMC:CSX,3(SEMC_CSX3);;;;;;;;;;;;LCDIF:HSYNC(LCDIF_HSYNC);;;;CAN1:TX(FLEXCAN1_TX);;;;;;;;;;;;ENET2:1588_EVENT0_OUT(ENET2_1588_EVENT0_OUT)
F8;VDD_SOC_IN4;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,4(VDD_SOC_IN4);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,4(VDD_SOC_IN4)
G8;VSS9;;;;;;;;;;;;SUPPLY:VSS,9(VSS9);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,9(VSS9)
H8;VSS10;;;;;;;;;;;;SUPPLY:VSS,10(VSS10);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,10(VSS10)
J8;VSS11;;;;;;;;;;;;SUPPLY:VSS,11(VSS11);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,11(VSS11)
K8;VDD_USB_CAP;;;;;;;;;;;;SUPPLY:VDD_USB_CAP(VDD_USB_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_USB_CAP(VDD_USB_CAP)
L8;USB_OTG1_DP;USB_DP;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB1:OTG1_DP(USB_OTG1_DP);;;;;;;;;;;USB1:OTG1_DP(USB_OTG1_DP)
M8;USB_OTG1_DN;USP_DN;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB1:OTG1_DN(USB_OTG1_DN);;;;;;;;;;;USB1:OTG1_DN(USB_OTG1_DN)
N8;VSS12;;;;;;;;;;;;SUPPLY:VSS,12(VSS12);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,12(VSS12)
P8;VDD_HIGH_CAP;;;;;;;;;;;;SUPPLY:VDD_HIGH_CAP(VDD_HIGH_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_HIGH_CAP(VDD_HIGH_CAP)
A9;GPIO_B0_07;ETH_TX_ER;;GPIO2:gpio_io,07(GPIO2_IO07)/GPIO7:gpio_io,07(GPIO7_IO07);FLEXIO2:IO,07(FLEXIO2_FLEXIO07);;PWM2:B,0(FLEXPWM2_PWMB0);ENET2:TX_ER(ENET2_TX_ER);;TMR3:TIMER,1(QTIMER3_TIMER1);;;;;;;;;;;;;;;;LCDIF:DATA,03(LCDIF_DATA03);;;;;;SRC:BOOT_CFG,3(SRC_BT_CFG3);;;ARM:TRACE,3(ARM_TRACE3);;;;;;;ENET2:TX_ER(ENET2_TX_ER)
B9;GPIO_B0_08;;;GPIO2:gpio_io,08(GPIO2_IO08)/GPIO7:gpio_io,08(GPIO7_IO08);FLEXIO2:IO,08(FLEXIO2_FLEXIO08);LPUART3:TX(LPUART3_TX);PWM2:A,1(FLEXPWM2_PWMA1);ENET2:RX_DATA,3(ENET2_RX_DATA3);;TMR3:TIMER,2(QTIMER3_TIMER2);;;;;;;;;;;;;;;;LCDIF:DATA,04(LCDIF_DATA04);;;;;;SRC:BOOT_CFG,4(SRC_BT_CFG4);;;;;;;;;;
C9;GPIO_B0_09;;;GPIO2:gpio_io,09(GPIO2_IO09)/GPIO7:gpio_io,09(GPIO7_IO09);FLEXIO2:IO,09(FLEXIO2_FLEXIO09);LPUART3:RX(LPUART3_RX);PWM2:B,1(FLEXPWM2_PWMB1);ENET2:RX_DATA,2(ENET2_RX_DATA2);;TMR4:TIMER,0(QTIMER4_TIMER0);;;;;;;;;;;;;;;;LCDIF:DATA,05(LCDIF_DATA05);;;;;;SRC:BOOT_CFG,5(SRC_BT_CFG5);;;;;;;;;;
D9;GPIO_B0_10;ETH_CRS;;GPIO2:gpio_io,10(GPIO2_IO10)/GPIO7:gpio_io,10(GPIO7_IO10);FLEXIO2:IO,10(FLEXIO2_FLEXIO10);;PWM2:A,2(FLEXPWM2_PWMA2);ENET2:CRS(ENET2_CRS);;TMR4:TIMER,1(QTIMER4_TIMER1);;;;;;;SAI1:TX_DATA3(SAI1_TX_DATA3);;;;;;;;;LCDIF:DATA,06(LCDIF_DATA06);;;;;;SRC:BOOT_CFG,6(SRC_BT_CFG6);;;;;;;;;;ENET2:CRS(ENET2_CRS)
E9;NVCC_GPIO0;;;;;;;;;;;;SUPPLY:NVCC_GPIO,0(NVCC_GPIO0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_GPIO,0(NVCC_GPIO0)
F9;VDD_SOC_IN5;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,5(VDD_SOC_IN5);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,5(VDD_SOC_IN5)
G9;VDD_SOC_IN6;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,6(VDD_SOC_IN6);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,6(VDD_SOC_IN6)
H9;VDD_SOC_IN7;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,7(VDD_SOC_IN7);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,7(VDD_SOC_IN7)
J9;VDD_SOC_IN8;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,8(VDD_SOC_IN8);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,8(VDD_SOC_IN8)
K9;NGND_KEL0;;;;;;;;;;;;SUPPLY:NGND_KEL0(NGND_KEL0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NGND_KEL0(NGND_KEL0)
L9;VSS13;;;;;;;;;;;;SUPPLY:VSS,13(VSS13);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,13(VSS13)
M9;VDD_SNVS_IN;;;;;;;;;;;;SUPPLY:VDD_SNVS_IN(VDD_SNVS_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SNVS_IN(VDD_SNVS_IN)
N9;RTC_XTALI;RTC_XTALI;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:RTC_XTALI(RTC_XTALI);;;;;;XTALOSC24M:RTC_XTALI(RTC_XTALI)
P9;RTC_XTALO;RTC_XTALO;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:RTC_XTALO(RTC_XTALO);;;;;;XTALOSC24M:RTC_XTALO(RTC_XTALO)
A10;GPIO_B0_11;ETH_COL;;GPIO2:gpio_io,11(GPIO2_IO11)/GPIO7:gpio_io,11(GPIO7_IO11);FLEXIO2:IO,11(FLEXIO2_FLEXIO11);;PWM2:B,2(FLEXPWM2_PWMB2);ENET2:COL(ENET2_COL);;TMR4:TIMER,2(QTIMER4_TIMER2);;;;;;;SAI1:TX_DATA2(SAI1_TX_DATA2);;;;;;;;;LCDIF:DATA,07(LCDIF_DATA07);;;;;;SRC:BOOT_CFG,7(SRC_BT_CFG7);;;;;;;;;;ENET2:COL(ENET2_COL)
B10;VSS14;;;;;;;;;;;;SUPPLY:VSS,14(VSS14);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,14(VSS14)
C10;GPIO_B0_12;TRACE_CLK;;GPIO2:gpio_io,12(GPIO2_IO12)/GPIO7:gpio_io,12(GPIO7_IO12);FLEXIO1:TRIG,0(XBAR1_XBAR_IN10)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN10)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN10)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN10)/FLEXIO2:IO,12(FLEXIO2_FLEXIO12);LPUART1:TRG(XBAR1_XBAR_IN10)/LPUART2:TRG(XBAR1_XBAR_IN10)/LPUART3:TRG(XBAR1_XBAR_IN10)/LPUART4:TRG(XBAR1_XBAR_IN10)/LPUART5:TRG(XBAR1_XBAR_IN10)/LPUART6:TRG(XBAR1_XBAR_IN10)/LPUART7:TRG(XBAR1_XBAR_IN10)/LPUART8:TRG(XBAR1_XBAR_IN10);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM1:EXT,A0(XBAR1_XBAR_IN10)/PWM1:EXT,A1(XBAR1_XBAR_IN10)/PWM1:EXT,A2(XBAR1_XBAR_IN10)/PWM1:EXT,A3(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM1:EXT_CLK(XBAR1_XBAR_IN10)/PWM1:FAULT,0(XBAR1_XBAR_IN10)/PWM1:FAULT,1(XBAR1_XBAR_IN10)/PWM1:FAULT,2(XBAR1_XBAR_IN10)/PWM1:FAULT,3(XBAR1_XBAR_IN10)/PWM1:EXT_FORCE(XBAR1_XBAR_IN10)/PWM2:EXT,A0(XBAR1_XBAR_IN10)/PWM2:EXT,A1(XBAR1_XBAR_IN10)/PWM2:EXT,A2(XBAR1_XBAR_IN10)/PWM2:EXT,A3(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM2:EXT_CLK(XBAR1_XBAR_IN10)/PWM2:FAULT,0(XBAR1_XBAR_IN10)/PWM2:FAULT,1(XBAR1_XBAR_IN10)/PWM2:EXT_FORCE(XBAR1_XBAR_IN10)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM3:FAULT,0(XBAR1_XBAR_IN10)/PWM3:FAULT,1(XBAR1_XBAR_IN10)/PWM3:EXT_FORCE(XBAR1_XBAR_IN10)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM4:FAULT,0(XBAR1_XBAR_IN10)/PWM4:FAULT,1(XBAR1_XBAR_IN10)/PWM4:EXT_FORCE(XBAR1_XBAR_IN10);ENET2:TX_DATA,0(ENET2_TX_DATA0);LPSPI1:TRG(XBAR1_XBAR_IN10)/LPSPI2:TRG(XBAR1_XBAR_IN10)/LPSPI3:TRG(XBAR1_XBAR_IN10)/LPSPI4:TRG(XBAR1_XBAR_IN10);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT10)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT10)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT10)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT10)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT10)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT10)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT10)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT10)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN10)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN10)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN10);CMP1:OUT(XBAR1_XBAR_INOUT10)/CMP2:OUT(XBAR1_XBAR_INOUT10)/CMP3:OUT(XBAR1_XBAR_INOUT10)/CMP4:OUT(XBAR1_XBAR_INOUT10)/CMP1:SAMPLE(XBAR1_XBAR_IN10)/CMP2:SAMPLE(XBAR1_XBAR_IN10)/CMP3:SAMPLE(XBAR1_XBAR_IN10)/CMP4:SAMPLE(XBAR1_XBAR_IN10);LPI2C1:TRG(XBAR1_XBAR_IN10)/LPI2C2:TRG(XBAR1_XBAR_IN10)/LPI2C3:TRG(XBAR1_XBAR_IN10)/LPI2C4:TRG(XBAR1_XBAR_IN10);;;;EWM:IN(XBAR1_XBAR_IN10);SAI1:TX_DATA1(SAI1_TX_DATA1);DMA0:DONE,0(XBAR1_XBAR_INOUT10)/DMA0:DONE,1(XBAR1_XBAR_INOUT10)/DMA0:DONE,2(XBAR1_XBAR_INOUT10)/DMA0:DONE,3(XBAR1_XBAR_INOUT10)/DMA0:DONE,4(XBAR1_XBAR_INOUT10)/DMA0:DONE,5(XBAR1_XBAR_INOUT10)/DMA0:DONE,6(XBAR1_XBAR_INOUT10)/DMA0:DONE,7(XBAR1_XBAR_INOUT10)/DMA0:REQ,30(XBAR1_XBAR_IN10)/DMA0:REQ,31(XBAR1_XBAR_IN10)/DMA0:REQ,94(XBAR1_XBAR_IN10)/DMA0:REQ,95(XBAR1_XBAR_IN10);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN10);XBARA1:OUT,10(XBAR1_XBAR_INOUT10)/XBARA1:IN,10(XBAR1_XBAR_IN10);ENC1:POSMATCH(XBAR1_XBAR_INOUT10)/ENC2:POSMATCH(XBAR1_XBAR_INOUT10)/ENC3:POSMATCH(XBAR1_XBAR_INOUT10)/ENC4:POSMATCH(XBAR1_XBAR_INOUT10)/ENC1:PHASE,A(XBAR1_XBAR_IN10)/ENC1:PHASE,B(XBAR1_XBAR_IN10)/ENC1:INDEX(XBAR1_XBAR_IN10)/ENC1:HOME(XBAR1_XBAR_IN10)/ENC1:TRG(XBAR1_XBAR_IN10)/ENC2:PHASE,A(XBAR1_XBAR_IN10)/ENC2:PHASE,B(XBAR1_XBAR_IN10)/ENC2:INDEX(XBAR1_XBAR_IN10)/ENC2:HOME(XBAR1_XBAR_IN10)/ENC2:TRG(XBAR1_XBAR_IN10)/ENC3:PHASE,A(XBAR1_XBAR_IN10)/ENC3:PHASE,B(XBAR1_XBAR_IN10)/ENC3:INDEX(XBAR1_XBAR_IN10)/ENC3:HOME(XBAR1_XBAR_IN10)/ENC3:TRG(XBAR1_XBAR_IN10)/ENC4:PHASE,A(XBAR1_XBAR_IN10)/ENC4:PHASE,B(XBAR1_XBAR_IN10)/ENC4:INDEX(XBAR1_XBAR_IN10)/ENC4:HOME(XBAR1_XBAR_IN10)/ENC4:TRG(XBAR1_XBAR_IN10);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT10);AOI1:OUT,0(XBAR1_XBAR_INOUT10)/AOI1:OUT,1(XBAR1_XBAR_INOUT10)/AOI1:OUT,2(XBAR1_XBAR_INOUT10)/AOI1:OUT,3(XBAR1_XBAR_INOUT10)/AOI2:OUT,0(XBAR1_XBAR_INOUT10)/AOI2:OUT,1(XBAR1_XBAR_INOUT10)/AOI2:OUT,2(XBAR1_XBAR_INOUT10)/AOI2:OUT,3(XBAR1_XBAR_INOUT10);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT10)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT10);LCDIF:DATA,08(LCDIF_DATA08);;;;;;SRC:BOOT_CFG,8(SRC_BT_CFG8);;;ARM:CLK(ARM_TRACE_CLK);;;;;;;ARM:CLK(ARM_TRACE_CLK)
D10;GPIO_B0_13;ETH_TX1;;GPIO2:gpio_io,13(GPIO2_IO13)/GPIO7:gpio_io,13(GPIO7_IO13);FLEXIO1:TRIG,0(XBAR1_XBAR_IN11)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN11)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN11)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN11)/FLEXIO2:IO,13(FLEXIO2_FLEXIO13);LPUART1:TRG(XBAR1_XBAR_IN11)/LPUART2:TRG(XBAR1_XBAR_IN11)/LPUART3:TRG(XBAR1_XBAR_IN11)/LPUART4:TRG(XBAR1_XBAR_IN11)/LPUART5:TRG(XBAR1_XBAR_IN11)/LPUART6:TRG(XBAR1_XBAR_IN11)/LPUART7:TRG(XBAR1_XBAR_IN11)/LPUART8:TRG(XBAR1_XBAR_IN11);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT11)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT11)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT11)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT11)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT11)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT11)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT11)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT11)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT11)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT11)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT11)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT11)/PWM1:EXT,A0(XBAR1_XBAR_IN11)/PWM1:EXT,A1(XBAR1_XBAR_IN11)/PWM1:EXT,A2(XBAR1_XBAR_IN11)/PWM1:EXT,A3(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN11)/PWM1:EXT_CLK(XBAR1_XBAR_IN11)/PWM1:FAULT,0(XBAR1_XBAR_IN11)/PWM1:FAULT,1(XBAR1_XBAR_IN11)/PWM1:FAULT,2(XBAR1_XBAR_IN11)/PWM1:FAULT,3(XBAR1_XBAR_IN11)/PWM1:EXT_FORCE(XBAR1_XBAR_IN11)/PWM2:EXT,A0(XBAR1_XBAR_IN11)/PWM2:EXT,A1(XBAR1_XBAR_IN11)/PWM2:EXT,A2(XBAR1_XBAR_IN11)/PWM2:EXT,A3(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN11)/PWM2:EXT_CLK(XBAR1_XBAR_IN11)/PWM2:FAULT,0(XBAR1_XBAR_IN11)/PWM2:FAULT,1(XBAR1_XBAR_IN11)/PWM2:EXT_FORCE(XBAR1_XBAR_IN11)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN11)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN11)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN11)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN11)/PWM3:FAULT,0(XBAR1_XBAR_IN11)/PWM3:FAULT,1(XBAR1_XBAR_IN11)/PWM3:EXT_FORCE(XBAR1_XBAR_IN11)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN11)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN11)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN11)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN11)/PWM4:FAULT,0(XBAR1_XBAR_IN11)/PWM4:FAULT,1(XBAR1_XBAR_IN11)/PWM4:EXT_FORCE(XBAR1_XBAR_IN11);ENET2:TX_DATA,1(ENET2_TX_DATA1);LPSPI1:TRG(XBAR1_XBAR_IN11)/LPSPI2:TRG(XBAR1_XBAR_IN11)/LPSPI3:TRG(XBAR1_XBAR_IN11)/LPSPI4:TRG(XBAR1_XBAR_IN11);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT11)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT11)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT11)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT11)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT11)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT11)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT11)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT11)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN11)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN11)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN11)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN11)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN11)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN11)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN11)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN11)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN11)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN11)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN11)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN11);CMP1:OUT(XBAR1_XBAR_INOUT11)/CMP2:OUT(XBAR1_XBAR_INOUT11)/CMP3:OUT(XBAR1_XBAR_INOUT11)/CMP4:OUT(XBAR1_XBAR_INOUT11)/CMP1:SAMPLE(XBAR1_XBAR_IN11)/CMP2:SAMPLE(XBAR1_XBAR_IN11)/CMP3:SAMPLE(XBAR1_XBAR_IN11)/CMP4:SAMPLE(XBAR1_XBAR_IN11);LPI2C1:TRG(XBAR1_XBAR_IN11)/LPI2C2:TRG(XBAR1_XBAR_IN11)/LPI2C3:TRG(XBAR1_XBAR_IN11)/LPI2C4:TRG(XBAR1_XBAR_IN11);;;;EWM:IN(XBAR1_XBAR_IN11);SAI1:MCLK(SAI1_MCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT11)/DMA0:DONE,1(XBAR1_XBAR_INOUT11)/DMA0:DONE,2(XBAR1_XBAR_INOUT11)/DMA0:DONE,3(XBAR1_XBAR_INOUT11)/DMA0:DONE,4(XBAR1_XBAR_INOUT11)/DMA0:DONE,5(XBAR1_XBAR_INOUT11)/DMA0:DONE,6(XBAR1_XBAR_INOUT11)/DMA0:DONE,7(XBAR1_XBAR_INOUT11)/DMA0:REQ,30(XBAR1_XBAR_IN11)/DMA0:REQ,31(XBAR1_XBAR_IN11)/DMA0:REQ,94(XBAR1_XBAR_IN11)/DMA0:REQ,95(XBAR1_XBAR_IN11);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN11)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN11)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN11)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN11);XBARA1:OUT,11(XBAR1_XBAR_INOUT11)/XBARA1:IN,11(XBAR1_XBAR_IN11);ENC1:POSMATCH(XBAR1_XBAR_INOUT11)/ENC2:POSMATCH(XBAR1_XBAR_INOUT11)/ENC3:POSMATCH(XBAR1_XBAR_INOUT11)/ENC4:POSMATCH(XBAR1_XBAR_INOUT11)/ENC1:PHASE,A(XBAR1_XBAR_IN11)/ENC1:PHASE,B(XBAR1_XBAR_IN11)/ENC1:INDEX(XBAR1_XBAR_IN11)/ENC1:HOME(XBAR1_XBAR_IN11)/ENC1:TRG(XBAR1_XBAR_IN11)/ENC2:PHASE,A(XBAR1_XBAR_IN11)/ENC2:PHASE,B(XBAR1_XBAR_IN11)/ENC2:INDEX(XBAR1_XBAR_IN11)/ENC2:HOME(XBAR1_XBAR_IN11)/ENC2:TRG(XBAR1_XBAR_IN11)/ENC3:PHASE,A(XBAR1_XBAR_IN11)/ENC3:PHASE,B(XBAR1_XBAR_IN11)/ENC3:INDEX(XBAR1_XBAR_IN11)/ENC3:HOME(XBAR1_XBAR_IN11)/ENC3:TRG(XBAR1_XBAR_IN11)/ENC4:PHASE,A(XBAR1_XBAR_IN11)/ENC4:PHASE,B(XBAR1_XBAR_IN11)/ENC4:INDEX(XBAR1_XBAR_IN11)/ENC4:HOME(XBAR1_XBAR_IN11)/ENC4:TRG(XBAR1_XBAR_IN11);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT11)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT11)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT11)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT11);AOI1:OUT,0(XBAR1_XBAR_INOUT11)/AOI1:OUT,1(XBAR1_XBAR_INOUT11)/AOI1:OUT,2(XBAR1_XBAR_INOUT11)/AOI1:OUT,3(XBAR1_XBAR_INOUT11)/AOI2:OUT,0(XBAR1_XBAR_INOUT11)/AOI2:OUT,1(XBAR1_XBAR_INOUT11)/AOI2:OUT,2(XBAR1_XBAR_INOUT11)/AOI2:OUT,3(XBAR1_XBAR_INOUT11);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT11)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT11);LCDIF:DATA,09(LCDIF_DATA09);;;;;;SRC:BOOT_CFG,9(SRC_BT_CFG9);;;ARM:SWO(ARM_TRACE_SWO);;;;;;;ENET2:TX_DATA,1(ENET2_TX_DATA1)
E10;GPIO_B0_14;ETH_TX_EN;;GPIO2:gpio_io,14(GPIO2_IO14)/GPIO7:gpio_io,14(GPIO7_IO14);FLEXIO1:TRIG,0(XBAR1_XBAR_IN12)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN12)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN12)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN12)/FLEXIO2:IO,14(FLEXIO2_FLEXIO14);LPUART1:TRG(XBAR1_XBAR_IN12)/LPUART2:TRG(XBAR1_XBAR_IN12)/LPUART3:TRG(XBAR1_XBAR_IN12)/LPUART4:TRG(XBAR1_XBAR_IN12)/LPUART5:TRG(XBAR1_XBAR_IN12)/LPUART6:TRG(XBAR1_XBAR_IN12)/LPUART7:TRG(XBAR1_XBAR_IN12)/LPUART8:TRG(XBAR1_XBAR_IN12);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM1:EXT,A0(XBAR1_XBAR_IN12)/PWM1:EXT,A1(XBAR1_XBAR_IN12)/PWM1:EXT,A2(XBAR1_XBAR_IN12)/PWM1:EXT,A3(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM1:EXT_CLK(XBAR1_XBAR_IN12)/PWM1:FAULT,0(XBAR1_XBAR_IN12)/PWM1:FAULT,1(XBAR1_XBAR_IN12)/PWM1:FAULT,2(XBAR1_XBAR_IN12)/PWM1:FAULT,3(XBAR1_XBAR_IN12)/PWM1:EXT_FORCE(XBAR1_XBAR_IN12)/PWM2:EXT,A0(XBAR1_XBAR_IN12)/PWM2:EXT,A1(XBAR1_XBAR_IN12)/PWM2:EXT,A2(XBAR1_XBAR_IN12)/PWM2:EXT,A3(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM2:EXT_CLK(XBAR1_XBAR_IN12)/PWM2:FAULT,0(XBAR1_XBAR_IN12)/PWM2:FAULT,1(XBAR1_XBAR_IN12)/PWM2:EXT_FORCE(XBAR1_XBAR_IN12)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM3:FAULT,0(XBAR1_XBAR_IN12)/PWM3:FAULT,1(XBAR1_XBAR_IN12)/PWM3:EXT_FORCE(XBAR1_XBAR_IN12)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM4:FAULT,0(XBAR1_XBAR_IN12)/PWM4:FAULT,1(XBAR1_XBAR_IN12)/PWM4:EXT_FORCE(XBAR1_XBAR_IN12);ENET2:TX_EN(ENET2_TX_EN);LPSPI1:TRG(XBAR1_XBAR_IN12)/LPSPI2:TRG(XBAR1_XBAR_IN12)/LPSPI3:TRG(XBAR1_XBAR_IN12)/LPSPI4:TRG(XBAR1_XBAR_IN12);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT12)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT12)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT12)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT12)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT12)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT12)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT12)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT12)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN12)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN12)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN12);CMP1:OUT(XBAR1_XBAR_INOUT12)/CMP2:OUT(XBAR1_XBAR_INOUT12)/CMP3:OUT(XBAR1_XBAR_INOUT12)/CMP4:OUT(XBAR1_XBAR_INOUT12)/CMP1:SAMPLE(XBAR1_XBAR_IN12)/CMP2:SAMPLE(XBAR1_XBAR_IN12)/CMP3:SAMPLE(XBAR1_XBAR_IN12)/CMP4:SAMPLE(XBAR1_XBAR_IN12);LPI2C1:TRG(XBAR1_XBAR_IN12)/LPI2C2:TRG(XBAR1_XBAR_IN12)/LPI2C3:TRG(XBAR1_XBAR_IN12)/LPI2C4:TRG(XBAR1_XBAR_IN12);;;;EWM:IN(XBAR1_XBAR_IN12);SAI1:RX_SYNC(SAI1_RX_SYNC);DMA0:DONE,0(XBAR1_XBAR_INOUT12)/DMA0:DONE,1(XBAR1_XBAR_INOUT12)/DMA0:DONE,2(XBAR1_XBAR_INOUT12)/DMA0:DONE,3(XBAR1_XBAR_INOUT12)/DMA0:DONE,4(XBAR1_XBAR_INOUT12)/DMA0:DONE,5(XBAR1_XBAR_INOUT12)/DMA0:DONE,6(XBAR1_XBAR_INOUT12)/DMA0:DONE,7(XBAR1_XBAR_INOUT12)/DMA0:REQ,30(XBAR1_XBAR_IN12)/DMA0:REQ,31(XBAR1_XBAR_IN12)/DMA0:REQ,94(XBAR1_XBAR_IN12)/DMA0:REQ,95(XBAR1_XBAR_IN12);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN12);XBARA1:OUT,12(XBAR1_XBAR_INOUT12)/XBARA1:IN,12(XBAR1_XBAR_IN12);ENC1:POSMATCH(XBAR1_XBAR_INOUT12)/ENC2:POSMATCH(XBAR1_XBAR_INOUT12)/ENC3:POSMATCH(XBAR1_XBAR_INOUT12)/ENC4:POSMATCH(XBAR1_XBAR_INOUT12)/ENC1:PHASE,A(XBAR1_XBAR_IN12)/ENC1:PHASE,B(XBAR1_XBAR_IN12)/ENC1:INDEX(XBAR1_XBAR_IN12)/ENC1:HOME(XBAR1_XBAR_IN12)/ENC1:TRG(XBAR1_XBAR_IN12)/ENC2:PHASE,A(XBAR1_XBAR_IN12)/ENC2:PHASE,B(XBAR1_XBAR_IN12)/ENC2:INDEX(XBAR1_XBAR_IN12)/ENC2:HOME(XBAR1_XBAR_IN12)/ENC2:TRG(XBAR1_XBAR_IN12)/ENC3:PHASE,A(XBAR1_XBAR_IN12)/ENC3:PHASE,B(XBAR1_XBAR_IN12)/ENC3:INDEX(XBAR1_XBAR_IN12)/ENC3:HOME(XBAR1_XBAR_IN12)/ENC3:TRG(XBAR1_XBAR_IN12)/ENC4:PHASE,A(XBAR1_XBAR_IN12)/ENC4:PHASE,B(XBAR1_XBAR_IN12)/ENC4:INDEX(XBAR1_XBAR_IN12)/ENC4:HOME(XBAR1_XBAR_IN12)/ENC4:TRG(XBAR1_XBAR_IN12);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT12);AOI1:OUT,0(XBAR1_XBAR_INOUT12)/AOI1:OUT,1(XBAR1_XBAR_INOUT12)/AOI1:OUT,2(XBAR1_XBAR_INOUT12)/AOI1:OUT,3(XBAR1_XBAR_INOUT12)/AOI2:OUT,0(XBAR1_XBAR_INOUT12)/AOI2:OUT,1(XBAR1_XBAR_INOUT12)/AOI2:OUT,2(XBAR1_XBAR_INOUT12)/AOI2:OUT,3(XBAR1_XBAR_INOUT12);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT12)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT12);LCDIF:DATA,10(LCDIF_DATA10);;;;;;SRC:BOOT_CFG,10(SRC_BT_CFG10);;;ARM:ARM_TXEV(ARM_TXEV);;;;;;;ENET2:TX_EN(ENET2_TX_EN)
F10;NVCC_GPIO1;;;;;;;;;;;;SUPPLY:NVCC_GPIO,1(NVCC_GPIO1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_GPIO,1(NVCC_GPIO1)
G10;GPIO_AD_B0_11;TRSTB;;GPIO1:gpio_io,11(GPIO1_IO11)/GPIO6:gpio_io,11(GPIO6_IO11);FLEXIO1:TRIG,0(XBAR1_XBAR_IN23)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN23)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN23)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN23);LPUART1:TRG(XBAR1_XBAR_IN23)/LPUART2:TRG(XBAR1_XBAR_IN23)/LPUART3:TRG(XBAR1_XBAR_IN23)/LPUART4:TRG(XBAR1_XBAR_IN23)/LPUART5:TRG(XBAR1_XBAR_IN23)/LPUART6:TRG(XBAR1_XBAR_IN23)/LPUART7:TRG(XBAR1_XBAR_IN23)/LPUART8:TRG(XBAR1_XBAR_IN23);PWM1:B,3(FLEXPWM1_PWMB3)/PWM1:EXT,A0(XBAR1_XBAR_IN23)/PWM1:EXT,A1(XBAR1_XBAR_IN23)/PWM1:EXT,A2(XBAR1_XBAR_IN23)/PWM1:EXT,A3(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM1:EXT_CLK(XBAR1_XBAR_IN23)/PWM1:FAULT,0(XBAR1_XBAR_IN23)/PWM1:FAULT,1(XBAR1_XBAR_IN23)/PWM1:FAULT,2(XBAR1_XBAR_IN23)/PWM1:FAULT,3(XBAR1_XBAR_IN23)/PWM1:EXT_FORCE(XBAR1_XBAR_IN23)/PWM2:EXT,A0(XBAR1_XBAR_IN23)/PWM2:EXT,A1(XBAR1_XBAR_IN23)/PWM2:EXT,A2(XBAR1_XBAR_IN23)/PWM2:EXT,A3(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM2:EXT_CLK(XBAR1_XBAR_IN23)/PWM2:FAULT,0(XBAR1_XBAR_IN23)/PWM2:FAULT,1(XBAR1_XBAR_IN23)/PWM2:EXT_FORCE(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM3:FAULT,0(XBAR1_XBAR_IN23)/PWM3:FAULT,1(XBAR1_XBAR_IN23)/PWM3:EXT_FORCE(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN23)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN23)/PWM4:FAULT,0(XBAR1_XBAR_IN23)/PWM4:FAULT,1(XBAR1_XBAR_IN23)/PWM4:EXT_FORCE(XBAR1_XBAR_IN23);ENET:COL(ENET_COL)/ENET:1588_EVENT0_IN(ENET_1588_EVENT0_IN);LPSPI1:TRG(XBAR1_XBAR_IN23)/LPSPI2:TRG(XBAR1_XBAR_IN23)/LPSPI3:TRG(XBAR1_XBAR_IN23)/LPSPI4:TRG(XBAR1_XBAR_IN23);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN23)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN23);CMP1:SAMPLE(XBAR1_XBAR_IN23)/CMP2:SAMPLE(XBAR1_XBAR_IN23)/CMP3:SAMPLE(XBAR1_XBAR_IN23)/CMP4:SAMPLE(XBAR1_XBAR_IN23);LPI2C1:TRG(XBAR1_XBAR_IN23)/LPI2C2:TRG(XBAR1_XBAR_IN23)/LPI2C3:TRG(XBAR1_XBAR_IN23)/LPI2C4:TRG(XBAR1_XBAR_IN23);;SEMC:CLKX,1(SEMC_CLK6);;EWM:IN(XBAR1_XBAR_IN23);;DMA0:REQ,30(XBAR1_XBAR_IN23)/DMA0:REQ,31(XBAR1_XBAR_IN23)/DMA0:REQ,94(XBAR1_XBAR_IN23)/DMA0:REQ,95(XBAR1_XBAR_IN23);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN23)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN23)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN23)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN23)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN23);XBARA1:IN,23(XBAR1_XBAR_IN23);ENC1:PHASE,A(XBAR1_XBAR_IN23)/ENC1:PHASE,B(XBAR1_XBAR_IN23)/ENC1:INDEX(XBAR1_XBAR_IN23)/ENC1:HOME(XBAR1_XBAR_IN23)/ENC1:TRG(XBAR1_XBAR_IN23)/ENC2:PHASE,A(XBAR1_XBAR_IN23)/ENC2:PHASE,B(XBAR1_XBAR_IN23)/ENC2:INDEX(XBAR1_XBAR_IN23)/ENC2:HOME(XBAR1_XBAR_IN23)/ENC2:TRG(XBAR1_XBAR_IN23)/ENC3:PHASE,A(XBAR1_XBAR_IN23)/ENC3:PHASE,B(XBAR1_XBAR_IN23)/ENC3:INDEX(XBAR1_XBAR_IN23)/ENC3:HOME(XBAR1_XBAR_IN23)/ENC3:TRG(XBAR1_XBAR_IN23)/ENC4:PHASE,A(XBAR1_XBAR_IN23)/ENC4:PHASE,B(XBAR1_XBAR_IN23)/ENC4:INDEX(XBAR1_XBAR_IN23)/ENC4:HOME(XBAR1_XBAR_IN23)/ENC4:TRG(XBAR1_XBAR_IN23);CSI:DATA,02(CSI_DATA02);;;;;;;;CAN3:RX(FLEXCAN3_RX);;;;;;;WDOG1:WDOG_B(WDOG1_B);;JTAG:TRSTB(JTAG_TRSTB);;;JTAG:TRSTB(JTAG_TRSTB)
H10;GPIO_AD_B0_01;IMU_INT2;IMU_INT2;GPIO1:gpio_io,01(GPIO1_IO01)/GPIO6:gpio_io,01(GPIO6_IO01);FLEXIO1:TRIG,0(XBAR1_XBAR_IN15)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN15)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN15)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN15);LPUART1:TRG(XBAR1_XBAR_IN15)/LPUART2:TRG(XBAR1_XBAR_IN15)/LPUART3:TRG(XBAR1_XBAR_IN15)/LPUART4:TRG(XBAR1_XBAR_IN15)/LPUART5:TRG(XBAR1_XBAR_IN15)/LPUART6:TRG(XBAR1_XBAR_IN15)/LPUART7:TRG(XBAR1_XBAR_IN15)/LPUART8:TRG(XBAR1_XBAR_IN15);PWM2:B,3(FLEXPWM2_PWMB3)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM1:EXT,A0(XBAR1_XBAR_IN15)/PWM1:EXT,A1(XBAR1_XBAR_IN15)/PWM1:EXT,A2(XBAR1_XBAR_IN15)/PWM1:EXT,A3(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM1:EXT_CLK(XBAR1_XBAR_IN15)/PWM1:FAULT,0(XBAR1_XBAR_IN15)/PWM1:FAULT,1(XBAR1_XBAR_IN15)/PWM1:FAULT,2(XBAR1_XBAR_IN15)/PWM1:FAULT,3(XBAR1_XBAR_IN15)/PWM1:EXT_FORCE(XBAR1_XBAR_IN15)/PWM2:EXT,A0(XBAR1_XBAR_IN15)/PWM2:EXT,A1(XBAR1_XBAR_IN15)/PWM2:EXT,A2(XBAR1_XBAR_IN15)/PWM2:EXT,A3(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM2:EXT_CLK(XBAR1_XBAR_IN15)/PWM2:FAULT,0(XBAR1_XBAR_IN15)/PWM2:FAULT,1(XBAR1_XBAR_IN15)/PWM2:EXT_FORCE(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM3:FAULT,0(XBAR1_XBAR_IN15)/PWM3:FAULT,1(XBAR1_XBAR_IN15)/PWM3:EXT_FORCE(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM4:FAULT,0(XBAR1_XBAR_IN15)/PWM4:FAULT,1(XBAR1_XBAR_IN15)/PWM4:EXT_FORCE(XBAR1_XBAR_IN15);;LPSPI1:TRG(XBAR1_XBAR_IN15)/LPSPI2:TRG(XBAR1_XBAR_IN15)/LPSPI3:TRG(XBAR1_XBAR_IN15)/LPSPI4:TRG(XBAR1_XBAR_IN15)/LPSPI3:SDO(LPSPI3_SDO);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN15);CMP1:OUT(XBAR1_XBAR_INOUT15)/CMP2:OUT(XBAR1_XBAR_INOUT15)/CMP3:OUT(XBAR1_XBAR_INOUT15)/CMP4:OUT(XBAR1_XBAR_INOUT15)/CMP1:SAMPLE(XBAR1_XBAR_IN15)/CMP2:SAMPLE(XBAR1_XBAR_IN15)/CMP3:SAMPLE(XBAR1_XBAR_IN15)/CMP4:SAMPLE(XBAR1_XBAR_IN15)/CMP2:IN,4(ACMP2_IN4);LPI2C1:TRG(XBAR1_XBAR_IN15)/LPI2C2:TRG(XBAR1_XBAR_IN15)/LPI2C3:TRG(XBAR1_XBAR_IN15)/LPI2C4:TRG(XBAR1_XBAR_IN15)/LPI2C1:SDAS(LPI2C1_SDAS);;;;EWM:IN(XBAR1_XBAR_IN15)/EWM:EWM_OUT_B(EWM_OUT_B);;DMA0:DONE,0(XBAR1_XBAR_INOUT15)/DMA0:DONE,1(XBAR1_XBAR_INOUT15)/DMA0:DONE,2(XBAR1_XBAR_INOUT15)/DMA0:DONE,3(XBAR1_XBAR_INOUT15)/DMA0:DONE,4(XBAR1_XBAR_INOUT15)/DMA0:DONE,5(XBAR1_XBAR_INOUT15)/DMA0:DONE,6(XBAR1_XBAR_INOUT15)/DMA0:DONE,7(XBAR1_XBAR_INOUT15)/DMA0:REQ,30(XBAR1_XBAR_IN15)/DMA0:REQ,31(XBAR1_XBAR_IN15)/DMA0:REQ,94(XBAR1_XBAR_IN15)/DMA0:REQ,95(XBAR1_XBAR_IN15);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN15);XBARA1:OUT,15(XBAR1_XBAR_INOUT15)/XBARA1:IN,15(XBAR1_XBAR_IN15);ENC1:POSMATCH(XBAR1_XBAR_INOUT15)/ENC2:POSMATCH(XBAR1_XBAR_INOUT15)/ENC3:POSMATCH(XBAR1_XBAR_INOUT15)/ENC4:POSMATCH(XBAR1_XBAR_INOUT15)/ENC1:PHASE,A(XBAR1_XBAR_IN15)/ENC1:PHASE,B(XBAR1_XBAR_IN15)/ENC1:INDEX(XBAR1_XBAR_IN15)/ENC1:HOME(XBAR1_XBAR_IN15)/ENC1:TRG(XBAR1_XBAR_IN15)/ENC2:PHASE,A(XBAR1_XBAR_IN15)/ENC2:PHASE,B(XBAR1_XBAR_IN15)/ENC2:INDEX(XBAR1_XBAR_IN15)/ENC2:HOME(XBAR1_XBAR_IN15)/ENC2:TRG(XBAR1_XBAR_IN15)/ENC3:PHASE,A(XBAR1_XBAR_IN15)/ENC3:PHASE,B(XBAR1_XBAR_IN15)/ENC3:INDEX(XBAR1_XBAR_IN15)/ENC3:HOME(XBAR1_XBAR_IN15)/ENC3:TRG(XBAR1_XBAR_IN15)/ENC4:PHASE,A(XBAR1_XBAR_IN15)/ENC4:PHASE,B(XBAR1_XBAR_IN15)/ENC4:INDEX(XBAR1_XBAR_IN15)/ENC4:HOME(XBAR1_XBAR_IN15)/ENC4:TRG(XBAR1_XBAR_IN15);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT15);AOI1:OUT,0(XBAR1_XBAR_INOUT15)/AOI1:OUT,1(XBAR1_XBAR_INOUT15)/AOI1:OUT,2(XBAR1_XBAR_INOUT15)/AOI1:OUT,3(XBAR1_XBAR_INOUT15)/AOI2:OUT,0(XBAR1_XBAR_INOUT15)/AOI2:OUT,1(XBAR1_XBAR_INOUT15)/AOI2:OUT,2(XBAR1_XBAR_INOUT15)/AOI2:OUT,3(XBAR1_XBAR_INOUT15);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT15)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT15);;;;;;USB1:OTG1_ID(USB_OTG1_ID);;;;;XTALOSC24M:REF_CLK_24M(REF_24M_OUT);;;;;;GPIO1:gpio_io,01(GPIO1_IO01)
J10;NVCC_GPIO2;;;;;;;;;;;;SUPPLY:NVCC_GPIO,2(NVCC_GPIO2);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_GPIO,2(NVCC_GPIO2)
K10;GPIO_AD_B1_07;extFLASH_DIO0;;GPIO1:gpio_io,23(GPIO1_IO23)/GPIO6:gpio_io,23(GPIO6_IO23);FLEXIO3:IO,07(FLEXIO3_FLEXIO07);LPUART3:RX(LPUART3_RX);;;;;CMP1:IN,5(ACMP1_IN5);LPI2C3:SCL(LPI2C3_SCL);;;USDHC2:DATA,3(USDHC2_DATA3);;;;;;;CSI:HSYNC(CSI_HSYNC);;;;;FLEXSPI:FLEXSPI_B_DATA0(FLEXSPI_B_DATA0);GPT2:COMPARE,3(GPT2_COMPARE3);ADC1:IN,12(ADC1_IN12)/ADC2:IN,12(ADC2_IN12);;;;KPP:COL,4(KPP_COL4);;;;;SPDIF:EXT_CLK(SPDIF_EXT_CLK);;;;FLEXSPI:FLEXSPI_B_DATA0(FLEXSPI_B_DATA0)
L10;GPIO_AD_B0_15;CAN_FD_RX;;GPIO1:gpio_io,15(GPIO1_IO15)/GPIO6:gpio_io,15(GPIO6_IO15);FLEXIO1:TRIG,0(XBAR1_XBAR_IN25)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN25)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN25)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN25);LPUART1:TRG(XBAR1_XBAR_IN25)/LPUART2:TRG(XBAR1_XBAR_IN25)/LPUART3:TRG(XBAR1_XBAR_IN25)/LPUART4:TRG(XBAR1_XBAR_IN25)/LPUART5:TRG(XBAR1_XBAR_IN25)/LPUART6:TRG(XBAR1_XBAR_IN25)/LPUART7:TRG(XBAR1_XBAR_IN25)/LPUART8:TRG(XBAR1_XBAR_IN25)/LPUART1:RTS_B(LPUART1_RTS_B);PWM1:EXT,A0(XBAR1_XBAR_IN25)/PWM1:EXT,A1(XBAR1_XBAR_IN25)/PWM1:EXT,A2(XBAR1_XBAR_IN25)/PWM1:EXT,A3(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM1:EXT_CLK(XBAR1_XBAR_IN25)/PWM1:FAULT,0(XBAR1_XBAR_IN25)/PWM1:FAULT,1(XBAR1_XBAR_IN25)/PWM1:FAULT,2(XBAR1_XBAR_IN25)/PWM1:FAULT,3(XBAR1_XBAR_IN25)/PWM1:EXT_FORCE(XBAR1_XBAR_IN25)/PWM2:EXT,A0(XBAR1_XBAR_IN25)/PWM2:EXT,A1(XBAR1_XBAR_IN25)/PWM2:EXT,A2(XBAR1_XBAR_IN25)/PWM2:EXT,A3(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM2:EXT_CLK(XBAR1_XBAR_IN25)/PWM2:FAULT,0(XBAR1_XBAR_IN25)/PWM2:FAULT,1(XBAR1_XBAR_IN25)/PWM2:EXT_FORCE(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM3:FAULT,0(XBAR1_XBAR_IN25)/PWM3:FAULT,1(XBAR1_XBAR_IN25)/PWM3:EXT_FORCE(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN25)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN25)/PWM4:FAULT,0(XBAR1_XBAR_IN25)/PWM4:FAULT,1(XBAR1_XBAR_IN25)/PWM4:EXT_FORCE(XBAR1_XBAR_IN25);ENET:1588_EVENT0_IN(ENET_1588_EVENT0_IN);LPSPI1:TRG(XBAR1_XBAR_IN25)/LPSPI2:TRG(XBAR1_XBAR_IN25)/LPSPI3:TRG(XBAR1_XBAR_IN25)/LPSPI4:TRG(XBAR1_XBAR_IN25);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN25)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN25);CMP1:SAMPLE(XBAR1_XBAR_IN25)/CMP2:SAMPLE(XBAR1_XBAR_IN25)/CMP3:SAMPLE(XBAR1_XBAR_IN25)/CMP4:SAMPLE(XBAR1_XBAR_IN25)/CMP3:IN,2(ACMP3_IN2);LPI2C1:TRG(XBAR1_XBAR_IN25)/LPI2C2:TRG(XBAR1_XBAR_IN25)/LPI2C3:TRG(XBAR1_XBAR_IN25)/LPI2C4:TRG(XBAR1_XBAR_IN25);;;;EWM:IN(XBAR1_XBAR_IN25);;DMA0:REQ,30(XBAR1_XBAR_IN25)/DMA0:REQ,31(XBAR1_XBAR_IN25)/DMA0:REQ,94(XBAR1_XBAR_IN25)/DMA0:REQ,95(XBAR1_XBAR_IN25);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN25)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN25)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN25)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN25)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN25);XBARA1:IN,25(XBAR1_XBAR_IN25);ENC1:PHASE,A(XBAR1_XBAR_IN25)/ENC1:PHASE,B(XBAR1_XBAR_IN25)/ENC1:INDEX(XBAR1_XBAR_IN25)/ENC1:HOME(XBAR1_XBAR_IN25)/ENC1:TRG(XBAR1_XBAR_IN25)/ENC2:PHASE,A(XBAR1_XBAR_IN25)/ENC2:PHASE,B(XBAR1_XBAR_IN25)/ENC2:INDEX(XBAR1_XBAR_IN25)/ENC2:HOME(XBAR1_XBAR_IN25)/ENC2:TRG(XBAR1_XBAR_IN25)/ENC3:PHASE,A(XBAR1_XBAR_IN25)/ENC3:PHASE,B(XBAR1_XBAR_IN25)/ENC3:INDEX(XBAR1_XBAR_IN25)/ENC3:HOME(XBAR1_XBAR_IN25)/ENC3:TRG(XBAR1_XBAR_IN25)/ENC4:PHASE,A(XBAR1_XBAR_IN25)/ENC4:PHASE,B(XBAR1_XBAR_IN25)/ENC4:INDEX(XBAR1_XBAR_IN25)/ENC4:HOME(XBAR1_XBAR_IN25)/ENC4:TRG(XBAR1_XBAR_IN25);CSI:HSYNC(CSI_HSYNC);;;;;;;ADC1:IN,4(ADC1_IN4);CAN2:RX(FLEXCAN2_RX)/CAN3:RX(FLEXCAN3_RX);USB2:OTG2_PWR(USB_OTG2_PWR);;;;;;WDOG1:WDOG_RST_B_DEB(WDOG1_RST_B_DEB);;;;;CAN3:RX(FLEXCAN3_RX)
M10;VDD_SNVS_CAP;;;;;;;;;;;;SUPPLY:VDD_SNVS_CAP(VDD_SNVS_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_SNVS_CAP(VDD_SNVS_CAP)
N10;GPANAIO;;;;;;;;;;;;SUPPLY:GPANAIO(GPANAIO);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:GPANAIO(GPANAIO)
P10;NVCC_PLL;;;;;;;;;;;;SUPPLY:NVCC_PLL(NVCC_PLL);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:NVCC_PLL(NVCC_PLL)
A11;GPIO_B1_00;ETH_RX_ER;;GPIO2:gpio_io,16(GPIO2_IO16)/GPIO7:gpio_io,16(GPIO7_IO16);FLEXIO1:TRIG,0(XBAR1_XBAR_IN14)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN14)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN14)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN14)/FLEXIO2:IO,16(FLEXIO2_FLEXIO16)/FLEXIO3:IO,16(FLEXIO3_FLEXIO16);LPUART1:TRG(XBAR1_XBAR_IN14)/LPUART2:TRG(XBAR1_XBAR_IN14)/LPUART3:TRG(XBAR1_XBAR_IN14)/LPUART4:TRG(XBAR1_XBAR_IN14)/LPUART5:TRG(XBAR1_XBAR_IN14)/LPUART6:TRG(XBAR1_XBAR_IN14)/LPUART7:TRG(XBAR1_XBAR_IN14)/LPUART8:TRG(XBAR1_XBAR_IN14)/LPUART4:TX(LPUART4_TX);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM1:EXT,A0(XBAR1_XBAR_IN14)/PWM1:EXT,A1(XBAR1_XBAR_IN14)/PWM1:EXT,A2(XBAR1_XBAR_IN14)/PWM1:EXT,A3(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM1:EXT_CLK(XBAR1_XBAR_IN14)/PWM1:FAULT,0(XBAR1_XBAR_IN14)/PWM1:FAULT,1(XBAR1_XBAR_IN14)/PWM1:FAULT,2(XBAR1_XBAR_IN14)/PWM1:FAULT,3(XBAR1_XBAR_IN14)/PWM1:EXT_FORCE(XBAR1_XBAR_IN14)/PWM2:EXT,A0(XBAR1_XBAR_IN14)/PWM2:EXT,A1(XBAR1_XBAR_IN14)/PWM2:EXT,A2(XBAR1_XBAR_IN14)/PWM2:EXT,A3(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM2:EXT_CLK(XBAR1_XBAR_IN14)/PWM2:FAULT,0(XBAR1_XBAR_IN14)/PWM2:FAULT,1(XBAR1_XBAR_IN14)/PWM2:EXT_FORCE(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM3:FAULT,0(XBAR1_XBAR_IN14)/PWM3:FAULT,1(XBAR1_XBAR_IN14)/PWM3:EXT_FORCE(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM4:FAULT,0(XBAR1_XBAR_IN14)/PWM4:FAULT,1(XBAR1_XBAR_IN14)/PWM4:EXT_FORCE(XBAR1_XBAR_IN14)/PWM1:A,3(FLEXPWM1_PWMA3);ENET2:RX_ER(ENET2_RX_ER);LPSPI1:TRG(XBAR1_XBAR_IN14)/LPSPI2:TRG(XBAR1_XBAR_IN14)/LPSPI3:TRG(XBAR1_XBAR_IN14)/LPSPI4:TRG(XBAR1_XBAR_IN14);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN14);CMP1:OUT(XBAR1_XBAR_INOUT14)/CMP2:OUT(XBAR1_XBAR_INOUT14)/CMP3:OUT(XBAR1_XBAR_INOUT14)/CMP4:OUT(XBAR1_XBAR_INOUT14)/CMP1:SAMPLE(XBAR1_XBAR_IN14)/CMP2:SAMPLE(XBAR1_XBAR_IN14)/CMP3:SAMPLE(XBAR1_XBAR_IN14)/CMP4:SAMPLE(XBAR1_XBAR_IN14);LPI2C1:TRG(XBAR1_XBAR_IN14)/LPI2C2:TRG(XBAR1_XBAR_IN14)/LPI2C3:TRG(XBAR1_XBAR_IN14)/LPI2C4:TRG(XBAR1_XBAR_IN14);;;;EWM:IN(XBAR1_XBAR_IN14);SAI1:RX_DATA0(SAI1_RX_DATA0);DMA0:DONE,0(XBAR1_XBAR_INOUT14)/DMA0:DONE,1(XBAR1_XBAR_INOUT14)/DMA0:DONE,2(XBAR1_XBAR_INOUT14)/DMA0:DONE,3(XBAR1_XBAR_INOUT14)/DMA0:DONE,4(XBAR1_XBAR_INOUT14)/DMA0:DONE,5(XBAR1_XBAR_INOUT14)/DMA0:DONE,6(XBAR1_XBAR_INOUT14)/DMA0:DONE,7(XBAR1_XBAR_INOUT14)/DMA0:REQ,30(XBAR1_XBAR_IN14)/DMA0:REQ,31(XBAR1_XBAR_IN14)/DMA0:REQ,94(XBAR1_XBAR_IN14)/DMA0:REQ,95(XBAR1_XBAR_IN14);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN14);XBARA1:OUT,14(XBAR1_XBAR_INOUT14)/XBARA1:IN,14(XBAR1_XBAR_IN14);ENC1:POSMATCH(XBAR1_XBAR_INOUT14)/ENC2:POSMATCH(XBAR1_XBAR_INOUT14)/ENC3:POSMATCH(XBAR1_XBAR_INOUT14)/ENC4:POSMATCH(XBAR1_XBAR_INOUT14)/ENC1:PHASE,A(XBAR1_XBAR_IN14)/ENC1:PHASE,B(XBAR1_XBAR_IN14)/ENC1:INDEX(XBAR1_XBAR_IN14)/ENC1:HOME(XBAR1_XBAR_IN14)/ENC1:TRG(XBAR1_XBAR_IN14)/ENC2:PHASE,A(XBAR1_XBAR_IN14)/ENC2:PHASE,B(XBAR1_XBAR_IN14)/ENC2:INDEX(XBAR1_XBAR_IN14)/ENC2:HOME(XBAR1_XBAR_IN14)/ENC2:TRG(XBAR1_XBAR_IN14)/ENC3:PHASE,A(XBAR1_XBAR_IN14)/ENC3:PHASE,B(XBAR1_XBAR_IN14)/ENC3:INDEX(XBAR1_XBAR_IN14)/ENC3:HOME(XBAR1_XBAR_IN14)/ENC3:TRG(XBAR1_XBAR_IN14)/ENC4:PHASE,A(XBAR1_XBAR_IN14)/ENC4:PHASE,B(XBAR1_XBAR_IN14)/ENC4:INDEX(XBAR1_XBAR_IN14)/ENC4:HOME(XBAR1_XBAR_IN14)/ENC4:TRG(XBAR1_XBAR_IN14);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT14);AOI1:OUT,0(XBAR1_XBAR_INOUT14)/AOI1:OUT,1(XBAR1_XBAR_INOUT14)/AOI1:OUT,2(XBAR1_XBAR_INOUT14)/AOI1:OUT,3(XBAR1_XBAR_INOUT14)/AOI2:OUT,0(XBAR1_XBAR_INOUT14)/AOI2:OUT,1(XBAR1_XBAR_INOUT14)/AOI2:OUT,2(XBAR1_XBAR_INOUT14)/AOI2:OUT,3(XBAR1_XBAR_INOUT14);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT14)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT14);LCDIF:DATA,12(LCDIF_DATA12);;;;;;;;;;;;;;;;ENET2:RX_ER(ENET2_RX_ER)
B11;GPIO_B1_01;ETH_RX0;;GPIO2:gpio_io,17(GPIO2_IO17)/GPIO7:gpio_io,17(GPIO7_IO17);FLEXIO1:TRIG,0(XBAR1_XBAR_IN15)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN15)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN15)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN15)/FLEXIO2:IO,17(FLEXIO2_FLEXIO17)/FLEXIO3:IO,17(FLEXIO3_FLEXIO17);LPUART1:TRG(XBAR1_XBAR_IN15)/LPUART2:TRG(XBAR1_XBAR_IN15)/LPUART3:TRG(XBAR1_XBAR_IN15)/LPUART4:TRG(XBAR1_XBAR_IN15)/LPUART5:TRG(XBAR1_XBAR_IN15)/LPUART6:TRG(XBAR1_XBAR_IN15)/LPUART7:TRG(XBAR1_XBAR_IN15)/LPUART8:TRG(XBAR1_XBAR_IN15)/LPUART4:RX(LPUART4_RX);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM1:EXT,A0(XBAR1_XBAR_IN15)/PWM1:EXT,A1(XBAR1_XBAR_IN15)/PWM1:EXT,A2(XBAR1_XBAR_IN15)/PWM1:EXT,A3(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM1:EXT_CLK(XBAR1_XBAR_IN15)/PWM1:FAULT,0(XBAR1_XBAR_IN15)/PWM1:FAULT,1(XBAR1_XBAR_IN15)/PWM1:FAULT,2(XBAR1_XBAR_IN15)/PWM1:FAULT,3(XBAR1_XBAR_IN15)/PWM1:EXT_FORCE(XBAR1_XBAR_IN15)/PWM2:EXT,A0(XBAR1_XBAR_IN15)/PWM2:EXT,A1(XBAR1_XBAR_IN15)/PWM2:EXT,A2(XBAR1_XBAR_IN15)/PWM2:EXT,A3(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM2:EXT_CLK(XBAR1_XBAR_IN15)/PWM2:FAULT,0(XBAR1_XBAR_IN15)/PWM2:FAULT,1(XBAR1_XBAR_IN15)/PWM2:EXT_FORCE(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM3:FAULT,0(XBAR1_XBAR_IN15)/PWM3:FAULT,1(XBAR1_XBAR_IN15)/PWM3:EXT_FORCE(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM4:FAULT,0(XBAR1_XBAR_IN15)/PWM4:FAULT,1(XBAR1_XBAR_IN15)/PWM4:EXT_FORCE(XBAR1_XBAR_IN15)/PWM1:B,3(FLEXPWM1_PWMB3);ENET2:RX_DATA,0(ENET2_RX_DATA0);LPSPI1:TRG(XBAR1_XBAR_IN15)/LPSPI2:TRG(XBAR1_XBAR_IN15)/LPSPI3:TRG(XBAR1_XBAR_IN15)/LPSPI4:TRG(XBAR1_XBAR_IN15);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN15);CMP1:OUT(XBAR1_XBAR_INOUT15)/CMP2:OUT(XBAR1_XBAR_INOUT15)/CMP3:OUT(XBAR1_XBAR_INOUT15)/CMP4:OUT(XBAR1_XBAR_INOUT15)/CMP1:SAMPLE(XBAR1_XBAR_IN15)/CMP2:SAMPLE(XBAR1_XBAR_IN15)/CMP3:SAMPLE(XBAR1_XBAR_IN15)/CMP4:SAMPLE(XBAR1_XBAR_IN15);LPI2C1:TRG(XBAR1_XBAR_IN15)/LPI2C2:TRG(XBAR1_XBAR_IN15)/LPI2C3:TRG(XBAR1_XBAR_IN15)/LPI2C4:TRG(XBAR1_XBAR_IN15);;;;EWM:IN(XBAR1_XBAR_IN15);SAI1:TX_DATA0(SAI1_TX_DATA0);DMA0:DONE,0(XBAR1_XBAR_INOUT15)/DMA0:DONE,1(XBAR1_XBAR_INOUT15)/DMA0:DONE,2(XBAR1_XBAR_INOUT15)/DMA0:DONE,3(XBAR1_XBAR_INOUT15)/DMA0:DONE,4(XBAR1_XBAR_INOUT15)/DMA0:DONE,5(XBAR1_XBAR_INOUT15)/DMA0:DONE,6(XBAR1_XBAR_INOUT15)/DMA0:DONE,7(XBAR1_XBAR_INOUT15)/DMA0:REQ,30(XBAR1_XBAR_IN15)/DMA0:REQ,31(XBAR1_XBAR_IN15)/DMA0:REQ,94(XBAR1_XBAR_IN15)/DMA0:REQ,95(XBAR1_XBAR_IN15);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN15);XBARA1:OUT,15(XBAR1_XBAR_INOUT15)/XBARA1:IN,15(XBAR1_XBAR_IN15);ENC1:POSMATCH(XBAR1_XBAR_INOUT15)/ENC2:POSMATCH(XBAR1_XBAR_INOUT15)/ENC3:POSMATCH(XBAR1_XBAR_INOUT15)/ENC4:POSMATCH(XBAR1_XBAR_INOUT15)/ENC1:PHASE,A(XBAR1_XBAR_IN15)/ENC1:PHASE,B(XBAR1_XBAR_IN15)/ENC1:INDEX(XBAR1_XBAR_IN15)/ENC1:HOME(XBAR1_XBAR_IN15)/ENC1:TRG(XBAR1_XBAR_IN15)/ENC2:PHASE,A(XBAR1_XBAR_IN15)/ENC2:PHASE,B(XBAR1_XBAR_IN15)/ENC2:INDEX(XBAR1_XBAR_IN15)/ENC2:HOME(XBAR1_XBAR_IN15)/ENC2:TRG(XBAR1_XBAR_IN15)/ENC3:PHASE,A(XBAR1_XBAR_IN15)/ENC3:PHASE,B(XBAR1_XBAR_IN15)/ENC3:INDEX(XBAR1_XBAR_IN15)/ENC3:HOME(XBAR1_XBAR_IN15)/ENC3:TRG(XBAR1_XBAR_IN15)/ENC4:PHASE,A(XBAR1_XBAR_IN15)/ENC4:PHASE,B(XBAR1_XBAR_IN15)/ENC4:INDEX(XBAR1_XBAR_IN15)/ENC4:HOME(XBAR1_XBAR_IN15)/ENC4:TRG(XBAR1_XBAR_IN15);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT15);AOI1:OUT,0(XBAR1_XBAR_INOUT15)/AOI1:OUT,1(XBAR1_XBAR_INOUT15)/AOI1:OUT,2(XBAR1_XBAR_INOUT15)/AOI1:OUT,3(XBAR1_XBAR_INOUT15)/AOI2:OUT,0(XBAR1_XBAR_INOUT15)/AOI2:OUT,1(XBAR1_XBAR_INOUT15)/AOI2:OUT,2(XBAR1_XBAR_INOUT15)/AOI2:OUT,3(XBAR1_XBAR_INOUT15);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT15)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT15);LCDIF:DATA,13(LCDIF_DATA13);;;;;;;;;;;;;;;;ENET2:RX_DATA,0(ENET2_RX_DATA0)
C11;GPIO_B1_02;ETH_RX1;;GPIO2:gpio_io,18(GPIO2_IO18)/GPIO7:gpio_io,18(GPIO7_IO18);FLEXIO1:TRIG,0(XBAR1_XBAR_IN16)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN16)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN16)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN16)/FLEXIO2:IO,18(FLEXIO2_FLEXIO18)/FLEXIO3:IO,18(FLEXIO3_FLEXIO18);LPUART1:TRG(XBAR1_XBAR_IN16)/LPUART2:TRG(XBAR1_XBAR_IN16)/LPUART3:TRG(XBAR1_XBAR_IN16)/LPUART4:TRG(XBAR1_XBAR_IN16)/LPUART5:TRG(XBAR1_XBAR_IN16)/LPUART6:TRG(XBAR1_XBAR_IN16)/LPUART7:TRG(XBAR1_XBAR_IN16)/LPUART8:TRG(XBAR1_XBAR_IN16);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM1:EXT,A0(XBAR1_XBAR_IN16)/PWM1:EXT,A1(XBAR1_XBAR_IN16)/PWM1:EXT,A2(XBAR1_XBAR_IN16)/PWM1:EXT,A3(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM1:EXT_CLK(XBAR1_XBAR_IN16)/PWM1:FAULT,0(XBAR1_XBAR_IN16)/PWM1:FAULT,1(XBAR1_XBAR_IN16)/PWM1:FAULT,2(XBAR1_XBAR_IN16)/PWM1:FAULT,3(XBAR1_XBAR_IN16)/PWM1:EXT_FORCE(XBAR1_XBAR_IN16)/PWM2:EXT,A0(XBAR1_XBAR_IN16)/PWM2:EXT,A1(XBAR1_XBAR_IN16)/PWM2:EXT,A2(XBAR1_XBAR_IN16)/PWM2:EXT,A3(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM2:EXT_CLK(XBAR1_XBAR_IN16)/PWM2:FAULT,0(XBAR1_XBAR_IN16)/PWM2:FAULT,1(XBAR1_XBAR_IN16)/PWM2:EXT_FORCE(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM3:FAULT,0(XBAR1_XBAR_IN16)/PWM3:FAULT,1(XBAR1_XBAR_IN16)/PWM3:EXT_FORCE(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM4:FAULT,0(XBAR1_XBAR_IN16)/PWM4:FAULT,1(XBAR1_XBAR_IN16)/PWM4:EXT_FORCE(XBAR1_XBAR_IN16)/PWM2:A,3(FLEXPWM2_PWMA3);ENET2:RX_DATA,1(ENET2_RX_DATA1);LPSPI1:TRG(XBAR1_XBAR_IN16)/LPSPI2:TRG(XBAR1_XBAR_IN16)/LPSPI3:TRG(XBAR1_XBAR_IN16)/LPSPI4:TRG(XBAR1_XBAR_IN16)/LPSPI4:PCS2(LPSPI4_PCS2);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN16);CMP1:OUT(XBAR1_XBAR_INOUT16)/CMP2:OUT(XBAR1_XBAR_INOUT16)/CMP3:OUT(XBAR1_XBAR_INOUT16)/CMP4:OUT(XBAR1_XBAR_INOUT16)/CMP1:SAMPLE(XBAR1_XBAR_IN16)/CMP2:SAMPLE(XBAR1_XBAR_IN16)/CMP3:SAMPLE(XBAR1_XBAR_IN16)/CMP4:SAMPLE(XBAR1_XBAR_IN16);LPI2C1:TRG(XBAR1_XBAR_IN16)/LPI2C2:TRG(XBAR1_XBAR_IN16)/LPI2C3:TRG(XBAR1_XBAR_IN16)/LPI2C4:TRG(XBAR1_XBAR_IN16);;;;EWM:IN(XBAR1_XBAR_IN16);SAI1:TX_BCLK(SAI1_TX_BCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT16)/DMA0:DONE,1(XBAR1_XBAR_INOUT16)/DMA0:DONE,2(XBAR1_XBAR_INOUT16)/DMA0:DONE,3(XBAR1_XBAR_INOUT16)/DMA0:DONE,4(XBAR1_XBAR_INOUT16)/DMA0:DONE,5(XBAR1_XBAR_INOUT16)/DMA0:DONE,6(XBAR1_XBAR_INOUT16)/DMA0:DONE,7(XBAR1_XBAR_INOUT16)/DMA0:REQ,30(XBAR1_XBAR_IN16)/DMA0:REQ,31(XBAR1_XBAR_IN16)/DMA0:REQ,94(XBAR1_XBAR_IN16)/DMA0:REQ,95(XBAR1_XBAR_IN16);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN16);XBARA1:OUT,16(XBAR1_XBAR_INOUT16)/XBARA1:IN,16(XBAR1_XBAR_IN16);ENC1:POSMATCH(XBAR1_XBAR_INOUT16)/ENC2:POSMATCH(XBAR1_XBAR_INOUT16)/ENC3:POSMATCH(XBAR1_XBAR_INOUT16)/ENC4:POSMATCH(XBAR1_XBAR_INOUT16)/ENC1:PHASE,A(XBAR1_XBAR_IN16)/ENC1:PHASE,B(XBAR1_XBAR_IN16)/ENC1:INDEX(XBAR1_XBAR_IN16)/ENC1:HOME(XBAR1_XBAR_IN16)/ENC1:TRG(XBAR1_XBAR_IN16)/ENC2:PHASE,A(XBAR1_XBAR_IN16)/ENC2:PHASE,B(XBAR1_XBAR_IN16)/ENC2:INDEX(XBAR1_XBAR_IN16)/ENC2:HOME(XBAR1_XBAR_IN16)/ENC2:TRG(XBAR1_XBAR_IN16)/ENC3:PHASE,A(XBAR1_XBAR_IN16)/ENC3:PHASE,B(XBAR1_XBAR_IN16)/ENC3:INDEX(XBAR1_XBAR_IN16)/ENC3:HOME(XBAR1_XBAR_IN16)/ENC3:TRG(XBAR1_XBAR_IN16)/ENC4:PHASE,A(XBAR1_XBAR_IN16)/ENC4:PHASE,B(XBAR1_XBAR_IN16)/ENC4:INDEX(XBAR1_XBAR_IN16)/ENC4:HOME(XBAR1_XBAR_IN16)/ENC4:TRG(XBAR1_XBAR_IN16);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT16);AOI1:OUT,0(XBAR1_XBAR_INOUT16)/AOI1:OUT,1(XBAR1_XBAR_INOUT16)/AOI1:OUT,2(XBAR1_XBAR_INOUT16)/AOI1:OUT,3(XBAR1_XBAR_INOUT16)/AOI2:OUT,0(XBAR1_XBAR_INOUT16)/AOI2:OUT,1(XBAR1_XBAR_INOUT16)/AOI2:OUT,2(XBAR1_XBAR_INOUT16)/AOI2:OUT,3(XBAR1_XBAR_INOUT16);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT16)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT16);LCDIF:DATA,14(LCDIF_DATA14);;;;;;;;;;;;;;;;ENET2:RX_DATA,1(ENET2_RX_DATA1)
D11;GPIO_B1_03;ETH_RX_EN;;GPIO2:gpio_io,19(GPIO2_IO19)/GPIO7:gpio_io,19(GPIO7_IO19);FLEXIO1:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO2:IO,19(FLEXIO2_FLEXIO19)/FLEXIO3:IO,19(FLEXIO3_FLEXIO19);LPUART1:TRG(XBAR1_XBAR_IN17)/LPUART2:TRG(XBAR1_XBAR_IN17)/LPUART3:TRG(XBAR1_XBAR_IN17)/LPUART4:TRG(XBAR1_XBAR_IN17)/LPUART5:TRG(XBAR1_XBAR_IN17)/LPUART6:TRG(XBAR1_XBAR_IN17)/LPUART7:TRG(XBAR1_XBAR_IN17)/LPUART8:TRG(XBAR1_XBAR_IN17);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM1:EXT,A0(XBAR1_XBAR_IN17)/PWM1:EXT,A1(XBAR1_XBAR_IN17)/PWM1:EXT,A2(XBAR1_XBAR_IN17)/PWM1:EXT,A3(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM1:EXT_CLK(XBAR1_XBAR_IN17)/PWM1:FAULT,0(XBAR1_XBAR_IN17)/PWM1:FAULT,1(XBAR1_XBAR_IN17)/PWM1:FAULT,2(XBAR1_XBAR_IN17)/PWM1:FAULT,3(XBAR1_XBAR_IN17)/PWM1:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:EXT,A0(XBAR1_XBAR_IN17)/PWM2:EXT,A1(XBAR1_XBAR_IN17)/PWM2:EXT,A2(XBAR1_XBAR_IN17)/PWM2:EXT,A3(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM2:EXT_CLK(XBAR1_XBAR_IN17)/PWM2:FAULT,0(XBAR1_XBAR_IN17)/PWM2:FAULT,1(XBAR1_XBAR_IN17)/PWM2:EXT_FORCE(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM3:FAULT,0(XBAR1_XBAR_IN17)/PWM3:FAULT,1(XBAR1_XBAR_IN17)/PWM3:EXT_FORCE(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM4:FAULT,0(XBAR1_XBAR_IN17)/PWM4:FAULT,1(XBAR1_XBAR_IN17)/PWM4:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:B,3(FLEXPWM2_PWMB3);ENET2:RX_EN(ENET2_RX_EN);LPSPI1:TRG(XBAR1_XBAR_IN17)/LPSPI2:TRG(XBAR1_XBAR_IN17)/LPSPI3:TRG(XBAR1_XBAR_IN17)/LPSPI4:TRG(XBAR1_XBAR_IN17)/LPSPI4:PCS1(LPSPI4_PCS1);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN17);CMP1:OUT(XBAR1_XBAR_INOUT17)/CMP2:OUT(XBAR1_XBAR_INOUT17)/CMP3:OUT(XBAR1_XBAR_INOUT17)/CMP4:OUT(XBAR1_XBAR_INOUT17)/CMP1:SAMPLE(XBAR1_XBAR_IN17)/CMP2:SAMPLE(XBAR1_XBAR_IN17)/CMP3:SAMPLE(XBAR1_XBAR_IN17)/CMP4:SAMPLE(XBAR1_XBAR_IN17);LPI2C1:TRG(XBAR1_XBAR_IN17)/LPI2C2:TRG(XBAR1_XBAR_IN17)/LPI2C3:TRG(XBAR1_XBAR_IN17)/LPI2C4:TRG(XBAR1_XBAR_IN17);;;;EWM:IN(XBAR1_XBAR_IN17);SAI1:TX_SYNC(SAI1_TX_SYNC);DMA0:DONE,0(XBAR1_XBAR_INOUT17)/DMA0:DONE,1(XBAR1_XBAR_INOUT17)/DMA0:DONE,2(XBAR1_XBAR_INOUT17)/DMA0:DONE,3(XBAR1_XBAR_INOUT17)/DMA0:DONE,4(XBAR1_XBAR_INOUT17)/DMA0:DONE,5(XBAR1_XBAR_INOUT17)/DMA0:DONE,6(XBAR1_XBAR_INOUT17)/DMA0:DONE,7(XBAR1_XBAR_INOUT17)/DMA0:REQ,30(XBAR1_XBAR_IN17)/DMA0:REQ,31(XBAR1_XBAR_IN17)/DMA0:REQ,94(XBAR1_XBAR_IN17)/DMA0:REQ,95(XBAR1_XBAR_IN17);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN17);XBARA1:OUT,17(XBAR1_XBAR_INOUT17)/XBARA1:IN,17(XBAR1_XBAR_IN17);ENC1:POSMATCH(XBAR1_XBAR_INOUT17)/ENC2:POSMATCH(XBAR1_XBAR_INOUT17)/ENC3:POSMATCH(XBAR1_XBAR_INOUT17)/ENC4:POSMATCH(XBAR1_XBAR_INOUT17)/ENC1:PHASE,A(XBAR1_XBAR_IN17)/ENC1:PHASE,B(XBAR1_XBAR_IN17)/ENC1:INDEX(XBAR1_XBAR_IN17)/ENC1:HOME(XBAR1_XBAR_IN17)/ENC1:TRG(XBAR1_XBAR_IN17)/ENC2:PHASE,A(XBAR1_XBAR_IN17)/ENC2:PHASE,B(XBAR1_XBAR_IN17)/ENC2:INDEX(XBAR1_XBAR_IN17)/ENC2:HOME(XBAR1_XBAR_IN17)/ENC2:TRG(XBAR1_XBAR_IN17)/ENC3:PHASE,A(XBAR1_XBAR_IN17)/ENC3:PHASE,B(XBAR1_XBAR_IN17)/ENC3:INDEX(XBAR1_XBAR_IN17)/ENC3:HOME(XBAR1_XBAR_IN17)/ENC3:TRG(XBAR1_XBAR_IN17)/ENC4:PHASE,A(XBAR1_XBAR_IN17)/ENC4:PHASE,B(XBAR1_XBAR_IN17)/ENC4:INDEX(XBAR1_XBAR_IN17)/ENC4:HOME(XBAR1_XBAR_IN17)/ENC4:TRG(XBAR1_XBAR_IN17);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT17);AOI1:OUT,0(XBAR1_XBAR_INOUT17)/AOI1:OUT,1(XBAR1_XBAR_INOUT17)/AOI1:OUT,2(XBAR1_XBAR_INOUT17)/AOI1:OUT,3(XBAR1_XBAR_INOUT17)/AOI2:OUT,0(XBAR1_XBAR_INOUT17)/AOI2:OUT,1(XBAR1_XBAR_INOUT17)/AOI2:OUT,2(XBAR1_XBAR_INOUT17)/AOI2:OUT,3(XBAR1_XBAR_INOUT17);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT17)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT17);LCDIF:DATA,15(LCDIF_DATA15);;;;;;;;;;;;;;;;ENET2:RX_EN(ENET2_RX_EN)
E11;GPIO_B0_15;ETH_REF_CLK;;GPIO2:gpio_io,15(GPIO2_IO15)/GPIO7:gpio_io,15(GPIO7_IO15);FLEXIO1:TRIG,0(XBAR1_XBAR_IN13)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN13)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN13)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN13)/FLEXIO2:IO,15(FLEXIO2_FLEXIO15);LPUART1:TRG(XBAR1_XBAR_IN13)/LPUART2:TRG(XBAR1_XBAR_IN13)/LPUART3:TRG(XBAR1_XBAR_IN13)/LPUART4:TRG(XBAR1_XBAR_IN13)/LPUART5:TRG(XBAR1_XBAR_IN13)/LPUART6:TRG(XBAR1_XBAR_IN13)/LPUART7:TRG(XBAR1_XBAR_IN13)/LPUART8:TRG(XBAR1_XBAR_IN13);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM1:EXT,A0(XBAR1_XBAR_IN13)/PWM1:EXT,A1(XBAR1_XBAR_IN13)/PWM1:EXT,A2(XBAR1_XBAR_IN13)/PWM1:EXT,A3(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM1:EXT_CLK(XBAR1_XBAR_IN13)/PWM1:FAULT,0(XBAR1_XBAR_IN13)/PWM1:FAULT,1(XBAR1_XBAR_IN13)/PWM1:FAULT,2(XBAR1_XBAR_IN13)/PWM1:FAULT,3(XBAR1_XBAR_IN13)/PWM1:EXT_FORCE(XBAR1_XBAR_IN13)/PWM2:EXT,A0(XBAR1_XBAR_IN13)/PWM2:EXT,A1(XBAR1_XBAR_IN13)/PWM2:EXT,A2(XBAR1_XBAR_IN13)/PWM2:EXT,A3(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM2:EXT_CLK(XBAR1_XBAR_IN13)/PWM2:FAULT,0(XBAR1_XBAR_IN13)/PWM2:FAULT,1(XBAR1_XBAR_IN13)/PWM2:EXT_FORCE(XBAR1_XBAR_IN13)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM3:FAULT,0(XBAR1_XBAR_IN13)/PWM3:FAULT,1(XBAR1_XBAR_IN13)/PWM3:EXT_FORCE(XBAR1_XBAR_IN13)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM4:FAULT,0(XBAR1_XBAR_IN13)/PWM4:FAULT,1(XBAR1_XBAR_IN13)/PWM4:EXT_FORCE(XBAR1_XBAR_IN13);ENET2:TX_CLK(ENET2_TX_CLK)/ENET2:REF_CLK(ENET2_REF_CLK2);LPSPI1:TRG(XBAR1_XBAR_IN13)/LPSPI2:TRG(XBAR1_XBAR_IN13)/LPSPI3:TRG(XBAR1_XBAR_IN13)/LPSPI4:TRG(XBAR1_XBAR_IN13);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT13)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT13)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT13)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT13)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT13)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT13)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT13)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT13)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN13)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN13)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN13);CMP1:OUT(XBAR1_XBAR_INOUT13)/CMP2:OUT(XBAR1_XBAR_INOUT13)/CMP3:OUT(XBAR1_XBAR_INOUT13)/CMP4:OUT(XBAR1_XBAR_INOUT13)/CMP1:SAMPLE(XBAR1_XBAR_IN13)/CMP2:SAMPLE(XBAR1_XBAR_IN13)/CMP3:SAMPLE(XBAR1_XBAR_IN13)/CMP4:SAMPLE(XBAR1_XBAR_IN13);LPI2C1:TRG(XBAR1_XBAR_IN13)/LPI2C2:TRG(XBAR1_XBAR_IN13)/LPI2C3:TRG(XBAR1_XBAR_IN13)/LPI2C4:TRG(XBAR1_XBAR_IN13);;;;EWM:IN(XBAR1_XBAR_IN13);SAI1:RX_BCLK(SAI1_RX_BCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT13)/DMA0:DONE,1(XBAR1_XBAR_INOUT13)/DMA0:DONE,2(XBAR1_XBAR_INOUT13)/DMA0:DONE,3(XBAR1_XBAR_INOUT13)/DMA0:DONE,4(XBAR1_XBAR_INOUT13)/DMA0:DONE,5(XBAR1_XBAR_INOUT13)/DMA0:DONE,6(XBAR1_XBAR_INOUT13)/DMA0:DONE,7(XBAR1_XBAR_INOUT13)/DMA0:REQ,30(XBAR1_XBAR_IN13)/DMA0:REQ,31(XBAR1_XBAR_IN13)/DMA0:REQ,94(XBAR1_XBAR_IN13)/DMA0:REQ,95(XBAR1_XBAR_IN13);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN13);XBARA1:OUT,13(XBAR1_XBAR_INOUT13)/XBARA1:IN,13(XBAR1_XBAR_IN13);ENC1:POSMATCH(XBAR1_XBAR_INOUT13)/ENC2:POSMATCH(XBAR1_XBAR_INOUT13)/ENC3:POSMATCH(XBAR1_XBAR_INOUT13)/ENC4:POSMATCH(XBAR1_XBAR_INOUT13)/ENC1:PHASE,A(XBAR1_XBAR_IN13)/ENC1:PHASE,B(XBAR1_XBAR_IN13)/ENC1:INDEX(XBAR1_XBAR_IN13)/ENC1:HOME(XBAR1_XBAR_IN13)/ENC1:TRG(XBAR1_XBAR_IN13)/ENC2:PHASE,A(XBAR1_XBAR_IN13)/ENC2:PHASE,B(XBAR1_XBAR_IN13)/ENC2:INDEX(XBAR1_XBAR_IN13)/ENC2:HOME(XBAR1_XBAR_IN13)/ENC2:TRG(XBAR1_XBAR_IN13)/ENC3:PHASE,A(XBAR1_XBAR_IN13)/ENC3:PHASE,B(XBAR1_XBAR_IN13)/ENC3:INDEX(XBAR1_XBAR_IN13)/ENC3:HOME(XBAR1_XBAR_IN13)/ENC3:TRG(XBAR1_XBAR_IN13)/ENC4:PHASE,A(XBAR1_XBAR_IN13)/ENC4:PHASE,B(XBAR1_XBAR_IN13)/ENC4:INDEX(XBAR1_XBAR_IN13)/ENC4:HOME(XBAR1_XBAR_IN13)/ENC4:TRG(XBAR1_XBAR_IN13);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT13);AOI1:OUT,0(XBAR1_XBAR_INOUT13)/AOI1:OUT,1(XBAR1_XBAR_INOUT13)/AOI1:OUT,2(XBAR1_XBAR_INOUT13)/AOI1:OUT,3(XBAR1_XBAR_INOUT13)/AOI2:OUT,0(XBAR1_XBAR_INOUT13)/AOI2:OUT,1(XBAR1_XBAR_INOUT13)/AOI2:OUT,2(XBAR1_XBAR_INOUT13)/AOI2:OUT,3(XBAR1_XBAR_INOUT13);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT13)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT13);LCDIF:DATA,11(LCDIF_DATA11);;;;;;SRC:BOOT_CFG,11(SRC_BT_CFG11);;;ARM:ARM_RXEV(ARM_RXEV);;;;;;;ENET2:REF_CLK(ENET2_REF_CLK2)
F11;GPIO_AD_B0_04;BOOT0;;GPIO1:gpio_io,04(GPIO1_IO04)/GPIO6:gpio_io,04(GPIO6_IO04);;;;ENET:TX_DATA,3(ENET_TX_DATA3);LPSPI3:PCS1(LPSPI3_PCS1);;;;;;;;SAI2:TX_SYNC(SAI2_TX_SYNC);;;;;CSI:DATA,09(CSI_DATA09);PIT:TRIGGER,0(PIT_TRIGGER0);;;;;;;;;SRC:BOOT_MODE,0(SRC_BOOT_MODE0);;;;;;;;MQS:RIGHT(MQS_RIGHT);;SRC:BOOT_MODE,0(SRC_BOOT_MODE0)
G11;GPIO_AD_B0_03;CAN2_RX;;GPIO1:gpio_io,03(GPIO1_IO03)/GPIO6:gpio_io,03(GPIO6_IO03);FLEXIO1:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN17);LPUART1:TRG(XBAR1_XBAR_IN17)/LPUART2:TRG(XBAR1_XBAR_IN17)/LPUART3:TRG(XBAR1_XBAR_IN17)/LPUART4:TRG(XBAR1_XBAR_IN17)/LPUART5:TRG(XBAR1_XBAR_IN17)/LPUART6:TRG(XBAR1_XBAR_IN17)/LPUART7:TRG(XBAR1_XBAR_IN17)/LPUART8:TRG(XBAR1_XBAR_IN17)/LPUART6:RX(LPUART6_RX);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM1:EXT,A0(XBAR1_XBAR_IN17)/PWM1:EXT,A1(XBAR1_XBAR_IN17)/PWM1:EXT,A2(XBAR1_XBAR_IN17)/PWM1:EXT,A3(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM1:EXT_CLK(XBAR1_XBAR_IN17)/PWM1:FAULT,0(XBAR1_XBAR_IN17)/PWM1:FAULT,1(XBAR1_XBAR_IN17)/PWM1:FAULT,2(XBAR1_XBAR_IN17)/PWM1:FAULT,3(XBAR1_XBAR_IN17)/PWM1:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:EXT,A0(XBAR1_XBAR_IN17)/PWM2:EXT,A1(XBAR1_XBAR_IN17)/PWM2:EXT,A2(XBAR1_XBAR_IN17)/PWM2:EXT,A3(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM2:EXT_CLK(XBAR1_XBAR_IN17)/PWM2:FAULT,0(XBAR1_XBAR_IN17)/PWM2:FAULT,1(XBAR1_XBAR_IN17)/PWM2:EXT_FORCE(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM3:FAULT,0(XBAR1_XBAR_IN17)/PWM3:FAULT,1(XBAR1_XBAR_IN17)/PWM3:EXT_FORCE(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM4:FAULT,0(XBAR1_XBAR_IN17)/PWM4:FAULT,1(XBAR1_XBAR_IN17)/PWM4:EXT_FORCE(XBAR1_XBAR_IN17)/PWM1:X,1(FLEXPWM1_PWMX1);;LPSPI1:TRG(XBAR1_XBAR_IN17)/LPSPI2:TRG(XBAR1_XBAR_IN17)/LPSPI3:TRG(XBAR1_XBAR_IN17)/LPSPI4:TRG(XBAR1_XBAR_IN17)/LPSPI3:PCS0(LPSPI3_PCS0);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN17);CMP1:OUT(XBAR1_XBAR_INOUT17)/CMP2:OUT(XBAR1_XBAR_INOUT17)/CMP3:OUT(XBAR1_XBAR_INOUT17)/CMP4:OUT(XBAR1_XBAR_INOUT17)/CMP1:SAMPLE(XBAR1_XBAR_IN17)/CMP2:SAMPLE(XBAR1_XBAR_IN17)/CMP3:SAMPLE(XBAR1_XBAR_IN17)/CMP4:SAMPLE(XBAR1_XBAR_IN17)/CMP4:IN,4(ACMP4_IN4);LPI2C1:TRG(XBAR1_XBAR_IN17)/LPI2C2:TRG(XBAR1_XBAR_IN17)/LPI2C3:TRG(XBAR1_XBAR_IN17)/LPI2C4:TRG(XBAR1_XBAR_IN17);;;;EWM:IN(XBAR1_XBAR_IN17);;DMA0:DONE,0(XBAR1_XBAR_INOUT17)/DMA0:DONE,1(XBAR1_XBAR_INOUT17)/DMA0:DONE,2(XBAR1_XBAR_INOUT17)/DMA0:DONE,3(XBAR1_XBAR_INOUT17)/DMA0:DONE,4(XBAR1_XBAR_INOUT17)/DMA0:DONE,5(XBAR1_XBAR_INOUT17)/DMA0:DONE,6(XBAR1_XBAR_INOUT17)/DMA0:DONE,7(XBAR1_XBAR_INOUT17)/DMA0:REQ,30(XBAR1_XBAR_IN17)/DMA0:REQ,31(XBAR1_XBAR_IN17)/DMA0:REQ,94(XBAR1_XBAR_IN17)/DMA0:REQ,95(XBAR1_XBAR_IN17);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN17);XBARA1:OUT,17(XBAR1_XBAR_INOUT17)/XBARA1:IN,17(XBAR1_XBAR_IN17);ENC1:POSMATCH(XBAR1_XBAR_INOUT17)/ENC2:POSMATCH(XBAR1_XBAR_INOUT17)/ENC3:POSMATCH(XBAR1_XBAR_INOUT17)/ENC4:POSMATCH(XBAR1_XBAR_INOUT17)/ENC1:PHASE,A(XBAR1_XBAR_IN17)/ENC1:PHASE,B(XBAR1_XBAR_IN17)/ENC1:INDEX(XBAR1_XBAR_IN17)/ENC1:HOME(XBAR1_XBAR_IN17)/ENC1:TRG(XBAR1_XBAR_IN17)/ENC2:PHASE,A(XBAR1_XBAR_IN17)/ENC2:PHASE,B(XBAR1_XBAR_IN17)/ENC2:INDEX(XBAR1_XBAR_IN17)/ENC2:HOME(XBAR1_XBAR_IN17)/ENC2:TRG(XBAR1_XBAR_IN17)/ENC3:PHASE,A(XBAR1_XBAR_IN17)/ENC3:PHASE,B(XBAR1_XBAR_IN17)/ENC3:INDEX(XBAR1_XBAR_IN17)/ENC3:HOME(XBAR1_XBAR_IN17)/ENC3:TRG(XBAR1_XBAR_IN17)/ENC4:PHASE,A(XBAR1_XBAR_IN17)/ENC4:PHASE,B(XBAR1_XBAR_IN17)/ENC4:INDEX(XBAR1_XBAR_IN17)/ENC4:HOME(XBAR1_XBAR_IN17)/ENC4:TRG(XBAR1_XBAR_IN17);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT17);AOI1:OUT,0(XBAR1_XBAR_INOUT17)/AOI1:OUT,1(XBAR1_XBAR_INOUT17)/AOI1:OUT,2(XBAR1_XBAR_INOUT17)/AOI1:OUT,3(XBAR1_XBAR_INOUT17)/AOI2:OUT,0(XBAR1_XBAR_INOUT17)/AOI2:OUT,1(XBAR1_XBAR_INOUT17)/AOI2:OUT,2(XBAR1_XBAR_INOUT17)/AOI2:OUT,3(XBAR1_XBAR_INOUT17);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT17)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT17);;;;;CAN2:RX(FLEXCAN2_RX);USB1:OTG1_OC(USB_OTG1_OC);;;;;XTALOSC24M:REF_CLK_24M(REF_24M_OUT);;;;;;CAN2:RX(FLEXCAN2_RX)
H11;GPIO_AD_B1_13;ADC2_2;;GPIO1:gpio_io,29(GPIO1_IO29)/GPIO6:gpio_io,29(GPIO6_IO29);FLEXIO3:IO,13(FLEXIO3_FLEXIO13);;;ENET2:1588_EVENT2_IN(ENET2_1588_EVENT2_IN);LPSPI3:SDI(LPSPI3_SDI);;CMP2:OUT(ACMP2_OUT)/CMP3:IN,6(ACMP3_IN6);;;;USDHC2:DATA,5(USDHC2_DATA5);;SAI1:TX_DATA0(SAI1_TX_DATA0);;;;;CSI:DATA,04(CSI_DATA04);;;;;FLEXSPI:FLEXSPI_A_DATA0(FLEXSPI_A_DATA0);;ADC2:IN,2(ADC2_IN2);;;;KPP:COL,1(KPP_COL1);;;;;;;;;ADC2:IN,2(ADC2_IN2)
J11;GPIO_AD_B1_00;USB_SCL;;GPIO1:gpio_io,16(GPIO1_IO16)/GPIO6:gpio_io,16(GPIO6_IO16);FLEXIO3:IO,00(FLEXIO3_FLEXIO00);LPUART2:CTS_B(LPUART2_CTS_B);;ENET2:1588_EVENT0_OUT(ENET2_1588_EVENT0_OUT);;TMR3:TIMER,0(QTIMER3_TIMER0);CMP4:IN,2(ACMP4_IN2);LPI2C1:SCL(LPI2C1_SCL);;;USDHC1:WP(USDHC1_WP);;;;;;;;;;;;;;ADC1:IN,5(ADC1_IN5)/ADC2:IN,5(ADC2_IN5);;USB2:OTG2_ID(USB_OTG2_ID);;KPP:ROW,7(KPP_ROW7);;;;WDOG1:WDOG_B(WDOG1_B);;;;;LPI2C1:SCL(LPI2C1_SCL)
K11;GPIO_AD_B1_01;USB_SDA;;GPIO1:gpio_io,17(GPIO1_IO17)/GPIO6:gpio_io,17(GPIO6_IO17);FLEXIO3:IO,01(FLEXIO3_FLEXIO01);LPUART2:RTS_B(LPUART2_RTS_B);;ENET2:1588_EVENT0_IN(ENET2_1588_EVENT0_IN);;TMR3:TIMER,1(QTIMER3_TIMER1);CMP1:IN,0(ACMP1_IN0)/CMP2:IN,0(ACMP2_IN0)/CMP3:IN,0(ACMP3_IN0)/CMP4:IN,0(ACMP4_IN0);LPI2C1:SDA(LPI2C1_SDA);;;USDHC1:VSELECT(USDHC1_VSELECT);;;;;;;;;;;;;;ADC1:IN,6(ADC1_IN6)/ADC2:IN,6(ADC2_IN6);;USB1:OTG1_PWR(USB_OTG1_PWR);;KPP:COL,7(KPP_COL7);CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;;LPI2C1:SDA(LPI2C1_SDA)
L11;GPIO_AD_B1_02;ADC1_7;;GPIO1:gpio_io,18(GPIO1_IO18)/GPIO6:gpio_io,18(GPIO6_IO18);FLEXIO3:IO,02(FLEXIO3_FLEXIO02);LPUART2:TX(LPUART2_TX);;ENET:1588_EVENT2_OUT(ENET_1588_EVENT2_OUT);;TMR3:TIMER,2(QTIMER3_TIMER2);CMP1:IN,3(ACMP1_IN3);;;;USDHC1:CD_B(USDHC1_CD_B);;;;;;;;;;;;;GPT2:CLK(GPT2_CLK);ADC1:IN,7(ADC1_IN7)/ADC2:IN,7(ADC2_IN7);;USB1:OTG1_ID(USB_OTG1_ID);;KPP:ROW,6(KPP_ROW6);;;;;SPDIF:OUT(SPDIF_OUT);;;;ADC1:IN,7(ADC1_IN7)
M11;GPIO_AD_B0_02;CAN2_TX;;GPIO1:gpio_io,02(GPIO1_IO02)/GPIO6:gpio_io,02(GPIO6_IO02);FLEXIO1:TRIG,0(XBAR1_XBAR_IN16)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN16)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN16)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN16);LPUART1:TRG(XBAR1_XBAR_IN16)/LPUART2:TRG(XBAR1_XBAR_IN16)/LPUART3:TRG(XBAR1_XBAR_IN16)/LPUART4:TRG(XBAR1_XBAR_IN16)/LPUART5:TRG(XBAR1_XBAR_IN16)/LPUART6:TRG(XBAR1_XBAR_IN16)/LPUART7:TRG(XBAR1_XBAR_IN16)/LPUART8:TRG(XBAR1_XBAR_IN16)/LPUART6:TX(LPUART6_TX);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM1:EXT,A0(XBAR1_XBAR_IN16)/PWM1:EXT,A1(XBAR1_XBAR_IN16)/PWM1:EXT,A2(XBAR1_XBAR_IN16)/PWM1:EXT,A3(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM1:EXT_CLK(XBAR1_XBAR_IN16)/PWM1:FAULT,0(XBAR1_XBAR_IN16)/PWM1:FAULT,1(XBAR1_XBAR_IN16)/PWM1:FAULT,2(XBAR1_XBAR_IN16)/PWM1:FAULT,3(XBAR1_XBAR_IN16)/PWM1:EXT_FORCE(XBAR1_XBAR_IN16)/PWM2:EXT,A0(XBAR1_XBAR_IN16)/PWM2:EXT,A1(XBAR1_XBAR_IN16)/PWM2:EXT,A2(XBAR1_XBAR_IN16)/PWM2:EXT,A3(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM2:EXT_CLK(XBAR1_XBAR_IN16)/PWM2:FAULT,0(XBAR1_XBAR_IN16)/PWM2:FAULT,1(XBAR1_XBAR_IN16)/PWM2:EXT_FORCE(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM3:FAULT,0(XBAR1_XBAR_IN16)/PWM3:FAULT,1(XBAR1_XBAR_IN16)/PWM3:EXT_FORCE(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM4:FAULT,0(XBAR1_XBAR_IN16)/PWM4:FAULT,1(XBAR1_XBAR_IN16)/PWM4:EXT_FORCE(XBAR1_XBAR_IN16)/PWM1:X,0(FLEXPWM1_PWMX0);;LPSPI1:TRG(XBAR1_XBAR_IN16)/LPSPI2:TRG(XBAR1_XBAR_IN16)/LPSPI3:TRG(XBAR1_XBAR_IN16)/LPSPI4:TRG(XBAR1_XBAR_IN16)/LPSPI3:SDI(LPSPI3_SDI);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN16);CMP1:OUT(XBAR1_XBAR_INOUT16)/CMP2:OUT(XBAR1_XBAR_INOUT16)/CMP3:OUT(XBAR1_XBAR_INOUT16)/CMP4:OUT(XBAR1_XBAR_INOUT16)/CMP1:SAMPLE(XBAR1_XBAR_IN16)/CMP2:SAMPLE(XBAR1_XBAR_IN16)/CMP3:SAMPLE(XBAR1_XBAR_IN16)/CMP4:SAMPLE(XBAR1_XBAR_IN16)/CMP3:IN,4(ACMP3_IN4);LPI2C1:TRG(XBAR1_XBAR_IN16)/LPI2C2:TRG(XBAR1_XBAR_IN16)/LPI2C3:TRG(XBAR1_XBAR_IN16)/LPI2C4:TRG(XBAR1_XBAR_IN16)/LPI2C1:HREQ(LPI2C1_HREQ);;;;EWM:IN(XBAR1_XBAR_IN16);;DMA0:DONE,0(XBAR1_XBAR_INOUT16)/DMA0:DONE,1(XBAR1_XBAR_INOUT16)/DMA0:DONE,2(XBAR1_XBAR_INOUT16)/DMA0:DONE,3(XBAR1_XBAR_INOUT16)/DMA0:DONE,4(XBAR1_XBAR_INOUT16)/DMA0:DONE,5(XBAR1_XBAR_INOUT16)/DMA0:DONE,6(XBAR1_XBAR_INOUT16)/DMA0:DONE,7(XBAR1_XBAR_INOUT16)/DMA0:REQ,30(XBAR1_XBAR_IN16)/DMA0:REQ,31(XBAR1_XBAR_IN16)/DMA0:REQ,94(XBAR1_XBAR_IN16)/DMA0:REQ,95(XBAR1_XBAR_IN16);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN16);XBARA1:OUT,16(XBAR1_XBAR_INOUT16)/XBARA1:IN,16(XBAR1_XBAR_IN16);ENC1:POSMATCH(XBAR1_XBAR_INOUT16)/ENC2:POSMATCH(XBAR1_XBAR_INOUT16)/ENC3:POSMATCH(XBAR1_XBAR_INOUT16)/ENC4:POSMATCH(XBAR1_XBAR_INOUT16)/ENC1:PHASE,A(XBAR1_XBAR_IN16)/ENC1:PHASE,B(XBAR1_XBAR_IN16)/ENC1:INDEX(XBAR1_XBAR_IN16)/ENC1:HOME(XBAR1_XBAR_IN16)/ENC1:TRG(XBAR1_XBAR_IN16)/ENC2:PHASE,A(XBAR1_XBAR_IN16)/ENC2:PHASE,B(XBAR1_XBAR_IN16)/ENC2:INDEX(XBAR1_XBAR_IN16)/ENC2:HOME(XBAR1_XBAR_IN16)/ENC2:TRG(XBAR1_XBAR_IN16)/ENC3:PHASE,A(XBAR1_XBAR_IN16)/ENC3:PHASE,B(XBAR1_XBAR_IN16)/ENC3:INDEX(XBAR1_XBAR_IN16)/ENC3:HOME(XBAR1_XBAR_IN16)/ENC3:TRG(XBAR1_XBAR_IN16)/ENC4:PHASE,A(XBAR1_XBAR_IN16)/ENC4:PHASE,B(XBAR1_XBAR_IN16)/ENC4:INDEX(XBAR1_XBAR_IN16)/ENC4:HOME(XBAR1_XBAR_IN16)/ENC4:TRG(XBAR1_XBAR_IN16);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT16);AOI1:OUT,0(XBAR1_XBAR_INOUT16)/AOI1:OUT,1(XBAR1_XBAR_INOUT16)/AOI1:OUT,2(XBAR1_XBAR_INOUT16)/AOI1:OUT,3(XBAR1_XBAR_INOUT16)/AOI2:OUT,0(XBAR1_XBAR_INOUT16)/AOI2:OUT,1(XBAR1_XBAR_INOUT16)/AOI2:OUT,2(XBAR1_XBAR_INOUT16)/AOI2:OUT,3(XBAR1_XBAR_INOUT16);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT16)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT16);;;;;CAN2:TX(FLEXCAN2_TX);USB1:OTG1_PWR(USB_OTG1_PWR);;;;;;;;;;;CAN2:TX(FLEXCAN2_TX)
N11;XTALO;XTAL0;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:XTALO(XTALO);;;;;;
P11;XTALI;XTALI;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:XTALI(XTALI);;;;;;XTALOSC24M:XTALI(XTALI)
A12;GPIO_B1_08;;;GPIO2:gpio_io,24(GPIO2_IO24)/GPIO7:gpio_io,24(GPIO7_IO24);FLEXIO2:IO,24(FLEXIO2_FLEXIO24)/FLEXIO3:IO,24(FLEXIO3_FLEXIO24);;;ENET:TX_DATA,1(ENET_TX_DATA1);;TMR1:TIMER,3(QTIMER1_TIMER3);;;;;;;;;;;;CSI:DATA,11(CSI_DATA11);;;;LCDIF:DATA,20(LCDIF_DATA20);;GPT1:COMPARE,2(GPT1_COMPARE2);;CAN2:TX(FLEXCAN2_TX);;;;;;;;;;;;
B12;GPIO_B1_07;;;GPIO2:gpio_io,23(GPIO2_IO23)/GPIO7:gpio_io,23(GPIO7_IO23);FLEXIO2:IO,23(FLEXIO2_FLEXIO23)/FLEXIO3:IO,23(FLEXIO3_FLEXIO23);;;ENET:TX_DATA,0(ENET_TX_DATA0);LPSPI4:SCK(LPSPI4_SCK);;;;;;;;;;;;;CSI:DATA,12(CSI_DATA12);;;;LCDIF:DATA,19(LCDIF_DATA19);;GPT1:COMPARE,1(GPT1_COMPARE1);;;;;;;;;;;;;;
C12;GPIO_B1_06;;;GPIO2:gpio_io,22(GPIO2_IO22)/GPIO7:gpio_io,22(GPIO7_IO22);FLEXIO2:IO,22(FLEXIO2_FLEXIO22)/FLEXIO3:IO,22(FLEXIO3_FLEXIO22);;;ENET:RX_EN(ENET_RX_EN);LPSPI4:SDO(LPSPI4_SDO);;;;;;;;;;;;;CSI:DATA,13(CSI_DATA13);;;;LCDIF:DATA,18(LCDIF_DATA18);;GPT1:CAPTURE,2(GPT1_CAPTURE2);;;;;;;;;;;;;;
D12;GPIO_B1_05;;;GPIO2:gpio_io,21(GPIO2_IO21)/GPIO7:gpio_io,21(GPIO7_IO21);FLEXIO2:IO,21(FLEXIO2_FLEXIO21)/FLEXIO3:IO,21(FLEXIO3_FLEXIO21);;;ENET:RX_DATA,1(ENET_RX_DATA1);LPSPI4:SDI(LPSPI4_SDI);;;;;;;;;;;;;CSI:DATA,14(CSI_DATA14);;;;LCDIF:DATA,17(LCDIF_DATA17);;GPT1:CAPTURE,1(GPT1_CAPTURE1);;;;;;;;;;;;;;
E12;GPIO_B1_04;;;GPIO2:gpio_io,20(GPIO2_IO20)/GPIO7:gpio_io,20(GPIO7_IO20);FLEXIO2:IO,20(FLEXIO2_FLEXIO20)/FLEXIO3:IO,20(FLEXIO3_FLEXIO20);;;ENET:RX_DATA,0(ENET_RX_DATA0);LPSPI4:PCS0(LPSPI4_PCS0);;;;;;;;;;;;;CSI:DATA,15(CSI_DATA15);;;;LCDIF:DATA,16(LCDIF_DATA16);;GPT1:CLK(GPT1_CLK);;;;;;;;;;;;;;
F12;GPIO_AD_B0_07;SWCLK_TCK;;GPIO1:gpio_io,07(GPIO1_IO07)/GPIO6:gpio_io,07(GPIO6_IO07);FLEXIO1:TRIG,0(XBAR1_XBAR_IN19)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN19)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN19)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN19);LPUART1:TRG(XBAR1_XBAR_IN19)/LPUART2:TRG(XBAR1_XBAR_IN19)/LPUART3:TRG(XBAR1_XBAR_IN19)/LPUART4:TRG(XBAR1_XBAR_IN19)/LPUART5:TRG(XBAR1_XBAR_IN19)/LPUART6:TRG(XBAR1_XBAR_IN19)/LPUART7:TRG(XBAR1_XBAR_IN19)/LPUART8:TRG(XBAR1_XBAR_IN19);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM1:EXT,A0(XBAR1_XBAR_IN19)/PWM1:EXT,A1(XBAR1_XBAR_IN19)/PWM1:EXT,A2(XBAR1_XBAR_IN19)/PWM1:EXT,A3(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM1:EXT_CLK(XBAR1_XBAR_IN19)/PWM1:FAULT,0(XBAR1_XBAR_IN19)/PWM1:FAULT,1(XBAR1_XBAR_IN19)/PWM1:FAULT,2(XBAR1_XBAR_IN19)/PWM1:FAULT,3(XBAR1_XBAR_IN19)/PWM1:EXT_FORCE(XBAR1_XBAR_IN19)/PWM2:EXT,A0(XBAR1_XBAR_IN19)/PWM2:EXT,A1(XBAR1_XBAR_IN19)/PWM2:EXT,A2(XBAR1_XBAR_IN19)/PWM2:EXT,A3(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM2:EXT_CLK(XBAR1_XBAR_IN19)/PWM2:FAULT,0(XBAR1_XBAR_IN19)/PWM2:FAULT,1(XBAR1_XBAR_IN19)/PWM2:EXT_FORCE(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM3:FAULT,0(XBAR1_XBAR_IN19)/PWM3:FAULT,1(XBAR1_XBAR_IN19)/PWM3:EXT_FORCE(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM4:FAULT,0(XBAR1_XBAR_IN19)/PWM4:FAULT,1(XBAR1_XBAR_IN19)/PWM4:EXT_FORCE(XBAR1_XBAR_IN19);ENET:TX_ER(ENET_TX_ER)/ENET:1588_EVENT3_OUT(ENET_1588_EVENT3_OUT);LPSPI1:TRG(XBAR1_XBAR_IN19)/LPSPI2:TRG(XBAR1_XBAR_IN19)/LPSPI3:TRG(XBAR1_XBAR_IN19)/LPSPI4:TRG(XBAR1_XBAR_IN19);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN19);CMP1:OUT(XBAR1_XBAR_INOUT19)/CMP2:OUT(XBAR1_XBAR_INOUT19)/CMP3:OUT(XBAR1_XBAR_INOUT19)/CMP4:OUT(XBAR1_XBAR_INOUT19)/CMP1:SAMPLE(XBAR1_XBAR_IN19)/CMP2:SAMPLE(XBAR1_XBAR_IN19)/CMP3:SAMPLE(XBAR1_XBAR_IN19)/CMP4:SAMPLE(XBAR1_XBAR_IN19);LPI2C1:TRG(XBAR1_XBAR_IN19)/LPI2C2:TRG(XBAR1_XBAR_IN19)/LPI2C3:TRG(XBAR1_XBAR_IN19)/LPI2C4:TRG(XBAR1_XBAR_IN19);;;;EWM:IN(XBAR1_XBAR_IN19);SAI2:RX_SYNC(SAI2_RX_SYNC);DMA0:DONE,0(XBAR1_XBAR_INOUT19)/DMA0:DONE,1(XBAR1_XBAR_INOUT19)/DMA0:DONE,2(XBAR1_XBAR_INOUT19)/DMA0:DONE,3(XBAR1_XBAR_INOUT19)/DMA0:DONE,4(XBAR1_XBAR_INOUT19)/DMA0:DONE,5(XBAR1_XBAR_INOUT19)/DMA0:DONE,6(XBAR1_XBAR_INOUT19)/DMA0:DONE,7(XBAR1_XBAR_INOUT19)/DMA0:REQ,30(XBAR1_XBAR_IN19)/DMA0:REQ,31(XBAR1_XBAR_IN19)/DMA0:REQ,94(XBAR1_XBAR_IN19)/DMA0:REQ,95(XBAR1_XBAR_IN19);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN19);XBARA1:OUT,19(XBAR1_XBAR_INOUT19)/XBARA1:IN,19(XBAR1_XBAR_IN19);ENC1:POSMATCH(XBAR1_XBAR_INOUT19)/ENC2:POSMATCH(XBAR1_XBAR_INOUT19)/ENC3:POSMATCH(XBAR1_XBAR_INOUT19)/ENC4:POSMATCH(XBAR1_XBAR_INOUT19)/ENC1:PHASE,A(XBAR1_XBAR_IN19)/ENC1:PHASE,B(XBAR1_XBAR_IN19)/ENC1:INDEX(XBAR1_XBAR_IN19)/ENC1:HOME(XBAR1_XBAR_IN19)/ENC1:TRG(XBAR1_XBAR_IN19)/ENC2:PHASE,A(XBAR1_XBAR_IN19)/ENC2:PHASE,B(XBAR1_XBAR_IN19)/ENC2:INDEX(XBAR1_XBAR_IN19)/ENC2:HOME(XBAR1_XBAR_IN19)/ENC2:TRG(XBAR1_XBAR_IN19)/ENC3:PHASE,A(XBAR1_XBAR_IN19)/ENC3:PHASE,B(XBAR1_XBAR_IN19)/ENC3:INDEX(XBAR1_XBAR_IN19)/ENC3:HOME(XBAR1_XBAR_IN19)/ENC3:TRG(XBAR1_XBAR_IN19)/ENC4:PHASE,A(XBAR1_XBAR_IN19)/ENC4:PHASE,B(XBAR1_XBAR_IN19)/ENC4:INDEX(XBAR1_XBAR_IN19)/ENC4:HOME(XBAR1_XBAR_IN19)/ENC4:TRG(XBAR1_XBAR_IN19);CSI:DATA,06(CSI_DATA06);PIT:TRIGGER,0(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT19);AOI1:OUT,0(XBAR1_XBAR_INOUT19)/AOI1:OUT,1(XBAR1_XBAR_INOUT19)/AOI1:OUT,2(XBAR1_XBAR_INOUT19)/AOI1:OUT,3(XBAR1_XBAR_INOUT19)/AOI2:OUT,0(XBAR1_XBAR_INOUT19)/AOI2:OUT,1(XBAR1_XBAR_INOUT19)/AOI2:OUT,2(XBAR1_XBAR_INOUT19)/AOI2:OUT,3(XBAR1_XBAR_INOUT19);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT19)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT19);;;GPT2:COMPARE,2(GPT2_COMPARE2);;;;;;;;;;;JTAG:TCK(JTAG_TCK);;;JTAG:TCK(JTAG_TCK)
G12;GPIO_AD_B1_14;ADC2_3;;GPIO1:gpio_io,30(GPIO1_IO30)/GPIO6:gpio_io,30(GPIO6_IO30);FLEXIO3:IO,14(FLEXIO3_FLEXIO14);;;ENET2:1588_EVENT3_OUT(ENET2_1588_EVENT3_OUT);LPSPI3:SDO(LPSPI3_SDO);;CMP3:OUT(ACMP3_OUT)/CMP4:IN,6(ACMP4_IN6);;;;USDHC2:DATA,6(USDHC2_DATA6);;SAI1:TX_BCLK(SAI1_TX_BCLK);;;;;CSI:DATA,03(CSI_DATA03);;;;;FLEXSPI:FLEXSPI_A_SCLK(FLEXSPI_A_SCLK);;ADC2:IN,3(ADC2_IN3);;;;KPP:ROW,0(KPP_ROW0);;;;;;;;;ADC2:IN,3(ADC2_IN3)
H12;GPIO_AD_B1_12;ADC2_1;;GPIO1:gpio_io,28(GPIO1_IO28)/GPIO6:gpio_io,28(GPIO6_IO28);FLEXIO3:IO,12(FLEXIO3_FLEXIO12);;;ENET2:1588_EVENT2_OUT(ENET2_1588_EVENT2_OUT);LPSPI3:PCS0(LPSPI3_PCS0);;CMP1:OUT(ACMP1_OUT)/CMP2:IN,6(ACMP2_IN6);;;;USDHC2:DATA,4(USDHC2_DATA4);;SAI1:RX_DATA0(SAI1_RX_DATA0);;;;;CSI:DATA,05(CSI_DATA05);;;;;FLEXSPI:FLEXSPI_A_DATA1(FLEXSPI_A_DATA1);;ADC2:IN,1(ADC2_IN1);;;;KPP:ROW,1(KPP_ROW1);;;;;;;;;ADC2:IN,1(ADC2_IN1)
J12;GPIO_AD_B1_06;extFLASH_DIO1;;GPIO1:gpio_io,22(GPIO1_IO22)/GPIO6:gpio_io,22(GPIO6_IO22);FLEXIO3:IO,06(FLEXIO3_FLEXIO06);LPUART3:TX(LPUART3_TX);;;;;CMP1:IN,1(ACMP1_IN1)/CMP2:IN,1(ACMP2_IN1)/CMP3:IN,1(ACMP3_IN1)/CMP4:IN,1(ACMP4_IN1);LPI2C3:SDA(LPI2C3_SDA);;;USDHC2:DATA,2(USDHC2_DATA2);;;;;;;CSI:VSYNC(CSI_VSYNC);;;;;FLEXSPI:FLEXSPI_B_DATA1(FLEXSPI_B_DATA1);GPT2:COMPARE,2(GPT2_COMPARE2);ADC1:IN,11(ADC1_IN11)/ADC2:IN,11(ADC2_IN11);;;;KPP:ROW,4(KPP_ROW4);;;;;SPDIF:LOCK(SPDIF_LOCK);;;;FLEXSPI:FLEXSPI_B_DATA1(FLEXSPI_B_DATA1)
K12;GPIO_AD_B1_05;;;GPIO1:gpio_io,21(GPIO1_IO21)/GPIO6:gpio_io,21(GPIO6_IO21);FLEXIO3:IO,05(FLEXIO3_FLEXIO05);LPUART3:RTS_B(LPUART3_RTS_B);;ENET:MDIO(ENET_MDIO);;;CMP4:IN,3(ACMP4_IN3);;;;USDHC2:DATA,1(USDHC2_DATA1);;;;;;;CSI:MCLK(CSI_MCLK);;;;;FLEXSPI:FLEXSPI_B_DATA2(FLEXSPI_B_DATA2);GPT2:COMPARE,1(GPT2_COMPARE1);ADC1:IN,10(ADC1_IN10)/ADC2:IN,10(ADC2_IN10);;;;KPP:COL,5(KPP_COL5);;;;;SPDIF:OUT(SPDIF_OUT);;;;
L12;GPIO_AD_B1_04;;;GPIO1:gpio_io,20(GPIO1_IO20)/GPIO6:gpio_io,20(GPIO6_IO20);FLEXIO3:IO,04(FLEXIO3_FLEXIO04);LPUART3:CTS_B(LPUART3_CTS_B);;ENET:MDC(ENET_MDC);;;CMP3:IN,3(ACMP3_IN3);;;;USDHC2:DATA,0(USDHC2_DATA0);;;;;;;CSI:PIXCLK(CSI_PIXCLK);;;;;FLEXSPI:FLEXSPI_B_DATA3(FLEXSPI_B_DATA3);GPT2:CAPTURE,2(GPT2_CAPTURE2);ADC1:IN,9(ADC1_IN9)/ADC2:IN,9(ADC2_IN9);;;;KPP:ROW,5(KPP_ROW5);;;;;SPDIF:SR_CLK(SPDIF_SR_CLK);;;;
M12;GPIO_AD_B1_03;ADC1_8;;GPIO1:gpio_io,19(GPIO1_IO19)/GPIO6:gpio_io,19(GPIO6_IO19);FLEXIO3:IO,03(FLEXIO3_FLEXIO03);LPUART2:RX(LPUART2_RX);;ENET:1588_EVENT2_IN(ENET_1588_EVENT2_IN);;TMR3:TIMER,3(QTIMER3_TIMER3);CMP2:IN,3(ACMP2_IN3);;;;USDHC2:CD_B(USDHC2_CD_B);;;;;;;;;;;;;GPT2:CAPTURE,1(GPT2_CAPTURE1);ADC1:IN,8(ADC1_IN8)/ADC2:IN,8(ADC2_IN8);;USB1:OTG1_OC(USB_OTG1_OC);;KPP:COL,6(KPP_COL6);;;;;SPDIF:IN(SPDIF_IN);;;;ADC1:IN,8(ADC1_IN8)
N12;USB_OTG1_CHD_B;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB1:OTG1_CHD_B(USB_OTG1_CHD_B);;;;;;;;;;;
P12;VDD_HIGH_IN;;;;;;;;;;;;SUPPLY:VDD_HIGH_IN(VDD_HIGH_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDD_HIGH_IN(VDD_HIGH_IN)
A13;GPIO_B1_09;;;GPIO2:gpio_io,25(GPIO2_IO25)/GPIO7:gpio_io,25(GPIO7_IO25);FLEXIO2:IO,25(FLEXIO2_FLEXIO25)/FLEXIO3:IO,25(FLEXIO3_FLEXIO25);;;ENET:TX_EN(ENET_TX_EN);;TMR2:TIMER,3(QTIMER2_TIMER3);;;;;;;;;;;;CSI:DATA,10(CSI_DATA10);;;;LCDIF:DATA,21(LCDIF_DATA21);;GPT1:COMPARE,3(GPT1_COMPARE3);;CAN2:RX(FLEXCAN2_RX);;;;;;;;;;;;
B13;GPIO_B1_10;;;GPIO2:gpio_io,26(GPIO2_IO26)/GPIO7:gpio_io,26(GPIO7_IO26);FLEXIO2:IO,26(FLEXIO2_FLEXIO26)/FLEXIO3:IO,26(FLEXIO3_FLEXIO26);;;ENET:TX_CLK(ENET_TX_CLK)/ENET:REF_CLK(ENET_REF_CLK);;TMR3:TIMER,3(QTIMER3_TIMER3);;;;;;;;;;;;CSI:DATA,00(CSI_DATA00);;;;LCDIF:DATA,22(LCDIF_DATA22);;;;;;;;;;;;;;;;
C13;GPIO_B1_11;;;GPIO2:gpio_io,27(GPIO2_IO27)/GPIO7:gpio_io,27(GPIO7_IO27);FLEXIO2:IO,27(FLEXIO2_FLEXIO27)/FLEXIO3:IO,27(FLEXIO3_FLEXIO27);;;ENET:RX_ER(ENET_RX_ER);LPSPI4:PCS3(LPSPI4_PCS3);TMR4:TIMER,3(QTIMER4_TIMER3);;;;;;;;;;;;CSI:DATA,01(CSI_DATA01);;;;LCDIF:DATA,23(LCDIF_DATA23);;;;;;;;;;;;;;;;
D13;GPIO_B1_12;ETH_INT;;GPIO2:gpio_io,28(GPIO2_IO28)/GPIO7:gpio_io,28(GPIO7_IO28);FLEXIO2:IO,28(FLEXIO2_FLEXIO28)/FLEXIO3:IO,28(FLEXIO3_FLEXIO28);LPUART5:TX(LPUART5_TX);;ENET:1588_EVENT0_IN(ENET_1588_EVENT0_IN);;;;;;;USDHC1:CD_B(USDHC1_CD_B);;;;;;;CSI:PIXCLK(CSI_PIXCLK);;;;;;;;;;;;;;;;;;;;
E13;VSS15;;;;;;;;;;;;SUPPLY:VSS,15(VSS15);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,15(VSS15)
F13;GPIO_AD_B0_08;JTAG_MOD;;GPIO1:gpio_io,08(GPIO1_IO08)/GPIO6:gpio_io,08(GPIO6_IO08);FLEXIO1:TRIG,0(XBAR1_XBAR_IN20)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN20)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN20)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN20);LPUART1:TRG(XBAR1_XBAR_IN20)/LPUART2:TRG(XBAR1_XBAR_IN20)/LPUART3:TRG(XBAR1_XBAR_IN20)/LPUART4:TRG(XBAR1_XBAR_IN20)/LPUART5:TRG(XBAR1_XBAR_IN20)/LPUART6:TRG(XBAR1_XBAR_IN20)/LPUART7:TRG(XBAR1_XBAR_IN20)/LPUART8:TRG(XBAR1_XBAR_IN20);PWM1:EXT,A0(XBAR1_XBAR_IN20)/PWM1:EXT,A1(XBAR1_XBAR_IN20)/PWM1:EXT,A2(XBAR1_XBAR_IN20)/PWM1:EXT,A3(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM1:EXT_CLK(XBAR1_XBAR_IN20)/PWM1:FAULT,0(XBAR1_XBAR_IN20)/PWM1:FAULT,1(XBAR1_XBAR_IN20)/PWM1:FAULT,2(XBAR1_XBAR_IN20)/PWM1:FAULT,3(XBAR1_XBAR_IN20)/PWM1:EXT_FORCE(XBAR1_XBAR_IN20)/PWM2:EXT,A0(XBAR1_XBAR_IN20)/PWM2:EXT,A1(XBAR1_XBAR_IN20)/PWM2:EXT,A2(XBAR1_XBAR_IN20)/PWM2:EXT,A3(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM2:EXT_CLK(XBAR1_XBAR_IN20)/PWM2:FAULT,0(XBAR1_XBAR_IN20)/PWM2:FAULT,1(XBAR1_XBAR_IN20)/PWM2:EXT_FORCE(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM3:FAULT,0(XBAR1_XBAR_IN20)/PWM3:FAULT,1(XBAR1_XBAR_IN20)/PWM3:EXT_FORCE(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN20)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN20)/PWM4:FAULT,0(XBAR1_XBAR_IN20)/PWM4:FAULT,1(XBAR1_XBAR_IN20)/PWM4:EXT_FORCE(XBAR1_XBAR_IN20);ENET:RX_DATA,3(ENET_RX_DATA3)/ENET:1588_EVENT3_IN(ENET_1588_EVENT3_IN);LPSPI1:TRG(XBAR1_XBAR_IN20)/LPSPI2:TRG(XBAR1_XBAR_IN20)/LPSPI3:TRG(XBAR1_XBAR_IN20)/LPSPI4:TRG(XBAR1_XBAR_IN20);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN20)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN20);CMP1:SAMPLE(XBAR1_XBAR_IN20)/CMP2:SAMPLE(XBAR1_XBAR_IN20)/CMP3:SAMPLE(XBAR1_XBAR_IN20)/CMP4:SAMPLE(XBAR1_XBAR_IN20);LPI2C1:TRG(XBAR1_XBAR_IN20)/LPI2C2:TRG(XBAR1_XBAR_IN20)/LPI2C3:TRG(XBAR1_XBAR_IN20)/LPI2C4:TRG(XBAR1_XBAR_IN20);;;;EWM:IN(XBAR1_XBAR_IN20);SAI2:RX_DATA(SAI2_RX_DATA);DMA0:REQ,30(XBAR1_XBAR_IN20)/DMA0:REQ,31(XBAR1_XBAR_IN20)/DMA0:REQ,94(XBAR1_XBAR_IN20)/DMA0:REQ,95(XBAR1_XBAR_IN20);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN20)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN20)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN20)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN20)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN20);XBARA1:IN,20(XBAR1_XBAR_IN20);ENC1:PHASE,A(XBAR1_XBAR_IN20)/ENC1:PHASE,B(XBAR1_XBAR_IN20)/ENC1:INDEX(XBAR1_XBAR_IN20)/ENC1:HOME(XBAR1_XBAR_IN20)/ENC1:TRG(XBAR1_XBAR_IN20)/ENC2:PHASE,A(XBAR1_XBAR_IN20)/ENC2:PHASE,B(XBAR1_XBAR_IN20)/ENC2:INDEX(XBAR1_XBAR_IN20)/ENC2:HOME(XBAR1_XBAR_IN20)/ENC2:TRG(XBAR1_XBAR_IN20)/ENC3:PHASE,A(XBAR1_XBAR_IN20)/ENC3:PHASE,B(XBAR1_XBAR_IN20)/ENC3:INDEX(XBAR1_XBAR_IN20)/ENC3:HOME(XBAR1_XBAR_IN20)/ENC3:TRG(XBAR1_XBAR_IN20)/ENC4:PHASE,A(XBAR1_XBAR_IN20)/ENC4:PHASE,B(XBAR1_XBAR_IN20)/ENC4:INDEX(XBAR1_XBAR_IN20)/ENC4:HOME(XBAR1_XBAR_IN20)/ENC4:TRG(XBAR1_XBAR_IN20);CSI:DATA,05(CSI_DATA05);;;;;;GPT2:COMPARE,3(GPT2_COMPARE3);;;;;;;;;;;JTAG:MOD(JTAG_MOD);;;
G13;GPIO_AD_B0_10;SWO_TDO;;GPIO1:gpio_io,10(GPIO1_IO10)/GPIO6:gpio_io,10(GPIO6_IO10);FLEXIO1:TRIG,0(XBAR1_XBAR_IN22)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN22)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN22)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN22);LPUART1:TRG(XBAR1_XBAR_IN22)/LPUART2:TRG(XBAR1_XBAR_IN22)/LPUART3:TRG(XBAR1_XBAR_IN22)/LPUART4:TRG(XBAR1_XBAR_IN22)/LPUART5:TRG(XBAR1_XBAR_IN22)/LPUART6:TRG(XBAR1_XBAR_IN22)/LPUART7:TRG(XBAR1_XBAR_IN22)/LPUART8:TRG(XBAR1_XBAR_IN22);PWM1:A,3(FLEXPWM1_PWMA3)/PWM1:EXT,A0(XBAR1_XBAR_IN22)/PWM1:EXT,A1(XBAR1_XBAR_IN22)/PWM1:EXT,A2(XBAR1_XBAR_IN22)/PWM1:EXT,A3(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM1:EXT_CLK(XBAR1_XBAR_IN22)/PWM1:FAULT,0(XBAR1_XBAR_IN22)/PWM1:FAULT,1(XBAR1_XBAR_IN22)/PWM1:FAULT,2(XBAR1_XBAR_IN22)/PWM1:FAULT,3(XBAR1_XBAR_IN22)/PWM1:EXT_FORCE(XBAR1_XBAR_IN22)/PWM2:EXT,A0(XBAR1_XBAR_IN22)/PWM2:EXT,A1(XBAR1_XBAR_IN22)/PWM2:EXT,A2(XBAR1_XBAR_IN22)/PWM2:EXT,A3(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM2:EXT_CLK(XBAR1_XBAR_IN22)/PWM2:FAULT,0(XBAR1_XBAR_IN22)/PWM2:FAULT,1(XBAR1_XBAR_IN22)/PWM2:EXT_FORCE(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM3:FAULT,0(XBAR1_XBAR_IN22)/PWM3:FAULT,1(XBAR1_XBAR_IN22)/PWM3:EXT_FORCE(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN22)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN22)/PWM4:FAULT,0(XBAR1_XBAR_IN22)/PWM4:FAULT,1(XBAR1_XBAR_IN22)/PWM4:EXT_FORCE(XBAR1_XBAR_IN22);ENET:CRS(ENET_CRS)/ENET:1588_EVENT0_OUT(ENET_1588_EVENT0_OUT);LPSPI1:TRG(XBAR1_XBAR_IN22)/LPSPI2:TRG(XBAR1_XBAR_IN22)/LPSPI3:TRG(XBAR1_XBAR_IN22)/LPSPI4:TRG(XBAR1_XBAR_IN22);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN22)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN22);CMP1:SAMPLE(XBAR1_XBAR_IN22)/CMP2:SAMPLE(XBAR1_XBAR_IN22)/CMP3:SAMPLE(XBAR1_XBAR_IN22)/CMP4:SAMPLE(XBAR1_XBAR_IN22);LPI2C1:TRG(XBAR1_XBAR_IN22)/LPI2C2:TRG(XBAR1_XBAR_IN22)/LPI2C3:TRG(XBAR1_XBAR_IN22)/LPI2C4:TRG(XBAR1_XBAR_IN22);;;;EWM:IN(XBAR1_XBAR_IN22);SAI2:MCLK(SAI2_MCLK);DMA0:REQ,30(XBAR1_XBAR_IN22)/DMA0:REQ,31(XBAR1_XBAR_IN22)/DMA0:REQ,94(XBAR1_XBAR_IN22)/DMA0:REQ,95(XBAR1_XBAR_IN22);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN22)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN22)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN22)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN22)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN22);XBARA1:IN,22(XBAR1_XBAR_IN22);ENC1:PHASE,A(XBAR1_XBAR_IN22)/ENC1:PHASE,B(XBAR1_XBAR_IN22)/ENC1:INDEX(XBAR1_XBAR_IN22)/ENC1:HOME(XBAR1_XBAR_IN22)/ENC1:TRG(XBAR1_XBAR_IN22)/ENC2:PHASE,A(XBAR1_XBAR_IN22)/ENC2:PHASE,B(XBAR1_XBAR_IN22)/ENC2:INDEX(XBAR1_XBAR_IN22)/ENC2:HOME(XBAR1_XBAR_IN22)/ENC2:TRG(XBAR1_XBAR_IN22)/ENC3:PHASE,A(XBAR1_XBAR_IN22)/ENC3:PHASE,B(XBAR1_XBAR_IN22)/ENC3:INDEX(XBAR1_XBAR_IN22)/ENC3:HOME(XBAR1_XBAR_IN22)/ENC3:TRG(XBAR1_XBAR_IN22)/ENC4:PHASE,A(XBAR1_XBAR_IN22)/ENC4:PHASE,B(XBAR1_XBAR_IN22)/ENC4:INDEX(XBAR1_XBAR_IN22)/ENC4:HOME(XBAR1_XBAR_IN22)/ENC4:TRG(XBAR1_XBAR_IN22);CSI:DATA,03(CSI_DATA03);;;;;;;;CAN3:TX(FLEXCAN3_TX);;;;;ARM:SWO(ARM_TRACE_SWO);;;;JTAG:TDO(JTAG_TDO);;;ARM:SWO(ARM_TRACE_SWO)
H13;GPIO_AD_B1_08;RGB_R;RGB_R;GPIO1:gpio_io,24(GPIO1_IO24)/GPIO6:gpio_io,24(GPIO6_IO24);FLEXIO3:IO,08(FLEXIO3_FLEXIO08);;PWM4:A,0(FLEXPWM4_PWMA0);;;;CMP2:IN,5(ACMP2_IN5);;;;USDHC2:CMD(USDHC2_CMD);;;;;;;CSI:DATA,09(CSI_DATA09);;;;;FLEXSPI:FLEXSPI_A_SS1_B(FLEXSPI_A_SS1_B);;ADC1:IN,13(ADC1_IN13)/ADC2:IN,13(ADC2_IN13);CAN1:TX(FLEXCAN1_TX);;;KPP:ROW,3(KPP_ROW3);CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;;PWM4:A,0(FLEXPWM4_PWMA0)
J13;GPIO_AD_B1_11;ADC1_0;;GPIO1:gpio_io,27(GPIO1_IO27)/GPIO6:gpio_io,27(GPIO6_IO27);FLEXIO3:IO,11(FLEXIO3_FLEXIO11);LPUART8:RX(LPUART8_RX);;ENET2:1588_EVENT1_IN(ENET2_1588_EVENT1_IN);;;CMP1:IN,6(ACMP1_IN6);;;;USDHC2:RESET_B(USDHC2_RESET_B);EWM:EWM_OUT_B(EWM_OUT_B);SAI1:RX_BCLK(SAI1_RX_BCLK);;;;;CSI:DATA,06(CSI_DATA06);;;;;FLEXSPI:FLEXSPI_A_DATA2(FLEXSPI_A_DATA2);;ADC1:IN,0(ADC1_IN0)/ADC2:IN,0(ADC2_IN0);;;;KPP:COL,2(KPP_COL2);;;;;;;;;ADC1:IN,0(ADC1_IN0)
K13;VSS16;;;;;;;;;;;;SUPPLY:VSS,16(VSS16);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,16(VSS16)
L13;GPIO_AD_B1_10;;;GPIO1:gpio_io,26(GPIO1_IO26)/GPIO6:gpio_io,26(GPIO6_IO26);FLEXIO3:IO,10(FLEXIO3_FLEXIO10);LPUART8:TX(LPUART8_TX);;ENET2:1588_EVENT1_OUT(ENET2_1588_EVENT1_OUT);;;CMP4:IN,5(ACMP4_IN5);;;;USDHC2:WP(USDHC2_WP);;SAI1:RX_SYNC(SAI1_RX_SYNC);;;;;CSI:DATA,07(CSI_DATA07);;;;;FLEXSPI:FLEXSPI_A_DATA3(FLEXSPI_A_DATA3);;ADC1:IN,15(ADC1_IN15)/ADC2:IN,15(ADC2_IN15);;;;KPP:ROW,2(KPP_ROW2);;;;WDOG1:WDOG_B(WDOG1_B);;;;;
M13;GPIO_AD_B1_09;RGB_G;RGB_G;GPIO1:gpio_io,25(GPIO1_IO25)/GPIO6:gpio_io,25(GPIO6_IO25);FLEXIO3:IO,09(FLEXIO3_FLEXIO09);;PWM4:A,1(FLEXPWM4_PWMA1);;;;CMP3:IN,5(ACMP3_IN5);;;;USDHC2:CLK(USDHC2_CLK);;SAI1:MCLK(SAI1_MCLK);;;;;CSI:DATA,08(CSI_DATA08);;;;;FLEXSPI:FLEXSPI_A_DQS(FLEXSPI_A_DQS);;ADC1:IN,14(ADC1_IN14)/ADC2:IN,14(ADC2_IN14);CAN1:RX(FLEXCAN1_RX);;;KPP:COL,3(KPP_COL3);;;;;;;;;PWM4:A,1(FLEXPWM4_PWMA1)
N13;CCM_CLK1_P;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;CCM:CLK1_P(CCM_CLK1_P);;;;;;;;
P13;CCM_CLK1_N;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;CCM:CLK1_N(CCM_CLK1_N);;;;;;;;
A14;VSS17;;;;;;;;;;;;SUPPLY:VSS,17(VSS17);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,17(VSS17)
B14;GPIO_B1_15;RGB_B;;GPIO2:gpio_io,31(GPIO2_IO31)/GPIO7:gpio_io,31(GPIO7_IO31);FLEXIO1:TRIG,0(XBAR1_XBAR_IN03)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN03)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN03)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN03)/FLEXIO2:IO,31(FLEXIO2_FLEXIO31)/FLEXIO3:IO,31(FLEXIO3_FLEXIO31);LPUART1:TRG(XBAR1_XBAR_IN03)/LPUART2:TRG(XBAR1_XBAR_IN03)/LPUART3:TRG(XBAR1_XBAR_IN03)/LPUART4:TRG(XBAR1_XBAR_IN03)/LPUART5:TRG(XBAR1_XBAR_IN03)/LPUART6:TRG(XBAR1_XBAR_IN03)/LPUART7:TRG(XBAR1_XBAR_IN03)/LPUART8:TRG(XBAR1_XBAR_IN03);PWM4:A,3(FLEXPWM4_PWMA3)/PWM1:EXT,A0(XBAR1_XBAR_IN03)/PWM1:EXT,A1(XBAR1_XBAR_IN03)/PWM1:EXT,A2(XBAR1_XBAR_IN03)/PWM1:EXT,A3(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM1:EXT_CLK(XBAR1_XBAR_IN03)/PWM1:FAULT,0(XBAR1_XBAR_IN03)/PWM1:FAULT,1(XBAR1_XBAR_IN03)/PWM1:FAULT,2(XBAR1_XBAR_IN03)/PWM1:FAULT,3(XBAR1_XBAR_IN03)/PWM1:EXT_FORCE(XBAR1_XBAR_IN03)/PWM2:EXT,A0(XBAR1_XBAR_IN03)/PWM2:EXT,A1(XBAR1_XBAR_IN03)/PWM2:EXT,A2(XBAR1_XBAR_IN03)/PWM2:EXT,A3(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM2:EXT_CLK(XBAR1_XBAR_IN03)/PWM2:FAULT,0(XBAR1_XBAR_IN03)/PWM2:FAULT,1(XBAR1_XBAR_IN03)/PWM2:EXT_FORCE(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM3:FAULT,0(XBAR1_XBAR_IN03)/PWM3:FAULT,1(XBAR1_XBAR_IN03)/PWM3:EXT_FORCE(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN03)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN03)/PWM4:FAULT,0(XBAR1_XBAR_IN03)/PWM4:FAULT,1(XBAR1_XBAR_IN03)/PWM4:EXT_FORCE(XBAR1_XBAR_IN03);ENET:MDIO(ENET_MDIO)/ENET2:TX_DATA,1(ENET2_TX_DATA1);LPSPI1:TRG(XBAR1_XBAR_IN03)/LPSPI2:TRG(XBAR1_XBAR_IN03)/LPSPI3:TRG(XBAR1_XBAR_IN03)/LPSPI4:TRG(XBAR1_XBAR_IN03);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN03)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN03);CMP1:SAMPLE(XBAR1_XBAR_IN03)/CMP2:SAMPLE(XBAR1_XBAR_IN03)/CMP3:SAMPLE(XBAR1_XBAR_IN03)/CMP4:SAMPLE(XBAR1_XBAR_IN03);LPI2C1:TRG(XBAR1_XBAR_IN03)/LPI2C2:TRG(XBAR1_XBAR_IN03)/LPI2C3:TRG(XBAR1_XBAR_IN03)/LPI2C4:TRG(XBAR1_XBAR_IN03);;;USDHC1:RESET_B(USDHC1_RESET_B);EWM:IN(XBAR1_XBAR_IN03);;DMA0:REQ,30(XBAR1_XBAR_IN03)/DMA0:REQ,31(XBAR1_XBAR_IN03)/DMA0:REQ,94(XBAR1_XBAR_IN03)/DMA0:REQ,95(XBAR1_XBAR_IN03);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN03)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN03)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN03)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN03)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN03);XBARA1:IN,03(XBAR1_XBAR_IN03);ENC1:PHASE,A(XBAR1_XBAR_IN03)/ENC1:PHASE,B(XBAR1_XBAR_IN03)/ENC1:INDEX(XBAR1_XBAR_IN03)/ENC1:HOME(XBAR1_XBAR_IN03)/ENC1:TRG(XBAR1_XBAR_IN03)/ENC2:PHASE,A(XBAR1_XBAR_IN03)/ENC2:PHASE,B(XBAR1_XBAR_IN03)/ENC2:INDEX(XBAR1_XBAR_IN03)/ENC2:HOME(XBAR1_XBAR_IN03)/ENC2:TRG(XBAR1_XBAR_IN03)/ENC3:PHASE,A(XBAR1_XBAR_IN03)/ENC3:PHASE,B(XBAR1_XBAR_IN03)/ENC3:INDEX(XBAR1_XBAR_IN03)/ENC3:HOME(XBAR1_XBAR_IN03)/ENC3:TRG(XBAR1_XBAR_IN03)/ENC4:PHASE,A(XBAR1_XBAR_IN03)/ENC4:PHASE,B(XBAR1_XBAR_IN03)/ENC4:INDEX(XBAR1_XBAR_IN03)/ENC4:HOME(XBAR1_XBAR_IN03)/ENC4:TRG(XBAR1_XBAR_IN03);CSI:MCLK(CSI_MCLK);;;;;;;;;;;;;;;;;;;;PWM4:A,3(FLEXPWM4_PWMA3)
C14;GPIO_B1_14;ETH_TX0;RGB_B;GPIO2:gpio_io,30(GPIO2_IO30)/GPIO7:gpio_io,30(GPIO7_IO30);FLEXIO1:TRIG,0(XBAR1_XBAR_IN02)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN02)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN02)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN02)/FLEXIO2:IO,30(FLEXIO2_FLEXIO30)/FLEXIO3:IO,30(FLEXIO3_FLEXIO30);LPUART1:TRG(XBAR1_XBAR_IN02)/LPUART2:TRG(XBAR1_XBAR_IN02)/LPUART3:TRG(XBAR1_XBAR_IN02)/LPUART4:TRG(XBAR1_XBAR_IN02)/LPUART5:TRG(XBAR1_XBAR_IN02)/LPUART6:TRG(XBAR1_XBAR_IN02)/LPUART7:TRG(XBAR1_XBAR_IN02)/LPUART8:TRG(XBAR1_XBAR_IN02);PWM4:A,2(FLEXPWM4_PWMA2)/PWM1:EXT,A0(XBAR1_XBAR_IN02)/PWM1:EXT,A1(XBAR1_XBAR_IN02)/PWM1:EXT,A2(XBAR1_XBAR_IN02)/PWM1:EXT,A3(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM1:EXT_CLK(XBAR1_XBAR_IN02)/PWM1:FAULT,0(XBAR1_XBAR_IN02)/PWM1:FAULT,1(XBAR1_XBAR_IN02)/PWM1:FAULT,2(XBAR1_XBAR_IN02)/PWM1:FAULT,3(XBAR1_XBAR_IN02)/PWM1:EXT_FORCE(XBAR1_XBAR_IN02)/PWM2:EXT,A0(XBAR1_XBAR_IN02)/PWM2:EXT,A1(XBAR1_XBAR_IN02)/PWM2:EXT,A2(XBAR1_XBAR_IN02)/PWM2:EXT,A3(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM2:EXT_CLK(XBAR1_XBAR_IN02)/PWM2:FAULT,0(XBAR1_XBAR_IN02)/PWM2:FAULT,1(XBAR1_XBAR_IN02)/PWM2:EXT_FORCE(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM3:FAULT,0(XBAR1_XBAR_IN02)/PWM3:FAULT,1(XBAR1_XBAR_IN02)/PWM3:EXT_FORCE(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN02)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN02)/PWM4:FAULT,0(XBAR1_XBAR_IN02)/PWM4:FAULT,1(XBAR1_XBAR_IN02)/PWM4:EXT_FORCE(XBAR1_XBAR_IN02);ENET:MDC(ENET_MDC)/ENET2:TX_DATA,0(ENET2_TX_DATA0);LPSPI1:TRG(XBAR1_XBAR_IN02)/LPSPI2:TRG(XBAR1_XBAR_IN02)/LPSPI3:TRG(XBAR1_XBAR_IN02)/LPSPI4:TRG(XBAR1_XBAR_IN02);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN02)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN02);CMP1:SAMPLE(XBAR1_XBAR_IN02)/CMP2:SAMPLE(XBAR1_XBAR_IN02)/CMP3:SAMPLE(XBAR1_XBAR_IN02)/CMP4:SAMPLE(XBAR1_XBAR_IN02);LPI2C1:TRG(XBAR1_XBAR_IN02)/LPI2C2:TRG(XBAR1_XBAR_IN02)/LPI2C3:TRG(XBAR1_XBAR_IN02)/LPI2C4:TRG(XBAR1_XBAR_IN02);;;USDHC1:VSELECT(USDHC1_VSELECT);EWM:IN(XBAR1_XBAR_IN02);;DMA0:REQ,30(XBAR1_XBAR_IN02)/DMA0:REQ,31(XBAR1_XBAR_IN02)/DMA0:REQ,94(XBAR1_XBAR_IN02)/DMA0:REQ,95(XBAR1_XBAR_IN02);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN02)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN02)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN02)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN02)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN02);XBARA1:IN,02(XBAR1_XBAR_IN02);ENC1:PHASE,A(XBAR1_XBAR_IN02)/ENC1:PHASE,B(XBAR1_XBAR_IN02)/ENC1:INDEX(XBAR1_XBAR_IN02)/ENC1:HOME(XBAR1_XBAR_IN02)/ENC1:TRG(XBAR1_XBAR_IN02)/ENC2:PHASE,A(XBAR1_XBAR_IN02)/ENC2:PHASE,B(XBAR1_XBAR_IN02)/ENC2:INDEX(XBAR1_XBAR_IN02)/ENC2:HOME(XBAR1_XBAR_IN02)/ENC2:TRG(XBAR1_XBAR_IN02)/ENC3:PHASE,A(XBAR1_XBAR_IN02)/ENC3:PHASE,B(XBAR1_XBAR_IN02)/ENC3:INDEX(XBAR1_XBAR_IN02)/ENC3:HOME(XBAR1_XBAR_IN02)/ENC3:TRG(XBAR1_XBAR_IN02)/ENC4:PHASE,A(XBAR1_XBAR_IN02)/ENC4:PHASE,B(XBAR1_XBAR_IN02)/ENC4:INDEX(XBAR1_XBAR_IN02)/ENC4:HOME(XBAR1_XBAR_IN02)/ENC4:TRG(XBAR1_XBAR_IN02);CSI:HSYNC(CSI_HSYNC);;;;;;;;;;;;;;;;;;;;ENET2:TX_DATA,0(ENET2_TX_DATA0)
D14;GPIO_B1_13;ETH_nRST;;GPIO2:gpio_io,29(GPIO2_IO29)/GPIO7:gpio_io,29(GPIO7_IO29);FLEXIO2:IO,29(FLEXIO2_FLEXIO29)/FLEXIO3:IO,29(FLEXIO3_FLEXIO29);LPUART5:RX(LPUART5_RX);;ENET:1588_EVENT0_OUT(ENET_1588_EVENT0_OUT);;;;;;SEMC:DQS4(SEMC_DQS4);USDHC1:WP(USDHC1_WP);;;;;;;CSI:VSYNC(CSI_VSYNC);;;;;;;;;;;;;;;WDOG1:WDOG_B(WDOG1_B);;;;;
E14;GPIO_AD_B0_06;SWDIO_TMS;;GPIO1:gpio_io,06(GPIO1_IO06)/GPIO6:gpio_io,06(GPIO6_IO06);FLEXIO1:TRIG,0(XBAR1_XBAR_IN18)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN18)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN18)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN18);LPUART1:TRG(XBAR1_XBAR_IN18)/LPUART2:TRG(XBAR1_XBAR_IN18)/LPUART3:TRG(XBAR1_XBAR_IN18)/LPUART4:TRG(XBAR1_XBAR_IN18)/LPUART5:TRG(XBAR1_XBAR_IN18)/LPUART6:TRG(XBAR1_XBAR_IN18)/LPUART7:TRG(XBAR1_XBAR_IN18)/LPUART8:TRG(XBAR1_XBAR_IN18);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM1:EXT,A0(XBAR1_XBAR_IN18)/PWM1:EXT,A1(XBAR1_XBAR_IN18)/PWM1:EXT,A2(XBAR1_XBAR_IN18)/PWM1:EXT,A3(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM1:EXT_CLK(XBAR1_XBAR_IN18)/PWM1:FAULT,0(XBAR1_XBAR_IN18)/PWM1:FAULT,1(XBAR1_XBAR_IN18)/PWM1:FAULT,2(XBAR1_XBAR_IN18)/PWM1:FAULT,3(XBAR1_XBAR_IN18)/PWM1:EXT_FORCE(XBAR1_XBAR_IN18)/PWM2:EXT,A0(XBAR1_XBAR_IN18)/PWM2:EXT,A1(XBAR1_XBAR_IN18)/PWM2:EXT,A2(XBAR1_XBAR_IN18)/PWM2:EXT,A3(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM2:EXT_CLK(XBAR1_XBAR_IN18)/PWM2:FAULT,0(XBAR1_XBAR_IN18)/PWM2:FAULT,1(XBAR1_XBAR_IN18)/PWM2:EXT_FORCE(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM3:FAULT,0(XBAR1_XBAR_IN18)/PWM3:FAULT,1(XBAR1_XBAR_IN18)/PWM3:EXT_FORCE(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM4:FAULT,0(XBAR1_XBAR_IN18)/PWM4:FAULT,1(XBAR1_XBAR_IN18)/PWM4:EXT_FORCE(XBAR1_XBAR_IN18);ENET:RX_CLK(ENET_RX_CLK);LPSPI1:TRG(XBAR1_XBAR_IN18)/LPSPI2:TRG(XBAR1_XBAR_IN18)/LPSPI3:TRG(XBAR1_XBAR_IN18)/LPSPI4:TRG(XBAR1_XBAR_IN18)/LPSPI3:PCS3(LPSPI3_PCS3);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN18);CMP1:OUT(XBAR1_XBAR_INOUT18)/CMP2:OUT(XBAR1_XBAR_INOUT18)/CMP3:OUT(XBAR1_XBAR_INOUT18)/CMP4:OUT(XBAR1_XBAR_INOUT18)/CMP1:SAMPLE(XBAR1_XBAR_IN18)/CMP2:SAMPLE(XBAR1_XBAR_IN18)/CMP3:SAMPLE(XBAR1_XBAR_IN18)/CMP4:SAMPLE(XBAR1_XBAR_IN18);LPI2C1:TRG(XBAR1_XBAR_IN18)/LPI2C2:TRG(XBAR1_XBAR_IN18)/LPI2C3:TRG(XBAR1_XBAR_IN18)/LPI2C4:TRG(XBAR1_XBAR_IN18);;;;EWM:IN(XBAR1_XBAR_IN18);SAI2:RX_BCLK(SAI2_RX_BCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT18)/DMA0:DONE,1(XBAR1_XBAR_INOUT18)/DMA0:DONE,2(XBAR1_XBAR_INOUT18)/DMA0:DONE,3(XBAR1_XBAR_INOUT18)/DMA0:DONE,4(XBAR1_XBAR_INOUT18)/DMA0:DONE,5(XBAR1_XBAR_INOUT18)/DMA0:DONE,6(XBAR1_XBAR_INOUT18)/DMA0:DONE,7(XBAR1_XBAR_INOUT18)/DMA0:REQ,30(XBAR1_XBAR_IN18)/DMA0:REQ,31(XBAR1_XBAR_IN18)/DMA0:REQ,94(XBAR1_XBAR_IN18)/DMA0:REQ,95(XBAR1_XBAR_IN18);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN18);XBARA1:OUT,18(XBAR1_XBAR_INOUT18)/XBARA1:IN,18(XBAR1_XBAR_IN18);ENC1:POSMATCH(XBAR1_XBAR_INOUT18)/ENC2:POSMATCH(XBAR1_XBAR_INOUT18)/ENC3:POSMATCH(XBAR1_XBAR_INOUT18)/ENC4:POSMATCH(XBAR1_XBAR_INOUT18)/ENC1:PHASE,A(XBAR1_XBAR_IN18)/ENC1:PHASE,B(XBAR1_XBAR_IN18)/ENC1:INDEX(XBAR1_XBAR_IN18)/ENC1:HOME(XBAR1_XBAR_IN18)/ENC1:TRG(XBAR1_XBAR_IN18)/ENC2:PHASE,A(XBAR1_XBAR_IN18)/ENC2:PHASE,B(XBAR1_XBAR_IN18)/ENC2:INDEX(XBAR1_XBAR_IN18)/ENC2:HOME(XBAR1_XBAR_IN18)/ENC2:TRG(XBAR1_XBAR_IN18)/ENC3:PHASE,A(XBAR1_XBAR_IN18)/ENC3:PHASE,B(XBAR1_XBAR_IN18)/ENC3:INDEX(XBAR1_XBAR_IN18)/ENC3:HOME(XBAR1_XBAR_IN18)/ENC3:TRG(XBAR1_XBAR_IN18)/ENC4:PHASE,A(XBAR1_XBAR_IN18)/ENC4:PHASE,B(XBAR1_XBAR_IN18)/ENC4:INDEX(XBAR1_XBAR_IN18)/ENC4:HOME(XBAR1_XBAR_IN18)/ENC4:TRG(XBAR1_XBAR_IN18);CSI:DATA,07(CSI_DATA07);PIT:TRIGGER,0(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT18);AOI1:OUT,0(XBAR1_XBAR_INOUT18)/AOI1:OUT,1(XBAR1_XBAR_INOUT18)/AOI1:OUT,2(XBAR1_XBAR_INOUT18)/AOI1:OUT,3(XBAR1_XBAR_INOUT18)/AOI2:OUT,0(XBAR1_XBAR_INOUT18)/AOI2:OUT,1(XBAR1_XBAR_INOUT18)/AOI2:OUT,2(XBAR1_XBAR_INOUT18)/AOI2:OUT,3(XBAR1_XBAR_INOUT18);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT18)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT18);;;GPT2:COMPARE,1(GPT2_COMPARE1);;;;;;;;;;;JTAG:TMS(JTAG_TMS);;;JTAG:TMS(JTAG_TMS)
F14;GPIO_AD_B0_09;JTAG_TDI;;GPIO1:gpio_io,09(GPIO1_IO09)/GPIO6:gpio_io,09(GPIO6_IO09);FLEXIO1:TRIG,0(XBAR1_XBAR_IN21)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN21)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN21)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN21);LPUART1:TRG(XBAR1_XBAR_IN21)/LPUART2:TRG(XBAR1_XBAR_IN21)/LPUART3:TRG(XBAR1_XBAR_IN21)/LPUART4:TRG(XBAR1_XBAR_IN21)/LPUART5:TRG(XBAR1_XBAR_IN21)/LPUART6:TRG(XBAR1_XBAR_IN21)/LPUART7:TRG(XBAR1_XBAR_IN21)/LPUART8:TRG(XBAR1_XBAR_IN21);PWM2:A,3(FLEXPWM2_PWMA3)/PWM1:EXT,A0(XBAR1_XBAR_IN21)/PWM1:EXT,A1(XBAR1_XBAR_IN21)/PWM1:EXT,A2(XBAR1_XBAR_IN21)/PWM1:EXT,A3(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM1:EXT_CLK(XBAR1_XBAR_IN21)/PWM1:FAULT,0(XBAR1_XBAR_IN21)/PWM1:FAULT,1(XBAR1_XBAR_IN21)/PWM1:FAULT,2(XBAR1_XBAR_IN21)/PWM1:FAULT,3(XBAR1_XBAR_IN21)/PWM1:EXT_FORCE(XBAR1_XBAR_IN21)/PWM2:EXT,A0(XBAR1_XBAR_IN21)/PWM2:EXT,A1(XBAR1_XBAR_IN21)/PWM2:EXT,A2(XBAR1_XBAR_IN21)/PWM2:EXT,A3(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM2:EXT_CLK(XBAR1_XBAR_IN21)/PWM2:FAULT,0(XBAR1_XBAR_IN21)/PWM2:FAULT,1(XBAR1_XBAR_IN21)/PWM2:EXT_FORCE(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM3:FAULT,0(XBAR1_XBAR_IN21)/PWM3:FAULT,1(XBAR1_XBAR_IN21)/PWM3:EXT_FORCE(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN21)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN21)/PWM4:FAULT,0(XBAR1_XBAR_IN21)/PWM4:FAULT,1(XBAR1_XBAR_IN21)/PWM4:EXT_FORCE(XBAR1_XBAR_IN21);ENET:RX_DATA,2(ENET_RX_DATA2);LPSPI1:TRG(XBAR1_XBAR_IN21)/LPSPI2:TRG(XBAR1_XBAR_IN21)/LPSPI3:TRG(XBAR1_XBAR_IN21)/LPSPI4:TRG(XBAR1_XBAR_IN21);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN21)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN21);CMP1:SAMPLE(XBAR1_XBAR_IN21)/CMP2:SAMPLE(XBAR1_XBAR_IN21)/CMP3:SAMPLE(XBAR1_XBAR_IN21)/CMP4:SAMPLE(XBAR1_XBAR_IN21);LPI2C1:TRG(XBAR1_XBAR_IN21)/LPI2C2:TRG(XBAR1_XBAR_IN21)/LPI2C3:TRG(XBAR1_XBAR_IN21)/LPI2C4:TRG(XBAR1_XBAR_IN21);;SEMC:DQS4(SEMC_DQS4);;EWM:IN(XBAR1_XBAR_IN21);SAI2:TX_DATA(SAI2_TX_DATA);DMA0:REQ,30(XBAR1_XBAR_IN21)/DMA0:REQ,31(XBAR1_XBAR_IN21)/DMA0:REQ,94(XBAR1_XBAR_IN21)/DMA0:REQ,95(XBAR1_XBAR_IN21);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN21)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN21)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN21)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN21)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN21);XBARA1:IN,21(XBAR1_XBAR_IN21);ENC1:PHASE,A(XBAR1_XBAR_IN21)/ENC1:PHASE,B(XBAR1_XBAR_IN21)/ENC1:INDEX(XBAR1_XBAR_IN21)/ENC1:HOME(XBAR1_XBAR_IN21)/ENC1:TRG(XBAR1_XBAR_IN21)/ENC2:PHASE,A(XBAR1_XBAR_IN21)/ENC2:PHASE,B(XBAR1_XBAR_IN21)/ENC2:INDEX(XBAR1_XBAR_IN21)/ENC2:HOME(XBAR1_XBAR_IN21)/ENC2:TRG(XBAR1_XBAR_IN21)/ENC3:PHASE,A(XBAR1_XBAR_IN21)/ENC3:PHASE,B(XBAR1_XBAR_IN21)/ENC3:INDEX(XBAR1_XBAR_IN21)/ENC3:HOME(XBAR1_XBAR_IN21)/ENC3:TRG(XBAR1_XBAR_IN21)/ENC4:PHASE,A(XBAR1_XBAR_IN21)/ENC4:PHASE,B(XBAR1_XBAR_IN21)/ENC4:INDEX(XBAR1_XBAR_IN21)/ENC4:HOME(XBAR1_XBAR_IN21)/ENC4:TRG(XBAR1_XBAR_IN21);CSI:DATA,04(CSI_DATA04);;;;;;GPT2:CLK(GPT2_CLK);;;;;;;;;;;JTAG:TDI(JTAG_TDI);;;JTAG:TDI(JTAG_TDI)
G14;GPIO_AD_B0_05;BOOT1;;GPIO1:gpio_io,05(GPIO1_IO05)/GPIO6:gpio_io,05(GPIO6_IO05);FLEXIO1:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN17);LPUART1:TRG(XBAR1_XBAR_IN17)/LPUART2:TRG(XBAR1_XBAR_IN17)/LPUART3:TRG(XBAR1_XBAR_IN17)/LPUART4:TRG(XBAR1_XBAR_IN17)/LPUART5:TRG(XBAR1_XBAR_IN17)/LPUART6:TRG(XBAR1_XBAR_IN17)/LPUART7:TRG(XBAR1_XBAR_IN17)/LPUART8:TRG(XBAR1_XBAR_IN17);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM1:EXT,A0(XBAR1_XBAR_IN17)/PWM1:EXT,A1(XBAR1_XBAR_IN17)/PWM1:EXT,A2(XBAR1_XBAR_IN17)/PWM1:EXT,A3(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM1:EXT_CLK(XBAR1_XBAR_IN17)/PWM1:FAULT,0(XBAR1_XBAR_IN17)/PWM1:FAULT,1(XBAR1_XBAR_IN17)/PWM1:FAULT,2(XBAR1_XBAR_IN17)/PWM1:FAULT,3(XBAR1_XBAR_IN17)/PWM1:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:EXT,A0(XBAR1_XBAR_IN17)/PWM2:EXT,A1(XBAR1_XBAR_IN17)/PWM2:EXT,A2(XBAR1_XBAR_IN17)/PWM2:EXT,A3(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM2:EXT_CLK(XBAR1_XBAR_IN17)/PWM2:FAULT,0(XBAR1_XBAR_IN17)/PWM2:FAULT,1(XBAR1_XBAR_IN17)/PWM2:EXT_FORCE(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM3:FAULT,0(XBAR1_XBAR_IN17)/PWM3:FAULT,1(XBAR1_XBAR_IN17)/PWM3:EXT_FORCE(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM4:FAULT,0(XBAR1_XBAR_IN17)/PWM4:FAULT,1(XBAR1_XBAR_IN17)/PWM4:EXT_FORCE(XBAR1_XBAR_IN17);ENET:TX_DATA,2(ENET_TX_DATA2);LPSPI1:TRG(XBAR1_XBAR_IN17)/LPSPI2:TRG(XBAR1_XBAR_IN17)/LPSPI3:TRG(XBAR1_XBAR_IN17)/LPSPI4:TRG(XBAR1_XBAR_IN17)/LPSPI3:PCS2(LPSPI3_PCS2);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN17);CMP1:OUT(XBAR1_XBAR_INOUT17)/CMP2:OUT(XBAR1_XBAR_INOUT17)/CMP3:OUT(XBAR1_XBAR_INOUT17)/CMP4:OUT(XBAR1_XBAR_INOUT17)/CMP1:SAMPLE(XBAR1_XBAR_IN17)/CMP2:SAMPLE(XBAR1_XBAR_IN17)/CMP3:SAMPLE(XBAR1_XBAR_IN17)/CMP4:SAMPLE(XBAR1_XBAR_IN17);LPI2C1:TRG(XBAR1_XBAR_IN17)/LPI2C2:TRG(XBAR1_XBAR_IN17)/LPI2C3:TRG(XBAR1_XBAR_IN17)/LPI2C4:TRG(XBAR1_XBAR_IN17);;;;EWM:IN(XBAR1_XBAR_IN17);SAI2:TX_BCLK(SAI2_TX_BCLK);DMA0:DONE,0(XBAR1_XBAR_INOUT17)/DMA0:DONE,1(XBAR1_XBAR_INOUT17)/DMA0:DONE,2(XBAR1_XBAR_INOUT17)/DMA0:DONE,3(XBAR1_XBAR_INOUT17)/DMA0:DONE,4(XBAR1_XBAR_INOUT17)/DMA0:DONE,5(XBAR1_XBAR_INOUT17)/DMA0:DONE,6(XBAR1_XBAR_INOUT17)/DMA0:DONE,7(XBAR1_XBAR_INOUT17)/DMA0:REQ,30(XBAR1_XBAR_IN17)/DMA0:REQ,31(XBAR1_XBAR_IN17)/DMA0:REQ,94(XBAR1_XBAR_IN17)/DMA0:REQ,95(XBAR1_XBAR_IN17);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN17);XBARA1:OUT,17(XBAR1_XBAR_INOUT17)/XBARA1:IN,17(XBAR1_XBAR_IN17);ENC1:POSMATCH(XBAR1_XBAR_INOUT17)/ENC2:POSMATCH(XBAR1_XBAR_INOUT17)/ENC3:POSMATCH(XBAR1_XBAR_INOUT17)/ENC4:POSMATCH(XBAR1_XBAR_INOUT17)/ENC1:PHASE,A(XBAR1_XBAR_IN17)/ENC1:PHASE,B(XBAR1_XBAR_IN17)/ENC1:INDEX(XBAR1_XBAR_IN17)/ENC1:HOME(XBAR1_XBAR_IN17)/ENC1:TRG(XBAR1_XBAR_IN17)/ENC2:PHASE,A(XBAR1_XBAR_IN17)/ENC2:PHASE,B(XBAR1_XBAR_IN17)/ENC2:INDEX(XBAR1_XBAR_IN17)/ENC2:HOME(XBAR1_XBAR_IN17)/ENC2:TRG(XBAR1_XBAR_IN17)/ENC3:PHASE,A(XBAR1_XBAR_IN17)/ENC3:PHASE,B(XBAR1_XBAR_IN17)/ENC3:INDEX(XBAR1_XBAR_IN17)/ENC3:HOME(XBAR1_XBAR_IN17)/ENC3:TRG(XBAR1_XBAR_IN17)/ENC4:PHASE,A(XBAR1_XBAR_IN17)/ENC4:PHASE,B(XBAR1_XBAR_IN17)/ENC4:INDEX(XBAR1_XBAR_IN17)/ENC4:HOME(XBAR1_XBAR_IN17)/ENC4:TRG(XBAR1_XBAR_IN17);CSI:DATA,08(CSI_DATA08);PIT:TRIGGER,0(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT17);AOI1:OUT,0(XBAR1_XBAR_INOUT17)/AOI1:OUT,1(XBAR1_XBAR_INOUT17)/AOI1:OUT,2(XBAR1_XBAR_INOUT17)/AOI1:OUT,3(XBAR1_XBAR_INOUT17)/AOI2:OUT,0(XBAR1_XBAR_INOUT17)/AOI2:OUT,1(XBAR1_XBAR_INOUT17)/AOI2:OUT,2(XBAR1_XBAR_INOUT17)/AOI2:OUT,3(XBAR1_XBAR_INOUT17);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT17)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT17);;;;;;;SRC:BOOT_MODE,1(SRC_BOOT_MODE1);;;;;;;;MQS:LEFT(MQS_LEFT);;SRC:BOOT_MODE,1(SRC_BOOT_MODE1)
H14;GPIO_AD_B0_14;CAN_FD_TX;;GPIO1:gpio_io,14(GPIO1_IO14)/GPIO6:gpio_io,14(GPIO6_IO14);FLEXIO1:TRIG,0(XBAR1_XBAR_IN24)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN24)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN24)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN24);LPUART1:TRG(XBAR1_XBAR_IN24)/LPUART2:TRG(XBAR1_XBAR_IN24)/LPUART3:TRG(XBAR1_XBAR_IN24)/LPUART4:TRG(XBAR1_XBAR_IN24)/LPUART5:TRG(XBAR1_XBAR_IN24)/LPUART6:TRG(XBAR1_XBAR_IN24)/LPUART7:TRG(XBAR1_XBAR_IN24)/LPUART8:TRG(XBAR1_XBAR_IN24)/LPUART1:CTS_B(LPUART1_CTS_B);PWM1:EXT,A0(XBAR1_XBAR_IN24)/PWM1:EXT,A1(XBAR1_XBAR_IN24)/PWM1:EXT,A2(XBAR1_XBAR_IN24)/PWM1:EXT,A3(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM1:EXT_CLK(XBAR1_XBAR_IN24)/PWM1:FAULT,0(XBAR1_XBAR_IN24)/PWM1:FAULT,1(XBAR1_XBAR_IN24)/PWM1:FAULT,2(XBAR1_XBAR_IN24)/PWM1:FAULT,3(XBAR1_XBAR_IN24)/PWM1:EXT_FORCE(XBAR1_XBAR_IN24)/PWM2:EXT,A0(XBAR1_XBAR_IN24)/PWM2:EXT,A1(XBAR1_XBAR_IN24)/PWM2:EXT,A2(XBAR1_XBAR_IN24)/PWM2:EXT,A3(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM2:EXT_CLK(XBAR1_XBAR_IN24)/PWM2:FAULT,0(XBAR1_XBAR_IN24)/PWM2:FAULT,1(XBAR1_XBAR_IN24)/PWM2:EXT_FORCE(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM3:FAULT,0(XBAR1_XBAR_IN24)/PWM3:FAULT,1(XBAR1_XBAR_IN24)/PWM3:EXT_FORCE(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN24)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN24)/PWM4:FAULT,0(XBAR1_XBAR_IN24)/PWM4:FAULT,1(XBAR1_XBAR_IN24)/PWM4:EXT_FORCE(XBAR1_XBAR_IN24);ENET:1588_EVENT0_OUT(ENET_1588_EVENT0_OUT);LPSPI1:TRG(XBAR1_XBAR_IN24)/LPSPI2:TRG(XBAR1_XBAR_IN24)/LPSPI3:TRG(XBAR1_XBAR_IN24)/LPSPI4:TRG(XBAR1_XBAR_IN24);TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN24)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN24);CMP1:SAMPLE(XBAR1_XBAR_IN24)/CMP2:SAMPLE(XBAR1_XBAR_IN24)/CMP3:SAMPLE(XBAR1_XBAR_IN24)/CMP4:SAMPLE(XBAR1_XBAR_IN24)/CMP2:IN,2(ACMP2_IN2);LPI2C1:TRG(XBAR1_XBAR_IN24)/LPI2C2:TRG(XBAR1_XBAR_IN24)/LPI2C3:TRG(XBAR1_XBAR_IN24)/LPI2C4:TRG(XBAR1_XBAR_IN24);;;;EWM:IN(XBAR1_XBAR_IN24);;DMA0:REQ,30(XBAR1_XBAR_IN24)/DMA0:REQ,31(XBAR1_XBAR_IN24)/DMA0:REQ,94(XBAR1_XBAR_IN24)/DMA0:REQ,95(XBAR1_XBAR_IN24);ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN24)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN24)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN24)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN24)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN24);XBARA1:IN,24(XBAR1_XBAR_IN24);ENC1:PHASE,A(XBAR1_XBAR_IN24)/ENC1:PHASE,B(XBAR1_XBAR_IN24)/ENC1:INDEX(XBAR1_XBAR_IN24)/ENC1:HOME(XBAR1_XBAR_IN24)/ENC1:TRG(XBAR1_XBAR_IN24)/ENC2:PHASE,A(XBAR1_XBAR_IN24)/ENC2:PHASE,B(XBAR1_XBAR_IN24)/ENC2:INDEX(XBAR1_XBAR_IN24)/ENC2:HOME(XBAR1_XBAR_IN24)/ENC2:TRG(XBAR1_XBAR_IN24)/ENC3:PHASE,A(XBAR1_XBAR_IN24)/ENC3:PHASE,B(XBAR1_XBAR_IN24)/ENC3:INDEX(XBAR1_XBAR_IN24)/ENC3:HOME(XBAR1_XBAR_IN24)/ENC3:TRG(XBAR1_XBAR_IN24)/ENC4:PHASE,A(XBAR1_XBAR_IN24)/ENC4:PHASE,B(XBAR1_XBAR_IN24)/ENC4:INDEX(XBAR1_XBAR_IN24)/ENC4:HOME(XBAR1_XBAR_IN24)/ENC4:TRG(XBAR1_XBAR_IN24);CSI:VSYNC(CSI_VSYNC);;;;;;;ADC1:IN,3(ADC1_IN3);CAN2:TX(FLEXCAN2_TX)/CAN3:TX(FLEXCAN3_TX);USB2:OTG2_OC(USB_OTG2_OC);;;;;;;;;;;CAN3:TX(FLEXCAN3_TX)
J14;GPIO_AD_B1_15;;;GPIO1:gpio_io,31(GPIO1_IO31)/GPIO6:gpio_io,31(GPIO6_IO31);FLEXIO3:IO,15(FLEXIO3_FLEXIO15);;;ENET2:1588_EVENT3_IN(ENET2_1588_EVENT3_IN);LPSPI3:SCK(LPSPI3_SCK);;CMP4:OUT(ACMP4_OUT);;;;USDHC2:DATA,7(USDHC2_DATA7);;SAI1:TX_SYNC(SAI1_TX_SYNC);;;;;CSI:DATA,02(CSI_DATA02);;;;;FLEXSPI:FLEXSPI_A_SS0_B(FLEXSPI_A_SS0_B);;ADC2:IN,4(ADC2_IN4);;;;KPP:COL,0(KPP_COL0);;;;;;;;;
K14;GPIO_AD_B0_12;;;GPIO1:gpio_io,12(GPIO1_IO12)/GPIO6:gpio_io,12(GPIO6_IO12);;LPUART1:TX(LPUART1_TX);PWM1:X,2(FLEXPWM1_PWMX2);ENET:1588_EVENT1_OUT(ENET_1588_EVENT1_OUT);;;;LPI2C4:SCL(LPI2C4_SCL);;;;;;;;;;;;;;;;;ADC1:IN,1(ADC1_IN1);;;;;CCM:PMIC_RDY(CCM_PMIC_RDY);ARM:ARM_NMI(ARM_NMI);;WDOG2:WDOG_B(WDOG2_B);;;;;LPUART1:TX(LPUART1_TX)
L14;GPIO_AD_B0_13;;;GPIO1:gpio_io,13(GPIO1_IO13)/GPIO6:gpio_io,13(GPIO6_IO13);;LPUART1:RX(LPUART1_RX);PWM1:X,3(FLEXPWM1_PWMX3);ENET:1588_EVENT1_IN(ENET_1588_EVENT1_IN);;;CMP1:IN,2(ACMP1_IN2);LPI2C4:SDA(LPI2C4_SDA);;;;EWM:EWM_OUT_B(EWM_OUT_B);;;;;;;;;;;;GPT1:CLK(GPT1_CLK);ADC1:IN,2(ADC1_IN2);;;;;;;XTALOSC24M:REF_CLK_24M(REF_24M_OUT);;;;;;LPUART1:RX(LPUART1_RX)
M14;GPIO_AD_B0_00;IMU_INT1;IMU_INT1;GPIO1:gpio_io,00(GPIO1_IO00)/GPIO6:gpio_io,00(GPIO6_IO00);FLEXIO1:TRIG,0(XBAR1_XBAR_IN14)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN14)/FLEXIO2:TRIG,0(XBAR1_XBAR_IN14)/FLEXIO2:TRIG,1(XBAR1_XBAR_IN14);LPUART1:TRG(XBAR1_XBAR_IN14)/LPUART2:TRG(XBAR1_XBAR_IN14)/LPUART3:TRG(XBAR1_XBAR_IN14)/LPUART4:TRG(XBAR1_XBAR_IN14)/LPUART5:TRG(XBAR1_XBAR_IN14)/LPUART6:TRG(XBAR1_XBAR_IN14)/LPUART7:TRG(XBAR1_XBAR_IN14)/LPUART8:TRG(XBAR1_XBAR_IN14);PWM2:A,3(FLEXPWM2_PWMA3)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM3:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM4:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM1:EXT,A0(XBAR1_XBAR_IN14)/PWM1:EXT,A1(XBAR1_XBAR_IN14)/PWM1:EXT,A2(XBAR1_XBAR_IN14)/PWM1:EXT,A3(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM1:EXT_CLK(XBAR1_XBAR_IN14)/PWM1:FAULT,0(XBAR1_XBAR_IN14)/PWM1:FAULT,1(XBAR1_XBAR_IN14)/PWM1:FAULT,2(XBAR1_XBAR_IN14)/PWM1:FAULT,3(XBAR1_XBAR_IN14)/PWM1:EXT_FORCE(XBAR1_XBAR_IN14)/PWM2:EXT,A0(XBAR1_XBAR_IN14)/PWM2:EXT,A1(XBAR1_XBAR_IN14)/PWM2:EXT,A2(XBAR1_XBAR_IN14)/PWM2:EXT,A3(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM2:EXT_CLK(XBAR1_XBAR_IN14)/PWM2:FAULT,0(XBAR1_XBAR_IN14)/PWM2:FAULT,1(XBAR1_XBAR_IN14)/PWM2:EXT_FORCE(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM3:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM3:FAULT,0(XBAR1_XBAR_IN14)/PWM3:FAULT,1(XBAR1_XBAR_IN14)/PWM3:EXT_FORCE(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM4:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM4:FAULT,0(XBAR1_XBAR_IN14)/PWM4:FAULT,1(XBAR1_XBAR_IN14)/PWM4:EXT_FORCE(XBAR1_XBAR_IN14);;LPSPI1:TRG(XBAR1_XBAR_IN14)/LPSPI2:TRG(XBAR1_XBAR_IN14)/LPSPI3:TRG(XBAR1_XBAR_IN14)/LPSPI4:TRG(XBAR1_XBAR_IN14)/LPSPI3:SCK(LPSPI3_SCK);TMR3:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR3:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR3:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR3:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR4:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR3:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR4:TIMER_INPUT,3(XBAR1_XBAR_IN14);CMP1:OUT(XBAR1_XBAR_INOUT14)/CMP2:OUT(XBAR1_XBAR_INOUT14)/CMP3:OUT(XBAR1_XBAR_INOUT14)/CMP4:OUT(XBAR1_XBAR_INOUT14)/CMP1:SAMPLE(XBAR1_XBAR_IN14)/CMP2:SAMPLE(XBAR1_XBAR_IN14)/CMP3:SAMPLE(XBAR1_XBAR_IN14)/CMP4:SAMPLE(XBAR1_XBAR_IN14)/CMP1:IN,4(ACMP1_IN4);LPI2C1:TRG(XBAR1_XBAR_IN14)/LPI2C2:TRG(XBAR1_XBAR_IN14)/LPI2C3:TRG(XBAR1_XBAR_IN14)/LPI2C4:TRG(XBAR1_XBAR_IN14)/LPI2C1:SCLS(LPI2C1_SCLS);;;USDHC1:RESET_B(USDHC1_RESET_B);EWM:IN(XBAR1_XBAR_IN14);;DMA0:DONE,0(XBAR1_XBAR_INOUT14)/DMA0:DONE,1(XBAR1_XBAR_INOUT14)/DMA0:DONE,2(XBAR1_XBAR_INOUT14)/DMA0:DONE,3(XBAR1_XBAR_INOUT14)/DMA0:DONE,4(XBAR1_XBAR_INOUT14)/DMA0:DONE,5(XBAR1_XBAR_INOUT14)/DMA0:DONE,6(XBAR1_XBAR_INOUT14)/DMA0:DONE,7(XBAR1_XBAR_INOUT14)/DMA0:REQ,30(XBAR1_XBAR_IN14)/DMA0:REQ,31(XBAR1_XBAR_IN14)/DMA0:REQ,94(XBAR1_XBAR_IN14)/DMA0:REQ,95(XBAR1_XBAR_IN14);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN14);XBARA1:OUT,14(XBAR1_XBAR_INOUT14)/XBARA1:IN,14(XBAR1_XBAR_IN14);ENC1:POSMATCH(XBAR1_XBAR_INOUT14)/ENC2:POSMATCH(XBAR1_XBAR_INOUT14)/ENC3:POSMATCH(XBAR1_XBAR_INOUT14)/ENC4:POSMATCH(XBAR1_XBAR_INOUT14)/ENC1:PHASE,A(XBAR1_XBAR_IN14)/ENC1:PHASE,B(XBAR1_XBAR_IN14)/ENC1:INDEX(XBAR1_XBAR_IN14)/ENC1:HOME(XBAR1_XBAR_IN14)/ENC1:TRG(XBAR1_XBAR_IN14)/ENC2:PHASE,A(XBAR1_XBAR_IN14)/ENC2:PHASE,B(XBAR1_XBAR_IN14)/ENC2:INDEX(XBAR1_XBAR_IN14)/ENC2:HOME(XBAR1_XBAR_IN14)/ENC2:TRG(XBAR1_XBAR_IN14)/ENC3:PHASE,A(XBAR1_XBAR_IN14)/ENC3:PHASE,B(XBAR1_XBAR_IN14)/ENC3:INDEX(XBAR1_XBAR_IN14)/ENC3:HOME(XBAR1_XBAR_IN14)/ENC3:TRG(XBAR1_XBAR_IN14)/ENC4:PHASE,A(XBAR1_XBAR_IN14)/ENC4:PHASE,B(XBAR1_XBAR_IN14)/ENC4:INDEX(XBAR1_XBAR_IN14)/ENC4:HOME(XBAR1_XBAR_IN14)/ENC4:TRG(XBAR1_XBAR_IN14);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT14);AOI1:OUT,0(XBAR1_XBAR_INOUT14)/AOI1:OUT,1(XBAR1_XBAR_INOUT14)/AOI1:OUT,2(XBAR1_XBAR_INOUT14)/AOI1:OUT,3(XBAR1_XBAR_INOUT14)/AOI2:OUT,0(XBAR1_XBAR_INOUT14)/AOI2:OUT,1(XBAR1_XBAR_INOUT14)/AOI2:OUT,2(XBAR1_XBAR_INOUT14)/AOI2:OUT,3(XBAR1_XBAR_INOUT14);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT14)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT14);;;;;;USB2:OTG2_ID(USB_OTG2_ID);;;;;XTALOSC24M:REF_CLK_32K(REF_32K_OUT);;;;;;GPIO1:gpio_io,00(GPIO1_IO00)
N14;VDDA_ADC_3P3;;;;;;;;;;CMP1:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP1:DAC_6bit_VIN2(VDDA_ADC_3P3)/CMP2:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP2:DAC_6bit_VIN2(VDDA_ADC_3P3)/CMP3:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP3:DAC_6bit_VIN2(VDDA_ADC_3P3)/CMP4:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP4:DAC_6bit_VIN2(VDDA_ADC_3P3);;SUPPLY:VDDA_ADC_3P3(VDDA_ADC_3P3);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VDDA_ADC_3P3(VDDA_ADC_3P3)
P14;VSS18;;;;;;;;;;;;SUPPLY:VSS,18(VSS18);;;;;;;;;;;;;;;;;;;;;;;;;;;;;SUPPLY:VSS,18(VSS18)

Functions

BOARD_InitPins
#;Peripheral;Signal;Arrow;Routed pin/signal;Label;Identifier;Power group;Direction;GPIO initial state;GPIO interrupt;Software Input On;Hysteresis enable;Pull Up/Down Config;Pull/Keeper select;Pull/Keeper enable;Open drain;Speed;Drive strength;Slew rate
M8;USB1;OTG1_DN;<-;[M8] USB_OTG1_DN;USP_DN;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
L8;USB1;OTG1_DP;<-;[L8] USB_OTG1_DP;USB_DP;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
C2;SEMC;ADDR, 00;->;[C2] GPIO_EMC_09;extRAM_ADDR0;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G1;SEMC;ADDR, 01;->;[G1] GPIO_EMC_10;extRAM_ADDR1;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G3;SEMC;ADDR, 02;->;[G3] GPIO_EMC_11;extRAM_ADDR2;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H1;SEMC;ADDR, 03;->;[H1] GPIO_EMC_12;extRAM_ADDR3;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A6;SEMC;ADDR, 04;->;[A6] GPIO_EMC_13;extRAM_ADDR4;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
B6;SEMC;ADDR, 05;->;[B6] GPIO_EMC_14;extRAM_ADDR5;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
B1;SEMC;ADDR, 06;->;[B1] GPIO_EMC_15;extRAM_ADDR6;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A5;SEMC;ADDR, 07;->;[A5] GPIO_EMC_16;extRAM_ADDR7;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A4;SEMC;ADDR, 08;->;[A4] GPIO_EMC_17;extRAM_ADDR8;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G2;SEMC;ADDR, 10;->;[G2] GPIO_EMC_23;extRAM_ADDR10;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
B2;SEMC;ADDR, 09;->;[B2] GPIO_EMC_18;extRAM_ADDR9;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
B4;SEMC;ADDR, 11;->;[B4] GPIO_EMC_19;extRAM_ADDR11;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A3;SEMC;ADDR, 12;->;[A3] GPIO_EMC_20;extRAM_ADDR12;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E4;SEMC;DATA, 15;<->;[E4] GPIO_EMC_37;extRAM_DQ15;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C3;SEMC;DATA, 14;<->;[C3] GPIO_EMC_36;extRAM_DQ14;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E5;SEMC;DATA, 13;<->;[E5] GPIO_EMC_35;extRAM_DQ13;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D4;SEMC;DATA, 12;<->;[D4] GPIO_EMC_34;extRAM_DQ12;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C4;SEMC;DATA, 11;<->;[C4] GPIO_EMC_33;extRAM_DQ11;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D5;SEMC;DATA, 10;<->;[D5] GPIO_EMC_32;extRAM_DQ10;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C5;SEMC;DATA, 09;<->;[C5] GPIO_EMC_31;extRAM_DQ9;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C6;SEMC;DATA, 08;<->;[C6] GPIO_EMC_30;extRAM_DQ8;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H4;SEMC;DATA, 07;<->;[H4] GPIO_EMC_07;extRAM_DQ7;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H5;SEMC;DATA, 06;<->;[H5] GPIO_EMC_06;extRAM_DQ6;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G5;SEMC;DATA, 05;<->;[G5] GPIO_EMC_05;extRAM_DQ5;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
F2;SEMC;DATA, 04;<->;[F2] GPIO_EMC_04;extRAM_DQ4;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
F4;SEMC;DATA, 02;<->;[F4] GPIO_EMC_02;extRAM_DQ2;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
F3;SEMC;DATA, 01;<->;[F3] GPIO_EMC_01;extRAM_DQ01;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E3;SEMC;DATA, 00;<->;[E3] GPIO_EMC_00;extRAM_DQ0;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G4;SEMC;DATA, 03;<->;[G4] GPIO_EMC_03;extRAM_DQ3;n/a;NVCC_EMC (1.8V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A2;SEMC;CKE;->;[A2] GPIO_EMC_27;extRAM_CKE;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Pull;Enabled;Disabled;medium(100MHz);R0/6;Slow
B3;SEMC;CLK;->;[B3] GPIO_EMC_26;extRAM_CLK;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D3;SEMC;CAS;->;[D3] GPIO_EMC_24;extRAM_CAS;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
F1;SEMC;BA, 1;->;[F1] GPIO_EMC_22;extRAM_BA1;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C1;SEMC;BA, 0;->;[C1] GPIO_EMC_21;extRAM_BA0;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E1;SEMC;CS, 0;->;[E1] GPIO_EMC_29;extRAM_nCS;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D2;SEMC;RAS;->;[D2] GPIO_EMC_25;extRAM_RAS;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D1;SEMC;WE;->;[D1] GPIO_EMC_28;extRAM_WE;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H3;SEMC;DM, 0;->;[H3] GPIO_EMC_08;extRAM_DM0;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D6;SEMC;DM, 1;->;[D6] GPIO_EMC_38;extRAM_DM1;n/a;NVCC_EMC (1.8V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
K10;FLEXSPI;FLEXSPI_B_DATA0;->;[K10] GPIO_AD_B1_07;extFLASH_DIO0;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
J12;FLEXSPI;FLEXSPI_B_DATA1;->;[J12] GPIO_AD_B1_06;extFLASH_DIO1;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
M5;FLEXSPI;FLEXSPI_B_DATA2;->;[M5] GPIO_SD_B1_01;extFLASH_DIO2;n/a;NVCC_SD1 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
L5;FLEXSPI;FLEXSPI_B_DATA3;->;[L5] GPIO_SD_B1_00;extFLASH_DIO3;n/a;NVCC_SD1 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
P2;FLEXSPI;FLEXSPI_B_SCLK;->;[P2] GPIO_SD_B1_04;extFLASH_SCLK;n/a;NVCC_SD1 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
J3;FLEXSPI;FLEXSPI_B_SS1_B;->;[J3] GPIO_SD_B0_01;extFLASH_nCS;n/a;NVCC_SD0 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
J4;LPSPI1;SCK;->;[J4] GPIO_SD_B0_00;IMU_SCK;IMU_SCK;NVCC_SD0 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
K1;LPSPI1;SDI;<-;[K1] GPIO_SD_B0_03;IMU_MISO;IMU_MISO;NVCC_SD0 (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
J1;LPSPI1;SDO;->;[J1] GPIO_SD_B0_02;IMU_MOSI;IMU_MOSI;NVCC_SD0 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
L14;LPUART1;RX;<-;[L14] GPIO_AD_B0_13;;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
K14;LPUART1;TX;->;[K14] GPIO_AD_B0_12;;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
N9;XTALOSC24M;RTC_XTALI;<-;[N9] RTC_XTALI;RTC_XTALI;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
P9;XTALOSC24M;RTC_XTALO;->;[P9] RTC_XTALO;RTC_XTALO;n/a;;Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
P11;XTALOSC24M;XTALI;<-;[P11] XTALI;XTALI;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
N1;SUPPLY;DCDC_GND, 0;->;[N1] DCDC_GND0;;n/a;DCDC_GND (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
N2;SUPPLY;DCDC_GND, 1;->;[N2] DCDC_GND1;;n/a;DCDC_GND (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
L1;SUPPLY;DCDC_IN, 0;<-;[L1] DCDC_IN0;;n/a;DCDC_IN (3.3V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
L2;SUPPLY;DCDC_IN, 1;<-;[L2] DCDC_IN1;;n/a;DCDC_IN (3.3V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K4;SUPPLY;DCDC_IN_Q;->;[K4] DCDC_IN_Q;;n/a;DCDC_IN_Q (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
M1;SUPPLY;DCDC_LP, 0;->;[M1] DCDC_LP0;;n/a;DCDC_LP (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
M2;SUPPLY;DCDC_LP, 1;->;[M2] DCDC_LP1;;n/a;DCDC_LP (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K3;SUPPLY;DCDC_PSWITCH;->;[K3] DCDC_PSWITCH;;n/a;DCDC_PSWITCH (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
J5;SUPPLY;DCDC_SENSE;->;[J5] DCDC_SENSE;;n/a;DCDC_SENSE (0V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
N10;SUPPLY;GPANAIO;<-;[N10] GPANAIO;;n/a;GPANAIO (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K9;SUPPLY;NGND_KEL0;<-;[K9] NGND_KEL0;;n/a;NGND_KEL0 (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
F5;SUPPLY;NVCC_EMC, 0;<-;[F5] NVCC_EMC0;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
E6;SUPPLY;NVCC_EMC, 1;<-;[E6] NVCC_EMC1;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
E9;SUPPLY;NVCC_GPIO, 0;<-;[E9] NVCC_GPIO0;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
F10;SUPPLY;NVCC_GPIO, 1;<-;[F10] NVCC_GPIO1;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
J10;SUPPLY;NVCC_GPIO, 2;<-;[J10] NVCC_GPIO2;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
P10;SUPPLY;NVCC_PLL;->;[P10] NVCC_PLL;;n/a;NVCC_PLL (1.1V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
J6;SUPPLY;NVCC_SD0;<-;[J6] NVCC_SD0;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K5;SUPPLY;NVCC_SD1;<-;[K5] NVCC_SD1;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K6;SUPPLY;TEST_MODE;<-;[K6] TEST_MODE;;n/a;VDD_SNVS_IN (3.3V);Input;n/a;n/a;n/a;Disable;100K Ohm Pull Down;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
P8;SUPPLY;VDD_HIGH_CAP;->;[P8] VDD_HIGH_CAP;;n/a;VDD_HIGH_CAP (2.5V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
P12;SUPPLY;VDD_HIGH_IN;<-;[P12] VDD_HIGH_IN;;n/a;VDD_HIGH_IN (3.3V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
M10;SUPPLY;VDD_SNVS_CAP;->;[M10] VDD_SNVS_CAP;;n/a;VDD_SNVS_CAP (1.1V);Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
M9;SUPPLY;VDD_SNVS_IN;<-;[M9] VDD_SNVS_IN;;n/a;VDD_SNVS_IN (3.3V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
F6;SUPPLY;VDD_SOC_IN, 0;<-;[F6] VDD_SOC_IN0;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
G6;SUPPLY;VDD_SOC_IN, 1;<-;[G6] VDD_SOC_IN1;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
H6;SUPPLY;VDD_SOC_IN, 2;<-;[H6] VDD_SOC_IN2;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
F7;SUPPLY;VDD_SOC_IN, 3;<-;[F7] VDD_SOC_IN3;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
F8;SUPPLY;VDD_SOC_IN, 4;<-;[F8] VDD_SOC_IN4;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
F9;SUPPLY;VDD_SOC_IN, 5;<-;[F9] VDD_SOC_IN5;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
G9;SUPPLY;VDD_SOC_IN, 6;<-;[G9] VDD_SOC_IN6;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
H9;SUPPLY;VDD_SOC_IN, 7;<-;[H9] VDD_SOC_IN7;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
J9;SUPPLY;VDD_SOC_IN, 8;<-;[J9] VDD_SOC_IN8;;n/a;VDD_SOC_IN (1.1V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K8;SUPPLY;VDD_USB_CAP;<-;[K8] VDD_USB_CAP;;n/a;VDD_USB_CAP (3V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
N14;SUPPLY;VDDA_ADC_3P3;<-;[N14] VDDA_ADC_3P3;;n/a;VDDA_ADC_3P3 (3.3V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
A1;SUPPLY;VSS, 0;<-;[A1] VSS0;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
P1;SUPPLY;VSS, 1;<-;[P1] VSS1;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
E2;SUPPLY;VSS, 2;<-;[E2] VSS2;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K2;SUPPLY;VSS, 3;<-;[K2] VSS3;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
B5;SUPPLY;VSS, 4;<-;[B5] VSS4;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
N5;SUPPLY;VSS, 5;<-;[N5] VSS5;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
G7;SUPPLY;VSS, 6;<-;[G7] VSS6;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
H7;SUPPLY;VSS, 7;<-;[H7] VSS7;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
J7;SUPPLY;VSS, 8;<-;[J7] VSS8;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
G8;SUPPLY;VSS, 9;<-;[G8] VSS9;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
H8;SUPPLY;VSS, 10;<-;[H8] VSS10;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
J8;SUPPLY;VSS, 11;<-;[J8] VSS11;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
N8;SUPPLY;VSS, 12;<-;[N8] VSS12;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
L9;SUPPLY;VSS, 13;<-;[L9] VSS13;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
B10;SUPPLY;VSS, 14;<-;[B10] VSS14;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
E13;SUPPLY;VSS, 15;<-;[E13] VSS15;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
K13;SUPPLY;VSS, 16;<-;[K13] VSS16;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
A14;SUPPLY;VSS, 17;<-;[A14] VSS17;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
P14;SUPPLY;VSS, 18;<-;[P14] VSS18;;n/a;VSS (0V);Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
M4;CAN1;RX;<-;[M4] GPIO_SD_B1_03;CAN1_RX;n/a;NVCC_SD1 (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
M3;CAN1;TX;->;[M3] GPIO_SD_B1_02;CAN1_TX;n/a;NVCC_SD1 (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
M7;SRC;POR_B;<-;[M7] POR_B;POR_B;n/a;VDD_SNVS_IN (3.3V);Input;n/a;n/a;n/a;Enable;100K Ohm Pull Up;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
M6;SRC;RESET_B;<-;[M6] ONOFF;RESET_B;n/a;VDD_SNVS_IN (3.3V);Input;n/a;n/a;n/a;Enable;100K Ohm Pull Up;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
L10;CAN3;RX;<-;[L10] GPIO_AD_B0_15;CAN_FD_RX;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H14;CAN3;TX;->;[H14] GPIO_AD_B0_14;CAN_FD_TX;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
J11;LPI2C1;SCL;<->;[J11] GPIO_AD_B1_00;USB_SCL;n/a;NVCC_GPIO (3.3V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
K11;LPI2C1;SDA;<->;[K11] GPIO_AD_B1_01;USB_SDA;n/a;NVCC_GPIO (3.3V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H2;LPI2C1;TRG;<-;[H2] GPIO_SD_B0_04;USB_INTB;n/a;NVCC_SD0 (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H13;PWM4;A, 0;->;[H13] GPIO_AD_B1_08;RGB_R;RGB_R;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
M13;PWM4;A, 1;->;[M13] GPIO_AD_B1_09;RGB_G;RGB_G;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C8;ARM;TRACE, 0;->;[C8] GPIO_B0_04;TRACE0;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
B8;ARM;TRACE, 1;->;[B8] GPIO_B0_05;TRACE1;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C10;ARM;CLK;->;[C10] GPIO_B0_12;TRACE_CLK;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G11;CAN2;RX;<-;[G11] GPIO_AD_B0_03;CAN2_RX;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
M11;CAN2;TX;->;[M11] GPIO_AD_B0_02;CAN2_TX;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
J13;ADC1;IN, 0;<-;[J13] GPIO_AD_B1_11;ADC1_0;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
L11;ADC1;IN, 7;<-;[L11] GPIO_AD_B1_02;ADC1_7;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
M12;ADC1;IN, 8;<-;[M12] GPIO_AD_B1_03;ADC1_8;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H12;ADC2;IN, 1;<-;[H12] GPIO_AD_B1_12;ADC2_1;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H11;ADC2;IN, 2;<-;[H11] GPIO_AD_B1_13;ADC2_2;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G12;ADC2;IN, 3;<-;[G12] GPIO_AD_B1_14;ADC2_3;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
F12;JTAG;TCK;<-;[F12] GPIO_AD_B0_07;SWCLK_TCK;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
E14;JTAG;TMS;<-;[E14] GPIO_AD_B0_06;SWDIO_TMS;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;47K Ohm Pull Up;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
F11;SRC;BOOT_MODE, 0;<-;[F11] GPIO_AD_B0_04;BOOT0;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Pull;Enabled;Disabled;medium(100MHz);R0/6;Slow
G14;SRC;BOOT_MODE, 1;<-;[G14] GPIO_AD_B0_05;BOOT1;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Pull;Enabled;Disabled;medium(100MHz);R0/6;Slow
A10;ENET2;COL;<-;[A10] GPIO_B0_11;ETH_COL;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D9;ENET2;CRS;<-;[D9] GPIO_B0_10;ETH_CRS;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D7;ENET2;MDC;->;[D7] GPIO_B0_00;ETH_MDC;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E7;ENET2;MDIO;<->;[E7] GPIO_B0_01;ETH_MDIO;n/a;NVCC_GPIO (3.3V);Input/Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E11;ENET2;REF_CLK;-;[E11] GPIO_B0_15;ETH_REF_CLK;n/a;NVCC_GPIO (3.3V);Not Specified;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
B11;ENET2;RX_DATA, 0;<-;[B11] GPIO_B1_01;ETH_RX0;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C11;ENET2;RX_DATA, 1;<-;[C11] GPIO_B1_02;ETH_RX1;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D11;ENET2;RX_EN;<-;[D11] GPIO_B1_03;ETH_RX_EN;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A11;ENET2;RX_ER;<-;[A11] GPIO_B1_00;ETH_RX_ER;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D10;ENET2;TX_DATA, 1;->;[D10] GPIO_B0_13;ETH_TX1;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
A9;ENET2;TX_ER;->;[A9] GPIO_B0_07;ETH_TX_ER;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E10;ENET2;TX_EN;->;[E10] GPIO_B0_14;ETH_TX_EN;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
C14;ENET2;TX_DATA, 0;->;[C14] GPIO_B1_14;ETH_TX0;Not Specified;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G10;JTAG;TRSTB;<-;[G10] GPIO_AD_B0_11;TRSTB;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;47K Ohm Pull Up;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
B14;PWM4;A, 3;-;[B14] GPIO_B1_15;RGB_B;n/a;NVCC_GPIO (3.3V);Not Specified;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
D8;ENET2;1588_EVENT0_IN;<-;[D8] GPIO_B0_03;ETH_INT;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
E8;ENET2;1588_EVENT0_OUT;->;[E8] GPIO_B0_02;ETH_EN;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
F14;JTAG;TDI;<-;[F14] GPIO_AD_B0_09;JTAG_TDI;n/a;NVCC_GPIO (3.3V);Input;n/a;n/a;Disabled;Disable;47K Ohm Pull Up;Pull;Enabled;Disabled;medium(100MHz);R0/4;Slow
M14;GPIO1;gpio_io, 00;<-;[M14] GPIO_AD_B0_00;IMU_INT1;IMU_INT1;NVCC_GPIO (3.3V);Input;n/a;Rising Edge;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
H10;GPIO1;gpio_io, 01;<-;[H10] GPIO_AD_B0_01;IMU_INT2;IMU_INT2;NVCC_GPIO (3.3V);Input;n/a;Rising Edge;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
G13;ARM;SWO;->;[G13] GPIO_AD_B0_10;SWO_TDO;n/a;NVCC_GPIO (3.3V);Output;n/a;n/a;Disabled;Disable;100K Ohm Pull Up;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Fast
L3;LPSPI2;PCS0;-;[L3] GPIO_SD_B1_06;DAC_nCS;n/a;NVCC_SD1 (3.3V);Not Specified;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
L4;LPSPI2;SCK;-;[L4] GPIO_SD_B1_07;DAC_SCLK;n/a;NVCC_SD1 (3.3V);Not Specified;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow
P3;LPSPI2;SDO;-;[P3] GPIO_SD_B1_08;DAC_MOSI;n/a;NVCC_SD1 (3.3V);Not Specified;n/a;n/a;Disabled;Disable;100K Ohm Pull Down;Keeper;Enabled;Disabled;medium(100MHz);R0/6;Slow

