{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494472694557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494472694557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 00:18:14 2017 " "Processing started: Thu May 11 00:18:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494472694557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494472694557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494472694557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494472694824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/microprocessador/microprocessador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/microprocessador/microprocessador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessador-Behavioral " "Found design unit 1: microprocessador-Behavioral" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695298 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessador " "Found entity 1: microprocessador" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/datapath/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/datapath/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Behavioral " "Found design unit 1: datapath-Behavioral" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695300 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/controlador/controlador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/controlador/controlador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Behavioral " "Found design unit 1: controlador-Behavioral" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695304 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-description " "Found design unit 1: register8-description" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695306 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-description " "Found design unit 1: register1-description" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695308 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux5to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux5to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-behavioral " "Found design unit 1: mux5to1-behavioral" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695310 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695312 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695314 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494472695314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494472695314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessador " "Elaborating entity \"microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494472695344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:controlador0 " "Elaborating entity \"controlador\" for hierarchy \"controlador:controlador0\"" {  } { { "../microprocessador/microprocessador.vhdl" "controlador0" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695357 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1select controlador.vhdl(77) " "VHDL Process Statement warning at controlador.vhdl(77): inferring latch(es) for signal or variable \"mux1select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494472695363 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2select controlador.vhdl(77) " "VHDL Process Statement warning at controlador.vhdl(77): inferring latch(es) for signal or variable \"mux2select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494472695363 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux0select controlador.vhdl(77) " "VHDL Process Statement warning at controlador.vhdl(77): inferring latch(es) for signal or variable \"mux0select\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494472695363 "|microprocessador|controlador:controlador0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alucontrol controlador.vhdl(77) " "VHDL Process Statement warning at controlador.vhdl(77): inferring latch(es) for signal or variable \"alucontrol\", which holds its previous value in one or more paths through the process" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494472695363 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] controlador.vhdl(77) " "Inferred latch for \"alucontrol\[0\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] controlador.vhdl(77) " "Inferred latch for \"alucontrol\[1\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] controlador.vhdl(77) " "Inferred latch for \"alucontrol\[2\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] controlador.vhdl(77) " "Inferred latch for \"alucontrol\[3\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[0\] controlador.vhdl(77) " "Inferred latch for \"mux0select\[0\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[1\] controlador.vhdl(77) " "Inferred latch for \"mux0select\[1\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0select\[2\] controlador.vhdl(77) " "Inferred latch for \"mux0select\[2\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2select\[0\] controlador.vhdl(77) " "Inferred latch for \"mux2select\[0\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695364 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2select\[1\] controlador.vhdl(77) " "Inferred latch for \"mux2select\[1\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695365 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1select\[0\] controlador.vhdl(77) " "Inferred latch for \"mux1select\[0\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695365 "|microprocessador|controlador:controlador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1select\[1\] controlador.vhdl(77) " "Inferred latch for \"mux1select\[1\]\" at controlador.vhdl(77)" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695365 "|microprocessador|controlador:controlador0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath0\"" {  } { { "../microprocessador/microprocessador.vhdl" "datapath0" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reginout datapath.vhdl(24) " "Verilog HDL or VHDL warning at datapath.vhdl(24): object \"reginout\" assigned a value but never read" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494472695379 "|microprocessador|datapath:datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 datapath:datapath0\|register8:reg00 " "Elaborating entity \"register8\" for hierarchy \"datapath:datapath0\|register8:reg00\"" {  } { { "../datapath/datapath.vhdl" "reg00" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 datapath:datapath0\|register1:regcarryflag " "Elaborating entity \"register1\" for hierarchy \"datapath:datapath0\|register1:regcarryflag\"" {  } { { "../datapath/datapath.vhdl" "regcarryflag" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 datapath:datapath0\|mux5to1:mux0 " "Elaborating entity \"mux5to1\" for hierarchy \"datapath:datapath0\|mux5to1:mux0\"" {  } { { "../datapath/datapath.vhdl" "mux0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:datapath0\|mux4to1:mux1 " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:datapath0\|mux4to1:mux1\"" {  } { { "../datapath/datapath.vhdl" "mux1" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath0\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath0\|ALU:ALU0\"" {  } { { "../datapath/datapath.vhdl" "ALU0" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494472695411 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhdl(20) " "VHDL Process Statement warning at ALU.vhdl(20): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhdl(20) " "Inferred latch for \"temp\[0\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhdl(20) " "Inferred latch for \"temp\[1\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhdl(20) " "Inferred latch for \"temp\[2\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhdl(20) " "Inferred latch for \"temp\[3\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhdl(20) " "Inferred latch for \"temp\[4\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhdl(20) " "Inferred latch for \"temp\[5\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhdl(20) " "Inferred latch for \"temp\[6\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695412 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhdl(20) " "Inferred latch for \"temp\[7\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695413 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhdl(20) " "Inferred latch for \"temp\[8\]\" at ALU.vhdl(20)" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494472695413 "|microprocessador|datapath:datapath0|ALU:ALU0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|alucontrol\[3\] " "Latch controlador:controlador0\|alucontrol\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.SHL " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.SHL" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695808 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[8\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[0\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695808 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux2select\[1\] " "Latch controlador:controlador0\|mux2select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.ADD " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.ADD" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux2select\[0\] " "Latch controlador:controlador0\|mux2select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.ADD " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.ADD" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|alucontrol\[0\] " "Latch controlador:controlador0\|alucontrol\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.SUB " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.SUB" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[0\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[0\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[0\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[1\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux0select\[1\] " "Latch controlador:controlador0\|mux0select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.MVI " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.MVI" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux0select\[2\] " "Latch controlador:controlador0\|mux0select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.instIN " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.instIN" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlador:controlador0\|mux0select\[0\] " "Latch controlador:controlador0\|mux0select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|state.MVI " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|state.MVI" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695809 ""}  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[2\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695810 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[3\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695810 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[4\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695810 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[5\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695810 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[6\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695810 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath0\|ALU:ALU0\|temp\[7\] " "Latch datapath:datapath0\|ALU:ALU0\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador:controlador0\|alucontrol\[3\] " "Ports D and ENA on the latch are fed by the same signal controlador:controlador0\|alucontrol\[3\]" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494472695810 ""}  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494472695810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494472696103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494472696103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494472696164 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494472696164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494472696164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494472696164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494472696199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 00:18:16 2017 " "Processing ended: Thu May 11 00:18:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494472696199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494472696199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494472696199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494472696199 ""}
