$date
	Fri Dec  9 01:57:50 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! reset $end
$var wire 1 " push $end
$var wire 7 # output_n [6:0] $end
$var wire 1 $ input_1 $end
$var wire 1 % enable $end
$var wire 1 & clk $end
$scope module c1 $end
$var wire 1 $ serial $end
$var wire 1 & sd_clock $end
$var wire 1 ! reset $end
$var wire 1 % enable $end
$var reg 1 " complete $end
$var reg 7 ' parallel [6:0] $end
$var integer 32 ( count [31:0] $end
$upscope $end
$scope module valores $end
$var reg 1 & clk $end
$var reg 1 % enable $end
$var reg 1 $ input_1 $end
$var reg 1 ! reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
0&
1%
0$
bx #
x"
0!
$end
#1000
b0xxxxxx #
b0xxxxxx '
0"
1&
#2000
b1 (
0&
1$
#3000
b1xxxxx #
b1xxxxx '
1&
#4000
b10 (
0&
#5000
b11xxxx #
b11xxxx '
1&
#6000
b11 (
0&
#7000
b111xxx #
b111xxx '
1&
#8000
b100 (
0&
#9000
b1111xx #
b1111xx '
1&
#10000
b101 (
0&
#11000
b11111x #
b11111x '
1&
#12000
b110 (
0&
#13000
b111111 #
b111111 '
1"
1&
#14000
b0 (
0&
#15000
b1111111 #
b1111111 '
0"
1&
#16000
b1 (
0&
#17000
1&
#18000
b10 (
0&
0$
#19000
b1101111 #
b1101111 '
1&
#20000
b11 (
0&
#21000
b1100111 #
b1100111 '
1&
#22000
b100 (
0&
#23000
b1100011 #
b1100011 '
1&
#24000
b101 (
0&
#25000
b1100001 #
b1100001 '
1&
#26000
b110 (
0&
1$
#27000
1"
1&
#28000
b0 (
0&
#29000
0"
1&
#30000
b1 (
0&
#31000
1&
#32000
b10 (
0&
#33000
b1110001 #
b1110001 '
1&
#34000
b11 (
0&
#35000
b1111001 #
b1111001 '
1&
#36000
b100 (
0&
#37000
b1111101 #
b1111101 '
1&
