
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000632                       # Number of seconds simulated
sim_ticks                                   632010000                       # Number of ticks simulated
final_tick                                  632010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146788                       # Simulator instruction rate (inst/s)
host_op_rate                                   285131                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53698628                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449068                       # Number of bytes of host memory used
host_seconds                                    11.77                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          97536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         373504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             471040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       104128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          104128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1627                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         154326672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         590977991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             745304663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    154326672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154326672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164756887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164756887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164756887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        154326672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        590977991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            910061550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251853750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16285                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2285                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2640                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 451712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  155456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  471104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               168960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     632008000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2640                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    367.184466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.361543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.341008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          473     28.70%     28.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          405     24.58%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185     11.23%     64.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           98      5.95%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           90      5.46%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      3.70%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      2.79%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      2.18%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          254     15.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1648                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.268456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.398788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.894054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             80     53.69%     53.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44     29.53%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      8.05%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            9      6.04%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.67%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.67%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.285278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              127     85.23%     85.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.01%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     10.74%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.34%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       356608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       155456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 150478631.667220443487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 564244236.641825318336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 245970791.601398706436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2640                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57826000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    201162500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14665642250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37918.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34469.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5555167.52                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    126651000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               258988500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17944.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36694.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       714.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       245.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    745.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1971                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63194.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8096760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4276965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29959440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9536940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             70658910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1314720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       196459050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11620800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          4113780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              384593925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            608.525063                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            473478500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1027000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     12539250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     30255250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     136815000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    430833500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3755640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1977195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20427540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3142440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             67765020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2399520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       151681560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29407200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         18513960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              343324155                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            543.225827                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            477132500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3537250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     67937500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     76569250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     132620250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    332625750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  183665                       # Number of BP lookups
system.cpu.branchPred.condPredicted            183665                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8677                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                91484                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25494                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                381                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           91484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              79257                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12227                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1833                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      687643                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121054                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           650                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           118                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      206432                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           388                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       632010000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1264021                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             250839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1971365                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      183665                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104751                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        922240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17800                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1956                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           99                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    206155                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3021                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1184346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.232485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.649830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   603212     50.93%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11518      0.97%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51124      4.32%     56.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31611      2.67%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34702      2.93%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29717      2.51%     64.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12759      1.08%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    21789      1.84%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   387914     32.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1184346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.145302                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.559598                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   240043                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                381691                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    534917                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18795                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8900                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3748340                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8900                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   250446                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  165706                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5196                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    541511                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                212587                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3713707                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3366                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18024                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 111233                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  81024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4283225                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8264680                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3778989                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2566346                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   440522                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     92472                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               692267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125755                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37971                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13095                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3649751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 276                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3552317                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6850                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          294153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       458724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            212                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1184346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.999391                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.834035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              408993     34.53%     34.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68687      5.80%     40.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              111757      9.44%     49.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96922      8.18%     57.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115413      9.74%     67.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               93177      7.87%     75.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               91073      7.69%     83.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               91217      7.70%     90.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              107107      9.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1184346                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11968      8.48%      8.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6336      4.49%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     22      0.02%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     14      0.01%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1759      1.25%     14.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     14.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             57600     40.80%     55.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            34860     24.69%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1958      1.39%     81.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   702      0.50%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25895     18.34%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               56      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6022      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1529434     43.05%     43.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9074      0.26%     43.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1955      0.06%     43.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429680     12.10%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  633      0.02%     55.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19508      0.55%     56.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1588      0.04%     56.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296909      8.36%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                723      0.02%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.64%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8021      0.23%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208002      5.86%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               236345      6.65%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96220      2.71%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          446362     12.57%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25759      0.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3552317                       # Type of FU issued
system.cpu.iq.rate                           2.810331                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      141172                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039741                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4433348                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1975352                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1590029                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4003654                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1968914                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922738                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1624382                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2063085                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109349                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50454                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8985                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1015                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3167                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8900                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  105711                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11420                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3650027                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               429                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                692267                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125755                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1025                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9834                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3415                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7109                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10524                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3532251                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                675519                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20066                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       796563                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   144599                       # Number of branches executed
system.cpu.iew.exec_stores                     121044                       # Number of stores executed
system.cpu.iew.exec_rate                     2.794456                       # Inst execution rate
system.cpu.iew.wb_sent                        3516435                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3512767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2221672                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3550116                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.779042                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625803                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          294227                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8830                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1139558                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.944890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.210780                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       456416     40.05%     40.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       121898     10.70%     50.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64117      5.63%     56.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65706      5.77%     62.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68154      5.98%     68.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46894      4.12%     72.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        45898      4.03%     76.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        37651      3.30%     79.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       232824     20.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1139558                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                232824                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4556834                       # The number of ROB reads
system.cpu.rob.rob_writes                     7345490                       # The number of ROB writes
system.cpu.timesIdled                             809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.731650                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.731650                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.366774                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.366774                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3456992                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1362047                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538443                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896461                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    610680                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   767755                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1092717                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.621039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              440502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.738918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.621039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1386560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1386560                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       551508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          551508                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115549                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       667057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           667057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       667057                       # number of overall hits
system.cpu.dcache.overall_hits::total          667057                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22081                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1224                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        23305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23305                       # number of overall misses
system.cpu.dcache.overall_misses::total         23305                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1266577500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1266577500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77891493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77891493                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1344468993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1344468993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1344468993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1344468993                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       573589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       573589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       690362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       690362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       690362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       690362                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038496                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010482                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033758                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57360.513564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57360.513564                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63636.840686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63636.840686                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57690.152027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57690.152027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57690.152027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57690.152027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30543                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          506                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.436709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.222222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1627                       # number of writebacks
system.cpu.dcache.writebacks::total              1627                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17383                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17383                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        17469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17469                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4698                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1138                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5836                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    310235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    310235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74399494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74399494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    384634494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    384634494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    384634494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    384634494                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008454                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008454                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008454                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66035.547041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66035.547041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65377.411248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65377.411248                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65907.212817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65907.212817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65907.212817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65907.212817                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5324                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.901312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76264                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.285291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.901312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            413831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           413831                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       204032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          204032                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       204032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           204032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       204032                       # number of overall hits
system.cpu.icache.overall_hits::total          204032                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2121                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2121                       # number of overall misses
system.cpu.icache.overall_misses::total          2121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138560499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138560499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    138560499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138560499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138560499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138560499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       206153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       206153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       206153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       206153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       206153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       206153                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010288                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65327.910891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65327.910891                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65327.910891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65327.910891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65327.910891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65327.910891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2029                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.160000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1013                       # number of writebacks
system.cpu.icache.writebacks::total              1013                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          595                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          595                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          595                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          595                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1526                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1526                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106792499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106792499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106792499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106792499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106792499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106792499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007402                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69981.978375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69981.978375                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69981.978375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69981.978375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69981.978375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69981.978375                       # average overall mshr miss latency
system.cpu.icache.replacements                   1013                       # number of replacements
system.membus.snoop_filter.tot_requests         13699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    632010000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6221                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1627                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1013                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3697                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1140                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1140                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4696                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       162368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       162368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       477632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       477632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  640000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7362                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000951                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7355     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7362                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25712500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8096997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           30662499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
