Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_ml605_extphy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_ml605_extphy.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_ml605_extphy"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : top_ml605_extphy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_pack.vhd" into library work
Parsing package <mlite_pack>.
Parsing package body <mlite_pack>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\cam\cam_pkg.vhd" into library work
Parsing package <cam_pkg>.
Parsing package body <cam_pkg>.
WARNING:HDLCompiler:797 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\cam\cam_pkg.vhd" Line 16: Subprogram <divide> does not conform with its declaration.
INFO:HDLCompiler:1408 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\cam\cam_pkg.vhd" Line 7. divide is declared here
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_9.vhd" into library work
Parsing entity <function_9>.
Parsing architecture <logic> of entity <function_9>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_8.vhd" into library work
Parsing entity <function_8>.
Parsing architecture <logic> of entity <function_8>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_7.vhd" into library work
Parsing entity <function_7>.
Parsing architecture <logic> of entity <function_7>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_6.vhd" into library work
Parsing entity <function_6>.
Parsing architecture <logic> of entity <function_6>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_5.vhd" into library work
Parsing entity <function_5>.
Parsing architecture <logic> of entity <function_5>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_18.vhd" into library work
Parsing entity <function_18>.
Parsing architecture <logic> of entity <function_18>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" into library work
Parsing entity <function_17>.
Parsing architecture <logic> of entity <function_17>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_16.vhd" into library work
Parsing entity <function_16>.
Parsing architecture <logic> of entity <function_16>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_15.vhd" into library work
Parsing entity <function_15>.
Parsing architecture <logic> of entity <function_15>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_14.vhd" into library work
Parsing entity <function_14>.
Parsing architecture <logic> of entity <function_14>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_13.vhd" into library work
Parsing entity <function_13>.
Parsing architecture <logic> of entity <function_13>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_12.vhd" into library work
Parsing entity <function_12>.
Parsing architecture <logic> of entity <function_12>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_11.vhd" into library work
Parsing entity <function_11>.
Parsing architecture <logic> of entity <function_11>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_10.vhd" into library work
Parsing entity <function_10>.
Parsing architecture <logic> of entity <function_10>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_4.vhd" into library work
Parsing entity <function_4>.
Parsing architecture <logic> of entity <function_4>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_3.vhd" into library work
Parsing entity <function_3>.
Parsing architecture <logic> of entity <function_3>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_2.vhd" into library work
Parsing entity <function_2>.
Parsing architecture <logic> of entity <function_2>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_1.vhd" into library work
Parsing entity <function_1>.
Parsing architecture <logic> of entity <function_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\shifter.vhd" into library work
Parsing entity <shifter>.
Parsing architecture <logic> of entity <shifter>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\reg_bank.vhd" into library work
Parsing entity <reg_bank>.
Parsing architecture <ram_block> of entity <reg_bank>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pipeline.vhd" into library work
Parsing entity <pipeline>.
Parsing architecture <logic> of entity <pipeline>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd" into library work
Parsing entity <pc_next>.
Parsing architecture <logic> of entity <pc_next>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mult.vhd" into library work
Parsing entity <mult>.
Parsing architecture <logic> of entity <mult>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mem_ctrl.vhd" into library work
Parsing entity <mem_ctrl>.
Parsing architecture <logic> of entity <mem_ctrl>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\sequ_alu_1.vhd" into library work
Parsing entity <sequ_alu_1>.
Parsing architecture <logic> of entity <sequ_alu_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\conversion.vhd" into library work
Parsing package <conversion>.
Parsing package body <conversion>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\comb_alu_1.vhd" into library work
Parsing entity <comb_alu_1>.
Parsing architecture <logic> of entity <comb_alu_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\control.vhd" into library work
Parsing entity <control>.
Parsing architecture <logic> of entity <control>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\bus_mux.vhd" into library work
Parsing entity <bus_mux>.
Parsing architecture <logic> of entity <bus_mux>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <logic> of entity <alu>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\uart.vhd" into library work
Parsing entity <uart>.
Parsing architecture <logic> of entity <uart>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <logic> of entity <ram>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_cpu.vhd" into library work
Parsing entity <mlite_cpu>.
Parsing architecture <logic> of entity <mlite_cpu>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\memory_64k.vhd" into library work
Parsing entity <memory_64k>.
Parsing architecture <Behavioral> of entity <memory_64k>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd" into library work
Parsing entity <dma_engine>.
Parsing architecture <logic> of entity <dma_engine>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_4.vhd" into library work
Parsing entity <coproc_4>.
Parsing architecture <logic> of entity <coproc_4>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_3.vhd" into library work
Parsing entity <coproc_3>.
Parsing architecture <logic> of entity <coproc_3>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" into library work
Parsing entity <coproc_2>.
Parsing architecture <logic> of entity <coproc_2>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_1.vhd" into library work
Parsing entity <coproc_1>.
Parsing architecture <logic> of entity <coproc_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\synthese\IPBus_ml605_ASIP\RAM_single_port.vhd" into library work
Parsing entity <RAM_single_port>.
Parsing architecture <Behavioral> of entity <ram_single_port>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" into library work
Parsing entity <plasma>.
Parsing architecture <logic> of entity <plasma>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga4coeurs.vhd" into library work
Parsing entity <VGA_bitmap_640x480>.
Parsing architecture <Behavioral> of entity <vga_bitmap_640x480>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\pulse_filter.vhd" into library work
Parsing entity <pulse_filter>.
Parsing architecture <Behavioral> of entity <pulse_filter>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\Colorgen.vhd" into library work
Parsing entity <Colorgen>.
Parsing architecture <Behavioral> of entity <colorgen>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" into library work
Parsing entity <top_ml605_extphy>.
Parsing architecture <rtl> of entity <top_ml605_extphy>.
WARNING:HDLCompiler:946 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" Line 274: Actual for formal port gpioa_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" Line 311: Actual for formal port gpioa_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" Line 386: Actual for formal port gpioa_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" Line 424: Actual for formal port gpioa_in is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_ml605_extphy> (architecture <rtl>) from library <work>.

Elaborating entity <plasma> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 193: Assignment to cache_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 211: Assignment to enable_eth ignored, since the identifier is never used

Elaborating entity <memory_64k> (architecture <Behavioral>) from library <work>.

Elaborating entity <mlite_cpu> (architecture <logic>) with generics from library <work>.

Elaborating entity <pc_next> (architecture <logic>) from library <work>.
INFO:HDLCompiler:679 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd" Line 64. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1853 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd" Line 35: Variable pc_next does not hold its value under NOT(clock-edge) condition

Elaborating entity <mem_ctrl> (architecture <logic>) from library <work>.

Elaborating entity <control> (architecture <logic>) from library <work>.

Elaborating entity <reg_bank> (architecture <ram_block>) with generics from library <work>.

Elaborating entity <bus_mux> (architecture <logic>) from library <work>.
INFO:HDLCompiler:679 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\bus_mux.vhd" Line 123. Case statement is complete. others clause is never selected

Elaborating entity <alu> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\alu.vhd" Line 34: Assignment to do_add ignored, since the identifier is never used

Elaborating entity <comb_alu_1> (architecture <logic>) from library <work>.

Elaborating entity <function_1> (architecture <logic>) from library <work>.

Elaborating entity <function_2> (architecture <logic>) from library <work>.

Elaborating entity <function_3> (architecture <logic>) from library <work>.

Elaborating entity <function_4> (architecture <logic>) from library <work>.

Elaborating entity <function_5> (architecture <logic>) from library <work>.

Elaborating entity <function_6> (architecture <logic>) from library <work>.

Elaborating entity <function_7> (architecture <logic>) from library <work>.

Elaborating entity <function_8> (architecture <logic>) from library <work>.

Elaborating entity <function_9> (architecture <logic>) from library <work>.

Elaborating entity <function_10> (architecture <logic>) from library <work>.

Elaborating entity <function_11> (architecture <logic>) from library <work>.

Elaborating entity <function_12> (architecture <logic>) from library <work>.

Elaborating entity <function_13> (architecture <logic>) from library <work>.

Elaborating entity <function_14> (architecture <logic>) from library <work>.

Elaborating entity <function_15> (architecture <logic>) from library <work>.

Elaborating entity <function_16> (architecture <logic>) from library <work>.

Elaborating entity <function_17> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" Line 31: Net <computation.vTemp2[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" Line 32: Net <computation.vTemp3[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" Line 33: Net <computation.vTemp4[7]> does not have a driver.

Elaborating entity <function_18> (architecture <logic>) from library <work>.

Elaborating entity <sequ_alu_1> (architecture <logic>) from library <work>.

Elaborating entity <shifter> (architecture <logic>) with generics from library <work>.

Elaborating entity <mult> (architecture <logic>) with generics from library <work>.

Elaborating entity <pipeline> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 285: Assignment to cache_access ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 313: Assignment to eth_pause_in ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 383: cop_2_output should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 384: cop_3_output should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 385: cop_4_output should be on the sensitivity list of the process

Elaborating entity <RAM> (architecture <logic>) with generics from library <work>.

Elaborating entity <uart> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\uart.vhd" Line 50: Assignment to reg_debug ignored, since the identifier is never used

Elaborating entity <dma_engine> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd" Line 78: Assignment to ptr_src_2 ignored, since the identifier is never used

Elaborating entity <coproc_1> (architecture <logic>) from library <work>.

Elaborating entity <coproc_2> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" Line 66: Assignment to b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" Line 67: Assignment to a ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" Line 35: Net <OUTPUT_1_tmp[31]> does not have a driver.

Elaborating entity <coproc_3> (architecture <logic>) from library <work>.

Elaborating entity <coproc_4> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 144: Net <irq_eth_rec> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 145: Net <irq_eth_send> does not have a driver.

Elaborating entity <plasma> (architecture <logic>) with generics from library <work>.

Elaborating entity <RAM> (architecture <logic>) with generics from library <work>.

Elaborating entity <plasma> (architecture <logic>) with generics from library <work>.

Elaborating entity <RAM> (architecture <logic>) with generics from library <work>.

Elaborating entity <plasma> (architecture <logic>) with generics from library <work>.

Elaborating entity <RAM> (architecture <logic>) with generics from library <work>.

Elaborating entity <VGA_bitmap_640x480> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_single_port> (architecture <Behavioral>) from library <work>.

Elaborating entity <Colorgen> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_filter> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_ml605_extphy>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd".
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <address> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <byte_we> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <fifo_2_in_data> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <gpio0_out> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <uart_write> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <no_ddr_start> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <no_ddr_stop> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <fifo_1_read_en> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 240: Output port <fifo_1_write_en> of the instance <Inst_plasma4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <address> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <byte_we> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <fifo_2_in_data> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <gpio0_out> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <uart_write> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <no_ddr_start> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <no_ddr_stop> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <fifo_1_read_en> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 277: Output port <fifo_1_write_en> of the instance <Inst_plasma3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <address> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <byte_we> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <fifo_2_in_data> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <gpio0_out> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <no_ddr_start> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <no_ddr_stop> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <fifo_1_read_en> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 352: Output port <fifo_1_write_en> of the instance <Inst_plasma2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <address> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <byte_we> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <fifo_2_in_data> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <gpio0_out> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <no_ddr_start> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <no_ddr_stop> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <fifo_1_read_en> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 390: Output port <fifo_1_write_en> of the instance <Inst_plasma1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk50>.
    Found 1-bit register for signal <led>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_ml605_extphy> synthesized.

Synthesizing Unit <plasma_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd".
        memory_type = "XILINX_16X"
        log_file = "UNUSED"
        ethernet = '0'
        eUart = '1'
        use_cache = '0'
        plasma_code = "../code_bin4.txt"
WARNING:Xst:653 - Signal <address> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <byte_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_out<28:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_rec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_send> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <gpio0_reg>.
    Found 32-bit register for signal <counter_reg>.
    Found 8-bit register for signal <irq_mask_reg>.
    Found 16x32-bit Read Only RAM for signal <cpu_address[7]_PWR_6_o_wide_mux_20_OUT>
    Found 16x32-bit Read Only RAM for signal <dma_address[7]_PWR_6_o_wide_mux_56_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <cpu_address[6]_PWR_6_o_wide_mux_19_OUT> created at line 344.
    Found 32-bit 7-to-1 multiplexer for signal <cpu_data_r> created at line 327.
    Found 32-bit 8-to-1 multiplexer for signal <dma_address[6]_PWR_6_o_wide_mux_55_OUT> created at line 571.
    Found 32-bit 5-to-1 multiplexer for signal <dma_data_read> created at line 565.
    Summary:
	inferred   2 RAM(s).
	inferred  72 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plasma_1> synthesized.

Synthesizing Unit <memory_64k>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\memory_64k.vhd".
    Set property "ram_style = DISTRIBUTED" for signal <memBank1>.
    Set property "ram_style = DISTRIBUTED" for signal <memBank2>.
    Set property "ram_style = DISTRIBUTED" for signal <memBank3>.
    Set property "ram_style = DISTRIBUTED" for signal <memBank4>.
WARNING:Xst:647 - Input <addr_in<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x8-bit single-port RAM <Mram_memBank1> for signal <memBank1>.
    Found 32x8-bit single-port RAM <Mram_memBank2> for signal <memBank2>.
    Found 32x8-bit single-port RAM <Mram_memBank3> for signal <memBank3>.
    Found 32x8-bit single-port RAM <Mram_memBank4> for signal <memBank4>.
    Found 1-bit register for signal <data_out<6>>.
    Found 1-bit register for signal <data_out<5>>.
    Found 1-bit register for signal <data_out<4>>.
    Found 1-bit register for signal <data_out<3>>.
    Found 1-bit register for signal <data_out<2>>.
    Found 1-bit register for signal <data_out<1>>.
    Found 1-bit register for signal <data_out<0>>.
    Found 1-bit register for signal <data_out<15>>.
    Found 1-bit register for signal <data_out<14>>.
    Found 1-bit register for signal <data_out<13>>.
    Found 1-bit register for signal <data_out<12>>.
    Found 1-bit register for signal <data_out<11>>.
    Found 1-bit register for signal <data_out<10>>.
    Found 1-bit register for signal <data_out<9>>.
    Found 1-bit register for signal <data_out<8>>.
    Found 1-bit register for signal <data_out<23>>.
    Found 1-bit register for signal <data_out<22>>.
    Found 1-bit register for signal <data_out<21>>.
    Found 1-bit register for signal <data_out<20>>.
    Found 1-bit register for signal <data_out<19>>.
    Found 1-bit register for signal <data_out<18>>.
    Found 1-bit register for signal <data_out<17>>.
    Found 1-bit register for signal <data_out<16>>.
    Found 1-bit register for signal <data_out<31>>.
    Found 1-bit register for signal <data_out<30>>.
    Found 1-bit register for signal <data_out<29>>.
    Found 1-bit register for signal <data_out<28>>.
    Found 1-bit register for signal <data_out<27>>.
    Found 1-bit register for signal <data_out<26>>.
    Found 1-bit register for signal <data_out<25>>.
    Found 1-bit register for signal <data_out<24>>.
    Found 1-bit register for signal <data_out<7>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <memory_64k> synthesized.

Synthesizing Unit <mlite_cpu>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_cpu.vhd".
        memory_type = "XILINX_16X"
        mult_type = "DEFAULT"
        shifter_type = "DEFAULT"
        alu_type = "DEFAULT"
        pipeline_stages = 2
    Found 4-bit register for signal <reset_reg>.
    Found 1-bit register for signal <intr_signal>.
    Found 4-bit adder for signal <reset_reg[3]_GND_10_o_add_7_OUT> created at line 189.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <mlite_cpu> synthesized.

Synthesizing Unit <pc_next>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd".
    Found 30-bit register for signal <pc_reg>.
    Found 30-bit 3-to-1 multiplexer for signal <pc_source[1]_pc_reg[31]_wide_mux_2_OUT> created at line 39.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <pc_next> synthesized.

Synthesizing Unit <mem_ctrl>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mem_ctrl.vhd".
    Found 32-bit register for signal <opcode_reg>.
    Found 32-bit register for signal <next_opcode_reg>.
    Found 30-bit register for signal <address_reg>.
    Found 4-bit register for signal <byte_we_reg>.
    Found 1-bit register for signal <mem_state_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <n0072> created at line 128.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
Unit <mem_ctrl> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\control.vhd".
    Found 64x20-bit Read Only RAM for signal <_n0493>
    Summary:
	inferred   1 RAM(s).
	inferred  52 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <reg_bank>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\reg_bank.vhd".
        memory_type = "XILINX_16X"
    Found 1-bit register for signal <intr_enable_reg>.
    Found 32x32-bit dual-port RAM <Mram_tri_port_ram> for signal <tri_port_ram>.
    Summary:
	inferred   2 RAM(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <reg_bank> synthesized.

Synthesizing Unit <bus_mux>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\bus_mux.vhd".
    Found 32-bit 3-to-1 multiplexer for signal <a_out> created at line 82.
    Found 32-bit 4-to-1 multiplexer for signal <b_out> created at line 100.
    Found 32-bit 6-to-1 multiplexer for signal <reg_dest_out> created at line 132.
    Found 1-bit 8-to-1 multiplexer for signal <take_branch> created at line 166.
    Found 32-bit comparator equal for signal <pc_mux.is_equal> created at line 160
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <bus_mux> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\alu.vhd".
        alu_type = "DEFAULT"
    Found 33-bit adder for signal <a_in[31]_b_in[31]_add_2_OUT> created at line 30.
    Found 33-bit subtractor for signal <a_in[31]_b_in[31]_sub_2_OUT<32:0>> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <comb_alu_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\comb_alu_1.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  18 Multiplexer(s).
Unit <comb_alu_1> synthesized.

Synthesizing Unit <function_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_1.vhd".
    Found 32x32-bit multiplier for signal <computation.rTemp1> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
Unit <function_1> synthesized.

Synthesizing Unit <function_2>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_2.vhd".
    Found 65-bit subtractor for signal <n0009> created at line 38.
    Found 32x32-bit multiplier for signal <computation.rTemp1> created at line 36.
    Found 32x32-bit multiplier for signal <computation.rTemp2> created at line 37.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <function_2> synthesized.

Synthesizing Unit <function_3>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_3.vhd".
    Found 64-bit adder for signal <computation.rTemp3> created at line 38.
    Found 32x32-bit multiplier for signal <computation.rTemp1> created at line 36.
    Found 32x32-bit multiplier for signal <computation.rTemp2> created at line 37.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <function_3> synthesized.

Synthesizing Unit <function_4>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_4.vhd".
WARNING:Xst:647 - Input <INPUT_1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31x32-bit multiplier for signal <n0005> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
Unit <function_4> synthesized.

Synthesizing Unit <function_5>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_5.vhd".
WARNING:Xst:647 - Input <INPUT_2<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <computation.diff1> created at line 33.
    Found 8-bit subtractor for signal <computation.diff2> created at line 33.
    Found 8-bit subtractor for signal <computation.diff3> created at line 33.
    Found 8-bit subtractor for signal <computation.diff4> created at line 33.
    Found 8x16-bit multiplier for signal <computation.mult1> created at line 48.
    Found 8x16-bit multiplier for signal <computation.mult2> created at line 49.
    Found 8x16-bit multiplier for signal <computation.mult3> created at line 50.
    Found 8x16-bit multiplier for signal <computation.mult4> created at line 51.
    Summary:
	inferred   4 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
Unit <function_5> synthesized.

Synthesizing Unit <function_6>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_6.vhd".
    Found 32-bit adder for signal <OUTPUT_1> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <function_6> synthesized.

Synthesizing Unit <function_7>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_7.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_7> synthesized.

Synthesizing Unit <function_8>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_8.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_8> synthesized.

Synthesizing Unit <function_9>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_9.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_9> synthesized.

Synthesizing Unit <function_10>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_10.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_10> synthesized.

Synthesizing Unit <function_11>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_11.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_11> synthesized.

Synthesizing Unit <function_12>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_12.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_12> synthesized.

Synthesizing Unit <function_13>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_13.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_13> synthesized.

Synthesizing Unit <function_14>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_14.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_14> synthesized.

Synthesizing Unit <function_15>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_15.vhd".
WARNING:Xst:647 - Input <INPUT_2<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<23:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator lessequal for signal <n0000> created at line 44
    Found 8-bit comparator lessequal for signal <n0003> created at line 45
    Found 8-bit comparator lessequal for signal <n0006> created at line 46
    Found 8-bit comparator lessequal for signal <n0009> created at line 47
    Summary:
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <function_15> synthesized.

Synthesizing Unit <function_16>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_16.vhd".
WARNING:Xst:647 - Input <INPUT_1<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <function_16> synthesized.

Synthesizing Unit <function_17>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd".
WARNING:Xst:647 - Input <INPUT_1<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <computation.vTemp2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <computation.vTemp3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <computation.vTemp4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit subtractor for signal <GND_42_o_INPUT_2[31]_sub_7_OUT<7:0>> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <function_17> synthesized.

Synthesizing Unit <function_18>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_18.vhd".
    Found 9-bit adder for signal <computation.rTemp1> created at line 39.
    Found 9-bit adder for signal <computation.rTemp2> created at line 40.
    Found 9-bit adder for signal <computation.rTemp3> created at line 41.
    Found 9-bit adder for signal <computation.rTemp4> created at line 42.
    Found 9-bit comparator greater for signal <INPUT_1[7]_GND_43_o_LessThan_5_o> created at line 44
    Found 9-bit comparator greater for signal <PWR_45_o_INPUT_1[7]_LessThan_6_o> created at line 45
    Found 9-bit comparator greater for signal <INPUT_1[15]_GND_43_o_LessThan_9_o> created at line 49
    Found 9-bit comparator greater for signal <PWR_45_o_INPUT_1[15]_LessThan_10_o> created at line 50
    Found 9-bit comparator greater for signal <INPUT_1[23]_GND_43_o_LessThan_17_o> created at line 59
    Found 9-bit comparator greater for signal <PWR_45_o_INPUT_1[23]_LessThan_18_o> created at line 60
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <function_18> synthesized.

Synthesizing Unit <sequ_alu_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\sequ_alu_1.vhd".
WARNING:Xst:647 - Input <b_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_function<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <counter>.
    Found 32-bit register for signal <tmp>.
    Found 32-bit register for signal <tmp1>.
    Found 2-bit register for signal <current_s>.
    Found 1-bit register for signal <count_busy>.
    Found finite state machine <FSM_0> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_wait                                         |
    | Power Up State     | s_wait                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter[2]_GND_44_o_add_7_OUT> created at line 161.
    Found 32-bit adder for signal <a_in[31]_GND_44_o_add_12_OUT> created at line 181.
    Found 32-bit adder for signal <tmp[31]_GND_44_o_add_13_OUT> created at line 182.
    Found 1-bit 3-to-1 multiplexer for signal <busy> created at line 104.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sequ_alu_1> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\shifter.vhd".
        shifter_type = "DEFAULT"
    Found 32-bit 3-to-1 multiplexer for signal <c_shift> created at line 22.
    Summary:
	inferred  11 Multiplexer(s).
Unit <shifter> synthesized.

Synthesizing Unit <mult>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mult.vhd".
        mult_type = "DEFAULT"
    Found 32-bit register for signal <upper_reg>.
    Found 32-bit register for signal <aa_reg>.
    Found 32-bit register for signal <bb_reg>.
    Found 32-bit register for signal <lower_reg>.
    Found 6-bit register for signal <count_reg>.
    Found 1-bit register for signal <negate_reg>.
    Found 1-bit register for signal <mode_reg>.
    Found 1-bit register for signal <sign_reg>.
    Found 1-bit register for signal <sign2_reg>.
    Found 6-bit subtractor for signal <GND_46_o_GND_46_o_sub_39_OUT<5:0>> created at line 246.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred  62 Multiplexer(s).
Unit <mult> synthesized.

Synthesizing Unit <pipeline>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pipeline.vhd".
    Found 32-bit register for signal <b_busD>.
    Found 32-bit register for signal <reg_dest_reg>.
    Found 32-bit register for signal <a_busD>.
    Found 4-bit register for signal <alu_funcD>.
    Found 4-bit register for signal <mult_funcD>.
    Found 2-bit register for signal <shift_funcD>.
    Found 6-bit register for signal <calu_1_funcD>.
    Found 6-bit register for signal <salu_1_funcD>.
    Found 6-bit register for signal <rd_index_reg>.
    Found 3-bit register for signal <c_source_reg>.
    Found 1-bit register for signal <pause_enable_reg>.
    Found 6-bit comparator not equal for signal <n0019> created at line 122
    Found 6-bit comparator not equal for signal <n0029> created at line 129
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <pipeline> synthesized.

Synthesizing Unit <RAM_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd".
        memory_type = "XILINX_16X"
        plasma_code = "../code_bin4.txt"
        block_count = 3
WARNING:Xst:647 - Input <address<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit single-port RAM <Mram_laRAM1> for signal <laRAM1>.
    Found 4096x8-bit single-port RAM <Mram_laRAM2> for signal <laRAM2>.
    Found 4096x8-bit single-port RAM <Mram_laRAM3> for signal <laRAM3>.
    Found 4096x8-bit single-port RAM <Mram_laRAM4> for signal <laRAM4>.
    Found 1-bit register for signal <data_read<30>>.
    Found 1-bit register for signal <data_read<29>>.
    Found 1-bit register for signal <data_read<28>>.
    Found 1-bit register for signal <data_read<27>>.
    Found 1-bit register for signal <data_read<26>>.
    Found 1-bit register for signal <data_read<25>>.
    Found 1-bit register for signal <data_read<24>>.
    Found 1-bit register for signal <data_read<23>>.
    Found 1-bit register for signal <data_read<22>>.
    Found 1-bit register for signal <data_read<21>>.
    Found 1-bit register for signal <data_read<20>>.
    Found 1-bit register for signal <data_read<19>>.
    Found 1-bit register for signal <data_read<18>>.
    Found 1-bit register for signal <data_read<17>>.
    Found 1-bit register for signal <data_read<16>>.
    Found 1-bit register for signal <data_read<15>>.
    Found 1-bit register for signal <data_read<14>>.
    Found 1-bit register for signal <data_read<13>>.
    Found 1-bit register for signal <data_read<12>>.
    Found 1-bit register for signal <data_read<11>>.
    Found 1-bit register for signal <data_read<10>>.
    Found 1-bit register for signal <data_read<9>>.
    Found 1-bit register for signal <data_read<8>>.
    Found 1-bit register for signal <data_read<7>>.
    Found 1-bit register for signal <data_read<6>>.
    Found 1-bit register for signal <data_read<5>>.
    Found 1-bit register for signal <data_read<4>>.
    Found 1-bit register for signal <data_read<3>>.
    Found 1-bit register for signal <data_read<2>>.
    Found 1-bit register for signal <data_read<1>>.
    Found 1-bit register for signal <data_read<0>>.
    Found 1-bit register for signal <data_read<31>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RAM_1> synthesized.

Synthesizing Unit <uart>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\uart.vhd".
        log_file = "UNUSED"
    Found 7-bit register for signal <read_value_reg>.
    Found 4-bit register for signal <bits_write_reg>.
    Found 4-bit register for signal <bits_read_reg>.
    Found 11-bit register for signal <delay_write_reg>.
    Found 11-bit register for signal <delay_read_reg>.
    Found 8-bit register for signal <data_read_reg>.
    Found 18-bit register for signal <data_save_reg>.
    Found 9-bit register for signal <data_write_reg>.
    Found 11-bit adder for signal <delay_write_reg[10]_GND_50_o_add_6_OUT> created at line 97.
    Found 7-bit adder for signal <read_value_reg[6]_GND_50_o_add_16_OUT> created at line 108.
    Found 4-bit subtractor for signal <GND_50_o_GND_50_o_sub_8_OUT<3:0>> created at line 100.
    Found 7-bit subtractor for signal <GND_50_o_GND_50_o_sub_20_OUT<6:0>> created at line 112.
    Found 4-bit subtractor for signal <GND_50_o_GND_50_o_sub_27_OUT<3:0>> created at line 125.
    Found 11-bit subtractor for signal <GND_50_o_GND_50_o_sub_31_OUT<10:0>> created at line 129.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <dma_engine>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd".
WARNING:Xst:647 - Input <mem_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_byte_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <dma_state>.
    Found 4-bit register for signal <byte_we>.
    Found 32-bit register for signal <address>.
    Found 32-bit register for signal <ptr_src>.
    Found 32-bit register for signal <ptr_dst>.
    Found 32-bit register for signal <data_write>.
    Found 8-bit register for signal <dma_type>.
    Found 16-bit register for signal <nWords>.
    Found 1-bit register for signal <pause_out>.
    Found 32-bit register for signal <struc_ptr>.
INFO:Xst:1799 - State read_ptr_src_2 is never reached in FSM <dma_state>.
    Found finite state machine <FSM_1> for signal <dma_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waiting                                        |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <struc_ptr[31]_GND_53_o_add_18_OUT> created at line 171.
    Found 32-bit adder for signal <ptr_src[31]_GND_53_o_add_22_OUT> created at line 203.
    Found 32-bit adder for signal <ptr_dst[31]_GND_53_o_add_27_OUT> created at line 230.
    Found 16-bit subtractor for signal <GND_53_o_GND_53_o_sub_29_OUT<15:0>> created at line 233.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 189 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dma_engine> synthesized.

Synthesizing Unit <coproc_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_1.vhd".
    Set property "ram_style = DISTRIBUTED" for signal <R0>.
    Set property "ram_style = DISTRIBUTED" for signal <R1>.
    Set property "ram_style = DISTRIBUTED" for signal <R2>.
    Set property "ram_style = DISTRIBUTED" for signal <R3>.
    Set property "ram_style = DISTRIBUTED" for signal <R4>.
    Set property "ram_style = DISTRIBUTED" for signal <R5>.
    Set property "ram_style = DISTRIBUTED" for signal <reg_mul01>.
    Set property "ram_style = DISTRIBUTED" for signal <reg_mul23>.
    Set property "ram_style = DISTRIBUTED" for signal <reg_mul45>.
    Found 32-bit register for signal <R1>.
    Found 32-bit register for signal <R2>.
    Found 32-bit register for signal <R3>.
    Found 32-bit register for signal <R4>.
    Found 32-bit register for signal <R5>.
    Found 32-bit register for signal <reg_mul01>.
    Found 32-bit register for signal <reg_mul23>.
    Found 32-bit register for signal <reg_mul45>.
    Found 32-bit register for signal <OUTPUT_1>.
    Found 32-bit register for signal <R0>.
    Found 33-bit adder for signal <sum1> created at line 98.
    Found 34-bit adder for signal <out_tmp> created at line 99.
    Found 32x32-bit multiplier for signal <Temp01> created at line 76.
    Found 32x32-bit multiplier for signal <Temp23> created at line 78.
    Found 32x32-bit multiplier for signal <Temp45> created at line 80.
    Summary:
	inferred   3 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 320 D-type flip-flop(s).
Unit <coproc_1> synthesized.

Synthesizing Unit <coproc_2>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd".
WARNING:Xst:653 - Signal <OUTPUT_1_tmp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <OUTPUT_1>.
    Found 1-bit register for signal <store_min_beta>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <coproc_2> synthesized.

Synthesizing Unit <coproc_3>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_3.vhd".
    Found 32-bit register for signal <mem>.
    Found 32-bit adder for signal <INPUT_1[31]_GND_56_o_add_0_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <coproc_3> synthesized.

Synthesizing Unit <coproc_4>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_4.vhd".
WARNING:Xst:647 - Input <INPUT_1<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <counter>.
    Found 17-bit adder for signal <counter[16]_GND_57_o_add_1_OUT> created at line 60.
    Found 17-bit comparator lessequal for signal <counter[16]_PWR_63_o_LessThan_1_o> created at line 59
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <coproc_4> synthesized.

Synthesizing Unit <plasma_2>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd".
        memory_type = "XILINX_16X"
        log_file = "UNUSED"
        ethernet = '0'
        eUart = '1'
        use_cache = '0'
        plasma_code = "../code_bin3.txt"
WARNING:Xst:653 - Signal <address> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <byte_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_out<28:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_rec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_send> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <gpio0_reg>.
    Found 32-bit register for signal <counter_reg>.
    Found 8-bit register for signal <irq_mask_reg>.
    Found 16x32-bit Read Only RAM for signal <cpu_address[7]_PWR_64_o_wide_mux_20_OUT>
    Found 16x32-bit Read Only RAM for signal <dma_address[7]_PWR_64_o_wide_mux_56_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <cpu_address[6]_PWR_64_o_wide_mux_19_OUT> created at line 344.
    Found 32-bit 7-to-1 multiplexer for signal <cpu_data_r> created at line 327.
    Found 32-bit 8-to-1 multiplexer for signal <dma_address[6]_PWR_64_o_wide_mux_55_OUT> created at line 571.
    Found 32-bit 5-to-1 multiplexer for signal <dma_data_read> created at line 565.
    Summary:
	inferred   2 RAM(s).
	inferred  72 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plasma_2> synthesized.

Synthesizing Unit <RAM_2>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd".
        memory_type = "XILINX_16X"
        plasma_code = "../code_bin3.txt"
        block_count = 3
WARNING:Xst:647 - Input <address<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit single-port RAM <Mram_laRAM1> for signal <laRAM1>.
    Found 4096x8-bit single-port RAM <Mram_laRAM2> for signal <laRAM2>.
    Found 4096x8-bit single-port RAM <Mram_laRAM3> for signal <laRAM3>.
    Found 4096x8-bit single-port RAM <Mram_laRAM4> for signal <laRAM4>.
    Found 1-bit register for signal <data_read<30>>.
    Found 1-bit register for signal <data_read<29>>.
    Found 1-bit register for signal <data_read<28>>.
    Found 1-bit register for signal <data_read<27>>.
    Found 1-bit register for signal <data_read<26>>.
    Found 1-bit register for signal <data_read<25>>.
    Found 1-bit register for signal <data_read<24>>.
    Found 1-bit register for signal <data_read<23>>.
    Found 1-bit register for signal <data_read<22>>.
    Found 1-bit register for signal <data_read<21>>.
    Found 1-bit register for signal <data_read<20>>.
    Found 1-bit register for signal <data_read<19>>.
    Found 1-bit register for signal <data_read<18>>.
    Found 1-bit register for signal <data_read<17>>.
    Found 1-bit register for signal <data_read<16>>.
    Found 1-bit register for signal <data_read<15>>.
    Found 1-bit register for signal <data_read<14>>.
    Found 1-bit register for signal <data_read<13>>.
    Found 1-bit register for signal <data_read<12>>.
    Found 1-bit register for signal <data_read<11>>.
    Found 1-bit register for signal <data_read<10>>.
    Found 1-bit register for signal <data_read<9>>.
    Found 1-bit register for signal <data_read<8>>.
    Found 1-bit register for signal <data_read<7>>.
    Found 1-bit register for signal <data_read<6>>.
    Found 1-bit register for signal <data_read<5>>.
    Found 1-bit register for signal <data_read<4>>.
    Found 1-bit register for signal <data_read<3>>.
    Found 1-bit register for signal <data_read<2>>.
    Found 1-bit register for signal <data_read<1>>.
    Found 1-bit register for signal <data_read<0>>.
    Found 1-bit register for signal <data_read<31>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RAM_2> synthesized.

Synthesizing Unit <plasma_3>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd".
        memory_type = "XILINX_16X"
        log_file = "UNUSED"
        ethernet = '0'
        eUart = '1'
        use_cache = '0'
        plasma_code = "../code_bin2.txt"
WARNING:Xst:653 - Signal <address> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <byte_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_out<28:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_rec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_send> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <gpio0_reg>.
    Found 32-bit register for signal <counter_reg>.
    Found 8-bit register for signal <irq_mask_reg>.
    Found 16x32-bit Read Only RAM for signal <cpu_address[7]_PWR_66_o_wide_mux_20_OUT>
    Found 16x32-bit Read Only RAM for signal <dma_address[7]_PWR_66_o_wide_mux_56_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <cpu_address[6]_PWR_66_o_wide_mux_19_OUT> created at line 344.
    Found 32-bit 7-to-1 multiplexer for signal <cpu_data_r> created at line 327.
    Found 32-bit 8-to-1 multiplexer for signal <dma_address[6]_PWR_66_o_wide_mux_55_OUT> created at line 571.
    Found 32-bit 5-to-1 multiplexer for signal <dma_data_read> created at line 565.
    Summary:
	inferred   2 RAM(s).
	inferred  72 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plasma_3> synthesized.

Synthesizing Unit <RAM_3>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd".
        memory_type = "XILINX_16X"
        plasma_code = "../code_bin2.txt"
        block_count = 3
WARNING:Xst:647 - Input <address<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit single-port RAM <Mram_laRAM1> for signal <laRAM1>.
    Found 4096x8-bit single-port RAM <Mram_laRAM2> for signal <laRAM2>.
    Found 4096x8-bit single-port RAM <Mram_laRAM3> for signal <laRAM3>.
    Found 4096x8-bit single-port RAM <Mram_laRAM4> for signal <laRAM4>.
    Found 1-bit register for signal <data_read<30>>.
    Found 1-bit register for signal <data_read<29>>.
    Found 1-bit register for signal <data_read<28>>.
    Found 1-bit register for signal <data_read<27>>.
    Found 1-bit register for signal <data_read<26>>.
    Found 1-bit register for signal <data_read<25>>.
    Found 1-bit register for signal <data_read<24>>.
    Found 1-bit register for signal <data_read<23>>.
    Found 1-bit register for signal <data_read<22>>.
    Found 1-bit register for signal <data_read<21>>.
    Found 1-bit register for signal <data_read<20>>.
    Found 1-bit register for signal <data_read<19>>.
    Found 1-bit register for signal <data_read<18>>.
    Found 1-bit register for signal <data_read<17>>.
    Found 1-bit register for signal <data_read<16>>.
    Found 1-bit register for signal <data_read<15>>.
    Found 1-bit register for signal <data_read<14>>.
    Found 1-bit register for signal <data_read<13>>.
    Found 1-bit register for signal <data_read<12>>.
    Found 1-bit register for signal <data_read<11>>.
    Found 1-bit register for signal <data_read<10>>.
    Found 1-bit register for signal <data_read<9>>.
    Found 1-bit register for signal <data_read<8>>.
    Found 1-bit register for signal <data_read<7>>.
    Found 1-bit register for signal <data_read<6>>.
    Found 1-bit register for signal <data_read<5>>.
    Found 1-bit register for signal <data_read<4>>.
    Found 1-bit register for signal <data_read<3>>.
    Found 1-bit register for signal <data_read<2>>.
    Found 1-bit register for signal <data_read<1>>.
    Found 1-bit register for signal <data_read<0>>.
    Found 1-bit register for signal <data_read<31>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RAM_3> synthesized.

Synthesizing Unit <plasma_4>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd".
        memory_type = "XILINX_16X"
        log_file = "UNUSED"
        ethernet = '0'
        eUart = '1'
        use_cache = '0'
        plasma_code = "../code_bin1.txt"
WARNING:Xst:653 - Signal <address> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <byte_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_out<28:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_rec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_send> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <gpio0_reg>.
    Found 32-bit register for signal <counter_reg>.
    Found 8-bit register for signal <irq_mask_reg>.
    Found 16x32-bit Read Only RAM for signal <cpu_address[7]_PWR_68_o_wide_mux_20_OUT>
    Found 16x32-bit Read Only RAM for signal <dma_address[7]_PWR_68_o_wide_mux_56_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <cpu_address[6]_PWR_68_o_wide_mux_19_OUT> created at line 344.
    Found 32-bit 7-to-1 multiplexer for signal <cpu_data_r> created at line 327.
    Found 32-bit 8-to-1 multiplexer for signal <dma_address[6]_PWR_68_o_wide_mux_55_OUT> created at line 571.
    Found 32-bit 5-to-1 multiplexer for signal <dma_data_read> created at line 565.
    Summary:
	inferred   2 RAM(s).
	inferred  72 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plasma_4> synthesized.

Synthesizing Unit <RAM_4>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd".
        memory_type = "XILINX_16X"
        plasma_code = "../code_bin1.txt"
        block_count = 3
WARNING:Xst:647 - Input <address<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit single-port RAM <Mram_laRAM1> for signal <laRAM1>.
    Found 4096x8-bit single-port RAM <Mram_laRAM2> for signal <laRAM2>.
    Found 4096x8-bit single-port RAM <Mram_laRAM3> for signal <laRAM3>.
    Found 4096x8-bit single-port RAM <Mram_laRAM4> for signal <laRAM4>.
    Found 1-bit register for signal <data_read<30>>.
    Found 1-bit register for signal <data_read<29>>.
    Found 1-bit register for signal <data_read<28>>.
    Found 1-bit register for signal <data_read<27>>.
    Found 1-bit register for signal <data_read<26>>.
    Found 1-bit register for signal <data_read<25>>.
    Found 1-bit register for signal <data_read<24>>.
    Found 1-bit register for signal <data_read<23>>.
    Found 1-bit register for signal <data_read<22>>.
    Found 1-bit register for signal <data_read<21>>.
    Found 1-bit register for signal <data_read<20>>.
    Found 1-bit register for signal <data_read<19>>.
    Found 1-bit register for signal <data_read<18>>.
    Found 1-bit register for signal <data_read<17>>.
    Found 1-bit register for signal <data_read<16>>.
    Found 1-bit register for signal <data_read<15>>.
    Found 1-bit register for signal <data_read<14>>.
    Found 1-bit register for signal <data_read<13>>.
    Found 1-bit register for signal <data_read<12>>.
    Found 1-bit register for signal <data_read<11>>.
    Found 1-bit register for signal <data_read<10>>.
    Found 1-bit register for signal <data_read<9>>.
    Found 1-bit register for signal <data_read<8>>.
    Found 1-bit register for signal <data_read<7>>.
    Found 1-bit register for signal <data_read<6>>.
    Found 1-bit register for signal <data_read<5>>.
    Found 1-bit register for signal <data_read<4>>.
    Found 1-bit register for signal <data_read<3>>.
    Found 1-bit register for signal <data_read<2>>.
    Found 1-bit register for signal <data_read<1>>.
    Found 1-bit register for signal <data_read<0>>.
    Found 1-bit register for signal <data_read<31>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RAM_4> synthesized.

Synthesizing Unit <VGA_bitmap_640x480>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga4coeurs.vhd".
    Found 19-bit register for signal <pix_read_addr>.
    Found 17-bit register for signal <pix_read1>.
    Found 1-bit register for signal <VGA_vs>.
    Found 1-bit register for signal <TOP_display>.
    Found 12-bit register for signal <iter>.
    Found 1-bit register for signal <VGA_hs>.
    Found 1-bit register for signal <TOP_line>.
    Found 12-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 12-bit register for signal <next_pixel>.
    Found 19-bit adder for signal <pix_read_addr[18]_GND_568_o_add_12_OUT> created at line 226.
    Found 17-bit adder for signal <pix_read1[16]_GND_568_o_add_19_OUT> created at line 239.
    Found 10-bit adder for signal <v_counter[9]_GND_568_o_add_47_OUT> created at line 351.
    Found 12-bit adder for signal <h_counter[11]_GND_568_o_add_49_OUT> created at line 354.
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_568_o_LessThan_5_o> created at line 168
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_568_o_LessThan_6_o> created at line 170
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_568_o_LessThan_7_o> created at line 172
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_bitmap_640x480> synthesized.

Synthesizing Unit <RAM_single_port>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\synthese\IPBus_ml605_ASIP\RAM_single_port.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <screen>, simulation mismatch.
    Found 76800x12-bit single-port RAM <Mram_screen> for signal <screen>.
    Found 12-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RAM_single_port> synthesized.

Synthesizing Unit <Colorgen>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\Colorgen.vhd".
    Found 4096x12-bit Read Only RAM for signal <n0002>
    Summary:
	inferred   1 RAM(s).
Unit <Colorgen> synthesized.

Synthesizing Unit <pulse_filter>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\pulse_filter.vhd".
        DEBNC_CLOCKS = 65536
    Found 16-bit register for signal <sig_cntrs_ary>.
    Found 1-bit register for signal <sig_out_reg>.
    Found 16-bit adder for signal <sig_cntrs_ary[15]_GND_573_o_add_2_OUT> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <pulse_filter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 57
 16x32-bit single-port Read Only RAM                   : 8
 32x32-bit dual-port RAM                               : 8
 32x8-bit single-port RAM                              : 16
 4096x12-bit single-port Read Only RAM                 : 1
 4096x8-bit single-port RAM                            : 16
 64x20-bit single-port Read Only RAM                   : 4
 76800x12-bit single-port RAM                          : 4
# Multipliers                                          : 52
 16x8-bit multiplier                                   : 16
 32x31-bit multiplier                                  : 4
 32x32-bit multiplier                                  : 32
# Adders/Subtractors                                   : 197
 10-bit adder                                          : 1
 11-bit adder                                          : 4
 11-bit subtractor                                     : 4
 12-bit adder                                          : 1
 16-bit adder                                          : 5
 16-bit subtractor                                     : 4
 17-bit adder                                          : 5
 19-bit adder                                          : 1
 3-bit adder                                           : 4
 32-bit adder                                          : 92
 33-bit adder                                          : 4
 33-bit addsub                                         : 4
 34-bit adder                                          : 4
 4-bit adder                                           : 4
 4-bit subtractor                                      : 8
 6-bit subtractor                                      : 4
 64-bit adder                                          : 4
 65-bit subtractor                                     : 4
 7-bit addsub                                          : 4
 8-bit subtractor                                      : 20
 9-bit adder                                           : 16
# Registers                                            : 302
 1-bit register                                        : 55
 10-bit register                                       : 1
 11-bit register                                       : 8
 12-bit register                                       : 7
 16-bit register                                       : 9
 17-bit register                                       : 5
 18-bit register                                       : 4
 19-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 8
 30-bit register                                       : 8
 32-bit register                                       : 128
 4-bit register                                        : 28
 6-bit register                                        : 16
 7-bit register                                        : 4
 8-bit register                                        : 12
 9-bit register                                        : 4
# Comparators                                          : 59
 17-bit comparator lessequal                           : 4
 19-bit comparator greater                             : 3
 32-bit comparator equal                               : 4
 6-bit comparator not equal                            : 8
 8-bit comparator lessequal                            : 16
 9-bit comparator greater                              : 24
# Multiplexers                                         : 1211
 1-bit 2-to-1 multiplexer                              : 272
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 12
 12-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 40
 3-bit 2-to-1 multiplexer                              : 64
 30-bit 2-to-1 multiplexer                             : 32
 30-bit 3-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 484
 32-bit 3-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 8
 32-bit 5-to-1 multiplexer                             : 4
 32-bit 6-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 96
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 92
 8-bit 2-to-1 multiplexer                              : 36
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 8
# Xors                                                 : 897
 1-bit xor2                                            : 889
 2-bit xor2                                            : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salu_1_funcD_1> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_2> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_3> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_4> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_5> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <address_0> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <address_1> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <salu_1_funcD_1> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_2> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_3> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_4> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_5> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <address_0> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <address_1> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <salu_1_funcD_1> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_2> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_3> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_4> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_5> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <address_0> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <address_1> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <salu_1_funcD_1> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_2> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_3> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_4> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_5> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <address_0> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <address_1> of sequential type is unconnected in block <u4_dma>.

Synthesizing (advanced) Unit <RAM_1>.
INFO:Xst:3226 - The RAM <Mram_laRAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<3>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<31:24>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<2>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<23:16>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM3> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<1>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<15:8>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM4> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<0>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<7:0>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_2>.
INFO:Xst:3230 - The RAM description <Mram_laRAM1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_byte_enable<3>_0> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<2>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<23:16>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM3> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<1>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<15:8>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM4> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<0>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<7:0>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_3>.
INFO:Xst:3230 - The RAM description <Mram_laRAM1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_byte_enable<3>_0> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<2>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<23:16>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM3> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<1>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<15:8>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM4> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<0>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<7:0>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_4>.
INFO:Xst:3230 - The RAM description <Mram_laRAM1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_byte_enable<3>_0> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<2>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<23:16>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM3> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<1>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<15:8>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM4> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<0>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<7:0>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_single_port>.
INFO:Xst:3226 - The RAM <Mram_screen> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 76800-word x 12-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_single_port> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_bitmap_640x480>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <pix_read_addr>: 1 register on signal <pix_read_addr>.
The following registers are absorbed into counter <pix_read1>: 1 register on signal <pix_read1>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <VGA_bitmap_640x480> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0493> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode<5:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <coproc_4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <coproc_4> synthesized (advanced).

Synthesizing (advanced) Unit <dma_engine>.
The following registers are absorbed into counter <nWords>: 1 register on signal <nWords>.
Unit <dma_engine> synthesized (advanced).

Synthesizing (advanced) Unit <memory_64k>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank1>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<0>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<7:0>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank2>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<1>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank3>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<2>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank4>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<3>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory_64k> synthesized (advanced).

Synthesizing (advanced) Unit <mlite_cpu>.
The following registers are absorbed into counter <reset_reg>: 1 register on signal <reset_reg>.
Unit <mlite_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <plasma_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_address[7]_PWR_6_o_wide_mux_20_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dma_address[7]_PWR_6_o_wide_mux_56_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dma_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plasma_1> synthesized (advanced).

Synthesizing (advanced) Unit <plasma_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_address[7]_PWR_64_o_wide_mux_20_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dma_address[7]_PWR_64_o_wide_mux_56_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dma_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plasma_2> synthesized (advanced).

Synthesizing (advanced) Unit <plasma_3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_address[7]_PWR_66_o_wide_mux_20_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dma_address[7]_PWR_66_o_wide_mux_56_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dma_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plasma_3> synthesized (advanced).

Synthesizing (advanced) Unit <plasma_4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_address[7]_PWR_68_o_wide_mux_20_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dma_address[7]_PWR_68_o_wide_mux_56_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dma_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plasma_4> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_filter>.
The following registers are absorbed into counter <sig_cntrs_ary>: 1 register on signal <sig_cntrs_ary>.
Unit <pulse_filter> synthesized (advanced).

Synthesizing (advanced) Unit <reg_bank>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tri_port_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <addr_write>    |          |
    |     diA            | connected to signal <reg_dest_new>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <addr_read1>    |          |
    |     doB            | connected to signal <data_out1>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tri_port_ram1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <addr_write>    |          |
    |     diA            | connected to signal <reg_dest_new>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rt_index<4:0>> |          |
    |     doB            | connected to signal <data_out2>     |          |
    -----------------------------------------------------------------------
Unit <reg_bank> synthesized (advanced).

Synthesizing (advanced) Unit <sequ_alu_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sequ_alu_1> synthesized (advanced).

Synthesizing (advanced) Unit <top_ml605_extphy>.
INFO:Xst:3226 - The RAM <InstColorgen/Mram_n0002> will be implemented as a BLOCK RAM, absorbing the following register(s): <InstVGA/iter>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <InstVGA/next_pixel> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VGA_blue>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top_ml605_extphy> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <read_value_reg>: 1 register on signal <read_value_reg>.
The following registers are absorbed into counter <bits_write_reg>: 1 register on signal <bits_write_reg>.
The following registers are absorbed into counter <bits_read_reg>: 1 register on signal <bits_read_reg>.
The following registers are absorbed into counter <delay_read_reg>: 1 register on signal <delay_read_reg>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 57
 16x32-bit single-port distributed Read Only RAM       : 8
 32x32-bit dual-port distributed RAM                   : 8
 32x8-bit single-port distributed RAM                  : 16
 4096x12-bit single-port block Read Only RAM           : 1
 4096x8-bit single-port block RAM                      : 13
 4096x8-bit single-port distributed RAM                : 3
 64x20-bit single-port distributed Read Only RAM       : 4
 76800x12-bit single-port block RAM                    : 4
# Multipliers                                          : 52
 16x8-bit multiplier                                   : 16
 32x31-bit multiplier                                  : 4
 32x32-bit multiplier                                  : 32
# Adders/Subtractors                                   : 156
 11-bit adder                                          : 4
 32-bit adder                                          : 100
 33-bit addsub                                         : 4
 6-bit subtractor                                      : 4
 60-bit adder                                          : 4
 60-bit subtractor                                     : 4
 8-bit adder                                           : 4
 8-bit subtractor                                      : 20
 9-bit adder                                           : 12
# Counters                                             : 41
 10-bit up counter                                     : 1
 11-bit down counter                                   : 4
 12-bit up counter                                     : 1
 16-bit down counter                                   : 4
 16-bit up counter                                     : 5
 17-bit up counter                                     : 5
 19-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 8
 4-bit up counter                                      : 4
 7-bit updown counter                                  : 4
# Registers                                            : 4727
 Flip-Flops                                            : 4727
# Comparators                                          : 59
 17-bit comparator lessequal                           : 4
 19-bit comparator greater                             : 3
 32-bit comparator equal                               : 4
 6-bit comparator not equal                            : 8
 8-bit comparator lessequal                            : 16
 9-bit comparator greater                              : 24
# Multiplexers                                         : 1183
 1-bit 2-to-1 multiplexer                              : 272
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 40
 3-bit 2-to-1 multiplexer                              : 60
 30-bit 2-to-1 multiplexer                             : 32
 30-bit 3-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 480
 32-bit 3-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 8
 32-bit 5-to-1 multiplexer                             : 4
 32-bit 6-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 88
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 92
 8-bit 2-to-1 multiplexer                              : 36
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 8
# Xors                                                 : 897
 1-bit xor2                                            : 889
 2-bit xor2                                            : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_8> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_7> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_6> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_5> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_4> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_2> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/uart_gen.u3_uart/data_write_reg_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_2> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_4> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_5> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_6> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_7> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/data_write_reg_8> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_1> of sequential type is unconnected in block <top_ml605_extphy>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <dma_state[1:4]> with user encoding.
Optimizing FSM <FSM_1> on signal <dma_state[1:4]> with user encoding.
Optimizing FSM <FSM_1> on signal <dma_state[1:4]> with user encoding.
Optimizing FSM <FSM_1> on signal <dma_state[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 waiting         | 0000
 nexts           | 0001
 addr_dma_type   | 0010
 read_dma_type   | 0011
 read_ptr_src    | 0100
 read_ptr_src_2  | unreached
 read_ptr_src_3  | 0110
 read_ptr_dst    | 0111
 read_nb_words   | 1000
 select_type     | 1001
 cpy_init_data   | 1010
 cpy_read_data   | 1011
 cpy_write_data  | 1100
 init_write_data | 1101
 wait_one_cycle  | 1110
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_plasma4/u1_cpu/u62_alu/FSM_0> on signal <current_s[1:2]> with user encoding.
Optimizing FSM <Inst_plasma3/u1_cpu/u62_alu/FSM_0> on signal <current_s[1:2]> with user encoding.
Optimizing FSM <Inst_plasma2/u1_cpu/u62_alu/FSM_0> on signal <current_s[1:2]> with user encoding.
Optimizing FSM <Inst_plasma1/u1_cpu/u62_alu/FSM_0> on signal <current_s[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_wait         | 00
 s_init_counter | 01
 s_processing   | 10
----------------------------
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_27> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_26> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_25> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_24> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_23> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_22> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_21> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_20> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_19> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_18> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_17> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_16> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_15> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/address_14> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/struc_ptr_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/struc_ptr_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/ptr_src_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/ptr_src_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/ptr_dst_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u4_dma/ptr_dst_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/ptr_dst_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/ptr_dst_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/ptr_src_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/ptr_src_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/struc_ptr_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/struc_ptr_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/ptr_dst_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/ptr_dst_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/ptr_src_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/ptr_src_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/struc_ptr_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/struc_ptr_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/ptr_dst_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/ptr_dst_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/ptr_src_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/ptr_src_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/struc_ptr_0> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/struc_ptr_1> of sequential type is unconnected in block <top_ml605_extphy>.
INFO:Xst:2261 - The FF/Latch <Inst_plasma2/u4_dma/byte_we_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma2/u4_dma/byte_we_1> <Inst_plasma2/u4_dma/byte_we_2> <Inst_plasma2/u4_dma/byte_we_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma1/u4_dma/byte_we_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma1/u4_dma/byte_we_1> <Inst_plasma1/u4_dma/byte_we_2> <Inst_plasma1/u4_dma/byte_we_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/u4_dma/byte_we_3> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma4/u4_dma/byte_we_2> <Inst_plasma4/u4_dma/byte_we_1> <Inst_plasma4/u4_dma/byte_we_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma3/u4_dma/byte_we_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/u4_dma/byte_we_1> <Inst_plasma3/u4_dma/byte_we_2> <Inst_plasma3/u4_dma/byte_we_3> 

Optimizing unit <function_5> ...

Optimizing unit <top_ml605_extphy> ...

Optimizing unit <mem_ctrl> ...

Optimizing unit <pc_next> ...

Optimizing unit <reg_bank> ...

Optimizing unit <comb_alu_1> ...

Optimizing unit <sequ_alu_1> ...

Optimizing unit <mult> ...

Optimizing unit <pipeline> ...

Optimizing unit <control> ...

Optimizing unit <bus_mux> ...

Optimizing unit <alu> ...

Optimizing unit <shifter> ...

Optimizing unit <RAM_2> ...

Optimizing unit <RAM_3> ...

Optimizing unit <RAM_4> ...
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_14> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_15> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_16> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_17> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_18> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_19> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_20> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_21> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_22> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_23> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_24> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_25> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_26> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u4_dma/address_27> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_14> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_15> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_16> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_17> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_18> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_19> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_20> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_21> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_22> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_23> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_24> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_25> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_26> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u4_dma/address_27> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_14> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_15> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_16> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_17> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_18> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_19> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_20> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_21> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_22> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_23> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_24> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_25> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_26> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u4_dma/address_27> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u1_cpu/u9_pipeline/salu_1_funcD_5> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u1_cpu/u9_pipeline/salu_1_funcD_4> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u1_cpu/u9_pipeline/salu_1_funcD_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u1_cpu/u9_pipeline/salu_1_funcD_2> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/u1_cpu/u9_pipeline/salu_1_funcD_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u1_cpu/u9_pipeline/salu_1_funcD_5> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u1_cpu/u9_pipeline/salu_1_funcD_4> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u1_cpu/u9_pipeline/salu_1_funcD_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u1_cpu/u9_pipeline/salu_1_funcD_2> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/u1_cpu/u9_pipeline/salu_1_funcD_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u1_cpu/u9_pipeline/salu_1_funcD_5> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u1_cpu/u9_pipeline/salu_1_funcD_4> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u1_cpu/u9_pipeline/salu_1_funcD_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u1_cpu/u9_pipeline/salu_1_funcD_2> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma3/u1_cpu/u9_pipeline/salu_1_funcD_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u1_cpu/u9_pipeline/salu_1_funcD_5> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u1_cpu/u9_pipeline/salu_1_funcD_4> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u1_cpu/u9_pipeline/salu_1_funcD_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u1_cpu/u9_pipeline/salu_1_funcD_2> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma4/u1_cpu/u9_pipeline/salu_1_funcD_1> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:1293 - FF/Latch <Inst_plasma1/u1_cpu/u62_alu/counter_2> has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_plasma2/u1_cpu/u62_alu/counter_2> has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_plasma3/u1_cpu/u62_alu/counter_2> has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_plasma4/u1_cpu/u62_alu/counter_2> has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_9> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_10> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_9> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_10> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_9> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_10> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_9> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_10> (without init value) has a constant value of 0 in block <top_ml605_extphy>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/read_value_reg_4> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/read_value_reg_4> <Inst_plasma2/uart_gen.u3_uart/read_value_reg_4> <Inst_plasma1/uart_gen.u3_uart/read_value_reg_4> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/read_value_reg_5> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/read_value_reg_5> <Inst_plasma2/uart_gen.u3_uart/read_value_reg_5> <Inst_plasma1/uart_gen.u3_uart/read_value_reg_5> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/read_value_reg_6> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/read_value_reg_6> <Inst_plasma2/uart_gen.u3_uart/read_value_reg_6> <Inst_plasma1/uart_gen.u3_uart/read_value_reg_6> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_0> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_0> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_1> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_1> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_1> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_1> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_2> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_2> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_2> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_2> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_3> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_3> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_3> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_4> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_4> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_4> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_4> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_5> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_5> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_5> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_5> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_6> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_6> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_6> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_6> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_7> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_7> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_7> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_7> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/delay_read_reg_8> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/delay_read_reg_8> <Inst_plasma2/uart_gen.u3_uart/delay_read_reg_8> <Inst_plasma1/uart_gen.u3_uart/delay_read_reg_8> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_0> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_0> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_1> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_1> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_1> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_1> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_2> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_2> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_2> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_2> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_3> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_3> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_3> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_4> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_4> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_4> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_4> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_5> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_5> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_5> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_5> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_6> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_6> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_6> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_6> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/data_read_reg_7> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/data_read_reg_7> <Inst_plasma2/uart_gen.u3_uart/data_read_reg_7> <Inst_plasma1/uart_gen.u3_uart/data_read_reg_7> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/bits_read_reg_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/bits_read_reg_0> <Inst_plasma2/uart_gen.u3_uart/bits_read_reg_0> <Inst_plasma1/uart_gen.u3_uart/bits_read_reg_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/bits_read_reg_1> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/bits_read_reg_1> <Inst_plasma2/uart_gen.u3_uart/bits_read_reg_1> <Inst_plasma1/uart_gen.u3_uart/bits_read_reg_1> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/bits_read_reg_2> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/bits_read_reg_2> <Inst_plasma2/uart_gen.u3_uart/bits_read_reg_2> <Inst_plasma1/uart_gen.u3_uart/bits_read_reg_2> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_0> <Inst_plasma2/counter_reg_0> <Inst_plasma1/counter_reg_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/bits_read_reg_3> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/bits_read_reg_3> <Inst_plasma2/uart_gen.u3_uart/bits_read_reg_3> <Inst_plasma1/uart_gen.u3_uart/bits_read_reg_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_1> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_1> <Inst_plasma2/counter_reg_1> <Inst_plasma1/counter_reg_1> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_10> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_10> <Inst_plasma2/counter_reg_10> <Inst_plasma1/counter_reg_10> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_2> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_2> <Inst_plasma2/counter_reg_2> <Inst_plasma1/counter_reg_2> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_11> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_11> <Inst_plasma2/counter_reg_11> <Inst_plasma1/counter_reg_11> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_3> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_3> <Inst_plasma2/counter_reg_3> <Inst_plasma1/counter_reg_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_12> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_12> <Inst_plasma2/counter_reg_12> <Inst_plasma1/counter_reg_12> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_4> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_4> <Inst_plasma2/counter_reg_4> <Inst_plasma1/counter_reg_4> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_13> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_13> <Inst_plasma2/counter_reg_13> <Inst_plasma1/counter_reg_13> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_5> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_5> <Inst_plasma2/counter_reg_5> <Inst_plasma1/counter_reg_5> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_14> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_14> <Inst_plasma2/counter_reg_14> <Inst_plasma1/counter_reg_14> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_6> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_6> <Inst_plasma2/counter_reg_6> <Inst_plasma1/counter_reg_6> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_20> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_20> <Inst_plasma2/counter_reg_20> <Inst_plasma1/counter_reg_20> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_7> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_7> <Inst_plasma2/counter_reg_7> <Inst_plasma1/counter_reg_7> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_15> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_15> <Inst_plasma2/counter_reg_15> <Inst_plasma1/counter_reg_15> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_21> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_21> <Inst_plasma2/counter_reg_21> <Inst_plasma1/counter_reg_21> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_8> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_8> <Inst_plasma2/counter_reg_8> <Inst_plasma1/counter_reg_8> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_16> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_16> <Inst_plasma2/counter_reg_16> <Inst_plasma1/counter_reg_16> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_22> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_22> <Inst_plasma2/counter_reg_22> <Inst_plasma1/counter_reg_22> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_9> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_9> <Inst_plasma2/counter_reg_9> <Inst_plasma1/counter_reg_9> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_17> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_17> <Inst_plasma2/counter_reg_17> <Inst_plasma1/counter_reg_17> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_23> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_23> <Inst_plasma2/counter_reg_23> <Inst_plasma1/counter_reg_23> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_18> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_18> <Inst_plasma2/counter_reg_18> <Inst_plasma1/counter_reg_18> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_24> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_24> <Inst_plasma2/counter_reg_24> <Inst_plasma1/counter_reg_24> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_19> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_19> <Inst_plasma2/counter_reg_19> <Inst_plasma1/counter_reg_19> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_30> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_30> <Inst_plasma2/counter_reg_30> <Inst_plasma1/counter_reg_30> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_25> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_25> <Inst_plasma2/counter_reg_25> <Inst_plasma1/counter_reg_25> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_31> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_31> <Inst_plasma2/counter_reg_31> <Inst_plasma1/counter_reg_31> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_26> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_26> <Inst_plasma2/counter_reg_26> <Inst_plasma1/counter_reg_26> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_27> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_27> <Inst_plasma2/counter_reg_27> <Inst_plasma1/counter_reg_27> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_28> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_28> <Inst_plasma2/counter_reg_28> <Inst_plasma1/counter_reg_28> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/counter_reg_29> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/counter_reg_29> <Inst_plasma2/counter_reg_29> <Inst_plasma1/counter_reg_29> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/u1_cpu/reset_reg_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/u1_cpu/reset_reg_0> <Inst_plasma2/u1_cpu/reset_reg_0> <Inst_plasma1/u1_cpu/reset_reg_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/u1_cpu/reset_reg_1> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/u1_cpu/reset_reg_1> <Inst_plasma2/u1_cpu/reset_reg_1> <Inst_plasma1/u1_cpu/reset_reg_1> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/u1_cpu/reset_reg_2> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/u1_cpu/reset_reg_2> <Inst_plasma2/u1_cpu/reset_reg_2> <Inst_plasma1/u1_cpu/reset_reg_2> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/u1_cpu/reset_reg_3> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/u1_cpu/reset_reg_3> <Inst_plasma2/u1_cpu/reset_reg_3> <Inst_plasma1/u1_cpu/reset_reg_3> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/read_value_reg_0> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/read_value_reg_0> <Inst_plasma2/uart_gen.u3_uart/read_value_reg_0> <Inst_plasma1/uart_gen.u3_uart/read_value_reg_0> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/read_value_reg_1> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/read_value_reg_1> <Inst_plasma2/uart_gen.u3_uart/read_value_reg_1> <Inst_plasma1/uart_gen.u3_uart/read_value_reg_1> 
INFO:Xst:2261 - The FF/Latch <Inst_plasma4/uart_gen.u3_uart/read_value_reg_2> in Unit <top_ml605_extphy> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_plasma3/uart_gen.u3_uart/read_value_reg_2> <Inst_plasma2/uart_gen.u3_uart/read_value_reg_2> <Inst_plasma1/uart_gen.u3_uart/read_value_reg_2> 

Mapping all equations...
WARNING:Xst:2677 - Node <Inst_plasma3/uart_gen.u3_uart/read_value_reg_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma2/uart_gen.u3_uart/read_value_reg_3> of sequential type is unconnected in block <top_ml605_extphy>.
WARNING:Xst:2677 - Node <Inst_plasma1/uart_gen.u3_uart/read_value_reg_3> of sequential type is unconnected in block <top_ml605_extphy>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_ml605_extphy, actual ratio is 28.
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/a_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma1/u1_cpu/u9_pipeline/b_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/a_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma2/u1_cpu/u9_pipeline/b_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/a_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma3/u1_cpu/u9_pipeline/b_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/a_busD_9 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_0 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_1 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_10 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_11 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_12 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_13 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_14 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_15 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_16 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_2 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_3 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_4 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_5 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_6 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_7 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_8 has been replicated 2 time(s)
FlipFlop Inst_plasma4/u1_cpu/u9_pipeline/b_busD_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4723
 Flip-Flops                                            : 4723

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_ml605_extphy.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 21574
#      GND                         : 1
#      INV                         : 51
#      LUT1                        : 777
#      LUT2                        : 2165
#      LUT3                        : 2782
#      LUT4                        : 1135
#      LUT5                        : 2738
#      LUT6                        : 5765
#      MUXCY                       : 3101
#      MUXF7                       : 99
#      VCC                         : 1
#      XORCY                       : 2959
# FlipFlops/Latches                : 4723
#      FD                          : 144
#      FDC                         : 512
#      FDCE                        : 2523
#      FDE                         : 149
#      FDPE                        : 9
#      FDR                         : 504
#      FDRE                        : 882
# RAMS                             : 703
#      RAM256X1S                   : 384
#      RAM32M                      : 40
#      RAM32X1D                    : 16
#      RAM32X1S                    : 128
#      RAMB18E1                    : 1
#      RAMB36E1                    : 134
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 11
#      OBUF                        : 17
# DSPs                             : 160
#      DSP48E1                     : 160

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4722  out of  126800     3%  
 Number of Slice LUTs:                17269  out of  63400    27%  
    Number used as Logic:             15413  out of  63400    24%  
    Number used as Memory:             1856  out of  19000     9%  
       Number used as RAM:             1856

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  18468
   Number with an unused Flip Flop:   13746  out of  18468    74%  
   Number with an unused LUT:          1199  out of  18468     6%  
   Number of fully used LUT-FF pairs:  3523  out of  18468    19%  
   Number of unique control sets:       164

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    210    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:              135  out of    135   100%  
    Number using Block RAM only:        135
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                    160  out of    240    66%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | BUFGP                  | 77    |
clk50                              | BUFG                   | 5397  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+---------------------------------+-------+
Control Signal                                   | Buffer(FF name)                 | Load  |
-------------------------------------------------+---------------------------------+-------+
Inst_plasma1/u1_cpu/u62_alu/counter<2>(XST_GND:G)| NONE(InstColorgen/Mram_n00022)  | 2     |
N207(InstVGA/RAM4/Mram_screen21:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen2) | 1     |
N209(InstVGA/RAM4/Mram_screen19:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen1) | 1     |
N211(InstVGA/RAM4/Mram_screen31:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen3) | 1     |
N213(InstVGA/RAM4/Mram_screen41:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen4) | 1     |
N215(InstVGA/RAM4/Mram_screen51:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen5) | 1     |
N217(InstVGA/RAM4/Mram_screen61:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen6) | 1     |
N219(InstVGA/RAM4/Mram_screen71:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen7) | 1     |
N221(InstVGA/RAM4/Mram_screen81:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen8) | 1     |
N223(InstVGA/RAM4/Mram_screen91:CASCADEOUTA)     | NONE(InstVGA/RAM4/Mram_screen9) | 1     |
N225(InstVGA/RAM4/Mram_screen101:CASCADEOUTA)    | NONE(InstVGA/RAM4/Mram_screen10)| 1     |
N227(InstVGA/RAM4/Mram_screen111:CASCADEOUTA)    | NONE(InstVGA/RAM4/Mram_screen11)| 1     |
N229(InstVGA/RAM4/Mram_screen121:CASCADEOUTA)    | NONE(InstVGA/RAM4/Mram_screen12)| 1     |
N231(InstVGA/RAM3/Mram_screen19:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen1) | 1     |
N233(InstVGA/RAM3/Mram_screen21:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen2) | 1     |
N235(InstVGA/RAM3/Mram_screen31:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen3) | 1     |
N237(InstVGA/RAM3/Mram_screen41:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen4) | 1     |
N239(InstVGA/RAM3/Mram_screen51:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen5) | 1     |
N241(InstVGA/RAM3/Mram_screen61:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen6) | 1     |
N243(InstVGA/RAM3/Mram_screen71:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen7) | 1     |
N245(InstVGA/RAM3/Mram_screen81:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen8) | 1     |
N247(InstVGA/RAM3/Mram_screen91:CASCADEOUTA)     | NONE(InstVGA/RAM3/Mram_screen9) | 1     |
N249(InstVGA/RAM3/Mram_screen101:CASCADEOUTA)    | NONE(InstVGA/RAM3/Mram_screen10)| 1     |
N251(InstVGA/RAM3/Mram_screen111:CASCADEOUTA)    | NONE(InstVGA/RAM3/Mram_screen11)| 1     |
N253(InstVGA/RAM3/Mram_screen121:CASCADEOUTA)    | NONE(InstVGA/RAM3/Mram_screen12)| 1     |
N255(InstVGA/RAM2/Mram_screen19:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen1) | 1     |
N257(InstVGA/RAM2/Mram_screen21:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen2) | 1     |
N259(InstVGA/RAM2/Mram_screen31:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen3) | 1     |
N261(InstVGA/RAM2/Mram_screen41:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen4) | 1     |
N263(InstVGA/RAM2/Mram_screen51:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen5) | 1     |
N265(InstVGA/RAM2/Mram_screen61:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen6) | 1     |
N267(InstVGA/RAM2/Mram_screen71:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen7) | 1     |
N269(InstVGA/RAM2/Mram_screen81:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen8) | 1     |
N271(InstVGA/RAM2/Mram_screen91:CASCADEOUTA)     | NONE(InstVGA/RAM2/Mram_screen9) | 1     |
N273(InstVGA/RAM2/Mram_screen101:CASCADEOUTA)    | NONE(InstVGA/RAM2/Mram_screen10)| 1     |
N275(InstVGA/RAM2/Mram_screen111:CASCADEOUTA)    | NONE(InstVGA/RAM2/Mram_screen11)| 1     |
N277(InstVGA/RAM2/Mram_screen121:CASCADEOUTA)    | NONE(InstVGA/RAM2/Mram_screen12)| 1     |
N279(InstVGA/RAM1/Mram_screen19:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen1) | 1     |
N281(InstVGA/RAM1/Mram_screen21:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen2) | 1     |
N283(InstVGA/RAM1/Mram_screen31:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen3) | 1     |
N285(InstVGA/RAM1/Mram_screen41:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen4) | 1     |
N287(InstVGA/RAM1/Mram_screen51:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen5) | 1     |
N289(InstVGA/RAM1/Mram_screen61:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen6) | 1     |
N291(InstVGA/RAM1/Mram_screen71:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen7) | 1     |
N293(InstVGA/RAM1/Mram_screen81:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen8) | 1     |
N295(InstVGA/RAM1/Mram_screen91:CASCADEOUTA)     | NONE(InstVGA/RAM1/Mram_screen9) | 1     |
N297(InstVGA/RAM1/Mram_screen101:CASCADEOUTA)    | NONE(InstVGA/RAM1/Mram_screen10)| 1     |
N299(InstVGA/RAM1/Mram_screen111:CASCADEOUTA)    | NONE(InstVGA/RAM1/Mram_screen11)| 1     |
N301(InstVGA/RAM1/Mram_screen121:CASCADEOUTA)    | NONE(InstVGA/RAM1/Mram_screen12)| 1     |
-------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 16.146ns (Maximum Frequency: 61.935MHz)
   Minimum input arrival time before clock: 6.320ns
   Maximum output required time after clock: 2.853ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 6.124ns (frequency: 163.292MHz)
  Total number of paths / destination ports: 3568 / 191
-------------------------------------------------------------------------
Delay:               6.124ns (Levels of Logic = 7)
  Source:            InstVGA/pix_read_addr_0 (FF)
  Destination:       InstVGA/next_pixel_0 (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: InstVGA/pix_read_addr_0 to InstVGA/next_pixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.478   0.933  InstVGA/pix_read_addr_0 (InstVGA/pix_read_addr_0)
     LUT5:I0->O            1   0.124   0.421  InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0 (N359)
     LUT6:I5->O            3   0.124   0.550  InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11 (InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11)
     LUT5:I3->O            1   0.124   0.716  InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0 (N385)
     LUT6:I3->O           12   0.124   0.991  InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3 (InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o)
     LUT5:I0->O            1   0.124   0.421  InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT122 (InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT121)
     LUT6:I5->O            1   0.124   0.716  InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT123 (InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT122)
     LUT5:I2->O            1   0.124   0.000  InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT124 (InstVGA/data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT<3>)
     FD:D                      0.030          InstVGA/next_pixel_3
    ----------------------------------------
    Total                      6.124ns (1.376ns logic, 4.748ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 16.146ns (frequency: 61.935MHz)
  Total number of paths / destination ports: 2751335077873 / 19748
-------------------------------------------------------------------------
Delay:               16.146ns (Levels of Logic = 36)
  Source:            Inst_plasma3/u1_cpu/u9_pipeline/b_busD_16_1 (FF)
  Destination:       Inst_plasma3/u2_boot/Mram_laRAM1128 (RAM)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: Inst_plasma3/u1_cpu/u9_pipeline/b_busD_16_1 to Inst_plasma3/u2_boot/Mram_laRAM1128
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.478   0.405  Inst_plasma3/u1_cpu/u9_pipeline/b_busD_16_1 (Inst_plasma3/u1_cpu/u9_pipeline/b_busD_16_1)
     DSP48E1:A16->PCOUT47    1   4.036   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp2 (Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp2_PCOUT_to_FX2/Mmult_computation.rTemp21_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp21 (Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp21_PCOUT_to_FX2/Mmult_computation.rTemp22_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp22 (Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp22_PCOUT_to_FX2/Mmult_computation.rTemp23_PCIN_47)
     DSP48E1:PCIN47->P0    1   1.518   0.536  Inst_plasma3/u1_cpu/u61_alu/FX2/Mmult_computation.rTemp23 (Inst_plasma3/u1_cpu/u61_alu/FX2/computation.rTemp2<34>)
     LUT2:I0->O            1   0.124   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_lut<34> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_lut<34>)
     MUXCY:S->O            1   0.472   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<34> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<34>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<35> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<35>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<36> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<36>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<37> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<37>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<38> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<38>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<39> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<39>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<40> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<40>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<41> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<41>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<42> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<42>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<43> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<43>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<44> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<44>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<45> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<45>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<46> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<46>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<47> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<47>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<48> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<48>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<49> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<49>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<50> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<50>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<51> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<51>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<52> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<52>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<53> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<53>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<54> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<54>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<55> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<55>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<56> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<56>)
     MUXCY:CI->O           1   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<57> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<57>)
     MUXCY:CI->O           0   0.029   0.000  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<58> (Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_cy<58>)
     XORCY:CI->O           1   0.510   0.421  Inst_plasma3/u1_cpu/u61_alu/FX2/Msub_n0009_Madd_xor<59> (Inst_plasma3/u1_cpu/u61_alu/RESULT_2<31>)
     LUT6:I5->O            1   0.124   0.536  Inst_plasma3/u1_cpu/c_bus<31>29 (Inst_plasma3/u1_cpu/c_bus<31>29)
     LUT6:I4->O            8   0.124   0.467  Inst_plasma3/u1_cpu/c_bus<31>30 (Inst_plasma3/u1_cpu/c_bus<31>)
     LUT6:I5->O            4   0.124   0.441  Inst_plasma3/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var234 (Inst_plasma3/address_next<31>)
     LUT6:I5->O           16   0.124   0.519  Inst_plasma3/u2_boot/write_byte_enable<3>1 (Inst_plasma3/u2_boot/write_byte_enable<3>_0)
     LUT5:I4->O            8   0.124   0.445  Inst_plasma3/u2_boot/write_ctrl15 (Inst_plasma3/u2_boot/write_ctrl15)
     RAM256X1S:WE              0.490          Inst_plasma3/u2_boot/Mram_laRAM116
    ----------------------------------------
    Total                     16.146ns (12.376ns logic, 3.770ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 63 / 63
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       InstVGA/h_counter_0 (FF)
  Destination Clock: clk100 rising

  Data Path: rst to InstVGA/h_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           945   0.001   1.193  rst_IBUF (rst_IBUF)
     LUT5:I0->O           12   0.124   0.471  InstVGA/Mcount_h_counter_val1 (InstVGA/Mcount_h_counter_val)
     FDR:R                     0.494          InstVGA/h_counter_0
    ----------------------------------------
    Total                      2.283ns (0.619ns logic, 1.664ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 25680 / 8009
-------------------------------------------------------------------------
Offset:              6.320ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       Inst_plasma3/u2_boot/Mram_laRAM1128 (RAM)
  Destination Clock: clk50 rising

  Data Path: rst to Inst_plasma3/u2_boot/Mram_laRAM1128
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           945   0.001   0.810  rst_IBUF (rst_IBUF)
     LUT5:I3->O         2271   0.124   0.754  Inst_plasma1/u1_cpu/reset1 (Inst_plasma1/u1_cpu/reset)
     LUT6:I5->O            8   0.124   0.965  Inst_plasma1/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var232 (Inst_plasma1/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var191)
     LUT5:I0->O            1   0.124   0.776  Inst_plasma1/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921_SW1 (N1751)
     LUT6:I2->O            7   0.124   0.816  Inst_plasma1/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194 (Inst_plasma1/address_next<28>)
     LUT6:I2->O           16   0.124   0.519  Inst_plasma1/u2_boot/write_byte_enable<3>1 (Inst_plasma1/u2_boot/write_byte_enable<3>_0)
     LUT5:I4->O            8   0.124   0.445  Inst_plasma1/u2_boot/write_ctrl15 (Inst_plasma1/u2_boot/write_ctrl15)
     RAM256X1S:WE              0.490          Inst_plasma1/u2_boot/Mram_laRAM116
    ----------------------------------------
    Total                      6.320ns (1.235ns logic, 5.085ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.853ns (Levels of Logic = 1)
  Source:            InstColorgen/Mram_n00022 (RAM)
  Destination:       VGA_red<3> (PAD)
  Source Clock:      clk100 rising

  Data Path: InstColorgen/Mram_n00022 to VGA_red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO2    1   2.454   0.399  InstColorgen/Mram_n00022 (VGA_red_3_OBUF)
     OBUF:I->O                 0.000          VGA_red_3_OBUF (VGA_red<3>)
    ----------------------------------------
    Total                      2.853ns (2.454ns logic, 0.399ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led (PAD)
  Source Clock:      clk50 rising

  Data Path: led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.478   0.399  led (led_OBUF)
     OBUF:I->O                 0.000          led_OBUF (led)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    6.124|         |         |         |
clk50          |    3.350|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.201|         |         |         |
clk50          |   16.146|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 100.00 secs
Total CPU time to Xst completion: 99.45 secs
 
--> 

Total memory usage is 1003340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  240 (   0 filtered)
Number of infos    :  135 (   0 filtered)

