<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <name preferredWidth="248" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="431" />
   <clocksource preferredWidth="431" />
   <frequency preferredWidth="312" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1615" height="609" x="65" y="24" />
 <generation
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   synthesis="1"
   block_symbol_file="1"
   path="_PROJECT_NAME_/_PROJECT_NAME_"
   simulation="VERILOG" />
</preferences>
