verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_k3x3.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_k3x3_CTRL_s_axi.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_kbkb.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_kcud.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/fixed_point_mul.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_cnn_conv_d54x54_k3x3_0_0/sim/design_1_cnn_conv_d54x54_k3x3_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f7db/hdl/verilog/cnn_pool_d52x52_p2x2.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f7db/hdl/verilog/cnn_pool_d52x52_p2x2_CTRL_s_axi.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f7db/hdl/verilog/cnn_pool_d52x52_pbkb.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_cnn_pool_d52x52_p2x2_0_0/sim/design_1_cnn_pool_d52x52_p2x2_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_k3x3.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_k3x3_CTRL_s_axi.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_kbkb.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_kcud.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/fixed_point_mul.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_cnn_conv_d26x26_k3x3_0_0/sim/design_1_cnn_conv_d26x26_k3x3_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f1f9/hdl/verilog/cnn_pool_d24x24_p2x2.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f1f9/hdl/verilog/cnn_pool_d24x24_p2x2_CTRL_s_axi.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f1f9/hdl/verilog/cnn_pool_d24x24_pbkb.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_cnn_pool_d24x24_p2x2_0_0/sim/design_1_cnn_pool_d24x24_p2x2_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mbkb.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mcud.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/sim/design_1_cnn_fc_i144_o50_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mucud.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/sim/design_1_cnn_fc_i50_o10_0_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
