{"Source Block": ["hdl/library/common/ad_serdes_out.v@99:244@HdlStmFor", "\n  // instantiations\n\n  genvar l_inst;\n  generate\n  for (l_inst = 0; l_inst <= DW; l_inst = l_inst + 1) begin: g_data\n\n  if (SERDES_OR_DDR_N == 0) begin\n  ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n    .INIT (1'b0),\n    .SRTYPE (\"ASYNC\"))\n  i_oddr (\n    .S (1'b0),\n    .CE (1'b1),\n    .R (rst),\n    .C (clk),\n    .D1 (data_s0[l_inst]),\n    .D2 (data_s1[l_inst]),\n    .Q (data_out_s[l_inst]));\n  end\n\n  if ((SERDES_OR_DDR_N == 1) && (DEVICE_TYPE == DEVICE_7SERIES)) begin\n  OSERDES_OR_DDR_NE2 #(\n    .DATA_RATE_OQ (\"DDR\"),\n    .DATA_RATE_TQ (\"SDR\"),\n    .DATA_WIDTH (8),\n    .TRISTATE_WIDTH (1),\n    .SERDES_OR_DDR_N_MODE (\"MASTER\"))\n  i_serdes (\n    .D1 (data_s0[l_inst]),\n    .D2 (data_s1[l_inst]),\n    .D3 (data_s2[l_inst]),\n    .D4 (data_s3[l_inst]),\n    .D5 (data_s4[l_inst]),\n    .D6 (data_s5[l_inst]),\n    .D7 (data_s6[l_inst]),\n    .D8 (data_s7[l_inst]),\n    .T1 (1'b0),\n    .T2 (1'b0),\n    .T3 (1'b0),\n    .T4 (1'b0),\n    .SHIFTIN1 (1'b0),\n    .SHIFTIN2 (1'b0),\n    .SHIFTOUT1 (),\n    .SHIFTOUT2 (),\n    .OCE (1'b1),\n    .CLK (clk),\n    .CLKDIV (div_clk),\n    .OQ (data_out_s[l_inst]),\n    .TQ (),\n    .OFB (),\n    .TFB (),\n    .TBYTEIN (1'b0),\n    .TBYTEOUT (),\n    .TCE (1'b0),\n    .RST (rst));\n  end\n\n  if ((SERDES_OR_DDR_N == 1) && (DEVICE_TYPE == DEVICE_6SERIES)) begin\n  OSERDES_OR_DDR_NE1 #(\n    .DATA_RATE_OQ (\"DDR\"),\n    .DATA_RATE_TQ (\"SDR\"),\n    .DATA_WIDTH (8),\n    .INTERFACE_TYPE (\"DEFAULT\"),\n    .TRISTATE_WIDTH (1),\n    .SERDES_OR_DDR_N_MODE (\"MASTER\"))\n  i_serdes_m (\n    .D1 (data_s0[l_inst]),\n    .D2 (data_s1[l_inst]),\n    .D3 (data_s2[l_inst]),\n    .D4 (data_s3[l_inst]),\n    .D5 (data_s4[l_inst]),\n    .D6 (data_s5[l_inst]),\n    .T1 (1'b0),\n    .T2 (1'b0),\n    .T3 (1'b0),\n    .T4 (1'b0),\n    .SHIFTIN1 (serdes_shift1_s[l_inst]),\n    .SHIFTIN2 (serdes_shift2_s[l_inst]),\n    .SHIFTOUT1 (),\n    .SHIFTOUT2 (),\n    .OCE (1'b1),\n    .CLK (clk),\n    .CLKDIV (div_clk),\n    .CLKPERF (1'b0),\n    .CLKPERFDELAY (1'b0),\n    .WC (1'b0),\n    .ODV (1'b0),\n    .OQ (data_out_s[l_inst]),\n    .TQ (),\n    .OCBEXTEND (),\n    .OFB (),\n    .TFB (),\n    .TCE (1'b0),\n    .RST (rst));\n\n  OSERDES_OR_DDR_NE1 #(\n    .DATA_RATE_OQ (\"DDR\"),\n    .DATA_RATE_TQ (\"SDR\"),\n    .DATA_WIDTH (8),\n    .INTERFACE_TYPE (\"DEFAULT\"),\n    .TRISTATE_WIDTH (1),\n    .SERDES_OR_DDR_N_MODE (\"SLAVE\"))\n  i_serdes_s (\n    .D1 (1'b0), \n    .D2 (1'b0), \n    .D3 (data_s6[l_inst]),\n    .D4 (data_s7[l_inst]),\n    .D5 (1'b0),\n    .D6 (1'b0),\n    .T1 (1'b0),\n    .T2 (1'b0),\n    .T3 (1'b0),\n    .T4 (1'b0),\n    .SHIFTIN1 (1'b0),\n    .SHIFTIN2 (1'b0),\n    .SHIFTOUT1 (serdes_shift1_s[l_inst]),\n    .SHIFTOUT2 (serdes_shift2_s[l_inst]),\n    .OCE (1'b1),\n    .CLK (clk),\n    .CLKDIV (div_clk),\n    .CLKPERF (1'b0),\n    .CLKPERFDELAY (1'b0),\n    .WC (1'b0),\n    .ODV (1'b0),\n    .OQ (),\n    .TQ (),\n    .OCBEXTEND (),\n    .OFB (),\n    .TFB (),\n    .TCE (1'b0),\n    .RST (rst));\n  end\n\n  OBUFDS i_obuf (\n    .I (data_out_s[l_inst]),\n    .O (data_out_p[l_inst]),\n    .OB (data_out_n[l_inst]));\n\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[122, "  OSERDES_OR_DDR_NE2 #(\n"], [127, "    .SERDES_OR_DDR_N_MODE (\"MASTER\"))\n"], [159, "  OSERDES_OR_DDR_NE1 #(\n"], [165, "    .SERDES_OR_DDR_N_MODE (\"MASTER\"))\n"], [196, "  OSERDES_OR_DDR_NE1 #(\n"], [202, "    .SERDES_OR_DDR_N_MODE (\"SLAVE\"))\n"]], "Add": [[122, "  OSERDESE2  #(\n"], [127, "    .SERDES_MODE (\"MASTER\"))\n"], [159, "  OSERDESE1  #(\n"], [165, "    .SERDES_MODE (\"MASTER\"))\n"], [196, "  OSERDESE1  #(\n"], [202, "    .SERDES_MODE (\"SLAVE\"))\n"]]}}