[
 {
  "InstFile" : "D:/document/GitHub/PE_module/asl_soc/testbench/tb_top_input.v",
  "InstLine" : 1,
  "InstName" : "tb_top_input",
  "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/testbench/tb_top_input.v",
  "ModuleLine" : 1,
  "ModuleName" : "tb_top_input",
  "SubInsts" : [
   {
    "InstFile" : "D:/document/GitHub/PE_module/asl_soc/testbench/tb_top_input.v",
    "InstLine" : 17,
    "InstName" : "clockDivider_50M_inst",
    "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/testbench/clkdiv.v",
    "ModuleLine" : 2,
    "ModuleName" : "clockDivider_50M"
   },
   {
    "InstFile" : "D:/document/GitHub/PE_module/asl_soc/testbench/tb_top_input.v",
    "InstLine" : 34,
    "InstName" : "top_input_dut",
    "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/top_input_pre_data_module.v",
    "ModuleLine" : 2,
    "ModuleName" : "top_input",
    "SubInsts" : [
     {
      "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/top_input_pre_data_module.v",
      "InstLine" : 15,
      "InstName" : "IRCAM_inst",
      "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/IRCAM.v",
      "ModuleLine" : 2,
      "ModuleName" : "IRCAM",
      "SubInsts" : [
       {
        "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/IRCAM.v",
        "InstLine" : 30,
        "InstName" : "UART_RX_inst",
        "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/UART_RX.v",
        "ModuleLine" : 2,
        "ModuleName" : "UART_RX"
       }
      ]
     },
     {
      "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/top_input_pre_data_module.v",
      "InstLine" : 24,
      "InstName" : "Input_pre_data_module_inst",
      "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_data_module.v",
      "ModuleLine" : 4,
      "ModuleName" : "Input_pre_data_module",
      "SubInsts" : [
       {
        "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_data_module.v",
        "InstLine" : 37,
        "InstName" : "divider24_inst",
        "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/clockDivider24.v",
        "ModuleLine" : 2,
        "ModuleName" : "clockDivider24"
       },
       {
        "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_data_module.v",
        "InstLine" : 44,
        "InstName" : "PingPongBuffer_inst",
        "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/PingPongBuffer.v",
        "ModuleLine" : 5,
        "ModuleName" : "PingPongBuffer",
        "SubInsts" : [
         {
          "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/PingPongBuffer.v",
          "InstLine" : 53,
          "InstName" : "sram0",
          "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_sram.v",
          "ModuleLine" : 32,
          "ModuleName" : "input_pre_sram"
         },
         {
          "InstFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/PingPongBuffer.v",
          "InstLine" : 64,
          "InstName" : "sram1",
          "ModuleFile" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_sram.v",
          "ModuleLine" : 32,
          "ModuleName" : "input_pre_sram"
         }
        ]
       }
      ]
     }
    ]
   }
  ]
 }
]