{"hands_on_practices": [{"introduction": "To truly understand a digital circuit, we must first trace the flow of logic through its fundamental gates. This exercise provides a foundational practice in manual simulation, allowing you to see exactly how a full adder computes the sum and carry-out from its inputs. By stepping through the logic for a specific set of inputs, you will build a concrete understanding of the relationships between the inputs, intermediate signals, and final outputs. [@problem_id:1938814]", "problem": "A digital full adder is a fundamental combinational logic circuit that performs the arithmetic sum of three single-bit inputs. Consider a standard gate-level implementation of a full adder circuit that takes three inputs, $A$, $B$, and a carry-in bit $C_{in}$, and produces two outputs: a sum bit $S$ and a carry-out bit $C_{out}$.\n\nThe circuit is constructed using the following logic expressions, where $\\oplus$ denotes the Exclusive OR (XOR) operation, $\\cdot$ denotes the AND operation, and $+$ denotes the OR operation.\n\n1.  An intermediate signal $P$ is generated by the expression: $P = A \\oplus B$.\n2.  The sum bit $S$ is then calculated using $P$ and $C_{in}$: $S = P \\oplus C_{in}$.\n3.  Another intermediate signal $Q$ is generated by: $Q = A \\cdot B$.\n4.  A third intermediate signal $R$ is generated by: $R = P \\cdot C_{in}$.\n5.  Finally, the carry-out bit $C_{out}$ is calculated from $Q$ and $R$: $C_{out} = Q + R$.\n\nGiven the specific input values $A=1$, $B=0$, and $C_{in}=1$, determine the resulting binary logic values for the intermediate signals $P$, $R$ and the final outputs $S$, $C_{out}$. Present your answer as an ordered set of four binary digits corresponding to $(P, R, S, C_{out})$.", "solution": "We are given a gate-level full adder with the logic definitions: $P = A \\oplus B$, $S = P \\oplus C_{in}$, $Q = A \\cdot B$, $R = P \\cdot C_{in}$, and $C_{out} = Q + R$. Here $\\oplus$ is Exclusive OR (outputs $1$ if and only if the two inputs differ), $\\cdot$ is AND (outputs $1$ if and only if both inputs are $1$), and $+$ is OR (outputs $1$ if and only if at least one input is $1$). The inputs are $A=1$, $B=0$, and $C_{in}=1$.\n\nCompute the intermediate and output values step by step:\nUsing the XOR property with unequal inputs, \n$$P = A \\oplus B = 1 \\oplus 0 = 1.$$\nUsing XOR with equal inputs,\n$$S = P \\oplus C_{in} = 1 \\oplus 1 = 0.$$\nUsing AND with one input zero,\n$$Q = A \\cdot B = 1 \\cdot 0 = 0.$$\nUsing AND with both inputs one,\n$$R = P \\cdot C_{in} = 1 \\cdot 1 = 1.$$\nUsing OR with one input one,\n$$C_{out} = Q + R = 0 + 1 = 1.$$\n\nTherefore, the ordered set $(P, R, S, C_{out})$ is $(1, 1, 0, 1)$.", "answer": "$$\\boxed{\\begin{pmatrix}1 & 1 & 0 & 1\\end{pmatrix}}$$", "id": "1938814"}, {"introduction": "An essential skill for any digital engineer is the ability to verify and characterize unknown components. This practice places you in a \"black box\" scenario where you must devise a test to identify the functionality of a circuit's outputs. You will learn to think critically about the full adder's truth table to find an input vector that produces unique values for the Sum ($S$) and Carry-out ($C_{out}$), enabling an unambiguous identification with a single test. [@problem_id:1938832]", "problem": "You are an engineer in a digital logic laboratory and are given a black-box integrated circuit (IC). The IC has three inputs, which are correctly labeled $A$, $B$, and $C_{in}$, and two outputs, which are unlabeled and named $X$ and $Y$. You are informed that this IC is a standard 1-bit full adder, but you do not know which output corresponds to the Sum ($S$) and which corresponds to the Carry-out ($C_{out}$).\n\nYour goal is to devise a test to make this identification. An input test vector is a specific combination of logic levels (0 or 1) applied to the inputs $(A, B, C_{in})$. A test is considered sufficient if, after applying a single test vector and observing the outputs on $X$ and $Y$, you can unambiguously determine whether $(X, Y) = (S, C_{out})$ or $(X, Y) = (C_{out}, S)$.\n\nWhich of the following individual input test vectors, if applied, would be sufficient to uniquely and unambiguously distinguish the Sum ($S$) output from the Carry-out ($C_{out}$) output? Select all that apply.\n\nA. (0, 0, 0)\n\nB. (0, 1, 1)\n\nC. (1, 0, 0)\n\nD. (1, 1, 1)\n\nE. (1, 1, 0)", "solution": "A standard 1-bit full adder has outputs defined by the Boolean equations\n$$S = A \\oplus B \\oplus C_{in}, \\quad C_{out} = AB + B C_{in} + A C_{in},$$\nwhere $\\oplus$ denotes exclusive OR, juxtaposition denotes logical AND, and $+$ denotes logical OR.\n\nTo identify which unlabeled output $(X,Y)$ corresponds to $(S,C_{out})$ using a single test vector, the outputs must be distinguishable upon observation. This is possible if and only if $S \\neq C_{out}$ for the applied input, because:\n- If $S \\neq C_{out}$, then the expected ordered pair $(S,C_{out})$ is either $(1,0)$ or $(0,1)$. Observing $(X,Y)$ as either $(1,0)$ or $(0,1)$ allows unambiguous mapping: if $(X,Y) = (S,C_{out})$, then $X$ is $S$ and $Y$ is $C_{out}$; otherwise, the reverse mapping holds.\n- If $S = C_{out}$, then both outputs are equal (both $0$ or both $1$), and observing $(X,Y)$ with identical values cannot distinguish $S$ from $C_{out}$.\n\nEvaluate each option:\n\n- A: $(A,B,C_{in}) = (0,0,0)$.\n$$S = 0 \\oplus 0 \\oplus 0 = 0,\\quad C_{out} = 0\\cdot 0 + 0\\cdot 0 + 0\\cdot 0 = 0.$$\nHere $S = C_{out}$, so insufficient.\n\n- B: $(A,B,C_{in}) = (0,1,1)$.\n$$S = 0 \\oplus 1 \\oplus 1 = (0 \\oplus 1) \\oplus 1 = 1 \\oplus 1 = 0,$$\n$$C_{out} = 0\\cdot 1 + 1\\cdot 1 + 0\\cdot 1 = 0 + 1 + 0 = 1.$$\nHere $S \\neq C_{out}$, so sufficient.\n\n- C: $(A,B,C_{in}) = (1,0,0)$.\n$$S = 1 \\oplus 0 \\oplus 0 = (1 \\oplus 0) \\oplus 0 = 1 \\oplus 0 = 1,$$\n$$C_{out} = 1\\cdot 0 + 0\\cdot 0 + 1\\cdot 0 = 0 + 0 + 0 = 0.$$\nHere $S \\neq C_{out}$, so sufficient.\n\n- D: $(A,B,C_{in}) = (1,1,1)$.\n$$S = 1 \\oplus 1 \\oplus 1 = (1 \\oplus 1) \\oplus 1 = 0 \\oplus 1 = 1,$$\n$$C_{out} = 1\\cdot 1 + 1\\cdot 1 + 1\\cdot 1 = 1 + 1 + 1 = 1.$$\nHere $S = C_{out}$, so insufficient.\n\n- E: $(A,B,C_{in}) = (1,1,0)$.\n$$S = 1 \\oplus 1 \\oplus 0 = (1 \\oplus 1) \\oplus 0 = 0 \\oplus 0 = 0,$$\n$$C_{out} = 1\\cdot 1 + 1\\cdot 0 + 1\\cdot 0 = 1 + 0 + 0 = 1.$$\nHere $S \\neq C_{out}$, so sufficient.\n\nTherefore, the inputs that uniquely distinguish the outputs are B, C, and E.", "answer": "$$\\boxed{BCE}$$", "id": "1938832"}, {"introduction": "Individual logic components like full adders are rarely used in isolation; they are the building blocks of more complex arithmetic circuits. This problem scales up our analysis to a 4-bit adder, introducing a realistic wiring fault that disrupts the standard carry propagation. By tracing the signals through this faulty system, you will practice system-level debugging and see firsthand how a single incorrect connection can significantly alter the behavior of a larger circuit. [@problem_id:1938834]", "problem": "A digital circuit is designed to perform a 4-bit binary addition. The circuit is constructed from four independent full adder (FA) modules, which are indexed from 0 to 3 (FA_0, FA_1, FA_2, FA_3). Each FA module accepts three 1-bit inputs, $A_i$, $B_i$, and a carry-in $C_{in\\_i}$, and produces two 1-bit outputs, a sum $S_i$ and a carry-out $C_{out\\_i}$. The logical behavior of any FA module is governed by the standard Boolean equations:\n$$S_i = A_i \\oplus B_i \\oplus C_{in\\_i}$$\n$$C_{out\\_i} = (A_i \\cdot B_i) + (C_{in\\_i} \\cdot (A_i \\oplus B_i))$$\nwhere $\\oplus$ denotes the XOR operation and $\\cdot$ denotes the AND operation.\n\nThe circuit is meant to add two 4-bit numbers, $A = A_3A_2A_1A_0$ and $B = B_3B_2B_1B_0$, along with an initial carry-in bit, $C_{in}$. The bit $A_i$ from number $A$ and bit $B_i$ from number $B$ are fed into the corresponding inputs of FA_i. The final sum is represented by the 4-bit number $S = S_3S_2S_1S_0$.\n\nHowever, due to a wiring fault during manufacturing, the carry propagation path is altered. The specific connections for the carry signals are as follows:\n- The circuit's main carry-in, $C_{in}$, is connected to the carry-in of FA_0 (i.e., $C_{in\\_0} = C_{in}$).\n- The carry-out of FA_0 ($C_{out\\_0}$) is correctly connected to the carry-in of FA_1 ($C_{in\\_1}$).\n- The carry-out of FA_1 ($C_{out\\_1}$) is incorrectly routed to the carry-in of FA_3 ($C_{in\\_3}$).\n- The carry-in of FA_2 ($C_{in\\_2}$) is permanently tied to a logic low level (ground), meaning $C_{in\\_2} = 0$.\n- The carry-out signals $C_{out\\_2}$ and $C_{out\\_3}$ are not connected to any other part of the circuit.\n\nGiven the input values $A = 1011_2$, $B = 0110_2$, and an initial carry-in of $C_{in} = 1$, calculate the resulting 4-bit binary output $S = S_3S_2S_1S_0$. Present your answer as a 4-digit binary string.", "solution": "We identify the bit assignments from the given binaries:\n$$A=1011_{2}\\ \\Rightarrow\\ A_{3}=1,\\ A_{2}=0,\\ A_{1}=1,\\ A_{0}=1,$$\n$$B=0110_{2}\\ \\Rightarrow\\ B_{3}=0,\\ B_{2}=1,\\ B_{1}=1,\\ B_{0}=0,$$\nand the initial carry-in is\n$$C_{in}=1.$$\n\nThe faulty carry wiring is:\n$$C_{in\\_0}=C_{in}=1,\\quad C_{in\\_1}=C_{out\\_0},\\quad C_{in\\_2}=0,\\quad C_{in\\_3}=C_{out\\_1}.$$\n\nWe use the full adder equations for each stage $i$:\n$$S_{i}=A_{i}\\oplus B_{i}\\oplus C_{in\\_i},\\qquad C_{out\\_i}=(A_{i}\\cdot B_{i})+(C_{in\\_i}\\cdot(A_{i}\\oplus B_{i})).$$\n\nStage FA$_{0}$ with $A_{0}=1$, $B_{0}=0$, $C_{in\\_0}=1$:\n$$S_{0}=1\\oplus 0\\oplus 1=(1\\oplus 0)\\oplus 1=1\\oplus 1=0,$$\n$$C_{out\\_0}=(1\\cdot 0)+(1\\cdot(1\\oplus 0))=0+(1\\cdot 1)=1.$$\n\nStage FA$_{1}$ with $A_{1}=1$, $B_{1}=1$, $C_{in\\_1}=C_{out\\_0}=1$:\n$$S_{1}=1\\oplus 1\\oplus 1=(1\\oplus 1)\\oplus 1=0\\oplus 1=1,$$\n$$C_{out\\_1}=(1\\cdot 1)+(1\\cdot(1\\oplus 1))=1+(1\\cdot 0)=1.$$\n\nStage FA$_{2}$ with $A_{2}=0$, $B_{2}=1$, $C_{in\\_2}=0$:\n$$S_{2}=0\\oplus 1\\oplus 0=(0\\oplus 1)\\oplus 0=1\\oplus 0=1,$$\n$$C_{out\\_2}=(0\\cdot 1)+(0\\cdot(0\\oplus 1))=0+0=0\\quad\\text{(unused)}.$$\n\nStage FA$_{3}$ with $A_{3}=1$, $B_{3}=0$, $C_{in\\_3}=C_{out\\_1}=1$:\n$$S_{3}=1\\oplus 0\\oplus 1=(1\\oplus 0)\\oplus 1=1\\oplus 1=0,$$\n$$C_{out\\_3}=(1\\cdot 0)+(1\\cdot(1\\oplus 0))=0+(1\\cdot 1)=1\\quad\\text{(unused)}.$$\n\nThus the resulting sum bits are\n$$S_{3}S_{2}S_{1}S_{0}=0\\,1\\,1\\,0.$$", "answer": "$$\\boxed{0110}$$", "id": "1938834"}]}