@inproceedings{asanovic2014riscv,
  title={The RISC-V instruction set manual, volume I: User-level ISA, version 2.0},
  author={AsanoviÄ‡, Krste and Patterson, David A and others},
  booktitle={RISC-V Foundation},
  year={2014},
  note={https://riscv.org/technical/specifications/}
}

@article{watson2021cheri,
  title={CHERI: A RISC-V security extension for scalable memory protection},
  author={Watson, Robert N.M. and Chisnall, David and Davis, Brooks and others},
  journal={IEEE Micro},
  volume={41},
  number={1},
  pages={56--65},
  year={2021},
  publisher={IEEE}
}

@inproceedings{greve2020secure,
  title={A Secure Boot Solution for RISC-V-Based Embedded Systems},
  author={Greve, Matthias and Ruan, Kai},
  booktitle={Proceedings of the IEEE International Conference on Computer Design (ICCD)},
  pages={678--685},
  year={2020},
  organization={IEEE}
}

@article{ibanez2022riscv,
  title={Hardware security extensions for RISC-V processors: A survey},
  author={Ibanez, Javier and Ortiz, Laura and Garcia-Alfaro, Joaquin},
  journal={ACM Computing Surveys},
  volume={55},
  number={3},
  pages={1--33},
  year={2022},
  publisher={ACM}
}

@inproceedings{bai2020formal,
  title={Formal Verification of Security Properties in RISC-V-based Secure Systems},
  author={Bai, Yue and Zhang, Qiang},
  booktitle={Proceedings of the ACM/IEEE Design Automation Conference (DAC)},
  pages={56--63},
  year={2020},
  organization={ACM/IEEE}
}