<stg><name>depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise></name>


<trans_list>

<trans id="324" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str930, i32 0, i32 0, [1 x i8]* @p_str931, [1 x i8]* @p_str932, [1 x i8]* @p_str933, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str934, [1 x i8]* @p_str935)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str923, i32 0, i32 0, [1 x i8]* @p_str924, [1 x i8]* @p_str925, [1 x i8]* @p_str926, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str927, [1 x i8]* @p_str928)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str916, i32 0, i32 0, [1 x i8]* @p_str917, [1 x i8]* @p_str918, [1 x i8]* @p_str919, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str920, [1 x i8]* @p_str921)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %codeRepl ], [ %add_ln63, %"compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2_depthwise>.exit.i" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln63 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln63 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln63, label %"depthwise_conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2_depthwise>.exit", label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:16  %kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:17  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:18  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:25  %kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:26  store i16 %kernel_data_V_1_6_load, i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:27  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:28  store i16 %kernel_data_V_1_7_load, i16* @kernel_data_V_1_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:29  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:30  store i16 %kernel_data_V_1_8_load, i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:52  %sX_3_load = load i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="sX_3_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %icmp_ln266 = icmp eq i32 %sX_3_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:54  %sY_3_load = load i32* @sY_3, align 4

]]></Node>
<StgValue><ssdm name="sY_3_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %icmp_ln266_4 = icmp eq i32 %sY_3_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln266_4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:56  %pY_3_load = load i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="pY_3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:57  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:58  %icmp_ln266_5 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:59  %pX_3_load = load i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="pX_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:60  %tmp_48 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:61  %icmp_ln266_6 = icmp sgt i31 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:62  %and_ln266 = and i1 %icmp_ln266, %icmp_ln266_4

]]></Node>
<StgValue><ssdm name="and_ln266"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:63  %and_ln266_3 = and i1 %icmp_ln266_5, %icmp_ln266_6

]]></Node>
<StgValue><ssdm name="and_ln266_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:64  %and_ln266_4 = and i1 %and_ln266_3, %and_ln266

]]></Node>
<StgValue><ssdm name="and_ln266_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:2  %sext_ln1118 = sext i16 %kernel_data_V_1_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:3  %mul_ln1118 = mul i25 %sext_ln1118, 157

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="16">
<![CDATA[
hls_label_1:6  %sext_ln1118_1504 = sext i16 %kernel_data_V_1_4_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_1504"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:7  %mul_ln1118_3113 = mul i24 %sext_ln1118_1504, -88

]]></Node>
<StgValue><ssdm name="mul_ln1118_3113"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:10  %sext_ln1118_1505 = sext i16 %kernel_data_V_1_5_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1505"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:11  %mul_ln1118_3114 = mul i26 %sext_ln1118_1505, 420

]]></Node>
<StgValue><ssdm name="mul_ln1118_3114"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:13  %sext_ln1118_1506 = sext i16 %kernel_data_V_1_6_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1506"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:14  %mul_ln1118_3115 = mul i26 %sext_ln1118_1506, -757

]]></Node>
<StgValue><ssdm name="mul_ln1118_3115"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="16">
<![CDATA[
hls_label_1:16  %sext_ln1118_1507 = sext i16 %kernel_data_V_1_7_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_1507"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:17  %mul_ln1118_3116 = mul i24 %sext_ln1118_1507, 118

]]></Node>
<StgValue><ssdm name="mul_ln1118_3116"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:20  %sext_ln1118_1508 = sext i16 %kernel_data_V_1_8_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1508"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:21  %mul_ln1118_3117 = mul i26 %sext_ln1118_1508, -453

]]></Node>
<StgValue><ssdm name="mul_ln1118_3117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:19  %kernel_data_V_1_12_load = load i16* @kernel_data_V_1_12, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:20  %kernel_data_V_1_13_load = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:21  %kernel_data_V_1_14_load = load i16* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:31  %kernel_data_V_1_15_load = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:32  store i16 %kernel_data_V_1_15_load, i16* @kernel_data_V_1_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:33  %kernel_data_V_1_16_load = load i16* @kernel_data_V_1_16, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:34  store i16 %kernel_data_V_1_16_load, i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:35  %kernel_data_V_1_17_load = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:36  store i16 %kernel_data_V_1_17_load, i16* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:3  %mul_ln1118 = mul i25 %sext_ln1118, 157

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:7  %mul_ln1118_3113 = mul i24 %sext_ln1118_1504, -88

]]></Node>
<StgValue><ssdm name="mul_ln1118_3113"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:11  %mul_ln1118_3114 = mul i26 %sext_ln1118_1505, 420

]]></Node>
<StgValue><ssdm name="mul_ln1118_3114"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:14  %mul_ln1118_3115 = mul i26 %sext_ln1118_1506, -757

]]></Node>
<StgValue><ssdm name="mul_ln1118_3115"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:17  %mul_ln1118_3116 = mul i24 %sext_ln1118_1507, 118

]]></Node>
<StgValue><ssdm name="mul_ln1118_3116"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:21  %mul_ln1118_3117 = mul i26 %sext_ln1118_1508, -453

]]></Node>
<StgValue><ssdm name="mul_ln1118_3117"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:37  %sext_ln1118_1514 = sext i16 %kernel_data_V_1_12_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_1514"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:38  %mul_ln1118_3120 = mul i25 %sext_ln1118_1514, 135

]]></Node>
<StgValue><ssdm name="mul_ln1118_3120"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:41  %sext_ln1118_1515 = sext i16 %kernel_data_V_1_13_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1515"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:42  %mul_ln1118_3121 = mul i26 %sext_ln1118_1515, 387

]]></Node>
<StgValue><ssdm name="mul_ln1118_3121"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:44  %sext_ln1118_1516 = sext i16 %kernel_data_V_1_14_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1516"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:45  %mul_ln1118_3122 = mul i26 %sext_ln1118_1516, 309

]]></Node>
<StgValue><ssdm name="mul_ln1118_3122"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:47  %sext_ln1118_1517 = sext i16 %kernel_data_V_1_15_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1517"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:48  %mul_ln1118_3123 = mul i26 %sext_ln1118_1517, 423

]]></Node>
<StgValue><ssdm name="mul_ln1118_3123"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:50  %sext_ln1118_1518 = sext i16 %kernel_data_V_1_16_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1518"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:51  %mul_ln1118_3124 = mul i26 %sext_ln1118_1518, -379

]]></Node>
<StgValue><ssdm name="mul_ln1118_3124"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="16">
<![CDATA[
hls_label_1:53  %sext_ln1118_1519 = sext i16 %kernel_data_V_1_17_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_1519"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:54  %mul_ln1118_3125 = mul i24 %sext_ln1118_1519, 123

]]></Node>
<StgValue><ssdm name="mul_ln1118_3125"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:22  %kernel_data_V_1_21_load = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:23  %kernel_data_V_1_22_load = load i16* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:24  %kernel_data_V_1_23_load = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:37  %kernel_data_V_1_24_load = load i16* @kernel_data_V_1_24, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:38  store i16 %kernel_data_V_1_24_load, i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:39  %kernel_data_V_1_25_load = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:40  store i16 %kernel_data_V_1_25_load, i16* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:41  %kernel_data_V_1_26_load = load i16* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:42  store i16 %kernel_data_V_1_26_load, i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:3  %mul_ln1118 = mul i25 %sext_ln1118, 157

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:7  %mul_ln1118_3113 = mul i24 %sext_ln1118_1504, -88

]]></Node>
<StgValue><ssdm name="mul_ln1118_3113"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:11  %mul_ln1118_3114 = mul i26 %sext_ln1118_1505, 420

]]></Node>
<StgValue><ssdm name="mul_ln1118_3114"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:14  %mul_ln1118_3115 = mul i26 %sext_ln1118_1506, -757

]]></Node>
<StgValue><ssdm name="mul_ln1118_3115"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:17  %mul_ln1118_3116 = mul i24 %sext_ln1118_1507, 118

]]></Node>
<StgValue><ssdm name="mul_ln1118_3116"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:21  %mul_ln1118_3117 = mul i26 %sext_ln1118_1508, -453

]]></Node>
<StgValue><ssdm name="mul_ln1118_3117"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:38  %mul_ln1118_3120 = mul i25 %sext_ln1118_1514, 135

]]></Node>
<StgValue><ssdm name="mul_ln1118_3120"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:42  %mul_ln1118_3121 = mul i26 %sext_ln1118_1515, 387

]]></Node>
<StgValue><ssdm name="mul_ln1118_3121"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:45  %mul_ln1118_3122 = mul i26 %sext_ln1118_1516, 309

]]></Node>
<StgValue><ssdm name="mul_ln1118_3122"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:48  %mul_ln1118_3123 = mul i26 %sext_ln1118_1517, 423

]]></Node>
<StgValue><ssdm name="mul_ln1118_3123"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:51  %mul_ln1118_3124 = mul i26 %sext_ln1118_1518, -379

]]></Node>
<StgValue><ssdm name="mul_ln1118_3124"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:54  %mul_ln1118_3125 = mul i24 %sext_ln1118_1519, 123

]]></Node>
<StgValue><ssdm name="mul_ln1118_3125"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:68  %sext_ln1118_1525 = sext i16 %kernel_data_V_1_21_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_1525"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:69  %mul_ln1118_3129 = mul i25 %sext_ln1118_1525, -206

]]></Node>
<StgValue><ssdm name="mul_ln1118_3129"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:72  %sext_ln1118_1526 = sext i16 %kernel_data_V_1_22_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1526"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:73  %mul_ln1118_3130 = mul i26 %sext_ln1118_1526, 432

]]></Node>
<StgValue><ssdm name="mul_ln1118_3130"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:75  %sext_ln1118_1527 = sext i16 %kernel_data_V_1_23_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1527"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:76  %mul_ln1118_3131 = mul i26 %sext_ln1118_1527, 404

]]></Node>
<StgValue><ssdm name="mul_ln1118_3131"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:78  %sext_ln1118_1528 = sext i16 %kernel_data_V_1_24_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1528"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:79  %mul_ln1118_3132 = mul i26 %sext_ln1118_1528, 400

]]></Node>
<StgValue><ssdm name="mul_ln1118_3132"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:81  %sext_ln1118_1529 = sext i16 %kernel_data_V_1_25_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1529"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:82  %mul_ln1118_3133 = mul i26 %sext_ln1118_1529, -788

]]></Node>
<StgValue><ssdm name="mul_ln1118_3133"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="16">
<![CDATA[
hls_label_1:84  %sext_ln1118_1530 = sext i16 %kernel_data_V_1_26_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_1530"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:85  %mul_ln1118_3134 = mul i24 %sext_ln1118_1530, 77

]]></Node>
<StgValue><ssdm name="mul_ln1118_3134"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_0:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty_746 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_746"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str64) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str87)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:5  %empty_747 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str87, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_747"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
hls_label_0:6  %empty_748 = call { i16, i16, i16 } @_ssdm_op_Read.axis.volatile.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_748"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="48">
<![CDATA[
hls_label_0:7  %tmp_data_0_V_2 = extractvalue { i16, i16, i16 } %empty_748, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="48">
<![CDATA[
hls_label_0:8  %tmp_data_1_V_2 = extractvalue { i16, i16, i16 } %empty_748, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="48">
<![CDATA[
hls_label_0:9  %tmp_data_2_V_2 = extractvalue { i16, i16, i16 } %empty_748, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_0:10  %DataOut_V_260 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @line_buffer_Array_V_1_0_0, i64 0, i64 31), i16 %tmp_data_0_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_260"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_0:11  %DataOut_V_261 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @line_buffer_Array_V_1_1_0, i64 0, i64 31), i16 %DataOut_V_260, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_261"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_0:12  %DataOut_V_262 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @line_buffer_Array_V_1_0_1, i64 0, i64 31), i16 %tmp_data_1_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_262"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_0:13  %DataOut_V_263 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @line_buffer_Array_V_1_1_1, i64 0, i64 31), i16 %DataOut_V_262, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_263"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_0:14  %DataOut_V_264 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @line_buffer_Array_V_1_0_2, i64 0, i64 31), i16 %tmp_data_2_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_264"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_0:15  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @line_buffer_Array_V_1_1_2, i64 0, i64 31), i16 %DataOut_V_264, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:43  store i16 %DataOut_V_261, i16* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:44  store i16 %DataOut_V_263, i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:45  store i16 %DataOut_V, i16* @kernel_data_V_1_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:46  store i16 %DataOut_V_260, i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:47  store i16 %DataOut_V_262, i16* @kernel_data_V_1_16, align 16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:48  store i16 %DataOut_V_264, i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:49  store i16 %tmp_data_0_V_2, i16* @kernel_data_V_1_24, align 16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:50  store i16 %tmp_data_1_V_2, i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:51  store i16 %tmp_data_2_V_2, i16* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0:65  br i1 %and_ln266_4, label %hls_label_1, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:3  %mul_ln1118 = mul i25 %sext_ln1118, 157

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:4  %trunc_ln = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:7  %mul_ln1118_3113 = mul i24 %sext_ln1118_1504, -88

]]></Node>
<StgValue><ssdm name="mul_ln1118_3113"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:8  %trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3113, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:11  %mul_ln1118_3114 = mul i26 %sext_ln1118_1505, 420

]]></Node>
<StgValue><ssdm name="mul_ln1118_3114"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:12  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3114, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:14  %mul_ln1118_3115 = mul i26 %sext_ln1118_1506, -757

]]></Node>
<StgValue><ssdm name="mul_ln1118_3115"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:15  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3115, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:17  %mul_ln1118_3116 = mul i24 %sext_ln1118_1507, 118

]]></Node>
<StgValue><ssdm name="mul_ln1118_3116"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:18  %trunc_ln708_2933 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3116, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2933"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:21  %mul_ln1118_3117 = mul i26 %sext_ln1118_1508, -453

]]></Node>
<StgValue><ssdm name="mul_ln1118_3117"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:22  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3117, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:23  %sext_ln1118_1509 = sext i16 %DataOut_V_261 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_1509"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:24  %mul_ln1118_3118 = mul i25 %sext_ln1118_1509, -201

]]></Node>
<StgValue><ssdm name="mul_ln1118_3118"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
hls_label_1:27  %shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %DataOut_V_263, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="20">
<![CDATA[
hls_label_1:28  %sext_ln1118_1510 = sext i20 %shl_ln to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_1510"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_1:29  %shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %DataOut_V_263, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="21" op_0_bw="17">
<![CDATA[
hls_label_1:30  %sext_ln1118_1511 = sext i17 %shl_ln1118_s to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_1511"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_1:31  %sub_ln1118 = sub i21 %sext_ln1118_1511, %sext_ln1118_1510

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:34  %sext_ln1118_1513 = sext i16 %DataOut_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1513"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:35  %mul_ln1118_3119 = mul i26 %sext_ln1118_1513, -368

]]></Node>
<StgValue><ssdm name="mul_ln1118_3119"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:38  %mul_ln1118_3120 = mul i25 %sext_ln1118_1514, 135

]]></Node>
<StgValue><ssdm name="mul_ln1118_3120"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:42  %mul_ln1118_3121 = mul i26 %sext_ln1118_1515, 387

]]></Node>
<StgValue><ssdm name="mul_ln1118_3121"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:45  %mul_ln1118_3122 = mul i26 %sext_ln1118_1516, 309

]]></Node>
<StgValue><ssdm name="mul_ln1118_3122"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:48  %mul_ln1118_3123 = mul i26 %sext_ln1118_1517, 423

]]></Node>
<StgValue><ssdm name="mul_ln1118_3123"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:51  %mul_ln1118_3124 = mul i26 %sext_ln1118_1518, -379

]]></Node>
<StgValue><ssdm name="mul_ln1118_3124"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:54  %mul_ln1118_3125 = mul i24 %sext_ln1118_1519, 123

]]></Node>
<StgValue><ssdm name="mul_ln1118_3125"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="16">
<![CDATA[
hls_label_1:57  %sext_ln1118_1521 = sext i16 %DataOut_V_260 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1521"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:58  %mul_ln1118_3126 = mul i26 %sext_ln1118_1521, 437

]]></Node>
<StgValue><ssdm name="mul_ln1118_3126"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="16">
<![CDATA[
hls_label_1:60  %sext_ln1118_1522 = sext i16 %DataOut_V_262 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_1522"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:61  %mul_ln1118_3127 = mul i24 %sext_ln1118_1522, -82

]]></Node>
<StgValue><ssdm name="mul_ln1118_3127"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:64  %sext_ln1118_1524 = sext i16 %DataOut_V_264 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_1524"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:65  %mul_ln1118_3128 = mul i25 %sext_ln1118_1524, 242

]]></Node>
<StgValue><ssdm name="mul_ln1118_3128"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:69  %mul_ln1118_3129 = mul i25 %sext_ln1118_1525, -206

]]></Node>
<StgValue><ssdm name="mul_ln1118_3129"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:73  %mul_ln1118_3130 = mul i26 %sext_ln1118_1526, 432

]]></Node>
<StgValue><ssdm name="mul_ln1118_3130"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:76  %mul_ln1118_3131 = mul i26 %sext_ln1118_1527, 404

]]></Node>
<StgValue><ssdm name="mul_ln1118_3131"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:79  %mul_ln1118_3132 = mul i26 %sext_ln1118_1528, 400

]]></Node>
<StgValue><ssdm name="mul_ln1118_3132"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:82  %mul_ln1118_3133 = mul i26 %sext_ln1118_1529, -788

]]></Node>
<StgValue><ssdm name="mul_ln1118_3133"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:85  %mul_ln1118_3134 = mul i24 %sext_ln1118_1530, 77

]]></Node>
<StgValue><ssdm name="mul_ln1118_3134"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="16">
<![CDATA[
hls_label_1:88  %sext_ln1118_1532 = sext i16 %tmp_data_0_V_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_1532"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:89  %mul_ln1118_3135 = mul i24 %sext_ln1118_1532, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_3135"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:117  %add_ln703_3682 = add i16 %trunc_ln708_2, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_3682"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln288 = icmp eq i32 %pX_3_load, 31

]]></Node>
<StgValue><ssdm name="icmp_ln288"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln288, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln300 = add nsw i32 %pX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln301 = add i32 %sX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln292 = icmp eq i32 %pY_3_load, 31

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln292, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln296 = add nsw i32 %pY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln266_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln297 = add i32 %sY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:24  %mul_ln1118_3118 = mul i25 %sext_ln1118_1509, -201

]]></Node>
<StgValue><ssdm name="mul_ln1118_3118"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_1:31  %sub_ln1118 = sub i21 %sext_ln1118_1511, %sext_ln1118_1510

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:32  %trunc_ln708_2935 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %sub_ln1118, i32 10, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2935"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:35  %mul_ln1118_3119 = mul i26 %sext_ln1118_1513, -368

]]></Node>
<StgValue><ssdm name="mul_ln1118_3119"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:38  %mul_ln1118_3120 = mul i25 %sext_ln1118_1514, 135

]]></Node>
<StgValue><ssdm name="mul_ln1118_3120"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:39  %trunc_ln708_2936 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_3120, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2936"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:42  %mul_ln1118_3121 = mul i26 %sext_ln1118_1515, 387

]]></Node>
<StgValue><ssdm name="mul_ln1118_3121"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:43  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3121, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:45  %mul_ln1118_3122 = mul i26 %sext_ln1118_1516, 309

]]></Node>
<StgValue><ssdm name="mul_ln1118_3122"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:46  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3122, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:48  %mul_ln1118_3123 = mul i26 %sext_ln1118_1517, 423

]]></Node>
<StgValue><ssdm name="mul_ln1118_3123"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:49  %trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3123, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:51  %mul_ln1118_3124 = mul i26 %sext_ln1118_1518, -379

]]></Node>
<StgValue><ssdm name="mul_ln1118_3124"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:52  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3124, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:54  %mul_ln1118_3125 = mul i24 %sext_ln1118_1519, 123

]]></Node>
<StgValue><ssdm name="mul_ln1118_3125"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:55  %trunc_ln708_2937 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3125, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2937"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:58  %mul_ln1118_3126 = mul i26 %sext_ln1118_1521, 437

]]></Node>
<StgValue><ssdm name="mul_ln1118_3126"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:61  %mul_ln1118_3127 = mul i24 %sext_ln1118_1522, -82

]]></Node>
<StgValue><ssdm name="mul_ln1118_3127"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:65  %mul_ln1118_3128 = mul i25 %sext_ln1118_1524, 242

]]></Node>
<StgValue><ssdm name="mul_ln1118_3128"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:69  %mul_ln1118_3129 = mul i25 %sext_ln1118_1525, -206

]]></Node>
<StgValue><ssdm name="mul_ln1118_3129"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:73  %mul_ln1118_3130 = mul i26 %sext_ln1118_1526, 432

]]></Node>
<StgValue><ssdm name="mul_ln1118_3130"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:76  %mul_ln1118_3131 = mul i26 %sext_ln1118_1527, 404

]]></Node>
<StgValue><ssdm name="mul_ln1118_3131"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:79  %mul_ln1118_3132 = mul i26 %sext_ln1118_1528, 400

]]></Node>
<StgValue><ssdm name="mul_ln1118_3132"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:82  %mul_ln1118_3133 = mul i26 %sext_ln1118_1529, -788

]]></Node>
<StgValue><ssdm name="mul_ln1118_3133"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:85  %mul_ln1118_3134 = mul i24 %sext_ln1118_1530, 77

]]></Node>
<StgValue><ssdm name="mul_ln1118_3134"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:89  %mul_ln1118_3135 = mul i24 %sext_ln1118_1532, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_3135"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:92  %sext_ln1118_1533 = sext i16 %tmp_data_1_V_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_1533"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:93  %mul_ln1118_3136 = mul i25 %sext_ln1118_1533, 210

]]></Node>
<StgValue><ssdm name="mul_ln1118_3136"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="16">
<![CDATA[
hls_label_1:96  %sext_ln1118_1534 = sext i16 %tmp_data_2_V_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_1534"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:97  %mul_ln1118_3137 = mul i25 %sext_ln1118_1534, 137

]]></Node>
<StgValue><ssdm name="mul_ln1118_3137"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:100  %add_ln703 = add i16 %trunc_ln708_12, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:108  %add_ln703_3674 = add i16 %trunc_ln708_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln703_3674"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln300 = add nsw i32 %pX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln300, i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln301 = add i32 %sX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln301 = select i1 %icmp_ln266, i32 2, i32 %add_ln301

]]></Node>
<StgValue><ssdm name="select_ln301"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln301, i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2_depthwise>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln296 = add nsw i32 %pY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln296, i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln266_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln297 = add i32 %sY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln297 = select i1 %icmp_ln266_4, i32 2, i32 %add_ln297

]]></Node>
<StgValue><ssdm name="select_ln297"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="239" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:24  %mul_ln1118_3118 = mul i25 %sext_ln1118_1509, -201

]]></Node>
<StgValue><ssdm name="mul_ln1118_3118"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:35  %mul_ln1118_3119 = mul i26 %sext_ln1118_1513, -368

]]></Node>
<StgValue><ssdm name="mul_ln1118_3119"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:56  %sext_ln1118_1520 = sext i14 %trunc_ln708_2937 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_1520"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:58  %mul_ln1118_3126 = mul i26 %sext_ln1118_1521, 437

]]></Node>
<StgValue><ssdm name="mul_ln1118_3126"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:61  %mul_ln1118_3127 = mul i24 %sext_ln1118_1522, -82

]]></Node>
<StgValue><ssdm name="mul_ln1118_3127"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:65  %mul_ln1118_3128 = mul i25 %sext_ln1118_1524, 242

]]></Node>
<StgValue><ssdm name="mul_ln1118_3128"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:69  %mul_ln1118_3129 = mul i25 %sext_ln1118_1525, -206

]]></Node>
<StgValue><ssdm name="mul_ln1118_3129"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:70  %trunc_ln708_2940 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_3129, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2940"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:73  %mul_ln1118_3130 = mul i26 %sext_ln1118_1526, 432

]]></Node>
<StgValue><ssdm name="mul_ln1118_3130"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:74  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3130, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:76  %mul_ln1118_3131 = mul i26 %sext_ln1118_1527, 404

]]></Node>
<StgValue><ssdm name="mul_ln1118_3131"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:77  %trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3131, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:79  %mul_ln1118_3132 = mul i26 %sext_ln1118_1528, 400

]]></Node>
<StgValue><ssdm name="mul_ln1118_3132"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:80  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3132, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:82  %mul_ln1118_3133 = mul i26 %sext_ln1118_1529, -788

]]></Node>
<StgValue><ssdm name="mul_ln1118_3133"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:83  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3133, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:85  %mul_ln1118_3134 = mul i24 %sext_ln1118_1530, 77

]]></Node>
<StgValue><ssdm name="mul_ln1118_3134"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:86  %trunc_ln708_2941 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3134, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2941"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:87  %sext_ln1118_1531 = sext i14 %trunc_ln708_2941 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_1531"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:89  %mul_ln1118_3135 = mul i24 %sext_ln1118_1532, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_3135"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:93  %mul_ln1118_3136 = mul i25 %sext_ln1118_1533, 210

]]></Node>
<StgValue><ssdm name="mul_ln1118_3136"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:97  %mul_ln1118_3137 = mul i25 %sext_ln1118_1534, 137

]]></Node>
<StgValue><ssdm name="mul_ln1118_3137"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:109  %add_ln703_3675 = add i16 %trunc_ln708_22, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln703_3675"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:110  %add_ln703_3676 = add i16 %add_ln703_3674, %add_ln703_3675

]]></Node>
<StgValue><ssdm name="add_ln703_3676"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:121  %add_ln703_3686 = add i15 %sext_ln1118_1531, %sext_ln1118_1520

]]></Node>
<StgValue><ssdm name="add_ln703_3686"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln297, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2_depthwise>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2_depthwise>.exit.i:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:5  %sext_ln708 = sext i15 %trunc_ln to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:9  %sext_ln708_1167 = sext i14 %trunc_ln708_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1167"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:24  %mul_ln1118_3118 = mul i25 %sext_ln1118_1509, -201

]]></Node>
<StgValue><ssdm name="mul_ln1118_3118"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:25  %trunc_ln708_2934 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_3118, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2934"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:26  %sext_ln708_1169 = sext i15 %trunc_ln708_2934 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1169"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1:33  %sext_ln1118_1512 = sext i11 %trunc_ln708_2935 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_1512"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:35  %mul_ln1118_3119 = mul i26 %sext_ln1118_1513, -368

]]></Node>
<StgValue><ssdm name="mul_ln1118_3119"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:36  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3119, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:40  %sext_ln708_1170 = sext i15 %trunc_ln708_2936 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1170"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_1:58  %mul_ln1118_3126 = mul i26 %sext_ln1118_1521, 437

]]></Node>
<StgValue><ssdm name="mul_ln1118_3126"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:59  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3126, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:61  %mul_ln1118_3127 = mul i24 %sext_ln1118_1522, -82

]]></Node>
<StgValue><ssdm name="mul_ln1118_3127"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:62  %trunc_ln708_2938 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3127, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2938"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:63  %sext_ln1118_1523 = sext i14 %trunc_ln708_2938 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_1523"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:65  %mul_ln1118_3128 = mul i25 %sext_ln1118_1524, 242

]]></Node>
<StgValue><ssdm name="mul_ln1118_3128"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:66  %trunc_ln708_2939 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_3128, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2939"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:67  %sext_ln708_1171 = sext i15 %trunc_ln708_2939 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1171"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:71  %sext_ln708_1172 = sext i15 %trunc_ln708_2940 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1172"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_1:89  %mul_ln1118_3135 = mul i24 %sext_ln1118_1532, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_3135"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:90  %trunc_ln708_2942 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3135, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2942"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:91  %sext_ln708_1173 = sext i14 %trunc_ln708_2942 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1173"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:93  %mul_ln1118_3136 = mul i25 %sext_ln1118_1533, 210

]]></Node>
<StgValue><ssdm name="mul_ln1118_3136"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:97  %mul_ln1118_3137 = mul i25 %sext_ln1118_1534, 137

]]></Node>
<StgValue><ssdm name="mul_ln1118_3137"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:101  %add_ln703_3667 = add i16 %trunc_ln708_21, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln703_3667"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:102  %add_ln703_3668 = add i16 %add_ln703, %add_ln703_3667

]]></Node>
<StgValue><ssdm name="add_ln703_3668"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:103  %add_ln703_3669 = add i16 %sext_ln708_1169, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703_3669"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:104  %add_ln703_3670 = add i16 %sext_ln708_1173, %sext_ln708_1172

]]></Node>
<StgValue><ssdm name="add_ln703_3670"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:105  %add_ln703_3671 = add i16 %sext_ln708_1170, %add_ln703_3670

]]></Node>
<StgValue><ssdm name="add_ln703_3671"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:106  %add_ln703_3672 = add i16 %add_ln703_3669, %add_ln703_3671

]]></Node>
<StgValue><ssdm name="add_ln703_3672"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:107  %tmp_data_0_V = add i16 %add_ln703_3668, %add_ln703_3672

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:112  %add_ln703_3678 = add i15 %sext_ln1118_1512, %sext_ln1118_1523

]]></Node>
<StgValue><ssdm name="add_ln703_3678"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:113  %sext_ln703 = sext i15 %add_ln703_3678 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:114  %add_ln703_3679 = add i16 %sext_ln708_1167, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_3679"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:118  %add_ln703_3683 = add i16 %trunc_ln708_11, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703_3683"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:119  %add_ln703_3684 = add i16 %add_ln703_3682, %add_ln703_3683

]]></Node>
<StgValue><ssdm name="add_ln703_3684"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:120  %add_ln703_3685 = add i16 %sext_ln708_1171, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln703_3685"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str88)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 6, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln26"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:19  %sext_ln708_1168 = sext i14 %trunc_ln708_2933 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1168"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:93  %mul_ln1118_3136 = mul i25 %sext_ln1118_1533, 210

]]></Node>
<StgValue><ssdm name="mul_ln1118_3136"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:94  %trunc_ln708_2943 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_3136, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2943"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:95  %sext_ln708_1174 = sext i15 %trunc_ln708_2943 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1174"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_1:97  %mul_ln1118_3137 = mul i25 %sext_ln1118_1534, 137

]]></Node>
<StgValue><ssdm name="mul_ln1118_3137"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:98  %trunc_ln708_2944 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_3137, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2944"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:99  %sext_ln708_1175 = sext i15 %trunc_ln708_2944 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1175"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:111  %add_ln703_3677 = add i16 %sext_ln708_1168, %sext_ln708_1174

]]></Node>
<StgValue><ssdm name="add_ln703_3677"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:115  %add_ln703_3680 = add i16 %add_ln703_3677, %add_ln703_3679

]]></Node>
<StgValue><ssdm name="add_ln703_3680"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:116  %tmp_data_1_V = add i16 %add_ln703_3676, %add_ln703_3680

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:122  %sext_ln703_779 = sext i15 %add_ln703_3686 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_779"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:123  %add_ln703_3687 = add i16 %sext_ln708_1175, %sext_ln703_779

]]></Node>
<StgValue><ssdm name="add_ln703_3687"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:124  %add_ln703_3688 = add i16 %add_ln703_3685, %add_ln703_3687

]]></Node>
<StgValue><ssdm name="add_ln703_3688"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:125  %tmp_data_2_V = add i16 %add_ln703_3684, %add_ln703_3688

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
hls_label_1:126  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)

]]></Node>
<StgValue><ssdm name="write_ln284"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:127  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str88, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:128  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0">
<![CDATA[
depthwise_conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2_depthwise>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
