
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: burst_total[0]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Endpoint: next_addr[4]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ burst_total[0]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.69    0.01    0.10    0.10 v burst_total[0]$_DFFE_PN0P_/Q (DFFR_X1)
                                         burst_total[0] (net)
                  0.01    0.00    0.10 v _0724_/A (BUF_X1)
     4    9.48    0.01    0.04    0.14 v _0724_/Z (BUF_X1)
                                         _0131_ (net)
                  0.01    0.00    0.14 v _0725_/A3 (NOR3_X2)
     2    5.50    0.03    0.06    0.20 ^ _0725_/ZN (NOR3_X2)
                                         _0681_ (net)
                  0.03    0.00    0.20 ^ _1288_/B (HA_X1)
     1    3.80    0.03    0.06    0.26 ^ _1288_/S (HA_X1)
                                         _0683_ (net)
                  0.03    0.00    0.26 ^ _1289_/B (HA_X1)
     1    1.91    0.02    0.05    0.31 ^ _1289_/S (HA_X1)
                                         _0685_ (net)
                  0.02    0.00    0.31 ^ _0766_/A3 (NAND3_X1)
     1    3.31    0.02    0.03    0.34 v _0766_/ZN (NAND3_X1)
                                         _0163_ (net)
                  0.02    0.00    0.34 v _0772_/A (AOI221_X2)
     1    3.78    0.04    0.08    0.42 ^ _0772_/ZN (AOI221_X2)
                                         _0169_ (net)
                  0.04    0.00    0.42 ^ _0777_/B1 (OAI221_X2)
     5   15.32    0.03    0.05    0.47 v _0777_/ZN (OAI221_X2)
                                         _0174_ (net)
                  0.03    0.00    0.47 v _0924_/B2 (AOI21_X4)
     7   20.58    0.04    0.06    0.53 ^ _0924_/ZN (AOI21_X4)
                                         _0259_ (net)
                  0.04    0.00    0.53 ^ _0937_/A (BUF_X4)
    10   25.96    0.02    0.04    0.57 ^ _0937_/Z (BUF_X4)
                                         _0271_ (net)
                  0.02    0.00    0.57 ^ _1209_/S (MUX2_X1)
     1    1.33    0.01    0.06    0.63 v _1209_/Z (MUX2_X1)
                                         _0089_ (net)
                  0.01    0.00    0.63 v next_addr[4]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.63   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13036774098873138

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6566

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.593384742736816

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8207

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.12e-04   2.96e-04   1.09e-05   1.22e-03  50.1%
Combinational          7.37e-04   4.54e-04   2.44e-05   1.22e-03  49.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.65e-03   7.49e-04   3.53e-05   2.43e-03 100.0%
                          67.8%      30.8%       1.5%
