adc_ram.v,verilog,xil_defaultlib,../../../../abc_top.srcs/sources_1/ip/adc_ram/sim/adc_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
