{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488567161269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488567161279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 10:52:40 2017 " "Processing started: Fri Mar 03 10:52:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488567161279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567161279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567161279 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1488567161439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567163580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567163580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567163640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567163640 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488567165502 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488567165502 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488567165502 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488567165502 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165502 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165717 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165718 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165718 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165719 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165719 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165719 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165720 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165721 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165731 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1488567165731 ""}  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165731 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[15\]~19\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[15\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[15\]~88\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[15\]~88\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[15\]~88\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[15\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[15\]~19\|dataf " "Node \"cpu\|unit\|pick\|inst3\|out\[15\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[9\]~22\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[9\]~21\|dataa " "Node \"cpu\|unit\|pick\|inst3\|out\[9\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[9\]~21\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[9\]~22\|datab " "Node \"cpu\|unit\|pick\|inst3\|out\[9\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[12\]~33\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[12\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[12\]~64\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[12\]~64\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[12\]~64\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[12\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[12\]~33\|datac " "Node \"cpu\|unit\|pick\|inst3\|out\[12\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[10\]~38\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[10\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[10\]~37\|datac " "Node \"cpu\|unit\|pick\|inst3\|out\[10\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[10\]~37\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[10\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[10\]~38\|datae " "Node \"cpu\|unit\|pick\|inst3\|out\[10\]~38\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[11\]~35\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[11\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[11\]~60\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[11\]~60\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[11\]~60\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[11\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[11\]~35\|datae " "Node \"cpu\|unit\|pick\|inst3\|out\[11\]~35\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[14\]~29\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[14\]~72\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[14\]~72\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[14\]~72\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[14\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[14\]~29\|datad " "Node \"cpu\|unit\|pick\|inst3\|out\[14\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[13\]~31\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[13\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[13\]~68\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[13\]~68\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[13\]~68\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[13\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[13\]~31\|datae " "Node \"cpu\|unit\|pick\|inst3\|out\[13\]~31\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[0\]~76\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[0\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[0\]~76\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[0\]~76\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[2\]~80\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[2\]~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[2\]~4\|datab " "Node \"cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[2\]~4\|combout " "Node \"cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[2\]~80\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[2\]~80\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[1\]~27\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[1\]~0\|dataa " "Node \"cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[1\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[1\]~0\|combout " "Node \"cpu\|unit\|pick\|gen_2_mux_2_1\[0\].inst2\|out\[1\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[1\]~27\|dataf " "Node \"cpu\|unit\|pick\|inst3\|out\[1\]~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[3\]~24\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[3\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[3\]~84\|dataa " "Node \"cpu\|unit\|pick\|inst3\|out\[3\]~84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[3\]~84\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[3\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[3\]~24\|dataa " "Node \"cpu\|unit\|pick\|inst3\|out\[3\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[8\]~41\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[8\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[8\]~40\|datab " "Node \"cpu\|unit\|pick\|inst3\|out\[8\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[8\]~40\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[8\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[8\]~41\|datae " "Node \"cpu\|unit\|pick\|inst3\|out\[8\]~41\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[6\]~45\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[6\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[6\]~52\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[6\]~52\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[6\]~52\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[6\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[6\]~45\|dataa " "Node \"cpu\|unit\|pick\|inst3\|out\[6\]~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[4\]~51\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[4\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[4\]~50\|dataf " "Node \"cpu\|unit\|pick\|inst3\|out\[4\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[4\]~50\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[4\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[4\]~51\|datab " "Node \"cpu\|unit\|pick\|inst3\|out\[4\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[5\]~48\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[5\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[5\]~47\|datab " "Node \"cpu\|unit\|pick\|inst3\|out\[5\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[5\]~47\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[5\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[5\]~48\|datad " "Node \"cpu\|unit\|pick\|inst3\|out\[5\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[7\]~43\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[7\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[7\]~56\|datag " "Node \"cpu\|unit\|pick\|inst3\|out\[7\]~56\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[7\]~56\|combout " "Node \"cpu\|unit\|pick\|inst3\|out\[7\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|unit\|pick\|inst3\|out\[7\]~43\|datae " "Node \"cpu\|unit\|pick\|inst3\|out\[7\]~43\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488567165781 ""}  } { { "ALU.sv" "" { Text "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/ALU.sv" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Node: CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|pc\[0\] CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Register CPU:cpu\|pc\[0\] is being clocked by CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567165818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165818 "|CPU_main|CPU:cpu|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[25\] " "Node: clock_divider:cdiv\|divided_clocks\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] clock_divider:cdiv\|divided_clocks\[25\] " "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] is being clocked by clock_divider:cdiv\|divided_clocks\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567165818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165818 "|CPU_main|clock_divider:cdiv|divided_clocks[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|pc\[0\] " "Node: CPU:cpu\|pc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] CPU:cpu\|pc\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by CPU:cpu\|pc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567165818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567165818 "|CPU_main|CPU:cpu|pc[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567165913 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1488567165982 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488567166022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.296 " "Worst-case setup slack is 11.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.296               0.000 altera_reserved_tck  " "   11.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.827               0.000 CLOCK_50  " "   15.827               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567166322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567166372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.732 " "Worst-case recovery slack is 25.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.732               0.000 altera_reserved_tck  " "   25.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567166413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.823 " "Worst-case removal slack is 0.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 altera_reserved_tck  " "    0.823               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567166442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.728 " "Worst-case minimum pulse width slack is 8.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.728               0.000 CLOCK_50  " "    8.728               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.243               0.000 altera_reserved_tck  " "   15.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567166452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567166452 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488567166742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567166822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567182679 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Node: CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|pc\[0\] CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Register CPU:cpu\|pc\[0\] is being clocked by CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567183609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567183609 "|CPU_main|CPU:cpu|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[25\] " "Node: clock_divider:cdiv\|divided_clocks\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] clock_divider:cdiv\|divided_clocks\[25\] " "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] is being clocked by clock_divider:cdiv\|divided_clocks\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567183609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567183609 "|CPU_main|clock_divider:cdiv|divided_clocks[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|pc\[0\] " "Node: CPU:cpu\|pc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] CPU:cpu\|pc\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by CPU:cpu\|pc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567183609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567183609 "|CPU_main|CPU:cpu|pc[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567183630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.395 " "Worst-case setup slack is 11.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.395               0.000 altera_reserved_tck  " "   11.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.783               0.000 CLOCK_50  " "   15.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567183859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 altera_reserved_tck  " "    0.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 CLOCK_50  " "    0.405               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567183909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.889 " "Worst-case recovery slack is 25.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.889               0.000 altera_reserved_tck  " "   25.889               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567183940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.781 " "Worst-case removal slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 altera_reserved_tck  " "    0.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567183970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.684 " "Worst-case minimum pulse width slack is 8.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.684               0.000 CLOCK_50  " "    8.684               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.225               0.000 altera_reserved_tck  " "   15.225               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567183980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567183980 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488567184270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567184510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567200819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Node: CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|pc\[0\] CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Register CPU:cpu\|pc\[0\] is being clocked by CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567201730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567201730 "|CPU_main|CPU:cpu|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[25\] " "Node: clock_divider:cdiv\|divided_clocks\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] clock_divider:cdiv\|divided_clocks\[25\] " "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] is being clocked by clock_divider:cdiv\|divided_clocks\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567201730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567201730 "|CPU_main|clock_divider:cdiv|divided_clocks[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|pc\[0\] " "Node: CPU:cpu\|pc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] CPU:cpu\|pc\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by CPU:cpu\|pc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567201730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567201730 "|CPU_main|CPU:cpu|pc[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567201750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.888 " "Worst-case setup slack is 13.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.888               0.000 altera_reserved_tck  " "   13.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.270               0.000 CLOCK_50  " "   17.270               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567201859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 CLOCK_50  " "    0.081               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567201930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.726 " "Worst-case recovery slack is 28.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.726               0.000 altera_reserved_tck  " "   28.726               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567201960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567201960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.452 " "Worst-case removal slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567202010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.647 " "Worst-case minimum pulse width slack is 8.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.647               0.000 CLOCK_50  " "    8.647               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.817               0.000 altera_reserved_tck  " "   14.817               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567202020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567202020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488567202310 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Node: CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|pc\[0\] CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] " "Register CPU:cpu\|pc\[0\] is being clocked by CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567203030 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567203030 "|CPU_main|CPU:cpu|clock_divider:cdiv|divided_clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[25\] " "Node: clock_divider:cdiv\|divided_clocks\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] clock_divider:cdiv\|divided_clocks\[25\] " "Register CPU:cpu\|clock_divider:cdiv\|divided_clocks\[0\] is being clocked by clock_divider:cdiv\|divided_clocks\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567203030 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567203030 "|CPU_main|clock_divider:cdiv|divided_clocks[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:cpu\|pc\[0\] " "Node: CPU:cpu\|pc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] CPU:cpu\|pc\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by CPU:cpu\|pc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1488567203030 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1488567203030 "|CPU_main|CPU:cpu|pc[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567203050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.252 " "Worst-case setup slack is 14.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.252               0.000 altera_reserved_tck  " "   14.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.453               0.000 CLOCK_50  " "   17.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567203170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLOCK_50  " "    0.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567203230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.990 " "Worst-case recovery slack is 28.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.990               0.000 altera_reserved_tck  " "   28.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567203250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 altera_reserved_tck  " "    0.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567203292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.612 " "Worst-case minimum pulse width slack is 8.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.612               0.000 CLOCK_50  " "    8.612               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.793               0.000 altera_reserved_tck  " "   14.793               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488567203302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567203302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567205721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567205721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab4/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567205811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 79 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1532 " "Peak virtual memory: 1532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488567206083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 10:53:26 2017 " "Processing ended: Fri Mar 03 10:53:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488567206083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488567206083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488567206083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488567206083 ""}
