vhdl work ../../clock_divide.vhd
vhdl work ../example_design/clock_divide_exdes.vhd
