[
    {
        "Code": "case ( flag_register_18 ) \n   7'b11111x0 : begin\n     reg_10 <= auth_2\n     sig_11 = hw_14\n     rst_17 <= core_2;\n   end\n   6'h3a : begin\n     rx_2 = cfg_3\n     tx_11 = err_1\n     err_15 = fsm_18;\n   end\n   default : begin \n     tx_13 = fsm_10\n     auth_15 <= chip_2\n     core_1 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( flag_register_18 ) == ( 7'b11111x0 ) |-> reg_10 == auth_2 && sig_11 == hw_14 && rst_17 == core_2 ; endproperty \n property name; @(posedge clk_osc_11) ( flag_register_18 ) == ( 6'h3a ) |-> rx_2 == cfg_3 && tx_11 == err_1 && err_15 == fsm_18 ; endproperty \n property name; ( flag_register_18 ) != 7'b11111x0 && @(posedge clk_osc_11) ( flag_register_18 ) != 6'h3a  |-> tx_13 == fsm_10 && auth_15 == chip_2 && core_1 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( enable_3 ) \n   7'h1b : begin\n     fsm_17 <= data_20\n     auth_3 = clk_4\n     hw_10 <= hw_17;\n   end\n   default : begin \n     err_4 = hw_12\n     chip_20 <= tx_6\n     tx_18 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_13) ( enable_3 ) == ( 7'h1b ) |-> fsm_17 == data_20 && auth_3 == clk_4 && hw_10 == hw_17 ; endproperty \n property name; @(negedge clock_source_13) ( enable_3 ) != 7'h1b  |-> err_4 == hw_12 && chip_20 == tx_6 && tx_18 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "case ( interrupt_control_status_14 ) \n   7'b111111x : begin\n     rx_10 = chip_9\n     core_20 <= rst_5;\n   end\n   6'b111xx0 : begin\n     rst_19 = auth_9\n     sig_5 = tx_5;\n   end\n   7'h53 : begin\n     hw_3 = chip_20\n     cfg_6 <= err_10;\n   end\n   default : begin \n     reg_8 = tx_12\n     err_20 = data_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_5) ( interrupt_control_status_14 ) == ( 7'b111111x ) |-> rx_10 == chip_9 && core_20 == rst_5 ; endproperty \n property name; @(negedge clk_enable_5) ( interrupt_control_status_14 ) == ( 6'b111xx0 ) |-> rst_19 == auth_9 && sig_5 == tx_5 ; endproperty \n property name; @(negedge clk_enable_5) ( interrupt_control_status_14 ) == ( 7'h53 ) |-> hw_3 == chip_20 && cfg_6 == err_10 ; endproperty \n property name; ( interrupt_control_status_14 ) != 7'b111111x && ( interrupt_control_status_14 ) != 6'b111xx0 && @(negedge clk_enable_5) ( interrupt_control_status_14 ) != 7'h53  |-> reg_8 == tx_12 && err_20 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "case ( operation_status_4 ) \n   7'b01100x1 : begin\n     reg_10 <= chip_16\n     clk_8 <= reg_11;\n   end\n   default : begin \n     data_11 <= data_17\n     cfg_11 <= sig_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_2) ( operation_status_4 ) == ( 7'b01100x1 ) |-> reg_10 == chip_16 && clk_8 == reg_11 ; endproperty \n property name; @(negedge clk_reset_2) ( operation_status_4 ) != 7'b01100x1  |-> data_11 == data_17 && cfg_11 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "case ( status_buffer_6 ) \n   7'bx0010x0 : begin\n     hw_9 <= fsm_5\n     core_19 <= hw_12;\n   end\n   default : begin \n     auth_16 <= sig_3\n     hw_11 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_8) ( status_buffer_6 ) == ( 7'bx0010x0 ) |-> hw_9 == fsm_5 && core_19 == hw_12 ; endproperty \n property name; @(posedge clock_ctrl_8) ( status_buffer_6 ) != 7'bx0010x0  |-> auth_16 == sig_3 && hw_11 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "case ( control_flag_1 ) \n   7'h25 : begin\n     rx_2 <= clk_13\n     err_13 = fsm_9\n     auth_2 = reg_7;\n   end\n   7'bxx1xx10 : begin\n     fsm_10 <= hw_3\n     fsm_8 = cfg_5\n     rx_4 <= data_17;\n   end\n   default : begin \n     rx_15 <= sig_20\n     fsm_5 = hw_9\n     rx_14 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_2) ( control_flag_1 ) == ( 7'h25 ) |-> rx_2 == clk_13 && err_13 == fsm_9 && auth_2 == reg_7 ; endproperty \n property name; @(posedge main_clk_2) ( control_flag_1 ) == ( 7'bxx1xx10 ) |-> fsm_10 == hw_3 && fsm_8 == cfg_5 && rx_4 == data_17 ; endproperty \n property name; ( control_flag_1 ) != 7'h25 && @(posedge main_clk_2) ( control_flag_1 ) != 7'bxx1xx10  |-> rx_15 == sig_20 && fsm_5 == hw_9 && rx_14 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "case ( address_status_4 ) \n   6'b0100xx : begin\n     core_13 = chip_15\n     auth_10 <= reg_17;\n   end\n   clk_8 : begin\n     core_4 <= reg_11\n     hw_13 <= rst_12;\n   end\n   7'bxxx01x0 : begin\n     err_14 <= hw_3\n     core_16 = data_6;\n   end\n   default : begin \n     sig_7 = chip_2\n     reg_13 = reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( address_status_4 ) == ( 6'b0100xx ) |-> core_13 == chip_15 && auth_10 == reg_17 ; endproperty \n property name; @(posedge clock_div_18) ( address_status_4 ) == ( clk_8 ) |-> core_4 == reg_11 && hw_13 == rst_12 ; endproperty \n property name; @(posedge clock_div_18) ( address_status_4 ) == ( 7'bxxx01x0 ) |-> err_14 == hw_3 && core_16 == data_6 ; endproperty \n property name; ( address_status_4 ) != 6'b0100xx && ( address_status_4 ) != clk_8 && @(posedge clock_div_18) ( address_status_4 ) != 7'bxxx01x0  |-> sig_7 == chip_2 && reg_13 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( address_status_12 ) \n   7'b0111x00 : begin\n     sig_4 = rx_6\n     data_17 = tx_19;\n   end\n   default : begin \n     clk_5 <= fsm_17\n     cfg_11 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( address_status_12 ) == ( 7'b0111x00 ) |-> sig_4 == rx_6 && data_17 == tx_19 ; endproperty \n property name; @(negedge clk_gen_9) ( address_status_12 ) != 7'b0111x00  |-> clk_5 == fsm_17 && cfg_11 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( flag_register_2 ) \n   7'bx0xxxx0 : begin\n     chip_8 <= chip_20\n     core_6 = err_2;\n   end\n   5'b0101x : begin\n     rst_12 = fsm_6\n     rst_20 = core_18;\n   end\n   6'bx11000 : begin\n     chip_14 = rst_11\n     reg_10 = sig_10;\n   end\n   default : begin \n     reg_6 <= core_12\n     rx_13 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( flag_register_2 ) == ( 7'bx0xxxx0 ) |-> chip_8 == chip_20 && core_6 == err_2 ; endproperty \n property name; @(posedge clk_out_1) ( flag_register_2 ) == ( 5'b0101x ) |-> rst_12 == fsm_6 && rst_20 == core_18 ; endproperty \n property name; @(posedge clk_out_1) ( flag_register_2 ) == ( 6'bx11000 ) |-> chip_14 == rst_11 && reg_10 == sig_10 ; endproperty \n property name; ( flag_register_2 ) != 7'bx0xxxx0 && ( flag_register_2 ) != 5'b0101x && @(posedge clk_out_1) ( flag_register_2 ) != 6'bx11000  |-> reg_6 == core_12 && rx_13 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( control_buffer_8 ) \n   7'h57 : begin\n     core_15 = auth_2\n     rst_9 <= cfg_3\n     hw_2 = sig_5;\n   end\n   3'h5 : begin\n     sig_4 <= cfg_17\n     rst_16 <= err_10\n     tx_9 = core_1;\n   end\n   default : begin \n     core_20 = chip_15\n     core_13 = err_14\n     reg_8 <= chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( control_buffer_8 ) == ( 7'h57 ) |-> core_15 == auth_2 && rst_9 == cfg_3 && hw_2 == sig_5 ; endproperty \n property name; @(posedge mem_clock_20) ( control_buffer_8 ) == ( 3'h5 ) |-> sig_4 == cfg_17 && rst_16 == err_10 && tx_9 == core_1 ; endproperty \n property name; ( control_buffer_8 ) != 7'h57 && @(posedge mem_clock_20) ( control_buffer_8 ) != 3'h5  |-> core_20 == chip_15 && core_13 == err_14 && reg_8 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( flag_register_9 ) \n   6'bx1101x : begin\n     rst_9 <= rx_19\n     tx_7 = hw_18\n     sig_4 = fsm_6;\n   end\n   7'h3 : begin\n     chip_12 = rx_3\n     auth_7 = err_9\n     auth_20 <= reg_17;\n   end\n   7'b0x1xx1x : begin\n     clk_7 = fsm_2\n     reg_16 = fsm_14\n     core_9 = core_11;\n   end\n   default : begin \n     auth_15 <= auth_10\n     tx_20 = reg_12\n     hw_3 = err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( flag_register_9 ) == ( 6'bx1101x ) |-> rst_9 == rx_19 && tx_7 == hw_18 && sig_4 == fsm_6 ; endproperty \n property name; @(negedge ref_clk_18) ( flag_register_9 ) == ( 7'h3 ) |-> chip_12 == rx_3 && auth_7 == err_9 && auth_20 == reg_17 ; endproperty \n property name; @(negedge ref_clk_18) ( flag_register_9 ) == ( 7'b0x1xx1x ) |-> clk_7 == fsm_2 && reg_16 == fsm_14 && core_9 == core_11 ; endproperty \n property name; ( flag_register_9 ) != 6'bx1101x && ( flag_register_9 ) != 7'h3 && @(negedge ref_clk_18) ( flag_register_9 ) != 7'b0x1xx1x  |-> auth_15 == auth_10 && tx_20 == reg_12 && hw_3 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( data_status_register_status_4 ) \n   6'h15 : begin\n     clk_9 <= chip_16\n     rst_18 = cfg_16\n     hw_5 <= auth_2;\n   end\n   7'b1x1011x : begin\n     cfg_18 <= tx_11\n     err_16 = sig_20\n     auth_20 = reg_5;\n   end\n   default : begin \n     cfg_11 <= tx_18\n     core_8 <= tx_1\n     rst_15 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_20) ( data_status_register_status_4 ) == ( 6'h15 ) |-> clk_9 == chip_16 && rst_18 == cfg_16 && hw_5 == auth_2 ; endproperty \n property name; @(posedge clk_out_20) ( data_status_register_status_4 ) == ( 7'b1x1011x ) |-> cfg_18 == tx_11 && err_16 == sig_20 && auth_20 == reg_5 ; endproperty \n property name; ( data_status_register_status_4 ) != 6'h15 && @(posedge clk_out_20) ( data_status_register_status_4 ) != 7'b1x1011x  |-> cfg_11 == tx_18 && core_8 == tx_1 && rst_15 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "case ( data_in_5 ) \n   7'bxxx0xx1 : begin\n     fsm_8 <= fsm_11\n     data_10 = sig_17\n     chip_19 <= rx_19;\n   end\n   7'b10xxx0x : begin\n     data_9 <= err_19\n     data_1 = err_14\n     sig_18 = tx_8;\n   end\n   default : begin \n     cfg_15 = chip_2\n     core_1 <= hw_13\n     core_10 <= rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_5) ( data_in_5 ) == ( 7'bxxx0xx1 ) |-> fsm_8 == fsm_11 && data_10 == sig_17 && chip_19 == rx_19 ; endproperty \n property name; @(negedge clock_source_5) ( data_in_5 ) == ( 7'b10xxx0x ) |-> data_9 == err_19 && data_1 == err_14 && sig_18 == tx_8 ; endproperty \n property name; ( data_in_5 ) != 7'bxxx0xx1 && @(negedge clock_source_5) ( data_in_5 ) != 7'b10xxx0x  |-> cfg_15 == chip_2 && core_1 == hw_13 && core_10 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "case ( data_register_status_20 ) \n   7'bxx1xx1x : begin\n     auth_16 <= chip_11\n     sig_6 <= core_4\n     clk_2 = rst_11;\n   end\n   default : begin \n     core_17 = tx_3\n     err_5 = clk_4\n     err_5 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_1) ( data_register_status_20 ) == ( 7'bxx1xx1x ) |-> auth_16 == chip_11 && sig_6 == core_4 && clk_2 == rst_11 ; endproperty \n property name; @(negedge core_clock_1) ( data_register_status_20 ) != 7'bxx1xx1x  |-> core_17 == tx_3 && err_5 == clk_4 && err_5 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "case ( data_buffer_status_15 ) \n   6'b111111 : begin\n     cfg_5 <= chip_8\n     clk_5 = hw_5;\n   end\n   6'bx1011x : begin\n     reg_12 = data_17\n     cfg_19 <= rst_7;\n   end\n   3'bx0x : begin\n     fsm_6 <= hw_16\n     reg_3 <= auth_12;\n   end\n   default : begin \n     rx_8 = auth_20\n     clk_20 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( data_buffer_status_15 ) == ( 6'b111111 ) |-> cfg_5 == chip_8 && clk_5 == hw_5 ; endproperty \n property name; @(posedge ref_clk_4) ( data_buffer_status_15 ) == ( 6'bx1011x ) |-> reg_12 == data_17 && cfg_19 == rst_7 ; endproperty \n property name; @(posedge ref_clk_4) ( data_buffer_status_15 ) == ( 3'bx0x ) |-> fsm_6 == hw_16 && reg_3 == auth_12 ; endproperty \n property name; ( data_buffer_status_15 ) != 6'b111111 && ( data_buffer_status_15 ) != 6'bx1011x && @(posedge ref_clk_4) ( data_buffer_status_15 ) != 3'bx0x  |-> rx_8 == auth_20 && clk_20 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( read_enable_2 ) \n   7'h4b : begin\n     tx_4 = tx_1\n     rst_4 <= tx_5\n     data_2 <= rx_15;\n   end\n   7'bxxx0x00 : begin\n     auth_1 <= sig_2\n     reg_4 = rx_2\n     rx_8 <= cfg_11;\n   end\n   default : begin \n     chip_14 = sig_18\n     tx_20 <= clk_13\n     chip_15 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_11) ( read_enable_2 ) == ( 7'h4b ) |-> tx_4 == tx_1 && rst_4 == tx_5 && data_2 == rx_15 ; endproperty \n property name; @(negedge clk_enable_11) ( read_enable_2 ) == ( 7'bxxx0x00 ) |-> auth_1 == sig_2 && reg_4 == rx_2 && rx_8 == cfg_11 ; endproperty \n property name; ( read_enable_2 ) != 7'h4b && @(negedge clk_enable_11) ( read_enable_2 ) != 7'bxxx0x00  |-> chip_14 == sig_18 && tx_20 == clk_13 && chip_15 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "case ( operation_status_9 ) \n   6'b00x1xx : begin\n     core_13 <= cfg_4\n     chip_18 <= clk_14;\n   end\n   default : begin \n     reg_17 = rst_13\n     sig_18 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_10) ( operation_status_9 ) == ( 6'b00x1xx ) |-> core_13 == cfg_4 && chip_18 == clk_14 ; endproperty \n property name; @(posedge clk_osc_10) ( operation_status_9 ) != 6'b00x1xx  |-> reg_17 == rst_13 && sig_18 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "case ( counter_4 ) \n   7'bx1x0x1x : begin\n     rst_8 <= cfg_18\n     tx_8 = sig_1\n     hw_1 <= clk_7;\n   end\n   7'bx101xxx : begin\n     auth_8 = hw_5\n     tx_5 <= rst_16\n     hw_14 <= rx_13;\n   end\n   7'bx011111 : begin\n     err_5 <= hw_13\n     clk_11 <= rx_19\n     chip_7 <= tx_9;\n   end\n   default : begin \n     chip_9 = cfg_19\n     core_11 <= chip_12\n     fsm_14 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_19) ( counter_4 ) == ( 7'bx1x0x1x ) |-> rst_8 == cfg_18 && tx_8 == sig_1 && hw_1 == clk_7 ; endproperty \n property name; @(negedge pll_clk_19) ( counter_4 ) == ( 7'bx101xxx ) |-> auth_8 == hw_5 && tx_5 == rst_16 && hw_14 == rx_13 ; endproperty \n property name; @(negedge pll_clk_19) ( counter_4 ) == ( 7'bx011111 ) |-> err_5 == hw_13 && clk_11 == rx_19 && chip_7 == tx_9 ; endproperty \n property name; ( counter_4 ) != 7'bx1x0x1x && ( counter_4 ) != 7'bx101xxx && @(negedge pll_clk_19) ( counter_4 ) != 7'bx011111  |-> chip_9 == cfg_19 && core_11 == chip_12 && fsm_14 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "case ( busy_signal_17 ) \n   7'b001xxxx : begin\n     reg_7 = core_16\n     tx_16 <= core_6\n     clk_20 <= rx_11;\n   end\n   5'bxxx10 : begin\n     core_8 = rx_12\n     tx_7 = fsm_5\n     tx_19 <= rx_15;\n   end\n   default : begin \n     err_7 = cfg_18\n     err_4 = core_4\n     cfg_20 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( busy_signal_17 ) == ( 7'b001xxxx ) |-> reg_7 == core_16 && tx_16 == core_6 && clk_20 == rx_11 ; endproperty \n property name; @(negedge sys_clk_8) ( busy_signal_17 ) == ( 5'bxxx10 ) |-> core_8 == rx_12 && tx_7 == fsm_5 && tx_19 == rx_15 ; endproperty \n property name; ( busy_signal_17 ) != 7'b001xxxx && @(negedge sys_clk_8) ( busy_signal_17 ) != 5'bxxx10  |-> err_7 == cfg_18 && err_4 == core_4 && cfg_20 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( data_status_register_1 ) \n   7'bx1x01x0 : begin\n     chip_1 = core_16\n     clk_11 <= hw_19;\n   end\n   7'b10xx0x0 : begin\n     clk_19 = rx_6\n     rst_18 <= sig_9;\n   end\n   default : begin \n     tx_20 = core_20\n     cfg_19 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( data_status_register_1 ) == ( 7'bx1x01x0 ) |-> chip_1 == core_16 && clk_11 == hw_19 ; endproperty \n property name; @(negedge core_clock_18) ( data_status_register_1 ) == ( 7'b10xx0x0 ) |-> clk_19 == rx_6 && rst_18 == sig_9 ; endproperty \n property name; ( data_status_register_1 ) != 7'bx1x01x0 && @(negedge core_clock_18) ( data_status_register_1 ) != 7'b10xx0x0  |-> tx_20 == core_20 && cfg_19 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( control_flag_15 ) \n   7'bx00100x : begin\n     rst_18 <= reg_13\n     clk_7 <= sig_12\n     hw_7 <= cfg_19;\n   end\n   default : begin \n     cfg_2 = hw_10\n     rst_4 = core_10\n     hw_20 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_8) ( control_flag_15 ) == ( 7'bx00100x ) |-> rst_18 == reg_13 && clk_7 == sig_12 && hw_7 == cfg_19 ; endproperty \n property name; @(posedge ref_clk_8) ( control_flag_15 ) != 7'bx00100x  |-> cfg_2 == hw_10 && rst_4 == core_10 && hw_20 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "case ( input_ready_11 ) \n   err_9 : begin\n     chip_12 <= cfg_1\n     hw_9 = clk_16\n     tx_6 = cfg_16;\n   end\n   7'h40 : begin\n     reg_16 = cfg_2\n     err_14 = clk_14\n     data_1 <= data_17;\n   end\n   default : begin \n     err_6 <= cfg_5\n     clk_9 = chip_9\n     chip_7 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_3) ( input_ready_11 ) == ( err_9 ) |-> chip_12 == cfg_1 && hw_9 == clk_16 && tx_6 == cfg_16 ; endproperty \n property name; @(negedge clk_gen_3) ( input_ready_11 ) == ( 7'h40 ) |-> reg_16 == cfg_2 && err_14 == clk_14 && data_1 == data_17 ; endproperty \n property name; ( input_ready_11 ) != err_9 && @(negedge clk_gen_3) ( input_ready_11 ) != 7'h40  |-> err_6 == cfg_5 && clk_9 == chip_9 && chip_7 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "case ( instruction_register_15 ) \n   7'b111xx00 : begin\n     tx_2 <= reg_18\n     tx_16 <= fsm_6;\n   end\n   7'h38 : begin\n     sig_14 <= hw_11\n     sig_2 = auth_15;\n   end\n   default : begin \n     core_8 = err_13\n     rx_5 = reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_19) ( instruction_register_15 ) == ( 7'b111xx00 ) |-> tx_2 == reg_18 && tx_16 == fsm_6 ; endproperty \n property name; @(posedge sys_clk_19) ( instruction_register_15 ) == ( 7'h38 ) |-> sig_14 == hw_11 && sig_2 == auth_15 ; endproperty \n property name; ( instruction_register_15 ) != 7'b111xx00 && @(posedge sys_clk_19) ( instruction_register_15 ) != 7'h38  |-> core_8 == err_13 && rx_5 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_19"
    },
    {
        "Code": "case ( ready_register_4 ) \n   7'bxx1x00x : begin\n     core_8 <= rst_5\n     reg_12 <= hw_15;\n   end\n   2'b01 : begin\n     tx_18 <= fsm_18\n     auth_19 <= auth_5;\n   end\n   7'b0111010 : begin\n     cfg_6 = tx_11\n     core_19 = hw_13;\n   end\n   default : begin \n     fsm_19 = sig_20\n     rx_8 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_9) ( ready_register_4 ) == ( 7'bxx1x00x ) |-> core_8 == rst_5 && reg_12 == hw_15 ; endproperty \n property name; @(negedge sys_clk_9) ( ready_register_4 ) == ( 2'b01 ) |-> tx_18 == fsm_18 && auth_19 == auth_5 ; endproperty \n property name; @(negedge sys_clk_9) ( ready_register_4 ) == ( 7'b0111010 ) |-> cfg_6 == tx_11 && core_19 == hw_13 ; endproperty \n property name; ( ready_register_4 ) != 7'bxx1x00x && ( ready_register_4 ) != 2'b01 && @(negedge sys_clk_9) ( ready_register_4 ) != 7'b0111010  |-> fsm_19 == sig_20 && rx_8 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "case ( instruction_register_8 ) \n   5'bx01x0 : begin\n     fsm_6 <= auth_1\n     chip_9 = clk_14;\n   end\n   default : begin \n     data_3 <= reg_17\n     err_6 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_7) ( instruction_register_8 ) == ( 5'bx01x0 ) |-> fsm_6 == auth_1 && chip_9 == clk_14 ; endproperty \n property name; @(negedge clk_signal_7) ( instruction_register_8 ) != 5'bx01x0  |-> data_3 == reg_17 && err_6 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "case ( control_signal_2 ) \n   7'b1x0x1x1 : begin\n     clk_12 <= auth_5\n     tx_8 <= chip_1\n     sig_8 = fsm_19;\n   end\n   default : begin \n     hw_13 <= sig_6\n     chip_11 <= err_10\n     hw_15 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_10) ( control_signal_2 ) == ( 7'b1x0x1x1 ) |-> clk_12 == auth_5 && tx_8 == chip_1 && sig_8 == fsm_19 ; endproperty \n property name; @(negedge main_clk_10) ( control_signal_2 ) != 7'b1x0x1x1  |-> hw_13 == sig_6 && chip_11 == err_10 && hw_15 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "case ( flag_status_12 ) \n   6'b1xxxx1 : begin\n     err_2 <= core_16\n     chip_8 <= hw_8\n     sig_7 <= auth_9;\n   end\n   5'bx0111 : begin\n     tx_7 = data_2\n     auth_12 <= chip_10\n     data_19 <= cfg_14;\n   end\n   default : begin \n     chip_6 <= core_14\n     data_1 <= cfg_9\n     err_9 <= data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_9) ( flag_status_12 ) == ( 6'b1xxxx1 ) |-> err_2 == core_16 && chip_8 == hw_8 && sig_7 == auth_9 ; endproperty \n property name; @(negedge pll_clk_9) ( flag_status_12 ) == ( 5'bx0111 ) |-> tx_7 == data_2 && auth_12 == chip_10 && data_19 == cfg_14 ; endproperty \n property name; ( flag_status_12 ) != 6'b1xxxx1 && @(negedge pll_clk_9) ( flag_status_12 ) != 5'bx0111  |-> chip_6 == core_14 && data_1 == cfg_9 && err_9 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "case ( interrupt_flag_3 ) \n   7'b0001001 : begin\n     data_8 <= sig_19\n     rst_5 <= err_6;\n   end\n   6'bxxxx10 : begin\n     cfg_10 = fsm_3\n     err_19 = rst_8;\n   end\n   default : begin \n     auth_10 <= fsm_1\n     auth_7 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_5) ( interrupt_flag_3 ) == ( 7'b0001001 ) |-> data_8 == sig_19 && rst_5 == err_6 ; endproperty \n property name; @(negedge async_clk_5) ( interrupt_flag_3 ) == ( 6'bxxxx10 ) |-> cfg_10 == fsm_3 && err_19 == rst_8 ; endproperty \n property name; ( interrupt_flag_3 ) != 7'b0001001 && @(negedge async_clk_5) ( interrupt_flag_3 ) != 6'bxxxx10  |-> auth_10 == fsm_1 && auth_7 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "case ( data_in_19 ) \n   7'b0000010 : begin\n     core_18 = hw_2\n     core_3 = chip_9\n     auth_12 <= rx_1;\n   end\n   4'b11x1 : begin\n     rst_8 = data_14\n     chip_2 <= chip_13\n     chip_20 = core_8;\n   end\n   7'h23 : begin\n     auth_17 = data_17\n     cfg_11 = sig_15\n     hw_20 = core_6;\n   end\n   default : begin \n     err_1 <= err_10\n     rst_6 = data_11\n     clk_14 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_2) ( data_in_19 ) == ( 7'b0000010 ) |-> core_18 == hw_2 && core_3 == chip_9 && auth_12 == rx_1 ; endproperty \n property name; @(posedge clk_out_2) ( data_in_19 ) == ( 4'b11x1 ) |-> rst_8 == data_14 && chip_2 == chip_13 && chip_20 == core_8 ; endproperty \n property name; @(posedge clk_out_2) ( data_in_19 ) == ( 7'h23 ) |-> auth_17 == data_17 && cfg_11 == sig_15 && hw_20 == core_6 ; endproperty \n property name; ( data_in_19 ) != 7'b0000010 && ( data_in_19 ) != 4'b11x1 && @(posedge clk_out_2) ( data_in_19 ) != 7'h23  |-> err_1 == err_10 && rst_6 == data_11 && clk_14 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_2"
    },
    {
        "Code": "case ( control_output_12 ) \n   6'b1100xx : begin\n     auth_19 <= err_12\n     tx_20 = auth_14\n     chip_3 = chip_12;\n   end\n   default : begin \n     core_18 <= clk_17\n     reg_5 <= reg_11\n     sig_18 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_10) ( control_output_12 ) == ( 6'b1100xx ) |-> auth_19 == err_12 && tx_20 == auth_14 && chip_3 == chip_12 ; endproperty \n property name; @(negedge clk_gen_10) ( control_output_12 ) != 6'b1100xx  |-> core_18 == clk_17 && reg_5 == reg_11 && sig_18 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "case ( valid_input_8 ) \n   3'bxxx : begin\n     chip_18 = err_15\n     reg_2 <= fsm_12\n     fsm_11 = clk_4;\n   end\n   default : begin \n     auth_8 = sig_7\n     clk_20 <= data_1\n     chip_7 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_10) ( valid_input_8 ) == ( 3'bxxx ) |-> chip_18 == err_15 && reg_2 == fsm_12 && fsm_11 == clk_4 ; endproperty \n property name; @(posedge clk_signal_10) ( valid_input_8 ) != 3'bxxx  |-> auth_8 == sig_7 && clk_20 == data_1 && chip_7 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "case ( address_4 ) \n   cfg_8 : begin\n     rst_6 = reg_15\n     reg_19 = auth_8;\n   end\n   7'b11000xx : begin\n     rst_16 <= chip_12\n     err_14 = err_19;\n   end\n   default : begin \n     data_13 = err_14\n     rx_7 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_3) ( address_4 ) == ( cfg_8 ) |-> rst_6 == reg_15 && reg_19 == auth_8 ; endproperty \n property name; @(negedge clk_in_3) ( address_4 ) == ( 7'b11000xx ) |-> rst_16 == chip_12 && err_14 == err_19 ; endproperty \n property name; ( address_4 ) != cfg_8 && @(negedge clk_in_3) ( address_4 ) != 7'b11000xx  |-> data_13 == err_14 && rx_7 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "case ( status_flag_13 ) \n   7'bx0x0xx1 : begin\n     sig_2 = core_19\n     cfg_10 = rst_15;\n   end\n   default : begin \n     clk_7 <= tx_7\n     chip_19 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( status_flag_13 ) == ( 7'bx0x0xx1 ) |-> sig_2 == core_19 && cfg_10 == rst_15 ; endproperty \n property name; @(negedge clock_source_3) ( status_flag_13 ) != 7'bx0x0xx1  |-> clk_7 == tx_7 && chip_19 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( data_out_16 ) \n   6'bx10101 : begin\n     tx_4 <= hw_18\n     sig_12 <= cfg_20;\n   end\n   default : begin \n     tx_6 <= sig_15\n     sig_2 = rx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_14) ( data_out_16 ) == ( 6'bx10101 ) |-> tx_4 == hw_18 && sig_12 == cfg_20 ; endproperty \n property name; @(negedge clk_signal_14) ( data_out_16 ) != 6'bx10101  |-> tx_6 == sig_15 && sig_2 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_14"
    },
    {
        "Code": "case ( control_flag_register_15 ) \n   6'b001110 : begin\n     rst_8 <= rx_12\n     fsm_20 = fsm_11\n     reg_2 = clk_1;\n   end\n   7'h4 : begin\n     sig_7 <= auth_7\n     data_1 <= data_20\n     rst_16 <= chip_1;\n   end\n   default : begin \n     core_3 = chip_20\n     fsm_7 = sig_1\n     data_4 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_1) ( control_flag_register_15 ) == ( 6'b001110 ) |-> rst_8 == rx_12 && fsm_20 == fsm_11 && reg_2 == clk_1 ; endproperty \n property name; @(posedge ref_clk_1) ( control_flag_register_15 ) == ( 7'h4 ) |-> sig_7 == auth_7 && data_1 == data_20 && rst_16 == chip_1 ; endproperty \n property name; ( control_flag_register_15 ) != 6'b001110 && @(posedge ref_clk_1) ( control_flag_register_15 ) != 7'h4  |-> core_3 == chip_20 && fsm_7 == sig_1 && data_4 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "case ( status_output_buffer_11 ) \n   7'b1xx0x0x : begin\n     cfg_4 = rx_16\n     chip_13 = data_12\n     clk_14 = fsm_4;\n   end\n   default : begin \n     rx_12 <= clk_3\n     auth_2 = core_14\n     cfg_17 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( status_output_buffer_11 ) == ( 7'b1xx0x0x ) |-> cfg_4 == rx_16 && chip_13 == data_12 && clk_14 == fsm_4 ; endproperty \n property name; @(negedge clk_reset_14) ( status_output_buffer_11 ) != 7'b1xx0x0x  |-> rx_12 == clk_3 && auth_2 == core_14 && cfg_17 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( flag_status_16 ) \n   core_7 : begin\n     fsm_15 <= fsm_3\n     rst_11 <= cfg_8;\n   end\n   default : begin \n     cfg_20 = fsm_1\n     auth_17 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( flag_status_16 ) == ( core_7 ) |-> fsm_15 == fsm_3 && rst_11 == cfg_8 ; endproperty \n property name; @(posedge clk_enable_16) ( flag_status_16 ) != core_7  |-> cfg_20 == fsm_1 && auth_17 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( transfer_complete_19 ) \n   6'h3 : begin\n     clk_13 = auth_20\n     fsm_15 = reg_14\n     tx_15 = chip_16;\n   end\n   5'bx1x10 : begin\n     cfg_3 = core_4\n     rx_18 <= auth_6\n     cfg_9 <= data_15;\n   end\n   default : begin \n     hw_15 <= tx_17\n     clk_19 = hw_3\n     hw_4 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_7) ( transfer_complete_19 ) == ( 6'h3 ) |-> clk_13 == auth_20 && fsm_15 == reg_14 && tx_15 == chip_16 ; endproperty \n property name; @(negedge clk_osc_7) ( transfer_complete_19 ) == ( 5'bx1x10 ) |-> cfg_3 == core_4 && rx_18 == auth_6 && cfg_9 == data_15 ; endproperty \n property name; ( transfer_complete_19 ) != 6'h3 && @(negedge clk_osc_7) ( transfer_complete_19 ) != 5'bx1x10  |-> hw_15 == tx_17 && clk_19 == hw_3 && hw_4 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   7'h28 : begin\n     hw_19 = sig_17\n     sig_20 <= sig_12\n     fsm_11 = tx_2;\n   end\n   7'bxxx011x : begin\n     hw_16 <= auth_1\n     rst_11 <= fsm_8\n     fsm_18 <= sig_5;\n   end\n   7'b0x0101x : begin\n     cfg_15 = clk_11\n     err_20 = chip_16\n     reg_9 = err_13;\n   end\n   default : begin \n     auth_19 <= hw_17\n     clk_17 <= chip_15\n     chip_12 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( instruction_register_19 ) == ( 7'h28 ) |-> hw_19 == sig_17 && sig_20 == sig_12 && fsm_11 == tx_2 ; endproperty \n property name; @(posedge core_clock_11) ( instruction_register_19 ) == ( 7'bxxx011x ) |-> hw_16 == auth_1 && rst_11 == fsm_8 && fsm_18 == sig_5 ; endproperty \n property name; @(posedge core_clock_11) ( instruction_register_19 ) == ( 7'b0x0101x ) |-> cfg_15 == clk_11 && err_20 == chip_16 && reg_9 == err_13 ; endproperty \n property name; ( instruction_register_19 ) != 7'h28 && ( instruction_register_19 ) != 7'bxxx011x && @(posedge core_clock_11) ( instruction_register_19 ) != 7'b0x0101x  |-> auth_19 == hw_17 && clk_17 == chip_15 && chip_12 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( output_buffer_4 ) \n   7'bx00101x : begin\n     rx_18 = hw_17\n     auth_20 <= clk_4;\n   end\n   6'b1x0001 : begin\n     fsm_20 <= sig_12\n     hw_8 <= chip_1;\n   end\n   default : begin \n     cfg_20 <= sig_6\n     cfg_17 = auth_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_12) ( output_buffer_4 ) == ( 7'bx00101x ) |-> rx_18 == hw_17 && auth_20 == clk_4 ; endproperty \n property name; @(negedge fast_clk_12) ( output_buffer_4 ) == ( 6'b1x0001 ) |-> fsm_20 == sig_12 && hw_8 == chip_1 ; endproperty \n property name; ( output_buffer_4 ) != 7'bx00101x && @(negedge fast_clk_12) ( output_buffer_4 ) != 6'b1x0001  |-> cfg_20 == sig_6 && cfg_17 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "case ( status_flag_2 ) \n   7'b1100110 : begin\n     hw_8 = rx_15\n     rx_9 = auth_7\n     reg_1 <= cfg_9;\n   end\n   6'b1101x1 : begin\n     err_11 = cfg_13\n     rst_4 = data_1\n     tx_11 <= rst_18;\n   end\n   default : begin \n     cfg_11 = hw_10\n     data_11 <= auth_18\n     err_2 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_14) ( status_flag_2 ) == ( 7'b1100110 ) |-> hw_8 == rx_15 && rx_9 == auth_7 && reg_1 == cfg_9 ; endproperty \n property name; @(negedge clk_in_14) ( status_flag_2 ) == ( 6'b1101x1 ) |-> err_11 == cfg_13 && rst_4 == data_1 && tx_11 == rst_18 ; endproperty \n property name; ( status_flag_2 ) != 7'b1100110 && @(negedge clk_in_14) ( status_flag_2 ) != 6'b1101x1  |-> cfg_11 == hw_10 && data_11 == auth_18 && err_2 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "case ( data_buffer_12 ) \n   7'bxx01011 : begin\n     rx_6 = auth_10\n     data_17 <= err_16\n     err_13 = core_14;\n   end\n   7'ha : begin\n     core_8 <= sig_9\n     fsm_4 <= rst_16\n     data_1 = rx_8;\n   end\n   default : begin \n     hw_17 = fsm_1\n     auth_3 = rst_14\n     hw_6 = core_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_4) ( data_buffer_12 ) == ( 7'bxx01011 ) |-> rx_6 == auth_10 && data_17 == err_16 && err_13 == core_14 ; endproperty \n property name; @(posedge fast_clk_4) ( data_buffer_12 ) == ( 7'ha ) |-> core_8 == sig_9 && fsm_4 == rst_16 && data_1 == rx_8 ; endproperty \n property name; ( data_buffer_12 ) != 7'bxx01011 && @(posedge fast_clk_4) ( data_buffer_12 ) != 7'ha  |-> hw_17 == fsm_1 && auth_3 == rst_14 && hw_6 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "case ( data_in_2 ) \n   6'b0xxx1x : begin\n     fsm_3 = chip_11\n     chip_2 = chip_4;\n   end\n   7'h78 : begin\n     auth_10 = tx_12\n     core_9 <= auth_11;\n   end\n   7'b0x0xxxx : begin\n     fsm_11 = sig_7\n     rx_12 <= hw_6;\n   end\n   default : begin \n     rst_2 <= rst_20\n     reg_15 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( data_in_2 ) == ( 6'b0xxx1x ) |-> fsm_3 == chip_11 && chip_2 == chip_4 ; endproperty \n property name; @(posedge core_clock_13) ( data_in_2 ) == ( 7'h78 ) |-> auth_10 == tx_12 && core_9 == auth_11 ; endproperty \n property name; @(posedge core_clock_13) ( data_in_2 ) == ( 7'b0x0xxxx ) |-> fsm_11 == sig_7 && rx_12 == hw_6 ; endproperty \n property name; ( data_in_2 ) != 6'b0xxx1x && ( data_in_2 ) != 7'h78 && @(posedge core_clock_13) ( data_in_2 ) != 7'b0x0xxxx  |-> rst_2 == rst_20 && reg_15 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( control_flag_1 ) \n   7'h68 : begin\n     clk_15 <= rst_10\n     reg_8 = clk_19\n     sig_9 = tx_19;\n   end\n   7'b11xx0x1 : begin\n     core_8 = auth_16\n     core_7 = rx_7\n     core_15 = sig_2;\n   end\n   6'b111xx0 : begin\n     chip_11 = core_1\n     err_13 <= chip_16\n     fsm_4 = tx_7;\n   end\n   default : begin \n     rst_8 <= data_15\n     clk_3 <= sig_18\n     auth_9 = fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_20) ( control_flag_1 ) == ( 7'h68 ) |-> clk_15 == rst_10 && reg_8 == clk_19 && sig_9 == tx_19 ; endproperty \n property name; @(posedge bus_clock_20) ( control_flag_1 ) == ( 7'b11xx0x1 ) |-> core_8 == auth_16 && core_7 == rx_7 && core_15 == sig_2 ; endproperty \n property name; @(posedge bus_clock_20) ( control_flag_1 ) == ( 6'b111xx0 ) |-> chip_11 == core_1 && err_13 == chip_16 && fsm_4 == tx_7 ; endproperty \n property name; ( control_flag_1 ) != 7'h68 && ( control_flag_1 ) != 7'b11xx0x1 && @(posedge bus_clock_20) ( control_flag_1 ) != 6'b111xx0  |-> rst_8 == data_15 && clk_3 == sig_18 && auth_9 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "case ( control_register_7 ) \n   7'b1001x10 : begin\n     rx_17 <= fsm_4\n     data_8 <= chip_9\n     reg_19 <= rx_4;\n   end\n   default : begin \n     auth_17 <= chip_12\n     data_2 = reg_14\n     data_11 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_9) ( control_register_7 ) == ( 7'b1001x10 ) |-> rx_17 == fsm_4 && data_8 == chip_9 && reg_19 == rx_4 ; endproperty \n property name; @(posedge clk_gen_9) ( control_register_7 ) != 7'b1001x10  |-> auth_17 == chip_12 && data_2 == reg_14 && data_11 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "case ( flag_control_status_13 ) \n   7'b1101x10 : begin\n     fsm_15 <= clk_5\n     sig_10 <= sig_5\n     rst_10 <= rst_18;\n   end\n   6'b0010xx : begin\n     cfg_7 = rst_14\n     hw_18 = auth_1\n     tx_2 = reg_8;\n   end\n   4'h5 : begin\n     sig_13 = sig_1\n     err_3 = sig_6\n     clk_14 <= err_15;\n   end\n   default : begin \n     auth_8 = rx_15\n     fsm_9 = tx_2\n     rst_9 <= auth_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_5) ( flag_control_status_13 ) == ( 7'b1101x10 ) |-> fsm_15 == clk_5 && sig_10 == sig_5 && rst_10 == rst_18 ; endproperty \n property name; @(negedge clk_reset_5) ( flag_control_status_13 ) == ( 6'b0010xx ) |-> cfg_7 == rst_14 && hw_18 == auth_1 && tx_2 == reg_8 ; endproperty \n property name; @(negedge clk_reset_5) ( flag_control_status_13 ) == ( 4'h5 ) |-> sig_13 == sig_1 && err_3 == sig_6 && clk_14 == err_15 ; endproperty \n property name; ( flag_control_status_13 ) != 7'b1101x10 && ( flag_control_status_13 ) != 6'b0010xx && @(negedge clk_reset_5) ( flag_control_status_13 ) != 4'h5  |-> auth_8 == rx_15 && fsm_9 == tx_2 && rst_9 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "case ( address_register_10 ) \n   7'b10x0x10 : begin\n     rx_11 = tx_16\n     cfg_13 <= tx_3\n     data_14 = chip_19;\n   end\n   default : begin \n     tx_18 <= reg_3\n     reg_6 = cfg_11\n     reg_12 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_13) ( address_register_10 ) == ( 7'b10x0x10 ) |-> rx_11 == tx_16 && cfg_13 == tx_3 && data_14 == chip_19 ; endproperty \n property name; @(posedge clk_gen_13) ( address_register_10 ) != 7'b10x0x10  |-> tx_18 == reg_3 && reg_6 == cfg_11 && reg_12 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_13"
    },
    {
        "Code": "case ( operation_status_10 ) \n   6'bxx0100 : begin\n     clk_16 <= chip_4\n     rst_11 <= sig_7;\n   end\n   default : begin \n     cfg_19 = fsm_20\n     chip_9 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_9) ( operation_status_10 ) == ( 6'bxx0100 ) |-> clk_16 == chip_4 && rst_11 == sig_7 ; endproperty \n property name; @(posedge clk_osc_9) ( operation_status_10 ) != 6'bxx0100  |-> cfg_19 == fsm_20 && chip_9 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "case ( output_data_12 ) \n   7'b1000010 : begin\n     fsm_1 <= hw_20\n     auth_17 = tx_5;\n   end\n   7'b1011x11 : begin\n     chip_2 <= chip_16\n     reg_3 <= err_9;\n   end\n   6'h1e : begin\n     fsm_14 = rx_20\n     fsm_19 <= err_6;\n   end\n   default : begin \n     hw_12 <= rst_7\n     cfg_11 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_20) ( output_data_12 ) == ( 7'b1000010 ) |-> fsm_1 == hw_20 && auth_17 == tx_5 ; endproperty \n property name; @(posedge sys_clk_20) ( output_data_12 ) == ( 7'b1011x11 ) |-> chip_2 == chip_16 && reg_3 == err_9 ; endproperty \n property name; @(posedge sys_clk_20) ( output_data_12 ) == ( 6'h1e ) |-> fsm_14 == rx_20 && fsm_19 == err_6 ; endproperty \n property name; ( output_data_12 ) != 7'b1000010 && ( output_data_12 ) != 7'b1011x11 && @(posedge sys_clk_20) ( output_data_12 ) != 6'h1e  |-> hw_12 == rst_7 && cfg_11 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "case ( data_status_16 ) \n   7'b1001100 : begin\n     tx_11 <= chip_12\n     chip_16 = hw_15;\n   end\n   chip : begin\n     clk_15 = rst_5\n     rst_20 = data_12;\n   end\n   6'h1d : begin\n     sig_3 <= clk_17\n     fsm_9 <= chip_10;\n   end\n   default : begin \n     chip_20 = rx_2\n     data_17 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( data_status_16 ) == ( 7'b1001100 ) |-> tx_11 == chip_12 && chip_16 == hw_15 ; endproperty \n property name; @(negedge cpu_clock_4) ( data_status_16 ) == ( chip ) |-> clk_15 == rst_5 && rst_20 == data_12 ; endproperty \n property name; @(negedge cpu_clock_4) ( data_status_16 ) == ( 6'h1d ) |-> sig_3 == clk_17 && fsm_9 == chip_10 ; endproperty \n property name; ( data_status_16 ) != 7'b1001100 && ( data_status_16 ) != chip && @(negedge cpu_clock_4) ( data_status_16 ) != 6'h1d  |-> chip_20 == rx_2 && data_17 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( ready_output_17 ) \n   6'bxx111x : begin\n     rx_9 <= clk_20\n     chip_7 = clk_4\n     cfg_14 <= reg_20;\n   end\n   7'h4c : begin\n     core_10 = clk_12\n     data_4 <= rst_8\n     rx_8 = hw_3;\n   end\n   6'hc : begin\n     err_17 = rx_18\n     cfg_5 <= core_7\n     fsm_3 = fsm_16;\n   end\n   default : begin \n     sig_6 = auth_19\n     fsm_1 <= err_4\n     sig_11 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_16) ( ready_output_17 ) == ( 6'bxx111x ) |-> rx_9 == clk_20 && chip_7 == clk_4 && cfg_14 == reg_20 ; endproperty \n property name; @(posedge clk_in_16) ( ready_output_17 ) == ( 7'h4c ) |-> core_10 == clk_12 && data_4 == rst_8 && rx_8 == hw_3 ; endproperty \n property name; @(posedge clk_in_16) ( ready_output_17 ) == ( 6'hc ) |-> err_17 == rx_18 && cfg_5 == core_7 && fsm_3 == fsm_16 ; endproperty \n property name; ( ready_output_17 ) != 6'bxx111x && ( ready_output_17 ) != 7'h4c && @(posedge clk_in_16) ( ready_output_17 ) != 6'hc  |-> sig_6 == auth_19 && fsm_1 == err_4 && sig_11 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_16"
    },
    {
        "Code": "case ( output_data_15 ) \n   7'b1x001x1 : begin\n     auth_19 = reg_4\n     reg_10 <= fsm_16\n     fsm_8 <= rst_3;\n   end\n   5'b0010x : begin\n     rst_15 = rst_16\n     chip_12 <= data_8\n     clk_1 <= rx_19;\n   end\n   7'bx0xxxxx : begin\n     core_20 <= rst_19\n     auth_15 <= sig_8\n     tx_6 = rst_9;\n   end\n   default : begin \n     clk_17 <= rx_8\n     rst_19 <= err_3\n     rst_10 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_20) ( output_data_15 ) == ( 7'b1x001x1 ) |-> auth_19 == reg_4 && reg_10 == fsm_16 && fsm_8 == rst_3 ; endproperty \n property name; @(negedge clk_in_20) ( output_data_15 ) == ( 5'b0010x ) |-> rst_15 == rst_16 && chip_12 == data_8 && clk_1 == rx_19 ; endproperty \n property name; @(negedge clk_in_20) ( output_data_15 ) == ( 7'bx0xxxxx ) |-> core_20 == rst_19 && auth_15 == sig_8 && tx_6 == rst_9 ; endproperty \n property name; ( output_data_15 ) != 7'b1x001x1 && ( output_data_15 ) != 5'b0010x && @(negedge clk_in_20) ( output_data_15 ) != 7'bx0xxxxx  |-> clk_17 == rx_8 && rst_19 == err_3 && rst_10 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_20"
    },
    {
        "Code": "case ( control_output_4 ) \n   6'bxx1x10 : begin\n     chip_12 <= tx_8\n     err_6 <= err_17\n     cfg_13 <= sig_19;\n   end\n   7'b1x01001 : begin\n     auth_20 <= sig_9\n     chip_20 <= reg_7\n     rst_11 = rst_8;\n   end\n   7'b0101110 : begin\n     cfg_20 <= reg_17\n     chip_10 <= rst_1\n     core_16 <= rst_20;\n   end\n   default : begin \n     cfg_16 = clk_9\n     rst_14 <= data_8\n     rst_14 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( control_output_4 ) == ( 6'bxx1x10 ) |-> chip_12 == tx_8 && err_6 == err_17 && cfg_13 == sig_19 ; endproperty \n property name; @(posedge clock_ctrl_4) ( control_output_4 ) == ( 7'b1x01001 ) |-> auth_20 == sig_9 && chip_20 == reg_7 && rst_11 == rst_8 ; endproperty \n property name; @(posedge clock_ctrl_4) ( control_output_4 ) == ( 7'b0101110 ) |-> cfg_20 == reg_17 && chip_10 == rst_1 && core_16 == rst_20 ; endproperty \n property name; ( control_output_4 ) != 6'bxx1x10 && ( control_output_4 ) != 7'b1x01001 && @(posedge clock_ctrl_4) ( control_output_4 ) != 7'b0101110  |-> cfg_16 == clk_9 && rst_14 == data_8 && rst_14 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( address_8 ) \n   6'b01100x : begin\n     chip_15 = chip_2\n     tx_17 <= data_12;\n   end\n   7'bxxxx111 : begin\n     rx_20 = auth_14\n     chip_8 = auth_2;\n   end\n   4'b0111 : begin\n     chip_12 = rst_4\n     sig_5 <= fsm_10;\n   end\n   default : begin \n     rst_10 = hw_4\n     rst_10 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_15) ( address_8 ) == ( 6'b01100x ) |-> chip_15 == chip_2 && tx_17 == data_12 ; endproperty \n property name; @(posedge main_clk_15) ( address_8 ) == ( 7'bxxxx111 ) |-> rx_20 == auth_14 && chip_8 == auth_2 ; endproperty \n property name; @(posedge main_clk_15) ( address_8 ) == ( 4'b0111 ) |-> chip_12 == rst_4 && sig_5 == fsm_10 ; endproperty \n property name; ( address_8 ) != 6'b01100x && ( address_8 ) != 7'bxxxx111 && @(posedge main_clk_15) ( address_8 ) != 4'b0111  |-> rst_10 == hw_4 && rst_10 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "case ( input_buffer_status_9 ) \n   7'bxxx1001 : begin\n     hw_2 <= sig_19\n     data_15 = core_7\n     auth_11 <= hw_16;\n   end\n   6'b001001 : begin\n     cfg_18 = err_18\n     hw_3 = cfg_5\n     reg_6 = chip_4;\n   end\n   7'h35 : begin\n     fsm_12 <= data_9\n     cfg_16 = tx_12\n     hw_10 <= reg_12;\n   end\n   default : begin \n     tx_18 = rx_13\n     core_10 = hw_20\n     tx_20 = clk_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( input_buffer_status_9 ) == ( 7'bxxx1001 ) |-> hw_2 == sig_19 && data_15 == core_7 && auth_11 == hw_16 ; endproperty \n property name; @(posedge clk_gen_7) ( input_buffer_status_9 ) == ( 6'b001001 ) |-> cfg_18 == err_18 && hw_3 == cfg_5 && reg_6 == chip_4 ; endproperty \n property name; @(posedge clk_gen_7) ( input_buffer_status_9 ) == ( 7'h35 ) |-> fsm_12 == data_9 && cfg_16 == tx_12 && hw_10 == reg_12 ; endproperty \n property name; ( input_buffer_status_9 ) != 7'bxxx1001 && ( input_buffer_status_9 ) != 6'b001001 && @(posedge clk_gen_7) ( input_buffer_status_9 ) != 7'h35  |-> tx_18 == rx_13 && core_10 == hw_20 && tx_20 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   6'b100010 : begin\n     sig_14 <= core_4\n     reg_10 = data_3\n     hw_15 = auth_19;\n   end\n   5'b0xxxx : begin\n     rx_6 = reg_7\n     chip_8 = reg_14\n     sig_15 <= rst_13;\n   end\n   7'h42 : begin\n     cfg_20 = sig_7\n     hw_12 = cfg_13\n     data_17 <= err_19;\n   end\n   default : begin \n     rx_9 <= rx_10\n     auth_7 <= sig_5\n     rst_1 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_20) ( busy_signal_8 ) == ( 6'b100010 ) |-> sig_14 == core_4 && reg_10 == data_3 && hw_15 == auth_19 ; endproperty \n property name; @(posedge bus_clock_20) ( busy_signal_8 ) == ( 5'b0xxxx ) |-> rx_6 == reg_7 && chip_8 == reg_14 && sig_15 == rst_13 ; endproperty \n property name; @(posedge bus_clock_20) ( busy_signal_8 ) == ( 7'h42 ) |-> cfg_20 == sig_7 && hw_12 == cfg_13 && data_17 == err_19 ; endproperty \n property name; ( busy_signal_8 ) != 6'b100010 && ( busy_signal_8 ) != 5'b0xxxx && @(posedge bus_clock_20) ( busy_signal_8 ) != 7'h42  |-> rx_9 == rx_10 && auth_7 == sig_5 && rst_1 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "case ( data_control_status_1 ) \n   7'h3f : begin\n     core_16 = chip_1\n     rx_5 = cfg_3;\n   end\n   7'b11111x0 : begin\n     hw_20 <= auth_12\n     chip_20 <= fsm_18;\n   end\n   default : begin \n     tx_15 = core_11\n     sig_18 <= fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_17) ( data_control_status_1 ) == ( 7'h3f ) |-> core_16 == chip_1 && rx_5 == cfg_3 ; endproperty \n property name; @(negedge clk_signal_17) ( data_control_status_1 ) == ( 7'b11111x0 ) |-> hw_20 == auth_12 && chip_20 == fsm_18 ; endproperty \n property name; ( data_control_status_1 ) != 7'h3f && @(negedge clk_signal_17) ( data_control_status_1 ) != 7'b11111x0  |-> tx_15 == core_11 && sig_18 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "case ( output_status_6 ) \n   7'h43 : begin\n     core_7 <= clk_19\n     fsm_8 = chip_10;\n   end\n   default : begin \n     data_20 <= auth_17\n     core_13 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( output_status_6 ) == ( 7'h43 ) |-> core_7 == clk_19 && fsm_8 == chip_10 ; endproperty \n property name; @(negedge pll_clk_16) ( output_status_6 ) != 7'h43  |-> data_20 == auth_17 && core_13 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( control_valid_16 ) \n   6'bx01x1x : begin\n     clk_1 = cfg_11\n     hw_15 <= rst_8\n     cfg_9 <= core_13;\n   end\n   6'h24 : begin\n     core_15 <= sig_9\n     sig_5 = data_1\n     auth_16 <= tx_12;\n   end\n   default : begin \n     err_1 = hw_7\n     reg_16 = auth_2\n     cfg_6 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_6) ( control_valid_16 ) == ( 6'bx01x1x ) |-> clk_1 == cfg_11 && hw_15 == rst_8 && cfg_9 == core_13 ; endproperty \n property name; @(negedge ref_clk_6) ( control_valid_16 ) == ( 6'h24 ) |-> core_15 == sig_9 && sig_5 == data_1 && auth_16 == tx_12 ; endproperty \n property name; ( control_valid_16 ) != 6'bx01x1x && @(negedge ref_clk_6) ( control_valid_16 ) != 6'h24  |-> err_1 == hw_7 && reg_16 == auth_2 && cfg_6 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   6'bxxx0x1 : begin\n     fsm_4 = auth_14\n     auth_2 <= chip_17;\n   end\n   3'b1xx : begin\n     chip_4 <= rx_19\n     clk_2 <= hw_14;\n   end\n   default : begin \n     chip_10 <= data_13\n     fsm_8 = reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( data_register_status_14 ) == ( 6'bxxx0x1 ) |-> fsm_4 == auth_14 && auth_2 == chip_17 ; endproperty \n property name; @(negedge core_clock_4) ( data_register_status_14 ) == ( 3'b1xx ) |-> chip_4 == rx_19 && clk_2 == hw_14 ; endproperty \n property name; ( data_register_status_14 ) != 6'bxxx0x1 && @(negedge core_clock_4) ( data_register_status_14 ) != 3'b1xx  |-> chip_10 == data_13 && fsm_8 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   6'b1111xx : begin\n     rst_9 <= sig_4\n     rst_19 <= core_2;\n   end\n   default : begin \n     clk_3 <= hw_14\n     err_18 <= err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( output_buffer_9 ) == ( 6'b1111xx ) |-> rst_9 == sig_4 && rst_19 == core_2 ; endproperty \n property name; @(negedge core_clock_4) ( output_buffer_9 ) != 6'b1111xx  |-> clk_3 == hw_14 && err_18 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( read_enable_19 ) \n   7'b0010101 : begin\n     rx_16 <= cfg_15\n     core_2 = tx_17\n     core_4 <= data_5;\n   end\n   4'h3 : begin\n     core_11 <= hw_13\n     data_2 <= sig_20\n     data_4 = err_9;\n   end\n   default : begin \n     rst_3 = reg_8\n     cfg_3 <= tx_19\n     fsm_13 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_10) ( read_enable_19 ) == ( 7'b0010101 ) |-> rx_16 == cfg_15 && core_2 == tx_17 && core_4 == data_5 ; endproperty \n property name; @(posedge clk_reset_10) ( read_enable_19 ) == ( 4'h3 ) |-> core_11 == hw_13 && data_2 == sig_20 && data_4 == err_9 ; endproperty \n property name; ( read_enable_19 ) != 7'b0010101 && @(posedge clk_reset_10) ( read_enable_19 ) != 4'h3  |-> rst_3 == reg_8 && cfg_3 == tx_19 && fsm_13 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_10"
    },
    {
        "Code": "case ( enable_15 ) \n   7'b0101xxx : begin\n     reg_10 <= sig_8\n     rx_8 <= fsm_5;\n   end\n   7'h0 : begin\n     auth_16 = hw_9\n     reg_12 <= sig_1;\n   end\n   7'b01x10x0 : begin\n     clk_15 = cfg_20\n     rx_10 <= chip_11;\n   end\n   default : begin \n     reg_6 = chip_13\n     sig_11 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( enable_15 ) == ( 7'b0101xxx ) |-> reg_10 == sig_8 && rx_8 == fsm_5 ; endproperty \n property name; @(posedge clk_osc_5) ( enable_15 ) == ( 7'h0 ) |-> auth_16 == hw_9 && reg_12 == sig_1 ; endproperty \n property name; @(posedge clk_osc_5) ( enable_15 ) == ( 7'b01x10x0 ) |-> clk_15 == cfg_20 && rx_10 == chip_11 ; endproperty \n property name; ( enable_15 ) != 7'b0101xxx && ( enable_15 ) != 7'h0 && @(posedge clk_osc_5) ( enable_15 ) != 7'b01x10x0  |-> reg_6 == chip_13 && sig_11 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( control_status_buffer_11 ) \n   6'b1x10x0 : begin\n     core_18 = clk_18\n     hw_16 = err_13;\n   end\n   default : begin \n     reg_18 = auth_12\n     rst_3 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( control_status_buffer_11 ) == ( 6'b1x10x0 ) |-> core_18 == clk_18 && hw_16 == err_13 ; endproperty \n property name; @(negedge clk_enable_4) ( control_status_buffer_11 ) != 6'b1x10x0  |-> reg_18 == auth_12 && rst_3 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   7'b1xx1xxx : begin\n     fsm_8 = reg_6\n     rst_8 = core_13;\n   end\n   default : begin \n     fsm_7 = rst_1\n     sig_2 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( status_register_buffer_10 ) == ( 7'b1xx1xxx ) |-> fsm_8 == reg_6 && rst_8 == core_13 ; endproperty \n property name; @(negedge clk_reset_7) ( status_register_buffer_10 ) != 7'b1xx1xxx  |-> fsm_7 == rst_1 && sig_2 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( address_3 ) \n   data_15 : begin\n     tx_6 <= hw_8\n     chip_8 = chip_3\n     hw_18 <= tx_19;\n   end\n   default : begin \n     core_7 <= core_2\n     auth_8 = sig_11\n     tx_1 <= rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( address_3 ) == ( data_15 ) |-> tx_6 == hw_8 && chip_8 == chip_3 && hw_18 == tx_19 ; endproperty \n property name; @(posedge clk_reset_3) ( address_3 ) != data_15  |-> core_7 == core_2 && auth_8 == sig_11 && tx_1 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( counter_13 ) \n   6'h13 : begin\n     err_19 = data_3\n     reg_19 = auth_17\n     reg_10 <= sig_5;\n   end\n   5'b00110 : begin\n     clk_10 <= hw_9\n     cfg_12 <= core_19\n     fsm_1 = fsm_9;\n   end\n   6'b1x0x00 : begin\n     sig_1 = hw_17\n     clk_8 = hw_16\n     chip_5 <= data_20;\n   end\n   default : begin \n     hw_8 = tx_14\n     clk_5 <= rx_8\n     hw_15 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( counter_13 ) == ( 6'h13 ) |-> err_19 == data_3 && reg_19 == auth_17 && reg_10 == sig_5 ; endproperty \n property name; @(negedge clk_in_4) ( counter_13 ) == ( 5'b00110 ) |-> clk_10 == hw_9 && cfg_12 == core_19 && fsm_1 == fsm_9 ; endproperty \n property name; @(negedge clk_in_4) ( counter_13 ) == ( 6'b1x0x00 ) |-> sig_1 == hw_17 && clk_8 == hw_16 && chip_5 == data_20 ; endproperty \n property name; ( counter_13 ) != 6'h13 && ( counter_13 ) != 5'b00110 && @(negedge clk_in_4) ( counter_13 ) != 6'b1x0x00  |-> hw_8 == tx_14 && clk_5 == rx_8 && hw_15 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( output_data_11 ) \n   7'bx000100 : begin\n     chip_6 <= chip_2\n     err_6 <= chip_20\n     auth_1 <= hw_15;\n   end\n   fsm_14 : begin\n     tx_14 = tx_15\n     clk_19 = tx_2\n     auth_10 = reg_11;\n   end\n   6'b0x110x : begin\n     clk_7 <= err_19\n     err_18 = auth_7\n     err_3 = hw_7;\n   end\n   default : begin \n     cfg_5 = cfg_17\n     data_20 <= hw_20\n     fsm_1 = chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( output_data_11 ) == ( 7'bx000100 ) |-> chip_6 == chip_2 && err_6 == chip_20 && auth_1 == hw_15 ; endproperty \n property name; @(posedge sys_clk_3) ( output_data_11 ) == ( fsm_14 ) |-> tx_14 == tx_15 && clk_19 == tx_2 && auth_10 == reg_11 ; endproperty \n property name; @(posedge sys_clk_3) ( output_data_11 ) == ( 6'b0x110x ) |-> clk_7 == err_19 && err_18 == auth_7 && err_3 == hw_7 ; endproperty \n property name; ( output_data_11 ) != 7'bx000100 && ( output_data_11 ) != fsm_14 && @(posedge sys_clk_3) ( output_data_11 ) != 6'b0x110x  |-> cfg_5 == cfg_17 && data_20 == hw_20 && fsm_1 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   7'bx010x00 : begin\n     reg_14 <= err_13\n     auth_4 <= cfg_1\n     err_5 <= sig_6;\n   end\n   5'bxxx10 : begin\n     core_11 <= rx_13\n     reg_6 <= core_2\n     chip_13 = auth_8;\n   end\n   default : begin \n     clk_20 <= err_14\n     data_20 = clk_15\n     data_6 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_2) ( data_buffer_20 ) == ( 7'bx010x00 ) |-> reg_14 == err_13 && auth_4 == cfg_1 && err_5 == sig_6 ; endproperty \n property name; @(negedge ref_clk_2) ( data_buffer_20 ) == ( 5'bxxx10 ) |-> core_11 == rx_13 && reg_6 == core_2 && chip_13 == auth_8 ; endproperty \n property name; ( data_buffer_20 ) != 7'bx010x00 && @(negedge ref_clk_2) ( data_buffer_20 ) != 5'bxxx10  |-> clk_20 == err_14 && data_20 == clk_15 && data_6 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_2"
    },
    {
        "Code": "case ( valid_input_12 ) \n   5'h1b : begin\n     err_13 <= err_17\n     clk_11 <= sig_13;\n   end\n   default : begin \n     clk_6 <= tx_18\n     hw_3 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( valid_input_12 ) == ( 5'h1b ) |-> err_13 == err_17 && clk_11 == sig_13 ; endproperty \n property name; @(posedge clock_div_18) ( valid_input_12 ) != 5'h1b  |-> clk_6 == tx_18 && hw_3 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( data_buffer_status_3 ) \n   6'b0xxx1x : begin\n     err_6 = fsm_10\n     rst_3 = cfg_6;\n   end\n   5'bxx1xx : begin\n     auth_15 <= cfg_8\n     hw_14 <= rst_11;\n   end\n   sig_19 : begin\n     sig_5 = core_4\n     data_20 = sig_2;\n   end\n   default : begin \n     rst_12 <= cfg_2\n     err_15 = clk_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_1) ( data_buffer_status_3 ) == ( 6'b0xxx1x ) |-> err_6 == fsm_10 && rst_3 == cfg_6 ; endproperty \n property name; @(posedge clk_osc_1) ( data_buffer_status_3 ) == ( 5'bxx1xx ) |-> auth_15 == cfg_8 && hw_14 == rst_11 ; endproperty \n property name; @(posedge clk_osc_1) ( data_buffer_status_3 ) == ( sig_19 ) |-> sig_5 == core_4 && data_20 == sig_2 ; endproperty \n property name; ( data_buffer_status_3 ) != 6'b0xxx1x && ( data_buffer_status_3 ) != 5'bxx1xx && @(posedge clk_osc_1) ( data_buffer_status_3 ) != sig_19  |-> rst_12 == cfg_2 && err_15 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_1"
    },
    {
        "Code": "case ( start_signal_4 ) \n   7'b0xx11xx : begin\n     data_12 <= rst_10\n     data_20 = sig_14;\n   end\n   7'h45 : begin\n     fsm_9 = auth_1\n     auth_20 = rx_18;\n   end\n   3'b01x : begin\n     rx_5 <= tx_2\n     core_16 <= cfg_3;\n   end\n   default : begin \n     core_9 <= chip_10\n     rst_18 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_20) ( start_signal_4 ) == ( 7'b0xx11xx ) |-> data_12 == rst_10 && data_20 == sig_14 ; endproperty \n property name; @(negedge async_clk_20) ( start_signal_4 ) == ( 7'h45 ) |-> fsm_9 == auth_1 && auth_20 == rx_18 ; endproperty \n property name; @(negedge async_clk_20) ( start_signal_4 ) == ( 3'b01x ) |-> rx_5 == tx_2 && core_16 == cfg_3 ; endproperty \n property name; ( start_signal_4 ) != 7'b0xx11xx && ( start_signal_4 ) != 7'h45 && @(negedge async_clk_20) ( start_signal_4 ) != 3'b01x  |-> core_9 == chip_10 && rst_18 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   7'b0x1x01x : begin\n     rst_6 = rst_20\n     data_12 = tx_4\n     clk_18 <= fsm_13;\n   end\n   default : begin \n     auth_13 <= cfg_17\n     reg_15 <= core_7\n     rx_12 = rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_9) ( interrupt_control_11 ) == ( 7'b0x1x01x ) |-> rst_6 == rst_20 && data_12 == tx_4 && clk_18 == fsm_13 ; endproperty \n property name; @(negedge cpu_clock_9) ( interrupt_control_11 ) != 7'b0x1x01x  |-> auth_13 == cfg_17 && reg_15 == core_7 && rx_12 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "case ( status_output_11 ) \n   5'b0x1x1 : begin\n     reg_18 <= err_8\n     hw_2 = auth_1;\n   end\n   4'bx00x : begin\n     clk_17 = rst_20\n     hw_5 = rst_1;\n   end\n   5'b101xx : begin\n     core_1 <= tx_19\n     err_18 <= err_16;\n   end\n   default : begin \n     data_3 <= rst_8\n     sig_15 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( status_output_11 ) == ( 5'b0x1x1 ) |-> reg_18 == err_8 && hw_2 == auth_1 ; endproperty \n property name; @(negedge clk_reset_4) ( status_output_11 ) == ( 4'bx00x ) |-> clk_17 == rst_20 && hw_5 == rst_1 ; endproperty \n property name; @(negedge clk_reset_4) ( status_output_11 ) == ( 5'b101xx ) |-> core_1 == tx_19 && err_18 == err_16 ; endproperty \n property name; ( status_output_11 ) != 5'b0x1x1 && ( status_output_11 ) != 4'bx00x && @(negedge clk_reset_4) ( status_output_11 ) != 5'b101xx  |-> data_3 == rst_8 && sig_15 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( start_address_1 ) \n   7'b0x10111 : begin\n     sig_7 <= data_20\n     chip_10 = err_19\n     hw_7 = chip_7;\n   end\n   default : begin \n     core_17 <= err_20\n     data_9 = hw_4\n     core_3 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_11) ( start_address_1 ) == ( 7'b0x10111 ) |-> sig_7 == data_20 && chip_10 == err_19 && hw_7 == chip_7 ; endproperty \n property name; @(posedge clk_out_11) ( start_address_1 ) != 7'b0x10111  |-> core_17 == err_20 && data_9 == hw_4 && core_3 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   7'b1xxx1xx : begin\n     rx_3 = tx_18\n     core_16 <= chip_5\n     reg_8 = data_12;\n   end\n   4'bxxxx : begin\n     sig_2 <= err_13\n     err_11 = rx_12\n     sig_17 <= data_15;\n   end\n   default : begin \n     fsm_13 = core_15\n     tx_19 <= hw_5\n     rx_13 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_13) ( status_register_buffer_5 ) == ( 7'b1xxx1xx ) |-> rx_3 == tx_18 && core_16 == chip_5 && reg_8 == data_12 ; endproperty \n property name; @(posedge clock_ctrl_13) ( status_register_buffer_5 ) == ( 4'bxxxx ) |-> sig_2 == err_13 && err_11 == rx_12 && sig_17 == data_15 ; endproperty \n property name; ( status_register_buffer_5 ) != 7'b1xxx1xx && @(posedge clock_ctrl_13) ( status_register_buffer_5 ) != 4'bxxxx  |-> fsm_13 == core_15 && tx_19 == hw_5 && rx_13 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "case ( input_register_1 ) \n   7'h2 : begin\n     clk_13 <= data_2\n     hw_18 = sig_1\n     fsm_6 <= rx_19;\n   end\n   7'b1xx111x : begin\n     cfg_9 = cfg_6\n     fsm_12 = rx_8\n     hw_19 <= err_19;\n   end\n   default : begin \n     chip_18 = err_17\n     hw_1 = rst_14\n     auth_12 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( input_register_1 ) == ( 7'h2 ) |-> clk_13 == data_2 && hw_18 == sig_1 && fsm_6 == rx_19 ; endproperty \n property name; @(negedge cpu_clock_16) ( input_register_1 ) == ( 7'b1xx111x ) |-> cfg_9 == cfg_6 && fsm_12 == rx_8 && hw_19 == err_19 ; endproperty \n property name; ( input_register_1 ) != 7'h2 && @(negedge cpu_clock_16) ( input_register_1 ) != 7'b1xx111x  |-> chip_18 == err_17 && hw_1 == rst_14 && auth_12 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( data_control_status_9 ) \n   7'bxx01xxx : begin\n     reg_10 = reg_8\n     fsm_18 <= fsm_6\n     reg_6 <= rx_12;\n   end\n   6'bx000x0 : begin\n     rst_11 = cfg_13\n     reg_13 = auth_15\n     chip_12 = clk_12;\n   end\n   7'b0010000 : begin\n     sig_2 <= fsm_1\n     hw_11 <= fsm_13\n     clk_9 <= rst_9;\n   end\n   default : begin \n     data_17 <= chip_18\n     rx_13 <= err_7\n     cfg_7 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_17) ( data_control_status_9 ) == ( 7'bxx01xxx ) |-> reg_10 == reg_8 && fsm_18 == fsm_6 && reg_6 == rx_12 ; endproperty \n property name; @(negedge main_clk_17) ( data_control_status_9 ) == ( 6'bx000x0 ) |-> rst_11 == cfg_13 && reg_13 == auth_15 && chip_12 == clk_12 ; endproperty \n property name; @(negedge main_clk_17) ( data_control_status_9 ) == ( 7'b0010000 ) |-> sig_2 == fsm_1 && hw_11 == fsm_13 && clk_9 == rst_9 ; endproperty \n property name; ( data_control_status_9 ) != 7'bxx01xxx && ( data_control_status_9 ) != 6'bx000x0 && @(negedge main_clk_17) ( data_control_status_9 ) != 7'b0010000  |-> data_17 == chip_18 && rx_13 == err_7 && cfg_7 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_17"
    },
    {
        "Code": "case ( valid_input_11 ) \n   6'h36 : begin\n     sig_14 <= fsm_14\n     rst_4 = fsm_15\n     cfg_19 <= rst_11;\n   end\n   default : begin \n     rst_9 = sig_8\n     tx_6 <= auth_6\n     rx_17 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( valid_input_11 ) == ( 6'h36 ) |-> sig_14 == fsm_14 && rst_4 == fsm_15 && cfg_19 == rst_11 ; endproperty \n property name; @(negedge clk_enable_18) ( valid_input_11 ) != 6'h36  |-> rst_9 == sig_8 && tx_6 == auth_6 && rx_17 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( command_word_18 ) \n   6'b0x1xxx : begin\n     core_15 = auth_2\n     hw_10 = tx_17\n     auth_20 <= cfg_18;\n   end\n   default : begin \n     reg_17 <= fsm_14\n     tx_2 = fsm_1\n     hw_11 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( command_word_18 ) == ( 6'b0x1xxx ) |-> core_15 == auth_2 && hw_10 == tx_17 && auth_20 == cfg_18 ; endproperty \n property name; @(negedge async_clk_12) ( command_word_18 ) != 6'b0x1xxx  |-> reg_17 == fsm_14 && tx_2 == fsm_1 && hw_11 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( end_address_19 ) \n   6'b110111 : begin\n     chip_17 <= data_17\n     sig_16 <= err_8\n     auth_9 = fsm_4;\n   end\n   default : begin \n     hw_17 = fsm_13\n     cfg_15 = fsm_16\n     tx_9 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( end_address_19 ) == ( 6'b110111 ) |-> chip_17 == data_17 && sig_16 == err_8 && auth_9 == fsm_4 ; endproperty \n property name; @(posedge core_clock_15) ( end_address_19 ) != 6'b110111  |-> hw_17 == fsm_13 && cfg_15 == fsm_16 && tx_9 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'b1x0000 : begin\n     auth_8 = data_19\n     data_10 <= hw_2;\n   end\n   7'bxxx1101 : begin\n     chip_8 <= rst_3\n     clk_14 <= rst_14;\n   end\n   default : begin \n     auth_14 <= sig_2\n     core_11 <= data_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_1) ( data_out_6 ) == ( 6'b1x0000 ) |-> auth_8 == data_19 && data_10 == hw_2 ; endproperty \n property name; @(posedge clk_gen_1) ( data_out_6 ) == ( 7'bxxx1101 ) |-> chip_8 == rst_3 && clk_14 == rst_14 ; endproperty \n property name; ( data_out_6 ) != 6'b1x0000 && @(posedge clk_gen_1) ( data_out_6 ) != 7'bxxx1101  |-> auth_14 == sig_2 && core_11 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "case ( enable_7 ) \n   6'b10x10x : begin\n     core_3 = auth_8\n     chip_13 = tx_4\n     hw_10 <= auth_17;\n   end\n   default : begin \n     reg_10 <= tx_17\n     tx_16 <= clk_10\n     core_16 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_4) ( enable_7 ) == ( 6'b10x10x ) |-> core_3 == auth_8 && chip_13 == tx_4 && hw_10 == auth_17 ; endproperty \n property name; @(negedge clk_signal_4) ( enable_7 ) != 6'b10x10x  |-> reg_10 == tx_17 && tx_16 == clk_10 && core_16 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "case ( operation_code_4 ) \n   7'bx000100 : begin\n     reg_14 = rst_8\n     hw_16 <= sig_9\n     sig_14 <= core_20;\n   end\n   5'he : begin\n     core_1 <= sig_15\n     cfg_20 <= rst_18\n     err_7 <= chip_14;\n   end\n   default : begin \n     tx_14 <= sig_13\n     chip_3 = reg_15\n     chip_20 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_9) ( operation_code_4 ) == ( 7'bx000100 ) |-> reg_14 == rst_8 && hw_16 == sig_9 && sig_14 == core_20 ; endproperty \n property name; @(negedge async_clk_9) ( operation_code_4 ) == ( 5'he ) |-> core_1 == sig_15 && cfg_20 == rst_18 && err_7 == chip_14 ; endproperty \n property name; ( operation_code_4 ) != 7'bx000100 && @(negedge async_clk_9) ( operation_code_4 ) != 5'he  |-> tx_14 == sig_13 && chip_3 == reg_15 && chip_20 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_9"
    },
    {
        "Code": "case ( command_register_2 ) \n   7'b01x10x0 : begin\n     clk_3 <= core_7\n     fsm_11 <= sig_9;\n   end\n   7'bx000100 : begin\n     chip_9 <= auth_6\n     cfg_11 = reg_3;\n   end\n   7'b0x1xxxx : begin\n     core_14 <= data_5\n     data_2 = clk_20;\n   end\n   default : begin \n     rx_3 = cfg_15\n     data_18 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( command_register_2 ) == ( 7'b01x10x0 ) |-> clk_3 == core_7 && fsm_11 == sig_9 ; endproperty \n property name; @(negedge async_clk_7) ( command_register_2 ) == ( 7'bx000100 ) |-> chip_9 == auth_6 && cfg_11 == reg_3 ; endproperty \n property name; @(negedge async_clk_7) ( command_register_2 ) == ( 7'b0x1xxxx ) |-> core_14 == data_5 && data_2 == clk_20 ; endproperty \n property name; ( command_register_2 ) != 7'b01x10x0 && ( command_register_2 ) != 7'bx000100 && @(negedge async_clk_7) ( command_register_2 ) != 7'b0x1xxxx  |-> rx_3 == cfg_15 && data_18 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( output_register_4 ) \n   6'bx1x1x0 : begin\n     data_9 = rx_3\n     core_1 <= data_15;\n   end\n   default : begin \n     reg_18 <= err_16\n     tx_16 = hw_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_11) ( output_register_4 ) == ( 6'bx1x1x0 ) |-> data_9 == rx_3 && core_1 == data_15 ; endproperty \n property name; @(posedge clk_reset_11) ( output_register_4 ) != 6'bx1x1x0  |-> reg_18 == err_16 && tx_16 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "case ( end_address_15 ) \n   7'b0xxx010 : begin\n     auth_9 <= rx_14\n     err_12 <= chip_16\n     tx_10 <= err_11;\n   end\n   7'h45 : begin\n     core_1 = cfg_16\n     chip_2 = hw_15\n     tx_17 <= data_5;\n   end\n   default : begin \n     auth_13 = clk_20\n     sig_12 = hw_9\n     chip_11 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( end_address_15 ) == ( 7'b0xxx010 ) |-> auth_9 == rx_14 && err_12 == chip_16 && tx_10 == err_11 ; endproperty \n property name; @(posedge pll_clk_17) ( end_address_15 ) == ( 7'h45 ) |-> core_1 == cfg_16 && chip_2 == hw_15 && tx_17 == data_5 ; endproperty \n property name; ( end_address_15 ) != 7'b0xxx010 && @(posedge pll_clk_17) ( end_address_15 ) != 7'h45  |-> auth_13 == clk_20 && sig_12 == hw_9 && chip_11 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( start_address_11 ) \n   7'bxxxxxx1 : begin\n     core_1 = core_2\n     err_13 <= err_9;\n   end\n   6'bxx1x00 : begin\n     hw_14 <= rst_5\n     sig_6 <= auth_18;\n   end\n   6'bx00110 : begin\n     fsm_15 <= core_6\n     clk_4 = hw_2;\n   end\n   default : begin \n     tx_17 <= core_7\n     fsm_17 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_11) ( start_address_11 ) == ( 7'bxxxxxx1 ) |-> core_1 == core_2 && err_13 == err_9 ; endproperty \n property name; @(posedge clk_out_11) ( start_address_11 ) == ( 6'bxx1x00 ) |-> hw_14 == rst_5 && sig_6 == auth_18 ; endproperty \n property name; @(posedge clk_out_11) ( start_address_11 ) == ( 6'bx00110 ) |-> fsm_15 == core_6 && clk_4 == hw_2 ; endproperty \n property name; ( start_address_11 ) != 7'bxxxxxx1 && ( start_address_11 ) != 6'bxx1x00 && @(posedge clk_out_11) ( start_address_11 ) != 6'bx00110  |-> tx_17 == core_7 && fsm_17 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "case ( control_data_10 ) \n   7'h5c : begin\n     sig_9 <= data_12\n     data_14 = fsm_18\n     rst_4 = chip_4;\n   end\n   5'bx0x0x : begin\n     rst_16 = auth_12\n     sig_14 = reg_10\n     clk_3 = cfg_19;\n   end\n   4'ha : begin\n     data_10 = clk_10\n     clk_11 = tx_6\n     hw_16 = err_20;\n   end\n   default : begin \n     sig_16 = tx_13\n     chip_14 = auth_3\n     tx_20 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( control_data_10 ) == ( 7'h5c ) |-> sig_9 == data_12 && data_14 == fsm_18 && rst_4 == chip_4 ; endproperty \n property name; @(posedge clock_ctrl_2) ( control_data_10 ) == ( 5'bx0x0x ) |-> rst_16 == auth_12 && sig_14 == reg_10 && clk_3 == cfg_19 ; endproperty \n property name; @(posedge clock_ctrl_2) ( control_data_10 ) == ( 4'ha ) |-> data_10 == clk_10 && clk_11 == tx_6 && hw_16 == err_20 ; endproperty \n property name; ( control_data_10 ) != 7'h5c && ( control_data_10 ) != 5'bx0x0x && @(posedge clock_ctrl_2) ( control_data_10 ) != 4'ha  |-> sig_16 == tx_13 && chip_14 == auth_3 && tx_20 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( control_word_20 ) \n   7'b1100101 : begin\n     rst_12 = fsm_18\n     core_2 <= hw_8\n     hw_15 <= cfg_17;\n   end\n   5'b0x1xx : begin\n     fsm_19 = fsm_20\n     clk_19 <= rx_9\n     err_2 <= err_14;\n   end\n   default : begin \n     data_2 = clk_13\n     core_11 = data_20\n     data_11 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_18) ( control_word_20 ) == ( 7'b1100101 ) |-> rst_12 == fsm_18 && core_2 == hw_8 && hw_15 == cfg_17 ; endproperty \n property name; @(negedge fast_clk_18) ( control_word_20 ) == ( 5'b0x1xx ) |-> fsm_19 == fsm_20 && clk_19 == rx_9 && err_2 == err_14 ; endproperty \n property name; ( control_word_20 ) != 7'b1100101 && @(negedge fast_clk_18) ( control_word_20 ) != 5'b0x1xx  |-> data_2 == clk_13 && core_11 == data_20 && data_11 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "case ( status_flag_2 ) \n   7'bxxxx0xx : begin\n     core_11 = tx_14\n     reg_13 = cfg_16\n     hw_14 = core_12;\n   end\n   default : begin \n     tx_19 = clk_15\n     reg_7 = fsm_15\n     sig_12 = clk_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_13) ( status_flag_2 ) == ( 7'bxxxx0xx ) |-> core_11 == tx_14 && reg_13 == cfg_16 && hw_14 == core_12 ; endproperty \n property name; @(posedge bus_clock_13) ( status_flag_2 ) != 7'bxxxx0xx  |-> tx_19 == clk_15 && reg_7 == fsm_15 && sig_12 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "case ( control_valid_17 ) \n   7'b0xxxx01 : begin\n     auth_19 <= rx_19\n     err_2 = err_6\n     tx_17 <= tx_11;\n   end\n   7'b1101101 : begin\n     data_19 <= cfg_10\n     tx_4 = clk_3\n     err_4 = err_20;\n   end\n   6'b1x111x : begin\n     err_13 <= data_9\n     fsm_1 = rx_20\n     auth_13 = sig_3;\n   end\n   default : begin \n     clk_8 <= chip_8\n     chip_14 <= rst_11\n     data_13 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( control_valid_17 ) == ( 7'b0xxxx01 ) |-> auth_19 == rx_19 && err_2 == err_6 && tx_17 == tx_11 ; endproperty \n property name; @(posedge mem_clock_8) ( control_valid_17 ) == ( 7'b1101101 ) |-> data_19 == cfg_10 && tx_4 == clk_3 && err_4 == err_20 ; endproperty \n property name; @(posedge mem_clock_8) ( control_valid_17 ) == ( 6'b1x111x ) |-> err_13 == data_9 && fsm_1 == rx_20 && auth_13 == sig_3 ; endproperty \n property name; ( control_valid_17 ) != 7'b0xxxx01 && ( control_valid_17 ) != 7'b1101101 && @(posedge mem_clock_8) ( control_valid_17 ) != 6'b1x111x  |-> clk_8 == chip_8 && chip_14 == rst_11 && data_13 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( valid_input_9 ) \n   7'b00x0x0x : begin\n     chip_1 = fsm_10\n     chip_10 <= cfg_8;\n   end\n   7'h4d : begin\n     data_4 <= data_16\n     hw_20 <= reg_7;\n   end\n   7'b01x0100 : begin\n     rst_8 = hw_11\n     tx_3 <= data_6;\n   end\n   default : begin \n     rx_11 = tx_19\n     err_11 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( valid_input_9 ) == ( 7'b00x0x0x ) |-> chip_1 == fsm_10 && chip_10 == cfg_8 ; endproperty \n property name; @(posedge clk_enable_16) ( valid_input_9 ) == ( 7'h4d ) |-> data_4 == data_16 && hw_20 == reg_7 ; endproperty \n property name; @(posedge clk_enable_16) ( valid_input_9 ) == ( 7'b01x0100 ) |-> rst_8 == hw_11 && tx_3 == data_6 ; endproperty \n property name; ( valid_input_9 ) != 7'b00x0x0x && ( valid_input_9 ) != 7'h4d && @(posedge clk_enable_16) ( valid_input_9 ) != 7'b01x0100  |-> rx_11 == tx_19 && err_11 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( start_signal_7 ) \n   6'h1e : begin\n     rx_5 = clk_3\n     err_8 <= cfg_5\n     data_14 = hw_18;\n   end\n   5'hxb : begin\n     rst_15 <= data_6\n     err_6 <= hw_1\n     auth_3 = sig_16;\n   end\n   default : begin \n     chip_8 <= core_5\n     hw_17 = rst_11\n     rx_19 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_11) ( start_signal_7 ) == ( 6'h1e ) |-> rx_5 == clk_3 && err_8 == cfg_5 && data_14 == hw_18 ; endproperty \n property name; @(negedge clock_div_11) ( start_signal_7 ) == ( 5'hxb ) |-> rst_15 == data_6 && err_6 == hw_1 && auth_3 == sig_16 ; endproperty \n property name; ( start_signal_7 ) != 6'h1e && @(negedge clock_div_11) ( start_signal_7 ) != 5'hxb  |-> chip_8 == core_5 && hw_17 == rst_11 && rx_19 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "case ( control_input_status_17 ) \n   6'h11 : begin\n     hw_3 = cfg_18\n     hw_5 <= auth_2\n     err_12 = reg_20;\n   end\n   default : begin \n     reg_6 <= rst_8\n     data_8 <= chip_5\n     tx_1 <= rst_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_12) ( control_input_status_17 ) == ( 6'h11 ) |-> hw_3 == cfg_18 && hw_5 == auth_2 && err_12 == reg_20 ; endproperty \n property name; @(negedge sys_clk_12) ( control_input_status_17 ) != 6'h11  |-> reg_6 == rst_8 && data_8 == chip_5 && tx_1 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "case ( input_register_13 ) \n   7'b10xx1x0 : begin\n     chip_14 = chip_20\n     fsm_15 <= rst_7;\n   end\n   7'bx01xxx0 : begin\n     sig_8 <= sig_18\n     sig_12 = auth_7;\n   end\n   7'b1101110 : begin\n     rx_5 <= reg_1\n     cfg_7 <= core_10;\n   end\n   default : begin \n     clk_17 = tx_4\n     reg_12 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_7) ( input_register_13 ) == ( 7'b10xx1x0 ) |-> chip_14 == chip_20 && fsm_15 == rst_7 ; endproperty \n property name; @(posedge bus_clock_7) ( input_register_13 ) == ( 7'bx01xxx0 ) |-> sig_8 == sig_18 && sig_12 == auth_7 ; endproperty \n property name; @(posedge bus_clock_7) ( input_register_13 ) == ( 7'b1101110 ) |-> rx_5 == reg_1 && cfg_7 == core_10 ; endproperty \n property name; ( input_register_13 ) != 7'b10xx1x0 && ( input_register_13 ) != 7'bx01xxx0 && @(posedge bus_clock_7) ( input_register_13 ) != 7'b1101110  |-> clk_17 == tx_4 && reg_12 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "case ( data_status_register_3 ) \n   6'bx0xx0x : begin\n     tx_17 = chip_17\n     err_15 = tx_5;\n   end\n   7'b00x0001 : begin\n     reg_10 <= cfg_4\n     cfg_18 <= auth_18;\n   end\n   default : begin \n     auth_12 <= tx_14\n     hw_3 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_20) ( data_status_register_3 ) == ( 6'bx0xx0x ) |-> tx_17 == chip_17 && err_15 == tx_5 ; endproperty \n property name; @(negedge mem_clock_20) ( data_status_register_3 ) == ( 7'b00x0001 ) |-> reg_10 == cfg_4 && cfg_18 == auth_18 ; endproperty \n property name; ( data_status_register_3 ) != 6'bx0xx0x && @(negedge mem_clock_20) ( data_status_register_3 ) != 7'b00x0001  |-> auth_12 == tx_14 && hw_3 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "case ( control_word_20 ) \n   7'b0xxx001 : begin\n     rst_20 <= auth_13\n     rst_10 = clk_17;\n   end\n   default : begin \n     hw_3 <= hw_6\n     auth_18 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( control_word_20 ) == ( 7'b0xxx001 ) |-> rst_20 == auth_13 && rst_10 == clk_17 ; endproperty \n property name; @(posedge clk_out_12) ( control_word_20 ) != 7'b0xxx001  |-> hw_3 == hw_6 && auth_18 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( data_register_19 ) \n   6'bx1010x : begin\n     data_20 <= fsm_15\n     tx_7 = fsm_12\n     chip_13 = rx_11;\n   end\n   7'bx0x01x0 : begin\n     auth_12 <= core_9\n     fsm_1 = hw_10\n     rx_14 = sig_20;\n   end\n   7'h27 : begin\n     sig_5 = cfg_4\n     fsm_8 = fsm_11\n     clk_20 <= cfg_18;\n   end\n   default : begin \n     reg_10 = rx_10\n     sig_18 = rx_18\n     auth_17 <= sig_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_20) ( data_register_19 ) == ( 6'bx1010x ) |-> data_20 == fsm_15 && tx_7 == fsm_12 && chip_13 == rx_11 ; endproperty \n property name; @(negedge core_clock_20) ( data_register_19 ) == ( 7'bx0x01x0 ) |-> auth_12 == core_9 && fsm_1 == hw_10 && rx_14 == sig_20 ; endproperty \n property name; @(negedge core_clock_20) ( data_register_19 ) == ( 7'h27 ) |-> sig_5 == cfg_4 && fsm_8 == fsm_11 && clk_20 == cfg_18 ; endproperty \n property name; ( data_register_19 ) != 6'bx1010x && ( data_register_19 ) != 7'bx0x01x0 && @(negedge core_clock_20) ( data_register_19 ) != 7'h27  |-> reg_10 == rx_10 && sig_18 == rx_18 && auth_17 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "case ( instruction_buffer_16 ) \n   7'b101xxx1 : begin\n     auth_7 <= clk_10\n     fsm_20 <= reg_9\n     sig_4 <= chip_2;\n   end\n   5'b1xx0x : begin\n     auth_8 <= fsm_2\n     clk_12 = data_15\n     sig_16 <= sig_7;\n   end\n   default : begin \n     err_17 <= core_5\n     hw_8 <= cfg_17\n     cfg_18 = reg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( instruction_buffer_16 ) == ( 7'b101xxx1 ) |-> auth_7 == clk_10 && fsm_20 == reg_9 && sig_4 == chip_2 ; endproperty \n property name; @(negedge mem_clock_13) ( instruction_buffer_16 ) == ( 5'b1xx0x ) |-> auth_8 == fsm_2 && clk_12 == data_15 && sig_16 == sig_7 ; endproperty \n property name; ( instruction_buffer_16 ) != 7'b101xxx1 && @(negedge mem_clock_13) ( instruction_buffer_16 ) != 5'b1xx0x  |-> err_17 == core_5 && hw_8 == cfg_17 && cfg_18 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( operation_code_9 ) \n   7'bxxxx01x : begin\n     rst_1 = auth_20\n     data_10 <= auth_5\n     data_13 <= sig_17;\n   end\n   2'b0x : begin\n     fsm_11 <= sig_2\n     fsm_7 = reg_18\n     sig_19 <= hw_10;\n   end\n   5'b10101 : begin\n     fsm_2 = fsm_8\n     reg_5 = core_5\n     auth_16 <= reg_11;\n   end\n   default : begin \n     hw_18 <= fsm_10\n     err_7 = rst_4\n     core_16 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_5) ( operation_code_9 ) == ( 7'bxxxx01x ) |-> rst_1 == auth_20 && data_10 == auth_5 && data_13 == sig_17 ; endproperty \n property name; @(posedge core_clock_5) ( operation_code_9 ) == ( 2'b0x ) |-> fsm_11 == sig_2 && fsm_7 == reg_18 && sig_19 == hw_10 ; endproperty \n property name; @(posedge core_clock_5) ( operation_code_9 ) == ( 5'b10101 ) |-> fsm_2 == fsm_8 && reg_5 == core_5 && auth_16 == reg_11 ; endproperty \n property name; ( operation_code_9 ) != 7'bxxxx01x && ( operation_code_9 ) != 2'b0x && @(posedge core_clock_5) ( operation_code_9 ) != 5'b10101  |-> hw_18 == fsm_10 && err_7 == rst_4 && core_16 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "case ( control_register_7 ) \n   7'b0x01001 : begin\n     tx_11 <= rst_16\n     data_7 = clk_7\n     err_13 = rx_14;\n   end\n   4'b111x : begin\n     clk_2 <= rx_6\n     err_1 <= err_11\n     rst_15 <= core_11;\n   end\n   7'bxx1x0xx : begin\n     cfg_15 <= fsm_8\n     cfg_7 <= chip_14\n     tx_4 = tx_17;\n   end\n   default : begin \n     core_13 = tx_2\n     err_19 <= sig_2\n     rx_3 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_13) ( control_register_7 ) == ( 7'b0x01001 ) |-> tx_11 == rst_16 && data_7 == clk_7 && err_13 == rx_14 ; endproperty \n property name; @(posedge clock_ctrl_13) ( control_register_7 ) == ( 4'b111x ) |-> clk_2 == rx_6 && err_1 == err_11 && rst_15 == core_11 ; endproperty \n property name; @(posedge clock_ctrl_13) ( control_register_7 ) == ( 7'bxx1x0xx ) |-> cfg_15 == fsm_8 && cfg_7 == chip_14 && tx_4 == tx_17 ; endproperty \n property name; ( control_register_7 ) != 7'b0x01001 && ( control_register_7 ) != 4'b111x && @(posedge clock_ctrl_13) ( control_register_7 ) != 7'bxx1x0xx  |-> core_13 == tx_2 && err_19 == sig_2 && rx_3 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "case ( flag_control_status_1 ) \n   7'b00x111x : begin\n     hw_12 <= core_10\n     auth_8 = auth_15;\n   end\n   5'h18 : begin\n     hw_14 <= hw_4\n     core_16 <= fsm_19;\n   end\n   default : begin \n     reg_20 <= auth_10\n     cfg_7 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( flag_control_status_1 ) == ( 7'b00x111x ) |-> hw_12 == core_10 && auth_8 == auth_15 ; endproperty \n property name; @(negedge clk_in_1) ( flag_control_status_1 ) == ( 5'h18 ) |-> hw_14 == hw_4 && core_16 == fsm_19 ; endproperty \n property name; ( flag_control_status_1 ) != 7'b00x111x && @(negedge clk_in_1) ( flag_control_status_1 ) != 5'h18  |-> reg_20 == auth_10 && cfg_7 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   7'b10xx101 : begin\n     clk_3 <= core_8\n     auth_9 = sig_15\n     chip_2 <= cfg_11;\n   end\n   7'bxx01xxx : begin\n     fsm_19 <= hw_16\n     rx_4 <= cfg_1\n     err_17 = tx_6;\n   end\n   default : begin \n     rst_12 <= auth_15\n     rx_7 = hw_3\n     err_11 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_6) ( interrupt_request_6 ) == ( 7'b10xx101 ) |-> clk_3 == core_8 && auth_9 == sig_15 && chip_2 == cfg_11 ; endproperty \n property name; @(negedge clk_gen_6) ( interrupt_request_6 ) == ( 7'bxx01xxx ) |-> fsm_19 == hw_16 && rx_4 == cfg_1 && err_17 == tx_6 ; endproperty \n property name; ( interrupt_request_6 ) != 7'b10xx101 && @(negedge clk_gen_6) ( interrupt_request_6 ) != 7'bxx01xxx  |-> rst_12 == auth_15 && rx_7 == hw_3 && err_11 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   5'b01x0x : begin\n     clk_18 <= clk_13\n     err_3 = core_9;\n   end\n   5'h1a : begin\n     err_10 = reg_5\n     cfg_15 <= data_1;\n   end\n   7'b10xx101 : begin\n     cfg_4 = sig_13\n     rst_2 = hw_10;\n   end\n   default : begin \n     rst_5 <= data_12\n     rx_17 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_14) ( input_buffer_status_3 ) == ( 5'b01x0x ) |-> clk_18 == clk_13 && err_3 == core_9 ; endproperty \n property name; @(negedge bus_clock_14) ( input_buffer_status_3 ) == ( 5'h1a ) |-> err_10 == reg_5 && cfg_15 == data_1 ; endproperty \n property name; @(negedge bus_clock_14) ( input_buffer_status_3 ) == ( 7'b10xx101 ) |-> cfg_4 == sig_13 && rst_2 == hw_10 ; endproperty \n property name; ( input_buffer_status_3 ) != 5'b01x0x && ( input_buffer_status_3 ) != 5'h1a && @(negedge bus_clock_14) ( input_buffer_status_3 ) != 7'b10xx101  |-> rst_5 == data_12 && rx_17 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_14"
    },
    {
        "Code": "case ( enable_17 ) \n   err_1 : begin\n     clk_18 = clk_19\n     rst_6 <= auth_19\n     rst_10 = auth_6;\n   end\n   5'bx0x00 : begin\n     hw_13 = hw_15\n     chip_3 <= err_8\n     rst_8 = data_19;\n   end\n   6'bxx1x0x : begin\n     chip_14 <= rx_12\n     cfg_17 = err_9\n     data_2 = hw_8;\n   end\n   default : begin \n     chip_8 <= chip_7\n     sig_5 = hw_13\n     sig_16 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( enable_17 ) == ( err_1 ) |-> clk_18 == clk_19 && rst_6 == auth_19 && rst_10 == auth_6 ; endproperty \n property name; @(posedge clk_osc_2) ( enable_17 ) == ( 5'bx0x00 ) |-> hw_13 == hw_15 && chip_3 == err_8 && rst_8 == data_19 ; endproperty \n property name; @(posedge clk_osc_2) ( enable_17 ) == ( 6'bxx1x0x ) |-> chip_14 == rx_12 && cfg_17 == err_9 && data_2 == hw_8 ; endproperty \n property name; ( enable_17 ) != err_1 && ( enable_17 ) != 5'bx0x00 && @(posedge clk_osc_2) ( enable_17 ) != 6'bxx1x0x  |-> chip_8 == chip_7 && sig_5 == hw_13 && sig_16 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( interrupt_enable_11 ) \n   7'h61 : begin\n     rst_13 = err_18\n     rx_10 = rst_7\n     data_7 <= clk_2;\n   end\n   default : begin \n     auth_16 <= auth_17\n     hw_12 = clk_7\n     core_16 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( interrupt_enable_11 ) == ( 7'h61 ) |-> rst_13 == err_18 && rx_10 == rst_7 && data_7 == clk_2 ; endproperty \n property name; @(posedge clk_out_4) ( interrupt_enable_11 ) != 7'h61  |-> auth_16 == auth_17 && hw_12 == clk_7 && core_16 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( data_register_status_2 ) \n   2'h0 : begin\n     err_18 <= fsm_13\n     tx_17 <= tx_7;\n   end\n   7'b10x1x00 : begin\n     cfg_15 = err_17\n     err_20 <= err_1;\n   end\n   default : begin \n     fsm_10 = rx_3\n     tx_3 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_3) ( data_register_status_2 ) == ( 2'h0 ) |-> err_18 == fsm_13 && tx_17 == tx_7 ; endproperty \n property name; @(posedge ref_clk_3) ( data_register_status_2 ) == ( 7'b10x1x00 ) |-> cfg_15 == err_17 && err_20 == err_1 ; endproperty \n property name; ( data_register_status_2 ) != 2'h0 && @(posedge ref_clk_3) ( data_register_status_2 ) != 7'b10x1x00  |-> fsm_10 == rx_3 && tx_3 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "case ( result_register_14 ) \n   6'b11x001 : begin\n     rx_16 <= sig_9\n     rst_10 <= reg_4\n     data_20 <= hw_14;\n   end\n   default : begin \n     core_6 = reg_15\n     core_19 = cfg_9\n     hw_9 = rx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_10) ( result_register_14 ) == ( 6'b11x001 ) |-> rx_16 == sig_9 && rst_10 == reg_4 && data_20 == hw_14 ; endproperty \n property name; @(negedge clk_reset_10) ( result_register_14 ) != 6'b11x001  |-> core_6 == reg_15 && core_19 == cfg_9 && hw_9 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_10"
    },
    {
        "Code": "case ( data_buffer_18 ) \n   reg_11 : begin\n     clk_19 = sig_8\n     data_7 <= cfg_10;\n   end\n   default : begin \n     auth_2 <= auth_14\n     cfg_13 = reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_12) ( data_buffer_18 ) == ( reg_11 ) |-> clk_19 == sig_8 && data_7 == cfg_10 ; endproperty \n property name; @(negedge sys_clk_12) ( data_buffer_18 ) != reg_11  |-> auth_2 == auth_14 && cfg_13 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "case ( enable_13 ) \n   6'b01xx10 : begin\n     cfg_4 = err_19\n     hw_19 = hw_4\n     clk_20 <= data_20;\n   end\n   7'b1x11x00 : begin\n     rx_8 <= rx_11\n     core_5 <= core_11\n     chip_7 = hw_2;\n   end\n   default : begin \n     data_12 = tx_10\n     err_1 <= fsm_13\n     rx_13 = clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_13) ( enable_13 ) == ( 6'b01xx10 ) |-> cfg_4 == err_19 && hw_19 == hw_4 && clk_20 == data_20 ; endproperty \n property name; @(negedge sys_clk_13) ( enable_13 ) == ( 7'b1x11x00 ) |-> rx_8 == rx_11 && core_5 == core_11 && chip_7 == hw_2 ; endproperty \n property name; ( enable_13 ) != 6'b01xx10 && @(negedge sys_clk_13) ( enable_13 ) != 7'b1x11x00  |-> data_12 == tx_10 && err_1 == fsm_13 && rx_13 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_13"
    },
    {
        "Code": "case ( status_flag_16 ) \n   data_12 : begin\n     chip_2 = cfg_10\n     chip_8 = tx_16;\n   end\n   7'bx0x01x1 : begin\n     cfg_8 = core_9\n     hw_10 <= cfg_11;\n   end\n   core_16 : begin\n     core_19 <= reg_16\n     auth_7 <= reg_15;\n   end\n   default : begin \n     data_9 <= err_10\n     data_13 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( status_flag_16 ) == ( data_12 ) |-> chip_2 == cfg_10 && chip_8 == tx_16 ; endproperty \n property name; @(posedge bus_clock_6) ( status_flag_16 ) == ( 7'bx0x01x1 ) |-> cfg_8 == core_9 && hw_10 == cfg_11 ; endproperty \n property name; @(posedge bus_clock_6) ( status_flag_16 ) == ( core_16 ) |-> core_19 == reg_16 && auth_7 == reg_15 ; endproperty \n property name; ( status_flag_16 ) != data_12 && ( status_flag_16 ) != 7'bx0x01x1 && @(posedge bus_clock_6) ( status_flag_16 ) != core_16  |-> data_9 == err_10 && data_13 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( start_signal_18 ) \n   7'h5a : begin\n     auth_17 = tx_7\n     hw_12 = hw_13;\n   end\n   7'b00001x1 : begin\n     chip_9 <= cfg_12\n     core_7 = reg_15;\n   end\n   core_8 : begin\n     rst_16 <= err_8\n     clk_11 = cfg_13;\n   end\n   default : begin \n     tx_2 <= chip_13\n     chip_5 = core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( start_signal_18 ) == ( 7'h5a ) |-> auth_17 == tx_7 && hw_12 == hw_13 ; endproperty \n property name; @(posedge core_clock_3) ( start_signal_18 ) == ( 7'b00001x1 ) |-> chip_9 == cfg_12 && core_7 == reg_15 ; endproperty \n property name; @(posedge core_clock_3) ( start_signal_18 ) == ( core_8 ) |-> rst_16 == err_8 && clk_11 == cfg_13 ; endproperty \n property name; ( start_signal_18 ) != 7'h5a && ( start_signal_18 ) != 7'b00001x1 && @(posedge core_clock_3) ( start_signal_18 ) != core_8  |-> tx_2 == chip_13 && chip_5 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( mode_register_5 ) \n   5'b1x001 : begin\n     tx_20 <= err_2\n     reg_14 <= err_10\n     reg_2 <= cfg_13;\n   end\n   default : begin \n     chip_12 <= tx_11\n     core_20 <= auth_12\n     sig_8 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_8) ( mode_register_5 ) == ( 5'b1x001 ) |-> tx_20 == err_2 && reg_14 == err_10 && reg_2 == cfg_13 ; endproperty \n property name; @(posedge clk_out_8) ( mode_register_5 ) != 5'b1x001  |-> chip_12 == tx_11 && core_20 == auth_12 && sig_8 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "case ( read_enable_11 ) \n   core_16 : begin\n     sig_3 <= clk_8\n     err_2 = auth_12;\n   end\n   6'b1x1xx0 : begin\n     auth_4 = core_5\n     auth_8 = auth_13;\n   end\n   6'b1x0000 : begin\n     clk_9 <= err_9\n     core_11 = reg_12;\n   end\n   default : begin \n     rx_19 <= rx_3\n     fsm_16 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( read_enable_11 ) == ( core_16 ) |-> sig_3 == clk_8 && err_2 == auth_12 ; endproperty \n property name; @(negedge clk_gen_15) ( read_enable_11 ) == ( 6'b1x1xx0 ) |-> auth_4 == core_5 && auth_8 == auth_13 ; endproperty \n property name; @(negedge clk_gen_15) ( read_enable_11 ) == ( 6'b1x0000 ) |-> clk_9 == err_9 && core_11 == reg_12 ; endproperty \n property name; ( read_enable_11 ) != core_16 && ( read_enable_11 ) != 6'b1x1xx0 && @(negedge clk_gen_15) ( read_enable_11 ) != 6'b1x0000  |-> rx_19 == rx_3 && fsm_16 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'b10xxx0x : begin\n     sig_19 <= err_10\n     core_2 = sig_12\n     reg_16 = auth_13;\n   end\n   7'b0011000 : begin\n     reg_13 <= chip_4\n     rx_20 = fsm_11\n     err_3 = tx_20;\n   end\n   7'bx00x0x0 : begin\n     fsm_5 = hw_16\n     reg_12 = core_6\n     data_19 = hw_5;\n   end\n   default : begin \n     fsm_4 = tx_1\n     core_12 = clk_2\n     tx_1 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( data_control_9 ) == ( 7'b10xxx0x ) |-> sig_19 == err_10 && core_2 == sig_12 && reg_16 == auth_13 ; endproperty \n property name; @(posedge mem_clock_13) ( data_control_9 ) == ( 7'b0011000 ) |-> reg_13 == chip_4 && rx_20 == fsm_11 && err_3 == tx_20 ; endproperty \n property name; @(posedge mem_clock_13) ( data_control_9 ) == ( 7'bx00x0x0 ) |-> fsm_5 == hw_16 && reg_12 == core_6 && data_19 == hw_5 ; endproperty \n property name; ( data_control_9 ) != 7'b10xxx0x && ( data_control_9 ) != 7'b0011000 && @(posedge mem_clock_13) ( data_control_9 ) != 7'bx00x0x0  |-> fsm_4 == tx_1 && core_12 == clk_2 && tx_1 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( output_register_status_10 ) \n   5'bx01x0 : begin\n     chip_8 = err_15\n     sig_20 = fsm_20\n     fsm_4 <= rst_17;\n   end\n   6'b10xxxx : begin\n     cfg_16 = reg_2\n     reg_15 <= auth_6\n     auth_1 = chip_18;\n   end\n   default : begin \n     tx_16 <= fsm_4\n     core_3 <= rst_13\n     cfg_15 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( output_register_status_10 ) == ( 5'bx01x0 ) |-> chip_8 == err_15 && sig_20 == fsm_20 && fsm_4 == rst_17 ; endproperty \n property name; @(negedge fast_clk_11) ( output_register_status_10 ) == ( 6'b10xxxx ) |-> cfg_16 == reg_2 && reg_15 == auth_6 && auth_1 == chip_18 ; endproperty \n property name; ( output_register_status_10 ) != 5'bx01x0 && @(negedge fast_clk_11) ( output_register_status_10 ) != 6'b10xxxx  |-> tx_16 == fsm_4 && core_3 == rst_13 && cfg_15 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'b11010x0 : begin\n     auth_15 = cfg_5\n     core_7 <= hw_18;\n   end\n   default : begin \n     clk_5 <= fsm_7\n     reg_7 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( status_flag_19 ) == ( 7'b11010x0 ) |-> auth_15 == cfg_5 && core_7 == hw_18 ; endproperty \n property name; @(posedge clock_div_7) ( status_flag_19 ) != 7'b11010x0  |-> clk_5 == fsm_7 && reg_7 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( control_status_18 ) \n   5'b0x01x : begin\n     data_17 = sig_15\n     hw_10 = reg_2\n     rst_18 = core_3;\n   end\n   7'b01x1010 : begin\n     tx_10 <= err_3\n     fsm_8 <= err_18\n     cfg_12 <= clk_13;\n   end\n   rx_16 : begin\n     sig_6 <= tx_4\n     fsm_16 <= rx_6\n     cfg_1 = fsm_7;\n   end\n   default : begin \n     rst_15 = err_19\n     rx_8 = err_20\n     chip_19 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_5) ( control_status_18 ) == ( 5'b0x01x ) |-> data_17 == sig_15 && hw_10 == reg_2 && rst_18 == core_3 ; endproperty \n property name; @(negedge clk_in_5) ( control_status_18 ) == ( 7'b01x1010 ) |-> tx_10 == err_3 && fsm_8 == err_18 && cfg_12 == clk_13 ; endproperty \n property name; @(negedge clk_in_5) ( control_status_18 ) == ( rx_16 ) |-> sig_6 == tx_4 && fsm_16 == rx_6 && cfg_1 == fsm_7 ; endproperty \n property name; ( control_status_18 ) != 5'b0x01x && ( control_status_18 ) != 7'b01x1010 && @(negedge clk_in_5) ( control_status_18 ) != rx_16  |-> rst_15 == err_19 && rx_8 == err_20 && chip_19 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "case ( data_status_11 ) \n   4'b001x : begin\n     chip_8 <= cfg_17\n     auth_7 <= sig_7;\n   end\n   default : begin \n     sig_4 = sig_2\n     hw_4 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( data_status_11 ) == ( 4'b001x ) |-> chip_8 == cfg_17 && auth_7 == sig_7 ; endproperty \n property name; @(posedge clock_ctrl_2) ( data_status_11 ) != 4'b001x  |-> sig_4 == sig_2 && hw_4 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( flag_control_10 ) \n   5'h17 : begin\n     chip_3 <= rst_16\n     hw_15 = err_10;\n   end\n   default : begin \n     core_14 = fsm_16\n     sig_15 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_14) ( flag_control_10 ) == ( 5'h17 ) |-> chip_3 == rst_16 && hw_15 == err_10 ; endproperty \n property name; @(negedge cpu_clock_14) ( flag_control_10 ) != 5'h17  |-> core_14 == fsm_16 && sig_15 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "case ( control_register_status_19 ) \n   6'bx0x0xx : begin\n     chip_19 <= sig_12\n     reg_12 <= rst_13;\n   end\n   default : begin \n     tx_4 <= reg_20\n     rx_12 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( control_register_status_19 ) == ( 6'bx0x0xx ) |-> chip_19 == sig_12 && reg_12 == rst_13 ; endproperty \n property name; @(negedge clk_osc_20) ( control_register_status_19 ) != 6'bx0x0xx  |-> tx_4 == reg_20 && rx_12 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( result_register_14 ) \n   4'h4 : begin\n     cfg_15 = rst_11\n     reg_12 = clk_5;\n   end\n   7'b1011001 : begin\n     clk_7 <= clk_16\n     core_18 <= hw_14;\n   end\n   3'h7 : begin\n     core_5 = core_10\n     hw_18 = chip_6;\n   end\n   default : begin \n     rx_8 <= reg_2\n     data_14 <= err_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_14) ( result_register_14 ) == ( 4'h4 ) |-> cfg_15 == rst_11 && reg_12 == clk_5 ; endproperty \n property name; @(posedge clk_out_14) ( result_register_14 ) == ( 7'b1011001 ) |-> clk_7 == clk_16 && core_18 == hw_14 ; endproperty \n property name; @(posedge clk_out_14) ( result_register_14 ) == ( 3'h7 ) |-> core_5 == core_10 && hw_18 == chip_6 ; endproperty \n property name; ( result_register_14 ) != 4'h4 && ( result_register_14 ) != 7'b1011001 && @(posedge clk_out_14) ( result_register_14 ) != 3'h7  |-> rx_8 == reg_2 && data_14 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "case ( status_register_1 ) \n   6'bx01x10 : begin\n     fsm_12 <= clk_1\n     fsm_9 = reg_18;\n   end\n   default : begin \n     chip_8 <= sig_6\n     auth_14 <= hw_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( status_register_1 ) == ( 6'bx01x10 ) |-> fsm_12 == clk_1 && fsm_9 == reg_18 ; endproperty \n property name; @(negedge clk_enable_13) ( status_register_1 ) != 6'bx01x10  |-> chip_8 == sig_6 && auth_14 == hw_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( operation_code_19 ) \n   7'b00010xx : begin\n     err_16 = auth_20\n     core_8 <= fsm_7\n     core_11 = auth_12;\n   end\n   default : begin \n     reg_20 = hw_18\n     fsm_6 = data_8\n     err_12 <= fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( operation_code_19 ) == ( 7'b00010xx ) |-> err_16 == auth_20 && core_8 == fsm_7 && core_11 == auth_12 ; endproperty \n property name; @(posedge clk_gen_20) ( operation_code_19 ) != 7'b00010xx  |-> reg_20 == hw_18 && fsm_6 == data_8 && err_12 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( data_in_9 ) \n   7'h45 : begin\n     data_19 <= tx_10\n     fsm_7 <= sig_12\n     tx_7 <= clk_8;\n   end\n   7'h52 : begin\n     clk_14 = rst_18\n     core_3 = fsm_12\n     err_11 = tx_5;\n   end\n   default : begin \n     data_15 <= reg_11\n     tx_12 <= cfg_9\n     tx_19 = chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_19) ( data_in_9 ) == ( 7'h45 ) |-> data_19 == tx_10 && fsm_7 == sig_12 && tx_7 == clk_8 ; endproperty \n property name; @(negedge async_clk_19) ( data_in_9 ) == ( 7'h52 ) |-> clk_14 == rst_18 && core_3 == fsm_12 && err_11 == tx_5 ; endproperty \n property name; ( data_in_9 ) != 7'h45 && @(negedge async_clk_19) ( data_in_9 ) != 7'h52  |-> data_15 == reg_11 && tx_12 == cfg_9 && tx_19 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "case ( data_status_3 ) \n   7'b101011x : begin\n     reg_7 = data_18\n     sig_18 <= data_5\n     sig_8 = rx_16;\n   end\n   default : begin \n     auth_17 = hw_3\n     err_1 <= chip_8\n     auth_8 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( data_status_3 ) == ( 7'b101011x ) |-> reg_7 == data_18 && sig_18 == data_5 && sig_8 == rx_16 ; endproperty \n property name; @(posedge clk_in_4) ( data_status_3 ) != 7'b101011x  |-> auth_17 == hw_3 && err_1 == chip_8 && auth_8 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( command_status_2 ) \n   err_5 : begin\n     rx_13 = hw_7\n     reg_11 <= data_2\n     data_9 <= tx_19;\n   end\n   default : begin \n     data_5 = hw_13\n     hw_13 = rx_19\n     chip_15 <= data_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_7) ( command_status_2 ) == ( err_5 ) |-> rx_13 == hw_7 && reg_11 == data_2 && data_9 == tx_19 ; endproperty \n property name; @(posedge fast_clk_7) ( command_status_2 ) != err_5  |-> data_5 == hw_13 && hw_13 == rx_19 && chip_15 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_7"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   fsm_20 : begin\n     rx_20 <= cfg_14\n     fsm_3 <= core_12;\n   end\n   default : begin \n     rx_16 = reg_19\n     rx_10 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_15) ( output_register_status_6 ) == ( fsm_20 ) |-> rx_20 == cfg_14 && fsm_3 == core_12 ; endproperty \n property name; @(negedge sys_clk_15) ( output_register_status_6 ) != fsm_20  |-> rx_16 == reg_19 && rx_10 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "case ( input_register_6 ) \n   7'bxxx0x0x : begin\n     rst_20 = sig_13\n     cfg_1 = rx_5\n     rx_1 <= cfg_18;\n   end\n   7'bx1x0xx0 : begin\n     cfg_14 = rst_6\n     rst_12 = err_10\n     hw_1 <= data_11;\n   end\n   7'b0111xx1 : begin\n     chip_3 = core_19\n     tx_20 = auth_2\n     rx_11 = hw_19;\n   end\n   default : begin \n     rst_15 = clk_19\n     hw_5 = data_15\n     chip_9 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( input_register_6 ) == ( 7'bxxx0x0x ) |-> rst_20 == sig_13 && cfg_1 == rx_5 && rx_1 == cfg_18 ; endproperty \n property name; @(posedge pll_clk_16) ( input_register_6 ) == ( 7'bx1x0xx0 ) |-> cfg_14 == rst_6 && rst_12 == err_10 && hw_1 == data_11 ; endproperty \n property name; @(posedge pll_clk_16) ( input_register_6 ) == ( 7'b0111xx1 ) |-> chip_3 == core_19 && tx_20 == auth_2 && rx_11 == hw_19 ; endproperty \n property name; ( input_register_6 ) != 7'bxxx0x0x && ( input_register_6 ) != 7'bx1x0xx0 && @(posedge pll_clk_16) ( input_register_6 ) != 7'b0111xx1  |-> rst_15 == clk_19 && hw_5 == data_15 && chip_9 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( status_register_17 ) \n   7'bx10x1xx : begin\n     fsm_4 <= sig_18\n     rst_4 <= hw_12;\n   end\n   7'b0110001 : begin\n     chip_1 = cfg_15\n     data_11 = fsm_7;\n   end\n   7'h3c : begin\n     chip_17 = clk_15\n     clk_16 <= rst_7;\n   end\n   default : begin \n     err_2 <= tx_11\n     chip_13 <= clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_3) ( status_register_17 ) == ( 7'bx10x1xx ) |-> fsm_4 == sig_18 && rst_4 == hw_12 ; endproperty \n property name; @(negedge ref_clk_3) ( status_register_17 ) == ( 7'b0110001 ) |-> chip_1 == cfg_15 && data_11 == fsm_7 ; endproperty \n property name; @(negedge ref_clk_3) ( status_register_17 ) == ( 7'h3c ) |-> chip_17 == clk_15 && clk_16 == rst_7 ; endproperty \n property name; ( status_register_17 ) != 7'bx10x1xx && ( status_register_17 ) != 7'b0110001 && @(negedge ref_clk_3) ( status_register_17 ) != 7'h3c  |-> err_2 == tx_11 && chip_13 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "case ( start_bit_1 ) \n   7'b0111011 : begin\n     rst_19 <= hw_8\n     cfg_6 = auth_9\n     rst_12 = rst_15;\n   end\n   default : begin \n     data_11 <= chip_7\n     auth_15 <= fsm_11\n     sig_11 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_11) ( start_bit_1 ) == ( 7'b0111011 ) |-> rst_19 == hw_8 && cfg_6 == auth_9 && rst_12 == rst_15 ; endproperty \n property name; @(negedge clk_enable_11) ( start_bit_1 ) != 7'b0111011  |-> data_11 == chip_7 && auth_15 == fsm_11 && sig_11 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "case ( valid_input_15 ) \n   7'b0x10000 : begin\n     data_15 = reg_1\n     hw_16 = rx_1;\n   end\n   default : begin \n     auth_7 = core_18\n     rst_15 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( valid_input_15 ) == ( 7'b0x10000 ) |-> data_15 == reg_1 && hw_16 == rx_1 ; endproperty \n property name; @(posedge clk_gen_16) ( valid_input_15 ) != 7'b0x10000  |-> auth_7 == core_18 && rst_15 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( command_word_5 ) \n   7'b01x0x0x : begin\n     fsm_19 = clk_13\n     rx_17 = err_14\n     data_5 <= core_17;\n   end\n   7'bxx10x10 : begin\n     core_16 = hw_20\n     reg_5 = auth_11\n     cfg_14 <= reg_10;\n   end\n   6'b001110 : begin\n     err_1 <= rx_9\n     sig_14 <= fsm_4\n     hw_5 <= tx_14;\n   end\n   default : begin \n     tx_2 = hw_4\n     rx_12 <= err_9\n     rx_11 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( command_word_5 ) == ( 7'b01x0x0x ) |-> fsm_19 == clk_13 && rx_17 == err_14 && data_5 == core_17 ; endproperty \n property name; @(negedge sys_clk_2) ( command_word_5 ) == ( 7'bxx10x10 ) |-> core_16 == hw_20 && reg_5 == auth_11 && cfg_14 == reg_10 ; endproperty \n property name; @(negedge sys_clk_2) ( command_word_5 ) == ( 6'b001110 ) |-> err_1 == rx_9 && sig_14 == fsm_4 && hw_5 == tx_14 ; endproperty \n property name; ( command_word_5 ) != 7'b01x0x0x && ( command_word_5 ) != 7'bxx10x10 && @(negedge sys_clk_2) ( command_word_5 ) != 6'b001110  |-> tx_2 == hw_4 && rx_12 == err_9 && rx_11 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( output_status_register_7 ) \n   7'bx10x00x : begin\n     core_13 = err_14\n     rx_13 = rst_9;\n   end\n   6'h36 : begin\n     core_6 <= tx_6\n     cfg_6 = clk_20;\n   end\n   6'bxx11x1 : begin\n     clk_9 <= core_16\n     err_3 <= core_20;\n   end\n   default : begin \n     reg_12 = rx_10\n     sig_8 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_8) ( output_status_register_7 ) == ( 7'bx10x00x ) |-> core_13 == err_14 && rx_13 == rst_9 ; endproperty \n property name; @(posedge main_clk_8) ( output_status_register_7 ) == ( 6'h36 ) |-> core_6 == tx_6 && cfg_6 == clk_20 ; endproperty \n property name; @(posedge main_clk_8) ( output_status_register_7 ) == ( 6'bxx11x1 ) |-> clk_9 == core_16 && err_3 == core_20 ; endproperty \n property name; ( output_status_register_7 ) != 7'bx10x00x && ( output_status_register_7 ) != 6'h36 && @(posedge main_clk_8) ( output_status_register_7 ) != 6'bxx11x1  |-> reg_12 == rx_10 && sig_8 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "case ( output_buffer_status_6 ) \n   7'bx01xx10 : begin\n     rst_7 <= rx_18\n     data_19 = chip_8;\n   end\n   default : begin \n     fsm_11 = auth_3\n     core_14 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( output_buffer_status_6 ) == ( 7'bx01xx10 ) |-> rst_7 == rx_18 && data_19 == chip_8 ; endproperty \n property name; @(posedge clk_osc_14) ( output_buffer_status_6 ) != 7'bx01xx10  |-> fsm_11 == auth_3 && core_14 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( valid_input_20 ) \n   6'h22 : begin\n     rst_11 <= tx_13\n     rst_3 <= err_5;\n   end\n   7'bx1xx011 : begin\n     rx_13 = rx_14\n     err_17 = err_1;\n   end\n   default : begin \n     core_12 = reg_9\n     rx_2 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_13) ( valid_input_20 ) == ( 6'h22 ) |-> rst_11 == tx_13 && rst_3 == err_5 ; endproperty \n property name; @(negedge async_clk_13) ( valid_input_20 ) == ( 7'bx1xx011 ) |-> rx_13 == rx_14 && err_17 == err_1 ; endproperty \n property name; ( valid_input_20 ) != 6'h22 && @(negedge async_clk_13) ( valid_input_20 ) != 7'bx1xx011  |-> core_12 == reg_9 && rx_2 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "case ( counter_10 ) \n   5'bxx10x : begin\n     sig_5 = tx_2\n     hw_3 = core_3\n     fsm_16 <= data_14;\n   end\n   default : begin \n     tx_18 = tx_7\n     clk_2 <= reg_14\n     sig_6 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_8) ( counter_10 ) == ( 5'bxx10x ) |-> sig_5 == tx_2 && hw_3 == core_3 && fsm_16 == data_14 ; endproperty \n property name; @(negedge clock_ctrl_8) ( counter_10 ) != 5'bxx10x  |-> tx_18 == tx_7 && clk_2 == reg_14 && sig_6 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "case ( input_status_register_6 ) \n   5'hf : begin\n     chip_3 <= err_7\n     tx_2 <= err_13;\n   end\n   3'b001 : begin\n     chip_20 = clk_2\n     rx_16 <= auth_10;\n   end\n   4'b110x : begin\n     fsm_20 = rx_4\n     reg_18 = core_14;\n   end\n   default : begin \n     fsm_11 <= auth_7\n     err_10 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_4) ( input_status_register_6 ) == ( 5'hf ) |-> chip_3 == err_7 && tx_2 == err_13 ; endproperty \n property name; @(negedge clk_osc_4) ( input_status_register_6 ) == ( 3'b001 ) |-> chip_20 == clk_2 && rx_16 == auth_10 ; endproperty \n property name; @(negedge clk_osc_4) ( input_status_register_6 ) == ( 4'b110x ) |-> fsm_20 == rx_4 && reg_18 == core_14 ; endproperty \n property name; ( input_status_register_6 ) != 5'hf && ( input_status_register_6 ) != 3'b001 && @(negedge clk_osc_4) ( input_status_register_6 ) != 4'b110x  |-> fsm_11 == auth_7 && err_10 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "case ( flag_status_10 ) \n   5'b01111 : begin\n     sig_11 = data_12\n     cfg_14 = tx_13\n     err_2 <= clk_12;\n   end\n   4'b1001 : begin\n     fsm_2 <= auth_18\n     fsm_11 = reg_13\n     auth_3 = rx_18;\n   end\n   7'b100xx0x : begin\n     reg_11 <= tx_2\n     clk_18 = core_17\n     reg_17 = hw_20;\n   end\n   default : begin \n     cfg_17 = auth_7\n     tx_20 = data_9\n     core_20 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_16) ( flag_status_10 ) == ( 5'b01111 ) |-> sig_11 == data_12 && cfg_14 == tx_13 && err_2 == clk_12 ; endproperty \n property name; @(negedge clock_div_16) ( flag_status_10 ) == ( 4'b1001 ) |-> fsm_2 == auth_18 && fsm_11 == reg_13 && auth_3 == rx_18 ; endproperty \n property name; @(negedge clock_div_16) ( flag_status_10 ) == ( 7'b100xx0x ) |-> reg_11 == tx_2 && clk_18 == core_17 && reg_17 == hw_20 ; endproperty \n property name; ( flag_status_10 ) != 5'b01111 && ( flag_status_10 ) != 4'b1001 && @(negedge clock_div_16) ( flag_status_10 ) != 7'b100xx0x  |-> cfg_17 == auth_7 && tx_20 == data_9 && core_20 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   6'b100xx1 : begin\n     auth_18 <= reg_9\n     core_10 = tx_19;\n   end\n   default : begin \n     err_9 = reg_1\n     fsm_15 = data_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_4) ( input_buffer_status_11 ) == ( 6'b100xx1 ) |-> auth_18 == reg_9 && core_10 == tx_19 ; endproperty \n property name; @(negedge fast_clk_4) ( input_buffer_status_11 ) != 6'b100xx1  |-> err_9 == reg_1 && fsm_15 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "case ( enable_3 ) \n   7'b111011x : begin\n     auth_4 = hw_5\n     clk_6 = err_12;\n   end\n   7'h6x : begin\n     auth_13 = rst_6\n     rx_4 = fsm_18;\n   end\n   7'b1x0x1x0 : begin\n     rst_1 <= err_10\n     reg_19 <= cfg_2;\n   end\n   default : begin \n     core_13 <= hw_11\n     sig_20 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_5) ( enable_3 ) == ( 7'b111011x ) |-> auth_4 == hw_5 && clk_6 == err_12 ; endproperty \n property name; @(posedge core_clock_5) ( enable_3 ) == ( 7'h6x ) |-> auth_13 == rst_6 && rx_4 == fsm_18 ; endproperty \n property name; @(posedge core_clock_5) ( enable_3 ) == ( 7'b1x0x1x0 ) |-> rst_1 == err_10 && reg_19 == cfg_2 ; endproperty \n property name; ( enable_3 ) != 7'b111011x && ( enable_3 ) != 7'h6x && @(posedge core_clock_5) ( enable_3 ) != 7'b1x0x1x0  |-> core_13 == hw_11 && sig_20 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'bxx00101 : begin\n     rst_18 <= data_8\n     rx_4 <= sig_20\n     clk_5 = data_15;\n   end\n   7'bxx1xxx1 : begin\n     hw_3 <= err_13\n     sig_19 <= err_12\n     core_1 <= reg_14;\n   end\n   7'b101101x : begin\n     hw_8 = reg_8\n     rst_20 <= auth_17\n     rst_12 = reg_20;\n   end\n   default : begin \n     tx_12 = reg_10\n     fsm_6 = fsm_20\n     fsm_18 <= chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_16) ( control_output_1 ) == ( 7'bxx00101 ) |-> rst_18 == data_8 && rx_4 == sig_20 && clk_5 == data_15 ; endproperty \n property name; @(negedge clk_enable_16) ( control_output_1 ) == ( 7'bxx1xxx1 ) |-> hw_3 == err_13 && sig_19 == err_12 && core_1 == reg_14 ; endproperty \n property name; @(negedge clk_enable_16) ( control_output_1 ) == ( 7'b101101x ) |-> hw_8 == reg_8 && rst_20 == auth_17 && rst_12 == reg_20 ; endproperty \n property name; ( control_output_1 ) != 7'bxx00101 && ( control_output_1 ) != 7'bxx1xxx1 && @(negedge clk_enable_16) ( control_output_1 ) != 7'b101101x  |-> tx_12 == reg_10 && fsm_6 == fsm_20 && fsm_18 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_16"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   7'b0100xxx : begin\n     core_19 = clk_13\n     cfg_17 <= chip_17\n     core_20 = rst_13;\n   end\n   sig_10 : begin\n     reg_12 = err_16\n     tx_12 <= data_10\n     fsm_18 = tx_5;\n   end\n   default : begin \n     cfg_19 = clk_6\n     reg_10 = auth_18\n     rx_10 <= fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( control_register_status_status_3 ) == ( 7'b0100xxx ) |-> core_19 == clk_13 && cfg_17 == chip_17 && core_20 == rst_13 ; endproperty \n property name; @(posedge clk_osc_8) ( control_register_status_status_3 ) == ( sig_10 ) |-> reg_12 == err_16 && tx_12 == data_10 && fsm_18 == tx_5 ; endproperty \n property name; ( control_register_status_status_3 ) != 7'b0100xxx && @(posedge clk_osc_8) ( control_register_status_status_3 ) != sig_10  |-> cfg_19 == clk_6 && reg_10 == auth_18 && rx_10 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( start_signal_18 ) \n   err_1 : begin\n     fsm_19 = rst_13\n     clk_11 <= data_2\n     reg_1 <= err_2;\n   end\n   7'b100010x : begin\n     cfg_2 <= hw_9\n     clk_13 = fsm_1\n     reg_17 = rx_9;\n   end\n   default : begin \n     auth_7 = sig_14\n     sig_8 = reg_19\n     rst_14 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_17) ( start_signal_18 ) == ( err_1 ) |-> fsm_19 == rst_13 && clk_11 == data_2 && reg_1 == err_2 ; endproperty \n property name; @(negedge clk_enable_17) ( start_signal_18 ) == ( 7'b100010x ) |-> cfg_2 == hw_9 && clk_13 == fsm_1 && reg_17 == rx_9 ; endproperty \n property name; ( start_signal_18 ) != err_1 && @(negedge clk_enable_17) ( start_signal_18 ) != 7'b100010x  |-> auth_7 == sig_14 && sig_8 == reg_19 && rst_14 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'b0100101 : begin\n     hw_8 = clk_3\n     tx_18 <= cfg_17\n     hw_14 = core_9;\n   end\n   6'bxxx1x0 : begin\n     data_5 = sig_14\n     hw_2 = hw_20\n     rx_4 = rx_17;\n   end\n   5'b11111 : begin\n     chip_19 <= auth_14\n     sig_3 <= core_18\n     fsm_8 <= tx_13;\n   end\n   default : begin \n     chip_17 <= tx_20\n     cfg_20 = tx_4\n     rx_14 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_3) ( interrupt_control_status_10 ) == ( 7'b0100101 ) |-> hw_8 == clk_3 && tx_18 == cfg_17 && hw_14 == core_9 ; endproperty \n property name; @(posedge main_clk_3) ( interrupt_control_status_10 ) == ( 6'bxxx1x0 ) |-> data_5 == sig_14 && hw_2 == hw_20 && rx_4 == rx_17 ; endproperty \n property name; @(posedge main_clk_3) ( interrupt_control_status_10 ) == ( 5'b11111 ) |-> chip_19 == auth_14 && sig_3 == core_18 && fsm_8 == tx_13 ; endproperty \n property name; ( interrupt_control_status_10 ) != 7'b0100101 && ( interrupt_control_status_10 ) != 6'bxxx1x0 && @(posedge main_clk_3) ( interrupt_control_status_10 ) != 5'b11111  |-> chip_17 == tx_20 && cfg_20 == tx_4 && rx_14 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "case ( output_register_11 ) \n   6'b011x01 : begin\n     core_3 = auth_8\n     fsm_12 <= rx_2\n     rx_12 <= clk_4;\n   end\n   rst_10 : begin\n     err_20 <= sig_1\n     cfg_15 = sig_20\n     rst_9 <= rx_4;\n   end\n   default : begin \n     data_4 <= clk_14\n     sig_3 = clk_19\n     sig_7 <= reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( output_register_11 ) == ( 6'b011x01 ) |-> core_3 == auth_8 && fsm_12 == rx_2 && rx_12 == clk_4 ; endproperty \n property name; @(posedge clk_gen_16) ( output_register_11 ) == ( rst_10 ) |-> err_20 == sig_1 && cfg_15 == sig_20 && rst_9 == rx_4 ; endproperty \n property name; ( output_register_11 ) != 6'b011x01 && @(posedge clk_gen_16) ( output_register_11 ) != rst_10  |-> data_4 == clk_14 && sig_3 == clk_19 && sig_7 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( control_buffer_18 ) \n   7'bx101010 : begin\n     chip_6 <= fsm_3\n     core_13 = core_3;\n   end\n   default : begin \n     sig_5 = hw_11\n     hw_17 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_5) ( control_buffer_18 ) == ( 7'bx101010 ) |-> chip_6 == fsm_3 && core_13 == core_3 ; endproperty \n property name; @(negedge clock_ctrl_5) ( control_buffer_18 ) != 7'bx101010  |-> sig_5 == hw_11 && hw_17 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "case ( error_status_14 ) \n   5'bx1x01 : begin\n     rst_19 = fsm_8\n     tx_9 = rst_14;\n   end\n   7'b0xx1011 : begin\n     cfg_7 <= data_2\n     chip_12 <= sig_9;\n   end\n   default : begin \n     rst_13 <= clk_11\n     sig_12 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_11) ( error_status_14 ) == ( 5'bx1x01 ) |-> rst_19 == fsm_8 && tx_9 == rst_14 ; endproperty \n property name; @(negedge sys_clk_11) ( error_status_14 ) == ( 7'b0xx1011 ) |-> cfg_7 == data_2 && chip_12 == sig_9 ; endproperty \n property name; ( error_status_14 ) != 5'bx1x01 && @(negedge sys_clk_11) ( error_status_14 ) != 7'b0xx1011  |-> rst_13 == clk_11 && sig_12 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_11"
    },
    {
        "Code": "case ( busy_signal_10 ) \n   7'b1100110 : begin\n     hw_17 <= reg_12\n     chip_20 = clk_14\n     err_1 = hw_20;\n   end\n   default : begin \n     core_4 <= sig_16\n     rst_10 = core_16\n     core_13 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_13) ( busy_signal_10 ) == ( 7'b1100110 ) |-> hw_17 == reg_12 && chip_20 == clk_14 && err_1 == hw_20 ; endproperty \n property name; @(posedge clk_in_13) ( busy_signal_10 ) != 7'b1100110  |-> core_4 == sig_16 && rst_10 == core_16 && core_13 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "case ( data_control_13 ) \n   6'b111001 : begin\n     rx_1 = chip_9\n     sig_20 = cfg_17;\n   end\n   6'bxxxxx1 : begin\n     sig_3 <= err_13\n     chip_13 = reg_12;\n   end\n   7'hb : begin\n     clk_9 = err_12\n     cfg_5 <= auth_8;\n   end\n   default : begin \n     clk_15 <= clk_5\n     auth_19 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_18) ( data_control_13 ) == ( 6'b111001 ) |-> rx_1 == chip_9 && sig_20 == cfg_17 ; endproperty \n property name; @(negedge clk_signal_18) ( data_control_13 ) == ( 6'bxxxxx1 ) |-> sig_3 == err_13 && chip_13 == reg_12 ; endproperty \n property name; @(negedge clk_signal_18) ( data_control_13 ) == ( 7'hb ) |-> clk_9 == err_12 && cfg_5 == auth_8 ; endproperty \n property name; ( data_control_13 ) != 6'b111001 && ( data_control_13 ) != 6'bxxxxx1 && @(negedge clk_signal_18) ( data_control_13 ) != 7'hb  |-> clk_15 == clk_5 && auth_19 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   6'bxxxx10 : begin\n     hw_14 <= cfg_11\n     hw_12 <= core_1\n     auth_8 <= sig_1;\n   end\n   7'h6e : begin\n     reg_14 <= chip_10\n     chip_14 <= clk_9\n     rx_6 = sig_9;\n   end\n   default : begin \n     core_15 <= chip_4\n     cfg_2 <= fsm_20\n     clk_10 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( status_register_status_1 ) == ( 6'bxxxx10 ) |-> hw_14 == cfg_11 && hw_12 == core_1 && auth_8 == sig_1 ; endproperty \n property name; @(negedge clk_out_1) ( status_register_status_1 ) == ( 7'h6e ) |-> reg_14 == chip_10 && chip_14 == clk_9 && rx_6 == sig_9 ; endproperty \n property name; ( status_register_status_1 ) != 6'bxxxx10 && @(negedge clk_out_1) ( status_register_status_1 ) != 7'h6e  |-> core_15 == chip_4 && cfg_2 == fsm_20 && clk_10 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( command_status_18 ) \n   7'bx0x01xx : begin\n     rst_7 = chip_13\n     hw_8 = auth_16\n     hw_20 <= reg_13;\n   end\n   default : begin \n     data_8 = rst_14\n     err_4 <= cfg_8\n     auth_1 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_7) ( command_status_18 ) == ( 7'bx0x01xx ) |-> rst_7 == chip_13 && hw_8 == auth_16 && hw_20 == reg_13 ; endproperty \n property name; @(negedge clk_out_7) ( command_status_18 ) != 7'bx0x01xx  |-> data_8 == rst_14 && err_4 == cfg_8 && auth_1 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_7"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   7'b0x10101 : begin\n     chip_15 = hw_3\n     rst_1 = reg_14;\n   end\n   7'b111xxx1 : begin\n     core_4 <= auth_15\n     clk_9 = auth_16;\n   end\n   7'b011x00x : begin\n     reg_11 <= chip_8\n     rst_10 = fsm_16;\n   end\n   default : begin \n     clk_3 <= sig_11\n     fsm_19 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_14) ( interrupt_enable_14 ) == ( 7'b0x10101 ) |-> chip_15 == hw_3 && rst_1 == reg_14 ; endproperty \n property name; @(negedge ref_clk_14) ( interrupt_enable_14 ) == ( 7'b111xxx1 ) |-> core_4 == auth_15 && clk_9 == auth_16 ; endproperty \n property name; @(negedge ref_clk_14) ( interrupt_enable_14 ) == ( 7'b011x00x ) |-> reg_11 == chip_8 && rst_10 == fsm_16 ; endproperty \n property name; ( interrupt_enable_14 ) != 7'b0x10101 && ( interrupt_enable_14 ) != 7'b111xxx1 && @(negedge ref_clk_14) ( interrupt_enable_14 ) != 7'b011x00x  |-> clk_3 == sig_11 && fsm_19 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "case ( input_status_7 ) \n   6'h2c : begin\n     auth_13 = err_20\n     rx_13 = sig_9\n     rx_7 <= data_9;\n   end\n   6'b001011 : begin\n     rx_4 = reg_8\n     rx_9 = chip_19\n     rx_5 = clk_18;\n   end\n   3'b011 : begin\n     data_2 <= tx_19\n     rx_19 <= core_14\n     fsm_13 <= reg_16;\n   end\n   default : begin \n     core_6 = data_3\n     rst_7 <= rx_16\n     clk_11 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_2) ( input_status_7 ) == ( 6'h2c ) |-> auth_13 == err_20 && rx_13 == sig_9 && rx_7 == data_9 ; endproperty \n property name; @(posedge clock_div_2) ( input_status_7 ) == ( 6'b001011 ) |-> rx_4 == reg_8 && rx_9 == chip_19 && rx_5 == clk_18 ; endproperty \n property name; @(posedge clock_div_2) ( input_status_7 ) == ( 3'b011 ) |-> data_2 == tx_19 && rx_19 == core_14 && fsm_13 == reg_16 ; endproperty \n property name; ( input_status_7 ) != 6'h2c && ( input_status_7 ) != 6'b001011 && @(posedge clock_div_2) ( input_status_7 ) != 3'b011  |-> core_6 == data_3 && rst_7 == rx_16 && clk_11 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "case ( data_ready_17 ) \n   6'b00xxx1 : begin\n     rx_9 <= fsm_3\n     hw_7 = data_20;\n   end\n   4'bxx01 : begin\n     sig_9 = auth_5\n     fsm_9 = reg_16;\n   end\n   6'h2 : begin\n     core_8 <= data_5\n     cfg_13 <= err_5;\n   end\n   default : begin \n     auth_1 = cfg_10\n     rst_10 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( data_ready_17 ) == ( 6'b00xxx1 ) |-> rx_9 == fsm_3 && hw_7 == data_20 ; endproperty \n property name; @(posedge cpu_clock_4) ( data_ready_17 ) == ( 4'bxx01 ) |-> sig_9 == auth_5 && fsm_9 == reg_16 ; endproperty \n property name; @(posedge cpu_clock_4) ( data_ready_17 ) == ( 6'h2 ) |-> core_8 == data_5 && cfg_13 == err_5 ; endproperty \n property name; ( data_ready_17 ) != 6'b00xxx1 && ( data_ready_17 ) != 4'bxx01 && @(posedge cpu_clock_4) ( data_ready_17 ) != 6'h2  |-> auth_1 == cfg_10 && rst_10 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( address_status_7 ) \n   7'b1011x11 : begin\n     clk_11 = err_20\n     hw_15 <= rst_4\n     hw_5 <= cfg_20;\n   end\n   default : begin \n     clk_1 = rst_17\n     fsm_4 <= rx_5\n     hw_4 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_11) ( address_status_7 ) == ( 7'b1011x11 ) |-> clk_11 == err_20 && hw_15 == rst_4 && hw_5 == cfg_20 ; endproperty \n property name; @(negedge async_clk_11) ( address_status_7 ) != 7'b1011x11  |-> clk_1 == rst_17 && fsm_4 == rx_5 && hw_4 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "case ( ready_register_14 ) \n   7'b1x001x1 : begin\n     hw_1 = err_17\n     cfg_4 = rx_18;\n   end\n   5'bxx11x : begin\n     core_4 = tx_6\n     hw_11 = tx_13;\n   end\n   default : begin \n     rst_6 <= chip_7\n     auth_9 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_2) ( ready_register_14 ) == ( 7'b1x001x1 ) |-> hw_1 == err_17 && cfg_4 == rx_18 ; endproperty \n property name; @(posedge sys_clk_2) ( ready_register_14 ) == ( 5'bxx11x ) |-> core_4 == tx_6 && hw_11 == tx_13 ; endproperty \n property name; ( ready_register_14 ) != 7'b1x001x1 && @(posedge sys_clk_2) ( ready_register_14 ) != 5'bxx11x  |-> rst_6 == chip_7 && auth_9 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_2"
    },
    {
        "Code": "case ( control_word_16 ) \n   6'b0xxx00 : begin\n     fsm_20 <= auth_19\n     chip_11 <= fsm_7;\n   end\n   7'b11011xx : begin\n     fsm_4 = fsm_10\n     tx_3 = data_15;\n   end\n   7'b11000xx : begin\n     hw_10 <= hw_11\n     core_7 = cfg_2;\n   end\n   default : begin \n     rst_12 <= core_8\n     clk_9 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_18) ( control_word_16 ) == ( 6'b0xxx00 ) |-> fsm_20 == auth_19 && chip_11 == fsm_7 ; endproperty \n property name; @(negedge clk_in_18) ( control_word_16 ) == ( 7'b11011xx ) |-> fsm_4 == fsm_10 && tx_3 == data_15 ; endproperty \n property name; @(negedge clk_in_18) ( control_word_16 ) == ( 7'b11000xx ) |-> hw_10 == hw_11 && core_7 == cfg_2 ; endproperty \n property name; ( control_word_16 ) != 6'b0xxx00 && ( control_word_16 ) != 7'b11011xx && @(negedge clk_in_18) ( control_word_16 ) != 7'b11000xx  |-> rst_12 == core_8 && clk_9 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "case ( mode_register_1 ) \n   5'h18 : begin\n     core_17 <= sig_15\n     cfg_17 <= sig_18\n     sig_16 <= clk_17;\n   end\n   7'bx01xx10 : begin\n     data_18 = fsm_11\n     rx_12 = sig_3\n     fsm_6 <= cfg_4;\n   end\n   default : begin \n     tx_15 = tx_10\n     tx_6 = rx_5\n     hw_17 <= err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_1) ( mode_register_1 ) == ( 5'h18 ) |-> core_17 == sig_15 && cfg_17 == sig_18 && sig_16 == clk_17 ; endproperty \n property name; @(negedge mem_clock_1) ( mode_register_1 ) == ( 7'bx01xx10 ) |-> data_18 == fsm_11 && rx_12 == sig_3 && fsm_6 == cfg_4 ; endproperty \n property name; ( mode_register_1 ) != 5'h18 && @(negedge mem_clock_1) ( mode_register_1 ) != 7'bx01xx10  |-> tx_15 == tx_10 && tx_6 == rx_5 && hw_17 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_1"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   6'h12 : begin\n     fsm_1 = auth_2\n     rst_20 <= auth_10;\n   end\n   7'b1x1111x : begin\n     clk_20 <= hw_14\n     err_16 <= cfg_5;\n   end\n   default : begin \n     hw_5 <= fsm_5\n     auth_2 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_14) ( input_status_register_10 ) == ( 6'h12 ) |-> fsm_1 == auth_2 && rst_20 == auth_10 ; endproperty \n property name; @(negedge clock_ctrl_14) ( input_status_register_10 ) == ( 7'b1x1111x ) |-> clk_20 == hw_14 && err_16 == cfg_5 ; endproperty \n property name; ( input_status_register_10 ) != 6'h12 && @(negedge clock_ctrl_14) ( input_status_register_10 ) != 7'b1x1111x  |-> hw_5 == fsm_5 && auth_2 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   6'b1x0x11 : begin\n     reg_5 <= clk_1\n     reg_19 <= cfg_4\n     chip_17 = chip_3;\n   end\n   6'bxx0x0x : begin\n     tx_13 <= err_10\n     fsm_7 = err_13\n     rst_6 <= hw_8;\n   end\n   6'b1x1100 : begin\n     reg_4 <= core_7\n     cfg_13 = data_16\n     rst_16 <= rst_14;\n   end\n   default : begin \n     sig_1 <= auth_17\n     err_9 <= reg_19\n     cfg_18 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_11) ( status_register_status_7 ) == ( 6'b1x0x11 ) |-> reg_5 == clk_1 && reg_19 == cfg_4 && chip_17 == chip_3 ; endproperty \n property name; @(posedge main_clk_11) ( status_register_status_7 ) == ( 6'bxx0x0x ) |-> tx_13 == err_10 && fsm_7 == err_13 && rst_6 == hw_8 ; endproperty \n property name; @(posedge main_clk_11) ( status_register_status_7 ) == ( 6'b1x1100 ) |-> reg_4 == core_7 && cfg_13 == data_16 && rst_16 == rst_14 ; endproperty \n property name; ( status_register_status_7 ) != 6'b1x0x11 && ( status_register_status_7 ) != 6'bxx0x0x && @(posedge main_clk_11) ( status_register_status_7 ) != 6'b1x1100  |-> sig_1 == auth_17 && err_9 == reg_19 && cfg_18 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "case ( control_flag_14 ) \n   6'b0110x1 : begin\n     tx_2 = data_3\n     err_13 = chip_20;\n   end\n   7'bxxx1xxx : begin\n     core_14 = sig_12\n     chip_5 <= clk_9;\n   end\n   default : begin \n     core_15 <= err_11\n     sig_10 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_3) ( control_flag_14 ) == ( 6'b0110x1 ) |-> tx_2 == data_3 && err_13 == chip_20 ; endproperty \n property name; @(negedge main_clk_3) ( control_flag_14 ) == ( 7'bxxx1xxx ) |-> core_14 == sig_12 && chip_5 == clk_9 ; endproperty \n property name; ( control_flag_14 ) != 6'b0110x1 && @(negedge main_clk_3) ( control_flag_14 ) != 7'bxxx1xxx  |-> core_15 == err_11 && sig_10 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "case ( status_control_5 ) \n   7'b010x000 : begin\n     sig_3 <= clk_15\n     clk_18 <= err_14;\n   end\n   data_1 : begin\n     core_9 <= chip_6\n     clk_1 <= data_14;\n   end\n   default : begin \n     chip_12 = chip_19\n     data_20 = cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( status_control_5 ) == ( 7'b010x000 ) |-> sig_3 == clk_15 && clk_18 == err_14 ; endproperty \n property name; @(posedge fast_clk_12) ( status_control_5 ) == ( data_1 ) |-> core_9 == chip_6 && clk_1 == data_14 ; endproperty \n property name; ( status_control_5 ) != 7'b010x000 && @(posedge fast_clk_12) ( status_control_5 ) != data_1  |-> chip_12 == chip_19 && data_20 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( data_status_register_17 ) \n   5'h6 : begin\n     rx_6 <= chip_9\n     core_18 <= reg_9\n     data_14 = hw_19;\n   end\n   default : begin \n     reg_8 = sig_4\n     clk_20 = rx_18\n     clk_18 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( data_status_register_17 ) == ( 5'h6 ) |-> rx_6 == chip_9 && core_18 == reg_9 && data_14 == hw_19 ; endproperty \n property name; @(negedge clk_signal_1) ( data_status_register_17 ) != 5'h6  |-> reg_8 == sig_4 && clk_20 == rx_18 && clk_18 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( write_complete_3 ) \n   7'bxx00xxx : begin\n     auth_10 = hw_16\n     rst_3 = clk_9\n     clk_13 = err_6;\n   end\n   default : begin \n     cfg_10 = clk_7\n     auth_15 <= clk_13\n     reg_20 = core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( write_complete_3 ) == ( 7'bxx00xxx ) |-> auth_10 == hw_16 && rst_3 == clk_9 && clk_13 == err_6 ; endproperty \n property name; @(negedge main_clk_4) ( write_complete_3 ) != 7'bxx00xxx  |-> cfg_10 == clk_7 && auth_15 == clk_13 && reg_20 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( flag_control_status_6 ) \n   7'bx0xxxx0 : begin\n     core_14 <= tx_1\n     core_20 <= auth_13\n     rx_15 <= chip_13;\n   end\n   default : begin \n     hw_7 = tx_9\n     sig_3 <= chip_16\n     rx_20 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_16) ( flag_control_status_6 ) == ( 7'bx0xxxx0 ) |-> core_14 == tx_1 && core_20 == auth_13 && rx_15 == chip_13 ; endproperty \n property name; @(posedge main_clk_16) ( flag_control_status_6 ) != 7'bx0xxxx0  |-> hw_7 == tx_9 && sig_3 == chip_16 && rx_20 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "case ( output_status_register_6 ) \n   7'b00000x0 : begin\n     rx_17 <= clk_4\n     clk_2 = err_1;\n   end\n   default : begin \n     core_17 <= chip_17\n     tx_14 <= err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_20) ( output_status_register_6 ) == ( 7'b00000x0 ) |-> rx_17 == clk_4 && clk_2 == err_1 ; endproperty \n property name; @(negedge clk_in_20) ( output_status_register_6 ) != 7'b00000x0  |-> core_17 == chip_17 && tx_14 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_20"
    },
    {
        "Code": "case ( interrupt_enable_7 ) \n   3'bx1x : begin\n     cfg_5 = chip_5\n     hw_1 <= tx_17\n     rx_12 <= err_14;\n   end\n   default : begin \n     sig_14 = core_10\n     reg_15 = chip_18\n     tx_1 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( interrupt_enable_7 ) == ( 3'bx1x ) |-> cfg_5 == chip_5 && hw_1 == tx_17 && rx_12 == err_14 ; endproperty \n property name; @(posedge clk_gen_16) ( interrupt_enable_7 ) != 3'bx1x  |-> sig_14 == core_10 && reg_15 == chip_18 && tx_1 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( address_7 ) \n   6'b10xxxx : begin\n     sig_4 = fsm_18\n     err_19 <= sig_17\n     cfg_13 = rx_7;\n   end\n   7'b10xx011 : begin\n     core_10 = hw_10\n     rx_11 = auth_3\n     clk_14 <= err_3;\n   end\n   default : begin \n     chip_5 <= data_3\n     fsm_18 <= rst_19\n     rx_12 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_17) ( address_7 ) == ( 6'b10xxxx ) |-> sig_4 == fsm_18 && err_19 == sig_17 && cfg_13 == rx_7 ; endproperty \n property name; @(posedge clk_osc_17) ( address_7 ) == ( 7'b10xx011 ) |-> core_10 == hw_10 && rx_11 == auth_3 && clk_14 == err_3 ; endproperty \n property name; ( address_7 ) != 6'b10xxxx && @(posedge clk_osc_17) ( address_7 ) != 7'b10xx011  |-> chip_5 == data_3 && fsm_18 == rst_19 && rx_12 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "case ( instruction_register_12 ) \n   7'bxxxxx11 : begin\n     clk_14 = err_16\n     auth_1 <= chip_16\n     data_14 <= hw_5;\n   end\n   6'b110111 : begin\n     rst_5 <= err_14\n     fsm_9 = sig_8\n     clk_7 = fsm_16;\n   end\n   5'bx1x01 : begin\n     rst_19 = sig_17\n     tx_15 <= hw_7\n     err_11 = auth_19;\n   end\n   default : begin \n     auth_3 = auth_16\n     cfg_16 <= tx_7\n     auth_2 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( instruction_register_12 ) == ( 7'bxxxxx11 ) |-> clk_14 == err_16 && auth_1 == chip_16 && data_14 == hw_5 ; endproperty \n property name; @(negedge clk_gen_5) ( instruction_register_12 ) == ( 6'b110111 ) |-> rst_5 == err_14 && fsm_9 == sig_8 && clk_7 == fsm_16 ; endproperty \n property name; @(negedge clk_gen_5) ( instruction_register_12 ) == ( 5'bx1x01 ) |-> rst_19 == sig_17 && tx_15 == hw_7 && err_11 == auth_19 ; endproperty \n property name; ( instruction_register_12 ) != 7'bxxxxx11 && ( instruction_register_12 ) != 6'b110111 && @(negedge clk_gen_5) ( instruction_register_12 ) != 5'bx1x01  |-> auth_3 == auth_16 && cfg_16 == tx_7 && auth_2 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( ready_register_17 ) \n   7'b01x0xx1 : begin\n     tx_19 <= core_11\n     fsm_14 = data_20;\n   end\n   default : begin \n     hw_8 <= auth_19\n     auth_2 <= chip_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( ready_register_17 ) == ( 7'b01x0xx1 ) |-> tx_19 == core_11 && fsm_14 == data_20 ; endproperty \n property name; @(negedge fast_clk_11) ( ready_register_17 ) != 7'b01x0xx1  |-> hw_8 == auth_19 && auth_2 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( status_output_buffer_17 ) \n   7'b01100x1 : begin\n     core_15 = chip_19\n     core_8 = auth_10\n     err_11 <= auth_11;\n   end\n   7'b0x01xxx : begin\n     clk_7 <= rx_11\n     reg_10 = reg_17\n     data_7 <= hw_17;\n   end\n   default : begin \n     reg_14 <= chip_9\n     err_12 <= reg_16\n     data_8 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_11) ( status_output_buffer_17 ) == ( 7'b01100x1 ) |-> core_15 == chip_19 && core_8 == auth_10 && err_11 == auth_11 ; endproperty \n property name; @(negedge clock_source_11) ( status_output_buffer_17 ) == ( 7'b0x01xxx ) |-> clk_7 == rx_11 && reg_10 == reg_17 && data_7 == hw_17 ; endproperty \n property name; ( status_output_buffer_17 ) != 7'b01100x1 && @(negedge clock_source_11) ( status_output_buffer_17 ) != 7'b0x01xxx  |-> reg_14 == chip_9 && err_12 == reg_16 && data_8 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "case ( error_flag_8 ) \n   7'bxxxxxx1 : begin\n     hw_19 <= err_9\n     rst_5 <= reg_20\n     hw_3 <= fsm_11;\n   end\n   default : begin \n     fsm_9 = core_18\n     rx_16 = sig_3\n     data_14 = auth_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_2) ( error_flag_8 ) == ( 7'bxxxxxx1 ) |-> hw_19 == err_9 && rst_5 == reg_20 && hw_3 == fsm_11 ; endproperty \n property name; @(posedge main_clk_2) ( error_flag_8 ) != 7'bxxxxxx1  |-> fsm_9 == core_18 && rx_16 == sig_3 && data_14 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "case ( start_signal_3 ) \n   3'h4 : begin\n     auth_16 = hw_17\n     auth_13 <= data_18\n     rst_1 = fsm_19;\n   end\n   default : begin \n     rx_18 <= auth_3\n     reg_6 = data_6\n     chip_16 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( start_signal_3 ) == ( 3'h4 ) |-> auth_16 == hw_17 && auth_13 == data_18 && rst_1 == fsm_19 ; endproperty \n property name; @(negedge clock_source_15) ( start_signal_3 ) != 3'h4  |-> rx_18 == auth_3 && reg_6 == data_6 && chip_16 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'bxx11x00 : begin\n     fsm_9 <= tx_12\n     data_14 = hw_1;\n   end\n   6'b1x10x0 : begin\n     cfg_12 = clk_16\n     err_18 = rx_9;\n   end\n   default : begin \n     err_7 <= fsm_14\n     cfg_20 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_14) ( data_status_17 ) == ( 7'bxx11x00 ) |-> fsm_9 == tx_12 && data_14 == hw_1 ; endproperty \n property name; @(posedge clk_out_14) ( data_status_17 ) == ( 6'b1x10x0 ) |-> cfg_12 == clk_16 && err_18 == rx_9 ; endproperty \n property name; ( data_status_17 ) != 7'bxx11x00 && @(posedge clk_out_14) ( data_status_17 ) != 6'b1x10x0  |-> err_7 == fsm_14 && cfg_20 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "case ( data_register_1 ) \n   6'b0xx1x1 : begin\n     tx_5 = cfg_11\n     sig_11 = clk_14\n     rx_14 = sig_4;\n   end\n   3'bxx1 : begin\n     reg_1 = err_2\n     rst_15 <= data_3\n     fsm_15 <= err_20;\n   end\n   default : begin \n     hw_15 <= hw_11\n     chip_2 = chip_3\n     err_14 = chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_5) ( data_register_1 ) == ( 6'b0xx1x1 ) |-> tx_5 == cfg_11 && sig_11 == clk_14 && rx_14 == sig_4 ; endproperty \n property name; @(posedge fast_clk_5) ( data_register_1 ) == ( 3'bxx1 ) |-> reg_1 == err_2 && rst_15 == data_3 && fsm_15 == err_20 ; endproperty \n property name; ( data_register_1 ) != 6'b0xx1x1 && @(posedge fast_clk_5) ( data_register_1 ) != 3'bxx1  |-> hw_15 == hw_11 && chip_2 == chip_3 && err_14 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   7'b00111xx : begin\n     core_7 = tx_19\n     rst_20 = sig_16\n     core_1 = hw_14;\n   end\n   7'b1xxxxx1 : begin\n     fsm_9 = rst_9\n     reg_3 = reg_12\n     tx_2 <= clk_12;\n   end\n   7'h2b : begin\n     rx_18 <= rst_8\n     chip_6 <= auth_20\n     chip_12 = fsm_15;\n   end\n   default : begin \n     rst_5 = rst_18\n     fsm_17 <= hw_13\n     clk_1 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_2) ( transfer_complete_8 ) == ( 7'b00111xx ) |-> core_7 == tx_19 && rst_20 == sig_16 && core_1 == hw_14 ; endproperty \n property name; @(negedge clock_div_2) ( transfer_complete_8 ) == ( 7'b1xxxxx1 ) |-> fsm_9 == rst_9 && reg_3 == reg_12 && tx_2 == clk_12 ; endproperty \n property name; @(negedge clock_div_2) ( transfer_complete_8 ) == ( 7'h2b ) |-> rx_18 == rst_8 && chip_6 == auth_20 && chip_12 == fsm_15 ; endproperty \n property name; ( transfer_complete_8 ) != 7'b00111xx && ( transfer_complete_8 ) != 7'b1xxxxx1 && @(negedge clock_div_2) ( transfer_complete_8 ) != 7'h2b  |-> rst_5 == rst_18 && fsm_17 == hw_13 && clk_1 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "case ( error_flag_10 ) \n   4'b101x : begin\n     sig_3 <= fsm_8\n     core_2 = fsm_11;\n   end\n   6'b10x11x : begin\n     sig_9 <= clk_5\n     rx_1 = tx_2;\n   end\n   7'h0 : begin\n     hw_15 <= rst_20\n     err_2 = err_11;\n   end\n   default : begin \n     rst_8 <= sig_15\n     auth_20 <= rst_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_7) ( error_flag_10 ) == ( 4'b101x ) |-> sig_3 == fsm_8 && core_2 == fsm_11 ; endproperty \n property name; @(posedge cpu_clock_7) ( error_flag_10 ) == ( 6'b10x11x ) |-> sig_9 == clk_5 && rx_1 == tx_2 ; endproperty \n property name; @(posedge cpu_clock_7) ( error_flag_10 ) == ( 7'h0 ) |-> hw_15 == rst_20 && err_2 == err_11 ; endproperty \n property name; ( error_flag_10 ) != 4'b101x && ( error_flag_10 ) != 6'b10x11x && @(posedge cpu_clock_7) ( error_flag_10 ) != 7'h0  |-> rst_8 == sig_15 && auth_20 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_7"
    },
    {
        "Code": "case ( data_buffer_status_17 ) \n   6'bx0x0xx : begin\n     cfg_17 = clk_17\n     core_13 <= data_2;\n   end\n   4'b11x0 : begin\n     rst_6 = sig_11\n     tx_17 <= fsm_13;\n   end\n   7'bxxxxx11 : begin\n     auth_5 = fsm_17\n     clk_18 = sig_18;\n   end\n   default : begin \n     clk_19 = reg_14\n     auth_7 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( data_buffer_status_17 ) == ( 6'bx0x0xx ) |-> cfg_17 == clk_17 && core_13 == data_2 ; endproperty \n property name; @(posedge main_clk_7) ( data_buffer_status_17 ) == ( 4'b11x0 ) |-> rst_6 == sig_11 && tx_17 == fsm_13 ; endproperty \n property name; @(posedge main_clk_7) ( data_buffer_status_17 ) == ( 7'bxxxxx11 ) |-> auth_5 == fsm_17 && clk_18 == sig_18 ; endproperty \n property name; ( data_buffer_status_17 ) != 6'bx0x0xx && ( data_buffer_status_17 ) != 4'b11x0 && @(posedge main_clk_7) ( data_buffer_status_17 ) != 7'bxxxxx11  |-> clk_19 == reg_14 && auth_7 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( control_output_8 ) \n   6'b0011x1 : begin\n     reg_9 <= tx_1\n     err_11 <= rx_12\n     chip_3 = clk_6;\n   end\n   7'bxxx0101 : begin\n     chip_4 = chip_15\n     clk_19 = cfg_19\n     cfg_2 = core_6;\n   end\n   default : begin \n     chip_13 <= sig_10\n     clk_11 = clk_9\n     auth_6 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( control_output_8 ) == ( 6'b0011x1 ) |-> reg_9 == tx_1 && err_11 == rx_12 && chip_3 == clk_6 ; endproperty \n property name; @(negedge clock_ctrl_11) ( control_output_8 ) == ( 7'bxxx0101 ) |-> chip_4 == chip_15 && clk_19 == cfg_19 && cfg_2 == core_6 ; endproperty \n property name; ( control_output_8 ) != 6'b0011x1 && @(negedge clock_ctrl_11) ( control_output_8 ) != 7'bxxx0101  |-> chip_13 == sig_10 && clk_11 == clk_9 && auth_6 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( ready_register_20 ) \n   7'b1000010 : begin\n     auth_17 = clk_4\n     sig_10 <= rx_15;\n   end\n   5'bx1xx1 : begin\n     core_15 <= hw_20\n     tx_11 = err_19;\n   end\n   6'hf : begin\n     reg_4 = cfg_8\n     tx_7 <= rx_3;\n   end\n   default : begin \n     auth_12 = clk_18\n     cfg_12 <= reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_7) ( ready_register_20 ) == ( 7'b1000010 ) |-> auth_17 == clk_4 && sig_10 == rx_15 ; endproperty \n property name; @(posedge async_clk_7) ( ready_register_20 ) == ( 5'bx1xx1 ) |-> core_15 == hw_20 && tx_11 == err_19 ; endproperty \n property name; @(posedge async_clk_7) ( ready_register_20 ) == ( 6'hf ) |-> reg_4 == cfg_8 && tx_7 == rx_3 ; endproperty \n property name; ( ready_register_20 ) != 7'b1000010 && ( ready_register_20 ) != 5'bx1xx1 && @(posedge async_clk_7) ( ready_register_20 ) != 6'hf  |-> auth_12 == clk_18 && cfg_12 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "case ( output_status_9 ) \n   7'b10xxx11 : begin\n     fsm_20 <= auth_20\n     fsm_4 = tx_18\n     cfg_7 = hw_7;\n   end\n   7'b0011xx0 : begin\n     rst_3 = data_5\n     cfg_16 = core_5\n     sig_20 = err_2;\n   end\n   6'bxx0x11 : begin\n     data_13 <= chip_7\n     clk_8 = sig_7\n     chip_15 <= fsm_16;\n   end\n   default : begin \n     cfg_2 = reg_8\n     clk_6 = rx_4\n     cfg_17 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( output_status_9 ) == ( 7'b10xxx11 ) |-> fsm_20 == auth_20 && fsm_4 == tx_18 && cfg_7 == hw_7 ; endproperty \n property name; @(posedge core_clock_20) ( output_status_9 ) == ( 7'b0011xx0 ) |-> rst_3 == data_5 && cfg_16 == core_5 && sig_20 == err_2 ; endproperty \n property name; @(posedge core_clock_20) ( output_status_9 ) == ( 6'bxx0x11 ) |-> data_13 == chip_7 && clk_8 == sig_7 && chip_15 == fsm_16 ; endproperty \n property name; ( output_status_9 ) != 7'b10xxx11 && ( output_status_9 ) != 7'b0011xx0 && @(posedge core_clock_20) ( output_status_9 ) != 6'bxx0x11  |-> cfg_2 == reg_8 && clk_6 == rx_4 && cfg_17 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( operation_code_14 ) \n   7'h76 : begin\n     core_1 <= data_4\n     hw_10 = clk_19;\n   end\n   default : begin \n     rx_10 <= clk_10\n     rst_17 = core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( operation_code_14 ) == ( 7'h76 ) |-> core_1 == data_4 && hw_10 == clk_19 ; endproperty \n property name; @(negedge pll_clk_16) ( operation_code_14 ) != 7'h76  |-> rx_10 == clk_10 && rst_17 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( enable_11 ) \n   7'bxxxx100 : begin\n     tx_2 <= auth_15\n     auth_1 <= tx_18;\n   end\n   default : begin \n     sig_2 = fsm_13\n     err_9 = tx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( enable_11 ) == ( 7'bxxxx100 ) |-> tx_2 == auth_15 && auth_1 == tx_18 ; endproperty \n property name; @(posedge ref_clk_4) ( enable_11 ) != 7'bxxxx100  |-> sig_2 == fsm_13 && err_9 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( control_input_19 ) \n   5'bx0111 : begin\n     auth_9 = chip_4\n     cfg_13 = reg_15\n     hw_5 = cfg_16;\n   end\n   5'bxx001 : begin\n     auth_13 = rx_11\n     clk_17 = rx_3\n     core_15 <= fsm_14;\n   end\n   default : begin \n     hw_15 = hw_9\n     auth_4 <= err_17\n     auth_11 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( control_input_19 ) == ( 5'bx0111 ) |-> auth_9 == chip_4 && cfg_13 == reg_15 && hw_5 == cfg_16 ; endproperty \n property name; @(posedge clk_reset_2) ( control_input_19 ) == ( 5'bxx001 ) |-> auth_13 == rx_11 && clk_17 == rx_3 && core_15 == fsm_14 ; endproperty \n property name; ( control_input_19 ) != 5'bx0111 && @(posedge clk_reset_2) ( control_input_19 ) != 5'bxx001  |-> hw_15 == hw_9 && auth_4 == err_17 && auth_11 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( start_signal_9 ) \n   5'b0110x : begin\n     fsm_4 = data_12\n     hw_10 <= rst_18\n     sig_13 <= err_2;\n   end\n   7'h1b : begin\n     core_5 <= sig_18\n     reg_12 = tx_10\n     chip_18 <= data_11;\n   end\n   err_13 : begin\n     rx_2 = cfg_5\n     hw_19 <= reg_6\n     cfg_3 = rst_5;\n   end\n   default : begin \n     hw_8 = core_20\n     chip_2 <= auth_10\n     data_6 <= rx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( start_signal_9 ) == ( 5'b0110x ) |-> fsm_4 == data_12 && hw_10 == rst_18 && sig_13 == err_2 ; endproperty \n property name; @(negedge fast_clk_7) ( start_signal_9 ) == ( 7'h1b ) |-> core_5 == sig_18 && reg_12 == tx_10 && chip_18 == data_11 ; endproperty \n property name; @(negedge fast_clk_7) ( start_signal_9 ) == ( err_13 ) |-> rx_2 == cfg_5 && hw_19 == reg_6 && cfg_3 == rst_5 ; endproperty \n property name; ( start_signal_9 ) != 5'b0110x && ( start_signal_9 ) != 7'h1b && @(negedge fast_clk_7) ( start_signal_9 ) != err_13  |-> hw_8 == core_20 && chip_2 == auth_10 && data_6 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( operation_status_11 ) \n   7'b1011110 : begin\n     reg_5 = data_1\n     data_13 = sig_12;\n   end\n   6'b0x0x10 : begin\n     clk_7 = core_3\n     chip_7 <= auth_18;\n   end\n   default : begin \n     tx_17 = rst_15\n     rst_7 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_17) ( operation_status_11 ) == ( 7'b1011110 ) |-> reg_5 == data_1 && data_13 == sig_12 ; endproperty \n property name; @(negedge clk_in_17) ( operation_status_11 ) == ( 6'b0x0x10 ) |-> clk_7 == core_3 && chip_7 == auth_18 ; endproperty \n property name; ( operation_status_11 ) != 7'b1011110 && @(negedge clk_in_17) ( operation_status_11 ) != 6'b0x0x10  |-> tx_17 == rst_15 && rst_7 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "case ( output_data_14 ) \n   6'b0x0x00 : begin\n     data_11 = auth_1\n     fsm_18 = data_15\n     reg_17 = clk_13;\n   end\n   6'bx01x10 : begin\n     auth_19 = clk_3\n     clk_12 <= core_11\n     clk_6 = sig_17;\n   end\n   6'h1 : begin\n     data_1 <= cfg_2\n     reg_19 <= err_17\n     hw_6 <= fsm_8;\n   end\n   default : begin \n     cfg_2 = data_5\n     clk_1 = cfg_18\n     sig_18 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( output_data_14 ) == ( 6'b0x0x00 ) |-> data_11 == auth_1 && fsm_18 == data_15 && reg_17 == clk_13 ; endproperty \n property name; @(posedge sys_clk_3) ( output_data_14 ) == ( 6'bx01x10 ) |-> auth_19 == clk_3 && clk_12 == core_11 && clk_6 == sig_17 ; endproperty \n property name; @(posedge sys_clk_3) ( output_data_14 ) == ( 6'h1 ) |-> data_1 == cfg_2 && reg_19 == err_17 && hw_6 == fsm_8 ; endproperty \n property name; ( output_data_14 ) != 6'b0x0x00 && ( output_data_14 ) != 6'bx01x10 && @(posedge sys_clk_3) ( output_data_14 ) != 6'h1  |-> cfg_2 == data_5 && clk_1 == cfg_18 && sig_18 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( data_control_status_10 ) \n   7'b11101x1 : begin\n     hw_1 <= rx_15\n     hw_12 <= data_9\n     tx_15 = tx_12;\n   end\n   7'b00010xx : begin\n     cfg_3 = clk_2\n     clk_15 <= core_13\n     rst_7 = rx_9;\n   end\n   6'bx1xx00 : begin\n     rst_14 = auth_6\n     reg_19 = cfg_5\n     clk_5 <= cfg_8;\n   end\n   default : begin \n     rx_18 = rst_10\n     sig_18 = fsm_19\n     reg_13 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( data_control_status_10 ) == ( 7'b11101x1 ) |-> hw_1 == rx_15 && hw_12 == data_9 && tx_15 == tx_12 ; endproperty \n property name; @(negedge core_clock_5) ( data_control_status_10 ) == ( 7'b00010xx ) |-> cfg_3 == clk_2 && clk_15 == core_13 && rst_7 == rx_9 ; endproperty \n property name; @(negedge core_clock_5) ( data_control_status_10 ) == ( 6'bx1xx00 ) |-> rst_14 == auth_6 && reg_19 == cfg_5 && clk_5 == cfg_8 ; endproperty \n property name; ( data_control_status_10 ) != 7'b11101x1 && ( data_control_status_10 ) != 7'b00010xx && @(negedge core_clock_5) ( data_control_status_10 ) != 6'bx1xx00  |-> rx_18 == rst_10 && sig_18 == fsm_19 && reg_13 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( status_register_10 ) \n   7'b1011100 : begin\n     clk_12 = rst_16\n     reg_8 = err_1;\n   end\n   7'b1xxxxxx : begin\n     core_3 = tx_18\n     hw_13 <= data_12;\n   end\n   default : begin \n     data_7 = fsm_19\n     auth_6 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( status_register_10 ) == ( 7'b1011100 ) |-> clk_12 == rst_16 && reg_8 == err_1 ; endproperty \n property name; @(negedge pll_clk_2) ( status_register_10 ) == ( 7'b1xxxxxx ) |-> core_3 == tx_18 && hw_13 == data_12 ; endproperty \n property name; ( status_register_10 ) != 7'b1011100 && @(negedge pll_clk_2) ( status_register_10 ) != 7'b1xxxxxx  |-> data_7 == fsm_19 && auth_6 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( instruction_buffer_15 ) \n   core_15 : begin\n     sig_9 <= tx_15\n     sig_2 = cfg_14;\n   end\n   7'b0xx1011 : begin\n     fsm_9 = rx_17\n     fsm_17 = sig_15;\n   end\n   6'b01xxxx : begin\n     err_12 = rx_7\n     rx_2 = clk_12;\n   end\n   default : begin \n     sig_20 = sig_19\n     rst_20 = rst_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_15) ( instruction_buffer_15 ) == ( core_15 ) |-> sig_9 == tx_15 && sig_2 == cfg_14 ; endproperty \n property name; @(posedge ref_clk_15) ( instruction_buffer_15 ) == ( 7'b0xx1011 ) |-> fsm_9 == rx_17 && fsm_17 == sig_15 ; endproperty \n property name; @(posedge ref_clk_15) ( instruction_buffer_15 ) == ( 6'b01xxxx ) |-> err_12 == rx_7 && rx_2 == clk_12 ; endproperty \n property name; ( instruction_buffer_15 ) != core_15 && ( instruction_buffer_15 ) != 7'b0xx1011 && @(posedge ref_clk_15) ( instruction_buffer_15 ) != 6'b01xxxx  |-> sig_20 == sig_19 && rst_20 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "case ( control_input_15 ) \n   7'bxxxx0x1 : begin\n     rx_13 = rst_17\n     reg_14 <= data_13;\n   end\n   default : begin \n     chip_10 <= tx_10\n     err_7 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_10) ( control_input_15 ) == ( 7'bxxxx0x1 ) |-> rx_13 == rst_17 && reg_14 == data_13 ; endproperty \n property name; @(negedge fast_clk_10) ( control_input_15 ) != 7'bxxxx0x1  |-> chip_10 == tx_10 && err_7 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_10"
    },
    {
        "Code": "case ( write_enable_15 ) \n   5'bxx000 : begin\n     rst_10 = chip_7\n     fsm_5 <= hw_12\n     chip_20 = cfg_5;\n   end\n   7'h35 : begin\n     tx_6 <= clk_10\n     core_19 <= core_12\n     sig_2 <= tx_19;\n   end\n   6'bx01xx1 : begin\n     cfg_7 <= rx_19\n     auth_13 <= chip_1\n     hw_8 = core_14;\n   end\n   default : begin \n     sig_11 <= rx_5\n     hw_11 <= clk_5\n     sig_20 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_3) ( write_enable_15 ) == ( 5'bxx000 ) |-> rst_10 == chip_7 && fsm_5 == hw_12 && chip_20 == cfg_5 ; endproperty \n property name; @(posedge ref_clk_3) ( write_enable_15 ) == ( 7'h35 ) |-> tx_6 == clk_10 && core_19 == core_12 && sig_2 == tx_19 ; endproperty \n property name; @(posedge ref_clk_3) ( write_enable_15 ) == ( 6'bx01xx1 ) |-> cfg_7 == rx_19 && auth_13 == chip_1 && hw_8 == core_14 ; endproperty \n property name; ( write_enable_15 ) != 5'bxx000 && ( write_enable_15 ) != 7'h35 && @(posedge ref_clk_3) ( write_enable_15 ) != 6'bx01xx1  |-> sig_11 == rx_5 && hw_11 == clk_5 && sig_20 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "case ( instruction_4 ) \n   5'bxxx1x : begin\n     sig_15 <= hw_7\n     hw_2 <= cfg_7;\n   end\n   default : begin \n     tx_14 = reg_2\n     rx_14 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( instruction_4 ) == ( 5'bxxx1x ) |-> sig_15 == hw_7 && hw_2 == cfg_7 ; endproperty \n property name; @(posedge clock_div_4) ( instruction_4 ) != 5'bxxx1x  |-> tx_14 == reg_2 && rx_14 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( interrupt_enable_6 ) \n   7'b1100000 : begin\n     cfg_13 <= core_17\n     cfg_7 <= fsm_4;\n   end\n   7'h56 : begin\n     fsm_14 = hw_10\n     core_10 <= sig_6;\n   end\n   5'h15 : begin\n     tx_15 <= hw_16\n     cfg_8 = auth_19;\n   end\n   default : begin \n     hw_20 <= reg_15\n     cfg_3 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( interrupt_enable_6 ) == ( 7'b1100000 ) |-> cfg_13 == core_17 && cfg_7 == fsm_4 ; endproperty \n property name; @(posedge clk_gen_15) ( interrupt_enable_6 ) == ( 7'h56 ) |-> fsm_14 == hw_10 && core_10 == sig_6 ; endproperty \n property name; @(posedge clk_gen_15) ( interrupt_enable_6 ) == ( 5'h15 ) |-> tx_15 == hw_16 && cfg_8 == auth_19 ; endproperty \n property name; ( interrupt_enable_6 ) != 7'b1100000 && ( interrupt_enable_6 ) != 7'h56 && @(posedge clk_gen_15) ( interrupt_enable_6 ) != 5'h15  |-> hw_20 == reg_15 && cfg_3 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( address_register_15 ) \n   6'b011x0x : begin\n     data_3 = sig_14\n     chip_3 = tx_20\n     auth_7 <= fsm_15;\n   end\n   5'h18 : begin\n     rx_14 = rx_13\n     cfg_6 <= cfg_11\n     clk_12 = tx_10;\n   end\n   default : begin \n     fsm_14 <= fsm_5\n     rx_20 = tx_14\n     reg_1 <= cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( address_register_15 ) == ( 6'b011x0x ) |-> data_3 == sig_14 && chip_3 == tx_20 && auth_7 == fsm_15 ; endproperty \n property name; @(negedge clk_enable_18) ( address_register_15 ) == ( 5'h18 ) |-> rx_14 == rx_13 && cfg_6 == cfg_11 && clk_12 == tx_10 ; endproperty \n property name; ( address_register_15 ) != 6'b011x0x && @(negedge clk_enable_18) ( address_register_15 ) != 5'h18  |-> fsm_14 == fsm_5 && rx_20 == tx_14 && reg_1 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( interrupt_flag_4 ) \n   7'b111010x : begin\n     reg_14 <= cfg_3\n     reg_13 <= fsm_12\n     cfg_17 = chip_12;\n   end\n   default : begin \n     clk_5 = hw_14\n     core_7 = fsm_4\n     err_1 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_14) ( interrupt_flag_4 ) == ( 7'b111010x ) |-> reg_14 == cfg_3 && reg_13 == fsm_12 && cfg_17 == chip_12 ; endproperty \n property name; @(negedge async_clk_14) ( interrupt_flag_4 ) != 7'b111010x  |-> clk_5 == hw_14 && core_7 == fsm_4 && err_1 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "case ( data_control_8 ) \n   7'bxxxx1x1 : begin\n     clk_8 = hw_13\n     fsm_4 = chip_20\n     reg_11 <= auth_1;\n   end\n   default : begin \n     clk_16 = fsm_19\n     chip_5 <= chip_1\n     data_15 = reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( data_control_8 ) == ( 7'bxxxx1x1 ) |-> clk_8 == hw_13 && fsm_4 == chip_20 && reg_11 == auth_1 ; endproperty \n property name; @(negedge clk_gen_5) ( data_control_8 ) != 7'bxxxx1x1  |-> clk_16 == fsm_19 && chip_5 == chip_1 && data_15 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( status_control_19 ) \n   7'b1x0x01x : begin\n     rst_17 = hw_13\n     err_5 <= clk_8\n     auth_12 <= cfg_8;\n   end\n   7'h1b : begin\n     cfg_6 <= cfg_15\n     fsm_2 <= hw_3\n     chip_8 <= chip_14;\n   end\n   default : begin \n     cfg_7 <= data_20\n     reg_8 = clk_16\n     tx_15 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_9) ( status_control_19 ) == ( 7'b1x0x01x ) |-> rst_17 == hw_13 && err_5 == clk_8 && auth_12 == cfg_8 ; endproperty \n property name; @(negedge clock_div_9) ( status_control_19 ) == ( 7'h1b ) |-> cfg_6 == cfg_15 && fsm_2 == hw_3 && chip_8 == chip_14 ; endproperty \n property name; ( status_control_19 ) != 7'b1x0x01x && @(negedge clock_div_9) ( status_control_19 ) != 7'h1b  |-> cfg_7 == data_20 && reg_8 == clk_16 && tx_15 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "case ( flag_control_status_5 ) \n   4'bxxx0 : begin\n     hw_9 = tx_3\n     sig_16 <= auth_13\n     core_1 = hw_12;\n   end\n   7'b1011111 : begin\n     rst_19 <= reg_19\n     sig_11 = fsm_17\n     err_18 <= reg_8;\n   end\n   6'h32 : begin\n     core_5 = reg_4\n     tx_7 <= data_13\n     rst_1 <= fsm_16;\n   end\n   default : begin \n     rx_17 <= fsm_7\n     cfg_19 = auth_4\n     clk_6 = data_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_16) ( flag_control_status_5 ) == ( 4'bxxx0 ) |-> hw_9 == tx_3 && sig_16 == auth_13 && core_1 == hw_12 ; endproperty \n property name; @(negedge core_clock_16) ( flag_control_status_5 ) == ( 7'b1011111 ) |-> rst_19 == reg_19 && sig_11 == fsm_17 && err_18 == reg_8 ; endproperty \n property name; @(negedge core_clock_16) ( flag_control_status_5 ) == ( 6'h32 ) |-> core_5 == reg_4 && tx_7 == data_13 && rst_1 == fsm_16 ; endproperty \n property name; ( flag_control_status_5 ) != 4'bxxx0 && ( flag_control_status_5 ) != 7'b1011111 && @(negedge core_clock_16) ( flag_control_status_5 ) != 6'h32  |-> rx_17 == fsm_7 && cfg_19 == auth_4 && clk_6 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_16"
    },
    {
        "Code": "case ( flag_status_5 ) \n   7'b0101100 : begin\n     clk_18 <= tx_3\n     tx_17 <= err_2\n     hw_18 = rx_12;\n   end\n   5'bx1x10 : begin\n     err_7 = cfg_19\n     cfg_15 = rst_18\n     cfg_14 <= sig_19;\n   end\n   default : begin \n     rst_1 = rx_8\n     err_16 <= err_1\n     rx_2 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( flag_status_5 ) == ( 7'b0101100 ) |-> clk_18 == tx_3 && tx_17 == err_2 && hw_18 == rx_12 ; endproperty \n property name; @(negedge clock_ctrl_11) ( flag_status_5 ) == ( 5'bx1x10 ) |-> err_7 == cfg_19 && cfg_15 == rst_18 && cfg_14 == sig_19 ; endproperty \n property name; ( flag_status_5 ) != 7'b0101100 && @(negedge clock_ctrl_11) ( flag_status_5 ) != 5'bx1x10  |-> rst_1 == rx_8 && err_16 == err_1 && rx_2 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   7'b0111x0x : begin\n     chip_5 <= clk_6\n     chip_10 = cfg_20;\n   end\n   6'b0x1100 : begin\n     auth_2 = cfg_15\n     data_15 <= cfg_12;\n   end\n   7'bx001101 : begin\n     clk_10 <= hw_18\n     tx_14 <= hw_10;\n   end\n   default : begin \n     rst_6 = data_11\n     hw_14 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( control_status_buffer_8 ) == ( 7'b0111x0x ) |-> chip_5 == clk_6 && chip_10 == cfg_20 ; endproperty \n property name; @(negedge clk_gen_7) ( control_status_buffer_8 ) == ( 6'b0x1100 ) |-> auth_2 == cfg_15 && data_15 == cfg_12 ; endproperty \n property name; @(negedge clk_gen_7) ( control_status_buffer_8 ) == ( 7'bx001101 ) |-> clk_10 == hw_18 && tx_14 == hw_10 ; endproperty \n property name; ( control_status_buffer_8 ) != 7'b0111x0x && ( control_status_buffer_8 ) != 6'b0x1100 && @(negedge clk_gen_7) ( control_status_buffer_8 ) != 7'bx001101  |-> rst_6 == data_11 && hw_14 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( output_buffer_15 ) \n   3'b011 : begin\n     cfg_1 <= hw_7\n     hw_16 <= chip_17\n     err_1 = sig_20;\n   end\n   4'h3 : begin\n     fsm_14 = data_18\n     rx_11 <= cfg_16\n     rx_13 = core_15;\n   end\n   default : begin \n     reg_6 <= hw_13\n     rx_16 <= err_10\n     core_1 <= core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_15) ( output_buffer_15 ) == ( 3'b011 ) |-> cfg_1 == hw_7 && hw_16 == chip_17 && err_1 == sig_20 ; endproperty \n property name; @(posedge async_clk_15) ( output_buffer_15 ) == ( 4'h3 ) |-> fsm_14 == data_18 && rx_11 == cfg_16 && rx_13 == core_15 ; endproperty \n property name; ( output_buffer_15 ) != 3'b011 && @(posedge async_clk_15) ( output_buffer_15 ) != 4'h3  |-> reg_6 == hw_13 && rx_16 == err_10 && core_1 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "case ( error_status_20 ) \n   7'h2 : begin\n     core_12 = cfg_13\n     tx_17 <= rst_8\n     chip_10 <= clk_15;\n   end\n   default : begin \n     rst_6 <= reg_19\n     sig_18 = chip_10\n     core_6 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_11) ( error_status_20 ) == ( 7'h2 ) |-> core_12 == cfg_13 && tx_17 == rst_8 && chip_10 == clk_15 ; endproperty \n property name; @(posedge clk_in_11) ( error_status_20 ) != 7'h2  |-> rst_6 == reg_19 && sig_18 == chip_10 && core_6 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_11"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   7'bx101xxx : begin\n     cfg_11 <= auth_10\n     fsm_2 = tx_13\n     cfg_12 <= data_9;\n   end\n   6'b00xxx0 : begin\n     fsm_1 <= clk_11\n     cfg_17 <= sig_14\n     fsm_8 <= chip_20;\n   end\n   default : begin \n     core_13 = rst_8\n     rx_11 = tx_6\n     fsm_18 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_5) ( control_input_status_19 ) == ( 7'bx101xxx ) |-> cfg_11 == auth_10 && fsm_2 == tx_13 && cfg_12 == data_9 ; endproperty \n property name; @(negedge async_clk_5) ( control_input_status_19 ) == ( 6'b00xxx0 ) |-> fsm_1 == clk_11 && cfg_17 == sig_14 && fsm_8 == chip_20 ; endproperty \n property name; ( control_input_status_19 ) != 7'bx101xxx && @(negedge async_clk_5) ( control_input_status_19 ) != 6'b00xxx0  |-> core_13 == rst_8 && rx_11 == tx_6 && fsm_18 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "case ( transfer_complete_13 ) \n   6'h32 : begin\n     data_10 <= err_11\n     chip_3 <= clk_13;\n   end\n   5'b0001x : begin\n     cfg_18 = auth_15\n     auth_12 <= auth_18;\n   end\n   7'h28 : begin\n     chip_10 <= hw_6\n     data_19 <= fsm_4;\n   end\n   default : begin \n     reg_20 <= err_8\n     core_19 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( transfer_complete_13 ) == ( 6'h32 ) |-> data_10 == err_11 && chip_3 == clk_13 ; endproperty \n property name; @(negedge clk_signal_8) ( transfer_complete_13 ) == ( 5'b0001x ) |-> cfg_18 == auth_15 && auth_12 == auth_18 ; endproperty \n property name; @(negedge clk_signal_8) ( transfer_complete_13 ) == ( 7'h28 ) |-> chip_10 == hw_6 && data_19 == fsm_4 ; endproperty \n property name; ( transfer_complete_13 ) != 6'h32 && ( transfer_complete_13 ) != 5'b0001x && @(negedge clk_signal_8) ( transfer_complete_13 ) != 7'h28  |-> reg_20 == err_8 && core_19 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( control_input_8 ) \n   7'bx0xxxx1 : begin\n     auth_12 <= sig_2\n     fsm_10 <= err_10\n     core_3 <= hw_13;\n   end\n   default : begin \n     fsm_8 = chip_8\n     auth_7 <= hw_18\n     auth_6 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_19) ( control_input_8 ) == ( 7'bx0xxxx1 ) |-> auth_12 == sig_2 && fsm_10 == err_10 && core_3 == hw_13 ; endproperty \n property name; @(posedge mem_clock_19) ( control_input_8 ) != 7'bx0xxxx1  |-> fsm_8 == chip_8 && auth_7 == hw_18 && auth_6 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "case ( control_input_1 ) \n   7'b11xx101 : begin\n     auth_2 = auth_18\n     chip_15 = err_11;\n   end\n   4'b0x10 : begin\n     cfg_1 <= core_7\n     fsm_12 <= auth_3;\n   end\n   default : begin \n     core_18 <= chip_10\n     core_11 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( control_input_1 ) == ( 7'b11xx101 ) |-> auth_2 == auth_18 && chip_15 == err_11 ; endproperty \n property name; @(posedge clk_enable_16) ( control_input_1 ) == ( 4'b0x10 ) |-> cfg_1 == core_7 && fsm_12 == auth_3 ; endproperty \n property name; ( control_input_1 ) != 7'b11xx101 && @(posedge clk_enable_16) ( control_input_1 ) != 4'b0x10  |-> core_18 == chip_10 && core_11 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( operation_code_15 ) \n   7'b110x1x0 : begin\n     err_17 = hw_12\n     data_2 <= auth_2\n     core_3 = clk_7;\n   end\n   6'b1x1xx0 : begin\n     core_19 <= hw_6\n     sig_1 = hw_16\n     err_7 <= tx_9;\n   end\n   default : begin \n     cfg_13 <= chip_5\n     rst_1 <= rst_9\n     clk_1 = reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_12) ( operation_code_15 ) == ( 7'b110x1x0 ) |-> err_17 == hw_12 && data_2 == auth_2 && core_3 == clk_7 ; endproperty \n property name; @(negedge cpu_clock_12) ( operation_code_15 ) == ( 6'b1x1xx0 ) |-> core_19 == hw_6 && sig_1 == hw_16 && err_7 == tx_9 ; endproperty \n property name; ( operation_code_15 ) != 7'b110x1x0 && @(negedge cpu_clock_12) ( operation_code_15 ) != 6'b1x1xx0  |-> cfg_13 == chip_5 && rst_1 == rst_9 && clk_1 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_12"
    },
    {
        "Code": "case ( interrupt_enable_4 ) \n   3'h6 : begin\n     tx_14 <= rst_14\n     core_6 <= cfg_5\n     err_1 <= fsm_13;\n   end\n   5'b11x0x : begin\n     hw_1 = core_12\n     cfg_16 <= chip_18\n     hw_13 = core_3;\n   end\n   6'b011x0x : begin\n     cfg_2 <= fsm_10\n     hw_16 = tx_13\n     core_16 = err_2;\n   end\n   default : begin \n     sig_1 <= err_15\n     auth_5 = data_8\n     auth_18 <= data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( interrupt_enable_4 ) == ( 3'h6 ) |-> tx_14 == rst_14 && core_6 == cfg_5 && err_1 == fsm_13 ; endproperty \n property name; @(negedge async_clk_7) ( interrupt_enable_4 ) == ( 5'b11x0x ) |-> hw_1 == core_12 && cfg_16 == chip_18 && hw_13 == core_3 ; endproperty \n property name; @(negedge async_clk_7) ( interrupt_enable_4 ) == ( 6'b011x0x ) |-> cfg_2 == fsm_10 && hw_16 == tx_13 && core_16 == err_2 ; endproperty \n property name; ( interrupt_enable_4 ) != 3'h6 && ( interrupt_enable_4 ) != 5'b11x0x && @(negedge async_clk_7) ( interrupt_enable_4 ) != 6'b011x0x  |-> sig_1 == err_15 && auth_5 == data_8 && auth_18 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( data_register_18 ) \n   7'h69 : begin\n     reg_15 <= reg_12\n     rx_19 <= rx_6\n     fsm_2 <= sig_13;\n   end\n   6'b000x01 : begin\n     rx_5 <= sig_11\n     core_5 = tx_13\n     chip_10 <= cfg_13;\n   end\n   default : begin \n     err_10 <= sig_20\n     rst_17 <= data_18\n     hw_12 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( data_register_18 ) == ( 7'h69 ) |-> reg_15 == reg_12 && rx_19 == rx_6 && fsm_2 == sig_13 ; endproperty \n property name; @(negedge cpu_clock_16) ( data_register_18 ) == ( 6'b000x01 ) |-> rx_5 == sig_11 && core_5 == tx_13 && chip_10 == cfg_13 ; endproperty \n property name; ( data_register_18 ) != 7'h69 && @(negedge cpu_clock_16) ( data_register_18 ) != 6'b000x01  |-> err_10 == sig_20 && rst_17 == data_18 && hw_12 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   6'b10100x : begin\n     data_13 <= reg_20\n     auth_3 <= tx_19\n     cfg_13 = rst_6;\n   end\n   7'b110xxx0 : begin\n     core_14 = core_18\n     reg_17 <= data_16\n     sig_6 <= auth_8;\n   end\n   7'bx1x0xxx : begin\n     tx_10 = tx_17\n     err_12 <= fsm_19\n     cfg_2 = rst_9;\n   end\n   default : begin \n     hw_14 <= cfg_17\n     clk_9 = core_10\n     err_10 = auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_6) ( control_flag_register_17 ) == ( 6'b10100x ) |-> data_13 == reg_20 && auth_3 == tx_19 && cfg_13 == rst_6 ; endproperty \n property name; @(negedge clock_div_6) ( control_flag_register_17 ) == ( 7'b110xxx0 ) |-> core_14 == core_18 && reg_17 == data_16 && sig_6 == auth_8 ; endproperty \n property name; @(negedge clock_div_6) ( control_flag_register_17 ) == ( 7'bx1x0xxx ) |-> tx_10 == tx_17 && err_12 == fsm_19 && cfg_2 == rst_9 ; endproperty \n property name; ( control_flag_register_17 ) != 6'b10100x && ( control_flag_register_17 ) != 7'b110xxx0 && @(negedge clock_div_6) ( control_flag_register_17 ) != 7'bx1x0xxx  |-> hw_14 == cfg_17 && clk_9 == core_10 && err_10 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "case ( output_status_20 ) \n   5'h18 : begin\n     err_1 <= core_16\n     data_7 = auth_16\n     rx_10 = rst_1;\n   end\n   7'bx1110x0 : begin\n     tx_20 = data_3\n     cfg_8 = tx_19\n     sig_7 = auth_4;\n   end\n   7'b0xx0xx0 : begin\n     chip_19 = auth_2\n     rst_18 <= rst_16\n     fsm_9 <= tx_3;\n   end\n   default : begin \n     chip_13 = auth_17\n     data_4 = rx_11\n     hw_3 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( output_status_20 ) == ( 5'h18 ) |-> err_1 == core_16 && data_7 == auth_16 && rx_10 == rst_1 ; endproperty \n property name; @(posedge clock_div_14) ( output_status_20 ) == ( 7'bx1110x0 ) |-> tx_20 == data_3 && cfg_8 == tx_19 && sig_7 == auth_4 ; endproperty \n property name; @(posedge clock_div_14) ( output_status_20 ) == ( 7'b0xx0xx0 ) |-> chip_19 == auth_2 && rst_18 == rst_16 && fsm_9 == tx_3 ; endproperty \n property name; ( output_status_20 ) != 5'h18 && ( output_status_20 ) != 7'bx1110x0 && @(posedge clock_div_14) ( output_status_20 ) != 7'b0xx0xx0  |-> chip_13 == auth_17 && data_4 == rx_11 && hw_3 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( data_buffer_status_19 ) \n   4'bxxxx : begin\n     err_16 = reg_12\n     rx_20 = core_18;\n   end\n   default : begin \n     clk_2 <= hw_11\n     fsm_14 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( data_buffer_status_19 ) == ( 4'bxxxx ) |-> err_16 == reg_12 && rx_20 == core_18 ; endproperty \n property name; @(negedge clk_gen_11) ( data_buffer_status_19 ) != 4'bxxxx  |-> clk_2 == hw_11 && fsm_14 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( control_register_20 ) \n   4'bxx1x : begin\n     err_16 = cfg_2\n     rst_12 <= auth_19\n     rst_15 <= rst_10;\n   end\n   6'bxx0101 : begin\n     auth_15 <= hw_17\n     core_14 <= reg_17\n     reg_1 <= hw_7;\n   end\n   default : begin \n     rx_18 = clk_5\n     tx_13 <= hw_4\n     data_17 = cfg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_13) ( control_register_20 ) == ( 4'bxx1x ) |-> err_16 == cfg_2 && rst_12 == auth_19 && rst_15 == rst_10 ; endproperty \n property name; @(posedge clock_ctrl_13) ( control_register_20 ) == ( 6'bxx0101 ) |-> auth_15 == hw_17 && core_14 == reg_17 && reg_1 == hw_7 ; endproperty \n property name; ( control_register_20 ) != 4'bxx1x && @(posedge clock_ctrl_13) ( control_register_20 ) != 6'bxx0101  |-> rx_18 == clk_5 && tx_13 == hw_4 && data_17 == cfg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "case ( input_buffer_status_10 ) \n   7'bx011xx0 : begin\n     clk_10 = rst_19\n     err_3 = rx_18\n     sig_11 <= hw_15;\n   end\n   default : begin \n     tx_9 = rx_4\n     fsm_19 = rst_8\n     auth_16 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( input_buffer_status_10 ) == ( 7'bx011xx0 ) |-> clk_10 == rst_19 && err_3 == rx_18 && sig_11 == hw_15 ; endproperty \n property name; @(negedge ref_clk_18) ( input_buffer_status_10 ) != 7'bx011xx0  |-> tx_9 == rx_4 && fsm_19 == rst_8 && auth_16 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( ready_signal_9 ) \n   7'b00x111x : begin\n     err_9 <= clk_8\n     core_6 <= reg_11\n     tx_2 = data_1;\n   end\n   default : begin \n     chip_16 = core_9\n     rx_10 <= err_2\n     cfg_20 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_6) ( ready_signal_9 ) == ( 7'b00x111x ) |-> err_9 == clk_8 && core_6 == reg_11 && tx_2 == data_1 ; endproperty \n property name; @(posedge clock_source_6) ( ready_signal_9 ) != 7'b00x111x  |-> chip_16 == core_9 && rx_10 == err_2 && cfg_20 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_6"
    },
    {
        "Code": "case ( data_register_8 ) \n   rx_4 : begin\n     err_12 = fsm_3\n     clk_13 = reg_17\n     auth_6 = hw_4;\n   end\n   6'b101001 : begin\n     tx_13 = err_10\n     tx_12 = hw_19\n     auth_7 = tx_6;\n   end\n   default : begin \n     chip_9 = rst_18\n     cfg_14 <= err_11\n     fsm_18 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_16) ( data_register_8 ) == ( rx_4 ) |-> err_12 == fsm_3 && clk_13 == reg_17 && auth_6 == hw_4 ; endproperty \n property name; @(posedge async_clk_16) ( data_register_8 ) == ( 6'b101001 ) |-> tx_13 == err_10 && tx_12 == hw_19 && auth_7 == tx_6 ; endproperty \n property name; ( data_register_8 ) != rx_4 && @(posedge async_clk_16) ( data_register_8 ) != 6'b101001  |-> chip_9 == rst_18 && cfg_14 == err_11 && fsm_18 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "case ( status_buffer_9 ) \n   4'bxxx0 : begin\n     sig_1 <= chip_13\n     auth_9 <= auth_13;\n   end\n   6'bxx111x : begin\n     core_20 <= core_18\n     core_8 <= chip_16;\n   end\n   default : begin \n     data_20 <= core_10\n     fsm_19 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( status_buffer_9 ) == ( 4'bxxx0 ) |-> sig_1 == chip_13 && auth_9 == auth_13 ; endproperty \n property name; @(negedge main_clk_7) ( status_buffer_9 ) == ( 6'bxx111x ) |-> core_20 == core_18 && core_8 == chip_16 ; endproperty \n property name; ( status_buffer_9 ) != 4'bxxx0 && @(negedge main_clk_7) ( status_buffer_9 ) != 6'bxx111x  |-> data_20 == core_10 && fsm_19 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( data_in_4 ) \n   3'b111 : begin\n     clk_6 = data_6\n     auth_9 = reg_20\n     cfg_15 = fsm_9;\n   end\n   6'b110xxx : begin\n     err_6 <= rx_13\n     clk_2 = rx_18\n     sig_2 <= err_5;\n   end\n   7'bx000100 : begin\n     data_11 = err_7\n     rx_14 = auth_6\n     hw_20 <= sig_14;\n   end\n   default : begin \n     rx_5 = rst_5\n     data_14 = rx_19\n     chip_4 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_10) ( data_in_4 ) == ( 3'b111 ) |-> clk_6 == data_6 && auth_9 == reg_20 && cfg_15 == fsm_9 ; endproperty \n property name; @(negedge ref_clk_10) ( data_in_4 ) == ( 6'b110xxx ) |-> err_6 == rx_13 && clk_2 == rx_18 && sig_2 == err_5 ; endproperty \n property name; @(negedge ref_clk_10) ( data_in_4 ) == ( 7'bx000100 ) |-> data_11 == err_7 && rx_14 == auth_6 && hw_20 == sig_14 ; endproperty \n property name; ( data_in_4 ) != 3'b111 && ( data_in_4 ) != 6'b110xxx && @(negedge ref_clk_10) ( data_in_4 ) != 7'bx000100  |-> rx_5 == rst_5 && data_14 == rx_19 && chip_4 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "case ( ready_signal_8 ) \n   7'b0110110 : begin\n     core_2 <= err_9\n     reg_20 = clk_11\n     hw_4 <= hw_6;\n   end\n   4'h4 : begin\n     reg_14 <= data_20\n     cfg_4 = data_9\n     rx_11 = data_18;\n   end\n   default : begin \n     auth_3 <= data_10\n     auth_18 <= clk_1\n     reg_16 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_16) ( ready_signal_8 ) == ( 7'b0110110 ) |-> core_2 == err_9 && reg_20 == clk_11 && hw_4 == hw_6 ; endproperty \n property name; @(posedge clk_signal_16) ( ready_signal_8 ) == ( 4'h4 ) |-> reg_14 == data_20 && cfg_4 == data_9 && rx_11 == data_18 ; endproperty \n property name; ( ready_signal_8 ) != 7'b0110110 && @(posedge clk_signal_16) ( ready_signal_8 ) != 4'h4  |-> auth_3 == data_10 && auth_18 == clk_1 && reg_16 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   6'b011x0x : begin\n     auth_5 <= reg_4\n     sig_9 = reg_19\n     auth_14 <= clk_4;\n   end\n   4'b11xx : begin\n     data_11 = hw_15\n     reg_10 <= tx_18\n     rst_15 = err_3;\n   end\n   7'b110xxx0 : begin\n     rst_18 <= data_16\n     reg_20 = auth_10\n     sig_3 = fsm_15;\n   end\n   default : begin \n     rx_18 <= clk_9\n     sig_14 = tx_6\n     fsm_9 = rst_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( data_buffer_14 ) == ( 6'b011x0x ) |-> auth_5 == reg_4 && sig_9 == reg_19 && auth_14 == clk_4 ; endproperty \n property name; @(posedge cpu_clock_15) ( data_buffer_14 ) == ( 4'b11xx ) |-> data_11 == hw_15 && reg_10 == tx_18 && rst_15 == err_3 ; endproperty \n property name; @(posedge cpu_clock_15) ( data_buffer_14 ) == ( 7'b110xxx0 ) |-> rst_18 == data_16 && reg_20 == auth_10 && sig_3 == fsm_15 ; endproperty \n property name; ( data_buffer_14 ) != 6'b011x0x && ( data_buffer_14 ) != 4'b11xx && @(posedge cpu_clock_15) ( data_buffer_14 ) != 7'b110xxx0  |-> rx_18 == clk_9 && sig_14 == tx_6 && fsm_9 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( flag_register_20 ) \n   3'b110 : begin\n     cfg_11 = core_17\n     fsm_13 <= rx_18;\n   end\n   5'b0x100 : begin\n     sig_15 = auth_10\n     rst_15 <= hw_15;\n   end\n   7'bx00x0x0 : begin\n     err_15 <= reg_7\n     chip_13 <= sig_9;\n   end\n   default : begin \n     cfg_8 = clk_3\n     reg_2 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_18) ( flag_register_20 ) == ( 3'b110 ) |-> cfg_11 == core_17 && fsm_13 == rx_18 ; endproperty \n property name; @(posedge cpu_clock_18) ( flag_register_20 ) == ( 5'b0x100 ) |-> sig_15 == auth_10 && rst_15 == hw_15 ; endproperty \n property name; @(posedge cpu_clock_18) ( flag_register_20 ) == ( 7'bx00x0x0 ) |-> err_15 == reg_7 && chip_13 == sig_9 ; endproperty \n property name; ( flag_register_20 ) != 3'b110 && ( flag_register_20 ) != 5'b0x100 && @(posedge cpu_clock_18) ( flag_register_20 ) != 7'bx00x0x0  |-> cfg_8 == clk_3 && reg_2 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "case ( output_data_1 ) \n   7'bxx1xx10 : begin\n     clk_7 = hw_8\n     hw_16 = data_20\n     reg_20 <= fsm_12;\n   end\n   7'b0111010 : begin\n     rx_4 = err_10\n     chip_6 = reg_13\n     cfg_2 = rx_11;\n   end\n   default : begin \n     sig_15 = reg_20\n     auth_10 <= rst_9\n     cfg_20 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( output_data_1 ) == ( 7'bxx1xx10 ) |-> clk_7 == hw_8 && hw_16 == data_20 && reg_20 == fsm_12 ; endproperty \n property name; @(posedge clock_div_17) ( output_data_1 ) == ( 7'b0111010 ) |-> rx_4 == err_10 && chip_6 == reg_13 && cfg_2 == rx_11 ; endproperty \n property name; ( output_data_1 ) != 7'bxx1xx10 && @(posedge clock_div_17) ( output_data_1 ) != 7'b0111010  |-> sig_15 == reg_20 && auth_10 == rst_9 && cfg_20 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( flag_register_8 ) \n   7'b1xxxx10 : begin\n     sig_3 = auth_15\n     data_10 = core_12\n     rst_4 <= core_1;\n   end\n   default : begin \n     tx_20 = sig_7\n     rx_3 <= rst_13\n     sig_16 <= rst_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_17) ( flag_register_8 ) == ( 7'b1xxxx10 ) |-> sig_3 == auth_15 && data_10 == core_12 && rst_4 == core_1 ; endproperty \n property name; @(negedge clock_div_17) ( flag_register_8 ) != 7'b1xxxx10  |-> tx_20 == sig_7 && rx_3 == rst_13 && sig_16 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_17"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   7'b0011x00 : begin\n     clk_11 <= err_20\n     tx_17 <= reg_4\n     tx_12 <= fsm_1;\n   end\n   4'hx : begin\n     err_6 = fsm_19\n     core_8 <= err_5\n     cfg_18 = cfg_19;\n   end\n   5'b10011 : begin\n     rx_16 = err_18\n     cfg_10 <= core_4\n     rx_19 <= fsm_3;\n   end\n   default : begin \n     chip_3 = clk_9\n     cfg_5 <= cfg_18\n     tx_3 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_19) ( output_status_register_3 ) == ( 7'b0011x00 ) |-> clk_11 == err_20 && tx_17 == reg_4 && tx_12 == fsm_1 ; endproperty \n property name; @(negedge core_clock_19) ( output_status_register_3 ) == ( 4'hx ) |-> err_6 == fsm_19 && core_8 == err_5 && cfg_18 == cfg_19 ; endproperty \n property name; @(negedge core_clock_19) ( output_status_register_3 ) == ( 5'b10011 ) |-> rx_16 == err_18 && cfg_10 == core_4 && rx_19 == fsm_3 ; endproperty \n property name; ( output_status_register_3 ) != 7'b0011x00 && ( output_status_register_3 ) != 4'hx && @(negedge core_clock_19) ( output_status_register_3 ) != 5'b10011  |-> chip_3 == clk_9 && cfg_5 == cfg_18 && tx_3 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "case ( operation_code_18 ) \n   5'h4 : begin\n     rst_18 = err_10\n     cfg_16 = chip_4;\n   end\n   7'b11x1010 : begin\n     auth_9 = sig_9\n     tx_19 = cfg_11;\n   end\n   5'b1x1xx : begin\n     rx_13 <= tx_13\n     rx_5 = clk_19;\n   end\n   default : begin \n     chip_15 = hw_6\n     fsm_13 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( operation_code_18 ) == ( 5'h4 ) |-> rst_18 == err_10 && cfg_16 == chip_4 ; endproperty \n property name; @(posedge async_clk_18) ( operation_code_18 ) == ( 7'b11x1010 ) |-> auth_9 == sig_9 && tx_19 == cfg_11 ; endproperty \n property name; @(posedge async_clk_18) ( operation_code_18 ) == ( 5'b1x1xx ) |-> rx_13 == tx_13 && rx_5 == clk_19 ; endproperty \n property name; ( operation_code_18 ) != 5'h4 && ( operation_code_18 ) != 7'b11x1010 && @(posedge async_clk_18) ( operation_code_18 ) != 5'b1x1xx  |-> chip_15 == hw_6 && fsm_13 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( data_status_register_status_5 ) \n   clk_1 : begin\n     hw_8 <= cfg_4\n     err_13 <= data_2\n     clk_18 = rx_10;\n   end\n   default : begin \n     reg_2 <= cfg_7\n     hw_5 = rst_10\n     fsm_18 <= core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_19) ( data_status_register_status_5 ) == ( clk_1 ) |-> hw_8 == cfg_4 && err_13 == data_2 && clk_18 == rx_10 ; endproperty \n property name; @(posedge clock_ctrl_19) ( data_status_register_status_5 ) != clk_1  |-> reg_2 == cfg_7 && hw_5 == rst_10 && fsm_18 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "case ( data_out_13 ) \n   7'h23 : begin\n     data_4 <= reg_18\n     tx_18 <= clk_17;\n   end\n   default : begin \n     core_12 <= data_14\n     fsm_4 <= core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( data_out_13 ) == ( 7'h23 ) |-> data_4 == reg_18 && tx_18 == clk_17 ; endproperty \n property name; @(posedge mem_clock_13) ( data_out_13 ) != 7'h23  |-> core_12 == data_14 && fsm_4 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( status_flag_2 ) \n   core_16 : begin\n     fsm_8 = fsm_1\n     tx_19 <= tx_11\n     auth_7 = cfg_9;\n   end\n   7'h72 : begin\n     sig_14 = cfg_5\n     auth_3 = data_2\n     rx_6 = cfg_19;\n   end\n   6'b10x000 : begin\n     fsm_10 <= data_7\n     reg_20 = fsm_20\n     hw_18 = rst_4;\n   end\n   default : begin \n     rx_7 = chip_10\n     rx_1 = clk_9\n     data_11 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_14) ( status_flag_2 ) == ( core_16 ) |-> fsm_8 == fsm_1 && tx_19 == tx_11 && auth_7 == cfg_9 ; endproperty \n property name; @(negedge mem_clock_14) ( status_flag_2 ) == ( 7'h72 ) |-> sig_14 == cfg_5 && auth_3 == data_2 && rx_6 == cfg_19 ; endproperty \n property name; @(negedge mem_clock_14) ( status_flag_2 ) == ( 6'b10x000 ) |-> fsm_10 == data_7 && reg_20 == fsm_20 && hw_18 == rst_4 ; endproperty \n property name; ( status_flag_2 ) != core_16 && ( status_flag_2 ) != 7'h72 && @(negedge mem_clock_14) ( status_flag_2 ) != 6'b10x000  |-> rx_7 == chip_10 && rx_1 == clk_9 && data_11 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "case ( data_status_register_7 ) \n   6'b001110 : begin\n     chip_17 = hw_16\n     cfg_17 = fsm_7;\n   end\n   7'bxxxx11x : begin\n     reg_11 = auth_11\n     hw_3 <= auth_10;\n   end\n   7'bxxx1x1x : begin\n     reg_4 <= hw_14\n     chip_8 = chip_1;\n   end\n   default : begin \n     hw_18 <= tx_6\n     fsm_4 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( data_status_register_7 ) == ( 6'b001110 ) |-> chip_17 == hw_16 && cfg_17 == fsm_7 ; endproperty \n property name; @(negedge clk_osc_15) ( data_status_register_7 ) == ( 7'bxxxx11x ) |-> reg_11 == auth_11 && hw_3 == auth_10 ; endproperty \n property name; @(negedge clk_osc_15) ( data_status_register_7 ) == ( 7'bxxx1x1x ) |-> reg_4 == hw_14 && chip_8 == chip_1 ; endproperty \n property name; ( data_status_register_7 ) != 6'b001110 && ( data_status_register_7 ) != 7'bxxxx11x && @(negedge clk_osc_15) ( data_status_register_7 ) != 7'bxxx1x1x  |-> hw_18 == tx_6 && fsm_4 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( status_flag_15 ) \n   7'bx1x0x1x : begin\n     cfg_1 = hw_7\n     err_12 <= clk_13\n     cfg_9 = fsm_1;\n   end\n   7'h1x : begin\n     hw_20 <= err_11\n     rx_6 <= rst_15\n     err_8 = core_10;\n   end\n   7'h34 : begin\n     rst_20 <= reg_16\n     fsm_4 = core_3\n     cfg_17 = auth_15;\n   end\n   default : begin \n     rx_4 <= sig_1\n     err_9 <= rst_9\n     reg_8 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_19) ( status_flag_15 ) == ( 7'bx1x0x1x ) |-> cfg_1 == hw_7 && err_12 == clk_13 && cfg_9 == fsm_1 ; endproperty \n property name; @(negedge clk_out_19) ( status_flag_15 ) == ( 7'h1x ) |-> hw_20 == err_11 && rx_6 == rst_15 && err_8 == core_10 ; endproperty \n property name; @(negedge clk_out_19) ( status_flag_15 ) == ( 7'h34 ) |-> rst_20 == reg_16 && fsm_4 == core_3 && cfg_17 == auth_15 ; endproperty \n property name; ( status_flag_15 ) != 7'bx1x0x1x && ( status_flag_15 ) != 7'h1x && @(negedge clk_out_19) ( status_flag_15 ) != 7'h34  |-> rx_4 == sig_1 && err_9 == rst_9 && reg_8 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "case ( output_data_17 ) \n   7'h59 : begin\n     rst_1 = data_3\n     chip_14 <= tx_7;\n   end\n   default : begin \n     chip_11 <= rst_3\n     rst_13 = cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( output_data_17 ) == ( 7'h59 ) |-> rst_1 == data_3 && chip_14 == tx_7 ; endproperty \n property name; @(negedge clk_osc_6) ( output_data_17 ) != 7'h59  |-> chip_11 == rst_3 && rst_13 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   4'bx0xx : begin\n     hw_16 <= sig_8\n     core_8 = rx_10\n     clk_14 = fsm_5;\n   end\n   7'b1xxx10x : begin\n     err_20 <= clk_15\n     auth_1 <= reg_2\n     cfg_17 = data_16;\n   end\n   7'bx00x1xx : begin\n     sig_15 <= auth_4\n     cfg_12 <= auth_2\n     data_1 <= cfg_14;\n   end\n   default : begin \n     rst_8 = reg_13\n     rst_2 = clk_20\n     reg_16 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( interrupt_request_20 ) == ( 4'bx0xx ) |-> hw_16 == sig_8 && core_8 == rx_10 && clk_14 == fsm_5 ; endproperty \n property name; @(negedge clk_enable_18) ( interrupt_request_20 ) == ( 7'b1xxx10x ) |-> err_20 == clk_15 && auth_1 == reg_2 && cfg_17 == data_16 ; endproperty \n property name; @(negedge clk_enable_18) ( interrupt_request_20 ) == ( 7'bx00x1xx ) |-> sig_15 == auth_4 && cfg_12 == auth_2 && data_1 == cfg_14 ; endproperty \n property name; ( interrupt_request_20 ) != 4'bx0xx && ( interrupt_request_20 ) != 7'b1xxx10x && @(negedge clk_enable_18) ( interrupt_request_20 ) != 7'bx00x1xx  |-> rst_8 == reg_13 && rst_2 == clk_20 && reg_16 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( status_output_5 ) \n   5'b00xx0 : begin\n     chip_16 = cfg_14\n     reg_14 = err_8;\n   end\n   default : begin \n     clk_17 <= rst_3\n     sig_1 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_19) ( status_output_5 ) == ( 5'b00xx0 ) |-> chip_16 == cfg_14 && reg_14 == err_8 ; endproperty \n property name; @(posedge mem_clock_19) ( status_output_5 ) != 5'b00xx0  |-> clk_17 == rst_3 && sig_1 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   7'b0xxxxx0 : begin\n     core_15 = auth_17\n     cfg_9 = data_7;\n   end\n   7'b01xx111 : begin\n     clk_17 = fsm_9\n     rx_3 = rx_5;\n   end\n   default : begin \n     sig_8 <= core_4\n     chip_10 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( data_status_register_status_20 ) == ( 7'b0xxxxx0 ) |-> core_15 == auth_17 && cfg_9 == data_7 ; endproperty \n property name; @(posedge clk_out_1) ( data_status_register_status_20 ) == ( 7'b01xx111 ) |-> clk_17 == fsm_9 && rx_3 == rx_5 ; endproperty \n property name; ( data_status_register_status_20 ) != 7'b0xxxxx0 && @(posedge clk_out_1) ( data_status_register_status_20 ) != 7'b01xx111  |-> sig_8 == core_4 && chip_10 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( read_data_2 ) \n   5'bxx1xx : begin\n     hw_18 = chip_15\n     clk_16 = err_4\n     auth_4 <= data_17;\n   end\n   6'h3 : begin\n     core_14 = rst_17\n     clk_5 = clk_12\n     reg_7 <= reg_8;\n   end\n   default : begin \n     err_10 <= data_13\n     clk_17 = auth_3\n     sig_14 <= hw_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_2) ( read_data_2 ) == ( 5'bxx1xx ) |-> hw_18 == chip_15 && clk_16 == err_4 && auth_4 == data_17 ; endproperty \n property name; @(posedge core_clock_2) ( read_data_2 ) == ( 6'h3 ) |-> core_14 == rst_17 && clk_5 == clk_12 && reg_7 == reg_8 ; endproperty \n property name; ( read_data_2 ) != 5'bxx1xx && @(posedge core_clock_2) ( read_data_2 ) != 6'h3  |-> err_10 == data_13 && clk_17 == auth_3 && sig_14 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "case ( input_ready_3 ) \n   7'b0x10101 : begin\n     cfg_2 <= reg_17\n     fsm_16 = sig_16;\n   end\n   7'b1x1xxxx : begin\n     rx_10 <= chip_16\n     chip_2 = err_11;\n   end\n   default : begin \n     err_16 = core_11\n     chip_12 = reg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_11) ( input_ready_3 ) == ( 7'b0x10101 ) |-> cfg_2 == reg_17 && fsm_16 == sig_16 ; endproperty \n property name; @(negedge clk_osc_11) ( input_ready_3 ) == ( 7'b1x1xxxx ) |-> rx_10 == chip_16 && chip_2 == err_11 ; endproperty \n property name; ( input_ready_3 ) != 7'b0x10101 && @(negedge clk_osc_11) ( input_ready_3 ) != 7'b1x1xxxx  |-> err_16 == core_11 && chip_12 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "case ( status_register_status_16 ) \n   3'b1x0 : begin\n     err_20 = reg_3\n     clk_8 <= tx_3;\n   end\n   7'b11xx110 : begin\n     core_7 <= core_15\n     reg_14 = sig_16;\n   end\n   default : begin \n     data_4 <= chip_2\n     sig_1 = fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( status_register_status_16 ) == ( 3'b1x0 ) |-> err_20 == reg_3 && clk_8 == tx_3 ; endproperty \n property name; @(negedge clk_osc_16) ( status_register_status_16 ) == ( 7'b11xx110 ) |-> core_7 == core_15 && reg_14 == sig_16 ; endproperty \n property name; ( status_register_status_16 ) != 3'b1x0 && @(negedge clk_osc_16) ( status_register_status_16 ) != 7'b11xx110  |-> data_4 == chip_2 && sig_1 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( data_register_3 ) \n   7'b1x11001 : begin\n     tx_11 <= chip_7\n     hw_10 <= rx_17;\n   end\n   default : begin \n     hw_12 <= fsm_19\n     sig_20 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_8) ( data_register_3 ) == ( 7'b1x11001 ) |-> tx_11 == chip_7 && hw_10 == rx_17 ; endproperty \n property name; @(negedge clk_enable_8) ( data_register_3 ) != 7'b1x11001  |-> hw_12 == fsm_19 && sig_20 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "case ( status_output_3 ) \n   7'bx10x0xx : begin\n     tx_9 <= hw_9\n     sig_3 = sig_13;\n   end\n   default : begin \n     tx_2 <= reg_12\n     reg_4 <= data_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( status_output_3 ) == ( 7'bx10x0xx ) |-> tx_9 == hw_9 && sig_3 == sig_13 ; endproperty \n property name; @(posedge pll_clk_8) ( status_output_3 ) != 7'bx10x0xx  |-> tx_2 == reg_12 && reg_4 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( error_status_7 ) \n   4'b1x11 : begin\n     auth_15 <= rst_5\n     fsm_20 <= err_2\n     core_14 <= sig_8;\n   end\n   7'bx101x00 : begin\n     sig_15 = hw_9\n     auth_13 = chip_11\n     data_9 <= fsm_14;\n   end\n   7'b00xxx00 : begin\n     tx_5 <= auth_14\n     cfg_4 = cfg_15\n     core_2 <= tx_14;\n   end\n   default : begin \n     tx_18 = rx_6\n     rst_1 <= core_18\n     cfg_1 = clk_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_3) ( error_status_7 ) == ( 4'b1x11 ) |-> auth_15 == rst_5 && fsm_20 == err_2 && core_14 == sig_8 ; endproperty \n property name; @(posedge clk_osc_3) ( error_status_7 ) == ( 7'bx101x00 ) |-> sig_15 == hw_9 && auth_13 == chip_11 && data_9 == fsm_14 ; endproperty \n property name; @(posedge clk_osc_3) ( error_status_7 ) == ( 7'b00xxx00 ) |-> tx_5 == auth_14 && cfg_4 == cfg_15 && core_2 == tx_14 ; endproperty \n property name; ( error_status_7 ) != 4'b1x11 && ( error_status_7 ) != 7'bx101x00 && @(posedge clk_osc_3) ( error_status_7 ) != 7'b00xxx00  |-> tx_18 == rx_6 && rst_1 == core_18 && cfg_1 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "case ( control_input_2 ) \n   5'h14 : begin\n     err_3 <= core_17\n     cfg_19 = auth_13;\n   end\n   7'h51 : begin\n     clk_19 <= hw_12\n     clk_17 = reg_9;\n   end\n   core_14 : begin\n     rx_14 <= core_10\n     reg_8 = chip_2;\n   end\n   default : begin \n     clk_9 <= fsm_15\n     rx_8 = clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_5) ( control_input_2 ) == ( 5'h14 ) |-> err_3 == core_17 && cfg_19 == auth_13 ; endproperty \n property name; @(negedge clk_enable_5) ( control_input_2 ) == ( 7'h51 ) |-> clk_19 == hw_12 && clk_17 == reg_9 ; endproperty \n property name; @(negedge clk_enable_5) ( control_input_2 ) == ( core_14 ) |-> rx_14 == core_10 && reg_8 == chip_2 ; endproperty \n property name; ( control_input_2 ) != 5'h14 && ( control_input_2 ) != 7'h51 && @(negedge clk_enable_5) ( control_input_2 ) != core_14  |-> clk_9 == fsm_15 && rx_8 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "case ( start_address_10 ) \n   6'h29 : begin\n     reg_13 = auth_20\n     fsm_20 = rst_12\n     cfg_2 <= hw_2;\n   end\n   6'b1xxxx1 : begin\n     hw_5 <= reg_11\n     core_16 = chip_17\n     reg_4 <= reg_19;\n   end\n   4'b1x11 : begin\n     cfg_20 <= clk_4\n     sig_10 <= tx_3\n     fsm_14 <= hw_20;\n   end\n   default : begin \n     rst_1 <= tx_7\n     err_7 <= chip_10\n     rst_13 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( start_address_10 ) == ( 6'h29 ) |-> reg_13 == auth_20 && fsm_20 == rst_12 && cfg_2 == hw_2 ; endproperty \n property name; @(posedge clk_out_1) ( start_address_10 ) == ( 6'b1xxxx1 ) |-> hw_5 == reg_11 && core_16 == chip_17 && reg_4 == reg_19 ; endproperty \n property name; @(posedge clk_out_1) ( start_address_10 ) == ( 4'b1x11 ) |-> cfg_20 == clk_4 && sig_10 == tx_3 && fsm_14 == hw_20 ; endproperty \n property name; ( start_address_10 ) != 6'h29 && ( start_address_10 ) != 6'b1xxxx1 && @(posedge clk_out_1) ( start_address_10 ) != 4'b1x11  |-> rst_1 == tx_7 && err_7 == chip_10 && rst_13 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   7'b1000101 : begin\n     cfg_15 <= auth_19\n     sig_10 = cfg_19\n     core_7 <= fsm_12;\n   end\n   default : begin \n     auth_18 <= auth_12\n     err_16 <= auth_4\n     fsm_2 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( data_status_register_status_7 ) == ( 7'b1000101 ) |-> cfg_15 == auth_19 && sig_10 == cfg_19 && core_7 == fsm_12 ; endproperty \n property name; @(negedge clk_enable_4) ( data_status_register_status_7 ) != 7'b1000101  |-> auth_18 == auth_12 && err_16 == auth_4 && fsm_2 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( input_buffer_status_9 ) \n   7'b10110x1 : begin\n     sig_5 = hw_11\n     err_4 = rx_12\n     fsm_3 <= sig_9;\n   end\n   default : begin \n     err_11 = err_10\n     reg_18 <= sig_3\n     hw_7 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( input_buffer_status_9 ) == ( 7'b10110x1 ) |-> sig_5 == hw_11 && err_4 == rx_12 && fsm_3 == sig_9 ; endproperty \n property name; @(posedge clock_div_18) ( input_buffer_status_9 ) != 7'b10110x1  |-> err_11 == err_10 && reg_18 == sig_3 && hw_7 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( command_word_13 ) \n   7'b0111000 : begin\n     chip_1 = core_16\n     cfg_18 = cfg_11\n     data_2 <= chip_3;\n   end\n   7'b101x001 : begin\n     hw_14 = core_7\n     err_7 = data_5\n     rst_2 <= sig_2;\n   end\n   7'b1011110 : begin\n     core_6 <= chip_6\n     chip_8 = core_3\n     cfg_12 <= tx_2;\n   end\n   default : begin \n     chip_9 = hw_4\n     fsm_17 <= err_17\n     err_13 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( command_word_13 ) == ( 7'b0111000 ) |-> chip_1 == core_16 && cfg_18 == cfg_11 && data_2 == chip_3 ; endproperty \n property name; @(negedge clock_source_15) ( command_word_13 ) == ( 7'b101x001 ) |-> hw_14 == core_7 && err_7 == data_5 && rst_2 == sig_2 ; endproperty \n property name; @(negedge clock_source_15) ( command_word_13 ) == ( 7'b1011110 ) |-> core_6 == chip_6 && chip_8 == core_3 && cfg_12 == tx_2 ; endproperty \n property name; ( command_word_13 ) != 7'b0111000 && ( command_word_13 ) != 7'b101x001 && @(negedge clock_source_15) ( command_word_13 ) != 7'b1011110  |-> chip_9 == hw_4 && fsm_17 == err_17 && err_13 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( error_status_6 ) \n   7'b00x11x0 : begin\n     rst_9 = clk_12\n     reg_15 <= clk_8;\n   end\n   5'b0x1x1 : begin\n     sig_2 <= hw_20\n     data_11 <= reg_17;\n   end\n   default : begin \n     fsm_4 = tx_4\n     cfg_14 <= auth_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( error_status_6 ) == ( 7'b00x11x0 ) |-> rst_9 == clk_12 && reg_15 == clk_8 ; endproperty \n property name; @(negedge clk_gen_7) ( error_status_6 ) == ( 5'b0x1x1 ) |-> sig_2 == hw_20 && data_11 == reg_17 ; endproperty \n property name; ( error_status_6 ) != 7'b00x11x0 && @(negedge clk_gen_7) ( error_status_6 ) != 5'b0x1x1  |-> fsm_4 == tx_4 && cfg_14 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   5'b01xxx : begin\n     hw_5 <= rst_14\n     chip_1 = sig_12;\n   end\n   default : begin \n     clk_19 = reg_17\n     core_6 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_9) ( flag_control_status_9 ) == ( 5'b01xxx ) |-> hw_5 == rst_14 && chip_1 == sig_12 ; endproperty \n property name; @(posedge clock_source_9) ( flag_control_status_9 ) != 5'b01xxx  |-> clk_19 == reg_17 && core_6 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'h54 : begin\n     tx_13 = err_7\n     rx_15 <= tx_20\n     reg_12 <= rst_20;\n   end\n   default : begin \n     fsm_17 <= clk_19\n     auth_9 = cfg_3\n     chip_11 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_3) ( data_control_9 ) == ( 7'h54 ) |-> tx_13 == err_7 && rx_15 == tx_20 && reg_12 == rst_20 ; endproperty \n property name; @(negedge main_clk_3) ( data_control_9 ) != 7'h54  |-> fsm_17 == clk_19 && auth_9 == cfg_3 && chip_11 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "case ( transfer_complete_15 ) \n   6'bx1xxxx : begin\n     err_13 <= clk_7\n     rx_9 <= reg_16;\n   end\n   default : begin \n     err_14 <= err_8\n     sig_8 = rx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_20) ( transfer_complete_15 ) == ( 6'bx1xxxx ) |-> err_13 == clk_7 && rx_9 == reg_16 ; endproperty \n property name; @(posedge clock_ctrl_20) ( transfer_complete_15 ) != 6'bx1xxxx  |-> err_14 == err_8 && sig_8 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "case ( control_signal_16 ) \n   7'b11101x1 : begin\n     err_17 <= hw_15\n     hw_3 <= tx_14;\n   end\n   default : begin \n     fsm_13 = clk_7\n     cfg_4 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_5) ( control_signal_16 ) == ( 7'b11101x1 ) |-> err_17 == hw_15 && hw_3 == tx_14 ; endproperty \n property name; @(posedge core_clock_5) ( control_signal_16 ) != 7'b11101x1  |-> fsm_13 == clk_7 && cfg_4 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "case ( control_output_19 ) \n   7'bxxxx0xx : begin\n     core_17 <= chip_4\n     chip_19 = err_15\n     reg_14 <= sig_1;\n   end\n   default : begin \n     clk_12 <= err_8\n     clk_19 = auth_5\n     clk_7 <= reg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_19) ( control_output_19 ) == ( 7'bxxxx0xx ) |-> core_17 == chip_4 && chip_19 == err_15 && reg_14 == sig_1 ; endproperty \n property name; @(negedge clock_div_19) ( control_output_19 ) != 7'bxxxx0xx  |-> clk_12 == err_8 && clk_19 == auth_5 && clk_7 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_19"
    },
    {
        "Code": "case ( interrupt_control_3 ) \n   6'h28 : begin\n     core_14 = rst_13\n     tx_10 = data_4;\n   end\n   6'bxx00x0 : begin\n     core_20 = clk_3\n     chip_1 = reg_4;\n   end\n   7'h27 : begin\n     clk_17 <= cfg_6\n     clk_4 <= tx_3;\n   end\n   default : begin \n     core_6 <= rst_19\n     clk_18 <= err_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( interrupt_control_3 ) == ( 6'h28 ) |-> core_14 == rst_13 && tx_10 == data_4 ; endproperty \n property name; @(posedge clk_gen_7) ( interrupt_control_3 ) == ( 6'bxx00x0 ) |-> core_20 == clk_3 && chip_1 == reg_4 ; endproperty \n property name; @(posedge clk_gen_7) ( interrupt_control_3 ) == ( 7'h27 ) |-> clk_17 == cfg_6 && clk_4 == tx_3 ; endproperty \n property name; ( interrupt_control_3 ) != 6'h28 && ( interrupt_control_3 ) != 6'bxx00x0 && @(posedge clk_gen_7) ( interrupt_control_3 ) != 7'h27  |-> core_6 == rst_19 && clk_18 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( acknowledge_signal_1 ) \n   7'b11xxx0x : begin\n     auth_4 <= err_6\n     clk_15 <= rst_5\n     chip_5 <= cfg_2;\n   end\n   default : begin \n     fsm_9 <= clk_2\n     core_18 = chip_13\n     fsm_19 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( acknowledge_signal_1 ) == ( 7'b11xxx0x ) |-> auth_4 == err_6 && clk_15 == rst_5 && chip_5 == cfg_2 ; endproperty \n property name; @(negedge clk_reset_16) ( acknowledge_signal_1 ) != 7'b11xxx0x  |-> fsm_9 == clk_2 && core_18 == chip_13 && fsm_19 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( control_data_16 ) \n   4'h1 : begin\n     tx_17 <= hw_4\n     err_2 <= fsm_13;\n   end\n   core_19 : begin\n     rst_19 <= cfg_9\n     clk_3 = fsm_12;\n   end\n   7'h1a : begin\n     hw_19 <= sig_6\n     fsm_11 <= core_10;\n   end\n   default : begin \n     auth_18 = core_19\n     fsm_4 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( control_data_16 ) == ( 4'h1 ) |-> tx_17 == hw_4 && err_2 == fsm_13 ; endproperty \n property name; @(negedge ref_clk_12) ( control_data_16 ) == ( core_19 ) |-> rst_19 == cfg_9 && clk_3 == fsm_12 ; endproperty \n property name; @(negedge ref_clk_12) ( control_data_16 ) == ( 7'h1a ) |-> hw_19 == sig_6 && fsm_11 == core_10 ; endproperty \n property name; ( control_data_16 ) != 4'h1 && ( control_data_16 ) != core_19 && @(negedge ref_clk_12) ( control_data_16 ) != 7'h1a  |-> auth_18 == core_19 && fsm_4 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( input_register_12 ) \n   5'b00111 : begin\n     reg_20 = rx_14\n     clk_12 <= cfg_2\n     clk_19 = fsm_9;\n   end\n   7'bxxx0x00 : begin\n     data_13 <= reg_18\n     reg_10 <= auth_5\n     core_13 = fsm_12;\n   end\n   3'b101 : begin\n     data_3 = cfg_8\n     tx_9 <= auth_11\n     rx_7 = core_9;\n   end\n   default : begin \n     clk_4 = data_10\n     hw_6 <= rst_4\n     auth_15 <= rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( input_register_12 ) == ( 5'b00111 ) |-> reg_20 == rx_14 && clk_12 == cfg_2 && clk_19 == fsm_9 ; endproperty \n property name; @(negedge bus_clock_10) ( input_register_12 ) == ( 7'bxxx0x00 ) |-> data_13 == reg_18 && reg_10 == auth_5 && core_13 == fsm_12 ; endproperty \n property name; @(negedge bus_clock_10) ( input_register_12 ) == ( 3'b101 ) |-> data_3 == cfg_8 && tx_9 == auth_11 && rx_7 == core_9 ; endproperty \n property name; ( input_register_12 ) != 5'b00111 && ( input_register_12 ) != 7'bxxx0x00 && @(negedge bus_clock_10) ( input_register_12 ) != 3'b101  |-> clk_4 == data_10 && hw_6 == rst_4 && auth_15 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( control_flag_register_10 ) \n   7'bx1x0x1x : begin\n     auth_18 <= reg_5\n     fsm_7 = chip_11\n     data_1 <= tx_15;\n   end\n   default : begin \n     sig_7 <= core_13\n     cfg_13 = rst_14\n     rst_16 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( control_flag_register_10 ) == ( 7'bx1x0x1x ) |-> auth_18 == reg_5 && fsm_7 == chip_11 && data_1 == tx_15 ; endproperty \n property name; @(negedge clk_reset_19) ( control_flag_register_10 ) != 7'bx1x0x1x  |-> sig_7 == core_13 && cfg_13 == rst_14 && rst_16 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( data_in_6 ) \n   7'bx0111x0 : begin\n     rx_10 = err_9\n     fsm_19 = chip_18\n     fsm_8 <= core_10;\n   end\n   7'bx101xxx : begin\n     fsm_12 = err_17\n     chip_11 = tx_8\n     tx_16 <= err_15;\n   end\n   5'b11111 : begin\n     sig_14 <= data_16\n     fsm_2 <= err_10\n     rx_4 <= reg_1;\n   end\n   default : begin \n     clk_16 = clk_17\n     sig_6 = reg_6\n     clk_4 = cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_5) ( data_in_6 ) == ( 7'bx0111x0 ) |-> rx_10 == err_9 && fsm_19 == chip_18 && fsm_8 == core_10 ; endproperty \n property name; @(negedge sys_clk_5) ( data_in_6 ) == ( 7'bx101xxx ) |-> fsm_12 == err_17 && chip_11 == tx_8 && tx_16 == err_15 ; endproperty \n property name; @(negedge sys_clk_5) ( data_in_6 ) == ( 5'b11111 ) |-> sig_14 == data_16 && fsm_2 == err_10 && rx_4 == reg_1 ; endproperty \n property name; ( data_in_6 ) != 7'bx0111x0 && ( data_in_6 ) != 7'bx101xxx && @(negedge sys_clk_5) ( data_in_6 ) != 5'b11111  |-> clk_16 == clk_17 && sig_6 == reg_6 && clk_4 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "case ( status_register_10 ) \n   7'b0011000 : begin\n     sig_15 = err_1\n     core_6 <= tx_11;\n   end\n   default : begin \n     cfg_10 <= sig_10\n     err_9 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( status_register_10 ) == ( 7'b0011000 ) |-> sig_15 == err_1 && core_6 == tx_11 ; endproperty \n property name; @(posedge fast_clk_3) ( status_register_10 ) != 7'b0011000  |-> cfg_10 == sig_10 && err_9 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( control_buffer_2 ) \n   6'bx0xx10 : begin\n     rx_16 <= chip_10\n     rx_18 = fsm_8;\n   end\n   5'h10 : begin\n     fsm_15 = rx_20\n     reg_5 = data_15;\n   end\n   7'b10100x1 : begin\n     err_3 = cfg_9\n     rx_8 = core_11;\n   end\n   default : begin \n     cfg_19 <= err_4\n     core_17 = rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_17) ( control_buffer_2 ) == ( 6'bx0xx10 ) |-> rx_16 == chip_10 && rx_18 == fsm_8 ; endproperty \n property name; @(negedge clk_gen_17) ( control_buffer_2 ) == ( 5'h10 ) |-> fsm_15 == rx_20 && reg_5 == data_15 ; endproperty \n property name; @(negedge clk_gen_17) ( control_buffer_2 ) == ( 7'b10100x1 ) |-> err_3 == cfg_9 && rx_8 == core_11 ; endproperty \n property name; ( control_buffer_2 ) != 6'bx0xx10 && ( control_buffer_2 ) != 5'h10 && @(negedge clk_gen_17) ( control_buffer_2 ) != 7'b10100x1  |-> cfg_19 == err_4 && core_17 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_17"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   hw : begin\n     fsm_10 = rst_18\n     err_17 = tx_5\n     err_14 <= cfg_16;\n   end\n   6'b0x1x01 : begin\n     err_13 <= reg_7\n     cfg_4 <= fsm_15\n     clk_9 = core_12;\n   end\n   default : begin \n     err_6 = rx_5\n     rx_10 = fsm_20\n     err_11 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( data_control_status_2 ) == ( hw ) |-> fsm_10 == rst_18 && err_17 == tx_5 && err_14 == cfg_16 ; endproperty \n property name; @(negedge clk_out_6) ( data_control_status_2 ) == ( 6'b0x1x01 ) |-> err_13 == reg_7 && cfg_4 == fsm_15 && clk_9 == core_12 ; endproperty \n property name; ( data_control_status_2 ) != hw && @(negedge clk_out_6) ( data_control_status_2 ) != 6'b0x1x01  |-> err_6 == rx_5 && rx_10 == fsm_20 && err_11 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( transfer_complete_14 ) \n   5'bx111x : begin\n     err_15 = tx_20\n     tx_12 <= rx_9;\n   end\n   4'b11x0 : begin\n     clk_11 = tx_8\n     tx_18 = rx_4;\n   end\n   7'b0101101 : begin\n     auth_5 <= auth_6\n     tx_15 = rst_8;\n   end\n   default : begin \n     data_17 <= fsm_15\n     rst_13 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( transfer_complete_14 ) == ( 5'bx111x ) |-> err_15 == tx_20 && tx_12 == rx_9 ; endproperty \n property name; @(posedge pll_clk_9) ( transfer_complete_14 ) == ( 4'b11x0 ) |-> clk_11 == tx_8 && tx_18 == rx_4 ; endproperty \n property name; @(posedge pll_clk_9) ( transfer_complete_14 ) == ( 7'b0101101 ) |-> auth_5 == auth_6 && tx_15 == rst_8 ; endproperty \n property name; ( transfer_complete_14 ) != 5'bx111x && ( transfer_complete_14 ) != 4'b11x0 && @(posedge pll_clk_9) ( transfer_complete_14 ) != 7'b0101101  |-> data_17 == fsm_15 && rst_13 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( error_flag_18 ) \n   7'b001x0xx : begin\n     hw_20 = chip_18\n     cfg_6 <= clk_12;\n   end\n   4'ha : begin\n     err_3 <= data_19\n     data_11 <= tx_12;\n   end\n   default : begin \n     core_1 <= chip_19\n     rx_5 = auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( error_flag_18 ) == ( 7'b001x0xx ) |-> hw_20 == chip_18 && cfg_6 == clk_12 ; endproperty \n property name; @(negedge clock_source_15) ( error_flag_18 ) == ( 4'ha ) |-> err_3 == data_19 && data_11 == tx_12 ; endproperty \n property name; ( error_flag_18 ) != 7'b001x0xx && @(negedge clock_source_15) ( error_flag_18 ) != 4'ha  |-> core_1 == chip_19 && rx_5 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( input_status_register_4 ) \n   4'hb : begin\n     fsm_20 <= data_7\n     data_18 <= chip_3;\n   end\n   default : begin \n     data_7 <= chip_7\n     clk_12 <= sig_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( input_status_register_4 ) == ( 4'hb ) |-> fsm_20 == data_7 && data_18 == chip_3 ; endproperty \n property name; @(posedge clock_div_18) ( input_status_register_4 ) != 4'hb  |-> data_7 == chip_7 && clk_12 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( operation_status_3 ) \n   6'b011xx1 : begin\n     rst_9 = tx_7\n     clk_20 = rst_8\n     rx_17 <= clk_4;\n   end\n   5'b10x10 : begin\n     cfg_18 = tx_8\n     auth_8 <= data_9\n     rx_9 <= tx_10;\n   end\n   7'h40 : begin\n     clk_8 = rst_13\n     data_12 = rx_11\n     hw_11 = reg_17;\n   end\n   default : begin \n     hw_19 <= chip_1\n     tx_15 = sig_1\n     chip_14 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_1) ( operation_status_3 ) == ( 6'b011xx1 ) |-> rst_9 == tx_7 && clk_20 == rst_8 && rx_17 == clk_4 ; endproperty \n property name; @(negedge mem_clock_1) ( operation_status_3 ) == ( 5'b10x10 ) |-> cfg_18 == tx_8 && auth_8 == data_9 && rx_9 == tx_10 ; endproperty \n property name; @(negedge mem_clock_1) ( operation_status_3 ) == ( 7'h40 ) |-> clk_8 == rst_13 && data_12 == rx_11 && hw_11 == reg_17 ; endproperty \n property name; ( operation_status_3 ) != 6'b011xx1 && ( operation_status_3 ) != 5'b10x10 && @(negedge mem_clock_1) ( operation_status_3 ) != 7'h40  |-> hw_19 == chip_1 && tx_15 == sig_1 && chip_14 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_1"
    },
    {
        "Code": "case ( status_register_buffer_2 ) \n   4'hd : begin\n     fsm_8 <= reg_8\n     core_4 = err_16;\n   end\n   7'h4x : begin\n     rst_17 = data_14\n     hw_19 = reg_19;\n   end\n   6'b100100 : begin\n     reg_16 <= rst_19\n     data_17 <= clk_17;\n   end\n   default : begin \n     data_14 = sig_8\n     cfg_11 = core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( status_register_buffer_2 ) == ( 4'hd ) |-> fsm_8 == reg_8 && core_4 == err_16 ; endproperty \n property name; @(negedge core_clock_13) ( status_register_buffer_2 ) == ( 7'h4x ) |-> rst_17 == data_14 && hw_19 == reg_19 ; endproperty \n property name; @(negedge core_clock_13) ( status_register_buffer_2 ) == ( 6'b100100 ) |-> reg_16 == rst_19 && data_17 == clk_17 ; endproperty \n property name; ( status_register_buffer_2 ) != 4'hd && ( status_register_buffer_2 ) != 7'h4x && @(negedge core_clock_13) ( status_register_buffer_2 ) != 6'b100100  |-> data_14 == sig_8 && cfg_11 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( address_register_15 ) \n   7'b1101110 : begin\n     rx_20 = chip_2\n     chip_12 <= err_7\n     rx_4 <= cfg_2;\n   end\n   5'bx01x0 : begin\n     reg_17 = core_17\n     rst_1 <= cfg_5\n     clk_15 = rst_6;\n   end\n   default : begin \n     rx_1 = rst_8\n     chip_13 = sig_8\n     reg_7 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_10) ( address_register_15 ) == ( 7'b1101110 ) |-> rx_20 == chip_2 && chip_12 == err_7 && rx_4 == cfg_2 ; endproperty \n property name; @(posedge clock_div_10) ( address_register_15 ) == ( 5'bx01x0 ) |-> reg_17 == core_17 && rst_1 == cfg_5 && clk_15 == rst_6 ; endproperty \n property name; ( address_register_15 ) != 7'b1101110 && @(posedge clock_div_10) ( address_register_15 ) != 5'bx01x0  |-> rx_1 == rst_8 && chip_13 == sig_8 && reg_7 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_10"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   7'h56 : begin\n     core_4 = clk_9\n     chip_19 <= sig_6;\n   end\n   default : begin \n     core_9 = cfg_18\n     hw_15 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( output_buffer_status_7 ) == ( 7'h56 ) |-> core_4 == clk_9 && chip_19 == sig_6 ; endproperty \n property name; @(posedge cpu_clock_3) ( output_buffer_status_7 ) != 7'h56  |-> core_9 == cfg_18 && hw_15 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( output_data_16 ) \n   7'h2e : begin\n     fsm_2 = rst_14\n     rx_16 <= hw_8\n     chip_16 = chip_14;\n   end\n   default : begin \n     clk_6 <= clk_9\n     chip_20 <= fsm_10\n     fsm_16 = err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_9) ( output_data_16 ) == ( 7'h2e ) |-> fsm_2 == rst_14 && rx_16 == hw_8 && chip_16 == chip_14 ; endproperty \n property name; @(negedge clk_osc_9) ( output_data_16 ) != 7'h2e  |-> clk_6 == clk_9 && chip_20 == fsm_10 && fsm_16 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "case ( output_buffer_status_5 ) \n   6'b100xx1 : begin\n     cfg_11 <= rx_14\n     tx_20 = tx_16;\n   end\n   6'bx0xx10 : begin\n     data_1 <= hw_3\n     fsm_12 <= fsm_7;\n   end\n   4'b1110 : begin\n     sig_9 = auth_3\n     clk_20 = auth_1;\n   end\n   default : begin \n     reg_17 = data_17\n     auth_18 <= cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_18) ( output_buffer_status_5 ) == ( 6'b100xx1 ) |-> cfg_11 == rx_14 && tx_20 == tx_16 ; endproperty \n property name; @(posedge clk_signal_18) ( output_buffer_status_5 ) == ( 6'bx0xx10 ) |-> data_1 == hw_3 && fsm_12 == fsm_7 ; endproperty \n property name; @(posedge clk_signal_18) ( output_buffer_status_5 ) == ( 4'b1110 ) |-> sig_9 == auth_3 && clk_20 == auth_1 ; endproperty \n property name; ( output_buffer_status_5 ) != 6'b100xx1 && ( output_buffer_status_5 ) != 6'bx0xx10 && @(posedge clk_signal_18) ( output_buffer_status_5 ) != 4'b1110  |-> reg_17 == data_17 && auth_18 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "case ( acknowledge_9 ) \n   4'b1xxx : begin\n     fsm_6 <= rx_7\n     data_5 = core_13;\n   end\n   default : begin \n     fsm_18 = auth_11\n     data_6 <= chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( acknowledge_9 ) == ( 4'b1xxx ) |-> fsm_6 == rx_7 && data_5 == core_13 ; endproperty \n property name; @(posedge clk_enable_13) ( acknowledge_9 ) != 4'b1xxx  |-> fsm_18 == auth_11 && data_6 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( interrupt_enable_3 ) \n   7'h18 : begin\n     sig_5 = rst_8\n     err_17 <= data_5\n     core_17 = clk_9;\n   end\n   default : begin \n     rst_2 <= auth_12\n     sig_17 <= tx_9\n     err_2 <= core_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( interrupt_enable_3 ) == ( 7'h18 ) |-> sig_5 == rst_8 && err_17 == data_5 && core_17 == clk_9 ; endproperty \n property name; @(negedge cpu_clock_17) ( interrupt_enable_3 ) != 7'h18  |-> rst_2 == auth_12 && sig_17 == tx_9 && err_2 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'b11xx110 : begin\n     rst_6 = core_12\n     reg_17 = err_2\n     hw_13 <= data_15;\n   end\n   default : begin \n     sig_16 = auth_5\n     chip_18 = sig_17\n     reg_12 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( control_register_status_11 ) == ( 7'b11xx110 ) |-> rst_6 == core_12 && reg_17 == err_2 && hw_13 == data_15 ; endproperty \n property name; @(posedge clk_osc_19) ( control_register_status_11 ) != 7'b11xx110  |-> sig_16 == auth_5 && chip_18 == sig_17 && reg_12 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( instruction_register_18 ) \n   7'b01x10x0 : begin\n     reg_17 = rst_7\n     rx_5 = sig_10\n     sig_6 <= clk_10;\n   end\n   7'bx100110 : begin\n     cfg_3 = fsm_18\n     cfg_18 = cfg_12\n     data_3 = rx_19;\n   end\n   default : begin \n     chip_12 = sig_16\n     data_14 = reg_10\n     data_6 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_13) ( instruction_register_18 ) == ( 7'b01x10x0 ) |-> reg_17 == rst_7 && rx_5 == sig_10 && sig_6 == clk_10 ; endproperty \n property name; @(negedge clk_out_13) ( instruction_register_18 ) == ( 7'bx100110 ) |-> cfg_3 == fsm_18 && cfg_18 == cfg_12 && data_3 == rx_19 ; endproperty \n property name; ( instruction_register_18 ) != 7'b01x10x0 && @(negedge clk_out_13) ( instruction_register_18 ) != 7'bx100110  |-> chip_12 == sig_16 && data_14 == reg_10 && data_6 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "case ( data_control_4 ) \n   7'b0x0xx0x : begin\n     rx_4 <= tx_11\n     data_12 <= tx_9\n     reg_9 = err_15;\n   end\n   7'h4e : begin\n     data_9 <= rst_19\n     rst_12 <= cfg_6\n     reg_4 <= fsm_4;\n   end\n   4'b0111 : begin\n     auth_9 = fsm_12\n     err_2 <= fsm_16\n     chip_19 = clk_5;\n   end\n   default : begin \n     clk_19 = sig_12\n     fsm_7 <= tx_14\n     data_13 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_14) ( data_control_4 ) == ( 7'b0x0xx0x ) |-> rx_4 == tx_11 && data_12 == tx_9 && reg_9 == err_15 ; endproperty \n property name; @(negedge bus_clock_14) ( data_control_4 ) == ( 7'h4e ) |-> data_9 == rst_19 && rst_12 == cfg_6 && reg_4 == fsm_4 ; endproperty \n property name; @(negedge bus_clock_14) ( data_control_4 ) == ( 4'b0111 ) |-> auth_9 == fsm_12 && err_2 == fsm_16 && chip_19 == clk_5 ; endproperty \n property name; ( data_control_4 ) != 7'b0x0xx0x && ( data_control_4 ) != 7'h4e && @(negedge bus_clock_14) ( data_control_4 ) != 4'b0111  |-> clk_19 == sig_12 && fsm_7 == tx_14 && data_13 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_14"
    },
    {
        "Code": "case ( control_flag_1 ) \n   2'bx0 : begin\n     tx_19 <= chip_5\n     fsm_9 <= hw_6;\n   end\n   default : begin \n     reg_18 <= chip_12\n     rst_4 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_20) ( control_flag_1 ) == ( 2'bx0 ) |-> tx_19 == chip_5 && fsm_9 == hw_6 ; endproperty \n property name; @(posedge main_clk_20) ( control_flag_1 ) != 2'bx0  |-> reg_18 == chip_12 && rst_4 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "case ( data_status_register_17 ) \n   7'bx01x0xx : begin\n     data_20 = cfg_19\n     cfg_13 = reg_9;\n   end\n   default : begin \n     cfg_7 <= rst_5\n     auth_7 = reg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( data_status_register_17 ) == ( 7'bx01x0xx ) |-> data_20 == cfg_19 && cfg_13 == reg_9 ; endproperty \n property name; @(posedge clk_enable_13) ( data_status_register_17 ) != 7'bx01x0xx  |-> cfg_7 == rst_5 && auth_7 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( address_8 ) \n   7'h59 : begin\n     auth_12 = chip_1\n     chip_14 = tx_10;\n   end\n   default : begin \n     hw_5 = hw_2\n     chip_10 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_18) ( address_8 ) == ( 7'h59 ) |-> auth_12 == chip_1 && chip_14 == tx_10 ; endproperty \n property name; @(posedge core_clock_18) ( address_8 ) != 7'h59  |-> hw_5 == hw_2 && chip_10 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "case ( read_enable_19 ) \n   7'b1001x10 : begin\n     sig_5 <= chip_9\n     clk_3 <= data_19\n     cfg_15 = clk_4;\n   end\n   5'b0x100 : begin\n     sig_4 = chip_4\n     err_14 <= tx_14\n     core_10 <= reg_3;\n   end\n   default : begin \n     cfg_4 <= core_5\n     rst_2 <= rst_7\n     rst_14 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_10) ( read_enable_19 ) == ( 7'b1001x10 ) |-> sig_5 == chip_9 && clk_3 == data_19 && cfg_15 == clk_4 ; endproperty \n property name; @(posedge clk_reset_10) ( read_enable_19 ) == ( 5'b0x100 ) |-> sig_4 == chip_4 && err_14 == tx_14 && core_10 == reg_3 ; endproperty \n property name; ( read_enable_19 ) != 7'b1001x10 && @(posedge clk_reset_10) ( read_enable_19 ) != 5'b0x100  |-> cfg_4 == core_5 && rst_2 == rst_7 && rst_14 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_10"
    },
    {
        "Code": "case ( acknowledge_signal_15 ) \n   6'b1xx11x : begin\n     data_9 <= sig_14\n     data_4 <= reg_8\n     data_6 <= chip_11;\n   end\n   6'bx101x0 : begin\n     err_8 = chip_14\n     rst_15 <= rst_20\n     sig_17 <= rst_12;\n   end\n   default : begin \n     tx_16 <= tx_9\n     data_2 <= cfg_18\n     core_4 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_6) ( acknowledge_signal_15 ) == ( 6'b1xx11x ) |-> data_9 == sig_14 && data_4 == reg_8 && data_6 == chip_11 ; endproperty \n property name; @(negedge clock_ctrl_6) ( acknowledge_signal_15 ) == ( 6'bx101x0 ) |-> err_8 == chip_14 && rst_15 == rst_20 && sig_17 == rst_12 ; endproperty \n property name; ( acknowledge_signal_15 ) != 6'b1xx11x && @(negedge clock_ctrl_6) ( acknowledge_signal_15 ) != 6'bx101x0  |-> tx_16 == tx_9 && data_2 == cfg_18 && core_4 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "case ( output_data_6 ) \n   7'h49 : begin\n     core_15 <= cfg_14\n     hw_7 <= auth_3\n     err_1 <= cfg_11;\n   end\n   default : begin \n     err_14 = tx_2\n     reg_8 <= clk_1\n     rst_15 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( output_data_6 ) == ( 7'h49 ) |-> core_15 == cfg_14 && hw_7 == auth_3 && err_1 == cfg_11 ; endproperty \n property name; @(posedge clk_in_18) ( output_data_6 ) != 7'h49  |-> err_14 == tx_2 && reg_8 == clk_1 && rst_15 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( data_buffer_status_4 ) \n   7'bx01x0x1 : begin\n     rx_10 = hw_7\n     clk_5 = err_18\n     chip_16 = err_15;\n   end\n   7'b1xx1x11 : begin\n     auth_3 = fsm_6\n     rst_9 = err_6\n     tx_10 = core_14;\n   end\n   5'hd : begin\n     auth_5 <= err_19\n     cfg_19 <= reg_13\n     sig_17 = core_18;\n   end\n   default : begin \n     sig_14 = reg_20\n     core_1 <= sig_11\n     cfg_5 = rst_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_3) ( data_buffer_status_4 ) == ( 7'bx01x0x1 ) |-> rx_10 == hw_7 && clk_5 == err_18 && chip_16 == err_15 ; endproperty \n property name; @(negedge clock_ctrl_3) ( data_buffer_status_4 ) == ( 7'b1xx1x11 ) |-> auth_3 == fsm_6 && rst_9 == err_6 && tx_10 == core_14 ; endproperty \n property name; @(negedge clock_ctrl_3) ( data_buffer_status_4 ) == ( 5'hd ) |-> auth_5 == err_19 && cfg_19 == reg_13 && sig_17 == core_18 ; endproperty \n property name; ( data_buffer_status_4 ) != 7'bx01x0x1 && ( data_buffer_status_4 ) != 7'b1xx1x11 && @(negedge clock_ctrl_3) ( data_buffer_status_4 ) != 5'hd  |-> sig_14 == reg_20 && core_1 == sig_11 && cfg_5 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "case ( interrupt_enable_10 ) \n   6'h1x : begin\n     reg_11 <= core_12\n     hw_1 = core_3\n     reg_19 <= err_6;\n   end\n   6'bx01x11 : begin\n     auth_8 <= chip_12\n     sig_2 <= tx_18\n     reg_4 <= chip_16;\n   end\n   6'h3a : begin\n     clk_13 <= hw_2\n     core_11 = rx_19\n     rx_13 = err_9;\n   end\n   default : begin \n     rst_11 = core_1\n     fsm_2 = tx_15\n     err_9 <= tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_13) ( interrupt_enable_10 ) == ( 6'h1x ) |-> reg_11 == core_12 && hw_1 == core_3 && reg_19 == err_6 ; endproperty \n property name; @(posedge clk_gen_13) ( interrupt_enable_10 ) == ( 6'bx01x11 ) |-> auth_8 == chip_12 && sig_2 == tx_18 && reg_4 == chip_16 ; endproperty \n property name; @(posedge clk_gen_13) ( interrupt_enable_10 ) == ( 6'h3a ) |-> clk_13 == hw_2 && core_11 == rx_19 && rx_13 == err_9 ; endproperty \n property name; ( interrupt_enable_10 ) != 6'h1x && ( interrupt_enable_10 ) != 6'bx01x11 && @(posedge clk_gen_13) ( interrupt_enable_10 ) != 6'h3a  |-> rst_11 == core_1 && fsm_2 == tx_15 && err_9 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_13"
    },
    {
        "Code": "case ( control_register_status_2 ) \n   7'b00x01x1 : begin\n     err_20 = reg_13\n     auth_6 = tx_19\n     hw_1 <= core_9;\n   end\n   default : begin \n     reg_19 <= clk_9\n     reg_19 <= reg_2\n     chip_20 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_11) ( control_register_status_2 ) == ( 7'b00x01x1 ) |-> err_20 == reg_13 && auth_6 == tx_19 && hw_1 == core_9 ; endproperty \n property name; @(negedge async_clk_11) ( control_register_status_2 ) != 7'b00x01x1  |-> reg_19 == clk_9 && reg_19 == reg_2 && chip_20 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "case ( input_ready_20 ) \n   6'bxx1000 : begin\n     hw_4 <= clk_1\n     err_17 = data_1;\n   end\n   7'b1x01100 : begin\n     tx_5 = chip_15\n     rst_12 = rx_20;\n   end\n   default : begin \n     data_15 = err_16\n     rst_6 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_14) ( input_ready_20 ) == ( 6'bxx1000 ) |-> hw_4 == clk_1 && err_17 == data_1 ; endproperty \n property name; @(negedge clk_gen_14) ( input_ready_20 ) == ( 7'b1x01100 ) |-> tx_5 == chip_15 && rst_12 == rx_20 ; endproperty \n property name; ( input_ready_20 ) != 6'bxx1000 && @(negedge clk_gen_14) ( input_ready_20 ) != 7'b1x01100  |-> data_15 == err_16 && rst_6 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   3'b01x : begin\n     reg_18 = reg_11\n     reg_7 = chip_2;\n   end\n   6'b0xxxxx : begin\n     fsm_19 = rx_7\n     cfg_8 = err_10;\n   end\n   default : begin \n     rx_7 = tx_3\n     auth_11 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_16) ( ready_signal_7 ) == ( 3'b01x ) |-> reg_18 == reg_11 && reg_7 == chip_2 ; endproperty \n property name; @(negedge clk_out_16) ( ready_signal_7 ) == ( 6'b0xxxxx ) |-> fsm_19 == rx_7 && cfg_8 == err_10 ; endproperty \n property name; ( ready_signal_7 ) != 3'b01x && @(negedge clk_out_16) ( ready_signal_7 ) != 6'b0xxxxx  |-> rx_7 == tx_3 && auth_11 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "case ( data_status_8 ) \n   7'h7a : begin\n     clk_20 <= rx_9\n     data_14 <= cfg_4\n     reg_18 = reg_7;\n   end\n   5'bxx1xx : begin\n     err_19 = reg_6\n     tx_7 = auth_16\n     data_15 <= hw_11;\n   end\n   5'bx10x1 : begin\n     err_20 <= fsm_12\n     rx_8 <= clk_13\n     tx_14 = reg_10;\n   end\n   default : begin \n     fsm_9 <= auth_19\n     rx_1 <= rst_12\n     reg_17 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( data_status_8 ) == ( 7'h7a ) |-> clk_20 == rx_9 && data_14 == cfg_4 && reg_18 == reg_7 ; endproperty \n property name; @(posedge ref_clk_10) ( data_status_8 ) == ( 5'bxx1xx ) |-> err_19 == reg_6 && tx_7 == auth_16 && data_15 == hw_11 ; endproperty \n property name; @(posedge ref_clk_10) ( data_status_8 ) == ( 5'bx10x1 ) |-> err_20 == fsm_12 && rx_8 == clk_13 && tx_14 == reg_10 ; endproperty \n property name; ( data_status_8 ) != 7'h7a && ( data_status_8 ) != 5'bxx1xx && @(posedge ref_clk_10) ( data_status_8 ) != 5'bx10x1  |-> fsm_9 == auth_19 && rx_1 == rst_12 && reg_17 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( counter_18 ) \n   6'h1c : begin\n     err_8 <= data_16\n     reg_10 <= auth_17;\n   end\n   6'b1111xx : begin\n     tx_10 = reg_2\n     clk_2 <= err_1;\n   end\n   7'bx0xx001 : begin\n     rx_13 = rx_14\n     cfg_10 <= reg_20;\n   end\n   default : begin \n     rst_18 = core_17\n     tx_7 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( counter_18 ) == ( 6'h1c ) |-> err_8 == data_16 && reg_10 == auth_17 ; endproperty \n property name; @(posedge clk_reset_18) ( counter_18 ) == ( 6'b1111xx ) |-> tx_10 == reg_2 && clk_2 == err_1 ; endproperty \n property name; @(posedge clk_reset_18) ( counter_18 ) == ( 7'bx0xx001 ) |-> rx_13 == rx_14 && cfg_10 == reg_20 ; endproperty \n property name; ( counter_18 ) != 6'h1c && ( counter_18 ) != 6'b1111xx && @(posedge clk_reset_18) ( counter_18 ) != 7'bx0xx001  |-> rst_18 == core_17 && tx_7 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( start_signal_2 ) \n   6'b110010 : begin\n     tx_17 = rst_4\n     rx_16 = core_16;\n   end\n   5'bxx0xx : begin\n     chip_11 <= reg_4\n     err_14 <= reg_6;\n   end\n   6'b0x11x0 : begin\n     rx_8 = hw_1\n     fsm_3 = core_15;\n   end\n   default : begin \n     tx_9 <= cfg_17\n     chip_17 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_11) ( start_signal_2 ) == ( 6'b110010 ) |-> tx_17 == rst_4 && rx_16 == core_16 ; endproperty \n property name; @(posedge main_clk_11) ( start_signal_2 ) == ( 5'bxx0xx ) |-> chip_11 == reg_4 && err_14 == reg_6 ; endproperty \n property name; @(posedge main_clk_11) ( start_signal_2 ) == ( 6'b0x11x0 ) |-> rx_8 == hw_1 && fsm_3 == core_15 ; endproperty \n property name; ( start_signal_2 ) != 6'b110010 && ( start_signal_2 ) != 5'bxx0xx && @(posedge main_clk_11) ( start_signal_2 ) != 6'b0x11x0  |-> tx_9 == cfg_17 && chip_17 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "case ( data_control_status_15 ) \n   7'b0011001 : begin\n     chip_5 <= data_13\n     hw_17 = clk_11;\n   end\n   7'bxx1x10x : begin\n     reg_5 = chip_7\n     tx_5 = clk_20;\n   end\n   default : begin \n     auth_20 <= chip_17\n     reg_17 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_2) ( data_control_status_15 ) == ( 7'b0011001 ) |-> chip_5 == data_13 && hw_17 == clk_11 ; endproperty \n property name; @(negedge clock_source_2) ( data_control_status_15 ) == ( 7'bxx1x10x ) |-> reg_5 == chip_7 && tx_5 == clk_20 ; endproperty \n property name; ( data_control_status_15 ) != 7'b0011001 && @(negedge clock_source_2) ( data_control_status_15 ) != 7'bxx1x10x  |-> auth_20 == chip_17 && reg_17 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "case ( control_data_8 ) \n   6'b11x101 : begin\n     sig_19 = rst_8\n     err_6 <= err_20\n     rx_20 <= chip_5;\n   end\n   6'bx1x00x : begin\n     core_5 = data_10\n     auth_11 <= rx_10\n     data_17 = reg_20;\n   end\n   6'b11x001 : begin\n     auth_13 <= rst_17\n     core_12 <= sig_12\n     clk_17 = cfg_6;\n   end\n   default : begin \n     fsm_13 = chip_19\n     hw_6 <= reg_2\n     fsm_12 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_20) ( control_data_8 ) == ( 6'b11x101 ) |-> sig_19 == rst_8 && err_6 == err_20 && rx_20 == chip_5 ; endproperty \n property name; @(posedge ref_clk_20) ( control_data_8 ) == ( 6'bx1x00x ) |-> core_5 == data_10 && auth_11 == rx_10 && data_17 == reg_20 ; endproperty \n property name; @(posedge ref_clk_20) ( control_data_8 ) == ( 6'b11x001 ) |-> auth_13 == rst_17 && core_12 == sig_12 && clk_17 == cfg_6 ; endproperty \n property name; ( control_data_8 ) != 6'b11x101 && ( control_data_8 ) != 6'bx1x00x && @(posedge ref_clk_20) ( control_data_8 ) != 6'b11x001  |-> fsm_13 == chip_19 && hw_6 == reg_2 && fsm_12 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "case ( output_register_15 ) \n   7'bx1xx01x : begin\n     err_13 = rst_13\n     reg_2 <= auth_11;\n   end\n   7'b010110x : begin\n     fsm_14 <= core_7\n     reg_5 = tx_6;\n   end\n   default : begin \n     clk_3 <= data_4\n     core_7 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( output_register_15 ) == ( 7'bx1xx01x ) |-> err_13 == rst_13 && reg_2 == auth_11 ; endproperty \n property name; @(posedge fast_clk_12) ( output_register_15 ) == ( 7'b010110x ) |-> fsm_14 == core_7 && reg_5 == tx_6 ; endproperty \n property name; ( output_register_15 ) != 7'bx1xx01x && @(posedge fast_clk_12) ( output_register_15 ) != 7'b010110x  |-> clk_3 == data_4 && core_7 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( control_valid_7 ) \n   6'h6 : begin\n     sig_15 = hw_1\n     tx_5 = data_3\n     sig_12 = hw_18;\n   end\n   default : begin \n     hw_3 <= rx_12\n     tx_20 <= rst_20\n     err_6 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_19) ( control_valid_7 ) == ( 6'h6 ) |-> sig_15 == hw_1 && tx_5 == data_3 && sig_12 == hw_18 ; endproperty \n property name; @(negedge pll_clk_19) ( control_valid_7 ) != 6'h6  |-> hw_3 == rx_12 && tx_20 == rst_20 && err_6 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "case ( control_status_18 ) \n   7'bx1x0x00 : begin\n     rx_19 = chip_17\n     clk_5 = core_14\n     rx_15 <= auth_19;\n   end\n   7'bx0x1xx1 : begin\n     auth_18 = core_18\n     err_17 <= rst_7\n     chip_3 <= cfg_5;\n   end\n   default : begin \n     rst_11 <= reg_1\n     hw_20 = data_2\n     sig_9 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( control_status_18 ) == ( 7'bx1x0x00 ) |-> rx_19 == chip_17 && clk_5 == core_14 && rx_15 == auth_19 ; endproperty \n property name; @(posedge core_clock_13) ( control_status_18 ) == ( 7'bx0x1xx1 ) |-> auth_18 == core_18 && err_17 == rst_7 && chip_3 == cfg_5 ; endproperty \n property name; ( control_status_18 ) != 7'bx1x0x00 && @(posedge core_clock_13) ( control_status_18 ) != 7'bx0x1xx1  |-> rst_11 == reg_1 && hw_20 == data_2 && sig_9 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( valid_input_8 ) \n   5'b1x1xx : begin\n     hw_6 = tx_10\n     core_20 <= fsm_4;\n   end\n   6'he : begin\n     err_1 <= err_7\n     clk_17 = fsm_9;\n   end\n   default : begin \n     reg_3 <= data_7\n     sig_19 = data_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( valid_input_8 ) == ( 5'b1x1xx ) |-> hw_6 == tx_10 && core_20 == fsm_4 ; endproperty \n property name; @(posedge clk_reset_1) ( valid_input_8 ) == ( 6'he ) |-> err_1 == err_7 && clk_17 == fsm_9 ; endproperty \n property name; ( valid_input_8 ) != 5'b1x1xx && @(posedge clk_reset_1) ( valid_input_8 ) != 6'he  |-> reg_3 == data_7 && sig_19 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( control_output_20 ) \n   6'bx01x1x : begin\n     data_14 = chip_6\n     cfg_8 <= err_17;\n   end\n   5'bxx110 : begin\n     rx_15 <= tx_4\n     auth_16 <= err_20;\n   end\n   default : begin \n     hw_11 = hw_11\n     reg_17 <= core_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_17) ( control_output_20 ) == ( 6'bx01x1x ) |-> data_14 == chip_6 && cfg_8 == err_17 ; endproperty \n property name; @(posedge main_clk_17) ( control_output_20 ) == ( 5'bxx110 ) |-> rx_15 == tx_4 && auth_16 == err_20 ; endproperty \n property name; ( control_output_20 ) != 6'bx01x1x && @(posedge main_clk_17) ( control_output_20 ) != 5'bxx110  |-> hw_11 == hw_11 && reg_17 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "case ( data_control_4 ) \n   6'h2b : begin\n     rx_3 <= hw_4\n     reg_11 = clk_2;\n   end\n   7'h45 : begin\n     rx_2 = reg_15\n     cfg_8 <= auth_13;\n   end\n   3'h6 : begin\n     sig_2 = data_20\n     core_20 <= rx_1;\n   end\n   default : begin \n     reg_1 = cfg_16\n     tx_20 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( data_control_4 ) == ( 6'h2b ) |-> rx_3 == hw_4 && reg_11 == clk_2 ; endproperty \n property name; @(posedge core_clock_13) ( data_control_4 ) == ( 7'h45 ) |-> rx_2 == reg_15 && cfg_8 == auth_13 ; endproperty \n property name; @(posedge core_clock_13) ( data_control_4 ) == ( 3'h6 ) |-> sig_2 == data_20 && core_20 == rx_1 ; endproperty \n property name; ( data_control_4 ) != 6'h2b && ( data_control_4 ) != 7'h45 && @(posedge core_clock_13) ( data_control_4 ) != 3'h6  |-> reg_1 == cfg_16 && tx_20 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( control_valid_18 ) \n   7'hc : begin\n     data_3 = fsm_3\n     tx_3 = auth_9\n     hw_16 = data_2;\n   end\n   default : begin \n     reg_13 <= auth_18\n     rst_1 <= clk_5\n     tx_14 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_19) ( control_valid_18 ) == ( 7'hc ) |-> data_3 == fsm_3 && tx_3 == auth_9 && hw_16 == data_2 ; endproperty \n property name; @(posedge clk_signal_19) ( control_valid_18 ) != 7'hc  |-> reg_13 == auth_18 && rst_1 == clk_5 && tx_14 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'bxx10xxx : begin\n     hw_6 = fsm_4\n     rst_11 = data_11\n     rst_5 = data_16;\n   end\n   7'bx0xx000 : begin\n     rx_15 = rst_14\n     rx_6 = sig_3\n     core_13 = tx_5;\n   end\n   default : begin \n     rx_3 = data_9\n     cfg_18 = cfg_2\n     fsm_1 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( status_register_buffer_11 ) == ( 7'bxx10xxx ) |-> hw_6 == fsm_4 && rst_11 == data_11 && rst_5 == data_16 ; endproperty \n property name; @(negedge clock_source_19) ( status_register_buffer_11 ) == ( 7'bx0xx000 ) |-> rx_15 == rst_14 && rx_6 == sig_3 && core_13 == tx_5 ; endproperty \n property name; ( status_register_buffer_11 ) != 7'bxx10xxx && @(negedge clock_source_19) ( status_register_buffer_11 ) != 7'bx0xx000  |-> rx_3 == data_9 && cfg_18 == cfg_2 && fsm_1 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( status_flag_17 ) \n   7'b0110xx0 : begin\n     fsm_18 <= auth_18\n     auth_13 <= rx_1\n     fsm_5 = chip_11;\n   end\n   default : begin \n     sig_10 = fsm_18\n     tx_10 <= sig_16\n     hw_3 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_19) ( status_flag_17 ) == ( 7'b0110xx0 ) |-> fsm_18 == auth_18 && auth_13 == rx_1 && fsm_5 == chip_11 ; endproperty \n property name; @(posedge clk_in_19) ( status_flag_17 ) != 7'b0110xx0  |-> sig_10 == fsm_18 && tx_10 == sig_16 && hw_3 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_19"
    },
    {
        "Code": "case ( start_bit_12 ) \n   4'b1000 : begin\n     core_1 = auth_4\n     hw_3 = tx_5\n     fsm_2 <= tx_10;\n   end\n   7'h19 : begin\n     err_12 <= core_5\n     auth_17 <= cfg_9\n     rx_16 = rst_15;\n   end\n   default : begin \n     sig_13 = rst_3\n     sig_9 = core_9\n     reg_19 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_18) ( start_bit_12 ) == ( 4'b1000 ) |-> core_1 == auth_4 && hw_3 == tx_5 && fsm_2 == tx_10 ; endproperty \n property name; @(posedge main_clk_18) ( start_bit_12 ) == ( 7'h19 ) |-> err_12 == core_5 && auth_17 == cfg_9 && rx_16 == rst_15 ; endproperty \n property name; ( start_bit_12 ) != 4'b1000 && @(posedge main_clk_18) ( start_bit_12 ) != 7'h19  |-> sig_13 == rst_3 && sig_9 == core_9 && reg_19 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "case ( status_control_20 ) \n   7'b00010x1 : begin\n     rst_2 <= data_13\n     rst_11 = fsm_13\n     hw_13 = rst_10;\n   end\n   7'b101xxx0 : begin\n     data_7 <= data_18\n     reg_5 = sig_1\n     cfg_18 = sig_6;\n   end\n   7'b0111000 : begin\n     fsm_6 <= rst_3\n     chip_2 = tx_20\n     data_20 = clk_10;\n   end\n   default : begin \n     cfg_12 = data_19\n     data_15 <= hw_4\n     core_20 = rst_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_17) ( status_control_20 ) == ( 7'b00010x1 ) |-> rst_2 == data_13 && rst_11 == fsm_13 && hw_13 == rst_10 ; endproperty \n property name; @(posedge clock_source_17) ( status_control_20 ) == ( 7'b101xxx0 ) |-> data_7 == data_18 && reg_5 == sig_1 && cfg_18 == sig_6 ; endproperty \n property name; @(posedge clock_source_17) ( status_control_20 ) == ( 7'b0111000 ) |-> fsm_6 == rst_3 && chip_2 == tx_20 && data_20 == clk_10 ; endproperty \n property name; ( status_control_20 ) != 7'b00010x1 && ( status_control_20 ) != 7'b101xxx0 && @(posedge clock_source_17) ( status_control_20 ) != 7'b0111000  |-> cfg_12 == data_19 && data_15 == hw_4 && core_20 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_17"
    },
    {
        "Code": "case ( instruction_register_2 ) \n   7'bxx10xxx : begin\n     sig_5 <= err_7\n     core_14 <= hw_14\n     rst_15 <= core_13;\n   end\n   default : begin \n     fsm_8 <= auth_15\n     rx_16 <= rx_10\n     reg_19 <= hw_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_16) ( instruction_register_2 ) == ( 7'bxx10xxx ) |-> sig_5 == err_7 && core_14 == hw_14 && rst_15 == core_13 ; endproperty \n property name; @(posedge async_clk_16) ( instruction_register_2 ) != 7'bxx10xxx  |-> fsm_8 == auth_15 && rx_16 == rx_10 && reg_19 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "case ( mode_register_20 ) \n   7'b11xx1x0 : begin\n     rst_3 <= core_5\n     auth_20 <= err_11;\n   end\n   default : begin \n     chip_16 <= rx_10\n     rst_13 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_12) ( mode_register_20 ) == ( 7'b11xx1x0 ) |-> rst_3 == core_5 && auth_20 == err_11 ; endproperty \n property name; @(negedge pll_clk_12) ( mode_register_20 ) != 7'b11xx1x0  |-> chip_16 == rx_10 && rst_13 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "case ( data_out_14 ) \n   7'bx01x0xx : begin\n     hw_17 = clk_14\n     clk_7 = sig_6\n     tx_1 = data_10;\n   end\n   6'bx1x10x : begin\n     hw_3 = sig_20\n     core_18 <= data_18\n     fsm_16 <= rx_11;\n   end\n   7'h64 : begin\n     tx_14 <= reg_10\n     reg_11 <= tx_15\n     cfg_5 = auth_12;\n   end\n   default : begin \n     tx_16 <= rx_9\n     chip_5 = sig_8\n     core_20 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_16) ( data_out_14 ) == ( 7'bx01x0xx ) |-> hw_17 == clk_14 && clk_7 == sig_6 && tx_1 == data_10 ; endproperty \n property name; @(posedge clk_signal_16) ( data_out_14 ) == ( 6'bx1x10x ) |-> hw_3 == sig_20 && core_18 == data_18 && fsm_16 == rx_11 ; endproperty \n property name; @(posedge clk_signal_16) ( data_out_14 ) == ( 7'h64 ) |-> tx_14 == reg_10 && reg_11 == tx_15 && cfg_5 == auth_12 ; endproperty \n property name; ( data_out_14 ) != 7'bx01x0xx && ( data_out_14 ) != 6'bx1x10x && @(posedge clk_signal_16) ( data_out_14 ) != 7'h64  |-> tx_16 == rx_9 && chip_5 == sig_8 && core_20 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "case ( input_status_1 ) \n   7'b10xx111 : begin\n     reg_1 = auth_20\n     auth_10 = err_2;\n   end\n   5'bx0x01 : begin\n     rx_5 <= auth_15\n     reg_3 = rst_20;\n   end\n   7'bxxxxxxx : begin\n     rx_19 <= hw_15\n     clk_5 <= cfg_17;\n   end\n   default : begin \n     auth_19 = tx_11\n     err_10 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_19) ( input_status_1 ) == ( 7'b10xx111 ) |-> reg_1 == auth_20 && auth_10 == err_2 ; endproperty \n property name; @(posedge clock_source_19) ( input_status_1 ) == ( 5'bx0x01 ) |-> rx_5 == auth_15 && reg_3 == rst_20 ; endproperty \n property name; @(posedge clock_source_19) ( input_status_1 ) == ( 7'bxxxxxxx ) |-> rx_19 == hw_15 && clk_5 == cfg_17 ; endproperty \n property name; ( input_status_1 ) != 7'b10xx111 && ( input_status_1 ) != 5'bx0x01 && @(posedge clock_source_19) ( input_status_1 ) != 7'bxxxxxxx  |-> auth_19 == tx_11 && err_10 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "case ( interrupt_flag_19 ) \n   7'b00x0x1x : begin\n     chip_8 = rst_18\n     hw_15 = tx_9;\n   end\n   6'h35 : begin\n     err_11 = hw_10\n     tx_13 <= data_14;\n   end\n   default : begin \n     hw_13 <= auth_20\n     rst_18 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_20) ( interrupt_flag_19 ) == ( 7'b00x0x1x ) |-> chip_8 == rst_18 && hw_15 == tx_9 ; endproperty \n property name; @(negedge ref_clk_20) ( interrupt_flag_19 ) == ( 6'h35 ) |-> err_11 == hw_10 && tx_13 == data_14 ; endproperty \n property name; ( interrupt_flag_19 ) != 7'b00x0x1x && @(negedge ref_clk_20) ( interrupt_flag_19 ) != 6'h35  |-> hw_13 == auth_20 && rst_18 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_20"
    },
    {
        "Code": "case ( flag_register_4 ) \n   7'bxxxx001 : begin\n     clk_8 = chip_6\n     auth_18 = cfg_5\n     hw_3 = auth_20;\n   end\n   default : begin \n     hw_12 <= err_17\n     fsm_7 = auth_10\n     reg_16 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_14) ( flag_register_4 ) == ( 7'bxxxx001 ) |-> clk_8 == chip_6 && auth_18 == cfg_5 && hw_3 == auth_20 ; endproperty \n property name; @(negedge async_clk_14) ( flag_register_4 ) != 7'bxxxx001  |-> hw_12 == err_17 && fsm_7 == auth_10 && reg_16 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "case ( interrupt_control_7 ) \n   6'h32 : begin\n     chip_1 = reg_15\n     fsm_14 = clk_13\n     cfg_8 = hw_18;\n   end\n   6'b1xx11x : begin\n     err_17 = chip_19\n     auth_19 <= auth_6\n     reg_11 = rst_8;\n   end\n   7'b1001x10 : begin\n     rx_4 = data_4\n     chip_4 <= hw_19\n     tx_7 = fsm_9;\n   end\n   default : begin \n     hw_15 = clk_14\n     auth_2 = clk_1\n     core_17 <= reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_20) ( interrupt_control_7 ) == ( 6'h32 ) |-> chip_1 == reg_15 && fsm_14 == clk_13 && cfg_8 == hw_18 ; endproperty \n property name; @(posedge cpu_clock_20) ( interrupt_control_7 ) == ( 6'b1xx11x ) |-> err_17 == chip_19 && auth_19 == auth_6 && reg_11 == rst_8 ; endproperty \n property name; @(posedge cpu_clock_20) ( interrupt_control_7 ) == ( 7'b1001x10 ) |-> rx_4 == data_4 && chip_4 == hw_19 && tx_7 == fsm_9 ; endproperty \n property name; ( interrupt_control_7 ) != 6'h32 && ( interrupt_control_7 ) != 6'b1xx11x && @(posedge cpu_clock_20) ( interrupt_control_7 ) != 7'b1001x10  |-> hw_15 == clk_14 && auth_2 == clk_1 && core_17 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "case ( flag_control_16 ) \n   6'b101110 : begin\n     sig_18 = rst_11\n     reg_16 = fsm_13\n     core_14 <= sig_10;\n   end\n   6'bx0xxx0 : begin\n     data_8 = rx_8\n     hw_18 = fsm_7\n     reg_7 <= tx_15;\n   end\n   5'b10x11 : begin\n     hw_8 <= chip_16\n     reg_2 <= fsm_10\n     rx_6 = cfg_19;\n   end\n   default : begin \n     sig_14 = err_18\n     cfg_8 <= err_17\n     rst_16 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( flag_control_16 ) == ( 6'b101110 ) |-> sig_18 == rst_11 && reg_16 == fsm_13 && core_14 == sig_10 ; endproperty \n property name; @(posedge fast_clk_3) ( flag_control_16 ) == ( 6'bx0xxx0 ) |-> data_8 == rx_8 && hw_18 == fsm_7 && reg_7 == tx_15 ; endproperty \n property name; @(posedge fast_clk_3) ( flag_control_16 ) == ( 5'b10x11 ) |-> hw_8 == chip_16 && reg_2 == fsm_10 && rx_6 == cfg_19 ; endproperty \n property name; ( flag_control_16 ) != 6'b101110 && ( flag_control_16 ) != 6'bx0xxx0 && @(posedge fast_clk_3) ( flag_control_16 ) != 5'b10x11  |-> sig_14 == err_18 && cfg_8 == err_17 && rst_16 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( control_status_17 ) \n   6'h1x : begin\n     clk_6 = fsm_14\n     hw_7 = hw_16;\n   end\n   default : begin \n     reg_5 = sig_4\n     clk_2 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( control_status_17 ) == ( 6'h1x ) |-> clk_6 == fsm_14 && hw_7 == hw_16 ; endproperty \n property name; @(posedge clk_out_1) ( control_status_17 ) != 6'h1x  |-> reg_5 == sig_4 && clk_2 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( control_input_status_20 ) \n   7'b1100x01 : begin\n     rst_18 = auth_5\n     sig_14 = sig_7\n     reg_19 <= tx_9;\n   end\n   5'bxx1x0 : begin\n     sig_9 = clk_12\n     data_19 <= sig_18\n     auth_16 <= auth_4;\n   end\n   default : begin \n     cfg_6 = data_6\n     fsm_1 = tx_20\n     err_3 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_7) ( control_input_status_20 ) == ( 7'b1100x01 ) |-> rst_18 == auth_5 && sig_14 == sig_7 && reg_19 == tx_9 ; endproperty \n property name; @(negedge cpu_clock_7) ( control_input_status_20 ) == ( 5'bxx1x0 ) |-> sig_9 == clk_12 && data_19 == sig_18 && auth_16 == auth_4 ; endproperty \n property name; ( control_input_status_20 ) != 7'b1100x01 && @(negedge cpu_clock_7) ( control_input_status_20 ) != 5'bxx1x0  |-> cfg_6 == data_6 && fsm_1 == tx_20 && err_3 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_7"
    },
    {
        "Code": "case ( mode_register_17 ) \n   6'b00xxx1 : begin\n     auth_16 <= fsm_2\n     rx_8 = clk_16\n     clk_20 <= chip_19;\n   end\n   default : begin \n     sig_17 = cfg_11\n     core_17 = cfg_8\n     core_18 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_11) ( mode_register_17 ) == ( 6'b00xxx1 ) |-> auth_16 == fsm_2 && rx_8 == clk_16 && clk_20 == chip_19 ; endproperty \n property name; @(negedge clk_in_11) ( mode_register_17 ) != 6'b00xxx1  |-> sig_17 == cfg_11 && core_17 == cfg_8 && core_18 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_11"
    },
    {
        "Code": "case ( interrupt_flag_14 ) \n   6'bx0x11x : begin\n     reg_18 = auth_5\n     chip_9 = cfg_14\n     cfg_17 = reg_11;\n   end\n   7'h4x : begin\n     fsm_1 <= hw_13\n     err_12 <= tx_15\n     data_2 = fsm_15;\n   end\n   6'bx1xx0x : begin\n     rx_10 <= hw_12\n     fsm_2 <= cfg_10\n     sig_18 <= err_20;\n   end\n   default : begin \n     core_3 = data_8\n     data_11 = rst_20\n     clk_19 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( interrupt_flag_14 ) == ( 6'bx0x11x ) |-> reg_18 == auth_5 && chip_9 == cfg_14 && cfg_17 == reg_11 ; endproperty \n property name; @(negedge clk_enable_7) ( interrupt_flag_14 ) == ( 7'h4x ) |-> fsm_1 == hw_13 && err_12 == tx_15 && data_2 == fsm_15 ; endproperty \n property name; @(negedge clk_enable_7) ( interrupt_flag_14 ) == ( 6'bx1xx0x ) |-> rx_10 == hw_12 && fsm_2 == cfg_10 && sig_18 == err_20 ; endproperty \n property name; ( interrupt_flag_14 ) != 6'bx0x11x && ( interrupt_flag_14 ) != 7'h4x && @(negedge clk_enable_7) ( interrupt_flag_14 ) != 6'bx1xx0x  |-> core_3 == data_8 && data_11 == rst_20 && clk_19 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'h75 : begin\n     auth_3 = cfg_9\n     fsm_19 = data_15\n     rx_8 <= rx_6;\n   end\n   7'b10xx1x0 : begin\n     rx_1 = tx_13\n     sig_10 = reg_9\n     cfg_8 <= hw_6;\n   end\n   default : begin \n     err_18 <= clk_4\n     rst_3 = hw_2\n     chip_8 <= err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_16) ( status_flag_19 ) == ( 7'h75 ) |-> auth_3 == cfg_9 && fsm_19 == data_15 && rx_8 == rx_6 ; endproperty \n property name; @(negedge clock_ctrl_16) ( status_flag_19 ) == ( 7'b10xx1x0 ) |-> rx_1 == tx_13 && sig_10 == reg_9 && cfg_8 == hw_6 ; endproperty \n property name; ( status_flag_19 ) != 7'h75 && @(negedge clock_ctrl_16) ( status_flag_19 ) != 7'b10xx1x0  |-> err_18 == clk_4 && rst_3 == hw_2 && chip_8 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_16"
    },
    {
        "Code": "case ( write_enable_4 ) \n   6'h2f : begin\n     sig_1 <= rx_5\n     sig_15 <= clk_8;\n   end\n   default : begin \n     sig_14 <= err_13\n     reg_4 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_14) ( write_enable_4 ) == ( 6'h2f ) |-> sig_1 == rx_5 && sig_15 == clk_8 ; endproperty \n property name; @(negedge fast_clk_14) ( write_enable_4 ) != 6'h2f  |-> sig_14 == err_13 && reg_4 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "case ( output_buffer_15 ) \n   7'b01x0110 : begin\n     auth_2 <= chip_11\n     chip_5 <= rst_3;\n   end\n   7'bx001xx0 : begin\n     auth_17 <= chip_18\n     reg_13 <= tx_18;\n   end\n   7'b0xxxx1x : begin\n     rx_10 = rx_3\n     sig_19 <= auth_13;\n   end\n   default : begin \n     tx_6 = auth_8\n     rx_2 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( output_buffer_15 ) == ( 7'b01x0110 ) |-> auth_2 == chip_11 && chip_5 == rst_3 ; endproperty \n property name; @(posedge clk_osc_19) ( output_buffer_15 ) == ( 7'bx001xx0 ) |-> auth_17 == chip_18 && reg_13 == tx_18 ; endproperty \n property name; @(posedge clk_osc_19) ( output_buffer_15 ) == ( 7'b0xxxx1x ) |-> rx_10 == rx_3 && sig_19 == auth_13 ; endproperty \n property name; ( output_buffer_15 ) != 7'b01x0110 && ( output_buffer_15 ) != 7'bx001xx0 && @(posedge clk_osc_19) ( output_buffer_15 ) != 7'b0xxxx1x  |-> tx_6 == auth_8 && rx_2 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( control_register_status_status_8 ) \n   7'b111010x : begin\n     err_14 = clk_2\n     fsm_20 <= reg_20\n     data_14 <= rx_20;\n   end\n   6'bxxx111 : begin\n     rx_9 = sig_6\n     err_10 = err_1\n     chip_4 = core_3;\n   end\n   7'bx11xx01 : begin\n     rst_13 = reg_1\n     rst_14 = tx_4\n     reg_5 = rst_4;\n   end\n   default : begin \n     rx_15 = data_11\n     auth_10 <= rst_2\n     err_6 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_1) ( control_register_status_status_8 ) == ( 7'b111010x ) |-> err_14 == clk_2 && fsm_20 == reg_20 && data_14 == rx_20 ; endproperty \n property name; @(posedge mem_clock_1) ( control_register_status_status_8 ) == ( 6'bxxx111 ) |-> rx_9 == sig_6 && err_10 == err_1 && chip_4 == core_3 ; endproperty \n property name; @(posedge mem_clock_1) ( control_register_status_status_8 ) == ( 7'bx11xx01 ) |-> rst_13 == reg_1 && rst_14 == tx_4 && reg_5 == rst_4 ; endproperty \n property name; ( control_register_status_status_8 ) != 7'b111010x && ( control_register_status_status_8 ) != 6'bxxx111 && @(posedge mem_clock_1) ( control_register_status_status_8 ) != 7'bx11xx01  |-> rx_15 == data_11 && auth_10 == rst_2 && err_6 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "case ( input_status_11 ) \n   6'bxxxx10 : begin\n     hw_10 = auth_4\n     chip_10 <= chip_15;\n   end\n   7'bxxxx111 : begin\n     hw_8 = cfg_7\n     rx_3 = err_3;\n   end\n   default : begin \n     err_3 = core_3\n     auth_5 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_4) ( input_status_11 ) == ( 6'bxxxx10 ) |-> hw_10 == auth_4 && chip_10 == chip_15 ; endproperty \n property name; @(posedge pll_clk_4) ( input_status_11 ) == ( 7'bxxxx111 ) |-> hw_8 == cfg_7 && rx_3 == err_3 ; endproperty \n property name; ( input_status_11 ) != 6'bxxxx10 && @(posedge pll_clk_4) ( input_status_11 ) != 7'bxxxx111  |-> err_3 == core_3 && auth_5 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   7'b0100110 : begin\n     auth_17 <= reg_4\n     rx_11 = rx_19\n     chip_6 <= err_4;\n   end\n   default : begin \n     rst_13 = hw_6\n     fsm_1 <= clk_3\n     auth_3 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_8) ( status_register_status_19 ) == ( 7'b0100110 ) |-> auth_17 == reg_4 && rx_11 == rx_19 && chip_6 == err_4 ; endproperty \n property name; @(negedge mem_clock_8) ( status_register_status_19 ) != 7'b0100110  |-> rst_13 == hw_6 && fsm_1 == clk_3 && auth_3 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "case ( enable_2 ) \n   7'bxxxxxx1 : begin\n     clk_7 <= rst_5\n     hw_6 = data_14\n     sig_12 <= reg_17;\n   end\n   7'h40 : begin\n     sig_7 = fsm_1\n     clk_17 = rst_3\n     rx_10 <= core_10;\n   end\n   default : begin \n     fsm_13 = clk_14\n     auth_20 = data_13\n     hw_16 = core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_18) ( enable_2 ) == ( 7'bxxxxxx1 ) |-> clk_7 == rst_5 && hw_6 == data_14 && sig_12 == reg_17 ; endproperty \n property name; @(negedge bus_clock_18) ( enable_2 ) == ( 7'h40 ) |-> sig_7 == fsm_1 && clk_17 == rst_3 && rx_10 == core_10 ; endproperty \n property name; ( enable_2 ) != 7'bxxxxxx1 && @(negedge bus_clock_18) ( enable_2 ) != 7'h40  |-> fsm_13 == clk_14 && auth_20 == data_13 && hw_16 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "case ( status_flag_3 ) \n   7'h44 : begin\n     clk_20 = data_19\n     data_18 = hw_10\n     sig_20 <= cfg_3;\n   end\n   6'b000100 : begin\n     hw_2 = auth_3\n     rx_3 = sig_13\n     auth_11 <= fsm_7;\n   end\n   7'bxxxx0x1 : begin\n     rx_6 <= data_16\n     core_10 <= fsm_4\n     data_9 <= chip_2;\n   end\n   default : begin \n     rx_19 <= reg_3\n     chip_13 = auth_10\n     rst_20 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_7) ( status_flag_3 ) == ( 7'h44 ) |-> clk_20 == data_19 && data_18 == hw_10 && sig_20 == cfg_3 ; endproperty \n property name; @(posedge clk_signal_7) ( status_flag_3 ) == ( 6'b000100 ) |-> hw_2 == auth_3 && rx_3 == sig_13 && auth_11 == fsm_7 ; endproperty \n property name; @(posedge clk_signal_7) ( status_flag_3 ) == ( 7'bxxxx0x1 ) |-> rx_6 == data_16 && core_10 == fsm_4 && data_9 == chip_2 ; endproperty \n property name; ( status_flag_3 ) != 7'h44 && ( status_flag_3 ) != 6'b000100 && @(posedge clk_signal_7) ( status_flag_3 ) != 7'bxxxx0x1  |-> rx_19 == reg_3 && chip_13 == auth_10 && rst_20 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "case ( transfer_complete_20 ) \n   5'bx0xx0 : begin\n     rst_12 <= reg_15\n     reg_19 = tx_2;\n   end\n   default : begin \n     clk_15 = hw_8\n     hw_13 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( transfer_complete_20 ) == ( 5'bx0xx0 ) |-> rst_12 == reg_15 && reg_19 == tx_2 ; endproperty \n property name; @(negedge pll_clk_13) ( transfer_complete_20 ) != 5'bx0xx0  |-> clk_15 == hw_8 && hw_13 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   6'bx1010x : begin\n     auth_18 = hw_16\n     sig_10 <= chip_9\n     sig_15 <= cfg_18;\n   end\n   default : begin \n     core_20 <= rx_10\n     reg_3 <= sig_17\n     hw_5 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( output_buffer_20 ) == ( 6'bx1010x ) |-> auth_18 == hw_16 && sig_10 == chip_9 && sig_15 == cfg_18 ; endproperty \n property name; @(posedge sys_clk_7) ( output_buffer_20 ) != 6'bx1010x  |-> core_20 == rx_10 && reg_3 == sig_17 && hw_5 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( data_buffer_status_17 ) \n   2'b0x : begin\n     err_6 = chip_5\n     reg_11 = tx_15;\n   end\n   default : begin \n     data_2 = cfg_3\n     rst_7 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_19) ( data_buffer_status_17 ) == ( 2'b0x ) |-> err_6 == chip_5 && reg_11 == tx_15 ; endproperty \n property name; @(posedge clk_reset_19) ( data_buffer_status_17 ) != 2'b0x  |-> data_2 == cfg_3 && rst_7 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "case ( data_buffer_status_10 ) \n   7'b1100000 : begin\n     clk_11 <= core_18\n     cfg_5 = rst_13\n     core_4 = hw_11;\n   end\n   default : begin \n     sig_15 <= clk_12\n     fsm_20 <= sig_13\n     clk_3 <= fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( data_buffer_status_10 ) == ( 7'b1100000 ) |-> clk_11 == core_18 && cfg_5 == rst_13 && core_4 == hw_11 ; endproperty \n property name; @(posedge core_clock_12) ( data_buffer_status_10 ) != 7'b1100000  |-> sig_15 == clk_12 && fsm_20 == sig_13 && clk_3 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( data_register_status_7 ) \n   5'hb : begin\n     auth_16 = core_5\n     core_8 = chip_15;\n   end\n   4'h9 : begin\n     auth_11 <= sig_9\n     reg_15 <= data_3;\n   end\n   default : begin \n     hw_9 <= clk_16\n     hw_13 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_9) ( data_register_status_7 ) == ( 5'hb ) |-> auth_16 == core_5 && core_8 == chip_15 ; endproperty \n property name; @(negedge main_clk_9) ( data_register_status_7 ) == ( 4'h9 ) |-> auth_11 == sig_9 && reg_15 == data_3 ; endproperty \n property name; ( data_register_status_7 ) != 5'hb && @(negedge main_clk_9) ( data_register_status_7 ) != 4'h9  |-> hw_9 == clk_16 && hw_13 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "case ( address_register_7 ) \n   7'b110x0x0 : begin\n     rx_10 = data_1\n     err_3 = reg_15;\n   end\n   6'bxx0xxx : begin\n     rst_6 = chip_19\n     data_11 = sig_13;\n   end\n   default : begin \n     data_19 <= fsm_9\n     reg_11 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_4) ( address_register_7 ) == ( 7'b110x0x0 ) |-> rx_10 == data_1 && err_3 == reg_15 ; endproperty \n property name; @(negedge fast_clk_4) ( address_register_7 ) == ( 6'bxx0xxx ) |-> rst_6 == chip_19 && data_11 == sig_13 ; endproperty \n property name; ( address_register_7 ) != 7'b110x0x0 && @(negedge fast_clk_4) ( address_register_7 ) != 6'bxx0xxx  |-> data_19 == fsm_9 && reg_11 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "case ( interrupt_control_18 ) \n   7'h5 : begin\n     tx_3 = clk_9\n     sig_20 = chip_18\n     hw_13 <= rst_8;\n   end\n   4'b0111 : begin\n     cfg_8 = auth_11\n     sig_18 <= rx_18\n     core_1 = err_7;\n   end\n   reg_10 : begin\n     hw_20 <= data_9\n     sig_15 = core_12\n     chip_15 <= core_13;\n   end\n   default : begin \n     hw_12 = hw_6\n     tx_11 = fsm_12\n     clk_14 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( interrupt_control_18 ) == ( 7'h5 ) |-> tx_3 == clk_9 && sig_20 == chip_18 && hw_13 == rst_8 ; endproperty \n property name; @(posedge clk_reset_20) ( interrupt_control_18 ) == ( 4'b0111 ) |-> cfg_8 == auth_11 && sig_18 == rx_18 && core_1 == err_7 ; endproperty \n property name; @(posedge clk_reset_20) ( interrupt_control_18 ) == ( reg_10 ) |-> hw_20 == data_9 && sig_15 == core_12 && chip_15 == core_13 ; endproperty \n property name; ( interrupt_control_18 ) != 7'h5 && ( interrupt_control_18 ) != 4'b0111 && @(posedge clk_reset_20) ( interrupt_control_18 ) != reg_10  |-> hw_12 == hw_6 && tx_11 == fsm_12 && clk_14 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( control_flag_register_11 ) \n   5'b11100 : begin\n     data_12 = cfg_13\n     cfg_16 = hw_18\n     sig_5 <= sig_13;\n   end\n   cfg_3 : begin\n     hw_1 <= data_15\n     clk_2 <= err_3\n     chip_17 <= reg_8;\n   end\n   default : begin \n     tx_1 <= cfg_17\n     sig_6 = err_10\n     reg_10 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( control_flag_register_11 ) == ( 5'b11100 ) |-> data_12 == cfg_13 && cfg_16 == hw_18 && sig_5 == sig_13 ; endproperty \n property name; @(negedge clk_gen_16) ( control_flag_register_11 ) == ( cfg_3 ) |-> hw_1 == data_15 && clk_2 == err_3 && chip_17 == reg_8 ; endproperty \n property name; ( control_flag_register_11 ) != 5'b11100 && @(negedge clk_gen_16) ( control_flag_register_11 ) != cfg_3  |-> tx_1 == cfg_17 && sig_6 == err_10 && reg_10 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( output_register_4 ) \n   clk_3 : begin\n     reg_5 = data_10\n     hw_13 <= cfg_7;\n   end\n   6'b0x1x00 : begin\n     sig_17 <= data_6\n     clk_15 <= sig_6;\n   end\n   data_1 : begin\n     reg_8 <= err_5\n     tx_3 <= err_13;\n   end\n   default : begin \n     hw_20 = chip_5\n     hw_2 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_7) ( output_register_4 ) == ( clk_3 ) |-> reg_5 == data_10 && hw_13 == cfg_7 ; endproperty \n property name; @(posedge clk_signal_7) ( output_register_4 ) == ( 6'b0x1x00 ) |-> sig_17 == data_6 && clk_15 == sig_6 ; endproperty \n property name; @(posedge clk_signal_7) ( output_register_4 ) == ( data_1 ) |-> reg_8 == err_5 && tx_3 == err_13 ; endproperty \n property name; ( output_register_4 ) != clk_3 && ( output_register_4 ) != 6'b0x1x00 && @(posedge clk_signal_7) ( output_register_4 ) != data_1  |-> hw_20 == chip_5 && hw_2 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "case ( data_register_status_17 ) \n   5'bxx000 : begin\n     sig_16 <= chip_16\n     tx_8 <= rst_12\n     reg_16 = clk_17;\n   end\n   7'bx00xxxx : begin\n     rst_16 = core_10\n     data_4 = sig_13\n     auth_2 = tx_15;\n   end\n   default : begin \n     sig_13 <= err_2\n     core_1 = cfg_20\n     core_9 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_6) ( data_register_status_17 ) == ( 5'bxx000 ) |-> sig_16 == chip_16 && tx_8 == rst_12 && reg_16 == clk_17 ; endproperty \n property name; @(posedge mem_clock_6) ( data_register_status_17 ) == ( 7'bx00xxxx ) |-> rst_16 == core_10 && data_4 == sig_13 && auth_2 == tx_15 ; endproperty \n property name; ( data_register_status_17 ) != 5'bxx000 && @(posedge mem_clock_6) ( data_register_status_17 ) != 7'bx00xxxx  |-> sig_13 == err_2 && core_1 == cfg_20 && core_9 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   err_6 : begin\n     err_15 = err_17\n     reg_18 <= fsm_12\n     auth_15 <= data_3;\n   end\n   6'b1x1000 : begin\n     rx_12 <= auth_19\n     fsm_10 <= clk_8\n     cfg_9 <= chip_10;\n   end\n   7'b10xx101 : begin\n     hw_9 = chip_13\n     rst_2 <= clk_16\n     rst_7 = fsm_7;\n   end\n   default : begin \n     core_11 = hw_8\n     fsm_20 <= rx_11\n     rst_19 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_4) ( input_buffer_14 ) == ( err_6 ) |-> err_15 == err_17 && reg_18 == fsm_12 && auth_15 == data_3 ; endproperty \n property name; @(negedge clock_div_4) ( input_buffer_14 ) == ( 6'b1x1000 ) |-> rx_12 == auth_19 && fsm_10 == clk_8 && cfg_9 == chip_10 ; endproperty \n property name; @(negedge clock_div_4) ( input_buffer_14 ) == ( 7'b10xx101 ) |-> hw_9 == chip_13 && rst_2 == clk_16 && rst_7 == fsm_7 ; endproperty \n property name; ( input_buffer_14 ) != err_6 && ( input_buffer_14 ) != 6'b1x1000 && @(negedge clock_div_4) ( input_buffer_14 ) != 7'b10xx101  |-> core_11 == hw_8 && fsm_20 == rx_11 && rst_19 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "case ( input_ready_13 ) \n   4'bxx11 : begin\n     reg_16 = fsm_8\n     tx_8 = fsm_5\n     core_19 <= clk_6;\n   end\n   5'b00001 : begin\n     auth_5 <= cfg_3\n     err_10 <= hw_4\n     core_6 <= chip_14;\n   end\n   default : begin \n     core_7 = fsm_10\n     tx_1 = err_12\n     fsm_17 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( input_ready_13 ) == ( 4'bxx11 ) |-> reg_16 == fsm_8 && tx_8 == fsm_5 && core_19 == clk_6 ; endproperty \n property name; @(negedge clk_signal_2) ( input_ready_13 ) == ( 5'b00001 ) |-> auth_5 == cfg_3 && err_10 == hw_4 && core_6 == chip_14 ; endproperty \n property name; ( input_ready_13 ) != 4'bxx11 && @(negedge clk_signal_2) ( input_ready_13 ) != 5'b00001  |-> core_7 == fsm_10 && tx_1 == err_12 && fsm_17 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( control_status_buffer_11 ) \n   7'bx1x1xxx : begin\n     reg_11 = err_19\n     rst_12 <= core_13\n     tx_12 <= auth_5;\n   end\n   default : begin \n     auth_16 <= core_12\n     rst_7 = fsm_12\n     rx_7 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( control_status_buffer_11 ) == ( 7'bx1x1xxx ) |-> reg_11 == err_19 && rst_12 == core_13 && tx_12 == auth_5 ; endproperty \n property name; @(posedge clock_div_18) ( control_status_buffer_11 ) != 7'bx1x1xxx  |-> auth_16 == core_12 && rst_7 == fsm_12 && rx_7 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( output_buffer_15 ) \n   7'b00xxx01 : begin\n     sig_18 = rx_14\n     reg_10 <= err_2\n     cfg_5 = fsm_4;\n   end\n   7'b1110x0x : begin\n     hw_7 = tx_18\n     err_6 <= chip_12\n     hw_6 = chip_3;\n   end\n   6'h34 : begin\n     rx_12 <= hw_14\n     rx_6 = err_7\n     fsm_7 <= tx_13;\n   end\n   default : begin \n     auth_18 <= rst_6\n     cfg_8 <= core_7\n     core_10 = chip_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_11) ( output_buffer_15 ) == ( 7'b00xxx01 ) |-> sig_18 == rx_14 && reg_10 == err_2 && cfg_5 == fsm_4 ; endproperty \n property name; @(negedge clock_source_11) ( output_buffer_15 ) == ( 7'b1110x0x ) |-> hw_7 == tx_18 && err_6 == chip_12 && hw_6 == chip_3 ; endproperty \n property name; @(negedge clock_source_11) ( output_buffer_15 ) == ( 6'h34 ) |-> rx_12 == hw_14 && rx_6 == err_7 && fsm_7 == tx_13 ; endproperty \n property name; ( output_buffer_15 ) != 7'b00xxx01 && ( output_buffer_15 ) != 7'b1110x0x && @(negedge clock_source_11) ( output_buffer_15 ) != 6'h34  |-> auth_18 == rst_6 && cfg_8 == core_7 && core_10 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "case ( input_register_3 ) \n   7'h1c : begin\n     err_1 = auth_10\n     tx_18 = tx_20;\n   end\n   default : begin \n     fsm_6 <= auth_5\n     tx_11 = auth_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( input_register_3 ) == ( 7'h1c ) |-> err_1 == auth_10 && tx_18 == tx_20 ; endproperty \n property name; @(negedge mem_clock_4) ( input_register_3 ) != 7'h1c  |-> fsm_6 == auth_5 && tx_11 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( mode_register_6 ) \n   5'bxx00x : begin\n     hw_16 = reg_12\n     cfg_16 = chip_2;\n   end\n   default : begin \n     chip_5 = rst_17\n     chip_4 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_19) ( mode_register_6 ) == ( 5'bxx00x ) |-> hw_16 == reg_12 && cfg_16 == chip_2 ; endproperty \n property name; @(posedge pll_clk_19) ( mode_register_6 ) != 5'bxx00x  |-> chip_5 == rst_17 && chip_4 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "case ( control_output_20 ) \n   7'b0111x00 : begin\n     data_5 = err_16\n     err_10 <= rst_19;\n   end\n   5'h1x : begin\n     core_4 = err_6\n     rst_12 <= clk_12;\n   end\n   default : begin \n     cfg_17 <= tx_7\n     core_16 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_13) ( control_output_20 ) == ( 7'b0111x00 ) |-> data_5 == err_16 && err_10 == rst_19 ; endproperty \n property name; @(negedge clock_source_13) ( control_output_20 ) == ( 5'h1x ) |-> core_4 == err_6 && rst_12 == clk_12 ; endproperty \n property name; ( control_output_20 ) != 7'b0111x00 && @(negedge clock_source_13) ( control_output_20 ) != 5'h1x  |-> cfg_17 == tx_7 && core_16 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   rx_9 : begin\n     chip_8 = rst_13\n     data_13 <= clk_10\n     hw_11 <= hw_15;\n   end\n   7'b1x000xx : begin\n     rx_6 = hw_1\n     sig_1 = chip_15\n     core_11 <= auth_6;\n   end\n   default : begin \n     sig_8 = core_2\n     auth_20 <= err_20\n     err_20 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_16) ( data_buffer_status_13 ) == ( rx_9 ) |-> chip_8 == rst_13 && data_13 == clk_10 && hw_11 == hw_15 ; endproperty \n property name; @(posedge sys_clk_16) ( data_buffer_status_13 ) == ( 7'b1x000xx ) |-> rx_6 == hw_1 && sig_1 == chip_15 && core_11 == auth_6 ; endproperty \n property name; ( data_buffer_status_13 ) != rx_9 && @(posedge sys_clk_16) ( data_buffer_status_13 ) != 7'b1x000xx  |-> sig_8 == core_2 && auth_20 == err_20 && err_20 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "case ( output_buffer_status_10 ) \n   7'bx0x0xxx : begin\n     hw_6 = fsm_17\n     hw_18 = core_1;\n   end\n   default : begin \n     sig_6 = reg_10\n     rx_20 = reg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_16) ( output_buffer_status_10 ) == ( 7'bx0x0xxx ) |-> hw_6 == fsm_17 && hw_18 == core_1 ; endproperty \n property name; @(negedge sys_clk_16) ( output_buffer_status_10 ) != 7'bx0x0xxx  |-> sig_6 == reg_10 && rx_20 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_16"
    },
    {
        "Code": "case ( status_flag_12 ) \n   5'b11110 : begin\n     err_12 <= hw_16\n     tx_14 <= err_8\n     err_13 <= core_3;\n   end\n   default : begin \n     err_4 = cfg_10\n     rst_16 <= chip_2\n     reg_10 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_5) ( status_flag_12 ) == ( 5'b11110 ) |-> err_12 == hw_16 && tx_14 == err_8 && err_13 == core_3 ; endproperty \n property name; @(negedge sys_clk_5) ( status_flag_12 ) != 5'b11110  |-> err_4 == cfg_10 && rst_16 == chip_2 && reg_10 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "case ( address_18 ) \n   7'h31 : begin\n     tx_8 = chip_9\n     clk_15 = auth_19\n     hw_12 <= err_4;\n   end\n   5'bx1x10 : begin\n     core_1 = reg_20\n     core_18 = cfg_6\n     sig_10 = chip_6;\n   end\n   7'bx1x01x0 : begin\n     clk_13 <= hw_5\n     tx_19 <= sig_8\n     auth_11 <= core_15;\n   end\n   default : begin \n     chip_10 <= rx_18\n     reg_8 = rx_10\n     fsm_5 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( address_18 ) == ( 7'h31 ) |-> tx_8 == chip_9 && clk_15 == auth_19 && hw_12 == err_4 ; endproperty \n property name; @(negedge clock_source_15) ( address_18 ) == ( 5'bx1x10 ) |-> core_1 == reg_20 && core_18 == cfg_6 && sig_10 == chip_6 ; endproperty \n property name; @(negedge clock_source_15) ( address_18 ) == ( 7'bx1x01x0 ) |-> clk_13 == hw_5 && tx_19 == sig_8 && auth_11 == core_15 ; endproperty \n property name; ( address_18 ) != 7'h31 && ( address_18 ) != 5'bx1x10 && @(negedge clock_source_15) ( address_18 ) != 7'bx1x01x0  |-> chip_10 == rx_18 && reg_8 == rx_10 && fsm_5 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( control_input_status_4 ) \n   7'bx0xx0xx : begin\n     auth_14 = rx_19\n     hw_11 <= core_17;\n   end\n   err_5 : begin\n     err_13 = rst_6\n     clk_12 = sig_2;\n   end\n   7'bxxxx001 : begin\n     data_4 <= clk_20\n     auth_12 = fsm_11;\n   end\n   default : begin \n     chip_5 <= rst_14\n     hw_12 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_14) ( control_input_status_4 ) == ( 7'bx0xx0xx ) |-> auth_14 == rx_19 && hw_11 == core_17 ; endproperty \n property name; @(posedge clock_ctrl_14) ( control_input_status_4 ) == ( err_5 ) |-> err_13 == rst_6 && clk_12 == sig_2 ; endproperty \n property name; @(posedge clock_ctrl_14) ( control_input_status_4 ) == ( 7'bxxxx001 ) |-> data_4 == clk_20 && auth_12 == fsm_11 ; endproperty \n property name; ( control_input_status_4 ) != 7'bx0xx0xx && ( control_input_status_4 ) != err_5 && @(posedge clock_ctrl_14) ( control_input_status_4 ) != 7'bxxxx001  |-> chip_5 == rst_14 && hw_12 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   core_7 : begin\n     core_1 = chip_16\n     rst_17 = chip_2;\n   end\n   7'b1x01xx0 : begin\n     rx_19 = tx_14\n     hw_15 <= clk_15;\n   end\n   5'bxx00x : begin\n     rx_12 = data_3\n     core_11 <= clk_4;\n   end\n   default : begin \n     hw_10 = chip_5\n     cfg_11 <= chip_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( busy_signal_6 ) == ( core_7 ) |-> core_1 == chip_16 && rst_17 == chip_2 ; endproperty \n property name; @(posedge clk_in_2) ( busy_signal_6 ) == ( 7'b1x01xx0 ) |-> rx_19 == tx_14 && hw_15 == clk_15 ; endproperty \n property name; @(posedge clk_in_2) ( busy_signal_6 ) == ( 5'bxx00x ) |-> rx_12 == data_3 && core_11 == clk_4 ; endproperty \n property name; ( busy_signal_6 ) != core_7 && ( busy_signal_6 ) != 7'b1x01xx0 && @(posedge clk_in_2) ( busy_signal_6 ) != 5'bxx00x  |-> hw_10 == chip_5 && cfg_11 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( data_ready_6 ) \n   5'b10011 : begin\n     sig_5 <= chip_16\n     clk_7 = err_5\n     rst_2 = cfg_2;\n   end\n   7'h19 : begin\n     core_7 <= hw_1\n     reg_1 = tx_7\n     reg_18 <= err_14;\n   end\n   default : begin \n     clk_10 = clk_16\n     core_9 <= chip_20\n     data_10 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_14) ( data_ready_6 ) == ( 5'b10011 ) |-> sig_5 == chip_16 && clk_7 == err_5 && rst_2 == cfg_2 ; endproperty \n property name; @(posedge clk_out_14) ( data_ready_6 ) == ( 7'h19 ) |-> core_7 == hw_1 && reg_1 == tx_7 && reg_18 == err_14 ; endproperty \n property name; ( data_ready_6 ) != 5'b10011 && @(posedge clk_out_14) ( data_ready_6 ) != 7'h19  |-> clk_10 == clk_16 && core_9 == chip_20 && data_10 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "case ( interrupt_flag_11 ) \n   6'bx01x10 : begin\n     cfg_11 <= reg_10\n     err_11 = err_12\n     data_6 <= hw_3;\n   end\n   default : begin \n     sig_9 <= rst_10\n     clk_13 = clk_10\n     reg_10 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( interrupt_flag_11 ) == ( 6'bx01x10 ) |-> cfg_11 == reg_10 && err_11 == err_12 && data_6 == hw_3 ; endproperty \n property name; @(negedge clock_ctrl_19) ( interrupt_flag_11 ) != 6'bx01x10  |-> sig_9 == rst_10 && clk_13 == clk_10 && reg_10 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( start_address_14 ) \n   6'bx0x110 : begin\n     cfg_13 = hw_1\n     err_14 <= clk_16\n     auth_19 = clk_9;\n   end\n   default : begin \n     clk_5 <= tx_6\n     err_17 <= chip_14\n     tx_7 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_11) ( start_address_14 ) == ( 6'bx0x110 ) |-> cfg_13 == hw_1 && err_14 == clk_16 && auth_19 == clk_9 ; endproperty \n property name; @(posedge clock_source_11) ( start_address_14 ) != 6'bx0x110  |-> clk_5 == tx_6 && err_17 == chip_14 && tx_7 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_11"
    },
    {
        "Code": "case ( start_address_9 ) \n   7'b100x0x0 : begin\n     err_6 <= cfg_4\n     clk_9 <= cfg_6\n     reg_18 <= reg_15;\n   end\n   7'b01x10x0 : begin\n     err_4 <= sig_8\n     chip_11 <= reg_12\n     rst_11 <= tx_14;\n   end\n   7'bx001xx0 : begin\n     clk_4 = chip_6\n     sig_11 = rx_8\n     auth_17 = clk_2;\n   end\n   default : begin \n     cfg_4 = auth_8\n     reg_11 <= rst_20\n     err_11 = cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_12) ( start_address_9 ) == ( 7'b100x0x0 ) |-> err_6 == cfg_4 && clk_9 == cfg_6 && reg_18 == reg_15 ; endproperty \n property name; @(negedge clk_osc_12) ( start_address_9 ) == ( 7'b01x10x0 ) |-> err_4 == sig_8 && chip_11 == reg_12 && rst_11 == tx_14 ; endproperty \n property name; @(negedge clk_osc_12) ( start_address_9 ) == ( 7'bx001xx0 ) |-> clk_4 == chip_6 && sig_11 == rx_8 && auth_17 == clk_2 ; endproperty \n property name; ( start_address_9 ) != 7'b100x0x0 && ( start_address_9 ) != 7'b01x10x0 && @(negedge clk_osc_12) ( start_address_9 ) != 7'bx001xx0  |-> cfg_4 == auth_8 && reg_11 == rst_20 && err_11 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_12"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   7'h29 : begin\n     hw_14 <= rst_20\n     clk_15 = cfg_10\n     auth_1 = fsm_9;\n   end\n   default : begin \n     data_18 <= tx_11\n     reg_1 <= clk_18\n     rx_15 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_1) ( interrupt_request_17 ) == ( 7'h29 ) |-> hw_14 == rst_20 && clk_15 == cfg_10 && auth_1 == fsm_9 ; endproperty \n property name; @(posedge core_clock_1) ( interrupt_request_17 ) != 7'h29  |-> data_18 == tx_11 && reg_1 == clk_18 && rx_15 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   6'bx10x1x : begin\n     core_11 <= sig_16\n     reg_3 = clk_4;\n   end\n   default : begin \n     hw_9 <= err_8\n     rx_6 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_13) ( output_buffer_status_2 ) == ( 6'bx10x1x ) |-> core_11 == sig_16 && reg_3 == clk_4 ; endproperty \n property name; @(posedge clock_source_13) ( output_buffer_status_2 ) != 6'bx10x1x  |-> hw_9 == err_8 && rx_6 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "case ( result_register_9 ) \n   7'b00010x1 : begin\n     sig_19 <= cfg_20\n     hw_14 <= tx_17;\n   end\n   7'bx0x01x1 : begin\n     data_11 <= rst_2\n     sig_4 = rst_7;\n   end\n   6'bx11000 : begin\n     hw_10 = clk_13\n     auth_6 = sig_10;\n   end\n   default : begin \n     auth_9 = reg_18\n     rx_17 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_6) ( result_register_9 ) == ( 7'b00010x1 ) |-> sig_19 == cfg_20 && hw_14 == tx_17 ; endproperty \n property name; @(posedge clock_ctrl_6) ( result_register_9 ) == ( 7'bx0x01x1 ) |-> data_11 == rst_2 && sig_4 == rst_7 ; endproperty \n property name; @(posedge clock_ctrl_6) ( result_register_9 ) == ( 6'bx11000 ) |-> hw_10 == clk_13 && auth_6 == sig_10 ; endproperty \n property name; ( result_register_9 ) != 7'b00010x1 && ( result_register_9 ) != 7'bx0x01x1 && @(posedge clock_ctrl_6) ( result_register_9 ) != 6'bx11000  |-> auth_9 == reg_18 && rx_17 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "case ( operation_code_14 ) \n   6'b0xx001 : begin\n     sig_10 = reg_5\n     auth_10 = hw_14\n     clk_7 = sig_16;\n   end\n   default : begin \n     core_19 <= cfg_19\n     hw_16 <= core_16\n     data_15 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_17) ( operation_code_14 ) == ( 6'b0xx001 ) |-> sig_10 == reg_5 && auth_10 == hw_14 && clk_7 == sig_16 ; endproperty \n property name; @(posedge clk_reset_17) ( operation_code_14 ) != 6'b0xx001  |-> core_19 == cfg_19 && hw_16 == core_16 && data_15 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "case ( interrupt_flag_9 ) \n   5'bxx00x : begin\n     cfg_14 = err_13\n     chip_19 <= core_18\n     core_19 = tx_2;\n   end\n   7'b0xx0xx1 : begin\n     reg_9 <= data_5\n     auth_14 = core_12\n     cfg_9 = hw_16;\n   end\n   7'b1100111 : begin\n     rst_7 = rx_2\n     auth_3 = sig_14\n     tx_5 <= fsm_1;\n   end\n   default : begin \n     data_17 <= data_2\n     reg_18 <= clk_5\n     core_3 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_11) ( interrupt_flag_9 ) == ( 5'bxx00x ) |-> cfg_14 == err_13 && chip_19 == core_18 && core_19 == tx_2 ; endproperty \n property name; @(negedge clk_osc_11) ( interrupt_flag_9 ) == ( 7'b0xx0xx1 ) |-> reg_9 == data_5 && auth_14 == core_12 && cfg_9 == hw_16 ; endproperty \n property name; @(negedge clk_osc_11) ( interrupt_flag_9 ) == ( 7'b1100111 ) |-> rst_7 == rx_2 && auth_3 == sig_14 && tx_5 == fsm_1 ; endproperty \n property name; ( interrupt_flag_9 ) != 5'bxx00x && ( interrupt_flag_9 ) != 7'b0xx0xx1 && @(negedge clk_osc_11) ( interrupt_flag_9 ) != 7'b1100111  |-> data_17 == data_2 && reg_18 == clk_5 && core_3 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   6'b110100 : begin\n     err_11 = fsm_1\n     core_7 = err_17\n     chip_8 <= auth_5;\n   end\n   7'b1001001 : begin\n     rx_20 <= sig_4\n     core_6 <= sig_19\n     core_16 <= clk_14;\n   end\n   default : begin \n     reg_19 = hw_5\n     err_1 = clk_6\n     rx_3 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( interrupt_request_17 ) == ( 6'b110100 ) |-> err_11 == fsm_1 && core_7 == err_17 && chip_8 == auth_5 ; endproperty \n property name; @(negedge clk_out_20) ( interrupt_request_17 ) == ( 7'b1001001 ) |-> rx_20 == sig_4 && core_6 == sig_19 && core_16 == clk_14 ; endproperty \n property name; ( interrupt_request_17 ) != 6'b110100 && @(negedge clk_out_20) ( interrupt_request_17 ) != 7'b1001001  |-> reg_19 == hw_5 && err_1 == clk_6 && rx_3 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'h55 : begin\n     fsm_7 = core_1\n     core_9 = data_11;\n   end\n   default : begin \n     sig_19 <= core_11\n     core_19 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_13) ( instruction_16 ) == ( 7'h55 ) |-> fsm_7 == core_1 && core_9 == data_11 ; endproperty \n property name; @(negedge clk_osc_13) ( instruction_16 ) != 7'h55  |-> sig_19 == core_11 && core_19 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   7'b11111x0 : begin\n     err_18 <= core_18\n     cfg_15 = reg_18;\n   end\n   6'b0x0xx0 : begin\n     chip_18 <= tx_3\n     err_3 <= sig_10;\n   end\n   7'b0x000x0 : begin\n     cfg_7 = sig_16\n     core_16 <= sig_14;\n   end\n   default : begin \n     cfg_8 <= sig_2\n     cfg_17 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_5) ( interrupt_control_status_18 ) == ( 7'b11111x0 ) |-> err_18 == core_18 && cfg_15 == reg_18 ; endproperty \n property name; @(posedge cpu_clock_5) ( interrupt_control_status_18 ) == ( 6'b0x0xx0 ) |-> chip_18 == tx_3 && err_3 == sig_10 ; endproperty \n property name; @(posedge cpu_clock_5) ( interrupt_control_status_18 ) == ( 7'b0x000x0 ) |-> cfg_7 == sig_16 && core_16 == sig_14 ; endproperty \n property name; ( interrupt_control_status_18 ) != 7'b11111x0 && ( interrupt_control_status_18 ) != 6'b0x0xx0 && @(posedge cpu_clock_5) ( interrupt_control_status_18 ) != 7'b0x000x0  |-> cfg_8 == sig_2 && cfg_17 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "case ( transfer_complete_5 ) \n   7'b110011x : begin\n     data_1 <= hw_16\n     core_14 <= sig_12\n     err_14 = cfg_18;\n   end\n   default : begin \n     err_19 = core_6\n     sig_15 = err_4\n     err_7 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_20) ( transfer_complete_5 ) == ( 7'b110011x ) |-> data_1 == hw_16 && core_14 == sig_12 && err_14 == cfg_18 ; endproperty \n property name; @(negedge clock_source_20) ( transfer_complete_5 ) != 7'b110011x  |-> err_19 == core_6 && sig_15 == err_4 && err_7 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "case ( flag_control_status_10 ) \n   6'h2f : begin\n     err_11 = clk_1\n     err_20 <= sig_1\n     auth_17 = data_8;\n   end\n   default : begin \n     rx_14 = rst_9\n     reg_14 <= sig_14\n     cfg_3 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( flag_control_status_10 ) == ( 6'h2f ) |-> err_11 == clk_1 && err_20 == sig_1 && auth_17 == data_8 ; endproperty \n property name; @(posedge cpu_clock_4) ( flag_control_status_10 ) != 6'h2f  |-> rx_14 == rst_9 && reg_14 == sig_14 && cfg_3 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( flag_control_status_13 ) \n   7'bx1xx0xx : begin\n     hw_17 <= chip_7\n     fsm_10 <= core_15;\n   end\n   7'b101111x : begin\n     auth_12 = cfg_3\n     auth_10 = cfg_17;\n   end\n   7'bx101x0x : begin\n     err_19 <= sig_15\n     tx_6 <= chip_13;\n   end\n   default : begin \n     reg_11 <= rx_20\n     chip_14 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_20) ( flag_control_status_13 ) == ( 7'bx1xx0xx ) |-> hw_17 == chip_7 && fsm_10 == core_15 ; endproperty \n property name; @(posedge async_clk_20) ( flag_control_status_13 ) == ( 7'b101111x ) |-> auth_12 == cfg_3 && auth_10 == cfg_17 ; endproperty \n property name; @(posedge async_clk_20) ( flag_control_status_13 ) == ( 7'bx101x0x ) |-> err_19 == sig_15 && tx_6 == chip_13 ; endproperty \n property name; ( flag_control_status_13 ) != 7'bx1xx0xx && ( flag_control_status_13 ) != 7'b101111x && @(posedge async_clk_20) ( flag_control_status_13 ) != 7'bx101x0x  |-> reg_11 == rx_20 && chip_14 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "case ( address_register_3 ) \n   6'b0xxxxx : begin\n     data_17 <= cfg_15\n     rst_4 <= core_11;\n   end\n   6'bx01x10 : begin\n     tx_18 = reg_9\n     clk_1 <= clk_14;\n   end\n   2'h3 : begin\n     data_15 <= err_15\n     core_16 <= core_1;\n   end\n   default : begin \n     core_1 <= core_3\n     tx_6 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_8) ( address_register_3 ) == ( 6'b0xxxxx ) |-> data_17 == cfg_15 && rst_4 == core_11 ; endproperty \n property name; @(negedge bus_clock_8) ( address_register_3 ) == ( 6'bx01x10 ) |-> tx_18 == reg_9 && clk_1 == clk_14 ; endproperty \n property name; @(negedge bus_clock_8) ( address_register_3 ) == ( 2'h3 ) |-> data_15 == err_15 && core_16 == core_1 ; endproperty \n property name; ( address_register_3 ) != 6'b0xxxxx && ( address_register_3 ) != 6'bx01x10 && @(negedge bus_clock_8) ( address_register_3 ) != 2'h3  |-> core_1 == core_3 && tx_6 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "case ( output_control_2 ) \n   6'bxx0101 : begin\n     err_1 <= clk_10\n     tx_2 = chip_4\n     rst_10 = hw_12;\n   end\n   7'bxxxxx1x : begin\n     sig_20 = rx_20\n     err_20 = data_19\n     reg_15 = cfg_8;\n   end\n   default : begin \n     core_7 = tx_4\n     sig_9 = fsm_13\n     hw_10 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_19) ( output_control_2 ) == ( 6'bxx0101 ) |-> err_1 == clk_10 && tx_2 == chip_4 && rst_10 == hw_12 ; endproperty \n property name; @(posedge sys_clk_19) ( output_control_2 ) == ( 7'bxxxxx1x ) |-> sig_20 == rx_20 && err_20 == data_19 && reg_15 == cfg_8 ; endproperty \n property name; ( output_control_2 ) != 6'bxx0101 && @(posedge sys_clk_19) ( output_control_2 ) != 7'bxxxxx1x  |-> core_7 == tx_4 && sig_9 == fsm_13 && hw_10 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_19"
    },
    {
        "Code": "case ( status_flag_9 ) \n   7'h7c : begin\n     sig_2 <= sig_16\n     sig_4 <= sig_17;\n   end\n   default : begin \n     chip_20 <= fsm_13\n     auth_9 = tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_18) ( status_flag_9 ) == ( 7'h7c ) |-> sig_2 == sig_16 && sig_4 == sig_17 ; endproperty \n property name; @(negedge clk_out_18) ( status_flag_9 ) != 7'h7c  |-> chip_20 == fsm_13 && auth_9 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "case ( status_flag_12 ) \n   7'bx0x01x1 : begin\n     data_8 <= auth_17\n     auth_1 <= cfg_10\n     hw_4 = clk_11;\n   end\n   7'bx110x01 : begin\n     hw_11 <= auth_8\n     chip_2 = sig_15\n     hw_9 <= reg_7;\n   end\n   6'bx0xx00 : begin\n     rst_19 <= reg_11\n     fsm_19 = rx_19\n     core_9 = rx_17;\n   end\n   default : begin \n     chip_8 = hw_20\n     sig_10 <= fsm_4\n     rst_10 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( status_flag_12 ) == ( 7'bx0x01x1 ) |-> data_8 == auth_17 && auth_1 == cfg_10 && hw_4 == clk_11 ; endproperty \n property name; @(posedge ref_clk_13) ( status_flag_12 ) == ( 7'bx110x01 ) |-> hw_11 == auth_8 && chip_2 == sig_15 && hw_9 == reg_7 ; endproperty \n property name; @(posedge ref_clk_13) ( status_flag_12 ) == ( 6'bx0xx00 ) |-> rst_19 == reg_11 && fsm_19 == rx_19 && core_9 == rx_17 ; endproperty \n property name; ( status_flag_12 ) != 7'bx0x01x1 && ( status_flag_12 ) != 7'bx110x01 && @(posedge ref_clk_13) ( status_flag_12 ) != 6'bx0xx00  |-> chip_8 == hw_20 && sig_10 == fsm_4 && rst_10 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( control_output_18 ) \n   2'h3 : begin\n     sig_11 <= err_16\n     reg_13 = clk_8;\n   end\n   5'b0xxxx : begin\n     rx_12 = cfg_11\n     fsm_7 = hw_2;\n   end\n   7'bx0111x1 : begin\n     auth_10 = hw_18\n     cfg_7 <= fsm_4;\n   end\n   default : begin \n     rx_8 = tx_8\n     reg_20 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( control_output_18 ) == ( 2'h3 ) |-> sig_11 == err_16 && reg_13 == clk_8 ; endproperty \n property name; @(posedge cpu_clock_15) ( control_output_18 ) == ( 5'b0xxxx ) |-> rx_12 == cfg_11 && fsm_7 == hw_2 ; endproperty \n property name; @(posedge cpu_clock_15) ( control_output_18 ) == ( 7'bx0111x1 ) |-> auth_10 == hw_18 && cfg_7 == fsm_4 ; endproperty \n property name; ( control_output_18 ) != 2'h3 && ( control_output_18 ) != 5'b0xxxx && @(posedge cpu_clock_15) ( control_output_18 ) != 7'bx0111x1  |-> rx_8 == tx_8 && reg_20 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   6'bx01x10 : begin\n     clk_11 = chip_1\n     auth_19 <= hw_1\n     clk_12 = hw_9;\n   end\n   7'b1x100x0 : begin\n     rst_7 <= chip_17\n     auth_13 <= reg_4\n     auth_16 = rst_16;\n   end\n   3'b0xx : begin\n     cfg_12 <= sig_18\n     auth_15 <= chip_3\n     rx_11 = clk_9;\n   end\n   default : begin \n     rx_6 <= reg_19\n     clk_10 <= fsm_11\n     tx_2 <= rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_16) ( data_status_register_status_10 ) == ( 6'bx01x10 ) |-> clk_11 == chip_1 && auth_19 == hw_1 && clk_12 == hw_9 ; endproperty \n property name; @(posedge mem_clock_16) ( data_status_register_status_10 ) == ( 7'b1x100x0 ) |-> rst_7 == chip_17 && auth_13 == reg_4 && auth_16 == rst_16 ; endproperty \n property name; @(posedge mem_clock_16) ( data_status_register_status_10 ) == ( 3'b0xx ) |-> cfg_12 == sig_18 && auth_15 == chip_3 && rx_11 == clk_9 ; endproperty \n property name; ( data_status_register_status_10 ) != 6'bx01x10 && ( data_status_register_status_10 ) != 7'b1x100x0 && @(posedge mem_clock_16) ( data_status_register_status_10 ) != 3'b0xx  |-> rx_6 == reg_19 && clk_10 == fsm_11 && tx_2 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "case ( control_input_status_2 ) \n   7'b01000xx : begin\n     rx_16 = core_16\n     data_2 <= clk_9\n     sig_18 <= reg_5;\n   end\n   7'b110xxxx : begin\n     sig_14 <= core_18\n     auth_4 <= cfg_18\n     fsm_12 = fsm_2;\n   end\n   4'h4 : begin\n     hw_5 <= core_14\n     auth_5 = hw_12\n     cfg_8 = fsm_7;\n   end\n   default : begin \n     auth_1 = clk_14\n     hw_10 = err_19\n     rst_6 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_14) ( control_input_status_2 ) == ( 7'b01000xx ) |-> rx_16 == core_16 && data_2 == clk_9 && sig_18 == reg_5 ; endproperty \n property name; @(posedge clock_ctrl_14) ( control_input_status_2 ) == ( 7'b110xxxx ) |-> sig_14 == core_18 && auth_4 == cfg_18 && fsm_12 == fsm_2 ; endproperty \n property name; @(posedge clock_ctrl_14) ( control_input_status_2 ) == ( 4'h4 ) |-> hw_5 == core_14 && auth_5 == hw_12 && cfg_8 == fsm_7 ; endproperty \n property name; ( control_input_status_2 ) != 7'b01000xx && ( control_input_status_2 ) != 7'b110xxxx && @(posedge clock_ctrl_14) ( control_input_status_2 ) != 4'h4  |-> auth_1 == clk_14 && hw_10 == err_19 && rst_6 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "case ( control_valid_18 ) \n   7'b00xx0x0 : begin\n     tx_18 <= hw_6\n     rx_12 <= chip_20;\n   end\n   default : begin \n     hw_12 = sig_4\n     data_12 = auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_14) ( control_valid_18 ) == ( 7'b00xx0x0 ) |-> tx_18 == hw_6 && rx_12 == chip_20 ; endproperty \n property name; @(posedge sys_clk_14) ( control_valid_18 ) != 7'b00xx0x0  |-> hw_12 == sig_4 && data_12 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "case ( output_register_9 ) \n   7'h6b : begin\n     tx_11 <= sig_17\n     hw_17 = rx_1;\n   end\n   default : begin \n     fsm_9 <= auth_9\n     cfg_3 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_8) ( output_register_9 ) == ( 7'h6b ) |-> tx_11 == sig_17 && hw_17 == rx_1 ; endproperty \n property name; @(posedge core_clock_8) ( output_register_9 ) != 7'h6b  |-> fsm_9 == auth_9 && cfg_3 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "case ( output_buffer_12 ) \n   7'bx0110x1 : begin\n     clk_16 = auth_6\n     auth_20 = sig_8\n     err_1 = fsm_12;\n   end\n   7'bx11100x : begin\n     data_16 = reg_8\n     cfg_10 <= fsm_6\n     err_15 = chip_8;\n   end\n   default : begin \n     clk_17 <= rst_14\n     tx_10 = rst_2\n     chip_13 = clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( output_buffer_12 ) == ( 7'bx0110x1 ) |-> clk_16 == auth_6 && auth_20 == sig_8 && err_1 == fsm_12 ; endproperty \n property name; @(posedge clk_in_12) ( output_buffer_12 ) == ( 7'bx11100x ) |-> data_16 == reg_8 && cfg_10 == fsm_6 && err_15 == chip_8 ; endproperty \n property name; ( output_buffer_12 ) != 7'bx0110x1 && @(posedge clk_in_12) ( output_buffer_12 ) != 7'bx11100x  |-> clk_17 == rst_14 && tx_10 == rst_2 && chip_13 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   reg_1 : begin\n     err_10 = tx_16\n     auth_19 <= auth_18;\n   end\n   6'h1a : begin\n     core_10 = chip_14\n     core_16 = clk_19;\n   end\n   7'b10xx1x0 : begin\n     tx_2 <= fsm_11\n     hw_16 = auth_14;\n   end\n   default : begin \n     tx_10 = rst_1\n     data_17 = chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_11) ( control_buffer_9 ) == ( reg_1 ) |-> err_10 == tx_16 && auth_19 == auth_18 ; endproperty \n property name; @(posedge sys_clk_11) ( control_buffer_9 ) == ( 6'h1a ) |-> core_10 == chip_14 && core_16 == clk_19 ; endproperty \n property name; @(posedge sys_clk_11) ( control_buffer_9 ) == ( 7'b10xx1x0 ) |-> tx_2 == fsm_11 && hw_16 == auth_14 ; endproperty \n property name; ( control_buffer_9 ) != reg_1 && ( control_buffer_9 ) != 6'h1a && @(posedge sys_clk_11) ( control_buffer_9 ) != 7'b10xx1x0  |-> tx_10 == rst_1 && data_17 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_11"
    },
    {
        "Code": "case ( input_status_register_19 ) \n   7'b0xx0xx1 : begin\n     data_14 = rx_10\n     rx_7 <= chip_12;\n   end\n   7'h9 : begin\n     tx_1 = fsm_14\n     clk_12 <= chip_15;\n   end\n   default : begin \n     auth_3 <= auth_14\n     hw_4 <= rx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_5) ( input_status_register_19 ) == ( 7'b0xx0xx1 ) |-> data_14 == rx_10 && rx_7 == chip_12 ; endproperty \n property name; @(posedge clock_ctrl_5) ( input_status_register_19 ) == ( 7'h9 ) |-> tx_1 == fsm_14 && clk_12 == chip_15 ; endproperty \n property name; ( input_status_register_19 ) != 7'b0xx0xx1 && @(posedge clock_ctrl_5) ( input_status_register_19 ) != 7'h9  |-> auth_3 == auth_14 && hw_4 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'bxx1x000 : begin\n     cfg_20 <= hw_10\n     fsm_5 = cfg_10;\n   end\n   7'b1x1001x : begin\n     clk_8 = clk_14\n     rx_2 <= tx_5;\n   end\n   5'b0x01x : begin\n     rx_15 = reg_4\n     fsm_17 = reg_15;\n   end\n   default : begin \n     auth_13 <= chip_5\n     data_4 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_18) ( control_status_buffer_2 ) == ( 7'bxx1x000 ) |-> cfg_20 == hw_10 && fsm_5 == cfg_10 ; endproperty \n property name; @(posedge sys_clk_18) ( control_status_buffer_2 ) == ( 7'b1x1001x ) |-> clk_8 == clk_14 && rx_2 == tx_5 ; endproperty \n property name; @(posedge sys_clk_18) ( control_status_buffer_2 ) == ( 5'b0x01x ) |-> rx_15 == reg_4 && fsm_17 == reg_15 ; endproperty \n property name; ( control_status_buffer_2 ) != 7'bxx1x000 && ( control_status_buffer_2 ) != 7'b1x1001x && @(posedge sys_clk_18) ( control_status_buffer_2 ) != 5'b0x01x  |-> auth_13 == chip_5 && data_4 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "case ( status_output_buffer_10 ) \n   6'b01xxx0 : begin\n     cfg_7 = core_15\n     cfg_4 = auth_4\n     clk_3 <= clk_19;\n   end\n   5'b00100 : begin\n     fsm_4 <= clk_1\n     tx_9 <= fsm_13\n     fsm_12 <= reg_3;\n   end\n   default : begin \n     tx_13 <= fsm_6\n     rst_3 <= clk_14\n     rx_12 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_17) ( status_output_buffer_10 ) == ( 6'b01xxx0 ) |-> cfg_7 == core_15 && cfg_4 == auth_4 && clk_3 == clk_19 ; endproperty \n property name; @(posedge clk_in_17) ( status_output_buffer_10 ) == ( 5'b00100 ) |-> fsm_4 == clk_1 && tx_9 == fsm_13 && fsm_12 == reg_3 ; endproperty \n property name; ( status_output_buffer_10 ) != 6'b01xxx0 && @(posedge clk_in_17) ( status_output_buffer_10 ) != 5'b00100  |-> tx_13 == fsm_6 && rst_3 == clk_14 && rx_12 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   6'b011000 : begin\n     tx_9 <= reg_2\n     core_10 <= auth_11\n     err_16 = core_7;\n   end\n   7'bxxxx100 : begin\n     hw_7 <= fsm_14\n     reg_13 = fsm_8\n     err_19 <= data_15;\n   end\n   default : begin \n     err_14 = cfg_18\n     core_8 <= rx_7\n     reg_5 = fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_9) ( status_output_buffer_6 ) == ( 6'b011000 ) |-> tx_9 == reg_2 && core_10 == auth_11 && err_16 == core_7 ; endproperty \n property name; @(negedge async_clk_9) ( status_output_buffer_6 ) == ( 7'bxxxx100 ) |-> hw_7 == fsm_14 && reg_13 == fsm_8 && err_19 == data_15 ; endproperty \n property name; ( status_output_buffer_6 ) != 6'b011000 && @(negedge async_clk_9) ( status_output_buffer_6 ) != 7'bxxxx100  |-> err_14 == cfg_18 && core_8 == rx_7 && reg_5 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_9"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   6'h2f : begin\n     rst_8 <= chip_9\n     sig_13 = cfg_9\n     chip_14 = fsm_20;\n   end\n   default : begin \n     tx_5 <= fsm_4\n     fsm_10 = hw_16\n     auth_15 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_10) ( busy_signal_13 ) == ( 6'h2f ) |-> rst_8 == chip_9 && sig_13 == cfg_9 && chip_14 == fsm_20 ; endproperty \n property name; @(posedge clk_osc_10) ( busy_signal_13 ) != 6'h2f  |-> tx_5 == fsm_4 && fsm_10 == hw_16 && auth_15 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "case ( data_register_status_9 ) \n   7'b11x1010 : begin\n     rx_18 = auth_17\n     data_11 = hw_19\n     cfg_2 = reg_7;\n   end\n   4'b0x11 : begin\n     tx_8 <= core_4\n     tx_9 = rx_5\n     tx_13 = reg_15;\n   end\n   default : begin \n     reg_15 = err_5\n     rst_7 = tx_11\n     rst_16 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_2) ( data_register_status_9 ) == ( 7'b11x1010 ) |-> rx_18 == auth_17 && data_11 == hw_19 && cfg_2 == reg_7 ; endproperty \n property name; @(negedge clock_div_2) ( data_register_status_9 ) == ( 4'b0x11 ) |-> tx_8 == core_4 && tx_9 == rx_5 && tx_13 == reg_15 ; endproperty \n property name; ( data_register_status_9 ) != 7'b11x1010 && @(negedge clock_div_2) ( data_register_status_9 ) != 4'b0x11  |-> reg_15 == err_5 && rst_7 == tx_11 && rst_16 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "case ( data_in_20 ) \n   3'b011 : begin\n     chip_15 = err_5\n     hw_19 <= chip_4;\n   end\n   7'b110x00x : begin\n     clk_7 = reg_7\n     tx_8 = chip_12;\n   end\n   7'bx1xxx1x : begin\n     rst_6 <= sig_8\n     reg_4 = core_12;\n   end\n   default : begin \n     reg_14 <= chip_18\n     reg_9 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( data_in_20 ) == ( 3'b011 ) |-> chip_15 == err_5 && hw_19 == chip_4 ; endproperty \n property name; @(posedge clock_source_2) ( data_in_20 ) == ( 7'b110x00x ) |-> clk_7 == reg_7 && tx_8 == chip_12 ; endproperty \n property name; @(posedge clock_source_2) ( data_in_20 ) == ( 7'bx1xxx1x ) |-> rst_6 == sig_8 && reg_4 == core_12 ; endproperty \n property name; ( data_in_20 ) != 3'b011 && ( data_in_20 ) != 7'b110x00x && @(posedge clock_source_2) ( data_in_20 ) != 7'bx1xxx1x  |-> reg_14 == chip_18 && reg_9 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( valid_input_5 ) \n   7'bxx0x0x1 : begin\n     reg_9 = reg_8\n     clk_12 = tx_14;\n   end\n   6'b000110 : begin\n     core_4 = tx_5\n     sig_5 <= clk_4;\n   end\n   sig_10 : begin\n     err_6 <= data_13\n     rst_14 = fsm_2;\n   end\n   default : begin \n     hw_7 = core_16\n     err_19 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_19) ( valid_input_5 ) == ( 7'bxx0x0x1 ) |-> reg_9 == reg_8 && clk_12 == tx_14 ; endproperty \n property name; @(posedge clk_enable_19) ( valid_input_5 ) == ( 6'b000110 ) |-> core_4 == tx_5 && sig_5 == clk_4 ; endproperty \n property name; @(posedge clk_enable_19) ( valid_input_5 ) == ( sig_10 ) |-> err_6 == data_13 && rst_14 == fsm_2 ; endproperty \n property name; ( valid_input_5 ) != 7'bxx0x0x1 && ( valid_input_5 ) != 6'b000110 && @(posedge clk_enable_19) ( valid_input_5 ) != sig_10  |-> hw_7 == core_16 && err_19 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "case ( data_in_7 ) \n   7'bxxx0x0x : begin\n     chip_7 <= rx_15\n     hw_12 <= data_4;\n   end\n   default : begin \n     cfg_4 <= sig_17\n     reg_7 <= err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_5) ( data_in_7 ) == ( 7'bxxx0x0x ) |-> chip_7 == rx_15 && hw_12 == data_4 ; endproperty \n property name; @(posedge clock_div_5) ( data_in_7 ) != 7'bxxx0x0x  |-> cfg_4 == sig_17 && reg_7 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "case ( enable_4 ) \n   7'h5e : begin\n     reg_3 = sig_14\n     clk_8 = clk_3\n     fsm_10 = core_8;\n   end\n   default : begin \n     tx_12 = cfg_15\n     reg_13 = clk_16\n     core_6 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_3) ( enable_4 ) == ( 7'h5e ) |-> reg_3 == sig_14 && clk_8 == clk_3 && fsm_10 == core_8 ; endproperty \n property name; @(posedge clk_in_3) ( enable_4 ) != 7'h5e  |-> tx_12 == cfg_15 && reg_13 == clk_16 && core_6 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_3"
    },
    {
        "Code": "case ( interrupt_control_status_7 ) \n   6'b000101 : begin\n     fsm_19 <= sig_5\n     chip_1 <= tx_8\n     fsm_3 = chip_20;\n   end\n   default : begin \n     data_5 = auth_14\n     data_18 = cfg_13\n     tx_16 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_18) ( interrupt_control_status_7 ) == ( 6'b000101 ) |-> fsm_19 == sig_5 && chip_1 == tx_8 && fsm_3 == chip_20 ; endproperty \n property name; @(posedge cpu_clock_18) ( interrupt_control_status_7 ) != 6'b000101  |-> data_5 == auth_14 && data_18 == cfg_13 && tx_16 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "case ( result_register_5 ) \n   7'bxx0x0xx : begin\n     fsm_19 = core_16\n     rst_2 <= data_15\n     clk_19 = fsm_4;\n   end\n   default : begin \n     rx_18 = fsm_11\n     err_14 <= auth_15\n     data_12 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_11) ( result_register_5 ) == ( 7'bxx0x0xx ) |-> fsm_19 == core_16 && rst_2 == data_15 && clk_19 == fsm_4 ; endproperty \n property name; @(negedge async_clk_11) ( result_register_5 ) != 7'bxx0x0xx  |-> rx_18 == fsm_11 && err_14 == auth_15 && data_12 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "case ( read_enable_1 ) \n   data_16 : begin\n     err_16 <= hw_10\n     sig_15 = reg_9\n     data_14 <= tx_13;\n   end\n   default : begin \n     auth_7 <= data_16\n     auth_1 <= rx_1\n     hw_12 <= err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_9) ( read_enable_1 ) == ( data_16 ) |-> err_16 == hw_10 && sig_15 == reg_9 && data_14 == tx_13 ; endproperty \n property name; @(posedge sys_clk_9) ( read_enable_1 ) != data_16  |-> auth_7 == data_16 && auth_1 == rx_1 && hw_12 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "case ( input_ready_3 ) \n   7'b1010111 : begin\n     auth_15 <= hw_2\n     core_7 = cfg_19;\n   end\n   6'b0x1011 : begin\n     core_2 = tx_19\n     rst_9 = auth_14;\n   end\n   err_5 : begin\n     rx_4 = rst_3\n     core_13 <= cfg_1;\n   end\n   default : begin \n     rx_2 = core_18\n     reg_4 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( input_ready_3 ) == ( 7'b1010111 ) |-> auth_15 == hw_2 && core_7 == cfg_19 ; endproperty \n property name; @(negedge fast_clk_5) ( input_ready_3 ) == ( 6'b0x1011 ) |-> core_2 == tx_19 && rst_9 == auth_14 ; endproperty \n property name; @(negedge fast_clk_5) ( input_ready_3 ) == ( err_5 ) |-> rx_4 == rst_3 && core_13 == cfg_1 ; endproperty \n property name; ( input_ready_3 ) != 7'b1010111 && ( input_ready_3 ) != 6'b0x1011 && @(negedge fast_clk_5) ( input_ready_3 ) != err_5  |-> rx_2 == core_18 && reg_4 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( start_address_18 ) \n   7'b0110xx0 : begin\n     clk_20 = reg_19\n     err_10 = auth_2\n     auth_7 = clk_9;\n   end\n   default : begin \n     err_11 <= clk_1\n     reg_19 = rst_7\n     sig_20 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_2) ( start_address_18 ) == ( 7'b0110xx0 ) |-> clk_20 == reg_19 && err_10 == auth_2 && auth_7 == clk_9 ; endproperty \n property name; @(posedge clock_div_2) ( start_address_18 ) != 7'b0110xx0  |-> err_11 == clk_1 && reg_19 == rst_7 && sig_20 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "case ( acknowledge_signal_14 ) \n   6'bx00100 : begin\n     auth_13 = core_4\n     cfg_6 = rst_8;\n   end\n   7'b10xx0x0 : begin\n     chip_13 <= tx_2\n     fsm_10 <= rst_18;\n   end\n   6'b01x0x1 : begin\n     cfg_12 = reg_15\n     sig_6 = data_14;\n   end\n   default : begin \n     fsm_9 <= rst_7\n     cfg_3 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_15) ( acknowledge_signal_14 ) == ( 6'bx00100 ) |-> auth_13 == core_4 && cfg_6 == rst_8 ; endproperty \n property name; @(posedge clk_out_15) ( acknowledge_signal_14 ) == ( 7'b10xx0x0 ) |-> chip_13 == tx_2 && fsm_10 == rst_18 ; endproperty \n property name; @(posedge clk_out_15) ( acknowledge_signal_14 ) == ( 6'b01x0x1 ) |-> cfg_12 == reg_15 && sig_6 == data_14 ; endproperty \n property name; ( acknowledge_signal_14 ) != 6'bx00100 && ( acknowledge_signal_14 ) != 7'b10xx0x0 && @(posedge clk_out_15) ( acknowledge_signal_14 ) != 6'b01x0x1  |-> fsm_9 == rst_7 && cfg_3 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "case ( data_status_10 ) \n   5'bx0xx0 : begin\n     auth_6 = sig_8\n     err_19 = chip_1\n     clk_10 = chip_10;\n   end\n   default : begin \n     data_20 <= tx_8\n     tx_8 <= rx_16\n     reg_3 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( data_status_10 ) == ( 5'bx0xx0 ) |-> auth_6 == sig_8 && err_19 == chip_1 && clk_10 == chip_10 ; endproperty \n property name; @(posedge clk_enable_3) ( data_status_10 ) != 5'bx0xx0  |-> data_20 == tx_8 && tx_8 == rx_16 && reg_3 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( acknowledge_12 ) \n   6'b01x0x1 : begin\n     cfg_14 = auth_19\n     reg_19 <= rst_15\n     chip_4 = rst_5;\n   end\n   default : begin \n     chip_1 <= rst_1\n     chip_14 = data_9\n     auth_19 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_6) ( acknowledge_12 ) == ( 6'b01x0x1 ) |-> cfg_14 == auth_19 && reg_19 == rst_15 && chip_4 == rst_5 ; endproperty \n property name; @(negedge sys_clk_6) ( acknowledge_12 ) != 6'b01x0x1  |-> chip_1 == rst_1 && chip_14 == data_9 && auth_19 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_6"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'b10xxx0x : begin\n     cfg_7 = rst_6\n     rst_19 = core_8;\n   end\n   default : begin \n     rx_18 = auth_2\n     reg_16 = core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_14) ( flag_register_3 ) == ( 7'b10xxx0x ) |-> cfg_7 == rst_6 && rst_19 == core_8 ; endproperty \n property name; @(negedge clk_gen_14) ( flag_register_3 ) != 7'b10xxx0x  |-> rx_18 == auth_2 && reg_16 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "case ( output_status_register_2 ) \n   6'b101110 : begin\n     auth_9 = data_8\n     err_15 <= rx_14\n     data_16 <= rst_11;\n   end\n   default : begin \n     reg_13 <= err_19\n     tx_15 = reg_20\n     chip_4 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( output_status_register_2 ) == ( 6'b101110 ) |-> auth_9 == data_8 && err_15 == rx_14 && data_16 == rst_11 ; endproperty \n property name; @(posedge pll_clk_9) ( output_status_register_2 ) != 6'b101110  |-> reg_13 == err_19 && tx_15 == reg_20 && chip_4 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( flag_control_17 ) \n   5'b01010 : begin\n     tx_15 = chip_12\n     fsm_19 = rst_14;\n   end\n   3'h3 : begin\n     err_20 <= clk_16\n     fsm_5 <= rst_9;\n   end\n   rst_10 : begin\n     data_3 <= err_14\n     hw_2 <= clk_19;\n   end\n   default : begin \n     sig_2 <= fsm_5\n     clk_19 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_3) ( flag_control_17 ) == ( 5'b01010 ) |-> tx_15 == chip_12 && fsm_19 == rst_14 ; endproperty \n property name; @(negedge clk_gen_3) ( flag_control_17 ) == ( 3'h3 ) |-> err_20 == clk_16 && fsm_5 == rst_9 ; endproperty \n property name; @(negedge clk_gen_3) ( flag_control_17 ) == ( rst_10 ) |-> data_3 == err_14 && hw_2 == clk_19 ; endproperty \n property name; ( flag_control_17 ) != 5'b01010 && ( flag_control_17 ) != 3'h3 && @(negedge clk_gen_3) ( flag_control_17 ) != rst_10  |-> sig_2 == fsm_5 && clk_19 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "case ( interrupt_enable_20 ) \n   4'b0101 : begin\n     chip_19 <= chip_12\n     cfg_16 <= rst_18\n     sig_7 = data_19;\n   end\n   6'h3e : begin\n     rst_4 = fsm_4\n     clk_20 = tx_19\n     sig_16 <= auth_16;\n   end\n   6'bxxxxx1 : begin\n     chip_16 <= core_17\n     auth_9 = cfg_18\n     rst_7 = data_20;\n   end\n   default : begin \n     auth_13 <= fsm_3\n     cfg_10 = core_3\n     hw_11 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_6) ( interrupt_enable_20 ) == ( 4'b0101 ) |-> chip_19 == chip_12 && cfg_16 == rst_18 && sig_7 == data_19 ; endproperty \n property name; @(posedge clock_source_6) ( interrupt_enable_20 ) == ( 6'h3e ) |-> rst_4 == fsm_4 && clk_20 == tx_19 && sig_16 == auth_16 ; endproperty \n property name; @(posedge clock_source_6) ( interrupt_enable_20 ) == ( 6'bxxxxx1 ) |-> chip_16 == core_17 && auth_9 == cfg_18 && rst_7 == data_20 ; endproperty \n property name; ( interrupt_enable_20 ) != 4'b0101 && ( interrupt_enable_20 ) != 6'h3e && @(posedge clock_source_6) ( interrupt_enable_20 ) != 6'bxxxxx1  |-> auth_13 == fsm_3 && cfg_10 == core_3 && hw_11 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_6"
    },
    {
        "Code": "case ( control_signal_8 ) \n   7'b01x0xx1 : begin\n     cfg_4 <= hw_8\n     data_10 = sig_5\n     sig_6 <= chip_8;\n   end\n   6'bxx0x0x : begin\n     clk_13 = tx_8\n     rx_14 <= auth_7\n     data_2 <= reg_11;\n   end\n   7'b1101110 : begin\n     chip_6 <= rx_5\n     auth_16 <= rst_2\n     clk_12 <= core_13;\n   end\n   default : begin \n     cfg_14 = rst_19\n     rx_20 <= sig_19\n     data_19 <= fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_1) ( control_signal_8 ) == ( 7'b01x0xx1 ) |-> cfg_4 == hw_8 && data_10 == sig_5 && sig_6 == chip_8 ; endproperty \n property name; @(negedge clk_reset_1) ( control_signal_8 ) == ( 6'bxx0x0x ) |-> clk_13 == tx_8 && rx_14 == auth_7 && data_2 == reg_11 ; endproperty \n property name; @(negedge clk_reset_1) ( control_signal_8 ) == ( 7'b1101110 ) |-> chip_6 == rx_5 && auth_16 == rst_2 && clk_12 == core_13 ; endproperty \n property name; ( control_signal_8 ) != 7'b01x0xx1 && ( control_signal_8 ) != 6'bxx0x0x && @(negedge clk_reset_1) ( control_signal_8 ) != 7'b1101110  |-> cfg_14 == rst_19 && rx_20 == sig_19 && data_19 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_1"
    },
    {
        "Code": "case ( end_address_4 ) \n   7'b1000101 : begin\n     reg_12 = rst_16\n     cfg_7 <= cfg_19\n     rst_9 = fsm_3;\n   end\n   fsm_6 : begin\n     hw_13 <= reg_10\n     reg_7 <= clk_17\n     fsm_15 <= rst_2;\n   end\n   default : begin \n     core_14 <= auth_16\n     rst_18 = chip_5\n     fsm_10 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( end_address_4 ) == ( 7'b1000101 ) |-> reg_12 == rst_16 && cfg_7 == cfg_19 && rst_9 == fsm_3 ; endproperty \n property name; @(negedge fast_clk_5) ( end_address_4 ) == ( fsm_6 ) |-> hw_13 == reg_10 && reg_7 == clk_17 && fsm_15 == rst_2 ; endproperty \n property name; ( end_address_4 ) != 7'b1000101 && @(negedge fast_clk_5) ( end_address_4 ) != fsm_6  |-> core_14 == auth_16 && rst_18 == chip_5 && fsm_10 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( command_status_9 ) \n   6'b101000 : begin\n     data_14 <= rst_15\n     core_16 <= rx_9\n     sig_2 = data_18;\n   end\n   5'h1f : begin\n     core_3 <= auth_18\n     clk_11 <= reg_7\n     auth_8 <= data_11;\n   end\n   default : begin \n     tx_3 <= reg_6\n     reg_9 = hw_2\n     chip_5 = rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( command_status_9 ) == ( 6'b101000 ) |-> data_14 == rst_15 && core_16 == rx_9 && sig_2 == data_18 ; endproperty \n property name; @(negedge fast_clk_7) ( command_status_9 ) == ( 5'h1f ) |-> core_3 == auth_18 && clk_11 == reg_7 && auth_8 == data_11 ; endproperty \n property name; ( command_status_9 ) != 6'b101000 && @(negedge fast_clk_7) ( command_status_9 ) != 5'h1f  |-> tx_3 == reg_6 && reg_9 == hw_2 && chip_5 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'h16 : begin\n     fsm_7 <= data_17\n     sig_5 <= auth_7\n     rx_1 <= err_2;\n   end\n   2'h2 : begin\n     data_6 <= fsm_15\n     sig_9 = sig_11\n     cfg_18 <= fsm_18;\n   end\n   7'h1x : begin\n     fsm_5 = cfg_14\n     hw_12 <= rx_4\n     auth_11 = reg_5;\n   end\n   default : begin \n     core_16 <= auth_10\n     hw_5 <= auth_18\n     rx_5 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( status_register_8 ) == ( 7'h16 ) |-> fsm_7 == data_17 && sig_5 == auth_7 && rx_1 == err_2 ; endproperty \n property name; @(posedge clk_in_2) ( status_register_8 ) == ( 2'h2 ) |-> data_6 == fsm_15 && sig_9 == sig_11 && cfg_18 == fsm_18 ; endproperty \n property name; @(posedge clk_in_2) ( status_register_8 ) == ( 7'h1x ) |-> fsm_5 == cfg_14 && hw_12 == rx_4 && auth_11 == reg_5 ; endproperty \n property name; ( status_register_8 ) != 7'h16 && ( status_register_8 ) != 2'h2 && @(posedge clk_in_2) ( status_register_8 ) != 7'h1x  |-> core_16 == auth_10 && hw_5 == auth_18 && rx_5 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( read_data_15 ) \n   6'b000x01 : begin\n     fsm_13 = fsm_5\n     core_11 = auth_20;\n   end\n   7'b11xxx01 : begin\n     chip_14 = sig_9\n     rx_1 = core_1;\n   end\n   default : begin \n     rst_5 <= hw_14\n     rst_10 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_5) ( read_data_15 ) == ( 6'b000x01 ) |-> fsm_13 == fsm_5 && core_11 == auth_20 ; endproperty \n property name; @(posedge clk_reset_5) ( read_data_15 ) == ( 7'b11xxx01 ) |-> chip_14 == sig_9 && rx_1 == core_1 ; endproperty \n property name; ( read_data_15 ) != 6'b000x01 && @(posedge clk_reset_5) ( read_data_15 ) != 7'b11xxx01  |-> rst_5 == hw_14 && rst_10 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "case ( data_control_19 ) \n   6'b00x101 : begin\n     cfg_2 <= rst_9\n     cfg_7 = tx_11\n     chip_11 <= rst_14;\n   end\n   5'bx1x1x : begin\n     tx_13 <= rst_10\n     core_1 = rst_19\n     rx_6 <= tx_10;\n   end\n   default : begin \n     cfg_5 <= data_6\n     err_20 = tx_14\n     auth_13 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_9) ( data_control_19 ) == ( 6'b00x101 ) |-> cfg_2 == rst_9 && cfg_7 == tx_11 && chip_11 == rst_14 ; endproperty \n property name; @(negedge sys_clk_9) ( data_control_19 ) == ( 5'bx1x1x ) |-> tx_13 == rst_10 && core_1 == rst_19 && rx_6 == tx_10 ; endproperty \n property name; ( data_control_19 ) != 6'b00x101 && @(negedge sys_clk_9) ( data_control_19 ) != 5'bx1x1x  |-> cfg_5 == data_6 && err_20 == tx_14 && auth_13 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'bxxxx1xx : begin\n     sig_2 = rx_11\n     cfg_19 <= chip_10;\n   end\n   7'bx101x11 : begin\n     sig_7 <= fsm_1\n     clk_18 <= clk_12;\n   end\n   default : begin \n     core_9 <= err_15\n     core_14 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_19) ( output_status_20 ) == ( 7'bxxxx1xx ) |-> sig_2 == rx_11 && cfg_19 == chip_10 ; endproperty \n property name; @(posedge clk_signal_19) ( output_status_20 ) == ( 7'bx101x11 ) |-> sig_7 == fsm_1 && clk_18 == clk_12 ; endproperty \n property name; ( output_status_20 ) != 7'bxxxx1xx && @(posedge clk_signal_19) ( output_status_20 ) != 7'bx101x11  |-> core_9 == err_15 && core_14 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "case ( read_data_14 ) \n   sig_10 : begin\n     hw_1 <= cfg_6\n     rst_19 = data_3\n     err_1 <= data_10;\n   end\n   default : begin \n     fsm_20 = chip_10\n     clk_20 <= sig_19\n     reg_6 <= rx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( read_data_14 ) == ( sig_10 ) |-> hw_1 == cfg_6 && rst_19 == data_3 && err_1 == data_10 ; endproperty \n property name; @(posedge clock_source_18) ( read_data_14 ) != sig_10  |-> fsm_20 == chip_10 && clk_20 == sig_19 && reg_6 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( input_ready_2 ) \n   6'b1x1100 : begin\n     chip_3 <= sig_13\n     clk_15 <= tx_2\n     cfg_12 = data_6;\n   end\n   7'bx00x1xx : begin\n     tx_20 <= clk_10\n     sig_11 <= auth_19\n     tx_15 <= core_15;\n   end\n   default : begin \n     tx_11 <= hw_14\n     sig_1 = fsm_2\n     clk_3 = core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_15) ( input_ready_2 ) == ( 6'b1x1100 ) |-> chip_3 == sig_13 && clk_15 == tx_2 && cfg_12 == data_6 ; endproperty \n property name; @(posedge clk_enable_15) ( input_ready_2 ) == ( 7'bx00x1xx ) |-> tx_20 == clk_10 && sig_11 == auth_19 && tx_15 == core_15 ; endproperty \n property name; ( input_ready_2 ) != 6'b1x1100 && @(posedge clk_enable_15) ( input_ready_2 ) != 7'bx00x1xx  |-> tx_11 == hw_14 && sig_1 == fsm_2 && clk_3 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "case ( control_output_11 ) \n   7'b00x01x1 : begin\n     core_20 <= err_14\n     hw_15 = tx_6\n     reg_17 <= data_18;\n   end\n   default : begin \n     core_16 <= chip_5\n     rx_9 <= cfg_4\n     clk_4 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( control_output_11 ) == ( 7'b00x01x1 ) |-> core_20 == err_14 && hw_15 == tx_6 && reg_17 == data_18 ; endproperty \n property name; @(posedge clk_osc_14) ( control_output_11 ) != 7'b00x01x1  |-> core_16 == chip_5 && rx_9 == cfg_4 && clk_4 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( control_signal_14 ) \n   7'b11x11x1 : begin\n     data_6 <= fsm_11\n     chip_1 = err_14;\n   end\n   6'h2x : begin\n     rst_20 <= clk_11\n     chip_9 <= reg_7;\n   end\n   6'bx00100 : begin\n     sig_6 <= reg_20\n     err_4 = core_16;\n   end\n   default : begin \n     hw_13 <= chip_11\n     chip_13 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( control_signal_14 ) == ( 7'b11x11x1 ) |-> data_6 == fsm_11 && chip_1 == err_14 ; endproperty \n property name; @(negedge clk_signal_1) ( control_signal_14 ) == ( 6'h2x ) |-> rst_20 == clk_11 && chip_9 == reg_7 ; endproperty \n property name; @(negedge clk_signal_1) ( control_signal_14 ) == ( 6'bx00100 ) |-> sig_6 == reg_20 && err_4 == core_16 ; endproperty \n property name; ( control_signal_14 ) != 7'b11x11x1 && ( control_signal_14 ) != 6'h2x && @(negedge clk_signal_1) ( control_signal_14 ) != 6'bx00100  |-> hw_13 == chip_11 && chip_13 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( control_register_status_status_9 ) \n   6'ha : begin\n     hw_10 <= chip_16\n     tx_18 = clk_3\n     cfg_7 = chip_14;\n   end\n   5'h19 : begin\n     sig_13 <= chip_5\n     sig_16 <= clk_14\n     clk_2 = chip_19;\n   end\n   default : begin \n     fsm_12 <= tx_13\n     core_8 <= data_17\n     auth_14 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_2) ( control_register_status_status_9 ) == ( 6'ha ) |-> hw_10 == chip_16 && tx_18 == clk_3 && cfg_7 == chip_14 ; endproperty \n property name; @(negedge mem_clock_2) ( control_register_status_status_9 ) == ( 5'h19 ) |-> sig_13 == chip_5 && sig_16 == clk_14 && clk_2 == chip_19 ; endproperty \n property name; ( control_register_status_status_9 ) != 6'ha && @(negedge mem_clock_2) ( control_register_status_status_9 ) != 5'h19  |-> fsm_12 == tx_13 && core_8 == data_17 && auth_14 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_2"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   3'bx00 : begin\n     data_10 <= auth_18\n     core_18 <= chip_9;\n   end\n   clk_2 : begin\n     core_11 <= core_14\n     tx_7 <= tx_4;\n   end\n   default : begin \n     tx_20 <= tx_13\n     cfg_4 <= tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( status_register_status_20 ) == ( 3'bx00 ) |-> data_10 == auth_18 && core_18 == chip_9 ; endproperty \n property name; @(negedge ref_clk_1) ( status_register_status_20 ) == ( clk_2 ) |-> core_11 == core_14 && tx_7 == tx_4 ; endproperty \n property name; ( status_register_status_20 ) != 3'bx00 && @(negedge ref_clk_1) ( status_register_status_20 ) != clk_2  |-> tx_20 == tx_13 && cfg_4 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( data_buffer_status_11 ) \n   4'b0011 : begin\n     rst_4 <= sig_4\n     sig_20 = reg_5\n     err_12 = sig_3;\n   end\n   5'b0xxx0 : begin\n     data_14 = cfg_1\n     hw_18 <= reg_13\n     tx_15 = chip_15;\n   end\n   7'h23 : begin\n     fsm_19 <= err_8\n     reg_10 <= auth_6\n     rx_10 <= fsm_4;\n   end\n   default : begin \n     clk_14 = reg_18\n     sig_14 = cfg_4\n     auth_1 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( data_buffer_status_11 ) == ( 4'b0011 ) |-> rst_4 == sig_4 && sig_20 == reg_5 && err_12 == sig_3 ; endproperty \n property name; @(negedge clk_out_11) ( data_buffer_status_11 ) == ( 5'b0xxx0 ) |-> data_14 == cfg_1 && hw_18 == reg_13 && tx_15 == chip_15 ; endproperty \n property name; @(negedge clk_out_11) ( data_buffer_status_11 ) == ( 7'h23 ) |-> fsm_19 == err_8 && reg_10 == auth_6 && rx_10 == fsm_4 ; endproperty \n property name; ( data_buffer_status_11 ) != 4'b0011 && ( data_buffer_status_11 ) != 5'b0xxx0 && @(negedge clk_out_11) ( data_buffer_status_11 ) != 7'h23  |-> clk_14 == reg_18 && sig_14 == cfg_4 && auth_1 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   7'b1100110 : begin\n     cfg_6 <= cfg_16\n     clk_12 = err_2\n     data_12 <= fsm_18;\n   end\n   7'h1f : begin\n     core_17 <= clk_11\n     auth_3 = hw_3\n     fsm_8 <= fsm_19;\n   end\n   default : begin \n     chip_13 <= sig_2\n     cfg_10 <= auth_1\n     cfg_14 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( status_output_buffer_9 ) == ( 7'b1100110 ) |-> cfg_6 == cfg_16 && clk_12 == err_2 && data_12 == fsm_18 ; endproperty \n property name; @(negedge fast_clk_11) ( status_output_buffer_9 ) == ( 7'h1f ) |-> core_17 == clk_11 && auth_3 == hw_3 && fsm_8 == fsm_19 ; endproperty \n property name; ( status_output_buffer_9 ) != 7'b1100110 && @(negedge fast_clk_11) ( status_output_buffer_9 ) != 7'h1f  |-> chip_13 == sig_2 && cfg_10 == auth_1 && cfg_14 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( acknowledge_20 ) \n   6'bxxx01x : begin\n     data_12 = rst_12\n     clk_14 <= data_6;\n   end\n   6'b0x0x0x : begin\n     rx_9 = clk_10\n     clk_7 = hw_12;\n   end\n   6'h8 : begin\n     fsm_2 = reg_6\n     tx_9 <= data_3;\n   end\n   default : begin \n     auth_3 = data_14\n     clk_15 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_2) ( acknowledge_20 ) == ( 6'bxxx01x ) |-> data_12 == rst_12 && clk_14 == data_6 ; endproperty \n property name; @(negedge clock_ctrl_2) ( acknowledge_20 ) == ( 6'b0x0x0x ) |-> rx_9 == clk_10 && clk_7 == hw_12 ; endproperty \n property name; @(negedge clock_ctrl_2) ( acknowledge_20 ) == ( 6'h8 ) |-> fsm_2 == reg_6 && tx_9 == data_3 ; endproperty \n property name; ( acknowledge_20 ) != 6'bxxx01x && ( acknowledge_20 ) != 6'b0x0x0x && @(negedge clock_ctrl_2) ( acknowledge_20 ) != 6'h8  |-> auth_3 == data_14 && clk_15 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_2"
    },
    {
        "Code": "case ( address_register_16 ) \n   6'b011111 : begin\n     fsm_16 <= rst_20\n     err_17 <= tx_4;\n   end\n   3'b100 : begin\n     tx_14 <= chip_14\n     fsm_6 = cfg_18;\n   end\n   7'b1011001 : begin\n     cfg_7 = cfg_5\n     chip_11 = auth_17;\n   end\n   default : begin \n     err_2 <= rx_14\n     err_5 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_5) ( address_register_16 ) == ( 6'b011111 ) |-> fsm_16 == rst_20 && err_17 == tx_4 ; endproperty \n property name; @(negedge pll_clk_5) ( address_register_16 ) == ( 3'b100 ) |-> tx_14 == chip_14 && fsm_6 == cfg_18 ; endproperty \n property name; @(negedge pll_clk_5) ( address_register_16 ) == ( 7'b1011001 ) |-> cfg_7 == cfg_5 && chip_11 == auth_17 ; endproperty \n property name; ( address_register_16 ) != 6'b011111 && ( address_register_16 ) != 3'b100 && @(negedge pll_clk_5) ( address_register_16 ) != 7'b1011001  |-> err_2 == rx_14 && err_5 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "case ( valid_input_11 ) \n   6'b000x11 : begin\n     sig_15 <= err_20\n     clk_14 = hw_18;\n   end\n   7'b0x00xxx : begin\n     clk_19 = hw_2\n     chip_7 <= hw_10;\n   end\n   default : begin \n     err_2 = data_12\n     fsm_20 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( valid_input_11 ) == ( 6'b000x11 ) |-> sig_15 == err_20 && clk_14 == hw_18 ; endproperty \n property name; @(posedge mem_clock_14) ( valid_input_11 ) == ( 7'b0x00xxx ) |-> clk_19 == hw_2 && chip_7 == hw_10 ; endproperty \n property name; ( valid_input_11 ) != 6'b000x11 && @(posedge mem_clock_14) ( valid_input_11 ) != 7'b0x00xxx  |-> err_2 == data_12 && fsm_20 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   6'b1x11x0 : begin\n     clk_5 = tx_16\n     core_5 = hw_7\n     sig_18 = data_18;\n   end\n   7'h6a : begin\n     data_2 = cfg_12\n     reg_13 = cfg_18\n     fsm_8 = hw_15;\n   end\n   5'bx0101 : begin\n     fsm_19 <= tx_8\n     rx_18 = clk_13\n     reg_19 <= chip_16;\n   end\n   default : begin \n     tx_6 <= tx_17\n     hw_3 <= sig_8\n     tx_9 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_6) ( transfer_complete_18 ) == ( 6'b1x11x0 ) |-> clk_5 == tx_16 && core_5 == hw_7 && sig_18 == data_18 ; endproperty \n property name; @(posedge async_clk_6) ( transfer_complete_18 ) == ( 7'h6a ) |-> data_2 == cfg_12 && reg_13 == cfg_18 && fsm_8 == hw_15 ; endproperty \n property name; @(posedge async_clk_6) ( transfer_complete_18 ) == ( 5'bx0101 ) |-> fsm_19 == tx_8 && rx_18 == clk_13 && reg_19 == chip_16 ; endproperty \n property name; ( transfer_complete_18 ) != 6'b1x11x0 && ( transfer_complete_18 ) != 7'h6a && @(posedge async_clk_6) ( transfer_complete_18 ) != 5'bx0101  |-> tx_6 == tx_17 && hw_3 == sig_8 && tx_9 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_6"
    },
    {
        "Code": "case ( start_signal_17 ) \n   rx_18 : begin\n     chip_20 <= rst_6\n     sig_15 = sig_6\n     tx_19 = rx_1;\n   end\n   5'h1c : begin\n     rx_4 <= rx_20\n     chip_7 <= auth_8\n     chip_12 <= auth_14;\n   end\n   default : begin \n     tx_6 <= hw_14\n     cfg_19 = clk_2\n     rx_5 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_14) ( start_signal_17 ) == ( rx_18 ) |-> chip_20 == rst_6 && sig_15 == sig_6 && tx_19 == rx_1 ; endproperty \n property name; @(negedge clock_ctrl_14) ( start_signal_17 ) == ( 5'h1c ) |-> rx_4 == rx_20 && chip_7 == auth_8 && chip_12 == auth_14 ; endproperty \n property name; ( start_signal_17 ) != rx_18 && @(negedge clock_ctrl_14) ( start_signal_17 ) != 5'h1c  |-> tx_6 == hw_14 && cfg_19 == clk_2 && rx_5 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "case ( input_data_2 ) \n   7'b1000100 : begin\n     chip_14 = core_11\n     tx_19 = reg_7\n     rx_1 <= sig_1;\n   end\n   7'b010101x : begin\n     clk_12 <= auth_5\n     fsm_20 <= sig_7\n     sig_18 = cfg_9;\n   end\n   7'bx0xx001 : begin\n     auth_3 = clk_7\n     fsm_2 <= clk_8\n     chip_2 = fsm_4;\n   end\n   default : begin \n     clk_17 = chip_10\n     hw_4 = chip_1\n     chip_10 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_7) ( input_data_2 ) == ( 7'b1000100 ) |-> chip_14 == core_11 && tx_19 == reg_7 && rx_1 == sig_1 ; endproperty \n property name; @(posedge clk_reset_7) ( input_data_2 ) == ( 7'b010101x ) |-> clk_12 == auth_5 && fsm_20 == sig_7 && sig_18 == cfg_9 ; endproperty \n property name; @(posedge clk_reset_7) ( input_data_2 ) == ( 7'bx0xx001 ) |-> auth_3 == clk_7 && fsm_2 == clk_8 && chip_2 == fsm_4 ; endproperty \n property name; ( input_data_2 ) != 7'b1000100 && ( input_data_2 ) != 7'b010101x && @(posedge clk_reset_7) ( input_data_2 ) != 7'bx0xx001  |-> clk_17 == chip_10 && hw_4 == chip_1 && chip_10 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "case ( data_status_register_10 ) \n   7'bxx11110 : begin\n     tx_6 = tx_13\n     hw_8 <= core_9\n     data_19 = clk_20;\n   end\n   7'bx0x0x0x : begin\n     reg_11 <= fsm_16\n     tx_8 <= sig_6\n     sig_14 <= sig_20;\n   end\n   default : begin \n     data_7 <= data_9\n     hw_1 <= clk_12\n     rx_1 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( data_status_register_10 ) == ( 7'bxx11110 ) |-> tx_6 == tx_13 && hw_8 == core_9 && data_19 == clk_20 ; endproperty \n property name; @(negedge clk_enable_13) ( data_status_register_10 ) == ( 7'bx0x0x0x ) |-> reg_11 == fsm_16 && tx_8 == sig_6 && sig_14 == sig_20 ; endproperty \n property name; ( data_status_register_10 ) != 7'bxx11110 && @(negedge clk_enable_13) ( data_status_register_10 ) != 7'bx0x0x0x  |-> data_7 == data_9 && hw_1 == clk_12 && rx_1 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   7'b1x100x0 : begin\n     data_10 = sig_4\n     rx_13 <= fsm_1;\n   end\n   clk_1 : begin\n     cfg_14 = hw_14\n     rst_12 = tx_18;\n   end\n   7'bx1xxx0x : begin\n     reg_5 <= reg_15\n     data_17 = auth_18;\n   end\n   default : begin \n     sig_7 <= fsm_19\n     cfg_5 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_20) ( ready_signal_17 ) == ( 7'b1x100x0 ) |-> data_10 == sig_4 && rx_13 == fsm_1 ; endproperty \n property name; @(posedge main_clk_20) ( ready_signal_17 ) == ( clk_1 ) |-> cfg_14 == hw_14 && rst_12 == tx_18 ; endproperty \n property name; @(posedge main_clk_20) ( ready_signal_17 ) == ( 7'bx1xxx0x ) |-> reg_5 == reg_15 && data_17 == auth_18 ; endproperty \n property name; ( ready_signal_17 ) != 7'b1x100x0 && ( ready_signal_17 ) != clk_1 && @(posedge main_clk_20) ( ready_signal_17 ) != 7'bx1xxx0x  |-> sig_7 == fsm_19 && cfg_5 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   7'bxxx1x0x : begin\n     data_9 <= sig_16\n     core_14 <= clk_2;\n   end\n   7'bxx1xxx1 : begin\n     data_20 <= reg_7\n     chip_18 <= fsm_1;\n   end\n   6'b1xx001 : begin\n     rx_3 <= chip_17\n     tx_12 = chip_13;\n   end\n   default : begin \n     chip_19 = cfg_11\n     reg_16 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( interrupt_control_status_8 ) == ( 7'bxxx1x0x ) |-> data_9 == sig_16 && core_14 == clk_2 ; endproperty \n property name; @(posedge clk_signal_2) ( interrupt_control_status_8 ) == ( 7'bxx1xxx1 ) |-> data_20 == reg_7 && chip_18 == fsm_1 ; endproperty \n property name; @(posedge clk_signal_2) ( interrupt_control_status_8 ) == ( 6'b1xx001 ) |-> rx_3 == chip_17 && tx_12 == chip_13 ; endproperty \n property name; ( interrupt_control_status_8 ) != 7'bxxx1x0x && ( interrupt_control_status_8 ) != 7'bxx1xxx1 && @(posedge clk_signal_2) ( interrupt_control_status_8 ) != 6'b1xx001  |-> chip_19 == cfg_11 && reg_16 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( result_register_4 ) \n   5'b10111 : begin\n     sig_15 = sig_3\n     err_14 <= rx_3\n     clk_16 = auth_12;\n   end\n   default : begin \n     reg_3 = data_18\n     rst_10 <= reg_16\n     auth_6 <= rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( result_register_4 ) == ( 5'b10111 ) |-> sig_15 == sig_3 && err_14 == rx_3 && clk_16 == auth_12 ; endproperty \n property name; @(posedge clk_osc_2) ( result_register_4 ) != 5'b10111  |-> reg_3 == data_18 && rst_10 == reg_16 && auth_6 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( start_bit_11 ) \n   5'b10x00 : begin\n     data_9 = hw_2\n     rst_10 <= cfg_8\n     rst_7 <= cfg_4;\n   end\n   default : begin \n     reg_14 <= core_14\n     chip_17 <= err_6\n     auth_10 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( start_bit_11 ) == ( 5'b10x00 ) |-> data_9 == hw_2 && rst_10 == cfg_8 && rst_7 == cfg_4 ; endproperty \n property name; @(negedge main_clk_4) ( start_bit_11 ) != 5'b10x00  |-> reg_14 == core_14 && chip_17 == err_6 && auth_10 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( address_register_3 ) \n   7'b11000xx : begin\n     err_3 = fsm_15\n     reg_10 <= chip_6\n     hw_9 <= fsm_16;\n   end\n   7'bxx1xxx0 : begin\n     auth_14 <= clk_4\n     data_19 = fsm_19\n     sig_2 <= core_11;\n   end\n   default : begin \n     data_6 <= data_2\n     auth_13 = tx_10\n     rx_14 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_12) ( address_register_3 ) == ( 7'b11000xx ) |-> err_3 == fsm_15 && reg_10 == chip_6 && hw_9 == fsm_16 ; endproperty \n property name; @(negedge cpu_clock_12) ( address_register_3 ) == ( 7'bxx1xxx0 ) |-> auth_14 == clk_4 && data_19 == fsm_19 && sig_2 == core_11 ; endproperty \n property name; ( address_register_3 ) != 7'b11000xx && @(negedge cpu_clock_12) ( address_register_3 ) != 7'bxx1xxx0  |-> data_6 == data_2 && auth_13 == tx_10 && rx_14 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_12"
    },
    {
        "Code": "case ( start_address_17 ) \n   6'h2f : begin\n     cfg_3 = reg_18\n     cfg_17 <= auth_2\n     data_10 = cfg_8;\n   end\n   default : begin \n     cfg_12 = fsm_3\n     auth_15 = reg_15\n     data_3 = clk_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( start_address_17 ) == ( 6'h2f ) |-> cfg_3 == reg_18 && cfg_17 == auth_2 && data_10 == cfg_8 ; endproperty \n property name; @(posedge mem_clock_20) ( start_address_17 ) != 6'h2f  |-> cfg_12 == fsm_3 && auth_15 == reg_15 && data_3 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( status_output_buffer_10 ) \n   6'bx00001 : begin\n     chip_12 = hw_13\n     chip_15 = rst_17\n     core_5 <= rx_6;\n   end\n   6'hb : begin\n     clk_4 = hw_18\n     tx_17 = clk_13\n     rst_1 <= chip_11;\n   end\n   default : begin \n     rx_19 = core_14\n     chip_5 = chip_17\n     cfg_20 = err_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_8) ( status_output_buffer_10 ) == ( 6'bx00001 ) |-> chip_12 == hw_13 && chip_15 == rst_17 && core_5 == rx_6 ; endproperty \n property name; @(negedge mem_clock_8) ( status_output_buffer_10 ) == ( 6'hb ) |-> clk_4 == hw_18 && tx_17 == clk_13 && rst_1 == chip_11 ; endproperty \n property name; ( status_output_buffer_10 ) != 6'bx00001 && @(negedge mem_clock_8) ( status_output_buffer_10 ) != 6'hb  |-> rx_19 == core_14 && chip_5 == chip_17 && cfg_20 == err_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   6'h12 : begin\n     auth_16 <= data_10\n     tx_1 <= rx_19;\n   end\n   7'b1xx1xxx : begin\n     rst_11 = tx_7\n     tx_18 <= clk_13;\n   end\n   rst_6 : begin\n     err_16 = fsm_10\n     reg_10 = rst_17;\n   end\n   default : begin \n     clk_18 = data_8\n     rst_6 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( busy_signal_16 ) == ( 6'h12 ) |-> auth_16 == data_10 && tx_1 == rx_19 ; endproperty \n property name; @(negedge clk_osc_6) ( busy_signal_16 ) == ( 7'b1xx1xxx ) |-> rst_11 == tx_7 && tx_18 == clk_13 ; endproperty \n property name; @(negedge clk_osc_6) ( busy_signal_16 ) == ( rst_6 ) |-> err_16 == fsm_10 && reg_10 == rst_17 ; endproperty \n property name; ( busy_signal_16 ) != 6'h12 && ( busy_signal_16 ) != 7'b1xx1xxx && @(negedge clk_osc_6) ( busy_signal_16 ) != rst_6  |-> clk_18 == data_8 && rst_6 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( status_control_2 ) \n   7'b0x10101 : begin\n     core_3 = data_15\n     core_19 = rst_7;\n   end\n   5'b1xx0x : begin\n     data_2 = hw_12\n     err_6 = hw_10;\n   end\n   6'bxx0110 : begin\n     clk_7 = rx_12\n     hw_1 <= err_17;\n   end\n   default : begin \n     sig_17 = clk_5\n     auth_11 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( status_control_2 ) == ( 7'b0x10101 ) |-> core_3 == data_15 && core_19 == rst_7 ; endproperty \n property name; @(posedge core_clock_12) ( status_control_2 ) == ( 5'b1xx0x ) |-> data_2 == hw_12 && err_6 == hw_10 ; endproperty \n property name; @(posedge core_clock_12) ( status_control_2 ) == ( 6'bxx0110 ) |-> clk_7 == rx_12 && hw_1 == err_17 ; endproperty \n property name; ( status_control_2 ) != 7'b0x10101 && ( status_control_2 ) != 5'b1xx0x && @(posedge core_clock_12) ( status_control_2 ) != 6'bxx0110  |-> sig_17 == clk_5 && auth_11 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( control_status_9 ) \n   6'h24 : begin\n     hw_6 = core_9\n     hw_15 = fsm_8;\n   end\n   default : begin \n     sig_10 <= cfg_3\n     hw_14 = cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_9) ( control_status_9 ) == ( 6'h24 ) |-> hw_6 == core_9 && hw_15 == fsm_8 ; endproperty \n property name; @(posedge clk_enable_9) ( control_status_9 ) != 6'h24  |-> sig_10 == cfg_3 && hw_14 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "case ( command_status_3 ) \n   7'h11 : begin\n     rx_1 <= fsm_14\n     fsm_13 = reg_16;\n   end\n   5'b10xx1 : begin\n     auth_18 <= tx_19\n     data_7 <= data_19;\n   end\n   default : begin \n     rst_1 <= hw_4\n     reg_15 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( command_status_3 ) == ( 7'h11 ) |-> rx_1 == fsm_14 && fsm_13 == reg_16 ; endproperty \n property name; @(negedge cpu_clock_1) ( command_status_3 ) == ( 5'b10xx1 ) |-> auth_18 == tx_19 && data_7 == data_19 ; endproperty \n property name; ( command_status_3 ) != 7'h11 && @(negedge cpu_clock_1) ( command_status_3 ) != 5'b10xx1  |-> rst_1 == hw_4 && reg_15 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   6'bx1xx0x : begin\n     core_6 = cfg_8\n     reg_5 = err_8\n     reg_19 <= tx_14;\n   end\n   7'b0x101xx : begin\n     chip_16 <= data_6\n     err_5 = rst_11\n     tx_12 = chip_5;\n   end\n   default : begin \n     rx_18 = chip_2\n     clk_13 = rst_13\n     fsm_19 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_2) ( interrupt_control_status_8 ) == ( 6'bx1xx0x ) |-> core_6 == cfg_8 && reg_5 == err_8 && reg_19 == tx_14 ; endproperty \n property name; @(negedge clock_div_2) ( interrupt_control_status_8 ) == ( 7'b0x101xx ) |-> chip_16 == data_6 && err_5 == rst_11 && tx_12 == chip_5 ; endproperty \n property name; ( interrupt_control_status_8 ) != 6'bx1xx0x && @(negedge clock_div_2) ( interrupt_control_status_8 ) != 7'b0x101xx  |-> rx_18 == chip_2 && clk_13 == rst_13 && fsm_19 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "case ( data_register_status_12 ) \n   7'b1011xxx : begin\n     auth_4 <= rst_2\n     rx_11 <= core_18;\n   end\n   7'bx00xxxx : begin\n     reg_14 = fsm_19\n     data_14 = chip_20;\n   end\n   default : begin \n     hw_12 = err_9\n     data_7 <= err_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( data_register_status_12 ) == ( 7'b1011xxx ) |-> auth_4 == rst_2 && rx_11 == core_18 ; endproperty \n property name; @(negedge clk_out_11) ( data_register_status_12 ) == ( 7'bx00xxxx ) |-> reg_14 == fsm_19 && data_14 == chip_20 ; endproperty \n property name; ( data_register_status_12 ) != 7'b1011xxx && @(negedge clk_out_11) ( data_register_status_12 ) != 7'bx00xxxx  |-> hw_12 == err_9 && data_7 == err_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( command_status_12 ) \n   4'b11x1 : begin\n     data_17 <= reg_2\n     auth_5 <= hw_13;\n   end\n   5'b01xx0 : begin\n     tx_12 <= clk_15\n     auth_17 = auth_2;\n   end\n   7'bx1xxx0x : begin\n     hw_12 <= rx_14\n     err_12 <= rst_18;\n   end\n   default : begin \n     data_8 <= core_2\n     fsm_16 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_13) ( command_status_12 ) == ( 4'b11x1 ) |-> data_17 == reg_2 && auth_5 == hw_13 ; endproperty \n property name; @(posedge clk_reset_13) ( command_status_12 ) == ( 5'b01xx0 ) |-> tx_12 == clk_15 && auth_17 == auth_2 ; endproperty \n property name; @(posedge clk_reset_13) ( command_status_12 ) == ( 7'bx1xxx0x ) |-> hw_12 == rx_14 && err_12 == rst_18 ; endproperty \n property name; ( command_status_12 ) != 4'b11x1 && ( command_status_12 ) != 5'b01xx0 && @(posedge clk_reset_13) ( command_status_12 ) != 7'bx1xxx0x  |-> data_8 == core_2 && fsm_16 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_13"
    },
    {
        "Code": "case ( operation_status_19 ) \n   6'h1b : begin\n     hw_8 <= tx_5\n     cfg_9 <= core_4\n     clk_11 <= clk_13;\n   end\n   6'bx0xx0x : begin\n     rst_9 = auth_18\n     sig_14 = tx_3\n     chip_11 = sig_17;\n   end\n   default : begin \n     cfg_16 <= auth_10\n     hw_1 <= core_14\n     rx_19 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( operation_status_19 ) == ( 6'h1b ) |-> hw_8 == tx_5 && cfg_9 == core_4 && clk_11 == clk_13 ; endproperty \n property name; @(negedge clk_enable_18) ( operation_status_19 ) == ( 6'bx0xx0x ) |-> rst_9 == auth_18 && sig_14 == tx_3 && chip_11 == sig_17 ; endproperty \n property name; ( operation_status_19 ) != 6'h1b && @(negedge clk_enable_18) ( operation_status_19 ) != 6'bx0xx0x  |-> cfg_16 == auth_10 && hw_1 == core_14 && rx_19 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( control_register_12 ) \n   4'hc : begin\n     fsm_3 = chip_10\n     data_18 <= rst_2\n     chip_6 <= data_11;\n   end\n   default : begin \n     data_2 = cfg_4\n     rst_11 = hw_16\n     rst_19 <= clk_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_18) ( control_register_12 ) == ( 4'hc ) |-> fsm_3 == chip_10 && data_18 == rst_2 && chip_6 == data_11 ; endproperty \n property name; @(posedge clk_enable_18) ( control_register_12 ) != 4'hc  |-> data_2 == cfg_4 && rst_11 == hw_16 && rst_19 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "case ( data_status_15 ) \n   4'h6 : begin\n     tx_9 <= rst_11\n     sig_16 <= reg_8;\n   end\n   7'b1xx1x1x : begin\n     fsm_14 = rst_13\n     sig_3 <= cfg_6;\n   end\n   6'bx10111 : begin\n     chip_14 <= sig_2\n     rx_2 = auth_19;\n   end\n   default : begin \n     tx_13 <= reg_13\n     data_2 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_12) ( data_status_15 ) == ( 4'h6 ) |-> tx_9 == rst_11 && sig_16 == reg_8 ; endproperty \n property name; @(negedge clk_out_12) ( data_status_15 ) == ( 7'b1xx1x1x ) |-> fsm_14 == rst_13 && sig_3 == cfg_6 ; endproperty \n property name; @(negedge clk_out_12) ( data_status_15 ) == ( 6'bx10111 ) |-> chip_14 == sig_2 && rx_2 == auth_19 ; endproperty \n property name; ( data_status_15 ) != 4'h6 && ( data_status_15 ) != 7'b1xx1x1x && @(negedge clk_out_12) ( data_status_15 ) != 6'bx10111  |-> tx_13 == reg_13 && data_2 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   7'b1x100x0 : begin\n     sig_6 = sig_3\n     rst_11 <= fsm_6;\n   end\n   7'b1x01x10 : begin\n     clk_1 = rst_9\n     fsm_4 <= data_18;\n   end\n   default : begin \n     reg_13 <= auth_15\n     cfg_17 <= fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( output_buffer_status_2 ) == ( 7'b1x100x0 ) |-> sig_6 == sig_3 && rst_11 == fsm_6 ; endproperty \n property name; @(posedge clk_osc_14) ( output_buffer_status_2 ) == ( 7'b1x01x10 ) |-> clk_1 == rst_9 && fsm_4 == data_18 ; endproperty \n property name; ( output_buffer_status_2 ) != 7'b1x100x0 && @(posedge clk_osc_14) ( output_buffer_status_2 ) != 7'b1x01x10  |-> reg_13 == auth_15 && cfg_17 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( interrupt_enable_10 ) \n   7'b11xx110 : begin\n     clk_4 <= chip_14\n     cfg_13 <= data_10\n     clk_17 <= cfg_16;\n   end\n   default : begin \n     fsm_13 = tx_19\n     auth_5 = fsm_9\n     err_3 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( interrupt_enable_10 ) == ( 7'b11xx110 ) |-> clk_4 == chip_14 && cfg_13 == data_10 && clk_17 == cfg_16 ; endproperty \n property name; @(negedge clk_out_20) ( interrupt_enable_10 ) != 7'b11xx110  |-> fsm_13 == tx_19 && auth_5 == fsm_9 && err_3 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( input_buffer_19 ) \n   7'h39 : begin\n     auth_11 <= sig_1\n     data_16 <= fsm_5;\n   end\n   7'bx10101x : begin\n     tx_18 <= clk_10\n     auth_2 <= core_3;\n   end\n   7'b1xx011x : begin\n     core_20 = clk_9\n     clk_16 = rst_17;\n   end\n   default : begin \n     sig_19 <= data_10\n     auth_13 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( input_buffer_19 ) == ( 7'h39 ) |-> auth_11 == sig_1 && data_16 == fsm_5 ; endproperty \n property name; @(negedge core_clock_18) ( input_buffer_19 ) == ( 7'bx10101x ) |-> tx_18 == clk_10 && auth_2 == core_3 ; endproperty \n property name; @(negedge core_clock_18) ( input_buffer_19 ) == ( 7'b1xx011x ) |-> core_20 == clk_9 && clk_16 == rst_17 ; endproperty \n property name; ( input_buffer_19 ) != 7'h39 && ( input_buffer_19 ) != 7'bx10101x && @(negedge core_clock_18) ( input_buffer_19 ) != 7'b1xx011x  |-> sig_19 == data_10 && auth_13 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( input_register_11 ) \n   7'bx1xx00x : begin\n     chip_1 <= rst_10\n     data_3 <= tx_1\n     hw_1 <= err_13;\n   end\n   5'b0xxxx : begin\n     core_16 = core_9\n     auth_13 <= err_16\n     hw_15 <= data_8;\n   end\n   default : begin \n     data_17 = data_11\n     data_14 = auth_5\n     fsm_4 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_19) ( input_register_11 ) == ( 7'bx1xx00x ) |-> chip_1 == rst_10 && data_3 == tx_1 && hw_1 == err_13 ; endproperty \n property name; @(negedge mem_clock_19) ( input_register_11 ) == ( 5'b0xxxx ) |-> core_16 == core_9 && auth_13 == err_16 && hw_15 == data_8 ; endproperty \n property name; ( input_register_11 ) != 7'bx1xx00x && @(negedge mem_clock_19) ( input_register_11 ) != 5'b0xxxx  |-> data_17 == data_11 && data_14 == auth_5 && fsm_4 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "case ( read_data_8 ) \n   5'b01x1x : begin\n     tx_20 <= err_16\n     rst_3 <= err_10;\n   end\n   7'b1101111 : begin\n     cfg_3 = auth_16\n     chip_9 <= core_3;\n   end\n   default : begin \n     reg_8 <= auth_7\n     chip_15 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_6) ( read_data_8 ) == ( 5'b01x1x ) |-> tx_20 == err_16 && rst_3 == err_10 ; endproperty \n property name; @(negedge clock_ctrl_6) ( read_data_8 ) == ( 7'b1101111 ) |-> cfg_3 == auth_16 && chip_9 == core_3 ; endproperty \n property name; ( read_data_8 ) != 5'b01x1x && @(negedge clock_ctrl_6) ( read_data_8 ) != 7'b1101111  |-> reg_8 == auth_7 && chip_15 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "case ( output_data_13 ) \n   7'b0xx0xx1 : begin\n     auth_8 = hw_14\n     data_4 = err_6\n     reg_14 <= clk_11;\n   end\n   7'bx101x1x : begin\n     chip_2 <= cfg_14\n     hw_6 = sig_3\n     hw_16 <= tx_11;\n   end\n   default : begin \n     core_5 <= rx_16\n     reg_8 <= data_3\n     fsm_10 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_4) ( output_data_13 ) == ( 7'b0xx0xx1 ) |-> auth_8 == hw_14 && data_4 == err_6 && reg_14 == clk_11 ; endproperty \n property name; @(posedge pll_clk_4) ( output_data_13 ) == ( 7'bx101x1x ) |-> chip_2 == cfg_14 && hw_6 == sig_3 && hw_16 == tx_11 ; endproperty \n property name; ( output_data_13 ) != 7'b0xx0xx1 && @(posedge pll_clk_4) ( output_data_13 ) != 7'bx101x1x  |-> core_5 == rx_16 && reg_8 == data_3 && fsm_10 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "case ( flag_control_15 ) \n   7'h44 : begin\n     hw_7 = reg_11\n     fsm_5 <= err_16;\n   end\n   7'h2b : begin\n     cfg_16 = hw_19\n     core_10 <= rx_1;\n   end\n   7'b100x101 : begin\n     auth_9 <= rx_16\n     hw_15 = fsm_20;\n   end\n   default : begin \n     tx_10 <= clk_9\n     sig_4 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( flag_control_15 ) == ( 7'h44 ) |-> hw_7 == reg_11 && fsm_5 == err_16 ; endproperty \n property name; @(posedge clk_osc_11) ( flag_control_15 ) == ( 7'h2b ) |-> cfg_16 == hw_19 && core_10 == rx_1 ; endproperty \n property name; @(posedge clk_osc_11) ( flag_control_15 ) == ( 7'b100x101 ) |-> auth_9 == rx_16 && hw_15 == fsm_20 ; endproperty \n property name; ( flag_control_15 ) != 7'h44 && ( flag_control_15 ) != 7'h2b && @(posedge clk_osc_11) ( flag_control_15 ) != 7'b100x101  |-> tx_10 == clk_9 && sig_4 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( control_output_3 ) \n   6'b0xx1xx : begin\n     tx_17 = hw_6\n     core_13 <= clk_8;\n   end\n   7'bxxx10xx : begin\n     clk_12 = err_19\n     data_4 <= reg_10;\n   end\n   6'h1c : begin\n     data_15 <= clk_9\n     sig_2 = hw_11;\n   end\n   default : begin \n     data_8 = auth_14\n     tx_15 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_19) ( control_output_3 ) == ( 6'b0xx1xx ) |-> tx_17 == hw_6 && core_13 == clk_8 ; endproperty \n property name; @(negedge bus_clock_19) ( control_output_3 ) == ( 7'bxxx10xx ) |-> clk_12 == err_19 && data_4 == reg_10 ; endproperty \n property name; @(negedge bus_clock_19) ( control_output_3 ) == ( 6'h1c ) |-> data_15 == clk_9 && sig_2 == hw_11 ; endproperty \n property name; ( control_output_3 ) != 6'b0xx1xx && ( control_output_3 ) != 7'bxxx10xx && @(negedge bus_clock_19) ( control_output_3 ) != 6'h1c  |-> data_8 == auth_14 && tx_15 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "case ( command_word_15 ) \n   cfg_8 : begin\n     rst_20 = auth_14\n     clk_2 = core_6;\n   end\n   default : begin \n     err_18 = rst_13\n     sig_11 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( command_word_15 ) == ( cfg_8 ) |-> rst_20 == auth_14 && clk_2 == core_6 ; endproperty \n property name; @(posedge main_clk_14) ( command_word_15 ) != cfg_8  |-> err_18 == rst_13 && sig_11 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( command_status_1 ) \n   7'b00xxx00 : begin\n     sig_13 <= data_6\n     clk_11 = data_1\n     tx_19 <= hw_17;\n   end\n   default : begin \n     tx_5 = cfg_8\n     tx_11 = core_5\n     sig_10 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_7) ( command_status_1 ) == ( 7'b00xxx00 ) |-> sig_13 == data_6 && clk_11 == data_1 && tx_19 == hw_17 ; endproperty \n property name; @(negedge core_clock_7) ( command_status_1 ) != 7'b00xxx00  |-> tx_5 == cfg_8 && tx_11 == core_5 && sig_10 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "case ( counter_12 ) \n   7'bxx1xxx1 : begin\n     hw_10 = rx_14\n     rst_7 <= hw_11\n     cfg_2 <= fsm_19;\n   end\n   default : begin \n     chip_11 <= cfg_20\n     sig_17 <= tx_10\n     err_13 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( counter_12 ) == ( 7'bxx1xxx1 ) |-> hw_10 == rx_14 && rst_7 == hw_11 && cfg_2 == fsm_19 ; endproperty \n property name; @(posedge clk_gen_7) ( counter_12 ) != 7'bxx1xxx1  |-> chip_11 == cfg_20 && sig_17 == tx_10 && err_13 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( output_status_8 ) \n   5'b0011x : begin\n     core_17 <= data_9\n     core_15 <= err_1\n     core_13 <= sig_9;\n   end\n   default : begin \n     rx_1 = rx_7\n     data_11 = tx_11\n     rst_11 <= auth_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_1) ( output_status_8 ) == ( 5'b0011x ) |-> core_17 == data_9 && core_15 == err_1 && core_13 == sig_9 ; endproperty \n property name; @(posedge clk_signal_1) ( output_status_8 ) != 5'b0011x  |-> rx_1 == rx_7 && data_11 == tx_11 && rst_11 == auth_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_1"
    },
    {
        "Code": "case ( data_in_4 ) \n   5'bx101x : begin\n     core_2 = sig_16\n     tx_15 <= cfg_3\n     hw_18 = core_10;\n   end\n   7'h5d : begin\n     rx_16 = core_12\n     chip_3 = cfg_1\n     tx_8 = err_3;\n   end\n   5'b111x0 : begin\n     rx_20 <= data_16\n     auth_15 = tx_19\n     chip_4 = err_17;\n   end\n   default : begin \n     cfg_17 = data_5\n     reg_4 = cfg_12\n     sig_3 = rx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( data_in_4 ) == ( 5'bx101x ) |-> core_2 == sig_16 && tx_15 == cfg_3 && hw_18 == core_10 ; endproperty \n property name; @(negedge clock_ctrl_13) ( data_in_4 ) == ( 7'h5d ) |-> rx_16 == core_12 && chip_3 == cfg_1 && tx_8 == err_3 ; endproperty \n property name; @(negedge clock_ctrl_13) ( data_in_4 ) == ( 5'b111x0 ) |-> rx_20 == data_16 && auth_15 == tx_19 && chip_4 == err_17 ; endproperty \n property name; ( data_in_4 ) != 5'bx101x && ( data_in_4 ) != 7'h5d && @(negedge clock_ctrl_13) ( data_in_4 ) != 5'b111x0  |-> cfg_17 == data_5 && reg_4 == cfg_12 && sig_3 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'b00100x0 : begin\n     data_19 <= err_3\n     rst_8 <= sig_1;\n   end\n   default : begin \n     core_1 <= rst_6\n     reg_7 = fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_18) ( instruction_buffer_5 ) == ( 7'b00100x0 ) |-> data_19 == err_3 && rst_8 == sig_1 ; endproperty \n property name; @(negedge cpu_clock_18) ( instruction_buffer_5 ) != 7'b00100x0  |-> core_1 == rst_6 && reg_7 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "case ( address_20 ) \n   6'b100x01 : begin\n     fsm_15 <= reg_9\n     err_3 <= clk_20;\n   end\n   7'b10x0x1x : begin\n     cfg_13 = auth_8\n     cfg_18 = chip_11;\n   end\n   default : begin \n     core_9 = sig_14\n     core_11 <= err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_10) ( address_20 ) == ( 6'b100x01 ) |-> fsm_15 == reg_9 && err_3 == clk_20 ; endproperty \n property name; @(negedge main_clk_10) ( address_20 ) == ( 7'b10x0x1x ) |-> cfg_13 == auth_8 && cfg_18 == chip_11 ; endproperty \n property name; ( address_20 ) != 6'b100x01 && @(negedge main_clk_10) ( address_20 ) != 7'b10x0x1x  |-> core_9 == sig_14 && core_11 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "case ( data_control_status_17 ) \n   7'h5d : begin\n     rx_15 = sig_15\n     hw_6 = fsm_5;\n   end\n   7'bxxx10xx : begin\n     err_4 <= err_1\n     chip_13 = auth_16;\n   end\n   7'b1x0x110 : begin\n     rst_18 = reg_6\n     auth_18 = cfg_7;\n   end\n   default : begin \n     sig_18 <= err_13\n     cfg_9 = cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( data_control_status_17 ) == ( 7'h5d ) |-> rx_15 == sig_15 && hw_6 == fsm_5 ; endproperty \n property name; @(negedge async_clk_8) ( data_control_status_17 ) == ( 7'bxxx10xx ) |-> err_4 == err_1 && chip_13 == auth_16 ; endproperty \n property name; @(negedge async_clk_8) ( data_control_status_17 ) == ( 7'b1x0x110 ) |-> rst_18 == reg_6 && auth_18 == cfg_7 ; endproperty \n property name; ( data_control_status_17 ) != 7'h5d && ( data_control_status_17 ) != 7'bxxx10xx && @(negedge async_clk_8) ( data_control_status_17 ) != 7'b1x0x110  |-> sig_18 == err_13 && cfg_9 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( end_address_7 ) \n   4'b1011 : begin\n     sig_14 <= chip_4\n     core_19 <= err_12;\n   end\n   7'bxxxxxx0 : begin\n     cfg_7 <= reg_5\n     tx_5 = rst_10;\n   end\n   default : begin \n     rst_17 = hw_12\n     reg_14 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_16) ( end_address_7 ) == ( 4'b1011 ) |-> sig_14 == chip_4 && core_19 == err_12 ; endproperty \n property name; @(negedge clk_out_16) ( end_address_7 ) == ( 7'bxxxxxx0 ) |-> cfg_7 == reg_5 && tx_5 == rst_10 ; endproperty \n property name; ( end_address_7 ) != 4'b1011 && @(negedge clk_out_16) ( end_address_7 ) != 7'bxxxxxx0  |-> rst_17 == hw_12 && reg_14 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'b0x1xxx : begin\n     data_3 <= tx_9\n     auth_5 <= auth_20\n     rst_5 = fsm_13;\n   end\n   4'bx101 : begin\n     hw_20 = rx_13\n     fsm_15 <= auth_9\n     auth_16 <= sig_6;\n   end\n   7'b1xxx1xx : begin\n     hw_3 <= data_6\n     sig_2 <= core_1\n     fsm_16 = rst_15;\n   end\n   default : begin \n     chip_14 <= auth_15\n     fsm_3 <= sig_19\n     sig_8 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_9) ( transfer_complete_11 ) == ( 6'b0x1xxx ) |-> data_3 == tx_9 && auth_5 == auth_20 && rst_5 == fsm_13 ; endproperty \n property name; @(posedge mem_clock_9) ( transfer_complete_11 ) == ( 4'bx101 ) |-> hw_20 == rx_13 && fsm_15 == auth_9 && auth_16 == sig_6 ; endproperty \n property name; @(posedge mem_clock_9) ( transfer_complete_11 ) == ( 7'b1xxx1xx ) |-> hw_3 == data_6 && sig_2 == core_1 && fsm_16 == rst_15 ; endproperty \n property name; ( transfer_complete_11 ) != 6'b0x1xxx && ( transfer_complete_11 ) != 4'bx101 && @(posedge mem_clock_9) ( transfer_complete_11 ) != 7'b1xxx1xx  |-> chip_14 == auth_15 && fsm_3 == sig_19 && sig_8 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "case ( read_enable_16 ) \n   4'h5 : begin\n     auth_4 = rst_14\n     chip_1 <= chip_10\n     chip_13 = data_4;\n   end\n   6'b011xx1 : begin\n     hw_8 = tx_14\n     hw_17 = cfg_4\n     fsm_6 <= tx_3;\n   end\n   6'b11xx1x : begin\n     rx_19 = auth_20\n     cfg_6 <= err_14\n     sig_9 = rx_4;\n   end\n   default : begin \n     fsm_11 <= err_5\n     rx_11 <= clk_12\n     rx_10 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( read_enable_16 ) == ( 4'h5 ) |-> auth_4 == rst_14 && chip_1 == chip_10 && chip_13 == data_4 ; endproperty \n property name; @(posedge clk_in_4) ( read_enable_16 ) == ( 6'b011xx1 ) |-> hw_8 == tx_14 && hw_17 == cfg_4 && fsm_6 == tx_3 ; endproperty \n property name; @(posedge clk_in_4) ( read_enable_16 ) == ( 6'b11xx1x ) |-> rx_19 == auth_20 && cfg_6 == err_14 && sig_9 == rx_4 ; endproperty \n property name; ( read_enable_16 ) != 4'h5 && ( read_enable_16 ) != 6'b011xx1 && @(posedge clk_in_4) ( read_enable_16 ) != 6'b11xx1x  |-> fsm_11 == err_5 && rx_11 == clk_12 && rx_10 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( ready_register_15 ) \n   7'b0111x0x : begin\n     core_2 = rx_5\n     chip_14 = rst_13\n     clk_9 = data_5;\n   end\n   6'b100110 : begin\n     reg_5 = tx_13\n     cfg_14 <= hw_8\n     tx_7 <= reg_15;\n   end\n   7'bxx0001x : begin\n     data_15 = chip_4\n     tx_12 <= hw_12\n     fsm_20 = rx_10;\n   end\n   default : begin \n     sig_6 = core_6\n     core_4 = cfg_1\n     tx_1 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( ready_register_15 ) == ( 7'b0111x0x ) |-> core_2 == rx_5 && chip_14 == rst_13 && clk_9 == data_5 ; endproperty \n property name; @(posedge clk_reset_2) ( ready_register_15 ) == ( 6'b100110 ) |-> reg_5 == tx_13 && cfg_14 == hw_8 && tx_7 == reg_15 ; endproperty \n property name; @(posedge clk_reset_2) ( ready_register_15 ) == ( 7'bxx0001x ) |-> data_15 == chip_4 && tx_12 == hw_12 && fsm_20 == rx_10 ; endproperty \n property name; ( ready_register_15 ) != 7'b0111x0x && ( ready_register_15 ) != 6'b100110 && @(posedge clk_reset_2) ( ready_register_15 ) != 7'bxx0001x  |-> sig_6 == core_6 && core_4 == cfg_1 && tx_1 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( output_register_status_14 ) \n   7'h56 : begin\n     rx_6 = chip_12\n     clk_4 <= reg_16;\n   end\n   7'h40 : begin\n     rst_3 <= reg_4\n     rx_15 = data_11;\n   end\n   default : begin \n     data_11 = auth_18\n     reg_16 = rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_17) ( output_register_status_14 ) == ( 7'h56 ) |-> rx_6 == chip_12 && clk_4 == reg_16 ; endproperty \n property name; @(negedge clk_gen_17) ( output_register_status_14 ) == ( 7'h40 ) |-> rst_3 == reg_4 && rx_15 == data_11 ; endproperty \n property name; ( output_register_status_14 ) != 7'h56 && @(negedge clk_gen_17) ( output_register_status_14 ) != 7'h40  |-> data_11 == auth_18 && reg_16 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_17"
    },
    {
        "Code": "case ( status_register_8 ) \n   6'h13 : begin\n     data_15 = rx_16\n     rx_17 = clk_14\n     tx_19 <= rst_11;\n   end\n   default : begin \n     rst_11 <= rx_11\n     rst_15 <= hw_5\n     clk_4 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( status_register_8 ) == ( 6'h13 ) |-> data_15 == rx_16 && rx_17 == clk_14 && tx_19 == rst_11 ; endproperty \n property name; @(negedge sys_clk_1) ( status_register_8 ) != 6'h13  |-> rst_11 == rx_11 && rst_15 == hw_5 && clk_4 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( flag_status_15 ) \n   7'b01xx0x1 : begin\n     chip_13 <= data_1\n     fsm_11 = chip_6\n     core_9 = rst_8;\n   end\n   data_20 : begin\n     auth_16 <= rx_10\n     tx_5 <= auth_7\n     rx_9 = rx_13;\n   end\n   default : begin \n     data_5 = core_8\n     data_9 = auth_16\n     hw_8 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_3) ( flag_status_15 ) == ( 7'b01xx0x1 ) |-> chip_13 == data_1 && fsm_11 == chip_6 && core_9 == rst_8 ; endproperty \n property name; @(posedge ref_clk_3) ( flag_status_15 ) == ( data_20 ) |-> auth_16 == rx_10 && tx_5 == auth_7 && rx_9 == rx_13 ; endproperty \n property name; ( flag_status_15 ) != 7'b01xx0x1 && @(posedge ref_clk_3) ( flag_status_15 ) != data_20  |-> data_5 == core_8 && data_9 == auth_16 && hw_8 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "case ( command_register_14 ) \n   7'b1100x1x : begin\n     chip_5 = sig_14\n     rst_3 = tx_3;\n   end\n   default : begin \n     cfg_7 = rx_2\n     core_16 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( command_register_14 ) == ( 7'b1100x1x ) |-> chip_5 == sig_14 && rst_3 == tx_3 ; endproperty \n property name; @(posedge clk_in_15) ( command_register_14 ) != 7'b1100x1x  |-> cfg_7 == rx_2 && core_16 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'b1011001 : begin\n     clk_5 = clk_19\n     sig_12 <= rx_6;\n   end\n   3'bx00 : begin\n     rst_7 = chip_12\n     fsm_20 <= chip_16;\n   end\n   3'b1xx : begin\n     core_17 = auth_2\n     clk_17 = tx_2;\n   end\n   default : begin \n     sig_13 = auth_10\n     auth_15 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_2) ( acknowledge_5 ) == ( 7'b1011001 ) |-> clk_5 == clk_19 && sig_12 == rx_6 ; endproperty \n property name; @(posedge clk_gen_2) ( acknowledge_5 ) == ( 3'bx00 ) |-> rst_7 == chip_12 && fsm_20 == chip_16 ; endproperty \n property name; @(posedge clk_gen_2) ( acknowledge_5 ) == ( 3'b1xx ) |-> core_17 == auth_2 && clk_17 == tx_2 ; endproperty \n property name; ( acknowledge_5 ) != 7'b1011001 && ( acknowledge_5 ) != 3'bx00 && @(posedge clk_gen_2) ( acknowledge_5 ) != 3'b1xx  |-> sig_13 == auth_10 && auth_15 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'b1100x01 : begin\n     hw_15 = sig_4\n     core_20 <= chip_13;\n   end\n   7'b1011111 : begin\n     err_8 = clk_12\n     reg_18 = tx_15;\n   end\n   7'b00100x0 : begin\n     rx_16 <= chip_9\n     fsm_14 = clk_3;\n   end\n   default : begin \n     hw_7 = core_12\n     cfg_12 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( output_data_19 ) == ( 7'b1100x01 ) |-> hw_15 == sig_4 && core_20 == chip_13 ; endproperty \n property name; @(negedge clk_enable_7) ( output_data_19 ) == ( 7'b1011111 ) |-> err_8 == clk_12 && reg_18 == tx_15 ; endproperty \n property name; @(negedge clk_enable_7) ( output_data_19 ) == ( 7'b00100x0 ) |-> rx_16 == chip_9 && fsm_14 == clk_3 ; endproperty \n property name; ( output_data_19 ) != 7'b1100x01 && ( output_data_19 ) != 7'b1011111 && @(negedge clk_enable_7) ( output_data_19 ) != 7'b00100x0  |-> hw_7 == core_12 && cfg_12 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( status_register_16 ) \n   7'bxx0xx0x : begin\n     chip_3 = cfg_2\n     hw_20 = err_11;\n   end\n   default : begin \n     hw_6 <= auth_5\n     hw_11 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_6) ( status_register_16 ) == ( 7'bxx0xx0x ) |-> chip_3 == cfg_2 && hw_20 == err_11 ; endproperty \n property name; @(negedge clk_signal_6) ( status_register_16 ) != 7'bxx0xx0x  |-> hw_6 == auth_5 && hw_11 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   6'bxxx00x : begin\n     cfg_18 = clk_16\n     reg_8 <= fsm_16;\n   end\n   default : begin \n     err_2 <= fsm_8\n     rst_3 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( data_status_register_status_7 ) == ( 6'bxxx00x ) |-> cfg_18 == clk_16 && reg_8 == fsm_16 ; endproperty \n property name; @(negedge clk_gen_15) ( data_status_register_status_7 ) != 6'bxxx00x  |-> err_2 == fsm_8 && rst_3 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( output_register_status_12 ) \n   4'b101x : begin\n     auth_7 = auth_11\n     hw_11 <= cfg_3;\n   end\n   7'bx001101 : begin\n     fsm_9 <= rx_19\n     sig_12 = hw_17;\n   end\n   default : begin \n     chip_14 <= reg_18\n     fsm_8 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_14) ( output_register_status_12 ) == ( 4'b101x ) |-> auth_7 == auth_11 && hw_11 == cfg_3 ; endproperty \n property name; @(negedge core_clock_14) ( output_register_status_12 ) == ( 7'bx001101 ) |-> fsm_9 == rx_19 && sig_12 == hw_17 ; endproperty \n property name; ( output_register_status_12 ) != 4'b101x && @(negedge core_clock_14) ( output_register_status_12 ) != 7'bx001101  |-> chip_14 == reg_18 && fsm_8 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "case ( instruction_register_7 ) \n   6'hc : begin\n     clk_19 <= data_1\n     sig_15 = reg_18\n     fsm_8 <= hw_16;\n   end\n   6'bx0x110 : begin\n     data_19 <= chip_9\n     cfg_12 = tx_7\n     reg_13 = err_11;\n   end\n   default : begin \n     data_10 <= data_12\n     core_11 = rx_6\n     chip_4 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_1) ( instruction_register_7 ) == ( 6'hc ) |-> clk_19 == data_1 && sig_15 == reg_18 && fsm_8 == hw_16 ; endproperty \n property name; @(negedge async_clk_1) ( instruction_register_7 ) == ( 6'bx0x110 ) |-> data_19 == chip_9 && cfg_12 == tx_7 && reg_13 == err_11 ; endproperty \n property name; ( instruction_register_7 ) != 6'hc && @(negedge async_clk_1) ( instruction_register_7 ) != 6'bx0x110  |-> data_10 == data_12 && core_11 == rx_6 && chip_4 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "case ( data_status_register_12 ) \n   7'b01xx111 : begin\n     auth_2 = hw_17\n     fsm_3 <= sig_6\n     rx_12 <= hw_9;\n   end\n   6'b01xx10 : begin\n     sig_11 = rst_19\n     err_7 <= cfg_6\n     err_20 = reg_5;\n   end\n   7'b01xxxxx : begin\n     tx_19 <= auth_5\n     chip_16 = tx_20\n     core_19 <= clk_17;\n   end\n   default : begin \n     sig_7 <= sig_4\n     cfg_4 <= tx_4\n     reg_10 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_9) ( data_status_register_12 ) == ( 7'b01xx111 ) |-> auth_2 == hw_17 && fsm_3 == sig_6 && rx_12 == hw_9 ; endproperty \n property name; @(posedge fast_clk_9) ( data_status_register_12 ) == ( 6'b01xx10 ) |-> sig_11 == rst_19 && err_7 == cfg_6 && err_20 == reg_5 ; endproperty \n property name; @(posedge fast_clk_9) ( data_status_register_12 ) == ( 7'b01xxxxx ) |-> tx_19 == auth_5 && chip_16 == tx_20 && core_19 == clk_17 ; endproperty \n property name; ( data_status_register_12 ) != 7'b01xx111 && ( data_status_register_12 ) != 6'b01xx10 && @(posedge fast_clk_9) ( data_status_register_12 ) != 7'b01xxxxx  |-> sig_7 == sig_4 && cfg_4 == tx_4 && reg_10 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_9"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   7'bxx1x1xx : begin\n     sig_1 = cfg_12\n     auth_11 <= err_19\n     clk_18 <= auth_13;\n   end\n   default : begin \n     cfg_18 <= chip_9\n     hw_5 <= err_7\n     err_5 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( input_buffer_11 ) == ( 7'bxx1x1xx ) |-> sig_1 == cfg_12 && auth_11 == err_19 && clk_18 == auth_13 ; endproperty \n property name; @(posedge mem_clock_10) ( input_buffer_11 ) != 7'bxx1x1xx  |-> cfg_18 == chip_9 && hw_5 == err_7 && err_5 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( status_output_9 ) \n   6'h19 : begin\n     clk_14 = rst_13\n     rx_16 = core_7;\n   end\n   7'bxx0xxxx : begin\n     hw_12 <= cfg_4\n     fsm_6 <= clk_12;\n   end\n   5'h6 : begin\n     cfg_16 <= hw_8\n     auth_8 = data_20;\n   end\n   default : begin \n     sig_4 = data_12\n     reg_3 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( status_output_9 ) == ( 6'h19 ) |-> clk_14 == rst_13 && rx_16 == core_7 ; endproperty \n property name; @(posedge clock_ctrl_16) ( status_output_9 ) == ( 7'bxx0xxxx ) |-> hw_12 == cfg_4 && fsm_6 == clk_12 ; endproperty \n property name; @(posedge clock_ctrl_16) ( status_output_9 ) == ( 5'h6 ) |-> cfg_16 == hw_8 && auth_8 == data_20 ; endproperty \n property name; ( status_output_9 ) != 6'h19 && ( status_output_9 ) != 7'bxx0xxxx && @(posedge clock_ctrl_16) ( status_output_9 ) != 5'h6  |-> sig_4 == data_12 && reg_3 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   7'h1e : begin\n     data_17 <= clk_5\n     reg_6 <= fsm_4;\n   end\n   7'b0x00xxx : begin\n     rst_17 <= clk_15\n     cfg_16 = core_6;\n   end\n   6'bx01100 : begin\n     data_4 <= tx_17\n     err_11 = auth_7;\n   end\n   default : begin \n     cfg_14 = fsm_7\n     err_19 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( data_status_register_status_7 ) == ( 7'h1e ) |-> data_17 == clk_5 && reg_6 == fsm_4 ; endproperty \n property name; @(posedge core_clock_11) ( data_status_register_status_7 ) == ( 7'b0x00xxx ) |-> rst_17 == clk_15 && cfg_16 == core_6 ; endproperty \n property name; @(posedge core_clock_11) ( data_status_register_status_7 ) == ( 6'bx01100 ) |-> data_4 == tx_17 && err_11 == auth_7 ; endproperty \n property name; ( data_status_register_status_7 ) != 7'h1e && ( data_status_register_status_7 ) != 7'b0x00xxx && @(posedge core_clock_11) ( data_status_register_status_7 ) != 6'bx01100  |-> cfg_14 == fsm_7 && err_19 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   3'bx10 : begin\n     chip_11 <= rst_19\n     core_1 = err_10;\n   end\n   6'h9 : begin\n     rst_2 = auth_19\n     tx_17 <= err_9;\n   end\n   5'b01xxx : begin\n     core_17 = chip_17\n     tx_7 <= rx_17;\n   end\n   default : begin \n     core_20 = clk_19\n     data_16 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_1) ( output_buffer_9 ) == ( 3'bx10 ) |-> chip_11 == rst_19 && core_1 == err_10 ; endproperty \n property name; @(posedge clock_source_1) ( output_buffer_9 ) == ( 6'h9 ) |-> rst_2 == auth_19 && tx_17 == err_9 ; endproperty \n property name; @(posedge clock_source_1) ( output_buffer_9 ) == ( 5'b01xxx ) |-> core_17 == chip_17 && tx_7 == rx_17 ; endproperty \n property name; ( output_buffer_9 ) != 3'bx10 && ( output_buffer_9 ) != 6'h9 && @(posedge clock_source_1) ( output_buffer_9 ) != 5'b01xxx  |-> core_20 == clk_19 && data_16 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_1"
    },
    {
        "Code": "case ( control_flag_17 ) \n   7'h4e : begin\n     err_10 <= tx_8\n     tx_16 = clk_20\n     rst_2 <= core_1;\n   end\n   7'b0111010 : begin\n     rx_10 <= rx_3\n     rx_4 <= data_14\n     clk_4 <= hw_9;\n   end\n   5'b01xxx : begin\n     err_11 = clk_1\n     hw_12 = fsm_12\n     rst_20 <= clk_10;\n   end\n   default : begin \n     cfg_16 = auth_7\n     tx_14 = hw_18\n     tx_5 <= reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_10) ( control_flag_17 ) == ( 7'h4e ) |-> err_10 == tx_8 && tx_16 == clk_20 && rst_2 == core_1 ; endproperty \n property name; @(negedge clk_out_10) ( control_flag_17 ) == ( 7'b0111010 ) |-> rx_10 == rx_3 && rx_4 == data_14 && clk_4 == hw_9 ; endproperty \n property name; @(negedge clk_out_10) ( control_flag_17 ) == ( 5'b01xxx ) |-> err_11 == clk_1 && hw_12 == fsm_12 && rst_20 == clk_10 ; endproperty \n property name; ( control_flag_17 ) != 7'h4e && ( control_flag_17 ) != 7'b0111010 && @(negedge clk_out_10) ( control_flag_17 ) != 5'b01xxx  |-> cfg_16 == auth_7 && tx_14 == hw_18 && tx_5 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "case ( write_complete_6 ) \n   5'b0xx00 : begin\n     data_2 = rx_19\n     fsm_17 = chip_20\n     fsm_4 = cfg_11;\n   end\n   4'bxx00 : begin\n     sig_9 = core_8\n     data_4 <= fsm_3\n     data_12 <= chip_9;\n   end\n   default : begin \n     core_16 = err_9\n     core_3 <= cfg_3\n     hw_6 = err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_20) ( write_complete_6 ) == ( 5'b0xx00 ) |-> data_2 == rx_19 && fsm_17 == chip_20 && fsm_4 == cfg_11 ; endproperty \n property name; @(negedge clock_ctrl_20) ( write_complete_6 ) == ( 4'bxx00 ) |-> sig_9 == core_8 && data_4 == fsm_3 && data_12 == chip_9 ; endproperty \n property name; ( write_complete_6 ) != 5'b0xx00 && @(negedge clock_ctrl_20) ( write_complete_6 ) != 4'bxx00  |-> core_16 == err_9 && core_3 == cfg_3 && hw_6 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "case ( input_status_5 ) \n   6'b1x1100 : begin\n     data_1 <= core_17\n     auth_18 = rx_11;\n   end\n   default : begin \n     clk_12 = rx_17\n     tx_1 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( input_status_5 ) == ( 6'b1x1100 ) |-> data_1 == core_17 && auth_18 == rx_11 ; endproperty \n property name; @(posedge bus_clock_5) ( input_status_5 ) != 6'b1x1100  |-> clk_12 == rx_17 && tx_1 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( output_status_register_20 ) \n   5'h13 : begin\n     fsm_11 = rst_16\n     hw_4 <= tx_15\n     sig_13 = tx_2;\n   end\n   err_4 : begin\n     clk_2 <= auth_15\n     tx_4 = rx_9\n     chip_13 <= err_7;\n   end\n   default : begin \n     core_19 <= fsm_4\n     err_19 <= clk_18\n     hw_17 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_10) ( output_status_register_20 ) == ( 5'h13 ) |-> fsm_11 == rst_16 && hw_4 == tx_15 && sig_13 == tx_2 ; endproperty \n property name; @(negedge clk_signal_10) ( output_status_register_20 ) == ( err_4 ) |-> clk_2 == auth_15 && tx_4 == rx_9 && chip_13 == err_7 ; endproperty \n property name; ( output_status_register_20 ) != 5'h13 && @(negedge clk_signal_10) ( output_status_register_20 ) != err_4  |-> core_19 == fsm_4 && err_19 == clk_18 && hw_17 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "case ( data_buffer_status_8 ) \n   7'b1100x01 : begin\n     cfg_7 <= reg_4\n     core_18 = rx_16\n     auth_1 <= hw_5;\n   end\n   6'b01000x : begin\n     rx_2 = err_13\n     hw_4 <= tx_4\n     sig_14 <= clk_20;\n   end\n   7'b10xx011 : begin\n     cfg_6 <= cfg_1\n     sig_6 <= tx_11\n     sig_12 <= clk_14;\n   end\n   default : begin \n     err_14 <= rx_17\n     fsm_10 <= sig_16\n     chip_4 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( data_buffer_status_8 ) == ( 7'b1100x01 ) |-> cfg_7 == reg_4 && core_18 == rx_16 && auth_1 == hw_5 ; endproperty \n property name; @(negedge mem_clock_13) ( data_buffer_status_8 ) == ( 6'b01000x ) |-> rx_2 == err_13 && hw_4 == tx_4 && sig_14 == clk_20 ; endproperty \n property name; @(negedge mem_clock_13) ( data_buffer_status_8 ) == ( 7'b10xx011 ) |-> cfg_6 == cfg_1 && sig_6 == tx_11 && sig_12 == clk_14 ; endproperty \n property name; ( data_buffer_status_8 ) != 7'b1100x01 && ( data_buffer_status_8 ) != 6'b01000x && @(negedge mem_clock_13) ( data_buffer_status_8 ) != 7'b10xx011  |-> err_14 == rx_17 && fsm_10 == sig_16 && chip_4 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( end_address_14 ) \n   6'b01000x : begin\n     reg_16 = err_10\n     rst_12 = rx_17\n     reg_11 <= auth_19;\n   end\n   6'b110010 : begin\n     err_11 <= auth_13\n     hw_11 = cfg_5\n     sig_3 <= tx_9;\n   end\n   default : begin \n     data_15 = fsm_19\n     rst_5 = hw_14\n     clk_5 <= sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( end_address_14 ) == ( 6'b01000x ) |-> reg_16 == err_10 && rst_12 == rx_17 && reg_11 == auth_19 ; endproperty \n property name; @(negedge clk_enable_15) ( end_address_14 ) == ( 6'b110010 ) |-> err_11 == auth_13 && hw_11 == cfg_5 && sig_3 == tx_9 ; endproperty \n property name; ( end_address_14 ) != 6'b01000x && @(negedge clk_enable_15) ( end_address_14 ) != 6'b110010  |-> data_15 == fsm_19 && rst_5 == hw_14 && clk_5 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( transfer_complete_1 ) \n   5'bxxx0x : begin\n     data_10 = rx_1\n     hw_2 = err_9\n     clk_17 = reg_13;\n   end\n   6'h14 : begin\n     core_17 = err_19\n     sig_10 <= rst_17\n     sig_9 = cfg_20;\n   end\n   7'b1000x0x : begin\n     err_11 <= cfg_13\n     sig_18 <= hw_9\n     hw_1 <= core_2;\n   end\n   default : begin \n     chip_4 <= auth_9\n     data_15 <= chip_11\n     core_1 = clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_4) ( transfer_complete_1 ) == ( 5'bxxx0x ) |-> data_10 == rx_1 && hw_2 == err_9 && clk_17 == reg_13 ; endproperty \n property name; @(negedge async_clk_4) ( transfer_complete_1 ) == ( 6'h14 ) |-> core_17 == err_19 && sig_10 == rst_17 && sig_9 == cfg_20 ; endproperty \n property name; @(negedge async_clk_4) ( transfer_complete_1 ) == ( 7'b1000x0x ) |-> err_11 == cfg_13 && sig_18 == hw_9 && hw_1 == core_2 ; endproperty \n property name; ( transfer_complete_1 ) != 5'bxxx0x && ( transfer_complete_1 ) != 6'h14 && @(negedge async_clk_4) ( transfer_complete_1 ) != 7'b1000x0x  |-> chip_4 == auth_9 && data_15 == chip_11 && core_1 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_4"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'bx11xx1x : begin\n     rx_9 = auth_15\n     hw_14 <= sig_7;\n   end\n   7'b01x0x0x : begin\n     sig_14 = reg_14\n     cfg_10 = fsm_4;\n   end\n   7'bx1x0x00 : begin\n     sig_19 = tx_4\n     err_19 = auth_4;\n   end\n   default : begin \n     chip_7 = tx_5\n     hw_11 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_11) ( flag_control_10 ) == ( 7'bx11xx1x ) |-> rx_9 == auth_15 && hw_14 == sig_7 ; endproperty \n property name; @(negedge main_clk_11) ( flag_control_10 ) == ( 7'b01x0x0x ) |-> sig_14 == reg_14 && cfg_10 == fsm_4 ; endproperty \n property name; @(negedge main_clk_11) ( flag_control_10 ) == ( 7'bx1x0x00 ) |-> sig_19 == tx_4 && err_19 == auth_4 ; endproperty \n property name; ( flag_control_10 ) != 7'bx11xx1x && ( flag_control_10 ) != 7'b01x0x0x && @(negedge main_clk_11) ( flag_control_10 ) != 7'bx1x0x00  |-> chip_7 == tx_5 && hw_11 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_11"
    },
    {
        "Code": "case ( output_status_13 ) \n   7'b0111010 : begin\n     data_6 <= err_16\n     rst_18 = chip_16\n     chip_19 <= tx_9;\n   end\n   6'b1x0xx0 : begin\n     sig_1 <= hw_10\n     auth_2 = data_16\n     cfg_13 <= rst_20;\n   end\n   7'b010101x : begin\n     reg_5 = data_18\n     auth_16 <= fsm_6\n     rx_8 <= tx_16;\n   end\n   default : begin \n     fsm_14 <= data_2\n     sig_11 = fsm_20\n     clk_13 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_16) ( output_status_13 ) == ( 7'b0111010 ) |-> data_6 == err_16 && rst_18 == chip_16 && chip_19 == tx_9 ; endproperty \n property name; @(posedge clk_reset_16) ( output_status_13 ) == ( 6'b1x0xx0 ) |-> sig_1 == hw_10 && auth_2 == data_16 && cfg_13 == rst_20 ; endproperty \n property name; @(posedge clk_reset_16) ( output_status_13 ) == ( 7'b010101x ) |-> reg_5 == data_18 && auth_16 == fsm_6 && rx_8 == tx_16 ; endproperty \n property name; ( output_status_13 ) != 7'b0111010 && ( output_status_13 ) != 6'b1x0xx0 && @(posedge clk_reset_16) ( output_status_13 ) != 7'b010101x  |-> fsm_14 == data_2 && sig_11 == fsm_20 && clk_13 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "case ( flag_control_status_4 ) \n   6'bx01x10 : begin\n     sig_6 <= rst_3\n     chip_4 = err_15;\n   end\n   6'bxxx010 : begin\n     sig_3 = fsm_14\n     auth_9 <= core_1;\n   end\n   7'h5d : begin\n     auth_19 <= rx_7\n     rst_13 <= core_8;\n   end\n   default : begin \n     rx_9 = core_13\n     chip_18 = hw_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( flag_control_status_4 ) == ( 6'bx01x10 ) |-> sig_6 == rst_3 && chip_4 == err_15 ; endproperty \n property name; @(posedge cpu_clock_16) ( flag_control_status_4 ) == ( 6'bxxx010 ) |-> sig_3 == fsm_14 && auth_9 == core_1 ; endproperty \n property name; @(posedge cpu_clock_16) ( flag_control_status_4 ) == ( 7'h5d ) |-> auth_19 == rx_7 && rst_13 == core_8 ; endproperty \n property name; ( flag_control_status_4 ) != 6'bx01x10 && ( flag_control_status_4 ) != 6'bxxx010 && @(posedge cpu_clock_16) ( flag_control_status_4 ) != 7'h5d  |-> rx_9 == core_13 && chip_18 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( flag_status_8 ) \n   cfg_14 : begin\n     core_16 = fsm_14\n     sig_2 <= tx_7\n     auth_14 = hw_7;\n   end\n   7'b1x10x0x : begin\n     sig_15 = auth_7\n     data_3 <= rst_4\n     cfg_14 <= core_1;\n   end\n   default : begin \n     rst_13 = rx_2\n     fsm_1 <= fsm_16\n     rx_4 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_16) ( flag_status_8 ) == ( cfg_14 ) |-> core_16 == fsm_14 && sig_2 == tx_7 && auth_14 == hw_7 ; endproperty \n property name; @(posedge clk_reset_16) ( flag_status_8 ) == ( 7'b1x10x0x ) |-> sig_15 == auth_7 && data_3 == rst_4 && cfg_14 == core_1 ; endproperty \n property name; ( flag_status_8 ) != cfg_14 && @(posedge clk_reset_16) ( flag_status_8 ) != 7'b1x10x0x  |-> rst_13 == rx_2 && fsm_1 == fsm_16 && rx_4 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "case ( address_register_8 ) \n   6'h20 : begin\n     data_2 <= fsm_12\n     rst_12 <= rst_16\n     err_3 <= data_19;\n   end\n   7'bx10x0xx : begin\n     auth_17 <= auth_9\n     fsm_2 = core_9\n     cfg_6 = reg_3;\n   end\n   default : begin \n     sig_3 <= chip_14\n     sig_11 = clk_10\n     data_14 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_19) ( address_register_8 ) == ( 6'h20 ) |-> data_2 == fsm_12 && rst_12 == rst_16 && err_3 == data_19 ; endproperty \n property name; @(negedge ref_clk_19) ( address_register_8 ) == ( 7'bx10x0xx ) |-> auth_17 == auth_9 && fsm_2 == core_9 && cfg_6 == reg_3 ; endproperty \n property name; ( address_register_8 ) != 6'h20 && @(negedge ref_clk_19) ( address_register_8 ) != 7'bx10x0xx  |-> sig_3 == chip_14 && sig_11 == clk_10 && data_14 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "case ( instruction_register_9 ) \n   7'b1xxxx1x : begin\n     fsm_11 = auth_5\n     core_15 <= reg_19;\n   end\n   default : begin \n     clk_8 = err_11\n     hw_5 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_7) ( instruction_register_9 ) == ( 7'b1xxxx1x ) |-> fsm_11 == auth_5 && core_15 == reg_19 ; endproperty \n property name; @(posedge clk_out_7) ( instruction_register_9 ) != 7'b1xxxx1x  |-> clk_8 == err_11 && hw_5 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_7"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   7'h35 : begin\n     data_11 = chip_6\n     data_17 <= auth_16\n     rx_20 = tx_11;\n   end\n   6'h17 : begin\n     rst_19 = rst_14\n     auth_2 <= auth_11\n     cfg_19 = auth_18;\n   end\n   6'b10x11x : begin\n     rst_8 <= core_8\n     sig_15 <= reg_18\n     cfg_3 = cfg_7;\n   end\n   default : begin \n     sig_6 <= rst_11\n     err_17 = sig_9\n     tx_19 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( interrupt_request_6 ) == ( 7'h35 ) |-> data_11 == chip_6 && data_17 == auth_16 && rx_20 == tx_11 ; endproperty \n property name; @(posedge core_clock_19) ( interrupt_request_6 ) == ( 6'h17 ) |-> rst_19 == rst_14 && auth_2 == auth_11 && cfg_19 == auth_18 ; endproperty \n property name; @(posedge core_clock_19) ( interrupt_request_6 ) == ( 6'b10x11x ) |-> rst_8 == core_8 && sig_15 == reg_18 && cfg_3 == cfg_7 ; endproperty \n property name; ( interrupt_request_6 ) != 7'h35 && ( interrupt_request_6 ) != 6'h17 && @(posedge core_clock_19) ( interrupt_request_6 ) != 6'b10x11x  |-> sig_6 == rst_11 && err_17 == sig_9 && tx_19 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( control_word_2 ) \n   6'bx1001x : begin\n     hw_2 <= rx_7\n     rst_3 = reg_15\n     fsm_9 <= reg_8;\n   end\n   default : begin \n     fsm_6 <= tx_14\n     cfg_1 = err_1\n     core_11 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( control_word_2 ) == ( 6'bx1001x ) |-> hw_2 == rx_7 && rst_3 == reg_15 && fsm_9 == reg_8 ; endproperty \n property name; @(negedge ref_clk_12) ( control_word_2 ) != 6'bx1001x  |-> fsm_6 == tx_14 && cfg_1 == err_1 && core_11 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( mode_register_8 ) \n   7'b01x1010 : begin\n     sig_15 = reg_13\n     err_4 = data_13;\n   end\n   default : begin \n     cfg_12 <= rst_4\n     reg_15 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( mode_register_8 ) == ( 7'b01x1010 ) |-> sig_15 == reg_13 && err_4 == data_13 ; endproperty \n property name; @(negedge clk_enable_15) ( mode_register_8 ) != 7'b01x1010  |-> cfg_12 == rst_4 && reg_15 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( data_out_2 ) \n   6'h2d : begin\n     tx_16 = rx_8\n     auth_20 <= reg_19\n     auth_4 <= err_12;\n   end\n   default : begin \n     chip_4 = reg_3\n     sig_20 = reg_10\n     rx_14 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_2) ( data_out_2 ) == ( 6'h2d ) |-> tx_16 == rx_8 && auth_20 == reg_19 && auth_4 == err_12 ; endproperty \n property name; @(posedge async_clk_2) ( data_out_2 ) != 6'h2d  |-> chip_4 == reg_3 && sig_20 == reg_10 && rx_14 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_2"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   7'bx110x01 : begin\n     tx_1 = cfg_10\n     sig_13 <= fsm_19\n     fsm_18 = tx_3;\n   end\n   7'b1111101 : begin\n     chip_5 = data_1\n     auth_3 <= auth_13\n     tx_17 = chip_2;\n   end\n   default : begin \n     tx_10 = rst_13\n     data_9 <= auth_10\n     auth_10 = chip_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_18) ( control_buffer_12 ) == ( 7'bx110x01 ) |-> tx_1 == cfg_10 && sig_13 == fsm_19 && fsm_18 == tx_3 ; endproperty \n property name; @(posedge clk_signal_18) ( control_buffer_12 ) == ( 7'b1111101 ) |-> chip_5 == data_1 && auth_3 == auth_13 && tx_17 == chip_2 ; endproperty \n property name; ( control_buffer_12 ) != 7'bx110x01 && @(posedge clk_signal_18) ( control_buffer_12 ) != 7'b1111101  |-> tx_10 == rst_13 && data_9 == auth_10 && auth_10 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "case ( instruction_register_9 ) \n   6'h3a : begin\n     rx_17 = cfg_19\n     core_19 = sig_5;\n   end\n   7'h40 : begin\n     chip_8 = err_5\n     auth_20 <= rx_5;\n   end\n   default : begin \n     clk_14 = fsm_11\n     err_15 = tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( instruction_register_9 ) == ( 6'h3a ) |-> rx_17 == cfg_19 && core_19 == sig_5 ; endproperty \n property name; @(negedge clock_ctrl_10) ( instruction_register_9 ) == ( 7'h40 ) |-> chip_8 == err_5 && auth_20 == rx_5 ; endproperty \n property name; ( instruction_register_9 ) != 6'h3a && @(negedge clock_ctrl_10) ( instruction_register_9 ) != 7'h40  |-> clk_14 == fsm_11 && err_15 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( instruction_register_13 ) \n   7'b0100110 : begin\n     fsm_17 <= chip_7\n     chip_9 = rst_5;\n   end\n   default : begin \n     sig_18 <= clk_15\n     reg_10 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_1) ( instruction_register_13 ) == ( 7'b0100110 ) |-> fsm_17 == chip_7 && chip_9 == rst_5 ; endproperty \n property name; @(negedge clock_source_1) ( instruction_register_13 ) != 7'b0100110  |-> sig_18 == clk_15 && reg_10 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "case ( control_flag_20 ) \n   7'h64 : begin\n     tx_19 = rx_8\n     chip_3 <= reg_10\n     clk_2 <= reg_3;\n   end\n   fsm_2 : begin\n     auth_10 = hw_20\n     clk_18 <= data_12\n     core_3 <= tx_13;\n   end\n   6'b110x10 : begin\n     core_2 <= hw_3\n     reg_4 <= tx_11\n     sig_15 = rst_2;\n   end\n   default : begin \n     reg_15 = hw_10\n     rst_13 <= chip_16\n     cfg_5 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( control_flag_20 ) == ( 7'h64 ) |-> tx_19 == rx_8 && chip_3 == reg_10 && clk_2 == reg_3 ; endproperty \n property name; @(posedge clk_osc_8) ( control_flag_20 ) == ( fsm_2 ) |-> auth_10 == hw_20 && clk_18 == data_12 && core_3 == tx_13 ; endproperty \n property name; @(posedge clk_osc_8) ( control_flag_20 ) == ( 6'b110x10 ) |-> core_2 == hw_3 && reg_4 == tx_11 && sig_15 == rst_2 ; endproperty \n property name; ( control_flag_20 ) != 7'h64 && ( control_flag_20 ) != fsm_2 && @(posedge clk_osc_8) ( control_flag_20 ) != 6'b110x10  |-> reg_15 == hw_10 && rst_13 == chip_16 && cfg_5 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( input_register_14 ) \n   7'h36 : begin\n     auth_2 <= rx_1\n     fsm_12 = cfg_18;\n   end\n   2'b0x : begin\n     clk_18 = data_16\n     hw_8 <= tx_20;\n   end\n   6'h19 : begin\n     chip_3 <= tx_12\n     hw_17 <= cfg_6;\n   end\n   default : begin \n     err_7 <= chip_14\n     err_9 = err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( input_register_14 ) == ( 7'h36 ) |-> auth_2 == rx_1 && fsm_12 == cfg_18 ; endproperty \n property name; @(negedge sys_clk_2) ( input_register_14 ) == ( 2'b0x ) |-> clk_18 == data_16 && hw_8 == tx_20 ; endproperty \n property name; @(negedge sys_clk_2) ( input_register_14 ) == ( 6'h19 ) |-> chip_3 == tx_12 && hw_17 == cfg_6 ; endproperty \n property name; ( input_register_14 ) != 7'h36 && ( input_register_14 ) != 2'b0x && @(negedge sys_clk_2) ( input_register_14 ) != 6'h19  |-> err_7 == chip_14 && err_9 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( control_status_14 ) \n   6'h6 : begin\n     rst_17 = fsm_16\n     chip_6 = auth_5\n     clk_11 = tx_7;\n   end\n   4'bxx1x : begin\n     reg_18 = rx_20\n     rx_2 = reg_11\n     rst_20 <= clk_3;\n   end\n   default : begin \n     err_8 <= tx_19\n     fsm_6 <= rst_4\n     tx_10 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( control_status_14 ) == ( 6'h6 ) |-> rst_17 == fsm_16 && chip_6 == auth_5 && clk_11 == tx_7 ; endproperty \n property name; @(negedge clk_signal_5) ( control_status_14 ) == ( 4'bxx1x ) |-> reg_18 == rx_20 && rx_2 == reg_11 && rst_20 == clk_3 ; endproperty \n property name; ( control_status_14 ) != 6'h6 && @(negedge clk_signal_5) ( control_status_14 ) != 4'bxx1x  |-> err_8 == tx_19 && fsm_6 == rst_4 && tx_10 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( control_register_status_16 ) \n   7'b1xxx0xx : begin\n     hw_15 = rst_19\n     chip_17 = core_3\n     hw_8 <= sig_2;\n   end\n   4'h2 : begin\n     clk_14 = clk_2\n     sig_18 <= data_1\n     clk_18 <= reg_18;\n   end\n   default : begin \n     auth_1 <= rx_15\n     clk_3 = rx_12\n     rst_5 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_8) ( control_register_status_16 ) == ( 7'b1xxx0xx ) |-> hw_15 == rst_19 && chip_17 == core_3 && hw_8 == sig_2 ; endproperty \n property name; @(negedge ref_clk_8) ( control_register_status_16 ) == ( 4'h2 ) |-> clk_14 == clk_2 && sig_18 == data_1 && clk_18 == reg_18 ; endproperty \n property name; ( control_register_status_16 ) != 7'b1xxx0xx && @(negedge ref_clk_8) ( control_register_status_16 ) != 4'h2  |-> auth_1 == rx_15 && clk_3 == rx_12 && rst_5 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "case ( write_enable_4 ) \n   6'b10x11x : begin\n     cfg_3 <= core_12\n     reg_16 = hw_20;\n   end\n   7'b0010110 : begin\n     sig_4 = tx_14\n     auth_5 = rx_13;\n   end\n   default : begin \n     rst_7 = hw_2\n     rst_4 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( write_enable_4 ) == ( 6'b10x11x ) |-> cfg_3 == core_12 && reg_16 == hw_20 ; endproperty \n property name; @(negedge core_clock_8) ( write_enable_4 ) == ( 7'b0010110 ) |-> sig_4 == tx_14 && auth_5 == rx_13 ; endproperty \n property name; ( write_enable_4 ) != 6'b10x11x && @(negedge core_clock_8) ( write_enable_4 ) != 7'b0010110  |-> rst_7 == hw_2 && rst_4 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( instruction_buffer_4 ) \n   5'bx1xx1 : begin\n     auth_3 = err_14\n     hw_1 <= sig_3\n     cfg_11 <= auth_4;\n   end\n   7'b01x10x0 : begin\n     err_13 <= clk_11\n     cfg_14 <= cfg_5\n     err_8 = rst_11;\n   end\n   7'bxxx0x0x : begin\n     rst_10 = data_11\n     fsm_9 <= clk_1\n     clk_17 <= reg_5;\n   end\n   default : begin \n     sig_1 <= hw_6\n     data_10 = data_10\n     reg_7 = chip_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( instruction_buffer_4 ) == ( 5'bx1xx1 ) |-> auth_3 == err_14 && hw_1 == sig_3 && cfg_11 == auth_4 ; endproperty \n property name; @(negedge clk_enable_15) ( instruction_buffer_4 ) == ( 7'b01x10x0 ) |-> err_13 == clk_11 && cfg_14 == cfg_5 && err_8 == rst_11 ; endproperty \n property name; @(negedge clk_enable_15) ( instruction_buffer_4 ) == ( 7'bxxx0x0x ) |-> rst_10 == data_11 && fsm_9 == clk_1 && clk_17 == reg_5 ; endproperty \n property name; ( instruction_buffer_4 ) != 5'bx1xx1 && ( instruction_buffer_4 ) != 7'b01x10x0 && @(negedge clk_enable_15) ( instruction_buffer_4 ) != 7'bxxx0x0x  |-> sig_1 == hw_6 && data_10 == data_10 && reg_7 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( status_buffer_16 ) \n   7'b1x1x0xx : begin\n     auth_12 = fsm_1\n     data_5 <= core_4;\n   end\n   default : begin \n     clk_2 = sig_6\n     data_11 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( status_buffer_16 ) == ( 7'b1x1x0xx ) |-> auth_12 == fsm_1 && data_5 == core_4 ; endproperty \n property name; @(posedge clk_gen_20) ( status_buffer_16 ) != 7'b1x1x0xx  |-> clk_2 == sig_6 && data_11 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( control_data_9 ) \n   6'b10100x : begin\n     data_7 = hw_3\n     clk_15 <= err_7\n     err_10 <= clk_10;\n   end\n   6'bx0xxx0 : begin\n     fsm_5 <= err_13\n     err_14 = hw_19\n     tx_10 = auth_15;\n   end\n   default : begin \n     fsm_10 = fsm_9\n     auth_15 = chip_11\n     err_9 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( control_data_9 ) == ( 6'b10100x ) |-> data_7 == hw_3 && clk_15 == err_7 && err_10 == clk_10 ; endproperty \n property name; @(posedge async_clk_8) ( control_data_9 ) == ( 6'bx0xxx0 ) |-> fsm_5 == err_13 && err_14 == hw_19 && tx_10 == auth_15 ; endproperty \n property name; ( control_data_9 ) != 6'b10100x && @(posedge async_clk_8) ( control_data_9 ) != 6'bx0xxx0  |-> fsm_10 == fsm_9 && auth_15 == chip_11 && err_9 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( output_control_7 ) \n   7'b01x10x0 : begin\n     auth_18 = reg_1\n     cfg_12 <= auth_13\n     sig_6 <= err_18;\n   end\n   7'b0111100 : begin\n     clk_3 = rx_2\n     err_9 <= tx_9\n     data_13 = chip_10;\n   end\n   7'b01101x0 : begin\n     rst_19 <= hw_8\n     reg_6 = err_11\n     auth_15 = chip_14;\n   end\n   default : begin \n     cfg_3 = reg_7\n     fsm_16 <= sig_10\n     rst_15 = data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( output_control_7 ) == ( 7'b01x10x0 ) |-> auth_18 == reg_1 && cfg_12 == auth_13 && sig_6 == err_18 ; endproperty \n property name; @(negedge clk_signal_20) ( output_control_7 ) == ( 7'b0111100 ) |-> clk_3 == rx_2 && err_9 == tx_9 && data_13 == chip_10 ; endproperty \n property name; @(negedge clk_signal_20) ( output_control_7 ) == ( 7'b01101x0 ) |-> rst_19 == hw_8 && reg_6 == err_11 && auth_15 == chip_14 ; endproperty \n property name; ( output_control_7 ) != 7'b01x10x0 && ( output_control_7 ) != 7'b0111100 && @(negedge clk_signal_20) ( output_control_7 ) != 7'b01101x0  |-> cfg_3 == reg_7 && fsm_16 == sig_10 && rst_15 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( data_in_19 ) \n   7'ha : begin\n     rst_14 = reg_18\n     rst_19 = rx_12;\n   end\n   6'b10010x : begin\n     reg_7 <= err_16\n     clk_15 <= fsm_14;\n   end\n   7'bx11xx1x : begin\n     chip_12 <= core_16\n     cfg_11 = fsm_13;\n   end\n   default : begin \n     hw_15 <= hw_4\n     auth_15 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_13) ( data_in_19 ) == ( 7'ha ) |-> rst_14 == reg_18 && rst_19 == rx_12 ; endproperty \n property name; @(negedge async_clk_13) ( data_in_19 ) == ( 6'b10010x ) |-> reg_7 == err_16 && clk_15 == fsm_14 ; endproperty \n property name; @(negedge async_clk_13) ( data_in_19 ) == ( 7'bx11xx1x ) |-> chip_12 == core_16 && cfg_11 == fsm_13 ; endproperty \n property name; ( data_in_19 ) != 7'ha && ( data_in_19 ) != 6'b10010x && @(negedge async_clk_13) ( data_in_19 ) != 7'bx11xx1x  |-> hw_15 == hw_4 && auth_15 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "case ( end_address_17 ) \n   7'bx001111 : begin\n     tx_4 = core_7\n     clk_15 <= chip_2;\n   end\n   6'b0xx001 : begin\n     rst_18 <= rx_5\n     tx_17 <= err_17;\n   end\n   7'b1x00010 : begin\n     tx_14 = chip_11\n     err_7 = hw_6;\n   end\n   default : begin \n     sig_10 <= chip_4\n     hw_17 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_14) ( end_address_17 ) == ( 7'bx001111 ) |-> tx_4 == core_7 && clk_15 == chip_2 ; endproperty \n property name; @(negedge clock_source_14) ( end_address_17 ) == ( 6'b0xx001 ) |-> rst_18 == rx_5 && tx_17 == err_17 ; endproperty \n property name; @(negedge clock_source_14) ( end_address_17 ) == ( 7'b1x00010 ) |-> tx_14 == chip_11 && err_7 == hw_6 ; endproperty \n property name; ( end_address_17 ) != 7'bx001111 && ( end_address_17 ) != 6'b0xx001 && @(negedge clock_source_14) ( end_address_17 ) != 7'b1x00010  |-> sig_10 == chip_4 && hw_17 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_14"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   7'bx101010 : begin\n     sig_2 = reg_13\n     hw_2 = reg_4\n     sig_1 <= data_11;\n   end\n   7'b011xx10 : begin\n     err_10 = reg_11\n     tx_16 <= tx_15\n     data_5 = clk_13;\n   end\n   default : begin \n     fsm_2 = chip_15\n     rst_10 = rst_8\n     tx_19 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_14) ( input_buffer_14 ) == ( 7'bx101010 ) |-> sig_2 == reg_13 && hw_2 == reg_4 && sig_1 == data_11 ; endproperty \n property name; @(negedge main_clk_14) ( input_buffer_14 ) == ( 7'b011xx10 ) |-> err_10 == reg_11 && tx_16 == tx_15 && data_5 == clk_13 ; endproperty \n property name; ( input_buffer_14 ) != 7'bx101010 && @(negedge main_clk_14) ( input_buffer_14 ) != 7'b011xx10  |-> fsm_2 == chip_15 && rst_10 == rst_8 && tx_19 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_14"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   7'b1x0x101 : begin\n     rst_20 <= chip_7\n     sig_10 = reg_9\n     cfg_4 <= err_19;\n   end\n   6'b101001 : begin\n     rst_15 <= cfg_9\n     clk_15 <= auth_4\n     reg_2 <= tx_1;\n   end\n   reg_10 : begin\n     core_3 <= fsm_16\n     cfg_1 = chip_3\n     chip_5 <= hw_10;\n   end\n   default : begin \n     err_15 = tx_7\n     chip_7 = sig_7\n     hw_15 <= chip_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_7) ( input_buffer_11 ) == ( 7'b1x0x101 ) |-> rst_20 == chip_7 && sig_10 == reg_9 && cfg_4 == err_19 ; endproperty \n property name; @(posedge pll_clk_7) ( input_buffer_11 ) == ( 6'b101001 ) |-> rst_15 == cfg_9 && clk_15 == auth_4 && reg_2 == tx_1 ; endproperty \n property name; @(posedge pll_clk_7) ( input_buffer_11 ) == ( reg_10 ) |-> core_3 == fsm_16 && cfg_1 == chip_3 && chip_5 == hw_10 ; endproperty \n property name; ( input_buffer_11 ) != 7'b1x0x101 && ( input_buffer_11 ) != 6'b101001 && @(posedge pll_clk_7) ( input_buffer_11 ) != reg_10  |-> err_15 == tx_7 && chip_7 == sig_7 && hw_15 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_7"
    },
    {
        "Code": "case ( start_signal_20 ) \n   6'b001011 : begin\n     clk_5 <= data_20\n     cfg_16 <= chip_5\n     sig_5 <= auth_17;\n   end\n   6'bx00x0x : begin\n     cfg_4 = tx_7\n     tx_12 <= core_17\n     cfg_9 <= rx_1;\n   end\n   default : begin \n     rst_17 <= rst_9\n     rx_9 <= auth_18\n     hw_2 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_9) ( start_signal_20 ) == ( 6'b001011 ) |-> clk_5 == data_20 && cfg_16 == chip_5 && sig_5 == auth_17 ; endproperty \n property name; @(posedge clk_osc_9) ( start_signal_20 ) == ( 6'bx00x0x ) |-> cfg_4 == tx_7 && tx_12 == core_17 && cfg_9 == rx_1 ; endproperty \n property name; ( start_signal_20 ) != 6'b001011 && @(posedge clk_osc_9) ( start_signal_20 ) != 6'bx00x0x  |-> rst_17 == rst_9 && rx_9 == auth_18 && hw_2 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   7'bx0xxxx0 : begin\n     sig_20 <= rst_3\n     rst_12 <= clk_6\n     cfg_3 = chip_14;\n   end\n   default : begin \n     tx_4 <= tx_20\n     clk_1 <= rx_3\n     rst_17 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( transfer_complete_8 ) == ( 7'bx0xxxx0 ) |-> sig_20 == rst_3 && rst_12 == clk_6 && cfg_3 == chip_14 ; endproperty \n property name; @(posedge clk_reset_2) ( transfer_complete_8 ) != 7'bx0xxxx0  |-> tx_4 == tx_20 && clk_1 == rx_3 && rst_17 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( instruction_7 ) \n   7'b1x01xx1 : begin\n     core_12 = hw_9\n     auth_16 = err_17\n     clk_16 <= sig_12;\n   end\n   7'b0xx11xx : begin\n     tx_15 = reg_6\n     core_1 <= clk_10\n     rx_10 = core_18;\n   end\n   default : begin \n     chip_3 = cfg_6\n     data_3 = clk_2\n     reg_14 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( instruction_7 ) == ( 7'b1x01xx1 ) |-> core_12 == hw_9 && auth_16 == err_17 && clk_16 == sig_12 ; endproperty \n property name; @(posedge async_clk_18) ( instruction_7 ) == ( 7'b0xx11xx ) |-> tx_15 == reg_6 && core_1 == clk_10 && rx_10 == core_18 ; endproperty \n property name; ( instruction_7 ) != 7'b1x01xx1 && @(posedge async_clk_18) ( instruction_7 ) != 7'b0xx11xx  |-> chip_3 == cfg_6 && data_3 == clk_2 && reg_14 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( output_data_17 ) \n   7'bx0xxx0x : begin\n     rst_19 = clk_14\n     chip_11 <= tx_2;\n   end\n   7'b1010x00 : begin\n     data_2 = chip_4\n     reg_19 = rx_3;\n   end\n   3'bx0x : begin\n     tx_9 <= tx_4\n     err_16 = tx_10;\n   end\n   default : begin \n     auth_11 = hw_10\n     err_7 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_13) ( output_data_17 ) == ( 7'bx0xxx0x ) |-> rst_19 == clk_14 && chip_11 == tx_2 ; endproperty \n property name; @(posedge sys_clk_13) ( output_data_17 ) == ( 7'b1010x00 ) |-> data_2 == chip_4 && reg_19 == rx_3 ; endproperty \n property name; @(posedge sys_clk_13) ( output_data_17 ) == ( 3'bx0x ) |-> tx_9 == tx_4 && err_16 == tx_10 ; endproperty \n property name; ( output_data_17 ) != 7'bx0xxx0x && ( output_data_17 ) != 7'b1010x00 && @(posedge sys_clk_13) ( output_data_17 ) != 3'bx0x  |-> auth_11 == hw_10 && err_7 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "case ( read_enable_6 ) \n   6'b010100 : begin\n     rx_15 <= err_10\n     err_19 = clk_9;\n   end\n   6'bx1xxxx : begin\n     cfg_8 = err_8\n     rx_13 <= auth_3;\n   end\n   default : begin \n     rst_14 <= sig_5\n     sig_11 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_17) ( read_enable_6 ) == ( 6'b010100 ) |-> rx_15 == err_10 && err_19 == clk_9 ; endproperty \n property name; @(posedge clock_source_17) ( read_enable_6 ) == ( 6'bx1xxxx ) |-> cfg_8 == err_8 && rx_13 == auth_3 ; endproperty \n property name; ( read_enable_6 ) != 6'b010100 && @(posedge clock_source_17) ( read_enable_6 ) != 6'bx1xxxx  |-> rst_14 == sig_5 && sig_11 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_17"
    },
    {
        "Code": "case ( acknowledge_signal_1 ) \n   6'bxxx00x : begin\n     hw_18 = auth_16\n     data_20 = auth_6\n     err_8 <= chip_13;\n   end\n   7'b11xx1x0 : begin\n     tx_10 <= rst_1\n     data_13 = tx_12\n     tx_18 = auth_18;\n   end\n   default : begin \n     core_14 = sig_1\n     clk_16 = reg_5\n     rx_15 = core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_7) ( acknowledge_signal_1 ) == ( 6'bxxx00x ) |-> hw_18 == auth_16 && data_20 == auth_6 && err_8 == chip_13 ; endproperty \n property name; @(negedge clk_osc_7) ( acknowledge_signal_1 ) == ( 7'b11xx1x0 ) |-> tx_10 == rst_1 && data_13 == tx_12 && tx_18 == auth_18 ; endproperty \n property name; ( acknowledge_signal_1 ) != 6'bxxx00x && @(negedge clk_osc_7) ( acknowledge_signal_1 ) != 7'b11xx1x0  |-> core_14 == sig_1 && clk_16 == reg_5 && rx_15 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   7'h23 : begin\n     sig_9 = reg_19\n     rst_19 = chip_19\n     reg_20 = err_18;\n   end\n   3'bx10 : begin\n     core_17 <= cfg_9\n     chip_17 <= sig_8\n     hw_7 <= clk_7;\n   end\n   default : begin \n     chip_19 = rx_19\n     rst_1 = clk_6\n     rst_8 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_7) ( data_control_status_11 ) == ( 7'h23 ) |-> sig_9 == reg_19 && rst_19 == chip_19 && reg_20 == err_18 ; endproperty \n property name; @(negedge sys_clk_7) ( data_control_status_11 ) == ( 3'bx10 ) |-> core_17 == cfg_9 && chip_17 == sig_8 && hw_7 == clk_7 ; endproperty \n property name; ( data_control_status_11 ) != 7'h23 && @(negedge sys_clk_7) ( data_control_status_11 ) != 3'bx10  |-> chip_19 == rx_19 && rst_1 == clk_6 && rst_8 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "case ( flag_control_status_20 ) \n   7'bx01xx0x : begin\n     chip_17 = hw_6\n     rst_11 = sig_20\n     reg_19 <= cfg_17;\n   end\n   7'h25 : begin\n     clk_17 <= rst_17\n     chip_2 = hw_8\n     data_5 = sig_5;\n   end\n   3'b111 : begin\n     core_12 <= chip_12\n     rst_6 = clk_15\n     data_3 <= core_14;\n   end\n   default : begin \n     rx_10 <= clk_8\n     chip_7 <= chip_10\n     sig_20 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_15) ( flag_control_status_20 ) == ( 7'bx01xx0x ) |-> chip_17 == hw_6 && rst_11 == sig_20 && reg_19 == cfg_17 ; endproperty \n property name; @(posedge clock_source_15) ( flag_control_status_20 ) == ( 7'h25 ) |-> clk_17 == rst_17 && chip_2 == hw_8 && data_5 == sig_5 ; endproperty \n property name; @(posedge clock_source_15) ( flag_control_status_20 ) == ( 3'b111 ) |-> core_12 == chip_12 && rst_6 == clk_15 && data_3 == core_14 ; endproperty \n property name; ( flag_control_status_20 ) != 7'bx01xx0x && ( flag_control_status_20 ) != 7'h25 && @(posedge clock_source_15) ( flag_control_status_20 ) != 3'b111  |-> rx_10 == clk_8 && chip_7 == chip_10 && sig_20 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "case ( instruction_17 ) \n   6'bx0xx00 : begin\n     fsm_7 = rst_3\n     hw_10 <= hw_17;\n   end\n   7'b00x0111 : begin\n     data_15 <= cfg_17\n     rx_7 <= clk_16;\n   end\n   default : begin \n     tx_4 = clk_17\n     tx_20 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_6) ( instruction_17 ) == ( 6'bx0xx00 ) |-> fsm_7 == rst_3 && hw_10 == hw_17 ; endproperty \n property name; @(posedge clock_div_6) ( instruction_17 ) == ( 7'b00x0111 ) |-> data_15 == cfg_17 && rx_7 == clk_16 ; endproperty \n property name; ( instruction_17 ) != 6'bx0xx00 && @(posedge clock_div_6) ( instruction_17 ) != 7'b00x0111  |-> tx_4 == clk_17 && tx_20 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "case ( instruction_register_18 ) \n   7'bxxx1x1x : begin\n     auth_13 <= fsm_19\n     tx_6 = rx_10;\n   end\n   7'b0x00xx1 : begin\n     core_15 <= cfg_14\n     rx_16 <= core_6;\n   end\n   6'bxx111x : begin\n     hw_12 <= hw_2\n     rx_9 = chip_5;\n   end\n   default : begin \n     sig_7 = reg_17\n     fsm_5 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_4) ( instruction_register_18 ) == ( 7'bxxx1x1x ) |-> auth_13 == fsm_19 && tx_6 == rx_10 ; endproperty \n property name; @(posedge clk_enable_4) ( instruction_register_18 ) == ( 7'b0x00xx1 ) |-> core_15 == cfg_14 && rx_16 == core_6 ; endproperty \n property name; @(posedge clk_enable_4) ( instruction_register_18 ) == ( 6'bxx111x ) |-> hw_12 == hw_2 && rx_9 == chip_5 ; endproperty \n property name; ( instruction_register_18 ) != 7'bxxx1x1x && ( instruction_register_18 ) != 7'b0x00xx1 && @(posedge clk_enable_4) ( instruction_register_18 ) != 6'bxx111x  |-> sig_7 == reg_17 && fsm_5 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_4"
    },
    {
        "Code": "case ( data_buffer_status_10 ) \n   7'bxx1x00x : begin\n     data_1 <= auth_20\n     tx_3 = core_7\n     core_9 <= cfg_19;\n   end\n   7'b0111xx1 : begin\n     tx_11 <= clk_16\n     sig_15 <= clk_6\n     rx_13 = hw_1;\n   end\n   7'b111x11x : begin\n     data_5 <= clk_2\n     rx_18 <= reg_3\n     hw_18 = rx_2;\n   end\n   default : begin \n     sig_18 = tx_10\n     rst_19 = cfg_2\n     reg_16 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( data_buffer_status_10 ) == ( 7'bxx1x00x ) |-> data_1 == auth_20 && tx_3 == core_7 && core_9 == cfg_19 ; endproperty \n property name; @(negedge clk_signal_20) ( data_buffer_status_10 ) == ( 7'b0111xx1 ) |-> tx_11 == clk_16 && sig_15 == clk_6 && rx_13 == hw_1 ; endproperty \n property name; @(negedge clk_signal_20) ( data_buffer_status_10 ) == ( 7'b111x11x ) |-> data_5 == clk_2 && rx_18 == reg_3 && hw_18 == rx_2 ; endproperty \n property name; ( data_buffer_status_10 ) != 7'bxx1x00x && ( data_buffer_status_10 ) != 7'b0111xx1 && @(negedge clk_signal_20) ( data_buffer_status_10 ) != 7'b111x11x  |-> sig_18 == tx_10 && rst_19 == cfg_2 && reg_16 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( command_status_4 ) \n   6'bx0x110 : begin\n     err_8 = tx_19\n     clk_8 = data_12;\n   end\n   7'bxxxx100 : begin\n     cfg_15 = tx_16\n     rst_16 <= err_13;\n   end\n   7'b101xx00 : begin\n     data_19 <= hw_1\n     clk_18 <= chip_12;\n   end\n   default : begin \n     data_12 = rx_10\n     tx_10 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_15) ( command_status_4 ) == ( 6'bx0x110 ) |-> err_8 == tx_19 && clk_8 == data_12 ; endproperty \n property name; @(posedge async_clk_15) ( command_status_4 ) == ( 7'bxxxx100 ) |-> cfg_15 == tx_16 && rst_16 == err_13 ; endproperty \n property name; @(posedge async_clk_15) ( command_status_4 ) == ( 7'b101xx00 ) |-> data_19 == hw_1 && clk_18 == chip_12 ; endproperty \n property name; ( command_status_4 ) != 6'bx0x110 && ( command_status_4 ) != 7'bxxxx100 && @(posedge async_clk_15) ( command_status_4 ) != 7'b101xx00  |-> data_12 == rx_10 && tx_10 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "case ( control_input_16 ) \n   5'bxx1xx : begin\n     data_3 = reg_5\n     fsm_16 <= fsm_14;\n   end\n   7'b0011x11 : begin\n     rx_4 <= tx_13\n     clk_1 = chip_19;\n   end\n   default : begin \n     reg_5 <= rx_13\n     sig_1 <= data_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( control_input_16 ) == ( 5'bxx1xx ) |-> data_3 == reg_5 && fsm_16 == fsm_14 ; endproperty \n property name; @(posedge mem_clock_10) ( control_input_16 ) == ( 7'b0011x11 ) |-> rx_4 == tx_13 && clk_1 == chip_19 ; endproperty \n property name; ( control_input_16 ) != 5'bxx1xx && @(posedge mem_clock_10) ( control_input_16 ) != 7'b0011x11  |-> reg_5 == rx_13 && sig_1 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( status_output_10 ) \n   7'h78 : begin\n     data_14 <= data_3\n     err_20 = reg_8\n     fsm_2 = chip_11;\n   end\n   6'h8 : begin\n     rx_19 <= data_18\n     fsm_11 <= core_10\n     data_1 = rx_17;\n   end\n   6'h15 : begin\n     core_14 <= core_17\n     hw_16 = cfg_4\n     auth_14 = cfg_1;\n   end\n   default : begin \n     sig_20 = rx_11\n     tx_15 <= data_9\n     rst_17 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( status_output_10 ) == ( 7'h78 ) |-> data_14 == data_3 && err_20 == reg_8 && fsm_2 == chip_11 ; endproperty \n property name; @(posedge fast_clk_2) ( status_output_10 ) == ( 6'h8 ) |-> rx_19 == data_18 && fsm_11 == core_10 && data_1 == rx_17 ; endproperty \n property name; @(posedge fast_clk_2) ( status_output_10 ) == ( 6'h15 ) |-> core_14 == core_17 && hw_16 == cfg_4 && auth_14 == cfg_1 ; endproperty \n property name; ( status_output_10 ) != 7'h78 && ( status_output_10 ) != 6'h8 && @(posedge fast_clk_2) ( status_output_10 ) != 6'h15  |-> sig_20 == rx_11 && tx_15 == data_9 && rst_17 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( ready_register_1 ) \n   7'b1x10010 : begin\n     sig_16 = core_11\n     sig_14 = clk_13\n     reg_14 = chip_13;\n   end\n   7'bxx0100x : begin\n     chip_14 = fsm_15\n     data_10 <= rst_10\n     auth_3 = cfg_11;\n   end\n   default : begin \n     cfg_15 <= rx_2\n     auth_1 = rx_15\n     sig_13 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( ready_register_1 ) == ( 7'b1x10010 ) |-> sig_16 == core_11 && sig_14 == clk_13 && reg_14 == chip_13 ; endproperty \n property name; @(negedge core_clock_8) ( ready_register_1 ) == ( 7'bxx0100x ) |-> chip_14 == fsm_15 && data_10 == rst_10 && auth_3 == cfg_11 ; endproperty \n property name; ( ready_register_1 ) != 7'b1x10010 && @(negedge core_clock_8) ( ready_register_1 ) != 7'bxx0100x  |-> cfg_15 == rx_2 && auth_1 == rx_15 && sig_13 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( read_enable_12 ) \n   5'b1x1xx : begin\n     rx_8 <= rx_12\n     fsm_4 <= chip_8;\n   end\n   7'bxx01110 : begin\n     cfg_13 <= clk_15\n     auth_5 <= sig_15;\n   end\n   6'b1xx011 : begin\n     tx_12 <= core_3\n     rst_5 <= tx_14;\n   end\n   default : begin \n     hw_20 <= reg_15\n     sig_19 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( read_enable_12 ) == ( 5'b1x1xx ) |-> rx_8 == rx_12 && fsm_4 == chip_8 ; endproperty \n property name; @(posedge core_clock_12) ( read_enable_12 ) == ( 7'bxx01110 ) |-> cfg_13 == clk_15 && auth_5 == sig_15 ; endproperty \n property name; @(posedge core_clock_12) ( read_enable_12 ) == ( 6'b1xx011 ) |-> tx_12 == core_3 && rst_5 == tx_14 ; endproperty \n property name; ( read_enable_12 ) != 5'b1x1xx && ( read_enable_12 ) != 7'bxx01110 && @(posedge core_clock_12) ( read_enable_12 ) != 6'b1xx011  |-> hw_20 == reg_15 && sig_19 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( operation_status_2 ) \n   7'bx0x1xx1 : begin\n     data_11 = clk_16\n     core_6 <= rst_16\n     reg_12 = tx_9;\n   end\n   5'b10x11 : begin\n     fsm_6 <= fsm_7\n     hw_1 = reg_2\n     err_10 <= sig_8;\n   end\n   6'b0101x1 : begin\n     fsm_5 = data_6\n     reg_3 = fsm_15\n     auth_18 <= hw_18;\n   end\n   default : begin \n     clk_12 = fsm_10\n     rx_5 <= auth_18\n     err_16 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_6) ( operation_status_2 ) == ( 7'bx0x1xx1 ) |-> data_11 == clk_16 && core_6 == rst_16 && reg_12 == tx_9 ; endproperty \n property name; @(negedge clock_source_6) ( operation_status_2 ) == ( 5'b10x11 ) |-> fsm_6 == fsm_7 && hw_1 == reg_2 && err_10 == sig_8 ; endproperty \n property name; @(negedge clock_source_6) ( operation_status_2 ) == ( 6'b0101x1 ) |-> fsm_5 == data_6 && reg_3 == fsm_15 && auth_18 == hw_18 ; endproperty \n property name; ( operation_status_2 ) != 7'bx0x1xx1 && ( operation_status_2 ) != 5'b10x11 && @(negedge clock_source_6) ( operation_status_2 ) != 6'b0101x1  |-> clk_12 == fsm_10 && rx_5 == auth_18 && err_16 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_6"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'h43 : begin\n     rst_3 <= clk_13\n     reg_14 <= sig_11;\n   end\n   default : begin \n     hw_17 <= cfg_19\n     sig_9 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( status_register_buffer_11 ) == ( 7'h43 ) |-> rst_3 == clk_13 && reg_14 == sig_11 ; endproperty \n property name; @(posedge core_clock_20) ( status_register_buffer_11 ) != 7'h43  |-> hw_17 == cfg_19 && sig_9 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( read_data_12 ) \n   6'h2a : begin\n     fsm_4 = hw_5\n     rst_6 <= rst_4\n     clk_3 = fsm_11;\n   end\n   default : begin \n     core_9 = reg_17\n     err_9 = reg_2\n     chip_1 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( read_data_12 ) == ( 6'h2a ) |-> fsm_4 == hw_5 && rst_6 == rst_4 && clk_3 == fsm_11 ; endproperty \n property name; @(negedge clock_source_15) ( read_data_12 ) != 6'h2a  |-> core_9 == reg_17 && err_9 == reg_2 && chip_1 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( data_register_4 ) \n   5'b0xxxx : begin\n     rst_13 <= sig_13\n     tx_13 = err_19\n     fsm_2 = clk_10;\n   end\n   default : begin \n     err_7 = data_4\n     hw_4 = tx_20\n     rst_6 = fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_1) ( data_register_4 ) == ( 5'b0xxxx ) |-> rst_13 == sig_13 && tx_13 == err_19 && fsm_2 == clk_10 ; endproperty \n property name; @(negedge fast_clk_1) ( data_register_4 ) != 5'b0xxxx  |-> err_7 == data_4 && hw_4 == tx_20 && rst_6 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "case ( status_output_2 ) \n   sig_3 : begin\n     clk_9 <= clk_18\n     cfg_7 = core_20;\n   end\n   7'b1000000 : begin\n     core_11 = reg_11\n     rx_6 <= data_13;\n   end\n   default : begin \n     tx_1 = sig_17\n     tx_13 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_3) ( status_output_2 ) == ( sig_3 ) |-> clk_9 == clk_18 && cfg_7 == core_20 ; endproperty \n property name; @(negedge clock_div_3) ( status_output_2 ) == ( 7'b1000000 ) |-> core_11 == reg_11 && rx_6 == data_13 ; endproperty \n property name; ( status_output_2 ) != sig_3 && @(negedge clock_div_3) ( status_output_2 ) != 7'b1000000  |-> tx_1 == sig_17 && tx_13 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "case ( address_7 ) \n   7'b0100xxx : begin\n     fsm_6 = hw_5\n     chip_16 <= err_10\n     cfg_13 <= auth_19;\n   end\n   6'b000000 : begin\n     tx_6 = err_9\n     data_14 <= tx_8\n     core_8 = rst_15;\n   end\n   4'bxxx1 : begin\n     fsm_18 <= cfg_16\n     rst_20 = tx_18\n     fsm_17 = auth_11;\n   end\n   default : begin \n     sig_16 = cfg_17\n     clk_18 <= auth_12\n     reg_19 <= reg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_20) ( address_7 ) == ( 7'b0100xxx ) |-> fsm_6 == hw_5 && chip_16 == err_10 && cfg_13 == auth_19 ; endproperty \n property name; @(negedge async_clk_20) ( address_7 ) == ( 6'b000000 ) |-> tx_6 == err_9 && data_14 == tx_8 && core_8 == rst_15 ; endproperty \n property name; @(negedge async_clk_20) ( address_7 ) == ( 4'bxxx1 ) |-> fsm_18 == cfg_16 && rst_20 == tx_18 && fsm_17 == auth_11 ; endproperty \n property name; ( address_7 ) != 7'b0100xxx && ( address_7 ) != 6'b000000 && @(negedge async_clk_20) ( address_7 ) != 4'bxxx1  |-> sig_16 == cfg_17 && clk_18 == auth_12 && reg_19 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   7'bxx00101 : begin\n     clk_13 = rx_3\n     clk_10 <= hw_7;\n   end\n   default : begin \n     tx_14 <= core_7\n     rst_5 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( interrupt_flag_13 ) == ( 7'bxx00101 ) |-> clk_13 == rx_3 && clk_10 == hw_7 ; endproperty \n property name; @(negedge clock_div_13) ( interrupt_flag_13 ) != 7'bxx00101  |-> tx_14 == core_7 && rst_5 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( error_status_8 ) \n   5'b11100 : begin\n     core_3 <= rst_3\n     chip_3 = data_2\n     err_4 <= fsm_7;\n   end\n   6'h17 : begin\n     sig_19 = data_3\n     core_1 <= auth_12\n     rx_2 = rx_3;\n   end\n   default : begin \n     cfg_7 <= sig_8\n     clk_12 <= clk_11\n     chip_5 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_12) ( error_status_8 ) == ( 5'b11100 ) |-> core_3 == rst_3 && chip_3 == data_2 && err_4 == fsm_7 ; endproperty \n property name; @(negedge sys_clk_12) ( error_status_8 ) == ( 6'h17 ) |-> sig_19 == data_3 && core_1 == auth_12 && rx_2 == rx_3 ; endproperty \n property name; ( error_status_8 ) != 5'b11100 && @(negedge sys_clk_12) ( error_status_8 ) != 6'h17  |-> cfg_7 == sig_8 && clk_12 == clk_11 && chip_5 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "case ( control_output_4 ) \n   7'bx1xx0xx : begin\n     auth_12 <= reg_6\n     rx_6 <= tx_11;\n   end\n   6'h9 : begin\n     rx_7 = hw_3\n     sig_18 <= chip_11;\n   end\n   fsm_6 : begin\n     clk_8 = cfg_13\n     data_6 = hw_9;\n   end\n   default : begin \n     rx_11 = auth_6\n     auth_3 <= rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( control_output_4 ) == ( 7'bx1xx0xx ) |-> auth_12 == reg_6 && rx_6 == tx_11 ; endproperty \n property name; @(posedge sys_clk_6) ( control_output_4 ) == ( 6'h9 ) |-> rx_7 == hw_3 && sig_18 == chip_11 ; endproperty \n property name; @(posedge sys_clk_6) ( control_output_4 ) == ( fsm_6 ) |-> clk_8 == cfg_13 && data_6 == hw_9 ; endproperty \n property name; ( control_output_4 ) != 7'bx1xx0xx && ( control_output_4 ) != 6'h9 && @(posedge sys_clk_6) ( control_output_4 ) != fsm_6  |-> rx_11 == auth_6 && auth_3 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( address_register_12 ) \n   6'h8 : begin\n     cfg_2 = core_1\n     tx_4 = rst_3\n     rx_4 <= chip_10;\n   end\n   default : begin \n     clk_8 = clk_15\n     hw_18 <= reg_20\n     tx_20 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_7) ( address_register_12 ) == ( 6'h8 ) |-> cfg_2 == core_1 && tx_4 == rst_3 && rx_4 == chip_10 ; endproperty \n property name; @(negedge clock_div_7) ( address_register_12 ) != 6'h8  |-> clk_8 == clk_15 && hw_18 == reg_20 && tx_20 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "case ( start_signal_2 ) \n   6'bxx0x0x : begin\n     sig_2 <= core_6\n     hw_15 <= clk_18\n     rx_5 <= hw_9;\n   end\n   5'b10x10 : begin\n     core_4 = rst_9\n     cfg_13 = core_11\n     cfg_19 = hw_3;\n   end\n   default : begin \n     reg_17 <= err_2\n     rst_2 <= sig_16\n     reg_6 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_14) ( start_signal_2 ) == ( 6'bxx0x0x ) |-> sig_2 == core_6 && hw_15 == clk_18 && rx_5 == hw_9 ; endproperty \n property name; @(posedge pll_clk_14) ( start_signal_2 ) == ( 5'b10x10 ) |-> core_4 == rst_9 && cfg_13 == core_11 && cfg_19 == hw_3 ; endproperty \n property name; ( start_signal_2 ) != 6'bxx0x0x && @(posedge pll_clk_14) ( start_signal_2 ) != 5'b10x10  |-> reg_17 == err_2 && rst_2 == sig_16 && reg_6 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "case ( address_status_6 ) \n   6'bx1100x : begin\n     tx_18 = fsm_4\n     fsm_8 = core_20;\n   end\n   6'b010110 : begin\n     core_18 <= fsm_3\n     sig_12 = clk_13;\n   end\n   default : begin \n     rst_10 <= tx_20\n     reg_13 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_20) ( address_status_6 ) == ( 6'bx1100x ) |-> tx_18 == fsm_4 && fsm_8 == core_20 ; endproperty \n property name; @(posedge sys_clk_20) ( address_status_6 ) == ( 6'b010110 ) |-> core_18 == fsm_3 && sig_12 == clk_13 ; endproperty \n property name; ( address_status_6 ) != 6'bx1100x && @(posedge sys_clk_20) ( address_status_6 ) != 6'b010110  |-> rst_10 == tx_20 && reg_13 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "case ( instruction_register_5 ) \n   7'b01x00xx : begin\n     sig_12 <= rst_12\n     clk_11 <= tx_8;\n   end\n   6'bxxx101 : begin\n     rst_4 = hw_5\n     fsm_19 = auth_17;\n   end\n   default : begin \n     clk_6 = fsm_9\n     auth_16 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( instruction_register_5 ) == ( 7'b01x00xx ) |-> sig_12 == rst_12 && clk_11 == tx_8 ; endproperty \n property name; @(negedge cpu_clock_16) ( instruction_register_5 ) == ( 6'bxxx101 ) |-> rst_4 == hw_5 && fsm_19 == auth_17 ; endproperty \n property name; ( instruction_register_5 ) != 7'b01x00xx && @(negedge cpu_clock_16) ( instruction_register_5 ) != 6'bxxx101  |-> clk_6 == fsm_9 && auth_16 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   6'b00xxx1 : begin\n     sig_1 = auth_16\n     rst_3 <= reg_3\n     rst_12 <= clk_13;\n   end\n   5'bxx11x : begin\n     fsm_20 <= data_14\n     core_6 <= reg_2\n     tx_13 = auth_14;\n   end\n   fsm_15 : begin\n     chip_8 = err_4\n     hw_11 = tx_18\n     chip_6 = rst_6;\n   end\n   default : begin \n     data_7 <= core_15\n     chip_12 <= sig_11\n     err_1 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_15) ( data_buffer_status_5 ) == ( 6'b00xxx1 ) |-> sig_1 == auth_16 && rst_3 == reg_3 && rst_12 == clk_13 ; endproperty \n property name; @(posedge ref_clk_15) ( data_buffer_status_5 ) == ( 5'bxx11x ) |-> fsm_20 == data_14 && core_6 == reg_2 && tx_13 == auth_14 ; endproperty \n property name; @(posedge ref_clk_15) ( data_buffer_status_5 ) == ( fsm_15 ) |-> chip_8 == err_4 && hw_11 == tx_18 && chip_6 == rst_6 ; endproperty \n property name; ( data_buffer_status_5 ) != 6'b00xxx1 && ( data_buffer_status_5 ) != 5'bxx11x && @(posedge ref_clk_15) ( data_buffer_status_5 ) != fsm_15  |-> data_7 == core_15 && chip_12 == sig_11 && err_1 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'h4f : begin\n     clk_10 <= core_3\n     fsm_2 <= chip_13\n     tx_11 = hw_6;\n   end\n   7'bx110x01 : begin\n     sig_18 <= err_13\n     fsm_17 = sig_19\n     rx_9 = tx_7;\n   end\n   default : begin \n     reg_10 = core_14\n     core_19 = chip_18\n     reg_3 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_12) ( data_status_17 ) == ( 7'h4f ) |-> clk_10 == core_3 && fsm_2 == chip_13 && tx_11 == hw_6 ; endproperty \n property name; @(posedge clock_source_12) ( data_status_17 ) == ( 7'bx110x01 ) |-> sig_18 == err_13 && fsm_17 == sig_19 && rx_9 == tx_7 ; endproperty \n property name; ( data_status_17 ) != 7'h4f && @(posedge clock_source_12) ( data_status_17 ) != 7'bx110x01  |-> reg_10 == core_14 && core_19 == chip_18 && reg_3 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "case ( data_buffer_status_18 ) \n   4'bxxx0 : begin\n     rst_12 <= hw_12\n     err_14 <= cfg_13;\n   end\n   default : begin \n     err_5 <= err_19\n     core_12 <= data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_2) ( data_buffer_status_18 ) == ( 4'bxxx0 ) |-> rst_12 == hw_12 && err_14 == cfg_13 ; endproperty \n property name; @(negedge clock_div_2) ( data_buffer_status_18 ) != 4'bxxx0  |-> err_5 == err_19 && core_12 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "case ( control_input_status_15 ) \n   6'b000101 : begin\n     rst_7 <= clk_11\n     chip_1 = reg_9\n     rx_19 <= hw_12;\n   end\n   5'b0x100 : begin\n     chip_19 = err_5\n     auth_2 = clk_19\n     sig_12 <= rx_1;\n   end\n   default : begin \n     cfg_7 = core_13\n     chip_7 = chip_2\n     tx_6 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_1) ( control_input_status_15 ) == ( 6'b000101 ) |-> rst_7 == clk_11 && chip_1 == reg_9 && rx_19 == hw_12 ; endproperty \n property name; @(negedge core_clock_1) ( control_input_status_15 ) == ( 5'b0x100 ) |-> chip_19 == err_5 && auth_2 == clk_19 && sig_12 == rx_1 ; endproperty \n property name; ( control_input_status_15 ) != 6'b000101 && @(negedge core_clock_1) ( control_input_status_15 ) != 5'b0x100  |-> cfg_7 == core_13 && chip_7 == chip_2 && tx_6 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "case ( control_signal_4 ) \n   6'bx11xxx : begin\n     hw_13 = data_19\n     tx_6 = rst_9\n     data_17 = rx_18;\n   end\n   default : begin \n     hw_17 <= auth_10\n     rx_14 <= tx_14\n     rst_16 <= clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( control_signal_4 ) == ( 6'bx11xxx ) |-> hw_13 == data_19 && tx_6 == rst_9 && data_17 == rx_18 ; endproperty \n property name; @(posedge clk_gen_3) ( control_signal_4 ) != 6'bx11xxx  |-> hw_17 == auth_10 && rx_14 == tx_14 && rst_16 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( control_input_10 ) \n   5'b0x110 : begin\n     rst_10 <= data_7\n     cfg_3 <= chip_4;\n   end\n   7'bx011110 : begin\n     chip_6 <= sig_7\n     rx_17 = chip_10;\n   end\n   7'b010xx10 : begin\n     cfg_15 = rst_12\n     core_15 <= rst_7;\n   end\n   default : begin \n     tx_19 <= cfg_15\n     auth_18 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_8) ( control_input_10 ) == ( 5'b0x110 ) |-> rst_10 == data_7 && cfg_3 == chip_4 ; endproperty \n property name; @(posedge clock_source_8) ( control_input_10 ) == ( 7'bx011110 ) |-> chip_6 == sig_7 && rx_17 == chip_10 ; endproperty \n property name; @(posedge clock_source_8) ( control_input_10 ) == ( 7'b010xx10 ) |-> cfg_15 == rst_12 && core_15 == rst_7 ; endproperty \n property name; ( control_input_10 ) != 5'b0x110 && ( control_input_10 ) != 7'bx011110 && @(posedge clock_source_8) ( control_input_10 ) != 7'b010xx10  |-> tx_19 == cfg_15 && auth_18 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "case ( mode_register_8 ) \n   5'bxx010 : begin\n     tx_4 = hw_4\n     data_7 = fsm_20\n     err_9 <= cfg_10;\n   end\n   default : begin \n     cfg_16 = auth_10\n     hw_4 <= chip_2\n     reg_16 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_5) ( mode_register_8 ) == ( 5'bxx010 ) |-> tx_4 == hw_4 && data_7 == fsm_20 && err_9 == cfg_10 ; endproperty \n property name; @(negedge clk_enable_5) ( mode_register_8 ) != 5'bxx010  |-> cfg_16 == auth_10 && hw_4 == chip_2 && reg_16 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "case ( status_register_buffer_3 ) \n   7'h44 : begin\n     reg_20 <= sig_20\n     tx_13 <= rst_3;\n   end\n   default : begin \n     reg_9 <= chip_17\n     reg_1 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( status_register_buffer_3 ) == ( 7'h44 ) |-> reg_20 == sig_20 && tx_13 == rst_3 ; endproperty \n property name; @(posedge clock_source_18) ( status_register_buffer_3 ) != 7'h44  |-> reg_9 == chip_17 && reg_1 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( ready_output_16 ) \n   6'h29 : begin\n     auth_9 <= chip_5\n     clk_8 <= sig_11\n     tx_16 <= reg_11;\n   end\n   7'b1xx11xx : begin\n     rst_8 <= hw_18\n     rx_2 = data_4\n     tx_7 <= reg_20;\n   end\n   6'hf : begin\n     sig_13 = err_7\n     sig_10 = hw_20\n     tx_2 = reg_1;\n   end\n   default : begin \n     auth_2 = clk_14\n     cfg_9 = sig_4\n     reg_10 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_10) ( ready_output_16 ) == ( 6'h29 ) |-> auth_9 == chip_5 && clk_8 == sig_11 && tx_16 == reg_11 ; endproperty \n property name; @(negedge clk_osc_10) ( ready_output_16 ) == ( 7'b1xx11xx ) |-> rst_8 == hw_18 && rx_2 == data_4 && tx_7 == reg_20 ; endproperty \n property name; @(negedge clk_osc_10) ( ready_output_16 ) == ( 6'hf ) |-> sig_13 == err_7 && sig_10 == hw_20 && tx_2 == reg_1 ; endproperty \n property name; ( ready_output_16 ) != 6'h29 && ( ready_output_16 ) != 7'b1xx11xx && @(negedge clk_osc_10) ( ready_output_16 ) != 6'hf  |-> auth_2 == clk_14 && cfg_9 == sig_4 && reg_10 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "case ( operation_code_7 ) \n   7'h34 : begin\n     rst_9 = data_15\n     chip_4 = err_6\n     chip_16 <= data_11;\n   end\n   default : begin \n     reg_10 = rx_13\n     auth_8 <= core_15\n     sig_10 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_7) ( operation_code_7 ) == ( 7'h34 ) |-> rst_9 == data_15 && chip_4 == err_6 && chip_16 == data_11 ; endproperty \n property name; @(posedge core_clock_7) ( operation_code_7 ) != 7'h34  |-> reg_10 == rx_13 && auth_8 == core_15 && sig_10 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "case ( data_ready_11 ) \n   7'b1xx1x1x : begin\n     data_9 <= data_13\n     cfg_15 <= rst_15;\n   end\n   6'b11xx1x : begin\n     rx_18 = rst_7\n     sig_13 = err_2;\n   end\n   7'bx11xxx1 : begin\n     data_11 = auth_6\n     auth_10 <= cfg_2;\n   end\n   default : begin \n     hw_7 <= rst_2\n     cfg_11 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_12) ( data_ready_11 ) == ( 7'b1xx1x1x ) |-> data_9 == data_13 && cfg_15 == rst_15 ; endproperty \n property name; @(negedge clk_enable_12) ( data_ready_11 ) == ( 6'b11xx1x ) |-> rx_18 == rst_7 && sig_13 == err_2 ; endproperty \n property name; @(negedge clk_enable_12) ( data_ready_11 ) == ( 7'bx11xxx1 ) |-> data_11 == auth_6 && auth_10 == cfg_2 ; endproperty \n property name; ( data_ready_11 ) != 7'b1xx1x1x && ( data_ready_11 ) != 6'b11xx1x && @(negedge clk_enable_12) ( data_ready_11 ) != 7'bx11xxx1  |-> hw_7 == rst_2 && cfg_11 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_12"
    },
    {
        "Code": "case ( input_data_3 ) \n   6'bx11100 : begin\n     hw_6 <= clk_2\n     data_14 <= hw_20;\n   end\n   default : begin \n     auth_4 <= tx_18\n     chip_2 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( input_data_3 ) == ( 6'bx11100 ) |-> hw_6 == clk_2 && data_14 == hw_20 ; endproperty \n property name; @(negedge clk_enable_3) ( input_data_3 ) != 6'bx11100  |-> auth_4 == tx_18 && chip_2 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   7'h68 : begin\n     fsm_7 <= chip_15\n     cfg_8 = rst_9;\n   end\n   6'h24 : begin\n     core_20 <= core_2\n     err_6 <= err_12;\n   end\n   default : begin \n     chip_11 <= sig_8\n     reg_20 <= hw_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_3) ( interrupt_request_6 ) == ( 7'h68 ) |-> fsm_7 == chip_15 && cfg_8 == rst_9 ; endproperty \n property name; @(posedge ref_clk_3) ( interrupt_request_6 ) == ( 6'h24 ) |-> core_20 == core_2 && err_6 == err_12 ; endproperty \n property name; ( interrupt_request_6 ) != 7'h68 && @(posedge ref_clk_3) ( interrupt_request_6 ) != 6'h24  |-> chip_11 == sig_8 && reg_20 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "case ( control_input_status_14 ) \n   6'b0x1x01 : begin\n     cfg_13 <= fsm_8\n     core_6 <= err_1;\n   end\n   default : begin \n     err_4 <= data_19\n     data_14 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_3) ( control_input_status_14 ) == ( 6'b0x1x01 ) |-> cfg_13 == fsm_8 && core_6 == err_1 ; endproperty \n property name; @(posedge bus_clock_3) ( control_input_status_14 ) != 6'b0x1x01  |-> err_4 == data_19 && data_14 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "case ( control_register_14 ) \n   5'b00x1x : begin\n     core_10 <= clk_9\n     tx_16 <= reg_20;\n   end\n   7'b0011101 : begin\n     cfg_20 = reg_11\n     data_6 = rx_6;\n   end\n   default : begin \n     clk_10 = err_12\n     rst_11 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( control_register_14 ) == ( 5'b00x1x ) |-> core_10 == clk_9 && tx_16 == reg_20 ; endproperty \n property name; @(negedge pll_clk_13) ( control_register_14 ) == ( 7'b0011101 ) |-> cfg_20 == reg_11 && data_6 == rx_6 ; endproperty \n property name; ( control_register_14 ) != 5'b00x1x && @(negedge pll_clk_13) ( control_register_14 ) != 7'b0011101  |-> clk_10 == err_12 && rst_11 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( read_data_7 ) \n   6'bx0xxx0 : begin\n     fsm_17 <= cfg_2\n     err_16 <= cfg_17;\n   end\n   7'b11111x0 : begin\n     sig_15 = hw_9\n     reg_9 <= err_19;\n   end\n   7'b1101111 : begin\n     fsm_15 = core_11\n     sig_8 <= data_7;\n   end\n   default : begin \n     reg_12 <= cfg_9\n     cfg_2 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_17) ( read_data_7 ) == ( 6'bx0xxx0 ) |-> fsm_17 == cfg_2 && err_16 == cfg_17 ; endproperty \n property name; @(negedge ref_clk_17) ( read_data_7 ) == ( 7'b11111x0 ) |-> sig_15 == hw_9 && reg_9 == err_19 ; endproperty \n property name; @(negedge ref_clk_17) ( read_data_7 ) == ( 7'b1101111 ) |-> fsm_15 == core_11 && sig_8 == data_7 ; endproperty \n property name; ( read_data_7 ) != 6'bx0xxx0 && ( read_data_7 ) != 7'b11111x0 && @(negedge ref_clk_17) ( read_data_7 ) != 7'b1101111  |-> reg_12 == cfg_9 && cfg_2 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_17"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'bx01x10x : begin\n     data_12 = rx_14\n     hw_6 = rst_20;\n   end\n   7'b0111xx1 : begin\n     core_6 <= chip_6\n     rst_6 = cfg_1;\n   end\n   5'b100xx : begin\n     err_8 = fsm_8\n     cfg_14 = reg_7;\n   end\n   default : begin \n     hw_11 <= clk_4\n     clk_10 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( data_status_register_status_6 ) == ( 7'bx01x10x ) |-> data_12 == rx_14 && hw_6 == rst_20 ; endproperty \n property name; @(posedge core_clock_11) ( data_status_register_status_6 ) == ( 7'b0111xx1 ) |-> core_6 == chip_6 && rst_6 == cfg_1 ; endproperty \n property name; @(posedge core_clock_11) ( data_status_register_status_6 ) == ( 5'b100xx ) |-> err_8 == fsm_8 && cfg_14 == reg_7 ; endproperty \n property name; ( data_status_register_status_6 ) != 7'bx01x10x && ( data_status_register_status_6 ) != 7'b0111xx1 && @(posedge core_clock_11) ( data_status_register_status_6 ) != 5'b100xx  |-> hw_11 == clk_4 && clk_10 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   7'h1e : begin\n     data_1 <= sig_1\n     clk_17 <= chip_4;\n   end\n   5'b00000 : begin\n     data_4 <= rx_14\n     clk_3 <= cfg_11;\n   end\n   6'bx10110 : begin\n     chip_1 <= rst_6\n     auth_3 = data_3;\n   end\n   default : begin \n     err_19 <= chip_13\n     auth_17 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( output_buffer_20 ) == ( 7'h1e ) |-> data_1 == sig_1 && clk_17 == chip_4 ; endproperty \n property name; @(negedge fast_clk_7) ( output_buffer_20 ) == ( 5'b00000 ) |-> data_4 == rx_14 && clk_3 == cfg_11 ; endproperty \n property name; @(negedge fast_clk_7) ( output_buffer_20 ) == ( 6'bx10110 ) |-> chip_1 == rst_6 && auth_3 == data_3 ; endproperty \n property name; ( output_buffer_20 ) != 7'h1e && ( output_buffer_20 ) != 5'b00000 && @(negedge fast_clk_7) ( output_buffer_20 ) != 6'bx10110  |-> err_19 == chip_13 && auth_17 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( error_status_8 ) \n   6'b011000 : begin\n     rx_18 = clk_8\n     clk_1 <= hw_20\n     data_1 = reg_19;\n   end\n   6'b0x1000 : begin\n     data_4 = tx_3\n     chip_10 = tx_10\n     auth_20 <= err_16;\n   end\n   7'bx001111 : begin\n     tx_9 <= rx_8\n     sig_8 = rst_3\n     rst_10 = err_17;\n   end\n   default : begin \n     cfg_9 <= auth_19\n     hw_10 <= data_16\n     fsm_4 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( error_status_8 ) == ( 6'b011000 ) |-> rx_18 == clk_8 && clk_1 == hw_20 && data_1 == reg_19 ; endproperty \n property name; @(negedge main_clk_7) ( error_status_8 ) == ( 6'b0x1000 ) |-> data_4 == tx_3 && chip_10 == tx_10 && auth_20 == err_16 ; endproperty \n property name; @(negedge main_clk_7) ( error_status_8 ) == ( 7'bx001111 ) |-> tx_9 == rx_8 && sig_8 == rst_3 && rst_10 == err_17 ; endproperty \n property name; ( error_status_8 ) != 6'b011000 && ( error_status_8 ) != 6'b0x1000 && @(negedge main_clk_7) ( error_status_8 ) != 7'bx001111  |-> cfg_9 == auth_19 && hw_10 == data_16 && fsm_4 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( input_register_4 ) \n   sig_19 : begin\n     clk_15 <= auth_9\n     sig_1 = fsm_5\n     auth_7 = reg_9;\n   end\n   default : begin \n     auth_4 = rx_17\n     rst_2 <= core_17\n     chip_11 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_15) ( input_register_4 ) == ( sig_19 ) |-> clk_15 == auth_9 && sig_1 == fsm_5 && auth_7 == reg_9 ; endproperty \n property name; @(negedge clock_ctrl_15) ( input_register_4 ) != sig_19  |-> auth_4 == rx_17 && rst_2 == core_17 && chip_11 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "case ( error_flag_10 ) \n   7'hf : begin\n     auth_4 = core_18\n     data_1 <= clk_7;\n   end\n   7'h7f : begin\n     cfg_3 <= clk_18\n     hw_14 <= err_1;\n   end\n   default : begin \n     rx_9 <= chip_14\n     hw_19 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_10) ( error_flag_10 ) == ( 7'hf ) |-> auth_4 == core_18 && data_1 == clk_7 ; endproperty \n property name; @(posedge clock_div_10) ( error_flag_10 ) == ( 7'h7f ) |-> cfg_3 == clk_18 && hw_14 == err_1 ; endproperty \n property name; ( error_flag_10 ) != 7'hf && @(posedge clock_div_10) ( error_flag_10 ) != 7'h7f  |-> rx_9 == chip_14 && hw_19 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_10"
    },
    {
        "Code": "case ( status_register_buffer_16 ) \n   6'b001011 : begin\n     reg_19 <= clk_20\n     data_7 = err_4;\n   end\n   default : begin \n     tx_4 <= auth_15\n     core_13 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( status_register_buffer_16 ) == ( 6'b001011 ) |-> reg_19 == clk_20 && data_7 == err_4 ; endproperty \n property name; @(posedge clock_div_18) ( status_register_buffer_16 ) != 6'b001011  |-> tx_4 == auth_15 && core_13 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( input_ready_11 ) \n   7'b010x1x1 : begin\n     err_6 <= core_9\n     rx_17 = data_3;\n   end\n   default : begin \n     chip_19 = hw_11\n     clk_4 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_10) ( input_ready_11 ) == ( 7'b010x1x1 ) |-> err_6 == core_9 && rx_17 == data_3 ; endproperty \n property name; @(posedge clk_out_10) ( input_ready_11 ) != 7'b010x1x1  |-> chip_19 == hw_11 && clk_4 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_10"
    },
    {
        "Code": "case ( data_ready_17 ) \n   7'b00011x0 : begin\n     auth_6 = rx_4\n     err_7 <= reg_13\n     cfg_20 <= auth_9;\n   end\n   7'h2e : begin\n     rst_18 = cfg_18\n     sig_9 = cfg_9\n     err_18 <= sig_15;\n   end\n   7'b1xx01xx : begin\n     data_17 = fsm_6\n     reg_17 <= auth_11\n     core_1 <= chip_12;\n   end\n   default : begin \n     rst_16 = chip_5\n     rst_19 <= hw_17\n     auth_18 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( data_ready_17 ) == ( 7'b00011x0 ) |-> auth_6 == rx_4 && err_7 == reg_13 && cfg_20 == auth_9 ; endproperty \n property name; @(negedge pll_clk_8) ( data_ready_17 ) == ( 7'h2e ) |-> rst_18 == cfg_18 && sig_9 == cfg_9 && err_18 == sig_15 ; endproperty \n property name; @(negedge pll_clk_8) ( data_ready_17 ) == ( 7'b1xx01xx ) |-> data_17 == fsm_6 && reg_17 == auth_11 && core_1 == chip_12 ; endproperty \n property name; ( data_ready_17 ) != 7'b00011x0 && ( data_ready_17 ) != 7'h2e && @(negedge pll_clk_8) ( data_ready_17 ) != 7'b1xx01xx  |-> rst_16 == chip_5 && rst_19 == hw_17 && auth_18 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( control_data_9 ) \n   7'b11010x0 : begin\n     clk_11 = fsm_1\n     tx_16 = rst_20;\n   end\n   5'h7 : begin\n     rx_8 <= cfg_15\n     data_18 = reg_11;\n   end\n   7'bxx01011 : begin\n     cfg_20 = data_13\n     reg_2 = fsm_5;\n   end\n   default : begin \n     rx_3 <= auth_10\n     clk_5 = core_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_3) ( control_data_9 ) == ( 7'b11010x0 ) |-> clk_11 == fsm_1 && tx_16 == rst_20 ; endproperty \n property name; @(negedge clk_gen_3) ( control_data_9 ) == ( 5'h7 ) |-> rx_8 == cfg_15 && data_18 == reg_11 ; endproperty \n property name; @(negedge clk_gen_3) ( control_data_9 ) == ( 7'bxx01011 ) |-> cfg_20 == data_13 && reg_2 == fsm_5 ; endproperty \n property name; ( control_data_9 ) != 7'b11010x0 && ( control_data_9 ) != 5'h7 && @(negedge clk_gen_3) ( control_data_9 ) != 7'bxx01011  |-> rx_3 == auth_10 && clk_5 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "case ( data_buffer_2 ) \n   7'bx001xx0 : begin\n     clk_11 = err_2\n     auth_17 = auth_7\n     hw_5 = sig_10;\n   end\n   7'b00x111x : begin\n     tx_2 <= hw_17\n     rst_19 <= data_4\n     auth_6 = cfg_2;\n   end\n   7'b1111x11 : begin\n     cfg_13 = tx_18\n     fsm_2 = chip_16\n     fsm_9 <= rx_14;\n   end\n   default : begin \n     hw_4 = cfg_11\n     core_10 <= err_8\n     core_8 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( data_buffer_2 ) == ( 7'bx001xx0 ) |-> clk_11 == err_2 && auth_17 == auth_7 && hw_5 == sig_10 ; endproperty \n property name; @(negedge bus_clock_10) ( data_buffer_2 ) == ( 7'b00x111x ) |-> tx_2 == hw_17 && rst_19 == data_4 && auth_6 == cfg_2 ; endproperty \n property name; @(negedge bus_clock_10) ( data_buffer_2 ) == ( 7'b1111x11 ) |-> cfg_13 == tx_18 && fsm_2 == chip_16 && fsm_9 == rx_14 ; endproperty \n property name; ( data_buffer_2 ) != 7'bx001xx0 && ( data_buffer_2 ) != 7'b00x111x && @(negedge bus_clock_10) ( data_buffer_2 ) != 7'b1111x11  |-> hw_4 == cfg_11 && core_10 == err_8 && core_8 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( data_status_11 ) \n   6'hd : begin\n     chip_15 <= data_15\n     chip_3 <= tx_17\n     rst_3 = hw_18;\n   end\n   default : begin \n     rx_8 = cfg_18\n     reg_4 <= sig_4\n     err_9 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_13) ( data_status_11 ) == ( 6'hd ) |-> chip_15 == data_15 && chip_3 == tx_17 && rst_3 == hw_18 ; endproperty \n property name; @(posedge clock_ctrl_13) ( data_status_11 ) != 6'hd  |-> rx_8 == cfg_18 && reg_4 == sig_4 && err_9 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   5'bx0xxx : begin\n     err_20 <= err_14\n     data_19 = chip_6;\n   end\n   default : begin \n     rst_20 = clk_11\n     auth_13 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( transfer_complete_3 ) == ( 5'bx0xxx ) |-> err_20 == err_14 && data_19 == chip_6 ; endproperty \n property name; @(posedge cpu_clock_16) ( transfer_complete_3 ) != 5'bx0xxx  |-> rst_20 == clk_11 && auth_13 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( output_buffer_13 ) \n   7'b100x0x0 : begin\n     cfg_8 <= reg_18\n     core_10 = core_16\n     hw_4 = err_3;\n   end\n   7'h76 : begin\n     chip_1 = tx_20\n     reg_17 <= hw_14\n     reg_14 = reg_10;\n   end\n   default : begin \n     auth_5 = reg_20\n     reg_10 = chip_10\n     core_8 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( output_buffer_13 ) == ( 7'b100x0x0 ) |-> cfg_8 == reg_18 && core_10 == core_16 && hw_4 == err_3 ; endproperty \n property name; @(posedge clk_enable_3) ( output_buffer_13 ) == ( 7'h76 ) |-> chip_1 == tx_20 && reg_17 == hw_14 && reg_14 == reg_10 ; endproperty \n property name; ( output_buffer_13 ) != 7'b100x0x0 && @(posedge clk_enable_3) ( output_buffer_13 ) != 7'h76  |-> auth_5 == reg_20 && reg_10 == chip_10 && core_8 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( control_buffer_3 ) \n   6'bxxxx0x : begin\n     reg_3 <= auth_2\n     err_17 <= err_5;\n   end\n   7'b110xxxx : begin\n     err_12 <= clk_17\n     hw_20 <= chip_5;\n   end\n   default : begin \n     tx_12 <= auth_14\n     hw_8 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_18) ( control_buffer_3 ) == ( 6'bxxxx0x ) |-> reg_3 == auth_2 && err_17 == err_5 ; endproperty \n property name; @(posedge main_clk_18) ( control_buffer_3 ) == ( 7'b110xxxx ) |-> err_12 == clk_17 && hw_20 == chip_5 ; endproperty \n property name; ( control_buffer_3 ) != 6'bxxxx0x && @(posedge main_clk_18) ( control_buffer_3 ) != 7'b110xxxx  |-> tx_12 == auth_14 && hw_8 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'h21 : begin\n     core_12 = reg_6\n     hw_10 <= fsm_4\n     sig_11 = reg_19;\n   end\n   7'bxxxx0x0 : begin\n     tx_5 <= core_18\n     data_7 = rx_13\n     hw_13 <= sig_10;\n   end\n   default : begin \n     rst_3 = tx_14\n     data_13 = rx_5\n     chip_2 <= data_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( input_buffer_status_3 ) == ( 7'h21 ) |-> core_12 == reg_6 && hw_10 == fsm_4 && sig_11 == reg_19 ; endproperty \n property name; @(negedge clock_source_9) ( input_buffer_status_3 ) == ( 7'bxxxx0x0 ) |-> tx_5 == core_18 && data_7 == rx_13 && hw_13 == sig_10 ; endproperty \n property name; ( input_buffer_status_3 ) != 7'h21 && @(negedge clock_source_9) ( input_buffer_status_3 ) != 7'bxxxx0x0  |-> rst_3 == tx_14 && data_13 == rx_5 && chip_2 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( control_buffer_1 ) \n   7'bx1x01x0 : begin\n     auth_9 = fsm_17\n     fsm_4 <= rx_17;\n   end\n   7'b11x0010 : begin\n     err_7 = fsm_7\n     hw_4 = fsm_15;\n   end\n   default : begin \n     fsm_13 <= fsm_2\n     auth_19 <= clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_1) ( control_buffer_1 ) == ( 7'bx1x01x0 ) |-> auth_9 == fsm_17 && fsm_4 == rx_17 ; endproperty \n property name; @(negedge async_clk_1) ( control_buffer_1 ) == ( 7'b11x0010 ) |-> err_7 == fsm_7 && hw_4 == fsm_15 ; endproperty \n property name; ( control_buffer_1 ) != 7'bx1x01x0 && @(negedge async_clk_1) ( control_buffer_1 ) != 7'b11x0010  |-> fsm_13 == fsm_2 && auth_19 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "case ( data_status_9 ) \n   7'b01000xx : begin\n     data_19 = hw_13\n     tx_9 <= chip_4\n     hw_2 <= rx_9;\n   end\n   default : begin \n     cfg_7 <= clk_9\n     cfg_2 <= reg_6\n     clk_4 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_9) ( data_status_9 ) == ( 7'b01000xx ) |-> data_19 == hw_13 && tx_9 == chip_4 && hw_2 == rx_9 ; endproperty \n property name; @(negedge pll_clk_9) ( data_status_9 ) != 7'b01000xx  |-> cfg_7 == clk_9 && cfg_2 == reg_6 && clk_4 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "case ( output_status_6 ) \n   7'b101xxx1 : begin\n     fsm_7 <= clk_5\n     tx_12 <= rst_10\n     err_9 = auth_12;\n   end\n   4'h8 : begin\n     core_9 <= rx_7\n     rx_18 = clk_4\n     chip_9 = sig_20;\n   end\n   default : begin \n     chip_8 <= rst_12\n     clk_9 = data_9\n     rst_11 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( output_status_6 ) == ( 7'b101xxx1 ) |-> fsm_7 == clk_5 && tx_12 == rst_10 && err_9 == auth_12 ; endproperty \n property name; @(negedge pll_clk_2) ( output_status_6 ) == ( 4'h8 ) |-> core_9 == rx_7 && rx_18 == clk_4 && chip_9 == sig_20 ; endproperty \n property name; ( output_status_6 ) != 7'b101xxx1 && @(negedge pll_clk_2) ( output_status_6 ) != 4'h8  |-> chip_8 == rst_12 && clk_9 == data_9 && rst_11 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( end_address_13 ) \n   6'b1x1000 : begin\n     cfg_4 <= clk_8\n     auth_15 = chip_6;\n   end\n   6'b1x111x : begin\n     fsm_13 <= rx_20\n     data_7 = rst_10;\n   end\n   7'b110111x : begin\n     rx_15 <= rst_9\n     err_11 = sig_12;\n   end\n   default : begin \n     rx_8 = rx_2\n     sig_6 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_2) ( end_address_13 ) == ( 6'b1x1000 ) |-> cfg_4 == clk_8 && auth_15 == chip_6 ; endproperty \n property name; @(negedge cpu_clock_2) ( end_address_13 ) == ( 6'b1x111x ) |-> fsm_13 == rx_20 && data_7 == rst_10 ; endproperty \n property name; @(negedge cpu_clock_2) ( end_address_13 ) == ( 7'b110111x ) |-> rx_15 == rst_9 && err_11 == sig_12 ; endproperty \n property name; ( end_address_13 ) != 6'b1x1000 && ( end_address_13 ) != 6'b1x111x && @(negedge cpu_clock_2) ( end_address_13 ) != 7'b110111x  |-> rx_8 == rx_2 && sig_6 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "case ( command_status_5 ) \n   7'bxxxxxx0 : begin\n     rx_6 <= hw_2\n     fsm_7 = reg_4\n     cfg_2 <= rst_4;\n   end\n   6'h1x : begin\n     chip_5 = err_5\n     hw_17 <= hw_10\n     rst_16 <= sig_10;\n   end\n   6'b1010xx : begin\n     tx_6 <= err_18\n     sig_11 = fsm_15\n     cfg_1 <= hw_7;\n   end\n   default : begin \n     tx_15 <= err_10\n     auth_13 <= hw_4\n     fsm_13 <= sig_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( command_status_5 ) == ( 7'bxxxxxx0 ) |-> rx_6 == hw_2 && fsm_7 == reg_4 && cfg_2 == rst_4 ; endproperty \n property name; @(negedge clk_osc_16) ( command_status_5 ) == ( 6'h1x ) |-> chip_5 == err_5 && hw_17 == hw_10 && rst_16 == sig_10 ; endproperty \n property name; @(negedge clk_osc_16) ( command_status_5 ) == ( 6'b1010xx ) |-> tx_6 == err_18 && sig_11 == fsm_15 && cfg_1 == hw_7 ; endproperty \n property name; ( command_status_5 ) != 7'bxxxxxx0 && ( command_status_5 ) != 6'h1x && @(negedge clk_osc_16) ( command_status_5 ) != 6'b1010xx  |-> tx_15 == err_10 && auth_13 == hw_4 && fsm_13 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( flag_register_18 ) \n   6'h19 : begin\n     sig_6 = rx_14\n     cfg_2 = reg_4\n     clk_20 <= sig_16;\n   end\n   7'h46 : begin\n     data_8 <= data_5\n     sig_18 = cfg_15\n     auth_6 = rst_7;\n   end\n   default : begin \n     clk_3 = reg_7\n     fsm_16 = err_4\n     hw_13 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( flag_register_18 ) == ( 6'h19 ) |-> sig_6 == rx_14 && cfg_2 == reg_4 && clk_20 == sig_16 ; endproperty \n property name; @(negedge fast_clk_7) ( flag_register_18 ) == ( 7'h46 ) |-> data_8 == data_5 && sig_18 == cfg_15 && auth_6 == rst_7 ; endproperty \n property name; ( flag_register_18 ) != 6'h19 && @(negedge fast_clk_7) ( flag_register_18 ) != 7'h46  |-> clk_3 == reg_7 && fsm_16 == err_4 && hw_13 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   7'bx1xx0x0 : begin\n     rx_2 = auth_19\n     rx_10 <= tx_6\n     core_5 = clk_8;\n   end\n   7'b0110x00 : begin\n     clk_2 = reg_2\n     fsm_13 = err_9\n     rst_7 <= fsm_1;\n   end\n   default : begin \n     sig_7 <= chip_17\n     cfg_6 <= data_14\n     cfg_10 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_15) ( output_register_status_4 ) == ( 7'bx1xx0x0 ) |-> rx_2 == auth_19 && rx_10 == tx_6 && core_5 == clk_8 ; endproperty \n property name; @(negedge pll_clk_15) ( output_register_status_4 ) == ( 7'b0110x00 ) |-> clk_2 == reg_2 && fsm_13 == err_9 && rst_7 == fsm_1 ; endproperty \n property name; ( output_register_status_4 ) != 7'bx1xx0x0 && @(negedge pll_clk_15) ( output_register_status_4 ) != 7'b0110x00  |-> sig_7 == chip_17 && cfg_6 == data_14 && cfg_10 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "case ( data_register_18 ) \n   5'b1x1xx : begin\n     fsm_3 <= clk_20\n     auth_15 <= auth_18;\n   end\n   7'b00xx0xx : begin\n     hw_6 = cfg_18\n     auth_9 = cfg_11;\n   end\n   7'h37 : begin\n     core_5 <= hw_12\n     err_6 = reg_12;\n   end\n   default : begin \n     chip_4 = tx_6\n     cfg_20 = data_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( data_register_18 ) == ( 5'b1x1xx ) |-> fsm_3 == clk_20 && auth_15 == auth_18 ; endproperty \n property name; @(posedge core_clock_16) ( data_register_18 ) == ( 7'b00xx0xx ) |-> hw_6 == cfg_18 && auth_9 == cfg_11 ; endproperty \n property name; @(posedge core_clock_16) ( data_register_18 ) == ( 7'h37 ) |-> core_5 == hw_12 && err_6 == reg_12 ; endproperty \n property name; ( data_register_18 ) != 5'b1x1xx && ( data_register_18 ) != 7'b00xx0xx && @(posedge core_clock_16) ( data_register_18 ) != 7'h37  |-> chip_4 == tx_6 && cfg_20 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   3'b001 : begin\n     fsm_15 <= rst_16\n     fsm_20 = hw_20\n     reg_20 <= core_16;\n   end\n   7'b11x11x1 : begin\n     auth_20 <= tx_3\n     core_1 <= rst_4\n     err_20 = auth_19;\n   end\n   default : begin \n     hw_5 <= auth_8\n     hw_3 <= tx_7\n     auth_3 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_14) ( output_buffer_status_7 ) == ( 3'b001 ) |-> fsm_15 == rst_16 && fsm_20 == hw_20 && reg_20 == core_16 ; endproperty \n property name; @(negedge clk_out_14) ( output_buffer_status_7 ) == ( 7'b11x11x1 ) |-> auth_20 == tx_3 && core_1 == rst_4 && err_20 == auth_19 ; endproperty \n property name; ( output_buffer_status_7 ) != 3'b001 && @(negedge clk_out_14) ( output_buffer_status_7 ) != 7'b11x11x1  |-> hw_5 == auth_8 && hw_3 == tx_7 && auth_3 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "case ( output_control_5 ) \n   4'h5 : begin\n     err_19 = sig_13\n     fsm_11 <= fsm_18;\n   end\n   default : begin \n     err_12 = auth_8\n     err_15 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( output_control_5 ) == ( 4'h5 ) |-> err_19 == sig_13 && fsm_11 == fsm_18 ; endproperty \n property name; @(negedge clk_reset_7) ( output_control_5 ) != 4'h5  |-> err_12 == auth_8 && err_15 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( status_register_3 ) \n   5'b101xx : begin\n     hw_19 = fsm_8\n     reg_7 <= auth_9\n     cfg_3 = tx_5;\n   end\n   default : begin \n     chip_14 = rx_4\n     rst_6 = hw_14\n     auth_6 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_13) ( status_register_3 ) == ( 5'b101xx ) |-> hw_19 == fsm_8 && reg_7 == auth_9 && cfg_3 == tx_5 ; endproperty \n property name; @(negedge sys_clk_13) ( status_register_3 ) != 5'b101xx  |-> chip_14 == rx_4 && rst_6 == hw_14 && auth_6 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_13"
    },
    {
        "Code": "case ( control_register_status_13 ) \n   7'bxx0x100 : begin\n     cfg_14 <= cfg_15\n     data_14 = err_3\n     auth_16 <= err_15;\n   end\n   data_13 : begin\n     hw_17 = data_16\n     chip_15 <= cfg_19\n     rx_16 = reg_7;\n   end\n   5'b01011 : begin\n     cfg_17 = core_2\n     chip_13 <= sig_17\n     rst_8 = reg_14;\n   end\n   default : begin \n     rx_4 <= sig_10\n     clk_19 = err_16\n     reg_13 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_5) ( control_register_status_13 ) == ( 7'bxx0x100 ) |-> cfg_14 == cfg_15 && data_14 == err_3 && auth_16 == err_15 ; endproperty \n property name; @(negedge clock_div_5) ( control_register_status_13 ) == ( data_13 ) |-> hw_17 == data_16 && chip_15 == cfg_19 && rx_16 == reg_7 ; endproperty \n property name; @(negedge clock_div_5) ( control_register_status_13 ) == ( 5'b01011 ) |-> cfg_17 == core_2 && chip_13 == sig_17 && rst_8 == reg_14 ; endproperty \n property name; ( control_register_status_13 ) != 7'bxx0x100 && ( control_register_status_13 ) != data_13 && @(negedge clock_div_5) ( control_register_status_13 ) != 5'b01011  |-> rx_4 == sig_10 && clk_19 == err_16 && reg_13 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_5"
    },
    {
        "Code": "case ( ready_output_10 ) \n   4'he : begin\n     rx_4 = rx_6\n     fsm_12 = clk_11;\n   end\n   7'b1x01001 : begin\n     rx_15 <= chip_11\n     auth_7 <= clk_12;\n   end\n   5'b0x1x1 : begin\n     reg_14 = cfg_13\n     chip_1 <= sig_5;\n   end\n   default : begin \n     rst_18 = sig_4\n     core_7 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_3) ( ready_output_10 ) == ( 4'he ) |-> rx_4 == rx_6 && fsm_12 == clk_11 ; endproperty \n property name; @(posedge pll_clk_3) ( ready_output_10 ) == ( 7'b1x01001 ) |-> rx_15 == chip_11 && auth_7 == clk_12 ; endproperty \n property name; @(posedge pll_clk_3) ( ready_output_10 ) == ( 5'b0x1x1 ) |-> reg_14 == cfg_13 && chip_1 == sig_5 ; endproperty \n property name; ( ready_output_10 ) != 4'he && ( ready_output_10 ) != 7'b1x01001 && @(posedge pll_clk_3) ( ready_output_10 ) != 5'b0x1x1  |-> rst_18 == sig_4 && core_7 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_3"
    },
    {
        "Code": "case ( control_word_10 ) \n   5'bx0x0x : begin\n     rst_19 = hw_6\n     rst_13 <= err_2;\n   end\n   default : begin \n     tx_5 = data_7\n     clk_6 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_18) ( control_word_10 ) == ( 5'bx0x0x ) |-> rst_19 == hw_6 && rst_13 == err_2 ; endproperty \n property name; @(negedge main_clk_18) ( control_word_10 ) != 5'bx0x0x  |-> tx_5 == data_7 && clk_6 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_18"
    },
    {
        "Code": "case ( write_complete_16 ) \n   5'bx101x : begin\n     cfg_5 = cfg_18\n     auth_20 = rst_4;\n   end\n   7'b1000010 : begin\n     rx_18 <= core_1\n     rx_4 = sig_12;\n   end\n   7'bxxxx0x1 : begin\n     hw_2 <= data_10\n     rst_3 <= tx_3;\n   end\n   default : begin \n     clk_12 <= chip_20\n     clk_8 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_15) ( write_complete_16 ) == ( 5'bx101x ) |-> cfg_5 == cfg_18 && auth_20 == rst_4 ; endproperty \n property name; @(posedge ref_clk_15) ( write_complete_16 ) == ( 7'b1000010 ) |-> rx_18 == core_1 && rx_4 == sig_12 ; endproperty \n property name; @(posedge ref_clk_15) ( write_complete_16 ) == ( 7'bxxxx0x1 ) |-> hw_2 == data_10 && rst_3 == tx_3 ; endproperty \n property name; ( write_complete_16 ) != 5'bx101x && ( write_complete_16 ) != 7'b1000010 && @(posedge ref_clk_15) ( write_complete_16 ) != 7'bxxxx0x1  |-> clk_12 == chip_20 && clk_8 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "case ( ready_register_8 ) \n   7'bx111111 : begin\n     hw_19 <= err_17\n     rx_18 <= chip_20\n     err_14 <= err_4;\n   end\n   7'b0101xxx : begin\n     reg_6 = rx_10\n     fsm_14 = sig_12\n     reg_16 <= rx_12;\n   end\n   6'bx0xx1x : begin\n     chip_17 = reg_4\n     rx_20 <= tx_19\n     reg_10 <= rst_11;\n   end\n   default : begin \n     hw_14 <= rx_11\n     rx_8 <= rx_17\n     clk_6 <= data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_3) ( ready_register_8 ) == ( 7'bx111111 ) |-> hw_19 == err_17 && rx_18 == chip_20 && err_14 == err_4 ; endproperty \n property name; @(negedge cpu_clock_3) ( ready_register_8 ) == ( 7'b0101xxx ) |-> reg_6 == rx_10 && fsm_14 == sig_12 && reg_16 == rx_12 ; endproperty \n property name; @(negedge cpu_clock_3) ( ready_register_8 ) == ( 6'bx0xx1x ) |-> chip_17 == reg_4 && rx_20 == tx_19 && reg_10 == rst_11 ; endproperty \n property name; ( ready_register_8 ) != 7'bx111111 && ( ready_register_8 ) != 7'b0101xxx && @(negedge cpu_clock_3) ( ready_register_8 ) != 6'bx0xx1x  |-> hw_14 == rx_11 && rx_8 == rx_17 && clk_6 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "case ( operation_status_9 ) \n   6'h2e : begin\n     err_15 <= fsm_7\n     fsm_18 <= cfg_20;\n   end\n   7'bxx0xx0x : begin\n     sig_4 = hw_19\n     tx_7 = reg_17;\n   end\n   default : begin \n     err_13 = auth_17\n     data_18 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_6) ( operation_status_9 ) == ( 6'h2e ) |-> err_15 == fsm_7 && fsm_18 == cfg_20 ; endproperty \n property name; @(negedge ref_clk_6) ( operation_status_9 ) == ( 7'bxx0xx0x ) |-> sig_4 == hw_19 && tx_7 == reg_17 ; endproperty \n property name; ( operation_status_9 ) != 6'h2e && @(negedge ref_clk_6) ( operation_status_9 ) != 7'bxx0xx0x  |-> err_13 == auth_17 && data_18 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "case ( mode_register_11 ) \n   6'b0010xx : begin\n     rst_5 <= reg_17\n     fsm_15 <= rst_7\n     cfg_11 <= rst_17;\n   end\n   7'h30 : begin\n     tx_9 = cfg_20\n     rst_10 <= fsm_5\n     cfg_2 <= clk_13;\n   end\n   default : begin \n     reg_3 = rx_9\n     chip_3 = rst_1\n     fsm_2 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_4) ( mode_register_11 ) == ( 6'b0010xx ) |-> rst_5 == reg_17 && fsm_15 == rst_7 && cfg_11 == rst_17 ; endproperty \n property name; @(negedge sys_clk_4) ( mode_register_11 ) == ( 7'h30 ) |-> tx_9 == cfg_20 && rst_10 == fsm_5 && cfg_2 == clk_13 ; endproperty \n property name; ( mode_register_11 ) != 6'b0010xx && @(negedge sys_clk_4) ( mode_register_11 ) != 7'h30  |-> reg_3 == rx_9 && chip_3 == rst_1 && fsm_2 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "case ( status_register_buffer_6 ) \n   rx_13 : begin\n     clk_1 <= err_2\n     err_13 <= fsm_20;\n   end\n   7'h55 : begin\n     cfg_14 = fsm_1\n     err_12 <= core_16;\n   end\n   7'b011xx00 : begin\n     reg_17 <= reg_12\n     fsm_15 <= rx_15;\n   end\n   default : begin \n     rx_3 = cfg_7\n     data_5 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_4) ( status_register_buffer_6 ) == ( rx_13 ) |-> clk_1 == err_2 && err_13 == fsm_20 ; endproperty \n property name; @(negedge sys_clk_4) ( status_register_buffer_6 ) == ( 7'h55 ) |-> cfg_14 == fsm_1 && err_12 == core_16 ; endproperty \n property name; @(negedge sys_clk_4) ( status_register_buffer_6 ) == ( 7'b011xx00 ) |-> reg_17 == reg_12 && fsm_15 == rx_15 ; endproperty \n property name; ( status_register_buffer_6 ) != rx_13 && ( status_register_buffer_6 ) != 7'h55 && @(negedge sys_clk_4) ( status_register_buffer_6 ) != 7'b011xx00  |-> rx_3 == cfg_7 && data_5 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "case ( start_bit_12 ) \n   7'bxx01110 : begin\n     rx_4 = err_7\n     err_20 = err_12\n     chip_7 = core_11;\n   end\n   default : begin \n     hw_5 = reg_18\n     tx_9 <= fsm_1\n     fsm_1 <= fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_16) ( start_bit_12 ) == ( 7'bxx01110 ) |-> rx_4 == err_7 && err_20 == err_12 && chip_7 == core_11 ; endproperty \n property name; @(posedge async_clk_16) ( start_bit_12 ) != 7'bxx01110  |-> hw_5 == reg_18 && tx_9 == fsm_1 && fsm_1 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "case ( acknowledge_13 ) \n   6'b01x100 : begin\n     data_14 <= tx_8\n     rst_12 = clk_2;\n   end\n   7'bx00x000 : begin\n     core_7 = data_15\n     core_18 = hw_6;\n   end\n   3'bx10 : begin\n     rx_7 <= auth_17\n     data_18 <= fsm_2;\n   end\n   default : begin \n     sig_2 = fsm_6\n     err_20 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_14) ( acknowledge_13 ) == ( 6'b01x100 ) |-> data_14 == tx_8 && rst_12 == clk_2 ; endproperty \n property name; @(negedge clk_in_14) ( acknowledge_13 ) == ( 7'bx00x000 ) |-> core_7 == data_15 && core_18 == hw_6 ; endproperty \n property name; @(negedge clk_in_14) ( acknowledge_13 ) == ( 3'bx10 ) |-> rx_7 == auth_17 && data_18 == fsm_2 ; endproperty \n property name; ( acknowledge_13 ) != 6'b01x100 && ( acknowledge_13 ) != 7'bx00x000 && @(negedge clk_in_14) ( acknowledge_13 ) != 3'bx10  |-> sig_2 == fsm_6 && err_20 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "case ( flag_register_17 ) \n   7'h7x : begin\n     tx_7 = cfg_6\n     rst_20 <= err_11\n     cfg_1 <= core_9;\n   end\n   7'bxx11x00 : begin\n     clk_13 = clk_9\n     core_7 = sig_19\n     hw_18 = chip_3;\n   end\n   7'hx : begin\n     core_15 <= tx_5\n     cfg_9 <= core_5\n     core_8 <= hw_13;\n   end\n   default : begin \n     data_15 = rx_10\n     auth_3 <= reg_6\n     cfg_3 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_11) ( flag_register_17 ) == ( 7'h7x ) |-> tx_7 == cfg_6 && rst_20 == err_11 && cfg_1 == core_9 ; endproperty \n property name; @(negedge sys_clk_11) ( flag_register_17 ) == ( 7'bxx11x00 ) |-> clk_13 == clk_9 && core_7 == sig_19 && hw_18 == chip_3 ; endproperty \n property name; @(negedge sys_clk_11) ( flag_register_17 ) == ( 7'hx ) |-> core_15 == tx_5 && cfg_9 == core_5 && core_8 == hw_13 ; endproperty \n property name; ( flag_register_17 ) != 7'h7x && ( flag_register_17 ) != 7'bxx11x00 && @(negedge sys_clk_11) ( flag_register_17 ) != 7'hx  |-> data_15 == rx_10 && auth_3 == reg_6 && cfg_3 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_11"
    },
    {
        "Code": "case ( result_register_6 ) \n   7'b0110100 : begin\n     data_18 <= clk_8\n     err_4 <= tx_1\n     clk_16 = clk_12;\n   end\n   6'h2b : begin\n     fsm_8 = fsm_10\n     sig_15 <= rx_19\n     err_14 = rst_6;\n   end\n   default : begin \n     rst_6 = auth_17\n     core_12 <= rx_20\n     rx_19 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_12) ( result_register_6 ) == ( 7'b0110100 ) |-> data_18 == clk_8 && err_4 == tx_1 && clk_16 == clk_12 ; endproperty \n property name; @(negedge pll_clk_12) ( result_register_6 ) == ( 6'h2b ) |-> fsm_8 == fsm_10 && sig_15 == rx_19 && err_14 == rst_6 ; endproperty \n property name; ( result_register_6 ) != 7'b0110100 && @(negedge pll_clk_12) ( result_register_6 ) != 6'h2b  |-> rst_6 == auth_17 && core_12 == rx_20 && rx_19 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "case ( control_signal_3 ) \n   7'bx00101x : begin\n     clk_19 <= cfg_20\n     tx_14 <= rx_19;\n   end\n   5'b01xx0 : begin\n     err_20 <= auth_19\n     cfg_19 = clk_8;\n   end\n   default : begin \n     sig_16 <= fsm_1\n     cfg_2 = hw_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_9) ( control_signal_3 ) == ( 7'bx00101x ) |-> clk_19 == cfg_20 && tx_14 == rx_19 ; endproperty \n property name; @(negedge fast_clk_9) ( control_signal_3 ) == ( 5'b01xx0 ) |-> err_20 == auth_19 && cfg_19 == clk_8 ; endproperty \n property name; ( control_signal_3 ) != 7'bx00101x && @(negedge fast_clk_9) ( control_signal_3 ) != 5'b01xx0  |-> sig_16 == fsm_1 && cfg_2 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_9"
    },
    {
        "Code": "case ( command_status_11 ) \n   6'h26 : begin\n     auth_5 <= rx_15\n     rst_2 = sig_4\n     rx_11 = err_10;\n   end\n   7'h4 : begin\n     err_4 <= rst_5\n     core_17 <= clk_7\n     clk_9 <= sig_6;\n   end\n   7'b0110001 : begin\n     chip_1 <= tx_20\n     clk_5 = core_4\n     tx_7 <= err_9;\n   end\n   default : begin \n     auth_19 = rst_7\n     cfg_16 <= sig_3\n     rx_6 <= hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_10) ( command_status_11 ) == ( 6'h26 ) |-> auth_5 == rx_15 && rst_2 == sig_4 && rx_11 == err_10 ; endproperty \n property name; @(posedge clk_signal_10) ( command_status_11 ) == ( 7'h4 ) |-> err_4 == rst_5 && core_17 == clk_7 && clk_9 == sig_6 ; endproperty \n property name; @(posedge clk_signal_10) ( command_status_11 ) == ( 7'b0110001 ) |-> chip_1 == tx_20 && clk_5 == core_4 && tx_7 == err_9 ; endproperty \n property name; ( command_status_11 ) != 6'h26 && ( command_status_11 ) != 7'h4 && @(posedge clk_signal_10) ( command_status_11 ) != 7'b0110001  |-> auth_19 == rst_7 && cfg_16 == sig_3 && rx_6 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "case ( output_buffer_16 ) \n   7'h68 : begin\n     hw_19 <= sig_18\n     core_12 <= hw_3;\n   end\n   7'bx011x00 : begin\n     rst_8 = rst_19\n     cfg_19 <= rst_14;\n   end\n   7'bx1xx0x0 : begin\n     sig_4 <= rst_12\n     rx_18 <= hw_17;\n   end\n   default : begin \n     reg_12 <= err_10\n     fsm_11 <= chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_12) ( output_buffer_16 ) == ( 7'h68 ) |-> hw_19 == sig_18 && core_12 == hw_3 ; endproperty \n property name; @(posedge clk_enable_12) ( output_buffer_16 ) == ( 7'bx011x00 ) |-> rst_8 == rst_19 && cfg_19 == rst_14 ; endproperty \n property name; @(posedge clk_enable_12) ( output_buffer_16 ) == ( 7'bx1xx0x0 ) |-> sig_4 == rst_12 && rx_18 == hw_17 ; endproperty \n property name; ( output_buffer_16 ) != 7'h68 && ( output_buffer_16 ) != 7'bx011x00 && @(posedge clk_enable_12) ( output_buffer_16 ) != 7'bx1xx0x0  |-> reg_12 == err_10 && fsm_11 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   6'b00xxx0 : begin\n     auth_17 <= rx_1\n     data_3 <= err_20\n     tx_12 <= reg_4;\n   end\n   5'h13 : begin\n     core_8 <= rst_19\n     hw_10 <= auth_4\n     rst_6 = sig_12;\n   end\n   6'b10010x : begin\n     sig_17 = tx_17\n     cfg_2 <= reg_9\n     core_3 = fsm_5;\n   end\n   default : begin \n     err_16 = hw_8\n     reg_4 <= hw_19\n     reg_13 = rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_8) ( flag_control_status_9 ) == ( 6'b00xxx0 ) |-> auth_17 == rx_1 && data_3 == err_20 && tx_12 == reg_4 ; endproperty \n property name; @(posedge cpu_clock_8) ( flag_control_status_9 ) == ( 5'h13 ) |-> core_8 == rst_19 && hw_10 == auth_4 && rst_6 == sig_12 ; endproperty \n property name; @(posedge cpu_clock_8) ( flag_control_status_9 ) == ( 6'b10010x ) |-> sig_17 == tx_17 && cfg_2 == reg_9 && core_3 == fsm_5 ; endproperty \n property name; ( flag_control_status_9 ) != 6'b00xxx0 && ( flag_control_status_9 ) != 5'h13 && @(posedge cpu_clock_8) ( flag_control_status_9 ) != 6'b10010x  |-> err_16 == hw_8 && reg_4 == hw_19 && reg_13 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "case ( data_status_register_status_16 ) \n   3'bx1x : begin\n     cfg_4 = err_14\n     tx_12 = rx_9\n     err_17 = core_10;\n   end\n   7'h3a : begin\n     chip_10 <= fsm_14\n     reg_11 = clk_14\n     rx_14 <= clk_18;\n   end\n   default : begin \n     chip_4 <= cfg_18\n     tx_10 = clk_3\n     data_3 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_6) ( data_status_register_status_16 ) == ( 3'bx1x ) |-> cfg_4 == err_14 && tx_12 == rx_9 && err_17 == core_10 ; endproperty \n property name; @(posedge clk_osc_6) ( data_status_register_status_16 ) == ( 7'h3a ) |-> chip_10 == fsm_14 && reg_11 == clk_14 && rx_14 == clk_18 ; endproperty \n property name; ( data_status_register_status_16 ) != 3'bx1x && @(posedge clk_osc_6) ( data_status_register_status_16 ) != 7'h3a  |-> chip_4 == cfg_18 && tx_10 == clk_3 && data_3 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_6"
    },
    {
        "Code": "case ( input_buffer_12 ) \n   7'h3b : begin\n     chip_15 <= tx_19\n     tx_6 = rx_10;\n   end\n   6'h8 : begin\n     core_17 = core_7\n     reg_4 = sig_10;\n   end\n   7'bx11x01x : begin\n     fsm_19 <= auth_18\n     data_16 <= rst_20;\n   end\n   default : begin \n     core_4 <= rx_19\n     clk_3 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_18) ( input_buffer_12 ) == ( 7'h3b ) |-> chip_15 == tx_19 && tx_6 == rx_10 ; endproperty \n property name; @(posedge clk_osc_18) ( input_buffer_12 ) == ( 6'h8 ) |-> core_17 == core_7 && reg_4 == sig_10 ; endproperty \n property name; @(posedge clk_osc_18) ( input_buffer_12 ) == ( 7'bx11x01x ) |-> fsm_19 == auth_18 && data_16 == rst_20 ; endproperty \n property name; ( input_buffer_12 ) != 7'h3b && ( input_buffer_12 ) != 6'h8 && @(posedge clk_osc_18) ( input_buffer_12 ) != 7'bx11x01x  |-> core_4 == rx_19 && clk_3 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "case ( address_register_17 ) \n   5'hf : begin\n     err_13 <= rst_16\n     rx_2 <= rx_17;\n   end\n   default : begin \n     auth_20 = clk_3\n     clk_15 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( address_register_17 ) == ( 5'hf ) |-> err_13 == rst_16 && rx_2 == rx_17 ; endproperty \n property name; @(posedge core_clock_13) ( address_register_17 ) != 5'hf  |-> auth_20 == clk_3 && clk_15 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( address_register_3 ) \n   5'hd : begin\n     rst_1 = auth_20\n     core_20 = tx_5\n     auth_12 = data_1;\n   end\n   6'bxxx010 : begin\n     sig_7 <= tx_13\n     clk_7 = rx_11\n     core_12 = rst_10;\n   end\n   default : begin \n     clk_1 <= hw_17\n     auth_8 = rx_15\n     rx_15 = rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_3) ( address_register_3 ) == ( 5'hd ) |-> rst_1 == auth_20 && core_20 == tx_5 && auth_12 == data_1 ; endproperty \n property name; @(posedge pll_clk_3) ( address_register_3 ) == ( 6'bxxx010 ) |-> sig_7 == tx_13 && clk_7 == rx_11 && core_12 == rst_10 ; endproperty \n property name; ( address_register_3 ) != 5'hd && @(posedge pll_clk_3) ( address_register_3 ) != 6'bxxx010  |-> clk_1 == hw_17 && auth_8 == rx_15 && rx_15 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_3"
    },
    {
        "Code": "case ( data_register_status_11 ) \n   7'b0xx1x0x : begin\n     data_8 = err_17\n     rst_18 <= hw_14;\n   end\n   7'bxx1x0xx : begin\n     rst_4 = sig_7\n     hw_5 = reg_16;\n   end\n   default : begin \n     sig_11 = sig_13\n     auth_19 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_18) ( data_register_status_11 ) == ( 7'b0xx1x0x ) |-> data_8 == err_17 && rst_18 == hw_14 ; endproperty \n property name; @(negedge cpu_clock_18) ( data_register_status_11 ) == ( 7'bxx1x0xx ) |-> rst_4 == sig_7 && hw_5 == reg_16 ; endproperty \n property name; ( data_register_status_11 ) != 7'b0xx1x0x && @(negedge cpu_clock_18) ( data_register_status_11 ) != 7'bxx1x0xx  |-> sig_11 == sig_13 && auth_19 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "case ( output_register_7 ) \n   7'b101xx00 : begin\n     rst_3 = core_11\n     rx_10 = core_13\n     reg_20 <= cfg_11;\n   end\n   6'h9 : begin\n     rst_7 <= sig_12\n     hw_9 = chip_12\n     core_3 = rst_13;\n   end\n   default : begin \n     rx_17 = data_18\n     rx_9 <= data_7\n     clk_11 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_16) ( output_register_7 ) == ( 7'b101xx00 ) |-> rst_3 == core_11 && rx_10 == core_13 && reg_20 == cfg_11 ; endproperty \n property name; @(negedge clk_signal_16) ( output_register_7 ) == ( 6'h9 ) |-> rst_7 == sig_12 && hw_9 == chip_12 && core_3 == rst_13 ; endproperty \n property name; ( output_register_7 ) != 7'b101xx00 && @(negedge clk_signal_16) ( output_register_7 ) != 6'h9  |-> rx_17 == data_18 && rx_9 == data_7 && clk_11 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "case ( interrupt_request_15 ) \n   7'b0101110 : begin\n     clk_11 <= data_16\n     rx_12 = core_7;\n   end\n   default : begin \n     hw_18 = sig_12\n     core_16 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_18) ( interrupt_request_15 ) == ( 7'b0101110 ) |-> clk_11 == data_16 && rx_12 == core_7 ; endproperty \n property name; @(posedge core_clock_18) ( interrupt_request_15 ) != 7'b0101110  |-> hw_18 == sig_12 && core_16 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "case ( ready_output_3 ) \n   5'bxxxx0 : begin\n     tx_11 = rx_16\n     chip_4 = fsm_1;\n   end\n   7'bxxxx1xx : begin\n     err_3 = fsm_16\n     tx_16 = cfg_3;\n   end\n   7'hx : begin\n     core_18 = rst_5\n     core_11 <= auth_16;\n   end\n   default : begin \n     err_1 <= cfg_10\n     auth_20 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( ready_output_3 ) == ( 5'bxxxx0 ) |-> tx_11 == rx_16 && chip_4 == fsm_1 ; endproperty \n property name; @(posedge fast_clk_2) ( ready_output_3 ) == ( 7'bxxxx1xx ) |-> err_3 == fsm_16 && tx_16 == cfg_3 ; endproperty \n property name; @(posedge fast_clk_2) ( ready_output_3 ) == ( 7'hx ) |-> core_18 == rst_5 && core_11 == auth_16 ; endproperty \n property name; ( ready_output_3 ) != 5'bxxxx0 && ( ready_output_3 ) != 7'bxxxx1xx && @(posedge fast_clk_2) ( ready_output_3 ) != 7'hx  |-> err_1 == cfg_10 && auth_20 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   6'h39 : begin\n     hw_10 = data_16\n     err_15 = chip_13;\n   end\n   6'b0xx0x0 : begin\n     sig_17 <= chip_18\n     fsm_16 = auth_13;\n   end\n   7'b10xxx11 : begin\n     cfg_10 <= hw_18\n     tx_5 <= auth_14;\n   end\n   default : begin \n     reg_1 <= rx_16\n     data_4 <= data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_2) ( output_register_status_6 ) == ( 6'h39 ) |-> hw_10 == data_16 && err_15 == chip_13 ; endproperty \n property name; @(negedge clock_ctrl_2) ( output_register_status_6 ) == ( 6'b0xx0x0 ) |-> sig_17 == chip_18 && fsm_16 == auth_13 ; endproperty \n property name; @(negedge clock_ctrl_2) ( output_register_status_6 ) == ( 7'b10xxx11 ) |-> cfg_10 == hw_18 && tx_5 == auth_14 ; endproperty \n property name; ( output_register_status_6 ) != 6'h39 && ( output_register_status_6 ) != 6'b0xx0x0 && @(negedge clock_ctrl_2) ( output_register_status_6 ) != 7'b10xxx11  |-> reg_1 == rx_16 && data_4 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_2"
    },
    {
        "Code": "case ( output_status_15 ) \n   5'h12 : begin\n     clk_6 = core_6\n     clk_5 <= fsm_18\n     chip_4 <= cfg_11;\n   end\n   default : begin \n     sig_13 <= err_4\n     hw_13 <= chip_19\n     err_12 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_15) ( output_status_15 ) == ( 5'h12 ) |-> clk_6 == core_6 && clk_5 == fsm_18 && chip_4 == cfg_11 ; endproperty \n property name; @(negedge async_clk_15) ( output_status_15 ) != 5'h12  |-> sig_13 == err_4 && hw_13 == chip_19 && err_12 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "case ( control_register_12 ) \n   7'bx0x0x0x : begin\n     rx_20 <= clk_4\n     fsm_18 <= tx_13\n     rx_14 <= cfg_7;\n   end\n   default : begin \n     auth_5 <= err_6\n     auth_1 <= fsm_15\n     sig_9 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_17) ( control_register_12 ) == ( 7'bx0x0x0x ) |-> rx_20 == clk_4 && fsm_18 == tx_13 && rx_14 == cfg_7 ; endproperty \n property name; @(negedge ref_clk_17) ( control_register_12 ) != 7'bx0x0x0x  |-> auth_5 == err_6 && auth_1 == fsm_15 && sig_9 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_17"
    },
    {
        "Code": "case ( start_signal_19 ) \n   5'he : begin\n     data_1 <= cfg_7\n     sig_9 <= rst_13;\n   end\n   7'bx011100 : begin\n     sig_2 <= err_4\n     hw_9 = hw_16;\n   end\n   7'b00x0x1x : begin\n     hw_7 = chip_12\n     reg_6 <= data_5;\n   end\n   default : begin \n     err_1 = data_11\n     cfg_11 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_11) ( start_signal_19 ) == ( 5'he ) |-> data_1 == cfg_7 && sig_9 == rst_13 ; endproperty \n property name; @(negedge ref_clk_11) ( start_signal_19 ) == ( 7'bx011100 ) |-> sig_2 == err_4 && hw_9 == hw_16 ; endproperty \n property name; @(negedge ref_clk_11) ( start_signal_19 ) == ( 7'b00x0x1x ) |-> hw_7 == chip_12 && reg_6 == data_5 ; endproperty \n property name; ( start_signal_19 ) != 5'he && ( start_signal_19 ) != 7'bx011100 && @(negedge ref_clk_11) ( start_signal_19 ) != 7'b00x0x1x  |-> err_1 == data_11 && cfg_11 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "case ( interrupt_request_3 ) \n   6'h1f : begin\n     hw_16 <= cfg_4\n     auth_9 = rx_20;\n   end\n   default : begin \n     sig_2 <= hw_15\n     rst_11 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( interrupt_request_3 ) == ( 6'h1f ) |-> hw_16 == cfg_4 && auth_9 == rx_20 ; endproperty \n property name; @(posedge core_clock_12) ( interrupt_request_3 ) != 6'h1f  |-> sig_2 == hw_15 && rst_11 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( control_flag_17 ) \n   5'b00x1x : begin\n     fsm_6 <= data_1\n     err_14 = cfg_14;\n   end\n   7'b1x01x10 : begin\n     auth_2 = reg_18\n     reg_19 <= err_11;\n   end\n   default : begin \n     hw_1 <= sig_20\n     tx_3 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_18) ( control_flag_17 ) == ( 5'b00x1x ) |-> fsm_6 == data_1 && err_14 == cfg_14 ; endproperty \n property name; @(posedge clk_out_18) ( control_flag_17 ) == ( 7'b1x01x10 ) |-> auth_2 == reg_18 && reg_19 == err_11 ; endproperty \n property name; ( control_flag_17 ) != 5'b00x1x && @(posedge clk_out_18) ( control_flag_17 ) != 7'b1x01x10  |-> hw_1 == sig_20 && tx_3 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "case ( address_status_1 ) \n   6'b00x1xx : begin\n     tx_11 = core_17\n     clk_1 <= rx_17\n     rx_10 = data_11;\n   end\n   7'bxxxx0x1 : begin\n     tx_3 <= clk_17\n     fsm_12 <= err_5\n     rst_11 <= sig_18;\n   end\n   default : begin \n     clk_18 <= err_12\n     err_12 <= rst_7\n     rx_17 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( address_status_1 ) == ( 6'b00x1xx ) |-> tx_11 == core_17 && clk_1 == rx_17 && rx_10 == data_11 ; endproperty \n property name; @(negedge fast_clk_11) ( address_status_1 ) == ( 7'bxxxx0x1 ) |-> tx_3 == clk_17 && fsm_12 == err_5 && rst_11 == sig_18 ; endproperty \n property name; ( address_status_1 ) != 6'b00x1xx && @(negedge fast_clk_11) ( address_status_1 ) != 7'bxxxx0x1  |-> clk_18 == err_12 && err_12 == rst_7 && rx_17 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( control_word_18 ) \n   5'b0xx10 : begin\n     hw_1 <= cfg_16\n     tx_15 = tx_10\n     chip_5 = reg_5;\n   end\n   default : begin \n     tx_19 = fsm_1\n     reg_17 = auth_1\n     tx_7 <= data_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_15) ( control_word_18 ) == ( 5'b0xx10 ) |-> hw_1 == cfg_16 && tx_15 == tx_10 && chip_5 == reg_5 ; endproperty \n property name; @(posedge clock_source_15) ( control_word_18 ) != 5'b0xx10  |-> tx_19 == fsm_1 && reg_17 == auth_1 && tx_7 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "case ( data_register_status_12 ) \n   6'bx101x0 : begin\n     data_1 <= sig_10\n     cfg_6 = core_6\n     clk_19 <= tx_20;\n   end\n   7'b1x10x0x : begin\n     rx_18 = tx_5\n     reg_14 <= clk_17\n     data_20 <= cfg_4;\n   end\n   6'bxxx1x0 : begin\n     hw_9 <= chip_16\n     tx_13 = reg_9\n     data_14 <= core_8;\n   end\n   default : begin \n     auth_11 = auth_5\n     reg_17 = hw_18\n     cfg_1 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_2) ( data_register_status_12 ) == ( 6'bx101x0 ) |-> data_1 == sig_10 && cfg_6 == core_6 && clk_19 == tx_20 ; endproperty \n property name; @(negedge clk_in_2) ( data_register_status_12 ) == ( 7'b1x10x0x ) |-> rx_18 == tx_5 && reg_14 == clk_17 && data_20 == cfg_4 ; endproperty \n property name; @(negedge clk_in_2) ( data_register_status_12 ) == ( 6'bxxx1x0 ) |-> hw_9 == chip_16 && tx_13 == reg_9 && data_14 == core_8 ; endproperty \n property name; ( data_register_status_12 ) != 6'bx101x0 && ( data_register_status_12 ) != 7'b1x10x0x && @(negedge clk_in_2) ( data_register_status_12 ) != 6'bxxx1x0  |-> auth_11 == auth_5 && reg_17 == hw_18 && cfg_1 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "case ( control_input_4 ) \n   6'bx010x1 : begin\n     data_6 <= sig_15\n     sig_14 <= sig_3\n     fsm_9 <= tx_18;\n   end\n   7'bxx0xx11 : begin\n     chip_13 = rst_2\n     auth_3 <= tx_8\n     auth_5 = core_4;\n   end\n   default : begin \n     chip_1 <= tx_2\n     chip_12 = cfg_5\n     hw_2 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_17) ( control_input_4 ) == ( 6'bx010x1 ) |-> data_6 == sig_15 && sig_14 == sig_3 && fsm_9 == tx_18 ; endproperty \n property name; @(posedge clock_ctrl_17) ( control_input_4 ) == ( 7'bxx0xx11 ) |-> chip_13 == rst_2 && auth_3 == tx_8 && auth_5 == core_4 ; endproperty \n property name; ( control_input_4 ) != 6'bx010x1 && @(posedge clock_ctrl_17) ( control_input_4 ) != 7'bxx0xx11  |-> chip_1 == tx_2 && chip_12 == cfg_5 && hw_2 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "case ( flag_register_20 ) \n   6'bxx0110 : begin\n     reg_18 = chip_18\n     data_2 <= err_5\n     fsm_7 <= chip_4;\n   end\n   6'bx0xxx0 : begin\n     fsm_1 = fsm_5\n     core_16 <= rx_18\n     fsm_12 <= tx_8;\n   end\n   default : begin \n     tx_3 = cfg_8\n     auth_5 = data_15\n     tx_7 <= err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( flag_register_20 ) == ( 6'bxx0110 ) |-> reg_18 == chip_18 && data_2 == err_5 && fsm_7 == chip_4 ; endproperty \n property name; @(posedge clk_osc_8) ( flag_register_20 ) == ( 6'bx0xxx0 ) |-> fsm_1 == fsm_5 && core_16 == rx_18 && fsm_12 == tx_8 ; endproperty \n property name; ( flag_register_20 ) != 6'bxx0110 && @(posedge clk_osc_8) ( flag_register_20 ) != 6'bx0xxx0  |-> tx_3 == cfg_8 && auth_5 == data_15 && tx_7 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   7'bxxxx001 : begin\n     rx_9 = auth_14\n     clk_19 <= fsm_4\n     auth_12 = data_5;\n   end\n   6'bxx1xxx : begin\n     auth_18 <= fsm_2\n     sig_18 = data_8\n     data_11 = sig_13;\n   end\n   default : begin \n     clk_6 <= cfg_8\n     rx_12 <= auth_11\n     core_12 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_12) ( status_register_status_20 ) == ( 7'bxxxx001 ) |-> rx_9 == auth_14 && clk_19 == fsm_4 && auth_12 == data_5 ; endproperty \n property name; @(negedge clk_reset_12) ( status_register_status_20 ) == ( 6'bxx1xxx ) |-> auth_18 == fsm_2 && sig_18 == data_8 && data_11 == sig_13 ; endproperty \n property name; ( status_register_status_20 ) != 7'bxxxx001 && @(negedge clk_reset_12) ( status_register_status_20 ) != 6'bxx1xxx  |-> clk_6 == cfg_8 && rx_12 == auth_11 && core_12 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_12"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   3'b0x0 : begin\n     core_4 = err_16\n     reg_15 <= chip_2\n     auth_10 = sig_5;\n   end\n   default : begin \n     auth_5 <= auth_17\n     cfg_17 <= reg_18\n     sig_11 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_15) ( data_status_register_2 ) == ( 3'b0x0 ) |-> core_4 == err_16 && reg_15 == chip_2 && auth_10 == sig_5 ; endproperty \n property name; @(posedge main_clk_15) ( data_status_register_2 ) != 3'b0x0  |-> auth_5 == auth_17 && cfg_17 == reg_18 && sig_11 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "case ( start_bit_8 ) \n   7'h2f : begin\n     auth_14 = tx_17\n     rx_12 <= err_20;\n   end\n   cfg_3 : begin\n     tx_18 = cfg_14\n     hw_15 <= hw_16;\n   end\n   default : begin \n     core_11 <= rst_7\n     rx_9 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( start_bit_8 ) == ( 7'h2f ) |-> auth_14 == tx_17 && rx_12 == err_20 ; endproperty \n property name; @(posedge clock_ctrl_3) ( start_bit_8 ) == ( cfg_3 ) |-> tx_18 == cfg_14 && hw_15 == hw_16 ; endproperty \n property name; ( start_bit_8 ) != 7'h2f && @(posedge clock_ctrl_3) ( start_bit_8 ) != cfg_3  |-> core_11 == rst_7 && rx_9 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   5'b1xxxx : begin\n     data_17 = core_1\n     fsm_6 <= auth_19;\n   end\n   6'bx00100 : begin\n     core_7 = rst_1\n     reg_9 <= clk_14;\n   end\n   default : begin \n     core_12 = rx_4\n     tx_17 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_14) ( output_status_register_17 ) == ( 5'b1xxxx ) |-> data_17 == core_1 && fsm_6 == auth_19 ; endproperty \n property name; @(posedge clk_reset_14) ( output_status_register_17 ) == ( 6'bx00100 ) |-> core_7 == rst_1 && reg_9 == clk_14 ; endproperty \n property name; ( output_status_register_17 ) != 5'b1xxxx && @(posedge clk_reset_14) ( output_status_register_17 ) != 6'bx00100  |-> core_12 == rx_4 && tx_17 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'h1x : begin\n     rx_4 = cfg_5\n     data_11 <= clk_6;\n   end\n   core_7 : begin\n     clk_15 <= hw_19\n     chip_11 <= hw_7;\n   end\n   7'b0x10111 : begin\n     data_19 = err_8\n     tx_11 <= auth_6;\n   end\n   default : begin \n     auth_19 = sig_5\n     sig_20 <= reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( read_data_9 ) == ( 7'h1x ) |-> rx_4 == cfg_5 && data_11 == clk_6 ; endproperty \n property name; @(posedge clk_osc_5) ( read_data_9 ) == ( core_7 ) |-> clk_15 == hw_19 && chip_11 == hw_7 ; endproperty \n property name; @(posedge clk_osc_5) ( read_data_9 ) == ( 7'b0x10111 ) |-> data_19 == err_8 && tx_11 == auth_6 ; endproperty \n property name; ( read_data_9 ) != 7'h1x && ( read_data_9 ) != core_7 && @(posedge clk_osc_5) ( read_data_9 ) != 7'b0x10111  |-> auth_19 == sig_5 && sig_20 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'h2b : begin\n     reg_15 <= rst_15\n     sig_10 <= sig_19\n     auth_6 = clk_11;\n   end\n   default : begin \n     err_7 <= tx_12\n     auth_3 <= reg_2\n     fsm_17 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( data_status_12 ) == ( 7'h2b ) |-> reg_15 == rst_15 && sig_10 == sig_19 && auth_6 == clk_11 ; endproperty \n property name; @(negedge cpu_clock_17) ( data_status_12 ) != 7'h2b  |-> err_7 == tx_12 && auth_3 == reg_2 && fsm_17 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   7'b1101001 : begin\n     rst_1 <= data_16\n     tx_3 = reg_5\n     rst_18 <= hw_13;\n   end\n   7'b01xx0x1 : begin\n     cfg_14 <= cfg_19\n     tx_2 = auth_11\n     clk_4 <= auth_5;\n   end\n   7'bx00x1xx : begin\n     auth_14 <= sig_11\n     hw_18 <= hw_3\n     chip_8 <= hw_2;\n   end\n   default : begin \n     chip_16 = tx_4\n     chip_17 <= core_7\n     fsm_10 = rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_18) ( data_control_status_11 ) == ( 7'b1101001 ) |-> rst_1 == data_16 && tx_3 == reg_5 && rst_18 == hw_13 ; endproperty \n property name; @(posedge cpu_clock_18) ( data_control_status_11 ) == ( 7'b01xx0x1 ) |-> cfg_14 == cfg_19 && tx_2 == auth_11 && clk_4 == auth_5 ; endproperty \n property name; @(posedge cpu_clock_18) ( data_control_status_11 ) == ( 7'bx00x1xx ) |-> auth_14 == sig_11 && hw_18 == hw_3 && chip_8 == hw_2 ; endproperty \n property name; ( data_control_status_11 ) != 7'b1101001 && ( data_control_status_11 ) != 7'b01xx0x1 && @(posedge cpu_clock_18) ( data_control_status_11 ) != 7'bx00x1xx  |-> chip_16 == tx_4 && chip_17 == core_7 && fsm_10 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'b01000xx : begin\n     err_7 = reg_4\n     err_15 <= reg_16\n     hw_18 = sig_9;\n   end\n   6'bx0xx1x : begin\n     auth_5 <= rst_8\n     chip_17 <= rx_3\n     clk_1 = tx_20;\n   end\n   7'bx101x11 : begin\n     auth_6 <= chip_3\n     cfg_20 <= rx_10\n     rst_17 <= core_11;\n   end\n   default : begin \n     rx_1 = core_6\n     hw_16 <= data_12\n     data_6 <= hw_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( data_status_register_14 ) == ( 7'b01000xx ) |-> err_7 == reg_4 && err_15 == reg_16 && hw_18 == sig_9 ; endproperty \n property name; @(posedge mem_clock_14) ( data_status_register_14 ) == ( 6'bx0xx1x ) |-> auth_5 == rst_8 && chip_17 == rx_3 && clk_1 == tx_20 ; endproperty \n property name; @(posedge mem_clock_14) ( data_status_register_14 ) == ( 7'bx101x11 ) |-> auth_6 == chip_3 && cfg_20 == rx_10 && rst_17 == core_11 ; endproperty \n property name; ( data_status_register_14 ) != 7'b01000xx && ( data_status_register_14 ) != 6'bx0xx1x && @(posedge mem_clock_14) ( data_status_register_14 ) != 7'bx101x11  |-> rx_1 == core_6 && hw_16 == data_12 && data_6 == hw_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( status_register_5 ) \n   5'hxx : begin\n     chip_1 <= clk_10\n     clk_14 <= sig_19;\n   end\n   default : begin \n     tx_12 <= hw_16\n     fsm_15 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( status_register_5 ) == ( 5'hxx ) |-> chip_1 == clk_10 && clk_14 == sig_19 ; endproperty \n property name; @(posedge bus_clock_5) ( status_register_5 ) != 5'hxx  |-> tx_12 == hw_16 && fsm_15 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( instruction_buffer_10 ) \n   6'bx10x1x : begin\n     rx_8 = rst_14\n     clk_5 = cfg_16;\n   end\n   default : begin \n     data_1 <= hw_5\n     clk_18 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_9) ( instruction_buffer_10 ) == ( 6'bx10x1x ) |-> rx_8 == rst_14 && clk_5 == cfg_16 ; endproperty \n property name; @(posedge clk_out_9) ( instruction_buffer_10 ) != 6'bx10x1x  |-> data_1 == hw_5 && clk_18 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "case ( data_status_14 ) \n   6'bx10111 : begin\n     rst_20 <= fsm_13\n     cfg_20 <= data_5\n     data_10 <= data_9;\n   end\n   default : begin \n     cfg_16 = sig_9\n     err_6 <= tx_7\n     core_12 <= reg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( data_status_14 ) == ( 6'bx10111 ) |-> rst_20 == fsm_13 && cfg_20 == data_5 && data_10 == data_9 ; endproperty \n property name; @(negedge clk_gen_15) ( data_status_14 ) != 6'bx10111  |-> cfg_16 == sig_9 && err_6 == tx_7 && core_12 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( instruction_8 ) \n   7'b1x01x10 : begin\n     data_11 <= core_7\n     fsm_20 = tx_6\n     hw_10 = err_18;\n   end\n   default : begin \n     rx_6 = chip_15\n     hw_4 <= cfg_15\n     cfg_16 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_6) ( instruction_8 ) == ( 7'b1x01x10 ) |-> data_11 == core_7 && fsm_20 == tx_6 && hw_10 == err_18 ; endproperty \n property name; @(negedge clk_enable_6) ( instruction_8 ) != 7'b1x01x10  |-> rx_6 == chip_15 && hw_4 == cfg_15 && cfg_16 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "case ( start_signal_5 ) \n   rx_9 : begin\n     data_8 <= rst_2\n     rst_3 = fsm_20\n     auth_18 <= fsm_7;\n   end\n   default : begin \n     sig_6 = data_15\n     sig_3 = rx_2\n     data_10 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_1) ( start_signal_5 ) == ( rx_9 ) |-> data_8 == rst_2 && rst_3 == fsm_20 && auth_18 == fsm_7 ; endproperty \n property name; @(negedge core_clock_1) ( start_signal_5 ) != rx_9  |-> sig_6 == data_15 && sig_3 == rx_2 && data_10 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "case ( acknowledge_2 ) \n   6'b0xxx00 : begin\n     sig_13 <= auth_6\n     reg_10 = fsm_13;\n   end\n   6'bx110x0 : begin\n     fsm_10 <= tx_4\n     sig_17 = hw_20;\n   end\n   default : begin \n     sig_12 = clk_15\n     cfg_14 <= auth_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_14) ( acknowledge_2 ) == ( 6'b0xxx00 ) |-> sig_13 == auth_6 && reg_10 == fsm_13 ; endproperty \n property name; @(posedge clk_reset_14) ( acknowledge_2 ) == ( 6'bx110x0 ) |-> fsm_10 == tx_4 && sig_17 == hw_20 ; endproperty \n property name; ( acknowledge_2 ) != 6'b0xxx00 && @(posedge clk_reset_14) ( acknowledge_2 ) != 6'bx110x0  |-> sig_12 == clk_15 && cfg_14 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "case ( output_register_status_12 ) \n   7'bxxxx00x : begin\n     data_3 <= err_20\n     data_18 <= core_1;\n   end\n   6'bxx1x00 : begin\n     sig_18 <= chip_4\n     fsm_11 <= chip_17;\n   end\n   default : begin \n     fsm_14 <= auth_2\n     tx_8 <= cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_18) ( output_register_status_12 ) == ( 7'bxxxx00x ) |-> data_3 == err_20 && data_18 == core_1 ; endproperty \n property name; @(posedge clock_ctrl_18) ( output_register_status_12 ) == ( 6'bxx1x00 ) |-> sig_18 == chip_4 && fsm_11 == chip_17 ; endproperty \n property name; ( output_register_status_12 ) != 7'bxxxx00x && @(posedge clock_ctrl_18) ( output_register_status_12 ) != 6'bxx1x00  |-> fsm_14 == auth_2 && tx_8 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "case ( error_status_1 ) \n   6'b0xxxxx : begin\n     chip_1 <= rst_15\n     data_6 = auth_19;\n   end\n   default : begin \n     core_11 <= rst_9\n     chip_8 <= cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_2) ( error_status_1 ) == ( 6'b0xxxxx ) |-> chip_1 == rst_15 && data_6 == auth_19 ; endproperty \n property name; @(posedge ref_clk_2) ( error_status_1 ) != 6'b0xxxxx  |-> core_11 == rst_9 && chip_8 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_2"
    },
    {
        "Code": "case ( error_status_15 ) \n   7'bx0010x1 : begin\n     auth_13 = sig_2\n     fsm_15 = core_6\n     clk_9 = fsm_8;\n   end\n   default : begin \n     chip_19 <= cfg_4\n     rst_16 = fsm_2\n     clk_18 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( error_status_15 ) == ( 7'bx0010x1 ) |-> auth_13 == sig_2 && fsm_15 == core_6 && clk_9 == fsm_8 ; endproperty \n property name; @(posedge async_clk_8) ( error_status_15 ) != 7'bx0010x1  |-> chip_19 == cfg_4 && rst_16 == fsm_2 && clk_18 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'b1011x11 : begin\n     tx_11 = fsm_15\n     rx_16 = cfg_8\n     tx_2 <= tx_3;\n   end\n   6'b001110 : begin\n     clk_3 <= err_18\n     tx_18 = rst_14\n     tx_1 <= auth_17;\n   end\n   7'h72 : begin\n     chip_16 = data_13\n     auth_7 <= core_3\n     cfg_20 = sig_17;\n   end\n   default : begin \n     sig_19 = err_11\n     clk_19 = tx_14\n     sig_8 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( output_register_4 ) == ( 7'b1011x11 ) |-> tx_11 == fsm_15 && rx_16 == cfg_8 && tx_2 == tx_3 ; endproperty \n property name; @(negedge clock_ctrl_19) ( output_register_4 ) == ( 6'b001110 ) |-> clk_3 == err_18 && tx_18 == rst_14 && tx_1 == auth_17 ; endproperty \n property name; @(negedge clock_ctrl_19) ( output_register_4 ) == ( 7'h72 ) |-> chip_16 == data_13 && auth_7 == core_3 && cfg_20 == sig_17 ; endproperty \n property name; ( output_register_4 ) != 7'b1011x11 && ( output_register_4 ) != 6'b001110 && @(negedge clock_ctrl_19) ( output_register_4 ) != 7'h72  |-> sig_19 == err_11 && clk_19 == tx_14 && sig_8 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( data_register_19 ) \n   7'bx001101 : begin\n     tx_15 = fsm_11\n     sig_6 = auth_1;\n   end\n   default : begin \n     core_16 = reg_13\n     cfg_2 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( data_register_19 ) == ( 7'bx001101 ) |-> tx_15 == fsm_11 && sig_6 == auth_1 ; endproperty \n property name; @(posedge clk_osc_2) ( data_register_19 ) != 7'bx001101  |-> core_16 == reg_13 && cfg_2 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( busy_signal_3 ) \n   5'b11110 : begin\n     reg_9 <= cfg_1\n     reg_5 <= rst_16\n     auth_14 = chip_7;\n   end\n   4'b0x11 : begin\n     chip_9 = tx_1\n     core_18 = core_15\n     sig_9 = hw_18;\n   end\n   default : begin \n     data_19 <= fsm_15\n     chip_5 <= reg_7\n     auth_6 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( busy_signal_3 ) == ( 5'b11110 ) |-> reg_9 == cfg_1 && reg_5 == rst_16 && auth_14 == chip_7 ; endproperty \n property name; @(negedge clk_out_1) ( busy_signal_3 ) == ( 4'b0x11 ) |-> chip_9 == tx_1 && core_18 == core_15 && sig_9 == hw_18 ; endproperty \n property name; ( busy_signal_3 ) != 5'b11110 && @(negedge clk_out_1) ( busy_signal_3 ) != 4'b0x11  |-> data_19 == fsm_15 && chip_5 == reg_7 && auth_6 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( input_status_register_1 ) \n   2'b11 : begin\n     core_19 <= tx_14\n     err_10 <= sig_11\n     rst_4 = rst_7;\n   end\n   default : begin \n     auth_19 <= data_16\n     tx_10 = reg_11\n     tx_14 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( input_status_register_1 ) == ( 2'b11 ) |-> core_19 == tx_14 && err_10 == sig_11 && rst_4 == rst_7 ; endproperty \n property name; @(posedge clock_div_17) ( input_status_register_1 ) != 2'b11  |-> auth_19 == data_16 && tx_10 == reg_11 && tx_14 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( status_buffer_5 ) \n   5'bx0101 : begin\n     clk_11 = fsm_15\n     sig_3 <= core_8;\n   end\n   default : begin \n     reg_19 <= sig_2\n     fsm_13 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_9) ( status_buffer_5 ) == ( 5'bx0101 ) |-> clk_11 == fsm_15 && sig_3 == core_8 ; endproperty \n property name; @(posedge clock_ctrl_9) ( status_buffer_5 ) != 5'bx0101  |-> reg_19 == sig_2 && fsm_13 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "case ( output_data_10 ) \n   5'h19 : begin\n     hw_6 = chip_1\n     clk_2 <= auth_16\n     clk_16 <= tx_16;\n   end\n   default : begin \n     rx_9 <= reg_4\n     core_9 <= core_12\n     rst_8 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( output_data_10 ) == ( 5'h19 ) |-> hw_6 == chip_1 && clk_2 == auth_16 && clk_16 == tx_16 ; endproperty \n property name; @(negedge clk_in_1) ( output_data_10 ) != 5'h19  |-> rx_9 == reg_4 && core_9 == core_12 && rst_8 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( control_output_2 ) \n   7'b00xx10x : begin\n     core_12 = sig_19\n     fsm_12 = rx_20;\n   end\n   default : begin \n     fsm_6 <= reg_2\n     clk_15 = fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( control_output_2 ) == ( 7'b00xx10x ) |-> core_12 == sig_19 && fsm_12 == rx_20 ; endproperty \n property name; @(posedge mem_clock_17) ( control_output_2 ) != 7'b00xx10x  |-> fsm_6 == reg_2 && clk_15 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( read_enable_19 ) \n   7'bx01xx0x : begin\n     auth_15 <= tx_5\n     sig_20 <= chip_9;\n   end\n   default : begin \n     auth_10 <= clk_11\n     rst_3 <= rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( read_enable_19 ) == ( 7'bx01xx0x ) |-> auth_15 == tx_5 && sig_20 == chip_9 ; endproperty \n property name; @(negedge clock_source_19) ( read_enable_19 ) != 7'bx01xx0x  |-> auth_10 == clk_11 && rst_3 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( control_flag_register_12 ) \n   7'b011xx10 : begin\n     cfg_1 <= err_12\n     rx_4 <= rx_18;\n   end\n   7'h77 : begin\n     data_1 <= fsm_2\n     clk_17 <= data_2;\n   end\n   default : begin \n     rst_1 = cfg_7\n     chip_17 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( control_flag_register_12 ) == ( 7'b011xx10 ) |-> cfg_1 == err_12 && rx_4 == rx_18 ; endproperty \n property name; @(posedge clock_div_9) ( control_flag_register_12 ) == ( 7'h77 ) |-> data_1 == fsm_2 && clk_17 == data_2 ; endproperty \n property name; ( control_flag_register_12 ) != 7'b011xx10 && @(posedge clock_div_9) ( control_flag_register_12 ) != 7'h77  |-> rst_1 == cfg_7 && chip_17 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( counter_20 ) \n   7'b1x01x1x : begin\n     core_2 = sig_5\n     data_1 = chip_5;\n   end\n   tx_3 : begin\n     core_20 <= data_15\n     fsm_4 <= data_14;\n   end\n   4'hd : begin\n     tx_10 = data_6\n     core_19 <= data_16;\n   end\n   default : begin \n     data_8 <= tx_17\n     clk_19 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( counter_20 ) == ( 7'b1x01x1x ) |-> core_2 == sig_5 && data_1 == chip_5 ; endproperty \n property name; @(negedge mem_clock_13) ( counter_20 ) == ( tx_3 ) |-> core_20 == data_15 && fsm_4 == data_14 ; endproperty \n property name; @(negedge mem_clock_13) ( counter_20 ) == ( 4'hd ) |-> tx_10 == data_6 && core_19 == data_16 ; endproperty \n property name; ( counter_20 ) != 7'b1x01x1x && ( counter_20 ) != tx_3 && @(negedge mem_clock_13) ( counter_20 ) != 4'hd  |-> data_8 == tx_17 && clk_19 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( status_output_8 ) \n   7'bxx0xxx1 : begin\n     reg_20 <= err_15\n     err_9 = reg_4\n     rx_1 <= chip_3;\n   end\n   6'bx00110 : begin\n     core_14 <= rst_5\n     core_5 = core_4\n     hw_16 <= cfg_20;\n   end\n   default : begin \n     rst_20 <= chip_12\n     fsm_1 = rst_7\n     sig_14 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_6) ( status_output_8 ) == ( 7'bxx0xxx1 ) |-> reg_20 == err_15 && err_9 == reg_4 && rx_1 == chip_3 ; endproperty \n property name; @(posedge fast_clk_6) ( status_output_8 ) == ( 6'bx00110 ) |-> core_14 == rst_5 && core_5 == core_4 && hw_16 == cfg_20 ; endproperty \n property name; ( status_output_8 ) != 7'bxx0xxx1 && @(posedge fast_clk_6) ( status_output_8 ) != 6'bx00110  |-> rst_20 == chip_12 && fsm_1 == rst_7 && sig_14 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   7'b1100101 : begin\n     reg_5 = sig_3\n     cfg_20 = fsm_12;\n   end\n   default : begin \n     sig_10 <= fsm_11\n     data_10 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_17) ( input_status_register_13 ) == ( 7'b1100101 ) |-> reg_5 == sig_3 && cfg_20 == fsm_12 ; endproperty \n property name; @(negedge clk_gen_17) ( input_status_register_13 ) != 7'b1100101  |-> sig_10 == fsm_11 && data_10 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_17"
    },
    {
        "Code": "case ( read_data_3 ) \n   6'b000x01 : begin\n     auth_16 <= reg_1\n     auth_7 <= fsm_20;\n   end\n   7'b10xxx01 : begin\n     sig_19 <= auth_6\n     sig_16 = rst_7;\n   end\n   default : begin \n     core_10 = core_16\n     data_15 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_12) ( read_data_3 ) == ( 6'b000x01 ) |-> auth_16 == reg_1 && auth_7 == fsm_20 ; endproperty \n property name; @(negedge bus_clock_12) ( read_data_3 ) == ( 7'b10xxx01 ) |-> sig_19 == auth_6 && sig_16 == rst_7 ; endproperty \n property name; ( read_data_3 ) != 6'b000x01 && @(negedge bus_clock_12) ( read_data_3 ) != 7'b10xxx01  |-> core_10 == core_16 && data_15 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   7'h2a : begin\n     chip_4 <= err_9\n     hw_16 <= cfg_17;\n   end\n   4'b101x : begin\n     err_14 <= rst_6\n     cfg_11 = rx_1;\n   end\n   default : begin \n     rst_17 = tx_8\n     err_5 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_9) ( acknowledge_14 ) == ( 7'h2a ) |-> chip_4 == err_9 && hw_16 == cfg_17 ; endproperty \n property name; @(negedge clk_in_9) ( acknowledge_14 ) == ( 4'b101x ) |-> err_14 == rst_6 && cfg_11 == rx_1 ; endproperty \n property name; ( acknowledge_14 ) != 7'h2a && @(negedge clk_in_9) ( acknowledge_14 ) != 4'b101x  |-> rst_17 == tx_8 && err_5 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "case ( instruction_buffer_20 ) \n   6'b1x11x0 : begin\n     reg_14 = tx_3\n     err_8 = sig_10;\n   end\n   default : begin \n     chip_8 <= clk_12\n     cfg_10 = core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_8) ( instruction_buffer_20 ) == ( 6'b1x11x0 ) |-> reg_14 == tx_3 && err_8 == sig_10 ; endproperty \n property name; @(posedge clk_enable_8) ( instruction_buffer_20 ) != 6'b1x11x0  |-> chip_8 == clk_12 && cfg_10 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_8"
    },
    {
        "Code": "case ( read_enable_15 ) \n   6'h12 : begin\n     clk_16 <= sig_20\n     fsm_9 = cfg_8\n     hw_13 <= sig_13;\n   end\n   default : begin \n     data_12 = err_1\n     tx_15 <= err_1\n     err_15 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_19) ( read_enable_15 ) == ( 6'h12 ) |-> clk_16 == sig_20 && fsm_9 == cfg_8 && hw_13 == sig_13 ; endproperty \n property name; @(negedge mem_clock_19) ( read_enable_15 ) != 6'h12  |-> data_12 == err_1 && tx_15 == err_1 && err_15 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "case ( command_register_16 ) \n   7'bx1110x0 : begin\n     reg_14 <= reg_8\n     hw_10 = sig_12;\n   end\n   default : begin \n     auth_17 = reg_14\n     core_14 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( command_register_16 ) == ( 7'bx1110x0 ) |-> reg_14 == reg_8 && hw_10 == sig_12 ; endproperty \n property name; @(posedge clk_out_1) ( command_register_16 ) != 7'bx1110x0  |-> auth_17 == reg_14 && core_14 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( control_register_16 ) \n   7'b010010x : begin\n     data_13 = rx_14\n     clk_5 = hw_18\n     data_16 = hw_16;\n   end\n   default : begin \n     rst_16 = chip_16\n     rst_17 = tx_6\n     chip_19 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_17) ( control_register_16 ) == ( 7'b010010x ) |-> data_13 == rx_14 && clk_5 == hw_18 && data_16 == hw_16 ; endproperty \n property name; @(negedge sys_clk_17) ( control_register_16 ) != 7'b010010x  |-> rst_16 == chip_16 && rst_17 == tx_6 && chip_19 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_17"
    },
    {
        "Code": "case ( busy_signal_1 ) \n   4'bxx0x : begin\n     auth_7 <= fsm_19\n     data_12 = tx_14\n     auth_16 <= rst_2;\n   end\n   default : begin \n     rx_18 <= core_19\n     data_20 <= chip_5\n     auth_3 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_17) ( busy_signal_1 ) == ( 4'bxx0x ) |-> auth_7 == fsm_19 && data_12 == tx_14 && auth_16 == rst_2 ; endproperty \n property name; @(negedge bus_clock_17) ( busy_signal_1 ) != 4'bxx0x  |-> rx_18 == core_19 && data_20 == chip_5 && auth_3 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "case ( address_register_5 ) \n   core_14 : begin\n     data_11 <= rx_2\n     auth_5 <= hw_16;\n   end\n   7'bx11x01x : begin\n     clk_1 <= tx_8\n     tx_20 <= auth_7;\n   end\n   6'b001011 : begin\n     reg_4 = reg_15\n     tx_5 <= tx_16;\n   end\n   default : begin \n     clk_13 = rst_19\n     reg_20 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_8) ( address_register_5 ) == ( core_14 ) |-> data_11 == rx_2 && auth_5 == hw_16 ; endproperty \n property name; @(negedge clk_enable_8) ( address_register_5 ) == ( 7'bx11x01x ) |-> clk_1 == tx_8 && tx_20 == auth_7 ; endproperty \n property name; @(negedge clk_enable_8) ( address_register_5 ) == ( 6'b001011 ) |-> reg_4 == reg_15 && tx_5 == tx_16 ; endproperty \n property name; ( address_register_5 ) != core_14 && ( address_register_5 ) != 7'bx11x01x && @(negedge clk_enable_8) ( address_register_5 ) != 6'b001011  |-> clk_13 == rst_19 && reg_20 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   6'b1111x1 : begin\n     rx_17 <= cfg_1\n     hw_2 <= sig_12;\n   end\n   7'b10x10xx : begin\n     reg_6 <= sig_18\n     fsm_2 = core_18;\n   end\n   default : begin \n     reg_4 = tx_18\n     auth_16 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_15) ( transfer_complete_18 ) == ( 6'b1111x1 ) |-> rx_17 == cfg_1 && hw_2 == sig_12 ; endproperty \n property name; @(posedge clk_enable_15) ( transfer_complete_18 ) == ( 7'b10x10xx ) |-> reg_6 == sig_18 && fsm_2 == core_18 ; endproperty \n property name; ( transfer_complete_18 ) != 6'b1111x1 && @(posedge clk_enable_15) ( transfer_complete_18 ) != 7'b10x10xx  |-> reg_4 == tx_18 && auth_16 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "case ( operation_code_11 ) \n   6'b110100 : begin\n     data_7 = cfg_19\n     auth_13 <= cfg_14\n     clk_7 <= cfg_7;\n   end\n   default : begin \n     reg_12 = fsm_13\n     data_8 <= err_10\n     auth_20 <= clk_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( operation_code_11 ) == ( 6'b110100 ) |-> data_7 == cfg_19 && auth_13 == cfg_14 && clk_7 == cfg_7 ; endproperty \n property name; @(posedge mem_clock_13) ( operation_code_11 ) != 6'b110100  |-> reg_12 == fsm_13 && data_8 == err_10 && auth_20 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( write_complete_5 ) \n   3'b11x : begin\n     fsm_13 <= cfg_15\n     core_3 = rst_1;\n   end\n   4'b00x0 : begin\n     hw_7 <= clk_1\n     cfg_6 = fsm_2;\n   end\n   default : begin \n     core_16 = core_13\n     data_14 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( write_complete_5 ) == ( 3'b11x ) |-> fsm_13 == cfg_15 && core_3 == rst_1 ; endproperty \n property name; @(posedge ref_clk_12) ( write_complete_5 ) == ( 4'b00x0 ) |-> hw_7 == clk_1 && cfg_6 == fsm_2 ; endproperty \n property name; ( write_complete_5 ) != 3'b11x && @(posedge ref_clk_12) ( write_complete_5 ) != 4'b00x0  |-> core_16 == core_13 && data_14 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( output_register_11 ) \n   6'hf : begin\n     hw_1 = rst_20\n     rx_18 <= hw_17\n     err_18 <= err_20;\n   end\n   5'b000xx : begin\n     sig_3 = auth_18\n     tx_16 <= err_15\n     core_8 <= data_16;\n   end\n   default : begin \n     fsm_11 <= data_19\n     clk_7 <= clk_4\n     err_3 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( output_register_11 ) == ( 6'hf ) |-> hw_1 == rst_20 && rx_18 == hw_17 && err_18 == err_20 ; endproperty \n property name; @(posedge pll_clk_9) ( output_register_11 ) == ( 5'b000xx ) |-> sig_3 == auth_18 && tx_16 == err_15 && core_8 == data_16 ; endproperty \n property name; ( output_register_11 ) != 6'hf && @(posedge pll_clk_9) ( output_register_11 ) != 5'b000xx  |-> fsm_11 == data_19 && clk_7 == clk_4 && err_3 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( start_signal_9 ) \n   chip : begin\n     fsm_15 = cfg_4\n     sig_4 <= sig_17;\n   end\n   7'bxxx1xx1 : begin\n     rst_17 <= hw_6\n     err_6 <= tx_5;\n   end\n   5'bx110x : begin\n     err_14 = core_20\n     rst_5 = rx_11;\n   end\n   default : begin \n     clk_15 <= sig_19\n     sig_6 = auth_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( start_signal_9 ) == ( chip ) |-> fsm_15 == cfg_4 && sig_4 == sig_17 ; endproperty \n property name; @(negedge mem_clock_10) ( start_signal_9 ) == ( 7'bxxx1xx1 ) |-> rst_17 == hw_6 && err_6 == tx_5 ; endproperty \n property name; @(negedge mem_clock_10) ( start_signal_9 ) == ( 5'bx110x ) |-> err_14 == core_20 && rst_5 == rx_11 ; endproperty \n property name; ( start_signal_9 ) != chip && ( start_signal_9 ) != 7'bxxx1xx1 && @(negedge mem_clock_10) ( start_signal_9 ) != 5'bx110x  |-> clk_15 == sig_19 && sig_6 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( command_status_1 ) \n   7'bxxx1x1x : begin\n     auth_12 = chip_6\n     core_13 = sig_4;\n   end\n   7'bx01x011 : begin\n     tx_12 = fsm_4\n     sig_18 <= reg_16;\n   end\n   default : begin \n     hw_5 = reg_15\n     reg_17 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( command_status_1 ) == ( 7'bxxx1x1x ) |-> auth_12 == chip_6 && core_13 == sig_4 ; endproperty \n property name; @(negedge clk_reset_14) ( command_status_1 ) == ( 7'bx01x011 ) |-> tx_12 == fsm_4 && sig_18 == reg_16 ; endproperty \n property name; ( command_status_1 ) != 7'bxxx1x1x && @(negedge clk_reset_14) ( command_status_1 ) != 7'bx01x011  |-> hw_5 == reg_15 && reg_17 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( enable_1 ) \n   7'b010xx10 : begin\n     fsm_18 = cfg_8\n     reg_16 = core_10;\n   end\n   6'b011001 : begin\n     fsm_7 = clk_11\n     reg_2 = cfg_7;\n   end\n   7'b1x01xx1 : begin\n     auth_10 <= data_5\n     core_12 <= reg_14;\n   end\n   default : begin \n     reg_14 = sig_1\n     rst_3 <= data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( enable_1 ) == ( 7'b010xx10 ) |-> fsm_18 == cfg_8 && reg_16 == core_10 ; endproperty \n property name; @(negedge clk_gen_9) ( enable_1 ) == ( 6'b011001 ) |-> fsm_7 == clk_11 && reg_2 == cfg_7 ; endproperty \n property name; @(negedge clk_gen_9) ( enable_1 ) == ( 7'b1x01xx1 ) |-> auth_10 == data_5 && core_12 == reg_14 ; endproperty \n property name; ( enable_1 ) != 7'b010xx10 && ( enable_1 ) != 6'b011001 && @(negedge clk_gen_9) ( enable_1 ) != 7'b1x01xx1  |-> reg_14 == sig_1 && rst_3 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'bxxx0101 : begin\n     sig_20 <= clk_2\n     chip_11 = clk_7;\n   end\n   default : begin \n     tx_11 = auth_12\n     auth_7 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_12) ( output_data_19 ) == ( 7'bxxx0101 ) |-> sig_20 == clk_2 && chip_11 == clk_7 ; endproperty \n property name; @(negedge clk_osc_12) ( output_data_19 ) != 7'bxxx0101  |-> tx_11 == auth_12 && auth_7 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_12"
    },
    {
        "Code": "case ( input_status_15 ) \n   7'bxxx1101 : begin\n     reg_6 = hw_12\n     hw_4 <= data_7;\n   end\n   7'bxxxx1xx : begin\n     sig_12 <= err_10\n     tx_2 <= hw_18;\n   end\n   default : begin \n     cfg_7 <= chip_16\n     reg_18 = tx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( input_status_15 ) == ( 7'bxxx1101 ) |-> reg_6 == hw_12 && hw_4 == data_7 ; endproperty \n property name; @(posedge clk_in_2) ( input_status_15 ) == ( 7'bxxxx1xx ) |-> sig_12 == err_10 && tx_2 == hw_18 ; endproperty \n property name; ( input_status_15 ) != 7'bxxx1101 && @(posedge clk_in_2) ( input_status_15 ) != 7'bxxxx1xx  |-> cfg_7 == chip_16 && reg_18 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( output_register_16 ) \n   7'bx001000 : begin\n     auth_14 = reg_8\n     reg_15 = data_8\n     chip_16 <= reg_19;\n   end\n   default : begin \n     rx_16 = clk_9\n     clk_5 <= rst_10\n     core_4 = cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_7) ( output_register_16 ) == ( 7'bx001000 ) |-> auth_14 == reg_8 && reg_15 == data_8 && chip_16 == reg_19 ; endproperty \n property name; @(posedge clk_reset_7) ( output_register_16 ) != 7'bx001000  |-> rx_16 == clk_9 && clk_5 == rst_10 && core_4 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "case ( instruction_6 ) \n   6'b1x110x : begin\n     rx_19 = sig_20\n     fsm_12 <= cfg_4;\n   end\n   7'b00111x0 : begin\n     clk_6 <= cfg_3\n     rst_16 = chip_19;\n   end\n   default : begin \n     rst_14 = rst_11\n     rst_5 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_18) ( instruction_6 ) == ( 6'b1x110x ) |-> rx_19 == sig_20 && fsm_12 == cfg_4 ; endproperty \n property name; @(posedge clock_ctrl_18) ( instruction_6 ) == ( 7'b00111x0 ) |-> clk_6 == cfg_3 && rst_16 == chip_19 ; endproperty \n property name; ( instruction_6 ) != 6'b1x110x && @(posedge clock_ctrl_18) ( instruction_6 ) != 7'b00111x0  |-> rst_14 == rst_11 && rst_5 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "case ( write_enable_5 ) \n   6'bx1x0xx : begin\n     reg_7 <= clk_15\n     sig_5 <= cfg_18\n     data_17 <= data_20;\n   end\n   default : begin \n     err_5 <= hw_8\n     fsm_15 = sig_2\n     data_7 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_11) ( write_enable_5 ) == ( 6'bx1x0xx ) |-> reg_7 == clk_15 && sig_5 == cfg_18 && data_17 == data_20 ; endproperty \n property name; @(posedge clk_signal_11) ( write_enable_5 ) != 6'bx1x0xx  |-> err_5 == hw_8 && fsm_15 == sig_2 && data_7 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   7'bx01x10x : begin\n     clk_14 = reg_7\n     data_11 <= auth_19;\n   end\n   err_1 : begin\n     chip_19 = data_19\n     reg_17 = sig_16;\n   end\n   default : begin \n     clk_17 = hw_18\n     cfg_18 <= hw_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( status_output_buffer_18 ) == ( 7'bx01x10x ) |-> clk_14 == reg_7 && data_11 == auth_19 ; endproperty \n property name; @(posedge bus_clock_16) ( status_output_buffer_18 ) == ( err_1 ) |-> chip_19 == data_19 && reg_17 == sig_16 ; endproperty \n property name; ( status_output_buffer_18 ) != 7'bx01x10x && @(posedge bus_clock_16) ( status_output_buffer_18 ) != err_1  |-> clk_17 == hw_18 && cfg_18 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( interrupt_control_9 ) \n   err_12 : begin\n     tx_10 <= tx_17\n     tx_18 <= auth_19\n     rx_2 = core_9;\n   end\n   default : begin \n     reg_7 <= auth_3\n     rx_17 = core_16\n     tx_19 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_2) ( interrupt_control_9 ) == ( err_12 ) |-> tx_10 == tx_17 && tx_18 == auth_19 && rx_2 == core_9 ; endproperty \n property name; @(posedge bus_clock_2) ( interrupt_control_9 ) != err_12  |-> reg_7 == auth_3 && rx_17 == core_16 && tx_19 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_2"
    },
    {
        "Code": "case ( write_enable_7 ) \n   6'bx1xx0x : begin\n     tx_20 <= hw_16\n     chip_9 = rst_12\n     cfg_15 <= reg_7;\n   end\n   7'b000x0x0 : begin\n     tx_16 <= err_20\n     rst_4 = chip_8\n     tx_10 <= sig_13;\n   end\n   default : begin \n     reg_5 <= rst_18\n     cfg_11 = reg_10\n     sig_10 = auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( write_enable_7 ) == ( 6'bx1xx0x ) |-> tx_20 == hw_16 && chip_9 == rst_12 && cfg_15 == reg_7 ; endproperty \n property name; @(posedge bus_clock_8) ( write_enable_7 ) == ( 7'b000x0x0 ) |-> tx_16 == err_20 && rst_4 == chip_8 && tx_10 == sig_13 ; endproperty \n property name; ( write_enable_7 ) != 6'bx1xx0x && @(posedge bus_clock_8) ( write_enable_7 ) != 7'b000x0x0  |-> reg_5 == rst_18 && cfg_11 == reg_10 && sig_10 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( status_flag_13 ) \n   7'h4a : begin\n     rx_8 <= err_7\n     hw_17 <= rst_6;\n   end\n   default : begin \n     core_20 = hw_6\n     sig_15 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( status_flag_13 ) == ( 7'h4a ) |-> rx_8 == err_7 && hw_17 == rst_6 ; endproperty \n property name; @(negedge clk_reset_13) ( status_flag_13 ) != 7'h4a  |-> core_20 == hw_6 && sig_15 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( data_register_status_2 ) \n   6'bx00001 : begin\n     clk_2 <= auth_15\n     cfg_20 = fsm_4\n     err_9 = sig_12;\n   end\n   7'h7e : begin\n     chip_8 <= data_20\n     core_9 = fsm_1\n     rst_19 <= chip_17;\n   end\n   7'b0xx11xx : begin\n     cfg_17 <= rst_8\n     rst_17 <= data_13\n     rst_11 <= rx_12;\n   end\n   default : begin \n     auth_9 = cfg_7\n     tx_4 <= hw_5\n     tx_9 = core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_17) ( data_register_status_2 ) == ( 6'bx00001 ) |-> clk_2 == auth_15 && cfg_20 == fsm_4 && err_9 == sig_12 ; endproperty \n property name; @(posedge fast_clk_17) ( data_register_status_2 ) == ( 7'h7e ) |-> chip_8 == data_20 && core_9 == fsm_1 && rst_19 == chip_17 ; endproperty \n property name; @(posedge fast_clk_17) ( data_register_status_2 ) == ( 7'b0xx11xx ) |-> cfg_17 == rst_8 && rst_17 == data_13 && rst_11 == rx_12 ; endproperty \n property name; ( data_register_status_2 ) != 6'bx00001 && ( data_register_status_2 ) != 7'h7e && @(posedge fast_clk_17) ( data_register_status_2 ) != 7'b0xx11xx  |-> auth_9 == cfg_7 && tx_4 == hw_5 && tx_9 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   7'bx0x0x0x : begin\n     hw_2 = auth_10\n     reg_15 = tx_1\n     auth_12 = rst_10;\n   end\n   7'b1x10010 : begin\n     clk_18 <= sig_12\n     reg_13 <= err_12\n     sig_1 <= err_8;\n   end\n   default : begin \n     reg_9 = chip_19\n     reg_12 = reg_19\n     fsm_20 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_1) ( input_status_register_17 ) == ( 7'bx0x0x0x ) |-> hw_2 == auth_10 && reg_15 == tx_1 && auth_12 == rst_10 ; endproperty \n property name; @(negedge mem_clock_1) ( input_status_register_17 ) == ( 7'b1x10010 ) |-> clk_18 == sig_12 && reg_13 == err_12 && sig_1 == err_8 ; endproperty \n property name; ( input_status_register_17 ) != 7'bx0x0x0x && @(negedge mem_clock_1) ( input_status_register_17 ) != 7'b1x10010  |-> reg_9 == chip_19 && reg_12 == reg_19 && fsm_20 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_1"
    },
    {
        "Code": "case ( data_control_status_8 ) \n   7'b100x0x0 : begin\n     rx_16 <= chip_12\n     rx_1 <= chip_15;\n   end\n   default : begin \n     clk_4 <= data_15\n     clk_8 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( data_control_status_8 ) == ( 7'b100x0x0 ) |-> rx_16 == chip_12 && rx_1 == chip_15 ; endproperty \n property name; @(negedge clk_osc_15) ( data_control_status_8 ) != 7'b100x0x0  |-> clk_4 == data_15 && clk_8 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( address_13 ) \n   err_5 : begin\n     data_13 = rx_13\n     tx_11 <= hw_1\n     clk_1 <= rx_7;\n   end\n   default : begin \n     clk_15 = chip_13\n     chip_2 = tx_8\n     reg_20 = hw_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_8) ( address_13 ) == ( err_5 ) |-> data_13 == rx_13 && tx_11 == hw_1 && clk_1 == rx_7 ; endproperty \n property name; @(posedge clk_reset_8) ( address_13 ) != err_5  |-> clk_15 == chip_13 && chip_2 == tx_8 && reg_20 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   7'b00xxxxx : begin\n     hw_13 = clk_16\n     reg_10 = fsm_16\n     fsm_9 <= hw_19;\n   end\n   default : begin \n     data_13 <= rst_6\n     core_6 <= reg_2\n     hw_16 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_9) ( interrupt_request_17 ) == ( 7'b00xxxxx ) |-> hw_13 == clk_16 && reg_10 == fsm_16 && fsm_9 == hw_19 ; endproperty \n property name; @(posedge async_clk_9) ( interrupt_request_17 ) != 7'b00xxxxx  |-> data_13 == rst_6 && core_6 == reg_2 && hw_16 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_9"
    },
    {
        "Code": "case ( data_in_16 ) \n   7'b0011101 : begin\n     err_18 = chip_8\n     cfg_16 = auth_17;\n   end\n   default : begin \n     err_14 <= core_10\n     auth_13 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_10) ( data_in_16 ) == ( 7'b0011101 ) |-> err_18 == chip_8 && cfg_16 == auth_17 ; endproperty \n property name; @(negedge clk_in_10) ( data_in_16 ) != 7'b0011101  |-> err_14 == core_10 && auth_13 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "case ( result_register_10 ) \n   7'bx01xxx0 : begin\n     tx_17 <= data_12\n     chip_11 = hw_10\n     cfg_18 <= fsm_16;\n   end\n   default : begin \n     tx_9 <= clk_12\n     rst_2 = chip_9\n     data_14 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( result_register_10 ) == ( 7'bx01xxx0 ) |-> tx_17 == data_12 && chip_11 == hw_10 && cfg_18 == fsm_16 ; endproperty \n property name; @(posedge clk_in_15) ( result_register_10 ) != 7'bx01xxx0  |-> tx_9 == clk_12 && rst_2 == chip_9 && data_14 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   core_14 : begin\n     chip_9 <= chip_16\n     tx_15 <= chip_18\n     rx_1 = rst_7;\n   end\n   default : begin \n     fsm_8 = auth_20\n     rx_5 <= chip_10\n     chip_15 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_18) ( data_status_register_status_7 ) == ( core_14 ) |-> chip_9 == chip_16 && tx_15 == chip_18 && rx_1 == rst_7 ; endproperty \n property name; @(posedge fast_clk_18) ( data_status_register_status_7 ) != core_14  |-> fsm_8 == auth_20 && rx_5 == chip_10 && chip_15 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "case ( data_status_19 ) \n   7'b0x00xx1 : begin\n     err_10 = tx_15\n     cfg_8 = clk_5\n     err_18 <= auth_20;\n   end\n   4'b11x0 : begin\n     sig_9 <= hw_14\n     hw_11 <= clk_4\n     clk_8 <= rst_3;\n   end\n   default : begin \n     rst_1 = err_14\n     clk_14 = err_4\n     core_13 = cfg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_6) ( data_status_19 ) == ( 7'b0x00xx1 ) |-> err_10 == tx_15 && cfg_8 == clk_5 && err_18 == auth_20 ; endproperty \n property name; @(negedge cpu_clock_6) ( data_status_19 ) == ( 4'b11x0 ) |-> sig_9 == hw_14 && hw_11 == clk_4 && clk_8 == rst_3 ; endproperty \n property name; ( data_status_19 ) != 7'b0x00xx1 && @(negedge cpu_clock_6) ( data_status_19 ) != 4'b11x0  |-> rst_1 == err_14 && clk_14 == err_4 && core_13 == cfg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "case ( data_control_status_14 ) \n   6'h33 : begin\n     tx_5 <= clk_14\n     cfg_4 <= hw_11;\n   end\n   default : begin \n     data_6 = auth_17\n     hw_9 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_6) ( data_control_status_14 ) == ( 6'h33 ) |-> tx_5 == clk_14 && cfg_4 == hw_11 ; endproperty \n property name; @(negedge clk_gen_6) ( data_control_status_14 ) != 6'h33  |-> data_6 == auth_17 && hw_9 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "case ( output_status_register_15 ) \n   6'bxx1x0x : begin\n     fsm_13 <= reg_13\n     rx_19 <= auth_13;\n   end\n   default : begin \n     reg_2 = rst_6\n     tx_2 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_18) ( output_status_register_15 ) == ( 6'bxx1x0x ) |-> fsm_13 == reg_13 && rx_19 == auth_13 ; endproperty \n property name; @(negedge main_clk_18) ( output_status_register_15 ) != 6'bxx1x0x  |-> reg_2 == rst_6 && tx_2 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_18"
    },
    {
        "Code": "case ( control_status_17 ) \n   7'b1000x0x : begin\n     data_5 <= auth_20\n     sig_16 = err_16\n     core_20 = clk_17;\n   end\n   default : begin \n     err_15 = clk_12\n     cfg_5 <= tx_16\n     rst_5 <= hw_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( control_status_17 ) == ( 7'b1000x0x ) |-> data_5 == auth_20 && sig_16 == err_16 && core_20 == clk_17 ; endproperty \n property name; @(posedge sys_clk_5) ( control_status_17 ) != 7'b1000x0x  |-> err_15 == clk_12 && cfg_5 == tx_16 && rst_5 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( input_buffer_status_14 ) \n   5'b10xx1 : begin\n     chip_13 = tx_13\n     clk_1 <= core_3\n     hw_1 <= sig_11;\n   end\n   7'bx1x1x1x : begin\n     reg_19 = chip_1\n     rx_5 <= auth_14\n     cfg_7 <= hw_8;\n   end\n   default : begin \n     core_14 = auth_11\n     fsm_5 = tx_5\n     tx_14 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( input_buffer_status_14 ) == ( 5'b10xx1 ) |-> chip_13 == tx_13 && clk_1 == core_3 && hw_1 == sig_11 ; endproperty \n property name; @(negedge clk_in_19) ( input_buffer_status_14 ) == ( 7'bx1x1x1x ) |-> reg_19 == chip_1 && rx_5 == auth_14 && cfg_7 == hw_8 ; endproperty \n property name; ( input_buffer_status_14 ) != 5'b10xx1 && @(negedge clk_in_19) ( input_buffer_status_14 ) != 7'bx1x1x1x  |-> core_14 == auth_11 && fsm_5 == tx_5 && tx_14 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( operation_code_3 ) \n   6'b100101 : begin\n     tx_10 <= sig_17\n     rst_18 = data_14\n     reg_14 = rx_7;\n   end\n   6'h2b : begin\n     clk_12 <= cfg_19\n     core_12 <= reg_1\n     tx_18 = core_11;\n   end\n   default : begin \n     err_6 <= data_16\n     err_14 <= auth_5\n     sig_8 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_3) ( operation_code_3 ) == ( 6'b100101 ) |-> tx_10 == sig_17 && rst_18 == data_14 && reg_14 == rx_7 ; endproperty \n property name; @(posedge main_clk_3) ( operation_code_3 ) == ( 6'h2b ) |-> clk_12 == cfg_19 && core_12 == reg_1 && tx_18 == core_11 ; endproperty \n property name; ( operation_code_3 ) != 6'b100101 && @(posedge main_clk_3) ( operation_code_3 ) != 6'h2b  |-> err_6 == data_16 && err_14 == auth_5 && sig_8 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "case ( output_status_11 ) \n   7'b1110000 : begin\n     sig_15 <= hw_10\n     sig_4 <= sig_20\n     reg_7 = data_8;\n   end\n   7'bxxx1101 : begin\n     reg_9 = clk_8\n     auth_1 <= cfg_6\n     tx_20 = chip_4;\n   end\n   default : begin \n     hw_16 <= auth_18\n     hw_6 = core_15\n     reg_3 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_15) ( output_status_11 ) == ( 7'b1110000 ) |-> sig_15 == hw_10 && sig_4 == sig_20 && reg_7 == data_8 ; endproperty \n property name; @(negedge clk_signal_15) ( output_status_11 ) == ( 7'bxxx1101 ) |-> reg_9 == clk_8 && auth_1 == cfg_6 && tx_20 == chip_4 ; endproperty \n property name; ( output_status_11 ) != 7'b1110000 && @(negedge clk_signal_15) ( output_status_11 ) != 7'bxxx1101  |-> hw_16 == auth_18 && hw_6 == core_15 && reg_3 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_15"
    },
    {
        "Code": "case ( error_status_5 ) \n   7'h7a : begin\n     reg_17 <= sig_19\n     err_9 = rx_6;\n   end\n   7'b01x0010 : begin\n     err_3 = cfg_20\n     rx_7 = auth_7;\n   end\n   6'bx0xxx1 : begin\n     sig_8 = chip_6\n     core_16 = data_15;\n   end\n   default : begin \n     cfg_5 <= tx_16\n     auth_6 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( error_status_5 ) == ( 7'h7a ) |-> reg_17 == sig_19 && err_9 == rx_6 ; endproperty \n property name; @(negedge core_clock_5) ( error_status_5 ) == ( 7'b01x0010 ) |-> err_3 == cfg_20 && rx_7 == auth_7 ; endproperty \n property name; @(negedge core_clock_5) ( error_status_5 ) == ( 6'bx0xxx1 ) |-> sig_8 == chip_6 && core_16 == data_15 ; endproperty \n property name; ( error_status_5 ) != 7'h7a && ( error_status_5 ) != 7'b01x0010 && @(negedge core_clock_5) ( error_status_5 ) != 6'bx0xxx1  |-> cfg_5 == tx_16 && auth_6 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( acknowledge_9 ) \n   7'b0x1x110 : begin\n     cfg_12 = reg_18\n     core_6 <= tx_14;\n   end\n   5'b111x0 : begin\n     tx_4 <= rx_15\n     chip_9 = fsm_11;\n   end\n   7'b0010101 : begin\n     auth_2 <= reg_1\n     rx_19 = tx_1;\n   end\n   default : begin \n     data_16 <= chip_19\n     hw_7 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( acknowledge_9 ) == ( 7'b0x1x110 ) |-> cfg_12 == reg_18 && core_6 == tx_14 ; endproperty \n property name; @(posedge clk_reset_18) ( acknowledge_9 ) == ( 5'b111x0 ) |-> tx_4 == rx_15 && chip_9 == fsm_11 ; endproperty \n property name; @(posedge clk_reset_18) ( acknowledge_9 ) == ( 7'b0010101 ) |-> auth_2 == reg_1 && rx_19 == tx_1 ; endproperty \n property name; ( acknowledge_9 ) != 7'b0x1x110 && ( acknowledge_9 ) != 5'b111x0 && @(posedge clk_reset_18) ( acknowledge_9 ) != 7'b0010101  |-> data_16 == chip_19 && hw_7 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( acknowledge_7 ) \n   3'h7 : begin\n     tx_6 = cfg_14\n     rst_18 = sig_14\n     auth_11 <= chip_10;\n   end\n   7'bx011111 : begin\n     chip_8 = cfg_9\n     clk_17 = cfg_19\n     rx_15 <= core_11;\n   end\n   7'b10xxxxx : begin\n     rx_14 = data_12\n     hw_17 <= rst_7\n     core_3 = data_4;\n   end\n   default : begin \n     clk_14 <= cfg_7\n     fsm_18 <= tx_1\n     rst_11 <= cfg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( acknowledge_7 ) == ( 3'h7 ) |-> tx_6 == cfg_14 && rst_18 == sig_14 && auth_11 == chip_10 ; endproperty \n property name; @(negedge cpu_clock_4) ( acknowledge_7 ) == ( 7'bx011111 ) |-> chip_8 == cfg_9 && clk_17 == cfg_19 && rx_15 == core_11 ; endproperty \n property name; @(negedge cpu_clock_4) ( acknowledge_7 ) == ( 7'b10xxxxx ) |-> rx_14 == data_12 && hw_17 == rst_7 && core_3 == data_4 ; endproperty \n property name; ( acknowledge_7 ) != 3'h7 && ( acknowledge_7 ) != 7'bx011111 && @(negedge cpu_clock_4) ( acknowledge_7 ) != 7'b10xxxxx  |-> clk_14 == cfg_7 && fsm_18 == tx_1 && rst_11 == cfg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( output_data_7 ) \n   7'bx101x00 : begin\n     clk_12 <= data_14\n     rst_3 = sig_13;\n   end\n   7'b0x101x0 : begin\n     auth_6 = auth_2\n     rx_5 <= data_9;\n   end\n   7'b101101x : begin\n     auth_19 = core_4\n     rst_9 = tx_19;\n   end\n   default : begin \n     clk_19 <= tx_16\n     err_6 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_5) ( output_data_7 ) == ( 7'bx101x00 ) |-> clk_12 == data_14 && rst_3 == sig_13 ; endproperty \n property name; @(negedge clock_source_5) ( output_data_7 ) == ( 7'b0x101x0 ) |-> auth_6 == auth_2 && rx_5 == data_9 ; endproperty \n property name; @(negedge clock_source_5) ( output_data_7 ) == ( 7'b101101x ) |-> auth_19 == core_4 && rst_9 == tx_19 ; endproperty \n property name; ( output_data_7 ) != 7'bx101x00 && ( output_data_7 ) != 7'b0x101x0 && @(negedge clock_source_5) ( output_data_7 ) != 7'b101101x  |-> clk_19 == tx_16 && err_6 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "case ( result_register_18 ) \n   6'b0x1xxx : begin\n     chip_8 <= hw_8\n     err_19 = rst_4;\n   end\n   6'bx0x110 : begin\n     rx_11 <= hw_18\n     err_14 <= clk_3;\n   end\n   default : begin \n     rx_7 <= fsm_16\n     rx_14 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_2) ( result_register_18 ) == ( 6'b0x1xxx ) |-> chip_8 == hw_8 && err_19 == rst_4 ; endproperty \n property name; @(posedge core_clock_2) ( result_register_18 ) == ( 6'bx0x110 ) |-> rx_11 == hw_18 && err_14 == clk_3 ; endproperty \n property name; ( result_register_18 ) != 6'b0x1xxx && @(posedge core_clock_2) ( result_register_18 ) != 6'bx0x110  |-> rx_7 == fsm_16 && rx_14 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "case ( ready_output_19 ) \n   5'b1x010 : begin\n     rx_3 <= err_17\n     rst_5 <= core_12;\n   end\n   7'b0xxx010 : begin\n     core_1 = auth_2\n     sig_10 <= auth_3;\n   end\n   6'bxxx110 : begin\n     tx_16 <= sig_4\n     tx_17 <= chip_6;\n   end\n   default : begin \n     clk_17 <= core_11\n     chip_1 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( ready_output_19 ) == ( 5'b1x010 ) |-> rx_3 == err_17 && rst_5 == core_12 ; endproperty \n property name; @(posedge core_clock_15) ( ready_output_19 ) == ( 7'b0xxx010 ) |-> core_1 == auth_2 && sig_10 == auth_3 ; endproperty \n property name; @(posedge core_clock_15) ( ready_output_19 ) == ( 6'bxxx110 ) |-> tx_16 == sig_4 && tx_17 == chip_6 ; endproperty \n property name; ( ready_output_19 ) != 5'b1x010 && ( ready_output_19 ) != 7'b0xxx010 && @(posedge core_clock_15) ( ready_output_19 ) != 6'bxxx110  |-> clk_17 == core_11 && chip_1 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( status_register_18 ) \n   6'h0 : begin\n     data_18 = hw_14\n     core_10 = cfg_7;\n   end\n   default : begin \n     hw_10 = reg_4\n     reg_16 = reg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_8) ( status_register_18 ) == ( 6'h0 ) |-> data_18 == hw_14 && core_10 == cfg_7 ; endproperty \n property name; @(negedge bus_clock_8) ( status_register_18 ) != 6'h0  |-> hw_10 == reg_4 && reg_16 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "case ( output_register_18 ) \n   7'bxxxx0x0 : begin\n     cfg_16 <= data_13\n     core_9 = cfg_1;\n   end\n   reg_9 : begin\n     clk_17 = tx_15\n     err_15 <= clk_9;\n   end\n   7'b010x10x : begin\n     clk_12 <= chip_17\n     core_20 <= err_3;\n   end\n   default : begin \n     sig_17 = clk_16\n     clk_13 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( output_register_18 ) == ( 7'bxxxx0x0 ) |-> cfg_16 == data_13 && core_9 == cfg_1 ; endproperty \n property name; @(posedge ref_clk_12) ( output_register_18 ) == ( reg_9 ) |-> clk_17 == tx_15 && err_15 == clk_9 ; endproperty \n property name; @(posedge ref_clk_12) ( output_register_18 ) == ( 7'b010x10x ) |-> clk_12 == chip_17 && core_20 == err_3 ; endproperty \n property name; ( output_register_18 ) != 7'bxxxx0x0 && ( output_register_18 ) != reg_9 && @(posedge ref_clk_12) ( output_register_18 ) != 7'b010x10x  |-> sig_17 == clk_16 && clk_13 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( instruction_buffer_16 ) \n   6'bxx1000 : begin\n     hw_6 = reg_12\n     core_15 <= sig_7\n     tx_11 <= hw_2;\n   end\n   default : begin \n     chip_10 = data_9\n     hw_17 = fsm_12\n     fsm_18 <= data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_11) ( instruction_buffer_16 ) == ( 6'bxx1000 ) |-> hw_6 == reg_12 && core_15 == sig_7 && tx_11 == hw_2 ; endproperty \n property name; @(negedge cpu_clock_11) ( instruction_buffer_16 ) != 6'bxx1000  |-> chip_10 == data_9 && hw_17 == fsm_12 && fsm_18 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "case ( transfer_complete_13 ) \n   7'b00xx0xx : begin\n     tx_12 <= sig_17\n     cfg_7 = core_2;\n   end\n   6'bx01001 : begin\n     clk_4 = hw_16\n     err_14 <= fsm_8;\n   end\n   default : begin \n     err_7 = reg_13\n     auth_13 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_15) ( transfer_complete_13 ) == ( 7'b00xx0xx ) |-> tx_12 == sig_17 && cfg_7 == core_2 ; endproperty \n property name; @(posedge bus_clock_15) ( transfer_complete_13 ) == ( 6'bx01001 ) |-> clk_4 == hw_16 && err_14 == fsm_8 ; endproperty \n property name; ( transfer_complete_13 ) != 7'b00xx0xx && @(posedge bus_clock_15) ( transfer_complete_13 ) != 6'bx01001  |-> err_7 == reg_13 && auth_13 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "case ( interrupt_control_status_14 ) \n   7'bx0xx11x : begin\n     clk_5 = sig_5\n     hw_8 = chip_16\n     chip_2 = cfg_6;\n   end\n   2'h2 : begin\n     cfg_2 = clk_12\n     clk_9 = reg_7\n     err_11 = tx_20;\n   end\n   default : begin \n     chip_8 = core_7\n     sig_20 <= sig_9\n     chip_12 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_3) ( interrupt_control_status_14 ) == ( 7'bx0xx11x ) |-> clk_5 == sig_5 && hw_8 == chip_16 && chip_2 == cfg_6 ; endproperty \n property name; @(negedge clock_ctrl_3) ( interrupt_control_status_14 ) == ( 2'h2 ) |-> cfg_2 == clk_12 && clk_9 == reg_7 && err_11 == tx_20 ; endproperty \n property name; ( interrupt_control_status_14 ) != 7'bx0xx11x && @(negedge clock_ctrl_3) ( interrupt_control_status_14 ) != 2'h2  |-> chip_8 == core_7 && sig_20 == sig_9 && chip_12 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "case ( command_status_2 ) \n   6'h2f : begin\n     core_19 = tx_3\n     rx_7 = rx_10;\n   end\n   default : begin \n     reg_3 <= rst_19\n     rst_11 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( command_status_2 ) == ( 6'h2f ) |-> core_19 == tx_3 && rx_7 == rx_10 ; endproperty \n property name; @(posedge core_clock_3) ( command_status_2 ) != 6'h2f  |-> reg_3 == rst_19 && rst_11 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( command_word_6 ) \n   7'b0xx0xx0 : begin\n     chip_7 <= tx_6\n     chip_4 <= sig_4\n     hw_6 <= core_20;\n   end\n   default : begin \n     rst_13 <= core_10\n     data_15 <= chip_8\n     core_17 = sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( command_word_6 ) == ( 7'b0xx0xx0 ) |-> chip_7 == tx_6 && chip_4 == sig_4 && hw_6 == core_20 ; endproperty \n property name; @(posedge mem_clock_20) ( command_word_6 ) != 7'b0xx0xx0  |-> rst_13 == core_10 && data_15 == chip_8 && core_17 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'h21 : begin\n     rx_15 <= auth_15\n     tx_3 <= hw_19\n     cfg_14 = clk_9;\n   end\n   7'h56 : begin\n     core_6 = err_1\n     tx_1 <= core_17\n     chip_5 <= rst_4;\n   end\n   default : begin \n     err_3 <= cfg_20\n     fsm_9 = data_15\n     clk_3 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( interrupt_control_status_10 ) == ( 7'h21 ) |-> rx_15 == auth_15 && tx_3 == hw_19 && cfg_14 == clk_9 ; endproperty \n property name; @(negedge clk_signal_8) ( interrupt_control_status_10 ) == ( 7'h56 ) |-> core_6 == err_1 && tx_1 == core_17 && chip_5 == rst_4 ; endproperty \n property name; ( interrupt_control_status_10 ) != 7'h21 && @(negedge clk_signal_8) ( interrupt_control_status_10 ) != 7'h56  |-> err_3 == cfg_20 && fsm_9 == data_15 && clk_3 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( address_status_7 ) \n   core_19 : begin\n     rx_6 = auth_6\n     sig_1 = fsm_17;\n   end\n   default : begin \n     rx_12 <= chip_8\n     err_12 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( address_status_7 ) == ( core_19 ) |-> rx_6 == auth_6 && sig_1 == fsm_17 ; endproperty \n property name; @(posedge clk_in_4) ( address_status_7 ) != core_19  |-> rx_12 == chip_8 && err_12 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( status_output_17 ) \n   5'b1xx00 : begin\n     clk_7 = tx_19\n     data_6 <= fsm_6\n     fsm_15 = reg_4;\n   end\n   default : begin \n     rst_20 <= rx_8\n     core_7 <= clk_10\n     rx_13 <= reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( status_output_17 ) == ( 5'b1xx00 ) |-> clk_7 == tx_19 && data_6 == fsm_6 && fsm_15 == reg_4 ; endproperty \n property name; @(posedge clk_reset_3) ( status_output_17 ) != 5'b1xx00  |-> rst_20 == rx_8 && core_7 == clk_10 && rx_13 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( data_out_8 ) \n   6'b000100 : begin\n     auth_9 = fsm_19\n     clk_7 = rst_10;\n   end\n   default : begin \n     hw_14 = hw_10\n     tx_16 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( data_out_8 ) == ( 6'b000100 ) |-> auth_9 == fsm_19 && clk_7 == rst_10 ; endproperty \n property name; @(negedge clk_gen_15) ( data_out_8 ) != 6'b000100  |-> hw_14 == hw_10 && tx_16 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( address_status_8 ) \n   7'bx001000 : begin\n     hw_7 = hw_9\n     fsm_7 = clk_11;\n   end\n   7'b0010000 : begin\n     data_17 = clk_4\n     tx_12 <= clk_13;\n   end\n   7'b1x10xxx : begin\n     fsm_14 <= reg_19\n     err_13 <= clk_6;\n   end\n   default : begin \n     reg_8 = cfg_5\n     cfg_8 = chip_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_12) ( address_status_8 ) == ( 7'bx001000 ) |-> hw_7 == hw_9 && fsm_7 == clk_11 ; endproperty \n property name; @(posedge clk_reset_12) ( address_status_8 ) == ( 7'b0010000 ) |-> data_17 == clk_4 && tx_12 == clk_13 ; endproperty \n property name; @(posedge clk_reset_12) ( address_status_8 ) == ( 7'b1x10xxx ) |-> fsm_14 == reg_19 && err_13 == clk_6 ; endproperty \n property name; ( address_status_8 ) != 7'bx001000 && ( address_status_8 ) != 7'b0010000 && @(posedge clk_reset_12) ( address_status_8 ) != 7'b1x10xxx  |-> reg_8 == cfg_5 && cfg_8 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "case ( data_buffer_status_19 ) \n   7'b01x1010 : begin\n     sig_13 = core_19\n     auth_6 <= reg_12\n     sig_5 = clk_5;\n   end\n   7'b101011x : begin\n     sig_15 <= auth_8\n     hw_6 = hw_11\n     chip_20 = hw_19;\n   end\n   default : begin \n     err_16 = fsm_10\n     fsm_10 <= rx_12\n     cfg_9 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( data_buffer_status_19 ) == ( 7'b01x1010 ) |-> sig_13 == core_19 && auth_6 == reg_12 && sig_5 == clk_5 ; endproperty \n property name; @(negedge clk_reset_7) ( data_buffer_status_19 ) == ( 7'b101011x ) |-> sig_15 == auth_8 && hw_6 == hw_11 && chip_20 == hw_19 ; endproperty \n property name; ( data_buffer_status_19 ) != 7'b01x1010 && @(negedge clk_reset_7) ( data_buffer_status_19 ) != 7'b101011x  |-> err_16 == fsm_10 && fsm_10 == rx_12 && cfg_9 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( address_register_12 ) \n   7'b0x1xx1x : begin\n     tx_9 <= cfg_13\n     rst_1 <= auth_12\n     sig_12 = chip_17;\n   end\n   default : begin \n     auth_17 = clk_4\n     clk_11 = tx_12\n     rx_6 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_8) ( address_register_12 ) == ( 7'b0x1xx1x ) |-> tx_9 == cfg_13 && rst_1 == auth_12 && sig_12 == chip_17 ; endproperty \n property name; @(negedge ref_clk_8) ( address_register_12 ) != 7'b0x1xx1x  |-> auth_17 == clk_4 && clk_11 == tx_12 && rx_6 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "case ( control_valid_7 ) \n   6'b11xx10 : begin\n     clk_5 = clk_12\n     hw_9 <= data_18;\n   end\n   default : begin \n     clk_3 = err_14\n     core_20 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_12) ( control_valid_7 ) == ( 6'b11xx10 ) |-> clk_5 == clk_12 && hw_9 == data_18 ; endproperty \n property name; @(posedge mem_clock_12) ( control_valid_7 ) != 6'b11xx10  |-> clk_3 == err_14 && core_20 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_12"
    },
    {
        "Code": "case ( read_enable_6 ) \n   5'bxx1xx : begin\n     tx_18 <= auth_1\n     core_10 <= auth_20;\n   end\n   7'bx10xx0x : begin\n     rst_17 <= auth_10\n     chip_6 = err_16;\n   end\n   default : begin \n     auth_6 <= cfg_18\n     core_15 = sig_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_3) ( read_enable_6 ) == ( 5'bxx1xx ) |-> tx_18 == auth_1 && core_10 == auth_20 ; endproperty \n property name; @(posedge clock_div_3) ( read_enable_6 ) == ( 7'bx10xx0x ) |-> rst_17 == auth_10 && chip_6 == err_16 ; endproperty \n property name; ( read_enable_6 ) != 5'bxx1xx && @(posedge clock_div_3) ( read_enable_6 ) != 7'bx10xx0x  |-> auth_6 == cfg_18 && core_15 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   7'bx10xx0x : begin\n     rx_7 = clk_16\n     core_3 = core_17\n     data_7 = rst_13;\n   end\n   default : begin \n     rx_20 <= clk_6\n     rst_18 <= data_12\n     data_17 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( acknowledge_17 ) == ( 7'bx10xx0x ) |-> rx_7 == clk_16 && core_3 == core_17 && data_7 == rst_13 ; endproperty \n property name; @(negedge clk_gen_4) ( acknowledge_17 ) != 7'bx10xx0x  |-> rx_20 == clk_6 && rst_18 == data_12 && data_17 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   7'h41 : begin\n     rst_19 = err_13\n     err_4 = fsm_9\n     fsm_1 <= hw_6;\n   end\n   default : begin \n     rst_5 = cfg_5\n     rx_20 = rx_10\n     tx_19 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( control_buffer_9 ) == ( 7'h41 ) |-> rst_19 == err_13 && err_4 == fsm_9 && fsm_1 == hw_6 ; endproperty \n property name; @(negedge clk_osc_16) ( control_buffer_9 ) != 7'h41  |-> rst_5 == cfg_5 && rx_20 == rx_10 && tx_19 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( control_input_19 ) \n   4'b1x0x : begin\n     chip_19 <= chip_9\n     auth_20 = sig_12;\n   end\n   default : begin \n     reg_11 <= err_10\n     data_13 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( control_input_19 ) == ( 4'b1x0x ) |-> chip_19 == chip_9 && auth_20 == sig_12 ; endproperty \n property name; @(negedge mem_clock_10) ( control_input_19 ) != 4'b1x0x  |-> reg_11 == err_10 && data_13 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   6'b00xxx1 : begin\n     hw_19 <= data_14\n     data_16 <= core_12\n     clk_3 <= hw_9;\n   end\n   default : begin \n     fsm_17 = chip_20\n     tx_14 = rst_16\n     reg_16 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( input_status_register_8 ) == ( 6'b00xxx1 ) |-> hw_19 == data_14 && data_16 == core_12 && clk_3 == hw_9 ; endproperty \n property name; @(posedge bus_clock_5) ( input_status_register_8 ) != 6'b00xxx1  |-> fsm_17 == chip_20 && tx_14 == rst_16 && reg_16 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( output_register_status_3 ) \n   7'h69 : begin\n     chip_4 = err_15\n     err_19 = sig_5;\n   end\n   7'h41 : begin\n     chip_3 <= rx_6\n     data_13 <= data_14;\n   end\n   6'b1xxx0x : begin\n     clk_10 = reg_5\n     sig_11 <= data_4;\n   end\n   default : begin \n     cfg_9 = fsm_19\n     hw_10 <= tx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( output_register_status_3 ) == ( 7'h69 ) |-> chip_4 == err_15 && err_19 == sig_5 ; endproperty \n property name; @(negedge clk_in_19) ( output_register_status_3 ) == ( 7'h41 ) |-> chip_3 == rx_6 && data_13 == data_14 ; endproperty \n property name; @(negedge clk_in_19) ( output_register_status_3 ) == ( 6'b1xxx0x ) |-> clk_10 == reg_5 && sig_11 == data_4 ; endproperty \n property name; ( output_register_status_3 ) != 7'h69 && ( output_register_status_3 ) != 7'h41 && @(negedge clk_in_19) ( output_register_status_3 ) != 6'b1xxx0x  |-> cfg_9 == fsm_19 && hw_10 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( data_status_8 ) \n   6'h37 : begin\n     fsm_8 = core_5\n     core_8 <= fsm_18\n     rst_9 = rst_13;\n   end\n   7'h7 : begin\n     chip_9 = rx_8\n     err_19 <= tx_3\n     auth_13 <= rx_13;\n   end\n   default : begin \n     chip_6 <= core_15\n     auth_19 <= hw_18\n     fsm_10 = rst_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_19) ( data_status_8 ) == ( 6'h37 ) |-> fsm_8 == core_5 && core_8 == fsm_18 && rst_9 == rst_13 ; endproperty \n property name; @(negedge core_clock_19) ( data_status_8 ) == ( 7'h7 ) |-> chip_9 == rx_8 && err_19 == tx_3 && auth_13 == rx_13 ; endproperty \n property name; ( data_status_8 ) != 6'h37 && @(negedge core_clock_19) ( data_status_8 ) != 7'h7  |-> chip_6 == core_15 && auth_19 == hw_18 && fsm_10 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "case ( flag_control_3 ) \n   7'bx11xxx1 : begin\n     rst_14 = auth_14\n     clk_3 = cfg_6;\n   end\n   7'b0x1111x : begin\n     reg_4 = chip_8\n     rst_18 = data_6;\n   end\n   default : begin \n     reg_17 <= rx_18\n     chip_20 <= fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_9) ( flag_control_3 ) == ( 7'bx11xxx1 ) |-> rst_14 == auth_14 && clk_3 == cfg_6 ; endproperty \n property name; @(negedge main_clk_9) ( flag_control_3 ) == ( 7'b0x1111x ) |-> reg_4 == chip_8 && rst_18 == data_6 ; endproperty \n property name; ( flag_control_3 ) != 7'bx11xxx1 && @(negedge main_clk_9) ( flag_control_3 ) != 7'b0x1111x  |-> reg_17 == rx_18 && chip_20 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "case ( command_status_7 ) \n   6'h1a : begin\n     chip_20 <= err_8\n     core_18 <= data_17;\n   end\n   6'b001011 : begin\n     tx_13 = rst_7\n     fsm_1 <= reg_18;\n   end\n   default : begin \n     fsm_8 <= hw_13\n     data_13 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( command_status_7 ) == ( 6'h1a ) |-> chip_20 == err_8 && core_18 == data_17 ; endproperty \n property name; @(posedge core_clock_20) ( command_status_7 ) == ( 6'b001011 ) |-> tx_13 == rst_7 && fsm_1 == reg_18 ; endproperty \n property name; ( command_status_7 ) != 6'h1a && @(posedge core_clock_20) ( command_status_7 ) != 6'b001011  |-> fsm_8 == hw_13 && data_13 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( acknowledge_signal_1 ) \n   6'b01x0x1 : begin\n     chip_20 = data_12\n     rst_14 <= rst_16\n     sig_9 <= err_15;\n   end\n   7'bxxx0xxx : begin\n     auth_10 = err_2\n     tx_12 = core_5\n     rst_9 = rst_1;\n   end\n   default : begin \n     chip_14 <= chip_17\n     clk_15 <= err_17\n     data_11 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_20) ( acknowledge_signal_1 ) == ( 6'b01x0x1 ) |-> chip_20 == data_12 && rst_14 == rst_16 && sig_9 == err_15 ; endproperty \n property name; @(negedge sys_clk_20) ( acknowledge_signal_1 ) == ( 7'bxxx0xxx ) |-> auth_10 == err_2 && tx_12 == core_5 && rst_9 == rst_1 ; endproperty \n property name; ( acknowledge_signal_1 ) != 6'b01x0x1 && @(negedge sys_clk_20) ( acknowledge_signal_1 ) != 7'bxxx0xxx  |-> chip_14 == chip_17 && clk_15 == err_17 && data_11 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_20"
    },
    {
        "Code": "case ( input_data_19 ) \n   7'h3e : begin\n     hw_9 <= chip_14\n     chip_4 = sig_14;\n   end\n   cfg_3 : begin\n     sig_11 = err_13\n     core_6 <= tx_12;\n   end\n   7'b000xxx1 : begin\n     chip_5 <= err_7\n     data_19 <= chip_2;\n   end\n   default : begin \n     chip_13 <= err_9\n     auth_15 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_4) ( input_data_19 ) == ( 7'h3e ) |-> hw_9 == chip_14 && chip_4 == sig_14 ; endproperty \n property name; @(negedge sys_clk_4) ( input_data_19 ) == ( cfg_3 ) |-> sig_11 == err_13 && core_6 == tx_12 ; endproperty \n property name; @(negedge sys_clk_4) ( input_data_19 ) == ( 7'b000xxx1 ) |-> chip_5 == err_7 && data_19 == chip_2 ; endproperty \n property name; ( input_data_19 ) != 7'h3e && ( input_data_19 ) != cfg_3 && @(negedge sys_clk_4) ( input_data_19 ) != 7'b000xxx1  |-> chip_13 == err_9 && auth_15 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'b1011x10 : begin\n     auth_15 = tx_3\n     rst_18 = fsm_19\n     sig_3 <= rx_13;\n   end\n   default : begin \n     rx_7 <= clk_1\n     cfg_7 <= sig_18\n     err_11 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_7) ( instruction_16 ) == ( 7'b1011x10 ) |-> auth_15 == tx_3 && rst_18 == fsm_19 && sig_3 == rx_13 ; endproperty \n property name; @(posedge clk_osc_7) ( instruction_16 ) != 7'b1011x10  |-> rx_7 == clk_1 && cfg_7 == sig_18 && err_11 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_7"
    },
    {
        "Code": "case ( write_complete_8 ) \n   7'bx00101x : begin\n     hw_14 <= cfg_6\n     auth_5 <= chip_17\n     chip_1 <= hw_15;\n   end\n   7'b1000000 : begin\n     core_17 <= fsm_16\n     sig_4 <= clk_18\n     rst_12 = cfg_10;\n   end\n   6'b1x1xx0 : begin\n     err_16 <= clk_19\n     data_8 = err_3\n     hw_11 = fsm_19;\n   end\n   default : begin \n     sig_15 = chip_5\n     sig_16 <= data_19\n     core_8 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_4) ( write_complete_8 ) == ( 7'bx00101x ) |-> hw_14 == cfg_6 && auth_5 == chip_17 && chip_1 == hw_15 ; endproperty \n property name; @(posedge clk_enable_4) ( write_complete_8 ) == ( 7'b1000000 ) |-> core_17 == fsm_16 && sig_4 == clk_18 && rst_12 == cfg_10 ; endproperty \n property name; @(posedge clk_enable_4) ( write_complete_8 ) == ( 6'b1x1xx0 ) |-> err_16 == clk_19 && data_8 == err_3 && hw_11 == fsm_19 ; endproperty \n property name; ( write_complete_8 ) != 7'bx00101x && ( write_complete_8 ) != 7'b1000000 && @(posedge clk_enable_4) ( write_complete_8 ) != 6'b1x1xx0  |-> sig_15 == chip_5 && sig_16 == data_19 && core_8 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_4"
    },
    {
        "Code": "case ( input_buffer_10 ) \n   7'b00x111x : begin\n     tx_12 = auth_19\n     clk_13 <= rst_13\n     cfg_10 = err_7;\n   end\n   default : begin \n     chip_2 <= core_8\n     clk_15 = core_1\n     data_8 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_12) ( input_buffer_10 ) == ( 7'b00x111x ) |-> tx_12 == auth_19 && clk_13 == rst_13 && cfg_10 == err_7 ; endproperty \n property name; @(negedge bus_clock_12) ( input_buffer_10 ) != 7'b00x111x  |-> chip_2 == core_8 && clk_15 == core_1 && data_8 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "case ( instruction_13 ) \n   fsm_14 : begin\n     rst_20 <= fsm_19\n     chip_12 <= err_19;\n   end\n   default : begin \n     err_14 <= data_4\n     reg_7 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_17) ( instruction_13 ) == ( fsm_14 ) |-> rst_20 == fsm_19 && chip_12 == err_19 ; endproperty \n property name; @(posedge clk_reset_17) ( instruction_13 ) != fsm_14  |-> err_14 == data_4 && reg_7 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "case ( control_data_14 ) \n   7'h2d : begin\n     tx_13 <= fsm_20\n     auth_17 = rx_11;\n   end\n   default : begin \n     core_12 <= auth_15\n     cfg_5 = data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( control_data_14 ) == ( 7'h2d ) |-> tx_13 == fsm_20 && auth_17 == rx_11 ; endproperty \n property name; @(posedge clk_osc_15) ( control_data_14 ) != 7'h2d  |-> core_12 == auth_15 && cfg_5 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( read_data_1 ) \n   6'b011x0x : begin\n     cfg_10 <= tx_15\n     chip_4 <= reg_1;\n   end\n   default : begin \n     fsm_16 = core_8\n     rx_15 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( read_data_1 ) == ( 6'b011x0x ) |-> cfg_10 == tx_15 && chip_4 == reg_1 ; endproperty \n property name; @(negedge clk_reset_19) ( read_data_1 ) != 6'b011x0x  |-> fsm_16 == core_8 && rx_15 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( start_bit_9 ) \n   7'b111xx00 : begin\n     rx_14 = chip_2\n     rst_20 <= auth_1\n     core_4 <= rx_19;\n   end\n   7'bx011100 : begin\n     clk_18 <= cfg_14\n     rst_15 = err_16\n     data_6 <= fsm_6;\n   end\n   7'h2f : begin\n     cfg_13 <= rx_10\n     fsm_4 = fsm_10\n     clk_13 = cfg_18;\n   end\n   default : begin \n     rst_5 <= tx_1\n     hw_4 = sig_8\n     reg_10 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( start_bit_9 ) == ( 7'b111xx00 ) |-> rx_14 == chip_2 && rst_20 == auth_1 && core_4 == rx_19 ; endproperty \n property name; @(posedge clk_gen_15) ( start_bit_9 ) == ( 7'bx011100 ) |-> clk_18 == cfg_14 && rst_15 == err_16 && data_6 == fsm_6 ; endproperty \n property name; @(posedge clk_gen_15) ( start_bit_9 ) == ( 7'h2f ) |-> cfg_13 == rx_10 && fsm_4 == fsm_10 && clk_13 == cfg_18 ; endproperty \n property name; ( start_bit_9 ) != 7'b111xx00 && ( start_bit_9 ) != 7'bx011100 && @(posedge clk_gen_15) ( start_bit_9 ) != 7'h2f  |-> rst_5 == tx_1 && hw_4 == sig_8 && reg_10 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( control_data_6 ) \n   data_8 : begin\n     cfg_19 = chip_8\n     cfg_1 <= tx_19\n     hw_3 = sig_9;\n   end\n   7'b01x10x0 : begin\n     core_3 = cfg_14\n     data_5 = tx_9\n     hw_15 <= chip_14;\n   end\n   default : begin \n     chip_1 <= rst_10\n     clk_16 = clk_4\n     err_4 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( control_data_6 ) == ( data_8 ) |-> cfg_19 == chip_8 && cfg_1 == tx_19 && hw_3 == sig_9 ; endproperty \n property name; @(posedge clk_gen_16) ( control_data_6 ) == ( 7'b01x10x0 ) |-> core_3 == cfg_14 && data_5 == tx_9 && hw_15 == chip_14 ; endproperty \n property name; ( control_data_6 ) != data_8 && @(posedge clk_gen_16) ( control_data_6 ) != 7'b01x10x0  |-> chip_1 == rst_10 && clk_16 == clk_4 && err_4 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( transfer_complete_4 ) \n   rst_10 : begin\n     data_7 = reg_13\n     data_20 <= auth_1;\n   end\n   default : begin \n     auth_18 <= rx_3\n     clk_19 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_8) ( transfer_complete_4 ) == ( rst_10 ) |-> data_7 == reg_13 && data_20 == auth_1 ; endproperty \n property name; @(negedge clock_ctrl_8) ( transfer_complete_4 ) != rst_10  |-> auth_18 == rx_3 && clk_19 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "case ( data_ready_17 ) \n   7'bx1x10xx : begin\n     cfg_6 <= rx_20\n     err_11 = err_17\n     chip_20 <= data_12;\n   end\n   6'bxx1xx1 : begin\n     core_14 <= clk_12\n     sig_7 = rst_18\n     auth_2 = cfg_16;\n   end\n   default : begin \n     cfg_2 = reg_6\n     fsm_12 = err_8\n     rx_6 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( data_ready_17 ) == ( 7'bx1x10xx ) |-> cfg_6 == rx_20 && err_11 == err_17 && chip_20 == data_12 ; endproperty \n property name; @(posedge cpu_clock_4) ( data_ready_17 ) == ( 6'bxx1xx1 ) |-> core_14 == clk_12 && sig_7 == rst_18 && auth_2 == cfg_16 ; endproperty \n property name; ( data_ready_17 ) != 7'bx1x10xx && @(posedge cpu_clock_4) ( data_ready_17 ) != 6'bxx1xx1  |-> cfg_2 == reg_6 && fsm_12 == err_8 && rx_6 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( start_bit_16 ) \n   tx_11 : begin\n     rx_14 = hw_15\n     rst_1 = chip_12\n     tx_18 <= clk_11;\n   end\n   default : begin \n     data_13 <= core_18\n     clk_3 = fsm_20\n     rst_14 <= data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( start_bit_16 ) == ( tx_11 ) |-> rx_14 == hw_15 && rst_1 == chip_12 && tx_18 == clk_11 ; endproperty \n property name; @(negedge clk_out_20) ( start_bit_16 ) != tx_11  |-> data_13 == core_18 && clk_3 == fsm_20 && rst_14 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   7'b11x0111 : begin\n     auth_9 <= rx_5\n     rst_17 <= clk_7;\n   end\n   default : begin \n     rx_16 <= fsm_19\n     clk_9 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_13) ( output_register_status_4 ) == ( 7'b11x0111 ) |-> auth_9 == rx_5 && rst_17 == clk_7 ; endproperty \n property name; @(posedge clk_osc_13) ( output_register_status_4 ) != 7'b11x0111  |-> rx_16 == fsm_19 && clk_9 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "case ( control_output_6 ) \n   4'bx01x : begin\n     clk_9 <= cfg_10\n     reg_5 = err_18;\n   end\n   7'b0xx1011 : begin\n     auth_6 = data_4\n     data_2 = hw_17;\n   end\n   7'b1x01xx0 : begin\n     rx_18 = tx_11\n     rx_16 <= tx_20;\n   end\n   default : begin \n     rst_16 = auth_8\n     sig_12 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_10) ( control_output_6 ) == ( 4'bx01x ) |-> clk_9 == cfg_10 && reg_5 == err_18 ; endproperty \n property name; @(negedge clk_osc_10) ( control_output_6 ) == ( 7'b0xx1011 ) |-> auth_6 == data_4 && data_2 == hw_17 ; endproperty \n property name; @(negedge clk_osc_10) ( control_output_6 ) == ( 7'b1x01xx0 ) |-> rx_18 == tx_11 && rx_16 == tx_20 ; endproperty \n property name; ( control_output_6 ) != 4'bx01x && ( control_output_6 ) != 7'b0xx1011 && @(negedge clk_osc_10) ( control_output_6 ) != 7'b1x01xx0  |-> rst_16 == auth_8 && sig_12 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "case ( input_status_6 ) \n   6'b0x010x : begin\n     err_6 <= sig_15\n     clk_13 = sig_2;\n   end\n   default : begin \n     core_6 <= err_8\n     data_15 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_18) ( input_status_6 ) == ( 6'b0x010x ) |-> err_6 == sig_15 && clk_13 == sig_2 ; endproperty \n property name; @(posedge sys_clk_18) ( input_status_6 ) != 6'b0x010x  |-> core_6 == err_8 && data_15 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "case ( control_word_4 ) \n   6'b100xx1 : begin\n     err_11 = tx_13\n     err_6 = fsm_11\n     hw_1 <= auth_11;\n   end\n   default : begin \n     cfg_18 <= rx_5\n     fsm_3 = clk_1\n     err_9 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_15) ( control_word_4 ) == ( 6'b100xx1 ) |-> err_11 == tx_13 && err_6 == fsm_11 && hw_1 == auth_11 ; endproperty \n property name; @(negedge main_clk_15) ( control_word_4 ) != 6'b100xx1  |-> cfg_18 == rx_5 && fsm_3 == clk_1 && err_9 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "case ( address_register_17 ) \n   7'b00x0x0x : begin\n     cfg_18 = rx_12\n     core_19 = core_16;\n   end\n   7'b0x0101x : begin\n     core_2 <= auth_20\n     clk_6 = reg_12;\n   end\n   default : begin \n     tx_6 <= rx_2\n     rst_8 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_6) ( address_register_17 ) == ( 7'b00x0x0x ) |-> cfg_18 == rx_12 && core_19 == core_16 ; endproperty \n property name; @(negedge bus_clock_6) ( address_register_17 ) == ( 7'b0x0101x ) |-> core_2 == auth_20 && clk_6 == reg_12 ; endproperty \n property name; ( address_register_17 ) != 7'b00x0x0x && @(negedge bus_clock_6) ( address_register_17 ) != 7'b0x0101x  |-> tx_6 == rx_2 && rst_8 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_6"
    },
    {
        "Code": "case ( read_data_10 ) \n   6'h22 : begin\n     auth_5 = reg_9\n     core_14 = sig_14;\n   end\n   6'b1xxx0x : begin\n     chip_19 <= err_9\n     core_8 <= clk_11;\n   end\n   default : begin \n     core_11 = tx_11\n     tx_17 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_3) ( read_data_10 ) == ( 6'h22 ) |-> auth_5 == reg_9 && core_14 == sig_14 ; endproperty \n property name; @(negedge clk_gen_3) ( read_data_10 ) == ( 6'b1xxx0x ) |-> chip_19 == err_9 && core_8 == clk_11 ; endproperty \n property name; ( read_data_10 ) != 6'h22 && @(negedge clk_gen_3) ( read_data_10 ) != 6'b1xxx0x  |-> core_11 == tx_11 && tx_17 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "case ( data_status_2 ) \n   7'b00011x0 : begin\n     fsm_11 = hw_1\n     rst_1 <= cfg_13;\n   end\n   default : begin \n     sig_6 = hw_12\n     cfg_9 = tx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( data_status_2 ) == ( 7'b00011x0 ) |-> fsm_11 == hw_1 && rst_1 == cfg_13 ; endproperty \n property name; @(posedge mem_clock_13) ( data_status_2 ) != 7'b00011x0  |-> sig_6 == hw_12 && cfg_9 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( acknowledge_signal_16 ) \n   cfg_1 : begin\n     sig_18 = sig_20\n     err_17 <= err_14\n     core_3 = core_1;\n   end\n   4'h3 : begin\n     data_7 <= tx_20\n     fsm_19 <= data_19\n     rst_3 <= fsm_2;\n   end\n   default : begin \n     cfg_17 <= data_20\n     err_5 <= rst_3\n     cfg_17 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_20) ( acknowledge_signal_16 ) == ( cfg_1 ) |-> sig_18 == sig_20 && err_17 == err_14 && core_3 == core_1 ; endproperty \n property name; @(posedge clock_source_20) ( acknowledge_signal_16 ) == ( 4'h3 ) |-> data_7 == tx_20 && fsm_19 == data_19 && rst_3 == fsm_2 ; endproperty \n property name; ( acknowledge_signal_16 ) != cfg_1 && @(posedge clock_source_20) ( acknowledge_signal_16 ) != 4'h3  |-> cfg_17 == data_20 && err_5 == rst_3 && cfg_17 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_20"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   3'b0x0 : begin\n     data_6 <= rx_15\n     core_12 <= core_8;\n   end\n   7'b1001111 : begin\n     err_17 = err_13\n     tx_6 = rst_14;\n   end\n   default : begin \n     chip_9 <= clk_11\n     clk_8 = clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_5) ( control_buffer_9 ) == ( 3'b0x0 ) |-> data_6 == rx_15 && core_12 == core_8 ; endproperty \n property name; @(posedge main_clk_5) ( control_buffer_9 ) == ( 7'b1001111 ) |-> err_17 == err_13 && tx_6 == rst_14 ; endproperty \n property name; ( control_buffer_9 ) != 3'b0x0 && @(posedge main_clk_5) ( control_buffer_9 ) != 7'b1001111  |-> chip_9 == clk_11 && clk_8 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   core_7 : begin\n     rst_5 = rx_17\n     rst_16 = hw_2\n     err_17 <= chip_12;\n   end\n   7'b1001x01 : begin\n     clk_5 <= auth_9\n     core_19 <= fsm_17\n     tx_4 <= auth_11;\n   end\n   default : begin \n     fsm_13 = chip_19\n     tx_14 = tx_8\n     core_1 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( output_register_status_15 ) == ( core_7 ) |-> rst_5 == rx_17 && rst_16 == hw_2 && err_17 == chip_12 ; endproperty \n property name; @(negedge ref_clk_12) ( output_register_status_15 ) == ( 7'b1001x01 ) |-> clk_5 == auth_9 && core_19 == fsm_17 && tx_4 == auth_11 ; endproperty \n property name; ( output_register_status_15 ) != core_7 && @(negedge ref_clk_12) ( output_register_status_15 ) != 7'b1001x01  |-> fsm_13 == chip_19 && tx_14 == tx_8 && core_1 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( output_register_status_11 ) \n   6'b001x11 : begin\n     reg_3 = fsm_19\n     rx_7 = core_6\n     clk_2 <= chip_15;\n   end\n   4'b0001 : begin\n     clk_3 = core_9\n     rx_12 <= auth_20\n     auth_9 <= cfg_17;\n   end\n   3'b11x : begin\n     sig_16 <= rst_10\n     sig_15 <= tx_11\n     tx_16 <= data_15;\n   end\n   default : begin \n     chip_1 = clk_19\n     clk_10 = reg_11\n     fsm_7 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_5) ( output_register_status_11 ) == ( 6'b001x11 ) |-> reg_3 == fsm_19 && rx_7 == core_6 && clk_2 == chip_15 ; endproperty \n property name; @(negedge bus_clock_5) ( output_register_status_11 ) == ( 4'b0001 ) |-> clk_3 == core_9 && rx_12 == auth_20 && auth_9 == cfg_17 ; endproperty \n property name; @(negedge bus_clock_5) ( output_register_status_11 ) == ( 3'b11x ) |-> sig_16 == rst_10 && sig_15 == tx_11 && tx_16 == data_15 ; endproperty \n property name; ( output_register_status_11 ) != 6'b001x11 && ( output_register_status_11 ) != 4'b0001 && @(negedge bus_clock_5) ( output_register_status_11 ) != 3'b11x  |-> chip_1 == clk_19 && clk_10 == reg_11 && fsm_7 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'b01x0100 : begin\n     sig_17 = hw_3\n     tx_10 = clk_14;\n   end\n   7'bx1x01x0 : begin\n     clk_1 <= auth_12\n     core_7 = sig_20;\n   end\n   default : begin \n     auth_11 = hw_12\n     auth_10 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( data_control_2 ) == ( 7'b01x0100 ) |-> sig_17 == hw_3 && tx_10 == clk_14 ; endproperty \n property name; @(negedge pll_clk_3) ( data_control_2 ) == ( 7'bx1x01x0 ) |-> clk_1 == auth_12 && core_7 == sig_20 ; endproperty \n property name; ( data_control_2 ) != 7'b01x0100 && @(negedge pll_clk_3) ( data_control_2 ) != 7'bx1x01x0  |-> auth_11 == hw_12 && auth_10 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( data_status_10 ) \n   5'b0011x : begin\n     hw_3 <= tx_18\n     cfg_9 = reg_9;\n   end\n   6'bxx1000 : begin\n     err_13 <= cfg_1\n     chip_15 <= auth_14;\n   end\n   default : begin \n     err_19 <= core_13\n     data_12 <= clk_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_10) ( data_status_10 ) == ( 5'b0011x ) |-> hw_3 == tx_18 && cfg_9 == reg_9 ; endproperty \n property name; @(posedge clk_in_10) ( data_status_10 ) == ( 6'bxx1000 ) |-> err_13 == cfg_1 && chip_15 == auth_14 ; endproperty \n property name; ( data_status_10 ) != 5'b0011x && @(posedge clk_in_10) ( data_status_10 ) != 6'bxx1000  |-> err_19 == core_13 && data_12 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "case ( error_flag_14 ) \n   6'b0x0x10 : begin\n     data_19 = hw_15\n     data_11 <= rst_2\n     cfg_16 = err_20;\n   end\n   default : begin \n     auth_6 = clk_8\n     clk_1 <= tx_11\n     auth_15 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( error_flag_14 ) == ( 6'b0x0x10 ) |-> data_19 == hw_15 && data_11 == rst_2 && cfg_16 == err_20 ; endproperty \n property name; @(negedge clock_source_9) ( error_flag_14 ) != 6'b0x0x10  |-> auth_6 == clk_8 && clk_1 == tx_11 && auth_15 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( interrupt_request_12 ) \n   7'h3a : begin\n     rst_17 = cfg_2\n     rx_2 <= clk_4;\n   end\n   5'bxx1xx : begin\n     clk_14 = auth_1\n     hw_16 = rst_13;\n   end\n   default : begin \n     reg_11 = auth_18\n     clk_5 = chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_12) ( interrupt_request_12 ) == ( 7'h3a ) |-> rst_17 == cfg_2 && rx_2 == clk_4 ; endproperty \n property name; @(negedge bus_clock_12) ( interrupt_request_12 ) == ( 5'bxx1xx ) |-> clk_14 == auth_1 && hw_16 == rst_13 ; endproperty \n property name; ( interrupt_request_12 ) != 7'h3a && @(negedge bus_clock_12) ( interrupt_request_12 ) != 5'bxx1xx  |-> reg_11 == auth_18 && clk_5 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "case ( command_word_1 ) \n   7'h4e : begin\n     fsm_2 = clk_11\n     core_14 <= auth_18\n     err_10 <= sig_3;\n   end\n   default : begin \n     clk_17 = data_18\n     core_2 = chip_2\n     rst_5 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( command_word_1 ) == ( 7'h4e ) |-> fsm_2 == clk_11 && core_14 == auth_18 && err_10 == sig_3 ; endproperty \n property name; @(posedge core_clock_11) ( command_word_1 ) != 7'h4e  |-> clk_17 == data_18 && core_2 == chip_2 && rst_5 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   7'b0101100 : begin\n     cfg_18 <= clk_16\n     rx_6 <= hw_20;\n   end\n   default : begin \n     hw_16 = err_10\n     core_6 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( status_output_buffer_13 ) == ( 7'b0101100 ) |-> cfg_18 == clk_16 && rx_6 == hw_20 ; endproperty \n property name; @(posedge clk_in_1) ( status_output_buffer_13 ) != 7'b0101100  |-> hw_16 == err_10 && core_6 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   5'b11101 : begin\n     err_16 = auth_14\n     chip_6 = hw_11\n     fsm_6 <= err_7;\n   end\n   7'bxxxxx00 : begin\n     core_3 = tx_15\n     rx_11 <= rx_19\n     rst_18 <= sig_18;\n   end\n   3'bx01 : begin\n     clk_12 <= data_15\n     tx_9 <= core_15\n     auth_3 <= cfg_7;\n   end\n   default : begin \n     data_12 = chip_20\n     data_20 <= auth_9\n     fsm_19 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_10) ( control_register_status_status_3 ) == ( 5'b11101 ) |-> err_16 == auth_14 && chip_6 == hw_11 && fsm_6 == err_7 ; endproperty \n property name; @(negedge clock_div_10) ( control_register_status_status_3 ) == ( 7'bxxxxx00 ) |-> core_3 == tx_15 && rx_11 == rx_19 && rst_18 == sig_18 ; endproperty \n property name; @(negedge clock_div_10) ( control_register_status_status_3 ) == ( 3'bx01 ) |-> clk_12 == data_15 && tx_9 == core_15 && auth_3 == cfg_7 ; endproperty \n property name; ( control_register_status_status_3 ) != 5'b11101 && ( control_register_status_status_3 ) != 7'bxxxxx00 && @(negedge clock_div_10) ( control_register_status_status_3 ) != 3'bx01  |-> data_12 == chip_20 && data_20 == auth_9 && fsm_19 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "case ( data_status_register_status_17 ) \n   7'b1x01x1x : begin\n     rst_17 <= hw_6\n     rst_12 <= cfg_4\n     chip_20 = data_7;\n   end\n   default : begin \n     rst_2 = err_3\n     err_13 = rst_7\n     core_17 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( data_status_register_status_17 ) == ( 7'b1x01x1x ) |-> rst_17 == hw_6 && rst_12 == cfg_4 && chip_20 == data_7 ; endproperty \n property name; @(posedge clock_div_12) ( data_status_register_status_17 ) != 7'b1x01x1x  |-> rst_2 == err_3 && err_13 == rst_7 && core_17 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( output_status_2 ) \n   5'b0x011 : begin\n     core_13 <= reg_19\n     sig_11 <= tx_16;\n   end\n   6'b10x000 : begin\n     err_14 = data_6\n     data_11 <= rst_5;\n   end\n   default : begin \n     rst_2 <= chip_1\n     reg_14 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_15) ( output_status_2 ) == ( 5'b0x011 ) |-> core_13 == reg_19 && sig_11 == tx_16 ; endproperty \n property name; @(negedge sys_clk_15) ( output_status_2 ) == ( 6'b10x000 ) |-> err_14 == data_6 && data_11 == rst_5 ; endproperty \n property name; ( output_status_2 ) != 5'b0x011 && @(negedge sys_clk_15) ( output_status_2 ) != 6'b10x000  |-> rst_2 == chip_1 && reg_14 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   5'b1xx11 : begin\n     hw_7 = tx_18\n     err_15 <= data_7;\n   end\n   default : begin \n     hw_15 = rst_14\n     tx_9 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( input_buffer_11 ) == ( 5'b1xx11 ) |-> hw_7 == tx_18 && err_15 == data_7 ; endproperty \n property name; @(negedge clock_div_13) ( input_buffer_11 ) != 5'b1xx11  |-> hw_15 == rst_14 && tx_9 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( control_word_1 ) \n   7'b1000100 : begin\n     sig_5 = reg_5\n     data_1 <= chip_5\n     reg_18 <= rst_14;\n   end\n   5'b11101 : begin\n     reg_20 = fsm_11\n     core_12 <= reg_4\n     rst_18 <= sig_4;\n   end\n   core_6 : begin\n     sig_10 = cfg_1\n     rst_13 <= tx_16\n     tx_4 = tx_6;\n   end\n   default : begin \n     chip_4 <= hw_4\n     clk_3 <= clk_6\n     reg_1 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_10) ( control_word_1 ) == ( 7'b1000100 ) |-> sig_5 == reg_5 && data_1 == chip_5 && reg_18 == rst_14 ; endproperty \n property name; @(posedge clk_signal_10) ( control_word_1 ) == ( 5'b11101 ) |-> reg_20 == fsm_11 && core_12 == reg_4 && rst_18 == sig_4 ; endproperty \n property name; @(posedge clk_signal_10) ( control_word_1 ) == ( core_6 ) |-> sig_10 == cfg_1 && rst_13 == tx_16 && tx_4 == tx_6 ; endproperty \n property name; ( control_word_1 ) != 7'b1000100 && ( control_word_1 ) != 5'b11101 && @(posedge clk_signal_10) ( control_word_1 ) != core_6  |-> chip_4 == hw_4 && clk_3 == clk_6 && reg_1 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "case ( control_status_12 ) \n   7'bx1x1x0x : begin\n     rx_5 <= hw_11\n     core_14 <= fsm_1\n     auth_18 = rst_4;\n   end\n   7'hxx : begin\n     cfg_6 <= tx_2\n     rst_5 = rst_13\n     core_6 = err_9;\n   end\n   5'b11110 : begin\n     tx_16 = cfg_14\n     core_16 = clk_11\n     tx_14 = rx_12;\n   end\n   default : begin \n     fsm_20 = data_7\n     chip_15 <= rst_19\n     tx_6 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( control_status_12 ) == ( 7'bx1x1x0x ) |-> rx_5 == hw_11 && core_14 == fsm_1 && auth_18 == rst_4 ; endproperty \n property name; @(negedge bus_clock_15) ( control_status_12 ) == ( 7'hxx ) |-> cfg_6 == tx_2 && rst_5 == rst_13 && core_6 == err_9 ; endproperty \n property name; @(negedge bus_clock_15) ( control_status_12 ) == ( 5'b11110 ) |-> tx_16 == cfg_14 && core_16 == clk_11 && tx_14 == rx_12 ; endproperty \n property name; ( control_status_12 ) != 7'bx1x1x0x && ( control_status_12 ) != 7'hxx && @(negedge bus_clock_15) ( control_status_12 ) != 5'b11110  |-> fsm_20 == data_7 && chip_15 == rst_19 && tx_6 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( command_status_17 ) \n   6'b110x10 : begin\n     sig_15 = reg_10\n     sig_16 <= err_6;\n   end\n   4'bxx01 : begin\n     data_10 = core_8\n     reg_8 <= clk_4;\n   end\n   6'b000000 : begin\n     cfg_12 = chip_18\n     reg_4 <= cfg_9;\n   end\n   default : begin \n     fsm_18 <= clk_1\n     hw_14 = data_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( command_status_17 ) == ( 6'b110x10 ) |-> sig_15 == reg_10 && sig_16 == err_6 ; endproperty \n property name; @(negedge mem_clock_17) ( command_status_17 ) == ( 4'bxx01 ) |-> data_10 == core_8 && reg_8 == clk_4 ; endproperty \n property name; @(negedge mem_clock_17) ( command_status_17 ) == ( 6'b000000 ) |-> cfg_12 == chip_18 && reg_4 == cfg_9 ; endproperty \n property name; ( command_status_17 ) != 6'b110x10 && ( command_status_17 ) != 4'bxx01 && @(negedge mem_clock_17) ( command_status_17 ) != 6'b000000  |-> fsm_18 == clk_1 && hw_14 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   5'bx00x1 : begin\n     fsm_8 <= tx_16\n     hw_5 = rst_12;\n   end\n   7'h5e : begin\n     sig_3 <= clk_13\n     reg_7 = rst_18;\n   end\n   7'b0000x01 : begin\n     clk_10 <= chip_19\n     cfg_17 <= tx_15;\n   end\n   default : begin \n     data_13 <= clk_12\n     hw_1 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( interrupt_control_status_18 ) == ( 5'bx00x1 ) |-> fsm_8 == tx_16 && hw_5 == rst_12 ; endproperty \n property name; @(negedge clk_signal_1) ( interrupt_control_status_18 ) == ( 7'h5e ) |-> sig_3 == clk_13 && reg_7 == rst_18 ; endproperty \n property name; @(negedge clk_signal_1) ( interrupt_control_status_18 ) == ( 7'b0000x01 ) |-> clk_10 == chip_19 && cfg_17 == tx_15 ; endproperty \n property name; ( interrupt_control_status_18 ) != 5'bx00x1 && ( interrupt_control_status_18 ) != 7'h5e && @(negedge clk_signal_1) ( interrupt_control_status_18 ) != 7'b0000x01  |-> data_13 == clk_12 && hw_1 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( data_status_register_11 ) \n   7'b011xx10 : begin\n     fsm_13 = sig_1\n     core_18 <= chip_20\n     fsm_3 = rx_13;\n   end\n   default : begin \n     err_3 <= fsm_11\n     chip_19 <= clk_8\n     fsm_17 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_2) ( data_status_register_11 ) == ( 7'b011xx10 ) |-> fsm_13 == sig_1 && core_18 == chip_20 && fsm_3 == rx_13 ; endproperty \n property name; @(posedge clock_div_2) ( data_status_register_11 ) != 7'b011xx10  |-> err_3 == fsm_11 && chip_19 == clk_8 && fsm_17 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "case ( status_control_5 ) \n   7'bx0x1xxx : begin\n     clk_7 <= reg_7\n     err_3 <= fsm_13\n     reg_19 = chip_15;\n   end\n   default : begin \n     cfg_15 <= rst_19\n     cfg_9 = hw_15\n     chip_10 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( status_control_5 ) == ( 7'bx0x1xxx ) |-> clk_7 == reg_7 && err_3 == fsm_13 && reg_19 == chip_15 ; endproperty \n property name; @(negedge core_clock_15) ( status_control_5 ) != 7'bx0x1xxx  |-> cfg_15 == rst_19 && cfg_9 == hw_15 && chip_10 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( control_data_7 ) \n   7'h4x : begin\n     core_8 = err_6\n     sig_8 = clk_13;\n   end\n   fsm_14 : begin\n     data_1 <= rx_8\n     err_14 <= auth_16;\n   end\n   6'b010010 : begin\n     rx_18 = hw_8\n     sig_13 = rst_10;\n   end\n   default : begin \n     sig_19 <= auth_13\n     clk_11 = rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_4) ( control_data_7 ) == ( 7'h4x ) |-> core_8 == err_6 && sig_8 == clk_13 ; endproperty \n property name; @(negedge fast_clk_4) ( control_data_7 ) == ( fsm_14 ) |-> data_1 == rx_8 && err_14 == auth_16 ; endproperty \n property name; @(negedge fast_clk_4) ( control_data_7 ) == ( 6'b010010 ) |-> rx_18 == hw_8 && sig_13 == rst_10 ; endproperty \n property name; ( control_data_7 ) != 7'h4x && ( control_data_7 ) != fsm_14 && @(negedge fast_clk_4) ( control_data_7 ) != 6'b010010  |-> sig_19 == auth_13 && clk_11 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "case ( data_status_register_8 ) \n   core_14 : begin\n     cfg_19 = err_19\n     auth_13 = hw_6;\n   end\n   rst_8 : begin\n     reg_14 = chip_17\n     rx_15 = cfg_16;\n   end\n   3'bx01 : begin\n     reg_10 <= cfg_7\n     fsm_15 = fsm_3;\n   end\n   default : begin \n     clk_3 <= rx_12\n     cfg_12 <= hw_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_2) ( data_status_register_8 ) == ( core_14 ) |-> cfg_19 == err_19 && auth_13 == hw_6 ; endproperty \n property name; @(posedge clk_gen_2) ( data_status_register_8 ) == ( rst_8 ) |-> reg_14 == chip_17 && rx_15 == cfg_16 ; endproperty \n property name; @(posedge clk_gen_2) ( data_status_register_8 ) == ( 3'bx01 ) |-> reg_10 == cfg_7 && fsm_15 == fsm_3 ; endproperty \n property name; ( data_status_register_8 ) != core_14 && ( data_status_register_8 ) != rst_8 && @(posedge clk_gen_2) ( data_status_register_8 ) != 3'bx01  |-> clk_3 == rx_12 && cfg_12 == hw_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "case ( output_status_14 ) \n   7'b111011x : begin\n     rst_6 = cfg_18\n     rst_2 = auth_11;\n   end\n   default : begin \n     rst_9 <= cfg_10\n     data_4 <= rst_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_16) ( output_status_14 ) == ( 7'b111011x ) |-> rst_6 == cfg_18 && rst_2 == auth_11 ; endproperty \n property name; @(negedge clk_out_16) ( output_status_14 ) != 7'b111011x  |-> rst_9 == cfg_10 && data_4 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "case ( flag_register_8 ) \n   6'h27 : begin\n     auth_8 = data_15\n     data_14 <= auth_7;\n   end\n   7'b1111110 : begin\n     core_15 <= sig_2\n     data_19 = cfg_18;\n   end\n   6'h8 : begin\n     sig_9 = core_18\n     hw_13 = clk_14;\n   end\n   default : begin \n     rx_13 = clk_6\n     tx_5 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( flag_register_8 ) == ( 6'h27 ) |-> auth_8 == data_15 && data_14 == auth_7 ; endproperty \n property name; @(posedge clock_div_4) ( flag_register_8 ) == ( 7'b1111110 ) |-> core_15 == sig_2 && data_19 == cfg_18 ; endproperty \n property name; @(posedge clock_div_4) ( flag_register_8 ) == ( 6'h8 ) |-> sig_9 == core_18 && hw_13 == clk_14 ; endproperty \n property name; ( flag_register_8 ) != 6'h27 && ( flag_register_8 ) != 7'b1111110 && @(posedge clock_div_4) ( flag_register_8 ) != 6'h8  |-> rx_13 == clk_6 && tx_5 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( address_18 ) \n   7'bx1xxxx0 : begin\n     fsm_1 = chip_13\n     hw_19 <= rx_10\n     tx_4 <= fsm_19;\n   end\n   default : begin \n     reg_12 = chip_19\n     clk_16 = fsm_17\n     core_12 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_19) ( address_18 ) == ( 7'bx1xxxx0 ) |-> fsm_1 == chip_13 && hw_19 == rx_10 && tx_4 == fsm_19 ; endproperty \n property name; @(negedge clk_out_19) ( address_18 ) != 7'bx1xxxx0  |-> reg_12 == chip_19 && clk_16 == fsm_17 && core_12 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "case ( data_status_1 ) \n   7'bx101010 : begin\n     chip_10 <= chip_3\n     err_10 = core_12;\n   end\n   default : begin \n     chip_5 <= chip_5\n     clk_18 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( data_status_1 ) == ( 7'bx101010 ) |-> chip_10 == chip_3 && err_10 == core_12 ; endproperty \n property name; @(posedge clk_in_4) ( data_status_1 ) != 7'bx101010  |-> chip_5 == chip_5 && clk_18 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( operation_code_8 ) \n   7'b01xx0x1 : begin\n     clk_14 <= data_4\n     cfg_10 <= cfg_12\n     tx_15 = sig_16;\n   end\n   6'bx0x000 : begin\n     hw_12 = cfg_15\n     reg_15 <= chip_5\n     cfg_9 <= err_9;\n   end\n   default : begin \n     tx_19 <= rx_5\n     hw_6 <= data_2\n     fsm_6 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( operation_code_8 ) == ( 7'b01xx0x1 ) |-> clk_14 == data_4 && cfg_10 == cfg_12 && tx_15 == sig_16 ; endproperty \n property name; @(posedge pll_clk_6) ( operation_code_8 ) == ( 6'bx0x000 ) |-> hw_12 == cfg_15 && reg_15 == chip_5 && cfg_9 == err_9 ; endproperty \n property name; ( operation_code_8 ) != 7'b01xx0x1 && @(posedge pll_clk_6) ( operation_code_8 ) != 6'bx0x000  |-> tx_19 == rx_5 && hw_6 == data_2 && fsm_6 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( control_flag_register_14 ) \n   6'b001110 : begin\n     fsm_10 = data_20\n     tx_10 = sig_11\n     auth_4 <= reg_20;\n   end\n   6'b0xxx0x : begin\n     clk_20 <= auth_14\n     auth_12 <= reg_10\n     fsm_3 = err_10;\n   end\n   default : begin \n     tx_6 = fsm_5\n     fsm_17 = auth_11\n     reg_13 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_10) ( control_flag_register_14 ) == ( 6'b001110 ) |-> fsm_10 == data_20 && tx_10 == sig_11 && auth_4 == reg_20 ; endproperty \n property name; @(posedge core_clock_10) ( control_flag_register_14 ) == ( 6'b0xxx0x ) |-> clk_20 == auth_14 && auth_12 == reg_10 && fsm_3 == err_10 ; endproperty \n property name; ( control_flag_register_14 ) != 6'b001110 && @(posedge core_clock_10) ( control_flag_register_14 ) != 6'b0xxx0x  |-> tx_6 == fsm_5 && fsm_17 == auth_11 && reg_13 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_10"
    },
    {
        "Code": "case ( operation_status_2 ) \n   6'bxx1x0x : begin\n     sig_16 <= sig_2\n     sig_19 = core_1;\n   end\n   7'b11x100x : begin\n     clk_8 = core_20\n     hw_10 <= cfg_20;\n   end\n   5'b0010x : begin\n     reg_20 <= reg_2\n     auth_10 = clk_1;\n   end\n   default : begin \n     core_1 = core_15\n     rx_19 <= tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( operation_status_2 ) == ( 6'bxx1x0x ) |-> sig_16 == sig_2 && sig_19 == core_1 ; endproperty \n property name; @(negedge clock_source_19) ( operation_status_2 ) == ( 7'b11x100x ) |-> clk_8 == core_20 && hw_10 == cfg_20 ; endproperty \n property name; @(negedge clock_source_19) ( operation_status_2 ) == ( 5'b0010x ) |-> reg_20 == reg_2 && auth_10 == clk_1 ; endproperty \n property name; ( operation_status_2 ) != 6'bxx1x0x && ( operation_status_2 ) != 7'b11x100x && @(negedge clock_source_19) ( operation_status_2 ) != 5'b0010x  |-> core_1 == core_15 && rx_19 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( data_ready_16 ) \n   7'hxb : begin\n     sig_10 = data_1\n     err_9 <= tx_9\n     rst_3 = rst_2;\n   end\n   7'bxxxxxx0 : begin\n     sig_1 = err_4\n     chip_14 <= hw_3\n     fsm_2 <= data_14;\n   end\n   default : begin \n     clk_11 = auth_11\n     rst_8 <= fsm_19\n     rx_7 = rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( data_ready_16 ) == ( 7'hxb ) |-> sig_10 == data_1 && err_9 == tx_9 && rst_3 == rst_2 ; endproperty \n property name; @(posedge clk_osc_2) ( data_ready_16 ) == ( 7'bxxxxxx0 ) |-> sig_1 == err_4 && chip_14 == hw_3 && fsm_2 == data_14 ; endproperty \n property name; ( data_ready_16 ) != 7'hxb && @(posedge clk_osc_2) ( data_ready_16 ) != 7'bxxxxxx0  |-> clk_11 == auth_11 && rst_8 == fsm_19 && rx_7 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( data_out_5 ) \n   7'bx110x01 : begin\n     chip_16 = hw_14\n     core_6 <= core_14\n     data_11 = err_16;\n   end\n   default : begin \n     data_1 <= err_17\n     auth_14 <= tx_18\n     reg_13 = clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( data_out_5 ) == ( 7'bx110x01 ) |-> chip_16 == hw_14 && core_6 == core_14 && data_11 == err_16 ; endproperty \n property name; @(negedge mem_clock_4) ( data_out_5 ) != 7'bx110x01  |-> data_1 == err_17 && auth_14 == tx_18 && reg_13 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'b10x000x : begin\n     clk_15 <= fsm_1\n     hw_17 = sig_2;\n   end\n   7'h15 : begin\n     err_16 <= rst_4\n     hw_3 <= fsm_12;\n   end\n   5'b01010 : begin\n     cfg_18 <= sig_10\n     reg_15 = clk_1;\n   end\n   default : begin \n     hw_13 <= err_6\n     clk_20 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_6) ( flag_register_3 ) == ( 7'b10x000x ) |-> clk_15 == fsm_1 && hw_17 == sig_2 ; endproperty \n property name; @(negedge core_clock_6) ( flag_register_3 ) == ( 7'h15 ) |-> err_16 == rst_4 && hw_3 == fsm_12 ; endproperty \n property name; @(negedge core_clock_6) ( flag_register_3 ) == ( 5'b01010 ) |-> cfg_18 == sig_10 && reg_15 == clk_1 ; endproperty \n property name; ( flag_register_3 ) != 7'b10x000x && ( flag_register_3 ) != 7'h15 && @(negedge core_clock_6) ( flag_register_3 ) != 5'b01010  |-> hw_13 == err_6 && clk_20 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "case ( control_valid_14 ) \n   3'b10x : begin\n     auth_14 <= rx_15\n     auth_16 = rx_17;\n   end\n   7'h6 : begin\n     sig_12 <= fsm_19\n     cfg_14 <= err_17;\n   end\n   7'b0010100 : begin\n     err_11 <= rst_11\n     sig_4 = fsm_8;\n   end\n   default : begin \n     fsm_17 = reg_18\n     tx_7 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_16) ( control_valid_14 ) == ( 3'b10x ) |-> auth_14 == rx_15 && auth_16 == rx_17 ; endproperty \n property name; @(negedge clk_in_16) ( control_valid_14 ) == ( 7'h6 ) |-> sig_12 == fsm_19 && cfg_14 == err_17 ; endproperty \n property name; @(negedge clk_in_16) ( control_valid_14 ) == ( 7'b0010100 ) |-> err_11 == rst_11 && sig_4 == fsm_8 ; endproperty \n property name; ( control_valid_14 ) != 3'b10x && ( control_valid_14 ) != 7'h6 && @(negedge clk_in_16) ( control_valid_14 ) != 7'b0010100  |-> fsm_17 == reg_18 && tx_7 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_16"
    },
    {
        "Code": "case ( status_register_buffer_7 ) \n   7'h51 : begin\n     auth_3 = clk_2\n     chip_4 <= reg_16\n     clk_1 = rst_12;\n   end\n   default : begin \n     auth_20 = chip_4\n     hw_14 = rst_13\n     hw_14 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( status_register_buffer_7 ) == ( 7'h51 ) |-> auth_3 == clk_2 && chip_4 == reg_16 && clk_1 == rst_12 ; endproperty \n property name; @(negedge ref_clk_9) ( status_register_buffer_7 ) != 7'h51  |-> auth_20 == chip_4 && hw_14 == rst_13 && hw_14 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( read_data_9 ) \n   5'bx10x1 : begin\n     fsm_1 = cfg_15\n     clk_5 = clk_6\n     reg_18 = cfg_19;\n   end\n   default : begin \n     sig_4 = reg_12\n     rst_10 = err_18\n     cfg_2 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( read_data_9 ) == ( 5'bx10x1 ) |-> fsm_1 == cfg_15 && clk_5 == clk_6 && reg_18 == cfg_19 ; endproperty \n property name; @(negedge pll_clk_13) ( read_data_9 ) != 5'bx10x1  |-> sig_4 == reg_12 && rst_10 == err_18 && cfg_2 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( end_address_10 ) \n   5'bx11xx : begin\n     fsm_18 = fsm_13\n     err_14 <= reg_13;\n   end\n   default : begin \n     cfg_17 <= cfg_11\n     chip_5 <= core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_12) ( end_address_10 ) == ( 5'bx11xx ) |-> fsm_18 == fsm_13 && err_14 == reg_13 ; endproperty \n property name; @(negedge clk_gen_12) ( end_address_10 ) != 5'bx11xx  |-> cfg_17 == cfg_11 && chip_5 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   5'bx0111 : begin\n     err_17 <= hw_6\n     tx_6 = clk_19\n     fsm_4 <= tx_18;\n   end\n   7'bx00xx1x : begin\n     err_20 = core_14\n     auth_6 <= data_2\n     auth_2 <= data_17;\n   end\n   default : begin \n     fsm_20 = rx_17\n     rx_5 <= rst_5\n     auth_14 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( interrupt_enable_14 ) == ( 5'bx0111 ) |-> err_17 == hw_6 && tx_6 == clk_19 && fsm_4 == tx_18 ; endproperty \n property name; @(posedge bus_clock_16) ( interrupt_enable_14 ) == ( 7'bx00xx1x ) |-> err_20 == core_14 && auth_6 == data_2 && auth_2 == data_17 ; endproperty \n property name; ( interrupt_enable_14 ) != 5'bx0111 && @(posedge bus_clock_16) ( interrupt_enable_14 ) != 7'bx00xx1x  |-> fsm_20 == rx_17 && rx_5 == rst_5 && auth_14 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( output_control_3 ) \n   2'b11 : begin\n     data_12 = err_6\n     err_19 <= clk_10\n     cfg_20 = data_16;\n   end\n   6'bxx11xx : begin\n     chip_4 <= sig_5\n     err_8 <= core_14\n     rx_12 = err_2;\n   end\n   6'bx0xxxx : begin\n     chip_13 = err_15\n     rx_13 <= clk_9\n     tx_3 <= rx_17;\n   end\n   default : begin \n     cfg_9 <= rst_18\n     clk_15 <= tx_16\n     sig_8 <= data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_18) ( output_control_3 ) == ( 2'b11 ) |-> data_12 == err_6 && err_19 == clk_10 && cfg_20 == data_16 ; endproperty \n property name; @(negedge clk_signal_18) ( output_control_3 ) == ( 6'bxx11xx ) |-> chip_4 == sig_5 && err_8 == core_14 && rx_12 == err_2 ; endproperty \n property name; @(negedge clk_signal_18) ( output_control_3 ) == ( 6'bx0xxxx ) |-> chip_13 == err_15 && rx_13 == clk_9 && tx_3 == rx_17 ; endproperty \n property name; ( output_control_3 ) != 2'b11 && ( output_control_3 ) != 6'bxx11xx && @(negedge clk_signal_18) ( output_control_3 ) != 6'bx0xxxx  |-> cfg_9 == rst_18 && clk_15 == tx_16 && sig_8 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "case ( control_register_19 ) \n   7'bxxxx0x0 : begin\n     tx_2 = data_19\n     sig_20 <= err_19;\n   end\n   default : begin \n     hw_16 = reg_9\n     core_7 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_4) ( control_register_19 ) == ( 7'bxxxx0x0 ) |-> tx_2 == data_19 && sig_20 == err_19 ; endproperty \n property name; @(posedge clk_enable_4) ( control_register_19 ) != 7'bxxxx0x0  |-> hw_16 == reg_9 && core_7 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_4"
    },
    {
        "Code": "case ( control_status_4 ) \n   4'b0001 : begin\n     sig_3 <= reg_14\n     fsm_5 <= hw_11\n     cfg_16 <= chip_18;\n   end\n   default : begin \n     rst_16 = data_19\n     hw_15 <= core_20\n     auth_14 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_8) ( control_status_4 ) == ( 4'b0001 ) |-> sig_3 == reg_14 && fsm_5 == hw_11 && cfg_16 == chip_18 ; endproperty \n property name; @(posedge clock_source_8) ( control_status_4 ) != 4'b0001  |-> rst_16 == data_19 && hw_15 == core_20 && auth_14 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "case ( status_register_13 ) \n   3'bxx0 : begin\n     chip_8 = rst_19\n     core_17 <= sig_13\n     sig_9 <= clk_20;\n   end\n   3'b000 : begin\n     rx_3 <= cfg_11\n     rst_17 = auth_1\n     core_14 = rst_16;\n   end\n   default : begin \n     chip_18 <= core_13\n     hw_12 <= core_6\n     cfg_19 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( status_register_13 ) == ( 3'bxx0 ) |-> chip_8 == rst_19 && core_17 == sig_13 && sig_9 == clk_20 ; endproperty \n property name; @(negedge clock_ctrl_13) ( status_register_13 ) == ( 3'b000 ) |-> rx_3 == cfg_11 && rst_17 == auth_1 && core_14 == rst_16 ; endproperty \n property name; ( status_register_13 ) != 3'bxx0 && @(negedge clock_ctrl_13) ( status_register_13 ) != 3'b000  |-> chip_18 == core_13 && hw_12 == core_6 && cfg_19 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( interrupt_control_4 ) \n   7'bx0011xx : begin\n     fsm_4 <= clk_11\n     tx_13 = rst_1;\n   end\n   default : begin \n     data_2 <= core_15\n     clk_18 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_6) ( interrupt_control_4 ) == ( 7'bx0011xx ) |-> fsm_4 == clk_11 && tx_13 == rst_1 ; endproperty \n property name; @(posedge clk_gen_6) ( interrupt_control_4 ) != 7'bx0011xx  |-> data_2 == core_15 && clk_18 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "case ( flag_control_status_15 ) \n   3'b01x : begin\n     err_4 = data_15\n     tx_12 = reg_15\n     core_8 <= reg_20;\n   end\n   7'b111xxx1 : begin\n     reg_6 <= reg_14\n     clk_18 = data_3\n     chip_1 <= core_17;\n   end\n   default : begin \n     hw_18 = sig_2\n     rx_5 = cfg_18\n     auth_16 = reg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( flag_control_status_15 ) == ( 3'b01x ) |-> err_4 == data_15 && tx_12 == reg_15 && core_8 == reg_20 ; endproperty \n property name; @(posedge ref_clk_7) ( flag_control_status_15 ) == ( 7'b111xxx1 ) |-> reg_6 == reg_14 && clk_18 == data_3 && chip_1 == core_17 ; endproperty \n property name; ( flag_control_status_15 ) != 3'b01x && @(posedge ref_clk_7) ( flag_control_status_15 ) != 7'b111xxx1  |-> hw_18 == sig_2 && rx_5 == cfg_18 && auth_16 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( start_address_19 ) \n   6'h2f : begin\n     chip_5 <= tx_5\n     rx_15 = rx_1;\n   end\n   default : begin \n     auth_10 = err_17\n     auth_6 = clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_10) ( start_address_19 ) == ( 6'h2f ) |-> chip_5 == tx_5 && rx_15 == rx_1 ; endproperty \n property name; @(posedge clk_in_10) ( start_address_19 ) != 6'h2f  |-> auth_10 == err_17 && auth_6 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'b0110xx0 : begin\n     rx_3 = chip_16\n     sig_13 <= core_6;\n   end\n   default : begin \n     hw_2 = rx_17\n     cfg_10 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_12) ( status_register_buffer_11 ) == ( 7'b0110xx0 ) |-> rx_3 == chip_16 && sig_13 == core_6 ; endproperty \n property name; @(negedge clk_out_12) ( status_register_buffer_11 ) != 7'b0110xx0  |-> hw_2 == rx_17 && cfg_10 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "case ( address_8 ) \n   5'b10xx1 : begin\n     rst_18 <= auth_3\n     data_8 <= data_20\n     reg_9 <= fsm_2;\n   end\n   7'bxx1xxx0 : begin\n     rx_5 = core_10\n     clk_11 <= err_16\n     rst_13 = fsm_10;\n   end\n   default : begin \n     fsm_13 <= err_4\n     sig_1 = tx_20\n     chip_20 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( address_8 ) == ( 5'b10xx1 ) |-> rst_18 == auth_3 && data_8 == data_20 && reg_9 == fsm_2 ; endproperty \n property name; @(negedge main_clk_16) ( address_8 ) == ( 7'bxx1xxx0 ) |-> rx_5 == core_10 && clk_11 == err_16 && rst_13 == fsm_10 ; endproperty \n property name; ( address_8 ) != 5'b10xx1 && @(negedge main_clk_16) ( address_8 ) != 7'bxx1xxx0  |-> fsm_13 == err_4 && sig_1 == tx_20 && chip_20 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( read_data_10 ) \n   6'b0x0x0x : begin\n     sig_10 = auth_15\n     sig_17 <= cfg_5;\n   end\n   6'b10x10x : begin\n     rst_2 = chip_1\n     auth_14 <= rx_3;\n   end\n   default : begin \n     rx_20 <= rst_6\n     clk_3 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( read_data_10 ) == ( 6'b0x0x0x ) |-> sig_10 == auth_15 && sig_17 == cfg_5 ; endproperty \n property name; @(negedge clock_source_9) ( read_data_10 ) == ( 6'b10x10x ) |-> rst_2 == chip_1 && auth_14 == rx_3 ; endproperty \n property name; ( read_data_10 ) != 6'b0x0x0x && @(negedge clock_source_9) ( read_data_10 ) != 6'b10x10x  |-> rx_20 == rst_6 && clk_3 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( instruction_14 ) \n   6'b01x0x1 : begin\n     tx_10 = sig_19\n     chip_6 <= rx_2;\n   end\n   7'b11x1x0x : begin\n     rst_13 <= fsm_7\n     clk_12 = reg_12;\n   end\n   6'b11xx1x : begin\n     data_3 <= auth_3\n     core_15 <= auth_1;\n   end\n   default : begin \n     data_5 = clk_4\n     clk_17 = core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_3) ( instruction_14 ) == ( 6'b01x0x1 ) |-> tx_10 == sig_19 && chip_6 == rx_2 ; endproperty \n property name; @(negedge core_clock_3) ( instruction_14 ) == ( 7'b11x1x0x ) |-> rst_13 == fsm_7 && clk_12 == reg_12 ; endproperty \n property name; @(negedge core_clock_3) ( instruction_14 ) == ( 6'b11xx1x ) |-> data_3 == auth_3 && core_15 == auth_1 ; endproperty \n property name; ( instruction_14 ) != 6'b01x0x1 && ( instruction_14 ) != 7'b11x1x0x && @(negedge core_clock_3) ( instruction_14 ) != 6'b11xx1x  |-> data_5 == clk_4 && clk_17 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "case ( data_control_8 ) \n   7'b01x10x1 : begin\n     cfg_1 <= fsm_4\n     chip_12 <= fsm_13\n     data_17 <= chip_5;\n   end\n   default : begin \n     fsm_13 <= hw_14\n     clk_19 <= clk_18\n     sig_15 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( data_control_8 ) == ( 7'b01x10x1 ) |-> cfg_1 == fsm_4 && chip_12 == fsm_13 && data_17 == chip_5 ; endproperty \n property name; @(posedge ref_clk_4) ( data_control_8 ) != 7'b01x10x1  |-> fsm_13 == hw_14 && clk_19 == clk_18 && sig_15 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( data_in_6 ) \n   7'b1000100 : begin\n     chip_1 = chip_10\n     cfg_12 <= auth_19;\n   end\n   7'b1xxxx0x : begin\n     fsm_14 <= clk_14\n     data_2 <= err_7;\n   end\n   7'bxxx0x1x : begin\n     hw_6 <= auth_4\n     chip_3 = sig_18;\n   end\n   default : begin \n     clk_4 = reg_7\n     rst_17 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_3) ( data_in_6 ) == ( 7'b1000100 ) |-> chip_1 == chip_10 && cfg_12 == auth_19 ; endproperty \n property name; @(negedge clock_ctrl_3) ( data_in_6 ) == ( 7'b1xxxx0x ) |-> fsm_14 == clk_14 && data_2 == err_7 ; endproperty \n property name; @(negedge clock_ctrl_3) ( data_in_6 ) == ( 7'bxxx0x1x ) |-> hw_6 == auth_4 && chip_3 == sig_18 ; endproperty \n property name; ( data_in_6 ) != 7'b1000100 && ( data_in_6 ) != 7'b1xxxx0x && @(negedge clock_ctrl_3) ( data_in_6 ) != 7'bxxx0x1x  |-> clk_4 == reg_7 && rst_17 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   6'b0x1000 : begin\n     cfg_2 <= data_5\n     auth_14 <= tx_11;\n   end\n   hw : begin\n     fsm_19 <= reg_13\n     auth_4 = core_12;\n   end\n   default : begin \n     tx_15 = rst_3\n     sig_10 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( interrupt_control_status_10 ) == ( 6'b0x1000 ) |-> cfg_2 == data_5 && auth_14 == tx_11 ; endproperty \n property name; @(posedge clk_osc_15) ( interrupt_control_status_10 ) == ( hw ) |-> fsm_19 == reg_13 && auth_4 == core_12 ; endproperty \n property name; ( interrupt_control_status_10 ) != 6'b0x1000 && @(posedge clk_osc_15) ( interrupt_control_status_10 ) != hw  |-> tx_15 == rst_3 && sig_10 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( instruction_buffer_6 ) \n   7'b0xxxxx1 : begin\n     hw_10 <= clk_17\n     sig_12 <= reg_11\n     fsm_8 = rst_12;\n   end\n   7'h76 : begin\n     fsm_12 = auth_3\n     reg_4 = data_16\n     cfg_5 = auth_1;\n   end\n   7'b111010x : begin\n     reg_14 = clk_5\n     chip_8 = fsm_9\n     cfg_16 <= auth_11;\n   end\n   default : begin \n     data_3 = clk_1\n     fsm_7 = sig_2\n     hw_7 = reg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( instruction_buffer_6 ) == ( 7'b0xxxxx1 ) |-> hw_10 == clk_17 && sig_12 == reg_11 && fsm_8 == rst_12 ; endproperty \n property name; @(negedge core_clock_18) ( instruction_buffer_6 ) == ( 7'h76 ) |-> fsm_12 == auth_3 && reg_4 == data_16 && cfg_5 == auth_1 ; endproperty \n property name; @(negedge core_clock_18) ( instruction_buffer_6 ) == ( 7'b111010x ) |-> reg_14 == clk_5 && chip_8 == fsm_9 && cfg_16 == auth_11 ; endproperty \n property name; ( instruction_buffer_6 ) != 7'b0xxxxx1 && ( instruction_buffer_6 ) != 7'h76 && @(negedge core_clock_18) ( instruction_buffer_6 ) != 7'b111010x  |-> data_3 == clk_1 && fsm_7 == sig_2 && hw_7 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( write_complete_13 ) \n   5'b1x001 : begin\n     data_6 = data_11\n     chip_20 <= clk_17\n     rst_20 = fsm_18;\n   end\n   6'b110000 : begin\n     rst_1 <= cfg_15\n     tx_20 = hw_17\n     cfg_4 = err_19;\n   end\n   7'bx0x1x11 : begin\n     fsm_11 = clk_13\n     tx_17 <= rst_19\n     hw_20 = sig_17;\n   end\n   default : begin \n     rst_10 <= fsm_6\n     clk_8 = tx_18\n     cfg_17 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_14) ( write_complete_13 ) == ( 5'b1x001 ) |-> data_6 == data_11 && chip_20 == clk_17 && rst_20 == fsm_18 ; endproperty \n property name; @(negedge clk_enable_14) ( write_complete_13 ) == ( 6'b110000 ) |-> rst_1 == cfg_15 && tx_20 == hw_17 && cfg_4 == err_19 ; endproperty \n property name; @(negedge clk_enable_14) ( write_complete_13 ) == ( 7'bx0x1x11 ) |-> fsm_11 == clk_13 && tx_17 == rst_19 && hw_20 == sig_17 ; endproperty \n property name; ( write_complete_13 ) != 5'b1x001 && ( write_complete_13 ) != 6'b110000 && @(negedge clk_enable_14) ( write_complete_13 ) != 7'bx0x1x11  |-> rst_10 == fsm_6 && clk_8 == tx_18 && cfg_17 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "case ( control_output_17 ) \n   7'bxxx000x : begin\n     core_7 <= reg_17\n     sig_3 = sig_6\n     err_2 = reg_15;\n   end\n   7'bxx0xxxx : begin\n     core_19 = fsm_18\n     sig_16 <= auth_5\n     core_18 = rst_15;\n   end\n   6'bx1011x : begin\n     fsm_7 = data_6\n     core_17 = chip_17\n     err_13 = rst_4;\n   end\n   default : begin \n     hw_19 = cfg_15\n     sig_12 <= tx_5\n     sig_19 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( control_output_17 ) == ( 7'bxxx000x ) |-> core_7 == reg_17 && sig_3 == sig_6 && err_2 == reg_15 ; endproperty \n property name; @(negedge cpu_clock_4) ( control_output_17 ) == ( 7'bxx0xxxx ) |-> core_19 == fsm_18 && sig_16 == auth_5 && core_18 == rst_15 ; endproperty \n property name; @(negedge cpu_clock_4) ( control_output_17 ) == ( 6'bx1011x ) |-> fsm_7 == data_6 && core_17 == chip_17 && err_13 == rst_4 ; endproperty \n property name; ( control_output_17 ) != 7'bxxx000x && ( control_output_17 ) != 7'bxx0xxxx && @(negedge cpu_clock_4) ( control_output_17 ) != 6'bx1011x  |-> hw_19 == cfg_15 && sig_12 == tx_5 && sig_19 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( status_buffer_8 ) \n   6'bxx100x : begin\n     auth_5 = tx_12\n     err_6 <= cfg_13;\n   end\n   6'h2 : begin\n     rx_9 = cfg_4\n     cfg_11 = reg_9;\n   end\n   5'b0xxx0 : begin\n     rx_6 = fsm_20\n     data_3 = data_6;\n   end\n   default : begin \n     hw_20 <= rx_10\n     err_11 <= err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( status_buffer_8 ) == ( 6'bxx100x ) |-> auth_5 == tx_12 && err_6 == cfg_13 ; endproperty \n property name; @(posedge clk_reset_1) ( status_buffer_8 ) == ( 6'h2 ) |-> rx_9 == cfg_4 && cfg_11 == reg_9 ; endproperty \n property name; @(posedge clk_reset_1) ( status_buffer_8 ) == ( 5'b0xxx0 ) |-> rx_6 == fsm_20 && data_3 == data_6 ; endproperty \n property name; ( status_buffer_8 ) != 6'bxx100x && ( status_buffer_8 ) != 6'h2 && @(posedge clk_reset_1) ( status_buffer_8 ) != 5'b0xxx0  |-> hw_20 == rx_10 && err_11 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( output_buffer_5 ) \n   7'b11xxx01 : begin\n     sig_7 <= core_15\n     fsm_5 <= data_13;\n   end\n   rst_6 : begin\n     rst_6 <= cfg_13\n     clk_18 = rx_16;\n   end\n   7'bxxx0010 : begin\n     cfg_5 = tx_7\n     fsm_9 = chip_7;\n   end\n   default : begin \n     chip_6 <= chip_18\n     reg_6 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_17) ( output_buffer_5 ) == ( 7'b11xxx01 ) |-> sig_7 == core_15 && fsm_5 == data_13 ; endproperty \n property name; @(negedge sys_clk_17) ( output_buffer_5 ) == ( rst_6 ) |-> rst_6 == cfg_13 && clk_18 == rx_16 ; endproperty \n property name; @(negedge sys_clk_17) ( output_buffer_5 ) == ( 7'bxxx0010 ) |-> cfg_5 == tx_7 && fsm_9 == chip_7 ; endproperty \n property name; ( output_buffer_5 ) != 7'b11xxx01 && ( output_buffer_5 ) != rst_6 && @(negedge sys_clk_17) ( output_buffer_5 ) != 7'bxxx0010  |-> chip_6 == chip_18 && reg_6 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_17"
    },
    {
        "Code": "case ( data_buffer_status_4 ) \n   7'b0101110 : begin\n     tx_1 <= err_12\n     fsm_16 <= cfg_10\n     cfg_16 <= err_19;\n   end\n   7'h52 : begin\n     reg_6 = hw_5\n     reg_16 = err_3\n     cfg_3 <= fsm_9;\n   end\n   6'h3e : begin\n     cfg_5 = rst_13\n     data_15 <= tx_7\n     rst_7 = core_13;\n   end\n   default : begin \n     rst_2 <= hw_12\n     tx_13 <= rx_9\n     reg_1 = rx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( data_buffer_status_4 ) == ( 7'b0101110 ) |-> tx_1 == err_12 && fsm_16 == cfg_10 && cfg_16 == err_19 ; endproperty \n property name; @(negedge core_clock_18) ( data_buffer_status_4 ) == ( 7'h52 ) |-> reg_6 == hw_5 && reg_16 == err_3 && cfg_3 == fsm_9 ; endproperty \n property name; @(negedge core_clock_18) ( data_buffer_status_4 ) == ( 6'h3e ) |-> cfg_5 == rst_13 && data_15 == tx_7 && rst_7 == core_13 ; endproperty \n property name; ( data_buffer_status_4 ) != 7'b0101110 && ( data_buffer_status_4 ) != 7'h52 && @(negedge core_clock_18) ( data_buffer_status_4 ) != 6'h3e  |-> rst_2 == hw_12 && tx_13 == rx_9 && reg_1 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   4'bxx00 : begin\n     auth_19 <= tx_2\n     data_2 <= rst_19\n     reg_2 = data_10;\n   end\n   default : begin \n     cfg_18 = clk_12\n     data_6 <= fsm_18\n     core_14 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_15) ( output_status_register_17 ) == ( 4'bxx00 ) |-> auth_19 == tx_2 && data_2 == rst_19 && reg_2 == data_10 ; endproperty \n property name; @(posedge main_clk_15) ( output_status_register_17 ) != 4'bxx00  |-> cfg_18 == clk_12 && data_6 == fsm_18 && core_14 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "case ( control_valid_13 ) \n   7'b111111x : begin\n     clk_17 <= reg_9\n     sig_4 = core_13\n     data_20 <= tx_10;\n   end\n   7'bx00101x : begin\n     cfg_7 <= rx_17\n     tx_5 = sig_7\n     rx_10 = data_5;\n   end\n   7'bxxxx101 : begin\n     chip_10 <= reg_13\n     rst_5 = clk_16\n     data_10 = clk_9;\n   end\n   default : begin \n     reg_11 <= rst_12\n     rx_15 = core_14\n     core_16 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_8) ( control_valid_13 ) == ( 7'b111111x ) |-> clk_17 == reg_9 && sig_4 == core_13 && data_20 == tx_10 ; endproperty \n property name; @(posedge ref_clk_8) ( control_valid_13 ) == ( 7'bx00101x ) |-> cfg_7 == rx_17 && tx_5 == sig_7 && rx_10 == data_5 ; endproperty \n property name; @(posedge ref_clk_8) ( control_valid_13 ) == ( 7'bxxxx101 ) |-> chip_10 == reg_13 && rst_5 == clk_16 && data_10 == clk_9 ; endproperty \n property name; ( control_valid_13 ) != 7'b111111x && ( control_valid_13 ) != 7'bx00101x && @(posedge ref_clk_8) ( control_valid_13 ) != 7'bxxxx101  |-> reg_11 == rst_12 && rx_15 == core_14 && core_16 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   5'hc : begin\n     tx_12 = cfg_20\n     fsm_7 = tx_2;\n   end\n   default : begin \n     clk_10 = err_8\n     err_16 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_3) ( data_status_register_status_12 ) == ( 5'hc ) |-> tx_12 == cfg_20 && fsm_7 == tx_2 ; endproperty \n property name; @(posedge clk_signal_3) ( data_status_register_status_12 ) != 5'hc  |-> clk_10 == err_8 && err_16 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "case ( status_control_2 ) \n   6'hf : begin\n     rx_18 = hw_2\n     reg_12 = hw_9;\n   end\n   7'b0x10000 : begin\n     reg_4 <= chip_4\n     rst_7 <= rst_19;\n   end\n   6'b1x1100 : begin\n     chip_17 <= hw_6\n     auth_13 = hw_11;\n   end\n   default : begin \n     clk_5 <= err_20\n     fsm_15 <= cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_11) ( status_control_2 ) == ( 6'hf ) |-> rx_18 == hw_2 && reg_12 == hw_9 ; endproperty \n property name; @(negedge cpu_clock_11) ( status_control_2 ) == ( 7'b0x10000 ) |-> reg_4 == chip_4 && rst_7 == rst_19 ; endproperty \n property name; @(negedge cpu_clock_11) ( status_control_2 ) == ( 6'b1x1100 ) |-> chip_17 == hw_6 && auth_13 == hw_11 ; endproperty \n property name; ( status_control_2 ) != 6'hf && ( status_control_2 ) != 7'b0x10000 && @(negedge cpu_clock_11) ( status_control_2 ) != 6'b1x1100  |-> clk_5 == err_20 && fsm_15 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "case ( control_buffer_10 ) \n   4'h2 : begin\n     hw_12 = clk_8\n     chip_16 <= rx_19\n     sig_19 <= fsm_7;\n   end\n   5'hx : begin\n     err_16 = chip_6\n     rst_1 = sig_6\n     fsm_4 = auth_20;\n   end\n   7'bx011xx0 : begin\n     cfg_18 = core_12\n     rst_16 <= fsm_20\n     data_5 = data_18;\n   end\n   default : begin \n     rst_13 = reg_20\n     rx_17 = rx_18\n     hw_5 <= cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_8) ( control_buffer_10 ) == ( 4'h2 ) |-> hw_12 == clk_8 && chip_16 == rx_19 && sig_19 == fsm_7 ; endproperty \n property name; @(negedge clock_source_8) ( control_buffer_10 ) == ( 5'hx ) |-> err_16 == chip_6 && rst_1 == sig_6 && fsm_4 == auth_20 ; endproperty \n property name; @(negedge clock_source_8) ( control_buffer_10 ) == ( 7'bx011xx0 ) |-> cfg_18 == core_12 && rst_16 == fsm_20 && data_5 == data_18 ; endproperty \n property name; ( control_buffer_10 ) != 4'h2 && ( control_buffer_10 ) != 5'hx && @(negedge clock_source_8) ( control_buffer_10 ) != 7'bx011xx0  |-> rst_13 == reg_20 && rx_17 == rx_18 && hw_5 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_8"
    },
    {
        "Code": "case ( output_control_11 ) \n   7'bxx1x0x1 : begin\n     tx_6 = sig_6\n     cfg_2 = data_13;\n   end\n   6'h14 : begin\n     chip_1 = data_8\n     auth_6 = tx_3;\n   end\n   default : begin \n     rx_9 <= fsm_16\n     rx_12 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( output_control_11 ) == ( 7'bxx1x0x1 ) |-> tx_6 == sig_6 && cfg_2 == data_13 ; endproperty \n property name; @(posedge pll_clk_6) ( output_control_11 ) == ( 6'h14 ) |-> chip_1 == data_8 && auth_6 == tx_3 ; endproperty \n property name; ( output_control_11 ) != 7'bxx1x0x1 && @(posedge pll_clk_6) ( output_control_11 ) != 6'h14  |-> rx_9 == fsm_16 && rx_12 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   7'b1101111 : begin\n     auth_14 = sig_18\n     clk_18 <= clk_5;\n   end\n   default : begin \n     cfg_5 <= rx_9\n     core_2 = auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( busy_signal_16 ) == ( 7'b1101111 ) |-> auth_14 == sig_18 && clk_18 == clk_5 ; endproperty \n property name; @(negedge clk_reset_4) ( busy_signal_16 ) != 7'b1101111  |-> cfg_5 == rx_9 && core_2 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( status_buffer_16 ) \n   4'b0110 : begin\n     fsm_16 <= clk_13\n     err_9 <= core_10\n     fsm_15 <= hw_18;\n   end\n   7'bx00x001 : begin\n     hw_2 <= auth_12\n     clk_11 = sig_1\n     clk_5 <= rx_11;\n   end\n   default : begin \n     clk_4 = core_13\n     err_18 <= rx_15\n     cfg_18 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_3) ( status_buffer_16 ) == ( 4'b0110 ) |-> fsm_16 == clk_13 && err_9 == core_10 && fsm_15 == hw_18 ; endproperty \n property name; @(negedge async_clk_3) ( status_buffer_16 ) == ( 7'bx00x001 ) |-> hw_2 == auth_12 && clk_11 == sig_1 && clk_5 == rx_11 ; endproperty \n property name; ( status_buffer_16 ) != 4'b0110 && @(negedge async_clk_3) ( status_buffer_16 ) != 7'bx00x001  |-> clk_4 == core_13 && err_18 == rx_15 && cfg_18 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "case ( error_flag_9 ) \n   6'b00100x : begin\n     tx_3 <= tx_8\n     chip_3 <= hw_18\n     sig_7 = reg_11;\n   end\n   cfg_1 : begin\n     err_14 = rx_14\n     fsm_13 = data_8\n     core_5 <= tx_14;\n   end\n   6'b1xx0xx : begin\n     auth_10 <= clk_8\n     rx_11 <= sig_6\n     rx_17 = fsm_6;\n   end\n   default : begin \n     fsm_16 <= hw_1\n     sig_16 <= tx_17\n     rst_12 <= err_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_16) ( error_flag_9 ) == ( 6'b00100x ) |-> tx_3 == tx_8 && chip_3 == hw_18 && sig_7 == reg_11 ; endproperty \n property name; @(posedge clk_osc_16) ( error_flag_9 ) == ( cfg_1 ) |-> err_14 == rx_14 && fsm_13 == data_8 && core_5 == tx_14 ; endproperty \n property name; @(posedge clk_osc_16) ( error_flag_9 ) == ( 6'b1xx0xx ) |-> auth_10 == clk_8 && rx_11 == sig_6 && rx_17 == fsm_6 ; endproperty \n property name; ( error_flag_9 ) != 6'b00100x && ( error_flag_9 ) != cfg_1 && @(posedge clk_osc_16) ( error_flag_9 ) != 6'b1xx0xx  |-> fsm_16 == hw_1 && sig_16 == tx_17 && rst_12 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_16"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   6'b0x0xx1 : begin\n     clk_14 <= fsm_1\n     reg_15 = reg_6\n     core_10 <= rx_18;\n   end\n   6'b1x10x0 : begin\n     auth_10 = err_17\n     rx_14 <= err_11\n     clk_2 <= data_15;\n   end\n   default : begin \n     clk_12 = auth_11\n     auth_16 <= chip_9\n     reg_18 <= rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( data_buffer_17 ) == ( 6'b0x0xx1 ) |-> clk_14 == fsm_1 && reg_15 == reg_6 && core_10 == rx_18 ; endproperty \n property name; @(negedge async_clk_6) ( data_buffer_17 ) == ( 6'b1x10x0 ) |-> auth_10 == err_17 && rx_14 == err_11 && clk_2 == data_15 ; endproperty \n property name; ( data_buffer_17 ) != 6'b0x0xx1 && @(negedge async_clk_6) ( data_buffer_17 ) != 6'b1x10x0  |-> clk_12 == auth_11 && auth_16 == chip_9 && reg_18 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( start_address_9 ) \n   5'b00000 : begin\n     fsm_16 <= reg_4\n     chip_13 <= tx_8;\n   end\n   6'b0x1100 : begin\n     fsm_14 = reg_13\n     reg_17 = sig_9;\n   end\n   default : begin \n     hw_1 <= auth_3\n     rx_20 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_2) ( start_address_9 ) == ( 5'b00000 ) |-> fsm_16 == reg_4 && chip_13 == tx_8 ; endproperty \n property name; @(negedge clk_in_2) ( start_address_9 ) == ( 6'b0x1100 ) |-> fsm_14 == reg_13 && reg_17 == sig_9 ; endproperty \n property name; ( start_address_9 ) != 5'b00000 && @(negedge clk_in_2) ( start_address_9 ) != 6'b0x1100  |-> hw_1 == auth_3 && rx_20 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "case ( flag_status_14 ) \n   6'hc : begin\n     sig_13 = tx_1\n     core_18 = rx_6;\n   end\n   7'b00xx10x : begin\n     err_15 = data_6\n     clk_15 <= rst_15;\n   end\n   default : begin \n     sig_16 = hw_7\n     tx_3 = chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_11) ( flag_status_14 ) == ( 6'hc ) |-> sig_13 == tx_1 && core_18 == rx_6 ; endproperty \n property name; @(posedge clk_gen_11) ( flag_status_14 ) == ( 7'b00xx10x ) |-> err_15 == data_6 && clk_15 == rst_15 ; endproperty \n property name; ( flag_status_14 ) != 6'hc && @(posedge clk_gen_11) ( flag_status_14 ) != 7'b00xx10x  |-> sig_16 == hw_7 && tx_3 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "case ( start_signal_9 ) \n   sig_1 : begin\n     clk_8 <= core_9\n     hw_19 <= hw_20;\n   end\n   default : begin \n     core_7 = fsm_10\n     data_12 <= sig_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( start_signal_9 ) == ( sig_1 ) |-> clk_8 == core_9 && hw_19 == hw_20 ; endproperty \n property name; @(posedge clk_osc_15) ( start_signal_9 ) != sig_1  |-> core_7 == fsm_10 && data_12 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( control_word_6 ) \n   7'bx00x000 : begin\n     data_11 <= reg_10\n     err_6 = rx_13;\n   end\n   default : begin \n     data_7 <= reg_5\n     fsm_19 = err_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( control_word_6 ) == ( 7'bx00x000 ) |-> data_11 == reg_10 && err_6 == rx_13 ; endproperty \n property name; @(posedge clk_in_15) ( control_word_6 ) != 7'bx00x000  |-> data_7 == reg_5 && fsm_19 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( error_status_1 ) \n   5'b000xx : begin\n     sig_16 = rx_20\n     data_1 = rst_17;\n   end\n   7'bx01x011 : begin\n     hw_1 = tx_15\n     tx_12 <= fsm_20;\n   end\n   7'bx00100x : begin\n     sig_9 <= hw_14\n     core_16 <= fsm_7;\n   end\n   default : begin \n     err_16 <= rx_5\n     reg_18 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_7) ( error_status_1 ) == ( 5'b000xx ) |-> sig_16 == rx_20 && data_1 == rst_17 ; endproperty \n property name; @(posedge clk_osc_7) ( error_status_1 ) == ( 7'bx01x011 ) |-> hw_1 == tx_15 && tx_12 == fsm_20 ; endproperty \n property name; @(posedge clk_osc_7) ( error_status_1 ) == ( 7'bx00100x ) |-> sig_9 == hw_14 && core_16 == fsm_7 ; endproperty \n property name; ( error_status_1 ) != 5'b000xx && ( error_status_1 ) != 7'bx01x011 && @(posedge clk_osc_7) ( error_status_1 ) != 7'bx00100x  |-> err_16 == rx_5 && reg_18 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_7"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   3'b001 : begin\n     fsm_6 <= reg_16\n     tx_15 = fsm_5\n     sig_7 <= auth_7;\n   end\n   4'bxx01 : begin\n     hw_11 = data_1\n     clk_4 = chip_17\n     sig_20 = core_4;\n   end\n   5'bx110x : begin\n     hw_2 = reg_3\n     data_14 <= rx_7\n     rst_8 = rst_16;\n   end\n   default : begin \n     auth_16 <= hw_5\n     core_7 <= rst_20\n     sig_6 = sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_6) ( status_register_status_1 ) == ( 3'b001 ) |-> fsm_6 == reg_16 && tx_15 == fsm_5 && sig_7 == auth_7 ; endproperty \n property name; @(negedge mem_clock_6) ( status_register_status_1 ) == ( 4'bxx01 ) |-> hw_11 == data_1 && clk_4 == chip_17 && sig_20 == core_4 ; endproperty \n property name; @(negedge mem_clock_6) ( status_register_status_1 ) == ( 5'bx110x ) |-> hw_2 == reg_3 && data_14 == rx_7 && rst_8 == rst_16 ; endproperty \n property name; ( status_register_status_1 ) != 3'b001 && ( status_register_status_1 ) != 4'bxx01 && @(negedge mem_clock_6) ( status_register_status_1 ) != 5'bx110x  |-> auth_16 == hw_5 && core_7 == rst_20 && sig_6 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "case ( control_signal_8 ) \n   7'bx0x0x0x : begin\n     core_6 = clk_3\n     rst_9 <= hw_1;\n   end\n   default : begin \n     auth_2 <= auth_17\n     auth_19 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( control_signal_8 ) == ( 7'bx0x0x0x ) |-> core_6 == clk_3 && rst_9 == hw_1 ; endproperty \n property name; @(negedge clock_source_15) ( control_signal_8 ) != 7'bx0x0x0x  |-> auth_2 == auth_17 && auth_19 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( output_buffer_status_20 ) \n   6'h2 : begin\n     auth_13 = rst_10\n     fsm_20 <= err_8\n     tx_5 <= core_12;\n   end\n   5'bxxxxx : begin\n     err_2 = sig_19\n     err_20 <= tx_14\n     rx_19 <= clk_8;\n   end\n   5'b0x1x1 : begin\n     rx_8 = core_19\n     chip_16 = auth_15\n     core_3 = data_14;\n   end\n   default : begin \n     core_2 <= core_3\n     rst_3 <= rst_7\n     sig_16 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( output_buffer_status_20 ) == ( 6'h2 ) |-> auth_13 == rst_10 && fsm_20 == err_8 && tx_5 == core_12 ; endproperty \n property name; @(negedge async_clk_6) ( output_buffer_status_20 ) == ( 5'bxxxxx ) |-> err_2 == sig_19 && err_20 == tx_14 && rx_19 == clk_8 ; endproperty \n property name; @(negedge async_clk_6) ( output_buffer_status_20 ) == ( 5'b0x1x1 ) |-> rx_8 == core_19 && chip_16 == auth_15 && core_3 == data_14 ; endproperty \n property name; ( output_buffer_status_20 ) != 6'h2 && ( output_buffer_status_20 ) != 5'bxxxxx && @(negedge async_clk_6) ( output_buffer_status_20 ) != 5'b0x1x1  |-> core_2 == core_3 && rst_3 == rst_7 && sig_16 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( command_register_12 ) \n   7'b1x0x1x1 : begin\n     rx_9 <= chip_9\n     hw_9 <= clk_11;\n   end\n   6'b01100x : begin\n     tx_19 = chip_13\n     chip_4 = err_4;\n   end\n   default : begin \n     err_17 = rx_17\n     rst_5 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( command_register_12 ) == ( 7'b1x0x1x1 ) |-> rx_9 == chip_9 && hw_9 == clk_11 ; endproperty \n property name; @(negedge bus_clock_15) ( command_register_12 ) == ( 6'b01100x ) |-> tx_19 == chip_13 && chip_4 == err_4 ; endproperty \n property name; ( command_register_12 ) != 7'b1x0x1x1 && @(negedge bus_clock_15) ( command_register_12 ) != 6'b01100x  |-> err_17 == rx_17 && rst_5 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( instruction_buffer_13 ) \n   6'h23 : begin\n     rx_6 = core_18\n     chip_7 = cfg_2;\n   end\n   default : begin \n     hw_4 <= data_1\n     err_17 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( instruction_buffer_13 ) == ( 6'h23 ) |-> rx_6 == core_18 && chip_7 == cfg_2 ; endproperty \n property name; @(negedge cpu_clock_1) ( instruction_buffer_13 ) != 6'h23  |-> hw_4 == data_1 && err_17 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( input_register_16 ) \n   6'hd : begin\n     auth_5 = cfg_2\n     rx_13 <= rst_12;\n   end\n   default : begin \n     cfg_3 <= core_13\n     err_18 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_10) ( input_register_16 ) == ( 6'hd ) |-> auth_5 == cfg_2 && rx_13 == rst_12 ; endproperty \n property name; @(negedge clk_enable_10) ( input_register_16 ) != 6'hd  |-> cfg_3 == core_13 && err_18 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_10"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   5'b01xx0 : begin\n     chip_10 <= tx_19\n     tx_13 <= sig_17\n     fsm_14 <= sig_16;\n   end\n   default : begin \n     core_15 <= rx_19\n     hw_15 <= clk_7\n     rx_6 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_9) ( data_status_register_4 ) == ( 5'b01xx0 ) |-> chip_10 == tx_19 && tx_13 == sig_17 && fsm_14 == sig_16 ; endproperty \n property name; @(posedge clock_source_9) ( data_status_register_4 ) != 5'b01xx0  |-> core_15 == rx_19 && hw_15 == clk_7 && rx_6 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "case ( control_data_4 ) \n   7'h67 : begin\n     err_13 = reg_9\n     err_1 <= hw_13;\n   end\n   default : begin \n     rst_13 = rx_9\n     tx_9 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_20) ( control_data_4 ) == ( 7'h67 ) |-> err_13 == reg_9 && err_1 == hw_13 ; endproperty \n property name; @(posedge cpu_clock_20) ( control_data_4 ) != 7'h67  |-> rst_13 == rx_9 && tx_9 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "case ( control_valid_19 ) \n   7'h44 : begin\n     tx_12 = fsm_17\n     tx_20 = tx_1\n     tx_5 = rx_20;\n   end\n   default : begin \n     chip_9 = auth_1\n     hw_12 = err_17\n     core_3 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( control_valid_19 ) == ( 7'h44 ) |-> tx_12 == fsm_17 && tx_20 == tx_1 && tx_5 == rx_20 ; endproperty \n property name; @(posedge clk_signal_2) ( control_valid_19 ) != 7'h44  |-> chip_9 == auth_1 && hw_12 == err_17 && core_3 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( input_status_register_7 ) \n   6'bxx1x0x : begin\n     data_4 <= chip_19\n     hw_19 = hw_5;\n   end\n   5'bx1100 : begin\n     clk_18 <= auth_14\n     cfg_7 <= clk_1;\n   end\n   default : begin \n     auth_2 <= hw_1\n     core_19 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( input_status_register_7 ) == ( 6'bxx1x0x ) |-> data_4 == chip_19 && hw_19 == hw_5 ; endproperty \n property name; @(negedge cpu_clock_16) ( input_status_register_7 ) == ( 5'bx1100 ) |-> clk_18 == auth_14 && cfg_7 == clk_1 ; endproperty \n property name; ( input_status_register_7 ) != 6'bxx1x0x && @(negedge cpu_clock_16) ( input_status_register_7 ) != 5'bx1100  |-> auth_2 == hw_1 && core_19 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( output_buffer_7 ) \n   7'h29 : begin\n     cfg_5 = auth_10\n     sig_8 = rst_20;\n   end\n   7'b0xxxxx0 : begin\n     tx_8 = tx_1\n     data_6 = err_14;\n   end\n   4'h7 : begin\n     err_11 <= data_13\n     reg_13 <= hw_12;\n   end\n   default : begin \n     cfg_12 <= tx_4\n     reg_17 <= data_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_2) ( output_buffer_7 ) == ( 7'h29 ) |-> cfg_5 == auth_10 && sig_8 == rst_20 ; endproperty \n property name; @(posedge ref_clk_2) ( output_buffer_7 ) == ( 7'b0xxxxx0 ) |-> tx_8 == tx_1 && data_6 == err_14 ; endproperty \n property name; @(posedge ref_clk_2) ( output_buffer_7 ) == ( 4'h7 ) |-> err_11 == data_13 && reg_13 == hw_12 ; endproperty \n property name; ( output_buffer_7 ) != 7'h29 && ( output_buffer_7 ) != 7'b0xxxxx0 && @(posedge ref_clk_2) ( output_buffer_7 ) != 4'h7  |-> cfg_12 == tx_4 && reg_17 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_2"
    },
    {
        "Code": "case ( operation_code_16 ) \n   7'b00xx0xx : begin\n     err_2 = chip_11\n     sig_9 = chip_4\n     chip_12 <= rx_13;\n   end\n   6'b1xx00x : begin\n     rx_18 = chip_18\n     fsm_2 <= data_19\n     reg_8 = core_20;\n   end\n   6'b0xx101 : begin\n     cfg_19 <= err_10\n     tx_14 = data_16\n     chip_13 = auth_1;\n   end\n   default : begin \n     cfg_2 <= hw_17\n     cfg_16 <= reg_12\n     err_1 <= sig_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_10) ( operation_code_16 ) == ( 7'b00xx0xx ) |-> err_2 == chip_11 && sig_9 == chip_4 && chip_12 == rx_13 ; endproperty \n property name; @(posedge clk_gen_10) ( operation_code_16 ) == ( 6'b1xx00x ) |-> rx_18 == chip_18 && fsm_2 == data_19 && reg_8 == core_20 ; endproperty \n property name; @(posedge clk_gen_10) ( operation_code_16 ) == ( 6'b0xx101 ) |-> cfg_19 == err_10 && tx_14 == data_16 && chip_13 == auth_1 ; endproperty \n property name; ( operation_code_16 ) != 7'b00xx0xx && ( operation_code_16 ) != 6'b1xx00x && @(posedge clk_gen_10) ( operation_code_16 ) != 6'b0xx101  |-> cfg_2 == hw_17 && cfg_16 == reg_12 && err_1 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "case ( data_out_18 ) \n   7'h68 : begin\n     fsm_6 <= rx_13\n     err_16 = reg_15;\n   end\n   7'bx00110x : begin\n     err_5 = chip_2\n     core_8 = sig_10;\n   end\n   7'b0x000x1 : begin\n     fsm_1 = hw_16\n     chip_1 = sig_14;\n   end\n   default : begin \n     err_6 = fsm_12\n     core_17 <= chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_9) ( data_out_18 ) == ( 7'h68 ) |-> fsm_6 == rx_13 && err_16 == reg_15 ; endproperty \n property name; @(negedge clk_signal_9) ( data_out_18 ) == ( 7'bx00110x ) |-> err_5 == chip_2 && core_8 == sig_10 ; endproperty \n property name; @(negedge clk_signal_9) ( data_out_18 ) == ( 7'b0x000x1 ) |-> fsm_1 == hw_16 && chip_1 == sig_14 ; endproperty \n property name; ( data_out_18 ) != 7'h68 && ( data_out_18 ) != 7'bx00110x && @(negedge clk_signal_9) ( data_out_18 ) != 7'b0x000x1  |-> err_6 == fsm_12 && core_17 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   7'h25 : begin\n     clk_18 <= hw_15\n     data_17 = clk_20\n     reg_2 = rx_12;\n   end\n   default : begin \n     core_16 = sig_18\n     cfg_16 <= chip_16\n     hw_12 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( output_status_register_17 ) == ( 7'h25 ) |-> clk_18 == hw_15 && data_17 == clk_20 && reg_2 == rx_12 ; endproperty \n property name; @(negedge ref_clk_1) ( output_status_register_17 ) != 7'h25  |-> core_16 == sig_18 && cfg_16 == chip_16 && hw_12 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( output_control_19 ) \n   6'h34 : begin\n     rx_4 <= hw_16\n     tx_18 = cfg_17;\n   end\n   5'hx : begin\n     rst_3 = cfg_18\n     data_19 <= reg_20;\n   end\n   default : begin \n     rx_5 = hw_9\n     rx_2 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( output_control_19 ) == ( 6'h34 ) |-> rx_4 == hw_16 && tx_18 == cfg_17 ; endproperty \n property name; @(negedge clk_gen_15) ( output_control_19 ) == ( 5'hx ) |-> rst_3 == cfg_18 && data_19 == reg_20 ; endproperty \n property name; ( output_control_19 ) != 6'h34 && @(negedge clk_gen_15) ( output_control_19 ) != 5'hx  |-> rx_5 == hw_9 && rx_2 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( data_status_register_5 ) \n   7'b00xx10x : begin\n     rx_5 = err_18\n     clk_14 = reg_15;\n   end\n   default : begin \n     clk_16 <= tx_11\n     rx_4 <= chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_19) ( data_status_register_5 ) == ( 7'b00xx10x ) |-> rx_5 == err_18 && clk_14 == reg_15 ; endproperty \n property name; @(negedge fast_clk_19) ( data_status_register_5 ) != 7'b00xx10x  |-> clk_16 == tx_11 && rx_4 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "case ( data_out_5 ) \n   7'b001xxxx : begin\n     sig_4 <= tx_11\n     hw_4 = sig_19\n     auth_6 <= clk_2;\n   end\n   5'h8 : begin\n     clk_8 <= sig_1\n     clk_14 = err_16\n     auth_7 <= fsm_13;\n   end\n   7'b11xx001 : begin\n     clk_10 = rx_5\n     reg_14 <= reg_1\n     cfg_8 <= rst_16;\n   end\n   default : begin \n     rst_12 <= auth_11\n     auth_13 = auth_20\n     sig_8 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_14) ( data_out_5 ) == ( 7'b001xxxx ) |-> sig_4 == tx_11 && hw_4 == sig_19 && auth_6 == clk_2 ; endproperty \n property name; @(negedge async_clk_14) ( data_out_5 ) == ( 5'h8 ) |-> clk_8 == sig_1 && clk_14 == err_16 && auth_7 == fsm_13 ; endproperty \n property name; @(negedge async_clk_14) ( data_out_5 ) == ( 7'b11xx001 ) |-> clk_10 == rx_5 && reg_14 == reg_1 && cfg_8 == rst_16 ; endproperty \n property name; ( data_out_5 ) != 7'b001xxxx && ( data_out_5 ) != 5'h8 && @(negedge async_clk_14) ( data_out_5 ) != 7'b11xx001  |-> rst_12 == auth_11 && auth_13 == auth_20 && sig_8 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "case ( data_in_18 ) \n   7'bxx0xxx1 : begin\n     auth_18 = rx_3\n     err_12 = cfg_11;\n   end\n   5'b0001x : begin\n     rst_4 <= cfg_1\n     auth_20 = sig_11;\n   end\n   default : begin \n     data_1 <= rx_4\n     reg_13 = clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_20) ( data_in_18 ) == ( 7'bxx0xxx1 ) |-> auth_18 == rx_3 && err_12 == cfg_11 ; endproperty \n property name; @(posedge clk_signal_20) ( data_in_18 ) == ( 5'b0001x ) |-> rst_4 == cfg_1 && auth_20 == sig_11 ; endproperty \n property name; ( data_in_18 ) != 7'bxx0xxx1 && @(posedge clk_signal_20) ( data_in_18 ) != 5'b0001x  |-> data_1 == rx_4 && reg_13 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "case ( control_flag_15 ) \n   7'h3b : begin\n     hw_14 <= rst_18\n     err_4 = tx_7;\n   end\n   6'bxxx111 : begin\n     data_12 = err_19\n     cfg_14 = sig_10;\n   end\n   default : begin \n     sig_6 = sig_12\n     fsm_11 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_7) ( control_flag_15 ) == ( 7'h3b ) |-> hw_14 == rst_18 && err_4 == tx_7 ; endproperty \n property name; @(posedge clk_enable_7) ( control_flag_15 ) == ( 6'bxxx111 ) |-> data_12 == err_19 && cfg_14 == sig_10 ; endproperty \n property name; ( control_flag_15 ) != 7'h3b && @(posedge clk_enable_7) ( control_flag_15 ) != 6'bxxx111  |-> sig_6 == sig_12 && fsm_11 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "case ( command_status_17 ) \n   7'b101xxx1 : begin\n     sig_14 = hw_2\n     rx_16 = chip_16\n     hw_12 <= rst_20;\n   end\n   default : begin \n     auth_15 <= sig_15\n     hw_13 <= cfg_7\n     chip_4 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( command_status_17 ) == ( 7'b101xxx1 ) |-> sig_14 == hw_2 && rx_16 == chip_16 && hw_12 == rst_20 ; endproperty \n property name; @(negedge core_clock_4) ( command_status_17 ) != 7'b101xxx1  |-> auth_15 == sig_15 && hw_13 == cfg_7 && chip_4 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( data_register_status_4 ) \n   7'b1x11xxx : begin\n     rst_14 <= auth_6\n     tx_12 <= cfg_9;\n   end\n   5'b11x10 : begin\n     auth_7 <= data_20\n     hw_18 = auth_2;\n   end\n   default : begin \n     rx_1 <= auth_20\n     sig_9 <= err_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_2) ( data_register_status_4 ) == ( 7'b1x11xxx ) |-> rst_14 == auth_6 && tx_12 == cfg_9 ; endproperty \n property name; @(posedge main_clk_2) ( data_register_status_4 ) == ( 5'b11x10 ) |-> auth_7 == data_20 && hw_18 == auth_2 ; endproperty \n property name; ( data_register_status_4 ) != 7'b1x11xxx && @(posedge main_clk_2) ( data_register_status_4 ) != 5'b11x10  |-> rx_1 == auth_20 && sig_9 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "case ( operation_code_11 ) \n   7'h40 : begin\n     tx_11 = hw_5\n     auth_9 = data_16;\n   end\n   default : begin \n     data_11 <= core_16\n     auth_14 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( operation_code_11 ) == ( 7'h40 ) |-> tx_11 == hw_5 && auth_9 == data_16 ; endproperty \n property name; @(negedge clk_enable_7) ( operation_code_11 ) != 7'h40  |-> data_11 == core_16 && auth_14 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( control_data_17 ) \n   7'b1010010 : begin\n     hw_12 = auth_8\n     clk_14 = fsm_7\n     auth_4 <= clk_11;\n   end\n   3'bx0x : begin\n     core_8 <= hw_3\n     reg_10 <= auth_11\n     rst_5 = hw_5;\n   end\n   default : begin \n     sig_14 = rx_10\n     err_11 <= fsm_14\n     data_8 = auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( control_data_17 ) == ( 7'b1010010 ) |-> hw_12 == auth_8 && clk_14 == fsm_7 && auth_4 == clk_11 ; endproperty \n property name; @(posedge main_clk_14) ( control_data_17 ) == ( 3'bx0x ) |-> core_8 == hw_3 && reg_10 == auth_11 && rst_5 == hw_5 ; endproperty \n property name; ( control_data_17 ) != 7'b1010010 && @(posedge main_clk_14) ( control_data_17 ) != 3'bx0x  |-> sig_14 == rx_10 && err_11 == fsm_14 && data_8 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( mode_register_17 ) \n   7'h1b : begin\n     chip_14 <= reg_13\n     cfg_11 <= core_13\n     rst_15 <= rst_12;\n   end\n   default : begin \n     auth_5 <= rst_6\n     err_9 = rst_8\n     rst_3 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( mode_register_17 ) == ( 7'h1b ) |-> chip_14 == reg_13 && cfg_11 == core_13 && rst_15 == rst_12 ; endproperty \n property name; @(posedge clk_signal_2) ( mode_register_17 ) != 7'h1b  |-> auth_5 == rst_6 && err_9 == rst_8 && rst_3 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( command_status_6 ) \n   7'b1001x00 : begin\n     reg_19 <= tx_20\n     rst_12 <= clk_5;\n   end\n   default : begin \n     core_16 = chip_17\n     chip_20 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_3) ( command_status_6 ) == ( 7'b1001x00 ) |-> reg_19 == tx_20 && rst_12 == clk_5 ; endproperty \n property name; @(negedge core_clock_3) ( command_status_6 ) != 7'b1001x00  |-> core_16 == chip_17 && chip_20 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'bxxxx0x0 : begin\n     rx_19 <= core_19\n     data_2 = sig_17\n     chip_13 = rx_16;\n   end\n   7'h73 : begin\n     data_17 = data_20\n     reg_17 = clk_12\n     reg_2 <= fsm_15;\n   end\n   7'b10x0110 : begin\n     core_12 = tx_15\n     auth_2 = rst_3\n     chip_11 <= tx_6;\n   end\n   default : begin \n     tx_3 <= reg_14\n     hw_9 <= chip_20\n     clk_3 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( data_status_12 ) == ( 7'bxxxx0x0 ) |-> rx_19 == core_19 && data_2 == sig_17 && chip_13 == rx_16 ; endproperty \n property name; @(negedge ref_clk_18) ( data_status_12 ) == ( 7'h73 ) |-> data_17 == data_20 && reg_17 == clk_12 && reg_2 == fsm_15 ; endproperty \n property name; @(negedge ref_clk_18) ( data_status_12 ) == ( 7'b10x0110 ) |-> core_12 == tx_15 && auth_2 == rst_3 && chip_11 == tx_6 ; endproperty \n property name; ( data_status_12 ) != 7'bxxxx0x0 && ( data_status_12 ) != 7'h73 && @(negedge ref_clk_18) ( data_status_12 ) != 7'b10x0110  |-> tx_3 == reg_14 && hw_9 == chip_20 && clk_3 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( control_word_13 ) \n   6'b0011x1 : begin\n     core_12 = fsm_20\n     err_8 <= auth_19;\n   end\n   7'bx1x1x1x : begin\n     clk_15 = core_9\n     fsm_10 <= cfg_3;\n   end\n   4'bx1x1 : begin\n     err_6 <= data_16\n     err_17 = tx_7;\n   end\n   default : begin \n     fsm_19 = tx_17\n     chip_1 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_15) ( control_word_13 ) == ( 6'b0011x1 ) |-> core_12 == fsm_20 && err_8 == auth_19 ; endproperty \n property name; @(negedge clk_out_15) ( control_word_13 ) == ( 7'bx1x1x1x ) |-> clk_15 == core_9 && fsm_10 == cfg_3 ; endproperty \n property name; @(negedge clk_out_15) ( control_word_13 ) == ( 4'bx1x1 ) |-> err_6 == data_16 && err_17 == tx_7 ; endproperty \n property name; ( control_word_13 ) != 6'b0011x1 && ( control_word_13 ) != 7'bx1x1x1x && @(negedge clk_out_15) ( control_word_13 ) != 4'bx1x1  |-> fsm_19 == tx_17 && chip_1 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "case ( ready_register_18 ) \n   7'b0111001 : begin\n     data_9 <= core_5\n     rst_7 = chip_13;\n   end\n   7'b1xxxxxx : begin\n     err_5 <= clk_18\n     hw_19 <= clk_5;\n   end\n   7'b10011x1 : begin\n     sig_14 <= chip_5\n     auth_11 <= clk_12;\n   end\n   default : begin \n     rst_6 = hw_4\n     tx_10 <= chip_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( ready_register_18 ) == ( 7'b0111001 ) |-> data_9 == core_5 && rst_7 == chip_13 ; endproperty \n property name; @(posedge cpu_clock_15) ( ready_register_18 ) == ( 7'b1xxxxxx ) |-> err_5 == clk_18 && hw_19 == clk_5 ; endproperty \n property name; @(posedge cpu_clock_15) ( ready_register_18 ) == ( 7'b10011x1 ) |-> sig_14 == chip_5 && auth_11 == clk_12 ; endproperty \n property name; ( ready_register_18 ) != 7'b0111001 && ( ready_register_18 ) != 7'b1xxxxxx && @(posedge cpu_clock_15) ( ready_register_18 ) != 7'b10011x1  |-> rst_6 == hw_4 && tx_10 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( start_bit_13 ) \n   tx_16 : begin\n     chip_11 = sig_2\n     core_10 = sig_11;\n   end\n   6'h14 : begin\n     sig_10 <= rx_3\n     rst_11 <= chip_15;\n   end\n   default : begin \n     reg_17 <= fsm_18\n     rx_7 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( start_bit_13 ) == ( tx_16 ) |-> chip_11 == sig_2 && core_10 == sig_11 ; endproperty \n property name; @(negedge clk_gen_9) ( start_bit_13 ) == ( 6'h14 ) |-> sig_10 == rx_3 && rst_11 == chip_15 ; endproperty \n property name; ( start_bit_13 ) != tx_16 && @(negedge clk_gen_9) ( start_bit_13 ) != 6'h14  |-> reg_17 == fsm_18 && rx_7 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( output_control_18 ) \n   6'ha : begin\n     cfg_1 <= rst_15\n     fsm_7 = core_18\n     auth_13 <= sig_8;\n   end\n   6'b1010xx : begin\n     rst_3 = auth_14\n     tx_5 = cfg_4\n     reg_11 <= tx_1;\n   end\n   5'hd : begin\n     rx_10 = core_20\n     err_17 = core_3\n     data_20 = sig_17;\n   end\n   default : begin \n     core_20 = reg_6\n     err_5 <= core_4\n     tx_13 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_15) ( output_control_18 ) == ( 6'ha ) |-> cfg_1 == rst_15 && fsm_7 == core_18 && auth_13 == sig_8 ; endproperty \n property name; @(negedge clk_out_15) ( output_control_18 ) == ( 6'b1010xx ) |-> rst_3 == auth_14 && tx_5 == cfg_4 && reg_11 == tx_1 ; endproperty \n property name; @(negedge clk_out_15) ( output_control_18 ) == ( 5'hd ) |-> rx_10 == core_20 && err_17 == core_3 && data_20 == sig_17 ; endproperty \n property name; ( output_control_18 ) != 6'ha && ( output_control_18 ) != 6'b1010xx && @(negedge clk_out_15) ( output_control_18 ) != 5'hd  |-> core_20 == reg_6 && err_5 == core_4 && tx_13 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "case ( acknowledge_signal_17 ) \n   4'b1110 : begin\n     core_16 = chip_18\n     chip_1 <= tx_6\n     data_15 <= rst_8;\n   end\n   7'h77 : begin\n     reg_20 <= core_10\n     fsm_16 = cfg_5\n     clk_7 <= hw_5;\n   end\n   7'b0100101 : begin\n     hw_15 = reg_4\n     core_17 = sig_15\n     tx_3 = clk_1;\n   end\n   default : begin \n     tx_15 <= cfg_19\n     auth_11 <= err_9\n     data_1 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_6) ( acknowledge_signal_17 ) == ( 4'b1110 ) |-> core_16 == chip_18 && chip_1 == tx_6 && data_15 == rst_8 ; endproperty \n property name; @(posedge clock_div_6) ( acknowledge_signal_17 ) == ( 7'h77 ) |-> reg_20 == core_10 && fsm_16 == cfg_5 && clk_7 == hw_5 ; endproperty \n property name; @(posedge clock_div_6) ( acknowledge_signal_17 ) == ( 7'b0100101 ) |-> hw_15 == reg_4 && core_17 == sig_15 && tx_3 == clk_1 ; endproperty \n property name; ( acknowledge_signal_17 ) != 4'b1110 && ( acknowledge_signal_17 ) != 7'h77 && @(posedge clock_div_6) ( acknowledge_signal_17 ) != 7'b0100101  |-> tx_15 == cfg_19 && auth_11 == err_9 && data_1 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "case ( valid_input_18 ) \n   5'h0 : begin\n     rst_1 = tx_10\n     auth_4 <= hw_1\n     cfg_4 <= hw_6;\n   end\n   7'h71 : begin\n     reg_15 = err_10\n     auth_1 <= hw_17\n     hw_16 = rx_10;\n   end\n   default : begin \n     clk_19 = tx_15\n     sig_1 <= cfg_6\n     data_9 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_16) ( valid_input_18 ) == ( 5'h0 ) |-> rst_1 == tx_10 && auth_4 == hw_1 && cfg_4 == hw_6 ; endproperty \n property name; @(posedge clock_div_16) ( valid_input_18 ) == ( 7'h71 ) |-> reg_15 == err_10 && auth_1 == hw_17 && hw_16 == rx_10 ; endproperty \n property name; ( valid_input_18 ) != 5'h0 && @(posedge clock_div_16) ( valid_input_18 ) != 7'h71  |-> clk_19 == tx_15 && sig_1 == cfg_6 && data_9 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "case ( write_complete_13 ) \n   7'h10 : begin\n     rx_16 = chip_18\n     core_11 <= reg_12\n     err_18 = tx_15;\n   end\n   default : begin \n     hw_11 <= rx_11\n     core_6 <= clk_15\n     tx_2 <= fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_2) ( write_complete_13 ) == ( 7'h10 ) |-> rx_16 == chip_18 && core_11 == reg_12 && err_18 == tx_15 ; endproperty \n property name; @(posedge cpu_clock_2) ( write_complete_13 ) != 7'h10  |-> hw_11 == rx_11 && core_6 == clk_15 && tx_2 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "case ( data_in_16 ) \n   6'hf : begin\n     hw_11 <= fsm_3\n     rst_18 <= clk_7;\n   end\n   5'bx1101 : begin\n     clk_18 <= fsm_12\n     hw_16 = cfg_12;\n   end\n   5'h13 : begin\n     clk_3 <= cfg_7\n     fsm_10 = hw_12;\n   end\n   default : begin \n     reg_15 <= rst_13\n     sig_6 <= reg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_14) ( data_in_16 ) == ( 6'hf ) |-> hw_11 == fsm_3 && rst_18 == clk_7 ; endproperty \n property name; @(posedge sys_clk_14) ( data_in_16 ) == ( 5'bx1101 ) |-> clk_18 == fsm_12 && hw_16 == cfg_12 ; endproperty \n property name; @(posedge sys_clk_14) ( data_in_16 ) == ( 5'h13 ) |-> clk_3 == cfg_7 && fsm_10 == hw_12 ; endproperty \n property name; ( data_in_16 ) != 6'hf && ( data_in_16 ) != 5'bx1101 && @(posedge sys_clk_14) ( data_in_16 ) != 5'h13  |-> reg_15 == rst_13 && sig_6 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "case ( data_control_18 ) \n   5'bx1101 : begin\n     data_1 = rx_3\n     sig_9 <= hw_11\n     auth_3 = clk_20;\n   end\n   default : begin \n     tx_1 <= hw_18\n     clk_1 <= core_7\n     chip_2 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_19) ( data_control_18 ) == ( 5'bx1101 ) |-> data_1 == rx_3 && sig_9 == hw_11 && auth_3 == clk_20 ; endproperty \n property name; @(negedge mem_clock_19) ( data_control_18 ) != 5'bx1101  |-> tx_1 == hw_18 && clk_1 == core_7 && chip_2 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "case ( data_register_2 ) \n   6'b1xx001 : begin\n     cfg_9 = sig_9\n     core_17 = sig_19\n     rst_12 = err_11;\n   end\n   default : begin \n     cfg_2 <= chip_2\n     rx_15 = data_14\n     data_5 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_14) ( data_register_2 ) == ( 6'b1xx001 ) |-> cfg_9 == sig_9 && core_17 == sig_19 && rst_12 == err_11 ; endproperty \n property name; @(negedge pll_clk_14) ( data_register_2 ) != 6'b1xx001  |-> cfg_2 == chip_2 && rx_15 == data_14 && data_5 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   7'bx1x01x0 : begin\n     rst_13 = sig_15\n     reg_13 <= clk_17\n     tx_3 = chip_17;\n   end\n   5'b00x00 : begin\n     rx_6 <= core_13\n     rst_17 <= rx_19\n     rst_3 <= auth_18;\n   end\n   7'b010x1x1 : begin\n     data_19 <= sig_5\n     auth_16 = cfg_9\n     hw_19 <= rx_15;\n   end\n   default : begin \n     clk_7 <= core_12\n     rx_7 <= auth_1\n     err_18 = rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_8) ( data_status_register_status_18 ) == ( 7'bx1x01x0 ) |-> rst_13 == sig_15 && reg_13 == clk_17 && tx_3 == chip_17 ; endproperty \n property name; @(negedge clk_enable_8) ( data_status_register_status_18 ) == ( 5'b00x00 ) |-> rx_6 == core_13 && rst_17 == rx_19 && rst_3 == auth_18 ; endproperty \n property name; @(negedge clk_enable_8) ( data_status_register_status_18 ) == ( 7'b010x1x1 ) |-> data_19 == sig_5 && auth_16 == cfg_9 && hw_19 == rx_15 ; endproperty \n property name; ( data_status_register_status_18 ) != 7'bx1x01x0 && ( data_status_register_status_18 ) != 5'b00x00 && @(negedge clk_enable_8) ( data_status_register_status_18 ) != 7'b010x1x1  |-> clk_7 == core_12 && rx_7 == auth_1 && err_18 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "case ( address_status_12 ) \n   6'b110x10 : begin\n     sig_14 = auth_6\n     hw_19 = err_7\n     clk_16 = hw_9;\n   end\n   default : begin \n     err_17 = hw_15\n     fsm_5 <= data_12\n     tx_3 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_19) ( address_status_12 ) == ( 6'b110x10 ) |-> sig_14 == auth_6 && hw_19 == err_7 && clk_16 == hw_9 ; endproperty \n property name; @(posedge sys_clk_19) ( address_status_12 ) != 6'b110x10  |-> err_17 == hw_15 && fsm_5 == data_12 && tx_3 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_19"
    },
    {
        "Code": "case ( read_enable_2 ) \n   7'bx0xxx0x : begin\n     sig_15 <= rx_17\n     fsm_9 = data_13\n     core_11 <= clk_13;\n   end\n   default : begin \n     chip_18 <= data_15\n     sig_6 <= auth_10\n     cfg_7 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( read_enable_2 ) == ( 7'bx0xxx0x ) |-> sig_15 == rx_17 && fsm_9 == data_13 && core_11 == clk_13 ; endproperty \n property name; @(negedge cpu_clock_4) ( read_enable_2 ) != 7'bx0xxx0x  |-> chip_18 == data_15 && sig_6 == auth_10 && cfg_7 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( interrupt_control_status_20 ) \n   7'bx110x01 : begin\n     rx_9 <= clk_6\n     cfg_9 = cfg_8;\n   end\n   default : begin \n     data_2 <= rx_16\n     chip_19 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( interrupt_control_status_20 ) == ( 7'bx110x01 ) |-> rx_9 == clk_6 && cfg_9 == cfg_8 ; endproperty \n property name; @(negedge async_clk_12) ( interrupt_control_status_20 ) != 7'bx110x01  |-> data_2 == rx_16 && chip_19 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( control_data_7 ) \n   4'h7 : begin\n     reg_12 <= core_13\n     err_16 = rst_8;\n   end\n   6'b100101 : begin\n     data_7 <= chip_19\n     err_2 <= chip_14;\n   end\n   default : begin \n     rst_14 <= reg_17\n     auth_1 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_2) ( control_data_7 ) == ( 4'h7 ) |-> reg_12 == core_13 && err_16 == rst_8 ; endproperty \n property name; @(posedge clk_gen_2) ( control_data_7 ) == ( 6'b100101 ) |-> data_7 == chip_19 && err_2 == chip_14 ; endproperty \n property name; ( control_data_7 ) != 4'h7 && @(posedge clk_gen_2) ( control_data_7 ) != 6'b100101  |-> rst_14 == reg_17 && auth_1 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "case ( instruction_buffer_19 ) \n   4'b0xx1 : begin\n     hw_18 <= rst_7\n     auth_2 <= err_12\n     fsm_3 <= err_19;\n   end\n   6'bx0x010 : begin\n     hw_10 = rst_17\n     clk_17 = err_5\n     hw_16 = tx_19;\n   end\n   default : begin \n     core_20 = hw_4\n     reg_12 <= auth_19\n     clk_20 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( instruction_buffer_19 ) == ( 4'b0xx1 ) |-> hw_18 == rst_7 && auth_2 == err_12 && fsm_3 == err_19 ; endproperty \n property name; @(posedge clock_div_9) ( instruction_buffer_19 ) == ( 6'bx0x010 ) |-> hw_10 == rst_17 && clk_17 == err_5 && hw_16 == tx_19 ; endproperty \n property name; ( instruction_buffer_19 ) != 4'b0xx1 && @(posedge clock_div_9) ( instruction_buffer_19 ) != 6'bx0x010  |-> core_20 == hw_4 && reg_12 == auth_19 && clk_20 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( status_buffer_13 ) \n   7'bx101x0x : begin\n     cfg_15 <= clk_3\n     core_6 = hw_19;\n   end\n   default : begin \n     sig_13 = sig_14\n     rx_8 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( status_buffer_13 ) == ( 7'bx101x0x ) |-> cfg_15 == clk_3 && core_6 == hw_19 ; endproperty \n property name; @(negedge clk_enable_7) ( status_buffer_13 ) != 7'bx101x0x  |-> sig_13 == sig_14 && rx_8 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( data_ready_17 ) \n   7'b0xx1xxx : begin\n     rx_8 <= hw_1\n     rx_15 <= hw_10;\n   end\n   default : begin \n     reg_4 = hw_6\n     fsm_15 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_17) ( data_ready_17 ) == ( 7'b0xx1xxx ) |-> rx_8 == hw_1 && rx_15 == hw_10 ; endproperty \n property name; @(posedge clk_osc_17) ( data_ready_17 ) != 7'b0xx1xxx  |-> reg_4 == hw_6 && fsm_15 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "case ( ready_signal_15 ) \n   4'h4 : begin\n     fsm_5 = clk_9\n     rx_4 <= clk_14;\n   end\n   default : begin \n     fsm_1 = err_9\n     data_4 <= rst_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_10) ( ready_signal_15 ) == ( 4'h4 ) |-> fsm_5 == clk_9 && rx_4 == clk_14 ; endproperty \n property name; @(posedge pll_clk_10) ( ready_signal_15 ) != 4'h4  |-> fsm_1 == err_9 && data_4 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "case ( flag_status_6 ) \n   7'h23 : begin\n     fsm_19 = reg_3\n     cfg_1 <= rst_18\n     hw_11 = rx_12;\n   end\n   default : begin \n     sig_8 <= reg_20\n     rst_14 <= err_19\n     clk_5 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( flag_status_6 ) == ( 7'h23 ) |-> fsm_19 == reg_3 && cfg_1 == rst_18 && hw_11 == rx_12 ; endproperty \n property name; @(posedge clk_in_18) ( flag_status_6 ) != 7'h23  |-> sig_8 == reg_20 && rst_14 == err_19 && clk_5 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( control_data_3 ) \n   6'bx10111 : begin\n     hw_8 = auth_9\n     hw_2 = sig_9;\n   end\n   default : begin \n     hw_12 <= cfg_15\n     err_15 <= fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_17) ( control_data_3 ) == ( 6'bx10111 ) |-> hw_8 == auth_9 && hw_2 == sig_9 ; endproperty \n property name; @(negedge ref_clk_17) ( control_data_3 ) != 6'bx10111  |-> hw_12 == cfg_15 && err_15 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_17"
    },
    {
        "Code": "case ( write_enable_9 ) \n   6'b1x10x0 : begin\n     cfg_20 = auth_4\n     data_20 <= cfg_7;\n   end\n   default : begin \n     auth_1 = auth_5\n     fsm_14 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_15) ( write_enable_9 ) == ( 6'b1x10x0 ) |-> cfg_20 == auth_4 && data_20 == cfg_7 ; endproperty \n property name; @(posedge clock_ctrl_15) ( write_enable_9 ) != 6'b1x10x0  |-> auth_1 == auth_5 && fsm_14 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_15"
    },
    {
        "Code": "case ( control_status_buffer_14 ) \n   6'b110010 : begin\n     err_10 <= data_18\n     auth_10 = data_7\n     cfg_5 = err_17;\n   end\n   7'bx00x1x1 : begin\n     tx_11 = auth_18\n     err_11 = hw_18\n     chip_2 <= reg_4;\n   end\n   6'h1d : begin\n     chip_3 = cfg_4\n     reg_12 = core_12\n     clk_14 <= cfg_19;\n   end\n   default : begin \n     auth_7 <= hw_13\n     chip_8 <= chip_17\n     sig_17 <= sig_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( control_status_buffer_14 ) == ( 6'b110010 ) |-> err_10 == data_18 && auth_10 == data_7 && cfg_5 == err_17 ; endproperty \n property name; @(posedge clk_reset_1) ( control_status_buffer_14 ) == ( 7'bx00x1x1 ) |-> tx_11 == auth_18 && err_11 == hw_18 && chip_2 == reg_4 ; endproperty \n property name; @(posedge clk_reset_1) ( control_status_buffer_14 ) == ( 6'h1d ) |-> chip_3 == cfg_4 && reg_12 == core_12 && clk_14 == cfg_19 ; endproperty \n property name; ( control_status_buffer_14 ) != 6'b110010 && ( control_status_buffer_14 ) != 7'bx00x1x1 && @(posedge clk_reset_1) ( control_status_buffer_14 ) != 6'h1d  |-> auth_7 == hw_13 && chip_8 == chip_17 && sig_17 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( data_buffer_status_6 ) \n   6'bx10101 : begin\n     sig_13 <= clk_12\n     core_2 = chip_6\n     err_17 <= core_8;\n   end\n   default : begin \n     cfg_1 = data_4\n     rst_6 <= auth_14\n     data_20 <= sig_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_6) ( data_buffer_status_6 ) == ( 6'bx10101 ) |-> sig_13 == clk_12 && core_2 == chip_6 && err_17 == core_8 ; endproperty \n property name; @(posedge mem_clock_6) ( data_buffer_status_6 ) != 6'bx10101  |-> cfg_1 == data_4 && rst_6 == auth_14 && data_20 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "case ( ready_register_17 ) \n   6'bxxx1x1 : begin\n     clk_5 <= sig_15\n     fsm_1 = hw_5;\n   end\n   7'b1010010 : begin\n     rst_13 = err_10\n     chip_2 = err_18;\n   end\n   4'b0111 : begin\n     hw_7 = rx_1\n     tx_8 <= auth_20;\n   end\n   default : begin \n     rx_13 <= auth_7\n     sig_16 <= clk_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( ready_register_17 ) == ( 6'bxxx1x1 ) |-> clk_5 == sig_15 && fsm_1 == hw_5 ; endproperty \n property name; @(posedge clock_source_14) ( ready_register_17 ) == ( 7'b1010010 ) |-> rst_13 == err_10 && chip_2 == err_18 ; endproperty \n property name; @(posedge clock_source_14) ( ready_register_17 ) == ( 4'b0111 ) |-> hw_7 == rx_1 && tx_8 == auth_20 ; endproperty \n property name; ( ready_register_17 ) != 6'bxxx1x1 && ( ready_register_17 ) != 7'b1010010 && @(posedge clock_source_14) ( ready_register_17 ) != 4'b0111  |-> rx_13 == auth_7 && sig_16 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   6'bx1xx0x : begin\n     reg_2 <= rst_3\n     err_7 <= fsm_18;\n   end\n   reg_5 : begin\n     clk_18 <= clk_6\n     rx_13 <= cfg_3;\n   end\n   7'h1a : begin\n     data_4 <= data_8\n     auth_8 = hw_7;\n   end\n   default : begin \n     data_8 = chip_20\n     fsm_15 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_15) ( ready_signal_19 ) == ( 6'bx1xx0x ) |-> reg_2 == rst_3 && err_7 == fsm_18 ; endproperty \n property name; @(negedge fast_clk_15) ( ready_signal_19 ) == ( reg_5 ) |-> clk_18 == clk_6 && rx_13 == cfg_3 ; endproperty \n property name; @(negedge fast_clk_15) ( ready_signal_19 ) == ( 7'h1a ) |-> data_4 == data_8 && auth_8 == hw_7 ; endproperty \n property name; ( ready_signal_19 ) != 6'bx1xx0x && ( ready_signal_19 ) != reg_5 && @(negedge fast_clk_15) ( ready_signal_19 ) != 7'h1a  |-> data_8 == chip_20 && fsm_15 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_15"
    },
    {
        "Code": "case ( input_ready_1 ) \n   7'b1011110 : begin\n     auth_13 = tx_10\n     reg_12 = hw_2\n     tx_14 = err_12;\n   end\n   7'bx00x1x1 : begin\n     cfg_2 = err_19\n     rst_10 <= core_6\n     reg_14 = clk_8;\n   end\n   7'b01000xx : begin\n     fsm_15 = sig_19\n     rx_8 = hw_11\n     fsm_16 <= auth_4;\n   end\n   default : begin \n     clk_13 <= chip_7\n     err_18 = reg_11\n     core_2 <= chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_2) ( input_ready_1 ) == ( 7'b1011110 ) |-> auth_13 == tx_10 && reg_12 == hw_2 && tx_14 == err_12 ; endproperty \n property name; @(posedge mem_clock_2) ( input_ready_1 ) == ( 7'bx00x1x1 ) |-> cfg_2 == err_19 && rst_10 == core_6 && reg_14 == clk_8 ; endproperty \n property name; @(posedge mem_clock_2) ( input_ready_1 ) == ( 7'b01000xx ) |-> fsm_15 == sig_19 && rx_8 == hw_11 && fsm_16 == auth_4 ; endproperty \n property name; ( input_ready_1 ) != 7'b1011110 && ( input_ready_1 ) != 7'bx00x1x1 && @(posedge mem_clock_2) ( input_ready_1 ) != 7'b01000xx  |-> clk_13 == chip_7 && err_18 == reg_11 && core_2 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "case ( output_control_18 ) \n   6'bx00100 : begin\n     fsm_9 <= chip_6\n     auth_8 <= core_12;\n   end\n   2'h3 : begin\n     fsm_10 <= clk_5\n     chip_18 <= data_16;\n   end\n   5'b11010 : begin\n     hw_12 <= clk_4\n     cfg_10 = clk_11;\n   end\n   default : begin \n     core_15 <= chip_7\n     cfg_17 = tx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( output_control_18 ) == ( 6'bx00100 ) |-> fsm_9 == chip_6 && auth_8 == core_12 ; endproperty \n property name; @(posedge core_clock_16) ( output_control_18 ) == ( 2'h3 ) |-> fsm_10 == clk_5 && chip_18 == data_16 ; endproperty \n property name; @(posedge core_clock_16) ( output_control_18 ) == ( 5'b11010 ) |-> hw_12 == clk_4 && cfg_10 == clk_11 ; endproperty \n property name; ( output_control_18 ) != 6'bx00100 && ( output_control_18 ) != 2'h3 && @(posedge core_clock_16) ( output_control_18 ) != 5'b11010  |-> core_15 == chip_7 && cfg_17 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( valid_input_16 ) \n   7'b10x011x : begin\n     reg_14 <= data_5\n     err_10 <= err_18\n     chip_5 <= chip_19;\n   end\n   7'b00000x0 : begin\n     hw_19 <= core_15\n     err_2 = tx_19\n     data_4 <= cfg_10;\n   end\n   default : begin \n     tx_4 <= err_10\n     err_9 <= reg_6\n     core_14 <= tx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_17) ( valid_input_16 ) == ( 7'b10x011x ) |-> reg_14 == data_5 && err_10 == err_18 && chip_5 == chip_19 ; endproperty \n property name; @(negedge clk_enable_17) ( valid_input_16 ) == ( 7'b00000x0 ) |-> hw_19 == core_15 && err_2 == tx_19 && data_4 == cfg_10 ; endproperty \n property name; ( valid_input_16 ) != 7'b10x011x && @(negedge clk_enable_17) ( valid_input_16 ) != 7'b00000x0  |-> tx_4 == err_10 && err_9 == reg_6 && core_14 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'b0010100 : begin\n     rst_19 <= cfg_12\n     sig_9 = sig_15;\n   end\n   default : begin \n     rx_9 = core_2\n     core_14 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_10) ( control_flag_register_17 ) == ( 7'b0010100 ) |-> rst_19 == cfg_12 && sig_9 == sig_15 ; endproperty \n property name; @(posedge fast_clk_10) ( control_flag_register_17 ) != 7'b0010100  |-> rx_9 == core_2 && core_14 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "case ( command_register_14 ) \n   6'hxb : begin\n     hw_14 = cfg_11\n     cfg_3 = reg_9;\n   end\n   6'bx10x01 : begin\n     err_6 = chip_18\n     data_18 <= clk_2;\n   end\n   default : begin \n     chip_19 = rx_13\n     fsm_13 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_5) ( command_register_14 ) == ( 6'hxb ) |-> hw_14 == cfg_11 && cfg_3 == reg_9 ; endproperty \n property name; @(posedge clock_div_5) ( command_register_14 ) == ( 6'bx10x01 ) |-> err_6 == chip_18 && data_18 == clk_2 ; endproperty \n property name; ( command_register_14 ) != 6'hxb && @(posedge clock_div_5) ( command_register_14 ) != 6'bx10x01  |-> chip_19 == rx_13 && fsm_13 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "case ( control_output_9 ) \n   2'h0 : begin\n     clk_4 <= cfg_7\n     rx_9 = fsm_14;\n   end\n   default : begin \n     clk_12 <= rx_7\n     sig_8 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_17) ( control_output_9 ) == ( 2'h0 ) |-> clk_4 == cfg_7 && rx_9 == fsm_14 ; endproperty \n property name; @(negedge clk_out_17) ( control_output_9 ) != 2'h0  |-> clk_12 == rx_7 && sig_8 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "case ( acknowledge_signal_6 ) \n   7'b0xxxxx1 : begin\n     err_19 = data_4\n     err_3 = err_4\n     rst_2 = rx_4;\n   end\n   7'b10xx101 : begin\n     err_14 = clk_13\n     rst_8 <= chip_12\n     tx_7 = core_4;\n   end\n   5'b1111x : begin\n     chip_3 = rst_19\n     chip_13 <= tx_19\n     rst_5 = clk_1;\n   end\n   default : begin \n     core_9 = reg_16\n     chip_8 = chip_10\n     sig_19 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_16) ( acknowledge_signal_6 ) == ( 7'b0xxxxx1 ) |-> err_19 == data_4 && err_3 == err_4 && rst_2 == rx_4 ; endproperty \n property name; @(posedge ref_clk_16) ( acknowledge_signal_6 ) == ( 7'b10xx101 ) |-> err_14 == clk_13 && rst_8 == chip_12 && tx_7 == core_4 ; endproperty \n property name; @(posedge ref_clk_16) ( acknowledge_signal_6 ) == ( 5'b1111x ) |-> chip_3 == rst_19 && chip_13 == tx_19 && rst_5 == clk_1 ; endproperty \n property name; ( acknowledge_signal_6 ) != 7'b0xxxxx1 && ( acknowledge_signal_6 ) != 7'b10xx101 && @(posedge ref_clk_16) ( acknowledge_signal_6 ) != 5'b1111x  |-> core_9 == reg_16 && chip_8 == chip_10 && sig_19 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "case ( result_register_8 ) \n   7'b01x1010 : begin\n     sig_1 = chip_14\n     fsm_3 <= cfg_15;\n   end\n   default : begin \n     hw_19 <= data_13\n     hw_8 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_17) ( result_register_8 ) == ( 7'b01x1010 ) |-> sig_1 == chip_14 && fsm_3 == cfg_15 ; endproperty \n property name; @(posedge clk_out_17) ( result_register_8 ) != 7'b01x1010  |-> hw_19 == data_13 && hw_8 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_17"
    },
    {
        "Code": "case ( control_word_19 ) \n   7'h2d : begin\n     chip_15 = err_15\n     rx_5 = reg_15;\n   end\n   6'h25 : begin\n     hw_2 = err_13\n     sig_1 <= hw_5;\n   end\n   default : begin \n     auth_17 = reg_5\n     data_10 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_19) ( control_word_19 ) == ( 7'h2d ) |-> chip_15 == err_15 && rx_5 == reg_15 ; endproperty \n property name; @(posedge sys_clk_19) ( control_word_19 ) == ( 6'h25 ) |-> hw_2 == err_13 && sig_1 == hw_5 ; endproperty \n property name; ( control_word_19 ) != 7'h2d && @(posedge sys_clk_19) ( control_word_19 ) != 6'h25  |-> auth_17 == reg_5 && data_10 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_19"
    },
    {
        "Code": "case ( control_output_10 ) \n   7'b1100110 : begin\n     fsm_18 <= clk_17\n     rx_14 <= chip_4;\n   end\n   7'b1xxxxxx : begin\n     core_15 = sig_13\n     core_19 = chip_5;\n   end\n   default : begin \n     cfg_9 <= data_18\n     hw_1 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( control_output_10 ) == ( 7'b1100110 ) |-> fsm_18 == clk_17 && rx_14 == chip_4 ; endproperty \n property name; @(negedge clock_source_9) ( control_output_10 ) == ( 7'b1xxxxxx ) |-> core_15 == sig_13 && core_19 == chip_5 ; endproperty \n property name; ( control_output_10 ) != 7'b1100110 && @(negedge clock_source_9) ( control_output_10 ) != 7'b1xxxxxx  |-> cfg_9 == data_18 && hw_1 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   7'bxx0x0xx : begin\n     tx_10 = core_17\n     data_20 = hw_15\n     core_19 = rst_7;\n   end\n   7'b101xxx1 : begin\n     rst_9 = rx_2\n     tx_4 = sig_12\n     fsm_15 <= rst_10;\n   end\n   default : begin \n     hw_16 <= tx_13\n     data_17 <= chip_2\n     err_9 <= chip_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_9) ( control_input_status_8 ) == ( 7'bxx0x0xx ) |-> tx_10 == core_17 && data_20 == hw_15 && core_19 == rst_7 ; endproperty \n property name; @(negedge core_clock_9) ( control_input_status_8 ) == ( 7'b101xxx1 ) |-> rst_9 == rx_2 && tx_4 == sig_12 && fsm_15 == rst_10 ; endproperty \n property name; ( control_input_status_8 ) != 7'bxx0x0xx && @(negedge core_clock_9) ( control_input_status_8 ) != 7'b101xxx1  |-> hw_16 == tx_13 && data_17 == chip_2 && err_9 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "case ( status_flag_4 ) \n   6'bx00111 : begin\n     reg_10 = cfg_16\n     clk_3 = tx_18\n     reg_20 = reg_16;\n   end\n   6'b001x10 : begin\n     core_3 = clk_14\n     reg_6 <= err_16\n     fsm_3 <= auth_8;\n   end\n   7'b1x0x1x1 : begin\n     reg_3 = fsm_14\n     auth_9 <= sig_4\n     reg_12 <= fsm_12;\n   end\n   default : begin \n     data_16 <= cfg_3\n     err_6 = chip_18\n     cfg_2 <= tx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( status_flag_4 ) == ( 6'bx00111 ) |-> reg_10 == cfg_16 && clk_3 == tx_18 && reg_20 == reg_16 ; endproperty \n property name; @(posedge clk_osc_2) ( status_flag_4 ) == ( 6'b001x10 ) |-> core_3 == clk_14 && reg_6 == err_16 && fsm_3 == auth_8 ; endproperty \n property name; @(posedge clk_osc_2) ( status_flag_4 ) == ( 7'b1x0x1x1 ) |-> reg_3 == fsm_14 && auth_9 == sig_4 && reg_12 == fsm_12 ; endproperty \n property name; ( status_flag_4 ) != 6'bx00111 && ( status_flag_4 ) != 6'b001x10 && @(posedge clk_osc_2) ( status_flag_4 ) != 7'b1x0x1x1  |-> data_16 == cfg_3 && err_6 == chip_18 && cfg_2 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   7'b1xx111x : begin\n     cfg_17 <= hw_1\n     hw_18 = core_10\n     data_7 <= cfg_5;\n   end\n   default : begin \n     sig_12 <= chip_5\n     data_4 <= rx_4\n     err_20 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_8) ( acknowledge_17 ) == ( 7'b1xx111x ) |-> cfg_17 == hw_1 && hw_18 == core_10 && data_7 == cfg_5 ; endproperty \n property name; @(posedge core_clock_8) ( acknowledge_17 ) != 7'b1xx111x  |-> sig_12 == chip_5 && data_4 == rx_4 && err_20 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'h5b : begin\n     hw_14 = reg_20\n     rx_17 = auth_11\n     clk_18 = cfg_8;\n   end\n   7'b1011100 : begin\n     clk_8 = data_1\n     clk_19 <= clk_3\n     sig_13 = cfg_9;\n   end\n   default : begin \n     data_16 <= cfg_7\n     auth_14 <= data_13\n     core_20 = rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( data_status_12 ) == ( 7'h5b ) |-> hw_14 == reg_20 && rx_17 == auth_11 && clk_18 == cfg_8 ; endproperty \n property name; @(posedge clk_gen_16) ( data_status_12 ) == ( 7'b1011100 ) |-> clk_8 == data_1 && clk_19 == clk_3 && sig_13 == cfg_9 ; endproperty \n property name; ( data_status_12 ) != 7'h5b && @(posedge clk_gen_16) ( data_status_12 ) != 7'b1011100  |-> data_16 == cfg_7 && auth_14 == data_13 && core_20 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( control_flag_5 ) \n   7'h4c : begin\n     reg_4 = core_5\n     rx_13 <= err_15;\n   end\n   default : begin \n     fsm_9 <= cfg_13\n     data_15 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_11) ( control_flag_5 ) == ( 7'h4c ) |-> reg_4 == core_5 && rx_13 == err_15 ; endproperty \n property name; @(negedge clk_osc_11) ( control_flag_5 ) != 7'h4c  |-> fsm_9 == cfg_13 && data_15 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "case ( interrupt_request_11 ) \n   2'bx1 : begin\n     rst_20 = cfg_2\n     reg_17 = fsm_18\n     clk_13 = rst_6;\n   end\n   default : begin \n     rx_5 <= tx_12\n     hw_20 = chip_7\n     sig_4 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_3) ( interrupt_request_11 ) == ( 2'bx1 ) |-> rst_20 == cfg_2 && reg_17 == fsm_18 && clk_13 == rst_6 ; endproperty \n property name; @(negedge clk_osc_3) ( interrupt_request_11 ) != 2'bx1  |-> rx_5 == tx_12 && hw_20 == chip_7 && sig_4 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "case ( start_address_18 ) \n   7'bx00x001 : begin\n     data_12 <= err_13\n     sig_14 = chip_2;\n   end\n   tx_2 : begin\n     rx_15 = err_7\n     fsm_3 = sig_9;\n   end\n   default : begin \n     core_5 = chip_3\n     hw_9 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_10) ( start_address_18 ) == ( 7'bx00x001 ) |-> data_12 == err_13 && sig_14 == chip_2 ; endproperty \n property name; @(negedge clk_enable_10) ( start_address_18 ) == ( tx_2 ) |-> rx_15 == err_7 && fsm_3 == sig_9 ; endproperty \n property name; ( start_address_18 ) != 7'bx00x001 && @(negedge clk_enable_10) ( start_address_18 ) != tx_2  |-> core_5 == chip_3 && hw_9 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_10"
    },
    {
        "Code": "case ( interrupt_control_13 ) \n   7'h1e : begin\n     err_11 = clk_5\n     rx_5 <= err_8\n     sig_9 <= reg_4;\n   end\n   7'b011x1x1 : begin\n     auth_8 = cfg_4\n     sig_16 <= hw_6\n     data_16 <= core_3;\n   end\n   default : begin \n     rst_2 <= tx_1\n     hw_2 = auth_7\n     auth_16 = sig_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_20) ( interrupt_control_13 ) == ( 7'h1e ) |-> err_11 == clk_5 && rx_5 == err_8 && sig_9 == reg_4 ; endproperty \n property name; @(negedge async_clk_20) ( interrupt_control_13 ) == ( 7'b011x1x1 ) |-> auth_8 == cfg_4 && sig_16 == hw_6 && data_16 == core_3 ; endproperty \n property name; ( interrupt_control_13 ) != 7'h1e && @(negedge async_clk_20) ( interrupt_control_13 ) != 7'b011x1x1  |-> rst_2 == tx_1 && hw_2 == auth_7 && auth_16 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "case ( address_register_10 ) \n   7'bxx00xxx : begin\n     data_16 = rx_15\n     chip_16 = rst_15;\n   end\n   6'h9 : begin\n     clk_6 = hw_8\n     rst_2 <= tx_12;\n   end\n   default : begin \n     tx_14 = rst_12\n     tx_17 <= err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( address_register_10 ) == ( 7'bxx00xxx ) |-> data_16 == rx_15 && chip_16 == rst_15 ; endproperty \n property name; @(negedge clk_signal_8) ( address_register_10 ) == ( 6'h9 ) |-> clk_6 == hw_8 && rst_2 == tx_12 ; endproperty \n property name; ( address_register_10 ) != 7'bxx00xxx && @(negedge clk_signal_8) ( address_register_10 ) != 6'h9  |-> tx_14 == rst_12 && tx_17 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( address_status_18 ) \n   5'b11xx1 : begin\n     data_15 = sig_13\n     clk_18 = reg_2\n     tx_13 = core_3;\n   end\n   default : begin \n     auth_8 <= fsm_4\n     tx_10 <= fsm_9\n     sig_19 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( address_status_18 ) == ( 5'b11xx1 ) |-> data_15 == sig_13 && clk_18 == reg_2 && tx_13 == core_3 ; endproperty \n property name; @(negedge clk_out_1) ( address_status_18 ) != 5'b11xx1  |-> auth_8 == fsm_4 && tx_10 == fsm_9 && sig_19 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( data_buffer_status_18 ) \n   auth : begin\n     err_20 = sig_7\n     reg_18 <= sig_20\n     core_18 = chip_20;\n   end\n   4'h2 : begin\n     fsm_5 = reg_9\n     auth_17 <= err_4\n     reg_4 = hw_7;\n   end\n   7'bx0x1x11 : begin\n     sig_3 <= clk_14\n     rst_2 <= reg_11\n     core_5 <= cfg_3;\n   end\n   default : begin \n     clk_15 = err_2\n     hw_15 <= rx_20\n     fsm_18 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( data_buffer_status_18 ) == ( auth ) |-> err_20 == sig_7 && reg_18 == sig_20 && core_18 == chip_20 ; endproperty \n property name; @(negedge pll_clk_2) ( data_buffer_status_18 ) == ( 4'h2 ) |-> fsm_5 == reg_9 && auth_17 == err_4 && reg_4 == hw_7 ; endproperty \n property name; @(negedge pll_clk_2) ( data_buffer_status_18 ) == ( 7'bx0x1x11 ) |-> sig_3 == clk_14 && rst_2 == reg_11 && core_5 == cfg_3 ; endproperty \n property name; ( data_buffer_status_18 ) != auth && ( data_buffer_status_18 ) != 4'h2 && @(negedge pll_clk_2) ( data_buffer_status_18 ) != 7'bx0x1x11  |-> clk_15 == err_2 && hw_15 == rx_20 && fsm_18 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( start_signal_2 ) \n   6'b1x110x : begin\n     rx_15 <= tx_7\n     hw_3 <= core_8\n     clk_17 <= rst_4;\n   end\n   7'b1xx1xxx : begin\n     cfg_4 <= core_13\n     clk_2 = hw_8\n     cfg_16 = data_3;\n   end\n   default : begin \n     cfg_12 <= rx_2\n     reg_4 = auth_20\n     hw_4 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_8) ( start_signal_2 ) == ( 6'b1x110x ) |-> rx_15 == tx_7 && hw_3 == core_8 && clk_17 == rst_4 ; endproperty \n property name; @(posedge clk_signal_8) ( start_signal_2 ) == ( 7'b1xx1xxx ) |-> cfg_4 == core_13 && clk_2 == hw_8 && cfg_16 == data_3 ; endproperty \n property name; ( start_signal_2 ) != 6'b1x110x && @(posedge clk_signal_8) ( start_signal_2 ) != 7'b1xx1xxx  |-> cfg_12 == rx_2 && reg_4 == auth_20 && hw_4 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "case ( output_control_12 ) \n   7'h1a : begin\n     hw_18 <= err_4\n     reg_9 <= tx_9\n     hw_3 <= chip_4;\n   end\n   7'h15 : begin\n     err_16 = auth_16\n     data_2 = chip_10\n     rst_14 = rx_17;\n   end\n   6'b111xx0 : begin\n     chip_15 = data_19\n     sig_19 <= err_20\n     tx_4 <= reg_13;\n   end\n   default : begin \n     fsm_12 <= tx_17\n     err_17 = tx_4\n     reg_6 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_7) ( output_control_12 ) == ( 7'h1a ) |-> hw_18 == err_4 && reg_9 == tx_9 && hw_3 == chip_4 ; endproperty \n property name; @(negedge clock_source_7) ( output_control_12 ) == ( 7'h15 ) |-> err_16 == auth_16 && data_2 == chip_10 && rst_14 == rx_17 ; endproperty \n property name; @(negedge clock_source_7) ( output_control_12 ) == ( 6'b111xx0 ) |-> chip_15 == data_19 && sig_19 == err_20 && tx_4 == reg_13 ; endproperty \n property name; ( output_control_12 ) != 7'h1a && ( output_control_12 ) != 7'h15 && @(negedge clock_source_7) ( output_control_12 ) != 6'b111xx0  |-> fsm_12 == tx_17 && err_17 == tx_4 && reg_6 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "case ( control_signal_15 ) \n   5'b00001 : begin\n     err_20 = rst_16\n     auth_19 = chip_9;\n   end\n   default : begin \n     hw_10 <= err_19\n     rx_8 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( control_signal_15 ) == ( 5'b00001 ) |-> err_20 == rst_16 && auth_19 == chip_9 ; endproperty \n property name; @(negedge pll_clk_2) ( control_signal_15 ) != 5'b00001  |-> hw_10 == err_19 && rx_8 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( read_enable_11 ) \n   6'bxx1x0x : begin\n     auth_6 = cfg_5\n     core_6 <= sig_8\n     err_6 = rx_20;\n   end\n   5'b11110 : begin\n     rx_2 = rx_10\n     hw_15 <= tx_6\n     hw_20 = fsm_20;\n   end\n   default : begin \n     tx_1 <= chip_10\n     hw_16 = core_17\n     cfg_4 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_4) ( read_enable_11 ) == ( 6'bxx1x0x ) |-> auth_6 == cfg_5 && core_6 == sig_8 && err_6 == rx_20 ; endproperty \n property name; @(negedge clock_div_4) ( read_enable_11 ) == ( 5'b11110 ) |-> rx_2 == rx_10 && hw_15 == tx_6 && hw_20 == fsm_20 ; endproperty \n property name; ( read_enable_11 ) != 6'bxx1x0x && @(negedge clock_div_4) ( read_enable_11 ) != 5'b11110  |-> tx_1 == chip_10 && hw_16 == core_17 && cfg_4 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "case ( command_word_13 ) \n   5'b00x01 : begin\n     cfg_19 = data_16\n     core_20 <= cfg_12;\n   end\n   default : begin \n     tx_8 = rst_20\n     hw_7 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( command_word_13 ) == ( 5'b00x01 ) |-> cfg_19 == data_16 && core_20 == cfg_12 ; endproperty \n property name; @(posedge clk_out_3) ( command_word_13 ) != 5'b00x01  |-> tx_8 == rst_20 && hw_7 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( instruction_16 ) \n   6'b011001 : begin\n     cfg_11 = reg_4\n     rx_19 <= err_19\n     data_17 = core_5;\n   end\n   7'bx000100 : begin\n     chip_1 = err_5\n     err_17 = hw_9\n     clk_6 = chip_2;\n   end\n   default : begin \n     sig_11 = core_4\n     clk_3 = rst_6\n     tx_17 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( instruction_16 ) == ( 6'b011001 ) |-> cfg_11 == reg_4 && rx_19 == err_19 && data_17 == core_5 ; endproperty \n property name; @(posedge clk_signal_12) ( instruction_16 ) == ( 7'bx000100 ) |-> chip_1 == err_5 && err_17 == hw_9 && clk_6 == chip_2 ; endproperty \n property name; ( instruction_16 ) != 6'b011001 && @(posedge clk_signal_12) ( instruction_16 ) != 7'bx000100  |-> sig_11 == core_4 && clk_3 == rst_6 && tx_17 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( input_buffer_18 ) \n   6'b001110 : begin\n     tx_15 = rx_1\n     cfg_5 = auth_20;\n   end\n   7'b10xxx0x : begin\n     clk_7 = chip_7\n     hw_5 <= reg_19;\n   end\n   default : begin \n     core_19 = data_1\n     core_10 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_18) ( input_buffer_18 ) == ( 6'b001110 ) |-> tx_15 == rx_1 && cfg_5 == auth_20 ; endproperty \n property name; @(negedge clk_out_18) ( input_buffer_18 ) == ( 7'b10xxx0x ) |-> clk_7 == chip_7 && hw_5 == reg_19 ; endproperty \n property name; ( input_buffer_18 ) != 6'b001110 && @(negedge clk_out_18) ( input_buffer_18 ) != 7'b10xxx0x  |-> core_19 == data_1 && core_10 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "case ( address_status_8 ) \n   6'bxxxx1x : begin\n     tx_17 <= clk_8\n     rx_6 = data_4;\n   end\n   7'b1101xx0 : begin\n     tx_20 = reg_19\n     auth_7 <= rx_12;\n   end\n   default : begin \n     data_14 <= err_19\n     core_15 <= fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_18) ( address_status_8 ) == ( 6'bxxxx1x ) |-> tx_17 == clk_8 && rx_6 == data_4 ; endproperty \n property name; @(negedge clk_osc_18) ( address_status_8 ) == ( 7'b1101xx0 ) |-> tx_20 == reg_19 && auth_7 == rx_12 ; endproperty \n property name; ( address_status_8 ) != 6'bxxxx1x && @(negedge clk_osc_18) ( address_status_8 ) != 7'b1101xx0  |-> data_14 == err_19 && core_15 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "case ( control_flag_register_3 ) \n   clk_3 : begin\n     cfg_11 <= hw_5\n     sig_6 <= rst_8;\n   end\n   7'h41 : begin\n     core_9 <= chip_1\n     rst_1 = err_4;\n   end\n   7'h57 : begin\n     tx_14 <= rx_2\n     data_1 = rst_4;\n   end\n   default : begin \n     err_10 <= rx_16\n     core_14 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_3) ( control_flag_register_3 ) == ( clk_3 ) |-> cfg_11 == hw_5 && sig_6 == rst_8 ; endproperty \n property name; @(posedge pll_clk_3) ( control_flag_register_3 ) == ( 7'h41 ) |-> core_9 == chip_1 && rst_1 == err_4 ; endproperty \n property name; @(posedge pll_clk_3) ( control_flag_register_3 ) == ( 7'h57 ) |-> tx_14 == rx_2 && data_1 == rst_4 ; endproperty \n property name; ( control_flag_register_3 ) != clk_3 && ( control_flag_register_3 ) != 7'h41 && @(posedge pll_clk_3) ( control_flag_register_3 ) != 7'h57  |-> err_10 == rx_16 && core_14 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_3"
    },
    {
        "Code": "case ( ready_register_8 ) \n   4'b1x11 : begin\n     auth_11 = cfg_17\n     auth_5 <= chip_1;\n   end\n   default : begin \n     chip_5 <= clk_10\n     auth_1 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( ready_register_8 ) == ( 4'b1x11 ) |-> auth_11 == cfg_17 && auth_5 == chip_1 ; endproperty \n property name; @(posedge core_clock_3) ( ready_register_8 ) != 4'b1x11  |-> chip_5 == clk_10 && auth_1 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( data_buffer_status_4 ) \n   7'b01x1010 : begin\n     clk_3 <= data_8\n     rst_19 = data_14;\n   end\n   default : begin \n     rst_14 <= rst_8\n     tx_6 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_12) ( data_buffer_status_4 ) == ( 7'b01x1010 ) |-> clk_3 == data_8 && rst_19 == data_14 ; endproperty \n property name; @(negedge clk_in_12) ( data_buffer_status_4 ) != 7'b01x1010  |-> rst_14 == rst_8 && tx_6 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   7'bx1x0x00 : begin\n     cfg_18 = cfg_3\n     auth_1 = cfg_6\n     tx_11 <= sig_10;\n   end\n   default : begin \n     sig_4 <= data_9\n     err_18 = core_9\n     tx_5 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_2) ( instruction_register_11 ) == ( 7'bx1x0x00 ) |-> cfg_18 == cfg_3 && auth_1 == cfg_6 && tx_11 == sig_10 ; endproperty \n property name; @(negedge async_clk_2) ( instruction_register_11 ) != 7'bx1x0x00  |-> sig_4 == data_9 && err_18 == core_9 && tx_5 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "case ( input_ready_8 ) \n   7'bxxx1x0x : begin\n     rx_12 = err_12\n     sig_18 <= chip_12\n     cfg_13 <= rst_13;\n   end\n   6'bxx0100 : begin\n     auth_20 = data_3\n     fsm_6 <= rst_1\n     hw_15 <= reg_12;\n   end\n   default : begin \n     rst_1 <= rst_2\n     auth_13 <= cfg_16\n     auth_1 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( input_ready_8 ) == ( 7'bxxx1x0x ) |-> rx_12 == err_12 && sig_18 == chip_12 && cfg_13 == rst_13 ; endproperty \n property name; @(negedge clock_ctrl_17) ( input_ready_8 ) == ( 6'bxx0100 ) |-> auth_20 == data_3 && fsm_6 == rst_1 && hw_15 == reg_12 ; endproperty \n property name; ( input_ready_8 ) != 7'bxxx1x0x && @(negedge clock_ctrl_17) ( input_ready_8 ) != 6'bxx0100  |-> rst_1 == rst_2 && auth_13 == cfg_16 && auth_1 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( flag_control_4 ) \n   7'bx100100 : begin\n     hw_14 <= reg_5\n     reg_18 = fsm_2\n     rx_4 <= rst_4;\n   end\n   default : begin \n     tx_14 = tx_14\n     rst_5 = chip_13\n     chip_7 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_7) ( flag_control_4 ) == ( 7'bx100100 ) |-> hw_14 == reg_5 && reg_18 == fsm_2 && rx_4 == rst_4 ; endproperty \n property name; @(posedge fast_clk_7) ( flag_control_4 ) != 7'bx100100  |-> tx_14 == tx_14 && rst_5 == chip_13 && chip_7 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_7"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   5'h13 : begin\n     hw_8 = reg_11\n     reg_17 = rx_13\n     data_20 <= rx_18;\n   end\n   7'bxxxx0x0 : begin\n     rx_14 = clk_19\n     hw_15 = data_19\n     fsm_10 <= sig_19;\n   end\n   default : begin \n     data_15 <= hw_15\n     clk_17 = hw_15\n     clk_9 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_13) ( output_buffer_status_7 ) == ( 5'h13 ) |-> hw_8 == reg_11 && reg_17 == rx_13 && data_20 == rx_18 ; endproperty \n property name; @(negedge main_clk_13) ( output_buffer_status_7 ) == ( 7'bxxxx0x0 ) |-> rx_14 == clk_19 && hw_15 == data_19 && fsm_10 == sig_19 ; endproperty \n property name; ( output_buffer_status_7 ) != 5'h13 && @(negedge main_clk_13) ( output_buffer_status_7 ) != 7'bxxxx0x0  |-> data_15 == hw_15 && clk_17 == hw_15 && clk_9 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_13"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   6'bx0x110 : begin\n     auth_2 = clk_4\n     auth_4 = fsm_3\n     err_2 <= chip_2;\n   end\n   7'bxx0xx1x : begin\n     data_12 <= sig_11\n     clk_10 = reg_2\n     clk_6 <= tx_9;\n   end\n   default : begin \n     fsm_5 <= fsm_6\n     rx_6 <= rst_15\n     chip_11 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_1) ( data_buffer_status_5 ) == ( 6'bx0x110 ) |-> auth_2 == clk_4 && auth_4 == fsm_3 && err_2 == chip_2 ; endproperty \n property name; @(negedge async_clk_1) ( data_buffer_status_5 ) == ( 7'bxx0xx1x ) |-> data_12 == sig_11 && clk_10 == reg_2 && clk_6 == tx_9 ; endproperty \n property name; ( data_buffer_status_5 ) != 6'bx0x110 && @(negedge async_clk_1) ( data_buffer_status_5 ) != 7'bxx0xx1x  |-> fsm_5 == fsm_6 && rx_6 == rst_15 && chip_11 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "case ( input_register_16 ) \n   7'bxx0xx0x : begin\n     clk_10 = clk_3\n     err_19 = rx_20;\n   end\n   default : begin \n     rx_3 <= rx_13\n     clk_7 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_17) ( input_register_16 ) == ( 7'bxx0xx0x ) |-> clk_10 == clk_3 && err_19 == rx_20 ; endproperty \n property name; @(posedge clock_source_17) ( input_register_16 ) != 7'bxx0xx0x  |-> rx_3 == rx_13 && clk_7 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_17"
    },
    {
        "Code": "case ( data_ready_6 ) \n   6'bx101x0 : begin\n     auth_14 = reg_8\n     fsm_13 <= rst_6;\n   end\n   6'b011001 : begin\n     clk_12 = rx_16\n     data_4 = auth_17;\n   end\n   default : begin \n     sig_13 = err_18\n     auth_10 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( data_ready_6 ) == ( 6'bx101x0 ) |-> auth_14 == reg_8 && fsm_13 == rst_6 ; endproperty \n property name; @(posedge clk_out_4) ( data_ready_6 ) == ( 6'b011001 ) |-> clk_12 == rx_16 && data_4 == auth_17 ; endproperty \n property name; ( data_ready_6 ) != 6'bx101x0 && @(posedge clk_out_4) ( data_ready_6 ) != 6'b011001  |-> sig_13 == err_18 && auth_10 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( operation_code_6 ) \n   7'b1011100 : begin\n     chip_13 = data_11\n     rst_5 <= sig_19\n     err_16 = cfg_12;\n   end\n   7'b1010111 : begin\n     cfg_5 <= rst_3\n     rst_7 <= hw_8\n     err_7 = hw_14;\n   end\n   default : begin \n     hw_13 = reg_19\n     fsm_4 <= auth_5\n     rst_18 = auth_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_2) ( operation_code_6 ) == ( 7'b1011100 ) |-> chip_13 == data_11 && rst_5 == sig_19 && err_16 == cfg_12 ; endproperty \n property name; @(negedge clk_osc_2) ( operation_code_6 ) == ( 7'b1010111 ) |-> cfg_5 == rst_3 && rst_7 == hw_8 && err_7 == hw_14 ; endproperty \n property name; ( operation_code_6 ) != 7'b1011100 && @(negedge clk_osc_2) ( operation_code_6 ) != 7'b1010111  |-> hw_13 == reg_19 && fsm_4 == auth_5 && rst_18 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "case ( output_data_16 ) \n   7'bx011111 : begin\n     reg_4 <= data_7\n     auth_10 = tx_5\n     core_9 <= hw_3;\n   end\n   default : begin \n     tx_17 = tx_10\n     cfg_9 <= tx_20\n     rx_15 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_16) ( output_data_16 ) == ( 7'bx011111 ) |-> reg_4 == data_7 && auth_10 == tx_5 && core_9 == hw_3 ; endproperty \n property name; @(negedge clock_div_16) ( output_data_16 ) != 7'bx011111  |-> tx_17 == tx_10 && cfg_9 == tx_20 && rx_15 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "case ( control_register_status_20 ) \n   5'b0xx00 : begin\n     clk_13 = reg_14\n     sig_8 = rst_11\n     hw_11 = reg_1;\n   end\n   default : begin \n     hw_8 <= cfg_2\n     cfg_4 = hw_13\n     clk_12 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( control_register_status_20 ) == ( 5'b0xx00 ) |-> clk_13 == reg_14 && sig_8 == rst_11 && hw_11 == reg_1 ; endproperty \n property name; @(posedge clk_reset_3) ( control_register_status_20 ) != 5'b0xx00  |-> hw_8 == cfg_2 && cfg_4 == hw_13 && clk_12 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( control_output_20 ) \n   7'bx11xx01 : begin\n     rst_11 = sig_14\n     rst_2 = fsm_6;\n   end\n   7'h59 : begin\n     chip_10 = reg_16\n     clk_5 = sig_20;\n   end\n   default : begin \n     data_17 = hw_6\n     fsm_4 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( control_output_20 ) == ( 7'bx11xx01 ) |-> rst_11 == sig_14 && rst_2 == fsm_6 ; endproperty \n property name; @(negedge clk_out_20) ( control_output_20 ) == ( 7'h59 ) |-> chip_10 == reg_16 && clk_5 == sig_20 ; endproperty \n property name; ( control_output_20 ) != 7'bx11xx01 && @(negedge clk_out_20) ( control_output_20 ) != 7'h59  |-> data_17 == hw_6 && fsm_4 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( end_address_7 ) \n   7'b1x1111x : begin\n     cfg_13 = clk_9\n     cfg_18 = rst_6\n     err_4 = clk_13;\n   end\n   6'bxx00x0 : begin\n     sig_9 <= cfg_14\n     reg_14 <= hw_8\n     sig_5 <= chip_20;\n   end\n   7'h23 : begin\n     reg_15 <= reg_5\n     cfg_10 <= clk_10\n     cfg_17 <= fsm_11;\n   end\n   default : begin \n     hw_12 = hw_19\n     chip_4 <= hw_5\n     chip_14 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( end_address_7 ) == ( 7'b1x1111x ) |-> cfg_13 == clk_9 && cfg_18 == rst_6 && err_4 == clk_13 ; endproperty \n property name; @(negedge mem_clock_10) ( end_address_7 ) == ( 6'bxx00x0 ) |-> sig_9 == cfg_14 && reg_14 == hw_8 && sig_5 == chip_20 ; endproperty \n property name; @(negedge mem_clock_10) ( end_address_7 ) == ( 7'h23 ) |-> reg_15 == reg_5 && cfg_10 == clk_10 && cfg_17 == fsm_11 ; endproperty \n property name; ( end_address_7 ) != 7'b1x1111x && ( end_address_7 ) != 6'bxx00x0 && @(negedge mem_clock_10) ( end_address_7 ) != 7'h23  |-> hw_12 == hw_19 && chip_4 == hw_5 && chip_14 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( output_register_18 ) \n   7'bxx0x1x0 : begin\n     err_14 <= chip_4\n     sig_8 = tx_7;\n   end\n   default : begin \n     tx_6 <= data_14\n     fsm_18 <= core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_8) ( output_register_18 ) == ( 7'bxx0x1x0 ) |-> err_14 == chip_4 && sig_8 == tx_7 ; endproperty \n property name; @(posedge clk_enable_8) ( output_register_18 ) != 7'bxx0x1x0  |-> tx_6 == data_14 && fsm_18 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_8"
    },
    {
        "Code": "case ( status_register_11 ) \n   4'b011x : begin\n     rst_15 <= tx_4\n     fsm_11 = auth_6\n     rx_9 = core_18;\n   end\n   7'bxx0x100 : begin\n     cfg_20 <= rx_12\n     clk_10 <= rx_2\n     data_12 = auth_14;\n   end\n   7'b11xx101 : begin\n     auth_4 = hw_10\n     fsm_17 = auth_15\n     fsm_8 <= cfg_11;\n   end\n   default : begin \n     err_10 = core_20\n     data_14 = auth_8\n     data_19 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_17) ( status_register_11 ) == ( 4'b011x ) |-> rst_15 == tx_4 && fsm_11 == auth_6 && rx_9 == core_18 ; endproperty \n property name; @(negedge clk_enable_17) ( status_register_11 ) == ( 7'bxx0x100 ) |-> cfg_20 == rx_12 && clk_10 == rx_2 && data_12 == auth_14 ; endproperty \n property name; @(negedge clk_enable_17) ( status_register_11 ) == ( 7'b11xx101 ) |-> auth_4 == hw_10 && fsm_17 == auth_15 && fsm_8 == cfg_11 ; endproperty \n property name; ( status_register_11 ) != 4'b011x && ( status_register_11 ) != 7'bxx0x100 && @(negedge clk_enable_17) ( status_register_11 ) != 7'b11xx101  |-> err_10 == core_20 && data_14 == auth_8 && data_19 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "case ( output_control_17 ) \n   7'b10x10xx : begin\n     core_7 = data_10\n     sig_8 = auth_16\n     cfg_9 = hw_3;\n   end\n   7'b1xxxx0x : begin\n     reg_2 <= hw_19\n     reg_18 = cfg_16\n     data_13 <= reg_12;\n   end\n   6'hc : begin\n     rst_16 = core_9\n     err_8 = hw_1\n     fsm_20 <= data_2;\n   end\n   default : begin \n     cfg_7 = hw_20\n     core_10 <= sig_19\n     auth_1 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( output_control_17 ) == ( 7'b10x10xx ) |-> core_7 == data_10 && sig_8 == auth_16 && cfg_9 == hw_3 ; endproperty \n property name; @(negedge core_clock_13) ( output_control_17 ) == ( 7'b1xxxx0x ) |-> reg_2 == hw_19 && reg_18 == cfg_16 && data_13 == reg_12 ; endproperty \n property name; @(negedge core_clock_13) ( output_control_17 ) == ( 6'hc ) |-> rst_16 == core_9 && err_8 == hw_1 && fsm_20 == data_2 ; endproperty \n property name; ( output_control_17 ) != 7'b10x10xx && ( output_control_17 ) != 7'b1xxxx0x && @(negedge core_clock_13) ( output_control_17 ) != 6'hc  |-> cfg_7 == hw_20 && core_10 == sig_19 && auth_1 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   7'b11xx0x1 : begin\n     fsm_1 = err_11\n     auth_5 = reg_3;\n   end\n   5'h11 : begin\n     sig_14 = err_1\n     rst_14 = rst_5;\n   end\n   7'b1110110 : begin\n     sig_20 <= fsm_15\n     auth_1 = tx_9;\n   end\n   default : begin \n     core_3 = tx_4\n     err_20 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_14) ( interrupt_request_17 ) == ( 7'b11xx0x1 ) |-> fsm_1 == err_11 && auth_5 == reg_3 ; endproperty \n property name; @(negedge async_clk_14) ( interrupt_request_17 ) == ( 5'h11 ) |-> sig_14 == err_1 && rst_14 == rst_5 ; endproperty \n property name; @(negedge async_clk_14) ( interrupt_request_17 ) == ( 7'b1110110 ) |-> sig_20 == fsm_15 && auth_1 == tx_9 ; endproperty \n property name; ( interrupt_request_17 ) != 7'b11xx0x1 && ( interrupt_request_17 ) != 5'h11 && @(negedge async_clk_14) ( interrupt_request_17 ) != 7'b1110110  |-> core_3 == tx_4 && err_20 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "case ( address_status_2 ) \n   5'b0101x : begin\n     clk_9 = fsm_6\n     err_4 = cfg_19;\n   end\n   default : begin \n     cfg_10 = data_8\n     tx_18 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_20) ( address_status_2 ) == ( 5'b0101x ) |-> clk_9 == fsm_6 && err_4 == cfg_19 ; endproperty \n property name; @(posedge async_clk_20) ( address_status_2 ) != 5'b0101x  |-> cfg_10 == data_8 && tx_18 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "case ( output_register_status_18 ) \n   7'b10x01xx : begin\n     data_15 <= clk_20\n     core_13 = clk_14\n     rst_19 <= core_20;\n   end\n   6'b0x1xxx : begin\n     chip_17 = core_16\n     rx_14 = clk_1\n     tx_14 = rst_17;\n   end\n   default : begin \n     chip_16 = fsm_13\n     fsm_16 <= hw_20\n     data_14 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( output_register_status_18 ) == ( 7'b10x01xx ) |-> data_15 == clk_20 && core_13 == clk_14 && rst_19 == core_20 ; endproperty \n property name; @(posedge ref_clk_7) ( output_register_status_18 ) == ( 6'b0x1xxx ) |-> chip_17 == core_16 && rx_14 == clk_1 && tx_14 == rst_17 ; endproperty \n property name; ( output_register_status_18 ) != 7'b10x01xx && @(posedge ref_clk_7) ( output_register_status_18 ) != 6'b0x1xxx  |-> chip_16 == fsm_13 && fsm_16 == hw_20 && data_14 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( transfer_complete_15 ) \n   fsm_15 : begin\n     reg_11 <= tx_17\n     chip_1 <= core_3;\n   end\n   default : begin \n     sig_18 <= cfg_6\n     tx_16 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_20) ( transfer_complete_15 ) == ( fsm_15 ) |-> reg_11 == tx_17 && chip_1 == core_3 ; endproperty \n property name; @(negedge cpu_clock_20) ( transfer_complete_15 ) != fsm_15  |-> sig_18 == cfg_6 && tx_16 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_20"
    },
    {
        "Code": "case ( interrupt_enable_3 ) \n   7'h6d : begin\n     chip_13 <= reg_11\n     rst_5 <= auth_15\n     rx_3 <= sig_20;\n   end\n   7'bx1xx00x : begin\n     fsm_9 = err_11\n     cfg_11 <= err_1\n     sig_18 <= rst_13;\n   end\n   default : begin \n     core_12 <= clk_8\n     data_15 <= sig_10\n     rx_4 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( interrupt_enable_3 ) == ( 7'h6d ) |-> chip_13 == reg_11 && rst_5 == auth_15 && rx_3 == sig_20 ; endproperty \n property name; @(posedge clk_in_2) ( interrupt_enable_3 ) == ( 7'bx1xx00x ) |-> fsm_9 == err_11 && cfg_11 == err_1 && sig_18 == rst_13 ; endproperty \n property name; ( interrupt_enable_3 ) != 7'h6d && @(posedge clk_in_2) ( interrupt_enable_3 ) != 7'bx1xx00x  |-> core_12 == clk_8 && data_15 == sig_10 && rx_4 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( data_ready_15 ) \n   7'h72 : begin\n     clk_19 = chip_5\n     auth_2 = rx_11\n     fsm_11 = rx_20;\n   end\n   default : begin \n     sig_14 <= data_1\n     rx_4 <= reg_2\n     rx_19 = err_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_18) ( data_ready_15 ) == ( 7'h72 ) |-> clk_19 == chip_5 && auth_2 == rx_11 && fsm_11 == rx_20 ; endproperty \n property name; @(posedge bus_clock_18) ( data_ready_15 ) != 7'h72  |-> sig_14 == data_1 && rx_4 == reg_2 && rx_19 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "case ( write_complete_12 ) \n   5'bx0111 : begin\n     data_2 = clk_8\n     clk_2 = fsm_19;\n   end\n   7'b0x1xx1x : begin\n     rx_6 <= data_6\n     err_16 = err_2;\n   end\n   7'bx100100 : begin\n     cfg_10 <= tx_14\n     rx_14 <= reg_4;\n   end\n   default : begin \n     hw_16 = fsm_16\n     sig_20 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_4) ( write_complete_12 ) == ( 5'bx0111 ) |-> data_2 == clk_8 && clk_2 == fsm_19 ; endproperty \n property name; @(negedge clk_signal_4) ( write_complete_12 ) == ( 7'b0x1xx1x ) |-> rx_6 == data_6 && err_16 == err_2 ; endproperty \n property name; @(negedge clk_signal_4) ( write_complete_12 ) == ( 7'bx100100 ) |-> cfg_10 == tx_14 && rx_14 == reg_4 ; endproperty \n property name; ( write_complete_12 ) != 5'bx0111 && ( write_complete_12 ) != 7'b0x1xx1x && @(negedge clk_signal_4) ( write_complete_12 ) != 7'bx100100  |-> hw_16 == fsm_16 && sig_20 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "case ( address_register_5 ) \n   7'bx000100 : begin\n     core_13 <= tx_1\n     rx_9 <= sig_7;\n   end\n   7'b1xxx1xx : begin\n     tx_6 = chip_2\n     chip_7 <= tx_15;\n   end\n   5'h1c : begin\n     reg_3 = chip_10\n     reg_20 = data_18;\n   end\n   default : begin \n     rx_2 = rst_9\n     reg_15 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_11) ( address_register_5 ) == ( 7'bx000100 ) |-> core_13 == tx_1 && rx_9 == sig_7 ; endproperty \n property name; @(negedge core_clock_11) ( address_register_5 ) == ( 7'b1xxx1xx ) |-> tx_6 == chip_2 && chip_7 == tx_15 ; endproperty \n property name; @(negedge core_clock_11) ( address_register_5 ) == ( 5'h1c ) |-> reg_3 == chip_10 && reg_20 == data_18 ; endproperty \n property name; ( address_register_5 ) != 7'bx000100 && ( address_register_5 ) != 7'b1xxx1xx && @(negedge core_clock_11) ( address_register_5 ) != 5'h1c  |-> rx_2 == rst_9 && reg_15 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_11"
    },
    {
        "Code": "case ( output_register_status_16 ) \n   7'bx101x1x : begin\n     cfg_12 <= core_4\n     hw_20 = core_6;\n   end\n   5'b1xx00 : begin\n     tx_15 <= fsm_2\n     data_14 = core_16;\n   end\n   7'b1111110 : begin\n     data_16 <= fsm_4\n     auth_9 = auth_13;\n   end\n   default : begin \n     sig_18 = sig_2\n     clk_18 <= auth_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_19) ( output_register_status_16 ) == ( 7'bx101x1x ) |-> cfg_12 == core_4 && hw_20 == core_6 ; endproperty \n property name; @(posedge clock_ctrl_19) ( output_register_status_16 ) == ( 5'b1xx00 ) |-> tx_15 == fsm_2 && data_14 == core_16 ; endproperty \n property name; @(posedge clock_ctrl_19) ( output_register_status_16 ) == ( 7'b1111110 ) |-> data_16 == fsm_4 && auth_9 == auth_13 ; endproperty \n property name; ( output_register_status_16 ) != 7'bx101x1x && ( output_register_status_16 ) != 5'b1xx00 && @(posedge clock_ctrl_19) ( output_register_status_16 ) != 7'b1111110  |-> sig_18 == sig_2 && clk_18 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "case ( control_input_20 ) \n   7'bxxx1x1x : begin\n     data_16 <= data_14\n     rx_4 = hw_7;\n   end\n   6'bx10x1x : begin\n     reg_19 = sig_5\n     rst_18 <= chip_18;\n   end\n   7'b111011x : begin\n     data_17 <= data_6\n     clk_10 <= fsm_12;\n   end\n   default : begin \n     reg_3 <= err_12\n     fsm_19 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_12) ( control_input_20 ) == ( 7'bxxx1x1x ) |-> data_16 == data_14 && rx_4 == hw_7 ; endproperty \n property name; @(posedge async_clk_12) ( control_input_20 ) == ( 6'bx10x1x ) |-> reg_19 == sig_5 && rst_18 == chip_18 ; endproperty \n property name; @(posedge async_clk_12) ( control_input_20 ) == ( 7'b111011x ) |-> data_17 == data_6 && clk_10 == fsm_12 ; endproperty \n property name; ( control_input_20 ) != 7'bxxx1x1x && ( control_input_20 ) != 6'bx10x1x && @(posedge async_clk_12) ( control_input_20 ) != 7'b111011x  |-> reg_3 == err_12 && fsm_19 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "case ( data_status_5 ) \n   7'bx00x0x0 : begin\n     data_1 <= hw_11\n     rst_3 = hw_16\n     chip_11 <= auth_12;\n   end\n   7'h41 : begin\n     clk_13 = auth_15\n     rx_18 <= auth_13\n     err_7 <= hw_5;\n   end\n   default : begin \n     hw_2 <= core_9\n     core_2 = clk_17\n     auth_9 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( data_status_5 ) == ( 7'bx00x0x0 ) |-> data_1 == hw_11 && rst_3 == hw_16 && chip_11 == auth_12 ; endproperty \n property name; @(posedge clk_osc_8) ( data_status_5 ) == ( 7'h41 ) |-> clk_13 == auth_15 && rx_18 == auth_13 && err_7 == hw_5 ; endproperty \n property name; ( data_status_5 ) != 7'bx00x0x0 && @(posedge clk_osc_8) ( data_status_5 ) != 7'h41  |-> hw_2 == core_9 && core_2 == clk_17 && auth_9 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( error_flag_6 ) \n   7'b1x1x001 : begin\n     err_17 <= rx_5\n     rx_11 = chip_13\n     hw_20 = auth_20;\n   end\n   6'bxxx0x1 : begin\n     clk_13 = rst_5\n     err_16 = cfg_10\n     rx_14 = hw_11;\n   end\n   7'b110x00x : begin\n     err_13 <= clk_12\n     sig_16 = hw_16\n     cfg_17 = core_4;\n   end\n   default : begin \n     rst_7 = clk_13\n     tx_6 <= core_6\n     fsm_8 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( error_flag_6 ) == ( 7'b1x1x001 ) |-> err_17 == rx_5 && rx_11 == chip_13 && hw_20 == auth_20 ; endproperty \n property name; @(negedge sys_clk_8) ( error_flag_6 ) == ( 6'bxxx0x1 ) |-> clk_13 == rst_5 && err_16 == cfg_10 && rx_14 == hw_11 ; endproperty \n property name; @(negedge sys_clk_8) ( error_flag_6 ) == ( 7'b110x00x ) |-> err_13 == clk_12 && sig_16 == hw_16 && cfg_17 == core_4 ; endproperty \n property name; ( error_flag_6 ) != 7'b1x1x001 && ( error_flag_6 ) != 6'bxxx0x1 && @(negedge sys_clk_8) ( error_flag_6 ) != 7'b110x00x  |-> rst_7 == clk_13 && tx_6 == core_6 && fsm_8 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   5'b01001 : begin\n     tx_15 <= auth_7\n     sig_2 <= chip_12;\n   end\n   default : begin \n     chip_8 <= auth_20\n     auth_20 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_3) ( data_buffer_status_13 ) == ( 5'b01001 ) |-> tx_15 == auth_7 && sig_2 == chip_12 ; endproperty \n property name; @(negedge sys_clk_3) ( data_buffer_status_13 ) != 5'b01001  |-> chip_8 == auth_20 && auth_20 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_3"
    },
    {
        "Code": "case ( mode_register_1 ) \n   7'b00x0x0x : begin\n     rst_5 <= tx_3\n     clk_6 = cfg_17\n     tx_9 <= sig_20;\n   end\n   7'bx01x011 : begin\n     core_3 <= hw_3\n     chip_9 = data_18\n     tx_12 <= err_13;\n   end\n   default : begin \n     sig_6 <= clk_6\n     data_7 = reg_1\n     err_4 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_6) ( mode_register_1 ) == ( 7'b00x0x0x ) |-> rst_5 == tx_3 && clk_6 == cfg_17 && tx_9 == sig_20 ; endproperty \n property name; @(posedge async_clk_6) ( mode_register_1 ) == ( 7'bx01x011 ) |-> core_3 == hw_3 && chip_9 == data_18 && tx_12 == err_13 ; endproperty \n property name; ( mode_register_1 ) != 7'b00x0x0x && @(posedge async_clk_6) ( mode_register_1 ) != 7'bx01x011  |-> sig_6 == clk_6 && data_7 == reg_1 && err_4 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_6"
    },
    {
        "Code": "case ( ready_signal_9 ) \n   7'bxxxx00x : begin\n     rx_13 = reg_20\n     tx_1 <= sig_15;\n   end\n   7'b101101x : begin\n     hw_5 <= sig_10\n     clk_18 = cfg_10;\n   end\n   6'b010101 : begin\n     sig_6 = data_16\n     tx_5 <= reg_8;\n   end\n   default : begin \n     rx_4 = cfg_8\n     core_14 <= chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( ready_signal_9 ) == ( 7'bxxxx00x ) |-> rx_13 == reg_20 && tx_1 == sig_15 ; endproperty \n property name; @(posedge ref_clk_7) ( ready_signal_9 ) == ( 7'b101101x ) |-> hw_5 == sig_10 && clk_18 == cfg_10 ; endproperty \n property name; @(posedge ref_clk_7) ( ready_signal_9 ) == ( 6'b010101 ) |-> sig_6 == data_16 && tx_5 == reg_8 ; endproperty \n property name; ( ready_signal_9 ) != 7'bxxxx00x && ( ready_signal_9 ) != 7'b101101x && @(posedge ref_clk_7) ( ready_signal_9 ) != 6'b010101  |-> rx_4 == cfg_8 && core_14 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( operation_code_2 ) \n   7'b0x1x0xx : begin\n     err_3 <= reg_5\n     hw_1 = clk_4;\n   end\n   7'b0x1011x : begin\n     fsm_3 <= rst_16\n     clk_6 <= sig_10;\n   end\n   5'b0xx00 : begin\n     rst_9 <= core_9\n     clk_12 <= sig_7;\n   end\n   default : begin \n     reg_17 = rx_12\n     rst_2 <= cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( operation_code_2 ) == ( 7'b0x1x0xx ) |-> err_3 == reg_5 && hw_1 == clk_4 ; endproperty \n property name; @(negedge clk_signal_11) ( operation_code_2 ) == ( 7'b0x1011x ) |-> fsm_3 == rst_16 && clk_6 == sig_10 ; endproperty \n property name; @(negedge clk_signal_11) ( operation_code_2 ) == ( 5'b0xx00 ) |-> rst_9 == core_9 && clk_12 == sig_7 ; endproperty \n property name; ( operation_code_2 ) != 7'b0x1x0xx && ( operation_code_2 ) != 7'b0x1011x && @(negedge clk_signal_11) ( operation_code_2 ) != 5'b0xx00  |-> reg_17 == rx_12 && rst_2 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( address_status_4 ) \n   7'bx10x1xx : begin\n     chip_14 <= tx_15\n     reg_3 <= reg_10;\n   end\n   2'b01 : begin\n     err_12 = hw_1\n     rx_18 <= err_18;\n   end\n   4'bxxx1 : begin\n     fsm_10 = sig_15\n     chip_4 = data_4;\n   end\n   default : begin \n     hw_20 = err_19\n     rst_6 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_6) ( address_status_4 ) == ( 7'bx10x1xx ) |-> chip_14 == tx_15 && reg_3 == reg_10 ; endproperty \n property name; @(negedge fast_clk_6) ( address_status_4 ) == ( 2'b01 ) |-> err_12 == hw_1 && rx_18 == err_18 ; endproperty \n property name; @(negedge fast_clk_6) ( address_status_4 ) == ( 4'bxxx1 ) |-> fsm_10 == sig_15 && chip_4 == data_4 ; endproperty \n property name; ( address_status_4 ) != 7'bx10x1xx && ( address_status_4 ) != 2'b01 && @(negedge fast_clk_6) ( address_status_4 ) != 4'bxxx1  |-> hw_20 == err_19 && rst_6 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_6"
    },
    {
        "Code": "case ( output_data_20 ) \n   3'b11x : begin\n     rst_17 <= data_16\n     data_7 = auth_2\n     reg_15 = err_17;\n   end\n   6'h2x : begin\n     clk_12 <= sig_17\n     chip_14 <= clk_7\n     auth_3 = core_12;\n   end\n   6'b011100 : begin\n     core_5 <= reg_2\n     auth_6 <= chip_16\n     fsm_5 <= fsm_11;\n   end\n   default : begin \n     reg_20 <= chip_11\n     rx_9 <= rst_15\n     chip_15 <= sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( output_data_20 ) == ( 3'b11x ) |-> rst_17 == data_16 && data_7 == auth_2 && reg_15 == err_17 ; endproperty \n property name; @(posedge ref_clk_4) ( output_data_20 ) == ( 6'h2x ) |-> clk_12 == sig_17 && chip_14 == clk_7 && auth_3 == core_12 ; endproperty \n property name; @(posedge ref_clk_4) ( output_data_20 ) == ( 6'b011100 ) |-> core_5 == reg_2 && auth_6 == chip_16 && fsm_5 == fsm_11 ; endproperty \n property name; ( output_data_20 ) != 3'b11x && ( output_data_20 ) != 6'h2x && @(posedge ref_clk_4) ( output_data_20 ) != 6'b011100  |-> reg_20 == chip_11 && rx_9 == rst_15 && chip_15 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( data_out_18 ) \n   6'b0x010x : begin\n     chip_7 = rx_7\n     err_12 = hw_6\n     auth_3 <= core_20;\n   end\n   2'h0 : begin\n     data_2 <= data_8\n     rx_10 = hw_10\n     reg_4 <= reg_17;\n   end\n   default : begin \n     reg_13 = rst_10\n     clk_12 = clk_18\n     rst_18 = auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_9) ( data_out_18 ) == ( 6'b0x010x ) |-> chip_7 == rx_7 && err_12 == hw_6 && auth_3 == core_20 ; endproperty \n property name; @(negedge pll_clk_9) ( data_out_18 ) == ( 2'h0 ) |-> data_2 == data_8 && rx_10 == hw_10 && reg_4 == reg_17 ; endproperty \n property name; ( data_out_18 ) != 6'b0x010x && @(negedge pll_clk_9) ( data_out_18 ) != 2'h0  |-> reg_13 == rst_10 && clk_12 == clk_18 && rst_18 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "case ( control_status_buffer_19 ) \n   7'b0110x11 : begin\n     sig_6 <= err_4\n     core_13 <= hw_11\n     data_11 = clk_13;\n   end\n   err_5 : begin\n     cfg_1 <= cfg_14\n     rst_11 <= core_14\n     hw_17 <= core_8;\n   end\n   default : begin \n     tx_17 <= core_7\n     clk_20 = chip_6\n     sig_5 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_19) ( control_status_buffer_19 ) == ( 7'b0110x11 ) |-> sig_6 == err_4 && core_13 == hw_11 && data_11 == clk_13 ; endproperty \n property name; @(negedge core_clock_19) ( control_status_buffer_19 ) == ( err_5 ) |-> cfg_1 == cfg_14 && rst_11 == core_14 && hw_17 == core_8 ; endproperty \n property name; ( control_status_buffer_19 ) != 7'b0110x11 && @(negedge core_clock_19) ( control_status_buffer_19 ) != err_5  |-> tx_17 == core_7 && clk_20 == chip_6 && sig_5 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "case ( counter_2 ) \n   6'bx11xxx : begin\n     clk_10 <= core_3\n     clk_1 = cfg_18;\n   end\n   7'b10x0x1x : begin\n     data_12 = err_6\n     sig_4 = reg_2;\n   end\n   default : begin \n     chip_12 <= rst_14\n     reg_18 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( counter_2 ) == ( 6'bx11xxx ) |-> clk_10 == core_3 && clk_1 == cfg_18 ; endproperty \n property name; @(posedge clock_div_7) ( counter_2 ) == ( 7'b10x0x1x ) |-> data_12 == err_6 && sig_4 == reg_2 ; endproperty \n property name; ( counter_2 ) != 6'bx11xxx && @(posedge clock_div_7) ( counter_2 ) != 7'b10x0x1x  |-> chip_12 == rst_14 && reg_18 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( control_register_14 ) \n   6'b0x1x11 : begin\n     data_11 = hw_12\n     rst_20 <= tx_2;\n   end\n   default : begin \n     auth_7 <= reg_11\n     rst_4 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_12) ( control_register_14 ) == ( 6'b0x1x11 ) |-> data_11 == hw_12 && rst_20 == tx_2 ; endproperty \n property name; @(negedge mem_clock_12) ( control_register_14 ) != 6'b0x1x11  |-> auth_7 == reg_11 && rst_4 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "case ( status_flag_7 ) \n   6'h17 : begin\n     core_20 <= err_3\n     cfg_4 <= tx_17\n     err_1 = clk_1;\n   end\n   7'bxx0x100 : begin\n     reg_5 = err_17\n     core_15 <= fsm_16\n     clk_19 <= hw_4;\n   end\n   default : begin \n     chip_12 = core_9\n     rx_17 <= rst_9\n     reg_10 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_4) ( status_flag_7 ) == ( 6'h17 ) |-> core_20 == err_3 && cfg_4 == tx_17 && err_1 == clk_1 ; endproperty \n property name; @(posedge core_clock_4) ( status_flag_7 ) == ( 7'bxx0x100 ) |-> reg_5 == err_17 && core_15 == fsm_16 && clk_19 == hw_4 ; endproperty \n property name; ( status_flag_7 ) != 6'h17 && @(posedge core_clock_4) ( status_flag_7 ) != 7'bxx0x100  |-> chip_12 == core_9 && rx_17 == rst_9 && reg_10 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "case ( command_word_8 ) \n   7'bx101x11 : begin\n     chip_11 = rx_19\n     auth_1 <= auth_18\n     tx_8 = reg_9;\n   end\n   7'h12 : begin\n     hw_12 = tx_4\n     cfg_5 <= rst_7\n     hw_7 <= chip_4;\n   end\n   default : begin \n     rst_14 = hw_7\n     auth_6 = reg_13\n     reg_13 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_11) ( command_word_8 ) == ( 7'bx101x11 ) |-> chip_11 == rx_19 && auth_1 == auth_18 && tx_8 == reg_9 ; endproperty \n property name; @(posedge sys_clk_11) ( command_word_8 ) == ( 7'h12 ) |-> hw_12 == tx_4 && cfg_5 == rst_7 && hw_7 == chip_4 ; endproperty \n property name; ( command_word_8 ) != 7'bx101x11 && @(posedge sys_clk_11) ( command_word_8 ) != 7'h12  |-> rst_14 == hw_7 && auth_6 == reg_13 && reg_13 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_11"
    },
    {
        "Code": "case ( data_ready_8 ) \n   7'bxx1x00x : begin\n     sig_7 = sig_6\n     clk_18 <= core_6\n     reg_3 = auth_11;\n   end\n   7'bx01x011 : begin\n     tx_12 <= rst_9\n     data_6 <= cfg_15\n     cfg_16 = chip_7;\n   end\n   4'b111x : begin\n     sig_17 <= hw_18\n     auth_12 <= core_14\n     hw_5 = fsm_17;\n   end\n   default : begin \n     hw_1 = fsm_5\n     core_5 = err_9\n     cfg_19 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( data_ready_8 ) == ( 7'bxx1x00x ) |-> sig_7 == sig_6 && clk_18 == core_6 && reg_3 == auth_11 ; endproperty \n property name; @(posedge clock_source_3) ( data_ready_8 ) == ( 7'bx01x011 ) |-> tx_12 == rst_9 && data_6 == cfg_15 && cfg_16 == chip_7 ; endproperty \n property name; @(posedge clock_source_3) ( data_ready_8 ) == ( 4'b111x ) |-> sig_17 == hw_18 && auth_12 == core_14 && hw_5 == fsm_17 ; endproperty \n property name; ( data_ready_8 ) != 7'bxx1x00x && ( data_ready_8 ) != 7'bx01x011 && @(posedge clock_source_3) ( data_ready_8 ) != 4'b111x  |-> hw_1 == fsm_5 && core_5 == err_9 && cfg_19 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( interrupt_control_5 ) \n   4'bxx10 : begin\n     reg_1 = chip_4\n     fsm_19 <= auth_17;\n   end\n   default : begin \n     reg_17 <= auth_9\n     rst_12 = chip_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( interrupt_control_5 ) == ( 4'bxx10 ) |-> reg_1 == chip_4 && fsm_19 == auth_17 ; endproperty \n property name; @(negedge bus_clock_13) ( interrupt_control_5 ) != 4'bxx10  |-> reg_17 == auth_9 && rst_12 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   2'b01 : begin\n     clk_4 <= tx_11\n     reg_8 = fsm_3\n     fsm_1 = cfg_9;\n   end\n   default : begin \n     reg_19 <= sig_9\n     sig_20 <= tx_8\n     tx_16 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( interrupt_control_11 ) == ( 2'b01 ) |-> clk_4 == tx_11 && reg_8 == fsm_3 && fsm_1 == cfg_9 ; endproperty \n property name; @(posedge core_clock_19) ( interrupt_control_11 ) != 2'b01  |-> reg_19 == sig_9 && sig_20 == tx_8 && tx_16 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( control_valid_13 ) \n   7'b1001001 : begin\n     auth_1 = sig_3\n     fsm_5 = clk_6\n     sig_12 <= rx_9;\n   end\n   5'h0 : begin\n     clk_20 = rst_17\n     auth_16 <= auth_3\n     tx_17 <= core_3;\n   end\n   default : begin \n     data_17 <= core_14\n     rx_18 = tx_12\n     sig_18 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_5) ( control_valid_13 ) == ( 7'b1001001 ) |-> auth_1 == sig_3 && fsm_5 == clk_6 && sig_12 == rx_9 ; endproperty \n property name; @(posedge clk_enable_5) ( control_valid_13 ) == ( 5'h0 ) |-> clk_20 == rst_17 && auth_16 == auth_3 && tx_17 == core_3 ; endproperty \n property name; ( control_valid_13 ) != 7'b1001001 && @(posedge clk_enable_5) ( control_valid_13 ) != 5'h0  |-> data_17 == core_14 && rx_18 == tx_12 && sig_18 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "case ( address_status_12 ) \n   6'h6 : begin\n     rst_11 = sig_5\n     core_19 = hw_18;\n   end\n   7'b1xx01xx : begin\n     reg_18 = auth_12\n     auth_17 <= auth_3;\n   end\n   6'b111100 : begin\n     clk_4 <= fsm_1\n     rst_5 <= clk_2;\n   end\n   default : begin \n     sig_15 = rst_9\n     fsm_5 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_8) ( address_status_12 ) == ( 6'h6 ) |-> rst_11 == sig_5 && core_19 == hw_18 ; endproperty \n property name; @(posedge clk_gen_8) ( address_status_12 ) == ( 7'b1xx01xx ) |-> reg_18 == auth_12 && auth_17 == auth_3 ; endproperty \n property name; @(posedge clk_gen_8) ( address_status_12 ) == ( 6'b111100 ) |-> clk_4 == fsm_1 && rst_5 == clk_2 ; endproperty \n property name; ( address_status_12 ) != 6'h6 && ( address_status_12 ) != 7'b1xx01xx && @(posedge clk_gen_8) ( address_status_12 ) != 6'b111100  |-> sig_15 == rst_9 && fsm_5 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "case ( data_in_5 ) \n   6'bx00100 : begin\n     auth_9 <= cfg_2\n     err_20 = auth_5\n     rst_17 = core_14;\n   end\n   default : begin \n     fsm_13 = reg_18\n     chip_8 <= clk_11\n     rx_20 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( data_in_5 ) == ( 6'bx00100 ) |-> auth_9 == cfg_2 && err_20 == auth_5 && rst_17 == core_14 ; endproperty \n property name; @(posedge clk_in_15) ( data_in_5 ) != 6'bx00100  |-> fsm_13 == reg_18 && chip_8 == clk_11 && rx_20 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( address_status_16 ) \n   6'bx0xxx0 : begin\n     hw_4 <= hw_8\n     reg_14 = cfg_8;\n   end\n   7'b0xxxx01 : begin\n     err_13 <= rst_3\n     reg_18 <= reg_16;\n   end\n   default : begin \n     rst_14 <= err_9\n     cfg_5 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_5) ( address_status_16 ) == ( 6'bx0xxx0 ) |-> hw_4 == hw_8 && reg_14 == cfg_8 ; endproperty \n property name; @(posedge mem_clock_5) ( address_status_16 ) == ( 7'b0xxxx01 ) |-> err_13 == rst_3 && reg_18 == reg_16 ; endproperty \n property name; ( address_status_16 ) != 6'bx0xxx0 && @(posedge mem_clock_5) ( address_status_16 ) != 7'b0xxxx01  |-> rst_14 == err_9 && cfg_5 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_5"
    },
    {
        "Code": "case ( counter_20 ) \n   6'b0000x1 : begin\n     sig_8 = tx_6\n     reg_13 = cfg_16\n     data_15 <= chip_13;\n   end\n   3'bx00 : begin\n     core_8 = fsm_17\n     hw_19 <= rst_6\n     reg_19 <= auth_16;\n   end\n   default : begin \n     fsm_1 = clk_3\n     core_6 = clk_19\n     auth_18 <= clk_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_16) ( counter_20 ) == ( 6'b0000x1 ) |-> sig_8 == tx_6 && reg_13 == cfg_16 && data_15 == chip_13 ; endproperty \n property name; @(posedge sys_clk_16) ( counter_20 ) == ( 3'bx00 ) |-> core_8 == fsm_17 && hw_19 == rst_6 && reg_19 == auth_16 ; endproperty \n property name; ( counter_20 ) != 6'b0000x1 && @(posedge sys_clk_16) ( counter_20 ) != 3'bx00  |-> fsm_1 == clk_3 && core_6 == clk_19 && auth_18 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "case ( start_bit_8 ) \n   cfg_8 : begin\n     data_1 = fsm_19\n     rx_10 <= sig_5\n     clk_13 = data_4;\n   end\n   7'bxx11x00 : begin\n     auth_17 <= fsm_13\n     cfg_12 <= core_4\n     err_16 = data_8;\n   end\n   default : begin \n     cfg_14 <= rx_12\n     tx_13 = clk_1\n     chip_6 = cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_14) ( start_bit_8 ) == ( cfg_8 ) |-> data_1 == fsm_19 && rx_10 == sig_5 && clk_13 == data_4 ; endproperty \n property name; @(posedge fast_clk_14) ( start_bit_8 ) == ( 7'bxx11x00 ) |-> auth_17 == fsm_13 && cfg_12 == core_4 && err_16 == data_8 ; endproperty \n property name; ( start_bit_8 ) != cfg_8 && @(posedge fast_clk_14) ( start_bit_8 ) != 7'bxx11x00  |-> cfg_14 == rx_12 && tx_13 == clk_1 && chip_6 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_14"
    },
    {
        "Code": "case ( control_input_16 ) \n   7'b0xx1111 : begin\n     chip_3 = sig_4\n     chip_19 = clk_9\n     chip_11 <= rx_6;\n   end\n   7'b000100x : begin\n     fsm_18 <= clk_10\n     core_8 = sig_6\n     hw_11 <= rx_17;\n   end\n   default : begin \n     reg_5 <= auth_15\n     auth_20 <= rx_2\n     rst_17 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_19) ( control_input_16 ) == ( 7'b0xx1111 ) |-> chip_3 == sig_4 && chip_19 == clk_9 && chip_11 == rx_6 ; endproperty \n property name; @(negedge clk_gen_19) ( control_input_16 ) == ( 7'b000100x ) |-> fsm_18 == clk_10 && core_8 == sig_6 && hw_11 == rx_17 ; endproperty \n property name; ( control_input_16 ) != 7'b0xx1111 && @(negedge clk_gen_19) ( control_input_16 ) != 7'b000100x  |-> reg_5 == auth_15 && auth_20 == rx_2 && rst_17 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_19"
    },
    {
        "Code": "case ( ready_register_15 ) \n   7'b1110000 : begin\n     err_4 <= hw_11\n     tx_7 = cfg_1\n     data_17 <= reg_1;\n   end\n   7'b00101x0 : begin\n     sig_12 <= tx_10\n     data_18 <= chip_12\n     data_9 <= rst_12;\n   end\n   default : begin \n     err_5 = err_14\n     fsm_15 = tx_8\n     rst_8 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( ready_register_15 ) == ( 7'b1110000 ) |-> err_4 == hw_11 && tx_7 == cfg_1 && data_17 == reg_1 ; endproperty \n property name; @(negedge mem_clock_13) ( ready_register_15 ) == ( 7'b00101x0 ) |-> sig_12 == tx_10 && data_18 == chip_12 && data_9 == rst_12 ; endproperty \n property name; ( ready_register_15 ) != 7'b1110000 && @(negedge mem_clock_13) ( ready_register_15 ) != 7'b00101x0  |-> err_5 == err_14 && fsm_15 == tx_8 && rst_8 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( status_register_buffer_15 ) \n   7'b11101x1 : begin\n     clk_1 <= hw_11\n     tx_7 <= err_14;\n   end\n   default : begin \n     reg_19 = core_5\n     reg_1 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( status_register_buffer_15 ) == ( 7'b11101x1 ) |-> clk_1 == hw_11 && tx_7 == err_14 ; endproperty \n property name; @(negedge clk_out_1) ( status_register_buffer_15 ) != 7'b11101x1  |-> reg_19 == core_5 && reg_1 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   4'b10xx : begin\n     auth_17 = clk_7\n     err_19 = tx_18;\n   end\n   default : begin \n     rst_8 = rst_15\n     tx_17 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( instruction_buffer_5 ) == ( 4'b10xx ) |-> auth_17 == clk_7 && err_19 == tx_18 ; endproperty \n property name; @(posedge clk_out_3) ( instruction_buffer_5 ) != 4'b10xx  |-> rst_8 == rst_15 && tx_17 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( data_register_10 ) \n   7'b0110x00 : begin\n     err_16 <= sig_6\n     data_15 = cfg_7\n     data_1 <= rst_4;\n   end\n   7'b11101x1 : begin\n     core_6 <= cfg_3\n     fsm_1 = fsm_15\n     tx_10 = chip_15;\n   end\n   5'b0101x : begin\n     rst_5 = sig_5\n     fsm_13 <= core_20\n     err_15 <= err_20;\n   end\n   default : begin \n     data_19 <= core_18\n     auth_9 = hw_5\n     rst_19 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_8) ( data_register_10 ) == ( 7'b0110x00 ) |-> err_16 == sig_6 && data_15 == cfg_7 && data_1 == rst_4 ; endproperty \n property name; @(posedge main_clk_8) ( data_register_10 ) == ( 7'b11101x1 ) |-> core_6 == cfg_3 && fsm_1 == fsm_15 && tx_10 == chip_15 ; endproperty \n property name; @(posedge main_clk_8) ( data_register_10 ) == ( 5'b0101x ) |-> rst_5 == sig_5 && fsm_13 == core_20 && err_15 == err_20 ; endproperty \n property name; ( data_register_10 ) != 7'b0110x00 && ( data_register_10 ) != 7'b11101x1 && @(posedge main_clk_8) ( data_register_10 ) != 5'b0101x  |-> data_19 == core_18 && auth_9 == hw_5 && rst_19 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "case ( flag_status_12 ) \n   7'h3 : begin\n     clk_6 = chip_4\n     auth_8 = err_19\n     cfg_16 <= hw_2;\n   end\n   5'b0x000 : begin\n     cfg_15 <= cfg_8\n     cfg_5 = chip_14\n     chip_19 <= tx_13;\n   end\n   7'bx00xx1x : begin\n     clk_8 <= reg_15\n     core_9 = err_6\n     sig_6 <= rx_8;\n   end\n   default : begin \n     err_12 <= tx_6\n     chip_16 = clk_17\n     fsm_2 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( flag_status_12 ) == ( 7'h3 ) |-> clk_6 == chip_4 && auth_8 == err_19 && cfg_16 == hw_2 ; endproperty \n property name; @(negedge clock_source_18) ( flag_status_12 ) == ( 5'b0x000 ) |-> cfg_15 == cfg_8 && cfg_5 == chip_14 && chip_19 == tx_13 ; endproperty \n property name; @(negedge clock_source_18) ( flag_status_12 ) == ( 7'bx00xx1x ) |-> clk_8 == reg_15 && core_9 == err_6 && sig_6 == rx_8 ; endproperty \n property name; ( flag_status_12 ) != 7'h3 && ( flag_status_12 ) != 5'b0x000 && @(negedge clock_source_18) ( flag_status_12 ) != 7'bx00xx1x  |-> err_12 == tx_6 && chip_16 == clk_17 && fsm_2 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( interrupt_flag_7 ) \n   5'h1b : begin\n     reg_16 = hw_20\n     cfg_20 = chip_2\n     core_6 <= chip_13;\n   end\n   7'b110x1x0 : begin\n     clk_17 = fsm_15\n     hw_11 = chip_19\n     err_14 = sig_6;\n   end\n   7'b10x01xx : begin\n     reg_3 <= data_11\n     rst_9 = cfg_3\n     reg_9 <= tx_6;\n   end\n   default : begin \n     fsm_18 = core_11\n     core_20 <= rst_17\n     reg_10 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( interrupt_flag_7 ) == ( 5'h1b ) |-> reg_16 == hw_20 && cfg_20 == chip_2 && core_6 == chip_13 ; endproperty \n property name; @(negedge fast_clk_11) ( interrupt_flag_7 ) == ( 7'b110x1x0 ) |-> clk_17 == fsm_15 && hw_11 == chip_19 && err_14 == sig_6 ; endproperty \n property name; @(negedge fast_clk_11) ( interrupt_flag_7 ) == ( 7'b10x01xx ) |-> reg_3 == data_11 && rst_9 == cfg_3 && reg_9 == tx_6 ; endproperty \n property name; ( interrupt_flag_7 ) != 5'h1b && ( interrupt_flag_7 ) != 7'b110x1x0 && @(negedge fast_clk_11) ( interrupt_flag_7 ) != 7'b10x01xx  |-> fsm_18 == core_11 && core_20 == rst_17 && reg_10 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( output_control_5 ) \n   7'b1x00xxx : begin\n     sig_13 <= auth_1\n     cfg_2 <= reg_20;\n   end\n   default : begin \n     err_15 <= rx_8\n     clk_13 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( output_control_5 ) == ( 7'b1x00xxx ) |-> sig_13 == auth_1 && cfg_2 == reg_20 ; endproperty \n property name; @(negedge clk_gen_9) ( output_control_5 ) != 7'b1x00xxx  |-> err_15 == rx_8 && clk_13 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   5'h1x : begin\n     hw_15 <= tx_7\n     tx_5 <= auth_11\n     rx_1 <= rst_9;\n   end\n   6'b1x1000 : begin\n     chip_13 = core_2\n     rx_19 <= chip_11\n     data_17 <= rst_15;\n   end\n   7'h5e : begin\n     chip_4 <= tx_14\n     cfg_4 <= rst_16\n     sig_7 <= data_18;\n   end\n   default : begin \n     core_19 = data_10\n     chip_20 = fsm_4\n     sig_14 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( instruction_register_11 ) == ( 5'h1x ) |-> hw_15 == tx_7 && tx_5 == auth_11 && rx_1 == rst_9 ; endproperty \n property name; @(posedge bus_clock_6) ( instruction_register_11 ) == ( 6'b1x1000 ) |-> chip_13 == core_2 && rx_19 == chip_11 && data_17 == rst_15 ; endproperty \n property name; @(posedge bus_clock_6) ( instruction_register_11 ) == ( 7'h5e ) |-> chip_4 == tx_14 && cfg_4 == rst_16 && sig_7 == data_18 ; endproperty \n property name; ( instruction_register_11 ) != 5'h1x && ( instruction_register_11 ) != 6'b1x1000 && @(posedge bus_clock_6) ( instruction_register_11 ) != 7'h5e  |-> core_19 == data_10 && chip_20 == fsm_4 && sig_14 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( output_buffer_18 ) \n   7'b1x01x10 : begin\n     auth_9 <= core_17\n     clk_7 = err_16\n     rst_19 <= rx_5;\n   end\n   7'bx1x1xxx : begin\n     cfg_3 = tx_5\n     rx_7 <= sig_3\n     rst_12 = reg_14;\n   end\n   6'bxxx1xx : begin\n     auth_12 <= hw_9\n     rx_13 <= rst_15\n     data_15 <= rst_5;\n   end\n   default : begin \n     chip_13 <= sig_2\n     data_7 <= auth_5\n     data_4 <= core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_1) ( output_buffer_18 ) == ( 7'b1x01x10 ) |-> auth_9 == core_17 && clk_7 == err_16 && rst_19 == rx_5 ; endproperty \n property name; @(posedge core_clock_1) ( output_buffer_18 ) == ( 7'bx1x1xxx ) |-> cfg_3 == tx_5 && rx_7 == sig_3 && rst_12 == reg_14 ; endproperty \n property name; @(posedge core_clock_1) ( output_buffer_18 ) == ( 6'bxxx1xx ) |-> auth_12 == hw_9 && rx_13 == rst_15 && data_15 == rst_5 ; endproperty \n property name; ( output_buffer_18 ) != 7'b1x01x10 && ( output_buffer_18 ) != 7'bx1x1xxx && @(posedge core_clock_1) ( output_buffer_18 ) != 6'bxxx1xx  |-> chip_13 == sig_2 && data_7 == auth_5 && data_4 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "case ( end_address_17 ) \n   7'bxx00101 : begin\n     auth_1 = sig_7\n     sig_14 = core_6;\n   end\n   6'b011000 : begin\n     rst_4 <= reg_16\n     clk_14 = rst_9;\n   end\n   default : begin \n     cfg_9 = reg_13\n     core_9 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_3) ( end_address_17 ) == ( 7'bxx00101 ) |-> auth_1 == sig_7 && sig_14 == core_6 ; endproperty \n property name; @(negedge async_clk_3) ( end_address_17 ) == ( 6'b011000 ) |-> rst_4 == reg_16 && clk_14 == rst_9 ; endproperty \n property name; ( end_address_17 ) != 7'bxx00101 && @(negedge async_clk_3) ( end_address_17 ) != 6'b011000  |-> cfg_9 == reg_13 && core_9 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "case ( interrupt_request_2 ) \n   5'bx1101 : begin\n     data_20 = hw_10\n     sig_9 <= err_11\n     tx_7 = rx_1;\n   end\n   clk_3 : begin\n     fsm_16 = cfg_5\n     rx_16 <= fsm_10\n     rx_11 = fsm_11;\n   end\n   5'bxx0x1 : begin\n     hw_6 = err_18\n     chip_19 = err_14\n     data_5 <= core_15;\n   end\n   default : begin \n     rx_14 <= reg_2\n     hw_17 <= hw_11\n     hw_19 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( interrupt_request_2 ) == ( 5'bx1101 ) |-> data_20 == hw_10 && sig_9 == err_11 && tx_7 == rx_1 ; endproperty \n property name; @(posedge clock_div_12) ( interrupt_request_2 ) == ( clk_3 ) |-> fsm_16 == cfg_5 && rx_16 == fsm_10 && rx_11 == fsm_11 ; endproperty \n property name; @(posedge clock_div_12) ( interrupt_request_2 ) == ( 5'bxx0x1 ) |-> hw_6 == err_18 && chip_19 == err_14 && data_5 == core_15 ; endproperty \n property name; ( interrupt_request_2 ) != 5'bx1101 && ( interrupt_request_2 ) != clk_3 && @(posedge clock_div_12) ( interrupt_request_2 ) != 5'bxx0x1  |-> rx_14 == reg_2 && hw_17 == hw_11 && hw_19 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( data_control_2 ) \n   5'b01x0x : begin\n     fsm_11 = core_1\n     clk_9 = core_19;\n   end\n   7'b1x1xxxx : begin\n     core_18 = rst_9\n     reg_14 <= reg_5;\n   end\n   7'h22 : begin\n     err_10 = rx_5\n     rst_20 <= cfg_20;\n   end\n   default : begin \n     err_11 <= hw_18\n     chip_5 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( data_control_2 ) == ( 5'b01x0x ) |-> fsm_11 == core_1 && clk_9 == core_19 ; endproperty \n property name; @(negedge clk_reset_13) ( data_control_2 ) == ( 7'b1x1xxxx ) |-> core_18 == rst_9 && reg_14 == reg_5 ; endproperty \n property name; @(negedge clk_reset_13) ( data_control_2 ) == ( 7'h22 ) |-> err_10 == rx_5 && rst_20 == cfg_20 ; endproperty \n property name; ( data_control_2 ) != 5'b01x0x && ( data_control_2 ) != 7'b1x1xxxx && @(negedge clk_reset_13) ( data_control_2 ) != 7'h22  |-> err_11 == hw_18 && chip_5 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( data_register_status_3 ) \n   6'bx01x10 : begin\n     err_17 = hw_9\n     cfg_6 = reg_4\n     err_14 <= fsm_2;\n   end\n   4'b1110 : begin\n     sig_3 <= clk_13\n     chip_14 = reg_2\n     data_1 <= reg_11;\n   end\n   7'b1x101x1 : begin\n     rst_6 <= tx_8\n     clk_2 <= sig_1\n     hw_8 <= rx_8;\n   end\n   default : begin \n     tx_19 = auth_3\n     fsm_19 = clk_15\n     fsm_20 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_12) ( data_register_status_3 ) == ( 6'bx01x10 ) |-> err_17 == hw_9 && cfg_6 == reg_4 && err_14 == fsm_2 ; endproperty \n property name; @(negedge main_clk_12) ( data_register_status_3 ) == ( 4'b1110 ) |-> sig_3 == clk_13 && chip_14 == reg_2 && data_1 == reg_11 ; endproperty \n property name; @(negedge main_clk_12) ( data_register_status_3 ) == ( 7'b1x101x1 ) |-> rst_6 == tx_8 && clk_2 == sig_1 && hw_8 == rx_8 ; endproperty \n property name; ( data_register_status_3 ) != 6'bx01x10 && ( data_register_status_3 ) != 4'b1110 && @(negedge main_clk_12) ( data_register_status_3 ) != 7'b1x101x1  |-> tx_19 == auth_3 && fsm_19 == clk_15 && fsm_20 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "case ( status_output_buffer_16 ) \n   7'b1011001 : begin\n     clk_14 <= rst_1\n     reg_13 <= err_10\n     cfg_5 = clk_4;\n   end\n   7'b1100101 : begin\n     rx_9 <= rx_10\n     err_9 = cfg_13\n     core_6 = rx_16;\n   end\n   default : begin \n     hw_12 <= clk_5\n     clk_15 <= cfg_14\n     fsm_11 <= rst_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_18) ( status_output_buffer_16 ) == ( 7'b1011001 ) |-> clk_14 == rst_1 && reg_13 == err_10 && cfg_5 == clk_4 ; endproperty \n property name; @(negedge sys_clk_18) ( status_output_buffer_16 ) == ( 7'b1100101 ) |-> rx_9 == rx_10 && err_9 == cfg_13 && core_6 == rx_16 ; endproperty \n property name; ( status_output_buffer_16 ) != 7'b1011001 && @(negedge sys_clk_18) ( status_output_buffer_16 ) != 7'b1100101  |-> hw_12 == clk_5 && clk_15 == cfg_14 && fsm_11 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "case ( start_address_13 ) \n   5'b11101 : begin\n     err_2 <= data_1\n     cfg_18 <= hw_11\n     data_14 = core_10;\n   end\n   7'b0x101x0 : begin\n     chip_12 <= cfg_1\n     reg_2 = cfg_5\n     err_19 = hw_6;\n   end\n   default : begin \n     auth_4 <= data_3\n     rx_13 = tx_9\n     fsm_3 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( start_address_13 ) == ( 5'b11101 ) |-> err_2 == data_1 && cfg_18 == hw_11 && data_14 == core_10 ; endproperty \n property name; @(posedge sys_clk_3) ( start_address_13 ) == ( 7'b0x101x0 ) |-> chip_12 == cfg_1 && reg_2 == cfg_5 && err_19 == hw_6 ; endproperty \n property name; ( start_address_13 ) != 5'b11101 && @(posedge sys_clk_3) ( start_address_13 ) != 7'b0x101x0  |-> auth_4 == data_3 && rx_13 == tx_9 && fsm_3 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( command_register_7 ) \n   7'bx100100 : begin\n     core_12 = rx_11\n     err_13 = sig_1\n     cfg_11 <= clk_20;\n   end\n   7'b11xxx0x : begin\n     tx_4 <= rx_5\n     rx_16 <= clk_17\n     auth_4 = err_11;\n   end\n   default : begin \n     fsm_6 = auth_1\n     tx_12 = chip_8\n     err_5 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_12) ( command_register_7 ) == ( 7'bx100100 ) |-> core_12 == rx_11 && err_13 == sig_1 && cfg_11 == clk_20 ; endproperty \n property name; @(negedge mem_clock_12) ( command_register_7 ) == ( 7'b11xxx0x ) |-> tx_4 == rx_5 && rx_16 == clk_17 && auth_4 == err_11 ; endproperty \n property name; ( command_register_7 ) != 7'bx100100 && @(negedge mem_clock_12) ( command_register_7 ) != 7'b11xxx0x  |-> fsm_6 == auth_1 && tx_12 == chip_8 && err_5 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "case ( write_enable_16 ) \n   7'bx01x011 : begin\n     tx_8 = reg_19\n     rx_2 = rx_12\n     rst_15 <= hw_3;\n   end\n   7'h2 : begin\n     core_2 <= clk_14\n     err_6 = cfg_8\n     rst_8 = sig_5;\n   end\n   7'bxxxx10x : begin\n     core_13 = rx_19\n     auth_15 = rst_19\n     core_19 = core_8;\n   end\n   default : begin \n     sig_2 = fsm_12\n     reg_18 <= rx_7\n     cfg_1 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( write_enable_16 ) == ( 7'bx01x011 ) |-> tx_8 == reg_19 && rx_2 == rx_12 && rst_15 == hw_3 ; endproperty \n property name; @(posedge core_clock_12) ( write_enable_16 ) == ( 7'h2 ) |-> core_2 == clk_14 && err_6 == cfg_8 && rst_8 == sig_5 ; endproperty \n property name; @(posedge core_clock_12) ( write_enable_16 ) == ( 7'bxxxx10x ) |-> core_13 == rx_19 && auth_15 == rst_19 && core_19 == core_8 ; endproperty \n property name; ( write_enable_16 ) != 7'bx01x011 && ( write_enable_16 ) != 7'h2 && @(posedge core_clock_12) ( write_enable_16 ) != 7'bxxxx10x  |-> sig_2 == fsm_12 && reg_18 == rx_7 && cfg_1 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( read_enable_15 ) \n   7'b1111101 : begin\n     fsm_8 <= hw_14\n     cfg_17 <= clk_4;\n   end\n   default : begin \n     cfg_6 = chip_4\n     rx_5 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( read_enable_15 ) == ( 7'b1111101 ) |-> fsm_8 == hw_14 && cfg_17 == clk_4 ; endproperty \n property name; @(posedge bus_clock_8) ( read_enable_15 ) != 7'b1111101  |-> cfg_6 == chip_4 && rx_5 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'b0100101 : begin\n     err_13 <= sig_12\n     clk_13 = core_18;\n   end\n   4'bxx11 : begin\n     tx_12 = core_11\n     reg_19 = tx_17;\n   end\n   7'b001x010 : begin\n     hw_6 <= hw_3\n     sig_10 = err_16;\n   end\n   default : begin \n     data_11 <= reg_6\n     hw_5 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( control_flag_9 ) == ( 7'b0100101 ) |-> err_13 == sig_12 && clk_13 == core_18 ; endproperty \n property name; @(posedge clock_div_9) ( control_flag_9 ) == ( 4'bxx11 ) |-> tx_12 == core_11 && reg_19 == tx_17 ; endproperty \n property name; @(posedge clock_div_9) ( control_flag_9 ) == ( 7'b001x010 ) |-> hw_6 == hw_3 && sig_10 == err_16 ; endproperty \n property name; ( control_flag_9 ) != 7'b0100101 && ( control_flag_9 ) != 4'bxx11 && @(posedge clock_div_9) ( control_flag_9 ) != 7'b001x010  |-> data_11 == reg_6 && hw_5 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( write_enable_18 ) \n   6'h8 : begin\n     err_9 = rst_15\n     core_4 <= fsm_17\n     auth_2 = rst_3;\n   end\n   6'bxxxx1x : begin\n     err_14 <= data_19\n     rx_9 <= rx_13\n     sig_15 = clk_19;\n   end\n   default : begin \n     reg_2 = core_6\n     chip_7 = err_5\n     clk_11 <= sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( write_enable_18 ) == ( 6'h8 ) |-> err_9 == rst_15 && core_4 == fsm_17 && auth_2 == rst_3 ; endproperty \n property name; @(negedge clk_out_2) ( write_enable_18 ) == ( 6'bxxxx1x ) |-> err_14 == data_19 && rx_9 == rx_13 && sig_15 == clk_19 ; endproperty \n property name; ( write_enable_18 ) != 6'h8 && @(negedge clk_out_2) ( write_enable_18 ) != 6'bxxxx1x  |-> reg_2 == core_6 && chip_7 == err_5 && clk_11 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( control_register_status_status_17 ) \n   6'b0x1000 : begin\n     rx_17 <= auth_20\n     tx_19 = sig_9\n     sig_5 <= data_15;\n   end\n   6'b1xx001 : begin\n     auth_11 <= hw_10\n     rx_4 <= err_7\n     auth_2 = rst_11;\n   end\n   default : begin \n     chip_11 <= chip_1\n     reg_18 = reg_10\n     err_9 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_3) ( control_register_status_status_17 ) == ( 6'b0x1000 ) |-> rx_17 == auth_20 && tx_19 == sig_9 && sig_5 == data_15 ; endproperty \n property name; @(negedge clk_reset_3) ( control_register_status_status_17 ) == ( 6'b1xx001 ) |-> auth_11 == hw_10 && rx_4 == err_7 && auth_2 == rst_11 ; endproperty \n property name; ( control_register_status_status_17 ) != 6'b0x1000 && @(negedge clk_reset_3) ( control_register_status_status_17 ) != 6'b1xx001  |-> chip_11 == chip_1 && reg_18 == reg_10 && err_9 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "case ( write_enable_4 ) \n   sig_19 : begin\n     sig_16 = rst_16\n     auth_19 = chip_18;\n   end\n   default : begin \n     core_10 = err_20\n     hw_10 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( write_enable_4 ) == ( sig_19 ) |-> sig_16 == rst_16 && auth_19 == chip_18 ; endproperty \n property name; @(posedge clk_enable_13) ( write_enable_4 ) != sig_19  |-> core_10 == err_20 && hw_10 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   6'b11xx10 : begin\n     fsm_17 <= chip_12\n     rx_20 = hw_20;\n   end\n   err_6 : begin\n     clk_7 = chip_15\n     err_7 = clk_16;\n   end\n   default : begin \n     clk_2 = fsm_18\n     auth_11 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_8) ( data_buffer_17 ) == ( 6'b11xx10 ) |-> fsm_17 == chip_12 && rx_20 == hw_20 ; endproperty \n property name; @(posedge clk_gen_8) ( data_buffer_17 ) == ( err_6 ) |-> clk_7 == chip_15 && err_7 == clk_16 ; endproperty \n property name; ( data_buffer_17 ) != 6'b11xx10 && @(posedge clk_gen_8) ( data_buffer_17 ) != err_6  |-> clk_2 == fsm_18 && auth_11 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   6'b110x0x : begin\n     sig_18 = err_19\n     tx_9 = reg_3\n     core_8 = fsm_14;\n   end\n   4'hd : begin\n     data_16 = fsm_18\n     core_16 <= chip_4\n     clk_20 = hw_8;\n   end\n   default : begin \n     rx_7 <= err_16\n     err_5 <= tx_8\n     rst_19 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( control_status_buffer_8 ) == ( 6'b110x0x ) |-> sig_18 == err_19 && tx_9 == reg_3 && core_8 == fsm_14 ; endproperty \n property name; @(posedge ref_clk_12) ( control_status_buffer_8 ) == ( 4'hd ) |-> data_16 == fsm_18 && core_16 == chip_4 && clk_20 == hw_8 ; endproperty \n property name; ( control_status_buffer_8 ) != 6'b110x0x && @(posedge ref_clk_12) ( control_status_buffer_8 ) != 4'hd  |-> rx_7 == err_16 && err_5 == tx_8 && rst_19 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( control_status_3 ) \n   6'b111110 : begin\n     fsm_6 = data_3\n     rx_20 <= rst_14\n     data_9 = tx_6;\n   end\n   6'h24 : begin\n     fsm_18 = rx_18\n     sig_9 <= err_14\n     chip_19 = cfg_20;\n   end\n   default : begin \n     auth_3 <= clk_17\n     auth_10 = cfg_19\n     rx_10 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( control_status_3 ) == ( 6'b111110 ) |-> fsm_6 == data_3 && rx_20 == rst_14 && data_9 == tx_6 ; endproperty \n property name; @(posedge cpu_clock_1) ( control_status_3 ) == ( 6'h24 ) |-> fsm_18 == rx_18 && sig_9 == err_14 && chip_19 == cfg_20 ; endproperty \n property name; ( control_status_3 ) != 6'b111110 && @(posedge cpu_clock_1) ( control_status_3 ) != 6'h24  |-> auth_3 == clk_17 && auth_10 == cfg_19 && rx_10 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( interrupt_control_status_2 ) \n   7'b0xx10x0 : begin\n     sig_16 <= fsm_3\n     rst_18 <= core_16;\n   end\n   7'b0x00x10 : begin\n     fsm_8 <= auth_4\n     hw_2 <= hw_6;\n   end\n   default : begin \n     data_10 = cfg_12\n     core_20 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_20) ( interrupt_control_status_2 ) == ( 7'b0xx10x0 ) |-> sig_16 == fsm_3 && rst_18 == core_16 ; endproperty \n property name; @(posedge clock_ctrl_20) ( interrupt_control_status_2 ) == ( 7'b0x00x10 ) |-> fsm_8 == auth_4 && hw_2 == hw_6 ; endproperty \n property name; ( interrupt_control_status_2 ) != 7'b0xx10x0 && @(posedge clock_ctrl_20) ( interrupt_control_status_2 ) != 7'b0x00x10  |-> data_10 == cfg_12 && core_20 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "case ( data_control_status_8 ) \n   6'b000011 : begin\n     clk_10 = err_11\n     core_3 <= clk_18;\n   end\n   default : begin \n     reg_5 <= chip_5\n     hw_3 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_15) ( data_control_status_8 ) == ( 6'b000011 ) |-> clk_10 == err_11 && core_3 == clk_18 ; endproperty \n property name; @(posedge clk_signal_15) ( data_control_status_8 ) != 6'b000011  |-> reg_5 == chip_5 && hw_3 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_15"
    },
    {
        "Code": "case ( counter_2 ) \n   7'h34 : begin\n     rst_15 = core_7\n     reg_10 <= hw_17\n     err_9 <= rst_2;\n   end\n   7'b10100x1 : begin\n     rst_6 <= core_14\n     sig_2 = hw_12\n     tx_17 <= cfg_18;\n   end\n   6'b010110 : begin\n     err_3 = chip_20\n     sig_7 = fsm_6\n     sig_4 <= hw_16;\n   end\n   default : begin \n     data_5 <= sig_8\n     rst_18 = cfg_11\n     tx_4 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( counter_2 ) == ( 7'h34 ) |-> rst_15 == core_7 && reg_10 == hw_17 && err_9 == rst_2 ; endproperty \n property name; @(posedge clk_gen_20) ( counter_2 ) == ( 7'b10100x1 ) |-> rst_6 == core_14 && sig_2 == hw_12 && tx_17 == cfg_18 ; endproperty \n property name; @(posedge clk_gen_20) ( counter_2 ) == ( 6'b010110 ) |-> err_3 == chip_20 && sig_7 == fsm_6 && sig_4 == hw_16 ; endproperty \n property name; ( counter_2 ) != 7'h34 && ( counter_2 ) != 7'b10100x1 && @(posedge clk_gen_20) ( counter_2 ) != 6'b010110  |-> data_5 == sig_8 && rst_18 == cfg_11 && tx_4 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( status_flag_15 ) \n   7'bxxx0100 : begin\n     fsm_3 = data_18\n     chip_1 <= hw_20;\n   end\n   7'bx00xxxx : begin\n     chip_9 = data_15\n     clk_9 <= cfg_4;\n   end\n   7'b0xxxxxx : begin\n     clk_17 <= fsm_15\n     auth_15 = fsm_1;\n   end\n   default : begin \n     core_7 = chip_9\n     hw_2 <= auth_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_11) ( status_flag_15 ) == ( 7'bxxx0100 ) |-> fsm_3 == data_18 && chip_1 == hw_20 ; endproperty \n property name; @(negedge cpu_clock_11) ( status_flag_15 ) == ( 7'bx00xxxx ) |-> chip_9 == data_15 && clk_9 == cfg_4 ; endproperty \n property name; @(negedge cpu_clock_11) ( status_flag_15 ) == ( 7'b0xxxxxx ) |-> clk_17 == fsm_15 && auth_15 == fsm_1 ; endproperty \n property name; ( status_flag_15 ) != 7'bxxx0100 && ( status_flag_15 ) != 7'bx00xxxx && @(negedge cpu_clock_11) ( status_flag_15 ) != 7'b0xxxxxx  |-> core_7 == chip_9 && hw_2 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "case ( start_signal_20 ) \n   7'b10x1010 : begin\n     chip_20 <= rx_8\n     cfg_14 = rst_4;\n   end\n   default : begin \n     hw_11 <= cfg_4\n     cfg_15 <= chip_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_6) ( start_signal_20 ) == ( 7'b10x1010 ) |-> chip_20 == rx_8 && cfg_14 == rst_4 ; endproperty \n property name; @(negedge sys_clk_6) ( start_signal_20 ) != 7'b10x1010  |-> hw_11 == cfg_4 && cfg_15 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_6"
    },
    {
        "Code": "case ( control_status_9 ) \n   5'b01x1x : begin\n     data_10 = auth_18\n     clk_4 = err_3;\n   end\n   default : begin \n     cfg_13 = fsm_3\n     hw_6 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_20) ( control_status_9 ) == ( 5'b01x1x ) |-> data_10 == auth_18 && clk_4 == err_3 ; endproperty \n property name; @(negedge core_clock_20) ( control_status_9 ) != 5'b01x1x  |-> cfg_13 == fsm_3 && hw_6 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "case ( control_input_status_6 ) \n   data_6 : begin\n     auth_4 <= chip_11\n     chip_16 = cfg_16\n     reg_13 = core_9;\n   end\n   default : begin \n     fsm_14 = clk_16\n     tx_19 <= clk_10\n     chip_11 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( control_input_status_6 ) == ( data_6 ) |-> auth_4 == chip_11 && chip_16 == cfg_16 && reg_13 == core_9 ; endproperty \n property name; @(negedge main_clk_16) ( control_input_status_6 ) != data_6  |-> fsm_14 == clk_16 && tx_19 == clk_10 && chip_11 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( status_output_15 ) \n   7'b1000100 : begin\n     rx_2 = sig_17\n     reg_1 = auth_20;\n   end\n   7'b0xxx0xx : begin\n     clk_12 = core_17\n     err_18 = core_18;\n   end\n   7'bxxx01x0 : begin\n     rst_15 = rx_13\n     cfg_8 = data_14;\n   end\n   default : begin \n     reg_9 <= rst_13\n     core_17 <= cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_4) ( status_output_15 ) == ( 7'b1000100 ) |-> rx_2 == sig_17 && reg_1 == auth_20 ; endproperty \n property name; @(negedge ref_clk_4) ( status_output_15 ) == ( 7'b0xxx0xx ) |-> clk_12 == core_17 && err_18 == core_18 ; endproperty \n property name; @(negedge ref_clk_4) ( status_output_15 ) == ( 7'bxxx01x0 ) |-> rst_15 == rx_13 && cfg_8 == data_14 ; endproperty \n property name; ( status_output_15 ) != 7'b1000100 && ( status_output_15 ) != 7'b0xxx0xx && @(negedge ref_clk_4) ( status_output_15 ) != 7'bxxx01x0  |-> reg_9 == rst_13 && core_17 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_4"
    },
    {
        "Code": "case ( control_word_6 ) \n   7'h7b : begin\n     clk_11 = err_2\n     rst_2 = reg_17\n     data_4 = fsm_2;\n   end\n   default : begin \n     err_11 = tx_6\n     rx_4 <= clk_16\n     rst_11 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( control_word_6 ) == ( 7'h7b ) |-> clk_11 == err_2 && rst_2 == reg_17 && data_4 == fsm_2 ; endproperty \n property name; @(posedge sys_clk_6) ( control_word_6 ) != 7'h7b  |-> err_11 == tx_6 && rx_4 == clk_16 && rst_11 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( input_register_6 ) \n   7'b110x0x0 : begin\n     core_6 <= cfg_19\n     reg_2 = hw_19;\n   end\n   7'b1011001 : begin\n     err_4 = err_18\n     err_2 = auth_1;\n   end\n   4'b1001 : begin\n     hw_1 <= clk_7\n     auth_4 = rx_14;\n   end\n   default : begin \n     reg_9 = fsm_15\n     core_16 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_18) ( input_register_6 ) == ( 7'b110x0x0 ) |-> core_6 == cfg_19 && reg_2 == hw_19 ; endproperty \n property name; @(posedge cpu_clock_18) ( input_register_6 ) == ( 7'b1011001 ) |-> err_4 == err_18 && err_2 == auth_1 ; endproperty \n property name; @(posedge cpu_clock_18) ( input_register_6 ) == ( 4'b1001 ) |-> hw_1 == clk_7 && auth_4 == rx_14 ; endproperty \n property name; ( input_register_6 ) != 7'b110x0x0 && ( input_register_6 ) != 7'b1011001 && @(posedge cpu_clock_18) ( input_register_6 ) != 4'b1001  |-> reg_9 == fsm_15 && core_16 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "case ( start_signal_14 ) \n   5'h1a : begin\n     core_7 <= core_13\n     core_17 = rst_11;\n   end\n   7'bx00xxxx : begin\n     fsm_5 = fsm_9\n     tx_4 = data_17;\n   end\n   7'h66 : begin\n     err_18 <= auth_3\n     chip_15 = rx_18;\n   end\n   default : begin \n     rx_13 = err_16\n     data_13 = rx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_4) ( start_signal_14 ) == ( 5'h1a ) |-> core_7 == core_13 && core_17 == rst_11 ; endproperty \n property name; @(posedge sys_clk_4) ( start_signal_14 ) == ( 7'bx00xxxx ) |-> fsm_5 == fsm_9 && tx_4 == data_17 ; endproperty \n property name; @(posedge sys_clk_4) ( start_signal_14 ) == ( 7'h66 ) |-> err_18 == auth_3 && chip_15 == rx_18 ; endproperty \n property name; ( start_signal_14 ) != 5'h1a && ( start_signal_14 ) != 7'bx00xxxx && @(posedge sys_clk_4) ( start_signal_14 ) != 7'h66  |-> rx_13 == err_16 && data_13 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'b00x01x1 : begin\n     sig_1 = data_16\n     err_12 = cfg_18;\n   end\n   default : begin \n     auth_13 <= sig_17\n     rst_17 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_4) ( flag_register_3 ) == ( 7'b00x01x1 ) |-> sig_1 == data_16 && err_12 == cfg_18 ; endproperty \n property name; @(posedge fast_clk_4) ( flag_register_3 ) != 7'b00x01x1  |-> auth_13 == sig_17 && rst_17 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "case ( input_register_9 ) \n   6'b11x1xx : begin\n     reg_17 <= err_17\n     core_5 <= tx_10;\n   end\n   7'h4e : begin\n     clk_2 = rst_14\n     rx_19 <= hw_14;\n   end\n   3'b0x1 : begin\n     reg_13 <= tx_12\n     rx_8 <= rst_12;\n   end\n   default : begin \n     fsm_6 = tx_16\n     fsm_12 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_9) ( input_register_9 ) == ( 6'b11x1xx ) |-> reg_17 == err_17 && core_5 == tx_10 ; endproperty \n property name; @(negedge main_clk_9) ( input_register_9 ) == ( 7'h4e ) |-> clk_2 == rst_14 && rx_19 == hw_14 ; endproperty \n property name; @(negedge main_clk_9) ( input_register_9 ) == ( 3'b0x1 ) |-> reg_13 == tx_12 && rx_8 == rst_12 ; endproperty \n property name; ( input_register_9 ) != 6'b11x1xx && ( input_register_9 ) != 7'h4e && @(negedge main_clk_9) ( input_register_9 ) != 3'b0x1  |-> fsm_6 == tx_16 && fsm_12 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "case ( acknowledge_signal_18 ) \n   6'b1xx0xx : begin\n     clk_18 <= cfg_17\n     chip_5 <= core_8;\n   end\n   default : begin \n     data_10 <= rx_19\n     err_9 <= core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_10) ( acknowledge_signal_18 ) == ( 6'b1xx0xx ) |-> clk_18 == cfg_17 && chip_5 == core_8 ; endproperty \n property name; @(posedge clk_out_10) ( acknowledge_signal_18 ) != 6'b1xx0xx  |-> data_10 == rx_19 && err_9 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_10"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   6'bx00xxx : begin\n     data_19 = rx_4\n     rst_11 <= chip_6\n     sig_20 <= rst_14;\n   end\n   default : begin \n     err_8 = clk_14\n     err_1 <= fsm_1\n     chip_11 = hw_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_5) ( instruction_buffer_11 ) == ( 6'bx00xxx ) |-> data_19 == rx_4 && rst_11 == chip_6 && sig_20 == rst_14 ; endproperty \n property name; @(posedge clk_signal_5) ( instruction_buffer_11 ) != 6'bx00xxx  |-> err_8 == clk_14 && err_1 == fsm_1 && chip_11 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'b0000010 : begin\n     fsm_12 = rx_12\n     cfg_11 = chip_20;\n   end\n   3'b11x : begin\n     clk_9 = cfg_13\n     reg_10 = hw_20;\n   end\n   default : begin \n     err_2 = cfg_11\n     rx_8 = fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_8) ( read_data_9 ) == ( 7'b0000010 ) |-> fsm_12 == rx_12 && cfg_11 == chip_20 ; endproperty \n property name; @(posedge fast_clk_8) ( read_data_9 ) == ( 3'b11x ) |-> clk_9 == cfg_13 && reg_10 == hw_20 ; endproperty \n property name; ( read_data_9 ) != 7'b0000010 && @(posedge fast_clk_8) ( read_data_9 ) != 3'b11x  |-> err_2 == cfg_11 && rx_8 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_8"
    },
    {
        "Code": "case ( data_status_register_status_13 ) \n   5'b00011 : begin\n     rst_6 <= clk_18\n     auth_5 <= data_13;\n   end\n   6'b1x1111 : begin\n     cfg_13 = err_10\n     tx_13 = cfg_3;\n   end\n   default : begin \n     chip_15 <= rst_20\n     data_12 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_4) ( data_status_register_status_13 ) == ( 5'b00011 ) |-> rst_6 == clk_18 && auth_5 == data_13 ; endproperty \n property name; @(negedge bus_clock_4) ( data_status_register_status_13 ) == ( 6'b1x1111 ) |-> cfg_13 == err_10 && tx_13 == cfg_3 ; endproperty \n property name; ( data_status_register_status_13 ) != 5'b00011 && @(negedge bus_clock_4) ( data_status_register_status_13 ) != 6'b1x1111  |-> chip_15 == rst_20 && data_12 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "case ( command_word_20 ) \n   6'he : begin\n     auth_12 <= tx_12\n     clk_10 <= tx_17;\n   end\n   7'b1x01x0x : begin\n     data_8 = rx_9\n     hw_8 = sig_11;\n   end\n   default : begin \n     sig_11 <= core_1\n     reg_11 <= reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( command_word_20 ) == ( 6'he ) |-> auth_12 == tx_12 && clk_10 == tx_17 ; endproperty \n property name; @(negedge core_clock_8) ( command_word_20 ) == ( 7'b1x01x0x ) |-> data_8 == rx_9 && hw_8 == sig_11 ; endproperty \n property name; ( command_word_20 ) != 6'he && @(negedge core_clock_8) ( command_word_20 ) != 7'b1x01x0x  |-> sig_11 == core_1 && reg_11 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( ready_output_19 ) \n   7'bxxxxx01 : begin\n     data_7 = data_17\n     sig_14 = clk_13;\n   end\n   7'h50 : begin\n     cfg_18 <= err_14\n     err_11 = data_8;\n   end\n   default : begin \n     err_15 <= hw_20\n     reg_6 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_19) ( ready_output_19 ) == ( 7'bxxxxx01 ) |-> data_7 == data_17 && sig_14 == clk_13 ; endproperty \n property name; @(posedge clk_enable_19) ( ready_output_19 ) == ( 7'h50 ) |-> cfg_18 == err_14 && err_11 == data_8 ; endproperty \n property name; ( ready_output_19 ) != 7'bxxxxx01 && @(posedge clk_enable_19) ( ready_output_19 ) != 7'h50  |-> err_15 == hw_20 && reg_6 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "case ( acknowledge_7 ) \n   rx_18 : begin\n     sig_4 = fsm_3\n     fsm_4 <= chip_13;\n   end\n   default : begin \n     rx_7 <= chip_8\n     auth_14 <= cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_18) ( acknowledge_7 ) == ( rx_18 ) |-> sig_4 == fsm_3 && fsm_4 == chip_13 ; endproperty \n property name; @(negedge clk_in_18) ( acknowledge_7 ) != rx_18  |-> rx_7 == chip_8 && auth_14 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "case ( address_register_11 ) \n   7'bxxxx01x : begin\n     err_10 <= sig_20\n     rst_9 = hw_3;\n   end\n   default : begin \n     data_17 <= rx_5\n     core_19 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_15) ( address_register_11 ) == ( 7'bxxxx01x ) |-> err_10 == sig_20 && rst_9 == hw_3 ; endproperty \n property name; @(posedge clock_div_15) ( address_register_11 ) != 7'bxxxx01x  |-> data_17 == rx_5 && core_19 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "case ( control_register_status_2 ) \n   6'b00x1xx : begin\n     err_3 <= fsm_9\n     reg_9 <= err_9;\n   end\n   6'b01xxx0 : begin\n     cfg_1 <= fsm_1\n     auth_2 <= clk_19;\n   end\n   default : begin \n     sig_1 = rst_1\n     hw_13 = tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_7) ( control_register_status_2 ) == ( 6'b00x1xx ) |-> err_3 == fsm_9 && reg_9 == err_9 ; endproperty \n property name; @(negedge pll_clk_7) ( control_register_status_2 ) == ( 6'b01xxx0 ) |-> cfg_1 == fsm_1 && auth_2 == clk_19 ; endproperty \n property name; ( control_register_status_2 ) != 6'b00x1xx && @(negedge pll_clk_7) ( control_register_status_2 ) != 6'b01xxx0  |-> sig_1 == rst_1 && hw_13 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "case ( input_register_10 ) \n   7'b011xx10 : begin\n     cfg_8 = err_14\n     rst_16 <= tx_11;\n   end\n   7'b01xxx01 : begin\n     err_4 = tx_13\n     hw_9 <= sig_18;\n   end\n   7'b000xxx1 : begin\n     reg_1 <= clk_2\n     rx_12 = fsm_12;\n   end\n   default : begin \n     reg_3 <= cfg_18\n     clk_2 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_16) ( input_register_10 ) == ( 7'b011xx10 ) |-> cfg_8 == err_14 && rst_16 == tx_11 ; endproperty \n property name; @(posedge clk_reset_16) ( input_register_10 ) == ( 7'b01xxx01 ) |-> err_4 == tx_13 && hw_9 == sig_18 ; endproperty \n property name; @(posedge clk_reset_16) ( input_register_10 ) == ( 7'b000xxx1 ) |-> reg_1 == clk_2 && rx_12 == fsm_12 ; endproperty \n property name; ( input_register_10 ) != 7'b011xx10 && ( input_register_10 ) != 7'b01xxx01 && @(posedge clk_reset_16) ( input_register_10 ) != 7'b000xxx1  |-> reg_3 == cfg_18 && clk_2 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   7'h26 : begin\n     auth_7 <= err_7\n     reg_12 <= rx_8;\n   end\n   default : begin \n     chip_2 <= reg_17\n     rx_2 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_4) ( output_buffer_status_18 ) == ( 7'h26 ) |-> auth_7 == err_7 && reg_12 == rx_8 ; endproperty \n property name; @(posedge clk_reset_4) ( output_buffer_status_18 ) != 7'h26  |-> chip_2 == reg_17 && rx_2 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_4"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   5'h7 : begin\n     chip_13 = err_15\n     chip_4 = cfg_11\n     err_3 <= fsm_13;\n   end\n   default : begin \n     fsm_15 <= err_3\n     auth_4 = core_17\n     core_7 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_5) ( output_register_status_5 ) == ( 5'h7 ) |-> chip_13 == err_15 && chip_4 == cfg_11 && err_3 == fsm_13 ; endproperty \n property name; @(posedge core_clock_5) ( output_register_status_5 ) != 5'h7  |-> fsm_15 == err_3 && auth_4 == core_17 && core_7 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "case ( data_in_9 ) \n   7'hx : begin\n     err_10 = rx_1\n     reg_9 = core_13;\n   end\n   7'h26 : begin\n     tx_8 <= reg_20\n     auth_12 <= rst_20;\n   end\n   5'b0xxx0 : begin\n     core_11 = err_12\n     tx_2 = chip_4;\n   end\n   default : begin \n     cfg_8 <= chip_15\n     cfg_6 <= tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_5) ( data_in_9 ) == ( 7'hx ) |-> err_10 == rx_1 && reg_9 == core_13 ; endproperty \n property name; @(posedge clk_out_5) ( data_in_9 ) == ( 7'h26 ) |-> tx_8 == reg_20 && auth_12 == rst_20 ; endproperty \n property name; @(posedge clk_out_5) ( data_in_9 ) == ( 5'b0xxx0 ) |-> core_11 == err_12 && tx_2 == chip_4 ; endproperty \n property name; ( data_in_9 ) != 7'hx && ( data_in_9 ) != 7'h26 && @(posedge clk_out_5) ( data_in_9 ) != 5'b0xxx0  |-> cfg_8 == chip_15 && cfg_6 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "case ( write_enable_13 ) \n   7'b0xx0xx0 : begin\n     reg_13 <= chip_17\n     auth_4 <= sig_16\n     clk_9 <= data_10;\n   end\n   6'bxx0xxx : begin\n     rx_17 = tx_2\n     fsm_20 = tx_8\n     tx_12 <= rst_6;\n   end\n   default : begin \n     sig_16 = err_3\n     reg_17 = chip_7\n     chip_17 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_13) ( write_enable_13 ) == ( 7'b0xx0xx0 ) |-> reg_13 == chip_17 && auth_4 == sig_16 && clk_9 == data_10 ; endproperty \n property name; @(posedge bus_clock_13) ( write_enable_13 ) == ( 6'bxx0xxx ) |-> rx_17 == tx_2 && fsm_20 == tx_8 && tx_12 == rst_6 ; endproperty \n property name; ( write_enable_13 ) != 7'b0xx0xx0 && @(posedge bus_clock_13) ( write_enable_13 ) != 6'bxx0xxx  |-> sig_16 == err_3 && reg_17 == chip_7 && chip_17 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "case ( control_output_4 ) \n   7'b100x101 : begin\n     hw_9 <= hw_15\n     fsm_1 = core_19\n     err_19 = fsm_14;\n   end\n   default : begin \n     reg_18 <= rx_20\n     err_2 <= chip_11\n     chip_17 = data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_12) ( control_output_4 ) == ( 7'b100x101 ) |-> hw_9 == hw_15 && fsm_1 == core_19 && err_19 == fsm_14 ; endproperty \n property name; @(negedge bus_clock_12) ( control_output_4 ) != 7'b100x101  |-> reg_18 == rx_20 && err_2 == chip_11 && chip_17 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "case ( interrupt_control_status_16 ) \n   6'b0x0xx1 : begin\n     fsm_14 = core_16\n     data_9 = cfg_2\n     tx_10 <= chip_4;\n   end\n   7'bx00x001 : begin\n     hw_19 = rst_3\n     chip_7 = core_10\n     sig_11 <= auth_4;\n   end\n   6'b1xxx0x : begin\n     chip_17 = err_17\n     auth_10 = fsm_13\n     core_17 <= hw_3;\n   end\n   default : begin \n     hw_10 = chip_8\n     core_3 = auth_13\n     hw_7 <= rx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( interrupt_control_status_16 ) == ( 6'b0x0xx1 ) |-> fsm_14 == core_16 && data_9 == cfg_2 && tx_10 == chip_4 ; endproperty \n property name; @(negedge clk_signal_5) ( interrupt_control_status_16 ) == ( 7'bx00x001 ) |-> hw_19 == rst_3 && chip_7 == core_10 && sig_11 == auth_4 ; endproperty \n property name; @(negedge clk_signal_5) ( interrupt_control_status_16 ) == ( 6'b1xxx0x ) |-> chip_17 == err_17 && auth_10 == fsm_13 && core_17 == hw_3 ; endproperty \n property name; ( interrupt_control_status_16 ) != 6'b0x0xx1 && ( interrupt_control_status_16 ) != 7'bx00x001 && @(negedge clk_signal_5) ( interrupt_control_status_16 ) != 6'b1xxx0x  |-> hw_10 == chip_8 && core_3 == auth_13 && hw_7 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( command_word_1 ) \n   7'bxxx0xxx : begin\n     tx_14 = reg_4\n     rx_11 = rx_12\n     cfg_12 <= auth_17;\n   end\n   7'bx0xx1xx : begin\n     reg_19 <= auth_9\n     clk_5 <= fsm_5\n     rx_20 = err_8;\n   end\n   7'b100010x : begin\n     rst_7 <= reg_1\n     reg_18 <= chip_10\n     rst_11 <= reg_9;\n   end\n   default : begin \n     tx_12 = sig_9\n     sig_11 = hw_2\n     core_7 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_5) ( command_word_1 ) == ( 7'bxxx0xxx ) |-> tx_14 == reg_4 && rx_11 == rx_12 && cfg_12 == auth_17 ; endproperty \n property name; @(negedge clk_reset_5) ( command_word_1 ) == ( 7'bx0xx1xx ) |-> reg_19 == auth_9 && clk_5 == fsm_5 && rx_20 == err_8 ; endproperty \n property name; @(negedge clk_reset_5) ( command_word_1 ) == ( 7'b100010x ) |-> rst_7 == reg_1 && reg_18 == chip_10 && rst_11 == reg_9 ; endproperty \n property name; ( command_word_1 ) != 7'bxxx0xxx && ( command_word_1 ) != 7'bx0xx1xx && @(negedge clk_reset_5) ( command_word_1 ) != 7'b100010x  |-> tx_12 == sig_9 && sig_11 == hw_2 && core_7 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'b0100110 : begin\n     rst_19 = clk_15\n     clk_16 = rx_5\n     auth_13 <= clk_19;\n   end\n   7'h7 : begin\n     chip_2 <= fsm_6\n     auth_15 = fsm_18\n     cfg_1 = auth_10;\n   end\n   7'bx0xx0xx : begin\n     cfg_15 <= chip_19\n     sig_6 = chip_14\n     cfg_16 <= reg_6;\n   end\n   default : begin \n     hw_1 = auth_1\n     data_20 = cfg_16\n     hw_7 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_19) ( control_status_buffer_2 ) == ( 7'b0100110 ) |-> rst_19 == clk_15 && clk_16 == rx_5 && auth_13 == clk_19 ; endproperty \n property name; @(posedge mem_clock_19) ( control_status_buffer_2 ) == ( 7'h7 ) |-> chip_2 == fsm_6 && auth_15 == fsm_18 && cfg_1 == auth_10 ; endproperty \n property name; @(posedge mem_clock_19) ( control_status_buffer_2 ) == ( 7'bx0xx0xx ) |-> cfg_15 == chip_19 && sig_6 == chip_14 && cfg_16 == reg_6 ; endproperty \n property name; ( control_status_buffer_2 ) != 7'b0100110 && ( control_status_buffer_2 ) != 7'h7 && @(posedge mem_clock_19) ( control_status_buffer_2 ) != 7'bx0xx0xx  |-> hw_1 == auth_1 && data_20 == cfg_16 && hw_7 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "case ( data_in_4 ) \n   7'b1x01100 : begin\n     tx_3 <= auth_3\n     clk_16 = core_8;\n   end\n   6'h25 : begin\n     rx_15 = chip_1\n     core_19 = sig_10;\n   end\n   default : begin \n     chip_8 = data_16\n     cfg_20 <= cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_9) ( data_in_4 ) == ( 7'b1x01100 ) |-> tx_3 == auth_3 && clk_16 == core_8 ; endproperty \n property name; @(negedge clk_out_9) ( data_in_4 ) == ( 6'h25 ) |-> rx_15 == chip_1 && core_19 == sig_10 ; endproperty \n property name; ( data_in_4 ) != 7'b1x01100 && @(negedge clk_out_9) ( data_in_4 ) != 6'h25  |-> chip_8 == data_16 && cfg_20 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   7'bx11x0xx : begin\n     auth_1 <= rx_10\n     err_17 = data_14\n     fsm_4 = hw_7;\n   end\n   7'b11xx010 : begin\n     data_12 <= clk_6\n     tx_2 <= auth_9\n     auth_15 = chip_3;\n   end\n   fsm_2 : begin\n     reg_14 <= rx_16\n     chip_2 = fsm_19\n     clk_4 <= reg_2;\n   end\n   default : begin \n     core_14 <= rst_16\n     clk_3 <= rx_3\n     reg_20 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( ready_signal_17 ) == ( 7'bx11x0xx ) |-> auth_1 == rx_10 && err_17 == data_14 && fsm_4 == hw_7 ; endproperty \n property name; @(negedge clock_source_18) ( ready_signal_17 ) == ( 7'b11xx010 ) |-> data_12 == clk_6 && tx_2 == auth_9 && auth_15 == chip_3 ; endproperty \n property name; @(negedge clock_source_18) ( ready_signal_17 ) == ( fsm_2 ) |-> reg_14 == rx_16 && chip_2 == fsm_19 && clk_4 == reg_2 ; endproperty \n property name; ( ready_signal_17 ) != 7'bx11x0xx && ( ready_signal_17 ) != 7'b11xx010 && @(negedge clock_source_18) ( ready_signal_17 ) != fsm_2  |-> core_14 == rst_16 && clk_3 == rx_3 && reg_20 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( output_buffer_status_4 ) \n   7'h59 : begin\n     data_2 <= fsm_19\n     err_9 <= clk_15;\n   end\n   7'b1x1x1xx : begin\n     tx_10 = data_17\n     sig_8 = sig_7;\n   end\n   5'bx111x : begin\n     clk_13 = rst_11\n     sig_5 = hw_9;\n   end\n   default : begin \n     sig_4 <= reg_20\n     tx_19 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_1) ( output_buffer_status_4 ) == ( 7'h59 ) |-> data_2 == fsm_19 && err_9 == clk_15 ; endproperty \n property name; @(posedge bus_clock_1) ( output_buffer_status_4 ) == ( 7'b1x1x1xx ) |-> tx_10 == data_17 && sig_8 == sig_7 ; endproperty \n property name; @(posedge bus_clock_1) ( output_buffer_status_4 ) == ( 5'bx111x ) |-> clk_13 == rst_11 && sig_5 == hw_9 ; endproperty \n property name; ( output_buffer_status_4 ) != 7'h59 && ( output_buffer_status_4 ) != 7'b1x1x1xx && @(posedge bus_clock_1) ( output_buffer_status_4 ) != 5'bx111x  |-> sig_4 == reg_20 && tx_19 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "case ( control_status_buffer_18 ) \n   7'b1001x01 : begin\n     rx_19 <= hw_2\n     fsm_18 <= reg_11\n     auth_7 <= core_1;\n   end\n   6'b111x11 : begin\n     sig_19 = reg_3\n     tx_20 <= reg_18\n     auth_6 <= err_20;\n   end\n   default : begin \n     rst_2 = core_16\n     chip_10 <= err_5\n     err_6 <= chip_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_13) ( control_status_buffer_18 ) == ( 7'b1001x01 ) |-> rx_19 == hw_2 && fsm_18 == reg_11 && auth_7 == core_1 ; endproperty \n property name; @(posedge clk_osc_13) ( control_status_buffer_18 ) == ( 6'b111x11 ) |-> sig_19 == reg_3 && tx_20 == reg_18 && auth_6 == err_20 ; endproperty \n property name; ( control_status_buffer_18 ) != 7'b1001x01 && @(posedge clk_osc_13) ( control_status_buffer_18 ) != 6'b111x11  |-> rst_2 == core_16 && chip_10 == err_5 && err_6 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "case ( interrupt_request_13 ) \n   7'b1100010 : begin\n     data_2 <= core_15\n     chip_5 <= fsm_6;\n   end\n   default : begin \n     err_19 = auth_20\n     hw_18 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_12) ( interrupt_request_13 ) == ( 7'b1100010 ) |-> data_2 == core_15 && chip_5 == fsm_6 ; endproperty \n property name; @(posedge clk_osc_12) ( interrupt_request_13 ) != 7'b1100010  |-> err_19 == auth_20 && hw_18 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "case ( flag_register_19 ) \n   7'b10x000x : begin\n     tx_7 = data_8\n     sig_15 = fsm_19;\n   end\n   7'h2e : begin\n     cfg_5 <= auth_7\n     core_4 <= data_4;\n   end\n   default : begin \n     data_5 = tx_3\n     rst_14 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_12) ( flag_register_19 ) == ( 7'b10x000x ) |-> tx_7 == data_8 && sig_15 == fsm_19 ; endproperty \n property name; @(negedge clk_gen_12) ( flag_register_19 ) == ( 7'h2e ) |-> cfg_5 == auth_7 && core_4 == data_4 ; endproperty \n property name; ( flag_register_19 ) != 7'b10x000x && @(negedge clk_gen_12) ( flag_register_19 ) != 7'h2e  |-> data_5 == tx_3 && rst_14 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'b110x0xx : begin\n     sig_14 <= sig_10\n     fsm_7 <= data_18;\n   end\n   rst_6 : begin\n     reg_8 = reg_18\n     tx_18 = core_8;\n   end\n   6'b1x1x10 : begin\n     rx_14 = reg_6\n     tx_2 <= sig_19;\n   end\n   default : begin \n     data_1 <= sig_11\n     rst_8 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_17) ( control_register_status_status_14 ) == ( 7'b110x0xx ) |-> sig_14 == sig_10 && fsm_7 == data_18 ; endproperty \n property name; @(negedge clk_reset_17) ( control_register_status_status_14 ) == ( rst_6 ) |-> reg_8 == reg_18 && tx_18 == core_8 ; endproperty \n property name; @(negedge clk_reset_17) ( control_register_status_status_14 ) == ( 6'b1x1x10 ) |-> rx_14 == reg_6 && tx_2 == sig_19 ; endproperty \n property name; ( control_register_status_status_14 ) != 7'b110x0xx && ( control_register_status_status_14 ) != rst_6 && @(negedge clk_reset_17) ( control_register_status_status_14 ) != 6'b1x1x10  |-> data_1 == sig_11 && rst_8 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "case ( control_output_15 ) \n   4'b0xxx : begin\n     fsm_18 = rx_4\n     hw_19 <= reg_7\n     hw_1 <= data_3;\n   end\n   6'h35 : begin\n     clk_19 <= auth_20\n     rx_3 = sig_1\n     hw_5 = auth_17;\n   end\n   7'h60 : begin\n     core_18 <= sig_13\n     chip_16 = reg_12\n     tx_7 <= auth_10;\n   end\n   default : begin \n     reg_9 = rx_18\n     rx_6 <= sig_6\n     auth_17 = chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( control_output_15 ) == ( 4'b0xxx ) |-> fsm_18 == rx_4 && hw_19 == reg_7 && hw_1 == data_3 ; endproperty \n property name; @(negedge core_clock_8) ( control_output_15 ) == ( 6'h35 ) |-> clk_19 == auth_20 && rx_3 == sig_1 && hw_5 == auth_17 ; endproperty \n property name; @(negedge core_clock_8) ( control_output_15 ) == ( 7'h60 ) |-> core_18 == sig_13 && chip_16 == reg_12 && tx_7 == auth_10 ; endproperty \n property name; ( control_output_15 ) != 4'b0xxx && ( control_output_15 ) != 6'h35 && @(negedge core_clock_8) ( control_output_15 ) != 7'h60  |-> reg_9 == rx_18 && rx_6 == sig_6 && auth_17 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( output_register_status_7 ) \n   7'bxx01011 : begin\n     sig_9 <= cfg_11\n     hw_10 <= clk_5;\n   end\n   7'h1b : begin\n     reg_14 <= hw_8\n     data_13 <= rst_4;\n   end\n   7'b1x01000 : begin\n     chip_9 <= chip_17\n     reg_3 <= reg_6;\n   end\n   default : begin \n     err_5 = clk_17\n     chip_3 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( output_register_status_7 ) == ( 7'bxx01011 ) |-> sig_9 == cfg_11 && hw_10 == clk_5 ; endproperty \n property name; @(posedge ref_clk_10) ( output_register_status_7 ) == ( 7'h1b ) |-> reg_14 == hw_8 && data_13 == rst_4 ; endproperty \n property name; @(posedge ref_clk_10) ( output_register_status_7 ) == ( 7'b1x01000 ) |-> chip_9 == chip_17 && reg_3 == reg_6 ; endproperty \n property name; ( output_register_status_7 ) != 7'bxx01011 && ( output_register_status_7 ) != 7'h1b && @(posedge ref_clk_10) ( output_register_status_7 ) != 7'b1x01000  |-> err_5 == clk_17 && chip_3 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( status_register_buffer_14 ) \n   5'b100x1 : begin\n     hw_4 = rx_17\n     cfg_16 <= auth_12\n     rst_17 <= reg_12;\n   end\n   default : begin \n     sig_5 <= chip_9\n     err_17 = cfg_6\n     data_10 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( status_register_buffer_14 ) == ( 5'b100x1 ) |-> hw_4 == rx_17 && cfg_16 == auth_12 && rst_17 == reg_12 ; endproperty \n property name; @(posedge ref_clk_13) ( status_register_buffer_14 ) != 5'b100x1  |-> sig_5 == chip_9 && err_17 == cfg_6 && data_10 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( ready_signal_20 ) \n   6'bx10100 : begin\n     data_14 <= chip_19\n     fsm_17 <= fsm_2;\n   end\n   default : begin \n     auth_11 = fsm_18\n     cfg_3 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( ready_signal_20 ) == ( 6'bx10100 ) |-> data_14 == chip_19 && fsm_17 == fsm_2 ; endproperty \n property name; @(posedge clk_enable_16) ( ready_signal_20 ) != 6'bx10100  |-> auth_11 == fsm_18 && cfg_3 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   4'b0011 : begin\n     hw_14 <= clk_4\n     chip_20 <= err_11;\n   end\n   rst_6 : begin\n     sig_6 = reg_9\n     clk_18 = fsm_4;\n   end\n   default : begin \n     rx_14 = rx_15\n     data_6 <= tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( interrupt_control_19 ) == ( 4'b0011 ) |-> hw_14 == clk_4 && chip_20 == err_11 ; endproperty \n property name; @(posedge core_clock_12) ( interrupt_control_19 ) == ( rst_6 ) |-> sig_6 == reg_9 && clk_18 == fsm_4 ; endproperty \n property name; ( interrupt_control_19 ) != 4'b0011 && @(posedge core_clock_12) ( interrupt_control_19 ) != rst_6  |-> rx_14 == rx_15 && data_6 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( input_status_7 ) \n   5'h0 : begin\n     auth_2 <= reg_19\n     core_15 <= clk_17;\n   end\n   7'h50 : begin\n     data_3 = auth_15\n     fsm_12 <= fsm_2;\n   end\n   default : begin \n     sig_14 = reg_17\n     data_6 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_19) ( input_status_7 ) == ( 5'h0 ) |-> auth_2 == reg_19 && core_15 == clk_17 ; endproperty \n property name; @(negedge clk_osc_19) ( input_status_7 ) == ( 7'h50 ) |-> data_3 == auth_15 && fsm_12 == fsm_2 ; endproperty \n property name; ( input_status_7 ) != 5'h0 && @(negedge clk_osc_19) ( input_status_7 ) != 7'h50  |-> sig_14 == reg_17 && data_6 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "case ( data_ready_1 ) \n   7'b0xxx00x : begin\n     core_18 = hw_7\n     tx_13 <= sig_20\n     core_12 = sig_18;\n   end\n   default : begin \n     auth_12 = fsm_14\n     cfg_6 <= data_11\n     tx_7 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_2) ( data_ready_1 ) == ( 7'b0xxx00x ) |-> core_18 == hw_7 && tx_13 == sig_20 && core_12 == sig_18 ; endproperty \n property name; @(posedge core_clock_2) ( data_ready_1 ) != 7'b0xxx00x  |-> auth_12 == fsm_14 && cfg_6 == data_11 && tx_7 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "case ( control_signal_4 ) \n   6'b000001 : begin\n     core_3 = hw_10\n     core_18 <= sig_6;\n   end\n   7'bx1xx00x : begin\n     rx_20 = sig_5\n     hw_16 <= core_1;\n   end\n   default : begin \n     rst_5 <= fsm_15\n     rst_20 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_1) ( control_signal_4 ) == ( 6'b000001 ) |-> core_3 == hw_10 && core_18 == sig_6 ; endproperty \n property name; @(posedge ref_clk_1) ( control_signal_4 ) == ( 7'bx1xx00x ) |-> rx_20 == sig_5 && hw_16 == core_1 ; endproperty \n property name; ( control_signal_4 ) != 6'b000001 && @(posedge ref_clk_1) ( control_signal_4 ) != 7'bx1xx00x  |-> rst_5 == fsm_15 && rst_20 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "case ( output_register_status_12 ) \n   5'b1101x : begin\n     hw_4 = rst_2\n     sig_12 <= chip_6;\n   end\n   7'b011xx00 : begin\n     reg_11 = clk_2\n     core_1 <= core_16;\n   end\n   default : begin \n     cfg_19 = hw_2\n     reg_15 <= rx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_11) ( output_register_status_12 ) == ( 5'b1101x ) |-> hw_4 == rst_2 && sig_12 == chip_6 ; endproperty \n property name; @(posedge cpu_clock_11) ( output_register_status_12 ) == ( 7'b011xx00 ) |-> reg_11 == clk_2 && core_1 == core_16 ; endproperty \n property name; ( output_register_status_12 ) != 5'b1101x && @(posedge cpu_clock_11) ( output_register_status_12 ) != 7'b011xx00  |-> cfg_19 == hw_2 && reg_15 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "case ( status_output_19 ) \n   7'b010x01x : begin\n     err_14 = sig_14\n     auth_19 = auth_1;\n   end\n   sig_19 : begin\n     cfg_11 = core_11\n     reg_17 <= hw_13;\n   end\n   default : begin \n     clk_13 = reg_17\n     reg_16 = reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_16) ( status_output_19 ) == ( 7'b010x01x ) |-> err_14 == sig_14 && auth_19 == auth_1 ; endproperty \n property name; @(posedge clk_osc_16) ( status_output_19 ) == ( sig_19 ) |-> cfg_11 == core_11 && reg_17 == hw_13 ; endproperty \n property name; ( status_output_19 ) != 7'b010x01x && @(posedge clk_osc_16) ( status_output_19 ) != sig_19  |-> clk_13 == reg_17 && reg_16 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_16"
    },
    {
        "Code": "case ( data_control_13 ) \n   7'bx101x1x : begin\n     chip_17 <= rst_4\n     tx_7 = auth_16\n     sig_17 <= data_9;\n   end\n   default : begin \n     err_4 = rx_8\n     data_13 = reg_6\n     rx_7 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_12) ( data_control_13 ) == ( 7'bx101x1x ) |-> chip_17 == rst_4 && tx_7 == auth_16 && sig_17 == data_9 ; endproperty \n property name; @(negedge clk_in_12) ( data_control_13 ) != 7'bx101x1x  |-> err_4 == rx_8 && data_13 == reg_6 && rx_7 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "case ( control_register_status_4 ) \n   7'h2 : begin\n     data_6 = data_15\n     chip_19 <= cfg_17;\n   end\n   default : begin \n     err_19 = err_3\n     fsm_13 = tx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_7) ( control_register_status_4 ) == ( 7'h2 ) |-> data_6 == data_15 && chip_19 == cfg_17 ; endproperty \n property name; @(posedge clk_reset_7) ( control_register_status_4 ) != 7'h2  |-> err_19 == err_3 && fsm_13 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "case ( data_register_status_5 ) \n   6'b00xxx1 : begin\n     cfg_7 <= chip_12\n     err_17 = fsm_10\n     cfg_10 <= clk_9;\n   end\n   core_7 : begin\n     data_1 = clk_1\n     chip_16 <= tx_16\n     err_15 <= err_2;\n   end\n   default : begin \n     fsm_7 = sig_11\n     chip_1 <= data_11\n     core_8 <= sig_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_13) ( data_register_status_5 ) == ( 6'b00xxx1 ) |-> cfg_7 == chip_12 && err_17 == fsm_10 && cfg_10 == clk_9 ; endproperty \n property name; @(negedge fast_clk_13) ( data_register_status_5 ) == ( core_7 ) |-> data_1 == clk_1 && chip_16 == tx_16 && err_15 == err_2 ; endproperty \n property name; ( data_register_status_5 ) != 6'b00xxx1 && @(negedge fast_clk_13) ( data_register_status_5 ) != core_7  |-> fsm_7 == sig_11 && chip_1 == data_11 && core_8 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "case ( start_bit_12 ) \n   6'bxx111x : begin\n     clk_19 = auth_8\n     rst_17 <= fsm_7\n     core_13 <= fsm_14;\n   end\n   default : begin \n     tx_6 <= tx_4\n     err_12 = sig_3\n     rst_3 <= tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_8) ( start_bit_12 ) == ( 6'bxx111x ) |-> clk_19 == auth_8 && rst_17 == fsm_7 && core_13 == fsm_14 ; endproperty \n property name; @(negedge clk_gen_8) ( start_bit_12 ) != 6'bxx111x  |-> tx_6 == tx_4 && err_12 == sig_3 && rst_3 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "case ( start_signal_16 ) \n   5'h5 : begin\n     err_9 = fsm_12\n     sig_15 = core_8\n     rx_6 <= hw_16;\n   end\n   7'h66 : begin\n     hw_3 = rx_1\n     rst_15 = reg_7\n     fsm_15 = core_14;\n   end\n   7'hxx : begin\n     clk_2 = chip_15\n     clk_18 = data_14\n     auth_14 <= reg_13;\n   end\n   default : begin \n     hw_13 = clk_11\n     chip_17 <= cfg_17\n     sig_4 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_6) ( start_signal_16 ) == ( 5'h5 ) |-> err_9 == fsm_12 && sig_15 == core_8 && rx_6 == hw_16 ; endproperty \n property name; @(negedge clk_reset_6) ( start_signal_16 ) == ( 7'h66 ) |-> hw_3 == rx_1 && rst_15 == reg_7 && fsm_15 == core_14 ; endproperty \n property name; @(negedge clk_reset_6) ( start_signal_16 ) == ( 7'hxx ) |-> clk_2 == chip_15 && clk_18 == data_14 && auth_14 == reg_13 ; endproperty \n property name; ( start_signal_16 ) != 5'h5 && ( start_signal_16 ) != 7'h66 && @(negedge clk_reset_6) ( start_signal_16 ) != 7'hxx  |-> hw_13 == clk_11 && chip_17 == cfg_17 && sig_4 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "case ( control_valid_16 ) \n   3'b1x0 : begin\n     data_2 = hw_19\n     sig_6 = tx_17;\n   end\n   default : begin \n     reg_15 <= rst_18\n     clk_2 = fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_3) ( control_valid_16 ) == ( 3'b1x0 ) |-> data_2 == hw_19 && sig_6 == tx_17 ; endproperty \n property name; @(negedge clk_osc_3) ( control_valid_16 ) != 3'b1x0  |-> reg_15 == rst_18 && clk_2 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "case ( output_control_4 ) \n   7'bxx0001x : begin\n     cfg_20 <= cfg_19\n     rx_19 <= cfg_9\n     reg_10 = tx_9;\n   end\n   default : begin \n     data_3 = auth_5\n     core_1 <= cfg_8\n     auth_1 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_11) ( output_control_4 ) == ( 7'bxx0001x ) |-> cfg_20 == cfg_19 && rx_19 == cfg_9 && reg_10 == tx_9 ; endproperty \n property name; @(posedge clock_div_11) ( output_control_4 ) != 7'bxx0001x  |-> data_3 == auth_5 && core_1 == cfg_8 && auth_1 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_11"
    },
    {
        "Code": "case ( transfer_complete_15 ) \n   6'bxxx1x1 : begin\n     rst_14 <= tx_16\n     fsm_3 <= rx_14\n     tx_6 = fsm_4;\n   end\n   7'h48 : begin\n     rx_3 = clk_9\n     fsm_20 <= chip_16\n     reg_5 = rx_18;\n   end\n   default : begin \n     cfg_14 <= auth_18\n     chip_1 <= auth_4\n     rst_5 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( transfer_complete_15 ) == ( 6'bxxx1x1 ) |-> rst_14 == tx_16 && fsm_3 == rx_14 && tx_6 == fsm_4 ; endproperty \n property name; @(negedge ref_clk_9) ( transfer_complete_15 ) == ( 7'h48 ) |-> rx_3 == clk_9 && fsm_20 == chip_16 && reg_5 == rx_18 ; endproperty \n property name; ( transfer_complete_15 ) != 6'bxxx1x1 && @(negedge ref_clk_9) ( transfer_complete_15 ) != 7'h48  |-> cfg_14 == auth_18 && chip_1 == auth_4 && rst_5 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( start_bit_11 ) \n   7'b11x0111 : begin\n     data_5 = chip_5\n     auth_4 <= core_5\n     core_3 <= fsm_2;\n   end\n   7'b0x00xx1 : begin\n     reg_5 = fsm_6\n     rst_18 <= fsm_15\n     rx_17 = hw_3;\n   end\n   default : begin \n     data_18 = err_6\n     reg_17 <= chip_20\n     rst_2 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_20) ( start_bit_11 ) == ( 7'b11x0111 ) |-> data_5 == chip_5 && auth_4 == core_5 && core_3 == fsm_2 ; endproperty \n property name; @(negedge fast_clk_20) ( start_bit_11 ) == ( 7'b0x00xx1 ) |-> reg_5 == fsm_6 && rst_18 == fsm_15 && rx_17 == hw_3 ; endproperty \n property name; ( start_bit_11 ) != 7'b11x0111 && @(negedge fast_clk_20) ( start_bit_11 ) != 7'b0x00xx1  |-> data_18 == err_6 && reg_17 == chip_20 && rst_2 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "case ( flag_control_14 ) \n   7'b111000x : begin\n     clk_20 <= fsm_3\n     auth_14 = clk_7\n     fsm_8 <= hw_4;\n   end\n   7'b10xx0x0 : begin\n     reg_6 = data_7\n     hw_7 <= hw_6\n     rst_10 <= tx_6;\n   end\n   default : begin \n     chip_10 <= rst_17\n     hw_1 = err_19\n     auth_17 <= data_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( flag_control_14 ) == ( 7'b111000x ) |-> clk_20 == fsm_3 && auth_14 == clk_7 && fsm_8 == hw_4 ; endproperty \n property name; @(posedge cpu_clock_1) ( flag_control_14 ) == ( 7'b10xx0x0 ) |-> reg_6 == data_7 && hw_7 == hw_6 && rst_10 == tx_6 ; endproperty \n property name; ( flag_control_14 ) != 7'b111000x && @(posedge cpu_clock_1) ( flag_control_14 ) != 7'b10xx0x0  |-> chip_10 == rst_17 && hw_1 == err_19 && auth_17 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'b1x1001x : begin\n     clk_18 = data_9\n     tx_17 = chip_18;\n   end\n   default : begin \n     rst_5 = core_10\n     clk_16 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_8) ( status_register_8 ) == ( 7'b1x1001x ) |-> clk_18 == data_9 && tx_17 == chip_18 ; endproperty \n property name; @(negedge cpu_clock_8) ( status_register_8 ) != 7'b1x1001x  |-> rst_5 == core_10 && clk_16 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "case ( control_signal_20 ) \n   3'b10x : begin\n     hw_20 <= fsm_5\n     data_9 = chip_19\n     rx_12 = core_18;\n   end\n   7'b00111x0 : begin\n     fsm_15 = rst_2\n     rst_20 <= clk_7\n     tx_13 <= data_20;\n   end\n   7'b10xx0x0 : begin\n     sig_16 = tx_16\n     core_19 <= sig_8\n     hw_8 <= cfg_8;\n   end\n   default : begin \n     fsm_14 <= hw_2\n     chip_13 = sig_19\n     reg_5 = hw_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_17) ( control_signal_20 ) == ( 3'b10x ) |-> hw_20 == fsm_5 && data_9 == chip_19 && rx_12 == core_18 ; endproperty \n property name; @(negedge clk_gen_17) ( control_signal_20 ) == ( 7'b00111x0 ) |-> fsm_15 == rst_2 && rst_20 == clk_7 && tx_13 == data_20 ; endproperty \n property name; @(negedge clk_gen_17) ( control_signal_20 ) == ( 7'b10xx0x0 ) |-> sig_16 == tx_16 && core_19 == sig_8 && hw_8 == cfg_8 ; endproperty \n property name; ( control_signal_20 ) != 3'b10x && ( control_signal_20 ) != 7'b00111x0 && @(negedge clk_gen_17) ( control_signal_20 ) != 7'b10xx0x0  |-> fsm_14 == hw_2 && chip_13 == sig_19 && reg_5 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_17"
    },
    {
        "Code": "case ( flag_control_1 ) \n   7'b001xxx1 : begin\n     err_1 <= chip_9\n     tx_2 = cfg_2;\n   end\n   7'b0x1x0xx : begin\n     clk_4 = tx_13\n     core_7 = reg_18;\n   end\n   7'b01xx0x1 : begin\n     clk_7 <= rst_6\n     fsm_14 = rx_5;\n   end\n   default : begin \n     hw_11 <= hw_4\n     reg_16 = data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_17) ( flag_control_1 ) == ( 7'b001xxx1 ) |-> err_1 == chip_9 && tx_2 == cfg_2 ; endproperty \n property name; @(negedge pll_clk_17) ( flag_control_1 ) == ( 7'b0x1x0xx ) |-> clk_4 == tx_13 && core_7 == reg_18 ; endproperty \n property name; @(negedge pll_clk_17) ( flag_control_1 ) == ( 7'b01xx0x1 ) |-> clk_7 == rst_6 && fsm_14 == rx_5 ; endproperty \n property name; ( flag_control_1 ) != 7'b001xxx1 && ( flag_control_1 ) != 7'b0x1x0xx && @(negedge pll_clk_17) ( flag_control_1 ) != 7'b01xx0x1  |-> hw_11 == hw_4 && reg_16 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_17"
    },
    {
        "Code": "case ( instruction_register_1 ) \n   6'h17 : begin\n     clk_3 = tx_7\n     data_12 <= hw_8\n     hw_20 = fsm_15;\n   end\n   default : begin \n     tx_19 = reg_3\n     rx_17 = rst_16\n     auth_12 <= err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_4) ( instruction_register_1 ) == ( 6'h17 ) |-> clk_3 == tx_7 && data_12 == hw_8 && hw_20 == fsm_15 ; endproperty \n property name; @(negedge async_clk_4) ( instruction_register_1 ) != 6'h17  |-> tx_19 == reg_3 && rx_17 == rst_16 && auth_12 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_4"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   7'b0010110 : begin\n     auth_4 = cfg_16\n     auth_8 <= rst_18;\n   end\n   default : begin \n     sig_19 <= chip_12\n     chip_5 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( input_buffer_14 ) == ( 7'b0010110 ) |-> auth_4 == cfg_16 && auth_8 == rst_18 ; endproperty \n property name; @(posedge clk_in_1) ( input_buffer_14 ) != 7'b0010110  |-> sig_19 == chip_12 && chip_5 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( mode_register_2 ) \n   7'b10100x1 : begin\n     chip_4 <= rx_1\n     data_19 = fsm_3;\n   end\n   6'bx0x000 : begin\n     fsm_18 = cfg_11\n     rx_20 = hw_5;\n   end\n   default : begin \n     cfg_1 <= auth_20\n     chip_19 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_16) ( mode_register_2 ) == ( 7'b10100x1 ) |-> chip_4 == rx_1 && data_19 == fsm_3 ; endproperty \n property name; @(posedge clk_reset_16) ( mode_register_2 ) == ( 6'bx0x000 ) |-> fsm_18 == cfg_11 && rx_20 == hw_5 ; endproperty \n property name; ( mode_register_2 ) != 7'b10100x1 && @(posedge clk_reset_16) ( mode_register_2 ) != 6'bx0x000  |-> cfg_1 == auth_20 && chip_19 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   7'b0x1x110 : begin\n     rx_13 = core_9\n     tx_6 <= reg_1\n     fsm_11 <= fsm_7;\n   end\n   7'bx0xx001 : begin\n     clk_5 <= rst_10\n     err_6 <= fsm_1\n     reg_15 = reg_3;\n   end\n   4'b10xx : begin\n     cfg_6 = hw_18\n     rst_7 = err_7\n     chip_3 <= auth_7;\n   end\n   default : begin \n     cfg_15 = clk_7\n     cfg_17 = hw_9\n     data_2 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_5) ( data_buffer_6 ) == ( 7'b0x1x110 ) |-> rx_13 == core_9 && tx_6 == reg_1 && fsm_11 == fsm_7 ; endproperty \n property name; @(negedge cpu_clock_5) ( data_buffer_6 ) == ( 7'bx0xx001 ) |-> clk_5 == rst_10 && err_6 == fsm_1 && reg_15 == reg_3 ; endproperty \n property name; @(negedge cpu_clock_5) ( data_buffer_6 ) == ( 4'b10xx ) |-> cfg_6 == hw_18 && rst_7 == err_7 && chip_3 == auth_7 ; endproperty \n property name; ( data_buffer_6 ) != 7'b0x1x110 && ( data_buffer_6 ) != 7'bx0xx001 && @(negedge cpu_clock_5) ( data_buffer_6 ) != 4'b10xx  |-> cfg_15 == clk_7 && cfg_17 == hw_9 && data_2 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "case ( control_flag_14 ) \n   6'bx0xx10 : begin\n     auth_16 <= cfg_1\n     fsm_18 <= rst_5\n     auth_4 = rst_8;\n   end\n   default : begin \n     err_6 = clk_10\n     core_5 = chip_2\n     core_7 <= sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_6) ( control_flag_14 ) == ( 6'bx0xx10 ) |-> auth_16 == cfg_1 && fsm_18 == rst_5 && auth_4 == rst_8 ; endproperty \n property name; @(posedge clk_out_6) ( control_flag_14 ) != 6'bx0xx10  |-> err_6 == clk_10 && core_5 == chip_2 && core_7 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_6"
    },
    {
        "Code": "case ( status_flag_11 ) \n   6'bx1x1x0 : begin\n     rst_11 <= hw_14\n     rx_6 <= cfg_20;\n   end\n   default : begin \n     tx_4 = chip_10\n     tx_6 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_2) ( status_flag_11 ) == ( 6'bx1x1x0 ) |-> rst_11 == hw_14 && rx_6 == cfg_20 ; endproperty \n property name; @(negedge clk_gen_2) ( status_flag_11 ) != 6'bx1x1x0  |-> tx_4 == chip_10 && tx_6 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'b0xxxxxx : begin\n     rst_13 = data_17\n     err_7 <= rst_6\n     reg_6 <= rx_6;\n   end\n   5'bxx0x1 : begin\n     hw_17 <= rst_8\n     err_3 = auth_13\n     chip_13 <= hw_8;\n   end\n   7'b0011001 : begin\n     core_11 = hw_6\n     auth_18 <= reg_7\n     cfg_2 = clk_1;\n   end\n   default : begin \n     err_10 = chip_5\n     auth_19 <= err_11\n     chip_2 = auth_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( control_data_18 ) == ( 7'b0xxxxxx ) |-> rst_13 == data_17 && err_7 == rst_6 && reg_6 == rx_6 ; endproperty \n property name; @(negedge clk_in_19) ( control_data_18 ) == ( 5'bxx0x1 ) |-> hw_17 == rst_8 && err_3 == auth_13 && chip_13 == hw_8 ; endproperty \n property name; @(negedge clk_in_19) ( control_data_18 ) == ( 7'b0011001 ) |-> core_11 == hw_6 && auth_18 == reg_7 && cfg_2 == clk_1 ; endproperty \n property name; ( control_data_18 ) != 7'b0xxxxxx && ( control_data_18 ) != 5'bxx0x1 && @(negedge clk_in_19) ( control_data_18 ) != 7'b0011001  |-> err_10 == chip_5 && auth_19 == err_11 && chip_2 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   7'b01100x1 : begin\n     rst_5 <= tx_2\n     data_9 = hw_1\n     hw_12 <= rx_11;\n   end\n   7'b1100000 : begin\n     rx_16 = core_11\n     cfg_6 <= cfg_20\n     chip_17 <= hw_3;\n   end\n   4'bx00x : begin\n     core_17 <= sig_11\n     rx_15 <= hw_15\n     core_13 = rx_7;\n   end\n   default : begin \n     rst_16 = chip_6\n     err_10 = cfg_12\n     auth_12 <= auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( ready_signal_5 ) == ( 7'b01100x1 ) |-> rst_5 == tx_2 && data_9 == hw_1 && hw_12 == rx_11 ; endproperty \n property name; @(posedge clk_gen_16) ( ready_signal_5 ) == ( 7'b1100000 ) |-> rx_16 == core_11 && cfg_6 == cfg_20 && chip_17 == hw_3 ; endproperty \n property name; @(posedge clk_gen_16) ( ready_signal_5 ) == ( 4'bx00x ) |-> core_17 == sig_11 && rx_15 == hw_15 && core_13 == rx_7 ; endproperty \n property name; ( ready_signal_5 ) != 7'b01100x1 && ( ready_signal_5 ) != 7'b1100000 && @(posedge clk_gen_16) ( ready_signal_5 ) != 4'bx00x  |-> rst_16 == chip_6 && err_10 == cfg_12 && auth_12 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   2'bx1 : begin\n     fsm_16 = clk_20\n     sig_3 <= err_3;\n   end\n   default : begin \n     cfg_1 <= err_4\n     reg_12 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_2) ( output_buffer_status_7 ) == ( 2'bx1 ) |-> fsm_16 == clk_20 && sig_3 == err_3 ; endproperty \n property name; @(posedge cpu_clock_2) ( output_buffer_status_7 ) != 2'bx1  |-> cfg_1 == err_4 && reg_12 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "case ( counter_19 ) \n   7'b00xx01x : begin\n     clk_13 = auth_10\n     hw_11 <= hw_6\n     auth_4 = tx_2;\n   end\n   4'bx1xx : begin\n     fsm_20 <= fsm_11\n     data_8 <= tx_3\n     hw_3 <= data_15;\n   end\n   6'b0x0010 : begin\n     auth_17 = chip_17\n     data_5 = rst_7\n     core_14 <= auth_20;\n   end\n   default : begin \n     core_12 = hw_3\n     clk_16 <= data_8\n     err_11 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_18) ( counter_19 ) == ( 7'b00xx01x ) |-> clk_13 == auth_10 && hw_11 == hw_6 && auth_4 == tx_2 ; endproperty \n property name; @(negedge async_clk_18) ( counter_19 ) == ( 4'bx1xx ) |-> fsm_20 == fsm_11 && data_8 == tx_3 && hw_3 == data_15 ; endproperty \n property name; @(negedge async_clk_18) ( counter_19 ) == ( 6'b0x0010 ) |-> auth_17 == chip_17 && data_5 == rst_7 && core_14 == auth_20 ; endproperty \n property name; ( counter_19 ) != 7'b00xx01x && ( counter_19 ) != 4'bx1xx && @(negedge async_clk_18) ( counter_19 ) != 6'b0x0010  |-> core_12 == hw_3 && clk_16 == data_8 && err_11 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_18"
    },
    {
        "Code": "case ( output_data_4 ) \n   7'b1x01000 : begin\n     chip_16 = fsm_10\n     core_7 = rx_2\n     tx_5 = sig_13;\n   end\n   default : begin \n     err_12 <= hw_5\n     rst_17 <= reg_14\n     auth_1 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( output_data_4 ) == ( 7'b1x01000 ) |-> chip_16 == fsm_10 && core_7 == rx_2 && tx_5 == sig_13 ; endproperty \n property name; @(posedge clock_div_8) ( output_data_4 ) != 7'b1x01000  |-> err_12 == hw_5 && rst_17 == reg_14 && auth_1 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   7'b10xx0x0 : begin\n     hw_13 <= chip_9\n     err_16 <= cfg_14;\n   end\n   6'b1111xx : begin\n     rst_19 = rx_12\n     sig_15 <= fsm_4;\n   end\n   default : begin \n     sig_5 <= sig_19\n     rx_6 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_20) ( interrupt_enable_9 ) == ( 7'b10xx0x0 ) |-> hw_13 == chip_9 && err_16 == cfg_14 ; endproperty \n property name; @(negedge sys_clk_20) ( interrupt_enable_9 ) == ( 6'b1111xx ) |-> rst_19 == rx_12 && sig_15 == fsm_4 ; endproperty \n property name; ( interrupt_enable_9 ) != 7'b10xx0x0 && @(negedge sys_clk_20) ( interrupt_enable_9 ) != 6'b1111xx  |-> sig_5 == sig_19 && rx_6 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_20"
    },
    {
        "Code": "case ( counter_11 ) \n   7'bx0x1x0x : begin\n     chip_9 = reg_5\n     sig_20 <= err_7;\n   end\n   default : begin \n     rst_19 <= clk_18\n     sig_5 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_17) ( counter_11 ) == ( 7'bx0x1x0x ) |-> chip_9 == reg_5 && sig_20 == err_7 ; endproperty \n property name; @(posedge clk_signal_17) ( counter_11 ) != 7'bx0x1x0x  |-> rst_19 == clk_18 && sig_5 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_17"
    },
    {
        "Code": "case ( counter_2 ) \n   6'h14 : begin\n     clk_17 <= clk_18\n     core_11 <= core_16\n     err_2 = fsm_4;\n   end\n   7'h45 : begin\n     err_12 = rst_14\n     clk_9 <= data_7\n     core_14 = rx_16;\n   end\n   default : begin \n     rx_1 = fsm_19\n     reg_13 = tx_3\n     tx_12 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_6) ( counter_2 ) == ( 6'h14 ) |-> clk_17 == clk_18 && core_11 == core_16 && err_2 == fsm_4 ; endproperty \n property name; @(negedge clk_gen_6) ( counter_2 ) == ( 7'h45 ) |-> err_12 == rst_14 && clk_9 == data_7 && core_14 == rx_16 ; endproperty \n property name; ( counter_2 ) != 6'h14 && @(negedge clk_gen_6) ( counter_2 ) != 7'h45  |-> rx_1 == fsm_19 && reg_13 == tx_3 && tx_12 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "case ( input_ready_15 ) \n   2'b01 : begin\n     data_9 <= hw_13\n     rx_10 = data_2;\n   end\n   7'h69 : begin\n     chip_15 <= chip_3\n     core_12 = tx_3;\n   end\n   default : begin \n     reg_17 <= sig_2\n     sig_6 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_10) ( input_ready_15 ) == ( 2'b01 ) |-> data_9 == hw_13 && rx_10 == data_2 ; endproperty \n property name; @(posedge clk_enable_10) ( input_ready_15 ) == ( 7'h69 ) |-> chip_15 == chip_3 && core_12 == tx_3 ; endproperty \n property name; ( input_ready_15 ) != 2'b01 && @(posedge clk_enable_10) ( input_ready_15 ) != 7'h69  |-> reg_17 == sig_2 && sig_6 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "case ( status_output_20 ) \n   data_16 : begin\n     cfg_1 = tx_20\n     rst_11 <= auth_2;\n   end\n   7'b01x01xx : begin\n     reg_8 <= rst_1\n     clk_6 <= hw_19;\n   end\n   default : begin \n     core_12 <= fsm_17\n     rst_6 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( status_output_20 ) == ( data_16 ) |-> cfg_1 == tx_20 && rst_11 == auth_2 ; endproperty \n property name; @(posedge ref_clk_13) ( status_output_20 ) == ( 7'b01x01xx ) |-> reg_8 == rst_1 && clk_6 == hw_19 ; endproperty \n property name; ( status_output_20 ) != data_16 && @(posedge ref_clk_13) ( status_output_20 ) != 7'b01x01xx  |-> core_12 == fsm_17 && rst_6 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( result_register_14 ) \n   sig_1 : begin\n     data_1 = fsm_13\n     reg_5 <= fsm_15\n     tx_20 <= rst_15;\n   end\n   6'bx10100 : begin\n     rst_19 <= rst_13\n     auth_12 = rx_2\n     core_16 = fsm_4;\n   end\n   default : begin \n     err_3 <= hw_3\n     chip_16 <= rst_8\n     cfg_1 <= err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( result_register_14 ) == ( sig_1 ) |-> data_1 == fsm_13 && reg_5 == fsm_15 && tx_20 == rst_15 ; endproperty \n property name; @(negedge clk_gen_5) ( result_register_14 ) == ( 6'bx10100 ) |-> rst_19 == rst_13 && auth_12 == rx_2 && core_16 == fsm_4 ; endproperty \n property name; ( result_register_14 ) != sig_1 && @(negedge clk_gen_5) ( result_register_14 ) != 6'bx10100  |-> err_3 == hw_3 && chip_16 == rst_8 && cfg_1 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( start_bit_20 ) \n   6'b011x0x : begin\n     err_17 = sig_7\n     rst_8 <= reg_6;\n   end\n   7'b0x01010 : begin\n     tx_5 = core_12\n     data_6 = cfg_8;\n   end\n   default : begin \n     auth_19 = rx_16\n     core_1 <= err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_7) ( start_bit_20 ) == ( 6'b011x0x ) |-> err_17 == sig_7 && rst_8 == reg_6 ; endproperty \n property name; @(negedge ref_clk_7) ( start_bit_20 ) == ( 7'b0x01010 ) |-> tx_5 == core_12 && data_6 == cfg_8 ; endproperty \n property name; ( start_bit_20 ) != 6'b011x0x && @(negedge ref_clk_7) ( start_bit_20 ) != 7'b0x01010  |-> auth_19 == rx_16 && core_1 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "case ( instruction_register_6 ) \n   4'bx1x1 : begin\n     auth_7 <= data_18\n     rst_14 <= clk_11;\n   end\n   default : begin \n     clk_18 = rst_8\n     cfg_18 <= data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_14) ( instruction_register_6 ) == ( 4'bx1x1 ) |-> auth_7 == data_18 && rst_14 == clk_11 ; endproperty \n property name; @(negedge clk_enable_14) ( instruction_register_6 ) != 4'bx1x1  |-> clk_18 == rst_8 && cfg_18 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "case ( instruction_20 ) \n   3'bxx1 : begin\n     rst_8 = rst_15\n     rst_18 <= chip_6\n     tx_1 = reg_7;\n   end\n   7'b01x000x : begin\n     sig_20 <= chip_10\n     err_5 = tx_2\n     fsm_6 <= reg_17;\n   end\n   default : begin \n     data_5 <= fsm_1\n     clk_10 <= clk_5\n     chip_16 = rst_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_13) ( instruction_20 ) == ( 3'bxx1 ) |-> rst_8 == rst_15 && rst_18 == chip_6 && tx_1 == reg_7 ; endproperty \n property name; @(posedge sys_clk_13) ( instruction_20 ) == ( 7'b01x000x ) |-> sig_20 == chip_10 && err_5 == tx_2 && fsm_6 == reg_17 ; endproperty \n property name; ( instruction_20 ) != 3'bxx1 && @(posedge sys_clk_13) ( instruction_20 ) != 7'b01x000x  |-> data_5 == fsm_1 && clk_10 == clk_5 && chip_16 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "case ( status_control_7 ) \n   2'b1x : begin\n     hw_7 <= rst_13\n     sig_17 <= core_7\n     rx_20 <= reg_20;\n   end\n   7'bx1xx0xx : begin\n     tx_6 = core_6\n     reg_5 <= cfg_1\n     cfg_4 = auth_16;\n   end\n   default : begin \n     rst_2 <= chip_15\n     clk_7 <= hw_19\n     auth_14 = auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_9) ( status_control_7 ) == ( 2'b1x ) |-> hw_7 == rst_13 && sig_17 == core_7 && rx_20 == reg_20 ; endproperty \n property name; @(negedge clock_div_9) ( status_control_7 ) == ( 7'bx1xx0xx ) |-> tx_6 == core_6 && reg_5 == cfg_1 && cfg_4 == auth_16 ; endproperty \n property name; ( status_control_7 ) != 2'b1x && @(negedge clock_div_9) ( status_control_7 ) != 7'bx1xx0xx  |-> rst_2 == chip_15 && clk_7 == hw_19 && auth_14 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "case ( interrupt_control_14 ) \n   6'h17 : begin\n     fsm_13 <= rx_2\n     cfg_8 <= fsm_5\n     err_1 <= rst_8;\n   end\n   default : begin \n     rx_8 <= auth_12\n     sig_7 = chip_10\n     sig_12 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_1) ( interrupt_control_14 ) == ( 6'h17 ) |-> fsm_13 == rx_2 && cfg_8 == fsm_5 && err_1 == rst_8 ; endproperty \n property name; @(negedge async_clk_1) ( interrupt_control_14 ) != 6'h17  |-> rx_8 == auth_12 && sig_7 == chip_10 && sig_12 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "case ( output_control_15 ) \n   7'b111x11x : begin\n     clk_15 <= data_17\n     rx_13 <= reg_8;\n   end\n   7'b1101xx0 : begin\n     cfg_10 = tx_11\n     sig_2 <= data_4;\n   end\n   6'b011x0x : begin\n     chip_12 = err_6\n     rst_10 = fsm_13;\n   end\n   default : begin \n     rx_10 <= sig_1\n     rst_13 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( output_control_15 ) == ( 7'b111x11x ) |-> clk_15 == data_17 && rx_13 == reg_8 ; endproperty \n property name; @(negedge clock_ctrl_11) ( output_control_15 ) == ( 7'b1101xx0 ) |-> cfg_10 == tx_11 && sig_2 == data_4 ; endproperty \n property name; @(negedge clock_ctrl_11) ( output_control_15 ) == ( 6'b011x0x ) |-> chip_12 == err_6 && rst_10 == fsm_13 ; endproperty \n property name; ( output_control_15 ) != 7'b111x11x && ( output_control_15 ) != 7'b1101xx0 && @(negedge clock_ctrl_11) ( output_control_15 ) != 6'b011x0x  |-> rx_10 == sig_1 && rst_13 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( control_output_17 ) \n   7'b1x1x1xx : begin\n     sig_19 <= sig_5\n     rx_15 <= data_19\n     err_7 = chip_3;\n   end\n   7'bxxx0101 : begin\n     clk_2 <= err_20\n     data_16 = core_16\n     data_17 = data_11;\n   end\n   default : begin \n     rst_9 <= tx_15\n     fsm_15 <= tx_17\n     cfg_19 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( control_output_17 ) == ( 7'b1x1x1xx ) |-> sig_19 == sig_5 && rx_15 == data_19 && err_7 == chip_3 ; endproperty \n property name; @(posedge clock_source_2) ( control_output_17 ) == ( 7'bxxx0101 ) |-> clk_2 == err_20 && data_16 == core_16 && data_17 == data_11 ; endproperty \n property name; ( control_output_17 ) != 7'b1x1x1xx && @(posedge clock_source_2) ( control_output_17 ) != 7'bxxx0101  |-> rst_9 == tx_15 && fsm_15 == tx_17 && cfg_19 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( interrupt_control_15 ) \n   rx_14 : begin\n     fsm_4 = err_11\n     rx_7 <= clk_15;\n   end\n   6'bx101x0 : begin\n     tx_5 <= reg_13\n     rst_6 <= auth_3;\n   end\n   default : begin \n     rst_12 = sig_2\n     sig_8 <= data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_4) ( interrupt_control_15 ) == ( rx_14 ) |-> fsm_4 == err_11 && rx_7 == clk_15 ; endproperty \n property name; @(negedge ref_clk_4) ( interrupt_control_15 ) == ( 6'bx101x0 ) |-> tx_5 == reg_13 && rst_6 == auth_3 ; endproperty \n property name; ( interrupt_control_15 ) != rx_14 && @(negedge ref_clk_4) ( interrupt_control_15 ) != 6'bx101x0  |-> rst_12 == sig_2 && sig_8 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_4"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   7'h16 : begin\n     rx_17 <= fsm_17\n     fsm_13 = clk_3;\n   end\n   7'b10xx0x0 : begin\n     cfg_8 <= tx_19\n     sig_6 <= chip_20;\n   end\n   7'bx1xx00x : begin\n     err_2 <= rx_3\n     auth_20 <= clk_12;\n   end\n   default : begin \n     hw_17 <= cfg_11\n     chip_7 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_2) ( output_register_status_4 ) == ( 7'h16 ) |-> rx_17 == fsm_17 && fsm_13 == clk_3 ; endproperty \n property name; @(negedge clk_osc_2) ( output_register_status_4 ) == ( 7'b10xx0x0 ) |-> cfg_8 == tx_19 && sig_6 == chip_20 ; endproperty \n property name; @(negedge clk_osc_2) ( output_register_status_4 ) == ( 7'bx1xx00x ) |-> err_2 == rx_3 && auth_20 == clk_12 ; endproperty \n property name; ( output_register_status_4 ) != 7'h16 && ( output_register_status_4 ) != 7'b10xx0x0 && @(negedge clk_osc_2) ( output_register_status_4 ) != 7'bx1xx00x  |-> hw_17 == cfg_11 && chip_7 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "case ( control_status_buffer_20 ) \n   6'b001000 : begin\n     cfg_5 <= data_7\n     tx_15 = data_19\n     sig_10 <= fsm_20;\n   end\n   7'h7a : begin\n     sig_16 = core_8\n     fsm_3 <= err_1\n     auth_6 <= cfg_11;\n   end\n   core_15 : begin\n     sig_8 <= cfg_4\n     fsm_15 = tx_4\n     cfg_6 <= data_3;\n   end\n   default : begin \n     cfg_12 = rst_11\n     auth_7 = tx_5\n     data_7 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_9) ( control_status_buffer_20 ) == ( 6'b001000 ) |-> cfg_5 == data_7 && tx_15 == data_19 && sig_10 == fsm_20 ; endproperty \n property name; @(negedge core_clock_9) ( control_status_buffer_20 ) == ( 7'h7a ) |-> sig_16 == core_8 && fsm_3 == err_1 && auth_6 == cfg_11 ; endproperty \n property name; @(negedge core_clock_9) ( control_status_buffer_20 ) == ( core_15 ) |-> sig_8 == cfg_4 && fsm_15 == tx_4 && cfg_6 == data_3 ; endproperty \n property name; ( control_status_buffer_20 ) != 6'b001000 && ( control_status_buffer_20 ) != 7'h7a && @(negedge core_clock_9) ( control_status_buffer_20 ) != core_15  |-> cfg_12 == rst_11 && auth_7 == tx_5 && data_7 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   7'b0101100 : begin\n     auth_10 = data_7\n     hw_1 <= sig_16\n     data_19 = tx_10;\n   end\n   default : begin \n     reg_13 <= data_5\n     chip_4 <= cfg_13\n     core_13 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( interrupt_enable_9 ) == ( 7'b0101100 ) |-> auth_10 == data_7 && hw_1 == sig_16 && data_19 == tx_10 ; endproperty \n property name; @(negedge bus_clock_15) ( interrupt_enable_9 ) != 7'b0101100  |-> reg_13 == data_5 && chip_4 == cfg_13 && core_13 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( data_status_register_10 ) \n   7'h6b : begin\n     tx_4 = auth_11\n     clk_19 = reg_15\n     cfg_5 <= rst_18;\n   end\n   5'bx1x10 : begin\n     hw_6 = core_4\n     hw_18 <= fsm_14\n     tx_16 <= data_13;\n   end\n   default : begin \n     reg_10 <= clk_2\n     clk_5 <= sig_1\n     sig_10 <= fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_19) ( data_status_register_10 ) == ( 7'h6b ) |-> tx_4 == auth_11 && clk_19 == reg_15 && cfg_5 == rst_18 ; endproperty \n property name; @(posedge clock_ctrl_19) ( data_status_register_10 ) == ( 5'bx1x10 ) |-> hw_6 == core_4 && hw_18 == fsm_14 && tx_16 == data_13 ; endproperty \n property name; ( data_status_register_10 ) != 7'h6b && @(posedge clock_ctrl_19) ( data_status_register_10 ) != 5'bx1x10  |-> reg_10 == clk_2 && clk_5 == sig_1 && sig_10 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "case ( start_bit_4 ) \n   7'bx0xxxxx : begin\n     rx_10 <= clk_4\n     cfg_19 = sig_6;\n   end\n   default : begin \n     err_15 = hw_16\n     rst_5 = rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( start_bit_4 ) == ( 7'bx0xxxxx ) |-> rx_10 == clk_4 && cfg_19 == sig_6 ; endproperty \n property name; @(posedge clk_gen_3) ( start_bit_4 ) != 7'bx0xxxxx  |-> err_15 == hw_16 && rst_5 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( status_flag_1 ) \n   7'b10x000x : begin\n     rx_5 <= auth_11\n     clk_11 <= hw_13;\n   end\n   7'bx10x00x : begin\n     hw_9 <= err_12\n     clk_13 = rx_8;\n   end\n   6'b10x10x : begin\n     reg_20 = auth_4\n     reg_5 <= reg_2;\n   end\n   default : begin \n     fsm_5 <= rx_4\n     rx_20 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_2) ( status_flag_1 ) == ( 7'b10x000x ) |-> rx_5 == auth_11 && clk_11 == hw_13 ; endproperty \n property name; @(negedge clk_reset_2) ( status_flag_1 ) == ( 7'bx10x00x ) |-> hw_9 == err_12 && clk_13 == rx_8 ; endproperty \n property name; @(negedge clk_reset_2) ( status_flag_1 ) == ( 6'b10x10x ) |-> reg_20 == auth_4 && reg_5 == reg_2 ; endproperty \n property name; ( status_flag_1 ) != 7'b10x000x && ( status_flag_1 ) != 7'bx10x00x && @(negedge clk_reset_2) ( status_flag_1 ) != 6'b10x10x  |-> fsm_5 == rx_4 && rx_20 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "case ( instruction_register_20 ) \n   6'b0x1100 : begin\n     tx_8 = core_8\n     rx_7 <= cfg_6;\n   end\n   7'bxxxxx11 : begin\n     cfg_20 <= rx_1\n     hw_2 = chip_20;\n   end\n   default : begin \n     hw_12 <= data_3\n     rst_20 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_3) ( instruction_register_20 ) == ( 6'b0x1100 ) |-> tx_8 == core_8 && rx_7 == cfg_6 ; endproperty \n property name; @(negedge bus_clock_3) ( instruction_register_20 ) == ( 7'bxxxxx11 ) |-> cfg_20 == rx_1 && hw_2 == chip_20 ; endproperty \n property name; ( instruction_register_20 ) != 6'b0x1100 && @(negedge bus_clock_3) ( instruction_register_20 ) != 7'bxxxxx11  |-> hw_12 == data_3 && rst_20 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_3"
    },
    {
        "Code": "case ( command_register_16 ) \n   clk_8 : begin\n     data_9 <= core_9\n     sig_2 = hw_17\n     clk_3 <= clk_13;\n   end\n   7'bx11x1xx : begin\n     core_14 = auth_19\n     chip_18 = rst_11\n     hw_12 = clk_12;\n   end\n   default : begin \n     cfg_20 <= fsm_3\n     tx_13 = auth_14\n     fsm_12 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_10) ( command_register_16 ) == ( clk_8 ) |-> data_9 == core_9 && sig_2 == hw_17 && clk_3 == clk_13 ; endproperty \n property name; @(negedge clock_div_10) ( command_register_16 ) == ( 7'bx11x1xx ) |-> core_14 == auth_19 && chip_18 == rst_11 && hw_12 == clk_12 ; endproperty \n property name; ( command_register_16 ) != clk_8 && @(negedge clock_div_10) ( command_register_16 ) != 7'bx11x1xx  |-> cfg_20 == fsm_3 && tx_13 == auth_14 && fsm_12 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "case ( control_status_10 ) \n   cfg_8 : begin\n     data_20 <= tx_14\n     clk_14 <= auth_15;\n   end\n   6'bxxx1xx : begin\n     clk_8 <= tx_8\n     chip_2 <= core_6;\n   end\n   default : begin \n     err_11 <= chip_2\n     chip_8 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_13) ( control_status_10 ) == ( cfg_8 ) |-> data_20 == tx_14 && clk_14 == auth_15 ; endproperty \n property name; @(posedge clk_in_13) ( control_status_10 ) == ( 6'bxxx1xx ) |-> clk_8 == tx_8 && chip_2 == core_6 ; endproperty \n property name; ( control_status_10 ) != cfg_8 && @(posedge clk_in_13) ( control_status_10 ) != 6'bxxx1xx  |-> err_11 == chip_2 && chip_8 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "case ( status_control_13 ) \n   7'h3e : begin\n     core_20 = rst_5\n     hw_5 = cfg_13;\n   end\n   default : begin \n     auth_16 <= chip_13\n     hw_6 = core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( status_control_13 ) == ( 7'h3e ) |-> core_20 == rst_5 && hw_5 == cfg_13 ; endproperty \n property name; @(negedge core_clock_2) ( status_control_13 ) != 7'h3e  |-> auth_16 == chip_13 && hw_6 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( error_status_2 ) \n   5'b01001 : begin\n     hw_19 = rx_5\n     tx_16 <= cfg_15;\n   end\n   7'bxxxx001 : begin\n     auth_10 <= hw_8\n     data_2 <= data_3;\n   end\n   7'b1x000xx : begin\n     tx_8 = fsm_12\n     cfg_11 <= data_12;\n   end\n   default : begin \n     data_1 <= data_7\n     cfg_4 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( error_status_2 ) == ( 5'b01001 ) |-> hw_19 == rx_5 && tx_16 == cfg_15 ; endproperty \n property name; @(negedge main_clk_7) ( error_status_2 ) == ( 7'bxxxx001 ) |-> auth_10 == hw_8 && data_2 == data_3 ; endproperty \n property name; @(negedge main_clk_7) ( error_status_2 ) == ( 7'b1x000xx ) |-> tx_8 == fsm_12 && cfg_11 == data_12 ; endproperty \n property name; ( error_status_2 ) != 5'b01001 && ( error_status_2 ) != 7'bxxxx001 && @(negedge main_clk_7) ( error_status_2 ) != 7'b1x000xx  |-> data_1 == data_7 && cfg_4 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( instruction_buffer_19 ) \n   6'h31 : begin\n     sig_15 <= chip_9\n     auth_12 <= chip_13;\n   end\n   7'b1xxxx1x : begin\n     sig_3 = sig_14\n     tx_20 <= rst_14;\n   end\n   default : begin \n     data_9 = tx_7\n     fsm_6 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( instruction_buffer_19 ) == ( 6'h31 ) |-> sig_15 == chip_9 && auth_12 == chip_13 ; endproperty \n property name; @(negedge core_clock_2) ( instruction_buffer_19 ) == ( 7'b1xxxx1x ) |-> sig_3 == sig_14 && tx_20 == rst_14 ; endproperty \n property name; ( instruction_buffer_19 ) != 6'h31 && @(negedge core_clock_2) ( instruction_buffer_19 ) != 7'b1xxxx1x  |-> data_9 == tx_7 && fsm_6 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( operation_code_2 ) \n   5'b0110x : begin\n     hw_4 = rst_17\n     core_17 = core_13;\n   end\n   default : begin \n     rst_12 <= auth_4\n     fsm_18 = cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( operation_code_2 ) == ( 5'b0110x ) |-> hw_4 == rst_17 && core_17 == core_13 ; endproperty \n property name; @(negedge clock_ctrl_19) ( operation_code_2 ) != 5'b0110x  |-> rst_12 == auth_4 && fsm_18 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( counter_18 ) \n   3'h2 : begin\n     clk_18 <= sig_4\n     err_13 = err_20;\n   end\n   5'bx0110 : begin\n     auth_6 = fsm_5\n     rst_19 = rx_15;\n   end\n   default : begin \n     data_13 <= clk_7\n     clk_19 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_1) ( counter_18 ) == ( 3'h2 ) |-> clk_18 == sig_4 && err_13 == err_20 ; endproperty \n property name; @(negedge fast_clk_1) ( counter_18 ) == ( 5'bx0110 ) |-> auth_6 == fsm_5 && rst_19 == rx_15 ; endproperty \n property name; ( counter_18 ) != 3'h2 && @(negedge fast_clk_1) ( counter_18 ) != 5'bx0110  |-> data_13 == clk_7 && clk_19 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "case ( operation_code_5 ) \n   5'b00110 : begin\n     data_13 = fsm_13\n     err_17 = clk_19;\n   end\n   default : begin \n     core_15 = rst_16\n     reg_6 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( operation_code_5 ) == ( 5'b00110 ) |-> data_13 == fsm_13 && err_17 == clk_19 ; endproperty \n property name; @(negedge clk_signal_8) ( operation_code_5 ) != 5'b00110  |-> core_15 == rst_16 && reg_6 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( error_status_19 ) \n   7'h7e : begin\n     reg_5 <= chip_3\n     clk_20 = auth_6;\n   end\n   default : begin \n     tx_9 <= rx_1\n     cfg_19 = fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( error_status_19 ) == ( 7'h7e ) |-> reg_5 == chip_3 && clk_20 == auth_6 ; endproperty \n property name; @(posedge clock_source_14) ( error_status_19 ) != 7'h7e  |-> tx_9 == rx_1 && cfg_19 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( read_data_17 ) \n   4'b10x1 : begin\n     rx_15 = tx_5\n     hw_1 = rst_15\n     data_20 <= rst_11;\n   end\n   default : begin \n     auth_2 = err_10\n     reg_2 = err_2\n     auth_7 <= rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_15) ( read_data_17 ) == ( 4'b10x1 ) |-> rx_15 == tx_5 && hw_1 == rst_15 && data_20 == rst_11 ; endproperty \n property name; @(negedge fast_clk_15) ( read_data_17 ) != 4'b10x1  |-> auth_2 == err_10 && reg_2 == err_2 && auth_7 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_15"
    },
    {
        "Code": "case ( enable_7 ) \n   6'bxx1x1x : begin\n     rx_4 = sig_13\n     chip_11 = err_20\n     cfg_13 <= auth_10;\n   end\n   7'bx1x1x11 : begin\n     tx_19 <= rst_10\n     core_14 = chip_6\n     hw_13 <= clk_3;\n   end\n   7'h15 : begin\n     hw_18 <= core_20\n     reg_11 <= tx_4\n     data_15 = reg_16;\n   end\n   default : begin \n     rst_10 = rx_11\n     core_7 <= core_2\n     fsm_8 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_20) ( enable_7 ) == ( 6'bxx1x1x ) |-> rx_4 == sig_13 && chip_11 == err_20 && cfg_13 == auth_10 ; endproperty \n property name; @(negedge async_clk_20) ( enable_7 ) == ( 7'bx1x1x11 ) |-> tx_19 == rst_10 && core_14 == chip_6 && hw_13 == clk_3 ; endproperty \n property name; @(negedge async_clk_20) ( enable_7 ) == ( 7'h15 ) |-> hw_18 == core_20 && reg_11 == tx_4 && data_15 == reg_16 ; endproperty \n property name; ( enable_7 ) != 6'bxx1x1x && ( enable_7 ) != 7'bx1x1x11 && @(negedge async_clk_20) ( enable_7 ) != 7'h15  |-> rst_10 == rx_11 && core_7 == core_2 && fsm_8 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "case ( output_status_register_11 ) \n   7'h70 : begin\n     reg_3 <= cfg_13\n     err_13 = rst_4\n     auth_10 <= clk_8;\n   end\n   7'bx11x1xx : begin\n     chip_9 = rst_16\n     rx_5 <= rst_18\n     cfg_1 <= rx_17;\n   end\n   5'hd : begin\n     err_15 <= auth_16\n     err_9 = auth_17\n     data_3 <= hw_12;\n   end\n   default : begin \n     sig_3 = err_12\n     chip_2 <= hw_3\n     fsm_8 <= cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_8) ( output_status_register_11 ) == ( 7'h70 ) |-> reg_3 == cfg_13 && err_13 == rst_4 && auth_10 == clk_8 ; endproperty \n property name; @(negedge clock_ctrl_8) ( output_status_register_11 ) == ( 7'bx11x1xx ) |-> chip_9 == rst_16 && rx_5 == rst_18 && cfg_1 == rx_17 ; endproperty \n property name; @(negedge clock_ctrl_8) ( output_status_register_11 ) == ( 5'hd ) |-> err_15 == auth_16 && err_9 == auth_17 && data_3 == hw_12 ; endproperty \n property name; ( output_status_register_11 ) != 7'h70 && ( output_status_register_11 ) != 7'bx11x1xx && @(negedge clock_ctrl_8) ( output_status_register_11 ) != 5'hd  |-> sig_3 == err_12 && chip_2 == hw_3 && fsm_8 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "case ( control_flag_8 ) \n   6'b001000 : begin\n     rx_3 = core_10\n     tx_20 = clk_13;\n   end\n   7'b0011x00 : begin\n     fsm_11 = err_6\n     reg_10 = data_5;\n   end\n   default : begin \n     auth_18 = core_18\n     clk_11 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_4) ( control_flag_8 ) == ( 6'b001000 ) |-> rx_3 == core_10 && tx_20 == clk_13 ; endproperty \n property name; @(posedge sys_clk_4) ( control_flag_8 ) == ( 7'b0011x00 ) |-> fsm_11 == err_6 && reg_10 == data_5 ; endproperty \n property name; ( control_flag_8 ) != 6'b001000 && @(posedge sys_clk_4) ( control_flag_8 ) != 7'b0011x00  |-> auth_18 == core_18 && clk_11 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "case ( control_input_2 ) \n   7'bxxx1x1x : begin\n     fsm_12 <= core_20\n     clk_12 = err_9\n     hw_1 = tx_12;\n   end\n   6'ha : begin\n     reg_4 <= fsm_11\n     rx_3 = chip_19\n     sig_12 <= data_3;\n   end\n   default : begin \n     chip_17 <= rx_19\n     sig_6 = cfg_15\n     cfg_12 <= sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_5) ( control_input_2 ) == ( 7'bxxx1x1x ) |-> fsm_12 == core_20 && clk_12 == err_9 && hw_1 == tx_12 ; endproperty \n property name; @(posedge clk_reset_5) ( control_input_2 ) == ( 6'ha ) |-> reg_4 == fsm_11 && rx_3 == chip_19 && sig_12 == data_3 ; endproperty \n property name; ( control_input_2 ) != 7'bxxx1x1x && @(posedge clk_reset_5) ( control_input_2 ) != 6'ha  |-> chip_17 == rx_19 && sig_6 == cfg_15 && cfg_12 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "case ( output_status_4 ) \n   4'bxxxx : begin\n     clk_6 <= rst_2\n     sig_5 = clk_11\n     cfg_17 <= fsm_15;\n   end\n   7'h5b : begin\n     rst_15 <= reg_17\n     clk_15 <= sig_16\n     err_20 = tx_14;\n   end\n   5'b0x1x1 : begin\n     tx_4 <= data_2\n     hw_7 <= rx_15\n     rst_20 <= auth_12;\n   end\n   default : begin \n     reg_18 = rx_11\n     rx_7 <= err_1\n     err_8 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( output_status_4 ) == ( 4'bxxxx ) |-> clk_6 == rst_2 && sig_5 == clk_11 && cfg_17 == fsm_15 ; endproperty \n property name; @(posedge core_clock_15) ( output_status_4 ) == ( 7'h5b ) |-> rst_15 == reg_17 && clk_15 == sig_16 && err_20 == tx_14 ; endproperty \n property name; @(posedge core_clock_15) ( output_status_4 ) == ( 5'b0x1x1 ) |-> tx_4 == data_2 && hw_7 == rx_15 && rst_20 == auth_12 ; endproperty \n property name; ( output_status_4 ) != 4'bxxxx && ( output_status_4 ) != 7'h5b && @(posedge core_clock_15) ( output_status_4 ) != 5'b0x1x1  |-> reg_18 == rx_11 && rx_7 == err_1 && err_8 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( data_control_status_1 ) \n   6'b0xxxxx : begin\n     cfg_9 <= data_16\n     reg_20 <= tx_6;\n   end\n   5'h4 : begin\n     rx_15 = cfg_1\n     hw_17 = rst_14;\n   end\n   6'b0010xx : begin\n     reg_11 <= reg_4\n     sig_3 <= hw_8;\n   end\n   default : begin \n     fsm_17 = tx_16\n     clk_7 <= hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( data_control_status_1 ) == ( 6'b0xxxxx ) |-> cfg_9 == data_16 && reg_20 == tx_6 ; endproperty \n property name; @(posedge ref_clk_12) ( data_control_status_1 ) == ( 5'h4 ) |-> rx_15 == cfg_1 && hw_17 == rst_14 ; endproperty \n property name; @(posedge ref_clk_12) ( data_control_status_1 ) == ( 6'b0010xx ) |-> reg_11 == reg_4 && sig_3 == hw_8 ; endproperty \n property name; ( data_control_status_1 ) != 6'b0xxxxx && ( data_control_status_1 ) != 5'h4 && @(posedge ref_clk_12) ( data_control_status_1 ) != 6'b0010xx  |-> fsm_17 == tx_16 && clk_7 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( command_word_14 ) \n   5'bx1xxx : begin\n     auth_7 = cfg_18\n     hw_17 = err_9;\n   end\n   default : begin \n     err_7 = tx_20\n     reg_4 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( command_word_14 ) == ( 5'bx1xxx ) |-> auth_7 == cfg_18 && hw_17 == err_9 ; endproperty \n property name; @(negedge clk_enable_7) ( command_word_14 ) != 5'bx1xxx  |-> err_7 == tx_20 && reg_4 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   7'b1x11001 : begin\n     chip_16 <= auth_5\n     rst_13 = rst_17\n     clk_18 = fsm_19;\n   end\n   7'b1010010 : begin\n     reg_6 <= fsm_17\n     reg_5 = tx_8\n     clk_3 = err_14;\n   end\n   default : begin \n     reg_16 <= err_6\n     fsm_2 <= fsm_5\n     sig_9 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( output_buffer_status_18 ) == ( 7'b1x11001 ) |-> chip_16 == auth_5 && rst_13 == rst_17 && clk_18 == fsm_19 ; endproperty \n property name; @(negedge sys_clk_8) ( output_buffer_status_18 ) == ( 7'b1010010 ) |-> reg_6 == fsm_17 && reg_5 == tx_8 && clk_3 == err_14 ; endproperty \n property name; ( output_buffer_status_18 ) != 7'b1x11001 && @(negedge sys_clk_8) ( output_buffer_status_18 ) != 7'b1010010  |-> reg_16 == err_6 && fsm_2 == fsm_5 && sig_9 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( output_register_17 ) \n   7'b1xx0011 : begin\n     hw_20 = tx_17\n     sig_18 <= auth_5\n     rx_4 <= core_9;\n   end\n   6'bx101x0 : begin\n     clk_9 = core_15\n     rst_18 = rx_9\n     auth_2 = fsm_9;\n   end\n   default : begin \n     clk_7 = data_19\n     sig_8 = core_18\n     cfg_16 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( output_register_17 ) == ( 7'b1xx0011 ) |-> hw_20 == tx_17 && sig_18 == auth_5 && rx_4 == core_9 ; endproperty \n property name; @(posedge core_clock_20) ( output_register_17 ) == ( 6'bx101x0 ) |-> clk_9 == core_15 && rst_18 == rx_9 && auth_2 == fsm_9 ; endproperty \n property name; ( output_register_17 ) != 7'b1xx0011 && @(posedge core_clock_20) ( output_register_17 ) != 6'bx101x0  |-> clk_7 == data_19 && sig_8 == core_18 && cfg_16 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( address_status_19 ) \n   5'hx : begin\n     rx_15 <= cfg_11\n     clk_5 <= data_9;\n   end\n   default : begin \n     fsm_9 <= cfg_8\n     clk_20 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_6) ( address_status_19 ) == ( 5'hx ) |-> rx_15 == cfg_11 && clk_5 == data_9 ; endproperty \n property name; @(negedge clk_signal_6) ( address_status_19 ) != 5'hx  |-> fsm_9 == cfg_8 && clk_20 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "case ( flag_status_18 ) \n   7'bx1x0xxx : begin\n     cfg_4 = fsm_18\n     chip_8 <= auth_5\n     err_10 = err_17;\n   end\n   7'b0x1xx1x : begin\n     auth_11 <= fsm_6\n     reg_13 = sig_2\n     auth_18 = fsm_16;\n   end\n   default : begin \n     reg_17 <= fsm_10\n     sig_18 <= cfg_1\n     hw_4 <= auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_20) ( flag_status_18 ) == ( 7'bx1x0xxx ) |-> cfg_4 == fsm_18 && chip_8 == auth_5 && err_10 == err_17 ; endproperty \n property name; @(posedge fast_clk_20) ( flag_status_18 ) == ( 7'b0x1xx1x ) |-> auth_11 == fsm_6 && reg_13 == sig_2 && auth_18 == fsm_16 ; endproperty \n property name; ( flag_status_18 ) != 7'bx1x0xxx && @(posedge fast_clk_20) ( flag_status_18 ) != 7'b0x1xx1x  |-> reg_17 == fsm_10 && sig_18 == cfg_1 && hw_4 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_20"
    },
    {
        "Code": "case ( start_address_11 ) \n   6'b100000 : begin\n     fsm_7 = cfg_19\n     reg_16 <= err_18;\n   end\n   6'h2f : begin\n     sig_8 <= reg_12\n     auth_19 = auth_8;\n   end\n   default : begin \n     fsm_13 = hw_1\n     rx_8 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_1) ( start_address_11 ) == ( 6'b100000 ) |-> fsm_7 == cfg_19 && reg_16 == err_18 ; endproperty \n property name; @(posedge clk_enable_1) ( start_address_11 ) == ( 6'h2f ) |-> sig_8 == reg_12 && auth_19 == auth_8 ; endproperty \n property name; ( start_address_11 ) != 6'b100000 && @(posedge clk_enable_1) ( start_address_11 ) != 6'h2f  |-> fsm_13 == hw_1 && rx_8 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "case ( control_flag_register_3 ) \n   3'bx1x : begin\n     fsm_16 <= chip_2\n     err_19 <= rst_20;\n   end\n   6'h2 : begin\n     fsm_4 = rst_16\n     auth_12 <= tx_1;\n   end\n   default : begin \n     reg_15 = err_10\n     err_8 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_9) ( control_flag_register_3 ) == ( 3'bx1x ) |-> fsm_16 == chip_2 && err_19 == rst_20 ; endproperty \n property name; @(negedge pll_clk_9) ( control_flag_register_3 ) == ( 6'h2 ) |-> fsm_4 == rst_16 && auth_12 == tx_1 ; endproperty \n property name; ( control_flag_register_3 ) != 3'bx1x && @(negedge pll_clk_9) ( control_flag_register_3 ) != 6'h2  |-> reg_15 == err_10 && err_8 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "case ( control_signal_8 ) \n   5'bxxxx1 : begin\n     chip_11 <= data_6\n     sig_7 <= hw_19\n     cfg_19 <= auth_12;\n   end\n   default : begin \n     rx_4 <= sig_2\n     tx_13 = clk_11\n     rst_6 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( control_signal_8 ) == ( 5'bxxxx1 ) |-> chip_11 == data_6 && sig_7 == hw_19 && cfg_19 == auth_12 ; endproperty \n property name; @(negedge clk_out_11) ( control_signal_8 ) != 5'bxxxx1  |-> rx_4 == sig_2 && tx_13 == clk_11 && rst_6 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( control_status_buffer_19 ) \n   3'bxx0 : begin\n     data_7 <= core_4\n     rx_9 = cfg_11;\n   end\n   default : begin \n     core_13 = chip_17\n     reg_16 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( control_status_buffer_19 ) == ( 3'bxx0 ) |-> data_7 == core_4 && rx_9 == cfg_11 ; endproperty \n property name; @(posedge ref_clk_19) ( control_status_buffer_19 ) != 3'bxx0  |-> core_13 == chip_17 && reg_16 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( data_register_3 ) \n   5'b1x01x : begin\n     tx_2 = clk_14\n     auth_13 = tx_6;\n   end\n   6'b1xxxxx : begin\n     auth_6 <= err_4\n     fsm_8 = tx_20;\n   end\n   7'h56 : begin\n     cfg_13 = reg_18\n     reg_15 = chip_17;\n   end\n   default : begin \n     chip_1 <= reg_19\n     auth_1 <= hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_14) ( data_register_3 ) == ( 5'b1x01x ) |-> tx_2 == clk_14 && auth_13 == tx_6 ; endproperty \n property name; @(posedge clk_gen_14) ( data_register_3 ) == ( 6'b1xxxxx ) |-> auth_6 == err_4 && fsm_8 == tx_20 ; endproperty \n property name; @(posedge clk_gen_14) ( data_register_3 ) == ( 7'h56 ) |-> cfg_13 == reg_18 && reg_15 == chip_17 ; endproperty \n property name; ( data_register_3 ) != 5'b1x01x && ( data_register_3 ) != 6'b1xxxxx && @(posedge clk_gen_14) ( data_register_3 ) != 7'h56  |-> chip_1 == reg_19 && auth_1 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_14"
    },
    {
        "Code": "case ( input_status_register_6 ) \n   7'bxx1x0xx : begin\n     data_19 = err_1\n     fsm_12 <= auth_19\n     chip_9 = fsm_7;\n   end\n   5'h15 : begin\n     tx_17 = tx_15\n     rx_8 <= cfg_13\n     sig_3 = fsm_14;\n   end\n   default : begin \n     clk_2 <= hw_11\n     cfg_12 <= fsm_18\n     clk_10 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_20) ( input_status_register_6 ) == ( 7'bxx1x0xx ) |-> data_19 == err_1 && fsm_12 == auth_19 && chip_9 == fsm_7 ; endproperty \n property name; @(negedge clock_ctrl_20) ( input_status_register_6 ) == ( 5'h15 ) |-> tx_17 == tx_15 && rx_8 == cfg_13 && sig_3 == fsm_14 ; endproperty \n property name; ( input_status_register_6 ) != 7'bxx1x0xx && @(negedge clock_ctrl_20) ( input_status_register_6 ) != 5'h15  |-> clk_2 == hw_11 && cfg_12 == fsm_18 && clk_10 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "case ( command_status_9 ) \n   7'b0xxxxx0 : begin\n     chip_20 <= core_14\n     auth_18 <= err_1;\n   end\n   6'b000001 : begin\n     fsm_5 = fsm_14\n     rx_8 = err_19;\n   end\n   4'b01x0 : begin\n     cfg_2 <= auth_12\n     err_6 = hw_4;\n   end\n   default : begin \n     hw_4 <= chip_2\n     core_16 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( command_status_9 ) == ( 7'b0xxxxx0 ) |-> chip_20 == core_14 && auth_18 == err_1 ; endproperty \n property name; @(posedge clock_div_9) ( command_status_9 ) == ( 6'b000001 ) |-> fsm_5 == fsm_14 && rx_8 == err_19 ; endproperty \n property name; @(posedge clock_div_9) ( command_status_9 ) == ( 4'b01x0 ) |-> cfg_2 == auth_12 && err_6 == hw_4 ; endproperty \n property name; ( command_status_9 ) != 7'b0xxxxx0 && ( command_status_9 ) != 6'b000001 && @(posedge clock_div_9) ( command_status_9 ) != 4'b01x0  |-> hw_4 == chip_2 && core_16 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( data_in_16 ) \n   7'b00xxxxx : begin\n     rx_7 = err_2\n     cfg_10 = hw_2;\n   end\n   4'hf : begin\n     err_14 <= data_11\n     data_20 <= tx_11;\n   end\n   default : begin \n     reg_8 <= rst_10\n     hw_4 = core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_16) ( data_in_16 ) == ( 7'b00xxxxx ) |-> rx_7 == err_2 && cfg_10 == hw_2 ; endproperty \n property name; @(posedge fast_clk_16) ( data_in_16 ) == ( 4'hf ) |-> err_14 == data_11 && data_20 == tx_11 ; endproperty \n property name; ( data_in_16 ) != 7'b00xxxxx && @(posedge fast_clk_16) ( data_in_16 ) != 4'hf  |-> reg_8 == rst_10 && hw_4 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_16"
    },
    {
        "Code": "case ( flag_status_14 ) \n   6'bx101x0 : begin\n     rst_18 = data_10\n     auth_18 <= data_20\n     rst_3 <= rst_20;\n   end\n   6'b0x0x00 : begin\n     chip_15 <= hw_18\n     data_16 <= sig_8\n     data_3 = reg_14;\n   end\n   default : begin \n     fsm_16 = rx_15\n     fsm_20 = auth_14\n     reg_18 = cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_19) ( flag_status_14 ) == ( 6'bx101x0 ) |-> rst_18 == data_10 && auth_18 == data_20 && rst_3 == rst_20 ; endproperty \n property name; @(negedge ref_clk_19) ( flag_status_14 ) == ( 6'b0x0x00 ) |-> chip_15 == hw_18 && data_16 == sig_8 && data_3 == reg_14 ; endproperty \n property name; ( flag_status_14 ) != 6'bx101x0 && @(negedge ref_clk_19) ( flag_status_14 ) != 6'b0x0x00  |-> fsm_16 == rx_15 && fsm_20 == auth_14 && reg_18 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "case ( interrupt_control_7 ) \n   4'b10x1 : begin\n     hw_14 <= auth_7\n     reg_5 = clk_10;\n   end\n   7'h4a : begin\n     clk_1 = chip_5\n     data_14 = chip_18;\n   end\n   7'b11x0xxx : begin\n     tx_2 = auth_14\n     core_3 <= rst_19;\n   end\n   default : begin \n     sig_20 <= chip_16\n     tx_19 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( interrupt_control_7 ) == ( 4'b10x1 ) |-> hw_14 == auth_7 && reg_5 == clk_10 ; endproperty \n property name; @(posedge clock_source_18) ( interrupt_control_7 ) == ( 7'h4a ) |-> clk_1 == chip_5 && data_14 == chip_18 ; endproperty \n property name; @(posedge clock_source_18) ( interrupt_control_7 ) == ( 7'b11x0xxx ) |-> tx_2 == auth_14 && core_3 == rst_19 ; endproperty \n property name; ( interrupt_control_7 ) != 4'b10x1 && ( interrupt_control_7 ) != 7'h4a && @(posedge clock_source_18) ( interrupt_control_7 ) != 7'b11x0xxx  |-> sig_20 == chip_16 && tx_19 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( acknowledge_8 ) \n   6'h29 : begin\n     err_17 <= hw_14\n     hw_4 = tx_12;\n   end\n   4'b01x0 : begin\n     tx_11 = auth_19\n     cfg_7 = rst_5;\n   end\n   7'b100110x : begin\n     auth_1 <= hw_20\n     hw_9 = clk_6;\n   end\n   default : begin \n     clk_8 = rst_15\n     cfg_8 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_15) ( acknowledge_8 ) == ( 6'h29 ) |-> err_17 == hw_14 && hw_4 == tx_12 ; endproperty \n property name; @(negedge main_clk_15) ( acknowledge_8 ) == ( 4'b01x0 ) |-> tx_11 == auth_19 && cfg_7 == rst_5 ; endproperty \n property name; @(negedge main_clk_15) ( acknowledge_8 ) == ( 7'b100110x ) |-> auth_1 == hw_20 && hw_9 == clk_6 ; endproperty \n property name; ( acknowledge_8 ) != 6'h29 && ( acknowledge_8 ) != 4'b01x0 && @(negedge main_clk_15) ( acknowledge_8 ) != 7'b100110x  |-> clk_8 == rst_15 && cfg_8 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "case ( control_valid_8 ) \n   7'b0xxx0xx : begin\n     fsm_11 <= rst_14\n     hw_17 <= rx_11\n     clk_12 <= core_2;\n   end\n   5'b0x100 : begin\n     sig_7 <= clk_2\n     auth_6 = reg_19\n     core_6 = rx_19;\n   end\n   default : begin \n     hw_19 <= cfg_4\n     rx_16 = tx_2\n     cfg_8 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( control_valid_8 ) == ( 7'b0xxx0xx ) |-> fsm_11 == rst_14 && hw_17 == rx_11 && clk_12 == core_2 ; endproperty \n property name; @(negedge clk_osc_6) ( control_valid_8 ) == ( 5'b0x100 ) |-> sig_7 == clk_2 && auth_6 == reg_19 && core_6 == rx_19 ; endproperty \n property name; ( control_valid_8 ) != 7'b0xxx0xx && @(negedge clk_osc_6) ( control_valid_8 ) != 5'b0x100  |-> hw_19 == cfg_4 && rx_16 == tx_2 && cfg_8 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   6'h1a : begin\n     rst_14 <= rst_17\n     auth_20 = rst_9\n     reg_12 = fsm_6;\n   end\n   7'h6x : begin\n     err_2 = rst_3\n     cfg_20 <= reg_5\n     sig_8 = chip_8;\n   end\n   6'b110x0x : begin\n     data_13 = tx_20\n     tx_10 <= auth_12\n     chip_16 = clk_1;\n   end\n   default : begin \n     hw_10 <= chip_16\n     hw_2 = fsm_5\n     hw_12 <= reg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( output_buffer_11 ) == ( 6'h1a ) |-> rst_14 == rst_17 && auth_20 == rst_9 && reg_12 == fsm_6 ; endproperty \n property name; @(negedge clk_gen_5) ( output_buffer_11 ) == ( 7'h6x ) |-> err_2 == rst_3 && cfg_20 == reg_5 && sig_8 == chip_8 ; endproperty \n property name; @(negedge clk_gen_5) ( output_buffer_11 ) == ( 6'b110x0x ) |-> data_13 == tx_20 && tx_10 == auth_12 && chip_16 == clk_1 ; endproperty \n property name; ( output_buffer_11 ) != 6'h1a && ( output_buffer_11 ) != 7'h6x && @(negedge clk_gen_5) ( output_buffer_11 ) != 6'b110x0x  |-> hw_10 == chip_16 && hw_2 == fsm_5 && hw_12 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( address_register_17 ) \n   7'b10xx111 : begin\n     data_2 <= sig_14\n     cfg_8 = reg_11;\n   end\n   7'bxx00x1x : begin\n     auth_9 = reg_20\n     core_2 <= rst_8;\n   end\n   7'bxx0xx11 : begin\n     sig_16 = data_20\n     fsm_15 <= auth_17;\n   end\n   default : begin \n     auth_1 = err_2\n     chip_5 <= fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_4) ( address_register_17 ) == ( 7'b10xx111 ) |-> data_2 == sig_14 && cfg_8 == reg_11 ; endproperty \n property name; @(negedge bus_clock_4) ( address_register_17 ) == ( 7'bxx00x1x ) |-> auth_9 == reg_20 && core_2 == rst_8 ; endproperty \n property name; @(negedge bus_clock_4) ( address_register_17 ) == ( 7'bxx0xx11 ) |-> sig_16 == data_20 && fsm_15 == auth_17 ; endproperty \n property name; ( address_register_17 ) != 7'b10xx111 && ( address_register_17 ) != 7'bxx00x1x && @(negedge bus_clock_4) ( address_register_17 ) != 7'bxx0xx11  |-> auth_1 == err_2 && chip_5 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   5'h1b : begin\n     cfg_2 = cfg_10\n     hw_9 = core_1\n     cfg_3 <= rx_1;\n   end\n   4'bxx0x : begin\n     core_14 = fsm_14\n     clk_2 <= hw_16\n     fsm_6 = sig_10;\n   end\n   6'b011x01 : begin\n     hw_4 = cfg_7\n     err_5 = core_20\n     data_17 = auth_1;\n   end\n   default : begin \n     sig_13 <= rx_18\n     chip_11 <= core_4\n     cfg_20 <= chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_12) ( control_input_status_19 ) == ( 5'h1b ) |-> cfg_2 == cfg_10 && hw_9 == core_1 && cfg_3 == rx_1 ; endproperty \n property name; @(posedge clk_enable_12) ( control_input_status_19 ) == ( 4'bxx0x ) |-> core_14 == fsm_14 && clk_2 == hw_16 && fsm_6 == sig_10 ; endproperty \n property name; @(posedge clk_enable_12) ( control_input_status_19 ) == ( 6'b011x01 ) |-> hw_4 == cfg_7 && err_5 == core_20 && data_17 == auth_1 ; endproperty \n property name; ( control_input_status_19 ) != 5'h1b && ( control_input_status_19 ) != 4'bxx0x && @(posedge clk_enable_12) ( control_input_status_19 ) != 6'b011x01  |-> sig_13 == rx_18 && chip_11 == core_4 && cfg_20 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   7'b0x10111 : begin\n     chip_18 = sig_17\n     data_3 = sig_16\n     data_20 <= fsm_20;\n   end\n   default : begin \n     rst_7 = cfg_8\n     hw_1 = reg_15\n     data_1 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( transfer_complete_8 ) == ( 7'b0x10111 ) |-> chip_18 == sig_17 && data_3 == sig_16 && data_20 == fsm_20 ; endproperty \n property name; @(posedge clk_reset_20) ( transfer_complete_8 ) != 7'b0x10111  |-> rst_7 == cfg_8 && hw_1 == reg_15 && data_1 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'h2c : begin\n     sig_5 <= clk_1\n     rx_2 <= err_5\n     hw_7 = core_3;\n   end\n   7'h17 : begin\n     clk_10 <= reg_15\n     err_12 <= cfg_1\n     sig_10 = chip_3;\n   end\n   default : begin \n     hw_15 = auth_9\n     rst_4 = rst_5\n     data_11 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( output_status_20 ) == ( 7'h2c ) |-> sig_5 == clk_1 && rx_2 == err_5 && hw_7 == core_3 ; endproperty \n property name; @(posedge core_clock_15) ( output_status_20 ) == ( 7'h17 ) |-> clk_10 == reg_15 && err_12 == cfg_1 && sig_10 == chip_3 ; endproperty \n property name; ( output_status_20 ) != 7'h2c && @(posedge core_clock_15) ( output_status_20 ) != 7'h17  |-> hw_15 == auth_9 && rst_4 == rst_5 && data_11 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( status_register_8 ) \n   5'b00111 : begin\n     core_13 = chip_15\n     err_14 = fsm_16\n     err_12 = core_4;\n   end\n   7'bx0xxxx1 : begin\n     clk_19 = err_11\n     hw_14 <= cfg_5\n     core_11 <= fsm_9;\n   end\n   default : begin \n     reg_16 <= cfg_3\n     hw_13 <= rx_5\n     rst_19 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_15) ( status_register_8 ) == ( 5'b00111 ) |-> core_13 == chip_15 && err_14 == fsm_16 && err_12 == core_4 ; endproperty \n property name; @(negedge sys_clk_15) ( status_register_8 ) == ( 7'bx0xxxx1 ) |-> clk_19 == err_11 && hw_14 == cfg_5 && core_11 == fsm_9 ; endproperty \n property name; ( status_register_8 ) != 5'b00111 && @(negedge sys_clk_15) ( status_register_8 ) != 7'bx0xxxx1  |-> reg_16 == cfg_3 && hw_13 == rx_5 && rst_19 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   rx_13 : begin\n     data_11 = hw_10\n     clk_7 <= rx_5;\n   end\n   default : begin \n     rst_19 = sig_5\n     core_2 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_18) ( control_register_status_status_20 ) == ( rx_13 ) |-> data_11 == hw_10 && clk_7 == rx_5 ; endproperty \n property name; @(posedge clk_gen_18) ( control_register_status_status_20 ) != rx_13  |-> rst_19 == sig_5 && core_2 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "case ( flag_control_status_1 ) \n   7'b0110x11 : begin\n     reg_15 <= reg_14\n     rx_8 = sig_18\n     fsm_18 = err_11;\n   end\n   4'bxx11 : begin\n     err_20 <= fsm_3\n     core_16 = clk_11\n     reg_19 <= fsm_4;\n   end\n   7'bx010111 : begin\n     reg_10 <= err_18\n     data_7 = rst_4\n     hw_3 <= reg_1;\n   end\n   default : begin \n     fsm_16 = rx_9\n     rst_2 = sig_2\n     reg_2 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( flag_control_status_1 ) == ( 7'b0110x11 ) |-> reg_15 == reg_14 && rx_8 == sig_18 && fsm_18 == err_11 ; endproperty \n property name; @(negedge core_clock_18) ( flag_control_status_1 ) == ( 4'bxx11 ) |-> err_20 == fsm_3 && core_16 == clk_11 && reg_19 == fsm_4 ; endproperty \n property name; @(negedge core_clock_18) ( flag_control_status_1 ) == ( 7'bx010111 ) |-> reg_10 == err_18 && data_7 == rst_4 && hw_3 == reg_1 ; endproperty \n property name; ( flag_control_status_1 ) != 7'b0110x11 && ( flag_control_status_1 ) != 4'bxx11 && @(negedge core_clock_18) ( flag_control_status_1 ) != 7'bx010111  |-> fsm_16 == rx_9 && rst_2 == sig_2 && reg_2 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( input_status_17 ) \n   4'b0111 : begin\n     reg_15 <= sig_6\n     cfg_15 = data_9;\n   end\n   5'b10x10 : begin\n     reg_13 <= reg_20\n     rx_10 <= clk_12;\n   end\n   default : begin \n     hw_16 <= rx_20\n     auth_2 <= sig_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( input_status_17 ) == ( 4'b0111 ) |-> reg_15 == sig_6 && cfg_15 == data_9 ; endproperty \n property name; @(negedge clk_out_20) ( input_status_17 ) == ( 5'b10x10 ) |-> reg_13 == reg_20 && rx_10 == clk_12 ; endproperty \n property name; ( input_status_17 ) != 4'b0111 && @(negedge clk_out_20) ( input_status_17 ) != 5'b10x10  |-> hw_16 == rx_20 && auth_2 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( output_register_status_3 ) \n   6'b000011 : begin\n     hw_19 = auth_16\n     err_3 <= sig_10\n     data_20 <= rx_2;\n   end\n   7'bx011110 : begin\n     fsm_15 <= tx_17\n     chip_12 <= auth_8\n     core_6 <= cfg_4;\n   end\n   default : begin \n     err_17 <= rst_7\n     reg_17 <= auth_14\n     sig_18 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_16) ( output_register_status_3 ) == ( 6'b000011 ) |-> hw_19 == auth_16 && err_3 == sig_10 && data_20 == rx_2 ; endproperty \n property name; @(negedge bus_clock_16) ( output_register_status_3 ) == ( 7'bx011110 ) |-> fsm_15 == tx_17 && chip_12 == auth_8 && core_6 == cfg_4 ; endproperty \n property name; ( output_register_status_3 ) != 6'b000011 && @(negedge bus_clock_16) ( output_register_status_3 ) != 7'bx011110  |-> err_17 == rst_7 && reg_17 == auth_14 && sig_18 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "case ( input_buffer_status_19 ) \n   7'b0111x00 : begin\n     hw_19 <= fsm_16\n     hw_2 <= tx_4;\n   end\n   err_9 : begin\n     tx_1 = tx_17\n     reg_12 <= clk_8;\n   end\n   default : begin \n     chip_15 <= hw_2\n     reg_11 = rx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( input_buffer_status_19 ) == ( 7'b0111x00 ) |-> hw_19 == fsm_16 && hw_2 == tx_4 ; endproperty \n property name; @(posedge sys_clk_6) ( input_buffer_status_19 ) == ( err_9 ) |-> tx_1 == tx_17 && reg_12 == clk_8 ; endproperty \n property name; ( input_buffer_status_19 ) != 7'b0111x00 && @(posedge sys_clk_6) ( input_buffer_status_19 ) != err_9  |-> chip_15 == hw_2 && reg_11 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( data_buffer_status_17 ) \n   6'b1101x1 : begin\n     tx_8 <= reg_6\n     hw_12 = err_13\n     err_11 <= data_3;\n   end\n   default : begin \n     core_9 <= auth_4\n     hw_5 = rx_19\n     data_11 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_5) ( data_buffer_status_17 ) == ( 6'b1101x1 ) |-> tx_8 == reg_6 && hw_12 == err_13 && err_11 == data_3 ; endproperty \n property name; @(negedge pll_clk_5) ( data_buffer_status_17 ) != 6'b1101x1  |-> core_9 == auth_4 && hw_5 == rx_19 && data_11 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "case ( input_status_register_14 ) \n   7'b110x1x0 : begin\n     clk_6 <= rst_12\n     reg_1 <= auth_18;\n   end\n   7'b11xx110 : begin\n     hw_4 <= cfg_4\n     cfg_14 = err_15;\n   end\n   7'b0x10x11 : begin\n     sig_1 = hw_10\n     hw_13 = core_2;\n   end\n   default : begin \n     tx_4 = reg_8\n     sig_14 = data_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_11) ( input_status_register_14 ) == ( 7'b110x1x0 ) |-> clk_6 == rst_12 && reg_1 == auth_18 ; endproperty \n property name; @(posedge mem_clock_11) ( input_status_register_14 ) == ( 7'b11xx110 ) |-> hw_4 == cfg_4 && cfg_14 == err_15 ; endproperty \n property name; @(posedge mem_clock_11) ( input_status_register_14 ) == ( 7'b0x10x11 ) |-> sig_1 == hw_10 && hw_13 == core_2 ; endproperty \n property name; ( input_status_register_14 ) != 7'b110x1x0 && ( input_status_register_14 ) != 7'b11xx110 && @(posedge mem_clock_11) ( input_status_register_14 ) != 7'b0x10x11  |-> tx_4 == reg_8 && sig_14 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "case ( flag_register_11 ) \n   7'b10x10xx : begin\n     auth_15 = chip_4\n     clk_18 <= hw_4\n     err_16 = fsm_5;\n   end\n   default : begin \n     reg_10 = rst_12\n     cfg_17 = cfg_19\n     fsm_3 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_4) ( flag_register_11 ) == ( 7'b10x10xx ) |-> auth_15 == chip_4 && clk_18 == hw_4 && err_16 == fsm_5 ; endproperty \n property name; @(posedge core_clock_4) ( flag_register_11 ) != 7'b10x10xx  |-> reg_10 == rst_12 && cfg_17 == cfg_19 && fsm_3 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "case ( status_register_buffer_7 ) \n   6'b111x01 : begin\n     data_19 <= rx_19\n     fsm_19 = hw_15\n     cfg_1 = clk_17;\n   end\n   3'b011 : begin\n     err_7 <= auth_7\n     reg_14 = chip_13\n     data_2 = auth_19;\n   end\n   core_19 : begin\n     hw_12 <= reg_9\n     fsm_13 = tx_4\n     core_3 <= tx_9;\n   end\n   default : begin \n     rx_1 = cfg_13\n     cfg_7 <= data_14\n     hw_13 = sig_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_8) ( status_register_buffer_7 ) == ( 6'b111x01 ) |-> data_19 == rx_19 && fsm_19 == hw_15 && cfg_1 == clk_17 ; endproperty \n property name; @(negedge clk_in_8) ( status_register_buffer_7 ) == ( 3'b011 ) |-> err_7 == auth_7 && reg_14 == chip_13 && data_2 == auth_19 ; endproperty \n property name; @(negedge clk_in_8) ( status_register_buffer_7 ) == ( core_19 ) |-> hw_12 == reg_9 && fsm_13 == tx_4 && core_3 == tx_9 ; endproperty \n property name; ( status_register_buffer_7 ) != 6'b111x01 && ( status_register_buffer_7 ) != 3'b011 && @(negedge clk_in_8) ( status_register_buffer_7 ) != core_19  |-> rx_1 == cfg_13 && cfg_7 == data_14 && hw_13 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "case ( busy_signal_11 ) \n   7'b001x0xx : begin\n     auth_8 = sig_1\n     cfg_5 <= chip_14;\n   end\n   default : begin \n     err_14 = data_11\n     hw_2 = core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( busy_signal_11 ) == ( 7'b001x0xx ) |-> auth_8 == sig_1 && cfg_5 == chip_14 ; endproperty \n property name; @(negedge clk_enable_4) ( busy_signal_11 ) != 7'b001x0xx  |-> err_14 == data_11 && hw_2 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( output_data_7 ) \n   7'b1x0x101 : begin\n     clk_7 = tx_7\n     reg_6 = fsm_1\n     rx_13 <= core_4;\n   end\n   fsm_20 : begin\n     rst_15 = clk_2\n     auth_7 = auth_5\n     chip_6 <= clk_17;\n   end\n   4'hx : begin\n     core_20 <= fsm_12\n     rx_20 <= chip_16\n     rst_17 = chip_10;\n   end\n   default : begin \n     fsm_12 = auth_16\n     err_13 <= tx_9\n     clk_18 <= core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_20) ( output_data_7 ) == ( 7'b1x0x101 ) |-> clk_7 == tx_7 && reg_6 == fsm_1 && rx_13 == core_4 ; endproperty \n property name; @(posedge clk_enable_20) ( output_data_7 ) == ( fsm_20 ) |-> rst_15 == clk_2 && auth_7 == auth_5 && chip_6 == clk_17 ; endproperty \n property name; @(posedge clk_enable_20) ( output_data_7 ) == ( 4'hx ) |-> core_20 == fsm_12 && rx_20 == chip_16 && rst_17 == chip_10 ; endproperty \n property name; ( output_data_7 ) != 7'b1x0x101 && ( output_data_7 ) != fsm_20 && @(posedge clk_enable_20) ( output_data_7 ) != 4'hx  |-> fsm_12 == auth_16 && err_13 == tx_9 && clk_18 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   7'bx011110 : begin\n     clk_19 <= hw_2\n     sig_6 = auth_6;\n   end\n   7'bx00100x : begin\n     clk_8 <= cfg_5\n     core_2 = auth_12;\n   end\n   default : begin \n     data_19 = err_6\n     hw_3 <= cfg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_18) ( output_buffer_20 ) == ( 7'bx011110 ) |-> clk_19 == hw_2 && sig_6 == auth_6 ; endproperty \n property name; @(negedge clock_ctrl_18) ( output_buffer_20 ) == ( 7'bx00100x ) |-> clk_8 == cfg_5 && core_2 == auth_12 ; endproperty \n property name; ( output_buffer_20 ) != 7'bx011110 && @(negedge clock_ctrl_18) ( output_buffer_20 ) != 7'bx00100x  |-> data_19 == err_6 && hw_3 == cfg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "case ( control_register_10 ) \n   7'b0101001 : begin\n     sig_3 <= err_1\n     err_2 = reg_3;\n   end\n   7'b1x11111 : begin\n     cfg_4 = chip_10\n     data_5 = auth_11;\n   end\n   default : begin \n     rx_18 <= core_20\n     hw_5 <= chip_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_5) ( control_register_10 ) == ( 7'b0101001 ) |-> sig_3 == err_1 && err_2 == reg_3 ; endproperty \n property name; @(negedge sys_clk_5) ( control_register_10 ) == ( 7'b1x11111 ) |-> cfg_4 == chip_10 && data_5 == auth_11 ; endproperty \n property name; ( control_register_10 ) != 7'b0101001 && @(negedge sys_clk_5) ( control_register_10 ) != 7'b1x11111  |-> rx_18 == core_20 && hw_5 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "case ( error_status_1 ) \n   4'hc : begin\n     sig_6 = clk_6\n     reg_13 = rst_9;\n   end\n   6'h13 : begin\n     clk_2 <= core_2\n     cfg_15 <= auth_12;\n   end\n   3'b111 : begin\n     reg_1 <= fsm_11\n     auth_1 <= data_3;\n   end\n   default : begin \n     core_6 = reg_13\n     err_11 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_6) ( error_status_1 ) == ( 4'hc ) |-> sig_6 == clk_6 && reg_13 == rst_9 ; endproperty \n property name; @(negedge clk_reset_6) ( error_status_1 ) == ( 6'h13 ) |-> clk_2 == core_2 && cfg_15 == auth_12 ; endproperty \n property name; @(negedge clk_reset_6) ( error_status_1 ) == ( 3'b111 ) |-> reg_1 == fsm_11 && auth_1 == data_3 ; endproperty \n property name; ( error_status_1 ) != 4'hc && ( error_status_1 ) != 6'h13 && @(negedge clk_reset_6) ( error_status_1 ) != 3'b111  |-> core_6 == reg_13 && err_11 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "case ( result_register_11 ) \n   6'b0x0x0x : begin\n     rst_19 <= sig_4\n     hw_11 = err_1\n     chip_5 <= rst_17;\n   end\n   default : begin \n     fsm_1 = chip_13\n     hw_1 <= data_19\n     clk_11 <= rst_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_10) ( result_register_11 ) == ( 6'b0x0x0x ) |-> rst_19 == sig_4 && hw_11 == err_1 && chip_5 == rst_17 ; endproperty \n property name; @(negedge clk_reset_10) ( result_register_11 ) != 6'b0x0x0x  |-> fsm_1 == chip_13 && hw_1 == data_19 && clk_11 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_10"
    },
    {
        "Code": "case ( instruction_buffer_14 ) \n   5'b01010 : begin\n     cfg_17 <= hw_2\n     rst_19 = reg_17;\n   end\n   default : begin \n     rx_14 = chip_2\n     auth_6 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_9) ( instruction_buffer_14 ) == ( 5'b01010 ) |-> cfg_17 == hw_2 && rst_19 == reg_17 ; endproperty \n property name; @(negedge sys_clk_9) ( instruction_buffer_14 ) != 5'b01010  |-> rx_14 == chip_2 && auth_6 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "case ( control_status_buffer_10 ) \n   tx_2 : begin\n     core_19 = rx_7\n     auth_11 = clk_8\n     rx_17 = err_4;\n   end\n   7'b1111110 : begin\n     fsm_10 <= fsm_5\n     err_19 = reg_17\n     err_18 <= core_20;\n   end\n   default : begin \n     cfg_19 = clk_2\n     auth_6 = reg_12\n     fsm_20 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_10) ( control_status_buffer_10 ) == ( tx_2 ) |-> core_19 == rx_7 && auth_11 == clk_8 && rx_17 == err_4 ; endproperty \n property name; @(posedge sys_clk_10) ( control_status_buffer_10 ) == ( 7'b1111110 ) |-> fsm_10 == fsm_5 && err_19 == reg_17 && err_18 == core_20 ; endproperty \n property name; ( control_status_buffer_10 ) != tx_2 && @(posedge sys_clk_10) ( control_status_buffer_10 ) != 7'b1111110  |-> cfg_19 == clk_2 && auth_6 == reg_12 && fsm_20 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "case ( input_status_register_18 ) \n   tx_3 : begin\n     err_13 = reg_20\n     err_2 <= auth_9\n     tx_19 <= data_19;\n   end\n   7'bxx1xxx1 : begin\n     fsm_15 = chip_4\n     sig_15 = data_11\n     clk_17 <= sig_12;\n   end\n   default : begin \n     reg_8 <= chip_16\n     rst_1 <= rx_16\n     core_20 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( input_status_register_18 ) == ( tx_3 ) |-> err_13 == reg_20 && err_2 == auth_9 && tx_19 == data_19 ; endproperty \n property name; @(negedge clk_signal_11) ( input_status_register_18 ) == ( 7'bxx1xxx1 ) |-> fsm_15 == chip_4 && sig_15 == data_11 && clk_17 == sig_12 ; endproperty \n property name; ( input_status_register_18 ) != tx_3 && @(negedge clk_signal_11) ( input_status_register_18 ) != 7'bxx1xxx1  |-> reg_8 == chip_16 && rst_1 == rx_16 && core_20 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( acknowledge_13 ) \n   fsm_14 : begin\n     core_12 = rst_8\n     fsm_4 <= auth_12\n     rx_6 = clk_12;\n   end\n   default : begin \n     reg_2 <= auth_3\n     rst_10 <= clk_6\n     rst_13 <= cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( acknowledge_13 ) == ( fsm_14 ) |-> core_12 == rst_8 && fsm_4 == auth_12 && rx_6 == clk_12 ; endproperty \n property name; @(negedge async_clk_7) ( acknowledge_13 ) != fsm_14  |-> reg_2 == auth_3 && rst_10 == clk_6 && rst_13 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( control_output_16 ) \n   5'bxx010 : begin\n     rst_10 = auth_5\n     err_3 <= rx_11;\n   end\n   6'b10x010 : begin\n     clk_5 = cfg_17\n     hw_13 = auth_1;\n   end\n   default : begin \n     data_12 = err_17\n     fsm_6 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_15) ( control_output_16 ) == ( 5'bxx010 ) |-> rst_10 == auth_5 && err_3 == rx_11 ; endproperty \n property name; @(posedge clock_ctrl_15) ( control_output_16 ) == ( 6'b10x010 ) |-> clk_5 == cfg_17 && hw_13 == auth_1 ; endproperty \n property name; ( control_output_16 ) != 5'bxx010 && @(posedge clock_ctrl_15) ( control_output_16 ) != 6'b10x010  |-> data_12 == err_17 && fsm_6 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_15"
    },
    {
        "Code": "case ( data_buffer_status_10 ) \n   7'bx1000x0 : begin\n     rx_8 = core_15\n     auth_17 = rst_13\n     reg_17 <= chip_6;\n   end\n   default : begin \n     rx_10 = err_8\n     sig_8 = data_9\n     rx_1 <= auth_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( data_buffer_status_10 ) == ( 7'bx1000x0 ) |-> rx_8 == core_15 && auth_17 == rst_13 && reg_17 == chip_6 ; endproperty \n property name; @(posedge clock_ctrl_4) ( data_buffer_status_10 ) != 7'bx1000x0  |-> rx_10 == err_8 && sig_8 == data_9 && rx_1 == auth_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   5'bxx10x : begin\n     tx_19 <= fsm_15\n     core_12 = tx_15;\n   end\n   default : begin \n     rx_13 = tx_7\n     fsm_8 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_7) ( flag_control_status_9 ) == ( 5'bxx10x ) |-> tx_19 == fsm_15 && core_12 == tx_15 ; endproperty \n property name; @(negedge ref_clk_7) ( flag_control_status_9 ) != 5'bxx10x  |-> rx_13 == tx_7 && fsm_8 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "case ( error_status_11 ) \n   5'b11x10 : begin\n     rst_16 = auth_7\n     rst_17 <= hw_1;\n   end\n   3'b00x : begin\n     sig_17 <= chip_13\n     hw_17 <= fsm_16;\n   end\n   6'b1x1111 : begin\n     fsm_12 <= err_1\n     tx_5 = rx_15;\n   end\n   default : begin \n     hw_10 = auth_20\n     tx_13 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_3) ( error_status_11 ) == ( 5'b11x10 ) |-> rst_16 == auth_7 && rst_17 == hw_1 ; endproperty \n property name; @(posedge clk_signal_3) ( error_status_11 ) == ( 3'b00x ) |-> sig_17 == chip_13 && hw_17 == fsm_16 ; endproperty \n property name; @(posedge clk_signal_3) ( error_status_11 ) == ( 6'b1x1111 ) |-> fsm_12 == err_1 && tx_5 == rx_15 ; endproperty \n property name; ( error_status_11 ) != 5'b11x10 && ( error_status_11 ) != 3'b00x && @(posedge clk_signal_3) ( error_status_11 ) != 6'b1x1111  |-> hw_10 == auth_20 && tx_13 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "case ( data_ready_6 ) \n   4'bxx10 : begin\n     hw_9 = auth_13\n     fsm_6 <= err_17;\n   end\n   7'h7x : begin\n     fsm_11 = auth_1\n     rx_5 <= core_6;\n   end\n   7'bx00x001 : begin\n     cfg_10 = chip_4\n     rst_5 = core_7;\n   end\n   default : begin \n     rst_18 = data_10\n     data_6 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( data_ready_6 ) == ( 4'bxx10 ) |-> hw_9 == auth_13 && fsm_6 == err_17 ; endproperty \n property name; @(posedge clock_source_3) ( data_ready_6 ) == ( 7'h7x ) |-> fsm_11 == auth_1 && rx_5 == core_6 ; endproperty \n property name; @(posedge clock_source_3) ( data_ready_6 ) == ( 7'bx00x001 ) |-> cfg_10 == chip_4 && rst_5 == core_7 ; endproperty \n property name; ( data_ready_6 ) != 4'bxx10 && ( data_ready_6 ) != 7'h7x && @(posedge clock_source_3) ( data_ready_6 ) != 7'bx00x001  |-> rst_18 == data_10 && data_6 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( interrupt_enable_18 ) \n   5'b0001x : begin\n     chip_5 <= cfg_13\n     sig_2 = tx_1\n     rst_13 <= rst_16;\n   end\n   default : begin \n     fsm_2 <= rst_17\n     clk_18 = fsm_3\n     tx_14 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_20) ( interrupt_enable_18 ) == ( 5'b0001x ) |-> chip_5 == cfg_13 && sig_2 == tx_1 && rst_13 == rst_16 ; endproperty \n property name; @(negedge bus_clock_20) ( interrupt_enable_18 ) != 5'b0001x  |-> fsm_2 == rst_17 && clk_18 == fsm_3 && tx_14 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "case ( data_status_15 ) \n   5'ha : begin\n     chip_18 = rst_1\n     data_10 = chip_11\n     data_12 = core_7;\n   end\n   6'h3f : begin\n     rst_11 <= chip_7\n     core_6 = clk_16\n     rx_1 <= fsm_8;\n   end\n   default : begin \n     sig_14 = cfg_11\n     hw_15 <= sig_8\n     auth_18 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( data_status_15 ) == ( 5'ha ) |-> chip_18 == rst_1 && data_10 == chip_11 && data_12 == core_7 ; endproperty \n property name; @(negedge mem_clock_16) ( data_status_15 ) == ( 6'h3f ) |-> rst_11 == chip_7 && core_6 == clk_16 && rx_1 == fsm_8 ; endproperty \n property name; ( data_status_15 ) != 5'ha && @(negedge mem_clock_16) ( data_status_15 ) != 6'h3f  |-> sig_14 == cfg_11 && hw_15 == sig_8 && auth_18 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( flag_control_status_4 ) \n   7'h2f : begin\n     clk_10 <= clk_2\n     cfg_13 = data_4;\n   end\n   5'bxx000 : begin\n     rst_2 <= rx_4\n     chip_6 = reg_18;\n   end\n   default : begin \n     clk_5 = data_12\n     fsm_12 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( flag_control_status_4 ) == ( 7'h2f ) |-> clk_10 == clk_2 && cfg_13 == data_4 ; endproperty \n property name; @(negedge clk_reset_13) ( flag_control_status_4 ) == ( 5'bxx000 ) |-> rst_2 == rx_4 && chip_6 == reg_18 ; endproperty \n property name; ( flag_control_status_4 ) != 7'h2f && @(negedge clk_reset_13) ( flag_control_status_4 ) != 5'bxx000  |-> clk_5 == data_12 && fsm_12 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( control_signal_14 ) \n   5'b0x100 : begin\n     sig_18 = cfg_15\n     err_6 <= core_3;\n   end\n   7'b00x1xxx : begin\n     err_12 <= hw_20\n     fsm_20 = tx_3;\n   end\n   7'b0010000 : begin\n     clk_3 <= clk_5\n     rst_3 <= hw_2;\n   end\n   default : begin \n     reg_2 <= reg_7\n     err_18 <= hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_8) ( control_signal_14 ) == ( 5'b0x100 ) |-> sig_18 == cfg_15 && err_6 == core_3 ; endproperty \n property name; @(posedge main_clk_8) ( control_signal_14 ) == ( 7'b00x1xxx ) |-> err_12 == hw_20 && fsm_20 == tx_3 ; endproperty \n property name; @(posedge main_clk_8) ( control_signal_14 ) == ( 7'b0010000 ) |-> clk_3 == clk_5 && rst_3 == hw_2 ; endproperty \n property name; ( control_signal_14 ) != 5'b0x100 && ( control_signal_14 ) != 7'b00x1xxx && @(posedge main_clk_8) ( control_signal_14 ) != 7'b0010000  |-> reg_2 == reg_7 && err_18 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "case ( output_status_register_4 ) \n   3'bx1x : begin\n     cfg_1 <= reg_11\n     auth_8 = rx_12;\n   end\n   7'bxxxx111 : begin\n     auth_4 <= err_3\n     hw_14 <= clk_10;\n   end\n   6'b1010xx : begin\n     fsm_17 = core_13\n     core_17 <= core_2;\n   end\n   default : begin \n     tx_10 <= reg_10\n     chip_14 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_13) ( output_status_register_4 ) == ( 3'bx1x ) |-> cfg_1 == reg_11 && auth_8 == rx_12 ; endproperty \n property name; @(negedge sys_clk_13) ( output_status_register_4 ) == ( 7'bxxxx111 ) |-> auth_4 == err_3 && hw_14 == clk_10 ; endproperty \n property name; @(negedge sys_clk_13) ( output_status_register_4 ) == ( 6'b1010xx ) |-> fsm_17 == core_13 && core_17 == core_2 ; endproperty \n property name; ( output_status_register_4 ) != 3'bx1x && ( output_status_register_4 ) != 7'bxxxx111 && @(negedge sys_clk_13) ( output_status_register_4 ) != 6'b1010xx  |-> tx_10 == reg_10 && chip_14 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_13"
    },
    {
        "Code": "case ( control_register_status_3 ) \n   7'bx0xx000 : begin\n     tx_8 <= err_17\n     data_6 <= data_15;\n   end\n   5'b01011 : begin\n     core_20 <= data_18\n     reg_2 <= chip_5;\n   end\n   default : begin \n     sig_18 = hw_13\n     cfg_2 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( control_register_status_3 ) == ( 7'bx0xx000 ) |-> tx_8 == err_17 && data_6 == data_15 ; endproperty \n property name; @(negedge ref_clk_9) ( control_register_status_3 ) == ( 5'b01011 ) |-> core_20 == data_18 && reg_2 == chip_5 ; endproperty \n property name; ( control_register_status_3 ) != 7'bx0xx000 && @(negedge ref_clk_9) ( control_register_status_3 ) != 5'b01011  |-> sig_18 == hw_13 && cfg_2 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( data_buffer_8 ) \n   7'bx10x0xx : begin\n     data_17 = fsm_16\n     rx_18 = rst_5\n     reg_4 = err_17;\n   end\n   default : begin \n     auth_19 = rst_2\n     chip_8 <= sig_8\n     clk_9 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_8) ( data_buffer_8 ) == ( 7'bx10x0xx ) |-> data_17 == fsm_16 && rx_18 == rst_5 && reg_4 == err_17 ; endproperty \n property name; @(negedge fast_clk_8) ( data_buffer_8 ) != 7'bx10x0xx  |-> auth_19 == rst_2 && chip_8 == sig_8 && clk_9 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "case ( data_status_10 ) \n   7'bx1xxx00 : begin\n     sig_9 <= clk_17\n     cfg_15 <= cfg_4\n     tx_5 = data_16;\n   end\n   3'h2 : begin\n     tx_15 = hw_20\n     data_15 = chip_12\n     rx_11 <= tx_3;\n   end\n   default : begin \n     tx_19 = clk_12\n     clk_16 = data_19\n     rx_9 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( data_status_10 ) == ( 7'bx1xxx00 ) |-> sig_9 == clk_17 && cfg_15 == cfg_4 && tx_5 == data_16 ; endproperty \n property name; @(negedge clk_osc_20) ( data_status_10 ) == ( 3'h2 ) |-> tx_15 == hw_20 && data_15 == chip_12 && rx_11 == tx_3 ; endproperty \n property name; ( data_status_10 ) != 7'bx1xxx00 && @(negedge clk_osc_20) ( data_status_10 ) != 3'h2  |-> tx_19 == clk_12 && clk_16 == data_19 && rx_9 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( address_register_8 ) \n   7'bx00x1xx : begin\n     sig_10 <= chip_16\n     rst_19 <= rst_5\n     clk_17 = hw_17;\n   end\n   7'bxxxxx00 : begin\n     hw_10 = fsm_15\n     clk_5 = reg_13\n     reg_2 <= rx_18;\n   end\n   6'bx1010x : begin\n     data_4 <= clk_13\n     data_14 <= clk_14\n     reg_12 = tx_17;\n   end\n   default : begin \n     sig_11 = cfg_8\n     clk_9 = fsm_18\n     sig_7 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( address_register_8 ) == ( 7'bx00x1xx ) |-> sig_10 == chip_16 && rst_19 == rst_5 && clk_17 == hw_17 ; endproperty \n property name; @(posedge pll_clk_6) ( address_register_8 ) == ( 7'bxxxxx00 ) |-> hw_10 == fsm_15 && clk_5 == reg_13 && reg_2 == rx_18 ; endproperty \n property name; @(posedge pll_clk_6) ( address_register_8 ) == ( 6'bx1010x ) |-> data_4 == clk_13 && data_14 == clk_14 && reg_12 == tx_17 ; endproperty \n property name; ( address_register_8 ) != 7'bx00x1xx && ( address_register_8 ) != 7'bxxxxx00 && @(posedge pll_clk_6) ( address_register_8 ) != 6'bx1010x  |-> sig_11 == cfg_8 && clk_9 == fsm_18 && sig_7 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( data_control_20 ) \n   3'b111 : begin\n     rst_6 = reg_16\n     rst_13 <= rst_3\n     sig_12 <= auth_20;\n   end\n   6'b1111xx : begin\n     auth_3 = sig_17\n     hw_8 = chip_5\n     fsm_15 <= err_5;\n   end\n   default : begin \n     data_18 <= clk_1\n     clk_12 = err_14\n     reg_15 = data_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_14) ( data_control_20 ) == ( 3'b111 ) |-> rst_6 == reg_16 && rst_13 == rst_3 && sig_12 == auth_20 ; endproperty \n property name; @(posedge bus_clock_14) ( data_control_20 ) == ( 6'b1111xx ) |-> auth_3 == sig_17 && hw_8 == chip_5 && fsm_15 == err_5 ; endproperty \n property name; ( data_control_20 ) != 3'b111 && @(posedge bus_clock_14) ( data_control_20 ) != 6'b1111xx  |-> data_18 == clk_1 && clk_12 == err_14 && reg_15 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "case ( command_register_20 ) \n   cfg_8 : begin\n     fsm_5 <= sig_18\n     reg_20 <= clk_16;\n   end\n   6'bx00x0x : begin\n     core_11 <= rx_2\n     chip_17 <= err_7;\n   end\n   4'bx1x1 : begin\n     sig_2 = err_8\n     hw_8 = cfg_6;\n   end\n   default : begin \n     auth_6 <= core_20\n     rx_12 <= tx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_5) ( command_register_20 ) == ( cfg_8 ) |-> fsm_5 == sig_18 && reg_20 == clk_16 ; endproperty \n property name; @(negedge ref_clk_5) ( command_register_20 ) == ( 6'bx00x0x ) |-> core_11 == rx_2 && chip_17 == err_7 ; endproperty \n property name; @(negedge ref_clk_5) ( command_register_20 ) == ( 4'bx1x1 ) |-> sig_2 == err_8 && hw_8 == cfg_6 ; endproperty \n property name; ( command_register_20 ) != cfg_8 && ( command_register_20 ) != 6'bx00x0x && @(negedge ref_clk_5) ( command_register_20 ) != 4'bx1x1  |-> auth_6 == core_20 && rx_12 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_5"
    },
    {
        "Code": "case ( control_buffer_14 ) \n   cfg_8 : begin\n     hw_12 <= err_18\n     fsm_6 = chip_9\n     auth_6 <= auth_17;\n   end\n   default : begin \n     rst_18 <= err_20\n     cfg_17 <= clk_2\n     fsm_7 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( control_buffer_14 ) == ( cfg_8 ) |-> hw_12 == err_18 && fsm_6 == chip_9 && auth_6 == auth_17 ; endproperty \n property name; @(posedge sys_clk_5) ( control_buffer_14 ) != cfg_8  |-> rst_18 == err_20 && cfg_17 == clk_2 && fsm_7 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( start_address_1 ) \n   6'b001101 : begin\n     sig_4 <= cfg_2\n     rst_20 <= rx_8;\n   end\n   7'b0x11001 : begin\n     tx_12 = data_1\n     reg_17 <= reg_20;\n   end\n   default : begin \n     reg_12 <= sig_1\n     chip_3 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_10) ( start_address_1 ) == ( 6'b001101 ) |-> sig_4 == cfg_2 && rst_20 == rx_8 ; endproperty \n property name; @(negedge async_clk_10) ( start_address_1 ) == ( 7'b0x11001 ) |-> tx_12 == data_1 && reg_17 == reg_20 ; endproperty \n property name; ( start_address_1 ) != 6'b001101 && @(negedge async_clk_10) ( start_address_1 ) != 7'b0x11001  |-> reg_12 == sig_1 && chip_3 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "case ( address_15 ) \n   7'b1x1x001 : begin\n     core_20 = rst_4\n     tx_11 = rst_17;\n   end\n   7'bx101010 : begin\n     clk_4 <= core_10\n     chip_19 = err_7;\n   end\n   7'bx0x01x1 : begin\n     reg_8 <= hw_18\n     core_5 = chip_7;\n   end\n   default : begin \n     auth_19 = data_7\n     core_10 <= err_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_1) ( address_15 ) == ( 7'b1x1x001 ) |-> core_20 == rst_4 && tx_11 == rst_17 ; endproperty \n property name; @(posedge clock_ctrl_1) ( address_15 ) == ( 7'bx101010 ) |-> clk_4 == core_10 && chip_19 == err_7 ; endproperty \n property name; @(posedge clock_ctrl_1) ( address_15 ) == ( 7'bx0x01x1 ) |-> reg_8 == hw_18 && core_5 == chip_7 ; endproperty \n property name; ( address_15 ) != 7'b1x1x001 && ( address_15 ) != 7'bx101010 && @(posedge clock_ctrl_1) ( address_15 ) != 7'bx0x01x1  |-> auth_19 == data_7 && core_10 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "case ( start_signal_10 ) \n   6'b111xx0 : begin\n     data_19 <= data_20\n     clk_8 <= tx_4\n     clk_13 = fsm_1;\n   end\n   6'b101110 : begin\n     chip_15 = hw_19\n     rx_4 <= tx_6\n     hw_1 <= reg_15;\n   end\n   7'bx1xx01x : begin\n     reg_12 = core_4\n     chip_4 <= auth_6\n     err_19 <= err_3;\n   end\n   default : begin \n     tx_2 = chip_10\n     hw_19 = rst_6\n     data_20 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_14) ( start_signal_10 ) == ( 6'b111xx0 ) |-> data_19 == data_20 && clk_8 == tx_4 && clk_13 == fsm_1 ; endproperty \n property name; @(negedge clk_osc_14) ( start_signal_10 ) == ( 6'b101110 ) |-> chip_15 == hw_19 && rx_4 == tx_6 && hw_1 == reg_15 ; endproperty \n property name; @(negedge clk_osc_14) ( start_signal_10 ) == ( 7'bx1xx01x ) |-> reg_12 == core_4 && chip_4 == auth_6 && err_19 == err_3 ; endproperty \n property name; ( start_signal_10 ) != 6'b111xx0 && ( start_signal_10 ) != 6'b101110 && @(negedge clk_osc_14) ( start_signal_10 ) != 7'bx1xx01x  |-> tx_2 == chip_10 && hw_19 == rst_6 && data_20 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_14"
    },
    {
        "Code": "case ( ready_output_3 ) \n   7'bxxxx10x : begin\n     rx_3 <= fsm_3\n     tx_1 = chip_5;\n   end\n   7'bxxx0x1x : begin\n     sig_5 <= tx_18\n     hw_18 <= hw_1;\n   end\n   default : begin \n     clk_3 <= chip_7\n     reg_16 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( ready_output_3 ) == ( 7'bxxxx10x ) |-> rx_3 == fsm_3 && tx_1 == chip_5 ; endproperty \n property name; @(posedge cpu_clock_4) ( ready_output_3 ) == ( 7'bxxx0x1x ) |-> sig_5 == tx_18 && hw_18 == hw_1 ; endproperty \n property name; ( ready_output_3 ) != 7'bxxxx10x && @(posedge cpu_clock_4) ( ready_output_3 ) != 7'bxxx0x1x  |-> clk_3 == chip_7 && reg_16 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( data_buffer_status_9 ) \n   7'bxx01110 : begin\n     data_14 <= sig_3\n     core_1 = clk_19\n     data_5 <= sig_13;\n   end\n   default : begin \n     tx_7 = clk_16\n     cfg_15 <= rst_10\n     hw_5 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( data_buffer_status_9 ) == ( 7'bxx01110 ) |-> data_14 == sig_3 && core_1 == clk_19 && data_5 == sig_13 ; endproperty \n property name; @(posedge bus_clock_8) ( data_buffer_status_9 ) != 7'bxx01110  |-> tx_7 == clk_16 && cfg_15 == rst_10 && hw_5 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'h4d : begin\n     fsm_19 = rst_6\n     chip_5 <= cfg_10\n     hw_15 <= rx_17;\n   end\n   default : begin \n     fsm_5 = tx_14\n     sig_19 = cfg_3\n     auth_10 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( data_control_2 ) == ( 7'h4d ) |-> fsm_19 == rst_6 && chip_5 == cfg_10 && hw_15 == rx_17 ; endproperty \n property name; @(negedge mem_clock_10) ( data_control_2 ) != 7'h4d  |-> fsm_5 == tx_14 && sig_19 == cfg_3 && auth_10 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( write_enable_15 ) \n   5'b1101x : begin\n     hw_15 = auth_3\n     clk_18 = tx_6;\n   end\n   default : begin \n     reg_14 = cfg_2\n     clk_15 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_16) ( write_enable_15 ) == ( 5'b1101x ) |-> hw_15 == auth_3 && clk_18 == tx_6 ; endproperty \n property name; @(negedge sys_clk_16) ( write_enable_15 ) != 5'b1101x  |-> reg_14 == cfg_2 && clk_15 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_16"
    },
    {
        "Code": "case ( control_valid_20 ) \n   4'h0 : begin\n     data_13 <= cfg_9\n     clk_17 <= fsm_1\n     sig_3 <= auth_8;\n   end\n   7'b0xx1111 : begin\n     reg_3 = auth_14\n     sig_18 = data_7\n     auth_3 <= sig_20;\n   end\n   default : begin \n     tx_11 = cfg_2\n     rst_10 <= clk_6\n     rst_1 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( control_valid_20 ) == ( 4'h0 ) |-> data_13 == cfg_9 && clk_17 == fsm_1 && sig_3 == auth_8 ; endproperty \n property name; @(posedge pll_clk_6) ( control_valid_20 ) == ( 7'b0xx1111 ) |-> reg_3 == auth_14 && sig_18 == data_7 && auth_3 == sig_20 ; endproperty \n property name; ( control_valid_20 ) != 4'h0 && @(posedge pll_clk_6) ( control_valid_20 ) != 7'b0xx1111  |-> tx_11 == cfg_2 && rst_10 == clk_6 && rst_1 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'b10xx0x0 : begin\n     cfg_19 = chip_16\n     rst_5 = cfg_17;\n   end\n   default : begin \n     err_16 = core_20\n     rst_1 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( interrupt_control_status_10 ) == ( 7'b10xx0x0 ) |-> cfg_19 == chip_16 && rst_5 == cfg_17 ; endproperty \n property name; @(posedge clk_reset_3) ( interrupt_control_status_10 ) != 7'b10xx0x0  |-> err_16 == core_20 && rst_1 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( data_register_status_19 ) \n   6'b000x1x : begin\n     err_13 = auth_14\n     auth_9 <= hw_18\n     data_8 <= data_18;\n   end\n   7'b0011xxx : begin\n     tx_3 = reg_3\n     tx_17 <= cfg_17\n     rst_9 <= reg_10;\n   end\n   7'bx01xx10 : begin\n     auth_18 = rst_11\n     auth_1 <= auth_13\n     sig_5 <= data_5;\n   end\n   default : begin \n     auth_10 <= hw_5\n     fsm_19 <= auth_6\n     chip_3 = clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( data_register_status_19 ) == ( 6'b000x1x ) |-> err_13 == auth_14 && auth_9 == hw_18 && data_8 == data_18 ; endproperty \n property name; @(posedge clock_source_2) ( data_register_status_19 ) == ( 7'b0011xxx ) |-> tx_3 == reg_3 && tx_17 == cfg_17 && rst_9 == reg_10 ; endproperty \n property name; @(posedge clock_source_2) ( data_register_status_19 ) == ( 7'bx01xx10 ) |-> auth_18 == rst_11 && auth_1 == auth_13 && sig_5 == data_5 ; endproperty \n property name; ( data_register_status_19 ) != 6'b000x1x && ( data_register_status_19 ) != 7'b0011xxx && @(posedge clock_source_2) ( data_register_status_19 ) != 7'bx01xx10  |-> auth_10 == hw_5 && fsm_19 == auth_6 && chip_3 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( write_enable_15 ) \n   7'bxxx11xx : begin\n     fsm_7 = fsm_6\n     chip_15 = chip_11;\n   end\n   7'b1110000 : begin\n     clk_4 = err_3\n     auth_2 = rx_16;\n   end\n   default : begin \n     auth_7 <= err_7\n     fsm_1 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_1) ( write_enable_15 ) == ( 7'bxxx11xx ) |-> fsm_7 == fsm_6 && chip_15 == chip_11 ; endproperty \n property name; @(negedge fast_clk_1) ( write_enable_15 ) == ( 7'b1110000 ) |-> clk_4 == err_3 && auth_2 == rx_16 ; endproperty \n property name; ( write_enable_15 ) != 7'bxxx11xx && @(negedge fast_clk_1) ( write_enable_15 ) != 7'b1110000  |-> auth_7 == err_7 && fsm_1 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "case ( control_register_18 ) \n   7'b00x0x0x : begin\n     rst_7 <= clk_14\n     hw_4 = clk_9\n     tx_4 = reg_5;\n   end\n   7'b0xx101x : begin\n     auth_10 <= hw_10\n     chip_8 <= core_12\n     rx_13 <= rst_17;\n   end\n   core_6 : begin\n     reg_17 <= err_18\n     hw_8 <= fsm_15\n     reg_13 <= err_12;\n   end\n   default : begin \n     chip_7 <= err_8\n     chip_18 = cfg_12\n     auth_11 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_16) ( control_register_18 ) == ( 7'b00x0x0x ) |-> rst_7 == clk_14 && hw_4 == clk_9 && tx_4 == reg_5 ; endproperty \n property name; @(negedge clock_div_16) ( control_register_18 ) == ( 7'b0xx101x ) |-> auth_10 == hw_10 && chip_8 == core_12 && rx_13 == rst_17 ; endproperty \n property name; @(negedge clock_div_16) ( control_register_18 ) == ( core_6 ) |-> reg_17 == err_18 && hw_8 == fsm_15 && reg_13 == err_12 ; endproperty \n property name; ( control_register_18 ) != 7'b00x0x0x && ( control_register_18 ) != 7'b0xx101x && @(negedge clock_div_16) ( control_register_18 ) != core_6  |-> chip_7 == err_8 && chip_18 == cfg_12 && auth_11 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "case ( end_address_1 ) \n   7'b00xx0xx : begin\n     cfg_12 = rx_3\n     rx_7 <= rst_3;\n   end\n   7'bx10x0xx : begin\n     core_19 <= rx_17\n     rst_17 <= err_6;\n   end\n   6'h36 : begin\n     reg_14 = sig_11\n     data_20 <= reg_4;\n   end\n   default : begin \n     auth_13 <= rx_1\n     tx_4 = rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_17) ( end_address_1 ) == ( 7'b00xx0xx ) |-> cfg_12 == rx_3 && rx_7 == rst_3 ; endproperty \n property name; @(negedge pll_clk_17) ( end_address_1 ) == ( 7'bx10x0xx ) |-> core_19 == rx_17 && rst_17 == err_6 ; endproperty \n property name; @(negedge pll_clk_17) ( end_address_1 ) == ( 6'h36 ) |-> reg_14 == sig_11 && data_20 == reg_4 ; endproperty \n property name; ( end_address_1 ) != 7'b00xx0xx && ( end_address_1 ) != 7'bx10x0xx && @(negedge pll_clk_17) ( end_address_1 ) != 6'h36  |-> auth_13 == rx_1 && tx_4 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_17"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   7'bxxx1x11 : begin\n     rx_12 <= reg_19\n     auth_10 <= auth_17\n     hw_19 <= fsm_20;\n   end\n   7'b0x1111x : begin\n     clk_14 = auth_1\n     rst_18 = data_11\n     fsm_13 <= tx_2;\n   end\n   7'b1001x01 : begin\n     rst_5 = rst_8\n     rx_2 = fsm_1\n     sig_5 = chip_18;\n   end\n   default : begin \n     sig_19 <= sig_13\n     hw_12 = sig_17\n     rst_6 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_12) ( ready_signal_5 ) == ( 7'bxxx1x11 ) |-> rx_12 == reg_19 && auth_10 == auth_17 && hw_19 == fsm_20 ; endproperty \n property name; @(posedge clock_source_12) ( ready_signal_5 ) == ( 7'b0x1111x ) |-> clk_14 == auth_1 && rst_18 == data_11 && fsm_13 == tx_2 ; endproperty \n property name; @(posedge clock_source_12) ( ready_signal_5 ) == ( 7'b1001x01 ) |-> rst_5 == rst_8 && rx_2 == fsm_1 && sig_5 == chip_18 ; endproperty \n property name; ( ready_signal_5 ) != 7'bxxx1x11 && ( ready_signal_5 ) != 7'b0x1111x && @(posedge clock_source_12) ( ready_signal_5 ) != 7'b1001x01  |-> sig_19 == sig_13 && hw_12 == sig_17 && rst_6 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   7'b1110000 : begin\n     chip_8 <= err_1\n     reg_12 <= core_16\n     clk_13 <= fsm_5;\n   end\n   default : begin \n     auth_8 = hw_20\n     clk_19 = cfg_16\n     tx_1 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( busy_signal_8 ) == ( 7'b1110000 ) |-> chip_8 == err_1 && reg_12 == core_16 && clk_13 == fsm_5 ; endproperty \n property name; @(posedge mem_clock_20) ( busy_signal_8 ) != 7'b1110000  |-> auth_8 == hw_20 && clk_19 == cfg_16 && tx_1 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   5'bx0000 : begin\n     err_18 = fsm_1\n     rx_12 = auth_4\n     core_17 = rst_4;\n   end\n   7'b1x1x1xx : begin\n     fsm_16 <= hw_7\n     fsm_7 = err_9\n     tx_17 <= chip_2;\n   end\n   default : begin \n     rst_3 <= cfg_5\n     clk_12 <= cfg_1\n     core_18 <= cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_12) ( acknowledge_4 ) == ( 5'bx0000 ) |-> err_18 == fsm_1 && rx_12 == auth_4 && core_17 == rst_4 ; endproperty \n property name; @(negedge bus_clock_12) ( acknowledge_4 ) == ( 7'b1x1x1xx ) |-> fsm_16 == hw_7 && fsm_7 == err_9 && tx_17 == chip_2 ; endproperty \n property name; ( acknowledge_4 ) != 5'bx0000 && @(negedge bus_clock_12) ( acknowledge_4 ) != 7'b1x1x1xx  |-> rst_3 == cfg_5 && clk_12 == cfg_1 && core_18 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "case ( control_flag_register_18 ) \n   6'b001101 : begin\n     rst_2 <= auth_11\n     sig_11 = fsm_4\n     fsm_7 <= clk_7;\n   end\n   7'bxxx1xx1 : begin\n     rst_6 = clk_10\n     core_10 = hw_20\n     chip_10 <= data_2;\n   end\n   7'b0x0xx0x : begin\n     tx_18 = data_7\n     rst_8 <= chip_1\n     clk_4 <= data_14;\n   end\n   default : begin \n     sig_14 = cfg_15\n     core_13 <= err_9\n     tx_19 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_11) ( control_flag_register_18 ) == ( 6'b001101 ) |-> rst_2 == auth_11 && sig_11 == fsm_4 && fsm_7 == clk_7 ; endproperty \n property name; @(posedge clock_source_11) ( control_flag_register_18 ) == ( 7'bxxx1xx1 ) |-> rst_6 == clk_10 && core_10 == hw_20 && chip_10 == data_2 ; endproperty \n property name; @(posedge clock_source_11) ( control_flag_register_18 ) == ( 7'b0x0xx0x ) |-> tx_18 == data_7 && rst_8 == chip_1 && clk_4 == data_14 ; endproperty \n property name; ( control_flag_register_18 ) != 6'b001101 && ( control_flag_register_18 ) != 7'bxxx1xx1 && @(posedge clock_source_11) ( control_flag_register_18 ) != 7'b0x0xx0x  |-> sig_14 == cfg_15 && core_13 == err_9 && tx_19 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_11"
    },
    {
        "Code": "case ( ready_signal_8 ) \n   5'bx1100 : begin\n     rx_2 <= rx_14\n     chip_13 = sig_5\n     rx_11 = reg_11;\n   end\n   7'bxxxx100 : begin\n     core_11 <= cfg_15\n     cfg_14 <= rst_7\n     chip_1 <= rx_18;\n   end\n   7'b1011111 : begin\n     sig_13 = cfg_4\n     chip_14 <= data_17\n     rst_16 = tx_18;\n   end\n   default : begin \n     chip_3 = rx_16\n     rx_14 = err_4\n     sig_18 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_20) ( ready_signal_8 ) == ( 5'bx1100 ) |-> rx_2 == rx_14 && chip_13 == sig_5 && rx_11 == reg_11 ; endproperty \n property name; @(negedge ref_clk_20) ( ready_signal_8 ) == ( 7'bxxxx100 ) |-> core_11 == cfg_15 && cfg_14 == rst_7 && chip_1 == rx_18 ; endproperty \n property name; @(negedge ref_clk_20) ( ready_signal_8 ) == ( 7'b1011111 ) |-> sig_13 == cfg_4 && chip_14 == data_17 && rst_16 == tx_18 ; endproperty \n property name; ( ready_signal_8 ) != 5'bx1100 && ( ready_signal_8 ) != 7'bxxxx100 && @(negedge ref_clk_20) ( ready_signal_8 ) != 7'b1011111  |-> chip_3 == rx_16 && rx_14 == err_4 && sig_18 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_20"
    },
    {
        "Code": "case ( start_bit_1 ) \n   7'b0xx11xx : begin\n     core_2 <= tx_11\n     core_14 = chip_13;\n   end\n   default : begin \n     sig_13 = err_19\n     cfg_8 = auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( start_bit_1 ) == ( 7'b0xx11xx ) |-> core_2 == tx_11 && core_14 == chip_13 ; endproperty \n property name; @(negedge clk_enable_3) ( start_bit_1 ) != 7'b0xx11xx  |-> sig_13 == err_19 && cfg_8 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( error_status_19 ) \n   6'b1x1xx0 : begin\n     rx_10 <= rst_11\n     reg_20 = err_4\n     reg_10 <= data_17;\n   end\n   5'b11x0x : begin\n     reg_12 <= hw_3\n     data_18 <= clk_10\n     rst_3 = sig_8;\n   end\n   7'b0111x11 : begin\n     rx_7 = hw_9\n     core_19 <= core_12\n     reg_18 <= fsm_5;\n   end\n   default : begin \n     sig_12 <= rst_14\n     cfg_15 <= data_7\n     err_6 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( error_status_19 ) == ( 6'b1x1xx0 ) |-> rx_10 == rst_11 && reg_20 == err_4 && reg_10 == data_17 ; endproperty \n property name; @(posedge clk_in_15) ( error_status_19 ) == ( 5'b11x0x ) |-> reg_12 == hw_3 && data_18 == clk_10 && rst_3 == sig_8 ; endproperty \n property name; @(posedge clk_in_15) ( error_status_19 ) == ( 7'b0111x11 ) |-> rx_7 == hw_9 && core_19 == core_12 && reg_18 == fsm_5 ; endproperty \n property name; ( error_status_19 ) != 6'b1x1xx0 && ( error_status_19 ) != 5'b11x0x && @(posedge clk_in_15) ( error_status_19 ) != 7'b0111x11  |-> sig_12 == rst_14 && cfg_15 == data_7 && err_6 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( status_buffer_2 ) \n   7'b1xx11x1 : begin\n     auth_8 = clk_3\n     tx_9 <= hw_1\n     tx_1 <= rx_15;\n   end\n   5'b11x0x : begin\n     data_7 = tx_7\n     data_6 = chip_20\n     reg_8 = chip_3;\n   end\n   default : begin \n     cfg_11 = rx_10\n     data_8 <= core_12\n     tx_3 <= data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_5) ( status_buffer_2 ) == ( 7'b1xx11x1 ) |-> auth_8 == clk_3 && tx_9 == hw_1 && tx_1 == rx_15 ; endproperty \n property name; @(negedge clk_reset_5) ( status_buffer_2 ) == ( 5'b11x0x ) |-> data_7 == tx_7 && data_6 == chip_20 && reg_8 == chip_3 ; endproperty \n property name; ( status_buffer_2 ) != 7'b1xx11x1 && @(negedge clk_reset_5) ( status_buffer_2 ) != 5'b11x0x  |-> cfg_11 == rx_10 && data_8 == core_12 && tx_3 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "case ( operation_status_7 ) \n   6'b100000 : begin\n     rst_2 <= tx_6\n     chip_12 = auth_12\n     reg_11 = fsm_7;\n   end\n   7'h5c : begin\n     chip_10 <= chip_19\n     err_6 <= tx_18\n     rx_12 <= rx_3;\n   end\n   default : begin \n     chip_2 <= hw_7\n     err_14 = tx_2\n     sig_16 = fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_12) ( operation_status_7 ) == ( 6'b100000 ) |-> rst_2 == tx_6 && chip_12 == auth_12 && reg_11 == fsm_7 ; endproperty \n property name; @(negedge cpu_clock_12) ( operation_status_7 ) == ( 7'h5c ) |-> chip_10 == chip_19 && err_6 == tx_18 && rx_12 == rx_3 ; endproperty \n property name; ( operation_status_7 ) != 6'b100000 && @(negedge cpu_clock_12) ( operation_status_7 ) != 7'h5c  |-> chip_2 == hw_7 && err_14 == tx_2 && sig_16 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_12"
    },
    {
        "Code": "case ( control_flag_register_7 ) \n   5'h1b : begin\n     sig_8 <= sig_12\n     rst_4 = sig_9;\n   end\n   7'bx010x00 : begin\n     reg_18 = core_15\n     err_1 = tx_3;\n   end\n   6'bxxx01x : begin\n     err_11 = fsm_15\n     core_8 = chip_14;\n   end\n   default : begin \n     cfg_20 <= err_3\n     chip_11 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_17) ( control_flag_register_7 ) == ( 5'h1b ) |-> sig_8 == sig_12 && rst_4 == sig_9 ; endproperty \n property name; @(posedge main_clk_17) ( control_flag_register_7 ) == ( 7'bx010x00 ) |-> reg_18 == core_15 && err_1 == tx_3 ; endproperty \n property name; @(posedge main_clk_17) ( control_flag_register_7 ) == ( 6'bxxx01x ) |-> err_11 == fsm_15 && core_8 == chip_14 ; endproperty \n property name; ( control_flag_register_7 ) != 5'h1b && ( control_flag_register_7 ) != 7'bx010x00 && @(posedge main_clk_17) ( control_flag_register_7 ) != 6'bxxx01x  |-> cfg_20 == err_3 && chip_11 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "case ( start_bit_20 ) \n   7'bx00x000 : begin\n     data_7 = sig_7\n     hw_4 <= data_14;\n   end\n   default : begin \n     fsm_11 = clk_8\n     fsm_13 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_3) ( start_bit_20 ) == ( 7'bx00x000 ) |-> data_7 == sig_7 && hw_4 == data_14 ; endproperty \n property name; @(negedge clk_reset_3) ( start_bit_20 ) != 7'bx00x000  |-> fsm_11 == clk_8 && fsm_13 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   4'h9 : begin\n     sig_7 = reg_2\n     rx_2 = data_13\n     tx_9 <= cfg_1;\n   end\n   default : begin \n     fsm_16 <= hw_14\n     auth_12 = chip_10\n     rst_6 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_18) ( status_output_buffer_13 ) == ( 4'h9 ) |-> sig_7 == reg_2 && rx_2 == data_13 && tx_9 == cfg_1 ; endproperty \n property name; @(negedge mem_clock_18) ( status_output_buffer_13 ) != 4'h9  |-> fsm_16 == hw_14 && auth_12 == chip_10 && rst_6 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "case ( status_output_19 ) \n   6'bx0xxxx : begin\n     fsm_3 <= fsm_7\n     rst_17 = fsm_4;\n   end\n   5'b100xx : begin\n     data_5 <= hw_11\n     err_17 = data_10;\n   end\n   6'bxxx1x1 : begin\n     data_13 <= clk_3\n     rst_3 <= err_9;\n   end\n   default : begin \n     rst_9 = chip_14\n     hw_12 <= hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_5) ( status_output_19 ) == ( 6'bx0xxxx ) |-> fsm_3 == fsm_7 && rst_17 == fsm_4 ; endproperty \n property name; @(posedge mem_clock_5) ( status_output_19 ) == ( 5'b100xx ) |-> data_5 == hw_11 && err_17 == data_10 ; endproperty \n property name; @(posedge mem_clock_5) ( status_output_19 ) == ( 6'bxxx1x1 ) |-> data_13 == clk_3 && rst_3 == err_9 ; endproperty \n property name; ( status_output_19 ) != 6'bx0xxxx && ( status_output_19 ) != 5'b100xx && @(posedge mem_clock_5) ( status_output_19 ) != 6'bxxx1x1  |-> rst_9 == chip_14 && hw_12 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_5"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'b0x00xx1 : begin\n     reg_12 <= data_11\n     data_4 = chip_9\n     fsm_15 <= err_14;\n   end\n   default : begin \n     reg_20 <= reg_10\n     rx_12 = hw_5\n     err_12 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_8) ( data_control_9 ) == ( 7'b0x00xx1 ) |-> reg_12 == data_11 && data_4 == chip_9 && fsm_15 == err_14 ; endproperty \n property name; @(negedge clk_osc_8) ( data_control_9 ) != 7'b0x00xx1  |-> reg_20 == reg_10 && rx_12 == hw_5 && err_12 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "case ( read_enable_7 ) \n   6'bxx1x0x : begin\n     clk_8 = core_3\n     rx_4 = hw_3;\n   end\n   default : begin \n     fsm_2 = hw_19\n     data_9 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_6) ( read_enable_7 ) == ( 6'bxx1x0x ) |-> clk_8 == core_3 && rx_4 == hw_3 ; endproperty \n property name; @(negedge clk_in_6) ( read_enable_7 ) != 6'bxx1x0x  |-> fsm_2 == hw_19 && data_9 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "case ( instruction_18 ) \n   reg_1 : begin\n     hw_9 = err_8\n     rst_7 = sig_4\n     err_7 <= cfg_8;\n   end\n   7'b10xx0x0 : begin\n     hw_3 <= clk_3\n     sig_17 = tx_19\n     auth_3 <= cfg_16;\n   end\n   default : begin \n     fsm_13 <= clk_14\n     core_15 = fsm_5\n     chip_14 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( instruction_18 ) == ( reg_1 ) |-> hw_9 == err_8 && rst_7 == sig_4 && err_7 == cfg_8 ; endproperty \n property name; @(negedge bus_clock_13) ( instruction_18 ) == ( 7'b10xx0x0 ) |-> hw_3 == clk_3 && sig_17 == tx_19 && auth_3 == cfg_16 ; endproperty \n property name; ( instruction_18 ) != reg_1 && @(negedge bus_clock_13) ( instruction_18 ) != 7'b10xx0x0  |-> fsm_13 == clk_14 && core_15 == fsm_5 && chip_14 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( control_flag_register_8 ) \n   2'bxx : begin\n     clk_19 = chip_16\n     rx_16 = cfg_7;\n   end\n   default : begin \n     cfg_13 = cfg_16\n     auth_18 <= reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( control_flag_register_8 ) == ( 2'bxx ) |-> clk_19 == chip_16 && rx_16 == cfg_7 ; endproperty \n property name; @(negedge sys_clk_1) ( control_flag_register_8 ) != 2'bxx  |-> cfg_13 == cfg_16 && auth_18 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( address_status_16 ) \n   5'bxx010 : begin\n     rx_15 = auth_2\n     clk_8 = rx_4\n     clk_19 <= data_10;\n   end\n   7'b11xxx01 : begin\n     data_3 = sig_12\n     err_7 <= core_8\n     fsm_15 = rst_15;\n   end\n   default : begin \n     err_18 = rx_11\n     sig_8 <= core_2\n     err_3 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( address_status_16 ) == ( 5'bxx010 ) |-> rx_15 == auth_2 && clk_8 == rx_4 && clk_19 == data_10 ; endproperty \n property name; @(negedge ref_clk_9) ( address_status_16 ) == ( 7'b11xxx01 ) |-> data_3 == sig_12 && err_7 == core_8 && fsm_15 == rst_15 ; endproperty \n property name; ( address_status_16 ) != 5'bxx010 && @(negedge ref_clk_9) ( address_status_16 ) != 7'b11xxx01  |-> err_18 == rx_11 && sig_8 == core_2 && err_3 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( input_register_1 ) \n   6'h1c : begin\n     hw_1 = reg_7\n     auth_15 = rx_6;\n   end\n   7'b10x1000 : begin\n     reg_9 = reg_5\n     auth_18 <= fsm_12;\n   end\n   default : begin \n     err_16 <= auth_9\n     err_7 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( input_register_1 ) == ( 6'h1c ) |-> hw_1 == reg_7 && auth_15 == rx_6 ; endproperty \n property name; @(negedge bus_clock_15) ( input_register_1 ) == ( 7'b10x1000 ) |-> reg_9 == reg_5 && auth_18 == fsm_12 ; endproperty \n property name; ( input_register_1 ) != 6'h1c && @(negedge bus_clock_15) ( input_register_1 ) != 7'b10x1000  |-> err_16 == auth_9 && err_7 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( status_buffer_8 ) \n   7'b110x001 : begin\n     tx_5 <= chip_19\n     err_6 <= fsm_6\n     cfg_9 <= reg_3;\n   end\n   default : begin \n     fsm_20 = hw_5\n     chip_12 = reg_15\n     rst_8 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( status_buffer_8 ) == ( 7'b110x001 ) |-> tx_5 == chip_19 && err_6 == fsm_6 && cfg_9 == reg_3 ; endproperty \n property name; @(negedge mem_clock_10) ( status_buffer_8 ) != 7'b110x001  |-> fsm_20 == hw_5 && chip_12 == reg_15 && rst_8 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( data_register_1 ) \n   7'h30 : begin\n     rst_6 <= err_6\n     data_19 = rst_8\n     data_1 <= hw_3;\n   end\n   5'b11x11 : begin\n     rx_4 <= reg_8\n     sig_7 = data_10\n     clk_20 = chip_14;\n   end\n   default : begin \n     tx_6 = data_17\n     auth_8 = hw_12\n     sig_14 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_3) ( data_register_1 ) == ( 7'h30 ) |-> rst_6 == err_6 && data_19 == rst_8 && data_1 == hw_3 ; endproperty \n property name; @(posedge bus_clock_3) ( data_register_1 ) == ( 5'b11x11 ) |-> rx_4 == reg_8 && sig_7 == data_10 && clk_20 == chip_14 ; endproperty \n property name; ( data_register_1 ) != 7'h30 && @(posedge bus_clock_3) ( data_register_1 ) != 5'b11x11  |-> tx_6 == data_17 && auth_8 == hw_12 && sig_14 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "case ( error_status_20 ) \n   7'b1101xx0 : begin\n     chip_20 <= cfg_15\n     cfg_9 <= core_20;\n   end\n   6'h11 : begin\n     clk_4 = fsm_5\n     cfg_18 <= fsm_9;\n   end\n   data_16 : begin\n     core_19 <= err_10\n     chip_13 <= chip_5;\n   end\n   default : begin \n     cfg_10 = clk_5\n     data_15 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_5) ( error_status_20 ) == ( 7'b1101xx0 ) |-> chip_20 == cfg_15 && cfg_9 == core_20 ; endproperty \n property name; @(negedge clk_enable_5) ( error_status_20 ) == ( 6'h11 ) |-> clk_4 == fsm_5 && cfg_18 == fsm_9 ; endproperty \n property name; @(negedge clk_enable_5) ( error_status_20 ) == ( data_16 ) |-> core_19 == err_10 && chip_13 == chip_5 ; endproperty \n property name; ( error_status_20 ) != 7'b1101xx0 && ( error_status_20 ) != 6'h11 && @(negedge clk_enable_5) ( error_status_20 ) != data_16  |-> cfg_10 == clk_5 && data_15 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "case ( status_register_buffer_2 ) \n   6'bx0xx0x : begin\n     rst_2 = rst_3\n     auth_16 = clk_19\n     fsm_1 <= cfg_3;\n   end\n   7'h2d : begin\n     hw_18 <= err_6\n     reg_19 <= fsm_4\n     rst_9 = hw_13;\n   end\n   default : begin \n     chip_19 = err_3\n     rst_13 <= rx_13\n     chip_10 = fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_15) ( status_register_buffer_2 ) == ( 6'bx0xx0x ) |-> rst_2 == rst_3 && auth_16 == clk_19 && fsm_1 == cfg_3 ; endproperty \n property name; @(negedge ref_clk_15) ( status_register_buffer_2 ) == ( 7'h2d ) |-> hw_18 == err_6 && reg_19 == fsm_4 && rst_9 == hw_13 ; endproperty \n property name; ( status_register_buffer_2 ) != 6'bx0xx0x && @(negedge ref_clk_15) ( status_register_buffer_2 ) != 7'h2d  |-> chip_19 == err_3 && rst_13 == rx_13 && chip_10 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "case ( command_word_18 ) \n   6'b010100 : begin\n     reg_8 <= rst_7\n     clk_11 <= sig_13\n     rx_20 = chip_17;\n   end\n   default : begin \n     rx_14 <= rst_8\n     clk_20 <= clk_5\n     data_8 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( command_word_18 ) == ( 6'b010100 ) |-> reg_8 == rst_7 && clk_11 == sig_13 && rx_20 == chip_17 ; endproperty \n property name; @(posedge clk_enable_16) ( command_word_18 ) != 6'b010100  |-> rx_14 == rst_8 && clk_20 == clk_5 && data_8 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( command_status_15 ) \n   5'b1x1xx : begin\n     core_12 = hw_5\n     rst_16 = core_9;\n   end\n   4'h1 : begin\n     cfg_19 <= rx_14\n     core_8 <= auth_15;\n   end\n   default : begin \n     auth_13 <= rst_4\n     rst_18 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( command_status_15 ) == ( 5'b1x1xx ) |-> core_12 == hw_5 && rst_16 == core_9 ; endproperty \n property name; @(negedge mem_clock_13) ( command_status_15 ) == ( 4'h1 ) |-> cfg_19 == rx_14 && core_8 == auth_15 ; endproperty \n property name; ( command_status_15 ) != 5'b1x1xx && @(negedge mem_clock_13) ( command_status_15 ) != 4'h1  |-> auth_13 == rst_4 && rst_18 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( acknowledge_signal_10 ) \n   7'b0011xxx : begin\n     clk_15 = core_6\n     chip_11 = data_17\n     auth_16 <= rx_1;\n   end\n   7'b1x0x1x0 : begin\n     clk_9 <= core_11\n     err_4 <= rst_7\n     rst_12 = chip_4;\n   end\n   5'bxxx1x : begin\n     err_3 = err_10\n     hw_7 <= auth_15\n     hw_18 <= chip_16;\n   end\n   default : begin \n     cfg_18 = sig_5\n     auth_18 = auth_20\n     rx_16 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_16) ( acknowledge_signal_10 ) == ( 7'b0011xxx ) |-> clk_15 == core_6 && chip_11 == data_17 && auth_16 == rx_1 ; endproperty \n property name; @(posedge clock_source_16) ( acknowledge_signal_10 ) == ( 7'b1x0x1x0 ) |-> clk_9 == core_11 && err_4 == rst_7 && rst_12 == chip_4 ; endproperty \n property name; @(posedge clock_source_16) ( acknowledge_signal_10 ) == ( 5'bxxx1x ) |-> err_3 == err_10 && hw_7 == auth_15 && hw_18 == chip_16 ; endproperty \n property name; ( acknowledge_signal_10 ) != 7'b0011xxx && ( acknowledge_signal_10 ) != 7'b1x0x1x0 && @(posedge clock_source_16) ( acknowledge_signal_10 ) != 5'bxxx1x  |-> cfg_18 == sig_5 && auth_18 == auth_20 && rx_16 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_16"
    },
    {
        "Code": "case ( output_control_6 ) \n   5'b10xx1 : begin\n     hw_11 <= cfg_10\n     hw_6 = data_11;\n   end\n   7'bx101x00 : begin\n     rx_4 = chip_20\n     clk_3 <= rst_10;\n   end\n   default : begin \n     sig_6 <= chip_3\n     rx_18 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_10) ( output_control_6 ) == ( 5'b10xx1 ) |-> hw_11 == cfg_10 && hw_6 == data_11 ; endproperty \n property name; @(posedge clock_source_10) ( output_control_6 ) == ( 7'bx101x00 ) |-> rx_4 == chip_20 && clk_3 == rst_10 ; endproperty \n property name; ( output_control_6 ) != 5'b10xx1 && @(posedge clock_source_10) ( output_control_6 ) != 7'bx101x00  |-> sig_6 == chip_3 && rx_18 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "case ( operation_code_9 ) \n   6'bx101x0 : begin\n     chip_11 <= err_16\n     err_18 = err_7\n     clk_4 <= hw_1;\n   end\n   default : begin \n     fsm_5 <= auth_7\n     clk_9 = sig_17\n     rst_2 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( operation_code_9 ) == ( 6'bx101x0 ) |-> chip_11 == err_16 && err_18 == err_7 && clk_4 == hw_1 ; endproperty \n property name; @(posedge clk_out_4) ( operation_code_9 ) != 6'bx101x0  |-> fsm_5 == auth_7 && clk_9 == sig_17 && rst_2 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( busy_signal_9 ) \n   7'h70 : begin\n     tx_15 = chip_6\n     auth_14 <= sig_17;\n   end\n   6'b000x1x : begin\n     chip_1 <= tx_20\n     sig_13 <= core_5;\n   end\n   6'b011111 : begin\n     hw_17 = reg_6\n     cfg_19 = fsm_13;\n   end\n   default : begin \n     sig_1 = reg_5\n     fsm_8 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_5) ( busy_signal_9 ) == ( 7'h70 ) |-> tx_15 == chip_6 && auth_14 == sig_17 ; endproperty \n property name; @(negedge cpu_clock_5) ( busy_signal_9 ) == ( 6'b000x1x ) |-> chip_1 == tx_20 && sig_13 == core_5 ; endproperty \n property name; @(negedge cpu_clock_5) ( busy_signal_9 ) == ( 6'b011111 ) |-> hw_17 == reg_6 && cfg_19 == fsm_13 ; endproperty \n property name; ( busy_signal_9 ) != 7'h70 && ( busy_signal_9 ) != 6'b000x1x && @(negedge cpu_clock_5) ( busy_signal_9 ) != 6'b011111  |-> sig_1 == reg_5 && fsm_8 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "case ( write_complete_9 ) \n   6'b1xx011 : begin\n     hw_1 = chip_18\n     rst_12 <= rx_4\n     rst_10 <= fsm_14;\n   end\n   default : begin \n     clk_15 = auth_3\n     err_3 <= sig_13\n     clk_16 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( write_complete_9 ) == ( 6'b1xx011 ) |-> hw_1 == chip_18 && rst_12 == rx_4 && rst_10 == fsm_14 ; endproperty \n property name; @(negedge clock_ctrl_19) ( write_complete_9 ) != 6'b1xx011  |-> clk_15 == auth_3 && err_3 == sig_13 && clk_16 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( data_in_7 ) \n   7'bxx0100x : begin\n     rx_4 <= auth_4\n     err_5 = hw_8;\n   end\n   6'bxxxxxx : begin\n     core_14 <= clk_10\n     rx_20 <= data_8;\n   end\n   default : begin \n     err_6 <= reg_5\n     tx_3 <= err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( data_in_7 ) == ( 7'bxx0100x ) |-> rx_4 == auth_4 && err_5 == hw_8 ; endproperty \n property name; @(posedge clk_osc_15) ( data_in_7 ) == ( 6'bxxxxxx ) |-> core_14 == clk_10 && rx_20 == data_8 ; endproperty \n property name; ( data_in_7 ) != 7'bxx0100x && @(posedge clk_osc_15) ( data_in_7 ) != 6'bxxxxxx  |-> err_6 == reg_5 && tx_3 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( operation_status_12 ) \n   7'bx1x1xxx : begin\n     chip_15 = sig_3\n     rx_4 <= clk_7;\n   end\n   cfg_4 : begin\n     hw_4 <= hw_8\n     reg_6 = core_1;\n   end\n   default : begin \n     tx_4 <= sig_4\n     sig_8 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_19) ( operation_status_12 ) == ( 7'bx1x1xxx ) |-> chip_15 == sig_3 && rx_4 == clk_7 ; endproperty \n property name; @(posedge clock_source_19) ( operation_status_12 ) == ( cfg_4 ) |-> hw_4 == hw_8 && reg_6 == core_1 ; endproperty \n property name; ( operation_status_12 ) != 7'bx1x1xxx && @(posedge clock_source_19) ( operation_status_12 ) != cfg_4  |-> tx_4 == sig_4 && sig_8 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "case ( status_register_2 ) \n   7'bxx0100x : begin\n     hw_13 = rx_16\n     cfg_1 = tx_3;\n   end\n   default : begin \n     reg_8 <= sig_3\n     fsm_7 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_19) ( status_register_2 ) == ( 7'bxx0100x ) |-> hw_13 == rx_16 && cfg_1 == tx_3 ; endproperty \n property name; @(negedge bus_clock_19) ( status_register_2 ) != 7'bxx0100x  |-> reg_8 == sig_3 && fsm_7 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "case ( output_control_18 ) \n   7'bxxx0101 : begin\n     rst_2 = auth_16\n     core_19 = err_14\n     tx_11 <= sig_4;\n   end\n   3'b11x : begin\n     data_20 <= chip_7\n     hw_17 = hw_5\n     tx_9 = auth_1;\n   end\n   7'bxxxxx01 : begin\n     rx_11 = clk_3\n     reg_5 <= auth_13\n     tx_17 <= reg_8;\n   end\n   default : begin \n     hw_2 = tx_18\n     clk_6 <= fsm_20\n     core_4 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( output_control_18 ) == ( 7'bxxx0101 ) |-> rst_2 == auth_16 && core_19 == err_14 && tx_11 == sig_4 ; endproperty \n property name; @(negedge core_clock_8) ( output_control_18 ) == ( 3'b11x ) |-> data_20 == chip_7 && hw_17 == hw_5 && tx_9 == auth_1 ; endproperty \n property name; @(negedge core_clock_8) ( output_control_18 ) == ( 7'bxxxxx01 ) |-> rx_11 == clk_3 && reg_5 == auth_13 && tx_17 == reg_8 ; endproperty \n property name; ( output_control_18 ) != 7'bxxx0101 && ( output_control_18 ) != 3'b11x && @(negedge core_clock_8) ( output_control_18 ) != 7'bxxxxx01  |-> hw_2 == tx_18 && clk_6 == fsm_20 && core_4 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( end_address_18 ) \n   7'h6e : begin\n     core_16 = sig_11\n     rx_13 <= rx_11;\n   end\n   clk_13 : begin\n     cfg_12 <= cfg_20\n     reg_20 <= cfg_5;\n   end\n   default : begin \n     core_19 = rst_14\n     auth_12 = rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( end_address_18 ) == ( 7'h6e ) |-> core_16 == sig_11 && rx_13 == rx_11 ; endproperty \n property name; @(posedge pll_clk_8) ( end_address_18 ) == ( clk_13 ) |-> cfg_12 == cfg_20 && reg_20 == cfg_5 ; endproperty \n property name; ( end_address_18 ) != 7'h6e && @(posedge pll_clk_8) ( end_address_18 ) != clk_13  |-> core_19 == rst_14 && auth_12 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( address_6 ) \n   7'h72 : begin\n     reg_8 <= tx_4\n     tx_16 <= clk_15;\n   end\n   5'b1x010 : begin\n     reg_15 = rx_13\n     reg_18 = clk_13;\n   end\n   default : begin \n     hw_13 <= clk_4\n     reg_6 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( address_6 ) == ( 7'h72 ) |-> reg_8 == tx_4 && tx_16 == clk_15 ; endproperty \n property name; @(negedge clk_gen_5) ( address_6 ) == ( 5'b1x010 ) |-> reg_15 == rx_13 && reg_18 == clk_13 ; endproperty \n property name; ( address_6 ) != 7'h72 && @(negedge clk_gen_5) ( address_6 ) != 5'b1x010  |-> hw_13 == clk_4 && reg_6 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( address_19 ) \n   7'h1 : begin\n     reg_1 <= rx_17\n     core_1 = auth_14;\n   end\n   6'b0x0x00 : begin\n     sig_6 <= core_15\n     cfg_11 = tx_15;\n   end\n   default : begin \n     core_10 <= tx_3\n     err_17 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_10) ( address_19 ) == ( 7'h1 ) |-> reg_1 == rx_17 && core_1 == auth_14 ; endproperty \n property name; @(posedge clk_gen_10) ( address_19 ) == ( 6'b0x0x00 ) |-> sig_6 == core_15 && cfg_11 == tx_15 ; endproperty \n property name; ( address_19 ) != 7'h1 && @(posedge clk_gen_10) ( address_19 ) != 6'b0x0x00  |-> core_10 == tx_3 && err_17 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   4'b0x10 : begin\n     cfg_19 <= auth_9\n     clk_17 = rst_7;\n   end\n   7'bxxxx101 : begin\n     core_16 = auth_2\n     cfg_20 <= cfg_3;\n   end\n   5'b01011 : begin\n     auth_12 <= rx_16\n     core_12 = err_20;\n   end\n   default : begin \n     sig_20 <= fsm_19\n     clk_19 = err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_9) ( control_buffer_12 ) == ( 4'b0x10 ) |-> cfg_19 == auth_9 && clk_17 == rst_7 ; endproperty \n property name; @(posedge clk_out_9) ( control_buffer_12 ) == ( 7'bxxxx101 ) |-> core_16 == auth_2 && cfg_20 == cfg_3 ; endproperty \n property name; @(posedge clk_out_9) ( control_buffer_12 ) == ( 5'b01011 ) |-> auth_12 == rx_16 && core_12 == err_20 ; endproperty \n property name; ( control_buffer_12 ) != 4'b0x10 && ( control_buffer_12 ) != 7'bxxxx101 && @(posedge clk_out_9) ( control_buffer_12 ) != 5'b01011  |-> sig_20 == fsm_19 && clk_19 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   6'h1x : begin\n     core_8 <= data_20\n     rx_16 <= fsm_12;\n   end\n   default : begin \n     reg_16 <= fsm_5\n     sig_6 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_4) ( interrupt_control_status_18 ) == ( 6'h1x ) |-> core_8 == data_20 && rx_16 == fsm_12 ; endproperty \n property name; @(posedge clk_reset_4) ( interrupt_control_status_18 ) != 6'h1x  |-> reg_16 == fsm_5 && sig_6 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_4"
    },
    {
        "Code": "case ( control_status_buffer_9 ) \n   7'b11xx0x1 : begin\n     reg_3 <= tx_8\n     hw_15 = clk_13;\n   end\n   5'bxx110 : begin\n     auth_17 = rx_2\n     tx_12 = err_8;\n   end\n   6'bx01xx1 : begin\n     data_7 = cfg_19\n     reg_2 <= cfg_6;\n   end\n   default : begin \n     data_4 = rx_4\n     sig_6 <= reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_5) ( control_status_buffer_9 ) == ( 7'b11xx0x1 ) |-> reg_3 == tx_8 && hw_15 == clk_13 ; endproperty \n property name; @(posedge clk_enable_5) ( control_status_buffer_9 ) == ( 5'bxx110 ) |-> auth_17 == rx_2 && tx_12 == err_8 ; endproperty \n property name; @(posedge clk_enable_5) ( control_status_buffer_9 ) == ( 6'bx01xx1 ) |-> data_7 == cfg_19 && reg_2 == cfg_6 ; endproperty \n property name; ( control_status_buffer_9 ) != 7'b11xx0x1 && ( control_status_buffer_9 ) != 5'bxx110 && @(posedge clk_enable_5) ( control_status_buffer_9 ) != 6'bx01xx1  |-> data_4 == rx_4 && sig_6 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "case ( address_16 ) \n   7'bx0xxx1x : begin\n     rx_19 = tx_7\n     sig_20 <= chip_5\n     cfg_13 = hw_9;\n   end\n   default : begin \n     cfg_9 <= tx_8\n     clk_11 = data_19\n     cfg_14 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_14) ( address_16 ) == ( 7'bx0xxx1x ) |-> rx_19 == tx_7 && sig_20 == chip_5 && cfg_13 == hw_9 ; endproperty \n property name; @(negedge cpu_clock_14) ( address_16 ) != 7'bx0xxx1x  |-> cfg_9 == tx_8 && clk_11 == data_19 && cfg_14 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "case ( data_register_15 ) \n   7'b1100x1x : begin\n     hw_3 = data_10\n     auth_14 = fsm_14\n     sig_13 <= sig_20;\n   end\n   default : begin \n     core_12 <= sig_12\n     rx_9 = err_9\n     fsm_17 = rst_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_6) ( data_register_15 ) == ( 7'b1100x1x ) |-> hw_3 == data_10 && auth_14 == fsm_14 && sig_13 == sig_20 ; endproperty \n property name; @(negedge clock_div_6) ( data_register_15 ) != 7'b1100x1x  |-> core_12 == sig_12 && rx_9 == err_9 && fsm_17 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   7'bxxx1xx1 : begin\n     hw_4 <= chip_14\n     tx_17 = chip_15;\n   end\n   6'bx00010 : begin\n     clk_4 <= sig_18\n     chip_13 = tx_4;\n   end\n   6'bx00001 : begin\n     cfg_9 <= fsm_12\n     data_4 = sig_11;\n   end\n   default : begin \n     cfg_13 <= hw_13\n     tx_12 <= tx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( transfer_complete_2 ) == ( 7'bxxx1xx1 ) |-> hw_4 == chip_14 && tx_17 == chip_15 ; endproperty \n property name; @(negedge clk_reset_14) ( transfer_complete_2 ) == ( 6'bx00010 ) |-> clk_4 == sig_18 && chip_13 == tx_4 ; endproperty \n property name; @(negedge clk_reset_14) ( transfer_complete_2 ) == ( 6'bx00001 ) |-> cfg_9 == fsm_12 && data_4 == sig_11 ; endproperty \n property name; ( transfer_complete_2 ) != 7'bxxx1xx1 && ( transfer_complete_2 ) != 6'bx00010 && @(negedge clk_reset_14) ( transfer_complete_2 ) != 6'bx00001  |-> cfg_13 == hw_13 && tx_12 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( input_data_5 ) \n   7'b0100xxx : begin\n     core_7 <= clk_4\n     rst_15 = cfg_8;\n   end\n   7'b11x1x00 : begin\n     err_2 = chip_15\n     chip_9 = fsm_13;\n   end\n   6'h2x : begin\n     err_8 <= err_11\n     core_13 = fsm_7;\n   end\n   default : begin \n     chip_11 = hw_16\n     data_3 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_6) ( input_data_5 ) == ( 7'b0100xxx ) |-> core_7 == clk_4 && rst_15 == cfg_8 ; endproperty \n property name; @(posedge mem_clock_6) ( input_data_5 ) == ( 7'b11x1x00 ) |-> err_2 == chip_15 && chip_9 == fsm_13 ; endproperty \n property name; @(posedge mem_clock_6) ( input_data_5 ) == ( 6'h2x ) |-> err_8 == err_11 && core_13 == fsm_7 ; endproperty \n property name; ( input_data_5 ) != 7'b0100xxx && ( input_data_5 ) != 7'b11x1x00 && @(posedge mem_clock_6) ( input_data_5 ) != 6'h2x  |-> chip_11 == hw_16 && data_3 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "case ( output_buffer_18 ) \n   5'b10100 : begin\n     cfg_19 = clk_5\n     core_18 = core_12\n     tx_10 <= reg_7;\n   end\n   default : begin \n     fsm_18 <= rst_19\n     err_12 = hw_8\n     rx_15 = auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_19) ( output_buffer_18 ) == ( 5'b10100 ) |-> cfg_19 == clk_5 && core_18 == core_12 && tx_10 == reg_7 ; endproperty \n property name; @(posedge clk_signal_19) ( output_buffer_18 ) != 5'b10100  |-> fsm_18 == rst_19 && err_12 == hw_8 && rx_15 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "case ( flag_register_12 ) \n   7'b01x0100 : begin\n     data_14 = sig_15\n     auth_15 <= cfg_11\n     sig_3 <= rx_3;\n   end\n   7'b10xxx11 : begin\n     auth_14 = auth_2\n     data_11 <= tx_20\n     core_20 = core_9;\n   end\n   7'h63 : begin\n     rx_12 = tx_8\n     clk_10 = tx_15\n     sig_1 = rx_15;\n   end\n   default : begin \n     cfg_8 = cfg_7\n     clk_17 = reg_3\n     sig_4 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_1) ( flag_register_12 ) == ( 7'b01x0100 ) |-> data_14 == sig_15 && auth_15 == cfg_11 && sig_3 == rx_3 ; endproperty \n property name; @(posedge clock_source_1) ( flag_register_12 ) == ( 7'b10xxx11 ) |-> auth_14 == auth_2 && data_11 == tx_20 && core_20 == core_9 ; endproperty \n property name; @(posedge clock_source_1) ( flag_register_12 ) == ( 7'h63 ) |-> rx_12 == tx_8 && clk_10 == tx_15 && sig_1 == rx_15 ; endproperty \n property name; ( flag_register_12 ) != 7'b01x0100 && ( flag_register_12 ) != 7'b10xxx11 && @(posedge clock_source_1) ( flag_register_12 ) != 7'h63  |-> cfg_8 == cfg_7 && clk_17 == reg_3 && sig_4 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_1"
    },
    {
        "Code": "case ( ready_register_16 ) \n   6'h21 : begin\n     rst_13 <= hw_2\n     hw_5 <= err_5;\n   end\n   5'b10x00 : begin\n     core_5 <= auth_4\n     cfg_19 = rx_16;\n   end\n   7'b111010x : begin\n     tx_19 <= fsm_12\n     reg_19 <= tx_13;\n   end\n   default : begin \n     hw_2 <= err_3\n     sig_3 <= chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( ready_register_16 ) == ( 6'h21 ) |-> rst_13 == hw_2 && hw_5 == err_5 ; endproperty \n property name; @(posedge clk_gen_12) ( ready_register_16 ) == ( 5'b10x00 ) |-> core_5 == auth_4 && cfg_19 == rx_16 ; endproperty \n property name; @(posedge clk_gen_12) ( ready_register_16 ) == ( 7'b111010x ) |-> tx_19 == fsm_12 && reg_19 == tx_13 ; endproperty \n property name; ( ready_register_16 ) != 6'h21 && ( ready_register_16 ) != 5'b10x00 && @(posedge clk_gen_12) ( ready_register_16 ) != 7'b111010x  |-> hw_2 == err_3 && sig_3 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   6'bx1001x : begin\n     tx_19 <= tx_16\n     reg_12 <= err_8\n     err_9 <= err_2;\n   end\n   7'h78 : begin\n     hw_10 <= fsm_14\n     core_10 = sig_5\n     core_8 = auth_12;\n   end\n   4'bx01x : begin\n     hw_8 = auth_4\n     chip_4 = rst_10\n     reg_10 <= rst_20;\n   end\n   default : begin \n     fsm_9 <= hw_11\n     fsm_5 <= rst_4\n     fsm_9 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( control_register_status_status_11 ) == ( 6'bx1001x ) |-> tx_19 == tx_16 && reg_12 == err_8 && err_9 == err_2 ; endproperty \n property name; @(posedge clk_signal_13) ( control_register_status_status_11 ) == ( 7'h78 ) |-> hw_10 == fsm_14 && core_10 == sig_5 && core_8 == auth_12 ; endproperty \n property name; @(posedge clk_signal_13) ( control_register_status_status_11 ) == ( 4'bx01x ) |-> hw_8 == auth_4 && chip_4 == rst_10 && reg_10 == rst_20 ; endproperty \n property name; ( control_register_status_status_11 ) != 6'bx1001x && ( control_register_status_status_11 ) != 7'h78 && @(posedge clk_signal_13) ( control_register_status_status_11 ) != 4'bx01x  |-> fsm_9 == hw_11 && fsm_5 == rst_4 && fsm_9 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( output_data_10 ) \n   7'bx011111 : begin\n     tx_12 <= err_13\n     rst_7 = err_1\n     sig_2 <= cfg_11;\n   end\n   core_20 : begin\n     cfg_4 <= core_14\n     cfg_2 <= core_3\n     sig_8 = core_12;\n   end\n   default : begin \n     rx_20 <= reg_3\n     chip_17 = reg_10\n     cfg_16 <= sig_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( output_data_10 ) == ( 7'bx011111 ) |-> tx_12 == err_13 && rst_7 == err_1 && sig_2 == cfg_11 ; endproperty \n property name; @(negedge mem_clock_16) ( output_data_10 ) == ( core_20 ) |-> cfg_4 == core_14 && cfg_2 == core_3 && sig_8 == core_12 ; endproperty \n property name; ( output_data_10 ) != 7'bx011111 && @(negedge mem_clock_16) ( output_data_10 ) != core_20  |-> rx_20 == reg_3 && chip_17 == reg_10 && cfg_16 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( command_register_5 ) \n   6'b1x110x : begin\n     err_20 <= rst_17\n     clk_4 = fsm_6;\n   end\n   default : begin \n     fsm_12 = chip_3\n     clk_10 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_11) ( command_register_5 ) == ( 6'b1x110x ) |-> err_20 == rst_17 && clk_4 == fsm_6 ; endproperty \n property name; @(posedge bus_clock_11) ( command_register_5 ) != 6'b1x110x  |-> fsm_12 == chip_3 && clk_10 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'b100111x : begin\n     clk_1 = reg_19\n     cfg_9 = clk_3\n     data_2 <= reg_15;\n   end\n   5'b11xx1 : begin\n     auth_7 = auth_13\n     rx_8 <= reg_4\n     chip_1 <= tx_17;\n   end\n   default : begin \n     clk_12 <= cfg_4\n     core_11 <= fsm_14\n     reg_14 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_10) ( data_status_register_14 ) == ( 7'b100111x ) |-> clk_1 == reg_19 && cfg_9 == clk_3 && data_2 == reg_15 ; endproperty \n property name; @(negedge clk_in_10) ( data_status_register_14 ) == ( 5'b11xx1 ) |-> auth_7 == auth_13 && rx_8 == reg_4 && chip_1 == tx_17 ; endproperty \n property name; ( data_status_register_14 ) != 7'b100111x && @(negedge clk_in_10) ( data_status_register_14 ) != 5'b11xx1  |-> clk_12 == cfg_4 && core_11 == fsm_14 && reg_14 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "case ( flag_control_19 ) \n   rx_9 : begin\n     auth_14 = tx_2\n     cfg_19 <= chip_10\n     tx_1 <= hw_17;\n   end\n   default : begin \n     core_2 <= core_10\n     sig_4 <= hw_6\n     rx_17 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_1) ( flag_control_19 ) == ( rx_9 ) |-> auth_14 == tx_2 && cfg_19 == chip_10 && tx_1 == hw_17 ; endproperty \n property name; @(posedge core_clock_1) ( flag_control_19 ) != rx_9  |-> core_2 == core_10 && sig_4 == hw_6 && rx_17 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "case ( busy_signal_15 ) \n   6'h3d : begin\n     tx_18 <= rx_4\n     rst_9 <= core_12\n     rx_9 = auth_20;\n   end\n   6'h39 : begin\n     reg_5 = fsm_14\n     clk_11 = rx_15\n     auth_12 = sig_14;\n   end\n   default : begin \n     tx_14 <= rst_3\n     rst_1 = data_7\n     fsm_6 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( busy_signal_15 ) == ( 6'h3d ) |-> tx_18 == rx_4 && rst_9 == core_12 && rx_9 == auth_20 ; endproperty \n property name; @(negedge cpu_clock_4) ( busy_signal_15 ) == ( 6'h39 ) |-> reg_5 == fsm_14 && clk_11 == rx_15 && auth_12 == sig_14 ; endproperty \n property name; ( busy_signal_15 ) != 6'h3d && @(negedge cpu_clock_4) ( busy_signal_15 ) != 6'h39  |-> tx_14 == rst_3 && rst_1 == data_7 && fsm_6 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( data_status_register_status_5 ) \n   7'b110xxxx : begin\n     rst_19 = sig_19\n     rx_17 <= fsm_4;\n   end\n   7'ha : begin\n     sig_6 <= tx_12\n     err_4 <= cfg_3;\n   end\n   default : begin \n     chip_11 = rx_17\n     rx_14 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( data_status_register_status_5 ) == ( 7'b110xxxx ) |-> rst_19 == sig_19 && rx_17 == fsm_4 ; endproperty \n property name; @(posedge cpu_clock_4) ( data_status_register_status_5 ) == ( 7'ha ) |-> sig_6 == tx_12 && err_4 == cfg_3 ; endproperty \n property name; ( data_status_register_status_5 ) != 7'b110xxxx && @(posedge cpu_clock_4) ( data_status_register_status_5 ) != 7'ha  |-> chip_11 == rx_17 && rx_14 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( data_register_11 ) \n   7'bx0x1x0x : begin\n     data_16 = tx_9\n     tx_14 <= cfg_16;\n   end\n   7'bx00x000 : begin\n     sig_13 = fsm_3\n     chip_16 <= rst_4;\n   end\n   6'bxx1x01 : begin\n     reg_5 = sig_6\n     rx_9 <= chip_12;\n   end\n   default : begin \n     err_14 = reg_7\n     hw_16 <= rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_18) ( data_register_11 ) == ( 7'bx0x1x0x ) |-> data_16 == tx_9 && tx_14 == cfg_16 ; endproperty \n property name; @(posedge mem_clock_18) ( data_register_11 ) == ( 7'bx00x000 ) |-> sig_13 == fsm_3 && chip_16 == rst_4 ; endproperty \n property name; @(posedge mem_clock_18) ( data_register_11 ) == ( 6'bxx1x01 ) |-> reg_5 == sig_6 && rx_9 == chip_12 ; endproperty \n property name; ( data_register_11 ) != 7'bx0x1x0x && ( data_register_11 ) != 7'bx00x000 && @(posedge mem_clock_18) ( data_register_11 ) != 6'bxx1x01  |-> err_14 == reg_7 && hw_16 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "case ( ready_register_12 ) \n   6'b0x0x00 : begin\n     tx_18 = cfg_6\n     core_3 = sig_9\n     err_1 <= rst_19;\n   end\n   default : begin \n     fsm_14 <= cfg_4\n     fsm_17 <= clk_15\n     core_13 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( ready_register_12 ) == ( 6'b0x0x00 ) |-> tx_18 == cfg_6 && core_3 == sig_9 && err_1 == rst_19 ; endproperty \n property name; @(negedge clock_ctrl_17) ( ready_register_12 ) != 6'b0x0x00  |-> fsm_14 == cfg_4 && fsm_17 == clk_15 && core_13 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( control_flag_9 ) \n   6'bxxx0xx : begin\n     err_11 = err_14\n     auth_13 <= clk_9;\n   end\n   7'h57 : begin\n     clk_19 = cfg_10\n     rst_17 = fsm_14;\n   end\n   5'b01x01 : begin\n     rst_8 <= cfg_19\n     core_2 <= chip_9;\n   end\n   default : begin \n     auth_6 = fsm_1\n     core_4 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( control_flag_9 ) == ( 6'bxxx0xx ) |-> err_11 == err_14 && auth_13 == clk_9 ; endproperty \n property name; @(posedge pll_clk_17) ( control_flag_9 ) == ( 7'h57 ) |-> clk_19 == cfg_10 && rst_17 == fsm_14 ; endproperty \n property name; @(posedge pll_clk_17) ( control_flag_9 ) == ( 5'b01x01 ) |-> rst_8 == cfg_19 && core_2 == chip_9 ; endproperty \n property name; ( control_flag_9 ) != 6'bxxx0xx && ( control_flag_9 ) != 7'h57 && @(posedge pll_clk_17) ( control_flag_9 ) != 5'b01x01  |-> auth_6 == fsm_1 && core_4 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( instruction_buffer_2 ) \n   5'bx0101 : begin\n     rst_5 = clk_5\n     rst_10 = data_11\n     tx_6 <= hw_5;\n   end\n   default : begin \n     rx_17 = core_7\n     fsm_17 <= cfg_6\n     err_6 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_17) ( instruction_buffer_2 ) == ( 5'bx0101 ) |-> rst_5 == clk_5 && rst_10 == data_11 && tx_6 == hw_5 ; endproperty \n property name; @(negedge bus_clock_17) ( instruction_buffer_2 ) != 5'bx0101  |-> rx_17 == core_7 && fsm_17 == cfg_6 && err_6 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "case ( address_status_20 ) \n   7'b010xx10 : begin\n     tx_20 = tx_13\n     data_14 <= data_17;\n   end\n   default : begin \n     hw_12 = sig_2\n     rst_15 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( address_status_20 ) == ( 7'b010xx10 ) |-> tx_20 == tx_13 && data_14 == data_17 ; endproperty \n property name; @(negedge clk_osc_20) ( address_status_20 ) != 7'b010xx10  |-> hw_12 == sig_2 && rst_15 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( control_buffer_15 ) \n   7'b10xx111 : begin\n     reg_3 = data_15\n     cfg_18 = clk_11\n     cfg_8 <= core_6;\n   end\n   6'h19 : begin\n     hw_16 <= clk_9\n     chip_12 = core_8\n     err_9 = chip_8;\n   end\n   7'b01x00xx : begin\n     fsm_9 = err_10\n     core_5 <= cfg_4\n     core_15 <= err_4;\n   end\n   default : begin \n     reg_4 = auth_7\n     clk_18 = fsm_1\n     tx_8 = rx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( control_buffer_15 ) == ( 7'b10xx111 ) |-> reg_3 == data_15 && cfg_18 == clk_11 && cfg_8 == core_6 ; endproperty \n property name; @(negedge pll_clk_8) ( control_buffer_15 ) == ( 6'h19 ) |-> hw_16 == clk_9 && chip_12 == core_8 && err_9 == chip_8 ; endproperty \n property name; @(negedge pll_clk_8) ( control_buffer_15 ) == ( 7'b01x00xx ) |-> fsm_9 == err_10 && core_5 == cfg_4 && core_15 == err_4 ; endproperty \n property name; ( control_buffer_15 ) != 7'b10xx111 && ( control_buffer_15 ) != 6'h19 && @(negedge pll_clk_8) ( control_buffer_15 ) != 7'b01x00xx  |-> reg_4 == auth_7 && clk_18 == fsm_1 && tx_8 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( result_register_2 ) \n   3'bxxx : begin\n     reg_20 = data_10\n     auth_6 = tx_16\n     rx_12 <= err_7;\n   end\n   hw : begin\n     err_19 = fsm_9\n     tx_3 = data_18\n     tx_17 = data_16;\n   end\n   6'bxxx0x1 : begin\n     fsm_16 = sig_7\n     err_2 = rst_2\n     clk_8 = clk_10;\n   end\n   default : begin \n     sig_20 = auth_3\n     auth_3 = fsm_16\n     rst_9 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( result_register_2 ) == ( 3'bxxx ) |-> reg_20 == data_10 && auth_6 == tx_16 && rx_12 == err_7 ; endproperty \n property name; @(posedge clk_in_1) ( result_register_2 ) == ( hw ) |-> err_19 == fsm_9 && tx_3 == data_18 && tx_17 == data_16 ; endproperty \n property name; @(posedge clk_in_1) ( result_register_2 ) == ( 6'bxxx0x1 ) |-> fsm_16 == sig_7 && err_2 == rst_2 && clk_8 == clk_10 ; endproperty \n property name; ( result_register_2 ) != 3'bxxx && ( result_register_2 ) != hw && @(posedge clk_in_1) ( result_register_2 ) != 6'bxxx0x1  |-> sig_20 == auth_3 && auth_3 == fsm_16 && rst_9 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( mode_register_7 ) \n   6'b001x11 : begin\n     chip_8 = auth_10\n     clk_6 = data_17\n     auth_20 <= chip_10;\n   end\n   7'bx00110x : begin\n     rx_4 = rst_11\n     rx_17 = auth_12\n     chip_13 <= clk_20;\n   end\n   default : begin \n     clk_12 = rst_7\n     hw_13 <= reg_15\n     chip_17 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( mode_register_7 ) == ( 6'b001x11 ) |-> chip_8 == auth_10 && clk_6 == data_17 && auth_20 == chip_10 ; endproperty \n property name; @(posedge sys_clk_6) ( mode_register_7 ) == ( 7'bx00110x ) |-> rx_4 == rst_11 && rx_17 == auth_12 && chip_13 == clk_20 ; endproperty \n property name; ( mode_register_7 ) != 6'b001x11 && @(posedge sys_clk_6) ( mode_register_7 ) != 7'bx00110x  |-> clk_12 == rst_7 && hw_13 == reg_15 && chip_17 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( output_register_14 ) \n   7'b1101xx0 : begin\n     data_16 <= clk_20\n     chip_12 = auth_17\n     tx_5 <= sig_16;\n   end\n   7'bx011111 : begin\n     reg_17 = hw_13\n     core_20 <= core_19\n     chip_19 <= clk_8;\n   end\n   default : begin \n     hw_20 = core_17\n     clk_10 <= reg_8\n     rst_5 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_14) ( output_register_14 ) == ( 7'b1101xx0 ) |-> data_16 == clk_20 && chip_12 == auth_17 && tx_5 == sig_16 ; endproperty \n property name; @(negedge clk_enable_14) ( output_register_14 ) == ( 7'bx011111 ) |-> reg_17 == hw_13 && core_20 == core_19 && chip_19 == clk_8 ; endproperty \n property name; ( output_register_14 ) != 7'b1101xx0 && @(negedge clk_enable_14) ( output_register_14 ) != 7'bx011111  |-> hw_20 == core_17 && clk_10 == reg_8 && rst_5 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "case ( control_data_2 ) \n   6'b011001 : begin\n     fsm_19 = fsm_9\n     data_4 = core_17;\n   end\n   6'bx1xx0x : begin\n     fsm_15 <= tx_18\n     hw_13 <= rst_3;\n   end\n   default : begin \n     chip_19 <= rx_18\n     clk_7 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_4) ( control_data_2 ) == ( 6'b011001 ) |-> fsm_19 == fsm_9 && data_4 == core_17 ; endproperty \n property name; @(negedge clk_osc_4) ( control_data_2 ) == ( 6'bx1xx0x ) |-> fsm_15 == tx_18 && hw_13 == rst_3 ; endproperty \n property name; ( control_data_2 ) != 6'b011001 && @(negedge clk_osc_4) ( control_data_2 ) != 6'bx1xx0x  |-> chip_19 == rx_18 && clk_7 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "case ( output_status_register_19 ) \n   6'bxxx00x : begin\n     data_15 = err_1\n     err_10 = sig_5;\n   end\n   2'b11 : begin\n     fsm_2 <= auth_1\n     rst_10 = tx_13;\n   end\n   6'b0x0xx0 : begin\n     rst_12 <= sig_6\n     rst_13 <= hw_11;\n   end\n   default : begin \n     core_12 = cfg_4\n     reg_16 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( output_status_register_19 ) == ( 6'bxxx00x ) |-> data_15 == err_1 && err_10 == sig_5 ; endproperty \n property name; @(negedge core_clock_5) ( output_status_register_19 ) == ( 2'b11 ) |-> fsm_2 == auth_1 && rst_10 == tx_13 ; endproperty \n property name; @(negedge core_clock_5) ( output_status_register_19 ) == ( 6'b0x0xx0 ) |-> rst_12 == sig_6 && rst_13 == hw_11 ; endproperty \n property name; ( output_status_register_19 ) != 6'bxxx00x && ( output_status_register_19 ) != 2'b11 && @(negedge core_clock_5) ( output_status_register_19 ) != 6'b0x0xx0  |-> core_12 == cfg_4 && reg_16 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( control_valid_10 ) \n   6'b10x010 : begin\n     rx_8 <= data_9\n     cfg_11 <= fsm_6\n     hw_14 <= hw_7;\n   end\n   7'bx01xxx0 : begin\n     chip_13 <= auth_13\n     tx_17 <= hw_16\n     tx_2 = err_7;\n   end\n   default : begin \n     cfg_13 <= hw_17\n     err_13 <= chip_11\n     reg_20 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_12) ( control_valid_10 ) == ( 6'b10x010 ) |-> rx_8 == data_9 && cfg_11 == fsm_6 && hw_14 == hw_7 ; endproperty \n property name; @(posedge bus_clock_12) ( control_valid_10 ) == ( 7'bx01xxx0 ) |-> chip_13 == auth_13 && tx_17 == hw_16 && tx_2 == err_7 ; endproperty \n property name; ( control_valid_10 ) != 6'b10x010 && @(posedge bus_clock_12) ( control_valid_10 ) != 7'bx01xxx0  |-> cfg_13 == hw_17 && err_13 == chip_11 && reg_20 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "case ( data_in_9 ) \n   7'b1110110 : begin\n     clk_6 = tx_5\n     chip_18 = core_11;\n   end\n   7'bxxxx0x0 : begin\n     rst_7 <= core_12\n     reg_12 <= reg_11;\n   end\n   7'b1011xxx : begin\n     hw_9 = core_3\n     core_20 <= hw_15;\n   end\n   default : begin \n     fsm_10 <= clk_14\n     core_18 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_1) ( data_in_9 ) == ( 7'b1110110 ) |-> clk_6 == tx_5 && chip_18 == core_11 ; endproperty \n property name; @(posedge bus_clock_1) ( data_in_9 ) == ( 7'bxxxx0x0 ) |-> rst_7 == core_12 && reg_12 == reg_11 ; endproperty \n property name; @(posedge bus_clock_1) ( data_in_9 ) == ( 7'b1011xxx ) |-> hw_9 == core_3 && core_20 == hw_15 ; endproperty \n property name; ( data_in_9 ) != 7'b1110110 && ( data_in_9 ) != 7'bxxxx0x0 && @(posedge bus_clock_1) ( data_in_9 ) != 7'b1011xxx  |-> fsm_10 == clk_14 && core_18 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "case ( input_buffer_status_17 ) \n   5'b00x00 : begin\n     clk_12 = tx_1\n     data_9 = chip_16\n     tx_6 = clk_5;\n   end\n   6'bx10100 : begin\n     chip_2 = fsm_17\n     tx_18 <= data_20\n     clk_16 <= sig_8;\n   end\n   default : begin \n     err_5 <= chip_8\n     sig_15 <= clk_17\n     cfg_4 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_17) ( input_buffer_status_17 ) == ( 5'b00x00 ) |-> clk_12 == tx_1 && data_9 == chip_16 && tx_6 == clk_5 ; endproperty \n property name; @(negedge clk_in_17) ( input_buffer_status_17 ) == ( 6'bx10100 ) |-> chip_2 == fsm_17 && tx_18 == data_20 && clk_16 == sig_8 ; endproperty \n property name; ( input_buffer_status_17 ) != 5'b00x00 && @(negedge clk_in_17) ( input_buffer_status_17 ) != 6'bx10100  |-> err_5 == chip_8 && sig_15 == clk_17 && cfg_4 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "case ( ready_output_1 ) \n   6'b101x11 : begin\n     core_7 <= data_10\n     sig_9 <= sig_7\n     rx_12 <= cfg_15;\n   end\n   7'h50 : begin\n     core_3 = auth_15\n     err_2 = sig_14\n     tx_18 <= fsm_6;\n   end\n   default : begin \n     hw_12 <= auth_12\n     clk_20 = rx_12\n     data_8 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( ready_output_1 ) == ( 6'b101x11 ) |-> core_7 == data_10 && sig_9 == sig_7 && rx_12 == cfg_15 ; endproperty \n property name; @(posedge mem_clock_17) ( ready_output_1 ) == ( 7'h50 ) |-> core_3 == auth_15 && err_2 == sig_14 && tx_18 == fsm_6 ; endproperty \n property name; ( ready_output_1 ) != 6'b101x11 && @(posedge mem_clock_17) ( ready_output_1 ) != 7'h50  |-> hw_12 == auth_12 && clk_20 == rx_12 && data_8 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( control_status_13 ) \n   3'b1x1 : begin\n     tx_20 = tx_17\n     err_15 <= auth_9\n     reg_3 = core_12;\n   end\n   6'b011111 : begin\n     fsm_12 <= core_6\n     err_16 = rx_8\n     auth_17 = rst_20;\n   end\n   default : begin \n     err_18 = hw_19\n     auth_4 <= sig_2\n     clk_7 <= cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_7) ( control_status_13 ) == ( 3'b1x1 ) |-> tx_20 == tx_17 && err_15 == auth_9 && reg_3 == core_12 ; endproperty \n property name; @(posedge clock_ctrl_7) ( control_status_13 ) == ( 6'b011111 ) |-> fsm_12 == core_6 && err_16 == rx_8 && auth_17 == rst_20 ; endproperty \n property name; ( control_status_13 ) != 3'b1x1 && @(posedge clock_ctrl_7) ( control_status_13 ) != 6'b011111  |-> err_18 == hw_19 && auth_4 == sig_2 && clk_7 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "case ( input_buffer_status_6 ) \n   6'b000x01 : begin\n     chip_19 <= err_16\n     err_3 <= data_15\n     tx_20 <= data_17;\n   end\n   core_8 : begin\n     err_2 <= reg_10\n     tx_13 <= clk_20\n     auth_3 = hw_12;\n   end\n   default : begin \n     err_11 <= reg_6\n     hw_9 <= rst_5\n     clk_9 <= chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_12) ( input_buffer_status_6 ) == ( 6'b000x01 ) |-> chip_19 == err_16 && err_3 == data_15 && tx_20 == data_17 ; endproperty \n property name; @(posedge clk_enable_12) ( input_buffer_status_6 ) == ( core_8 ) |-> err_2 == reg_10 && tx_13 == clk_20 && auth_3 == hw_12 ; endproperty \n property name; ( input_buffer_status_6 ) != 6'b000x01 && @(posedge clk_enable_12) ( input_buffer_status_6 ) != core_8  |-> err_11 == reg_6 && hw_9 == rst_5 && clk_9 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "case ( interrupt_control_18 ) \n   6'bx00110 : begin\n     chip_13 = data_8\n     clk_9 <= sig_13;\n   end\n   default : begin \n     auth_15 = rst_10\n     cfg_18 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_20) ( interrupt_control_18 ) == ( 6'bx00110 ) |-> chip_13 == data_8 && clk_9 == sig_13 ; endproperty \n property name; @(posedge clock_div_20) ( interrupt_control_18 ) != 6'bx00110  |-> auth_15 == rst_10 && cfg_18 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_20"
    },
    {
        "Code": "case ( control_input_12 ) \n   4'h6 : begin\n     tx_19 = cfg_19\n     sig_10 = err_16\n     reg_16 = hw_4;\n   end\n   default : begin \n     tx_15 = sig_6\n     chip_18 <= hw_6\n     reg_4 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_6) ( control_input_12 ) == ( 4'h6 ) |-> tx_19 == cfg_19 && sig_10 == err_16 && reg_16 == hw_4 ; endproperty \n property name; @(posedge clk_reset_6) ( control_input_12 ) != 4'h6  |-> tx_15 == sig_6 && chip_18 == hw_6 && reg_4 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_6"
    },
    {
        "Code": "case ( control_register_status_status_4 ) \n   7'b0xxx00x : begin\n     rx_4 = data_9\n     fsm_10 = cfg_15\n     rx_19 = hw_5;\n   end\n   default : begin \n     auth_1 <= reg_1\n     cfg_8 = auth_9\n     sig_5 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( control_register_status_status_4 ) == ( 7'b0xxx00x ) |-> rx_4 == data_9 && fsm_10 == cfg_15 && rx_19 == hw_5 ; endproperty \n property name; @(negedge clk_signal_5) ( control_register_status_status_4 ) != 7'b0xxx00x  |-> auth_1 == reg_1 && cfg_8 == auth_9 && sig_5 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( enable_2 ) \n   7'b0100110 : begin\n     rx_17 <= core_19\n     data_4 <= clk_15\n     hw_13 <= err_20;\n   end\n   2'bxx : begin\n     data_17 <= chip_7\n     hw_4 <= chip_6\n     fsm_2 = data_8;\n   end\n   default : begin \n     err_20 <= hw_20\n     hw_18 <= core_14\n     core_9 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( enable_2 ) == ( 7'b0100110 ) |-> rx_17 == core_19 && data_4 == clk_15 && hw_13 == err_20 ; endproperty \n property name; @(posedge sys_clk_5) ( enable_2 ) == ( 2'bxx ) |-> data_17 == chip_7 && hw_4 == chip_6 && fsm_2 == data_8 ; endproperty \n property name; ( enable_2 ) != 7'b0100110 && @(posedge sys_clk_5) ( enable_2 ) != 2'bxx  |-> err_20 == hw_20 && hw_18 == core_14 && core_9 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( data_control_5 ) \n   7'b1x0xx0x : begin\n     core_20 = cfg_20\n     reg_10 <= chip_1\n     auth_6 <= rst_3;\n   end\n   default : begin \n     hw_9 = rx_1\n     hw_13 = sig_12\n     reg_16 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( data_control_5 ) == ( 7'b1x0xx0x ) |-> core_20 == cfg_20 && reg_10 == chip_1 && auth_6 == rst_3 ; endproperty \n property name; @(posedge clk_in_1) ( data_control_5 ) != 7'b1x0xx0x  |-> hw_9 == rx_1 && hw_13 == sig_12 && reg_16 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'b1xxx0x0 : begin\n     reg_2 = data_20\n     chip_15 <= err_8;\n   end\n   default : begin \n     cfg_19 <= data_17\n     reg_13 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_13) ( input_buffer_status_12 ) == ( 7'b1xxx0x0 ) |-> reg_2 == data_20 && chip_15 == err_8 ; endproperty \n property name; @(negedge clk_osc_13) ( input_buffer_status_12 ) != 7'b1xxx0x0  |-> cfg_19 == data_17 && reg_13 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "case ( control_register_status_status_8 ) \n   5'h1x : begin\n     rx_15 <= chip_16\n     cfg_13 = auth_5\n     hw_9 = reg_8;\n   end\n   6'b000100 : begin\n     reg_1 <= rx_1\n     auth_12 = rst_4\n     data_11 = rx_6;\n   end\n   default : begin \n     data_17 <= reg_20\n     tx_4 = sig_12\n     data_14 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_13) ( control_register_status_status_8 ) == ( 5'h1x ) |-> rx_15 == chip_16 && cfg_13 == auth_5 && hw_9 == reg_8 ; endproperty \n property name; @(posedge cpu_clock_13) ( control_register_status_status_8 ) == ( 6'b000100 ) |-> reg_1 == rx_1 && auth_12 == rst_4 && data_11 == rx_6 ; endproperty \n property name; ( control_register_status_status_8 ) != 5'h1x && @(posedge cpu_clock_13) ( control_register_status_status_8 ) != 6'b000100  |-> data_17 == reg_20 && tx_4 == sig_12 && data_14 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "case ( error_status_20 ) \n   7'b0100xxx : begin\n     rx_3 = hw_5\n     clk_3 <= rst_20\n     sig_10 <= rst_13;\n   end\n   6'b1x1001 : begin\n     tx_4 = reg_19\n     data_3 = tx_16\n     hw_7 = err_14;\n   end\n   6'b0110x1 : begin\n     cfg_5 = cfg_6\n     sig_12 <= cfg_13\n     fsm_17 = rx_18;\n   end\n   default : begin \n     core_3 <= hw_15\n     core_7 <= rst_14\n     core_5 = rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( error_status_20 ) == ( 7'b0100xxx ) |-> rx_3 == hw_5 && clk_3 == rst_20 && sig_10 == rst_13 ; endproperty \n property name; @(negedge bus_clock_13) ( error_status_20 ) == ( 6'b1x1001 ) |-> tx_4 == reg_19 && data_3 == tx_16 && hw_7 == err_14 ; endproperty \n property name; @(negedge bus_clock_13) ( error_status_20 ) == ( 6'b0110x1 ) |-> cfg_5 == cfg_6 && sig_12 == cfg_13 && fsm_17 == rx_18 ; endproperty \n property name; ( error_status_20 ) != 7'b0100xxx && ( error_status_20 ) != 6'b1x1001 && @(negedge bus_clock_13) ( error_status_20 ) != 6'b0110x1  |-> core_3 == hw_15 && core_7 == rst_14 && core_5 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( output_status_4 ) \n   6'h32 : begin\n     reg_1 = rx_2\n     err_4 = sig_12\n     auth_15 = fsm_4;\n   end\n   7'b0xxx00x : begin\n     auth_8 <= data_14\n     data_20 <= rx_14\n     core_18 = rx_7;\n   end\n   4'b00x1 : begin\n     sig_19 = clk_9\n     data_1 = err_11\n     rst_10 = cfg_7;\n   end\n   default : begin \n     reg_2 = fsm_8\n     sig_11 <= sig_7\n     chip_20 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( output_status_4 ) == ( 6'h32 ) |-> reg_1 == rx_2 && err_4 == sig_12 && auth_15 == fsm_4 ; endproperty \n property name; @(negedge clk_enable_4) ( output_status_4 ) == ( 7'b0xxx00x ) |-> auth_8 == data_14 && data_20 == rx_14 && core_18 == rx_7 ; endproperty \n property name; @(negedge clk_enable_4) ( output_status_4 ) == ( 4'b00x1 ) |-> sig_19 == clk_9 && data_1 == err_11 && rst_10 == cfg_7 ; endproperty \n property name; ( output_status_4 ) != 6'h32 && ( output_status_4 ) != 7'b0xxx00x && @(negedge clk_enable_4) ( output_status_4 ) != 4'b00x1  |-> reg_2 == fsm_8 && sig_11 == sig_7 && chip_20 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( operation_code_16 ) \n   7'bx0xxxx0 : begin\n     reg_9 <= rst_6\n     fsm_1 <= auth_1\n     cfg_15 = fsm_5;\n   end\n   7'h5d : begin\n     chip_10 = core_11\n     clk_12 = err_17\n     rst_1 <= clk_15;\n   end\n   7'b0011101 : begin\n     reg_17 = tx_15\n     rx_2 <= err_7\n     sig_16 = chip_4;\n   end\n   default : begin \n     hw_19 = data_6\n     auth_1 = data_5\n     clk_4 = clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( operation_code_16 ) == ( 7'bx0xxxx0 ) |-> reg_9 == rst_6 && fsm_1 == auth_1 && cfg_15 == fsm_5 ; endproperty \n property name; @(negedge pll_clk_3) ( operation_code_16 ) == ( 7'h5d ) |-> chip_10 == core_11 && clk_12 == err_17 && rst_1 == clk_15 ; endproperty \n property name; @(negedge pll_clk_3) ( operation_code_16 ) == ( 7'b0011101 ) |-> reg_17 == tx_15 && rx_2 == err_7 && sig_16 == chip_4 ; endproperty \n property name; ( operation_code_16 ) != 7'bx0xxxx0 && ( operation_code_16 ) != 7'h5d && @(negedge pll_clk_3) ( operation_code_16 ) != 7'b0011101  |-> hw_19 == data_6 && auth_1 == data_5 && clk_4 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( output_status_6 ) \n   7'h5f : begin\n     chip_4 = chip_16\n     tx_10 = clk_16;\n   end\n   5'bxx1x0 : begin\n     err_9 = rst_5\n     cfg_18 = rst_20;\n   end\n   7'b1000x0x : begin\n     rx_8 <= rx_9\n     auth_7 <= rx_2;\n   end\n   default : begin \n     rst_15 <= sig_12\n     clk_13 = reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( output_status_6 ) == ( 7'h5f ) |-> chip_4 == chip_16 && tx_10 == clk_16 ; endproperty \n property name; @(negedge clk_signal_1) ( output_status_6 ) == ( 5'bxx1x0 ) |-> err_9 == rst_5 && cfg_18 == rst_20 ; endproperty \n property name; @(negedge clk_signal_1) ( output_status_6 ) == ( 7'b1000x0x ) |-> rx_8 == rx_9 && auth_7 == rx_2 ; endproperty \n property name; ( output_status_6 ) != 7'h5f && ( output_status_6 ) != 5'bxx1x0 && @(negedge clk_signal_1) ( output_status_6 ) != 7'b1000x0x  |-> rst_15 == sig_12 && clk_13 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   3'h5 : begin\n     hw_8 <= reg_7\n     fsm_14 = rx_8\n     chip_12 = data_10;\n   end\n   7'b0100010 : begin\n     auth_20 <= rx_12\n     fsm_15 = err_8\n     reg_6 <= auth_18;\n   end\n   7'bxxx000x : begin\n     data_16 = clk_8\n     rx_1 = rx_13\n     cfg_18 <= tx_19;\n   end\n   default : begin \n     cfg_13 = sig_2\n     reg_17 <= cfg_1\n     cfg_6 <= tx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( control_flag_register_20 ) == ( 3'h5 ) |-> hw_8 == reg_7 && fsm_14 == rx_8 && chip_12 == data_10 ; endproperty \n property name; @(negedge mem_clock_16) ( control_flag_register_20 ) == ( 7'b0100010 ) |-> auth_20 == rx_12 && fsm_15 == err_8 && reg_6 == auth_18 ; endproperty \n property name; @(negedge mem_clock_16) ( control_flag_register_20 ) == ( 7'bxxx000x ) |-> data_16 == clk_8 && rx_1 == rx_13 && cfg_18 == tx_19 ; endproperty \n property name; ( control_flag_register_20 ) != 3'h5 && ( control_flag_register_20 ) != 7'b0100010 && @(negedge mem_clock_16) ( control_flag_register_20 ) != 7'bxxx000x  |-> cfg_13 == sig_2 && reg_17 == cfg_1 && cfg_6 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( control_input_8 ) \n   4'h9 : begin\n     auth_10 = tx_12\n     clk_7 <= reg_5\n     err_6 = data_19;\n   end\n   7'bxxxx01x : begin\n     core_15 <= chip_20\n     reg_18 <= core_20\n     cfg_19 <= clk_3;\n   end\n   default : begin \n     reg_5 = core_16\n     chip_10 = tx_20\n     hw_10 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( control_input_8 ) == ( 4'h9 ) |-> auth_10 == tx_12 && clk_7 == reg_5 && err_6 == data_19 ; endproperty \n property name; @(negedge core_clock_13) ( control_input_8 ) == ( 7'bxxxx01x ) |-> core_15 == chip_20 && reg_18 == core_20 && cfg_19 == clk_3 ; endproperty \n property name; ( control_input_8 ) != 4'h9 && @(negedge core_clock_13) ( control_input_8 ) != 7'bxxxx01x  |-> reg_5 == core_16 && chip_10 == tx_20 && hw_10 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( status_register_10 ) \n   clk_1 : begin\n     tx_19 <= clk_18\n     sig_13 <= hw_13\n     reg_14 <= fsm_15;\n   end\n   7'h11 : begin\n     auth_13 <= tx_14\n     data_16 <= rx_7\n     chip_9 <= reg_9;\n   end\n   default : begin \n     rx_9 <= fsm_19\n     hw_2 <= sig_3\n     cfg_19 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_12) ( status_register_10 ) == ( clk_1 ) |-> tx_19 == clk_18 && sig_13 == hw_13 && reg_14 == fsm_15 ; endproperty \n property name; @(negedge sys_clk_12) ( status_register_10 ) == ( 7'h11 ) |-> auth_13 == tx_14 && data_16 == rx_7 && chip_9 == reg_9 ; endproperty \n property name; ( status_register_10 ) != clk_1 && @(negedge sys_clk_12) ( status_register_10 ) != 7'h11  |-> rx_9 == fsm_19 && hw_2 == sig_3 && cfg_19 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "case ( mode_register_14 ) \n   5'hb : begin\n     hw_13 <= err_20\n     data_15 = hw_20\n     fsm_3 = err_1;\n   end\n   6'h31 : begin\n     auth_16 = err_11\n     clk_14 <= hw_2\n     data_20 = rst_18;\n   end\n   default : begin \n     fsm_12 <= core_17\n     rx_9 <= tx_17\n     rst_9 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( mode_register_14 ) == ( 5'hb ) |-> hw_13 == err_20 && data_15 == hw_20 && fsm_3 == err_1 ; endproperty \n property name; @(negedge clk_reset_4) ( mode_register_14 ) == ( 6'h31 ) |-> auth_16 == err_11 && clk_14 == hw_2 && data_20 == rst_18 ; endproperty \n property name; ( mode_register_14 ) != 5'hb && @(negedge clk_reset_4) ( mode_register_14 ) != 6'h31  |-> fsm_12 == core_17 && rx_9 == tx_17 && rst_9 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( interrupt_flag_16 ) \n   6'bxx1x10 : begin\n     fsm_11 = chip_18\n     rx_5 <= hw_10\n     hw_13 <= tx_8;\n   end\n   7'bx11xxx1 : begin\n     reg_12 = clk_4\n     err_20 = tx_19\n     hw_18 <= core_3;\n   end\n   7'b0x1x01x : begin\n     fsm_13 = fsm_1\n     reg_13 <= hw_15\n     data_13 = cfg_15;\n   end\n   default : begin \n     tx_19 = err_2\n     rst_9 = sig_19\n     data_19 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_12) ( interrupt_flag_16 ) == ( 6'bxx1x10 ) |-> fsm_11 == chip_18 && rx_5 == hw_10 && hw_13 == tx_8 ; endproperty \n property name; @(posedge async_clk_12) ( interrupt_flag_16 ) == ( 7'bx11xxx1 ) |-> reg_12 == clk_4 && err_20 == tx_19 && hw_18 == core_3 ; endproperty \n property name; @(posedge async_clk_12) ( interrupt_flag_16 ) == ( 7'b0x1x01x ) |-> fsm_13 == fsm_1 && reg_13 == hw_15 && data_13 == cfg_15 ; endproperty \n property name; ( interrupt_flag_16 ) != 6'bxx1x10 && ( interrupt_flag_16 ) != 7'bx11xxx1 && @(posedge async_clk_12) ( interrupt_flag_16 ) != 7'b0x1x01x  |-> tx_19 == err_2 && rst_9 == sig_19 && data_19 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "case ( operation_status_5 ) \n   6'bxxx1xx : begin\n     hw_18 <= chip_20\n     rst_12 = fsm_14\n     auth_11 <= clk_3;\n   end\n   3'h5 : begin\n     auth_14 <= sig_9\n     reg_12 <= err_5\n     core_17 <= hw_4;\n   end\n   7'bxxx1xxx : begin\n     cfg_3 <= auth_15\n     rx_10 <= rst_2\n     tx_9 = sig_7;\n   end\n   default : begin \n     data_15 <= auth_1\n     fsm_12 <= auth_19\n     reg_2 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_12) ( operation_status_5 ) == ( 6'bxxx1xx ) |-> hw_18 == chip_20 && rst_12 == fsm_14 && auth_11 == clk_3 ; endproperty \n property name; @(negedge core_clock_12) ( operation_status_5 ) == ( 3'h5 ) |-> auth_14 == sig_9 && reg_12 == err_5 && core_17 == hw_4 ; endproperty \n property name; @(negedge core_clock_12) ( operation_status_5 ) == ( 7'bxxx1xxx ) |-> cfg_3 == auth_15 && rx_10 == rst_2 && tx_9 == sig_7 ; endproperty \n property name; ( operation_status_5 ) != 6'bxxx1xx && ( operation_status_5 ) != 3'h5 && @(negedge core_clock_12) ( operation_status_5 ) != 7'bxxx1xxx  |-> data_15 == auth_1 && fsm_12 == auth_19 && reg_2 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_12"
    },
    {
        "Code": "case ( data_ready_18 ) \n   6'h34 : begin\n     auth_20 = reg_14\n     auth_5 = auth_12\n     clk_12 <= sig_5;\n   end\n   default : begin \n     chip_9 = rx_19\n     chip_8 <= tx_13\n     tx_10 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_14) ( data_ready_18 ) == ( 6'h34 ) |-> auth_20 == reg_14 && auth_5 == auth_12 && clk_12 == sig_5 ; endproperty \n property name; @(posedge clk_enable_14) ( data_ready_18 ) != 6'h34  |-> chip_9 == rx_19 && chip_8 == tx_13 && tx_10 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "case ( instruction_11 ) \n   7'bxxxx001 : begin\n     sig_14 <= tx_16\n     fsm_12 <= sig_19;\n   end\n   default : begin \n     fsm_9 <= sig_3\n     rx_14 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( instruction_11 ) == ( 7'bxxxx001 ) |-> sig_14 == tx_16 && fsm_12 == sig_19 ; endproperty \n property name; @(negedge clk_in_1) ( instruction_11 ) != 7'bxxxx001  |-> fsm_9 == sig_3 && rx_14 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( input_data_17 ) \n   5'b11xx1 : begin\n     clk_3 <= rx_6\n     rst_4 <= clk_10;\n   end\n   6'bxx1xx1 : begin\n     chip_16 <= rx_19\n     sig_5 = cfg_13;\n   end\n   default : begin \n     rx_18 = fsm_3\n     reg_3 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( input_data_17 ) == ( 5'b11xx1 ) |-> clk_3 == rx_6 && rst_4 == clk_10 ; endproperty \n property name; @(negedge clk_reset_19) ( input_data_17 ) == ( 6'bxx1xx1 ) |-> chip_16 == rx_19 && sig_5 == cfg_13 ; endproperty \n property name; ( input_data_17 ) != 5'b11xx1 && @(negedge clk_reset_19) ( input_data_17 ) != 6'bxx1xx1  |-> rx_18 == fsm_3 && reg_3 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( read_enable_13 ) \n   7'b00x0x0x : begin\n     chip_17 = fsm_19\n     clk_5 <= reg_1\n     chip_15 = tx_8;\n   end\n   default : begin \n     fsm_9 <= core_6\n     hw_1 = tx_15\n     rst_11 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_4) ( read_enable_13 ) == ( 7'b00x0x0x ) |-> chip_17 == fsm_19 && clk_5 == reg_1 && chip_15 == tx_8 ; endproperty \n property name; @(posedge async_clk_4) ( read_enable_13 ) != 7'b00x0x0x  |-> fsm_9 == core_6 && hw_1 == tx_15 && rst_11 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_4"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   6'bx01x1x : begin\n     auth_4 <= rst_3\n     core_4 <= rx_15\n     hw_12 = reg_15;\n   end\n   7'bx0xxx1x : begin\n     core_20 = rx_16\n     tx_6 = core_17\n     hw_3 = cfg_10;\n   end\n   default : begin \n     clk_20 = chip_11\n     clk_5 = cfg_3\n     data_16 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( ready_signal_7 ) == ( 6'bx01x1x ) |-> auth_4 == rst_3 && core_4 == rx_15 && hw_12 == reg_15 ; endproperty \n property name; @(posedge clk_reset_18) ( ready_signal_7 ) == ( 7'bx0xxx1x ) |-> core_20 == rx_16 && tx_6 == core_17 && hw_3 == cfg_10 ; endproperty \n property name; ( ready_signal_7 ) != 6'bx01x1x && @(posedge clk_reset_18) ( ready_signal_7 ) != 7'bx0xxx1x  |-> clk_20 == chip_11 && clk_5 == cfg_3 && data_16 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( control_data_19 ) \n   7'b110x1x0 : begin\n     tx_5 = chip_17\n     sig_19 <= core_5\n     auth_6 = auth_1;\n   end\n   7'b11100xx : begin\n     err_13 = hw_5\n     chip_1 = clk_13\n     clk_19 <= hw_3;\n   end\n   6'b000001 : begin\n     rx_6 <= rx_10\n     err_6 = cfg_18\n     chip_8 = reg_4;\n   end\n   default : begin \n     sig_16 = reg_19\n     hw_13 <= auth_17\n     rx_11 <= data_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_17) ( control_data_19 ) == ( 7'b110x1x0 ) |-> tx_5 == chip_17 && sig_19 == core_5 && auth_6 == auth_1 ; endproperty \n property name; @(posedge ref_clk_17) ( control_data_19 ) == ( 7'b11100xx ) |-> err_13 == hw_5 && chip_1 == clk_13 && clk_19 == hw_3 ; endproperty \n property name; @(posedge ref_clk_17) ( control_data_19 ) == ( 6'b000001 ) |-> rx_6 == rx_10 && err_6 == cfg_18 && chip_8 == reg_4 ; endproperty \n property name; ( control_data_19 ) != 7'b110x1x0 && ( control_data_19 ) != 7'b11100xx && @(posedge ref_clk_17) ( control_data_19 ) != 6'b000001  |-> sig_16 == reg_19 && hw_13 == auth_17 && rx_11 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   3'b0x0 : begin\n     data_18 = rx_11\n     clk_17 <= sig_17;\n   end\n   default : begin \n     sig_19 = clk_14\n     data_19 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( status_register_status_13 ) == ( 3'b0x0 ) |-> data_18 == rx_11 && clk_17 == sig_17 ; endproperty \n property name; @(posedge core_clock_13) ( status_register_status_13 ) != 3'b0x0  |-> sig_19 == clk_14 && data_19 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( control_signal_14 ) \n   5'b11100 : begin\n     chip_3 = rx_10\n     reg_17 <= core_4\n     tx_7 = cfg_7;\n   end\n   default : begin \n     reg_9 <= fsm_7\n     hw_7 <= rst_2\n     fsm_18 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( control_signal_14 ) == ( 5'b11100 ) |-> chip_3 == rx_10 && reg_17 == core_4 && tx_7 == cfg_7 ; endproperty \n property name; @(negedge core_clock_17) ( control_signal_14 ) != 5'b11100  |-> reg_9 == fsm_7 && hw_7 == rst_2 && fsm_18 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( interrupt_request_8 ) \n   7'bx0x1xx1 : begin\n     clk_14 = auth_13\n     fsm_1 <= core_4;\n   end\n   7'bx0x1x11 : begin\n     hw_19 = core_14\n     hw_3 <= reg_20;\n   end\n   default : begin \n     sig_17 = auth_14\n     reg_4 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_14) ( interrupt_request_8 ) == ( 7'bx0x1xx1 ) |-> clk_14 == auth_13 && fsm_1 == core_4 ; endproperty \n property name; @(posedge bus_clock_14) ( interrupt_request_8 ) == ( 7'bx0x1x11 ) |-> hw_19 == core_14 && hw_3 == reg_20 ; endproperty \n property name; ( interrupt_request_8 ) != 7'bx0x1xx1 && @(posedge bus_clock_14) ( interrupt_request_8 ) != 7'bx0x1x11  |-> sig_17 == auth_14 && reg_4 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "case ( data_control_status_8 ) \n   sig_12 : begin\n     err_18 = clk_12\n     hw_18 <= hw_6;\n   end\n   6'bxx1xx1 : begin\n     data_3 = rx_12\n     core_17 = auth_17;\n   end\n   default : begin \n     chip_12 = cfg_17\n     err_16 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_4) ( data_control_status_8 ) == ( sig_12 ) |-> err_18 == clk_12 && hw_18 == hw_6 ; endproperty \n property name; @(negedge clk_osc_4) ( data_control_status_8 ) == ( 6'bxx1xx1 ) |-> data_3 == rx_12 && core_17 == auth_17 ; endproperty \n property name; ( data_control_status_8 ) != sig_12 && @(negedge clk_osc_4) ( data_control_status_8 ) != 6'bxx1xx1  |-> chip_12 == cfg_17 && err_16 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "case ( error_flag_20 ) \n   7'h2e : begin\n     hw_17 <= fsm_20\n     sig_16 <= fsm_13;\n   end\n   default : begin \n     reg_1 = tx_12\n     cfg_8 <= sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( error_flag_20 ) == ( 7'h2e ) |-> hw_17 == fsm_20 && sig_16 == fsm_13 ; endproperty \n property name; @(negedge clk_gen_5) ( error_flag_20 ) != 7'h2e  |-> reg_1 == tx_12 && cfg_8 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   6'hd : begin\n     tx_13 = data_1\n     reg_15 = chip_11;\n   end\n   default : begin \n     sig_18 = cfg_20\n     sig_9 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( input_buffer_8 ) == ( 6'hd ) |-> tx_13 == data_1 && reg_15 == chip_11 ; endproperty \n property name; @(posedge bus_clock_16) ( input_buffer_8 ) != 6'hd  |-> sig_18 == cfg_20 && sig_9 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( data_register_12 ) \n   7'b0111000 : begin\n     rst_10 <= rst_15\n     tx_9 <= rst_14\n     reg_3 = sig_1;\n   end\n   6'b011110 : begin\n     err_8 = tx_5\n     rst_19 <= sig_11\n     data_13 = rst_13;\n   end\n   6'h1b : begin\n     clk_20 = fsm_16\n     tx_10 <= rst_16\n     chip_13 <= sig_3;\n   end\n   default : begin \n     data_2 = rx_3\n     rx_10 = chip_8\n     sig_15 <= rx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( data_register_12 ) == ( 7'b0111000 ) |-> rst_10 == rst_15 && tx_9 == rst_14 && reg_3 == sig_1 ; endproperty \n property name; @(posedge clk_signal_12) ( data_register_12 ) == ( 6'b011110 ) |-> err_8 == tx_5 && rst_19 == sig_11 && data_13 == rst_13 ; endproperty \n property name; @(posedge clk_signal_12) ( data_register_12 ) == ( 6'h1b ) |-> clk_20 == fsm_16 && tx_10 == rst_16 && chip_13 == sig_3 ; endproperty \n property name; ( data_register_12 ) != 7'b0111000 && ( data_register_12 ) != 6'b011110 && @(posedge clk_signal_12) ( data_register_12 ) != 6'h1b  |-> data_2 == rx_3 && rx_10 == chip_8 && sig_15 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( status_buffer_11 ) \n   7'bx1xx011 : begin\n     cfg_4 <= auth_3\n     tx_1 = hw_1\n     clk_4 = hw_3;\n   end\n   7'bxx1x00x : begin\n     chip_9 = chip_5\n     hw_4 <= rx_19\n     sig_6 <= data_5;\n   end\n   6'bxx11xx : begin\n     clk_13 = rst_10\n     err_8 = data_20\n     reg_11 = core_5;\n   end\n   default : begin \n     auth_17 = fsm_7\n     fsm_14 = auth_14\n     err_7 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( status_buffer_11 ) == ( 7'bx1xx011 ) |-> cfg_4 == auth_3 && tx_1 == hw_1 && clk_4 == hw_3 ; endproperty \n property name; @(negedge clk_osc_6) ( status_buffer_11 ) == ( 7'bxx1x00x ) |-> chip_9 == chip_5 && hw_4 == rx_19 && sig_6 == data_5 ; endproperty \n property name; @(negedge clk_osc_6) ( status_buffer_11 ) == ( 6'bxx11xx ) |-> clk_13 == rst_10 && err_8 == data_20 && reg_11 == core_5 ; endproperty \n property name; ( status_buffer_11 ) != 7'bx1xx011 && ( status_buffer_11 ) != 7'bxx1x00x && @(negedge clk_osc_6) ( status_buffer_11 ) != 6'bxx11xx  |-> auth_17 == fsm_7 && fsm_14 == auth_14 && err_7 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( address_status_1 ) \n   4'b1111 : begin\n     hw_8 <= sig_18\n     reg_5 = chip_11;\n   end\n   default : begin \n     tx_2 <= rx_8\n     data_12 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_5) ( address_status_1 ) == ( 4'b1111 ) |-> hw_8 == sig_18 && reg_5 == chip_11 ; endproperty \n property name; @(posedge clk_signal_5) ( address_status_1 ) != 4'b1111  |-> tx_2 == rx_8 && data_12 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "case ( input_buffer_status_16 ) \n   7'bxxxx0x0 : begin\n     err_17 <= core_19\n     rx_6 = clk_9;\n   end\n   default : begin \n     rst_1 <= reg_17\n     sig_7 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( input_buffer_status_16 ) == ( 7'bxxxx0x0 ) |-> err_17 == core_19 && rx_6 == clk_9 ; endproperty \n property name; @(posedge mem_clock_8) ( input_buffer_status_16 ) != 7'bxxxx0x0  |-> rst_1 == reg_17 && sig_7 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( write_complete_12 ) \n   7'b0x1x0xx : begin\n     rx_13 <= auth_14\n     rst_18 = core_9;\n   end\n   default : begin \n     core_13 <= fsm_5\n     core_3 = rst_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_12) ( write_complete_12 ) == ( 7'b0x1x0xx ) |-> rx_13 == auth_14 && rst_18 == core_9 ; endproperty \n property name; @(negedge clock_div_12) ( write_complete_12 ) != 7'b0x1x0xx  |-> core_13 == fsm_5 && core_3 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "case ( transfer_complete_4 ) \n   6'h1c : begin\n     chip_19 = reg_10\n     hw_13 = chip_18;\n   end\n   default : begin \n     hw_20 <= core_2\n     hw_12 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_11) ( transfer_complete_4 ) == ( 6'h1c ) |-> chip_19 == reg_10 && hw_13 == chip_18 ; endproperty \n property name; @(posedge clock_ctrl_11) ( transfer_complete_4 ) != 6'h1c  |-> hw_20 == core_2 && hw_12 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "case ( control_output_5 ) \n   7'bx1x0xx0 : begin\n     cfg_13 <= clk_12\n     clk_1 <= clk_20\n     core_20 <= rst_5;\n   end\n   7'b1xx111x : begin\n     err_20 <= chip_3\n     hw_8 <= sig_14\n     rst_14 = clk_15;\n   end\n   default : begin \n     fsm_17 <= reg_15\n     rst_8 = rst_8\n     sig_18 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( control_output_5 ) == ( 7'bx1x0xx0 ) |-> cfg_13 == clk_12 && clk_1 == clk_20 && core_20 == rst_5 ; endproperty \n property name; @(posedge sys_clk_6) ( control_output_5 ) == ( 7'b1xx111x ) |-> err_20 == chip_3 && hw_8 == sig_14 && rst_14 == clk_15 ; endproperty \n property name; ( control_output_5 ) != 7'bx1x0xx0 && @(posedge sys_clk_6) ( control_output_5 ) != 7'b1xx111x  |-> fsm_17 == reg_15 && rst_8 == rst_8 && sig_18 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( instruction_buffer_19 ) \n   7'bx1x1x1x : begin\n     chip_1 <= err_19\n     err_4 = fsm_3;\n   end\n   5'b0101x : begin\n     core_12 = tx_14\n     hw_15 = fsm_4;\n   end\n   default : begin \n     data_20 <= cfg_2\n     reg_6 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_16) ( instruction_buffer_19 ) == ( 7'bx1x1x1x ) |-> chip_1 == err_19 && err_4 == fsm_3 ; endproperty \n property name; @(posedge fast_clk_16) ( instruction_buffer_19 ) == ( 5'b0101x ) |-> core_12 == tx_14 && hw_15 == fsm_4 ; endproperty \n property name; ( instruction_buffer_19 ) != 7'bx1x1x1x && @(posedge fast_clk_16) ( instruction_buffer_19 ) != 5'b0101x  |-> data_20 == cfg_2 && reg_6 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_16"
    },
    {
        "Code": "case ( input_buffer_5 ) \n   2'h3 : begin\n     sig_7 <= auth_16\n     rst_9 = reg_1;\n   end\n   7'hc : begin\n     core_12 = rst_17\n     chip_15 <= core_15;\n   end\n   7'b0001001 : begin\n     rst_10 = rx_3\n     hw_17 = rx_10;\n   end\n   default : begin \n     fsm_20 <= hw_19\n     cfg_1 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_1) ( input_buffer_5 ) == ( 2'h3 ) |-> sig_7 == auth_16 && rst_9 == reg_1 ; endproperty \n property name; @(posedge ref_clk_1) ( input_buffer_5 ) == ( 7'hc ) |-> core_12 == rst_17 && chip_15 == core_15 ; endproperty \n property name; @(posedge ref_clk_1) ( input_buffer_5 ) == ( 7'b0001001 ) |-> rst_10 == rx_3 && hw_17 == rx_10 ; endproperty \n property name; ( input_buffer_5 ) != 2'h3 && ( input_buffer_5 ) != 7'hc && @(posedge ref_clk_1) ( input_buffer_5 ) != 7'b0001001  |-> fsm_20 == hw_19 && cfg_1 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "case ( start_bit_19 ) \n   7'b1x00xxx : begin\n     rx_9 = rx_3\n     rx_12 <= rst_12;\n   end\n   7'h14 : begin\n     rst_1 = core_13\n     rst_7 <= rst_11;\n   end\n   fsm_14 : begin\n     sig_14 <= fsm_19\n     rx_6 = fsm_9;\n   end\n   default : begin \n     sig_2 = cfg_17\n     sig_15 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( start_bit_19 ) == ( 7'b1x00xxx ) |-> rx_9 == rx_3 && rx_12 == rst_12 ; endproperty \n property name; @(posedge clock_ctrl_2) ( start_bit_19 ) == ( 7'h14 ) |-> rst_1 == core_13 && rst_7 == rst_11 ; endproperty \n property name; @(posedge clock_ctrl_2) ( start_bit_19 ) == ( fsm_14 ) |-> sig_14 == fsm_19 && rx_6 == fsm_9 ; endproperty \n property name; ( start_bit_19 ) != 7'b1x00xxx && ( start_bit_19 ) != 7'h14 && @(posedge clock_ctrl_2) ( start_bit_19 ) != fsm_14  |-> sig_2 == cfg_17 && sig_15 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( control_status_buffer_6 ) \n   7'bx1x010x : begin\n     reg_20 <= sig_9\n     core_16 <= chip_12\n     rx_3 = rst_10;\n   end\n   7'b110x0x0 : begin\n     fsm_2 = data_10\n     cfg_4 <= fsm_14\n     tx_14 <= core_12;\n   end\n   7'bxxxx11x : begin\n     clk_19 <= auth_20\n     clk_16 = fsm_16\n     clk_15 = sig_19;\n   end\n   default : begin \n     data_20 = sig_12\n     auth_15 <= data_4\n     core_2 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( control_status_buffer_6 ) == ( 7'bx1x010x ) |-> reg_20 == sig_9 && core_16 == chip_12 && rx_3 == rst_10 ; endproperty \n property name; @(negedge main_clk_7) ( control_status_buffer_6 ) == ( 7'b110x0x0 ) |-> fsm_2 == data_10 && cfg_4 == fsm_14 && tx_14 == core_12 ; endproperty \n property name; @(negedge main_clk_7) ( control_status_buffer_6 ) == ( 7'bxxxx11x ) |-> clk_19 == auth_20 && clk_16 == fsm_16 && clk_15 == sig_19 ; endproperty \n property name; ( control_status_buffer_6 ) != 7'bx1x010x && ( control_status_buffer_6 ) != 7'b110x0x0 && @(negedge main_clk_7) ( control_status_buffer_6 ) != 7'bxxxx11x  |-> data_20 == sig_12 && auth_15 == data_4 && core_2 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( instruction_1 ) \n   data_13 : begin\n     rx_5 <= hw_14\n     data_15 <= clk_6;\n   end\n   5'b111x0 : begin\n     reg_16 <= data_14\n     chip_16 <= core_13;\n   end\n   default : begin \n     cfg_4 <= sig_15\n     rx_1 <= data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( instruction_1 ) == ( data_13 ) |-> rx_5 == hw_14 && data_15 == clk_6 ; endproperty \n property name; @(negedge clk_enable_19) ( instruction_1 ) == ( 5'b111x0 ) |-> reg_16 == data_14 && chip_16 == core_13 ; endproperty \n property name; ( instruction_1 ) != data_13 && @(negedge clk_enable_19) ( instruction_1 ) != 5'b111x0  |-> cfg_4 == sig_15 && rx_1 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   6'b1x1xxx : begin\n     hw_9 = err_6\n     cfg_12 = auth_11;\n   end\n   7'h4b : begin\n     sig_14 = rst_17\n     auth_9 <= err_7;\n   end\n   default : begin \n     clk_4 <= sig_19\n     tx_10 <= fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_9) ( control_buffer_19 ) == ( 6'b1x1xxx ) |-> hw_9 == err_6 && cfg_12 == auth_11 ; endproperty \n property name; @(posedge clk_in_9) ( control_buffer_19 ) == ( 7'h4b ) |-> sig_14 == rst_17 && auth_9 == err_7 ; endproperty \n property name; ( control_buffer_19 ) != 6'b1x1xxx && @(posedge clk_in_9) ( control_buffer_19 ) != 7'h4b  |-> clk_4 == sig_19 && tx_10 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_9"
    },
    {
        "Code": "case ( data_status_14 ) \n   6'bxx0110 : begin\n     fsm_16 = rst_2\n     rx_8 <= core_20;\n   end\n   5'h5 : begin\n     reg_20 = fsm_20\n     chip_3 = fsm_4;\n   end\n   default : begin \n     reg_11 <= data_7\n     chip_20 = tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_9) ( data_status_14 ) == ( 6'bxx0110 ) |-> fsm_16 == rst_2 && rx_8 == core_20 ; endproperty \n property name; @(negedge clk_reset_9) ( data_status_14 ) == ( 5'h5 ) |-> reg_20 == fsm_20 && chip_3 == fsm_4 ; endproperty \n property name; ( data_status_14 ) != 6'bxx0110 && @(negedge clk_reset_9) ( data_status_14 ) != 5'h5  |-> reg_11 == data_7 && chip_20 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_9"
    },
    {
        "Code": "case ( status_register_status_11 ) \n   5'hb : begin\n     core_11 = data_16\n     core_5 = cfg_19\n     hw_6 = cfg_20;\n   end\n   default : begin \n     cfg_20 <= rst_17\n     clk_8 <= tx_1\n     hw_12 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_16) ( status_register_status_11 ) == ( 5'hb ) |-> core_11 == data_16 && core_5 == cfg_19 && hw_6 == cfg_20 ; endproperty \n property name; @(negedge clock_ctrl_16) ( status_register_status_11 ) != 5'hb  |-> cfg_20 == rst_17 && clk_8 == tx_1 && hw_12 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_16"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   5'h17 : begin\n     cfg_15 = fsm_11\n     data_7 = data_13;\n   end\n   7'b0110001 : begin\n     fsm_20 = rx_16\n     clk_15 = auth_18;\n   end\n   7'h14 : begin\n     clk_11 = sig_3\n     reg_19 <= fsm_18;\n   end\n   default : begin \n     auth_6 = err_12\n     err_8 <= auth_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_20) ( data_buffer_14 ) == ( 5'h17 ) |-> cfg_15 == fsm_11 && data_7 == data_13 ; endproperty \n property name; @(negedge sys_clk_20) ( data_buffer_14 ) == ( 7'b0110001 ) |-> fsm_20 == rx_16 && clk_15 == auth_18 ; endproperty \n property name; @(negedge sys_clk_20) ( data_buffer_14 ) == ( 7'h14 ) |-> clk_11 == sig_3 && reg_19 == fsm_18 ; endproperty \n property name; ( data_buffer_14 ) != 5'h17 && ( data_buffer_14 ) != 7'b0110001 && @(negedge sys_clk_20) ( data_buffer_14 ) != 7'h14  |-> auth_6 == err_12 && err_8 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_20"
    },
    {
        "Code": "case ( flag_control_19 ) \n   6'b0x0xx0 : begin\n     rx_1 = rst_3\n     core_8 <= sig_14;\n   end\n   2'bx1 : begin\n     sig_1 <= core_5\n     cfg_9 <= clk_5;\n   end\n   default : begin \n     chip_8 = core_15\n     rx_11 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( flag_control_19 ) == ( 6'b0x0xx0 ) |-> rx_1 == rst_3 && core_8 == sig_14 ; endproperty \n property name; @(posedge cpu_clock_3) ( flag_control_19 ) == ( 2'bx1 ) |-> sig_1 == core_5 && cfg_9 == clk_5 ; endproperty \n property name; ( flag_control_19 ) != 6'b0x0xx0 && @(posedge cpu_clock_3) ( flag_control_19 ) != 2'bx1  |-> chip_8 == core_15 && rx_11 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( enable_5 ) \n   fsm_5 : begin\n     rx_10 = reg_12\n     auth_1 = core_3\n     fsm_12 <= auth_11;\n   end\n   7'bx11x1x1 : begin\n     cfg_4 = rst_8\n     auth_5 <= reg_11\n     err_11 <= core_17;\n   end\n   default : begin \n     core_17 <= data_4\n     err_8 <= fsm_16\n     chip_11 = cfg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_2) ( enable_5 ) == ( fsm_5 ) |-> rx_10 == reg_12 && auth_1 == core_3 && fsm_12 == auth_11 ; endproperty \n property name; @(negedge clk_gen_2) ( enable_5 ) == ( 7'bx11x1x1 ) |-> cfg_4 == rst_8 && auth_5 == reg_11 && err_11 == core_17 ; endproperty \n property name; ( enable_5 ) != fsm_5 && @(negedge clk_gen_2) ( enable_5 ) != 7'bx11x1x1  |-> core_17 == data_4 && err_8 == fsm_16 && chip_11 == cfg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "case ( output_register_13 ) \n   7'b010101x : begin\n     clk_15 = tx_8\n     clk_19 = core_19;\n   end\n   6'bx1xx1x : begin\n     tx_7 = chip_8\n     rx_5 = clk_3;\n   end\n   default : begin \n     tx_14 <= sig_8\n     hw_13 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( output_register_13 ) == ( 7'b010101x ) |-> clk_15 == tx_8 && clk_19 == core_19 ; endproperty \n property name; @(posedge ref_clk_4) ( output_register_13 ) == ( 6'bx1xx1x ) |-> tx_7 == chip_8 && rx_5 == clk_3 ; endproperty \n property name; ( output_register_13 ) != 7'b010101x && @(posedge ref_clk_4) ( output_register_13 ) != 6'bx1xx1x  |-> tx_14 == sig_8 && hw_13 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( command_word_17 ) \n   6'bxx0xx1 : begin\n     clk_16 <= reg_7\n     auth_7 <= hw_11;\n   end\n   7'b1110x0x : begin\n     rst_13 <= cfg_9\n     rst_19 <= fsm_20;\n   end\n   7'bx1x1x0x : begin\n     rx_3 = tx_7\n     sig_6 = fsm_8;\n   end\n   default : begin \n     rst_1 = core_10\n     hw_16 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( command_word_17 ) == ( 6'bxx0xx1 ) |-> clk_16 == reg_7 && auth_7 == hw_11 ; endproperty \n property name; @(negedge core_clock_5) ( command_word_17 ) == ( 7'b1110x0x ) |-> rst_13 == cfg_9 && rst_19 == fsm_20 ; endproperty \n property name; @(negedge core_clock_5) ( command_word_17 ) == ( 7'bx1x1x0x ) |-> rx_3 == tx_7 && sig_6 == fsm_8 ; endproperty \n property name; ( command_word_17 ) != 6'bxx0xx1 && ( command_word_17 ) != 7'b1110x0x && @(negedge core_clock_5) ( command_word_17 ) != 7'bx1x1x0x  |-> rst_1 == core_10 && hw_16 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( enable_18 ) \n   7'bxxx0010 : begin\n     err_6 = clk_17\n     hw_8 = auth_13\n     fsm_3 <= auth_6;\n   end\n   6'bxx1xx1 : begin\n     reg_12 = chip_2\n     tx_8 = cfg_6\n     clk_6 = rst_4;\n   end\n   7'bx00101x : begin\n     chip_4 <= core_7\n     auth_17 <= rst_19\n     data_7 = rx_5;\n   end\n   default : begin \n     sig_14 <= tx_9\n     fsm_7 <= hw_9\n     sig_4 = rst_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_20) ( enable_18 ) == ( 7'bxxx0010 ) |-> err_6 == clk_17 && hw_8 == auth_13 && fsm_3 == auth_6 ; endproperty \n property name; @(posedge ref_clk_20) ( enable_18 ) == ( 6'bxx1xx1 ) |-> reg_12 == chip_2 && tx_8 == cfg_6 && clk_6 == rst_4 ; endproperty \n property name; @(posedge ref_clk_20) ( enable_18 ) == ( 7'bx00101x ) |-> chip_4 == core_7 && auth_17 == rst_19 && data_7 == rx_5 ; endproperty \n property name; ( enable_18 ) != 7'bxxx0010 && ( enable_18 ) != 6'bxx1xx1 && @(posedge ref_clk_20) ( enable_18 ) != 7'bx00101x  |-> sig_14 == tx_9 && fsm_7 == hw_9 && sig_4 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "case ( read_enable_2 ) \n   6'h2c : begin\n     data_9 <= hw_1\n     err_20 <= auth_3\n     clk_11 = cfg_15;\n   end\n   6'bx0xxx1 : begin\n     fsm_4 = sig_8\n     hw_14 <= err_2\n     chip_5 <= rst_2;\n   end\n   default : begin \n     hw_10 <= tx_17\n     clk_17 <= fsm_20\n     hw_10 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_7) ( read_enable_2 ) == ( 6'h2c ) |-> data_9 == hw_1 && err_20 == auth_3 && clk_11 == cfg_15 ; endproperty \n property name; @(posedge clk_signal_7) ( read_enable_2 ) == ( 6'bx0xxx1 ) |-> fsm_4 == sig_8 && hw_14 == err_2 && chip_5 == rst_2 ; endproperty \n property name; ( read_enable_2 ) != 6'h2c && @(posedge clk_signal_7) ( read_enable_2 ) != 6'bx0xxx1  |-> hw_10 == tx_17 && clk_17 == fsm_20 && hw_10 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   6'b001110 : begin\n     hw_18 = rx_2\n     core_4 = data_8\n     err_11 = auth_18;\n   end\n   6'b010000 : begin\n     rst_4 <= sig_4\n     sig_2 <= sig_13\n     cfg_17 = rst_18;\n   end\n   7'h37 : begin\n     core_6 = fsm_13\n     rst_10 = hw_10\n     auth_4 = fsm_19;\n   end\n   default : begin \n     reg_8 <= sig_15\n     err_4 <= rst_19\n     clk_20 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_7) ( flag_control_status_9 ) == ( 6'b001110 ) |-> hw_18 == rx_2 && core_4 == data_8 && err_11 == auth_18 ; endproperty \n property name; @(negedge clock_div_7) ( flag_control_status_9 ) == ( 6'b010000 ) |-> rst_4 == sig_4 && sig_2 == sig_13 && cfg_17 == rst_18 ; endproperty \n property name; @(negedge clock_div_7) ( flag_control_status_9 ) == ( 7'h37 ) |-> core_6 == fsm_13 && rst_10 == hw_10 && auth_4 == fsm_19 ; endproperty \n property name; ( flag_control_status_9 ) != 6'b001110 && ( flag_control_status_9 ) != 6'b010000 && @(negedge clock_div_7) ( flag_control_status_9 ) != 7'h37  |-> reg_8 == sig_15 && err_4 == rst_19 && clk_20 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "case ( result_register_19 ) \n   7'b1100010 : begin\n     rx_8 <= rst_9\n     tx_12 = data_6;\n   end\n   default : begin \n     auth_16 = tx_5\n     err_9 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( result_register_19 ) == ( 7'b1100010 ) |-> rx_8 == rst_9 && tx_12 == data_6 ; endproperty \n property name; @(negedge mem_clock_17) ( result_register_19 ) != 7'b1100010  |-> auth_16 == tx_5 && err_9 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( output_buffer_status_6 ) \n   5'h10 : begin\n     cfg_3 <= data_20\n     clk_15 <= chip_19\n     auth_3 = hw_20;\n   end\n   6'b100000 : begin\n     rx_19 <= reg_5\n     core_8 <= reg_14\n     hw_5 = auth_19;\n   end\n   default : begin \n     clk_11 = tx_2\n     rst_19 <= cfg_18\n     tx_12 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_15) ( output_buffer_status_6 ) == ( 5'h10 ) |-> cfg_3 == data_20 && clk_15 == chip_19 && auth_3 == hw_20 ; endproperty \n property name; @(negedge main_clk_15) ( output_buffer_status_6 ) == ( 6'b100000 ) |-> rx_19 == reg_5 && core_8 == reg_14 && hw_5 == auth_19 ; endproperty \n property name; ( output_buffer_status_6 ) != 5'h10 && @(negedge main_clk_15) ( output_buffer_status_6 ) != 6'b100000  |-> clk_11 == tx_2 && rst_19 == cfg_18 && tx_12 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'b1010111 : begin\n     fsm_2 = rst_20\n     core_13 = sig_19;\n   end\n   7'bx101x1x : begin\n     data_16 = rx_8\n     reg_8 <= sig_13;\n   end\n   7'bx010111 : begin\n     core_12 = cfg_15\n     err_11 <= cfg_7;\n   end\n   default : begin \n     rst_2 = auth_2\n     err_16 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_9) ( control_flag_register_17 ) == ( 7'b1010111 ) |-> fsm_2 == rst_20 && core_13 == sig_19 ; endproperty \n property name; @(posedge clock_ctrl_9) ( control_flag_register_17 ) == ( 7'bx101x1x ) |-> data_16 == rx_8 && reg_8 == sig_13 ; endproperty \n property name; @(posedge clock_ctrl_9) ( control_flag_register_17 ) == ( 7'bx010111 ) |-> core_12 == cfg_15 && err_11 == cfg_7 ; endproperty \n property name; ( control_flag_register_17 ) != 7'b1010111 && ( control_flag_register_17 ) != 7'bx101x1x && @(posedge clock_ctrl_9) ( control_flag_register_17 ) != 7'bx010111  |-> rst_2 == auth_2 && err_16 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "case ( control_buffer_11 ) \n   2'bx0 : begin\n     fsm_8 = reg_1\n     reg_10 = sig_17\n     data_9 <= tx_7;\n   end\n   6'b0101x1 : begin\n     sig_9 <= auth_6\n     core_13 <= data_4\n     reg_2 <= fsm_5;\n   end\n   7'bxxxxxxx : begin\n     err_11 <= auth_19\n     data_18 <= err_8\n     fsm_20 = core_20;\n   end\n   default : begin \n     rst_19 <= tx_15\n     auth_10 = hw_20\n     sig_8 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( control_buffer_11 ) == ( 2'bx0 ) |-> fsm_8 == reg_1 && reg_10 == sig_17 && data_9 == tx_7 ; endproperty \n property name; @(posedge clk_gen_7) ( control_buffer_11 ) == ( 6'b0101x1 ) |-> sig_9 == auth_6 && core_13 == data_4 && reg_2 == fsm_5 ; endproperty \n property name; @(posedge clk_gen_7) ( control_buffer_11 ) == ( 7'bxxxxxxx ) |-> err_11 == auth_19 && data_18 == err_8 && fsm_20 == core_20 ; endproperty \n property name; ( control_buffer_11 ) != 2'bx0 && ( control_buffer_11 ) != 6'b0101x1 && @(posedge clk_gen_7) ( control_buffer_11 ) != 7'bxxxxxxx  |-> rst_19 == tx_15 && auth_10 == hw_20 && sig_8 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( error_flag_7 ) \n   7'bx01xxx0 : begin\n     reg_4 <= reg_10\n     chip_19 <= auth_6;\n   end\n   7'b0x0xxxx : begin\n     err_15 = auth_7\n     sig_14 <= tx_6;\n   end\n   7'h7 : begin\n     data_10 <= clk_13\n     auth_12 = chip_15;\n   end\n   default : begin \n     auth_8 <= rx_20\n     err_16 = rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_16) ( error_flag_7 ) == ( 7'bx01xxx0 ) |-> reg_4 == reg_10 && chip_19 == auth_6 ; endproperty \n property name; @(negedge bus_clock_16) ( error_flag_7 ) == ( 7'b0x0xxxx ) |-> err_15 == auth_7 && sig_14 == tx_6 ; endproperty \n property name; @(negedge bus_clock_16) ( error_flag_7 ) == ( 7'h7 ) |-> data_10 == clk_13 && auth_12 == chip_15 ; endproperty \n property name; ( error_flag_7 ) != 7'bx01xxx0 && ( error_flag_7 ) != 7'b0x0xxxx && @(negedge bus_clock_16) ( error_flag_7 ) != 7'h7  |-> auth_8 == rx_20 && err_16 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "case ( address_register_4 ) \n   6'b0101x1 : begin\n     sig_12 = cfg_11\n     tx_11 = sig_10\n     fsm_19 <= clk_9;\n   end\n   7'h26 : begin\n     rst_13 = auth_1\n     core_12 <= fsm_13\n     core_6 <= rst_7;\n   end\n   default : begin \n     rst_18 <= data_18\n     chip_14 = rst_12\n     cfg_15 = data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_14) ( address_register_4 ) == ( 6'b0101x1 ) |-> sig_12 == cfg_11 && tx_11 == sig_10 && fsm_19 == clk_9 ; endproperty \n property name; @(negedge main_clk_14) ( address_register_4 ) == ( 7'h26 ) |-> rst_13 == auth_1 && core_12 == fsm_13 && core_6 == rst_7 ; endproperty \n property name; ( address_register_4 ) != 6'b0101x1 && @(negedge main_clk_14) ( address_register_4 ) != 7'h26  |-> rst_18 == data_18 && chip_14 == rst_12 && cfg_15 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_14"
    },
    {
        "Code": "case ( input_ready_16 ) \n   7'bx1xxx0x : begin\n     cfg_7 = tx_19\n     err_1 <= core_7;\n   end\n   cfg_9 : begin\n     rx_8 = sig_1\n     tx_14 <= sig_19;\n   end\n   7'bxx1xx1x : begin\n     core_1 = core_10\n     rx_1 <= err_6;\n   end\n   default : begin \n     core_5 <= clk_4\n     clk_9 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_11) ( input_ready_16 ) == ( 7'bx1xxx0x ) |-> cfg_7 == tx_19 && err_1 == core_7 ; endproperty \n property name; @(negedge core_clock_11) ( input_ready_16 ) == ( cfg_9 ) |-> rx_8 == sig_1 && tx_14 == sig_19 ; endproperty \n property name; @(negedge core_clock_11) ( input_ready_16 ) == ( 7'bxx1xx1x ) |-> core_1 == core_10 && rx_1 == err_6 ; endproperty \n property name; ( input_ready_16 ) != 7'bx1xxx0x && ( input_ready_16 ) != cfg_9 && @(negedge core_clock_11) ( input_ready_16 ) != 7'bxx1xx1x  |-> core_5 == clk_4 && clk_9 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_11"
    },
    {
        "Code": "case ( control_register_status_20 ) \n   7'b01x1xxx : begin\n     rx_17 = cfg_19\n     core_16 = rx_15\n     clk_12 <= data_4;\n   end\n   7'bxxx1x1x : begin\n     data_14 <= reg_1\n     err_3 = tx_9\n     err_14 <= tx_20;\n   end\n   default : begin \n     rst_3 <= err_18\n     cfg_3 <= data_3\n     core_3 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_7) ( control_register_status_20 ) == ( 7'b01x1xxx ) |-> rx_17 == cfg_19 && core_16 == rx_15 && clk_12 == data_4 ; endproperty \n property name; @(negedge clk_in_7) ( control_register_status_20 ) == ( 7'bxxx1x1x ) |-> data_14 == reg_1 && err_3 == tx_9 && err_14 == tx_20 ; endproperty \n property name; ( control_register_status_20 ) != 7'b01x1xxx && @(negedge clk_in_7) ( control_register_status_20 ) != 7'bxxx1x1x  |-> rst_3 == err_18 && cfg_3 == data_3 && core_3 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_7"
    },
    {
        "Code": "case ( instruction_register_4 ) \n   7'b1000x0x : begin\n     err_6 <= reg_11\n     data_15 <= core_7\n     err_11 <= clk_13;\n   end\n   7'bxxxx010 : begin\n     hw_20 = chip_16\n     sig_13 = tx_18\n     auth_7 <= tx_9;\n   end\n   default : begin \n     fsm_17 = rst_4\n     data_6 = fsm_11\n     chip_16 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( instruction_register_4 ) == ( 7'b1000x0x ) |-> err_6 == reg_11 && data_15 == core_7 && err_11 == clk_13 ; endproperty \n property name; @(posedge sys_clk_7) ( instruction_register_4 ) == ( 7'bxxxx010 ) |-> hw_20 == chip_16 && sig_13 == tx_18 && auth_7 == tx_9 ; endproperty \n property name; ( instruction_register_4 ) != 7'b1000x0x && @(posedge sys_clk_7) ( instruction_register_4 ) != 7'bxxxx010  |-> fsm_17 == rst_4 && data_6 == fsm_11 && chip_16 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( flag_register_4 ) \n   4'b1000 : begin\n     clk_15 <= err_17\n     reg_8 = hw_1\n     reg_18 <= clk_14;\n   end\n   5'h9 : begin\n     reg_4 = chip_7\n     sig_15 = rst_2\n     rst_18 = core_13;\n   end\n   default : begin \n     fsm_10 <= reg_3\n     sig_17 <= hw_19\n     cfg_7 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( flag_register_4 ) == ( 4'b1000 ) |-> clk_15 == err_17 && reg_8 == hw_1 && reg_18 == clk_14 ; endproperty \n property name; @(negedge clk_gen_15) ( flag_register_4 ) == ( 5'h9 ) |-> reg_4 == chip_7 && sig_15 == rst_2 && rst_18 == core_13 ; endproperty \n property name; ( flag_register_4 ) != 4'b1000 && @(negedge clk_gen_15) ( flag_register_4 ) != 5'h9  |-> fsm_10 == reg_3 && sig_17 == hw_19 && cfg_7 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( result_register_4 ) \n   7'bxx00x1x : begin\n     data_9 = reg_17\n     cfg_19 = fsm_9\n     tx_5 = err_9;\n   end\n   7'h76 : begin\n     cfg_16 = rst_19\n     hw_6 = rx_11\n     err_2 = hw_18;\n   end\n   default : begin \n     auth_15 <= data_13\n     reg_11 <= rx_20\n     chip_20 = clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( result_register_4 ) == ( 7'bxx00x1x ) |-> data_9 == reg_17 && cfg_19 == fsm_9 && tx_5 == err_9 ; endproperty \n property name; @(negedge clk_osc_15) ( result_register_4 ) == ( 7'h76 ) |-> cfg_16 == rst_19 && hw_6 == rx_11 && err_2 == hw_18 ; endproperty \n property name; ( result_register_4 ) != 7'bxx00x1x && @(negedge clk_osc_15) ( result_register_4 ) != 7'h76  |-> auth_15 == data_13 && reg_11 == rx_20 && chip_20 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( control_register_status_status_13 ) \n   6'h3a : begin\n     data_13 = clk_18\n     reg_4 <= core_15\n     fsm_20 <= rst_4;\n   end\n   default : begin \n     data_6 = sig_12\n     data_4 <= err_10\n     core_7 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( control_register_status_status_13 ) == ( 6'h3a ) |-> data_13 == clk_18 && reg_4 == core_15 && fsm_20 == rst_4 ; endproperty \n property name; @(negedge core_clock_18) ( control_register_status_status_13 ) != 6'h3a  |-> data_6 == sig_12 && data_4 == err_10 && core_7 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( command_word_17 ) \n   7'b10xx011 : begin\n     reg_19 <= rx_12\n     rst_14 <= clk_3;\n   end\n   6'h2x : begin\n     reg_2 <= auth_5\n     core_18 <= rx_8;\n   end\n   6'bxx1x10 : begin\n     data_16 <= rx_15\n     data_6 <= data_1;\n   end\n   default : begin \n     err_16 = auth_11\n     rx_5 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_9) ( command_word_17 ) == ( 7'b10xx011 ) |-> reg_19 == rx_12 && rst_14 == clk_3 ; endproperty \n property name; @(posedge clk_enable_9) ( command_word_17 ) == ( 6'h2x ) |-> reg_2 == auth_5 && core_18 == rx_8 ; endproperty \n property name; @(posedge clk_enable_9) ( command_word_17 ) == ( 6'bxx1x10 ) |-> data_16 == rx_15 && data_6 == data_1 ; endproperty \n property name; ( command_word_17 ) != 7'b10xx011 && ( command_word_17 ) != 6'h2x && @(posedge clk_enable_9) ( command_word_17 ) != 6'bxx1x10  |-> err_16 == auth_11 && rx_5 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "case ( data_control_status_9 ) \n   5'b000xx : begin\n     rx_18 <= cfg_2\n     sig_3 <= core_17\n     reg_8 <= data_12;\n   end\n   6'b11xx1x : begin\n     sig_2 <= rst_16\n     tx_3 <= sig_11\n     core_5 = rx_4;\n   end\n   default : begin \n     err_14 = core_8\n     fsm_18 <= rx_18\n     clk_5 <= reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( data_control_status_9 ) == ( 5'b000xx ) |-> rx_18 == cfg_2 && sig_3 == core_17 && reg_8 == data_12 ; endproperty \n property name; @(negedge clock_source_19) ( data_control_status_9 ) == ( 6'b11xx1x ) |-> sig_2 == rst_16 && tx_3 == sig_11 && core_5 == rx_4 ; endproperty \n property name; ( data_control_status_9 ) != 5'b000xx && @(negedge clock_source_19) ( data_control_status_9 ) != 6'b11xx1x  |-> err_14 == core_8 && fsm_18 == rx_18 && clk_5 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( read_enable_20 ) \n   7'bxxxx01x : begin\n     clk_8 <= data_1\n     tx_4 <= core_10\n     fsm_20 = auth_9;\n   end\n   default : begin \n     err_16 = auth_14\n     reg_10 = auth_3\n     core_4 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_17) ( read_enable_20 ) == ( 7'bxxxx01x ) |-> clk_8 == data_1 && tx_4 == core_10 && fsm_20 == auth_9 ; endproperty \n property name; @(negedge ref_clk_17) ( read_enable_20 ) != 7'bxxxx01x  |-> err_16 == auth_14 && reg_10 == auth_3 && core_4 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_17"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   6'b111010 : begin\n     cfg_18 <= core_4\n     tx_1 <= rx_10;\n   end\n   7'b0x01010 : begin\n     reg_13 = auth_14\n     fsm_17 <= chip_16;\n   end\n   6'b10x10x : begin\n     err_5 <= data_17\n     hw_13 = cfg_11;\n   end\n   default : begin \n     data_13 <= reg_17\n     err_6 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( status_output_buffer_4 ) == ( 6'b111010 ) |-> cfg_18 == core_4 && tx_1 == rx_10 ; endproperty \n property name; @(posedge clk_out_12) ( status_output_buffer_4 ) == ( 7'b0x01010 ) |-> reg_13 == auth_14 && fsm_17 == chip_16 ; endproperty \n property name; @(posedge clk_out_12) ( status_output_buffer_4 ) == ( 6'b10x10x ) |-> err_5 == data_17 && hw_13 == cfg_11 ; endproperty \n property name; ( status_output_buffer_4 ) != 6'b111010 && ( status_output_buffer_4 ) != 7'b0x01010 && @(posedge clk_out_12) ( status_output_buffer_4 ) != 6'b10x10x  |-> data_13 == reg_17 && err_6 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   6'b010101 : begin\n     reg_4 <= rx_1\n     err_15 <= err_12\n     hw_20 <= core_1;\n   end\n   7'bxxxx111 : begin\n     auth_18 <= data_8\n     reg_19 = clk_14\n     chip_8 <= rst_19;\n   end\n   rx_1 : begin\n     tx_1 <= err_14\n     tx_8 <= rx_16\n     clk_19 = clk_13;\n   end\n   default : begin \n     fsm_12 = data_18\n     data_17 = rx_12\n     hw_4 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_18) ( control_input_status_9 ) == ( 6'b010101 ) |-> reg_4 == rx_1 && err_15 == err_12 && hw_20 == core_1 ; endproperty \n property name; @(posedge mem_clock_18) ( control_input_status_9 ) == ( 7'bxxxx111 ) |-> auth_18 == data_8 && reg_19 == clk_14 && chip_8 == rst_19 ; endproperty \n property name; @(posedge mem_clock_18) ( control_input_status_9 ) == ( rx_1 ) |-> tx_1 == err_14 && tx_8 == rx_16 && clk_19 == clk_13 ; endproperty \n property name; ( control_input_status_9 ) != 6'b010101 && ( control_input_status_9 ) != 7'bxxxx111 && @(posedge mem_clock_18) ( control_input_status_9 ) != rx_1  |-> fsm_12 == data_18 && data_17 == rx_12 && hw_4 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "case ( read_enable_18 ) \n   4'bx1x1 : begin\n     hw_16 <= err_20\n     rx_5 = auth_17;\n   end\n   5'bxx101 : begin\n     reg_6 <= err_16\n     err_17 = sig_11;\n   end\n   7'h77 : begin\n     cfg_20 = clk_8\n     rst_8 = tx_2;\n   end\n   default : begin \n     cfg_9 <= chip_2\n     fsm_6 = hw_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_13) ( read_enable_18 ) == ( 4'bx1x1 ) |-> hw_16 == err_20 && rx_5 == auth_17 ; endproperty \n property name; @(posedge async_clk_13) ( read_enable_18 ) == ( 5'bxx101 ) |-> reg_6 == err_16 && err_17 == sig_11 ; endproperty \n property name; @(posedge async_clk_13) ( read_enable_18 ) == ( 7'h77 ) |-> cfg_20 == clk_8 && rst_8 == tx_2 ; endproperty \n property name; ( read_enable_18 ) != 4'bx1x1 && ( read_enable_18 ) != 5'bxx101 && @(posedge async_clk_13) ( read_enable_18 ) != 7'h77  |-> cfg_9 == chip_2 && fsm_6 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "case ( control_input_status_6 ) \n   7'b1000101 : begin\n     auth_17 = tx_12\n     sig_3 = data_3;\n   end\n   cfg_1 : begin\n     clk_14 <= reg_12\n     data_7 <= clk_19;\n   end\n   default : begin \n     tx_16 <= data_16\n     rx_1 = data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_8) ( control_input_status_6 ) == ( 7'b1000101 ) |-> auth_17 == tx_12 && sig_3 == data_3 ; endproperty \n property name; @(posedge fast_clk_8) ( control_input_status_6 ) == ( cfg_1 ) |-> clk_14 == reg_12 && data_7 == clk_19 ; endproperty \n property name; ( control_input_status_6 ) != 7'b1000101 && @(posedge fast_clk_8) ( control_input_status_6 ) != cfg_1  |-> tx_16 == data_16 && rx_1 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_8"
    },
    {
        "Code": "case ( interrupt_control_status_11 ) \n   4'b0100 : begin\n     rx_4 <= cfg_2\n     auth_20 = clk_9;\n   end\n   default : begin \n     err_3 = core_14\n     fsm_6 = cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( interrupt_control_status_11 ) == ( 4'b0100 ) |-> rx_4 == cfg_2 && auth_20 == clk_9 ; endproperty \n property name; @(posedge clk_out_1) ( interrupt_control_status_11 ) != 4'b0100  |-> err_3 == core_14 && fsm_6 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( instruction_4 ) \n   7'bxxxx100 : begin\n     core_8 = clk_19\n     rst_16 = reg_19\n     hw_17 <= rx_19;\n   end\n   7'h68 : begin\n     data_13 = sig_12\n     reg_4 <= reg_16\n     data_9 = sig_2;\n   end\n   default : begin \n     auth_8 <= hw_20\n     reg_9 <= core_3\n     data_11 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_10) ( instruction_4 ) == ( 7'bxxxx100 ) |-> core_8 == clk_19 && rst_16 == reg_19 && hw_17 == rx_19 ; endproperty \n property name; @(posedge clock_div_10) ( instruction_4 ) == ( 7'h68 ) |-> data_13 == sig_12 && reg_4 == reg_16 && data_9 == sig_2 ; endproperty \n property name; ( instruction_4 ) != 7'bxxxx100 && @(posedge clock_div_10) ( instruction_4 ) != 7'h68  |-> auth_8 == hw_20 && reg_9 == core_3 && data_11 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_10"
    },
    {
        "Code": "case ( error_flag_10 ) \n   3'h3 : begin\n     clk_7 = data_1\n     err_17 <= clk_15\n     auth_17 <= fsm_4;\n   end\n   6'bx101x0 : begin\n     clk_4 <= hw_10\n     rx_8 = clk_2\n     cfg_7 <= sig_5;\n   end\n   default : begin \n     cfg_2 = reg_19\n     rx_12 <= data_6\n     auth_2 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( error_flag_10 ) == ( 3'h3 ) |-> clk_7 == data_1 && err_17 == clk_15 && auth_17 == fsm_4 ; endproperty \n property name; @(posedge core_clock_6) ( error_flag_10 ) == ( 6'bx101x0 ) |-> clk_4 == hw_10 && rx_8 == clk_2 && cfg_7 == sig_5 ; endproperty \n property name; ( error_flag_10 ) != 3'h3 && @(posedge core_clock_6) ( error_flag_10 ) != 6'bx101x0  |-> cfg_2 == reg_19 && rx_12 == data_6 && auth_2 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( valid_input_6 ) \n   hw : begin\n     hw_9 = err_5\n     cfg_18 <= hw_20;\n   end\n   default : begin \n     tx_2 <= fsm_20\n     tx_14 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_10) ( valid_input_6 ) == ( hw ) |-> hw_9 == err_5 && cfg_18 == hw_20 ; endproperty \n property name; @(negedge clk_osc_10) ( valid_input_6 ) != hw  |-> tx_2 == fsm_20 && tx_14 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "case ( control_status_11 ) \n   6'b011001 : begin\n     core_7 = cfg_15\n     rx_10 <= auth_13;\n   end\n   6'h35 : begin\n     err_12 <= err_4\n     rst_19 = cfg_20;\n   end\n   5'b1x0xx : begin\n     clk_10 = hw_8\n     auth_9 = chip_5;\n   end\n   default : begin \n     data_18 = clk_15\n     tx_13 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_12) ( control_status_11 ) == ( 6'b011001 ) |-> core_7 == cfg_15 && rx_10 == auth_13 ; endproperty \n property name; @(negedge clock_div_12) ( control_status_11 ) == ( 6'h35 ) |-> err_12 == err_4 && rst_19 == cfg_20 ; endproperty \n property name; @(negedge clock_div_12) ( control_status_11 ) == ( 5'b1x0xx ) |-> clk_10 == hw_8 && auth_9 == chip_5 ; endproperty \n property name; ( control_status_11 ) != 6'b011001 && ( control_status_11 ) != 6'h35 && @(negedge clock_div_12) ( control_status_11 ) != 5'b1x0xx  |-> data_18 == clk_15 && tx_13 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "case ( enable_18 ) \n   data_6 : begin\n     chip_14 = chip_15\n     rx_20 = fsm_13\n     rx_3 = clk_12;\n   end\n   6'b10x000 : begin\n     cfg_16 = hw_4\n     err_3 = err_14\n     data_17 = auth_3;\n   end\n   default : begin \n     reg_2 <= tx_6\n     fsm_14 = cfg_18\n     data_8 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( enable_18 ) == ( data_6 ) |-> chip_14 == chip_15 && rx_20 == fsm_13 && rx_3 == clk_12 ; endproperty \n property name; @(negedge clk_reset_13) ( enable_18 ) == ( 6'b10x000 ) |-> cfg_16 == hw_4 && err_3 == err_14 && data_17 == auth_3 ; endproperty \n property name; ( enable_18 ) != data_6 && @(negedge clk_reset_13) ( enable_18 ) != 6'b10x000  |-> reg_2 == tx_6 && fsm_14 == cfg_18 && data_8 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( input_buffer_6 ) \n   7'h9 : begin\n     rx_18 = auth_6\n     hw_17 = hw_8;\n   end\n   default : begin \n     rx_7 <= clk_13\n     cfg_13 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_19) ( input_buffer_6 ) == ( 7'h9 ) |-> rx_18 == auth_6 && hw_17 == hw_8 ; endproperty \n property name; @(negedge clock_div_19) ( input_buffer_6 ) != 7'h9  |-> rx_7 == clk_13 && cfg_13 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_19"
    },
    {
        "Code": "case ( address_register_8 ) \n   6'bx11000 : begin\n     reg_19 <= reg_14\n     sig_2 <= core_13;\n   end\n   default : begin \n     rx_6 = chip_1\n     cfg_8 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_8) ( address_register_8 ) == ( 6'bx11000 ) |-> reg_19 == reg_14 && sig_2 == core_13 ; endproperty \n property name; @(negedge fast_clk_8) ( address_register_8 ) != 6'bx11000  |-> rx_6 == chip_1 && cfg_8 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "case ( data_status_6 ) \n   5'b00000 : begin\n     hw_11 = fsm_9\n     rst_13 = hw_4\n     cfg_8 = rst_3;\n   end\n   7'h44 : begin\n     chip_17 <= fsm_15\n     rx_18 <= data_18\n     rst_4 = core_19;\n   end\n   default : begin \n     auth_15 <= sig_9\n     hw_1 = clk_19\n     core_3 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_14) ( data_status_6 ) == ( 5'b00000 ) |-> hw_11 == fsm_9 && rst_13 == hw_4 && cfg_8 == rst_3 ; endproperty \n property name; @(negedge core_clock_14) ( data_status_6 ) == ( 7'h44 ) |-> chip_17 == fsm_15 && rx_18 == data_18 && rst_4 == core_19 ; endproperty \n property name; ( data_status_6 ) != 5'b00000 && @(negedge core_clock_14) ( data_status_6 ) != 7'h44  |-> auth_15 == sig_9 && hw_1 == clk_19 && core_3 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "case ( instruction_buffer_9 ) \n   5'hb : begin\n     tx_17 <= cfg_8\n     rx_8 = err_17\n     cfg_19 = data_13;\n   end\n   6'b111x11 : begin\n     reg_4 <= rx_7\n     rst_5 = data_5\n     fsm_11 = chip_6;\n   end\n   default : begin \n     sig_14 = core_15\n     cfg_17 = clk_17\n     data_4 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( instruction_buffer_9 ) == ( 5'hb ) |-> tx_17 == cfg_8 && rx_8 == err_17 && cfg_19 == data_13 ; endproperty \n property name; @(posedge core_clock_11) ( instruction_buffer_9 ) == ( 6'b111x11 ) |-> reg_4 == rx_7 && rst_5 == data_5 && fsm_11 == chip_6 ; endproperty \n property name; ( instruction_buffer_9 ) != 5'hb && @(posedge core_clock_11) ( instruction_buffer_9 ) != 6'b111x11  |-> sig_14 == core_15 && cfg_17 == clk_17 && data_4 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( interrupt_request_14 ) \n   7'b010010x : begin\n     core_4 = cfg_6\n     err_6 <= chip_17;\n   end\n   7'b0111xx1 : begin\n     auth_17 = data_13\n     auth_10 <= tx_13;\n   end\n   default : begin \n     tx_10 <= reg_7\n     err_19 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_11) ( interrupt_request_14 ) == ( 7'b010010x ) |-> core_4 == cfg_6 && err_6 == chip_17 ; endproperty \n property name; @(negedge mem_clock_11) ( interrupt_request_14 ) == ( 7'b0111xx1 ) |-> auth_17 == data_13 && auth_10 == tx_13 ; endproperty \n property name; ( interrupt_request_14 ) != 7'b010010x && @(negedge mem_clock_11) ( interrupt_request_14 ) != 7'b0111xx1  |-> tx_10 == reg_7 && err_19 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "case ( counter_3 ) \n   7'h3d : begin\n     data_10 = chip_3\n     tx_8 <= reg_15;\n   end\n   default : begin \n     sig_12 <= auth_13\n     clk_15 <= core_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_19) ( counter_3 ) == ( 7'h3d ) |-> data_10 == chip_3 && tx_8 == reg_15 ; endproperty \n property name; @(posedge async_clk_19) ( counter_3 ) != 7'h3d  |-> sig_12 == auth_13 && clk_15 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "case ( output_data_12 ) \n   6'h2d : begin\n     cfg_10 = auth_19\n     clk_7 <= data_7;\n   end\n   7'bx0011xx : begin\n     fsm_7 = chip_2\n     core_8 = hw_9;\n   end\n   7'b0111xx1 : begin\n     rx_4 = hw_6\n     tx_6 = reg_13;\n   end\n   default : begin \n     sig_15 = hw_16\n     chip_2 <= reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_5) ( output_data_12 ) == ( 6'h2d ) |-> cfg_10 == auth_19 && clk_7 == data_7 ; endproperty \n property name; @(posedge main_clk_5) ( output_data_12 ) == ( 7'bx0011xx ) |-> fsm_7 == chip_2 && core_8 == hw_9 ; endproperty \n property name; @(posedge main_clk_5) ( output_data_12 ) == ( 7'b0111xx1 ) |-> rx_4 == hw_6 && tx_6 == reg_13 ; endproperty \n property name; ( output_data_12 ) != 6'h2d && ( output_data_12 ) != 7'bx0011xx && @(posedge main_clk_5) ( output_data_12 ) != 7'b0111xx1  |-> sig_15 == hw_16 && chip_2 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "case ( end_address_8 ) \n   4'b1x1x : begin\n     auth_8 <= tx_9\n     chip_10 <= rx_1;\n   end\n   default : begin \n     hw_15 = reg_14\n     rst_5 <= chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( end_address_8 ) == ( 4'b1x1x ) |-> auth_8 == tx_9 && chip_10 == rx_1 ; endproperty \n property name; @(posedge clk_in_15) ( end_address_8 ) != 4'b1x1x  |-> hw_15 == reg_14 && rst_5 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( command_word_5 ) \n   6'b10x010 : begin\n     hw_10 = tx_12\n     err_10 <= clk_13;\n   end\n   7'b1100111 : begin\n     err_2 = hw_9\n     fsm_20 <= chip_14;\n   end\n   default : begin \n     cfg_9 = hw_3\n     sig_8 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( command_word_5 ) == ( 6'b10x010 ) |-> hw_10 == tx_12 && err_10 == clk_13 ; endproperty \n property name; @(negedge clk_reset_13) ( command_word_5 ) == ( 7'b1100111 ) |-> err_2 == hw_9 && fsm_20 == chip_14 ; endproperty \n property name; ( command_word_5 ) != 6'b10x010 && @(negedge clk_reset_13) ( command_word_5 ) != 7'b1100111  |-> cfg_9 == hw_3 && sig_8 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( acknowledge_signal_7 ) \n   7'b1001011 : begin\n     sig_4 = rst_2\n     tx_5 <= rx_9\n     data_7 = sig_11;\n   end\n   6'bx1101x : begin\n     rx_18 = fsm_1\n     rx_11 <= auth_5\n     cfg_12 <= cfg_10;\n   end\n   6'bxxx101 : begin\n     data_14 = err_18\n     tx_11 = fsm_14\n     rst_11 = rst_16;\n   end\n   default : begin \n     rx_15 <= chip_14\n     clk_18 <= fsm_9\n     err_17 = cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( acknowledge_signal_7 ) == ( 7'b1001011 ) |-> sig_4 == rst_2 && tx_5 == rx_9 && data_7 == sig_11 ; endproperty \n property name; @(posedge clock_ctrl_16) ( acknowledge_signal_7 ) == ( 6'bx1101x ) |-> rx_18 == fsm_1 && rx_11 == auth_5 && cfg_12 == cfg_10 ; endproperty \n property name; @(posedge clock_ctrl_16) ( acknowledge_signal_7 ) == ( 6'bxxx101 ) |-> data_14 == err_18 && tx_11 == fsm_14 && rst_11 == rst_16 ; endproperty \n property name; ( acknowledge_signal_7 ) != 7'b1001011 && ( acknowledge_signal_7 ) != 6'bx1101x && @(posedge clock_ctrl_16) ( acknowledge_signal_7 ) != 6'bxxx101  |-> rx_15 == chip_14 && clk_18 == fsm_9 && err_17 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( status_output_17 ) \n   5'b1xx11 : begin\n     cfg_5 = rx_5\n     err_11 = data_17\n     err_9 = sig_11;\n   end\n   7'h5b : begin\n     core_16 <= err_15\n     rx_7 = auth_17\n     sig_17 <= rst_10;\n   end\n   default : begin \n     fsm_18 = tx_6\n     hw_17 <= cfg_14\n     sig_9 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_17) ( status_output_17 ) == ( 5'b1xx11 ) |-> cfg_5 == rx_5 && err_11 == data_17 && err_9 == sig_11 ; endproperty \n property name; @(posedge cpu_clock_17) ( status_output_17 ) == ( 7'h5b ) |-> core_16 == err_15 && rx_7 == auth_17 && sig_17 == rst_10 ; endproperty \n property name; ( status_output_17 ) != 5'b1xx11 && @(posedge cpu_clock_17) ( status_output_17 ) != 7'h5b  |-> fsm_18 == tx_6 && hw_17 == cfg_14 && sig_9 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "case ( result_register_16 ) \n   6'b001011 : begin\n     data_8 <= hw_10\n     auth_17 = clk_3\n     sig_6 <= err_20;\n   end\n   7'bx00x1xx : begin\n     clk_14 <= tx_15\n     sig_15 = hw_13\n     auth_10 = reg_20;\n   end\n   7'b1x0x110 : begin\n     reg_10 = chip_6\n     rst_2 <= sig_9\n     cfg_14 = rst_12;\n   end\n   default : begin \n     data_7 = auth_20\n     core_13 = rx_19\n     reg_1 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_7) ( result_register_16 ) == ( 6'b001011 ) |-> data_8 == hw_10 && auth_17 == clk_3 && sig_6 == err_20 ; endproperty \n property name; @(posedge core_clock_7) ( result_register_16 ) == ( 7'bx00x1xx ) |-> clk_14 == tx_15 && sig_15 == hw_13 && auth_10 == reg_20 ; endproperty \n property name; @(posedge core_clock_7) ( result_register_16 ) == ( 7'b1x0x110 ) |-> reg_10 == chip_6 && rst_2 == sig_9 && cfg_14 == rst_12 ; endproperty \n property name; ( result_register_16 ) != 6'b001011 && ( result_register_16 ) != 7'bx00x1xx && @(posedge core_clock_7) ( result_register_16 ) != 7'b1x0x110  |-> data_7 == auth_20 && core_13 == rx_19 && reg_1 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "case ( flag_register_15 ) \n   5'hb : begin\n     reg_5 <= fsm_3\n     err_13 <= auth_2;\n   end\n   7'b1011110 : begin\n     sig_9 <= hw_11\n     err_2 = hw_6;\n   end\n   default : begin \n     reg_7 = auth_1\n     tx_4 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( flag_register_15 ) == ( 5'hb ) |-> reg_5 == fsm_3 && err_13 == auth_2 ; endproperty \n property name; @(negedge sys_clk_1) ( flag_register_15 ) == ( 7'b1011110 ) |-> sig_9 == hw_11 && err_2 == hw_6 ; endproperty \n property name; ( flag_register_15 ) != 5'hb && @(negedge sys_clk_1) ( flag_register_15 ) != 7'b1011110  |-> reg_7 == auth_1 && tx_4 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( mode_register_13 ) \n   5'h12 : begin\n     rst_18 = rx_18\n     data_17 = reg_16;\n   end\n   default : begin \n     clk_18 <= sig_17\n     clk_4 = rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( mode_register_13 ) == ( 5'h12 ) |-> rst_18 == rx_18 && data_17 == reg_16 ; endproperty \n property name; @(posedge mem_clock_17) ( mode_register_13 ) != 5'h12  |-> clk_18 == sig_17 && clk_4 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( control_register_status_status_6 ) \n   7'h50 : begin\n     sig_13 = reg_10\n     sig_18 = err_15;\n   end\n   7'bx0xxxx1 : begin\n     core_13 = tx_9\n     rst_4 <= chip_17;\n   end\n   default : begin \n     hw_6 = hw_8\n     rst_11 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_9) ( control_register_status_status_6 ) == ( 7'h50 ) |-> sig_13 == reg_10 && sig_18 == err_15 ; endproperty \n property name; @(posedge main_clk_9) ( control_register_status_status_6 ) == ( 7'bx0xxxx1 ) |-> core_13 == tx_9 && rst_4 == chip_17 ; endproperty \n property name; ( control_register_status_status_6 ) != 7'h50 && @(posedge main_clk_9) ( control_register_status_status_6 ) != 7'bx0xxxx1  |-> hw_6 == hw_8 && rst_11 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "case ( operation_status_19 ) \n   rx_4 : begin\n     rst_2 = auth_17\n     cfg_8 <= fsm_8;\n   end\n   default : begin \n     clk_6 = auth_11\n     clk_4 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_17) ( operation_status_19 ) == ( rx_4 ) |-> rst_2 == auth_17 && cfg_8 == fsm_8 ; endproperty \n property name; @(posedge async_clk_17) ( operation_status_19 ) != rx_4  |-> clk_6 == auth_11 && clk_4 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "case ( write_enable_14 ) \n   7'bxx1x00x : begin\n     chip_1 = core_8\n     tx_12 <= clk_11\n     sig_1 <= rst_10;\n   end\n   default : begin \n     cfg_5 <= core_12\n     rx_15 <= clk_6\n     hw_7 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_14) ( write_enable_14 ) == ( 7'bxx1x00x ) |-> chip_1 == core_8 && tx_12 == clk_11 && sig_1 == rst_10 ; endproperty \n property name; @(posedge pll_clk_14) ( write_enable_14 ) != 7'bxx1x00x  |-> cfg_5 == core_12 && rx_15 == clk_6 && hw_7 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "case ( busy_signal_9 ) \n   5'b10011 : begin\n     chip_6 = auth_1\n     err_17 = reg_8;\n   end\n   7'bx100110 : begin\n     rst_19 <= rst_15\n     sig_20 <= cfg_10;\n   end\n   7'b11x1x0x : begin\n     core_15 = clk_7\n     tx_10 <= reg_5;\n   end\n   default : begin \n     hw_9 <= auth_12\n     data_18 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_18) ( busy_signal_9 ) == ( 5'b10011 ) |-> chip_6 == auth_1 && err_17 == reg_8 ; endproperty \n property name; @(negedge mem_clock_18) ( busy_signal_9 ) == ( 7'bx100110 ) |-> rst_19 == rst_15 && sig_20 == cfg_10 ; endproperty \n property name; @(negedge mem_clock_18) ( busy_signal_9 ) == ( 7'b11x1x0x ) |-> core_15 == clk_7 && tx_10 == reg_5 ; endproperty \n property name; ( busy_signal_9 ) != 5'b10011 && ( busy_signal_9 ) != 7'bx100110 && @(negedge mem_clock_18) ( busy_signal_9 ) != 7'b11x1x0x  |-> hw_9 == auth_12 && data_18 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "case ( busy_signal_20 ) \n   6'b101000 : begin\n     reg_7 = hw_15\n     err_15 <= clk_8\n     clk_14 = sig_6;\n   end\n   3'bxx0 : begin\n     core_10 = reg_17\n     err_3 <= auth_7\n     data_5 = err_8;\n   end\n   7'b0x1xx0x : begin\n     core_16 = sig_18\n     rx_20 = rx_17\n     chip_9 = rx_4;\n   end\n   default : begin \n     sig_5 <= hw_19\n     reg_10 = reg_6\n     err_14 = reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_1) ( busy_signal_20 ) == ( 6'b101000 ) |-> reg_7 == hw_15 && err_15 == clk_8 && clk_14 == sig_6 ; endproperty \n property name; @(posedge clock_ctrl_1) ( busy_signal_20 ) == ( 3'bxx0 ) |-> core_10 == reg_17 && err_3 == auth_7 && data_5 == err_8 ; endproperty \n property name; @(posedge clock_ctrl_1) ( busy_signal_20 ) == ( 7'b0x1xx0x ) |-> core_16 == sig_18 && rx_20 == rx_17 && chip_9 == rx_4 ; endproperty \n property name; ( busy_signal_20 ) != 6'b101000 && ( busy_signal_20 ) != 3'bxx0 && @(posedge clock_ctrl_1) ( busy_signal_20 ) != 7'b0x1xx0x  |-> sig_5 == hw_19 && reg_10 == reg_6 && err_14 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "case ( flag_control_status_14 ) \n   7'h46 : begin\n     tx_19 <= reg_11\n     reg_3 <= auth_6;\n   end\n   6'hx : begin\n     tx_15 <= auth_15\n     rst_10 = data_9;\n   end\n   default : begin \n     rx_6 = tx_7\n     chip_2 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_5) ( flag_control_status_14 ) == ( 7'h46 ) |-> tx_19 == reg_11 && reg_3 == auth_6 ; endproperty \n property name; @(posedge clock_source_5) ( flag_control_status_14 ) == ( 6'hx ) |-> tx_15 == auth_15 && rst_10 == data_9 ; endproperty \n property name; ( flag_control_status_14 ) != 7'h46 && @(posedge clock_source_5) ( flag_control_status_14 ) != 6'hx  |-> rx_6 == tx_7 && chip_2 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_5"
    },
    {
        "Code": "case ( interrupt_enable_4 ) \n   7'b010110x : begin\n     chip_8 = rx_8\n     clk_18 = rx_17;\n   end\n   6'b1011xx : begin\n     clk_12 <= cfg_18\n     data_19 = sig_20;\n   end\n   7'b0x0xx1x : begin\n     fsm_3 = chip_19\n     reg_6 <= reg_13;\n   end\n   default : begin \n     clk_15 = hw_9\n     cfg_20 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( interrupt_enable_4 ) == ( 7'b010110x ) |-> chip_8 == rx_8 && clk_18 == rx_17 ; endproperty \n property name; @(posedge clock_div_14) ( interrupt_enable_4 ) == ( 6'b1011xx ) |-> clk_12 == cfg_18 && data_19 == sig_20 ; endproperty \n property name; @(posedge clock_div_14) ( interrupt_enable_4 ) == ( 7'b0x0xx1x ) |-> fsm_3 == chip_19 && reg_6 == reg_13 ; endproperty \n property name; ( interrupt_enable_4 ) != 7'b010110x && ( interrupt_enable_4 ) != 6'b1011xx && @(posedge clock_div_14) ( interrupt_enable_4 ) != 7'b0x0xx1x  |-> clk_15 == hw_9 && cfg_20 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( data_ready_5 ) \n   4'bx00x : begin\n     hw_10 = rx_13\n     err_6 = auth_8\n     reg_5 <= err_10;\n   end\n   default : begin \n     data_1 = cfg_9\n     hw_2 = sig_11\n     rx_17 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( data_ready_5 ) == ( 4'bx00x ) |-> hw_10 == rx_13 && err_6 == auth_8 && reg_5 == err_10 ; endproperty \n property name; @(negedge clk_reset_15) ( data_ready_5 ) != 4'bx00x  |-> data_1 == cfg_9 && hw_2 == sig_11 && rx_17 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   7'b1101xx0 : begin\n     fsm_2 = rst_12\n     clk_3 = reg_10;\n   end\n   5'b11101 : begin\n     rx_10 <= err_9\n     rx_7 <= rx_14;\n   end\n   default : begin \n     auth_1 <= clk_9\n     rx_14 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( output_buffer_11 ) == ( 7'b1101xx0 ) |-> fsm_2 == rst_12 && clk_3 == reg_10 ; endproperty \n property name; @(negedge clk_signal_8) ( output_buffer_11 ) == ( 5'b11101 ) |-> rx_10 == err_9 && rx_7 == rx_14 ; endproperty \n property name; ( output_buffer_11 ) != 7'b1101xx0 && @(negedge clk_signal_8) ( output_buffer_11 ) != 5'b11101  |-> auth_1 == clk_9 && rx_14 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( interrupt_flag_14 ) \n   7'b0x0010x : begin\n     core_19 <= core_13\n     auth_7 <= auth_19\n     hw_5 <= err_7;\n   end\n   4'b1011 : begin\n     fsm_17 <= cfg_16\n     auth_2 <= reg_9\n     rx_13 <= data_8;\n   end\n   7'b01100x1 : begin\n     cfg_5 <= reg_2\n     rx_3 <= chip_11\n     data_15 = fsm_18;\n   end\n   default : begin \n     clk_18 = core_12\n     auth_20 = err_17\n     clk_12 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_11) ( interrupt_flag_14 ) == ( 7'b0x0010x ) |-> core_19 == core_13 && auth_7 == auth_19 && hw_5 == err_7 ; endproperty \n property name; @(negedge clk_in_11) ( interrupt_flag_14 ) == ( 4'b1011 ) |-> fsm_17 == cfg_16 && auth_2 == reg_9 && rx_13 == data_8 ; endproperty \n property name; @(negedge clk_in_11) ( interrupt_flag_14 ) == ( 7'b01100x1 ) |-> cfg_5 == reg_2 && rx_3 == chip_11 && data_15 == fsm_18 ; endproperty \n property name; ( interrupt_flag_14 ) != 7'b0x0010x && ( interrupt_flag_14 ) != 4'b1011 && @(negedge clk_in_11) ( interrupt_flag_14 ) != 7'b01100x1  |-> clk_18 == core_12 && auth_20 == err_17 && clk_12 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_11"
    },
    {
        "Code": "case ( control_valid_1 ) \n   6'b11x001 : begin\n     fsm_17 <= hw_8\n     sig_1 = chip_10;\n   end\n   default : begin \n     sig_4 = rst_19\n     reg_8 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_11) ( control_valid_1 ) == ( 6'b11x001 ) |-> fsm_17 == hw_8 && sig_1 == chip_10 ; endproperty \n property name; @(negedge clk_enable_11) ( control_valid_1 ) != 6'b11x001  |-> sig_4 == rst_19 && reg_8 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "case ( status_output_17 ) \n   4'b00xx : begin\n     rst_10 <= fsm_10\n     auth_13 <= core_2;\n   end\n   default : begin \n     hw_16 <= chip_18\n     core_4 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( status_output_17 ) == ( 4'b00xx ) |-> rst_10 == fsm_10 && auth_13 == core_2 ; endproperty \n property name; @(posedge clk_osc_15) ( status_output_17 ) != 4'b00xx  |-> hw_16 == chip_18 && core_4 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( control_signal_18 ) \n   7'b0xxxxxx : begin\n     err_4 = cfg_16\n     hw_4 <= clk_1;\n   end\n   reg_18 : begin\n     chip_5 = err_9\n     tx_19 = reg_14;\n   end\n   6'bxxx110 : begin\n     chip_12 = rx_10\n     rst_19 <= clk_9;\n   end\n   default : begin \n     cfg_6 <= reg_8\n     data_17 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_18) ( control_signal_18 ) == ( 7'b0xxxxxx ) |-> err_4 == cfg_16 && hw_4 == clk_1 ; endproperty \n property name; @(posedge ref_clk_18) ( control_signal_18 ) == ( reg_18 ) |-> chip_5 == err_9 && tx_19 == reg_14 ; endproperty \n property name; @(posedge ref_clk_18) ( control_signal_18 ) == ( 6'bxxx110 ) |-> chip_12 == rx_10 && rst_19 == clk_9 ; endproperty \n property name; ( control_signal_18 ) != 7'b0xxxxxx && ( control_signal_18 ) != reg_18 && @(posedge ref_clk_18) ( control_signal_18 ) != 6'bxxx110  |-> cfg_6 == reg_8 && data_17 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "case ( counter_6 ) \n   6'bx0x110 : begin\n     tx_1 <= sig_18\n     reg_8 = cfg_9\n     clk_18 <= chip_5;\n   end\n   7'bx001101 : begin\n     err_16 = rx_8\n     auth_2 = err_15\n     data_7 <= clk_12;\n   end\n   default : begin \n     hw_16 <= rx_9\n     rst_18 <= auth_7\n     sig_16 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_9) ( counter_6 ) == ( 6'bx0x110 ) |-> tx_1 == sig_18 && reg_8 == cfg_9 && clk_18 == chip_5 ; endproperty \n property name; @(posedge fast_clk_9) ( counter_6 ) == ( 7'bx001101 ) |-> err_16 == rx_8 && auth_2 == err_15 && data_7 == clk_12 ; endproperty \n property name; ( counter_6 ) != 6'bx0x110 && @(posedge fast_clk_9) ( counter_6 ) != 7'bx001101  |-> hw_16 == rx_9 && rst_18 == auth_7 && sig_16 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_9"
    },
    {
        "Code": "case ( mode_register_19 ) \n   6'h8 : begin\n     tx_9 <= reg_18\n     data_20 = rx_3;\n   end\n   7'h7c : begin\n     err_13 <= sig_12\n     sig_20 <= rst_3;\n   end\n   default : begin \n     reg_12 <= reg_15\n     rst_19 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_10) ( mode_register_19 ) == ( 6'h8 ) |-> tx_9 == reg_18 && data_20 == rx_3 ; endproperty \n property name; @(negedge core_clock_10) ( mode_register_19 ) == ( 7'h7c ) |-> err_13 == sig_12 && sig_20 == rst_3 ; endproperty \n property name; ( mode_register_19 ) != 6'h8 && @(negedge core_clock_10) ( mode_register_19 ) != 7'h7c  |-> reg_12 == reg_15 && rst_19 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_10"
    },
    {
        "Code": "case ( control_output_5 ) \n   6'h11 : begin\n     tx_2 = clk_12\n     tx_8 <= clk_17\n     rx_18 = core_15;\n   end\n   default : begin \n     reg_4 = fsm_9\n     err_10 <= core_8\n     auth_5 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_20) ( control_output_5 ) == ( 6'h11 ) |-> tx_2 == clk_12 && tx_8 == clk_17 && rx_18 == core_15 ; endproperty \n property name; @(negedge pll_clk_20) ( control_output_5 ) != 6'h11  |-> reg_4 == fsm_9 && err_10 == core_8 && auth_5 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "case ( start_address_16 ) \n   5'b00100 : begin\n     reg_6 = fsm_3\n     data_8 = auth_11;\n   end\n   default : begin \n     fsm_8 <= core_7\n     rst_15 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( start_address_16 ) == ( 5'b00100 ) |-> reg_6 == fsm_3 && data_8 == auth_11 ; endproperty \n property name; @(posedge bus_clock_6) ( start_address_16 ) != 5'b00100  |-> fsm_8 == core_7 && rst_15 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( instruction_buffer_18 ) \n   sig_10 : begin\n     sig_18 = auth_11\n     hw_14 <= err_7\n     cfg_16 = sig_20;\n   end\n   7'b0110001 : begin\n     fsm_9 <= chip_3\n     rx_15 <= chip_2\n     rst_5 = cfg_9;\n   end\n   4'bx000 : begin\n     sig_11 <= cfg_1\n     rx_11 = fsm_5\n     data_1 <= tx_2;\n   end\n   default : begin \n     sig_6 = rst_18\n     rst_16 <= sig_14\n     tx_5 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( instruction_buffer_18 ) == ( sig_10 ) |-> sig_18 == auth_11 && hw_14 == err_7 && cfg_16 == sig_20 ; endproperty \n property name; @(posedge clk_enable_3) ( instruction_buffer_18 ) == ( 7'b0110001 ) |-> fsm_9 == chip_3 && rx_15 == chip_2 && rst_5 == cfg_9 ; endproperty \n property name; @(posedge clk_enable_3) ( instruction_buffer_18 ) == ( 4'bx000 ) |-> sig_11 == cfg_1 && rx_11 == fsm_5 && data_1 == tx_2 ; endproperty \n property name; ( instruction_buffer_18 ) != sig_10 && ( instruction_buffer_18 ) != 7'b0110001 && @(posedge clk_enable_3) ( instruction_buffer_18 ) != 4'bx000  |-> sig_6 == rst_18 && rst_16 == sig_14 && tx_5 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( start_address_20 ) \n   5'bxx000 : begin\n     rx_7 = data_5\n     rst_7 = clk_5\n     chip_10 = sig_9;\n   end\n   default : begin \n     core_4 = cfg_6\n     data_5 = rst_3\n     tx_10 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_19) ( start_address_20 ) == ( 5'bxx000 ) |-> rx_7 == data_5 && rst_7 == clk_5 && chip_10 == sig_9 ; endproperty \n property name; @(posedge async_clk_19) ( start_address_20 ) != 5'bxx000  |-> core_4 == cfg_6 && data_5 == rst_3 && tx_10 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   7'b010xx10 : begin\n     err_9 <= fsm_11\n     err_5 = sig_17\n     fsm_15 <= auth_12;\n   end\n   default : begin \n     rst_11 = cfg_6\n     hw_10 <= core_10\n     rst_12 = auth_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_15) ( output_buffer_status_7 ) == ( 7'b010xx10 ) |-> err_9 == fsm_11 && err_5 == sig_17 && fsm_15 == auth_12 ; endproperty \n property name; @(negedge ref_clk_15) ( output_buffer_status_7 ) != 7'b010xx10  |-> rst_11 == cfg_6 && hw_10 == core_10 && rst_12 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "case ( control_signal_3 ) \n   6'h6 : begin\n     data_9 = sig_8\n     hw_5 <= rx_20;\n   end\n   5'b0x011 : begin\n     err_6 <= rx_16\n     sig_13 <= chip_9;\n   end\n   7'bxx1xxx1 : begin\n     clk_15 <= rx_7\n     tx_4 = rst_7;\n   end\n   default : begin \n     err_17 = hw_14\n     reg_7 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_4) ( control_signal_3 ) == ( 6'h6 ) |-> data_9 == sig_8 && hw_5 == rx_20 ; endproperty \n property name; @(negedge clk_signal_4) ( control_signal_3 ) == ( 5'b0x011 ) |-> err_6 == rx_16 && sig_13 == chip_9 ; endproperty \n property name; @(negedge clk_signal_4) ( control_signal_3 ) == ( 7'bxx1xxx1 ) |-> clk_15 == rx_7 && tx_4 == rst_7 ; endproperty \n property name; ( control_signal_3 ) != 6'h6 && ( control_signal_3 ) != 5'b0x011 && @(negedge clk_signal_4) ( control_signal_3 ) != 7'bxx1xxx1  |-> err_17 == hw_14 && reg_7 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'b1xx00x : begin\n     data_9 <= err_18\n     tx_4 <= core_14\n     tx_8 = sig_16;\n   end\n   7'bx011xx0 : begin\n     core_6 = core_13\n     core_10 <= clk_19\n     sig_4 <= core_3;\n   end\n   7'b1x10010 : begin\n     core_11 = reg_5\n     chip_3 = clk_2\n     reg_12 <= rx_17;\n   end\n   default : begin \n     auth_1 <= sig_5\n     clk_17 <= data_7\n     data_12 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_19) ( end_address_18 ) == ( 6'b1xx00x ) |-> data_9 == err_18 && tx_4 == core_14 && tx_8 == sig_16 ; endproperty \n property name; @(negedge clk_gen_19) ( end_address_18 ) == ( 7'bx011xx0 ) |-> core_6 == core_13 && core_10 == clk_19 && sig_4 == core_3 ; endproperty \n property name; @(negedge clk_gen_19) ( end_address_18 ) == ( 7'b1x10010 ) |-> core_11 == reg_5 && chip_3 == clk_2 && reg_12 == rx_17 ; endproperty \n property name; ( end_address_18 ) != 6'b1xx00x && ( end_address_18 ) != 7'bx011xx0 && @(negedge clk_gen_19) ( end_address_18 ) != 7'b1x10010  |-> auth_1 == sig_5 && clk_17 == data_7 && data_12 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_19"
    },
    {
        "Code": "case ( data_ready_17 ) \n   7'b1101001 : begin\n     auth_14 = auth_6\n     fsm_9 = clk_1\n     hw_20 <= tx_18;\n   end\n   6'h21 : begin\n     clk_17 <= fsm_2\n     rst_12 = auth_9\n     hw_5 = err_16;\n   end\n   default : begin \n     sig_4 <= core_10\n     auth_17 <= fsm_6\n     hw_13 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_5) ( data_ready_17 ) == ( 7'b1101001 ) |-> auth_14 == auth_6 && fsm_9 == clk_1 && hw_20 == tx_18 ; endproperty \n property name; @(posedge clock_ctrl_5) ( data_ready_17 ) == ( 6'h21 ) |-> clk_17 == fsm_2 && rst_12 == auth_9 && hw_5 == err_16 ; endproperty \n property name; ( data_ready_17 ) != 7'b1101001 && @(posedge clock_ctrl_5) ( data_ready_17 ) != 6'h21  |-> sig_4 == core_10 && auth_17 == fsm_6 && hw_13 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   5'b111x0 : begin\n     chip_1 = err_18\n     hw_7 <= sig_13;\n   end\n   default : begin \n     auth_14 = hw_6\n     rst_20 <= hw_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_8) ( control_input_status_19 ) == ( 5'b111x0 ) |-> chip_1 == err_18 && hw_7 == sig_13 ; endproperty \n property name; @(posedge clk_enable_8) ( control_input_status_19 ) != 5'b111x0  |-> auth_14 == hw_6 && rst_20 == hw_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_8"
    },
    {
        "Code": "case ( status_flag_5 ) \n   data_6 : begin\n     hw_12 = tx_7\n     rst_13 = hw_17;\n   end\n   4'h0 : begin\n     rst_14 = reg_6\n     chip_2 = rst_20;\n   end\n   err_13 : begin\n     err_14 <= hw_10\n     clk_13 = sig_2;\n   end\n   default : begin \n     data_5 <= fsm_17\n     clk_5 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_10) ( status_flag_5 ) == ( data_6 ) |-> hw_12 == tx_7 && rst_13 == hw_17 ; endproperty \n property name; @(posedge clock_source_10) ( status_flag_5 ) == ( 4'h0 ) |-> rst_14 == reg_6 && chip_2 == rst_20 ; endproperty \n property name; @(posedge clock_source_10) ( status_flag_5 ) == ( err_13 ) |-> err_14 == hw_10 && clk_13 == sig_2 ; endproperty \n property name; ( status_flag_5 ) != data_6 && ( status_flag_5 ) != 4'h0 && @(posedge clock_source_10) ( status_flag_5 ) != err_13  |-> data_5 == fsm_17 && clk_5 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "case ( interrupt_control_status_16 ) \n   6'b1x1xxx : begin\n     rx_10 = data_6\n     cfg_6 <= hw_16\n     hw_19 <= tx_18;\n   end\n   6'h32 : begin\n     clk_14 = tx_2\n     err_9 = sig_15\n     rst_2 = core_17;\n   end\n   default : begin \n     clk_20 = tx_15\n     clk_10 <= rst_7\n     rx_15 <= cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_12) ( interrupt_control_status_16 ) == ( 6'b1x1xxx ) |-> rx_10 == data_6 && cfg_6 == hw_16 && hw_19 == tx_18 ; endproperty \n property name; @(negedge main_clk_12) ( interrupt_control_status_16 ) == ( 6'h32 ) |-> clk_14 == tx_2 && err_9 == sig_15 && rst_2 == core_17 ; endproperty \n property name; ( interrupt_control_status_16 ) != 6'b1x1xxx && @(negedge main_clk_12) ( interrupt_control_status_16 ) != 6'h32  |-> clk_20 == tx_15 && clk_10 == rst_7 && rx_15 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "case ( start_bit_20 ) \n   6'b0x0xx0 : begin\n     auth_13 = data_16\n     reg_7 <= clk_13\n     core_15 <= auth_11;\n   end\n   default : begin \n     reg_17 = auth_9\n     rst_16 <= sig_6\n     rst_19 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_19) ( start_bit_20 ) == ( 6'b0x0xx0 ) |-> auth_13 == data_16 && reg_7 == clk_13 && core_15 == auth_11 ; endproperty \n property name; @(posedge fast_clk_19) ( start_bit_20 ) != 6'b0x0xx0  |-> reg_17 == auth_9 && rst_16 == sig_6 && rst_19 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_19"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   2'b00 : begin\n     cfg_10 <= rst_7\n     rx_17 = core_8;\n   end\n   7'h6x : begin\n     cfg_12 = hw_13\n     reg_15 = sig_11;\n   end\n   default : begin \n     core_20 = tx_1\n     sig_16 = data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( control_input_status_19 ) == ( 2'b00 ) |-> cfg_10 == rst_7 && rx_17 == core_8 ; endproperty \n property name; @(negedge pll_clk_16) ( control_input_status_19 ) == ( 7'h6x ) |-> cfg_12 == hw_13 && reg_15 == sig_11 ; endproperty \n property name; ( control_input_status_19 ) != 2'b00 && @(negedge pll_clk_16) ( control_input_status_19 ) != 7'h6x  |-> core_20 == tx_1 && sig_16 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( input_ready_15 ) \n   4'b1110 : begin\n     hw_16 = auth_3\n     clk_16 <= rx_18;\n   end\n   7'b10xxxxx : begin\n     data_15 = core_15\n     sig_6 = tx_9;\n   end\n   default : begin \n     reg_7 = clk_11\n     data_6 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_11) ( input_ready_15 ) == ( 4'b1110 ) |-> hw_16 == auth_3 && clk_16 == rx_18 ; endproperty \n property name; @(negedge clk_reset_11) ( input_ready_15 ) == ( 7'b10xxxxx ) |-> data_15 == core_15 && sig_6 == tx_9 ; endproperty \n property name; ( input_ready_15 ) != 4'b1110 && @(negedge clk_reset_11) ( input_ready_15 ) != 7'b10xxxxx  |-> reg_7 == clk_11 && data_6 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'b111xxx1 : begin\n     err_9 = chip_19\n     data_12 = rst_15\n     core_20 <= rx_7;\n   end\n   default : begin \n     hw_13 <= auth_7\n     fsm_4 = auth_11\n     data_10 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( control_flag_register_20 ) == ( 7'b111xxx1 ) |-> err_9 == chip_19 && data_12 == rst_15 && core_20 == rx_7 ; endproperty \n property name; @(negedge clk_osc_20) ( control_flag_register_20 ) != 7'b111xxx1  |-> hw_13 == auth_7 && fsm_4 == auth_11 && data_10 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( flag_control_19 ) \n   7'b111xxxx : begin\n     hw_18 <= core_3\n     fsm_7 <= sig_3;\n   end\n   5'b00x1x : begin\n     auth_15 <= chip_7\n     cfg_19 <= rst_16;\n   end\n   default : begin \n     rx_8 <= clk_16\n     err_10 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_20) ( flag_control_19 ) == ( 7'b111xxxx ) |-> hw_18 == core_3 && fsm_7 == sig_3 ; endproperty \n property name; @(posedge clock_div_20) ( flag_control_19 ) == ( 5'b00x1x ) |-> auth_15 == chip_7 && cfg_19 == rst_16 ; endproperty \n property name; ( flag_control_19 ) != 7'b111xxxx && @(posedge clock_div_20) ( flag_control_19 ) != 5'b00x1x  |-> rx_8 == clk_16 && err_10 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_20"
    },
    {
        "Code": "case ( operation_code_10 ) \n   7'bx01x10x : begin\n     cfg_13 = reg_4\n     tx_18 = auth_4\n     reg_3 = rst_12;\n   end\n   7'b1xx011x : begin\n     err_3 <= clk_13\n     hw_7 <= hw_15\n     rx_10 <= fsm_8;\n   end\n   default : begin \n     auth_20 = data_12\n     hw_5 = sig_5\n     fsm_3 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( operation_code_10 ) == ( 7'bx01x10x ) |-> cfg_13 == reg_4 && tx_18 == auth_4 && reg_3 == rst_12 ; endproperty \n property name; @(posedge async_clk_8) ( operation_code_10 ) == ( 7'b1xx011x ) |-> err_3 == clk_13 && hw_7 == hw_15 && rx_10 == fsm_8 ; endproperty \n property name; ( operation_code_10 ) != 7'bx01x10x && @(posedge async_clk_8) ( operation_code_10 ) != 7'b1xx011x  |-> auth_20 == data_12 && hw_5 == sig_5 && fsm_3 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   7'b01xx010 : begin\n     core_8 <= hw_18\n     chip_10 <= auth_9\n     core_14 = auth_18;\n   end\n   default : begin \n     tx_19 <= cfg_7\n     rst_4 = auth_2\n     sig_7 <= rx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_8) ( output_status_register_3 ) == ( 7'b01xx010 ) |-> core_8 == hw_18 && chip_10 == auth_9 && core_14 == auth_18 ; endproperty \n property name; @(negedge clock_source_8) ( output_status_register_3 ) != 7'b01xx010  |-> tx_19 == cfg_7 && rst_4 == auth_2 && sig_7 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_8"
    },
    {
        "Code": "case ( result_register_15 ) \n   4'h6 : begin\n     clk_17 <= chip_2\n     core_10 = rst_1;\n   end\n   5'h1x : begin\n     auth_9 = rx_12\n     auth_1 = auth_19;\n   end\n   6'b0xx001 : begin\n     err_13 <= rx_11\n     reg_19 = tx_3;\n   end\n   default : begin \n     auth_4 = tx_1\n     rst_18 <= data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_16) ( result_register_15 ) == ( 4'h6 ) |-> clk_17 == chip_2 && core_10 == rst_1 ; endproperty \n property name; @(posedge ref_clk_16) ( result_register_15 ) == ( 5'h1x ) |-> auth_9 == rx_12 && auth_1 == auth_19 ; endproperty \n property name; @(posedge ref_clk_16) ( result_register_15 ) == ( 6'b0xx001 ) |-> err_13 == rx_11 && reg_19 == tx_3 ; endproperty \n property name; ( result_register_15 ) != 4'h6 && ( result_register_15 ) != 5'h1x && @(posedge ref_clk_16) ( result_register_15 ) != 6'b0xx001  |-> auth_4 == tx_1 && rst_18 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "case ( error_flag_19 ) \n   sig_1 : begin\n     rx_17 = hw_4\n     clk_17 <= sig_14\n     tx_6 <= core_7;\n   end\n   7'b1100x01 : begin\n     reg_6 = data_4\n     reg_7 <= auth_9\n     data_8 = cfg_20;\n   end\n   7'b0x01010 : begin\n     cfg_14 <= tx_5\n     cfg_9 <= reg_3\n     core_5 <= rst_19;\n   end\n   default : begin \n     core_3 <= rx_13\n     fsm_18 <= rx_12\n     reg_19 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_15) ( error_flag_19 ) == ( sig_1 ) |-> rx_17 == hw_4 && clk_17 == sig_14 && tx_6 == core_7 ; endproperty \n property name; @(posedge bus_clock_15) ( error_flag_19 ) == ( 7'b1100x01 ) |-> reg_6 == data_4 && reg_7 == auth_9 && data_8 == cfg_20 ; endproperty \n property name; @(posedge bus_clock_15) ( error_flag_19 ) == ( 7'b0x01010 ) |-> cfg_14 == tx_5 && cfg_9 == reg_3 && core_5 == rst_19 ; endproperty \n property name; ( error_flag_19 ) != sig_1 && ( error_flag_19 ) != 7'b1100x01 && @(posedge bus_clock_15) ( error_flag_19 ) != 7'b0x01010  |-> core_3 == rx_13 && fsm_18 == rx_12 && reg_19 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "case ( control_data_7 ) \n   7'h57 : begin\n     rx_16 = rst_17\n     chip_17 = clk_13\n     clk_8 = hw_17;\n   end\n   7'bx01x000 : begin\n     clk_6 = core_18\n     rx_20 = sig_4\n     fsm_13 = data_14;\n   end\n   default : begin \n     core_9 <= rst_12\n     data_13 <= sig_8\n     rst_13 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( control_data_7 ) == ( 7'h57 ) |-> rx_16 == rst_17 && chip_17 == clk_13 && clk_8 == hw_17 ; endproperty \n property name; @(negedge clk_out_2) ( control_data_7 ) == ( 7'bx01x000 ) |-> clk_6 == core_18 && rx_20 == sig_4 && fsm_13 == data_14 ; endproperty \n property name; ( control_data_7 ) != 7'h57 && @(negedge clk_out_2) ( control_data_7 ) != 7'bx01x000  |-> core_9 == rst_12 && data_13 == sig_8 && rst_13 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( control_word_14 ) \n   6'b1x0x11 : begin\n     cfg_5 = chip_8\n     tx_5 = rx_5;\n   end\n   3'h3 : begin\n     auth_4 <= tx_1\n     cfg_14 <= sig_20;\n   end\n   default : begin \n     auth_3 <= sig_1\n     hw_5 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_17) ( control_word_14 ) == ( 6'b1x0x11 ) |-> cfg_5 == chip_8 && tx_5 == rx_5 ; endproperty \n property name; @(posedge clk_reset_17) ( control_word_14 ) == ( 3'h3 ) |-> auth_4 == tx_1 && cfg_14 == sig_20 ; endproperty \n property name; ( control_word_14 ) != 6'b1x0x11 && @(posedge clk_reset_17) ( control_word_14 ) != 3'h3  |-> auth_3 == sig_1 && hw_5 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "case ( ready_register_9 ) \n   3'b01x : begin\n     rst_12 = err_20\n     sig_5 <= rst_15\n     rst_2 <= hw_1;\n   end\n   5'b0xxx0 : begin\n     cfg_3 <= sig_3\n     hw_10 = err_6\n     fsm_9 <= data_16;\n   end\n   default : begin \n     rx_11 <= rst_2\n     core_15 <= reg_10\n     tx_17 <= rx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( ready_register_9 ) == ( 3'b01x ) |-> rst_12 == err_20 && sig_5 == rst_15 && rst_2 == hw_1 ; endproperty \n property name; @(posedge clk_enable_13) ( ready_register_9 ) == ( 5'b0xxx0 ) |-> cfg_3 == sig_3 && hw_10 == err_6 && fsm_9 == data_16 ; endproperty \n property name; ( ready_register_9 ) != 3'b01x && @(posedge clk_enable_13) ( ready_register_9 ) != 5'b0xxx0  |-> rx_11 == rst_2 && core_15 == reg_10 && tx_17 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   5'b0x011 : begin\n     cfg_4 <= rst_14\n     core_14 <= data_10\n     tx_10 = cfg_15;\n   end\n   default : begin \n     cfg_2 = reg_5\n     data_20 = chip_11\n     err_9 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( control_status_buffer_2 ) == ( 5'b0x011 ) |-> cfg_4 == rst_14 && core_14 == data_10 && tx_10 == cfg_15 ; endproperty \n property name; @(negedge core_clock_2) ( control_status_buffer_2 ) != 5'b0x011  |-> cfg_2 == reg_5 && data_20 == chip_11 && err_9 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( flag_status_12 ) \n   6'b01x0x1 : begin\n     fsm_2 <= clk_9\n     chip_16 = clk_5;\n   end\n   6'bxx1x00 : begin\n     data_13 <= fsm_7\n     auth_18 = core_7;\n   end\n   6'b110010 : begin\n     clk_15 <= auth_8\n     sig_6 = reg_8;\n   end\n   default : begin \n     cfg_11 = clk_1\n     cfg_7 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_11) ( flag_status_12 ) == ( 6'b01x0x1 ) |-> fsm_2 == clk_9 && chip_16 == clk_5 ; endproperty \n property name; @(posedge clock_ctrl_11) ( flag_status_12 ) == ( 6'bxx1x00 ) |-> data_13 == fsm_7 && auth_18 == core_7 ; endproperty \n property name; @(posedge clock_ctrl_11) ( flag_status_12 ) == ( 6'b110010 ) |-> clk_15 == auth_8 && sig_6 == reg_8 ; endproperty \n property name; ( flag_status_12 ) != 6'b01x0x1 && ( flag_status_12 ) != 6'bxx1x00 && @(posedge clock_ctrl_11) ( flag_status_12 ) != 6'b110010  |-> cfg_11 == clk_1 && cfg_7 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "case ( data_control_14 ) \n   2'bx0 : begin\n     cfg_19 <= chip_10\n     hw_1 <= tx_16;\n   end\n   fsm_5 : begin\n     reg_10 <= fsm_18\n     reg_5 <= fsm_8;\n   end\n   7'bxx1xxx0 : begin\n     data_17 <= sig_20\n     core_2 <= reg_12;\n   end\n   default : begin \n     chip_18 <= cfg_10\n     tx_2 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_3) ( data_control_14 ) == ( 2'bx0 ) |-> cfg_19 == chip_10 && hw_1 == tx_16 ; endproperty \n property name; @(negedge sys_clk_3) ( data_control_14 ) == ( fsm_5 ) |-> reg_10 == fsm_18 && reg_5 == fsm_8 ; endproperty \n property name; @(negedge sys_clk_3) ( data_control_14 ) == ( 7'bxx1xxx0 ) |-> data_17 == sig_20 && core_2 == reg_12 ; endproperty \n property name; ( data_control_14 ) != 2'bx0 && ( data_control_14 ) != fsm_5 && @(negedge sys_clk_3) ( data_control_14 ) != 7'bxx1xxx0  |-> chip_18 == cfg_10 && tx_2 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_3"
    },
    {
        "Code": "case ( transfer_complete_13 ) \n   7'h76 : begin\n     core_17 <= err_3\n     hw_16 = core_11;\n   end\n   default : begin \n     sig_19 = reg_20\n     core_1 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_20) ( transfer_complete_13 ) == ( 7'h76 ) |-> core_17 == err_3 && hw_16 == core_11 ; endproperty \n property name; @(negedge clk_in_20) ( transfer_complete_13 ) != 7'h76  |-> sig_19 == reg_20 && core_1 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_20"
    },
    {
        "Code": "case ( flag_register_20 ) \n   5'bxx1xx : begin\n     chip_9 = core_1\n     err_3 = auth_13\n     rx_17 = auth_11;\n   end\n   6'b10x11x : begin\n     auth_9 <= sig_2\n     tx_8 <= data_10\n     auth_2 <= rx_4;\n   end\n   6'h36 : begin\n     err_10 <= data_4\n     err_5 <= core_10\n     rx_12 = tx_12;\n   end\n   default : begin \n     rx_4 <= clk_12\n     fsm_16 <= reg_1\n     rx_8 <= fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_5) ( flag_register_20 ) == ( 5'bxx1xx ) |-> chip_9 == core_1 && err_3 == auth_13 && rx_17 == auth_11 ; endproperty \n property name; @(negedge clk_reset_5) ( flag_register_20 ) == ( 6'b10x11x ) |-> auth_9 == sig_2 && tx_8 == data_10 && auth_2 == rx_4 ; endproperty \n property name; @(negedge clk_reset_5) ( flag_register_20 ) == ( 6'h36 ) |-> err_10 == data_4 && err_5 == core_10 && rx_12 == tx_12 ; endproperty \n property name; ( flag_register_20 ) != 5'bxx1xx && ( flag_register_20 ) != 6'b10x11x && @(negedge clk_reset_5) ( flag_register_20 ) != 6'h36  |-> rx_4 == clk_12 && fsm_16 == reg_1 && rx_8 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "case ( output_control_16 ) \n   6'h18 : begin\n     hw_6 = clk_15\n     tx_6 = err_20;\n   end\n   7'bx001111 : begin\n     core_10 <= core_9\n     hw_7 = sig_2;\n   end\n   default : begin \n     core_20 = clk_4\n     sig_6 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_9) ( output_control_16 ) == ( 6'h18 ) |-> hw_6 == clk_15 && tx_6 == err_20 ; endproperty \n property name; @(posedge clk_enable_9) ( output_control_16 ) == ( 7'bx001111 ) |-> core_10 == core_9 && hw_7 == sig_2 ; endproperty \n property name; ( output_control_16 ) != 6'h18 && @(posedge clk_enable_9) ( output_control_16 ) != 7'bx001111  |-> core_20 == clk_4 && sig_6 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   6'hc : begin\n     rst_20 = chip_1\n     chip_14 = rx_19;\n   end\n   default : begin \n     auth_10 = tx_16\n     sig_9 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_16) ( status_register_buffer_5 ) == ( 6'hc ) |-> rst_20 == chip_1 && chip_14 == rx_19 ; endproperty \n property name; @(negedge clk_signal_16) ( status_register_buffer_5 ) != 6'hc  |-> auth_10 == tx_16 && sig_9 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "case ( flag_status_2 ) \n   6'b00xxx0 : begin\n     reg_1 <= cfg_3\n     data_18 <= cfg_1;\n   end\n   7'b1000101 : begin\n     auth_12 <= cfg_9\n     fsm_2 <= chip_12;\n   end\n   7'b110x00x : begin\n     data_12 = tx_6\n     fsm_9 = clk_11;\n   end\n   default : begin \n     sig_7 <= data_13\n     sig_16 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_1) ( flag_status_2 ) == ( 6'b00xxx0 ) |-> reg_1 == cfg_3 && data_18 == cfg_1 ; endproperty \n property name; @(negedge pll_clk_1) ( flag_status_2 ) == ( 7'b1000101 ) |-> auth_12 == cfg_9 && fsm_2 == chip_12 ; endproperty \n property name; @(negedge pll_clk_1) ( flag_status_2 ) == ( 7'b110x00x ) |-> data_12 == tx_6 && fsm_9 == clk_11 ; endproperty \n property name; ( flag_status_2 ) != 6'b00xxx0 && ( flag_status_2 ) != 7'b1000101 && @(negedge pll_clk_1) ( flag_status_2 ) != 7'b110x00x  |-> sig_7 == data_13 && sig_16 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   5'b10011 : begin\n     chip_20 <= chip_5\n     rx_1 <= tx_19;\n   end\n   7'bxx1x0xx : begin\n     auth_10 = rst_14\n     clk_4 <= rst_11;\n   end\n   5'b011x1 : begin\n     core_8 = sig_15\n     clk_18 <= sig_11;\n   end\n   default : begin \n     hw_2 = tx_6\n     fsm_17 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( instruction_register_19 ) == ( 5'b10011 ) |-> chip_20 == chip_5 && rx_1 == tx_19 ; endproperty \n property name; @(negedge core_clock_5) ( instruction_register_19 ) == ( 7'bxx1x0xx ) |-> auth_10 == rst_14 && clk_4 == rst_11 ; endproperty \n property name; @(negedge core_clock_5) ( instruction_register_19 ) == ( 5'b011x1 ) |-> core_8 == sig_15 && clk_18 == sig_11 ; endproperty \n property name; ( instruction_register_19 ) != 5'b10011 && ( instruction_register_19 ) != 7'bxx1x0xx && @(negedge core_clock_5) ( instruction_register_19 ) != 5'b011x1  |-> hw_2 == tx_6 && fsm_17 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( status_buffer_14 ) \n   2'h2 : begin\n     err_18 = hw_3\n     cfg_13 <= core_1\n     hw_1 <= rst_15;\n   end\n   6'bxx1x1x : begin\n     auth_7 = reg_10\n     auth_6 <= chip_20\n     data_2 = core_10;\n   end\n   default : begin \n     hw_7 = reg_4\n     rst_17 = chip_10\n     data_7 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_15) ( status_buffer_14 ) == ( 2'h2 ) |-> err_18 == hw_3 && cfg_13 == core_1 && hw_1 == rst_15 ; endproperty \n property name; @(negedge main_clk_15) ( status_buffer_14 ) == ( 6'bxx1x1x ) |-> auth_7 == reg_10 && auth_6 == chip_20 && data_2 == core_10 ; endproperty \n property name; ( status_buffer_14 ) != 2'h2 && @(negedge main_clk_15) ( status_buffer_14 ) != 6'bxx1x1x  |-> hw_7 == reg_4 && rst_17 == chip_10 && data_7 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "case ( data_buffer_7 ) \n   7'bx1xx00x : begin\n     rst_9 = auth_2\n     sig_18 <= tx_20\n     cfg_20 <= cfg_19;\n   end\n   default : begin \n     chip_20 <= rst_1\n     rx_17 = tx_7\n     sig_12 <= err_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( data_buffer_7 ) == ( 7'bx1xx00x ) |-> rst_9 == auth_2 && sig_18 == tx_20 && cfg_20 == cfg_19 ; endproperty \n property name; @(negedge main_clk_20) ( data_buffer_7 ) != 7'bx1xx00x  |-> chip_20 == rst_1 && rx_17 == tx_7 && sig_12 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   6'bx0x0xx : begin\n     sig_19 = rx_8\n     fsm_19 <= sig_18\n     hw_3 <= err_13;\n   end\n   5'b000xx : begin\n     hw_2 <= core_8\n     clk_5 = rst_19\n     reg_14 <= rx_13;\n   end\n   default : begin \n     rst_5 = rst_14\n     err_5 = hw_15\n     chip_14 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_9) ( interrupt_control_status_15 ) == ( 6'bx0x0xx ) |-> sig_19 == rx_8 && fsm_19 == sig_18 && hw_3 == err_13 ; endproperty \n property name; @(negedge clk_reset_9) ( interrupt_control_status_15 ) == ( 5'b000xx ) |-> hw_2 == core_8 && clk_5 == rst_19 && reg_14 == rx_13 ; endproperty \n property name; ( interrupt_control_status_15 ) != 6'bx0x0xx && @(negedge clk_reset_9) ( interrupt_control_status_15 ) != 5'b000xx  |-> rst_5 == rst_14 && err_5 == hw_15 && chip_14 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_9"
    },
    {
        "Code": "case ( start_bit_5 ) \n   7'b0111011 : begin\n     sig_20 <= hw_7\n     rst_20 = err_6\n     reg_4 <= fsm_5;\n   end\n   7'b1x11x1x : begin\n     sig_10 = clk_6\n     fsm_17 <= tx_15\n     hw_14 = data_14;\n   end\n   6'b00xxx0 : begin\n     chip_3 = hw_13\n     sig_9 = fsm_6\n     hw_8 = data_8;\n   end\n   default : begin \n     tx_4 <= hw_19\n     err_11 <= clk_19\n     data_17 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( start_bit_5 ) == ( 7'b0111011 ) |-> sig_20 == hw_7 && rst_20 == err_6 && reg_4 == fsm_5 ; endproperty \n property name; @(posedge clock_ctrl_4) ( start_bit_5 ) == ( 7'b1x11x1x ) |-> sig_10 == clk_6 && fsm_17 == tx_15 && hw_14 == data_14 ; endproperty \n property name; @(posedge clock_ctrl_4) ( start_bit_5 ) == ( 6'b00xxx0 ) |-> chip_3 == hw_13 && sig_9 == fsm_6 && hw_8 == data_8 ; endproperty \n property name; ( start_bit_5 ) != 7'b0111011 && ( start_bit_5 ) != 7'b1x11x1x && @(posedge clock_ctrl_4) ( start_bit_5 ) != 6'b00xxx0  |-> tx_4 == hw_19 && err_11 == clk_19 && data_17 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( input_register_11 ) \n   6'bxx1x10 : begin\n     core_7 <= clk_11\n     data_13 = err_8;\n   end\n   default : begin \n     sig_6 <= rx_5\n     sig_9 <= core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( input_register_11 ) == ( 6'bxx1x10 ) |-> core_7 == clk_11 && data_13 == err_8 ; endproperty \n property name; @(posedge clock_ctrl_16) ( input_register_11 ) != 6'bxx1x10  |-> sig_6 == rx_5 && sig_9 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( output_register_status_1 ) \n   7'b10x01xx : begin\n     chip_4 = rst_17\n     clk_19 <= reg_9;\n   end\n   7'b11x0010 : begin\n     data_12 = rx_4\n     tx_4 = err_4;\n   end\n   5'bx0x0x : begin\n     tx_5 = fsm_6\n     core_13 = auth_18;\n   end\n   default : begin \n     cfg_15 = chip_7\n     data_7 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( output_register_status_1 ) == ( 7'b10x01xx ) |-> chip_4 == rst_17 && clk_19 == reg_9 ; endproperty \n property name; @(posedge clk_enable_16) ( output_register_status_1 ) == ( 7'b11x0010 ) |-> data_12 == rx_4 && tx_4 == err_4 ; endproperty \n property name; @(posedge clk_enable_16) ( output_register_status_1 ) == ( 5'bx0x0x ) |-> tx_5 == fsm_6 && core_13 == auth_18 ; endproperty \n property name; ( output_register_status_1 ) != 7'b10x01xx && ( output_register_status_1 ) != 7'b11x0010 && @(posedge clk_enable_16) ( output_register_status_1 ) != 5'bx0x0x  |-> cfg_15 == chip_7 && data_7 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( acknowledge_1 ) \n   7'bx00x1x1 : begin\n     reg_13 <= core_7\n     cfg_4 = cfg_14\n     tx_17 <= err_14;\n   end\n   5'hxx : begin\n     rst_6 = cfg_2\n     clk_15 <= core_9\n     auth_7 = sig_11;\n   end\n   7'bx1111xx : begin\n     clk_5 = chip_17\n     reg_11 = clk_3\n     cfg_9 = auth_2;\n   end\n   default : begin \n     core_12 = auth_16\n     data_16 <= data_16\n     rx_12 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( acknowledge_1 ) == ( 7'bx00x1x1 ) |-> reg_13 == core_7 && cfg_4 == cfg_14 && tx_17 == err_14 ; endproperty \n property name; @(negedge clk_signal_2) ( acknowledge_1 ) == ( 5'hxx ) |-> rst_6 == cfg_2 && clk_15 == core_9 && auth_7 == sig_11 ; endproperty \n property name; @(negedge clk_signal_2) ( acknowledge_1 ) == ( 7'bx1111xx ) |-> clk_5 == chip_17 && reg_11 == clk_3 && cfg_9 == auth_2 ; endproperty \n property name; ( acknowledge_1 ) != 7'bx00x1x1 && ( acknowledge_1 ) != 5'hxx && @(negedge clk_signal_2) ( acknowledge_1 ) != 7'bx1111xx  |-> core_12 == auth_16 && data_16 == data_16 && rx_12 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( data_in_1 ) \n   7'b1001xx1 : begin\n     rx_19 = core_5\n     hw_2 <= sig_11;\n   end\n   7'b111x11x : begin\n     tx_10 = sig_20\n     rx_8 <= data_8;\n   end\n   6'he : begin\n     fsm_14 <= fsm_6\n     rst_20 <= tx_2;\n   end\n   default : begin \n     rx_17 <= sig_17\n     rst_3 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( data_in_1 ) == ( 7'b1001xx1 ) |-> rx_19 == core_5 && hw_2 == sig_11 ; endproperty \n property name; @(negedge pll_clk_16) ( data_in_1 ) == ( 7'b111x11x ) |-> tx_10 == sig_20 && rx_8 == data_8 ; endproperty \n property name; @(negedge pll_clk_16) ( data_in_1 ) == ( 6'he ) |-> fsm_14 == fsm_6 && rst_20 == tx_2 ; endproperty \n property name; ( data_in_1 ) != 7'b1001xx1 && ( data_in_1 ) != 7'b111x11x && @(negedge pll_clk_16) ( data_in_1 ) != 6'he  |-> rx_17 == sig_17 && rst_3 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( ready_output_20 ) \n   7'bx01x10x : begin\n     rx_17 <= sig_11\n     sig_2 <= rst_16;\n   end\n   5'h15 : begin\n     err_8 = rx_4\n     clk_11 <= reg_3;\n   end\n   default : begin \n     sig_16 <= hw_10\n     auth_18 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_4) ( ready_output_20 ) == ( 7'bx01x10x ) |-> rx_17 == sig_11 && sig_2 == rst_16 ; endproperty \n property name; @(negedge pll_clk_4) ( ready_output_20 ) == ( 5'h15 ) |-> err_8 == rx_4 && clk_11 == reg_3 ; endproperty \n property name; ( ready_output_20 ) != 7'bx01x10x && @(negedge pll_clk_4) ( ready_output_20 ) != 5'h15  |-> sig_16 == hw_10 && auth_18 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "case ( control_output_19 ) \n   6'bxxx010 : begin\n     sig_18 = fsm_16\n     core_3 = sig_14;\n   end\n   2'h3 : begin\n     rst_4 <= hw_11\n     clk_19 = cfg_7;\n   end\n   default : begin \n     rx_18 = rx_2\n     sig_19 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_15) ( control_output_19 ) == ( 6'bxxx010 ) |-> sig_18 == fsm_16 && core_3 == sig_14 ; endproperty \n property name; @(posedge clk_out_15) ( control_output_19 ) == ( 2'h3 ) |-> rst_4 == hw_11 && clk_19 == cfg_7 ; endproperty \n property name; ( control_output_19 ) != 6'bxxx010 && @(posedge clk_out_15) ( control_output_19 ) != 2'h3  |-> rx_18 == rx_2 && sig_19 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "case ( interrupt_control_8 ) \n   7'b0111000 : begin\n     fsm_16 = clk_8\n     tx_4 = cfg_6;\n   end\n   default : begin \n     hw_2 <= tx_15\n     reg_16 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( interrupt_control_8 ) == ( 7'b0111000 ) |-> fsm_16 == clk_8 && tx_4 == cfg_6 ; endproperty \n property name; @(posedge clock_div_8) ( interrupt_control_8 ) != 7'b0111000  |-> hw_2 == tx_15 && reg_16 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   6'b101x1x : begin\n     rst_19 = tx_1\n     err_6 = fsm_2;\n   end\n   5'b101x0 : begin\n     sig_20 <= rst_20\n     auth_2 = chip_15;\n   end\n   5'b0101x : begin\n     sig_19 = rst_7\n     rx_14 <= hw_19;\n   end\n   default : begin \n     fsm_19 <= rx_20\n     err_8 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_11) ( flag_control_status_11 ) == ( 6'b101x1x ) |-> rst_19 == tx_1 && err_6 == fsm_2 ; endproperty \n property name; @(posedge fast_clk_11) ( flag_control_status_11 ) == ( 5'b101x0 ) |-> sig_20 == rst_20 && auth_2 == chip_15 ; endproperty \n property name; @(posedge fast_clk_11) ( flag_control_status_11 ) == ( 5'b0101x ) |-> sig_19 == rst_7 && rx_14 == hw_19 ; endproperty \n property name; ( flag_control_status_11 ) != 6'b101x1x && ( flag_control_status_11 ) != 5'b101x0 && @(posedge fast_clk_11) ( flag_control_status_11 ) != 5'b0101x  |-> fsm_19 == rx_20 && err_8 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "case ( write_enable_9 ) \n   5'b0101x : begin\n     clk_10 = sig_3\n     auth_13 = data_18;\n   end\n   core_16 : begin\n     clk_19 <= tx_19\n     err_9 = cfg_1;\n   end\n   default : begin \n     core_1 <= clk_13\n     auth_12 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( write_enable_9 ) == ( 5'b0101x ) |-> clk_10 == sig_3 && auth_13 == data_18 ; endproperty \n property name; @(negedge clk_gen_4) ( write_enable_9 ) == ( core_16 ) |-> clk_19 == tx_19 && err_9 == cfg_1 ; endproperty \n property name; ( write_enable_9 ) != 5'b0101x && @(negedge clk_gen_4) ( write_enable_9 ) != core_16  |-> core_1 == clk_13 && auth_12 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( instruction_9 ) \n   7'h40 : begin\n     clk_19 = cfg_8\n     rx_10 <= fsm_3\n     cfg_4 = auth_18;\n   end\n   7'bxx11110 : begin\n     rx_15 = data_2\n     sig_9 = clk_20\n     data_19 = auth_4;\n   end\n   default : begin \n     hw_1 <= rx_18\n     hw_14 = data_10\n     tx_9 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_10) ( instruction_9 ) == ( 7'h40 ) |-> clk_19 == cfg_8 && rx_10 == fsm_3 && cfg_4 == auth_18 ; endproperty \n property name; @(posedge fast_clk_10) ( instruction_9 ) == ( 7'bxx11110 ) |-> rx_15 == data_2 && sig_9 == clk_20 && data_19 == auth_4 ; endproperty \n property name; ( instruction_9 ) != 7'h40 && @(posedge fast_clk_10) ( instruction_9 ) != 7'bxx11110  |-> hw_1 == rx_18 && hw_14 == data_10 && tx_9 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'h51 : begin\n     core_6 <= clk_10\n     clk_5 <= rst_17\n     hw_4 = reg_6;\n   end\n   5'b11111 : begin\n     fsm_14 = chip_1\n     rst_2 <= reg_18\n     data_7 = cfg_8;\n   end\n   7'b000100x : begin\n     cfg_15 <= tx_6\n     reg_7 <= rst_5\n     fsm_5 <= cfg_3;\n   end\n   default : begin \n     chip_16 <= tx_4\n     sig_11 <= err_7\n     auth_13 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_15) ( flag_register_3 ) == ( 7'h51 ) |-> core_6 == clk_10 && clk_5 == rst_17 && hw_4 == reg_6 ; endproperty \n property name; @(posedge clk_out_15) ( flag_register_3 ) == ( 5'b11111 ) |-> fsm_14 == chip_1 && rst_2 == reg_18 && data_7 == cfg_8 ; endproperty \n property name; @(posedge clk_out_15) ( flag_register_3 ) == ( 7'b000100x ) |-> cfg_15 == tx_6 && reg_7 == rst_5 && fsm_5 == cfg_3 ; endproperty \n property name; ( flag_register_3 ) != 7'h51 && ( flag_register_3 ) != 5'b11111 && @(posedge clk_out_15) ( flag_register_3 ) != 7'b000100x  |-> chip_16 == tx_4 && sig_11 == err_7 && auth_13 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "case ( operation_code_6 ) \n   4'bx1x1 : begin\n     rx_15 = auth_17\n     auth_3 = sig_16;\n   end\n   7'h21 : begin\n     fsm_5 <= reg_15\n     core_4 = sig_4;\n   end\n   5'ha : begin\n     rst_2 = clk_20\n     chip_4 <= cfg_7;\n   end\n   default : begin \n     hw_18 <= chip_16\n     hw_12 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_6) ( operation_code_6 ) == ( 4'bx1x1 ) |-> rx_15 == auth_17 && auth_3 == sig_16 ; endproperty \n property name; @(negedge mem_clock_6) ( operation_code_6 ) == ( 7'h21 ) |-> fsm_5 == reg_15 && core_4 == sig_4 ; endproperty \n property name; @(negedge mem_clock_6) ( operation_code_6 ) == ( 5'ha ) |-> rst_2 == clk_20 && chip_4 == cfg_7 ; endproperty \n property name; ( operation_code_6 ) != 4'bx1x1 && ( operation_code_6 ) != 7'h21 && @(negedge mem_clock_6) ( operation_code_6 ) != 5'ha  |-> hw_18 == chip_16 && hw_12 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "case ( start_signal_18 ) \n   7'b00xxx00 : begin\n     reg_19 <= sig_14\n     chip_11 = core_20;\n   end\n   6'b0x1000 : begin\n     rst_2 = sig_17\n     rx_8 = data_16;\n   end\n   7'h26 : begin\n     clk_8 <= rst_20\n     fsm_9 = auth_18;\n   end\n   default : begin \n     auth_18 <= sig_15\n     auth_7 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_9) ( start_signal_18 ) == ( 7'b00xxx00 ) |-> reg_19 == sig_14 && chip_11 == core_20 ; endproperty \n property name; @(posedge clk_gen_9) ( start_signal_18 ) == ( 6'b0x1000 ) |-> rst_2 == sig_17 && rx_8 == data_16 ; endproperty \n property name; @(posedge clk_gen_9) ( start_signal_18 ) == ( 7'h26 ) |-> clk_8 == rst_20 && fsm_9 == auth_18 ; endproperty \n property name; ( start_signal_18 ) != 7'b00xxx00 && ( start_signal_18 ) != 6'b0x1000 && @(posedge clk_gen_9) ( start_signal_18 ) != 7'h26  |-> auth_18 == sig_15 && auth_7 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "case ( interrupt_enable_4 ) \n   6'h32 : begin\n     reg_10 <= data_16\n     auth_4 <= tx_8\n     data_2 = fsm_5;\n   end\n   5'b0000x : begin\n     core_3 = clk_7\n     core_5 <= chip_19\n     err_6 <= auth_16;\n   end\n   default : begin \n     core_20 = rst_13\n     sig_11 = auth_14\n     rst_15 = err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( interrupt_enable_4 ) == ( 6'h32 ) |-> reg_10 == data_16 && auth_4 == tx_8 && data_2 == fsm_5 ; endproperty \n property name; @(posedge clk_in_15) ( interrupt_enable_4 ) == ( 5'b0000x ) |-> core_3 == clk_7 && core_5 == chip_19 && err_6 == auth_16 ; endproperty \n property name; ( interrupt_enable_4 ) != 6'h32 && @(posedge clk_in_15) ( interrupt_enable_4 ) != 5'b0000x  |-> core_20 == rst_13 && sig_11 == auth_14 && rst_15 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( input_buffer_10 ) \n   6'h5 : begin\n     chip_10 <= tx_12\n     rst_5 <= fsm_1\n     rst_16 = core_15;\n   end\n   default : begin \n     err_12 <= auth_4\n     reg_17 <= hw_14\n     chip_16 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_13) ( input_buffer_10 ) == ( 6'h5 ) |-> chip_10 == tx_12 && rst_5 == fsm_1 && rst_16 == core_15 ; endproperty \n property name; @(negedge clk_gen_13) ( input_buffer_10 ) != 6'h5  |-> err_12 == auth_4 && reg_17 == hw_14 && chip_16 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   6'hd : begin\n     rx_20 <= chip_16\n     err_10 = rx_10\n     fsm_10 <= sig_15;\n   end\n   default : begin \n     err_7 = sig_5\n     reg_2 <= rx_2\n     clk_17 = clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( data_status_register_status_7 ) == ( 6'hd ) |-> rx_20 == chip_16 && err_10 == rx_10 && fsm_10 == sig_15 ; endproperty \n property name; @(negedge pll_clk_8) ( data_status_register_status_7 ) != 6'hd  |-> err_7 == sig_5 && reg_2 == rx_2 && clk_17 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( output_buffer_6 ) \n   7'h4f : begin\n     data_16 <= rst_16\n     cfg_20 = core_16;\n   end\n   7'h52 : begin\n     rst_6 <= rst_1\n     chip_13 = core_9;\n   end\n   default : begin \n     rx_10 = reg_13\n     auth_9 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_8) ( output_buffer_6 ) == ( 7'h4f ) |-> data_16 == rst_16 && cfg_20 == core_16 ; endproperty \n property name; @(negedge clk_osc_8) ( output_buffer_6 ) == ( 7'h52 ) |-> rst_6 == rst_1 && chip_13 == core_9 ; endproperty \n property name; ( output_buffer_6 ) != 7'h4f && @(negedge clk_osc_8) ( output_buffer_6 ) != 7'h52  |-> rx_10 == reg_13 && auth_9 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "case ( start_signal_12 ) \n   7'b10x0x10 : begin\n     data_17 = sig_3\n     data_12 = data_8;\n   end\n   default : begin \n     cfg_1 = err_15\n     clk_3 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( start_signal_12 ) == ( 7'b10x0x10 ) |-> data_17 == sig_3 && data_12 == data_8 ; endproperty \n property name; @(posedge clk_gen_20) ( start_signal_12 ) != 7'b10x0x10  |-> cfg_1 == err_15 && clk_3 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( input_register_16 ) \n   7'h3b : begin\n     clk_13 = cfg_9\n     tx_12 = clk_1\n     rx_15 = auth_14;\n   end\n   7'bxx1xx10 : begin\n     cfg_6 <= cfg_17\n     sig_19 = reg_14\n     reg_15 = err_6;\n   end\n   default : begin \n     cfg_2 = reg_5\n     sig_13 = chip_17\n     clk_9 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( input_register_16 ) == ( 7'h3b ) |-> clk_13 == cfg_9 && tx_12 == clk_1 && rx_15 == auth_14 ; endproperty \n property name; @(negedge clk_gen_15) ( input_register_16 ) == ( 7'bxx1xx10 ) |-> cfg_6 == cfg_17 && sig_19 == reg_14 && reg_15 == err_6 ; endproperty \n property name; ( input_register_16 ) != 7'h3b && @(negedge clk_gen_15) ( input_register_16 ) != 7'bxx1xx10  |-> cfg_2 == reg_5 && sig_13 == chip_17 && clk_9 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( data_buffer_status_18 ) \n   4'b10xx : begin\n     sig_12 = core_17\n     err_12 <= core_11\n     auth_7 = clk_4;\n   end\n   default : begin \n     auth_12 <= auth_6\n     clk_12 <= reg_8\n     rx_15 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_8) ( data_buffer_status_18 ) == ( 4'b10xx ) |-> sig_12 == core_17 && err_12 == core_11 && auth_7 == clk_4 ; endproperty \n property name; @(negedge clk_in_8) ( data_buffer_status_18 ) != 4'b10xx  |-> auth_12 == auth_6 && clk_12 == reg_8 && rx_15 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "case ( control_flag_18 ) \n   5'bx10x1 : begin\n     rst_11 = hw_14\n     fsm_8 <= sig_8;\n   end\n   7'b1100101 : begin\n     sig_17 <= data_2\n     err_3 = sig_9;\n   end\n   default : begin \n     sig_8 = sig_18\n     hw_1 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_3) ( control_flag_18 ) == ( 5'bx10x1 ) |-> rst_11 == hw_14 && fsm_8 == sig_8 ; endproperty \n property name; @(negedge cpu_clock_3) ( control_flag_18 ) == ( 7'b1100101 ) |-> sig_17 == data_2 && err_3 == sig_9 ; endproperty \n property name; ( control_flag_18 ) != 5'bx10x1 && @(negedge cpu_clock_3) ( control_flag_18 ) != 7'b1100101  |-> sig_8 == sig_18 && hw_1 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "case ( status_flag_17 ) \n   7'bx110x01 : begin\n     sig_14 = rst_5\n     tx_20 <= auth_4;\n   end\n   6'bxx0xx1 : begin\n     reg_5 <= core_16\n     rx_10 <= cfg_12;\n   end\n   default : begin \n     clk_4 <= fsm_16\n     sig_7 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( status_flag_17 ) == ( 7'bx110x01 ) |-> sig_14 == rst_5 && tx_20 == auth_4 ; endproperty \n property name; @(negedge clk_gen_9) ( status_flag_17 ) == ( 6'bxx0xx1 ) |-> reg_5 == core_16 && rx_10 == cfg_12 ; endproperty \n property name; ( status_flag_17 ) != 7'bx110x01 && @(negedge clk_gen_9) ( status_flag_17 ) != 6'bxx0xx1  |-> clk_4 == fsm_16 && sig_7 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'b0x0x1x1 : begin\n     tx_2 <= rst_18\n     data_20 = err_12;\n   end\n   6'bxxx1x1 : begin\n     cfg_18 <= auth_20\n     core_14 = reg_8;\n   end\n   default : begin \n     sig_9 <= chip_10\n     rx_20 = hw_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( flag_control_10 ) == ( 7'b0x0x1x1 ) |-> tx_2 == rst_18 && data_20 == err_12 ; endproperty \n property name; @(negedge clock_source_9) ( flag_control_10 ) == ( 6'bxxx1x1 ) |-> cfg_18 == auth_20 && core_14 == reg_8 ; endproperty \n property name; ( flag_control_10 ) != 7'b0x0x1x1 && @(negedge clock_source_9) ( flag_control_10 ) != 6'bxxx1x1  |-> sig_9 == chip_10 && rx_20 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( control_valid_7 ) \n   7'h10 : begin\n     chip_3 <= hw_15\n     rx_5 <= fsm_8;\n   end\n   7'b01xxx01 : begin\n     reg_15 = data_6\n     reg_9 = clk_10;\n   end\n   6'bxx0xxx : begin\n     data_17 <= fsm_19\n     data_7 <= chip_13;\n   end\n   default : begin \n     fsm_10 <= tx_7\n     rst_17 = data_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( control_valid_7 ) == ( 7'h10 ) |-> chip_3 == hw_15 && rx_5 == fsm_8 ; endproperty \n property name; @(negedge clk_reset_16) ( control_valid_7 ) == ( 7'b01xxx01 ) |-> reg_15 == data_6 && reg_9 == clk_10 ; endproperty \n property name; @(negedge clk_reset_16) ( control_valid_7 ) == ( 6'bxx0xxx ) |-> data_17 == fsm_19 && data_7 == chip_13 ; endproperty \n property name; ( control_valid_7 ) != 7'h10 && ( control_valid_7 ) != 7'b01xxx01 && @(negedge clk_reset_16) ( control_valid_7 ) != 6'bxx0xxx  |-> fsm_10 == tx_7 && rst_17 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( command_status_6 ) \n   clk_6 : begin\n     chip_10 <= rst_15\n     err_6 = rst_4\n     chip_7 = hw_13;\n   end\n   default : begin \n     data_1 <= reg_16\n     chip_20 = reg_19\n     err_17 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_18) ( command_status_6 ) == ( clk_6 ) |-> chip_10 == rst_15 && err_6 == rst_4 && chip_7 == hw_13 ; endproperty \n property name; @(negedge clk_reset_18) ( command_status_6 ) != clk_6  |-> data_1 == reg_16 && chip_20 == reg_19 && err_17 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "case ( read_enable_11 ) \n   7'bx11xx01 : begin\n     auth_14 <= rst_16\n     rst_10 <= auth_10\n     data_20 <= core_7;\n   end\n   default : begin \n     core_2 <= clk_14\n     tx_7 = hw_19\n     reg_1 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_13) ( read_enable_11 ) == ( 7'bx11xx01 ) |-> auth_14 == rst_16 && rst_10 == auth_10 && data_20 == core_7 ; endproperty \n property name; @(posedge main_clk_13) ( read_enable_11 ) != 7'bx11xx01  |-> core_2 == clk_14 && tx_7 == hw_19 && reg_1 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_13"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   6'b1xx1xx : begin\n     fsm_11 = tx_7\n     core_7 <= fsm_2\n     auth_19 <= rst_11;\n   end\n   default : begin \n     tx_18 = reg_6\n     clk_15 <= rx_14\n     auth_8 <= fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( input_status_register_17 ) == ( 6'b1xx1xx ) |-> fsm_11 == tx_7 && core_7 == fsm_2 && auth_19 == rst_11 ; endproperty \n property name; @(posedge fast_clk_12) ( input_status_register_17 ) != 6'b1xx1xx  |-> tx_18 == reg_6 && clk_15 == rx_14 && auth_8 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( control_input_5 ) \n   5'h6 : begin\n     data_3 <= err_19\n     err_9 <= core_20;\n   end\n   7'b11011xx : begin\n     core_9 <= core_8\n     err_17 = fsm_8;\n   end\n   default : begin \n     tx_14 <= tx_5\n     tx_8 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_6) ( control_input_5 ) == ( 5'h6 ) |-> data_3 == err_19 && err_9 == core_20 ; endproperty \n property name; @(negedge clk_in_6) ( control_input_5 ) == ( 7'b11011xx ) |-> core_9 == core_8 && err_17 == fsm_8 ; endproperty \n property name; ( control_input_5 ) != 5'h6 && @(negedge clk_in_6) ( control_input_5 ) != 7'b11011xx  |-> tx_14 == tx_5 && tx_8 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "case ( result_register_16 ) \n   err_9 : begin\n     data_18 <= rx_19\n     reg_8 <= sig_7;\n   end\n   7'bx1xx011 : begin\n     clk_12 <= rx_8\n     hw_8 <= sig_4;\n   end\n   7'bx0010x1 : begin\n     fsm_15 <= tx_17\n     sig_13 <= rx_9;\n   end\n   default : begin \n     hw_16 <= err_17\n     auth_6 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_17) ( result_register_16 ) == ( err_9 ) |-> data_18 == rx_19 && reg_8 == sig_7 ; endproperty \n property name; @(negedge clk_in_17) ( result_register_16 ) == ( 7'bx1xx011 ) |-> clk_12 == rx_8 && hw_8 == sig_4 ; endproperty \n property name; @(negedge clk_in_17) ( result_register_16 ) == ( 7'bx0010x1 ) |-> fsm_15 == tx_17 && sig_13 == rx_9 ; endproperty \n property name; ( result_register_16 ) != err_9 && ( result_register_16 ) != 7'bx1xx011 && @(negedge clk_in_17) ( result_register_16 ) != 7'bx0010x1  |-> hw_16 == err_17 && auth_6 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "case ( output_control_18 ) \n   7'b1x0xx0x : begin\n     cfg_16 = chip_19\n     rst_1 <= chip_10\n     core_20 = hw_3;\n   end\n   7'h32 : begin\n     rst_3 <= cfg_20\n     auth_10 = auth_17\n     hw_8 = cfg_4;\n   end\n   cfg_12 : begin\n     fsm_20 <= chip_18\n     cfg_3 <= core_19\n     tx_10 <= chip_2;\n   end\n   default : begin \n     rst_19 <= sig_1\n     auth_12 <= core_17\n     rx_11 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( output_control_18 ) == ( 7'b1x0xx0x ) |-> cfg_16 == chip_19 && rst_1 == chip_10 && core_20 == hw_3 ; endproperty \n property name; @(negedge clock_source_3) ( output_control_18 ) == ( 7'h32 ) |-> rst_3 == cfg_20 && auth_10 == auth_17 && hw_8 == cfg_4 ; endproperty \n property name; @(negedge clock_source_3) ( output_control_18 ) == ( cfg_12 ) |-> fsm_20 == chip_18 && cfg_3 == core_19 && tx_10 == chip_2 ; endproperty \n property name; ( output_control_18 ) != 7'b1x0xx0x && ( output_control_18 ) != 7'h32 && @(negedge clock_source_3) ( output_control_18 ) != cfg_12  |-> rst_19 == sig_1 && auth_12 == core_17 && rx_11 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( acknowledge_18 ) \n   6'bx0x11x : begin\n     chip_2 = cfg_19\n     tx_6 <= data_8;\n   end\n   default : begin \n     reg_13 <= clk_19\n     chip_9 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_7) ( acknowledge_18 ) == ( 6'bx0x11x ) |-> chip_2 == cfg_19 && tx_6 == data_8 ; endproperty \n property name; @(negedge clock_div_7) ( acknowledge_18 ) != 6'bx0x11x  |-> reg_13 == clk_19 && chip_9 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "case ( output_control_3 ) \n   7'b0111100 : begin\n     auth_4 = cfg_8\n     reg_12 = hw_13;\n   end\n   7'b00x0000 : begin\n     cfg_2 <= err_19\n     auth_13 = hw_11;\n   end\n   default : begin \n     data_11 = sig_13\n     fsm_3 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_9) ( output_control_3 ) == ( 7'b0111100 ) |-> auth_4 == cfg_8 && reg_12 == hw_13 ; endproperty \n property name; @(posedge mem_clock_9) ( output_control_3 ) == ( 7'b00x0000 ) |-> cfg_2 == err_19 && auth_13 == hw_11 ; endproperty \n property name; ( output_control_3 ) != 7'b0111100 && @(posedge mem_clock_9) ( output_control_3 ) != 7'b00x0000  |-> data_11 == sig_13 && fsm_3 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'bx0x01xx : begin\n     cfg_20 <= chip_18\n     fsm_17 = err_9;\n   end\n   7'b000x0x0 : begin\n     reg_6 = fsm_14\n     auth_9 = auth_18;\n   end\n   6'b00xxx1 : begin\n     sig_1 <= chip_14\n     rst_19 <= chip_3;\n   end\n   default : begin \n     fsm_3 = sig_7\n     core_19 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( control_output_1 ) == ( 7'bx0x01xx ) |-> cfg_20 == chip_18 && fsm_17 == err_9 ; endproperty \n property name; @(posedge core_clock_19) ( control_output_1 ) == ( 7'b000x0x0 ) |-> reg_6 == fsm_14 && auth_9 == auth_18 ; endproperty \n property name; @(posedge core_clock_19) ( control_output_1 ) == ( 6'b00xxx1 ) |-> sig_1 == chip_14 && rst_19 == chip_3 ; endproperty \n property name; ( control_output_1 ) != 7'bx0x01xx && ( control_output_1 ) != 7'b000x0x0 && @(posedge core_clock_19) ( control_output_1 ) != 6'b00xxx1  |-> fsm_3 == sig_7 && core_19 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( control_output_5 ) \n   6'b001101 : begin\n     rx_14 = rst_3\n     rx_2 = clk_20;\n   end\n   default : begin \n     core_9 <= rst_6\n     auth_19 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( control_output_5 ) == ( 6'b001101 ) |-> rx_14 == rst_3 && rx_2 == clk_20 ; endproperty \n property name; @(negedge core_clock_18) ( control_output_5 ) != 6'b001101  |-> core_9 == rst_6 && auth_19 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( input_ready_20 ) \n   7'b110x0x0 : begin\n     tx_11 <= rx_18\n     auth_2 = tx_4\n     err_18 <= err_9;\n   end\n   7'bx011110 : begin\n     chip_17 = data_12\n     clk_5 = clk_4\n     hw_4 = err_10;\n   end\n   default : begin \n     fsm_1 <= clk_2\n     hw_18 = rx_14\n     rx_15 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( input_ready_20 ) == ( 7'b110x0x0 ) |-> tx_11 == rx_18 && auth_2 == tx_4 && err_18 == err_9 ; endproperty \n property name; @(posedge clock_div_14) ( input_ready_20 ) == ( 7'bx011110 ) |-> chip_17 == data_12 && clk_5 == clk_4 && hw_4 == err_10 ; endproperty \n property name; ( input_ready_20 ) != 7'b110x0x0 && @(posedge clock_div_14) ( input_ready_20 ) != 7'bx011110  |-> fsm_1 == clk_2 && hw_18 == rx_14 && rx_15 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( status_register_buffer_13 ) \n   7'b11x1010 : begin\n     err_19 = tx_17\n     rx_10 <= auth_15;\n   end\n   default : begin \n     fsm_9 <= reg_16\n     tx_10 = sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_9) ( status_register_buffer_13 ) == ( 7'b11x1010 ) |-> err_19 == tx_17 && rx_10 == auth_15 ; endproperty \n property name; @(negedge clk_in_9) ( status_register_buffer_13 ) != 7'b11x1010  |-> fsm_9 == reg_16 && tx_10 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "case ( acknowledge_signal_15 ) \n   7'h52 : begin\n     cfg_18 <= sig_11\n     tx_19 = rst_16;\n   end\n   default : begin \n     hw_17 <= data_17\n     sig_19 = rx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( acknowledge_signal_15 ) == ( 7'h52 ) |-> cfg_18 == sig_11 && tx_19 == rst_16 ; endproperty \n property name; @(posedge clock_source_3) ( acknowledge_signal_15 ) != 7'h52  |-> hw_17 == data_17 && sig_19 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   7'b0x000x1 : begin\n     rx_13 <= clk_9\n     auth_14 = tx_1;\n   end\n   6'bxx0001 : begin\n     auth_13 = data_4\n     sig_14 = sig_19;\n   end\n   sig_10 : begin\n     core_5 <= tx_9\n     clk_11 <= rst_9;\n   end\n   default : begin \n     reg_13 = reg_10\n     reg_12 <= auth_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_2) ( input_status_register_13 ) == ( 7'b0x000x1 ) |-> rx_13 == clk_9 && auth_14 == tx_1 ; endproperty \n property name; @(posedge core_clock_2) ( input_status_register_13 ) == ( 6'bxx0001 ) |-> auth_13 == data_4 && sig_14 == sig_19 ; endproperty \n property name; @(posedge core_clock_2) ( input_status_register_13 ) == ( sig_10 ) |-> core_5 == tx_9 && clk_11 == rst_9 ; endproperty \n property name; ( input_status_register_13 ) != 7'b0x000x1 && ( input_status_register_13 ) != 6'bxx0001 && @(posedge core_clock_2) ( input_status_register_13 ) != sig_10  |-> reg_13 == reg_10 && reg_12 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   6'bx1x0xx : begin\n     hw_11 = rx_13\n     clk_16 <= rst_16;\n   end\n   default : begin \n     auth_19 <= tx_5\n     clk_4 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( instruction_buffer_5 ) == ( 6'bx1x0xx ) |-> hw_11 == rx_13 && clk_16 == rst_16 ; endproperty \n property name; @(posedge mem_clock_4) ( instruction_buffer_5 ) != 6'bx1x0xx  |-> auth_19 == tx_5 && clk_4 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( data_status_register_status_11 ) \n   7'b010x10x : begin\n     auth_19 <= tx_4\n     rx_5 <= fsm_4;\n   end\n   5'bx111x : begin\n     fsm_14 = data_17\n     hw_16 = reg_7;\n   end\n   default : begin \n     auth_8 = clk_16\n     sig_10 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_13) ( data_status_register_status_11 ) == ( 7'b010x10x ) |-> auth_19 == tx_4 && rx_5 == fsm_4 ; endproperty \n property name; @(posedge main_clk_13) ( data_status_register_status_11 ) == ( 5'bx111x ) |-> fsm_14 == data_17 && hw_16 == reg_7 ; endproperty \n property name; ( data_status_register_status_11 ) != 7'b010x10x && @(posedge main_clk_13) ( data_status_register_status_11 ) != 5'bx111x  |-> auth_8 == clk_16 && sig_10 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_13"
    },
    {
        "Code": "case ( operation_code_15 ) \n   4'b000x : begin\n     cfg_4 = fsm_18\n     cfg_13 <= core_15;\n   end\n   7'h36 : begin\n     rst_10 <= rx_10\n     rst_19 = sig_13;\n   end\n   default : begin \n     tx_9 = cfg_20\n     tx_15 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( operation_code_15 ) == ( 4'b000x ) |-> cfg_4 == fsm_18 && cfg_13 == core_15 ; endproperty \n property name; @(negedge pll_clk_6) ( operation_code_15 ) == ( 7'h36 ) |-> rst_10 == rx_10 && rst_19 == sig_13 ; endproperty \n property name; ( operation_code_15 ) != 4'b000x && @(negedge pll_clk_6) ( operation_code_15 ) != 7'h36  |-> tx_9 == cfg_20 && tx_15 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( data_buffer_15 ) \n   6'b0xx1xx : begin\n     fsm_17 <= data_6\n     core_9 <= auth_7\n     clk_1 = rx_5;\n   end\n   5'b0x01x : begin\n     hw_13 <= err_4\n     err_6 <= core_13\n     fsm_4 = sig_2;\n   end\n   4'bx1x1 : begin\n     cfg_5 <= clk_2\n     core_2 <= sig_5\n     sig_11 <= fsm_18;\n   end\n   default : begin \n     auth_10 <= tx_1\n     rst_18 = auth_11\n     tx_19 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_8) ( data_buffer_15 ) == ( 6'b0xx1xx ) |-> fsm_17 == data_6 && core_9 == auth_7 && clk_1 == rx_5 ; endproperty \n property name; @(posedge clk_gen_8) ( data_buffer_15 ) == ( 5'b0x01x ) |-> hw_13 == err_4 && err_6 == core_13 && fsm_4 == sig_2 ; endproperty \n property name; @(posedge clk_gen_8) ( data_buffer_15 ) == ( 4'bx1x1 ) |-> cfg_5 == clk_2 && core_2 == sig_5 && sig_11 == fsm_18 ; endproperty \n property name; ( data_buffer_15 ) != 6'b0xx1xx && ( data_buffer_15 ) != 5'b0x01x && @(posedge clk_gen_8) ( data_buffer_15 ) != 4'bx1x1  |-> auth_10 == tx_1 && rst_18 == auth_11 && tx_19 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   7'b1x11x1x : begin\n     auth_19 = tx_11\n     data_12 = fsm_2;\n   end\n   4'b1110 : begin\n     core_18 <= hw_19\n     tx_12 = rx_18;\n   end\n   default : begin \n     hw_14 = chip_1\n     rx_19 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_19) ( control_input_status_9 ) == ( 7'b1x11x1x ) |-> auth_19 == tx_11 && data_12 == fsm_2 ; endproperty \n property name; @(negedge clk_signal_19) ( control_input_status_9 ) == ( 4'b1110 ) |-> core_18 == hw_19 && tx_12 == rx_18 ; endproperty \n property name; ( control_input_status_9 ) != 7'b1x11x1x && @(negedge clk_signal_19) ( control_input_status_9 ) != 4'b1110  |-> hw_14 == chip_1 && rx_19 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   6'bxx1x10 : begin\n     tx_4 = reg_1\n     rx_17 = tx_10\n     tx_14 = auth_5;\n   end\n   6'h1 : begin\n     tx_11 <= auth_13\n     cfg_15 <= rx_5\n     rx_9 <= clk_5;\n   end\n   4'b1000 : begin\n     auth_16 <= clk_15\n     hw_4 <= rst_14\n     fsm_20 <= err_18;\n   end\n   default : begin \n     clk_10 = tx_19\n     clk_19 <= cfg_15\n     hw_14 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_12) ( status_register_buffer_4 ) == ( 6'bxx1x10 ) |-> tx_4 == reg_1 && rx_17 == tx_10 && tx_14 == auth_5 ; endproperty \n property name; @(negedge clk_signal_12) ( status_register_buffer_4 ) == ( 6'h1 ) |-> tx_11 == auth_13 && cfg_15 == rx_5 && rx_9 == clk_5 ; endproperty \n property name; @(negedge clk_signal_12) ( status_register_buffer_4 ) == ( 4'b1000 ) |-> auth_16 == clk_15 && hw_4 == rst_14 && fsm_20 == err_18 ; endproperty \n property name; ( status_register_buffer_4 ) != 6'bxx1x10 && ( status_register_buffer_4 ) != 6'h1 && @(negedge clk_signal_12) ( status_register_buffer_4 ) != 4'b1000  |-> clk_10 == tx_19 && clk_19 == cfg_15 && hw_14 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "case ( data_register_2 ) \n   7'b0110x00 : begin\n     chip_3 <= sig_1\n     cfg_13 <= fsm_1;\n   end\n   7'b011xx00 : begin\n     clk_18 <= fsm_17\n     sig_5 <= reg_4;\n   end\n   default : begin \n     err_3 = core_7\n     fsm_19 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( data_register_2 ) == ( 7'b0110x00 ) |-> chip_3 == sig_1 && cfg_13 == fsm_1 ; endproperty \n property name; @(posedge core_clock_20) ( data_register_2 ) == ( 7'b011xx00 ) |-> clk_18 == fsm_17 && sig_5 == reg_4 ; endproperty \n property name; ( data_register_2 ) != 7'b0110x00 && @(posedge core_clock_20) ( data_register_2 ) != 7'b011xx00  |-> err_3 == core_7 && fsm_19 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   7'b00xxx01 : begin\n     auth_13 <= core_2\n     err_3 = chip_15\n     hw_4 <= fsm_1;\n   end\n   7'b1111101 : begin\n     data_17 = data_12\n     data_18 = data_6\n     rst_7 = rst_13;\n   end\n   default : begin \n     auth_2 <= cfg_19\n     reg_6 = rx_2\n     cfg_2 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( data_buffer_20 ) == ( 7'b00xxx01 ) |-> auth_13 == core_2 && err_3 == chip_15 && hw_4 == fsm_1 ; endproperty \n property name; @(posedge async_clk_1) ( data_buffer_20 ) == ( 7'b1111101 ) |-> data_17 == data_12 && data_18 == data_6 && rst_7 == rst_13 ; endproperty \n property name; ( data_buffer_20 ) != 7'b00xxx01 && @(posedge async_clk_1) ( data_buffer_20 ) != 7'b1111101  |-> auth_2 == cfg_19 && reg_6 == rx_2 && cfg_2 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( data_buffer_11 ) \n   4'b0001 : begin\n     rx_9 <= data_13\n     tx_2 = hw_16;\n   end\n   default : begin \n     data_16 = cfg_10\n     core_12 <= sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_5) ( data_buffer_11 ) == ( 4'b0001 ) |-> rx_9 == data_13 && tx_2 == hw_16 ; endproperty \n property name; @(negedge clk_out_5) ( data_buffer_11 ) != 4'b0001  |-> data_16 == cfg_10 && core_12 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   5'bxx11x : begin\n     rst_5 <= tx_17\n     hw_18 <= core_1\n     hw_12 <= chip_9;\n   end\n   6'b001101 : begin\n     rx_10 = hw_14\n     clk_11 = reg_18\n     reg_14 <= sig_1;\n   end\n   6'b00xx1x : begin\n     rst_13 = data_13\n     core_13 = sig_2\n     clk_17 = chip_20;\n   end\n   default : begin \n     tx_1 = chip_7\n     data_8 <= chip_4\n     reg_13 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( flag_control_status_11 ) == ( 5'bxx11x ) |-> rst_5 == tx_17 && hw_18 == core_1 && hw_12 == chip_9 ; endproperty \n property name; @(posedge clk_out_3) ( flag_control_status_11 ) == ( 6'b001101 ) |-> rx_10 == hw_14 && clk_11 == reg_18 && reg_14 == sig_1 ; endproperty \n property name; @(posedge clk_out_3) ( flag_control_status_11 ) == ( 6'b00xx1x ) |-> rst_13 == data_13 && core_13 == sig_2 && clk_17 == chip_20 ; endproperty \n property name; ( flag_control_status_11 ) != 5'bxx11x && ( flag_control_status_11 ) != 6'b001101 && @(posedge clk_out_3) ( flag_control_status_11 ) != 6'b00xx1x  |-> tx_1 == chip_7 && data_8 == chip_4 && reg_13 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   7'bxxxx1x1 : begin\n     rst_4 = sig_6\n     tx_14 <= tx_15\n     cfg_9 <= data_20;\n   end\n   7'h7 : begin\n     core_15 <= fsm_5\n     sig_13 = auth_17\n     auth_18 = hw_8;\n   end\n   6'b1xx1xx : begin\n     auth_1 <= clk_1\n     chip_20 = rx_19\n     cfg_20 <= auth_16;\n   end\n   default : begin \n     reg_17 <= clk_17\n     hw_7 = sig_13\n     fsm_11 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_18) ( control_input_status_16 ) == ( 7'bxxxx1x1 ) |-> rst_4 == sig_6 && tx_14 == tx_15 && cfg_9 == data_20 ; endproperty \n property name; @(posedge sys_clk_18) ( control_input_status_16 ) == ( 7'h7 ) |-> core_15 == fsm_5 && sig_13 == auth_17 && auth_18 == hw_8 ; endproperty \n property name; @(posedge sys_clk_18) ( control_input_status_16 ) == ( 6'b1xx1xx ) |-> auth_1 == clk_1 && chip_20 == rx_19 && cfg_20 == auth_16 ; endproperty \n property name; ( control_input_status_16 ) != 7'bxxxx1x1 && ( control_input_status_16 ) != 7'h7 && @(posedge sys_clk_18) ( control_input_status_16 ) != 6'b1xx1xx  |-> reg_17 == clk_17 && hw_7 == sig_13 && fsm_11 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "case ( control_word_5 ) \n   7'b00xxx00 : begin\n     rst_20 = sig_7\n     tx_15 <= fsm_14\n     rst_10 = auth_3;\n   end\n   7'b1x0x110 : begin\n     data_10 = chip_19\n     core_17 = rst_14\n     sig_11 = hw_7;\n   end\n   default : begin \n     fsm_8 = cfg_8\n     data_7 = rx_15\n     cfg_20 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( control_word_5 ) == ( 7'b00xxx00 ) |-> rst_20 == sig_7 && tx_15 == fsm_14 && rst_10 == auth_3 ; endproperty \n property name; @(negedge ref_clk_9) ( control_word_5 ) == ( 7'b1x0x110 ) |-> data_10 == chip_19 && core_17 == rst_14 && sig_11 == hw_7 ; endproperty \n property name; ( control_word_5 ) != 7'b00xxx00 && @(negedge ref_clk_9) ( control_word_5 ) != 7'b1x0x110  |-> fsm_8 == cfg_8 && data_7 == rx_15 && cfg_20 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( data_in_12 ) \n   6'b01xx10 : begin\n     auth_5 = sig_2\n     sig_7 = tx_15\n     tx_3 <= core_12;\n   end\n   7'b1101110 : begin\n     tx_8 <= err_18\n     err_13 <= reg_20\n     hw_16 <= data_5;\n   end\n   default : begin \n     tx_13 = cfg_6\n     sig_19 <= hw_16\n     chip_15 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_9) ( data_in_12 ) == ( 6'b01xx10 ) |-> auth_5 == sig_2 && sig_7 == tx_15 && tx_3 == core_12 ; endproperty \n property name; @(posedge bus_clock_9) ( data_in_12 ) == ( 7'b1101110 ) |-> tx_8 == err_18 && err_13 == reg_20 && hw_16 == data_5 ; endproperty \n property name; ( data_in_12 ) != 6'b01xx10 && @(posedge bus_clock_9) ( data_in_12 ) != 7'b1101110  |-> tx_13 == cfg_6 && sig_19 == hw_16 && chip_15 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "case ( valid_input_5 ) \n   5'b11111 : begin\n     clk_12 = err_15\n     rx_6 <= fsm_20\n     reg_6 <= core_11;\n   end\n   default : begin \n     err_19 = sig_20\n     rx_18 <= hw_19\n     auth_2 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( valid_input_5 ) == ( 5'b11111 ) |-> clk_12 == err_15 && rx_6 == fsm_20 && reg_6 == core_11 ; endproperty \n property name; @(negedge clk_gen_15) ( valid_input_5 ) != 5'b11111  |-> err_19 == sig_20 && rx_18 == hw_19 && auth_2 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( end_address_18 ) \n   7'bx0x01x0 : begin\n     hw_13 = tx_11\n     fsm_6 <= tx_15;\n   end\n   default : begin \n     hw_9 = tx_16\n     data_11 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_9) ( end_address_18 ) == ( 7'bx0x01x0 ) |-> hw_13 == tx_11 && fsm_6 == tx_15 ; endproperty \n property name; @(negedge clk_enable_9) ( end_address_18 ) != 7'bx0x01x0  |-> hw_9 == tx_16 && data_11 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   7'h41 : begin\n     fsm_11 = auth_13\n     err_9 = core_6\n     data_12 <= fsm_1;\n   end\n   7'b111011x : begin\n     fsm_5 <= err_13\n     reg_4 = clk_5\n     data_19 <= hw_13;\n   end\n   default : begin \n     rx_10 <= hw_5\n     clk_20 <= rx_5\n     tx_13 = reg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_10) ( control_register_status_status_3 ) == ( 7'h41 ) |-> fsm_11 == auth_13 && err_9 == core_6 && data_12 == fsm_1 ; endproperty \n property name; @(posedge cpu_clock_10) ( control_register_status_status_3 ) == ( 7'b111011x ) |-> fsm_5 == err_13 && reg_4 == clk_5 && data_19 == hw_13 ; endproperty \n property name; ( control_register_status_status_3 ) != 7'h41 && @(posedge cpu_clock_10) ( control_register_status_status_3 ) != 7'b111011x  |-> rx_10 == hw_5 && clk_20 == rx_5 && tx_13 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   3'b110 : begin\n     reg_20 = core_9\n     rx_8 = rst_16\n     core_1 <= sig_8;\n   end\n   6'bx1x1x0 : begin\n     core_16 <= core_5\n     data_7 <= rst_7\n     auth_18 <= auth_2;\n   end\n   7'bx011110 : begin\n     chip_18 <= rst_11\n     core_20 <= tx_11\n     tx_4 <= rst_1;\n   end\n   default : begin \n     chip_10 = rx_17\n     fsm_16 <= hw_6\n     data_9 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_8) ( data_status_register_16 ) == ( 3'b110 ) |-> reg_20 == core_9 && rx_8 == rst_16 && core_1 == sig_8 ; endproperty \n property name; @(posedge sys_clk_8) ( data_status_register_16 ) == ( 6'bx1x1x0 ) |-> core_16 == core_5 && data_7 == rst_7 && auth_18 == auth_2 ; endproperty \n property name; @(posedge sys_clk_8) ( data_status_register_16 ) == ( 7'bx011110 ) |-> chip_18 == rst_11 && core_20 == tx_11 && tx_4 == rst_1 ; endproperty \n property name; ( data_status_register_16 ) != 3'b110 && ( data_status_register_16 ) != 6'bx1x1x0 && @(posedge sys_clk_8) ( data_status_register_16 ) != 7'bx011110  |-> chip_10 == rx_17 && fsm_16 == hw_6 && data_9 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "case ( mode_register_8 ) \n   7'b0xxxx11 : begin\n     core_9 <= cfg_2\n     clk_5 <= clk_7;\n   end\n   default : begin \n     rx_10 = err_17\n     reg_16 <= hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( mode_register_8 ) == ( 7'b0xxxx11 ) |-> core_9 == cfg_2 && clk_5 == clk_7 ; endproperty \n property name; @(posedge async_clk_1) ( mode_register_8 ) != 7'b0xxxx11  |-> rx_10 == err_17 && reg_16 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( start_address_9 ) \n   5'hd : begin\n     reg_13 = data_10\n     err_3 = tx_10\n     cfg_5 <= auth_5;\n   end\n   6'b000x01 : begin\n     rst_16 = fsm_6\n     hw_8 = rst_1\n     clk_1 = chip_13;\n   end\n   7'bxx1101x : begin\n     sig_2 <= clk_15\n     core_20 <= hw_2\n     tx_13 = chip_10;\n   end\n   default : begin \n     tx_8 <= err_6\n     fsm_9 <= hw_8\n     fsm_8 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( start_address_9 ) == ( 5'hd ) |-> reg_13 == data_10 && err_3 == tx_10 && cfg_5 == auth_5 ; endproperty \n property name; @(posedge clk_out_4) ( start_address_9 ) == ( 6'b000x01 ) |-> rst_16 == fsm_6 && hw_8 == rst_1 && clk_1 == chip_13 ; endproperty \n property name; @(posedge clk_out_4) ( start_address_9 ) == ( 7'bxx1101x ) |-> sig_2 == clk_15 && core_20 == hw_2 && tx_13 == chip_10 ; endproperty \n property name; ( start_address_9 ) != 5'hd && ( start_address_9 ) != 6'b000x01 && @(posedge clk_out_4) ( start_address_9 ) != 7'bxx1101x  |-> tx_8 == err_6 && fsm_9 == hw_8 && fsm_8 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( control_flag_8 ) \n   7'bx00x000 : begin\n     auth_12 <= auth_9\n     tx_19 = core_11\n     fsm_4 <= data_15;\n   end\n   4'hf : begin\n     sig_10 <= cfg_14\n     err_5 = rx_15\n     core_2 = rst_10;\n   end\n   5'ha : begin\n     err_1 <= auth_11\n     fsm_7 = rst_11\n     err_8 <= cfg_19;\n   end\n   default : begin \n     err_15 = data_11\n     core_19 = err_16\n     rst_12 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_3) ( control_flag_8 ) == ( 7'bx00x000 ) |-> auth_12 == auth_9 && tx_19 == core_11 && fsm_4 == data_15 ; endproperty \n property name; @(negedge clk_in_3) ( control_flag_8 ) == ( 4'hf ) |-> sig_10 == cfg_14 && err_5 == rx_15 && core_2 == rst_10 ; endproperty \n property name; @(negedge clk_in_3) ( control_flag_8 ) == ( 5'ha ) |-> err_1 == auth_11 && fsm_7 == rst_11 && err_8 == cfg_19 ; endproperty \n property name; ( control_flag_8 ) != 7'bx00x000 && ( control_flag_8 ) != 4'hf && @(negedge clk_in_3) ( control_flag_8 ) != 5'ha  |-> err_15 == data_11 && core_19 == err_16 && rst_12 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "case ( output_data_13 ) \n   7'b10xx0x1 : begin\n     clk_15 = data_9\n     rst_1 <= cfg_4\n     err_20 <= auth_12;\n   end\n   6'b0x1x0x : begin\n     rst_7 <= auth_15\n     hw_19 = fsm_7\n     data_7 = err_17;\n   end\n   default : begin \n     reg_10 <= fsm_18\n     fsm_18 <= reg_6\n     reg_6 = cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( output_data_13 ) == ( 7'b10xx0x1 ) |-> clk_15 == data_9 && rst_1 == cfg_4 && err_20 == auth_12 ; endproperty \n property name; @(negedge core_clock_5) ( output_data_13 ) == ( 6'b0x1x0x ) |-> rst_7 == auth_15 && hw_19 == fsm_7 && data_7 == err_17 ; endproperty \n property name; ( output_data_13 ) != 7'b10xx0x1 && @(negedge core_clock_5) ( output_data_13 ) != 6'b0x1x0x  |-> reg_10 == fsm_18 && fsm_18 == reg_6 && reg_6 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( command_status_17 ) \n   5'b10111 : begin\n     clk_12 = rst_18\n     sig_3 <= fsm_20\n     data_8 <= reg_18;\n   end\n   5'bxxx10 : begin\n     tx_17 = sig_8\n     rx_10 <= auth_5\n     chip_5 <= rst_7;\n   end\n   default : begin \n     clk_19 <= fsm_7\n     chip_11 = rx_9\n     cfg_17 = clk_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_18) ( command_status_17 ) == ( 5'b10111 ) |-> clk_12 == rst_18 && sig_3 == fsm_20 && data_8 == reg_18 ; endproperty \n property name; @(negedge async_clk_18) ( command_status_17 ) == ( 5'bxxx10 ) |-> tx_17 == sig_8 && rx_10 == auth_5 && chip_5 == rst_7 ; endproperty \n property name; ( command_status_17 ) != 5'b10111 && @(negedge async_clk_18) ( command_status_17 ) != 5'bxxx10  |-> clk_19 == fsm_7 && chip_11 == rx_9 && cfg_17 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_18"
    },
    {
        "Code": "case ( valid_input_20 ) \n   7'b1101x10 : begin\n     data_19 = data_3\n     fsm_9 <= sig_20;\n   end\n   7'b1xx0011 : begin\n     chip_11 = rx_13\n     cfg_9 <= rx_5;\n   end\n   6'b001x10 : begin\n     fsm_7 = cfg_17\n     fsm_8 <= rst_20;\n   end\n   default : begin \n     chip_13 <= auth_5\n     hw_2 = rst_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_6) ( valid_input_20 ) == ( 7'b1101x10 ) |-> data_19 == data_3 && fsm_9 == sig_20 ; endproperty \n property name; @(negedge clk_signal_6) ( valid_input_20 ) == ( 7'b1xx0011 ) |-> chip_11 == rx_13 && cfg_9 == rx_5 ; endproperty \n property name; @(negedge clk_signal_6) ( valid_input_20 ) == ( 6'b001x10 ) |-> fsm_7 == cfg_17 && fsm_8 == rst_20 ; endproperty \n property name; ( valid_input_20 ) != 7'b1101x10 && ( valid_input_20 ) != 7'b1xx0011 && @(negedge clk_signal_6) ( valid_input_20 ) != 6'b001x10  |-> chip_13 == auth_5 && hw_2 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "case ( control_register_status_8 ) \n   7'b101xxx1 : begin\n     core_19 <= tx_15\n     err_13 = tx_5\n     err_14 = err_7;\n   end\n   7'h78 : begin\n     reg_7 <= err_5\n     clk_19 = data_20\n     err_16 <= core_20;\n   end\n   5'bx00x1 : begin\n     rx_5 = cfg_11\n     err_17 = rx_4\n     auth_8 = rst_15;\n   end\n   default : begin \n     err_5 = core_15\n     tx_7 <= reg_13\n     chip_10 = tx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_11) ( control_register_status_8 ) == ( 7'b101xxx1 ) |-> core_19 == tx_15 && err_13 == tx_5 && err_14 == err_7 ; endproperty \n property name; @(negedge clk_osc_11) ( control_register_status_8 ) == ( 7'h78 ) |-> reg_7 == err_5 && clk_19 == data_20 && err_16 == core_20 ; endproperty \n property name; @(negedge clk_osc_11) ( control_register_status_8 ) == ( 5'bx00x1 ) |-> rx_5 == cfg_11 && err_17 == rx_4 && auth_8 == rst_15 ; endproperty \n property name; ( control_register_status_8 ) != 7'b101xxx1 && ( control_register_status_8 ) != 7'h78 && @(negedge clk_osc_11) ( control_register_status_8 ) != 5'bx00x1  |-> err_5 == core_15 && tx_7 == reg_13 && chip_10 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "case ( interrupt_request_7 ) \n   5'b00100 : begin\n     clk_7 = rst_3\n     err_9 = data_12;\n   end\n   3'bx00 : begin\n     sig_15 <= sig_12\n     data_10 = sig_19;\n   end\n   5'bxx10x : begin\n     hw_2 <= chip_3\n     core_19 <= reg_17;\n   end\n   default : begin \n     data_8 <= cfg_4\n     cfg_13 <= tx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( interrupt_request_7 ) == ( 5'b00100 ) |-> clk_7 == rst_3 && err_9 == data_12 ; endproperty \n property name; @(negedge ref_clk_1) ( interrupt_request_7 ) == ( 3'bx00 ) |-> sig_15 == sig_12 && data_10 == sig_19 ; endproperty \n property name; @(negedge ref_clk_1) ( interrupt_request_7 ) == ( 5'bxx10x ) |-> hw_2 == chip_3 && core_19 == reg_17 ; endproperty \n property name; ( interrupt_request_7 ) != 5'b00100 && ( interrupt_request_7 ) != 3'bx00 && @(negedge ref_clk_1) ( interrupt_request_7 ) != 5'bxx10x  |-> data_8 == cfg_4 && cfg_13 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( read_data_20 ) \n   7'bx0x01x0 : begin\n     err_3 = fsm_19\n     rx_6 <= rx_8\n     cfg_4 = clk_2;\n   end\n   7'bx0111x0 : begin\n     err_17 <= clk_8\n     rst_13 = chip_18\n     reg_16 = data_14;\n   end\n   6'bxx0xxx : begin\n     fsm_10 = clk_7\n     hw_1 = cfg_15\n     reg_11 <= cfg_1;\n   end\n   default : begin \n     core_5 = fsm_16\n     chip_14 <= core_16\n     hw_17 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( read_data_20 ) == ( 7'bx0x01x0 ) |-> err_3 == fsm_19 && rx_6 == rx_8 && cfg_4 == clk_2 ; endproperty \n property name; @(posedge clock_div_14) ( read_data_20 ) == ( 7'bx0111x0 ) |-> err_17 == clk_8 && rst_13 == chip_18 && reg_16 == data_14 ; endproperty \n property name; @(posedge clock_div_14) ( read_data_20 ) == ( 6'bxx0xxx ) |-> fsm_10 == clk_7 && hw_1 == cfg_15 && reg_11 == cfg_1 ; endproperty \n property name; ( read_data_20 ) != 7'bx0x01x0 && ( read_data_20 ) != 7'bx0111x0 && @(posedge clock_div_14) ( read_data_20 ) != 6'bxx0xxx  |-> core_5 == fsm_16 && chip_14 == core_16 && hw_17 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( address_status_11 ) \n   4'b0001 : begin\n     rst_20 = hw_8\n     auth_6 <= rst_10\n     clk_1 <= hw_17;\n   end\n   core_6 : begin\n     reg_5 = data_4\n     clk_20 = sig_8\n     err_3 = fsm_13;\n   end\n   default : begin \n     chip_4 = chip_3\n     tx_12 <= fsm_3\n     data_16 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_8) ( address_status_11 ) == ( 4'b0001 ) |-> rst_20 == hw_8 && auth_6 == rst_10 && clk_1 == hw_17 ; endproperty \n property name; @(negedge clk_in_8) ( address_status_11 ) == ( core_6 ) |-> reg_5 == data_4 && clk_20 == sig_8 && err_3 == fsm_13 ; endproperty \n property name; ( address_status_11 ) != 4'b0001 && @(negedge clk_in_8) ( address_status_11 ) != core_6  |-> chip_4 == chip_3 && tx_12 == fsm_3 && data_16 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "case ( acknowledge_20 ) \n   7'bxxx011x : begin\n     core_18 = rst_12\n     chip_18 = sig_6;\n   end\n   err_13 : begin\n     rst_15 <= hw_5\n     cfg_19 <= data_18;\n   end\n   default : begin \n     hw_18 = clk_14\n     cfg_13 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_19) ( acknowledge_20 ) == ( 7'bxxx011x ) |-> core_18 == rst_12 && chip_18 == sig_6 ; endproperty \n property name; @(posedge clk_reset_19) ( acknowledge_20 ) == ( err_13 ) |-> rst_15 == hw_5 && cfg_19 == data_18 ; endproperty \n property name; ( acknowledge_20 ) != 7'bxxx011x && @(posedge clk_reset_19) ( acknowledge_20 ) != err_13  |-> hw_18 == clk_14 && cfg_13 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "case ( address_register_4 ) \n   6'b00xxx1 : begin\n     rx_19 = chip_11\n     clk_8 = err_17\n     chip_19 <= hw_17;\n   end\n   6'bx11000 : begin\n     clk_1 <= sig_18\n     clk_17 = hw_2\n     err_11 <= err_19;\n   end\n   7'b10x10xx : begin\n     reg_11 = tx_4\n     err_15 <= hw_8\n     clk_14 = core_7;\n   end\n   default : begin \n     core_5 = err_16\n     err_2 = fsm_5\n     core_18 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_9) ( address_register_4 ) == ( 6'b00xxx1 ) |-> rx_19 == chip_11 && clk_8 == err_17 && chip_19 == hw_17 ; endproperty \n property name; @(posedge bus_clock_9) ( address_register_4 ) == ( 6'bx11000 ) |-> clk_1 == sig_18 && clk_17 == hw_2 && err_11 == err_19 ; endproperty \n property name; @(posedge bus_clock_9) ( address_register_4 ) == ( 7'b10x10xx ) |-> reg_11 == tx_4 && err_15 == hw_8 && clk_14 == core_7 ; endproperty \n property name; ( address_register_4 ) != 6'b00xxx1 && ( address_register_4 ) != 6'bx11000 && @(posedge bus_clock_9) ( address_register_4 ) != 7'b10x10xx  |-> core_5 == err_16 && err_2 == fsm_5 && core_18 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "case ( write_complete_14 ) \n   6'h12 : begin\n     rst_7 = clk_6\n     err_7 = reg_1\n     hw_5 <= reg_20;\n   end\n   default : begin \n     hw_8 <= auth_12\n     data_11 = chip_8\n     fsm_7 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( write_complete_14 ) == ( 6'h12 ) |-> rst_7 == clk_6 && err_7 == reg_1 && hw_5 == reg_20 ; endproperty \n property name; @(posedge clk_reset_1) ( write_complete_14 ) != 6'h12  |-> hw_8 == auth_12 && data_11 == chip_8 && fsm_7 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( control_register_14 ) \n   5'h11 : begin\n     rst_20 <= auth_10\n     chip_12 = auth_9;\n   end\n   7'bx1x0xx0 : begin\n     rst_14 <= sig_7\n     err_10 <= tx_19;\n   end\n   7'b1x1000x : begin\n     hw_11 <= hw_14\n     reg_4 <= clk_7;\n   end\n   default : begin \n     data_15 = fsm_2\n     core_4 <= clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_17) ( control_register_14 ) == ( 5'h11 ) |-> rst_20 == auth_10 && chip_12 == auth_9 ; endproperty \n property name; @(negedge clk_signal_17) ( control_register_14 ) == ( 7'bx1x0xx0 ) |-> rst_14 == sig_7 && err_10 == tx_19 ; endproperty \n property name; @(negedge clk_signal_17) ( control_register_14 ) == ( 7'b1x1000x ) |-> hw_11 == hw_14 && reg_4 == clk_7 ; endproperty \n property name; ( control_register_14 ) != 5'h11 && ( control_register_14 ) != 7'bx1x0xx0 && @(negedge clk_signal_17) ( control_register_14 ) != 7'b1x1000x  |-> data_15 == fsm_2 && core_4 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "case ( write_enable_6 ) \n   7'h5e : begin\n     reg_5 = clk_3\n     hw_9 <= rst_20;\n   end\n   7'bx1x0x00 : begin\n     rx_15 <= auth_9\n     chip_19 = hw_17;\n   end\n   3'b11x : begin\n     err_15 <= cfg_15\n     core_18 = err_19;\n   end\n   default : begin \n     rst_12 = reg_8\n     tx_19 = rx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( write_enable_6 ) == ( 7'h5e ) |-> reg_5 == clk_3 && hw_9 == rst_20 ; endproperty \n property name; @(posedge clk_osc_8) ( write_enable_6 ) == ( 7'bx1x0x00 ) |-> rx_15 == auth_9 && chip_19 == hw_17 ; endproperty \n property name; @(posedge clk_osc_8) ( write_enable_6 ) == ( 3'b11x ) |-> err_15 == cfg_15 && core_18 == err_19 ; endproperty \n property name; ( write_enable_6 ) != 7'h5e && ( write_enable_6 ) != 7'bx1x0x00 && @(posedge clk_osc_8) ( write_enable_6 ) != 3'b11x  |-> rst_12 == reg_8 && tx_19 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( output_register_20 ) \n   rx_16 : begin\n     hw_1 <= hw_11\n     hw_6 <= sig_16\n     cfg_9 = chip_18;\n   end\n   7'bx101x1x : begin\n     rst_20 <= rx_13\n     tx_13 <= rx_15\n     fsm_5 <= data_1;\n   end\n   default : begin \n     auth_8 = sig_11\n     data_14 <= fsm_7\n     cfg_12 = reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( output_register_20 ) == ( rx_16 ) |-> hw_1 == hw_11 && hw_6 == sig_16 && cfg_9 == chip_18 ; endproperty \n property name; @(posedge core_clock_12) ( output_register_20 ) == ( 7'bx101x1x ) |-> rst_20 == rx_13 && tx_13 == rx_15 && fsm_5 == data_1 ; endproperty \n property name; ( output_register_20 ) != rx_16 && @(posedge core_clock_12) ( output_register_20 ) != 7'bx101x1x  |-> auth_8 == sig_11 && data_14 == fsm_7 && cfg_12 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( command_status_3 ) \n   5'b011x1 : begin\n     rst_2 = fsm_13\n     data_12 = tx_16\n     fsm_3 <= clk_20;\n   end\n   7'bxx0xxxx : begin\n     clk_5 <= rx_1\n     core_6 = reg_15\n     auth_7 <= auth_6;\n   end\n   7'bxxxxx0x : begin\n     rst_20 <= fsm_18\n     chip_12 = rst_15\n     reg_3 = auth_15;\n   end\n   default : begin \n     cfg_1 <= core_7\n     err_17 <= chip_18\n     core_19 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( command_status_3 ) == ( 5'b011x1 ) |-> rst_2 == fsm_13 && data_12 == tx_16 && fsm_3 == clk_20 ; endproperty \n property name; @(posedge clk_out_12) ( command_status_3 ) == ( 7'bxx0xxxx ) |-> clk_5 == rx_1 && core_6 == reg_15 && auth_7 == auth_6 ; endproperty \n property name; @(posedge clk_out_12) ( command_status_3 ) == ( 7'bxxxxx0x ) |-> rst_20 == fsm_18 && chip_12 == rst_15 && reg_3 == auth_15 ; endproperty \n property name; ( command_status_3 ) != 5'b011x1 && ( command_status_3 ) != 7'bxx0xxxx && @(posedge clk_out_12) ( command_status_3 ) != 7'bxxxxx0x  |-> cfg_1 == core_7 && err_17 == chip_18 && core_19 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( control_status_1 ) \n   err_6 : begin\n     core_9 = data_7\n     fsm_1 = cfg_17\n     rx_19 <= hw_13;\n   end\n   6'b10x010 : begin\n     rx_7 <= clk_19\n     rx_15 <= rx_12\n     rx_14 = clk_10;\n   end\n   default : begin \n     core_17 <= clk_17\n     auth_5 = rx_14\n     chip_11 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_1) ( control_status_1 ) == ( err_6 ) |-> core_9 == data_7 && fsm_1 == cfg_17 && rx_19 == hw_13 ; endproperty \n property name; @(negedge core_clock_1) ( control_status_1 ) == ( 6'b10x010 ) |-> rx_7 == clk_19 && rx_15 == rx_12 && rx_14 == clk_10 ; endproperty \n property name; ( control_status_1 ) != err_6 && @(negedge core_clock_1) ( control_status_1 ) != 6'b10x010  |-> core_17 == clk_17 && auth_5 == rx_14 && chip_11 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "case ( read_data_3 ) \n   7'b1xx01xx : begin\n     clk_10 = auth_1\n     hw_5 = fsm_18\n     fsm_16 <= hw_2;\n   end\n   7'b10x1100 : begin\n     chip_12 = core_1\n     rst_7 <= tx_19\n     auth_10 = clk_2;\n   end\n   default : begin \n     core_11 = clk_11\n     sig_20 = fsm_6\n     reg_11 <= fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_5) ( read_data_3 ) == ( 7'b1xx01xx ) |-> clk_10 == auth_1 && hw_5 == fsm_18 && fsm_16 == hw_2 ; endproperty \n property name; @(posedge main_clk_5) ( read_data_3 ) == ( 7'b10x1100 ) |-> chip_12 == core_1 && rst_7 == tx_19 && auth_10 == clk_2 ; endproperty \n property name; ( read_data_3 ) != 7'b1xx01xx && @(posedge main_clk_5) ( read_data_3 ) != 7'b10x1100  |-> core_11 == clk_11 && sig_20 == fsm_6 && reg_11 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "case ( flag_register_20 ) \n   6'b110xxx : begin\n     reg_10 <= tx_19\n     cfg_8 = fsm_8;\n   end\n   7'bxx0x1x0 : begin\n     rst_6 = sig_7\n     hw_6 = core_5;\n   end\n   err_13 : begin\n     tx_9 = tx_6\n     err_14 = fsm_10;\n   end\n   default : begin \n     fsm_13 <= core_14\n     fsm_9 <= rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_3) ( flag_register_20 ) == ( 6'b110xxx ) |-> reg_10 == tx_19 && cfg_8 == fsm_8 ; endproperty \n property name; @(posedge clk_in_3) ( flag_register_20 ) == ( 7'bxx0x1x0 ) |-> rst_6 == sig_7 && hw_6 == core_5 ; endproperty \n property name; @(posedge clk_in_3) ( flag_register_20 ) == ( err_13 ) |-> tx_9 == tx_6 && err_14 == fsm_10 ; endproperty \n property name; ( flag_register_20 ) != 6'b110xxx && ( flag_register_20 ) != 7'bxx0x1x0 && @(posedge clk_in_3) ( flag_register_20 ) != err_13  |-> fsm_13 == core_14 && fsm_9 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_3"
    },
    {
        "Code": "case ( status_flag_17 ) \n   5'b11x10 : begin\n     rst_18 = sig_3\n     rx_7 <= tx_2;\n   end\n   6'b001001 : begin\n     sig_19 = err_3\n     sig_18 = auth_8;\n   end\n   reg_5 : begin\n     tx_5 = cfg_1\n     data_2 = chip_16;\n   end\n   default : begin \n     chip_6 <= hw_15\n     data_10 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_2) ( status_flag_17 ) == ( 5'b11x10 ) |-> rst_18 == sig_3 && rx_7 == tx_2 ; endproperty \n property name; @(posedge clk_enable_2) ( status_flag_17 ) == ( 6'b001001 ) |-> sig_19 == err_3 && sig_18 == auth_8 ; endproperty \n property name; @(posedge clk_enable_2) ( status_flag_17 ) == ( reg_5 ) |-> tx_5 == cfg_1 && data_2 == chip_16 ; endproperty \n property name; ( status_flag_17 ) != 5'b11x10 && ( status_flag_17 ) != 6'b001001 && @(posedge clk_enable_2) ( status_flag_17 ) != reg_5  |-> chip_6 == hw_15 && data_10 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "case ( control_register_11 ) \n   5'b000x0 : begin\n     err_4 <= clk_5\n     clk_15 <= tx_2\n     auth_15 = fsm_20;\n   end\n   default : begin \n     reg_5 = chip_13\n     rx_20 <= tx_3\n     rst_15 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_3) ( control_register_11 ) == ( 5'b000x0 ) |-> err_4 == clk_5 && clk_15 == tx_2 && auth_15 == fsm_20 ; endproperty \n property name; @(negedge clk_signal_3) ( control_register_11 ) != 5'b000x0  |-> reg_5 == chip_13 && rx_20 == tx_3 && rst_15 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_3"
    },
    {
        "Code": "case ( data_status_register_17 ) \n   5'b00x01 : begin\n     auth_3 <= err_3\n     tx_7 <= clk_12;\n   end\n   default : begin \n     tx_3 <= auth_18\n     tx_9 = sig_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_18) ( data_status_register_17 ) == ( 5'b00x01 ) |-> auth_3 == err_3 && tx_7 == clk_12 ; endproperty \n property name; @(negedge clock_ctrl_18) ( data_status_register_17 ) != 5'b00x01  |-> tx_3 == auth_18 && tx_9 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "case ( interrupt_flag_5 ) \n   7'bx0xx000 : begin\n     err_10 = rst_20\n     chip_15 <= sig_6;\n   end\n   7'b0100xxx : begin\n     tx_7 = tx_15\n     tx_3 = data_8;\n   end\n   7'h5 : begin\n     chip_16 <= fsm_3\n     sig_20 <= tx_10;\n   end\n   default : begin \n     core_5 <= clk_10\n     rst_20 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_12) ( interrupt_flag_5 ) == ( 7'bx0xx000 ) |-> err_10 == rst_20 && chip_15 == sig_6 ; endproperty \n property name; @(negedge clock_source_12) ( interrupt_flag_5 ) == ( 7'b0100xxx ) |-> tx_7 == tx_15 && tx_3 == data_8 ; endproperty \n property name; @(negedge clock_source_12) ( interrupt_flag_5 ) == ( 7'h5 ) |-> chip_16 == fsm_3 && sig_20 == tx_10 ; endproperty \n property name; ( interrupt_flag_5 ) != 7'bx0xx000 && ( interrupt_flag_5 ) != 7'b0100xxx && @(negedge clock_source_12) ( interrupt_flag_5 ) != 7'h5  |-> core_5 == clk_10 && rst_20 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "case ( read_enable_8 ) \n   6'bx01010 : begin\n     chip_18 <= tx_3\n     auth_10 = tx_14\n     sig_18 = cfg_20;\n   end\n   default : begin \n     sig_6 = rx_3\n     reg_20 <= clk_7\n     rx_6 = err_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_12) ( read_enable_8 ) == ( 6'bx01010 ) |-> chip_18 == tx_3 && auth_10 == tx_14 && sig_18 == cfg_20 ; endproperty \n property name; @(posedge sys_clk_12) ( read_enable_8 ) != 6'bx01010  |-> sig_6 == rx_3 && reg_20 == clk_7 && rx_6 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_12"
    },
    {
        "Code": "case ( address_15 ) \n   6'b1x1000 : begin\n     rx_20 = auth_16\n     rx_7 <= reg_19;\n   end\n   7'b0110101 : begin\n     rx_1 <= clk_8\n     chip_16 <= rst_14;\n   end\n   default : begin \n     err_6 <= hw_13\n     sig_1 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( address_15 ) == ( 6'b1x1000 ) |-> rx_20 == auth_16 && rx_7 == reg_19 ; endproperty \n property name; @(posedge mem_clock_8) ( address_15 ) == ( 7'b0110101 ) |-> rx_1 == clk_8 && chip_16 == rst_14 ; endproperty \n property name; ( address_15 ) != 6'b1x1000 && @(posedge mem_clock_8) ( address_15 ) != 7'b0110101  |-> err_6 == hw_13 && sig_1 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'bxxx1xxx : begin\n     core_1 <= reg_15\n     rx_3 <= reg_4\n     tx_6 <= cfg_4;\n   end\n   default : begin \n     auth_6 <= sig_3\n     rx_19 <= hw_6\n     cfg_6 = clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( data_control_9 ) == ( 7'bxxx1xxx ) |-> core_1 == reg_15 && rx_3 == reg_4 && tx_6 == cfg_4 ; endproperty \n property name; @(negedge main_clk_20) ( data_control_9 ) != 7'bxxx1xxx  |-> auth_6 == sig_3 && rx_19 == hw_6 && cfg_6 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( output_buffer_2 ) \n   5'b01010 : begin\n     chip_2 = core_9\n     cfg_15 = rst_15\n     rx_12 = reg_18;\n   end\n   4'b001x : begin\n     auth_17 <= data_13\n     rx_19 <= err_7\n     clk_9 = sig_12;\n   end\n   default : begin \n     cfg_9 <= auth_20\n     fsm_7 = hw_16\n     reg_6 = reg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( output_buffer_2 ) == ( 5'b01010 ) |-> chip_2 == core_9 && cfg_15 == rst_15 && rx_12 == reg_18 ; endproperty \n property name; @(posedge clk_osc_15) ( output_buffer_2 ) == ( 4'b001x ) |-> auth_17 == data_13 && rx_19 == err_7 && clk_9 == sig_12 ; endproperty \n property name; ( output_buffer_2 ) != 5'b01010 && @(posedge clk_osc_15) ( output_buffer_2 ) != 4'b001x  |-> cfg_9 == auth_20 && fsm_7 == hw_16 && reg_6 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'b10x0x10 : begin\n     clk_2 <= rst_9\n     reg_13 = sig_16;\n   end\n   default : begin \n     clk_3 = rx_5\n     fsm_11 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_4) ( control_flag_register_20 ) == ( 7'b10x0x10 ) |-> clk_2 == rst_9 && reg_13 == sig_16 ; endproperty \n property name; @(posedge clk_signal_4) ( control_flag_register_20 ) != 7'b10x0x10  |-> clk_3 == rx_5 && fsm_11 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "case ( control_word_16 ) \n   3'b100 : begin\n     core_11 <= reg_15\n     sig_17 <= cfg_13;\n   end\n   7'h32 : begin\n     cfg_19 <= cfg_16\n     core_14 = rst_1;\n   end\n   4'b1x0x : begin\n     auth_11 <= fsm_4\n     auth_6 = sig_6;\n   end\n   default : begin \n     fsm_14 <= core_3\n     core_13 <= cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_10) ( control_word_16 ) == ( 3'b100 ) |-> core_11 == reg_15 && sig_17 == cfg_13 ; endproperty \n property name; @(posedge bus_clock_10) ( control_word_16 ) == ( 7'h32 ) |-> cfg_19 == cfg_16 && core_14 == rst_1 ; endproperty \n property name; @(posedge bus_clock_10) ( control_word_16 ) == ( 4'b1x0x ) |-> auth_11 == fsm_4 && auth_6 == sig_6 ; endproperty \n property name; ( control_word_16 ) != 3'b100 && ( control_word_16 ) != 7'h32 && @(posedge bus_clock_10) ( control_word_16 ) != 4'b1x0x  |-> fsm_14 == core_3 && core_13 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "case ( control_output_19 ) \n   6'b110xxx : begin\n     reg_4 = chip_12\n     err_10 = rx_3;\n   end\n   default : begin \n     rx_7 <= tx_4\n     sig_17 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( control_output_19 ) == ( 6'b110xxx ) |-> reg_4 == chip_12 && err_10 == rx_3 ; endproperty \n property name; @(posedge clk_enable_3) ( control_output_19 ) != 6'b110xxx  |-> rx_7 == tx_4 && sig_17 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( control_output_13 ) \n   rst_10 : begin\n     auth_7 = rx_11\n     sig_20 <= rx_19\n     reg_9 <= cfg_9;\n   end\n   default : begin \n     sig_12 = auth_4\n     rx_12 = rst_13\n     core_13 = fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_17) ( control_output_13 ) == ( rst_10 ) |-> auth_7 == rx_11 && sig_20 == rx_19 && reg_9 == cfg_9 ; endproperty \n property name; @(posedge main_clk_17) ( control_output_13 ) != rst_10  |-> sig_12 == auth_4 && rx_12 == rst_13 && core_13 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "case ( operation_code_3 ) \n   7'b1001011 : begin\n     err_19 <= reg_11\n     data_2 = core_15\n     tx_16 = rx_14;\n   end\n   default : begin \n     err_18 <= core_17\n     sig_10 <= data_10\n     core_9 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( operation_code_3 ) == ( 7'b1001011 ) |-> err_19 == reg_11 && data_2 == core_15 && tx_16 == rx_14 ; endproperty \n property name; @(posedge clock_source_18) ( operation_code_3 ) != 7'b1001011  |-> err_18 == core_17 && sig_10 == data_10 && core_9 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( command_word_20 ) \n   6'b111110 : begin\n     cfg_20 = cfg_5\n     clk_6 <= auth_4\n     data_19 = core_20;\n   end\n   default : begin \n     err_6 <= cfg_2\n     cfg_13 = hw_2\n     clk_16 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_8) ( command_word_20 ) == ( 6'b111110 ) |-> cfg_20 == cfg_5 && clk_6 == auth_4 && data_19 == core_20 ; endproperty \n property name; @(negedge clk_osc_8) ( command_word_20 ) != 6'b111110  |-> err_6 == cfg_2 && cfg_13 == hw_2 && clk_16 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "case ( status_output_13 ) \n   6'b0x0xx1 : begin\n     core_12 <= core_16\n     hw_2 <= hw_3;\n   end\n   7'bxxx0101 : begin\n     err_19 = core_14\n     hw_5 = err_6;\n   end\n   7'b100xx0x : begin\n     err_7 = chip_9\n     tx_4 = cfg_18;\n   end\n   default : begin \n     tx_7 = core_1\n     reg_2 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( status_output_13 ) == ( 6'b0x0xx1 ) |-> core_12 == core_16 && hw_2 == hw_3 ; endproperty \n property name; @(posedge mem_clock_4) ( status_output_13 ) == ( 7'bxxx0101 ) |-> err_19 == core_14 && hw_5 == err_6 ; endproperty \n property name; @(posedge mem_clock_4) ( status_output_13 ) == ( 7'b100xx0x ) |-> err_7 == chip_9 && tx_4 == cfg_18 ; endproperty \n property name; ( status_output_13 ) != 6'b0x0xx1 && ( status_output_13 ) != 7'bxxx0101 && @(posedge mem_clock_4) ( status_output_13 ) != 7'b100xx0x  |-> tx_7 == core_1 && reg_2 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( interrupt_flag_15 ) \n   7'b0xx1011 : begin\n     err_17 <= chip_2\n     auth_1 <= clk_8;\n   end\n   7'b0xx0xx0 : begin\n     rst_19 <= clk_14\n     core_19 <= reg_17;\n   end\n   6'h1x : begin\n     auth_11 <= tx_5\n     err_9 = core_14;\n   end\n   default : begin \n     sig_3 = data_9\n     reg_9 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_2) ( interrupt_flag_15 ) == ( 7'b0xx1011 ) |-> err_17 == chip_2 && auth_1 == clk_8 ; endproperty \n property name; @(negedge ref_clk_2) ( interrupt_flag_15 ) == ( 7'b0xx0xx0 ) |-> rst_19 == clk_14 && core_19 == reg_17 ; endproperty \n property name; @(negedge ref_clk_2) ( interrupt_flag_15 ) == ( 6'h1x ) |-> auth_11 == tx_5 && err_9 == core_14 ; endproperty \n property name; ( interrupt_flag_15 ) != 7'b0xx1011 && ( interrupt_flag_15 ) != 7'b0xx0xx0 && @(negedge ref_clk_2) ( interrupt_flag_15 ) != 6'h1x  |-> sig_3 == data_9 && reg_9 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_2"
    },
    {
        "Code": "case ( data_ready_10 ) \n   7'b10xxxxx : begin\n     sig_17 = err_18\n     auth_18 = auth_10\n     sig_15 = data_11;\n   end\n   default : begin \n     rst_7 <= cfg_17\n     auth_19 <= core_13\n     auth_20 = fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_4) ( data_ready_10 ) == ( 7'b10xxxxx ) |-> sig_17 == err_18 && auth_18 == auth_10 && sig_15 == data_11 ; endproperty \n property name; @(negedge clk_out_4) ( data_ready_10 ) != 7'b10xxxxx  |-> rst_7 == cfg_17 && auth_19 == core_13 && auth_20 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_4"
    },
    {
        "Code": "case ( data_out_16 ) \n   6'hxx : begin\n     err_4 <= rx_16\n     auth_8 <= cfg_7;\n   end\n   7'h4d : begin\n     clk_18 = clk_17\n     clk_11 = clk_7;\n   end\n   7'b01100x1 : begin\n     rx_17 = sig_3\n     hw_14 <= rx_2;\n   end\n   default : begin \n     data_8 <= hw_20\n     hw_20 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( data_out_16 ) == ( 6'hxx ) |-> err_4 == rx_16 && auth_8 == cfg_7 ; endproperty \n property name; @(posedge clk_in_12) ( data_out_16 ) == ( 7'h4d ) |-> clk_18 == clk_17 && clk_11 == clk_7 ; endproperty \n property name; @(posedge clk_in_12) ( data_out_16 ) == ( 7'b01100x1 ) |-> rx_17 == sig_3 && hw_14 == rx_2 ; endproperty \n property name; ( data_out_16 ) != 6'hxx && ( data_out_16 ) != 7'h4d && @(posedge clk_in_12) ( data_out_16 ) != 7'b01100x1  |-> data_8 == hw_20 && hw_20 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   7'bxx1xxx1 : begin\n     reg_16 <= rst_14\n     rst_16 = tx_15;\n   end\n   7'b1x0x1x0 : begin\n     tx_17 = reg_8\n     data_17 <= sig_6;\n   end\n   6'bx00010 : begin\n     rst_3 = err_16\n     hw_13 <= core_6;\n   end\n   default : begin \n     data_19 = data_15\n     hw_5 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_10) ( ready_signal_19 ) == ( 7'bxx1xxx1 ) |-> reg_16 == rst_14 && rst_16 == tx_15 ; endproperty \n property name; @(posedge clk_gen_10) ( ready_signal_19 ) == ( 7'b1x0x1x0 ) |-> tx_17 == reg_8 && data_17 == sig_6 ; endproperty \n property name; @(posedge clk_gen_10) ( ready_signal_19 ) == ( 6'bx00010 ) |-> rst_3 == err_16 && hw_13 == core_6 ; endproperty \n property name; ( ready_signal_19 ) != 7'bxx1xxx1 && ( ready_signal_19 ) != 7'b1x0x1x0 && @(posedge clk_gen_10) ( ready_signal_19 ) != 6'bx00010  |-> data_19 == data_15 && hw_5 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "case ( status_output_2 ) \n   7'h50 : begin\n     fsm_2 = hw_13\n     clk_11 <= tx_16;\n   end\n   6'b11xx10 : begin\n     reg_12 = err_17\n     fsm_19 <= tx_18;\n   end\n   default : begin \n     rst_9 <= fsm_15\n     clk_15 <= tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( status_output_2 ) == ( 7'h50 ) |-> fsm_2 == hw_13 && clk_11 == tx_16 ; endproperty \n property name; @(negedge cpu_clock_17) ( status_output_2 ) == ( 6'b11xx10 ) |-> reg_12 == err_17 && fsm_19 == tx_18 ; endproperty \n property name; ( status_output_2 ) != 7'h50 && @(negedge cpu_clock_17) ( status_output_2 ) != 6'b11xx10  |-> rst_9 == fsm_15 && clk_15 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   6'bxx11xx : begin\n     hw_20 = core_19\n     tx_12 <= reg_3\n     cfg_17 <= cfg_4;\n   end\n   5'bxx11x : begin\n     hw_3 = fsm_7\n     cfg_18 <= clk_14\n     clk_20 <= hw_19;\n   end\n   default : begin \n     tx_11 = reg_16\n     cfg_6 = hw_12\n     cfg_11 = chip_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( data_status_register_14 ) == ( 6'bxx11xx ) |-> hw_20 == core_19 && tx_12 == reg_3 && cfg_17 == cfg_4 ; endproperty \n property name; @(negedge clk_reset_16) ( data_status_register_14 ) == ( 5'bxx11x ) |-> hw_3 == fsm_7 && cfg_18 == clk_14 && clk_20 == hw_19 ; endproperty \n property name; ( data_status_register_14 ) != 6'bxx11xx && @(negedge clk_reset_16) ( data_status_register_14 ) != 5'bxx11x  |-> tx_11 == reg_16 && cfg_6 == hw_12 && cfg_11 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( address_status_8 ) \n   3'h6 : begin\n     rx_9 = sig_4\n     clk_5 = reg_1\n     rst_19 = err_4;\n   end\n   default : begin \n     cfg_7 <= hw_15\n     chip_15 <= sig_12\n     err_10 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( address_status_8 ) == ( 3'h6 ) |-> rx_9 == sig_4 && clk_5 == reg_1 && rst_19 == err_4 ; endproperty \n property name; @(posedge pll_clk_17) ( address_status_8 ) != 3'h6  |-> cfg_7 == hw_15 && chip_15 == sig_12 && err_10 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( read_enable_1 ) \n   7'b100010x : begin\n     reg_12 <= tx_15\n     fsm_14 <= err_15\n     core_13 = clk_20;\n   end\n   7'bxxx11xx : begin\n     rx_15 = data_16\n     data_1 = err_8\n     auth_13 = auth_7;\n   end\n   default : begin \n     sig_12 <= fsm_3\n     fsm_15 <= tx_8\n     reg_1 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_7) ( read_enable_1 ) == ( 7'b100010x ) |-> reg_12 == tx_15 && fsm_14 == err_15 && core_13 == clk_20 ; endproperty \n property name; @(negedge clk_signal_7) ( read_enable_1 ) == ( 7'bxxx11xx ) |-> rx_15 == data_16 && data_1 == err_8 && auth_13 == auth_7 ; endproperty \n property name; ( read_enable_1 ) != 7'b100010x && @(negedge clk_signal_7) ( read_enable_1 ) != 7'bxxx11xx  |-> sig_12 == fsm_3 && fsm_15 == tx_8 && reg_1 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "case ( output_control_9 ) \n   3'bxxx : begin\n     err_12 = clk_18\n     tx_12 = clk_13\n     sig_10 = sig_2;\n   end\n   default : begin \n     reg_9 <= chip_16\n     chip_9 <= cfg_4\n     chip_3 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( output_control_9 ) == ( 3'bxxx ) |-> err_12 == clk_18 && tx_12 == clk_13 && sig_10 == sig_2 ; endproperty \n property name; @(negedge mem_clock_3) ( output_control_9 ) != 3'bxxx  |-> reg_9 == chip_16 && chip_9 == cfg_4 && chip_3 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( write_enable_11 ) \n   5'b10011 : begin\n     reg_19 <= data_3\n     clk_2 <= fsm_10\n     rx_19 = fsm_14;\n   end\n   7'b0110001 : begin\n     core_2 <= fsm_17\n     rx_10 = rx_7\n     core_1 = chip_12;\n   end\n   5'bxx1x0 : begin\n     auth_8 <= chip_9\n     rst_10 = tx_10\n     rst_3 <= tx_19;\n   end\n   default : begin \n     clk_4 <= fsm_18\n     auth_16 = clk_15\n     chip_13 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_14) ( write_enable_11 ) == ( 5'b10011 ) |-> reg_19 == data_3 && clk_2 == fsm_10 && rx_19 == fsm_14 ; endproperty \n property name; @(negedge clk_out_14) ( write_enable_11 ) == ( 7'b0110001 ) |-> core_2 == fsm_17 && rx_10 == rx_7 && core_1 == chip_12 ; endproperty \n property name; @(negedge clk_out_14) ( write_enable_11 ) == ( 5'bxx1x0 ) |-> auth_8 == chip_9 && rst_10 == tx_10 && rst_3 == tx_19 ; endproperty \n property name; ( write_enable_11 ) != 5'b10011 && ( write_enable_11 ) != 7'b0110001 && @(negedge clk_out_14) ( write_enable_11 ) != 5'bxx1x0  |-> clk_4 == fsm_18 && auth_16 == clk_15 && chip_13 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "case ( read_data_13 ) \n   7'b1xx0011 : begin\n     sig_11 = rst_13\n     auth_10 <= reg_3\n     hw_2 = clk_10;\n   end\n   6'bx001xx : begin\n     fsm_14 = rx_1\n     rx_4 <= cfg_6\n     rx_5 = rst_17;\n   end\n   7'bx11x1xx : begin\n     cfg_12 = clk_1\n     sig_8 <= reg_16\n     rx_14 = data_18;\n   end\n   default : begin \n     fsm_19 <= tx_1\n     fsm_5 = err_20\n     sig_20 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( read_data_13 ) == ( 7'b1xx0011 ) |-> sig_11 == rst_13 && auth_10 == reg_3 && hw_2 == clk_10 ; endproperty \n property name; @(negedge pll_clk_13) ( read_data_13 ) == ( 6'bx001xx ) |-> fsm_14 == rx_1 && rx_4 == cfg_6 && rx_5 == rst_17 ; endproperty \n property name; @(negedge pll_clk_13) ( read_data_13 ) == ( 7'bx11x1xx ) |-> cfg_12 == clk_1 && sig_8 == reg_16 && rx_14 == data_18 ; endproperty \n property name; ( read_data_13 ) != 7'b1xx0011 && ( read_data_13 ) != 6'bx001xx && @(negedge pll_clk_13) ( read_data_13 ) != 7'bx11x1xx  |-> fsm_19 == tx_1 && fsm_5 == err_20 && sig_20 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( control_status_buffer_4 ) \n   6'h3e : begin\n     fsm_14 <= auth_5\n     chip_18 <= rx_7;\n   end\n   7'h69 : begin\n     rst_14 <= sig_5\n     err_11 = reg_9;\n   end\n   auth : begin\n     tx_7 <= core_15\n     chip_3 <= sig_4;\n   end\n   default : begin \n     data_2 = rst_2\n     sig_6 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_20) ( control_status_buffer_4 ) == ( 6'h3e ) |-> fsm_14 == auth_5 && chip_18 == rx_7 ; endproperty \n property name; @(negedge clock_source_20) ( control_status_buffer_4 ) == ( 7'h69 ) |-> rst_14 == sig_5 && err_11 == reg_9 ; endproperty \n property name; @(negedge clock_source_20) ( control_status_buffer_4 ) == ( auth ) |-> tx_7 == core_15 && chip_3 == sig_4 ; endproperty \n property name; ( control_status_buffer_4 ) != 6'h3e && ( control_status_buffer_4 ) != 7'h69 && @(negedge clock_source_20) ( control_status_buffer_4 ) != auth  |-> data_2 == rst_2 && sig_6 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "case ( interrupt_request_18 ) \n   7'bx101010 : begin\n     clk_19 = rx_1\n     fsm_15 = sig_7;\n   end\n   default : begin \n     sig_20 <= chip_9\n     reg_20 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_11) ( interrupt_request_18 ) == ( 7'bx101010 ) |-> clk_19 == rx_1 && fsm_15 == sig_7 ; endproperty \n property name; @(negedge bus_clock_11) ( interrupt_request_18 ) != 7'bx101010  |-> sig_20 == chip_9 && reg_20 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_11"
    },
    {
        "Code": "case ( control_status_buffer_15 ) \n   6'b0xx101 : begin\n     fsm_9 = clk_18\n     sig_10 <= tx_2;\n   end\n   6'h2a : begin\n     reg_4 = data_6\n     sig_1 <= hw_6;\n   end\n   7'b10xx010 : begin\n     cfg_10 = tx_7\n     core_17 <= rst_10;\n   end\n   default : begin \n     auth_14 = tx_12\n     core_6 <= hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_10) ( control_status_buffer_15 ) == ( 6'b0xx101 ) |-> fsm_9 == clk_18 && sig_10 == tx_2 ; endproperty \n property name; @(posedge clk_osc_10) ( control_status_buffer_15 ) == ( 6'h2a ) |-> reg_4 == data_6 && sig_1 == hw_6 ; endproperty \n property name; @(posedge clk_osc_10) ( control_status_buffer_15 ) == ( 7'b10xx010 ) |-> cfg_10 == tx_7 && core_17 == rst_10 ; endproperty \n property name; ( control_status_buffer_15 ) != 6'b0xx101 && ( control_status_buffer_15 ) != 6'h2a && @(posedge clk_osc_10) ( control_status_buffer_15 ) != 7'b10xx010  |-> auth_14 == tx_12 && core_6 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "case ( input_register_17 ) \n   data_12 : begin\n     chip_17 = chip_7\n     rx_14 = cfg_17;\n   end\n   6'bx0xxx0 : begin\n     data_12 = cfg_8\n     data_15 <= rx_5;\n   end\n   default : begin \n     err_11 = cfg_9\n     data_5 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_1) ( input_register_17 ) == ( data_12 ) |-> chip_17 == chip_7 && rx_14 == cfg_17 ; endproperty \n property name; @(negedge clock_ctrl_1) ( input_register_17 ) == ( 6'bx0xxx0 ) |-> data_12 == cfg_8 && data_15 == rx_5 ; endproperty \n property name; ( input_register_17 ) != data_12 && @(negedge clock_ctrl_1) ( input_register_17 ) != 6'bx0xxx0  |-> err_11 == cfg_9 && data_5 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   6'b1x0000 : begin\n     err_13 <= clk_9\n     core_17 = err_2\n     reg_12 <= reg_20;\n   end\n   default : begin \n     fsm_17 <= auth_15\n     data_10 = auth_20\n     err_5 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_20) ( input_buffer_14 ) == ( 6'b1x0000 ) |-> err_13 == clk_9 && core_17 == err_2 && reg_12 == reg_20 ; endproperty \n property name; @(posedge ref_clk_20) ( input_buffer_14 ) != 6'b1x0000  |-> fsm_17 == auth_15 && data_10 == auth_20 && err_5 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "case ( data_register_7 ) \n   7'b0xx0xx0 : begin\n     rst_6 = sig_4\n     cfg_14 <= clk_6;\n   end\n   7'h1 : begin\n     hw_17 = err_17\n     chip_14 <= fsm_3;\n   end\n   4'b0100 : begin\n     err_18 = cfg_6\n     rx_8 = clk_17;\n   end\n   default : begin \n     tx_11 = fsm_7\n     rx_1 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_6) ( data_register_7 ) == ( 7'b0xx0xx0 ) |-> rst_6 == sig_4 && cfg_14 == clk_6 ; endproperty \n property name; @(negedge clk_enable_6) ( data_register_7 ) == ( 7'h1 ) |-> hw_17 == err_17 && chip_14 == fsm_3 ; endproperty \n property name; @(negedge clk_enable_6) ( data_register_7 ) == ( 4'b0100 ) |-> err_18 == cfg_6 && rx_8 == clk_17 ; endproperty \n property name; ( data_register_7 ) != 7'b0xx0xx0 && ( data_register_7 ) != 7'h1 && @(negedge clk_enable_6) ( data_register_7 ) != 4'b0100  |-> tx_11 == fsm_7 && rx_1 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "case ( enable_10 ) \n   4'b0101 : begin\n     err_18 <= chip_17\n     rx_1 = err_3;\n   end\n   default : begin \n     chip_12 = clk_13\n     auth_18 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( enable_10 ) == ( 4'b0101 ) |-> err_18 == chip_17 && rx_1 == err_3 ; endproperty \n property name; @(posedge bus_clock_6) ( enable_10 ) != 4'b0101  |-> chip_12 == clk_13 && auth_18 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( control_buffer_2 ) \n   4'h6 : begin\n     rst_6 <= clk_1\n     core_8 <= clk_14;\n   end\n   7'b10x1010 : begin\n     auth_15 = tx_1\n     data_4 <= fsm_8;\n   end\n   7'b0110x11 : begin\n     reg_12 <= core_12\n     fsm_17 = auth_17;\n   end\n   default : begin \n     hw_12 = hw_12\n     fsm_19 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_14) ( control_buffer_2 ) == ( 4'h6 ) |-> rst_6 == clk_1 && core_8 == clk_14 ; endproperty \n property name; @(negedge clk_in_14) ( control_buffer_2 ) == ( 7'b10x1010 ) |-> auth_15 == tx_1 && data_4 == fsm_8 ; endproperty \n property name; @(negedge clk_in_14) ( control_buffer_2 ) == ( 7'b0110x11 ) |-> reg_12 == core_12 && fsm_17 == auth_17 ; endproperty \n property name; ( control_buffer_2 ) != 4'h6 && ( control_buffer_2 ) != 7'b10x1010 && @(negedge clk_in_14) ( control_buffer_2 ) != 7'b0110x11  |-> hw_12 == hw_12 && fsm_19 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "case ( interrupt_control_14 ) \n   5'b0000x : begin\n     reg_19 <= err_14\n     fsm_15 = rx_18\n     tx_12 = auth_10;\n   end\n   default : begin \n     fsm_20 <= reg_2\n     sig_8 <= tx_9\n     sig_20 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_8) ( interrupt_control_14 ) == ( 5'b0000x ) |-> reg_19 == err_14 && fsm_15 == rx_18 && tx_12 == auth_10 ; endproperty \n property name; @(negedge clk_enable_8) ( interrupt_control_14 ) != 5'b0000x  |-> fsm_20 == reg_2 && sig_8 == tx_9 && sig_20 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "case ( control_data_18 ) \n   3'bx1x : begin\n     rst_7 = sig_17\n     err_18 <= rst_15;\n   end\n   default : begin \n     auth_20 = hw_14\n     core_20 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_17) ( control_data_18 ) == ( 3'bx1x ) |-> rst_7 == sig_17 && err_18 == rst_15 ; endproperty \n property name; @(posedge ref_clk_17) ( control_data_18 ) != 3'bx1x  |-> auth_20 == hw_14 && core_20 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "case ( data_status_register_12 ) \n   7'h46 : begin\n     rst_9 <= sig_2\n     sig_15 <= rst_20\n     core_14 = core_17;\n   end\n   7'bxxxxxx0 : begin\n     chip_14 = hw_16\n     chip_17 = reg_9\n     auth_12 = err_18;\n   end\n   6'b0x1x0x : begin\n     hw_6 = fsm_11\n     chip_15 <= cfg_5\n     cfg_12 = err_14;\n   end\n   default : begin \n     auth_1 = reg_4\n     sig_16 = reg_16\n     chip_6 = clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_7) ( data_status_register_12 ) == ( 7'h46 ) |-> rst_9 == sig_2 && sig_15 == rst_20 && core_14 == core_17 ; endproperty \n property name; @(negedge bus_clock_7) ( data_status_register_12 ) == ( 7'bxxxxxx0 ) |-> chip_14 == hw_16 && chip_17 == reg_9 && auth_12 == err_18 ; endproperty \n property name; @(negedge bus_clock_7) ( data_status_register_12 ) == ( 6'b0x1x0x ) |-> hw_6 == fsm_11 && chip_15 == cfg_5 && cfg_12 == err_14 ; endproperty \n property name; ( data_status_register_12 ) != 7'h46 && ( data_status_register_12 ) != 7'bxxxxxx0 && @(negedge bus_clock_7) ( data_status_register_12 ) != 6'b0x1x0x  |-> auth_1 == reg_4 && sig_16 == reg_16 && chip_6 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "case ( address_register_19 ) \n   5'bx0110 : begin\n     clk_4 = auth_11\n     rx_18 <= fsm_6;\n   end\n   default : begin \n     auth_5 = rx_9\n     fsm_12 = rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( address_register_19 ) == ( 5'bx0110 ) |-> clk_4 == auth_11 && rx_18 == fsm_6 ; endproperty \n property name; @(negedge cpu_clock_16) ( address_register_19 ) != 5'bx0110  |-> auth_5 == rx_9 && fsm_12 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( valid_input_17 ) \n   7'b1011110 : begin\n     reg_7 = err_16\n     rx_9 <= sig_10;\n   end\n   6'h39 : begin\n     data_18 <= rx_6\n     data_14 <= err_20;\n   end\n   7'b0x00xx1 : begin\n     reg_3 <= rst_2\n     clk_16 = hw_13;\n   end\n   default : begin \n     tx_17 = hw_6\n     rst_8 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( valid_input_17 ) == ( 7'b1011110 ) |-> reg_7 == err_16 && rx_9 == sig_10 ; endproperty \n property name; @(posedge mem_clock_8) ( valid_input_17 ) == ( 6'h39 ) |-> data_18 == rx_6 && data_14 == err_20 ; endproperty \n property name; @(posedge mem_clock_8) ( valid_input_17 ) == ( 7'b0x00xx1 ) |-> reg_3 == rst_2 && clk_16 == hw_13 ; endproperty \n property name; ( valid_input_17 ) != 7'b1011110 && ( valid_input_17 ) != 6'h39 && @(posedge mem_clock_8) ( valid_input_17 ) != 7'b0x00xx1  |-> tx_17 == hw_6 && rst_8 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( control_data_1 ) \n   7'b0x0x1x1 : begin\n     rst_12 <= cfg_1\n     clk_1 = rx_4;\n   end\n   6'b0x0x1x : begin\n     chip_9 <= clk_7\n     tx_13 <= data_4;\n   end\n   default : begin \n     clk_14 <= clk_11\n     data_12 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_12) ( control_data_1 ) == ( 7'b0x0x1x1 ) |-> rst_12 == cfg_1 && clk_1 == rx_4 ; endproperty \n property name; @(posedge clk_enable_12) ( control_data_1 ) == ( 6'b0x0x1x ) |-> chip_9 == clk_7 && tx_13 == data_4 ; endproperty \n property name; ( control_data_1 ) != 7'b0x0x1x1 && @(posedge clk_enable_12) ( control_data_1 ) != 6'b0x0x1x  |-> clk_14 == clk_11 && data_12 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "case ( status_output_2 ) \n   7'b0100110 : begin\n     rst_15 = sig_18\n     err_5 = tx_1;\n   end\n   default : begin \n     cfg_12 <= reg_20\n     hw_16 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( status_output_2 ) == ( 7'b0100110 ) |-> rst_15 == sig_18 && err_5 == tx_1 ; endproperty \n property name; @(negedge clock_div_13) ( status_output_2 ) != 7'b0100110  |-> cfg_12 == reg_20 && hw_16 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( busy_signal_18 ) \n   6'b000100 : begin\n     data_10 = data_1\n     hw_20 <= cfg_18;\n   end\n   default : begin \n     hw_17 <= data_20\n     rx_9 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_14) ( busy_signal_18 ) == ( 6'b000100 ) |-> data_10 == data_1 && hw_20 == cfg_18 ; endproperty \n property name; @(negedge cpu_clock_14) ( busy_signal_18 ) != 6'b000100  |-> hw_17 == data_20 && rx_9 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "case ( input_register_14 ) \n   4'hc : begin\n     hw_5 = auth_1\n     auth_12 = data_7;\n   end\n   cfg_9 : begin\n     cfg_12 <= chip_10\n     cfg_11 = auth_11;\n   end\n   default : begin \n     data_2 = cfg_15\n     hw_15 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_2) ( input_register_14 ) == ( 4'hc ) |-> hw_5 == auth_1 && auth_12 == data_7 ; endproperty \n property name; @(posedge clk_out_2) ( input_register_14 ) == ( cfg_9 ) |-> cfg_12 == chip_10 && cfg_11 == auth_11 ; endproperty \n property name; ( input_register_14 ) != 4'hc && @(posedge clk_out_2) ( input_register_14 ) != cfg_9  |-> data_2 == cfg_15 && hw_15 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_2"
    },
    {
        "Code": "case ( input_data_15 ) \n   7'b10x10xx : begin\n     rst_7 = err_17\n     rx_7 = fsm_13;\n   end\n   5'h7 : begin\n     rx_14 = auth_11\n     rst_13 = err_19;\n   end\n   7'b11x11x1 : begin\n     cfg_17 = data_14\n     auth_5 <= rx_3;\n   end\n   default : begin \n     cfg_13 <= sig_4\n     sig_7 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_5) ( input_data_15 ) == ( 7'b10x10xx ) |-> rst_7 == err_17 && rx_7 == fsm_13 ; endproperty \n property name; @(negedge clk_in_5) ( input_data_15 ) == ( 5'h7 ) |-> rx_14 == auth_11 && rst_13 == err_19 ; endproperty \n property name; @(negedge clk_in_5) ( input_data_15 ) == ( 7'b11x11x1 ) |-> cfg_17 == data_14 && auth_5 == rx_3 ; endproperty \n property name; ( input_data_15 ) != 7'b10x10xx && ( input_data_15 ) != 5'h7 && @(negedge clk_in_5) ( input_data_15 ) != 7'b11x11x1  |-> cfg_13 == sig_4 && sig_7 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "case ( output_register_status_17 ) \n   6'h10 : begin\n     chip_8 <= hw_15\n     rst_9 = sig_4;\n   end\n   default : begin \n     reg_17 <= rst_15\n     auth_11 <= hw_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_3) ( output_register_status_17 ) == ( 6'h10 ) |-> chip_8 == hw_15 && rst_9 == sig_4 ; endproperty \n property name; @(posedge pll_clk_3) ( output_register_status_17 ) != 6'h10  |-> reg_17 == rst_15 && auth_11 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_3"
    },
    {
        "Code": "case ( output_data_10 ) \n   7'h3f : begin\n     rx_13 = core_9\n     tx_3 <= auth_5;\n   end\n   default : begin \n     cfg_12 = tx_9\n     data_1 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( output_data_10 ) == ( 7'h3f ) |-> rx_13 == core_9 && tx_3 == auth_5 ; endproperty \n property name; @(negedge fast_clk_16) ( output_data_10 ) != 7'h3f  |-> cfg_12 == tx_9 && data_1 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( data_register_status_13 ) \n   5'bx0x00 : begin\n     reg_6 <= clk_4\n     sig_16 <= chip_20\n     err_17 = cfg_2;\n   end\n   6'h31 : begin\n     sig_10 = sig_4\n     tx_17 = data_7\n     auth_18 <= clk_2;\n   end\n   7'hf : begin\n     tx_11 = fsm_3\n     auth_8 = auth_11\n     hw_18 <= hw_12;\n   end\n   default : begin \n     fsm_6 <= tx_16\n     rx_13 <= hw_20\n     chip_10 <= tx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_18) ( data_register_status_13 ) == ( 5'bx0x00 ) |-> reg_6 == clk_4 && sig_16 == chip_20 && err_17 == cfg_2 ; endproperty \n property name; @(negedge clk_in_18) ( data_register_status_13 ) == ( 6'h31 ) |-> sig_10 == sig_4 && tx_17 == data_7 && auth_18 == clk_2 ; endproperty \n property name; @(negedge clk_in_18) ( data_register_status_13 ) == ( 7'hf ) |-> tx_11 == fsm_3 && auth_8 == auth_11 && hw_18 == hw_12 ; endproperty \n property name; ( data_register_status_13 ) != 5'bx0x00 && ( data_register_status_13 ) != 6'h31 && @(negedge clk_in_18) ( data_register_status_13 ) != 7'hf  |-> fsm_6 == tx_16 && rx_13 == hw_20 && chip_10 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "case ( address_status_16 ) \n   7'h16 : begin\n     rst_13 = rx_1\n     clk_17 = chip_19\n     rst_20 <= tx_2;\n   end\n   7'b1011100 : begin\n     hw_1 <= data_18\n     data_12 = tx_6\n     fsm_14 = chip_3;\n   end\n   default : begin \n     rst_8 = sig_11\n     sig_16 = rst_14\n     clk_15 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_9) ( address_status_16 ) == ( 7'h16 ) |-> rst_13 == rx_1 && clk_17 == chip_19 && rst_20 == tx_2 ; endproperty \n property name; @(negedge clk_enable_9) ( address_status_16 ) == ( 7'b1011100 ) |-> hw_1 == data_18 && data_12 == tx_6 && fsm_14 == chip_3 ; endproperty \n property name; ( address_status_16 ) != 7'h16 && @(negedge clk_enable_9) ( address_status_16 ) != 7'b1011100  |-> rst_8 == sig_11 && sig_16 == rst_14 && clk_15 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "case ( data_register_status_10 ) \n   6'b010010 : begin\n     tx_4 = rx_1\n     hw_19 = sig_7;\n   end\n   default : begin \n     err_1 <= rx_14\n     sig_19 = sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_16) ( data_register_status_10 ) == ( 6'b010010 ) |-> tx_4 == rx_1 && hw_19 == sig_7 ; endproperty \n property name; @(posedge clk_reset_16) ( data_register_status_10 ) != 6'b010010  |-> err_1 == rx_14 && sig_19 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   7'b00000x0 : begin\n     fsm_12 <= rx_2\n     tx_20 <= reg_16\n     hw_18 = fsm_6;\n   end\n   6'bx0xxx0 : begin\n     rst_4 = core_5\n     rx_8 = err_16\n     rst_8 = auth_20;\n   end\n   7'b100111x : begin\n     cfg_15 = reg_4\n     core_15 = err_15\n     rst_9 <= data_11;\n   end\n   default : begin \n     data_16 <= sig_11\n     tx_19 <= rst_13\n     data_5 <= rx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_20) ( acknowledge_14 ) == ( 7'b00000x0 ) |-> fsm_12 == rx_2 && tx_20 == reg_16 && hw_18 == fsm_6 ; endproperty \n property name; @(negedge clk_enable_20) ( acknowledge_14 ) == ( 6'bx0xxx0 ) |-> rst_4 == core_5 && rx_8 == err_16 && rst_8 == auth_20 ; endproperty \n property name; @(negedge clk_enable_20) ( acknowledge_14 ) == ( 7'b100111x ) |-> cfg_15 == reg_4 && core_15 == err_15 && rst_9 == data_11 ; endproperty \n property name; ( acknowledge_14 ) != 7'b00000x0 && ( acknowledge_14 ) != 6'bx0xxx0 && @(negedge clk_enable_20) ( acknowledge_14 ) != 7'b100111x  |-> data_16 == sig_11 && tx_19 == rst_13 && data_5 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_20"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   7'b1x01x10 : begin\n     tx_3 = reg_18\n     data_11 = err_13\n     data_15 = fsm_12;\n   end\n   4'b0001 : begin\n     rx_3 = auth_1\n     cfg_12 <= data_6\n     clk_7 <= cfg_5;\n   end\n   default : begin \n     data_5 <= err_17\n     reg_11 = sig_10\n     rst_12 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_13) ( output_buffer_status_7 ) == ( 7'b1x01x10 ) |-> tx_3 == reg_18 && data_11 == err_13 && data_15 == fsm_12 ; endproperty \n property name; @(posedge clk_out_13) ( output_buffer_status_7 ) == ( 4'b0001 ) |-> rx_3 == auth_1 && cfg_12 == data_6 && clk_7 == cfg_5 ; endproperty \n property name; ( output_buffer_status_7 ) != 7'b1x01x10 && @(posedge clk_out_13) ( output_buffer_status_7 ) != 4'b0001  |-> data_5 == err_17 && reg_11 == sig_10 && rst_12 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "case ( data_buffer_8 ) \n   5'h17 : begin\n     rx_6 = tx_20\n     core_6 <= clk_3;\n   end\n   5'hxb : begin\n     data_1 = rst_1\n     tx_2 = chip_4;\n   end\n   6'b111001 : begin\n     sig_19 = data_17\n     core_12 = rx_7;\n   end\n   default : begin \n     hw_20 <= tx_7\n     reg_13 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_4) ( data_buffer_8 ) == ( 5'h17 ) |-> rx_6 == tx_20 && core_6 == clk_3 ; endproperty \n property name; @(negedge clk_signal_4) ( data_buffer_8 ) == ( 5'hxb ) |-> data_1 == rst_1 && tx_2 == chip_4 ; endproperty \n property name; @(negedge clk_signal_4) ( data_buffer_8 ) == ( 6'b111001 ) |-> sig_19 == data_17 && core_12 == rx_7 ; endproperty \n property name; ( data_buffer_8 ) != 5'h17 && ( data_buffer_8 ) != 5'hxb && @(negedge clk_signal_4) ( data_buffer_8 ) != 6'b111001  |-> hw_20 == tx_7 && reg_13 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "case ( instruction_11 ) \n   7'h1a : begin\n     fsm_16 <= err_19\n     core_2 = core_4\n     clk_19 <= auth_13;\n   end\n   7'b00111x0 : begin\n     tx_14 = sig_7\n     sig_5 <= cfg_6\n     rst_15 <= fsm_14;\n   end\n   default : begin \n     sig_18 <= reg_16\n     err_12 = chip_10\n     auth_15 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( instruction_11 ) == ( 7'h1a ) |-> fsm_16 == err_19 && core_2 == core_4 && clk_19 == auth_13 ; endproperty \n property name; @(posedge pll_clk_6) ( instruction_11 ) == ( 7'b00111x0 ) |-> tx_14 == sig_7 && sig_5 == cfg_6 && rst_15 == fsm_14 ; endproperty \n property name; ( instruction_11 ) != 7'h1a && @(posedge pll_clk_6) ( instruction_11 ) != 7'b00111x0  |-> sig_18 == reg_16 && err_12 == chip_10 && auth_15 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( output_register_14 ) \n   7'b0xxxxx0 : begin\n     err_11 = fsm_8\n     reg_11 <= fsm_18\n     hw_18 <= tx_19;\n   end\n   7'b1110101 : begin\n     reg_2 <= chip_9\n     rx_14 = hw_17\n     chip_1 = rst_10;\n   end\n   default : begin \n     hw_16 <= clk_2\n     cfg_3 <= rst_9\n     data_4 <= err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_11) ( output_register_14 ) == ( 7'b0xxxxx0 ) |-> err_11 == fsm_8 && reg_11 == fsm_18 && hw_18 == tx_19 ; endproperty \n property name; @(negedge clk_reset_11) ( output_register_14 ) == ( 7'b1110101 ) |-> reg_2 == chip_9 && rx_14 == hw_17 && chip_1 == rst_10 ; endproperty \n property name; ( output_register_14 ) != 7'b0xxxxx0 && @(negedge clk_reset_11) ( output_register_14 ) != 7'b1110101  |-> hw_16 == clk_2 && cfg_3 == rst_9 && data_4 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "case ( control_register_status_status_1 ) \n   7'h5x : begin\n     chip_9 = fsm_4\n     sig_17 = err_6;\n   end\n   default : begin \n     clk_19 = cfg_9\n     auth_13 <= sig_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( control_register_status_status_1 ) == ( 7'h5x ) |-> chip_9 == fsm_4 && sig_17 == err_6 ; endproperty \n property name; @(posedge clk_out_3) ( control_register_status_status_1 ) != 7'h5x  |-> clk_19 == cfg_9 && auth_13 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( read_data_19 ) \n   5'bx1x01 : begin\n     tx_9 <= data_14\n     reg_12 = reg_8;\n   end\n   6'h2a : begin\n     data_2 <= hw_11\n     sig_4 <= rst_13;\n   end\n   5'h14 : begin\n     rst_15 <= reg_11\n     clk_8 = rx_4;\n   end\n   default : begin \n     rst_7 = core_6\n     err_7 = err_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_10) ( read_data_19 ) == ( 5'bx1x01 ) |-> tx_9 == data_14 && reg_12 == reg_8 ; endproperty \n property name; @(negedge cpu_clock_10) ( read_data_19 ) == ( 6'h2a ) |-> data_2 == hw_11 && sig_4 == rst_13 ; endproperty \n property name; @(negedge cpu_clock_10) ( read_data_19 ) == ( 5'h14 ) |-> rst_15 == reg_11 && clk_8 == rx_4 ; endproperty \n property name; ( read_data_19 ) != 5'bx1x01 && ( read_data_19 ) != 6'h2a && @(negedge cpu_clock_10) ( read_data_19 ) != 5'h14  |-> rst_7 == core_6 && err_7 == err_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_10"
    },
    {
        "Code": "case ( status_buffer_20 ) \n   5'bx0x0x : begin\n     data_20 = sig_20\n     rst_11 <= rst_20\n     core_18 = cfg_18;\n   end\n   3'bx11 : begin\n     rx_6 <= data_18\n     rst_19 <= core_10\n     chip_15 = core_19;\n   end\n   default : begin \n     fsm_18 = fsm_17\n     cfg_3 <= fsm_16\n     cfg_6 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_15) ( status_buffer_20 ) == ( 5'bx0x0x ) |-> data_20 == sig_20 && rst_11 == rst_20 && core_18 == cfg_18 ; endproperty \n property name; @(negedge pll_clk_15) ( status_buffer_20 ) == ( 3'bx11 ) |-> rx_6 == data_18 && rst_19 == core_10 && chip_15 == core_19 ; endproperty \n property name; ( status_buffer_20 ) != 5'bx0x0x && @(negedge pll_clk_15) ( status_buffer_20 ) != 3'bx11  |-> fsm_18 == fsm_17 && cfg_3 == fsm_16 && cfg_6 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "case ( start_address_16 ) \n   6'b1xxxxx : begin\n     hw_9 <= sig_11\n     clk_11 = rx_9;\n   end\n   default : begin \n     chip_16 = err_14\n     rx_19 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_7) ( start_address_16 ) == ( 6'b1xxxxx ) |-> hw_9 == sig_11 && clk_11 == rx_9 ; endproperty \n property name; @(negedge clock_ctrl_7) ( start_address_16 ) != 6'b1xxxxx  |-> chip_16 == err_14 && rx_19 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "case ( output_data_2 ) \n   7'b01xx0x1 : begin\n     sig_2 <= rst_8\n     cfg_4 <= tx_6\n     fsm_3 = cfg_16;\n   end\n   default : begin \n     sig_17 <= chip_14\n     reg_13 <= fsm_7\n     rst_2 = chip_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_1) ( output_data_2 ) == ( 7'b01xx0x1 ) |-> sig_2 == rst_8 && cfg_4 == tx_6 && fsm_3 == cfg_16 ; endproperty \n property name; @(posedge core_clock_1) ( output_data_2 ) != 7'b01xx0x1  |-> sig_17 == chip_14 && reg_13 == fsm_7 && rst_2 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "case ( start_bit_18 ) \n   7'h23 : begin\n     reg_14 <= hw_8\n     rst_15 <= chip_20;\n   end\n   4'h6 : begin\n     core_7 = data_9\n     core_8 = core_15;\n   end\n   default : begin \n     core_2 = auth_19\n     err_1 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_10) ( start_bit_18 ) == ( 7'h23 ) |-> reg_14 == hw_8 && rst_15 == chip_20 ; endproperty \n property name; @(negedge async_clk_10) ( start_bit_18 ) == ( 4'h6 ) |-> core_7 == data_9 && core_8 == core_15 ; endproperty \n property name; ( start_bit_18 ) != 7'h23 && @(negedge async_clk_10) ( start_bit_18 ) != 4'h6  |-> core_2 == auth_19 && err_1 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "case ( status_register_9 ) \n   rx_16 : begin\n     hw_9 <= core_16\n     auth_3 <= reg_17\n     tx_20 <= reg_9;\n   end\n   7'h34 : begin\n     core_14 = tx_3\n     fsm_14 <= data_11\n     tx_14 <= data_8;\n   end\n   default : begin \n     err_20 <= tx_7\n     data_2 = fsm_15\n     core_12 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_3) ( status_register_9 ) == ( rx_16 ) |-> hw_9 == core_16 && auth_3 == reg_17 && tx_20 == reg_9 ; endproperty \n property name; @(posedge ref_clk_3) ( status_register_9 ) == ( 7'h34 ) |-> core_14 == tx_3 && fsm_14 == data_11 && tx_14 == data_8 ; endproperty \n property name; ( status_register_9 ) != rx_16 && @(posedge ref_clk_3) ( status_register_9 ) != 7'h34  |-> err_20 == tx_7 && data_2 == fsm_15 && core_12 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "case ( output_control_10 ) \n   7'b1x1011x : begin\n     chip_7 = rst_10\n     fsm_15 = reg_13;\n   end\n   default : begin \n     chip_11 = hw_11\n     cfg_14 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_18) ( output_control_10 ) == ( 7'b1x1011x ) |-> chip_7 == rst_10 && fsm_15 == reg_13 ; endproperty \n property name; @(negedge clock_ctrl_18) ( output_control_10 ) != 7'b1x1011x  |-> chip_11 == hw_11 && cfg_14 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "case ( address_status_15 ) \n   6'h33 : begin\n     rst_13 <= err_17\n     tx_18 = clk_1;\n   end\n   7'b0x0xx0x : begin\n     cfg_16 <= hw_14\n     data_19 <= cfg_12;\n   end\n   default : begin \n     fsm_7 = auth_8\n     clk_4 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_4) ( address_status_15 ) == ( 6'h33 ) |-> rst_13 == err_17 && tx_18 == clk_1 ; endproperty \n property name; @(posedge clock_source_4) ( address_status_15 ) == ( 7'b0x0xx0x ) |-> cfg_16 == hw_14 && data_19 == cfg_12 ; endproperty \n property name; ( address_status_15 ) != 6'h33 && @(posedge clock_source_4) ( address_status_15 ) != 7'b0x0xx0x  |-> fsm_7 == auth_8 && clk_4 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_4"
    },
    {
        "Code": "case ( flag_register_12 ) \n   4'b001x : begin\n     fsm_11 <= chip_17\n     auth_14 <= reg_5;\n   end\n   7'b0x1xx0x : begin\n     sig_6 <= rx_16\n     hw_3 = chip_2;\n   end\n   7'bx1x01x0 : begin\n     fsm_3 = core_5\n     reg_12 = cfg_10;\n   end\n   default : begin \n     tx_2 = auth_4\n     data_10 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( flag_register_12 ) == ( 4'b001x ) |-> fsm_11 == chip_17 && auth_14 == reg_5 ; endproperty \n property name; @(negedge clk_in_19) ( flag_register_12 ) == ( 7'b0x1xx0x ) |-> sig_6 == rx_16 && hw_3 == chip_2 ; endproperty \n property name; @(negedge clk_in_19) ( flag_register_12 ) == ( 7'bx1x01x0 ) |-> fsm_3 == core_5 && reg_12 == cfg_10 ; endproperty \n property name; ( flag_register_12 ) != 4'b001x && ( flag_register_12 ) != 7'b0x1xx0x && @(negedge clk_in_19) ( flag_register_12 ) != 7'bx1x01x0  |-> tx_2 == auth_4 && data_10 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( address_status_7 ) \n   7'h4f : begin\n     data_17 <= sig_1\n     data_15 = data_7;\n   end\n   default : begin \n     reg_19 <= chip_18\n     reg_19 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_11) ( address_status_7 ) == ( 7'h4f ) |-> data_17 == sig_1 && data_15 == data_7 ; endproperty \n property name; @(posedge clock_ctrl_11) ( address_status_7 ) != 7'h4f  |-> reg_19 == chip_18 && reg_19 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "case ( valid_input_12 ) \n   7'bx1xxx00 : begin\n     tx_2 <= rst_17\n     tx_4 <= tx_8\n     err_13 <= chip_13;\n   end\n   7'bx00x001 : begin\n     rx_5 <= cfg_18\n     core_6 <= reg_11\n     tx_11 <= rx_2;\n   end\n   default : begin \n     hw_14 <= rx_9\n     reg_6 <= rst_9\n     rx_3 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( valid_input_12 ) == ( 7'bx1xxx00 ) |-> tx_2 == rst_17 && tx_4 == tx_8 && err_13 == chip_13 ; endproperty \n property name; @(posedge clk_signal_12) ( valid_input_12 ) == ( 7'bx00x001 ) |-> rx_5 == cfg_18 && core_6 == reg_11 && tx_11 == rx_2 ; endproperty \n property name; ( valid_input_12 ) != 7'bx1xxx00 && @(posedge clk_signal_12) ( valid_input_12 ) != 7'bx00x001  |-> hw_14 == rx_9 && reg_6 == rst_9 && rx_3 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   6'b010101 : begin\n     rst_5 <= reg_3\n     tx_12 = hw_6\n     tx_4 <= reg_6;\n   end\n   default : begin \n     core_2 = cfg_11\n     clk_5 <= fsm_8\n     rst_15 = sig_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_17) ( acknowledge_4 ) == ( 6'b010101 ) |-> rst_5 == reg_3 && tx_12 == hw_6 && tx_4 == reg_6 ; endproperty \n property name; @(negedge clk_osc_17) ( acknowledge_4 ) != 6'b010101  |-> core_2 == cfg_11 && clk_5 == fsm_8 && rst_15 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   6'bx11000 : begin\n     reg_7 = hw_3\n     auth_18 = sig_17\n     err_13 <= chip_8;\n   end\n   7'b0101101 : begin\n     chip_5 = fsm_19\n     reg_1 = auth_19\n     hw_17 <= core_14;\n   end\n   7'h40 : begin\n     core_4 = err_17\n     sig_9 = cfg_2\n     hw_19 = hw_1;\n   end\n   default : begin \n     reg_15 <= cfg_8\n     tx_18 = core_11\n     fsm_10 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( interrupt_enable_14 ) == ( 6'bx11000 ) |-> reg_7 == hw_3 && auth_18 == sig_17 && err_13 == chip_8 ; endproperty \n property name; @(posedge clk_out_1) ( interrupt_enable_14 ) == ( 7'b0101101 ) |-> chip_5 == fsm_19 && reg_1 == auth_19 && hw_17 == core_14 ; endproperty \n property name; @(posedge clk_out_1) ( interrupt_enable_14 ) == ( 7'h40 ) |-> core_4 == err_17 && sig_9 == cfg_2 && hw_19 == hw_1 ; endproperty \n property name; ( interrupt_enable_14 ) != 6'bx11000 && ( interrupt_enable_14 ) != 7'b0101101 && @(posedge clk_out_1) ( interrupt_enable_14 ) != 7'h40  |-> reg_15 == cfg_8 && tx_18 == core_11 && fsm_10 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( input_ready_15 ) \n   3'b111 : begin\n     rx_16 <= rst_18\n     sig_5 <= clk_19;\n   end\n   default : begin \n     fsm_12 <= clk_6\n     reg_1 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_8) ( input_ready_15 ) == ( 3'b111 ) |-> rx_16 == rst_18 && sig_5 == clk_19 ; endproperty \n property name; @(negedge clock_source_8) ( input_ready_15 ) != 3'b111  |-> fsm_12 == clk_6 && reg_1 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_8"
    },
    {
        "Code": "case ( control_flag_register_5 ) \n   6'b111110 : begin\n     err_16 = hw_15\n     rst_20 <= rst_9;\n   end\n   7'b11000xx : begin\n     tx_14 = fsm_18\n     chip_10 <= auth_4;\n   end\n   default : begin \n     cfg_20 <= clk_17\n     reg_8 = sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( control_flag_register_5 ) == ( 6'b111110 ) |-> err_16 == hw_15 && rst_20 == rst_9 ; endproperty \n property name; @(posedge fast_clk_3) ( control_flag_register_5 ) == ( 7'b11000xx ) |-> tx_14 == fsm_18 && chip_10 == auth_4 ; endproperty \n property name; ( control_flag_register_5 ) != 6'b111110 && @(posedge fast_clk_3) ( control_flag_register_5 ) != 7'b11000xx  |-> cfg_20 == clk_17 && reg_8 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( status_buffer_18 ) \n   7'bxxx0010 : begin\n     rx_18 = fsm_16\n     data_18 <= tx_6;\n   end\n   7'hd : begin\n     tx_8 = rst_19\n     data_20 <= auth_9;\n   end\n   default : begin \n     reg_19 <= rx_7\n     reg_14 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_1) ( status_buffer_18 ) == ( 7'bxxx0010 ) |-> rx_18 == fsm_16 && data_18 == tx_6 ; endproperty \n property name; @(posedge bus_clock_1) ( status_buffer_18 ) == ( 7'hd ) |-> tx_8 == rst_19 && data_20 == auth_9 ; endproperty \n property name; ( status_buffer_18 ) != 7'bxxx0010 && @(posedge bus_clock_1) ( status_buffer_18 ) != 7'hd  |-> reg_19 == rx_7 && reg_14 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "case ( command_status_9 ) \n   6'b0010xx : begin\n     auth_4 = tx_16\n     cfg_8 <= sig_14\n     hw_10 <= tx_10;\n   end\n   7'h12 : begin\n     fsm_8 = cfg_19\n     err_9 <= sig_18\n     tx_11 <= reg_1;\n   end\n   6'bxx11x1 : begin\n     auth_17 <= fsm_15\n     fsm_7 <= data_5\n     reg_9 = cfg_17;\n   end\n   default : begin \n     reg_19 <= tx_8\n     rst_12 = tx_6\n     fsm_16 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_9) ( command_status_9 ) == ( 6'b0010xx ) |-> auth_4 == tx_16 && cfg_8 == sig_14 && hw_10 == tx_10 ; endproperty \n property name; @(posedge mem_clock_9) ( command_status_9 ) == ( 7'h12 ) |-> fsm_8 == cfg_19 && err_9 == sig_18 && tx_11 == reg_1 ; endproperty \n property name; @(posedge mem_clock_9) ( command_status_9 ) == ( 6'bxx11x1 ) |-> auth_17 == fsm_15 && fsm_7 == data_5 && reg_9 == cfg_17 ; endproperty \n property name; ( command_status_9 ) != 6'b0010xx && ( command_status_9 ) != 7'h12 && @(posedge mem_clock_9) ( command_status_9 ) != 6'bxx11x1  |-> reg_19 == tx_8 && rst_12 == tx_6 && fsm_16 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "case ( input_buffer_16 ) \n   5'bxx101 : begin\n     auth_11 = rst_1\n     data_4 <= sig_18;\n   end\n   default : begin \n     cfg_13 = auth_18\n     hw_19 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_9) ( input_buffer_16 ) == ( 5'bxx101 ) |-> auth_11 == rst_1 && data_4 == sig_18 ; endproperty \n property name; @(posedge sys_clk_9) ( input_buffer_16 ) != 5'bxx101  |-> cfg_13 == auth_18 && hw_19 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "case ( read_data_18 ) \n   5'bxx011 : begin\n     core_16 = tx_17\n     rst_17 = fsm_17;\n   end\n   7'h66 : begin\n     auth_15 <= sig_11\n     err_8 = rx_3;\n   end\n   default : begin \n     cfg_13 <= tx_1\n     cfg_8 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( read_data_18 ) == ( 5'bxx011 ) |-> core_16 == tx_17 && rst_17 == fsm_17 ; endproperty \n property name; @(negedge mem_clock_4) ( read_data_18 ) == ( 7'h66 ) |-> auth_15 == sig_11 && err_8 == rx_3 ; endproperty \n property name; ( read_data_18 ) != 5'bxx011 && @(negedge mem_clock_4) ( read_data_18 ) != 7'h66  |-> cfg_13 == tx_1 && cfg_8 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( start_bit_12 ) \n   7'b1x0x01x : begin\n     cfg_10 = core_4\n     sig_11 = fsm_13;\n   end\n   default : begin \n     tx_14 <= auth_19\n     reg_16 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_19) ( start_bit_12 ) == ( 7'b1x0x01x ) |-> cfg_10 == core_4 && sig_11 == fsm_13 ; endproperty \n property name; @(posedge clock_div_19) ( start_bit_12 ) != 7'b1x0x01x  |-> tx_14 == auth_19 && reg_16 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_19"
    },
    {
        "Code": "case ( write_complete_10 ) \n   6'b1x0x00 : begin\n     hw_9 <= chip_2\n     chip_19 = rst_2\n     err_10 = data_4;\n   end\n   default : begin \n     auth_4 <= err_17\n     auth_18 = reg_3\n     reg_16 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( write_complete_10 ) == ( 6'b1x0x00 ) |-> hw_9 == chip_2 && chip_19 == rst_2 && err_10 == data_4 ; endproperty \n property name; @(posedge main_clk_14) ( write_complete_10 ) != 6'b1x0x00  |-> auth_4 == err_17 && auth_18 == reg_3 && reg_16 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'b1100xx : begin\n     sig_15 <= sig_9\n     reg_10 <= tx_18\n     fsm_11 <= tx_9;\n   end\n   3'h7 : begin\n     reg_13 = chip_15\n     clk_6 = err_4\n     reg_19 = tx_19;\n   end\n   default : begin \n     err_13 <= rst_15\n     data_13 <= data_9\n     clk_1 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_14) ( end_address_18 ) == ( 6'b1100xx ) |-> sig_15 == sig_9 && reg_10 == tx_18 && fsm_11 == tx_9 ; endproperty \n property name; @(negedge pll_clk_14) ( end_address_18 ) == ( 3'h7 ) |-> reg_13 == chip_15 && clk_6 == err_4 && reg_19 == tx_19 ; endproperty \n property name; ( end_address_18 ) != 6'b1100xx && @(negedge pll_clk_14) ( end_address_18 ) != 3'h7  |-> err_13 == rst_15 && data_13 == data_9 && clk_1 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "case ( input_data_3 ) \n   3'b000 : begin\n     hw_11 = err_16\n     data_6 = cfg_5\n     rx_6 = fsm_13;\n   end\n   7'h2 : begin\n     err_18 = rx_13\n     tx_11 = tx_20\n     data_5 = core_20;\n   end\n   default : begin \n     tx_10 <= chip_16\n     rx_19 = sig_6\n     rx_20 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( input_data_3 ) == ( 3'b000 ) |-> hw_11 == err_16 && data_6 == cfg_5 && rx_6 == fsm_13 ; endproperty \n property name; @(posedge clk_osc_19) ( input_data_3 ) == ( 7'h2 ) |-> err_18 == rx_13 && tx_11 == tx_20 && data_5 == core_20 ; endproperty \n property name; ( input_data_3 ) != 3'b000 && @(posedge clk_osc_19) ( input_data_3 ) != 7'h2  |-> tx_10 == chip_16 && rx_19 == sig_6 && rx_20 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( control_output_5 ) \n   6'bxxx0xx : begin\n     rx_14 = auth_7\n     rx_12 = hw_4\n     auth_18 = auth_12;\n   end\n   reg_1 : begin\n     data_15 = cfg_18\n     rx_9 <= data_10\n     data_7 = clk_19;\n   end\n   7'bx01x000 : begin\n     reg_13 = sig_7\n     reg_3 <= sig_16\n     core_5 = auth_14;\n   end\n   default : begin \n     clk_3 = rx_15\n     clk_9 <= tx_17\n     reg_7 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_18) ( control_output_5 ) == ( 6'bxxx0xx ) |-> rx_14 == auth_7 && rx_12 == hw_4 && auth_18 == auth_12 ; endproperty \n property name; @(posedge clk_osc_18) ( control_output_5 ) == ( reg_1 ) |-> data_15 == cfg_18 && rx_9 == data_10 && data_7 == clk_19 ; endproperty \n property name; @(posedge clk_osc_18) ( control_output_5 ) == ( 7'bx01x000 ) |-> reg_13 == sig_7 && reg_3 == sig_16 && core_5 == auth_14 ; endproperty \n property name; ( control_output_5 ) != 6'bxxx0xx && ( control_output_5 ) != reg_1 && @(posedge clk_osc_18) ( control_output_5 ) != 7'bx01x000  |-> clk_3 == rx_15 && clk_9 == tx_17 && reg_7 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "case ( input_register_16 ) \n   4'bxx00 : begin\n     clk_3 <= fsm_8\n     hw_15 <= reg_7;\n   end\n   default : begin \n     rx_8 = clk_2\n     auth_1 <= chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_10) ( input_register_16 ) == ( 4'bxx00 ) |-> clk_3 == fsm_8 && hw_15 == reg_7 ; endproperty \n property name; @(negedge clk_reset_10) ( input_register_16 ) != 4'bxx00  |-> rx_8 == clk_2 && auth_1 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_10"
    },
    {
        "Code": "case ( data_register_status_20 ) \n   7'b1x01001 : begin\n     reg_15 = tx_18\n     chip_4 <= tx_9\n     rst_6 <= fsm_9;\n   end\n   default : begin \n     sig_6 <= hw_4\n     chip_19 = fsm_18\n     clk_10 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_2) ( data_register_status_20 ) == ( 7'b1x01001 ) |-> reg_15 == tx_18 && chip_4 == tx_9 && rst_6 == fsm_9 ; endproperty \n property name; @(posedge bus_clock_2) ( data_register_status_20 ) != 7'b1x01001  |-> sig_6 == hw_4 && chip_19 == fsm_18 && clk_10 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_2"
    },
    {
        "Code": "case ( acknowledge_20 ) \n   7'b1xx0000 : begin\n     clk_15 <= clk_18\n     reg_4 <= fsm_4\n     core_19 <= sig_17;\n   end\n   default : begin \n     tx_11 <= rx_2\n     tx_19 <= data_15\n     err_1 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( acknowledge_20 ) == ( 7'b1xx0000 ) |-> clk_15 == clk_18 && reg_4 == fsm_4 && core_19 == sig_17 ; endproperty \n property name; @(posedge clk_osc_11) ( acknowledge_20 ) != 7'b1xx0000  |-> tx_11 == rx_2 && tx_19 == data_15 && err_1 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( control_flag_12 ) \n   7'b10x0x10 : begin\n     reg_15 <= data_8\n     clk_8 = clk_9;\n   end\n   default : begin \n     hw_13 <= rst_2\n     data_4 = tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_12) ( control_flag_12 ) == ( 7'b10x0x10 ) |-> reg_15 == data_8 && clk_8 == clk_9 ; endproperty \n property name; @(negedge main_clk_12) ( control_flag_12 ) != 7'b10x0x10  |-> hw_13 == rst_2 && data_4 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "case ( control_input_status_13 ) \n   7'b011xx10 : begin\n     err_16 = sig_8\n     tx_4 <= clk_7\n     err_19 <= rst_17;\n   end\n   5'b1x001 : begin\n     reg_2 = rx_19\n     hw_17 = cfg_7\n     hw_3 = clk_5;\n   end\n   default : begin \n     data_17 <= core_9\n     rx_2 = clk_2\n     err_7 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( control_input_status_13 ) == ( 7'b011xx10 ) |-> err_16 == sig_8 && tx_4 == clk_7 && err_19 == rst_17 ; endproperty \n property name; @(posedge clock_div_12) ( control_input_status_13 ) == ( 5'b1x001 ) |-> reg_2 == rx_19 && hw_17 == cfg_7 && hw_3 == clk_5 ; endproperty \n property name; ( control_input_status_13 ) != 7'b011xx10 && @(posedge clock_div_12) ( control_input_status_13 ) != 5'b1x001  |-> data_17 == core_9 && rx_2 == clk_2 && err_7 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( address_status_18 ) \n   6'h2e : begin\n     reg_11 = reg_5\n     cfg_6 = auth_2\n     rst_18 = cfg_14;\n   end\n   default : begin \n     clk_1 <= hw_5\n     sig_4 <= reg_20\n     tx_20 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_16) ( address_status_18 ) == ( 6'h2e ) |-> reg_11 == reg_5 && cfg_6 == auth_2 && rst_18 == cfg_14 ; endproperty \n property name; @(posedge clock_div_16) ( address_status_18 ) != 6'h2e  |-> clk_1 == hw_5 && sig_4 == reg_20 && tx_20 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "case ( start_address_6 ) \n   7'b10xx1x0 : begin\n     auth_3 = chip_2\n     data_18 <= hw_16;\n   end\n   7'bx01x10x : begin\n     rx_10 = fsm_9\n     fsm_1 = reg_4;\n   end\n   default : begin \n     chip_9 <= rst_5\n     reg_19 = err_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_14) ( start_address_6 ) == ( 7'b10xx1x0 ) |-> auth_3 == chip_2 && data_18 == hw_16 ; endproperty \n property name; @(posedge clk_enable_14) ( start_address_6 ) == ( 7'bx01x10x ) |-> rx_10 == fsm_9 && fsm_1 == reg_4 ; endproperty \n property name; ( start_address_6 ) != 7'b10xx1x0 && @(posedge clk_enable_14) ( start_address_6 ) != 7'bx01x10x  |-> chip_9 == rst_5 && reg_19 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "case ( instruction_buffer_13 ) \n   7'b0111xx1 : begin\n     rst_9 = hw_13\n     auth_1 <= rx_18;\n   end\n   default : begin \n     err_1 = reg_12\n     tx_8 <= data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( instruction_buffer_13 ) == ( 7'b0111xx1 ) |-> rst_9 == hw_13 && auth_1 == rx_18 ; endproperty \n property name; @(negedge mem_clock_3) ( instruction_buffer_13 ) != 7'b0111xx1  |-> err_1 == reg_12 && tx_8 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( interrupt_request_8 ) \n   7'b1111x11 : begin\n     hw_7 = auth_19\n     tx_14 = hw_10\n     cfg_16 <= chip_9;\n   end\n   7'b1001000 : begin\n     data_4 = hw_20\n     rx_8 <= data_3\n     sig_18 <= auth_15;\n   end\n   default : begin \n     data_18 = err_13\n     rx_6 <= hw_16\n     chip_16 <= reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( interrupt_request_8 ) == ( 7'b1111x11 ) |-> hw_7 == auth_19 && tx_14 == hw_10 && cfg_16 == chip_9 ; endproperty \n property name; @(posedge clk_signal_2) ( interrupt_request_8 ) == ( 7'b1001000 ) |-> data_4 == hw_20 && rx_8 == data_3 && sig_18 == auth_15 ; endproperty \n property name; ( interrupt_request_8 ) != 7'b1111x11 && @(posedge clk_signal_2) ( interrupt_request_8 ) != 7'b1001000  |-> data_18 == err_13 && rx_6 == hw_16 && chip_16 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( data_register_status_1 ) \n   6'bx1001x : begin\n     reg_10 = clk_3\n     rx_18 = chip_11;\n   end\n   7'h41 : begin\n     reg_9 = data_11\n     fsm_14 <= tx_14;\n   end\n   7'bx0x01x0 : begin\n     chip_13 <= clk_7\n     hw_11 = auth_9;\n   end\n   default : begin \n     tx_18 = hw_18\n     clk_9 <= rst_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_17) ( data_register_status_1 ) == ( 6'bx1001x ) |-> reg_10 == clk_3 && rx_18 == chip_11 ; endproperty \n property name; @(posedge cpu_clock_17) ( data_register_status_1 ) == ( 7'h41 ) |-> reg_9 == data_11 && fsm_14 == tx_14 ; endproperty \n property name; @(posedge cpu_clock_17) ( data_register_status_1 ) == ( 7'bx0x01x0 ) |-> chip_13 == clk_7 && hw_11 == auth_9 ; endproperty \n property name; ( data_register_status_1 ) != 6'bx1001x && ( data_register_status_1 ) != 7'h41 && @(posedge cpu_clock_17) ( data_register_status_1 ) != 7'bx0x01x0  |-> tx_18 == hw_18 && clk_9 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "case ( output_status_register_14 ) \n   6'bxxx00x : begin\n     rst_5 <= core_11\n     chip_16 = err_1\n     hw_8 = sig_17;\n   end\n   default : begin \n     clk_18 = auth_7\n     tx_13 = cfg_12\n     cfg_12 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( output_status_register_14 ) == ( 6'bxxx00x ) |-> rst_5 == core_11 && chip_16 == err_1 && hw_8 == sig_17 ; endproperty \n property name; @(negedge clk_reset_19) ( output_status_register_14 ) != 6'bxxx00x  |-> clk_18 == auth_7 && tx_13 == cfg_12 && cfg_12 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( output_control_7 ) \n   cfg_9 : begin\n     fsm_6 = cfg_18\n     rst_10 = cfg_1;\n   end\n   7'b0xx1011 : begin\n     core_4 <= rx_19\n     rst_14 <= chip_3;\n   end\n   default : begin \n     data_2 = sig_20\n     reg_3 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_2) ( output_control_7 ) == ( cfg_9 ) |-> fsm_6 == cfg_18 && rst_10 == cfg_1 ; endproperty \n property name; @(negedge main_clk_2) ( output_control_7 ) == ( 7'b0xx1011 ) |-> core_4 == rx_19 && rst_14 == chip_3 ; endproperty \n property name; ( output_control_7 ) != cfg_9 && @(negedge main_clk_2) ( output_control_7 ) != 7'b0xx1011  |-> data_2 == sig_20 && reg_3 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "case ( input_buffer_status_4 ) \n   7'bx101x1x : begin\n     rst_4 = core_17\n     cfg_6 <= tx_19;\n   end\n   default : begin \n     chip_2 = rx_11\n     core_1 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( input_buffer_status_4 ) == ( 7'bx101x1x ) |-> rst_4 == core_17 && cfg_6 == tx_19 ; endproperty \n property name; @(posedge clk_in_2) ( input_buffer_status_4 ) != 7'bx101x1x  |-> chip_2 == rx_11 && core_1 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   5'bx1x1x : begin\n     chip_1 <= sig_7\n     rx_16 <= err_18\n     hw_18 <= auth_10;\n   end\n   default : begin \n     err_10 <= rst_6\n     tx_16 = chip_20\n     tx_11 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_16) ( status_register_status_20 ) == ( 5'bx1x1x ) |-> chip_1 == sig_7 && rx_16 == err_18 && hw_18 == auth_10 ; endproperty \n property name; @(posedge main_clk_16) ( status_register_status_20 ) != 5'bx1x1x  |-> err_10 == rst_6 && tx_16 == chip_20 && tx_11 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "case ( status_control_10 ) \n   6'bxxxxxx : begin\n     chip_13 = rx_4\n     rx_1 = data_2\n     sig_20 = tx_4;\n   end\n   7'b0111x11 : begin\n     rst_12 = rx_18\n     tx_1 = chip_19\n     data_15 = rst_19;\n   end\n   default : begin \n     data_7 <= chip_3\n     tx_6 <= clk_14\n     cfg_15 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( status_control_10 ) == ( 6'bxxxxxx ) |-> chip_13 == rx_4 && rx_1 == data_2 && sig_20 == tx_4 ; endproperty \n property name; @(posedge clock_ctrl_3) ( status_control_10 ) == ( 7'b0111x11 ) |-> rst_12 == rx_18 && tx_1 == chip_19 && data_15 == rst_19 ; endproperty \n property name; ( status_control_10 ) != 6'bxxxxxx && @(posedge clock_ctrl_3) ( status_control_10 ) != 7'b0111x11  |-> data_7 == chip_3 && tx_6 == clk_14 && cfg_15 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( command_status_19 ) \n   7'b0010110 : begin\n     tx_5 <= reg_14\n     reg_1 = tx_13\n     err_18 = rst_11;\n   end\n   default : begin \n     err_1 <= err_11\n     auth_12 = cfg_5\n     sig_16 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( command_status_19 ) == ( 7'b0010110 ) |-> tx_5 == reg_14 && reg_1 == tx_13 && err_18 == rst_11 ; endproperty \n property name; @(posedge clk_in_4) ( command_status_19 ) != 7'b0010110  |-> err_1 == err_11 && auth_12 == cfg_5 && sig_16 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( input_status_11 ) \n   7'b1x1x0xx : begin\n     err_17 = err_5\n     reg_8 <= clk_10\n     auth_15 = err_4;\n   end\n   7'b01101x0 : begin\n     data_2 = sig_3\n     hw_9 = chip_5\n     chip_4 <= rx_4;\n   end\n   default : begin \n     hw_5 <= hw_7\n     rst_1 <= chip_10\n     fsm_2 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_12) ( input_status_11 ) == ( 7'b1x1x0xx ) |-> err_17 == err_5 && reg_8 == clk_10 && auth_15 == err_4 ; endproperty \n property name; @(posedge clk_reset_12) ( input_status_11 ) == ( 7'b01101x0 ) |-> data_2 == sig_3 && hw_9 == chip_5 && chip_4 == rx_4 ; endproperty \n property name; ( input_status_11 ) != 7'b1x1x0xx && @(posedge clk_reset_12) ( input_status_11 ) != 7'b01101x0  |-> hw_5 == hw_7 && rst_1 == chip_10 && fsm_2 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "case ( command_word_2 ) \n   7'bx0xx000 : begin\n     auth_17 <= core_20\n     reg_20 = rst_15\n     core_12 = hw_2;\n   end\n   7'b00100x0 : begin\n     clk_15 = reg_13\n     clk_7 = auth_5\n     hw_8 <= rx_1;\n   end\n   default : begin \n     sig_1 <= rx_12\n     sig_14 <= rst_14\n     err_6 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( command_word_2 ) == ( 7'bx0xx000 ) |-> auth_17 == core_20 && reg_20 == rst_15 && core_12 == hw_2 ; endproperty \n property name; @(posedge pll_clk_9) ( command_word_2 ) == ( 7'b00100x0 ) |-> clk_15 == reg_13 && clk_7 == auth_5 && hw_8 == rx_1 ; endproperty \n property name; ( command_word_2 ) != 7'bx0xx000 && @(posedge pll_clk_9) ( command_word_2 ) != 7'b00100x0  |-> sig_1 == rx_12 && sig_14 == rst_14 && err_6 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( flag_control_7 ) \n   7'b11x0xxx : begin\n     cfg_17 <= data_2\n     clk_10 = err_19\n     hw_4 <= tx_4;\n   end\n   5'bxx11x : begin\n     err_17 = cfg_4\n     chip_10 = clk_19\n     hw_1 = clk_8;\n   end\n   default : begin \n     data_9 = cfg_20\n     sig_19 <= clk_10\n     reg_13 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_11) ( flag_control_7 ) == ( 7'b11x0xxx ) |-> cfg_17 == data_2 && clk_10 == err_19 && hw_4 == tx_4 ; endproperty \n property name; @(negedge clock_div_11) ( flag_control_7 ) == ( 5'bxx11x ) |-> err_17 == cfg_4 && chip_10 == clk_19 && hw_1 == clk_8 ; endproperty \n property name; ( flag_control_7 ) != 7'b11x0xxx && @(negedge clock_div_11) ( flag_control_7 ) != 5'bxx11x  |-> data_9 == cfg_20 && sig_19 == clk_10 && reg_13 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "case ( input_register_20 ) \n   6'bx0xxx1 : begin\n     cfg_16 <= rst_16\n     core_6 <= auth_16\n     clk_15 <= auth_9;\n   end\n   default : begin \n     tx_20 <= err_7\n     auth_14 <= hw_10\n     reg_2 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_11) ( input_register_20 ) == ( 6'bx0xxx1 ) |-> cfg_16 == rst_16 && core_6 == auth_16 && clk_15 == auth_9 ; endproperty \n property name; @(posedge clk_out_11) ( input_register_20 ) != 6'bx0xxx1  |-> tx_20 == err_7 && auth_14 == hw_10 && reg_2 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "case ( data_register_status_12 ) \n   6'b111111 : begin\n     rst_6 = cfg_8\n     sig_10 <= rst_15;\n   end\n   6'bx00001 : begin\n     hw_13 = rst_13\n     sig_15 = chip_5;\n   end\n   default : begin \n     auth_20 <= clk_9\n     err_16 <= reg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_17) ( data_register_status_12 ) == ( 6'b111111 ) |-> rst_6 == cfg_8 && sig_10 == rst_15 ; endproperty \n property name; @(negedge clk_in_17) ( data_register_status_12 ) == ( 6'bx00001 ) |-> hw_13 == rst_13 && sig_15 == chip_5 ; endproperty \n property name; ( data_register_status_12 ) != 6'b111111 && @(negedge clk_in_17) ( data_register_status_12 ) != 6'bx00001  |-> auth_20 == clk_9 && err_16 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "case ( enable_1 ) \n   7'b100x101 : begin\n     core_19 <= rst_20\n     rst_2 <= hw_15\n     chip_10 <= auth_9;\n   end\n   6'bx0xxx0 : begin\n     rx_3 = rst_5\n     rx_4 <= chip_2\n     reg_7 = auth_15;\n   end\n   default : begin \n     cfg_17 <= hw_18\n     fsm_16 <= hw_10\n     fsm_18 <= cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_15) ( enable_1 ) == ( 7'b100x101 ) |-> core_19 == rst_20 && rst_2 == hw_15 && chip_10 == auth_9 ; endproperty \n property name; @(negedge fast_clk_15) ( enable_1 ) == ( 6'bx0xxx0 ) |-> rx_3 == rst_5 && rx_4 == chip_2 && reg_7 == auth_15 ; endproperty \n property name; ( enable_1 ) != 7'b100x101 && @(negedge fast_clk_15) ( enable_1 ) != 6'bx0xxx0  |-> cfg_17 == hw_18 && fsm_16 == hw_10 && fsm_18 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_15"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   3'bxx1 : begin\n     auth_1 = cfg_11\n     err_18 = cfg_8\n     rst_15 <= data_13;\n   end\n   7'bx10x00x : begin\n     reg_1 <= tx_7\n     hw_12 = core_19\n     rx_18 <= clk_2;\n   end\n   default : begin \n     err_5 <= err_14\n     rst_13 <= auth_20\n     rx_20 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_10) ( control_input_status_8 ) == ( 3'bxx1 ) |-> auth_1 == cfg_11 && err_18 == cfg_8 && rst_15 == data_13 ; endproperty \n property name; @(posedge clk_signal_10) ( control_input_status_8 ) == ( 7'bx10x00x ) |-> reg_1 == tx_7 && hw_12 == core_19 && rx_18 == clk_2 ; endproperty \n property name; ( control_input_status_8 ) != 3'bxx1 && @(posedge clk_signal_10) ( control_input_status_8 ) != 7'bx10x00x  |-> err_5 == err_14 && rst_13 == auth_20 && rx_20 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "case ( input_buffer_17 ) \n   7'b11x1x0x : begin\n     sig_20 = fsm_14\n     tx_6 = clk_12;\n   end\n   default : begin \n     err_15 = clk_11\n     core_20 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_13) ( input_buffer_17 ) == ( 7'b11x1x0x ) |-> sig_20 == fsm_14 && tx_6 == clk_12 ; endproperty \n property name; @(posedge clk_in_13) ( input_buffer_17 ) != 7'b11x1x0x  |-> err_15 == clk_11 && core_20 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   7'h4c : begin\n     core_1 = sig_2\n     tx_12 <= err_4;\n   end\n   7'b1000010 : begin\n     hw_10 = reg_17\n     cfg_20 <= err_3;\n   end\n   6'b0x1011 : begin\n     data_3 = sig_20\n     hw_16 <= core_11;\n   end\n   default : begin \n     fsm_4 = cfg_12\n     clk_3 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_6) ( input_status_register_10 ) == ( 7'h4c ) |-> core_1 == sig_2 && tx_12 == err_4 ; endproperty \n property name; @(posedge ref_clk_6) ( input_status_register_10 ) == ( 7'b1000010 ) |-> hw_10 == reg_17 && cfg_20 == err_3 ; endproperty \n property name; @(posedge ref_clk_6) ( input_status_register_10 ) == ( 6'b0x1011 ) |-> data_3 == sig_20 && hw_16 == core_11 ; endproperty \n property name; ( input_status_register_10 ) != 7'h4c && ( input_status_register_10 ) != 7'b1000010 && @(posedge ref_clk_6) ( input_status_register_10 ) != 6'b0x1011  |-> fsm_4 == cfg_12 && clk_3 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "case ( control_register_status_status_2 ) \n   7'h39 : begin\n     clk_15 <= fsm_20\n     reg_20 = sig_10\n     reg_2 <= cfg_19;\n   end\n   6'bx0xxx0 : begin\n     cfg_5 <= cfg_11\n     rst_16 <= cfg_4\n     data_14 = auth_19;\n   end\n   default : begin \n     data_2 = rst_1\n     data_20 <= data_4\n     tx_14 <= err_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_10) ( control_register_status_status_2 ) == ( 7'h39 ) |-> clk_15 == fsm_20 && reg_20 == sig_10 && reg_2 == cfg_19 ; endproperty \n property name; @(negedge clk_signal_10) ( control_register_status_status_2 ) == ( 6'bx0xxx0 ) |-> cfg_5 == cfg_11 && rst_16 == cfg_4 && data_14 == auth_19 ; endproperty \n property name; ( control_register_status_status_2 ) != 7'h39 && @(negedge clk_signal_10) ( control_register_status_status_2 ) != 6'bx0xxx0  |-> data_2 == rst_1 && data_20 == data_4 && tx_14 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "case ( control_data_8 ) \n   6'bxxx0xx : begin\n     cfg_8 = rx_5\n     err_16 <= fsm_1\n     core_8 = cfg_13;\n   end\n   default : begin \n     core_4 = rst_17\n     tx_2 <= rx_10\n     cfg_11 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( control_data_8 ) == ( 6'bxxx0xx ) |-> cfg_8 == rx_5 && err_16 == fsm_1 && core_8 == cfg_13 ; endproperty \n property name; @(posedge clk_signal_13) ( control_data_8 ) != 6'bxxx0xx  |-> core_4 == rst_17 && tx_2 == rx_10 && cfg_11 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( status_output_buffer_5 ) \n   7'b00010xx : begin\n     rx_14 = rx_13\n     hw_11 <= err_20;\n   end\n   5'bx101x : begin\n     sig_11 = rst_13\n     auth_2 = core_19;\n   end\n   5'h11 : begin\n     rx_12 <= sig_18\n     hw_10 <= tx_17;\n   end\n   default : begin \n     chip_8 = chip_14\n     clk_17 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( status_output_buffer_5 ) == ( 7'b00010xx ) |-> rx_14 == rx_13 && hw_11 == err_20 ; endproperty \n property name; @(posedge mem_clock_10) ( status_output_buffer_5 ) == ( 5'bx101x ) |-> sig_11 == rst_13 && auth_2 == core_19 ; endproperty \n property name; @(posedge mem_clock_10) ( status_output_buffer_5 ) == ( 5'h11 ) |-> rx_12 == sig_18 && hw_10 == tx_17 ; endproperty \n property name; ( status_output_buffer_5 ) != 7'b00010xx && ( status_output_buffer_5 ) != 5'bx101x && @(posedge mem_clock_10) ( status_output_buffer_5 ) != 5'h11  |-> chip_8 == chip_14 && clk_17 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   7'b10xx1x0 : begin\n     chip_5 = chip_3\n     auth_19 <= auth_14\n     clk_15 = rx_7;\n   end\n   default : begin \n     hw_19 = fsm_3\n     fsm_12 = err_8\n     rst_3 = chip_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_4) ( control_register_status_status_3 ) == ( 7'b10xx1x0 ) |-> chip_5 == chip_3 && auth_19 == auth_14 && clk_15 == rx_7 ; endproperty \n property name; @(negedge clk_osc_4) ( control_register_status_status_3 ) != 7'b10xx1x0  |-> hw_19 == fsm_3 && fsm_12 == err_8 && rst_3 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "case ( data_status_register_status_15 ) \n   5'h1b : begin\n     sig_16 <= rx_3\n     clk_8 <= rx_11;\n   end\n   3'h6 : begin\n     chip_6 <= fsm_6\n     cfg_8 <= sig_18;\n   end\n   default : begin \n     rx_2 <= sig_14\n     fsm_13 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( data_status_register_status_15 ) == ( 5'h1b ) |-> sig_16 == rx_3 && clk_8 == rx_11 ; endproperty \n property name; @(negedge sys_clk_8) ( data_status_register_status_15 ) == ( 3'h6 ) |-> chip_6 == fsm_6 && cfg_8 == sig_18 ; endproperty \n property name; ( data_status_register_status_15 ) != 5'h1b && @(negedge sys_clk_8) ( data_status_register_status_15 ) != 3'h6  |-> rx_2 == sig_14 && fsm_13 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( control_input_9 ) \n   4'h6 : begin\n     core_3 = rst_3\n     sig_5 <= hw_20\n     rx_17 <= chip_11;\n   end\n   default : begin \n     core_6 <= err_5\n     clk_3 <= tx_7\n     chip_8 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( control_input_9 ) == ( 4'h6 ) |-> core_3 == rst_3 && sig_5 == hw_20 && rx_17 == chip_11 ; endproperty \n property name; @(posedge fast_clk_3) ( control_input_9 ) != 4'h6  |-> core_6 == err_5 && clk_3 == tx_7 && chip_8 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   6'bx1x10x : begin\n     clk_10 = sig_13\n     chip_6 <= cfg_17;\n   end\n   5'b1xxxx : begin\n     err_19 = core_20\n     sig_16 <= clk_18;\n   end\n   default : begin \n     rst_4 <= tx_1\n     fsm_19 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_11) ( data_status_register_status_18 ) == ( 6'bx1x10x ) |-> clk_10 == sig_13 && chip_6 == cfg_17 ; endproperty \n property name; @(negedge main_clk_11) ( data_status_register_status_18 ) == ( 5'b1xxxx ) |-> err_19 == core_20 && sig_16 == clk_18 ; endproperty \n property name; ( data_status_register_status_18 ) != 6'bx1x10x && @(negedge main_clk_11) ( data_status_register_status_18 ) != 5'b1xxxx  |-> rst_4 == tx_1 && fsm_19 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_11"
    },
    {
        "Code": "case ( result_register_11 ) \n   5'b1xxxx : begin\n     chip_14 = auth_12\n     cfg_5 = core_19;\n   end\n   sig_3 : begin\n     sig_5 = hw_4\n     hw_13 = chip_3;\n   end\n   default : begin \n     cfg_12 = hw_2\n     reg_17 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( result_register_11 ) == ( 5'b1xxxx ) |-> chip_14 == auth_12 && cfg_5 == core_19 ; endproperty \n property name; @(negedge clock_source_3) ( result_register_11 ) == ( sig_3 ) |-> sig_5 == hw_4 && hw_13 == chip_3 ; endproperty \n property name; ( result_register_11 ) != 5'b1xxxx && @(negedge clock_source_3) ( result_register_11 ) != sig_3  |-> cfg_12 == hw_2 && reg_17 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( control_input_status_17 ) \n   7'b110x0x0 : begin\n     tx_1 <= chip_17\n     fsm_11 <= data_7;\n   end\n   default : begin \n     reg_19 <= data_3\n     cfg_8 <= core_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( control_input_status_17 ) == ( 7'b110x0x0 ) |-> tx_1 == chip_17 && fsm_11 == data_7 ; endproperty \n property name; @(negedge clk_reset_15) ( control_input_status_17 ) != 7'b110x0x0  |-> reg_19 == data_3 && cfg_8 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( status_control_8 ) \n   7'bxxxx00x : begin\n     data_4 <= auth_6\n     rx_2 <= chip_14;\n   end\n   default : begin \n     tx_14 <= hw_11\n     auth_10 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_15) ( status_control_8 ) == ( 7'bxxxx00x ) |-> data_4 == auth_6 && rx_2 == chip_14 ; endproperty \n property name; @(posedge clock_source_15) ( status_control_8 ) != 7'bxxxx00x  |-> tx_14 == hw_11 && auth_10 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "case ( control_signal_18 ) \n   6'b000001 : begin\n     chip_18 = auth_16\n     tx_20 <= clk_8;\n   end\n   7'b110xxx0 : begin\n     rx_3 <= data_8\n     hw_12 <= rst_13;\n   end\n   7'h65 : begin\n     rst_19 <= chip_1\n     chip_17 <= data_17;\n   end\n   default : begin \n     err_19 = rst_10\n     clk_12 = rst_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_1) ( control_signal_18 ) == ( 6'b000001 ) |-> chip_18 == auth_16 && tx_20 == clk_8 ; endproperty \n property name; @(posedge clk_gen_1) ( control_signal_18 ) == ( 7'b110xxx0 ) |-> rx_3 == data_8 && hw_12 == rst_13 ; endproperty \n property name; @(posedge clk_gen_1) ( control_signal_18 ) == ( 7'h65 ) |-> rst_19 == chip_1 && chip_17 == data_17 ; endproperty \n property name; ( control_signal_18 ) != 6'b000001 && ( control_signal_18 ) != 7'b110xxx0 && @(posedge clk_gen_1) ( control_signal_18 ) != 7'h65  |-> err_19 == rst_10 && clk_12 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'bxxx011x : begin\n     sig_5 <= auth_16\n     sig_8 = data_4;\n   end\n   default : begin \n     clk_14 <= clk_13\n     reg_2 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_6) ( input_buffer_status_3 ) == ( 7'bxxx011x ) |-> sig_5 == auth_16 && sig_8 == data_4 ; endproperty \n property name; @(posedge clk_in_6) ( input_buffer_status_3 ) != 7'bxxx011x  |-> clk_14 == clk_13 && reg_2 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "case ( operation_status_20 ) \n   6'bx11xxx : begin\n     data_5 = auth_19\n     rst_12 <= cfg_17\n     err_7 <= rst_9;\n   end\n   7'h74 : begin\n     tx_2 <= tx_6\n     data_3 = cfg_3\n     data_14 <= reg_16;\n   end\n   6'ha : begin\n     fsm_19 <= chip_15\n     cfg_1 <= tx_19\n     fsm_18 <= err_10;\n   end\n   default : begin \n     rst_19 <= core_16\n     chip_12 <= fsm_18\n     core_8 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( operation_status_20 ) == ( 6'bx11xxx ) |-> data_5 == auth_19 && rst_12 == cfg_17 && err_7 == rst_9 ; endproperty \n property name; @(negedge cpu_clock_17) ( operation_status_20 ) == ( 7'h74 ) |-> tx_2 == tx_6 && data_3 == cfg_3 && data_14 == reg_16 ; endproperty \n property name; @(negedge cpu_clock_17) ( operation_status_20 ) == ( 6'ha ) |-> fsm_19 == chip_15 && cfg_1 == tx_19 && fsm_18 == err_10 ; endproperty \n property name; ( operation_status_20 ) != 6'bx11xxx && ( operation_status_20 ) != 7'h74 && @(negedge cpu_clock_17) ( operation_status_20 ) != 6'ha  |-> rst_19 == core_16 && chip_12 == fsm_18 && core_8 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( valid_input_20 ) \n   6'bxx1x10 : begin\n     reg_12 <= sig_18\n     clk_16 <= rst_14\n     fsm_6 <= err_11;\n   end\n   default : begin \n     rst_14 <= rst_7\n     sig_4 <= core_2\n     clk_5 <= rx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( valid_input_20 ) == ( 6'bxx1x10 ) |-> reg_12 == sig_18 && clk_16 == rst_14 && fsm_6 == err_11 ; endproperty \n property name; @(posedge clock_source_2) ( valid_input_20 ) != 6'bxx1x10  |-> rst_14 == rst_7 && sig_4 == core_2 && clk_5 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( output_buffer_status_13 ) \n   6'hxb : begin\n     core_8 = err_7\n     core_18 <= tx_13;\n   end\n   default : begin \n     auth_5 <= auth_12\n     rst_9 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_13) ( output_buffer_status_13 ) == ( 6'hxb ) |-> core_8 == err_7 && core_18 == tx_13 ; endproperty \n property name; @(negedge clk_gen_13) ( output_buffer_status_13 ) != 6'hxb  |-> auth_5 == auth_12 && rst_9 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "case ( status_register_buffer_7 ) \n   7'bxx0001x : begin\n     fsm_3 <= clk_1\n     core_8 = sig_13\n     sig_2 = err_19;\n   end\n   7'b1010111 : begin\n     core_13 <= chip_16\n     chip_8 <= clk_3\n     rst_8 = auth_10;\n   end\n   default : begin \n     cfg_6 = hw_13\n     auth_3 = tx_6\n     chip_16 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_16) ( status_register_buffer_7 ) == ( 7'bxx0001x ) |-> fsm_3 == clk_1 && core_8 == sig_13 && sig_2 == err_19 ; endproperty \n property name; @(posedge async_clk_16) ( status_register_buffer_7 ) == ( 7'b1010111 ) |-> core_13 == chip_16 && chip_8 == clk_3 && rst_8 == auth_10 ; endproperty \n property name; ( status_register_buffer_7 ) != 7'bxx0001x && @(posedge async_clk_16) ( status_register_buffer_7 ) != 7'b1010111  |-> cfg_6 == hw_13 && auth_3 == tx_6 && chip_16 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "case ( ready_output_4 ) \n   6'h3f : begin\n     err_15 <= cfg_19\n     rst_6 = core_7\n     fsm_3 <= rx_1;\n   end\n   6'ha : begin\n     core_13 <= sig_3\n     tx_8 = sig_10\n     tx_20 <= data_8;\n   end\n   default : begin \n     data_6 <= sig_1\n     cfg_10 = core_14\n     sig_15 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_8) ( ready_output_4 ) == ( 6'h3f ) |-> err_15 == cfg_19 && rst_6 == core_7 && fsm_3 == rx_1 ; endproperty \n property name; @(negedge main_clk_8) ( ready_output_4 ) == ( 6'ha ) |-> core_13 == sig_3 && tx_8 == sig_10 && tx_20 == data_8 ; endproperty \n property name; ( ready_output_4 ) != 6'h3f && @(negedge main_clk_8) ( ready_output_4 ) != 6'ha  |-> data_6 == sig_1 && cfg_10 == core_14 && sig_15 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "case ( command_status_3 ) \n   err_9 : begin\n     reg_10 = auth_19\n     chip_18 = data_15;\n   end\n   default : begin \n     data_2 = rst_11\n     auth_16 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( command_status_3 ) == ( err_9 ) |-> reg_10 == auth_19 && chip_18 == data_15 ; endproperty \n property name; @(posedge clock_source_14) ( command_status_3 ) != err_9  |-> data_2 == rst_11 && auth_16 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'b0001x1x : begin\n     rst_10 <= rst_5\n     data_2 <= cfg_8;\n   end\n   default : begin \n     hw_6 = cfg_14\n     rst_20 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( data_status_register_status_6 ) == ( 7'b0001x1x ) |-> rst_10 == rst_5 && data_2 == cfg_8 ; endproperty \n property name; @(negedge async_clk_12) ( data_status_register_status_6 ) != 7'b0001x1x  |-> hw_6 == cfg_14 && rst_20 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( output_data_12 ) \n   5'b11111 : begin\n     data_20 = err_18\n     reg_3 = clk_9;\n   end\n   6'b1111x1 : begin\n     cfg_4 = data_13\n     err_14 <= hw_16;\n   end\n   7'h1e : begin\n     sig_3 <= auth_4\n     chip_2 = err_2;\n   end\n   default : begin \n     rx_10 <= fsm_17\n     rx_15 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( output_data_12 ) == ( 5'b11111 ) |-> data_20 == err_18 && reg_3 == clk_9 ; endproperty \n property name; @(posedge mem_clock_4) ( output_data_12 ) == ( 6'b1111x1 ) |-> cfg_4 == data_13 && err_14 == hw_16 ; endproperty \n property name; @(posedge mem_clock_4) ( output_data_12 ) == ( 7'h1e ) |-> sig_3 == auth_4 && chip_2 == err_2 ; endproperty \n property name; ( output_data_12 ) != 5'b11111 && ( output_data_12 ) != 6'b1111x1 && @(posedge mem_clock_4) ( output_data_12 ) != 7'h1e  |-> rx_10 == fsm_17 && rx_15 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( status_buffer_9 ) \n   7'h50 : begin\n     sig_10 <= rst_2\n     core_1 <= clk_11;\n   end\n   default : begin \n     reg_6 = fsm_4\n     hw_8 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_10) ( status_buffer_9 ) == ( 7'h50 ) |-> sig_10 == rst_2 && core_1 == clk_11 ; endproperty \n property name; @(negedge cpu_clock_10) ( status_buffer_9 ) != 7'h50  |-> reg_6 == fsm_4 && hw_8 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_10"
    },
    {
        "Code": "case ( control_valid_5 ) \n   6'hd : begin\n     rst_5 <= core_6\n     hw_8 <= tx_9;\n   end\n   7'bx110x01 : begin\n     sig_4 <= fsm_16\n     rst_20 = rst_4;\n   end\n   default : begin \n     rx_8 = fsm_7\n     tx_3 = clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( control_valid_5 ) == ( 6'hd ) |-> rst_5 == core_6 && hw_8 == tx_9 ; endproperty \n property name; @(negedge core_clock_13) ( control_valid_5 ) == ( 7'bx110x01 ) |-> sig_4 == fsm_16 && rst_20 == rst_4 ; endproperty \n property name; ( control_valid_5 ) != 6'hd && @(negedge core_clock_13) ( control_valid_5 ) != 7'bx110x01  |-> rx_8 == fsm_7 && tx_3 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( output_status_3 ) \n   6'h15 : begin\n     cfg_10 = fsm_2\n     data_5 <= data_14\n     auth_5 <= rst_16;\n   end\n   default : begin \n     core_16 <= tx_5\n     hw_5 <= clk_1\n     auth_13 <= clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_18) ( output_status_3 ) == ( 6'h15 ) |-> cfg_10 == fsm_2 && data_5 == data_14 && auth_5 == rst_16 ; endproperty \n property name; @(posedge core_clock_18) ( output_status_3 ) != 6'h15  |-> core_16 == tx_5 && hw_5 == clk_1 && auth_13 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "case ( output_buffer_2 ) \n   6'bx0x010 : begin\n     sig_14 <= auth_11\n     rx_12 <= reg_2;\n   end\n   default : begin \n     clk_14 = reg_8\n     rx_3 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( output_buffer_2 ) == ( 6'bx0x010 ) |-> sig_14 == auth_11 && rx_12 == reg_2 ; endproperty \n property name; @(negedge mem_clock_17) ( output_buffer_2 ) != 6'bx0x010  |-> clk_14 == reg_8 && rx_3 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( control_signal_16 ) \n   7'b0000110 : begin\n     tx_13 = clk_17\n     data_5 <= data_11;\n   end\n   5'bx0110 : begin\n     err_13 <= rst_14\n     hw_19 <= core_11;\n   end\n   7'h6d : begin\n     tx_10 = err_7\n     data_4 = clk_4;\n   end\n   default : begin \n     cfg_12 <= hw_9\n     chip_2 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( control_signal_16 ) == ( 7'b0000110 ) |-> tx_13 == clk_17 && data_5 == data_11 ; endproperty \n property name; @(negedge mem_clock_3) ( control_signal_16 ) == ( 5'bx0110 ) |-> err_13 == rst_14 && hw_19 == core_11 ; endproperty \n property name; @(negedge mem_clock_3) ( control_signal_16 ) == ( 7'h6d ) |-> tx_10 == err_7 && data_4 == clk_4 ; endproperty \n property name; ( control_signal_16 ) != 7'b0000110 && ( control_signal_16 ) != 5'bx0110 && @(negedge mem_clock_3) ( control_signal_16 ) != 7'h6d  |-> cfg_12 == hw_9 && chip_2 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( command_register_3 ) \n   7'b111xx00 : begin\n     chip_18 = reg_20\n     clk_6 = hw_11\n     rst_10 = rst_20;\n   end\n   7'h15 : begin\n     fsm_1 <= reg_6\n     rst_5 <= tx_2\n     tx_7 = sig_10;\n   end\n   7'b1111100 : begin\n     tx_5 = rx_1\n     fsm_20 = core_1\n     hw_12 = err_5;\n   end\n   default : begin \n     core_17 <= cfg_19\n     fsm_12 = err_3\n     data_15 = rx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( command_register_3 ) == ( 7'b111xx00 ) |-> chip_18 == reg_20 && clk_6 == hw_11 && rst_10 == rst_20 ; endproperty \n property name; @(negedge ref_clk_16) ( command_register_3 ) == ( 7'h15 ) |-> fsm_1 == reg_6 && rst_5 == tx_2 && tx_7 == sig_10 ; endproperty \n property name; @(negedge ref_clk_16) ( command_register_3 ) == ( 7'b1111100 ) |-> tx_5 == rx_1 && fsm_20 == core_1 && hw_12 == err_5 ; endproperty \n property name; ( command_register_3 ) != 7'b111xx00 && ( command_register_3 ) != 7'h15 && @(negedge ref_clk_16) ( command_register_3 ) != 7'b1111100  |-> core_17 == cfg_19 && fsm_12 == err_3 && data_15 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( output_register_16 ) \n   6'bx1010x : begin\n     data_5 = auth_9\n     err_20 <= chip_15;\n   end\n   6'h1b : begin\n     chip_8 <= clk_3\n     chip_17 = data_9;\n   end\n   5'b0010x : begin\n     tx_4 = data_14\n     rx_14 <= tx_9;\n   end\n   default : begin \n     data_19 <= err_19\n     rst_16 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_15) ( output_register_16 ) == ( 6'bx1010x ) |-> data_5 == auth_9 && err_20 == chip_15 ; endproperty \n property name; @(posedge clock_div_15) ( output_register_16 ) == ( 6'h1b ) |-> chip_8 == clk_3 && chip_17 == data_9 ; endproperty \n property name; @(posedge clock_div_15) ( output_register_16 ) == ( 5'b0010x ) |-> tx_4 == data_14 && rx_14 == tx_9 ; endproperty \n property name; ( output_register_16 ) != 6'bx1010x && ( output_register_16 ) != 6'h1b && @(posedge clock_div_15) ( output_register_16 ) != 5'b0010x  |-> data_19 == err_19 && rst_16 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "case ( input_buffer_18 ) \n   6'b01xxxx : begin\n     err_13 <= tx_9\n     err_8 <= rst_11\n     rx_4 <= core_15;\n   end\n   6'b100x0x : begin\n     cfg_11 = core_13\n     data_16 <= sig_7\n     hw_11 = clk_15;\n   end\n   cfg_16 : begin\n     data_7 = auth_20\n     fsm_4 <= clk_6\n     core_10 <= clk_2;\n   end\n   default : begin \n     sig_13 <= rx_16\n     rst_4 <= core_5\n     reg_12 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_9) ( input_buffer_18 ) == ( 6'b01xxxx ) |-> err_13 == tx_9 && err_8 == rst_11 && rx_4 == core_15 ; endproperty \n property name; @(negedge core_clock_9) ( input_buffer_18 ) == ( 6'b100x0x ) |-> cfg_11 == core_13 && data_16 == sig_7 && hw_11 == clk_15 ; endproperty \n property name; @(negedge core_clock_9) ( input_buffer_18 ) == ( cfg_16 ) |-> data_7 == auth_20 && fsm_4 == clk_6 && core_10 == clk_2 ; endproperty \n property name; ( input_buffer_18 ) != 6'b01xxxx && ( input_buffer_18 ) != 6'b100x0x && @(negedge core_clock_9) ( input_buffer_18 ) != cfg_16  |-> sig_13 == rx_16 && rst_4 == core_5 && reg_12 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   6'h31 : begin\n     auth_17 = fsm_1\n     err_16 <= tx_14;\n   end\n   5'bx01x0 : begin\n     auth_1 <= data_19\n     core_13 <= reg_6;\n   end\n   7'bx10x0xx : begin\n     auth_13 <= core_12\n     hw_11 = fsm_18;\n   end\n   default : begin \n     chip_8 <= tx_2\n     reg_12 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_11) ( data_status_register_2 ) == ( 6'h31 ) |-> auth_17 == fsm_1 && err_16 == tx_14 ; endproperty \n property name; @(negedge clk_reset_11) ( data_status_register_2 ) == ( 5'bx01x0 ) |-> auth_1 == data_19 && core_13 == reg_6 ; endproperty \n property name; @(negedge clk_reset_11) ( data_status_register_2 ) == ( 7'bx10x0xx ) |-> auth_13 == core_12 && hw_11 == fsm_18 ; endproperty \n property name; ( data_status_register_2 ) != 6'h31 && ( data_status_register_2 ) != 5'bx01x0 && @(negedge clk_reset_11) ( data_status_register_2 ) != 7'bx10x0xx  |-> chip_8 == tx_2 && reg_12 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "case ( output_data_4 ) \n   5'b1x1x1 : begin\n     auth_18 = fsm_18\n     rst_7 <= fsm_17\n     data_15 = core_3;\n   end\n   7'h61 : begin\n     sig_9 = rst_4\n     rx_1 <= fsm_3\n     tx_19 = tx_8;\n   end\n   5'ha : begin\n     clk_7 = cfg_18\n     chip_17 = chip_4\n     tx_3 = sig_6;\n   end\n   default : begin \n     core_7 <= tx_4\n     err_2 = data_2\n     tx_18 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_7) ( output_data_4 ) == ( 5'b1x1x1 ) |-> auth_18 == fsm_18 && rst_7 == fsm_17 && data_15 == core_3 ; endproperty \n property name; @(posedge clk_signal_7) ( output_data_4 ) == ( 7'h61 ) |-> sig_9 == rst_4 && rx_1 == fsm_3 && tx_19 == tx_8 ; endproperty \n property name; @(posedge clk_signal_7) ( output_data_4 ) == ( 5'ha ) |-> clk_7 == cfg_18 && chip_17 == chip_4 && tx_3 == sig_6 ; endproperty \n property name; ( output_data_4 ) != 5'b1x1x1 && ( output_data_4 ) != 7'h61 && @(posedge clk_signal_7) ( output_data_4 ) != 5'ha  |-> core_7 == tx_4 && err_2 == data_2 && tx_18 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "case ( acknowledge_15 ) \n   7'bx0x0xxx : begin\n     auth_7 <= clk_14\n     hw_17 <= clk_13;\n   end\n   7'b00111x0 : begin\n     cfg_9 = hw_12\n     cfg_6 = rx_20;\n   end\n   5'bx10x1 : begin\n     auth_5 = fsm_8\n     rx_4 = clk_2;\n   end\n   default : begin \n     rst_19 <= tx_7\n     rst_19 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_13) ( acknowledge_15 ) == ( 7'bx0x0xxx ) |-> auth_7 == clk_14 && hw_17 == clk_13 ; endproperty \n property name; @(posedge async_clk_13) ( acknowledge_15 ) == ( 7'b00111x0 ) |-> cfg_9 == hw_12 && cfg_6 == rx_20 ; endproperty \n property name; @(posedge async_clk_13) ( acknowledge_15 ) == ( 5'bx10x1 ) |-> auth_5 == fsm_8 && rx_4 == clk_2 ; endproperty \n property name; ( acknowledge_15 ) != 7'bx0x0xxx && ( acknowledge_15 ) != 7'b00111x0 && @(posedge async_clk_13) ( acknowledge_15 ) != 5'bx10x1  |-> rst_19 == tx_7 && rst_19 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "case ( instruction_3 ) \n   7'b0xxxxx0 : begin\n     core_20 = fsm_6\n     reg_14 = err_6\n     rst_10 = rst_14;\n   end\n   err_6 : begin\n     clk_19 <= auth_7\n     reg_6 <= clk_17\n     rst_12 <= hw_3;\n   end\n   default : begin \n     tx_13 = cfg_16\n     tx_5 <= sig_3\n     chip_6 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( instruction_3 ) == ( 7'b0xxxxx0 ) |-> core_20 == fsm_6 && reg_14 == err_6 && rst_10 == rst_14 ; endproperty \n property name; @(posedge clk_gen_17) ( instruction_3 ) == ( err_6 ) |-> clk_19 == auth_7 && reg_6 == clk_17 && rst_12 == hw_3 ; endproperty \n property name; ( instruction_3 ) != 7'b0xxxxx0 && @(posedge clk_gen_17) ( instruction_3 ) != err_6  |-> tx_13 == cfg_16 && tx_5 == sig_3 && chip_6 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( status_output_buffer_16 ) \n   7'b0x10x11 : begin\n     err_15 = clk_17\n     fsm_7 = chip_4;\n   end\n   default : begin \n     auth_14 <= reg_5\n     chip_1 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_11) ( status_output_buffer_16 ) == ( 7'b0x10x11 ) |-> err_15 == clk_17 && fsm_7 == chip_4 ; endproperty \n property name; @(negedge ref_clk_11) ( status_output_buffer_16 ) != 7'b0x10x11  |-> auth_14 == reg_5 && chip_1 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "case ( operation_code_12 ) \n   7'b1xx1x1x : begin\n     clk_18 = data_20\n     core_6 = hw_11;\n   end\n   default : begin \n     hw_19 <= auth_4\n     clk_3 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( operation_code_12 ) == ( 7'b1xx1x1x ) |-> clk_18 == data_20 && core_6 == hw_11 ; endproperty \n property name; @(negedge clk_reset_15) ( operation_code_12 ) != 7'b1xx1x1x  |-> hw_19 == auth_4 && clk_3 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'b1010010 : begin\n     tx_7 <= fsm_13\n     chip_17 = reg_16;\n   end\n   7'h61 : begin\n     hw_13 = cfg_9\n     err_20 <= tx_5;\n   end\n   7'b0111100 : begin\n     tx_6 <= cfg_14\n     data_13 = data_5;\n   end\n   default : begin \n     sig_20 = chip_13\n     data_9 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_20) ( data_control_2 ) == ( 7'b1010010 ) |-> tx_7 == fsm_13 && chip_17 == reg_16 ; endproperty \n property name; @(negedge clock_source_20) ( data_control_2 ) == ( 7'h61 ) |-> hw_13 == cfg_9 && err_20 == tx_5 ; endproperty \n property name; @(negedge clock_source_20) ( data_control_2 ) == ( 7'b0111100 ) |-> tx_6 == cfg_14 && data_13 == data_5 ; endproperty \n property name; ( data_control_2 ) != 7'b1010010 && ( data_control_2 ) != 7'h61 && @(negedge clock_source_20) ( data_control_2 ) != 7'b0111100  |-> sig_20 == chip_13 && data_9 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'b01x01xx : begin\n     clk_15 = hw_4\n     fsm_3 <= data_3;\n   end\n   default : begin \n     rx_5 <= rx_11\n     sig_11 = core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_15) ( control_output_1 ) == ( 7'b01x01xx ) |-> clk_15 == hw_4 && fsm_3 == data_3 ; endproperty \n property name; @(negedge clk_out_15) ( control_output_1 ) != 7'b01x01xx  |-> rx_5 == rx_11 && sig_11 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "case ( status_output_8 ) \n   7'b0111xx1 : begin\n     sig_7 = hw_7\n     cfg_6 <= fsm_13;\n   end\n   5'b0x110 : begin\n     sig_12 = core_2\n     data_6 <= reg_16;\n   end\n   7'bx001000 : begin\n     rst_13 <= err_1\n     tx_16 = hw_12;\n   end\n   default : begin \n     cfg_14 = rst_9\n     err_4 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_19) ( status_output_8 ) == ( 7'b0111xx1 ) |-> sig_7 == hw_7 && cfg_6 == fsm_13 ; endproperty \n property name; @(negedge clk_signal_19) ( status_output_8 ) == ( 5'b0x110 ) |-> sig_12 == core_2 && data_6 == reg_16 ; endproperty \n property name; @(negedge clk_signal_19) ( status_output_8 ) == ( 7'bx001000 ) |-> rst_13 == err_1 && tx_16 == hw_12 ; endproperty \n property name; ( status_output_8 ) != 7'b0111xx1 && ( status_output_8 ) != 5'b0x110 && @(negedge clk_signal_19) ( status_output_8 ) != 7'bx001000  |-> cfg_14 == rst_9 && err_4 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "case ( flag_control_status_16 ) \n   7'bxx1101x : begin\n     data_13 = chip_5\n     err_17 <= rst_3;\n   end\n   7'bxxxx1x1 : begin\n     chip_20 = data_5\n     cfg_18 <= hw_10;\n   end\n   default : begin \n     fsm_6 = data_18\n     reg_12 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( flag_control_status_16 ) == ( 7'bxx1101x ) |-> data_13 == chip_5 && err_17 == rst_3 ; endproperty \n property name; @(negedge core_clock_5) ( flag_control_status_16 ) == ( 7'bxxxx1x1 ) |-> chip_20 == data_5 && cfg_18 == hw_10 ; endproperty \n property name; ( flag_control_status_16 ) != 7'bxx1101x && @(negedge core_clock_5) ( flag_control_status_16 ) != 7'bxxxx1x1  |-> fsm_6 == data_18 && reg_12 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( busy_signal_11 ) \n   7'b1101xx0 : begin\n     tx_20 = tx_6\n     hw_6 <= auth_10\n     err_6 = cfg_7;\n   end\n   6'b01100x : begin\n     chip_8 <= sig_13\n     core_7 <= rx_2\n     hw_15 = core_19;\n   end\n   default : begin \n     sig_9 <= reg_1\n     data_9 = reg_10\n     rx_7 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_18) ( busy_signal_11 ) == ( 7'b1101xx0 ) |-> tx_20 == tx_6 && hw_6 == auth_10 && err_6 == cfg_7 ; endproperty \n property name; @(negedge clock_ctrl_18) ( busy_signal_11 ) == ( 6'b01100x ) |-> chip_8 == sig_13 && core_7 == rx_2 && hw_15 == core_19 ; endproperty \n property name; ( busy_signal_11 ) != 7'b1101xx0 && @(negedge clock_ctrl_18) ( busy_signal_11 ) != 6'b01100x  |-> sig_9 == reg_1 && data_9 == reg_10 && rx_7 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   6'h2f : begin\n     reg_14 <= err_2\n     core_12 = sig_6\n     clk_20 <= reg_10;\n   end\n   fsm_6 : begin\n     rst_11 = rst_19\n     hw_14 = rx_18\n     rst_8 <= err_11;\n   end\n   default : begin \n     tx_16 <= hw_17\n     data_14 = hw_7\n     fsm_17 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_11) ( ready_signal_19 ) == ( 6'h2f ) |-> reg_14 == err_2 && core_12 == sig_6 && clk_20 == reg_10 ; endproperty \n property name; @(negedge clock_div_11) ( ready_signal_19 ) == ( fsm_6 ) |-> rst_11 == rst_19 && hw_14 == rx_18 && rst_8 == err_11 ; endproperty \n property name; ( ready_signal_19 ) != 6'h2f && @(negedge clock_div_11) ( ready_signal_19 ) != fsm_6  |-> tx_16 == hw_17 && data_14 == hw_7 && fsm_17 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   6'bx0xx10 : begin\n     tx_8 = data_15\n     sig_18 <= core_10\n     sig_16 <= err_5;\n   end\n   default : begin \n     cfg_15 <= auth_19\n     err_2 <= rx_17\n     fsm_1 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_9) ( data_status_register_16 ) == ( 6'bx0xx10 ) |-> tx_8 == data_15 && sig_18 == core_10 && sig_16 == err_5 ; endproperty \n property name; @(negedge fast_clk_9) ( data_status_register_16 ) != 6'bx0xx10  |-> cfg_15 == auth_19 && err_2 == rx_17 && fsm_1 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_9"
    },
    {
        "Code": "case ( data_control_18 ) \n   7'b01x10x1 : begin\n     rx_11 <= hw_11\n     err_11 = core_17\n     cfg_8 <= cfg_5;\n   end\n   default : begin \n     sig_2 = sig_10\n     tx_10 = rx_20\n     core_13 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_6) ( data_control_18 ) == ( 7'b01x10x1 ) |-> rx_11 == hw_11 && err_11 == core_17 && cfg_8 == cfg_5 ; endproperty \n property name; @(posedge fast_clk_6) ( data_control_18 ) != 7'b01x10x1  |-> sig_2 == sig_10 && tx_10 == rx_20 && core_13 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "case ( control_valid_1 ) \n   7'b11100xx : begin\n     tx_14 <= reg_2\n     cfg_6 = core_19;\n   end\n   7'b00xx0xx : begin\n     rx_16 <= fsm_19\n     chip_18 <= chip_11;\n   end\n   7'h11 : begin\n     auth_8 = data_9\n     hw_3 = cfg_4;\n   end\n   default : begin \n     tx_5 = sig_8\n     chip_5 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_17) ( control_valid_1 ) == ( 7'b11100xx ) |-> tx_14 == reg_2 && cfg_6 == core_19 ; endproperty \n property name; @(posedge clk_in_17) ( control_valid_1 ) == ( 7'b00xx0xx ) |-> rx_16 == fsm_19 && chip_18 == chip_11 ; endproperty \n property name; @(posedge clk_in_17) ( control_valid_1 ) == ( 7'h11 ) |-> auth_8 == data_9 && hw_3 == cfg_4 ; endproperty \n property name; ( control_valid_1 ) != 7'b11100xx && ( control_valid_1 ) != 7'b00xx0xx && @(posedge clk_in_17) ( control_valid_1 ) != 7'h11  |-> tx_5 == sig_8 && chip_5 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "case ( control_output_9 ) \n   7'b0x00xxx : begin\n     hw_14 = data_2\n     auth_1 = tx_11\n     fsm_5 <= clk_12;\n   end\n   default : begin \n     hw_7 = auth_11\n     fsm_11 <= clk_2\n     auth_14 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( control_output_9 ) == ( 7'b0x00xxx ) |-> hw_14 == data_2 && auth_1 == tx_11 && fsm_5 == clk_12 ; endproperty \n property name; @(posedge async_clk_18) ( control_output_9 ) != 7'b0x00xxx  |-> hw_7 == auth_11 && fsm_11 == clk_2 && auth_14 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( status_control_17 ) \n   7'b0xx101x : begin\n     reg_2 <= core_17\n     auth_10 = err_13\n     chip_8 <= reg_4;\n   end\n   default : begin \n     auth_2 <= tx_9\n     chip_18 = sig_14\n     err_9 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_17) ( status_control_17 ) == ( 7'b0xx101x ) |-> reg_2 == core_17 && auth_10 == err_13 && chip_8 == reg_4 ; endproperty \n property name; @(posedge bus_clock_17) ( status_control_17 ) != 7'b0xx101x  |-> auth_2 == tx_9 && chip_18 == sig_14 && err_9 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "case ( control_register_status_15 ) \n   data_6 : begin\n     rst_17 = err_13\n     fsm_9 <= auth_6;\n   end\n   core_15 : begin\n     chip_8 = cfg_10\n     cfg_16 = sig_3;\n   end\n   7'b0xxxxx0 : begin\n     auth_8 = rx_6\n     err_7 <= clk_18;\n   end\n   default : begin \n     data_15 = rx_5\n     hw_2 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_5) ( control_register_status_15 ) == ( data_6 ) |-> rst_17 == err_13 && fsm_9 == auth_6 ; endproperty \n property name; @(posedge mem_clock_5) ( control_register_status_15 ) == ( core_15 ) |-> chip_8 == cfg_10 && cfg_16 == sig_3 ; endproperty \n property name; @(posedge mem_clock_5) ( control_register_status_15 ) == ( 7'b0xxxxx0 ) |-> auth_8 == rx_6 && err_7 == clk_18 ; endproperty \n property name; ( control_register_status_15 ) != data_6 && ( control_register_status_15 ) != core_15 && @(posedge mem_clock_5) ( control_register_status_15 ) != 7'b0xxxxx0  |-> data_15 == rx_5 && hw_2 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_5"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'b0xx1xxx : begin\n     chip_1 <= fsm_13\n     cfg_12 = reg_20\n     cfg_15 = cfg_20;\n   end\n   6'b0101x1 : begin\n     clk_15 = err_13\n     fsm_9 = auth_15\n     auth_10 <= rx_14;\n   end\n   default : begin \n     clk_8 <= core_18\n     rx_12 <= fsm_19\n     core_18 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_2) ( status_output_buffer_4 ) == ( 7'b0xx1xxx ) |-> chip_1 == fsm_13 && cfg_12 == reg_20 && cfg_15 == cfg_20 ; endproperty \n property name; @(negedge cpu_clock_2) ( status_output_buffer_4 ) == ( 6'b0101x1 ) |-> clk_15 == err_13 && fsm_9 == auth_15 && auth_10 == rx_14 ; endproperty \n property name; ( status_output_buffer_4 ) != 7'b0xx1xxx && @(negedge cpu_clock_2) ( status_output_buffer_4 ) != 6'b0101x1  |-> clk_8 == core_18 && rx_12 == fsm_19 && core_18 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "case ( input_ready_18 ) \n   4'b10xx : begin\n     rst_19 <= rx_13\n     rst_3 <= sig_9\n     auth_19 <= err_4;\n   end\n   default : begin \n     chip_15 = sig_1\n     auth_5 <= sig_19\n     cfg_7 <= fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_20) ( input_ready_18 ) == ( 4'b10xx ) |-> rst_19 == rx_13 && rst_3 == sig_9 && auth_19 == err_4 ; endproperty \n property name; @(posedge sys_clk_20) ( input_ready_18 ) != 4'b10xx  |-> chip_15 == sig_1 && auth_5 == sig_19 && cfg_7 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "case ( data_register_17 ) \n   7'bx1111xx : begin\n     chip_18 <= sig_5\n     rx_18 = data_13\n     clk_17 <= chip_14;\n   end\n   6'b1xx00x : begin\n     rx_8 = err_10\n     core_15 <= core_17\n     reg_3 = core_2;\n   end\n   default : begin \n     tx_19 = chip_2\n     core_16 = err_20\n     auth_17 <= chip_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_9) ( data_register_17 ) == ( 7'bx1111xx ) |-> chip_18 == sig_5 && rx_18 == data_13 && clk_17 == chip_14 ; endproperty \n property name; @(negedge clk_osc_9) ( data_register_17 ) == ( 6'b1xx00x ) |-> rx_8 == err_10 && core_15 == core_17 && reg_3 == core_2 ; endproperty \n property name; ( data_register_17 ) != 7'bx1111xx && @(negedge clk_osc_9) ( data_register_17 ) != 6'b1xx00x  |-> tx_19 == chip_2 && core_16 == err_20 && auth_17 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "case ( data_status_19 ) \n   7'h1f : begin\n     chip_16 = core_12\n     hw_12 <= tx_12\n     hw_20 = hw_5;\n   end\n   7'bx001000 : begin\n     auth_15 <= chip_5\n     rst_12 = cfg_10\n     core_1 <= hw_16;\n   end\n   default : begin \n     data_5 <= sig_10\n     tx_14 = rst_12\n     fsm_1 = rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_13) ( data_status_19 ) == ( 7'h1f ) |-> chip_16 == core_12 && hw_12 == tx_12 && hw_20 == hw_5 ; endproperty \n property name; @(posedge sys_clk_13) ( data_status_19 ) == ( 7'bx001000 ) |-> auth_15 == chip_5 && rst_12 == cfg_10 && core_1 == hw_16 ; endproperty \n property name; ( data_status_19 ) != 7'h1f && @(posedge sys_clk_13) ( data_status_19 ) != 7'bx001000  |-> data_5 == sig_10 && tx_14 == rst_12 && fsm_1 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "case ( result_register_13 ) \n   7'b111x11x : begin\n     rx_15 <= rx_5\n     auth_1 <= hw_1;\n   end\n   7'b1100101 : begin\n     cfg_18 = rx_20\n     err_7 = rx_10;\n   end\n   default : begin \n     core_1 <= rx_11\n     auth_19 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_17) ( result_register_13 ) == ( 7'b111x11x ) |-> rx_15 == rx_5 && auth_1 == hw_1 ; endproperty \n property name; @(posedge async_clk_17) ( result_register_13 ) == ( 7'b1100101 ) |-> cfg_18 == rx_20 && err_7 == rx_10 ; endproperty \n property name; ( result_register_13 ) != 7'b111x11x && @(posedge async_clk_17) ( result_register_13 ) != 7'b1100101  |-> core_1 == rx_11 && auth_19 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "case ( result_register_2 ) \n   7'h13 : begin\n     reg_16 <= auth_14\n     rx_10 <= hw_17;\n   end\n   7'b110x001 : begin\n     core_4 <= rx_13\n     tx_2 = reg_2;\n   end\n   default : begin \n     tx_9 = hw_18\n     err_17 <= clk_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( result_register_2 ) == ( 7'h13 ) |-> reg_16 == auth_14 && rx_10 == hw_17 ; endproperty \n property name; @(negedge fast_clk_16) ( result_register_2 ) == ( 7'b110x001 ) |-> core_4 == rx_13 && tx_2 == reg_2 ; endproperty \n property name; ( result_register_2 ) != 7'h13 && @(negedge fast_clk_16) ( result_register_2 ) != 7'b110x001  |-> tx_9 == hw_18 && err_17 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( flag_status_15 ) \n   data_1 : begin\n     err_8 <= cfg_4\n     err_14 = cfg_3\n     sig_14 <= clk_1;\n   end\n   default : begin \n     hw_2 = data_10\n     sig_5 <= data_10\n     fsm_4 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_7) ( flag_status_15 ) == ( data_1 ) |-> err_8 == cfg_4 && err_14 == cfg_3 && sig_14 == clk_1 ; endproperty \n property name; @(posedge clk_enable_7) ( flag_status_15 ) != data_1  |-> hw_2 == data_10 && sig_5 == data_10 && fsm_4 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "case ( flag_register_2 ) \n   6'b1x110x : begin\n     rst_14 <= fsm_15\n     fsm_8 <= hw_10\n     chip_18 <= err_3;\n   end\n   default : begin \n     sig_1 = auth_3\n     chip_6 = hw_18\n     clk_20 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( flag_register_2 ) == ( 6'b1x110x ) |-> rst_14 == fsm_15 && fsm_8 == hw_10 && chip_18 == err_3 ; endproperty \n property name; @(posedge bus_clock_8) ( flag_register_2 ) != 6'b1x110x  |-> sig_1 == auth_3 && chip_6 == hw_18 && clk_20 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   7'b0x0x000 : begin\n     data_12 = hw_14\n     clk_7 <= fsm_14;\n   end\n   default : begin \n     rst_10 <= err_7\n     reg_8 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_13) ( data_status_register_status_12 ) == ( 7'b0x0x000 ) |-> data_12 == hw_14 && clk_7 == fsm_14 ; endproperty \n property name; @(negedge clk_gen_13) ( data_status_register_status_12 ) != 7'b0x0x000  |-> rst_10 == err_7 && reg_8 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "case ( ready_register_11 ) \n   7'h76 : begin\n     core_6 <= sig_10\n     rst_9 = clk_1;\n   end\n   7'b0010000 : begin\n     data_9 <= cfg_13\n     rst_12 = auth_16;\n   end\n   default : begin \n     cfg_4 = data_18\n     err_16 <= reg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( ready_register_11 ) == ( 7'h76 ) |-> core_6 == sig_10 && rst_9 == clk_1 ; endproperty \n property name; @(negedge ref_clk_16) ( ready_register_11 ) == ( 7'b0010000 ) |-> data_9 == cfg_13 && rst_12 == auth_16 ; endproperty \n property name; ( ready_register_11 ) != 7'h76 && @(negedge ref_clk_16) ( ready_register_11 ) != 7'b0010000  |-> cfg_4 == data_18 && err_16 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   7'b000100x : begin\n     auth_20 = reg_19\n     err_14 = cfg_13\n     tx_12 <= auth_5;\n   end\n   5'hd : begin\n     rst_6 = cfg_8\n     rst_15 = rx_17\n     err_12 <= sig_14;\n   end\n   default : begin \n     sig_6 = core_18\n     rst_5 = clk_1\n     clk_12 <= rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_1) ( status_register_status_7 ) == ( 7'b000100x ) |-> auth_20 == reg_19 && err_14 == cfg_13 && tx_12 == auth_5 ; endproperty \n property name; @(posedge clk_signal_1) ( status_register_status_7 ) == ( 5'hd ) |-> rst_6 == cfg_8 && rst_15 == rx_17 && err_12 == sig_14 ; endproperty \n property name; ( status_register_status_7 ) != 7'b000100x && @(posedge clk_signal_1) ( status_register_status_7 ) != 5'hd  |-> sig_6 == core_18 && rst_5 == clk_1 && clk_12 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_1"
    },
    {
        "Code": "case ( command_register_17 ) \n   7'b1xx0000 : begin\n     err_10 <= data_7\n     tx_19 <= tx_4;\n   end\n   6'b001001 : begin\n     auth_9 = tx_15\n     clk_15 = hw_20;\n   end\n   default : begin \n     clk_9 = err_3\n     reg_16 <= cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_9) ( command_register_17 ) == ( 7'b1xx0000 ) |-> err_10 == data_7 && tx_19 == tx_4 ; endproperty \n property name; @(negedge mem_clock_9) ( command_register_17 ) == ( 6'b001001 ) |-> auth_9 == tx_15 && clk_15 == hw_20 ; endproperty \n property name; ( command_register_17 ) != 7'b1xx0000 && @(negedge mem_clock_9) ( command_register_17 ) != 6'b001001  |-> clk_9 == err_3 && reg_16 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "case ( read_data_18 ) \n   7'bxx1xxx0 : begin\n     hw_19 = chip_6\n     fsm_12 = tx_20;\n   end\n   7'b10xx111 : begin\n     clk_11 = rst_8\n     clk_17 = core_9;\n   end\n   6'h1 : begin\n     err_9 <= hw_18\n     core_11 = hw_16;\n   end\n   default : begin \n     auth_3 = rst_11\n     cfg_14 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_18) ( read_data_18 ) == ( 7'bxx1xxx0 ) |-> hw_19 == chip_6 && fsm_12 == tx_20 ; endproperty \n property name; @(posedge sys_clk_18) ( read_data_18 ) == ( 7'b10xx111 ) |-> clk_11 == rst_8 && clk_17 == core_9 ; endproperty \n property name; @(posedge sys_clk_18) ( read_data_18 ) == ( 6'h1 ) |-> err_9 == hw_18 && core_11 == hw_16 ; endproperty \n property name; ( read_data_18 ) != 7'bxx1xxx0 && ( read_data_18 ) != 7'b10xx111 && @(posedge sys_clk_18) ( read_data_18 ) != 6'h1  |-> auth_3 == rst_11 && cfg_14 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "case ( operation_code_16 ) \n   6'b0100xx : begin\n     cfg_19 <= rst_8\n     data_15 <= err_17;\n   end\n   data_12 : begin\n     hw_16 <= data_17\n     reg_13 = data_18;\n   end\n   7'b001xxxx : begin\n     tx_15 = fsm_7\n     tx_13 = sig_8;\n   end\n   default : begin \n     tx_3 <= reg_19\n     auth_17 = fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_4) ( operation_code_16 ) == ( 6'b0100xx ) |-> cfg_19 == rst_8 && data_15 == err_17 ; endproperty \n property name; @(posedge core_clock_4) ( operation_code_16 ) == ( data_12 ) |-> hw_16 == data_17 && reg_13 == data_18 ; endproperty \n property name; @(posedge core_clock_4) ( operation_code_16 ) == ( 7'b001xxxx ) |-> tx_15 == fsm_7 && tx_13 == sig_8 ; endproperty \n property name; ( operation_code_16 ) != 6'b0100xx && ( operation_code_16 ) != data_12 && @(posedge core_clock_4) ( operation_code_16 ) != 7'b001xxxx  |-> tx_3 == reg_19 && auth_17 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "case ( output_register_status_13 ) \n   7'bxxxx010 : begin\n     hw_20 = hw_1\n     err_10 = cfg_4\n     tx_9 = clk_6;\n   end\n   6'hx : begin\n     data_13 <= tx_4\n     chip_20 = reg_19\n     hw_9 <= core_19;\n   end\n   default : begin \n     fsm_11 = chip_8\n     cfg_11 = hw_3\n     chip_5 = err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_8) ( output_register_status_13 ) == ( 7'bxxxx010 ) |-> hw_20 == hw_1 && err_10 == cfg_4 && tx_9 == clk_6 ; endproperty \n property name; @(negedge clk_osc_8) ( output_register_status_13 ) == ( 6'hx ) |-> data_13 == tx_4 && chip_20 == reg_19 && hw_9 == core_19 ; endproperty \n property name; ( output_register_status_13 ) != 7'bxxxx010 && @(negedge clk_osc_8) ( output_register_status_13 ) != 6'hx  |-> fsm_11 == chip_8 && cfg_11 == hw_3 && chip_5 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "case ( data_status_8 ) \n   7'b0xxxx01 : begin\n     tx_20 = tx_17\n     sig_6 = err_11;\n   end\n   7'b11xxx0x : begin\n     sig_16 <= hw_17\n     tx_5 = core_13;\n   end\n   7'bx100011 : begin\n     data_15 <= auth_18\n     sig_9 <= tx_7;\n   end\n   default : begin \n     fsm_16 <= reg_5\n     tx_3 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_6) ( data_status_8 ) == ( 7'b0xxxx01 ) |-> tx_20 == tx_17 && sig_6 == err_11 ; endproperty \n property name; @(negedge core_clock_6) ( data_status_8 ) == ( 7'b11xxx0x ) |-> sig_16 == hw_17 && tx_5 == core_13 ; endproperty \n property name; @(negedge core_clock_6) ( data_status_8 ) == ( 7'bx100011 ) |-> data_15 == auth_18 && sig_9 == tx_7 ; endproperty \n property name; ( data_status_8 ) != 7'b0xxxx01 && ( data_status_8 ) != 7'b11xxx0x && @(negedge core_clock_6) ( data_status_8 ) != 7'bx100011  |-> fsm_16 == reg_5 && tx_3 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "case ( status_output_9 ) \n   err_12 : begin\n     tx_15 <= fsm_19\n     chip_14 = cfg_13;\n   end\n   5'h6 : begin\n     rx_13 = sig_16\n     err_11 = clk_9;\n   end\n   default : begin \n     cfg_12 <= clk_13\n     chip_12 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( status_output_9 ) == ( err_12 ) |-> tx_15 == fsm_19 && chip_14 == cfg_13 ; endproperty \n property name; @(negedge pll_clk_8) ( status_output_9 ) == ( 5'h6 ) |-> rx_13 == sig_16 && err_11 == clk_9 ; endproperty \n property name; ( status_output_9 ) != err_12 && @(negedge pll_clk_8) ( status_output_9 ) != 5'h6  |-> cfg_12 == clk_13 && chip_12 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'h59 : begin\n     sig_15 <= hw_5\n     tx_3 <= chip_15\n     tx_13 <= rx_16;\n   end\n   5'bx110x : begin\n     clk_18 <= rx_9\n     reg_3 <= chip_2\n     clk_11 <= sig_10;\n   end\n   default : begin \n     chip_5 <= hw_10\n     core_18 = reg_8\n     clk_19 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_18) ( output_register_4 ) == ( 7'h59 ) |-> sig_15 == hw_5 && tx_3 == chip_15 && tx_13 == rx_16 ; endproperty \n property name; @(posedge main_clk_18) ( output_register_4 ) == ( 5'bx110x ) |-> clk_18 == rx_9 && reg_3 == chip_2 && clk_11 == sig_10 ; endproperty \n property name; ( output_register_4 ) != 7'h59 && @(posedge main_clk_18) ( output_register_4 ) != 5'bx110x  |-> chip_5 == hw_10 && core_18 == reg_8 && clk_19 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "case ( control_data_8 ) \n   5'b011x1 : begin\n     err_18 = tx_18\n     reg_12 = cfg_4;\n   end\n   6'b010110 : begin\n     data_16 = auth_10\n     cfg_12 = sig_9;\n   end\n   6'b010100 : begin\n     data_13 = tx_15\n     rst_1 <= auth_17;\n   end\n   default : begin \n     data_8 <= reg_11\n     rx_13 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( control_data_8 ) == ( 5'b011x1 ) |-> err_18 == tx_18 && reg_12 == cfg_4 ; endproperty \n property name; @(negedge clock_ctrl_10) ( control_data_8 ) == ( 6'b010110 ) |-> data_16 == auth_10 && cfg_12 == sig_9 ; endproperty \n property name; @(negedge clock_ctrl_10) ( control_data_8 ) == ( 6'b010100 ) |-> data_13 == tx_15 && rst_1 == auth_17 ; endproperty \n property name; ( control_data_8 ) != 5'b011x1 && ( control_data_8 ) != 6'b010110 && @(negedge clock_ctrl_10) ( control_data_8 ) != 6'b010100  |-> data_8 == reg_11 && rx_13 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   clk_1 : begin\n     chip_9 <= rst_11\n     rx_5 = clk_19\n     data_18 = reg_9;\n   end\n   7'b00x0x0x : begin\n     rx_4 <= data_14\n     auth_19 = hw_14\n     core_16 = data_6;\n   end\n   default : begin \n     chip_10 = chip_14\n     reg_13 <= core_8\n     fsm_5 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( acknowledge_4 ) == ( clk_1 ) |-> chip_9 == rst_11 && rx_5 == clk_19 && data_18 == reg_9 ; endproperty \n property name; @(posedge clk_out_12) ( acknowledge_4 ) == ( 7'b00x0x0x ) |-> rx_4 == data_14 && auth_19 == hw_14 && core_16 == data_6 ; endproperty \n property name; ( acknowledge_4 ) != clk_1 && @(posedge clk_out_12) ( acknowledge_4 ) != 7'b00x0x0x  |-> chip_10 == chip_14 && reg_13 == core_8 && fsm_5 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   7'b1xxxx1x : begin\n     fsm_14 <= rst_10\n     cfg_14 <= core_2;\n   end\n   7'b1011110 : begin\n     chip_12 = tx_6\n     chip_4 <= auth_14;\n   end\n   default : begin \n     hw_16 <= clk_20\n     clk_5 <= fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_14) ( control_buffer_16 ) == ( 7'b1xxxx1x ) |-> fsm_14 == rst_10 && cfg_14 == core_2 ; endproperty \n property name; @(negedge clk_osc_14) ( control_buffer_16 ) == ( 7'b1011110 ) |-> chip_12 == tx_6 && chip_4 == auth_14 ; endproperty \n property name; ( control_buffer_16 ) != 7'b1xxxx1x && @(negedge clk_osc_14) ( control_buffer_16 ) != 7'b1011110  |-> hw_16 == clk_20 && clk_5 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_14"
    },
    {
        "Code": "case ( read_data_4 ) \n   7'bxxx10xx : begin\n     data_7 <= hw_19\n     rx_14 = tx_13\n     sig_20 <= auth_16;\n   end\n   default : begin \n     chip_18 = sig_2\n     rst_5 = sig_16\n     fsm_13 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( read_data_4 ) == ( 7'bxxx10xx ) |-> data_7 == hw_19 && rx_14 == tx_13 && sig_20 == auth_16 ; endproperty \n property name; @(negedge clk_gen_7) ( read_data_4 ) != 7'bxxx10xx  |-> chip_18 == sig_2 && rst_5 == sig_16 && fsm_13 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( flag_register_5 ) \n   2'h0 : begin\n     reg_10 <= hw_13\n     clk_16 = core_14\n     clk_1 <= reg_7;\n   end\n   3'bx1x : begin\n     hw_10 = err_11\n     data_12 = reg_9\n     rx_18 <= cfg_1;\n   end\n   default : begin \n     sig_9 <= auth_5\n     clk_8 = chip_19\n     core_19 = rx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_18) ( flag_register_5 ) == ( 2'h0 ) |-> reg_10 == hw_13 && clk_16 == core_14 && clk_1 == reg_7 ; endproperty \n property name; @(posedge pll_clk_18) ( flag_register_5 ) == ( 3'bx1x ) |-> hw_10 == err_11 && data_12 == reg_9 && rx_18 == cfg_1 ; endproperty \n property name; ( flag_register_5 ) != 2'h0 && @(posedge pll_clk_18) ( flag_register_5 ) != 3'bx1x  |-> sig_9 == auth_5 && clk_8 == chip_19 && core_19 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_18"
    },
    {
        "Code": "case ( output_status_register_7 ) \n   7'b0x1x0xx : begin\n     hw_18 = data_4\n     reg_20 <= reg_19;\n   end\n   6'b011xx1 : begin\n     chip_14 = fsm_2\n     rst_5 = fsm_19;\n   end\n   default : begin \n     auth_9 <= clk_20\n     auth_3 = auth_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( output_status_register_7 ) == ( 7'b0x1x0xx ) |-> hw_18 == data_4 && reg_20 == reg_19 ; endproperty \n property name; @(negedge clk_osc_20) ( output_status_register_7 ) == ( 6'b011xx1 ) |-> chip_14 == fsm_2 && rst_5 == fsm_19 ; endproperty \n property name; ( output_status_register_7 ) != 7'b0x1x0xx && @(negedge clk_osc_20) ( output_status_register_7 ) != 6'b011xx1  |-> auth_9 == clk_20 && auth_3 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( flag_register_12 ) \n   5'bxx011 : begin\n     cfg_8 = rx_14\n     rst_16 = cfg_2\n     err_7 <= rx_1;\n   end\n   2'h2 : begin\n     clk_19 <= reg_4\n     reg_2 <= reg_16\n     reg_13 = data_5;\n   end\n   7'bx100011 : begin\n     core_12 = auth_16\n     auth_13 = err_2\n     core_15 <= tx_4;\n   end\n   default : begin \n     rx_4 <= err_13\n     data_9 = hw_11\n     fsm_9 <= sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_10) ( flag_register_12 ) == ( 5'bxx011 ) |-> cfg_8 == rx_14 && rst_16 == cfg_2 && err_7 == rx_1 ; endproperty \n property name; @(negedge clock_div_10) ( flag_register_12 ) == ( 2'h2 ) |-> clk_19 == reg_4 && reg_2 == reg_16 && reg_13 == data_5 ; endproperty \n property name; @(negedge clock_div_10) ( flag_register_12 ) == ( 7'bx100011 ) |-> core_12 == auth_16 && auth_13 == err_2 && core_15 == tx_4 ; endproperty \n property name; ( flag_register_12 ) != 5'bxx011 && ( flag_register_12 ) != 2'h2 && @(negedge clock_div_10) ( flag_register_12 ) != 7'bx100011  |-> rx_4 == err_13 && data_9 == hw_11 && fsm_9 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "case ( output_status_register_18 ) \n   7'h1c : begin\n     data_20 = hw_6\n     core_12 <= auth_18\n     reg_18 = err_18;\n   end\n   5'b01001 : begin\n     hw_9 = clk_18\n     rst_20 = sig_8\n     core_5 <= sig_17;\n   end\n   7'h11 : begin\n     rx_12 <= chip_11\n     fsm_10 = reg_4\n     rx_1 <= auth_9;\n   end\n   default : begin \n     hw_14 <= chip_5\n     fsm_2 <= rst_18\n     rx_11 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( output_status_register_18 ) == ( 7'h1c ) |-> data_20 == hw_6 && core_12 == auth_18 && reg_18 == err_18 ; endproperty \n property name; @(negedge mem_clock_4) ( output_status_register_18 ) == ( 5'b01001 ) |-> hw_9 == clk_18 && rst_20 == sig_8 && core_5 == sig_17 ; endproperty \n property name; @(negedge mem_clock_4) ( output_status_register_18 ) == ( 7'h11 ) |-> rx_12 == chip_11 && fsm_10 == reg_4 && rx_1 == auth_9 ; endproperty \n property name; ( output_status_register_18 ) != 7'h1c && ( output_status_register_18 ) != 5'b01001 && @(negedge mem_clock_4) ( output_status_register_18 ) != 7'h11  |-> hw_14 == chip_5 && fsm_2 == rst_18 && rx_11 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( error_flag_10 ) \n   6'h2d : begin\n     fsm_10 = cfg_16\n     rx_18 = rst_11;\n   end\n   7'h2b : begin\n     err_8 <= chip_13\n     sig_17 <= clk_15;\n   end\n   default : begin \n     rx_7 = rst_6\n     fsm_18 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( error_flag_10 ) == ( 6'h2d ) |-> fsm_10 == cfg_16 && rx_18 == rst_11 ; endproperty \n property name; @(negedge mem_clock_17) ( error_flag_10 ) == ( 7'h2b ) |-> err_8 == chip_13 && sig_17 == clk_15 ; endproperty \n property name; ( error_flag_10 ) != 6'h2d && @(negedge mem_clock_17) ( error_flag_10 ) != 7'h2b  |-> rx_7 == rst_6 && fsm_18 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( address_register_1 ) \n   5'h0 : begin\n     chip_20 = rx_4\n     cfg_11 <= reg_7\n     reg_13 = rst_11;\n   end\n   6'bxx1x00 : begin\n     auth_14 <= reg_11\n     cfg_15 = hw_15\n     rst_14 = core_14;\n   end\n   7'b0001010 : begin\n     tx_11 = clk_10\n     tx_9 <= cfg_4\n     rx_11 = tx_19;\n   end\n   default : begin \n     fsm_8 <= core_19\n     rx_17 = data_16\n     hw_15 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_17) ( address_register_1 ) == ( 5'h0 ) |-> chip_20 == rx_4 && cfg_11 == reg_7 && reg_13 == rst_11 ; endproperty \n property name; @(negedge pll_clk_17) ( address_register_1 ) == ( 6'bxx1x00 ) |-> auth_14 == reg_11 && cfg_15 == hw_15 && rst_14 == core_14 ; endproperty \n property name; @(negedge pll_clk_17) ( address_register_1 ) == ( 7'b0001010 ) |-> tx_11 == clk_10 && tx_9 == cfg_4 && rx_11 == tx_19 ; endproperty \n property name; ( address_register_1 ) != 5'h0 && ( address_register_1 ) != 6'bxx1x00 && @(negedge pll_clk_17) ( address_register_1 ) != 7'b0001010  |-> fsm_8 == core_19 && rx_17 == data_16 && hw_15 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_17"
    },
    {
        "Code": "case ( flag_status_19 ) \n   4'b11xx : begin\n     tx_6 = auth_9\n     fsm_6 = tx_2\n     clk_20 <= err_1;\n   end\n   7'b0x0xx0x : begin\n     chip_10 = chip_6\n     data_10 <= err_7\n     fsm_13 <= chip_9;\n   end\n   sig_10 : begin\n     rst_19 <= data_15\n     auth_1 <= rst_5\n     data_14 <= auth_15;\n   end\n   default : begin \n     err_6 = chip_11\n     hw_17 = err_2\n     chip_16 = core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_18) ( flag_status_19 ) == ( 4'b11xx ) |-> tx_6 == auth_9 && fsm_6 == tx_2 && clk_20 == err_1 ; endproperty \n property name; @(negedge pll_clk_18) ( flag_status_19 ) == ( 7'b0x0xx0x ) |-> chip_10 == chip_6 && data_10 == err_7 && fsm_13 == chip_9 ; endproperty \n property name; @(negedge pll_clk_18) ( flag_status_19 ) == ( sig_10 ) |-> rst_19 == data_15 && auth_1 == rst_5 && data_14 == auth_15 ; endproperty \n property name; ( flag_status_19 ) != 4'b11xx && ( flag_status_19 ) != 7'b0x0xx0x && @(negedge pll_clk_18) ( flag_status_19 ) != sig_10  |-> err_6 == chip_11 && hw_17 == err_2 && chip_16 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "case ( enable_13 ) \n   7'b01xx111 : begin\n     data_19 <= clk_3\n     fsm_11 = data_1;\n   end\n   default : begin \n     core_17 <= clk_9\n     data_17 <= clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( enable_13 ) == ( 7'b01xx111 ) |-> data_19 == clk_3 && fsm_11 == data_1 ; endproperty \n property name; @(posedge main_clk_14) ( enable_13 ) != 7'b01xx111  |-> core_17 == clk_9 && data_17 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( data_register_7 ) \n   2'bx1 : begin\n     core_7 = sig_15\n     sig_9 = cfg_4\n     sig_18 = chip_16;\n   end\n   default : begin \n     clk_11 = auth_18\n     auth_18 <= fsm_8\n     reg_13 <= rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_5) ( data_register_7 ) == ( 2'bx1 ) |-> core_7 == sig_15 && sig_9 == cfg_4 && sig_18 == chip_16 ; endproperty \n property name; @(posedge async_clk_5) ( data_register_7 ) != 2'bx1  |-> clk_11 == auth_18 && auth_18 == fsm_8 && reg_13 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "case ( instruction_register_12 ) \n   7'b1010111 : begin\n     err_4 <= fsm_5\n     auth_19 = auth_13\n     reg_3 = err_7;\n   end\n   6'h3f : begin\n     hw_11 = rst_7\n     sig_8 <= err_10\n     cfg_20 <= auth_5;\n   end\n   2'h2 : begin\n     reg_1 <= sig_4\n     chip_18 <= rx_11\n     rx_9 <= tx_5;\n   end\n   default : begin \n     fsm_15 = auth_17\n     rx_7 <= data_9\n     core_8 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( instruction_register_12 ) == ( 7'b1010111 ) |-> err_4 == fsm_5 && auth_19 == auth_13 && reg_3 == err_7 ; endproperty \n property name; @(posedge cpu_clock_1) ( instruction_register_12 ) == ( 6'h3f ) |-> hw_11 == rst_7 && sig_8 == err_10 && cfg_20 == auth_5 ; endproperty \n property name; @(posedge cpu_clock_1) ( instruction_register_12 ) == ( 2'h2 ) |-> reg_1 == sig_4 && chip_18 == rx_11 && rx_9 == tx_5 ; endproperty \n property name; ( instruction_register_12 ) != 7'b1010111 && ( instruction_register_12 ) != 6'h3f && @(posedge cpu_clock_1) ( instruction_register_12 ) != 2'h2  |-> fsm_15 == auth_17 && rx_7 == data_9 && core_8 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( counter_12 ) \n   6'b1x1xxx : begin\n     tx_12 <= chip_17\n     tx_14 = rx_19\n     reg_6 <= sig_6;\n   end\n   default : begin \n     data_11 = rst_8\n     auth_2 <= fsm_1\n     rx_12 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_10) ( counter_12 ) == ( 6'b1x1xxx ) |-> tx_12 == chip_17 && tx_14 == rx_19 && reg_6 == sig_6 ; endproperty \n property name; @(posedge pll_clk_10) ( counter_12 ) != 6'b1x1xxx  |-> data_11 == rst_8 && auth_2 == fsm_1 && rx_12 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "case ( input_register_3 ) \n   7'h5b : begin\n     rst_1 = reg_13\n     err_17 <= tx_15\n     auth_6 = hw_17;\n   end\n   4'b0111 : begin\n     rx_15 <= sig_16\n     reg_11 = fsm_8\n     chip_12 = fsm_13;\n   end\n   7'b01xx0x1 : begin\n     chip_1 = core_3\n     fsm_18 <= tx_5\n     hw_19 <= data_5;\n   end\n   default : begin \n     clk_5 = err_6\n     sig_11 <= core_5\n     hw_7 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_8) ( input_register_3 ) == ( 7'h5b ) |-> rst_1 == reg_13 && err_17 == tx_15 && auth_6 == hw_17 ; endproperty \n property name; @(posedge clock_ctrl_8) ( input_register_3 ) == ( 4'b0111 ) |-> rx_15 == sig_16 && reg_11 == fsm_8 && chip_12 == fsm_13 ; endproperty \n property name; @(posedge clock_ctrl_8) ( input_register_3 ) == ( 7'b01xx0x1 ) |-> chip_1 == core_3 && fsm_18 == tx_5 && hw_19 == data_5 ; endproperty \n property name; ( input_register_3 ) != 7'h5b && ( input_register_3 ) != 4'b0111 && @(posedge clock_ctrl_8) ( input_register_3 ) != 7'b01xx0x1  |-> clk_5 == err_6 && sig_11 == core_5 && hw_7 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "case ( input_data_13 ) \n   4'b0101 : begin\n     err_1 = err_17\n     data_8 = clk_7;\n   end\n   7'b00011x0 : begin\n     fsm_10 = tx_6\n     data_16 <= clk_18;\n   end\n   default : begin \n     hw_4 <= chip_6\n     sig_2 <= chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( input_data_13 ) == ( 4'b0101 ) |-> err_1 == err_17 && data_8 == clk_7 ; endproperty \n property name; @(posedge pll_clk_8) ( input_data_13 ) == ( 7'b00011x0 ) |-> fsm_10 == tx_6 && data_16 == clk_18 ; endproperty \n property name; ( input_data_13 ) != 4'b0101 && @(posedge pll_clk_8) ( input_data_13 ) != 7'b00011x0  |-> hw_4 == chip_6 && sig_2 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   7'bx0xx000 : begin\n     auth_13 <= err_7\n     rst_9 = sig_20\n     data_6 <= data_7;\n   end\n   7'b1000000 : begin\n     clk_20 = chip_7\n     reg_1 = clk_5\n     clk_10 <= reg_18;\n   end\n   default : begin \n     rx_11 = fsm_9\n     err_19 <= reg_6\n     err_17 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_15) ( data_status_register_status_10 ) == ( 7'bx0xx000 ) |-> auth_13 == err_7 && rst_9 == sig_20 && data_6 == data_7 ; endproperty \n property name; @(negedge pll_clk_15) ( data_status_register_status_10 ) == ( 7'b1000000 ) |-> clk_20 == chip_7 && reg_1 == clk_5 && clk_10 == reg_18 ; endproperty \n property name; ( data_status_register_status_10 ) != 7'bx0xx000 && @(negedge pll_clk_15) ( data_status_register_status_10 ) != 7'b1000000  |-> rx_11 == fsm_9 && err_19 == reg_6 && err_17 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "case ( operation_status_16 ) \n   6'b0x1xxx : begin\n     sig_1 = auth_1\n     err_4 = rst_9\n     auth_13 = rx_13;\n   end\n   default : begin \n     clk_10 <= rx_11\n     cfg_17 <= reg_12\n     hw_15 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( operation_status_16 ) == ( 6'b0x1xxx ) |-> sig_1 == auth_1 && err_4 == rst_9 && auth_13 == rx_13 ; endproperty \n property name; @(negedge clk_osc_6) ( operation_status_16 ) != 6'b0x1xxx  |-> clk_10 == rx_11 && cfg_17 == reg_12 && hw_15 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   4'he : begin\n     rst_15 <= fsm_19\n     core_16 <= cfg_4;\n   end\n   7'b0110x00 : begin\n     auth_17 <= tx_19\n     fsm_7 = err_13;\n   end\n   6'b1x1001 : begin\n     auth_18 = err_7\n     chip_3 <= tx_2;\n   end\n   default : begin \n     reg_15 = err_18\n     err_12 = err_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_7) ( status_register_status_6 ) == ( 4'he ) |-> rst_15 == fsm_19 && core_16 == cfg_4 ; endproperty \n property name; @(posedge clk_reset_7) ( status_register_status_6 ) == ( 7'b0110x00 ) |-> auth_17 == tx_19 && fsm_7 == err_13 ; endproperty \n property name; @(posedge clk_reset_7) ( status_register_status_6 ) == ( 6'b1x1001 ) |-> auth_18 == err_7 && chip_3 == tx_2 ; endproperty \n property name; ( status_register_status_6 ) != 4'he && ( status_register_status_6 ) != 7'b0110x00 && @(posedge clk_reset_7) ( status_register_status_6 ) != 6'b1x1001  |-> reg_15 == err_18 && err_12 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "case ( command_register_15 ) \n   7'h6 : begin\n     cfg_13 <= cfg_9\n     fsm_13 = auth_16;\n   end\n   7'b1x0x1x0 : begin\n     auth_19 = clk_11\n     sig_15 <= rst_6;\n   end\n   6'hb : begin\n     hw_3 = reg_18\n     data_3 <= clk_14;\n   end\n   default : begin \n     tx_20 = chip_6\n     data_13 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_2) ( command_register_15 ) == ( 7'h6 ) |-> cfg_13 == cfg_9 && fsm_13 == auth_16 ; endproperty \n property name; @(posedge ref_clk_2) ( command_register_15 ) == ( 7'b1x0x1x0 ) |-> auth_19 == clk_11 && sig_15 == rst_6 ; endproperty \n property name; @(posedge ref_clk_2) ( command_register_15 ) == ( 6'hb ) |-> hw_3 == reg_18 && data_3 == clk_14 ; endproperty \n property name; ( command_register_15 ) != 7'h6 && ( command_register_15 ) != 7'b1x0x1x0 && @(posedge ref_clk_2) ( command_register_15 ) != 6'hb  |-> tx_20 == chip_6 && data_13 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_2"
    },
    {
        "Code": "case ( start_address_8 ) \n   6'bx01100 : begin\n     rx_20 = tx_7\n     reg_6 = tx_17;\n   end\n   7'b00x11x0 : begin\n     rx_11 = hw_2\n     fsm_6 <= err_5;\n   end\n   5'bxx001 : begin\n     rx_10 = auth_16\n     auth_8 = fsm_8;\n   end\n   default : begin \n     sig_17 = clk_18\n     auth_5 <= tx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_13) ( start_address_8 ) == ( 6'bx01100 ) |-> rx_20 == tx_7 && reg_6 == tx_17 ; endproperty \n property name; @(negedge clk_osc_13) ( start_address_8 ) == ( 7'b00x11x0 ) |-> rx_11 == hw_2 && fsm_6 == err_5 ; endproperty \n property name; @(negedge clk_osc_13) ( start_address_8 ) == ( 5'bxx001 ) |-> rx_10 == auth_16 && auth_8 == fsm_8 ; endproperty \n property name; ( start_address_8 ) != 6'bx01100 && ( start_address_8 ) != 7'b00x11x0 && @(negedge clk_osc_13) ( start_address_8 ) != 5'bxx001  |-> sig_17 == clk_18 && auth_5 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "case ( operation_status_14 ) \n   5'b1xx1x : begin\n     err_9 = hw_8\n     err_6 = err_1\n     sig_14 = auth_3;\n   end\n   7'b0100010 : begin\n     chip_4 = chip_17\n     sig_17 = core_4\n     core_14 <= auth_4;\n   end\n   6'h1e : begin\n     sig_12 <= reg_16\n     rst_3 <= core_2\n     tx_18 = cfg_16;\n   end\n   default : begin \n     core_5 <= sig_12\n     core_19 <= chip_20\n     data_2 = hw_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_20) ( operation_status_14 ) == ( 5'b1xx1x ) |-> err_9 == hw_8 && err_6 == err_1 && sig_14 == auth_3 ; endproperty \n property name; @(posedge clk_in_20) ( operation_status_14 ) == ( 7'b0100010 ) |-> chip_4 == chip_17 && sig_17 == core_4 && core_14 == auth_4 ; endproperty \n property name; @(posedge clk_in_20) ( operation_status_14 ) == ( 6'h1e ) |-> sig_12 == reg_16 && rst_3 == core_2 && tx_18 == cfg_16 ; endproperty \n property name; ( operation_status_14 ) != 5'b1xx1x && ( operation_status_14 ) != 7'b0100010 && @(posedge clk_in_20) ( operation_status_14 ) != 6'h1e  |-> core_5 == sig_12 && core_19 == chip_20 && data_2 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_20"
    },
    {
        "Code": "case ( output_status_register_11 ) \n   6'b0xxx1x : begin\n     reg_12 <= tx_14\n     data_2 <= hw_1;\n   end\n   7'b11xx001 : begin\n     tx_5 = hw_7\n     rx_6 <= reg_17;\n   end\n   default : begin \n     clk_11 <= clk_3\n     auth_16 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_4) ( output_status_register_11 ) == ( 6'b0xxx1x ) |-> reg_12 == tx_14 && data_2 == hw_1 ; endproperty \n property name; @(posedge sys_clk_4) ( output_status_register_11 ) == ( 7'b11xx001 ) |-> tx_5 == hw_7 && rx_6 == reg_17 ; endproperty \n property name; ( output_status_register_11 ) != 6'b0xxx1x && @(posedge sys_clk_4) ( output_status_register_11 ) != 7'b11xx001  |-> clk_11 == clk_3 && auth_16 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "case ( status_control_18 ) \n   7'bxxx0x1x : begin\n     auth_12 = fsm_16\n     clk_10 <= fsm_18\n     cfg_9 = hw_13;\n   end\n   default : begin \n     reg_9 <= chip_14\n     rst_20 <= cfg_8\n     core_18 = rst_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( status_control_18 ) == ( 7'bxxx0x1x ) |-> auth_12 == fsm_16 && clk_10 == fsm_18 && cfg_9 == hw_13 ; endproperty \n property name; @(negedge clk_enable_19) ( status_control_18 ) != 7'bxxx0x1x  |-> reg_9 == chip_14 && rst_20 == cfg_8 && core_18 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'b1x0x00 : begin\n     hw_7 = fsm_10\n     auth_17 <= rx_12;\n   end\n   6'h6 : begin\n     fsm_14 <= chip_14\n     fsm_6 <= sig_13;\n   end\n   6'h26 : begin\n     chip_9 = data_2\n     clk_1 <= auth_19;\n   end\n   default : begin \n     rx_19 <= auth_15\n     data_16 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( data_out_6 ) == ( 6'b1x0x00 ) |-> hw_7 == fsm_10 && auth_17 == rx_12 ; endproperty \n property name; @(negedge pll_clk_8) ( data_out_6 ) == ( 6'h6 ) |-> fsm_14 == chip_14 && fsm_6 == sig_13 ; endproperty \n property name; @(negedge pll_clk_8) ( data_out_6 ) == ( 6'h26 ) |-> chip_9 == data_2 && clk_1 == auth_19 ; endproperty \n property name; ( data_out_6 ) != 6'b1x0x00 && ( data_out_6 ) != 6'h6 && @(negedge pll_clk_8) ( data_out_6 ) != 6'h26  |-> rx_19 == auth_15 && data_16 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( control_status_11 ) \n   7'b1x1111x : begin\n     core_12 <= data_12\n     data_17 = core_7;\n   end\n   7'b110x0x0 : begin\n     hw_8 <= hw_20\n     hw_7 <= hw_6;\n   end\n   default : begin \n     data_3 <= cfg_7\n     fsm_15 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_13) ( control_status_11 ) == ( 7'b1x1111x ) |-> core_12 == data_12 && data_17 == core_7 ; endproperty \n property name; @(negedge sys_clk_13) ( control_status_11 ) == ( 7'b110x0x0 ) |-> hw_8 == hw_20 && hw_7 == hw_6 ; endproperty \n property name; ( control_status_11 ) != 7'b1x1111x && @(negedge sys_clk_13) ( control_status_11 ) != 7'b110x0x0  |-> data_3 == cfg_7 && fsm_15 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_13"
    },
    {
        "Code": "case ( ready_register_3 ) \n   7'h4e : begin\n     fsm_5 <= err_9\n     tx_1 = sig_13\n     chip_20 <= tx_5;\n   end\n   7'bx001xx0 : begin\n     data_2 = clk_1\n     tx_8 = hw_18\n     sig_2 <= core_19;\n   end\n   default : begin \n     cfg_10 <= core_7\n     tx_9 = err_14\n     rx_6 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( ready_register_3 ) == ( 7'h4e ) |-> fsm_5 == err_9 && tx_1 == sig_13 && chip_20 == tx_5 ; endproperty \n property name; @(posedge ref_clk_10) ( ready_register_3 ) == ( 7'bx001xx0 ) |-> data_2 == clk_1 && tx_8 == hw_18 && sig_2 == core_19 ; endproperty \n property name; ( ready_register_3 ) != 7'h4e && @(posedge ref_clk_10) ( ready_register_3 ) != 7'bx001xx0  |-> cfg_10 == core_7 && tx_9 == err_14 && rx_6 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( control_input_status_3 ) \n   6'bx01011 : begin\n     fsm_19 = rx_2\n     reg_19 <= rst_17;\n   end\n   3'bx00 : begin\n     data_10 <= fsm_9\n     auth_2 = cfg_14;\n   end\n   default : begin \n     reg_13 <= tx_8\n     data_2 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_7) ( control_input_status_3 ) == ( 6'bx01011 ) |-> fsm_19 == rx_2 && reg_19 == rst_17 ; endproperty \n property name; @(negedge pll_clk_7) ( control_input_status_3 ) == ( 3'bx00 ) |-> data_10 == fsm_9 && auth_2 == cfg_14 ; endproperty \n property name; ( control_input_status_3 ) != 6'bx01011 && @(negedge pll_clk_7) ( control_input_status_3 ) != 3'bx00  |-> reg_13 == tx_8 && data_2 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "case ( input_buffer_10 ) \n   7'b1x10xxx : begin\n     chip_14 = chip_2\n     chip_4 = cfg_10;\n   end\n   7'bxx000x0 : begin\n     data_2 = cfg_9\n     auth_4 = sig_14;\n   end\n   default : begin \n     sig_13 = err_8\n     fsm_14 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_5) ( input_buffer_10 ) == ( 7'b1x10xxx ) |-> chip_14 == chip_2 && chip_4 == cfg_10 ; endproperty \n property name; @(negedge main_clk_5) ( input_buffer_10 ) == ( 7'bxx000x0 ) |-> data_2 == cfg_9 && auth_4 == sig_14 ; endproperty \n property name; ( input_buffer_10 ) != 7'b1x10xxx && @(negedge main_clk_5) ( input_buffer_10 ) != 7'bxx000x0  |-> sig_13 == err_8 && fsm_14 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "case ( control_valid_16 ) \n   7'h42 : begin\n     cfg_5 <= auth_11\n     core_1 <= cfg_11\n     reg_8 = core_14;\n   end\n   default : begin \n     data_7 <= chip_18\n     cfg_8 <= rst_10\n     rst_11 = rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_19) ( control_valid_16 ) == ( 7'h42 ) |-> cfg_5 == auth_11 && core_1 == cfg_11 && reg_8 == core_14 ; endproperty \n property name; @(negedge clk_out_19) ( control_valid_16 ) != 7'h42  |-> data_7 == chip_18 && cfg_8 == rst_10 && rst_11 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "case ( flag_register_15 ) \n   7'b0xx1111 : begin\n     clk_7 = data_17\n     reg_10 = sig_13;\n   end\n   default : begin \n     sig_16 = rst_10\n     sig_11 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( flag_register_15 ) == ( 7'b0xx1111 ) |-> clk_7 == data_17 && reg_10 == sig_13 ; endproperty \n property name; @(posedge clock_div_17) ( flag_register_15 ) != 7'b0xx1111  |-> sig_16 == rst_10 && sig_11 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( input_register_6 ) \n   5'bxx110 : begin\n     cfg_7 = data_17\n     rst_5 <= sig_10\n     reg_5 = rx_6;\n   end\n   7'b01x0110 : begin\n     clk_16 = cfg_18\n     data_9 = tx_19\n     fsm_16 <= fsm_6;\n   end\n   6'b100000 : begin\n     sig_14 = clk_4\n     tx_15 <= chip_20\n     reg_18 <= clk_7;\n   end\n   default : begin \n     rst_7 = err_14\n     hw_3 <= sig_15\n     core_8 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_1) ( input_register_6 ) == ( 5'bxx110 ) |-> cfg_7 == data_17 && rst_5 == sig_10 && reg_5 == rx_6 ; endproperty \n property name; @(posedge pll_clk_1) ( input_register_6 ) == ( 7'b01x0110 ) |-> clk_16 == cfg_18 && data_9 == tx_19 && fsm_16 == fsm_6 ; endproperty \n property name; @(posedge pll_clk_1) ( input_register_6 ) == ( 6'b100000 ) |-> sig_14 == clk_4 && tx_15 == chip_20 && reg_18 == clk_7 ; endproperty \n property name; ( input_register_6 ) != 5'bxx110 && ( input_register_6 ) != 7'b01x0110 && @(posedge pll_clk_1) ( input_register_6 ) != 6'b100000  |-> rst_7 == err_14 && hw_3 == sig_15 && core_8 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "case ( data_ready_3 ) \n   7'b0x1xx1x : begin\n     err_7 <= rst_13\n     core_14 = reg_14;\n   end\n   default : begin \n     sig_15 <= rx_20\n     fsm_8 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( data_ready_3 ) == ( 7'b0x1xx1x ) |-> err_7 == rst_13 && core_14 == reg_14 ; endproperty \n property name; @(posedge clock_div_8) ( data_ready_3 ) != 7'b0x1xx1x  |-> sig_15 == rx_20 && fsm_8 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( read_enable_16 ) \n   7'b00000x0 : begin\n     core_20 <= reg_18\n     reg_1 = rst_14\n     reg_12 = chip_20;\n   end\n   7'b01x0xx1 : begin\n     hw_17 <= sig_9\n     rst_10 <= data_5\n     clk_1 = auth_19;\n   end\n   7'bx11110x : begin\n     rst_9 = clk_7\n     core_16 <= err_17\n     tx_8 = chip_9;\n   end\n   default : begin \n     tx_7 = reg_12\n     rst_1 = cfg_3\n     auth_9 <= clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( read_enable_16 ) == ( 7'b00000x0 ) |-> core_20 == reg_18 && reg_1 == rst_14 && reg_12 == chip_20 ; endproperty \n property name; @(negedge fast_clk_5) ( read_enable_16 ) == ( 7'b01x0xx1 ) |-> hw_17 == sig_9 && rst_10 == data_5 && clk_1 == auth_19 ; endproperty \n property name; @(negedge fast_clk_5) ( read_enable_16 ) == ( 7'bx11110x ) |-> rst_9 == clk_7 && core_16 == err_17 && tx_8 == chip_9 ; endproperty \n property name; ( read_enable_16 ) != 7'b00000x0 && ( read_enable_16 ) != 7'b01x0xx1 && @(negedge fast_clk_5) ( read_enable_16 ) != 7'bx11110x  |-> tx_7 == reg_12 && rst_1 == cfg_3 && auth_9 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'b10xxx11 : begin\n     fsm_16 <= auth_17\n     fsm_2 <= err_16;\n   end\n   5'b10x11 : begin\n     reg_7 = rst_3\n     fsm_3 = clk_17;\n   end\n   default : begin \n     data_5 <= rst_18\n     core_6 = hw_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_8) ( status_flag_8 ) == ( 7'b10xxx11 ) |-> fsm_16 == auth_17 && fsm_2 == err_16 ; endproperty \n property name; @(posedge ref_clk_8) ( status_flag_8 ) == ( 5'b10x11 ) |-> reg_7 == rst_3 && fsm_3 == clk_17 ; endproperty \n property name; ( status_flag_8 ) != 7'b10xxx11 && @(posedge ref_clk_8) ( status_flag_8 ) != 5'b10x11  |-> data_5 == rst_18 && core_6 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'bxx10x10 : begin\n     sig_10 = sig_7\n     reg_4 = cfg_18;\n   end\n   default : begin \n     data_1 <= clk_6\n     fsm_6 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( interrupt_control_status_10 ) == ( 7'bxx10x10 ) |-> sig_10 == sig_7 && reg_4 == cfg_18 ; endproperty \n property name; @(negedge async_clk_8) ( interrupt_control_status_10 ) != 7'bxx10x10  |-> data_1 == clk_6 && fsm_6 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( control_register_14 ) \n   5'b01001 : begin\n     fsm_8 = hw_12\n     auth_9 <= reg_8\n     auth_8 <= reg_6;\n   end\n   3'b011 : begin\n     err_2 = fsm_17\n     reg_12 = reg_20\n     clk_15 = rx_9;\n   end\n   default : begin \n     chip_11 = data_9\n     auth_18 = rx_11\n     fsm_9 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_8) ( control_register_14 ) == ( 5'b01001 ) |-> fsm_8 == hw_12 && auth_9 == reg_8 && auth_8 == reg_6 ; endproperty \n property name; @(negedge clk_osc_8) ( control_register_14 ) == ( 3'b011 ) |-> err_2 == fsm_17 && reg_12 == reg_20 && clk_15 == rx_9 ; endproperty \n property name; ( control_register_14 ) != 5'b01001 && @(negedge clk_osc_8) ( control_register_14 ) != 3'b011  |-> chip_11 == data_9 && auth_18 == rx_11 && fsm_9 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "case ( valid_input_7 ) \n   7'b101xxx1 : begin\n     sig_2 = rst_14\n     rx_9 <= auth_6;\n   end\n   6'he : begin\n     reg_10 <= fsm_17\n     rst_8 <= err_14;\n   end\n   default : begin \n     hw_9 <= reg_17\n     rst_5 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( valid_input_7 ) == ( 7'b101xxx1 ) |-> sig_2 == rst_14 && rx_9 == auth_6 ; endproperty \n property name; @(negedge clk_reset_15) ( valid_input_7 ) == ( 6'he ) |-> reg_10 == fsm_17 && rst_8 == err_14 ; endproperty \n property name; ( valid_input_7 ) != 7'b101xxx1 && @(negedge clk_reset_15) ( valid_input_7 ) != 6'he  |-> hw_9 == reg_17 && rst_5 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'b0011000 : begin\n     hw_7 = core_19\n     hw_16 <= tx_12;\n   end\n   default : begin \n     hw_3 = core_18\n     rx_14 <= cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( status_output_buffer_4 ) == ( 7'b0011000 ) |-> hw_7 == core_19 && hw_16 == tx_12 ; endproperty \n property name; @(negedge core_clock_13) ( status_output_buffer_4 ) != 7'b0011000  |-> hw_3 == core_18 && rx_14 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   7'bx0010x1 : begin\n     cfg_11 <= cfg_9\n     fsm_6 <= rx_8;\n   end\n   7'bx00x001 : begin\n     reg_5 = tx_15\n     clk_13 = core_13;\n   end\n   default : begin \n     chip_10 = core_17\n     data_3 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_8) ( busy_signal_16 ) == ( 7'bx0010x1 ) |-> cfg_11 == cfg_9 && fsm_6 == rx_8 ; endproperty \n property name; @(negedge clock_div_8) ( busy_signal_16 ) == ( 7'bx00x001 ) |-> reg_5 == tx_15 && clk_13 == core_13 ; endproperty \n property name; ( busy_signal_16 ) != 7'bx0010x1 && @(negedge clock_div_8) ( busy_signal_16 ) != 7'bx00x001  |-> chip_10 == core_17 && data_3 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "case ( control_input_3 ) \n   7'b1100111 : begin\n     reg_18 <= cfg_3\n     rx_8 <= cfg_12\n     clk_12 = rst_3;\n   end\n   7'bx1xxxxx : begin\n     cfg_10 = auth_20\n     rx_5 <= rx_4\n     auth_12 <= clk_10;\n   end\n   core_8 : begin\n     chip_19 = reg_11\n     err_11 = cfg_6\n     sig_15 <= core_12;\n   end\n   default : begin \n     chip_13 = tx_4\n     reg_16 <= clk_17\n     fsm_15 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_19) ( control_input_3 ) == ( 7'b1100111 ) |-> reg_18 == cfg_3 && rx_8 == cfg_12 && clk_12 == rst_3 ; endproperty \n property name; @(negedge sys_clk_19) ( control_input_3 ) == ( 7'bx1xxxxx ) |-> cfg_10 == auth_20 && rx_5 == rx_4 && auth_12 == clk_10 ; endproperty \n property name; @(negedge sys_clk_19) ( control_input_3 ) == ( core_8 ) |-> chip_19 == reg_11 && err_11 == cfg_6 && sig_15 == core_12 ; endproperty \n property name; ( control_input_3 ) != 7'b1100111 && ( control_input_3 ) != 7'bx1xxxxx && @(negedge sys_clk_19) ( control_input_3 ) != core_8  |-> chip_13 == tx_4 && reg_16 == clk_17 && fsm_15 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "case ( error_status_2 ) \n   5'b00001 : begin\n     sig_15 <= hw_12\n     fsm_19 <= fsm_18;\n   end\n   7'h7 : begin\n     err_5 <= clk_7\n     cfg_9 <= err_12;\n   end\n   6'bxxx1x0 : begin\n     clk_17 = hw_2\n     core_19 <= data_1;\n   end\n   default : begin \n     err_18 <= tx_2\n     rx_14 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_13) ( error_status_2 ) == ( 5'b00001 ) |-> sig_15 == hw_12 && fsm_19 == fsm_18 ; endproperty \n property name; @(posedge sys_clk_13) ( error_status_2 ) == ( 7'h7 ) |-> err_5 == clk_7 && cfg_9 == err_12 ; endproperty \n property name; @(posedge sys_clk_13) ( error_status_2 ) == ( 6'bxxx1x0 ) |-> clk_17 == hw_2 && core_19 == data_1 ; endproperty \n property name; ( error_status_2 ) != 5'b00001 && ( error_status_2 ) != 7'h7 && @(posedge sys_clk_13) ( error_status_2 ) != 6'bxxx1x0  |-> err_18 == tx_2 && rx_14 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   7'b0001001 : begin\n     chip_11 <= core_8\n     chip_9 = chip_13;\n   end\n   6'h1x : begin\n     rst_13 = fsm_3\n     tx_17 = fsm_9;\n   end\n   5'b0x1xx : begin\n     cfg_20 = rst_11\n     reg_11 <= reg_17;\n   end\n   default : begin \n     clk_18 <= auth_5\n     core_4 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( busy_signal_7 ) == ( 7'b0001001 ) |-> chip_11 == core_8 && chip_9 == chip_13 ; endproperty \n property name; @(negedge pll_clk_13) ( busy_signal_7 ) == ( 6'h1x ) |-> rst_13 == fsm_3 && tx_17 == fsm_9 ; endproperty \n property name; @(negedge pll_clk_13) ( busy_signal_7 ) == ( 5'b0x1xx ) |-> cfg_20 == rst_11 && reg_11 == reg_17 ; endproperty \n property name; ( busy_signal_7 ) != 7'b0001001 && ( busy_signal_7 ) != 6'h1x && @(negedge pll_clk_13) ( busy_signal_7 ) != 5'b0x1xx  |-> clk_18 == auth_5 && core_4 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( address_status_5 ) \n   3'b11x : begin\n     auth_2 = rst_15\n     rst_14 = chip_9\n     rx_7 = reg_4;\n   end\n   6'b0x0x0x : begin\n     tx_1 <= rx_13\n     sig_18 <= rst_19\n     reg_14 = hw_2;\n   end\n   7'h3e : begin\n     core_10 = data_15\n     rx_20 = clk_18\n     chip_1 <= err_1;\n   end\n   default : begin \n     sig_13 = fsm_8\n     reg_8 = hw_1\n     tx_9 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_7) ( address_status_5 ) == ( 3'b11x ) |-> auth_2 == rst_15 && rst_14 == chip_9 && rx_7 == reg_4 ; endproperty \n property name; @(posedge clk_osc_7) ( address_status_5 ) == ( 6'b0x0x0x ) |-> tx_1 == rx_13 && sig_18 == rst_19 && reg_14 == hw_2 ; endproperty \n property name; @(posedge clk_osc_7) ( address_status_5 ) == ( 7'h3e ) |-> core_10 == data_15 && rx_20 == clk_18 && chip_1 == err_1 ; endproperty \n property name; ( address_status_5 ) != 3'b11x && ( address_status_5 ) != 6'b0x0x0x && @(posedge clk_osc_7) ( address_status_5 ) != 7'h3e  |-> sig_13 == fsm_8 && reg_8 == hw_1 && tx_9 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_7"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   6'b01xx10 : begin\n     chip_9 <= cfg_2\n     clk_9 <= fsm_10;\n   end\n   7'h1b : begin\n     core_14 <= rst_16\n     auth_17 <= tx_16;\n   end\n   default : begin \n     rst_6 <= reg_8\n     rst_2 = fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_1) ( interrupt_control_19 ) == ( 6'b01xx10 ) |-> chip_9 == cfg_2 && clk_9 == fsm_10 ; endproperty \n property name; @(negedge mem_clock_1) ( interrupt_control_19 ) == ( 7'h1b ) |-> core_14 == rst_16 && auth_17 == tx_16 ; endproperty \n property name; ( interrupt_control_19 ) != 6'b01xx10 && @(negedge mem_clock_1) ( interrupt_control_19 ) != 7'h1b  |-> rst_6 == reg_8 && rst_2 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_1"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   6'b00x000 : begin\n     fsm_5 = fsm_13\n     rst_3 <= data_15\n     rx_9 = sig_17;\n   end\n   default : begin \n     clk_12 = rx_9\n     tx_11 = cfg_3\n     clk_9 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( interrupt_request_16 ) == ( 6'b00x000 ) |-> fsm_5 == fsm_13 && rst_3 == data_15 && rx_9 == sig_17 ; endproperty \n property name; @(negedge core_clock_17) ( interrupt_request_16 ) != 6'b00x000  |-> clk_12 == rx_9 && tx_11 == cfg_3 && clk_9 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( data_control_14 ) \n   7'h47 : begin\n     clk_6 <= hw_3\n     sig_10 <= err_15;\n   end\n   default : begin \n     fsm_15 <= chip_15\n     sig_14 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_13) ( data_control_14 ) == ( 7'h47 ) |-> clk_6 == hw_3 && sig_10 == err_15 ; endproperty \n property name; @(negedge clock_source_13) ( data_control_14 ) != 7'h47  |-> fsm_15 == chip_15 && sig_14 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "case ( control_data_5 ) \n   7'b1xx1x11 : begin\n     sig_13 <= core_9\n     err_6 = reg_11\n     core_7 <= hw_9;\n   end\n   5'bxx00x : begin\n     reg_18 <= core_12\n     chip_16 = sig_12\n     clk_17 <= cfg_2;\n   end\n   7'bx010x00 : begin\n     reg_16 = clk_10\n     data_7 = clk_5\n     clk_7 = core_3;\n   end\n   default : begin \n     err_3 <= hw_14\n     rst_15 <= reg_12\n     cfg_18 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_12) ( control_data_5 ) == ( 7'b1xx1x11 ) |-> sig_13 == core_9 && err_6 == reg_11 && core_7 == hw_9 ; endproperty \n property name; @(posedge cpu_clock_12) ( control_data_5 ) == ( 5'bxx00x ) |-> reg_18 == core_12 && chip_16 == sig_12 && clk_17 == cfg_2 ; endproperty \n property name; @(posedge cpu_clock_12) ( control_data_5 ) == ( 7'bx010x00 ) |-> reg_16 == clk_10 && data_7 == clk_5 && clk_7 == core_3 ; endproperty \n property name; ( control_data_5 ) != 7'b1xx1x11 && ( control_data_5 ) != 5'bxx00x && @(posedge cpu_clock_12) ( control_data_5 ) != 7'bx010x00  |-> err_3 == hw_14 && rst_15 == reg_12 && cfg_18 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "case ( interrupt_enable_5 ) \n   7'b0xxxxxx : begin\n     rx_8 <= cfg_11\n     hw_9 <= hw_12\n     cfg_13 <= chip_1;\n   end\n   7'b1x1xxxx : begin\n     err_13 = data_10\n     sig_4 = chip_16\n     core_12 = tx_19;\n   end\n   default : begin \n     core_20 = chip_19\n     chip_19 = reg_7\n     rx_6 = rst_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( interrupt_enable_5 ) == ( 7'b0xxxxxx ) |-> rx_8 == cfg_11 && hw_9 == hw_12 && cfg_13 == chip_1 ; endproperty \n property name; @(posedge clk_in_12) ( interrupt_enable_5 ) == ( 7'b1x1xxxx ) |-> err_13 == data_10 && sig_4 == chip_16 && core_12 == tx_19 ; endproperty \n property name; ( interrupt_enable_5 ) != 7'b0xxxxxx && @(posedge clk_in_12) ( interrupt_enable_5 ) != 7'b1x1xxxx  |-> core_20 == chip_19 && chip_19 == reg_7 && rx_6 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( write_complete_7 ) \n   5'b11110 : begin\n     data_13 <= err_2\n     rx_6 <= core_15\n     err_3 <= cfg_4;\n   end\n   6'b011110 : begin\n     chip_6 <= err_12\n     err_15 = tx_19\n     data_15 <= tx_3;\n   end\n   6'hf : begin\n     tx_16 <= rst_1\n     hw_7 <= tx_5\n     rst_4 = rst_6;\n   end\n   default : begin \n     rx_14 = hw_18\n     cfg_1 <= fsm_9\n     rx_8 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_20) ( write_complete_7 ) == ( 5'b11110 ) |-> data_13 == err_2 && rx_6 == core_15 && err_3 == cfg_4 ; endproperty \n property name; @(posedge clock_source_20) ( write_complete_7 ) == ( 6'b011110 ) |-> chip_6 == err_12 && err_15 == tx_19 && data_15 == tx_3 ; endproperty \n property name; @(posedge clock_source_20) ( write_complete_7 ) == ( 6'hf ) |-> tx_16 == rst_1 && hw_7 == tx_5 && rst_4 == rst_6 ; endproperty \n property name; ( write_complete_7 ) != 5'b11110 && ( write_complete_7 ) != 6'b011110 && @(posedge clock_source_20) ( write_complete_7 ) != 6'hf  |-> rx_14 == hw_18 && cfg_1 == fsm_9 && rx_8 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_20"
    },
    {
        "Code": "case ( ready_output_14 ) \n   7'bxx1111x : begin\n     err_8 = fsm_7\n     tx_12 = tx_15\n     core_12 = sig_14;\n   end\n   default : begin \n     hw_13 <= chip_10\n     fsm_20 <= core_14\n     fsm_9 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_3) ( ready_output_14 ) == ( 7'bxx1111x ) |-> err_8 == fsm_7 && tx_12 == tx_15 && core_12 == sig_14 ; endproperty \n property name; @(negedge bus_clock_3) ( ready_output_14 ) != 7'bxx1111x  |-> hw_13 == chip_10 && fsm_20 == core_14 && fsm_9 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_3"
    },
    {
        "Code": "case ( start_bit_3 ) \n   5'bxx101 : begin\n     fsm_12 <= tx_10\n     core_7 <= rx_10;\n   end\n   7'bxxxx111 : begin\n     data_7 = rx_1\n     tx_2 <= hw_4;\n   end\n   default : begin \n     cfg_6 <= err_12\n     core_9 <= sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_19) ( start_bit_3 ) == ( 5'bxx101 ) |-> fsm_12 == tx_10 && core_7 == rx_10 ; endproperty \n property name; @(negedge sys_clk_19) ( start_bit_3 ) == ( 7'bxxxx111 ) |-> data_7 == rx_1 && tx_2 == hw_4 ; endproperty \n property name; ( start_bit_3 ) != 5'bxx101 && @(negedge sys_clk_19) ( start_bit_3 ) != 7'bxxxx111  |-> cfg_6 == err_12 && core_9 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "case ( address_register_13 ) \n   7'bxxx0100 : begin\n     rst_5 = fsm_6\n     data_7 = err_8\n     chip_18 <= core_8;\n   end\n   5'bx01x0 : begin\n     fsm_17 = cfg_4\n     fsm_10 = rx_11\n     fsm_12 = rx_2;\n   end\n   7'h4b : begin\n     clk_9 <= rst_17\n     auth_2 <= chip_16\n     auth_11 <= core_10;\n   end\n   default : begin \n     clk_15 <= hw_1\n     tx_7 = cfg_15\n     rst_20 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( address_register_13 ) == ( 7'bxxx0100 ) |-> rst_5 == fsm_6 && data_7 == err_8 && chip_18 == core_8 ; endproperty \n property name; @(posedge core_clock_3) ( address_register_13 ) == ( 5'bx01x0 ) |-> fsm_17 == cfg_4 && fsm_10 == rx_11 && fsm_12 == rx_2 ; endproperty \n property name; @(posedge core_clock_3) ( address_register_13 ) == ( 7'h4b ) |-> clk_9 == rst_17 && auth_2 == chip_16 && auth_11 == core_10 ; endproperty \n property name; ( address_register_13 ) != 7'bxxx0100 && ( address_register_13 ) != 5'bx01x0 && @(posedge core_clock_3) ( address_register_13 ) != 7'h4b  |-> clk_15 == hw_1 && tx_7 == cfg_15 && rst_20 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( control_data_13 ) \n   7'h43 : begin\n     err_2 <= data_5\n     rst_10 = rx_3\n     fsm_19 <= chip_3;\n   end\n   sig_19 : begin\n     reg_12 = fsm_10\n     fsm_6 <= rst_4\n     sig_18 <= data_16;\n   end\n   7'b1001x00 : begin\n     reg_16 = chip_6\n     sig_12 = rx_13\n     rx_7 = fsm_1;\n   end\n   default : begin \n     auth_13 = rst_13\n     data_13 = rst_13\n     chip_11 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_5) ( control_data_13 ) == ( 7'h43 ) |-> err_2 == data_5 && rst_10 == rx_3 && fsm_19 == chip_3 ; endproperty \n property name; @(posedge core_clock_5) ( control_data_13 ) == ( sig_19 ) |-> reg_12 == fsm_10 && fsm_6 == rst_4 && sig_18 == data_16 ; endproperty \n property name; @(posedge core_clock_5) ( control_data_13 ) == ( 7'b1001x00 ) |-> reg_16 == chip_6 && sig_12 == rx_13 && rx_7 == fsm_1 ; endproperty \n property name; ( control_data_13 ) != 7'h43 && ( control_data_13 ) != sig_19 && @(posedge core_clock_5) ( control_data_13 ) != 7'b1001x00  |-> auth_13 == rst_13 && data_13 == rst_13 && chip_11 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "case ( status_register_buffer_20 ) \n   6'b1x0xx0 : begin\n     err_13 = reg_5\n     auth_16 = data_8;\n   end\n   default : begin \n     sig_10 = hw_6\n     reg_15 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_16) ( status_register_buffer_20 ) == ( 6'b1x0xx0 ) |-> err_13 == reg_5 && auth_16 == data_8 ; endproperty \n property name; @(posedge ref_clk_16) ( status_register_buffer_20 ) != 6'b1x0xx0  |-> sig_10 == hw_6 && reg_15 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'b1x1xxxx : begin\n     chip_11 = fsm_8\n     err_4 = auth_20;\n   end\n   default : begin \n     reg_7 <= rx_8\n     sig_9 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( control_valid_3 ) == ( 7'b1x1xxxx ) |-> chip_11 == fsm_8 && err_4 == auth_20 ; endproperty \n property name; @(posedge clock_div_17) ( control_valid_3 ) != 7'b1x1xxxx  |-> reg_7 == rx_8 && sig_9 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   5'b0101x : begin\n     sig_16 = hw_19\n     rx_13 <= err_2;\n   end\n   default : begin \n     err_15 <= fsm_6\n     cfg_3 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( transfer_complete_2 ) == ( 5'b0101x ) |-> sig_16 == hw_19 && rx_13 == err_2 ; endproperty \n property name; @(negedge clock_source_18) ( transfer_complete_2 ) != 5'b0101x  |-> err_15 == fsm_6 && cfg_3 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( control_register_6 ) \n   5'h17 : begin\n     fsm_19 = fsm_15\n     tx_3 = core_5;\n   end\n   default : begin \n     clk_10 = hw_11\n     data_9 = rx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_16) ( control_register_6 ) == ( 5'h17 ) |-> fsm_19 == fsm_15 && tx_3 == core_5 ; endproperty \n property name; @(negedge clock_source_16) ( control_register_6 ) != 5'h17  |-> clk_10 == hw_11 && data_9 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_16"
    },
    {
        "Code": "case ( control_signal_5 ) \n   2'b11 : begin\n     hw_17 = sig_12\n     fsm_18 <= auth_13\n     clk_5 <= cfg_4;\n   end\n   7'b011xx00 : begin\n     fsm_20 = cfg_3\n     hw_19 <= auth_9\n     reg_4 <= auth_14;\n   end\n   6'bx101x0 : begin\n     clk_10 = reg_16\n     fsm_2 = clk_16\n     clk_12 <= core_4;\n   end\n   default : begin \n     cfg_11 <= err_13\n     hw_11 <= tx_17\n     fsm_16 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_8) ( control_signal_5 ) == ( 2'b11 ) |-> hw_17 == sig_12 && fsm_18 == auth_13 && clk_5 == cfg_4 ; endproperty \n property name; @(posedge clk_in_8) ( control_signal_5 ) == ( 7'b011xx00 ) |-> fsm_20 == cfg_3 && hw_19 == auth_9 && reg_4 == auth_14 ; endproperty \n property name; @(posedge clk_in_8) ( control_signal_5 ) == ( 6'bx101x0 ) |-> clk_10 == reg_16 && fsm_2 == clk_16 && clk_12 == core_4 ; endproperty \n property name; ( control_signal_5 ) != 2'b11 && ( control_signal_5 ) != 7'b011xx00 && @(posedge clk_in_8) ( control_signal_5 ) != 6'bx101x0  |-> cfg_11 == err_13 && hw_11 == tx_17 && fsm_16 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'b1x0110x : begin\n     chip_17 = data_17\n     rx_12 = fsm_14;\n   end\n   7'bx1xx0x0 : begin\n     chip_13 = sig_3\n     fsm_2 = tx_4;\n   end\n   7'h46 : begin\n     fsm_10 <= rst_8\n     rx_15 <= reg_19;\n   end\n   default : begin \n     err_11 <= hw_17\n     cfg_12 = cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_14) ( control_flag_9 ) == ( 7'b1x0110x ) |-> chip_17 == data_17 && rx_12 == fsm_14 ; endproperty \n property name; @(negedge clock_ctrl_14) ( control_flag_9 ) == ( 7'bx1xx0x0 ) |-> chip_13 == sig_3 && fsm_2 == tx_4 ; endproperty \n property name; @(negedge clock_ctrl_14) ( control_flag_9 ) == ( 7'h46 ) |-> fsm_10 == rst_8 && rx_15 == reg_19 ; endproperty \n property name; ( control_flag_9 ) != 7'b1x0110x && ( control_flag_9 ) != 7'bx1xx0x0 && @(negedge clock_ctrl_14) ( control_flag_9 ) != 7'h46  |-> err_11 == hw_17 && cfg_12 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "case ( command_register_15 ) \n   3'b000 : begin\n     core_4 = fsm_5\n     rx_19 = tx_2;\n   end\n   7'bxx0xx11 : begin\n     cfg_12 = chip_15\n     fsm_17 = err_4;\n   end\n   data_6 : begin\n     tx_18 <= err_14\n     rx_15 <= clk_17;\n   end\n   default : begin \n     core_18 <= hw_19\n     hw_13 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( command_register_15 ) == ( 3'b000 ) |-> core_4 == fsm_5 && rx_19 == tx_2 ; endproperty \n property name; @(negedge clock_ctrl_11) ( command_register_15 ) == ( 7'bxx0xx11 ) |-> cfg_12 == chip_15 && fsm_17 == err_4 ; endproperty \n property name; @(negedge clock_ctrl_11) ( command_register_15 ) == ( data_6 ) |-> tx_18 == err_14 && rx_15 == clk_17 ; endproperty \n property name; ( command_register_15 ) != 3'b000 && ( command_register_15 ) != 7'bxx0xx11 && @(negedge clock_ctrl_11) ( command_register_15 ) != data_6  |-> core_18 == hw_19 && hw_13 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( data_register_4 ) \n   7'b1x1000x : begin\n     auth_6 <= tx_17\n     cfg_13 = clk_20;\n   end\n   7'b1111100 : begin\n     reg_18 <= tx_2\n     chip_19 <= auth_17;\n   end\n   default : begin \n     reg_8 = hw_15\n     rx_7 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_13) ( data_register_4 ) == ( 7'b1x1000x ) |-> auth_6 == tx_17 && cfg_13 == clk_20 ; endproperty \n property name; @(posedge cpu_clock_13) ( data_register_4 ) == ( 7'b1111100 ) |-> reg_18 == tx_2 && chip_19 == auth_17 ; endproperty \n property name; ( data_register_4 ) != 7'b1x1000x && @(posedge cpu_clock_13) ( data_register_4 ) != 7'b1111100  |-> reg_8 == hw_15 && rx_7 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "case ( end_address_3 ) \n   6'b1xxx10 : begin\n     data_5 <= cfg_11\n     chip_18 <= cfg_5;\n   end\n   7'h15 : begin\n     err_16 = hw_20\n     core_1 <= chip_19;\n   end\n   5'bx0111 : begin\n     core_15 = data_13\n     rx_17 <= rst_18;\n   end\n   default : begin \n     auth_5 = tx_15\n     fsm_5 <= err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_12) ( end_address_3 ) == ( 6'b1xxx10 ) |-> data_5 == cfg_11 && chip_18 == cfg_5 ; endproperty \n property name; @(negedge clk_out_12) ( end_address_3 ) == ( 7'h15 ) |-> err_16 == hw_20 && core_1 == chip_19 ; endproperty \n property name; @(negedge clk_out_12) ( end_address_3 ) == ( 5'bx0111 ) |-> core_15 == data_13 && rx_17 == rst_18 ; endproperty \n property name; ( end_address_3 ) != 6'b1xxx10 && ( end_address_3 ) != 7'h15 && @(negedge clk_out_12) ( end_address_3 ) != 5'bx0111  |-> auth_5 == tx_15 && fsm_5 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "case ( status_flag_15 ) \n   6'b0x1x0x : begin\n     sig_14 <= err_20\n     chip_8 <= rst_9;\n   end\n   default : begin \n     clk_20 <= fsm_8\n     err_7 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( status_flag_15 ) == ( 6'b0x1x0x ) |-> sig_14 == err_20 && chip_8 == rst_9 ; endproperty \n property name; @(negedge clk_gen_11) ( status_flag_15 ) != 6'b0x1x0x  |-> clk_20 == fsm_8 && err_7 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( ready_register_14 ) \n   6'b010x0x : begin\n     rx_10 <= rx_18\n     tx_19 <= core_19;\n   end\n   default : begin \n     hw_8 = data_5\n     cfg_14 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_17) ( ready_register_14 ) == ( 6'b010x0x ) |-> rx_10 == rx_18 && tx_19 == core_19 ; endproperty \n property name; @(posedge cpu_clock_17) ( ready_register_14 ) != 6'b010x0x  |-> hw_8 == data_5 && cfg_14 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "case ( control_input_status_1 ) \n   7'h31 : begin\n     err_10 = tx_10\n     chip_8 <= hw_3\n     reg_15 = sig_3;\n   end\n   default : begin \n     rx_10 = err_9\n     rx_2 = auth_7\n     err_2 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_3) ( control_input_status_1 ) == ( 7'h31 ) |-> err_10 == tx_10 && chip_8 == hw_3 && reg_15 == sig_3 ; endproperty \n property name; @(posedge async_clk_3) ( control_input_status_1 ) != 7'h31  |-> rx_10 == err_9 && rx_2 == auth_7 && err_2 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_3"
    },
    {
        "Code": "case ( control_signal_11 ) \n   6'bxx1x00 : begin\n     chip_7 <= hw_20\n     chip_2 <= data_14;\n   end\n   default : begin \n     reg_7 = data_13\n     fsm_4 = cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_10) ( control_signal_11 ) == ( 6'bxx1x00 ) |-> chip_7 == hw_20 && chip_2 == data_14 ; endproperty \n property name; @(posedge cpu_clock_10) ( control_signal_11 ) != 6'bxx1x00  |-> reg_7 == data_13 && fsm_4 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "case ( data_status_18 ) \n   6'b100100 : begin\n     tx_12 = data_14\n     fsm_1 = cfg_5\n     core_1 <= clk_4;\n   end\n   default : begin \n     hw_2 <= reg_1\n     cfg_1 <= rst_6\n     reg_18 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( data_status_18 ) == ( 6'b100100 ) |-> tx_12 == data_14 && fsm_1 == cfg_5 && core_1 == clk_4 ; endproperty \n property name; @(negedge clk_enable_3) ( data_status_18 ) != 6'b100100  |-> hw_2 == reg_1 && cfg_1 == rst_6 && reg_18 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   core_8 : begin\n     fsm_14 <= cfg_18\n     hw_20 = err_12\n     chip_20 = reg_15;\n   end\n   7'bx0010x0 : begin\n     err_17 = rst_18\n     core_15 = fsm_5\n     core_9 <= auth_1;\n   end\n   default : begin \n     err_1 = clk_2\n     core_3 = rst_16\n     rx_8 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( acknowledge_signal_20 ) == ( core_8 ) |-> fsm_14 == cfg_18 && hw_20 == err_12 && chip_20 == reg_15 ; endproperty \n property name; @(posedge async_clk_11) ( acknowledge_signal_20 ) == ( 7'bx0010x0 ) |-> err_17 == rst_18 && core_15 == fsm_5 && core_9 == auth_1 ; endproperty \n property name; ( acknowledge_signal_20 ) != core_8 && @(posedge async_clk_11) ( acknowledge_signal_20 ) != 7'bx0010x0  |-> err_1 == clk_2 && core_3 == rst_16 && rx_8 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( address_3 ) \n   5'h1f : begin\n     core_9 = core_7\n     reg_15 <= core_5\n     sig_16 = reg_17;\n   end\n   default : begin \n     sig_2 = reg_14\n     clk_13 = sig_18\n     hw_15 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( address_3 ) == ( 5'h1f ) |-> core_9 == core_7 && reg_15 == core_5 && sig_16 == reg_17 ; endproperty \n property name; @(negedge clk_enable_15) ( address_3 ) != 5'h1f  |-> sig_2 == reg_14 && clk_13 == sig_18 && hw_15 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( read_enable_8 ) \n   6'bx00001 : begin\n     err_8 = tx_9\n     auth_7 = fsm_7;\n   end\n   7'h6c : begin\n     clk_20 <= core_10\n     auth_6 = rst_4;\n   end\n   7'b00x01x1 : begin\n     err_17 = chip_1\n     cfg_12 <= rst_2;\n   end\n   default : begin \n     cfg_8 = err_6\n     hw_11 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_9) ( read_enable_8 ) == ( 6'bx00001 ) |-> err_8 == tx_9 && auth_7 == fsm_7 ; endproperty \n property name; @(posedge ref_clk_9) ( read_enable_8 ) == ( 7'h6c ) |-> clk_20 == core_10 && auth_6 == rst_4 ; endproperty \n property name; @(posedge ref_clk_9) ( read_enable_8 ) == ( 7'b00x01x1 ) |-> err_17 == chip_1 && cfg_12 == rst_2 ; endproperty \n property name; ( read_enable_8 ) != 6'bx00001 && ( read_enable_8 ) != 7'h6c && @(posedge ref_clk_9) ( read_enable_8 ) != 7'b00x01x1  |-> cfg_8 == err_6 && hw_11 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "case ( transfer_complete_12 ) \n   7'h56 : begin\n     chip_9 <= auth_15\n     rx_11 = hw_2\n     hw_10 = rx_10;\n   end\n   7'b101111x : begin\n     clk_2 <= rx_7\n     fsm_19 = cfg_15\n     core_16 <= core_1;\n   end\n   default : begin \n     chip_11 = rst_16\n     sig_9 <= chip_18\n     fsm_7 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( transfer_complete_12 ) == ( 7'h56 ) |-> chip_9 == auth_15 && rx_11 == hw_2 && hw_10 == rx_10 ; endproperty \n property name; @(posedge clk_osc_15) ( transfer_complete_12 ) == ( 7'b101111x ) |-> clk_2 == rx_7 && fsm_19 == cfg_15 && core_16 == core_1 ; endproperty \n property name; ( transfer_complete_12 ) != 7'h56 && @(posedge clk_osc_15) ( transfer_complete_12 ) != 7'b101111x  |-> chip_11 == rst_16 && sig_9 == chip_18 && fsm_7 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( input_ready_12 ) \n   6'bx10x01 : begin\n     clk_12 = chip_3\n     core_16 <= clk_9\n     chip_10 <= chip_17;\n   end\n   6'b1xxxxx : begin\n     data_13 = reg_8\n     rst_10 <= err_13\n     fsm_8 = rst_6;\n   end\n   default : begin \n     rx_19 = clk_6\n     hw_20 = data_12\n     hw_20 <= core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( input_ready_12 ) == ( 6'bx10x01 ) |-> clk_12 == chip_3 && core_16 == clk_9 && chip_10 == chip_17 ; endproperty \n property name; @(posedge clock_div_4) ( input_ready_12 ) == ( 6'b1xxxxx ) |-> data_13 == reg_8 && rst_10 == err_13 && fsm_8 == rst_6 ; endproperty \n property name; ( input_ready_12 ) != 6'bx10x01 && @(posedge clock_div_4) ( input_ready_12 ) != 6'b1xxxxx  |-> rx_19 == clk_6 && hw_20 == data_12 && hw_20 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'b1x101x1 : begin\n     rx_17 = clk_2\n     auth_15 = fsm_12;\n   end\n   6'b0011xx : begin\n     err_15 = rx_5\n     reg_16 <= auth_5;\n   end\n   default : begin \n     auth_11 = err_8\n     rx_13 = reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_9) ( read_enable_6 ) == ( 7'b1x101x1 ) |-> rx_17 == clk_2 && auth_15 == fsm_12 ; endproperty \n property name; @(posedge clk_signal_9) ( read_enable_6 ) == ( 6'b0011xx ) |-> err_15 == rx_5 && reg_16 == auth_5 ; endproperty \n property name; ( read_enable_6 ) != 7'b1x101x1 && @(posedge clk_signal_9) ( read_enable_6 ) != 6'b0011xx  |-> auth_11 == err_8 && rx_13 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "case ( ready_register_16 ) \n   7'b11011xx : begin\n     tx_2 = chip_9\n     fsm_7 = auth_2\n     rx_14 <= rst_16;\n   end\n   7'b11101x1 : begin\n     rst_3 <= hw_14\n     hw_7 = reg_13\n     core_8 = tx_10;\n   end\n   default : begin \n     err_10 = rx_10\n     err_3 = chip_5\n     fsm_19 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_13) ( ready_register_16 ) == ( 7'b11011xx ) |-> tx_2 == chip_9 && fsm_7 == auth_2 && rx_14 == rst_16 ; endproperty \n property name; @(posedge sys_clk_13) ( ready_register_16 ) == ( 7'b11101x1 ) |-> rst_3 == hw_14 && hw_7 == reg_13 && core_8 == tx_10 ; endproperty \n property name; ( ready_register_16 ) != 7'b11011xx && @(posedge sys_clk_13) ( ready_register_16 ) != 7'b11101x1  |-> err_10 == rx_10 && err_3 == chip_5 && fsm_19 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "case ( control_valid_7 ) \n   6'h3f : begin\n     cfg_10 <= tx_14\n     err_8 <= rx_5\n     clk_18 = auth_7;\n   end\n   7'b0101xxx : begin\n     core_15 = core_11\n     core_20 <= auth_10\n     err_2 <= data_10;\n   end\n   default : begin \n     auth_3 <= auth_17\n     data_9 <= sig_20\n     auth_15 = chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( control_valid_7 ) == ( 6'h3f ) |-> cfg_10 == tx_14 && err_8 == rx_5 && clk_18 == auth_7 ; endproperty \n property name; @(posedge clock_ctrl_4) ( control_valid_7 ) == ( 7'b0101xxx ) |-> core_15 == core_11 && core_20 == auth_10 && err_2 == data_10 ; endproperty \n property name; ( control_valid_7 ) != 6'h3f && @(posedge clock_ctrl_4) ( control_valid_7 ) != 7'b0101xxx  |-> auth_3 == auth_17 && data_9 == sig_20 && auth_15 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( control_word_20 ) \n   7'b1x0x001 : begin\n     err_19 <= chip_1\n     core_6 <= fsm_1\n     auth_6 = auth_20;\n   end\n   default : begin \n     core_10 = clk_11\n     fsm_10 = err_3\n     cfg_6 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( control_word_20 ) == ( 7'b1x0x001 ) |-> err_19 == chip_1 && core_6 == fsm_1 && auth_6 == auth_20 ; endproperty \n property name; @(posedge clk_osc_2) ( control_word_20 ) != 7'b1x0x001  |-> core_10 == clk_11 && fsm_10 == err_3 && cfg_6 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( command_status_11 ) \n   4'b101x : begin\n     chip_16 = cfg_3\n     cfg_1 = hw_12\n     rst_1 <= chip_3;\n   end\n   7'bxxx1xxx : begin\n     err_1 <= core_20\n     sig_8 = fsm_2\n     hw_18 = cfg_6;\n   end\n   default : begin \n     tx_15 <= sig_2\n     reg_8 = data_2\n     auth_17 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( command_status_11 ) == ( 4'b101x ) |-> chip_16 == cfg_3 && cfg_1 == hw_12 && rst_1 == chip_3 ; endproperty \n property name; @(negedge ref_clk_16) ( command_status_11 ) == ( 7'bxxx1xxx ) |-> err_1 == core_20 && sig_8 == fsm_2 && hw_18 == cfg_6 ; endproperty \n property name; ( command_status_11 ) != 4'b101x && @(negedge ref_clk_16) ( command_status_11 ) != 7'bxxx1xxx  |-> tx_15 == sig_2 && reg_8 == data_2 && auth_17 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( flag_status_4 ) \n   7'b1000101 : begin\n     rx_10 <= cfg_18\n     sig_1 = reg_14;\n   end\n   6'bx0xx0x : begin\n     data_9 = rst_13\n     fsm_5 <= fsm_19;\n   end\n   6'h9 : begin\n     sig_13 = core_13\n     auth_19 <= err_20;\n   end\n   default : begin \n     fsm_13 <= rx_6\n     cfg_10 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_9) ( flag_status_4 ) == ( 7'b1000101 ) |-> rx_10 == cfg_18 && sig_1 == reg_14 ; endproperty \n property name; @(posedge bus_clock_9) ( flag_status_4 ) == ( 6'bx0xx0x ) |-> data_9 == rst_13 && fsm_5 == fsm_19 ; endproperty \n property name; @(posedge bus_clock_9) ( flag_status_4 ) == ( 6'h9 ) |-> sig_13 == core_13 && auth_19 == err_20 ; endproperty \n property name; ( flag_status_4 ) != 7'b1000101 && ( flag_status_4 ) != 6'bx0xx0x && @(posedge bus_clock_9) ( flag_status_4 ) != 6'h9  |-> fsm_13 == rx_6 && cfg_10 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "case ( result_register_13 ) \n   7'b0111001 : begin\n     reg_7 = hw_1\n     auth_2 <= err_6;\n   end\n   default : begin \n     rx_4 = data_4\n     clk_4 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_5) ( result_register_13 ) == ( 7'b0111001 ) |-> reg_7 == hw_1 && auth_2 == err_6 ; endproperty \n property name; @(posedge ref_clk_5) ( result_register_13 ) != 7'b0111001  |-> rx_4 == data_4 && clk_4 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "case ( output_data_11 ) \n   7'hc : begin\n     clk_9 <= data_7\n     rx_14 = rst_13\n     fsm_20 <= reg_18;\n   end\n   5'b0xxxx : begin\n     clk_3 <= sig_15\n     core_2 <= rx_18\n     reg_11 <= core_20;\n   end\n   default : begin \n     auth_5 <= rx_13\n     data_4 <= rst_5\n     hw_18 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_2) ( output_data_11 ) == ( 7'hc ) |-> clk_9 == data_7 && rx_14 == rst_13 && fsm_20 == reg_18 ; endproperty \n property name; @(negedge cpu_clock_2) ( output_data_11 ) == ( 5'b0xxxx ) |-> clk_3 == sig_15 && core_2 == rx_18 && reg_11 == core_20 ; endproperty \n property name; ( output_data_11 ) != 7'hc && @(negedge cpu_clock_2) ( output_data_11 ) != 5'b0xxxx  |-> auth_5 == rx_13 && data_4 == rst_5 && hw_18 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   7'b00xxx0x : begin\n     sig_6 = tx_5\n     sig_8 = sig_4;\n   end\n   6'h25 : begin\n     err_4 <= err_2\n     fsm_9 = rx_9;\n   end\n   7'h3d : begin\n     err_20 = hw_1\n     hw_7 <= chip_17;\n   end\n   default : begin \n     hw_20 <= hw_10\n     tx_13 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_18) ( status_output_buffer_18 ) == ( 7'b00xxx0x ) |-> sig_6 == tx_5 && sig_8 == sig_4 ; endproperty \n property name; @(posedge clk_gen_18) ( status_output_buffer_18 ) == ( 6'h25 ) |-> err_4 == err_2 && fsm_9 == rx_9 ; endproperty \n property name; @(posedge clk_gen_18) ( status_output_buffer_18 ) == ( 7'h3d ) |-> err_20 == hw_1 && hw_7 == chip_17 ; endproperty \n property name; ( status_output_buffer_18 ) != 7'b00xxx0x && ( status_output_buffer_18 ) != 6'h25 && @(posedge clk_gen_18) ( status_output_buffer_18 ) != 7'h3d  |-> hw_20 == hw_10 && tx_13 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "case ( data_status_10 ) \n   6'b010101 : begin\n     fsm_9 = cfg_8\n     rx_20 <= sig_15;\n   end\n   6'b11x1xx : begin\n     clk_14 <= sig_5\n     rst_10 <= fsm_19;\n   end\n   7'b1xx11x1 : begin\n     auth_1 = rx_4\n     fsm_16 <= rx_8;\n   end\n   default : begin \n     reg_8 = core_18\n     fsm_12 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( data_status_10 ) == ( 6'b010101 ) |-> fsm_9 == cfg_8 && rx_20 == sig_15 ; endproperty \n property name; @(posedge fast_clk_3) ( data_status_10 ) == ( 6'b11x1xx ) |-> clk_14 == sig_5 && rst_10 == fsm_19 ; endproperty \n property name; @(posedge fast_clk_3) ( data_status_10 ) == ( 7'b1xx11x1 ) |-> auth_1 == rx_4 && fsm_16 == rx_8 ; endproperty \n property name; ( data_status_10 ) != 6'b010101 && ( data_status_10 ) != 6'b11x1xx && @(posedge fast_clk_3) ( data_status_10 ) != 7'b1xx11x1  |-> reg_8 == core_18 && fsm_12 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( address_status_3 ) \n   7'b0xx0xx1 : begin\n     rx_6 = auth_9\n     hw_17 <= hw_8\n     data_18 = core_10;\n   end\n   7'bxx1xx1x : begin\n     cfg_7 = auth_20\n     auth_5 = fsm_12\n     chip_12 <= auth_11;\n   end\n   5'b01x1x : begin\n     sig_4 <= rx_13\n     data_2 <= tx_4\n     data_15 = cfg_12;\n   end\n   default : begin \n     reg_2 = tx_16\n     core_18 = rst_4\n     rst_3 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( address_status_3 ) == ( 7'b0xx0xx1 ) |-> rx_6 == auth_9 && hw_17 == hw_8 && data_18 == core_10 ; endproperty \n property name; @(posedge fast_clk_2) ( address_status_3 ) == ( 7'bxx1xx1x ) |-> cfg_7 == auth_20 && auth_5 == fsm_12 && chip_12 == auth_11 ; endproperty \n property name; @(posedge fast_clk_2) ( address_status_3 ) == ( 5'b01x1x ) |-> sig_4 == rx_13 && data_2 == tx_4 && data_15 == cfg_12 ; endproperty \n property name; ( address_status_3 ) != 7'b0xx0xx1 && ( address_status_3 ) != 7'bxx1xx1x && @(posedge fast_clk_2) ( address_status_3 ) != 5'b01x1x  |-> reg_2 == tx_16 && core_18 == rst_4 && rst_3 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   clk_3 : begin\n     clk_1 <= rst_12\n     sig_11 = fsm_4\n     tx_3 = data_14;\n   end\n   default : begin \n     rx_10 = err_5\n     chip_20 <= cfg_9\n     err_16 = auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_17) ( output_buffer_20 ) == ( clk_3 ) |-> clk_1 == rst_12 && sig_11 == fsm_4 && tx_3 == data_14 ; endproperty \n property name; @(negedge clk_reset_17) ( output_buffer_20 ) != clk_3  |-> rx_10 == err_5 && chip_20 == cfg_9 && err_16 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "case ( write_complete_1 ) \n   6'bx0x11x : begin\n     chip_19 <= cfg_14\n     cfg_10 <= tx_12\n     core_2 <= sig_6;\n   end\n   data_6 : begin\n     cfg_4 = tx_15\n     cfg_18 = hw_17\n     chip_2 <= sig_17;\n   end\n   default : begin \n     rst_18 = tx_16\n     auth_16 <= core_12\n     fsm_19 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( write_complete_1 ) == ( 6'bx0x11x ) |-> chip_19 == cfg_14 && cfg_10 == tx_12 && core_2 == sig_6 ; endproperty \n property name; @(negedge clock_ctrl_11) ( write_complete_1 ) == ( data_6 ) |-> cfg_4 == tx_15 && cfg_18 == hw_17 && chip_2 == sig_17 ; endproperty \n property name; ( write_complete_1 ) != 6'bx0x11x && @(negedge clock_ctrl_11) ( write_complete_1 ) != data_6  |-> rst_18 == tx_16 && auth_16 == core_12 && fsm_19 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( output_buffer_status_19 ) \n   6'bx1x0xx : begin\n     rst_12 <= auth_5\n     core_13 = sig_16;\n   end\n   cfg_12 : begin\n     core_20 <= clk_19\n     hw_13 = rst_4;\n   end\n   default : begin \n     rst_20 <= data_2\n     clk_2 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_6) ( output_buffer_status_19 ) == ( 6'bx1x0xx ) |-> rst_12 == auth_5 && core_13 == sig_16 ; endproperty \n property name; @(posedge clock_div_6) ( output_buffer_status_19 ) == ( cfg_12 ) |-> core_20 == clk_19 && hw_13 == rst_4 ; endproperty \n property name; ( output_buffer_status_19 ) != 6'bx1x0xx && @(posedge clock_div_6) ( output_buffer_status_19 ) != cfg_12  |-> rst_20 == data_2 && clk_2 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "case ( status_output_buffer_20 ) \n   7'b10x1100 : begin\n     rst_1 <= err_15\n     rst_15 <= rx_8\n     core_17 <= cfg_5;\n   end\n   7'b0010101 : begin\n     auth_13 <= reg_7\n     fsm_19 = reg_17\n     core_4 = tx_10;\n   end\n   4'b0110 : begin\n     rst_18 = rst_16\n     sig_17 <= rst_9\n     core_6 = rst_11;\n   end\n   default : begin \n     reg_4 = clk_5\n     fsm_6 = auth_1\n     err_15 = clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( status_output_buffer_20 ) == ( 7'b10x1100 ) |-> rst_1 == err_15 && rst_15 == rx_8 && core_17 == cfg_5 ; endproperty \n property name; @(posedge clk_signal_13) ( status_output_buffer_20 ) == ( 7'b0010101 ) |-> auth_13 == reg_7 && fsm_19 == reg_17 && core_4 == tx_10 ; endproperty \n property name; @(posedge clk_signal_13) ( status_output_buffer_20 ) == ( 4'b0110 ) |-> rst_18 == rst_16 && sig_17 == rst_9 && core_6 == rst_11 ; endproperty \n property name; ( status_output_buffer_20 ) != 7'b10x1100 && ( status_output_buffer_20 ) != 7'b0010101 && @(posedge clk_signal_13) ( status_output_buffer_20 ) != 4'b0110  |-> reg_4 == clk_5 && fsm_6 == auth_1 && err_15 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   7'bxx1xx1x : begin\n     clk_3 = tx_4\n     fsm_9 <= tx_2;\n   end\n   default : begin \n     data_16 <= chip_17\n     err_12 = rx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_10) ( control_input_status_8 ) == ( 7'bxx1xx1x ) |-> clk_3 == tx_4 && fsm_9 == tx_2 ; endproperty \n property name; @(negedge cpu_clock_10) ( control_input_status_8 ) != 7'bxx1xx1x  |-> data_16 == chip_17 && err_12 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_10"
    },
    {
        "Code": "case ( start_address_12 ) \n   7'b11x0111 : begin\n     chip_3 = core_11\n     sig_13 = auth_4;\n   end\n   default : begin \n     data_16 <= auth_16\n     err_3 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( start_address_12 ) == ( 7'b11x0111 ) |-> chip_3 == core_11 && sig_13 == auth_4 ; endproperty \n property name; @(posedge clock_source_18) ( start_address_12 ) != 7'b11x0111  |-> data_16 == auth_16 && err_3 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( output_control_5 ) \n   3'h0 : begin\n     rst_16 = core_14\n     fsm_20 = data_18\n     auth_6 = rst_2;\n   end\n   default : begin \n     cfg_4 <= cfg_4\n     reg_6 <= data_19\n     chip_19 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_10) ( output_control_5 ) == ( 3'h0 ) |-> rst_16 == core_14 && fsm_20 == data_18 && auth_6 == rst_2 ; endproperty \n property name; @(posedge core_clock_10) ( output_control_5 ) != 3'h0  |-> cfg_4 == cfg_4 && reg_6 == data_19 && chip_19 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_10"
    },
    {
        "Code": "case ( valid_input_3 ) \n   7'b0111x00 : begin\n     reg_12 = data_14\n     sig_1 = cfg_10;\n   end\n   6'bx01011 : begin\n     reg_5 <= rx_18\n     clk_12 <= data_12;\n   end\n   default : begin \n     clk_2 <= cfg_6\n     reg_8 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( valid_input_3 ) == ( 7'b0111x00 ) |-> reg_12 == data_14 && sig_1 == cfg_10 ; endproperty \n property name; @(posedge core_clock_11) ( valid_input_3 ) == ( 6'bx01011 ) |-> reg_5 == rx_18 && clk_12 == data_12 ; endproperty \n property name; ( valid_input_3 ) != 7'b0111x00 && @(posedge core_clock_11) ( valid_input_3 ) != 6'bx01011  |-> clk_2 == cfg_6 && reg_8 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( output_status_register_7 ) \n   7'h6d : begin\n     auth_12 <= auth_17\n     chip_11 <= fsm_20;\n   end\n   default : begin \n     cfg_13 = clk_8\n     fsm_20 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_19) ( output_status_register_7 ) == ( 7'h6d ) |-> auth_12 == auth_17 && chip_11 == fsm_20 ; endproperty \n property name; @(posedge clock_div_19) ( output_status_register_7 ) != 7'h6d  |-> cfg_13 == clk_8 && fsm_20 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_19"
    },
    {
        "Code": "case ( input_register_19 ) \n   7'b1100010 : begin\n     core_2 <= tx_2\n     reg_13 = fsm_7\n     rx_8 = tx_8;\n   end\n   6'b100xx1 : begin\n     fsm_11 <= reg_3\n     rx_15 = hw_7\n     fsm_9 <= clk_16;\n   end\n   default : begin \n     sig_3 = sig_7\n     rx_5 = reg_8\n     hw_1 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_10) ( input_register_19 ) == ( 7'b1100010 ) |-> core_2 == tx_2 && reg_13 == fsm_7 && rx_8 == tx_8 ; endproperty \n property name; @(posedge cpu_clock_10) ( input_register_19 ) == ( 6'b100xx1 ) |-> fsm_11 == reg_3 && rx_15 == hw_7 && fsm_9 == clk_16 ; endproperty \n property name; ( input_register_19 ) != 7'b1100010 && @(posedge cpu_clock_10) ( input_register_19 ) != 6'b100xx1  |-> sig_3 == sig_7 && rx_5 == reg_8 && hw_1 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "case ( data_control_status_18 ) \n   4'b1111 : begin\n     chip_2 <= cfg_18\n     reg_18 <= reg_13\n     clk_8 <= hw_13;\n   end\n   default : begin \n     sig_5 <= hw_3\n     auth_12 <= core_10\n     cfg_16 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_16) ( data_control_status_18 ) == ( 4'b1111 ) |-> chip_2 == cfg_18 && reg_18 == reg_13 && clk_8 == hw_13 ; endproperty \n property name; @(posedge mem_clock_16) ( data_control_status_18 ) != 4'b1111  |-> sig_5 == hw_3 && auth_12 == core_10 && cfg_16 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "case ( ready_register_3 ) \n   4'b10xx : begin\n     tx_5 <= cfg_4\n     reg_6 = reg_4;\n   end\n   6'b1100xx : begin\n     sig_7 <= fsm_4\n     reg_17 <= rst_13;\n   end\n   default : begin \n     hw_3 = data_13\n     rx_4 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( ready_register_3 ) == ( 4'b10xx ) |-> tx_5 == cfg_4 && reg_6 == reg_4 ; endproperty \n property name; @(negedge clk_gen_16) ( ready_register_3 ) == ( 6'b1100xx ) |-> sig_7 == fsm_4 && reg_17 == rst_13 ; endproperty \n property name; ( ready_register_3 ) != 4'b10xx && @(negedge clk_gen_16) ( ready_register_3 ) != 6'b1100xx  |-> hw_3 == data_13 && rx_4 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( interrupt_enable_15 ) \n   7'b1100010 : begin\n     clk_8 <= clk_18\n     reg_18 = reg_14\n     core_5 = rst_13;\n   end\n   default : begin \n     cfg_16 <= err_14\n     cfg_20 <= clk_2\n     cfg_19 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( interrupt_enable_15 ) == ( 7'b1100010 ) |-> clk_8 == clk_18 && reg_18 == reg_14 && core_5 == rst_13 ; endproperty \n property name; @(posedge mem_clock_8) ( interrupt_enable_15 ) != 7'b1100010  |-> cfg_16 == err_14 && cfg_20 == clk_2 && cfg_19 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( flag_register_5 ) \n   7'b1x1xxxx : begin\n     fsm_10 <= auth_13\n     fsm_12 <= fsm_3;\n   end\n   7'b1101111 : begin\n     reg_9 <= rst_3\n     hw_12 = rx_10;\n   end\n   5'bxx000 : begin\n     cfg_11 = rx_17\n     clk_16 = chip_17;\n   end\n   default : begin \n     reg_13 <= core_10\n     reg_5 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( flag_register_5 ) == ( 7'b1x1xxxx ) |-> fsm_10 == auth_13 && fsm_12 == fsm_3 ; endproperty \n property name; @(negedge core_clock_18) ( flag_register_5 ) == ( 7'b1101111 ) |-> reg_9 == rst_3 && hw_12 == rx_10 ; endproperty \n property name; @(negedge core_clock_18) ( flag_register_5 ) == ( 5'bxx000 ) |-> cfg_11 == rx_17 && clk_16 == chip_17 ; endproperty \n property name; ( flag_register_5 ) != 7'b1x1xxxx && ( flag_register_5 ) != 7'b1101111 && @(negedge core_clock_18) ( flag_register_5 ) != 5'bxx000  |-> reg_13 == core_10 && reg_5 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( ready_register_11 ) \n   5'bx01x0 : begin\n     rx_1 <= reg_4\n     data_1 = tx_3\n     hw_12 <= err_8;\n   end\n   5'b11100 : begin\n     auth_9 <= cfg_17\n     data_2 <= reg_8\n     auth_17 <= tx_12;\n   end\n   4'b0x10 : begin\n     core_15 <= cfg_8\n     fsm_5 = fsm_10\n     chip_15 <= sig_1;\n   end\n   default : begin \n     core_16 <= auth_17\n     chip_4 <= fsm_6\n     rx_8 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_3) ( ready_register_11 ) == ( 5'bx01x0 ) |-> rx_1 == reg_4 && data_1 == tx_3 && hw_12 == err_8 ; endproperty \n property name; @(negedge core_clock_3) ( ready_register_11 ) == ( 5'b11100 ) |-> auth_9 == cfg_17 && data_2 == reg_8 && auth_17 == tx_12 ; endproperty \n property name; @(negedge core_clock_3) ( ready_register_11 ) == ( 4'b0x10 ) |-> core_15 == cfg_8 && fsm_5 == fsm_10 && chip_15 == sig_1 ; endproperty \n property name; ( ready_register_11 ) != 5'bx01x0 && ( ready_register_11 ) != 5'b11100 && @(negedge core_clock_3) ( ready_register_11 ) != 4'b0x10  |-> core_16 == auth_17 && chip_4 == fsm_6 && rx_8 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "case ( busy_signal_1 ) \n   6'bx10x01 : begin\n     reg_19 <= clk_7\n     tx_17 <= data_11;\n   end\n   default : begin \n     reg_16 <= rst_16\n     err_16 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_19) ( busy_signal_1 ) == ( 6'bx10x01 ) |-> reg_19 == clk_7 && tx_17 == data_11 ; endproperty \n property name; @(negedge bus_clock_19) ( busy_signal_1 ) != 6'bx10x01  |-> reg_16 == rst_16 && err_16 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'b1x01xx1 : begin\n     tx_19 <= cfg_7\n     clk_15 = reg_9;\n   end\n   7'b1001x00 : begin\n     rst_5 = clk_13\n     reg_11 = err_13;\n   end\n   6'b0x11x0 : begin\n     auth_9 = rx_5\n     rx_3 = reg_10;\n   end\n   default : begin \n     err_18 <= fsm_10\n     sig_9 = fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( output_status_20 ) == ( 7'b1x01xx1 ) |-> tx_19 == cfg_7 && clk_15 == reg_9 ; endproperty \n property name; @(posedge sys_clk_7) ( output_status_20 ) == ( 7'b1001x00 ) |-> rst_5 == clk_13 && reg_11 == err_13 ; endproperty \n property name; @(posedge sys_clk_7) ( output_status_20 ) == ( 6'b0x11x0 ) |-> auth_9 == rx_5 && rx_3 == reg_10 ; endproperty \n property name; ( output_status_20 ) != 7'b1x01xx1 && ( output_status_20 ) != 7'b1001x00 && @(posedge sys_clk_7) ( output_status_20 ) != 6'b0x11x0  |-> err_18 == fsm_10 && sig_9 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( status_output_buffer_19 ) \n   5'b10010 : begin\n     hw_17 <= sig_11\n     cfg_17 = data_14;\n   end\n   default : begin \n     cfg_4 = reg_14\n     auth_4 <= core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( status_output_buffer_19 ) == ( 5'b10010 ) |-> hw_17 == sig_11 && cfg_17 == data_14 ; endproperty \n property name; @(posedge cpu_clock_16) ( status_output_buffer_19 ) != 5'b10010  |-> cfg_4 == reg_14 && auth_4 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( data_register_status_8 ) \n   7'b11xx001 : begin\n     clk_5 <= tx_7\n     reg_12 = clk_12;\n   end\n   7'b0x001x0 : begin\n     rx_20 <= cfg_4\n     tx_4 = data_12;\n   end\n   7'b0100110 : begin\n     data_17 = rst_2\n     core_5 <= cfg_9;\n   end\n   default : begin \n     cfg_14 = rx_10\n     auth_20 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( data_register_status_8 ) == ( 7'b11xx001 ) |-> clk_5 == tx_7 && reg_12 == clk_12 ; endproperty \n property name; @(posedge ref_clk_4) ( data_register_status_8 ) == ( 7'b0x001x0 ) |-> rx_20 == cfg_4 && tx_4 == data_12 ; endproperty \n property name; @(posedge ref_clk_4) ( data_register_status_8 ) == ( 7'b0100110 ) |-> data_17 == rst_2 && core_5 == cfg_9 ; endproperty \n property name; ( data_register_status_8 ) != 7'b11xx001 && ( data_register_status_8 ) != 7'b0x001x0 && @(posedge ref_clk_4) ( data_register_status_8 ) != 7'b0100110  |-> cfg_14 == rx_10 && auth_20 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( flag_register_3 ) \n   6'b01x11x : begin\n     tx_8 = sig_7\n     rst_17 <= clk_2\n     core_13 = rx_13;\n   end\n   5'b01011 : begin\n     auth_1 <= hw_2\n     sig_16 = err_4\n     sig_14 <= auth_3;\n   end\n   7'bxx11110 : begin\n     cfg_17 <= rst_1\n     tx_20 <= clk_9\n     hw_9 <= core_3;\n   end\n   default : begin \n     tx_10 = err_10\n     err_15 = sig_19\n     rx_6 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_20) ( flag_register_3 ) == ( 6'b01x11x ) |-> tx_8 == sig_7 && rst_17 == clk_2 && core_13 == rx_13 ; endproperty \n property name; @(negedge core_clock_20) ( flag_register_3 ) == ( 5'b01011 ) |-> auth_1 == hw_2 && sig_16 == err_4 && sig_14 == auth_3 ; endproperty \n property name; @(negedge core_clock_20) ( flag_register_3 ) == ( 7'bxx11110 ) |-> cfg_17 == rst_1 && tx_20 == clk_9 && hw_9 == core_3 ; endproperty \n property name; ( flag_register_3 ) != 6'b01x11x && ( flag_register_3 ) != 5'b01011 && @(negedge core_clock_20) ( flag_register_3 ) != 7'bxx11110  |-> tx_10 == err_10 && err_15 == sig_19 && rx_6 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   6'b1xx1xx : begin\n     core_6 <= clk_7\n     sig_2 <= fsm_6;\n   end\n   default : begin \n     chip_13 = core_15\n     core_17 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_18) ( control_flag_register_17 ) == ( 6'b1xx1xx ) |-> core_6 == clk_7 && sig_2 == fsm_6 ; endproperty \n property name; @(negedge clock_div_18) ( control_flag_register_17 ) != 6'b1xx1xx  |-> chip_13 == core_15 && core_17 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_18"
    },
    {
        "Code": "case ( status_output_buffer_14 ) \n   6'h30 : begin\n     auth_13 <= cfg_14\n     chip_19 <= cfg_17\n     cfg_18 = cfg_5;\n   end\n   5'b1xxxx : begin\n     err_13 <= reg_7\n     chip_11 <= data_18\n     rx_13 <= hw_7;\n   end\n   default : begin \n     rst_19 = hw_9\n     reg_19 <= core_9\n     cfg_5 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_18) ( status_output_buffer_14 ) == ( 6'h30 ) |-> auth_13 == cfg_14 && chip_19 == cfg_17 && cfg_18 == cfg_5 ; endproperty \n property name; @(posedge bus_clock_18) ( status_output_buffer_14 ) == ( 5'b1xxxx ) |-> err_13 == reg_7 && chip_11 == data_18 && rx_13 == hw_7 ; endproperty \n property name; ( status_output_buffer_14 ) != 6'h30 && @(posedge bus_clock_18) ( status_output_buffer_14 ) != 5'b1xxxx  |-> rst_19 == hw_9 && reg_19 == core_9 && cfg_5 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "case ( input_ready_5 ) \n   7'b1x01xx1 : begin\n     tx_2 = clk_14\n     auth_1 = hw_15;\n   end\n   3'b10x : begin\n     sig_20 <= fsm_18\n     data_18 = auth_19;\n   end\n   4'b1x1x : begin\n     hw_20 <= err_4\n     sig_13 <= auth_6;\n   end\n   default : begin \n     auth_15 <= chip_14\n     rx_20 = hw_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_7) ( input_ready_5 ) == ( 7'b1x01xx1 ) |-> tx_2 == clk_14 && auth_1 == hw_15 ; endproperty \n property name; @(negedge clock_source_7) ( input_ready_5 ) == ( 3'b10x ) |-> sig_20 == fsm_18 && data_18 == auth_19 ; endproperty \n property name; @(negedge clock_source_7) ( input_ready_5 ) == ( 4'b1x1x ) |-> hw_20 == err_4 && sig_13 == auth_6 ; endproperty \n property name; ( input_ready_5 ) != 7'b1x01xx1 && ( input_ready_5 ) != 3'b10x && @(negedge clock_source_7) ( input_ready_5 ) != 4'b1x1x  |-> auth_15 == chip_14 && rx_20 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "case ( data_control_13 ) \n   6'bx01xx1 : begin\n     rst_7 <= cfg_19\n     fsm_14 <= sig_16;\n   end\n   default : begin \n     data_1 = clk_19\n     core_4 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_4) ( data_control_13 ) == ( 6'bx01xx1 ) |-> rst_7 == cfg_19 && fsm_14 == sig_16 ; endproperty \n property name; @(negedge clk_out_4) ( data_control_13 ) != 6'bx01xx1  |-> data_1 == clk_19 && core_4 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_4"
    },
    {
        "Code": "case ( output_status_4 ) \n   fsm_15 : begin\n     data_18 <= data_20\n     data_13 <= reg_10\n     clk_14 <= auth_1;\n   end\n   default : begin \n     hw_9 <= chip_17\n     rx_17 <= fsm_20\n     err_12 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_18) ( output_status_4 ) == ( fsm_15 ) |-> data_18 == data_20 && data_13 == reg_10 && clk_14 == auth_1 ; endproperty \n property name; @(negedge clk_in_18) ( output_status_4 ) != fsm_15  |-> hw_9 == chip_17 && rx_17 == fsm_20 && err_12 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "case ( output_buffer_status_15 ) \n   7'bx101x1x : begin\n     cfg_20 <= clk_5\n     clk_13 <= rx_8\n     tx_17 = tx_11;\n   end\n   7'h7 : begin\n     rst_19 <= err_2\n     tx_10 <= rst_11\n     sig_18 = cfg_18;\n   end\n   default : begin \n     fsm_17 <= fsm_2\n     reg_6 = data_1\n     tx_7 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_5) ( output_buffer_status_15 ) == ( 7'bx101x1x ) |-> cfg_20 == clk_5 && clk_13 == rx_8 && tx_17 == tx_11 ; endproperty \n property name; @(negedge bus_clock_5) ( output_buffer_status_15 ) == ( 7'h7 ) |-> rst_19 == err_2 && tx_10 == rst_11 && sig_18 == cfg_18 ; endproperty \n property name; ( output_buffer_status_15 ) != 7'bx101x1x && @(negedge bus_clock_5) ( output_buffer_status_15 ) != 7'h7  |-> fsm_17 == fsm_2 && reg_6 == data_1 && tx_7 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   5'h16 : begin\n     clk_12 = rx_20\n     chip_20 = err_5;\n   end\n   default : begin \n     chip_10 = sig_19\n     cfg_17 = sig_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( control_buffer_19 ) == ( 5'h16 ) |-> clk_12 == rx_20 && chip_20 == err_5 ; endproperty \n property name; @(negedge clk_reset_16) ( control_buffer_19 ) != 5'h16  |-> chip_10 == sig_19 && cfg_17 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( control_register_15 ) \n   6'h21 : begin\n     rx_1 <= clk_10\n     tx_6 <= err_8\n     chip_1 <= tx_20;\n   end\n   5'b1xx11 : begin\n     data_4 <= cfg_19\n     sig_11 <= auth_8\n     rst_9 <= chip_18;\n   end\n   7'b00111xx : begin\n     rst_14 = cfg_15\n     auth_18 <= rst_12\n     auth_19 = rst_10;\n   end\n   default : begin \n     auth_5 <= auth_10\n     sig_12 <= reg_12\n     core_16 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_8) ( control_register_15 ) == ( 6'h21 ) |-> rx_1 == clk_10 && tx_6 == err_8 && chip_1 == tx_20 ; endproperty \n property name; @(negedge clk_out_8) ( control_register_15 ) == ( 5'b1xx11 ) |-> data_4 == cfg_19 && sig_11 == auth_8 && rst_9 == chip_18 ; endproperty \n property name; @(negedge clk_out_8) ( control_register_15 ) == ( 7'b00111xx ) |-> rst_14 == cfg_15 && auth_18 == rst_12 && auth_19 == rst_10 ; endproperty \n property name; ( control_register_15 ) != 6'h21 && ( control_register_15 ) != 5'b1xx11 && @(negedge clk_out_8) ( control_register_15 ) != 7'b00111xx  |-> auth_5 == auth_10 && sig_12 == reg_12 && core_16 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "case ( write_enable_3 ) \n   3'b010 : begin\n     rx_9 <= auth_16\n     tx_1 <= chip_4;\n   end\n   4'h5 : begin\n     fsm_5 = err_20\n     rx_12 <= reg_8;\n   end\n   default : begin \n     fsm_14 = err_10\n     fsm_18 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( write_enable_3 ) == ( 3'b010 ) |-> rx_9 == auth_16 && tx_1 == chip_4 ; endproperty \n property name; @(negedge clk_reset_13) ( write_enable_3 ) == ( 4'h5 ) |-> fsm_5 == err_20 && rx_12 == reg_8 ; endproperty \n property name; ( write_enable_3 ) != 3'b010 && @(negedge clk_reset_13) ( write_enable_3 ) != 4'h5  |-> fsm_14 == err_10 && fsm_18 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( flag_status_2 ) \n   4'b11x1 : begin\n     clk_8 = reg_4\n     hw_3 = hw_7;\n   end\n   default : begin \n     cfg_6 <= cfg_15\n     sig_9 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( flag_status_2 ) == ( 4'b11x1 ) |-> clk_8 == reg_4 && hw_3 == hw_7 ; endproperty \n property name; @(negedge core_clock_18) ( flag_status_2 ) != 4'b11x1  |-> cfg_6 == cfg_15 && sig_9 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( interrupt_control_status_6 ) \n   5'bxx0x1 : begin\n     data_13 <= cfg_13\n     chip_11 <= reg_2\n     core_14 = data_17;\n   end\n   default : begin \n     tx_6 <= data_16\n     cfg_5 <= tx_8\n     rst_9 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_12) ( interrupt_control_status_6 ) == ( 5'bxx0x1 ) |-> data_13 == cfg_13 && chip_11 == reg_2 && core_14 == data_17 ; endproperty \n property name; @(negedge clk_gen_12) ( interrupt_control_status_6 ) != 5'bxx0x1  |-> tx_6 == data_16 && cfg_5 == tx_8 && rst_9 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   6'b1x1100 : begin\n     tx_20 = rx_6\n     reg_3 = auth_4\n     rx_8 <= fsm_15;\n   end\n   5'b1x01x : begin\n     auth_15 = sig_8\n     reg_7 = cfg_13\n     core_9 <= hw_12;\n   end\n   default : begin \n     tx_4 = fsm_1\n     data_8 <= cfg_11\n     data_16 <= rx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( interrupt_enable_14 ) == ( 6'b1x1100 ) |-> tx_20 == rx_6 && reg_3 == auth_4 && rx_8 == fsm_15 ; endproperty \n property name; @(negedge core_clock_15) ( interrupt_enable_14 ) == ( 5'b1x01x ) |-> auth_15 == sig_8 && reg_7 == cfg_13 && core_9 == hw_12 ; endproperty \n property name; ( interrupt_enable_14 ) != 6'b1x1100 && @(negedge core_clock_15) ( interrupt_enable_14 ) != 5'b1x01x  |-> tx_4 == fsm_1 && data_8 == cfg_11 && data_16 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( acknowledge_signal_5 ) \n   6'h36 : begin\n     fsm_13 = fsm_17\n     fsm_6 = hw_10;\n   end\n   7'b1110000 : begin\n     tx_19 = fsm_20\n     chip_12 = rst_2;\n   end\n   6'bx01100 : begin\n     clk_10 <= core_13\n     rst_1 = rst_10;\n   end\n   default : begin \n     chip_8 = core_14\n     auth_9 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_5) ( acknowledge_signal_5 ) == ( 6'h36 ) |-> fsm_13 == fsm_17 && fsm_6 == hw_10 ; endproperty \n property name; @(posedge clock_ctrl_5) ( acknowledge_signal_5 ) == ( 7'b1110000 ) |-> tx_19 == fsm_20 && chip_12 == rst_2 ; endproperty \n property name; @(posedge clock_ctrl_5) ( acknowledge_signal_5 ) == ( 6'bx01100 ) |-> clk_10 == core_13 && rst_1 == rst_10 ; endproperty \n property name; ( acknowledge_signal_5 ) != 6'h36 && ( acknowledge_signal_5 ) != 7'b1110000 && @(posedge clock_ctrl_5) ( acknowledge_signal_5 ) != 6'bx01100  |-> chip_8 == core_14 && auth_9 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "case ( start_signal_13 ) \n   7'h45 : begin\n     tx_5 = rst_6\n     hw_15 <= tx_13;\n   end\n   6'b0xxxx1 : begin\n     chip_2 <= chip_18\n     fsm_16 <= reg_1;\n   end\n   6'bxx0x11 : begin\n     cfg_8 = auth_8\n     auth_6 <= err_20;\n   end\n   default : begin \n     rx_19 <= tx_20\n     cfg_13 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_6) ( start_signal_13 ) == ( 7'h45 ) |-> tx_5 == rst_6 && hw_15 == tx_13 ; endproperty \n property name; @(negedge fast_clk_6) ( start_signal_13 ) == ( 6'b0xxxx1 ) |-> chip_2 == chip_18 && fsm_16 == reg_1 ; endproperty \n property name; @(negedge fast_clk_6) ( start_signal_13 ) == ( 6'bxx0x11 ) |-> cfg_8 == auth_8 && auth_6 == err_20 ; endproperty \n property name; ( start_signal_13 ) != 7'h45 && ( start_signal_13 ) != 6'b0xxxx1 && @(negedge fast_clk_6) ( start_signal_13 ) != 6'bxx0x11  |-> rx_19 == tx_20 && cfg_13 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_6"
    },
    {
        "Code": "case ( data_register_status_7 ) \n   7'b1011001 : begin\n     rx_18 = clk_20\n     core_13 <= data_17;\n   end\n   7'bxxxx1x0 : begin\n     core_14 = tx_10\n     clk_8 = hw_11;\n   end\n   6'h38 : begin\n     rst_12 = data_1\n     auth_16 = chip_6;\n   end\n   default : begin \n     sig_3 = hw_12\n     err_5 <= fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_15) ( data_register_status_7 ) == ( 7'b1011001 ) |-> rx_18 == clk_20 && core_13 == data_17 ; endproperty \n property name; @(negedge ref_clk_15) ( data_register_status_7 ) == ( 7'bxxxx1x0 ) |-> core_14 == tx_10 && clk_8 == hw_11 ; endproperty \n property name; @(negedge ref_clk_15) ( data_register_status_7 ) == ( 6'h38 ) |-> rst_12 == data_1 && auth_16 == chip_6 ; endproperty \n property name; ( data_register_status_7 ) != 7'b1011001 && ( data_register_status_7 ) != 7'bxxxx1x0 && @(negedge ref_clk_15) ( data_register_status_7 ) != 6'h38  |-> sig_3 == hw_12 && err_5 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "case ( data_control_status_16 ) \n   7'bx1xx01x : begin\n     data_11 <= err_16\n     err_18 <= fsm_11\n     auth_17 = reg_12;\n   end\n   6'b0x0010 : begin\n     fsm_19 = fsm_14\n     rst_7 <= hw_16\n     hw_5 <= tx_4;\n   end\n   4'b0100 : begin\n     rst_12 <= err_13\n     chip_8 <= rst_16\n     sig_14 = sig_4;\n   end\n   default : begin \n     core_4 = fsm_8\n     rx_20 = sig_18\n     reg_14 <= cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( data_control_status_16 ) == ( 7'bx1xx01x ) |-> data_11 == err_16 && err_18 == fsm_11 && auth_17 == reg_12 ; endproperty \n property name; @(negedge mem_clock_10) ( data_control_status_16 ) == ( 6'b0x0010 ) |-> fsm_19 == fsm_14 && rst_7 == hw_16 && hw_5 == tx_4 ; endproperty \n property name; @(negedge mem_clock_10) ( data_control_status_16 ) == ( 4'b0100 ) |-> rst_12 == err_13 && chip_8 == rst_16 && sig_14 == sig_4 ; endproperty \n property name; ( data_control_status_16 ) != 7'bx1xx01x && ( data_control_status_16 ) != 6'b0x0010 && @(negedge mem_clock_10) ( data_control_status_16 ) != 4'b0100  |-> core_4 == fsm_8 && rx_20 == sig_18 && reg_14 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'b100010x : begin\n     chip_17 = chip_9\n     sig_14 <= fsm_1\n     cfg_5 = cfg_18;\n   end\n   default : begin \n     chip_8 <= tx_12\n     auth_12 = auth_7\n     tx_2 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_15) ( instruction_buffer_8 ) == ( 7'b100010x ) |-> chip_17 == chip_9 && sig_14 == fsm_1 && cfg_5 == cfg_18 ; endproperty \n property name; @(posedge clock_div_15) ( instruction_buffer_8 ) != 7'b100010x  |-> chip_8 == tx_12 && auth_12 == auth_7 && tx_2 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   7'b1010x11 : begin\n     core_12 = err_9\n     tx_2 = hw_20;\n   end\n   6'b011010 : begin\n     sig_6 = data_5\n     chip_19 <= core_4;\n   end\n   7'bxx0xxx1 : begin\n     data_19 = core_14\n     core_20 = cfg_10;\n   end\n   default : begin \n     rx_13 = sig_13\n     clk_13 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_14) ( data_status_register_16 ) == ( 7'b1010x11 ) |-> core_12 == err_9 && tx_2 == hw_20 ; endproperty \n property name; @(negedge clk_out_14) ( data_status_register_16 ) == ( 6'b011010 ) |-> sig_6 == data_5 && chip_19 == core_4 ; endproperty \n property name; @(negedge clk_out_14) ( data_status_register_16 ) == ( 7'bxx0xxx1 ) |-> data_19 == core_14 && core_20 == cfg_10 ; endproperty \n property name; ( data_status_register_16 ) != 7'b1010x11 && ( data_status_register_16 ) != 6'b011010 && @(negedge clk_out_14) ( data_status_register_16 ) != 7'bxx0xxx1  |-> rx_13 == sig_13 && clk_13 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "case ( status_register_status_4 ) \n   7'b0110001 : begin\n     cfg_14 = hw_4\n     err_11 <= hw_9;\n   end\n   default : begin \n     hw_5 = fsm_19\n     cfg_11 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_3) ( status_register_status_4 ) == ( 7'b0110001 ) |-> cfg_14 == hw_4 && err_11 == hw_9 ; endproperty \n property name; @(negedge clk_reset_3) ( status_register_status_4 ) != 7'b0110001  |-> hw_5 == fsm_19 && cfg_11 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "case ( read_enable_20 ) \n   clk_18 : begin\n     tx_20 <= auth_10\n     clk_4 <= hw_12;\n   end\n   6'h8 : begin\n     chip_18 = fsm_18\n     tx_17 = rst_7;\n   end\n   7'bx00x1xx : begin\n     sig_18 = cfg_7\n     fsm_10 = auth_15;\n   end\n   default : begin \n     err_20 <= data_2\n     sig_7 = err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( read_enable_20 ) == ( clk_18 ) |-> tx_20 == auth_10 && clk_4 == hw_12 ; endproperty \n property name; @(negedge clk_signal_20) ( read_enable_20 ) == ( 6'h8 ) |-> chip_18 == fsm_18 && tx_17 == rst_7 ; endproperty \n property name; @(negedge clk_signal_20) ( read_enable_20 ) == ( 7'bx00x1xx ) |-> sig_18 == cfg_7 && fsm_10 == auth_15 ; endproperty \n property name; ( read_enable_20 ) != clk_18 && ( read_enable_20 ) != 6'h8 && @(negedge clk_signal_20) ( read_enable_20 ) != 7'bx00x1xx  |-> err_20 == data_2 && sig_7 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( output_control_14 ) \n   6'b1x0x00 : begin\n     auth_1 <= data_1\n     tx_2 <= hw_19;\n   end\n   7'h4a : begin\n     chip_7 <= chip_19\n     rst_9 <= err_9;\n   end\n   default : begin \n     auth_8 = chip_11\n     hw_2 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( output_control_14 ) == ( 6'b1x0x00 ) |-> auth_1 == data_1 && tx_2 == hw_19 ; endproperty \n property name; @(posedge clk_gen_7) ( output_control_14 ) == ( 7'h4a ) |-> chip_7 == chip_19 && rst_9 == err_9 ; endproperty \n property name; ( output_control_14 ) != 6'b1x0x00 && @(posedge clk_gen_7) ( output_control_14 ) != 7'h4a  |-> auth_8 == chip_11 && hw_2 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'h26 : begin\n     chip_1 = fsm_8\n     reg_1 <= auth_5\n     rst_11 <= tx_2;\n   end\n   default : begin \n     rx_16 = rst_2\n     auth_13 = chip_5\n     tx_13 = cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_5) ( interrupt_control_status_17 ) == ( 7'h26 ) |-> chip_1 == fsm_8 && reg_1 == auth_5 && rst_11 == tx_2 ; endproperty \n property name; @(negedge mem_clock_5) ( interrupt_control_status_17 ) != 7'h26  |-> rx_16 == rst_2 && auth_13 == chip_5 && tx_13 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "case ( interrupt_control_status_4 ) \n   7'b1x10xxx : begin\n     clk_9 <= rx_11\n     fsm_11 <= rst_9\n     reg_11 <= err_6;\n   end\n   7'b11x0010 : begin\n     cfg_12 = core_10\n     core_2 = auth_12\n     tx_9 = chip_14;\n   end\n   default : begin \n     fsm_14 = data_14\n     core_16 = clk_14\n     clk_12 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_12) ( interrupt_control_status_4 ) == ( 7'b1x10xxx ) |-> clk_9 == rx_11 && fsm_11 == rst_9 && reg_11 == err_6 ; endproperty \n property name; @(negedge clk_in_12) ( interrupt_control_status_4 ) == ( 7'b11x0010 ) |-> cfg_12 == core_10 && core_2 == auth_12 && tx_9 == chip_14 ; endproperty \n property name; ( interrupt_control_status_4 ) != 7'b1x10xxx && @(negedge clk_in_12) ( interrupt_control_status_4 ) != 7'b11x0010  |-> fsm_14 == data_14 && core_16 == clk_14 && clk_12 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "case ( data_status_register_11 ) \n   6'b111001 : begin\n     fsm_7 = auth_1\n     hw_6 = err_17;\n   end\n   cfg_4 : begin\n     core_9 = reg_5\n     err_1 = sig_16;\n   end\n   default : begin \n     clk_1 = core_1\n     cfg_14 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_15) ( data_status_register_11 ) == ( 6'b111001 ) |-> fsm_7 == auth_1 && hw_6 == err_17 ; endproperty \n property name; @(posedge clk_reset_15) ( data_status_register_11 ) == ( cfg_4 ) |-> core_9 == reg_5 && err_1 == sig_16 ; endproperty \n property name; ( data_status_register_11 ) != 6'b111001 && @(posedge clk_reset_15) ( data_status_register_11 ) != cfg_4  |-> clk_1 == core_1 && cfg_14 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_15"
    },
    {
        "Code": "case ( control_output_19 ) \n   7'h19 : begin\n     tx_18 <= cfg_5\n     sig_4 <= sig_14\n     data_20 <= data_4;\n   end\n   6'bx1xxxx : begin\n     clk_6 <= hw_15\n     cfg_6 = cfg_14\n     err_14 <= rst_15;\n   end\n   default : begin \n     cfg_13 <= err_17\n     hw_11 <= hw_6\n     sig_5 <= clk_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_9) ( control_output_19 ) == ( 7'h19 ) |-> tx_18 == cfg_5 && sig_4 == sig_14 && data_20 == data_4 ; endproperty \n property name; @(negedge mem_clock_9) ( control_output_19 ) == ( 6'bx1xxxx ) |-> clk_6 == hw_15 && cfg_6 == cfg_14 && err_14 == rst_15 ; endproperty \n property name; ( control_output_19 ) != 7'h19 && @(negedge mem_clock_9) ( control_output_19 ) != 6'bx1xxxx  |-> cfg_13 == err_17 && hw_11 == hw_6 && sig_5 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   6'b1x10x0 : begin\n     rst_7 = chip_4\n     rst_3 = sig_19\n     core_5 = sig_2;\n   end\n   7'b00xxx00 : begin\n     clk_10 = rst_8\n     sig_10 = reg_15\n     reg_11 <= rx_17;\n   end\n   default : begin \n     rx_19 <= tx_10\n     rx_16 <= cfg_10\n     cfg_2 = cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_6) ( data_status_register_14 ) == ( 6'b1x10x0 ) |-> rst_7 == chip_4 && rst_3 == sig_19 && core_5 == sig_2 ; endproperty \n property name; @(negedge core_clock_6) ( data_status_register_14 ) == ( 7'b00xxx00 ) |-> clk_10 == rst_8 && sig_10 == reg_15 && reg_11 == rx_17 ; endproperty \n property name; ( data_status_register_14 ) != 6'b1x10x0 && @(negedge core_clock_6) ( data_status_register_14 ) != 7'b00xxx00  |-> rx_19 == tx_10 && rx_16 == cfg_10 && cfg_2 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "case ( control_word_17 ) \n   5'bxxxx1 : begin\n     clk_17 = rst_12\n     cfg_13 <= reg_3;\n   end\n   7'h65 : begin\n     auth_8 <= sig_9\n     auth_3 = reg_17;\n   end\n   default : begin \n     hw_10 <= tx_17\n     core_15 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( control_word_17 ) == ( 5'bxxxx1 ) |-> clk_17 == rst_12 && cfg_13 == reg_3 ; endproperty \n property name; @(posedge clk_enable_16) ( control_word_17 ) == ( 7'h65 ) |-> auth_8 == sig_9 && auth_3 == reg_17 ; endproperty \n property name; ( control_word_17 ) != 5'bxxxx1 && @(posedge clk_enable_16) ( control_word_17 ) != 7'h65  |-> hw_10 == tx_17 && core_15 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   7'h51 : begin\n     cfg_7 = core_2\n     clk_4 = fsm_18\n     data_4 <= auth_17;\n   end\n   default : begin \n     hw_1 = rst_4\n     rx_14 = tx_12\n     tx_11 = sig_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( control_buffer_19 ) == ( 7'h51 ) |-> cfg_7 == core_2 && clk_4 == fsm_18 && data_4 == auth_17 ; endproperty \n property name; @(posedge pll_clk_16) ( control_buffer_19 ) != 7'h51  |-> hw_1 == rst_4 && rx_14 == tx_12 && tx_11 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( interrupt_flag_9 ) \n   6'bx0x111 : begin\n     err_3 = chip_19\n     rx_4 <= sig_5\n     reg_6 = auth_12;\n   end\n   3'bx01 : begin\n     rx_15 <= core_20\n     auth_10 <= reg_9\n     tx_4 <= clk_10;\n   end\n   7'b0xx0xx0 : begin\n     reg_17 = chip_12\n     core_5 <= rx_14\n     core_7 = auth_13;\n   end\n   default : begin \n     core_15 = err_20\n     sig_10 = reg_15\n     data_12 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_5) ( interrupt_flag_9 ) == ( 6'bx0x111 ) |-> err_3 == chip_19 && rx_4 == sig_5 && reg_6 == auth_12 ; endproperty \n property name; @(negedge clk_osc_5) ( interrupt_flag_9 ) == ( 3'bx01 ) |-> rx_15 == core_20 && auth_10 == reg_9 && tx_4 == clk_10 ; endproperty \n property name; @(negedge clk_osc_5) ( interrupt_flag_9 ) == ( 7'b0xx0xx0 ) |-> reg_17 == chip_12 && core_5 == rx_14 && core_7 == auth_13 ; endproperty \n property name; ( interrupt_flag_9 ) != 6'bx0x111 && ( interrupt_flag_9 ) != 3'bx01 && @(negedge clk_osc_5) ( interrupt_flag_9 ) != 7'b0xx0xx0  |-> core_15 == err_20 && sig_10 == reg_15 && data_12 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "case ( command_word_3 ) \n   7'bxx1x0xx : begin\n     err_2 <= sig_12\n     rx_8 = sig_14;\n   end\n   4'b11x1 : begin\n     hw_18 = rx_10\n     rst_18 <= tx_4;\n   end\n   default : begin \n     data_20 <= cfg_11\n     chip_6 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_12) ( command_word_3 ) == ( 7'bxx1x0xx ) |-> err_2 == sig_12 && rx_8 == sig_14 ; endproperty \n property name; @(negedge clk_out_12) ( command_word_3 ) == ( 4'b11x1 ) |-> hw_18 == rx_10 && rst_18 == tx_4 ; endproperty \n property name; ( command_word_3 ) != 7'bxx1x0xx && @(negedge clk_out_12) ( command_word_3 ) != 4'b11x1  |-> data_20 == cfg_11 && chip_6 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "case ( control_status_buffer_3 ) \n   6'b0xx1xx : begin\n     auth_7 <= tx_13\n     hw_13 <= rx_17;\n   end\n   reg_9 : begin\n     tx_2 <= err_19\n     rst_5 <= rx_5;\n   end\n   7'h5x : begin\n     auth_20 = tx_14\n     rst_1 <= err_9;\n   end\n   default : begin \n     cfg_20 <= hw_16\n     auth_1 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_11) ( control_status_buffer_3 ) == ( 6'b0xx1xx ) |-> auth_7 == tx_13 && hw_13 == rx_17 ; endproperty \n property name; @(posedge cpu_clock_11) ( control_status_buffer_3 ) == ( reg_9 ) |-> tx_2 == err_19 && rst_5 == rx_5 ; endproperty \n property name; @(posedge cpu_clock_11) ( control_status_buffer_3 ) == ( 7'h5x ) |-> auth_20 == tx_14 && rst_1 == err_9 ; endproperty \n property name; ( control_status_buffer_3 ) != 6'b0xx1xx && ( control_status_buffer_3 ) != reg_9 && @(posedge cpu_clock_11) ( control_status_buffer_3 ) != 7'h5x  |-> cfg_20 == hw_16 && auth_1 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "case ( interrupt_request_15 ) \n   6'hd : begin\n     rst_7 = sig_19\n     tx_9 = hw_7\n     core_9 = clk_5;\n   end\n   6'b1x1111 : begin\n     cfg_6 <= sig_9\n     reg_7 <= rst_2\n     core_4 = core_1;\n   end\n   default : begin \n     reg_1 = hw_3\n     data_18 = chip_11\n     data_5 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_13) ( interrupt_request_15 ) == ( 6'hd ) |-> rst_7 == sig_19 && tx_9 == hw_7 && core_9 == clk_5 ; endproperty \n property name; @(posedge clock_source_13) ( interrupt_request_15 ) == ( 6'b1x1111 ) |-> cfg_6 == sig_9 && reg_7 == rst_2 && core_4 == core_1 ; endproperty \n property name; ( interrupt_request_15 ) != 6'hd && @(posedge clock_source_13) ( interrupt_request_15 ) != 6'b1x1111  |-> reg_1 == hw_3 && data_18 == chip_11 && data_5 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "case ( output_control_8 ) \n   7'bx00xxxx : begin\n     auth_3 = chip_7\n     rst_2 <= tx_12\n     clk_19 <= hw_16;\n   end\n   7'b1000001 : begin\n     rx_14 <= rx_15\n     data_12 <= auth_12\n     chip_1 = core_3;\n   end\n   default : begin \n     tx_17 = reg_6\n     sig_14 = chip_14\n     rx_9 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_11) ( output_control_8 ) == ( 7'bx00xxxx ) |-> auth_3 == chip_7 && rst_2 == tx_12 && clk_19 == hw_16 ; endproperty \n property name; @(posedge mem_clock_11) ( output_control_8 ) == ( 7'b1000001 ) |-> rx_14 == rx_15 && data_12 == auth_12 && chip_1 == core_3 ; endproperty \n property name; ( output_control_8 ) != 7'bx00xxxx && @(posedge mem_clock_11) ( output_control_8 ) != 7'b1000001  |-> tx_17 == reg_6 && sig_14 == chip_14 && rx_9 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "case ( control_signal_13 ) \n   7'b0010101 : begin\n     tx_1 <= tx_13\n     tx_9 <= clk_9\n     core_19 <= tx_16;\n   end\n   7'bxx1x000 : begin\n     err_14 <= chip_20\n     chip_3 = rst_16\n     auth_10 <= tx_20;\n   end\n   6'b00xxx0 : begin\n     err_1 <= clk_1\n     core_14 = chip_18\n     chip_17 <= core_16;\n   end\n   default : begin \n     sig_11 = core_9\n     cfg_14 = rst_9\n     core_12 = rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( control_signal_13 ) == ( 7'b0010101 ) |-> tx_1 == tx_13 && tx_9 == clk_9 && core_19 == tx_16 ; endproperty \n property name; @(negedge ref_clk_18) ( control_signal_13 ) == ( 7'bxx1x000 ) |-> err_14 == chip_20 && chip_3 == rst_16 && auth_10 == tx_20 ; endproperty \n property name; @(negedge ref_clk_18) ( control_signal_13 ) == ( 6'b00xxx0 ) |-> err_1 == clk_1 && core_14 == chip_18 && chip_17 == core_16 ; endproperty \n property name; ( control_signal_13 ) != 7'b0010101 && ( control_signal_13 ) != 7'bxx1x000 && @(negedge ref_clk_18) ( control_signal_13 ) != 6'b00xxx0  |-> sig_11 == core_9 && cfg_14 == rst_9 && core_12 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( data_register_7 ) \n   6'bxxxxx1 : begin\n     tx_5 = cfg_17\n     err_13 = rst_11;\n   end\n   7'bxx11010 : begin\n     data_15 = fsm_18\n     tx_12 <= cfg_2;\n   end\n   5'b00011 : begin\n     reg_3 <= sig_9\n     rst_9 = cfg_16;\n   end\n   default : begin \n     err_1 <= hw_19\n     sig_4 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_15) ( data_register_7 ) == ( 6'bxxxxx1 ) |-> tx_5 == cfg_17 && err_13 == rst_11 ; endproperty \n property name; @(negedge cpu_clock_15) ( data_register_7 ) == ( 7'bxx11010 ) |-> data_15 == fsm_18 && tx_12 == cfg_2 ; endproperty \n property name; @(negedge cpu_clock_15) ( data_register_7 ) == ( 5'b00011 ) |-> reg_3 == sig_9 && rst_9 == cfg_16 ; endproperty \n property name; ( data_register_7 ) != 6'bxxxxx1 && ( data_register_7 ) != 7'bxx11010 && @(negedge cpu_clock_15) ( data_register_7 ) != 5'b00011  |-> err_1 == hw_19 && sig_4 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_15"
    },
    {
        "Code": "case ( start_address_11 ) \n   7'b0111x0x : begin\n     tx_11 <= rx_4\n     cfg_7 <= tx_15;\n   end\n   6'bxxx1x0 : begin\n     cfg_4 <= hw_7\n     cfg_12 = tx_18;\n   end\n   default : begin \n     chip_8 = auth_18\n     reg_12 = data_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_1) ( start_address_11 ) == ( 7'b0111x0x ) |-> tx_11 == rx_4 && cfg_7 == tx_15 ; endproperty \n property name; @(posedge pll_clk_1) ( start_address_11 ) == ( 6'bxxx1x0 ) |-> cfg_4 == hw_7 && cfg_12 == tx_18 ; endproperty \n property name; ( start_address_11 ) != 7'b0111x0x && @(posedge pll_clk_1) ( start_address_11 ) != 6'bxxx1x0  |-> chip_8 == auth_18 && reg_12 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "case ( data_control_11 ) \n   6'b100x0x : begin\n     tx_4 = reg_19\n     rst_14 <= rx_7\n     tx_18 = cfg_14;\n   end\n   5'b01x01 : begin\n     clk_11 = data_9\n     sig_14 <= chip_3\n     sig_2 <= rx_19;\n   end\n   default : begin \n     tx_15 = chip_17\n     core_12 <= tx_16\n     tx_13 <= reg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( data_control_11 ) == ( 6'b100x0x ) |-> tx_4 == reg_19 && rst_14 == rx_7 && tx_18 == cfg_14 ; endproperty \n property name; @(posedge clk_osc_19) ( data_control_11 ) == ( 5'b01x01 ) |-> clk_11 == data_9 && sig_14 == chip_3 && sig_2 == rx_19 ; endproperty \n property name; ( data_control_11 ) != 6'b100x0x && @(posedge clk_osc_19) ( data_control_11 ) != 5'b01x01  |-> tx_15 == chip_17 && core_12 == tx_16 && tx_13 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   7'h25 : begin\n     rst_9 <= cfg_16\n     sig_12 = data_5;\n   end\n   7'h6e : begin\n     chip_6 = reg_15\n     data_10 = rx_8;\n   end\n   7'b0xxx010 : begin\n     auth_1 <= auth_16\n     tx_13 = rx_12;\n   end\n   default : begin \n     err_11 <= cfg_6\n     err_15 <= cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_14) ( output_buffer_11 ) == ( 7'h25 ) |-> rst_9 == cfg_16 && sig_12 == data_5 ; endproperty \n property name; @(negedge async_clk_14) ( output_buffer_11 ) == ( 7'h6e ) |-> chip_6 == reg_15 && data_10 == rx_8 ; endproperty \n property name; @(negedge async_clk_14) ( output_buffer_11 ) == ( 7'b0xxx010 ) |-> auth_1 == auth_16 && tx_13 == rx_12 ; endproperty \n property name; ( output_buffer_11 ) != 7'h25 && ( output_buffer_11 ) != 7'h6e && @(negedge async_clk_14) ( output_buffer_11 ) != 7'b0xxx010  |-> err_11 == cfg_6 && err_15 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "case ( address_3 ) \n   7'b1x1111x : begin\n     core_3 <= tx_15\n     err_2 = err_1;\n   end\n   default : begin \n     fsm_15 = hw_8\n     chip_5 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_13) ( address_3 ) == ( 7'b1x1111x ) |-> core_3 == tx_15 && err_2 == err_1 ; endproperty \n property name; @(posedge fast_clk_13) ( address_3 ) != 7'b1x1111x  |-> fsm_15 == hw_8 && chip_5 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_13"
    },
    {
        "Code": "case ( status_output_buffer_11 ) \n   7'hxx : begin\n     rx_20 = fsm_19\n     fsm_7 <= chip_3\n     cfg_3 <= data_10;\n   end\n   5'b0xx10 : begin\n     reg_5 <= rst_15\n     rst_2 = data_17\n     sig_7 <= clk_7;\n   end\n   5'bx1111 : begin\n     rst_12 <= data_20\n     rst_7 = hw_9\n     sig_6 <= err_5;\n   end\n   default : begin \n     auth_20 <= sig_3\n     cfg_1 = core_8\n     cfg_6 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( status_output_buffer_11 ) == ( 7'hxx ) |-> rx_20 == fsm_19 && fsm_7 == chip_3 && cfg_3 == data_10 ; endproperty \n property name; @(posedge clk_signal_13) ( status_output_buffer_11 ) == ( 5'b0xx10 ) |-> reg_5 == rst_15 && rst_2 == data_17 && sig_7 == clk_7 ; endproperty \n property name; @(posedge clk_signal_13) ( status_output_buffer_11 ) == ( 5'bx1111 ) |-> rst_12 == data_20 && rst_7 == hw_9 && sig_6 == err_5 ; endproperty \n property name; ( status_output_buffer_11 ) != 7'hxx && ( status_output_buffer_11 ) != 5'b0xx10 && @(posedge clk_signal_13) ( status_output_buffer_11 ) != 5'bx1111  |-> auth_20 == sig_3 && cfg_1 == core_8 && cfg_6 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( result_register_4 ) \n   7'bxx10x10 : begin\n     core_8 = cfg_11\n     tx_2 <= err_4;\n   end\n   3'b111 : begin\n     clk_16 = rst_5\n     reg_14 = clk_10;\n   end\n   default : begin \n     clk_1 = rx_14\n     reg_12 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( result_register_4 ) == ( 7'bxx10x10 ) |-> core_8 == cfg_11 && tx_2 == err_4 ; endproperty \n property name; @(negedge clk_osc_16) ( result_register_4 ) == ( 3'b111 ) |-> clk_16 == rst_5 && reg_14 == clk_10 ; endproperty \n property name; ( result_register_4 ) != 7'bxx10x10 && @(negedge clk_osc_16) ( result_register_4 ) != 3'b111  |-> clk_1 == rx_14 && reg_12 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( output_buffer_status_17 ) \n   7'bx1011xx : begin\n     chip_1 = err_12\n     err_4 = hw_5;\n   end\n   7'bxxxx01x : begin\n     clk_14 <= auth_3\n     data_11 <= data_9;\n   end\n   default : begin \n     cfg_15 = tx_16\n     err_20 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( output_buffer_status_17 ) == ( 7'bx1011xx ) |-> chip_1 == err_12 && err_4 == hw_5 ; endproperty \n property name; @(negedge clock_source_9) ( output_buffer_status_17 ) == ( 7'bxxxx01x ) |-> clk_14 == auth_3 && data_11 == data_9 ; endproperty \n property name; ( output_buffer_status_17 ) != 7'bx1011xx && @(negedge clock_source_9) ( output_buffer_status_17 ) != 7'bxxxx01x  |-> cfg_15 == tx_16 && err_20 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( write_enable_20 ) \n   4'b11xx : begin\n     core_12 = hw_3\n     cfg_11 <= hw_14\n     chip_15 <= clk_20;\n   end\n   7'b00x01x1 : begin\n     rx_15 = err_8\n     sig_5 <= rst_4\n     auth_9 <= rst_15;\n   end\n   7'bxxxxxx1 : begin\n     clk_3 <= tx_1\n     reg_1 <= auth_1\n     data_20 <= cfg_19;\n   end\n   default : begin \n     auth_12 = reg_18\n     err_17 = fsm_3\n     auth_17 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( write_enable_20 ) == ( 4'b11xx ) |-> core_12 == hw_3 && cfg_11 == hw_14 && chip_15 == clk_20 ; endproperty \n property name; @(negedge async_clk_6) ( write_enable_20 ) == ( 7'b00x01x1 ) |-> rx_15 == err_8 && sig_5 == rst_4 && auth_9 == rst_15 ; endproperty \n property name; @(negedge async_clk_6) ( write_enable_20 ) == ( 7'bxxxxxx1 ) |-> clk_3 == tx_1 && reg_1 == auth_1 && data_20 == cfg_19 ; endproperty \n property name; ( write_enable_20 ) != 4'b11xx && ( write_enable_20 ) != 7'b00x01x1 && @(negedge async_clk_6) ( write_enable_20 ) != 7'bxxxxxx1  |-> auth_12 == reg_18 && err_17 == fsm_3 && auth_17 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( address_register_2 ) \n   6'b11xx1x : begin\n     sig_13 = cfg_17\n     err_20 = cfg_13\n     sig_4 <= sig_20;\n   end\n   default : begin \n     hw_5 = err_7\n     core_1 = data_7\n     sig_7 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_5) ( address_register_2 ) == ( 6'b11xx1x ) |-> sig_13 == cfg_17 && err_20 == cfg_13 && sig_4 == sig_20 ; endproperty \n property name; @(negedge clock_div_5) ( address_register_2 ) != 6'b11xx1x  |-> hw_5 == err_7 && core_1 == data_7 && sig_7 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_5"
    },
    {
        "Code": "case ( address_3 ) \n   7'bx11xx01 : begin\n     clk_20 = tx_12\n     auth_1 <= fsm_3\n     clk_12 <= clk_17;\n   end\n   5'bx0111 : begin\n     err_20 <= rx_15\n     reg_5 = hw_13\n     fsm_11 = rst_18;\n   end\n   7'bxxx0101 : begin\n     fsm_18 <= hw_9\n     fsm_7 = cfg_19\n     fsm_15 <= sig_17;\n   end\n   default : begin \n     err_1 <= rst_8\n     rx_2 <= rx_20\n     chip_15 = rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_2) ( address_3 ) == ( 7'bx11xx01 ) |-> clk_20 == tx_12 && auth_1 == fsm_3 && clk_12 == clk_17 ; endproperty \n property name; @(posedge clk_gen_2) ( address_3 ) == ( 5'bx0111 ) |-> err_20 == rx_15 && reg_5 == hw_13 && fsm_11 == rst_18 ; endproperty \n property name; @(posedge clk_gen_2) ( address_3 ) == ( 7'bxxx0101 ) |-> fsm_18 == hw_9 && fsm_7 == cfg_19 && fsm_15 == sig_17 ; endproperty \n property name; ( address_3 ) != 7'bx11xx01 && ( address_3 ) != 5'bx0111 && @(posedge clk_gen_2) ( address_3 ) != 7'bxxx0101  |-> err_1 == rst_8 && rx_2 == rx_20 && chip_15 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "case ( control_input_16 ) \n   7'h61 : begin\n     chip_2 <= chip_18\n     hw_8 = rst_2\n     fsm_2 = rst_14;\n   end\n   default : begin \n     cfg_9 = rx_6\n     rx_10 = clk_12\n     rst_18 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_7) ( control_input_16 ) == ( 7'h61 ) |-> chip_2 == chip_18 && hw_8 == rst_2 && fsm_2 == rst_14 ; endproperty \n property name; @(negedge clk_signal_7) ( control_input_16 ) != 7'h61  |-> cfg_9 == rx_6 && rx_10 == clk_12 && rst_18 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "case ( control_valid_16 ) \n   6'bxx1xxx : begin\n     sig_3 <= data_19\n     rst_5 = rst_10\n     rx_16 = tx_17;\n   end\n   5'h7 : begin\n     err_5 <= chip_2\n     rx_19 = tx_20\n     hw_8 <= core_20;\n   end\n   default : begin \n     reg_19 <= err_15\n     hw_14 = chip_3\n     err_12 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( control_valid_16 ) == ( 6'bxx1xxx ) |-> sig_3 == data_19 && rst_5 == rst_10 && rx_16 == tx_17 ; endproperty \n property name; @(negedge clk_gen_15) ( control_valid_16 ) == ( 5'h7 ) |-> err_5 == chip_2 && rx_19 == tx_20 && hw_8 == core_20 ; endproperty \n property name; ( control_valid_16 ) != 6'bxx1xxx && @(negedge clk_gen_15) ( control_valid_16 ) != 5'h7  |-> reg_19 == err_15 && hw_14 == chip_3 && err_12 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( input_buffer_status_13 ) \n   3'bxx0 : begin\n     err_9 <= core_8\n     sig_17 = auth_17\n     auth_11 <= rst_1;\n   end\n   default : begin \n     err_4 = err_17\n     tx_5 = core_20\n     rx_12 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_12) ( input_buffer_status_13 ) == ( 3'bxx0 ) |-> err_9 == core_8 && sig_17 == auth_17 && auth_11 == rst_1 ; endproperty \n property name; @(negedge clock_div_12) ( input_buffer_status_13 ) != 3'bxx0  |-> err_4 == err_17 && tx_5 == core_20 && rx_12 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "case ( status_output_buffer_19 ) \n   5'b0xx00 : begin\n     auth_10 <= cfg_7\n     reg_7 = chip_11\n     fsm_5 <= data_20;\n   end\n   6'b1x0xxx : begin\n     err_8 <= clk_5\n     data_13 = clk_8\n     tx_2 <= hw_5;\n   end\n   7'bx111000 : begin\n     sig_6 = rx_12\n     data_12 <= chip_6\n     auth_13 = clk_4;\n   end\n   default : begin \n     data_10 <= tx_15\n     data_5 = reg_12\n     sig_12 = hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_17) ( status_output_buffer_19 ) == ( 5'b0xx00 ) |-> auth_10 == cfg_7 && reg_7 == chip_11 && fsm_5 == data_20 ; endproperty \n property name; @(negedge clk_out_17) ( status_output_buffer_19 ) == ( 6'b1x0xxx ) |-> err_8 == clk_5 && data_13 == clk_8 && tx_2 == hw_5 ; endproperty \n property name; @(negedge clk_out_17) ( status_output_buffer_19 ) == ( 7'bx111000 ) |-> sig_6 == rx_12 && data_12 == chip_6 && auth_13 == clk_4 ; endproperty \n property name; ( status_output_buffer_19 ) != 5'b0xx00 && ( status_output_buffer_19 ) != 6'b1x0xxx && @(negedge clk_out_17) ( status_output_buffer_19 ) != 7'bx111000  |-> data_10 == tx_15 && data_5 == reg_12 && sig_12 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "case ( busy_signal_11 ) \n   6'h20 : begin\n     core_4 = fsm_6\n     chip_11 <= clk_10\n     err_9 = data_4;\n   end\n   default : begin \n     data_1 = sig_14\n     reg_14 = rx_2\n     clk_4 <= sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( busy_signal_11 ) == ( 6'h20 ) |-> core_4 == fsm_6 && chip_11 == clk_10 && err_9 == data_4 ; endproperty \n property name; @(negedge fast_clk_5) ( busy_signal_11 ) != 6'h20  |-> data_1 == sig_14 && reg_14 == rx_2 && clk_4 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( data_in_12 ) \n   sig_1 : begin\n     chip_20 = chip_2\n     auth_5 = tx_6;\n   end\n   default : begin \n     tx_12 = chip_4\n     hw_16 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( data_in_12 ) == ( sig_1 ) |-> chip_20 == chip_2 && auth_5 == tx_6 ; endproperty \n property name; @(posedge mem_clock_20) ( data_in_12 ) != sig_1  |-> tx_12 == chip_4 && hw_16 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   7'b1x10010 : begin\n     cfg_3 = cfg_16\n     rst_19 = core_5\n     chip_6 = chip_19;\n   end\n   7'h66 : begin\n     hw_7 <= fsm_3\n     fsm_13 <= clk_17\n     fsm_2 <= chip_9;\n   end\n   7'b1xxxxxx : begin\n     chip_7 <= rst_13\n     auth_5 <= chip_2\n     auth_10 <= sig_4;\n   end\n   default : begin \n     clk_16 = reg_5\n     rx_3 = rst_20\n     data_19 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_10) ( interrupt_control_status_8 ) == ( 7'b1x10010 ) |-> cfg_3 == cfg_16 && rst_19 == core_5 && chip_6 == chip_19 ; endproperty \n property name; @(posedge clk_signal_10) ( interrupt_control_status_8 ) == ( 7'h66 ) |-> hw_7 == fsm_3 && fsm_13 == clk_17 && fsm_2 == chip_9 ; endproperty \n property name; @(posedge clk_signal_10) ( interrupt_control_status_8 ) == ( 7'b1xxxxxx ) |-> chip_7 == rst_13 && auth_5 == chip_2 && auth_10 == sig_4 ; endproperty \n property name; ( interrupt_control_status_8 ) != 7'b1x10010 && ( interrupt_control_status_8 ) != 7'h66 && @(posedge clk_signal_10) ( interrupt_control_status_8 ) != 7'b1xxxxxx  |-> clk_16 == reg_5 && rx_3 == rst_20 && data_19 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'b1xxx0x0 : begin\n     sig_18 <= tx_10\n     cfg_3 <= sig_10\n     auth_11 <= cfg_10;\n   end\n   7'b01000xx : begin\n     sig_9 <= chip_20\n     clk_18 = clk_9\n     auth_18 <= rx_5;\n   end\n   default : begin \n     fsm_9 <= sig_16\n     rst_1 <= cfg_5\n     core_11 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( valid_input_4 ) == ( 7'b1xxx0x0 ) |-> sig_18 == tx_10 && cfg_3 == sig_10 && auth_11 == cfg_10 ; endproperty \n property name; @(negedge ref_clk_1) ( valid_input_4 ) == ( 7'b01000xx ) |-> sig_9 == chip_20 && clk_18 == clk_9 && auth_18 == rx_5 ; endproperty \n property name; ( valid_input_4 ) != 7'b1xxx0x0 && @(negedge ref_clk_1) ( valid_input_4 ) != 7'b01000xx  |-> fsm_9 == sig_16 && rst_1 == cfg_5 && core_11 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( status_flag_10 ) \n   6'b1x1xx0 : begin\n     err_8 <= clk_10\n     cfg_5 = clk_16;\n   end\n   7'bxx0xx11 : begin\n     sig_4 <= rst_16\n     sig_15 = core_1;\n   end\n   6'b011100 : begin\n     cfg_8 <= data_7\n     hw_11 = auth_6;\n   end\n   default : begin \n     chip_18 <= chip_9\n     clk_4 <= cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( status_flag_10 ) == ( 6'b1x1xx0 ) |-> err_8 == clk_10 && cfg_5 == clk_16 ; endproperty \n property name; @(negedge clk_out_1) ( status_flag_10 ) == ( 7'bxx0xx11 ) |-> sig_4 == rst_16 && sig_15 == core_1 ; endproperty \n property name; @(negedge clk_out_1) ( status_flag_10 ) == ( 6'b011100 ) |-> cfg_8 == data_7 && hw_11 == auth_6 ; endproperty \n property name; ( status_flag_10 ) != 6'b1x1xx0 && ( status_flag_10 ) != 7'bxx0xx11 && @(negedge clk_out_1) ( status_flag_10 ) != 6'b011100  |-> chip_18 == chip_9 && clk_4 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( instruction_3 ) \n   7'b010x01x : begin\n     err_10 = tx_7\n     auth_14 = cfg_8\n     tx_18 = rst_12;\n   end\n   7'bx0xx001 : begin\n     tx_1 = hw_15\n     err_12 = fsm_6\n     rx_1 = cfg_10;\n   end\n   default : begin \n     cfg_7 <= sig_12\n     clk_18 <= chip_17\n     rx_2 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_2) ( instruction_3 ) == ( 7'b010x01x ) |-> err_10 == tx_7 && auth_14 == cfg_8 && tx_18 == rst_12 ; endproperty \n property name; @(posedge pll_clk_2) ( instruction_3 ) == ( 7'bx0xx001 ) |-> tx_1 == hw_15 && err_12 == fsm_6 && rx_1 == cfg_10 ; endproperty \n property name; ( instruction_3 ) != 7'b010x01x && @(posedge pll_clk_2) ( instruction_3 ) != 7'bx0xx001  |-> cfg_7 == sig_12 && clk_18 == chip_17 && rx_2 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'bx11100x : begin\n     cfg_7 <= cfg_11\n     reg_13 = err_1\n     rx_7 = auth_2;\n   end\n   7'b01x01xx : begin\n     data_3 <= err_13\n     err_6 = fsm_14\n     auth_4 = data_13;\n   end\n   6'bx00010 : begin\n     fsm_20 = fsm_9\n     reg_10 = chip_19\n     hw_15 = hw_2;\n   end\n   default : begin \n     data_9 <= data_11\n     cfg_11 = cfg_1\n     tx_19 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( status_output_buffer_6 ) == ( 7'bx11100x ) |-> cfg_7 == cfg_11 && reg_13 == err_1 && rx_7 == auth_2 ; endproperty \n property name; @(posedge ref_clk_13) ( status_output_buffer_6 ) == ( 7'b01x01xx ) |-> data_3 == err_13 && err_6 == fsm_14 && auth_4 == data_13 ; endproperty \n property name; @(posedge ref_clk_13) ( status_output_buffer_6 ) == ( 6'bx00010 ) |-> fsm_20 == fsm_9 && reg_10 == chip_19 && hw_15 == hw_2 ; endproperty \n property name; ( status_output_buffer_6 ) != 7'bx11100x && ( status_output_buffer_6 ) != 7'b01x01xx && @(posedge ref_clk_13) ( status_output_buffer_6 ) != 6'bx00010  |-> data_9 == data_11 && cfg_11 == cfg_1 && tx_19 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( address_register_2 ) \n   6'b1xxxx1 : begin\n     cfg_6 <= hw_1\n     cfg_14 = rx_6\n     rx_14 = rst_14;\n   end\n   6'b101110 : begin\n     reg_10 = clk_1\n     fsm_10 = core_10\n     data_10 = hw_7;\n   end\n   default : begin \n     err_9 <= auth_12\n     tx_13 = sig_16\n     fsm_1 <= tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_12) ( address_register_2 ) == ( 6'b1xxxx1 ) |-> cfg_6 == hw_1 && cfg_14 == rx_6 && rx_14 == rst_14 ; endproperty \n property name; @(posedge clk_osc_12) ( address_register_2 ) == ( 6'b101110 ) |-> reg_10 == clk_1 && fsm_10 == core_10 && data_10 == hw_7 ; endproperty \n property name; ( address_register_2 ) != 6'b1xxxx1 && @(posedge clk_osc_12) ( address_register_2 ) != 6'b101110  |-> err_9 == auth_12 && tx_13 == sig_16 && fsm_1 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "case ( mode_register_1 ) \n   6'bx1xxxx : begin\n     err_9 = reg_12\n     tx_20 = auth_6;\n   end\n   6'bx1xx0x : begin\n     auth_10 = chip_11\n     sig_18 <= cfg_1;\n   end\n   default : begin \n     rst_19 <= fsm_18\n     cfg_16 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( mode_register_1 ) == ( 6'bx1xxxx ) |-> err_9 == reg_12 && tx_20 == auth_6 ; endproperty \n property name; @(posedge cpu_clock_15) ( mode_register_1 ) == ( 6'bx1xx0x ) |-> auth_10 == chip_11 && sig_18 == cfg_1 ; endproperty \n property name; ( mode_register_1 ) != 6'bx1xxxx && @(posedge cpu_clock_15) ( mode_register_1 ) != 6'bx1xx0x  |-> rst_19 == fsm_18 && cfg_16 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'b1x101x1 : begin\n     auth_20 = hw_20\n     chip_8 <= hw_3;\n   end\n   default : begin \n     clk_10 <= hw_12\n     rst_6 = reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( output_status_20 ) == ( 7'b1x101x1 ) |-> auth_20 == hw_20 && chip_8 == hw_3 ; endproperty \n property name; @(negedge core_clock_15) ( output_status_20 ) != 7'b1x101x1  |-> clk_10 == hw_12 && rst_6 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( address_14 ) \n   7'bx0xx11x : begin\n     cfg_4 <= data_14\n     err_8 <= sig_15\n     rst_14 <= hw_17;\n   end\n   7'h4 : begin\n     chip_3 = reg_19\n     fsm_19 = hw_11\n     hw_1 <= auth_17;\n   end\n   default : begin \n     cfg_9 = fsm_13\n     data_19 <= fsm_1\n     sig_14 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_3) ( address_14 ) == ( 7'bx0xx11x ) |-> cfg_4 == data_14 && err_8 == sig_15 && rst_14 == hw_17 ; endproperty \n property name; @(negedge clk_reset_3) ( address_14 ) == ( 7'h4 ) |-> chip_3 == reg_19 && fsm_19 == hw_11 && hw_1 == auth_17 ; endproperty \n property name; ( address_14 ) != 7'bx0xx11x && @(negedge clk_reset_3) ( address_14 ) != 7'h4  |-> cfg_9 == fsm_13 && data_19 == fsm_1 && sig_14 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'bx1xxxx0 : begin\n     sig_1 <= auth_13\n     core_19 <= hw_5;\n   end\n   6'hf : begin\n     rst_2 = reg_7\n     sig_8 = chip_2;\n   end\n   default : begin \n     core_17 <= hw_13\n     rx_17 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( status_flag_19 ) == ( 7'bx1xxxx0 ) |-> sig_1 == auth_13 && core_19 == hw_5 ; endproperty \n property name; @(posedge clock_ctrl_3) ( status_flag_19 ) == ( 6'hf ) |-> rst_2 == reg_7 && sig_8 == chip_2 ; endproperty \n property name; ( status_flag_19 ) != 7'bx1xxxx0 && @(posedge clock_ctrl_3) ( status_flag_19 ) != 6'hf  |-> core_17 == hw_13 && rx_17 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( error_status_17 ) \n   7'h49 : begin\n     sig_5 <= tx_16\n     err_3 <= err_9\n     clk_4 <= core_17;\n   end\n   6'b101x11 : begin\n     reg_13 <= reg_11\n     chip_16 = rx_11\n     rst_19 <= fsm_16;\n   end\n   default : begin \n     reg_20 = rst_13\n     rx_17 <= rst_18\n     hw_6 <= rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( error_status_17 ) == ( 7'h49 ) |-> sig_5 == tx_16 && err_3 == err_9 && clk_4 == core_17 ; endproperty \n property name; @(posedge ref_clk_19) ( error_status_17 ) == ( 6'b101x11 ) |-> reg_13 == reg_11 && chip_16 == rx_11 && rst_19 == fsm_16 ; endproperty \n property name; ( error_status_17 ) != 7'h49 && @(posedge ref_clk_19) ( error_status_17 ) != 6'b101x11  |-> reg_20 == rst_13 && rx_17 == rst_18 && hw_6 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( data_control_3 ) \n   6'bxx1xxx : begin\n     rx_20 <= chip_12\n     rst_19 <= rst_11\n     err_8 = data_7;\n   end\n   default : begin \n     cfg_2 = clk_2\n     auth_10 = core_12\n     fsm_17 = rx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_15) ( data_control_3 ) == ( 6'bxx1xxx ) |-> rx_20 == chip_12 && rst_19 == rst_11 && err_8 == data_7 ; endproperty \n property name; @(posedge ref_clk_15) ( data_control_3 ) != 6'bxx1xxx  |-> cfg_2 == clk_2 && auth_10 == core_12 && fsm_17 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "case ( control_signal_19 ) \n   7'bx0x1x11 : begin\n     sig_14 = cfg_8\n     data_11 = hw_1;\n   end\n   7'bx001111 : begin\n     rst_20 <= sig_5\n     reg_19 = rx_20;\n   end\n   default : begin \n     data_18 = rst_19\n     rst_3 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_18) ( control_signal_19 ) == ( 7'bx0x1x11 ) |-> sig_14 == cfg_8 && data_11 == hw_1 ; endproperty \n property name; @(posedge ref_clk_18) ( control_signal_19 ) == ( 7'bx001111 ) |-> rst_20 == sig_5 && reg_19 == rx_20 ; endproperty \n property name; ( control_signal_19 ) != 7'bx0x1x11 && @(posedge ref_clk_18) ( control_signal_19 ) != 7'bx001111  |-> data_18 == rst_19 && rst_3 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   5'b01011 : begin\n     core_2 = auth_1\n     cfg_12 = data_5\n     auth_7 <= chip_2;\n   end\n   default : begin \n     tx_17 <= tx_3\n     rst_14 <= clk_12\n     err_17 <= clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_3) ( data_status_register_status_12 ) == ( 5'b01011 ) |-> core_2 == auth_1 && cfg_12 == data_5 && auth_7 == chip_2 ; endproperty \n property name; @(negedge clk_osc_3) ( data_status_register_status_12 ) != 5'b01011  |-> tx_17 == tx_3 && rst_14 == clk_12 && err_17 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "case ( output_control_2 ) \n   7'b0000000 : begin\n     rst_8 = cfg_16\n     rst_7 <= rst_10;\n   end\n   7'b01x00xx : begin\n     data_13 = cfg_2\n     cfg_11 = hw_16;\n   end\n   7'bxx0xx0x : begin\n     tx_16 = clk_7\n     sig_18 <= reg_16;\n   end\n   default : begin \n     tx_2 = err_10\n     clk_11 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( output_control_2 ) == ( 7'b0000000 ) |-> rst_8 == cfg_16 && rst_7 == rst_10 ; endproperty \n property name; @(posedge clk_in_2) ( output_control_2 ) == ( 7'b01x00xx ) |-> data_13 == cfg_2 && cfg_11 == hw_16 ; endproperty \n property name; @(posedge clk_in_2) ( output_control_2 ) == ( 7'bxx0xx0x ) |-> tx_16 == clk_7 && sig_18 == reg_16 ; endproperty \n property name; ( output_control_2 ) != 7'b0000000 && ( output_control_2 ) != 7'b01x00xx && @(posedge clk_in_2) ( output_control_2 ) != 7'bxx0xx0x  |-> tx_2 == err_10 && clk_11 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( control_register_15 ) \n   7'b0x001x0 : begin\n     data_5 <= reg_12\n     err_18 <= auth_13;\n   end\n   7'h6 : begin\n     auth_8 <= chip_13\n     data_20 <= data_1;\n   end\n   default : begin \n     clk_17 <= core_17\n     hw_12 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_11) ( control_register_15 ) == ( 7'b0x001x0 ) |-> data_5 == reg_12 && err_18 == auth_13 ; endproperty \n property name; @(posedge clock_source_11) ( control_register_15 ) == ( 7'h6 ) |-> auth_8 == chip_13 && data_20 == data_1 ; endproperty \n property name; ( control_register_15 ) != 7'b0x001x0 && @(posedge clock_source_11) ( control_register_15 ) != 7'h6  |-> clk_17 == core_17 && hw_12 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_11"
    },
    {
        "Code": "case ( status_output_buffer_3 ) \n   4'bx101 : begin\n     auth_5 = rst_12\n     core_15 <= clk_6;\n   end\n   default : begin \n     hw_10 <= data_1\n     data_19 = clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_12) ( status_output_buffer_3 ) == ( 4'bx101 ) |-> auth_5 == rst_12 && core_15 == clk_6 ; endproperty \n property name; @(negedge clock_div_12) ( status_output_buffer_3 ) != 4'bx101  |-> hw_10 == data_1 && data_19 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "case ( valid_input_17 ) \n   7'b1x0x1xx : begin\n     auth_17 <= reg_3\n     fsm_20 <= rst_18;\n   end\n   5'b00100 : begin\n     rx_9 <= chip_14\n     rx_20 = tx_15;\n   end\n   6'h24 : begin\n     rst_16 = auth_19\n     sig_20 <= auth_18;\n   end\n   default : begin \n     sig_2 = tx_14\n     rx_1 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( valid_input_17 ) == ( 7'b1x0x1xx ) |-> auth_17 == reg_3 && fsm_20 == rst_18 ; endproperty \n property name; @(negedge core_clock_17) ( valid_input_17 ) == ( 5'b00100 ) |-> rx_9 == chip_14 && rx_20 == tx_15 ; endproperty \n property name; @(negedge core_clock_17) ( valid_input_17 ) == ( 6'h24 ) |-> rst_16 == auth_19 && sig_20 == auth_18 ; endproperty \n property name; ( valid_input_17 ) != 7'b1x0x1xx && ( valid_input_17 ) != 5'b00100 && @(negedge core_clock_17) ( valid_input_17 ) != 6'h24  |-> sig_2 == tx_14 && rx_1 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( output_status_1 ) \n   6'h39 : begin\n     err_13 <= sig_6\n     auth_6 = cfg_19\n     auth_7 = core_8;\n   end\n   6'b1x1000 : begin\n     core_7 <= cfg_11\n     hw_11 = data_9\n     err_18 = data_16;\n   end\n   6'b0xxxxx : begin\n     reg_7 <= chip_4\n     cfg_10 = clk_15\n     tx_4 <= rx_16;\n   end\n   default : begin \n     tx_17 = data_17\n     chip_2 <= auth_9\n     err_7 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( output_status_1 ) == ( 6'h39 ) |-> err_13 == sig_6 && auth_6 == cfg_19 && auth_7 == core_8 ; endproperty \n property name; @(negedge bus_clock_13) ( output_status_1 ) == ( 6'b1x1000 ) |-> core_7 == cfg_11 && hw_11 == data_9 && err_18 == data_16 ; endproperty \n property name; @(negedge bus_clock_13) ( output_status_1 ) == ( 6'b0xxxxx ) |-> reg_7 == chip_4 && cfg_10 == clk_15 && tx_4 == rx_16 ; endproperty \n property name; ( output_status_1 ) != 6'h39 && ( output_status_1 ) != 6'b1x1000 && @(negedge bus_clock_13) ( output_status_1 ) != 6'b0xxxxx  |-> tx_17 == data_17 && chip_2 == auth_9 && err_7 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( mode_register_5 ) \n   7'bxxxx1xx : begin\n     cfg_2 = err_13\n     clk_3 <= tx_4\n     chip_10 = cfg_18;\n   end\n   default : begin \n     err_6 <= core_19\n     hw_14 = core_10\n     core_13 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_15) ( mode_register_5 ) == ( 7'bxxxx1xx ) |-> cfg_2 == err_13 && clk_3 == tx_4 && chip_10 == cfg_18 ; endproperty \n property name; @(posedge clk_reset_15) ( mode_register_5 ) != 7'bxxxx1xx  |-> err_6 == core_19 && hw_14 == core_10 && core_13 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_15"
    },
    {
        "Code": "case ( interrupt_enable_13 ) \n   7'b1101x10 : begin\n     cfg_9 <= rst_15\n     chip_16 = err_9\n     rst_9 <= reg_19;\n   end\n   7'b11x1x00 : begin\n     err_17 <= fsm_3\n     hw_7 <= sig_6\n     sig_11 <= core_11;\n   end\n   7'h66 : begin\n     rx_2 <= chip_1\n     sig_15 = chip_9\n     rx_19 <= err_15;\n   end\n   default : begin \n     reg_9 = core_20\n     sig_3 <= chip_14\n     rst_13 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( interrupt_enable_13 ) == ( 7'b1101x10 ) |-> cfg_9 == rst_15 && chip_16 == err_9 && rst_9 == reg_19 ; endproperty \n property name; @(negedge clock_ctrl_10) ( interrupt_enable_13 ) == ( 7'b11x1x00 ) |-> err_17 == fsm_3 && hw_7 == sig_6 && sig_11 == core_11 ; endproperty \n property name; @(negedge clock_ctrl_10) ( interrupt_enable_13 ) == ( 7'h66 ) |-> rx_2 == chip_1 && sig_15 == chip_9 && rx_19 == err_15 ; endproperty \n property name; ( interrupt_enable_13 ) != 7'b1101x10 && ( interrupt_enable_13 ) != 7'b11x1x00 && @(negedge clock_ctrl_10) ( interrupt_enable_13 ) != 7'h66  |-> reg_9 == core_20 && sig_3 == chip_14 && rst_13 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   7'bxxx1x1x : begin\n     tx_18 = sig_18\n     chip_8 <= hw_2\n     clk_12 <= sig_20;\n   end\n   default : begin \n     rx_15 <= err_9\n     chip_10 = data_3\n     tx_5 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_19) ( status_register_buffer_4 ) == ( 7'bxxx1x1x ) |-> tx_18 == sig_18 && chip_8 == hw_2 && clk_12 == sig_20 ; endproperty \n property name; @(negedge pll_clk_19) ( status_register_buffer_4 ) != 7'bxxx1x1x  |-> rx_15 == err_9 && chip_10 == data_3 && tx_5 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   6'hx : begin\n     tx_16 <= data_17\n     sig_17 <= tx_10\n     clk_18 = tx_13;\n   end\n   clk_3 : begin\n     core_4 = fsm_9\n     rst_4 <= auth_9\n     rst_15 = hw_10;\n   end\n   7'h2 : begin\n     reg_8 <= clk_8\n     core_6 = rx_7\n     err_11 = cfg_18;\n   end\n   default : begin \n     core_18 <= fsm_8\n     err_3 = rx_12\n     hw_2 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_2) ( status_output_buffer_6 ) == ( 6'hx ) |-> tx_16 == data_17 && sig_17 == tx_10 && clk_18 == tx_13 ; endproperty \n property name; @(posedge clock_div_2) ( status_output_buffer_6 ) == ( clk_3 ) |-> core_4 == fsm_9 && rst_4 == auth_9 && rst_15 == hw_10 ; endproperty \n property name; @(posedge clock_div_2) ( status_output_buffer_6 ) == ( 7'h2 ) |-> reg_8 == clk_8 && core_6 == rx_7 && err_11 == cfg_18 ; endproperty \n property name; ( status_output_buffer_6 ) != 6'hx && ( status_output_buffer_6 ) != clk_3 && @(posedge clock_div_2) ( status_output_buffer_6 ) != 7'h2  |-> core_18 == fsm_8 && err_3 == rx_12 && hw_2 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "case ( data_status_register_status_2 ) \n   6'h27 : begin\n     data_4 <= fsm_6\n     hw_8 = rst_5;\n   end\n   7'b11x100x : begin\n     tx_1 = rx_18\n     auth_1 <= rx_8;\n   end\n   6'bx01010 : begin\n     sig_18 = clk_5\n     tx_13 = chip_18;\n   end\n   default : begin \n     err_3 <= fsm_14\n     chip_14 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_1) ( data_status_register_status_2 ) == ( 6'h27 ) |-> data_4 == fsm_6 && hw_8 == rst_5 ; endproperty \n property name; @(negedge clk_gen_1) ( data_status_register_status_2 ) == ( 7'b11x100x ) |-> tx_1 == rx_18 && auth_1 == rx_8 ; endproperty \n property name; @(negedge clk_gen_1) ( data_status_register_status_2 ) == ( 6'bx01010 ) |-> sig_18 == clk_5 && tx_13 == chip_18 ; endproperty \n property name; ( data_status_register_status_2 ) != 6'h27 && ( data_status_register_status_2 ) != 7'b11x100x && @(negedge clk_gen_1) ( data_status_register_status_2 ) != 6'bx01010  |-> err_3 == fsm_14 && chip_14 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   7'h35 : begin\n     err_10 = core_6\n     reg_14 = auth_16;\n   end\n   5'ha : begin\n     sig_13 <= tx_5\n     clk_6 <= chip_1;\n   end\n   default : begin \n     sig_19 <= tx_13\n     rx_2 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_2) ( data_status_register_4 ) == ( 7'h35 ) |-> err_10 == core_6 && reg_14 == auth_16 ; endproperty \n property name; @(posedge mem_clock_2) ( data_status_register_4 ) == ( 5'ha ) |-> sig_13 == tx_5 && clk_6 == chip_1 ; endproperty \n property name; ( data_status_register_4 ) != 7'h35 && @(posedge mem_clock_2) ( data_status_register_4 ) != 5'ha  |-> sig_19 == tx_13 && rx_2 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "case ( flag_status_11 ) \n   7'bxx01011 : begin\n     core_9 <= data_10\n     rst_19 <= core_4\n     err_17 = hw_9;\n   end\n   7'b1000001 : begin\n     reg_10 = err_10\n     tx_14 = chip_8\n     rst_10 <= core_6;\n   end\n   default : begin \n     err_14 <= tx_4\n     rx_9 = rst_10\n     auth_7 = rx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_16) ( flag_status_11 ) == ( 7'bxx01011 ) |-> core_9 == data_10 && rst_19 == core_4 && err_17 == hw_9 ; endproperty \n property name; @(posedge clock_div_16) ( flag_status_11 ) == ( 7'b1000001 ) |-> reg_10 == err_10 && tx_14 == chip_8 && rst_10 == core_6 ; endproperty \n property name; ( flag_status_11 ) != 7'bxx01011 && @(posedge clock_div_16) ( flag_status_11 ) != 7'b1000001  |-> err_14 == tx_4 && rx_9 == rst_10 && auth_7 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "case ( control_data_18 ) \n   6'b100110 : begin\n     hw_9 = rst_12\n     core_19 = err_19;\n   end\n   default : begin \n     fsm_8 <= rst_18\n     clk_5 = core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_17) ( control_data_18 ) == ( 6'b100110 ) |-> hw_9 == rst_12 && core_19 == err_19 ; endproperty \n property name; @(posedge sys_clk_17) ( control_data_18 ) != 6'b100110  |-> fsm_8 == rst_18 && clk_5 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_17"
    },
    {
        "Code": "case ( control_status_buffer_1 ) \n   sig_19 : begin\n     hw_16 = fsm_5\n     tx_15 = cfg_1\n     sig_7 <= hw_8;\n   end\n   5'ha : begin\n     reg_19 = err_18\n     err_4 <= core_15\n     fsm_9 <= cfg_10;\n   end\n   default : begin \n     tx_11 <= rst_14\n     hw_6 = fsm_17\n     chip_1 <= core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_8) ( control_status_buffer_1 ) == ( sig_19 ) |-> hw_16 == fsm_5 && tx_15 == cfg_1 && sig_7 == hw_8 ; endproperty \n property name; @(posedge clk_reset_8) ( control_status_buffer_1 ) == ( 5'ha ) |-> reg_19 == err_18 && err_4 == core_15 && fsm_9 == cfg_10 ; endproperty \n property name; ( control_status_buffer_1 ) != sig_19 && @(posedge clk_reset_8) ( control_status_buffer_1 ) != 5'ha  |-> tx_11 == rst_14 && hw_6 == fsm_17 && chip_1 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "case ( input_register_13 ) \n   7'b01100x1 : begin\n     fsm_19 <= rx_17\n     chip_17 <= fsm_2;\n   end\n   4'b000x : begin\n     core_15 <= clk_4\n     tx_4 = auth_4;\n   end\n   7'b10x1x00 : begin\n     chip_4 = auth_11\n     reg_10 <= rst_19;\n   end\n   default : begin \n     tx_15 <= core_16\n     reg_8 = core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( input_register_13 ) == ( 7'b01100x1 ) |-> fsm_19 == rx_17 && chip_17 == fsm_2 ; endproperty \n property name; @(posedge clock_source_18) ( input_register_13 ) == ( 4'b000x ) |-> core_15 == clk_4 && tx_4 == auth_4 ; endproperty \n property name; @(posedge clock_source_18) ( input_register_13 ) == ( 7'b10x1x00 ) |-> chip_4 == auth_11 && reg_10 == rst_19 ; endproperty \n property name; ( input_register_13 ) != 7'b01100x1 && ( input_register_13 ) != 4'b000x && @(posedge clock_source_18) ( input_register_13 ) != 7'b10x1x00  |-> tx_15 == core_16 && reg_8 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( data_control_status_19 ) \n   7'b0xxxx1x : begin\n     err_9 <= err_7\n     core_16 <= chip_17;\n   end\n   default : begin \n     rst_2 = data_3\n     core_11 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_19) ( data_control_status_19 ) == ( 7'b0xxxx1x ) |-> err_9 == err_7 && core_16 == chip_17 ; endproperty \n property name; @(posedge main_clk_19) ( data_control_status_19 ) != 7'b0xxxx1x  |-> rst_2 == data_3 && core_11 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   5'bxx1xx : begin\n     cfg_16 <= rst_5\n     core_19 <= rst_16\n     auth_19 = auth_5;\n   end\n   7'bx0xx0xx : begin\n     reg_7 <= sig_16\n     hw_7 <= clk_16\n     clk_20 = auth_9;\n   end\n   default : begin \n     hw_4 = hw_4\n     auth_17 = auth_11\n     chip_14 <= data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( instruction_register_11 ) == ( 5'bxx1xx ) |-> cfg_16 == rst_5 && core_19 == rst_16 && auth_19 == auth_5 ; endproperty \n property name; @(negedge clk_in_4) ( instruction_register_11 ) == ( 7'bx0xx0xx ) |-> reg_7 == sig_16 && hw_7 == clk_16 && clk_20 == auth_9 ; endproperty \n property name; ( instruction_register_11 ) != 5'bxx1xx && @(negedge clk_in_4) ( instruction_register_11 ) != 7'bx0xx0xx  |-> hw_4 == hw_4 && auth_17 == auth_11 && chip_14 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   6'b0x010x : begin\n     clk_1 <= hw_17\n     cfg_5 = cfg_12\n     rst_16 <= rx_14;\n   end\n   default : begin \n     err_20 = auth_19\n     rst_2 = fsm_11\n     sig_2 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_5) ( busy_signal_6 ) == ( 6'b0x010x ) |-> clk_1 == hw_17 && cfg_5 == cfg_12 && rst_16 == rx_14 ; endproperty \n property name; @(negedge main_clk_5) ( busy_signal_6 ) != 6'b0x010x  |-> err_20 == auth_19 && rst_2 == fsm_11 && sig_2 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "case ( instruction_17 ) \n   7'b0010000 : begin\n     chip_6 <= rst_10\n     cfg_12 <= data_9\n     reg_18 = hw_7;\n   end\n   7'h6e : begin\n     chip_8 <= auth_11\n     chip_12 <= tx_2\n     core_8 = hw_1;\n   end\n   default : begin \n     core_16 = auth_4\n     reg_9 <= clk_17\n     tx_6 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_18) ( instruction_17 ) == ( 7'b0010000 ) |-> chip_6 == rst_10 && cfg_12 == data_9 && reg_18 == hw_7 ; endproperty \n property name; @(posedge sys_clk_18) ( instruction_17 ) == ( 7'h6e ) |-> chip_8 == auth_11 && chip_12 == tx_2 && core_8 == hw_1 ; endproperty \n property name; ( instruction_17 ) != 7'b0010000 && @(posedge sys_clk_18) ( instruction_17 ) != 7'h6e  |-> core_16 == auth_4 && reg_9 == clk_17 && tx_6 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "case ( data_control_8 ) \n   5'bxx000 : begin\n     data_10 = cfg_12\n     core_8 = auth_12;\n   end\n   default : begin \n     rst_1 = hw_6\n     core_5 = rx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_19) ( data_control_8 ) == ( 5'bxx000 ) |-> data_10 == cfg_12 && core_8 == auth_12 ; endproperty \n property name; @(posedge clk_enable_19) ( data_control_8 ) != 5'bxx000  |-> rst_1 == hw_6 && core_5 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "case ( data_in_12 ) \n   7'b1x01x10 : begin\n     auth_17 = rx_16\n     fsm_20 = rst_5\n     data_1 <= tx_15;\n   end\n   default : begin \n     tx_10 <= data_15\n     hw_6 <= core_1\n     hw_3 <= err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( data_in_12 ) == ( 7'b1x01x10 ) |-> auth_17 == rx_16 && fsm_20 == rst_5 && data_1 == tx_15 ; endproperty \n property name; @(posedge pll_clk_17) ( data_in_12 ) != 7'b1x01x10  |-> tx_10 == data_15 && hw_6 == core_1 && hw_3 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( output_register_status_20 ) \n   6'h13 : begin\n     chip_20 = core_6\n     sig_15 <= rst_9\n     chip_3 = hw_17;\n   end\n   5'hb : begin\n     rx_8 <= fsm_6\n     cfg_12 <= fsm_16\n     fsm_10 = clk_9;\n   end\n   default : begin \n     err_7 = hw_4\n     rx_11 <= core_2\n     err_13 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_2) ( output_register_status_20 ) == ( 6'h13 ) |-> chip_20 == core_6 && sig_15 == rst_9 && chip_3 == hw_17 ; endproperty \n property name; @(negedge clk_gen_2) ( output_register_status_20 ) == ( 5'hb ) |-> rx_8 == fsm_6 && cfg_12 == fsm_16 && fsm_10 == clk_9 ; endproperty \n property name; ( output_register_status_20 ) != 6'h13 && @(negedge clk_gen_2) ( output_register_status_20 ) != 5'hb  |-> err_7 == hw_4 && rx_11 == core_2 && err_13 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "case ( ready_output_19 ) \n   5'h1b : begin\n     core_1 = cfg_10\n     rx_9 <= rx_10\n     chip_10 <= reg_12;\n   end\n   6'b100010 : begin\n     auth_9 <= sig_20\n     sig_1 = reg_8\n     sig_13 <= fsm_9;\n   end\n   default : begin \n     fsm_2 = fsm_12\n     reg_6 <= auth_4\n     core_19 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_13) ( ready_output_19 ) == ( 5'h1b ) |-> core_1 == cfg_10 && rx_9 == rx_10 && chip_10 == reg_12 ; endproperty \n property name; @(negedge clk_in_13) ( ready_output_19 ) == ( 6'b100010 ) |-> auth_9 == sig_20 && sig_1 == reg_8 && sig_13 == fsm_9 ; endproperty \n property name; ( ready_output_19 ) != 5'h1b && @(negedge clk_in_13) ( ready_output_19 ) != 6'b100010  |-> fsm_2 == fsm_12 && reg_6 == auth_4 && core_19 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "case ( control_output_3 ) \n   7'bx00x1xx : begin\n     data_5 <= reg_7\n     tx_16 = hw_1\n     cfg_16 <= tx_5;\n   end\n   default : begin \n     cfg_4 <= data_17\n     hw_11 <= hw_16\n     auth_13 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_13) ( control_output_3 ) == ( 7'bx00x1xx ) |-> data_5 == reg_7 && tx_16 == hw_1 && cfg_16 == tx_5 ; endproperty \n property name; @(posedge clock_div_13) ( control_output_3 ) != 7'bx00x1xx  |-> cfg_4 == data_17 && hw_11 == hw_16 && auth_13 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "case ( result_register_6 ) \n   7'b011x00x : begin\n     chip_8 <= fsm_1\n     clk_2 <= tx_18\n     rst_19 <= clk_6;\n   end\n   7'b1001111 : begin\n     fsm_13 = err_19\n     tx_2 = rst_10\n     chip_13 = auth_11;\n   end\n   default : begin \n     core_8 <= rx_20\n     rst_15 <= chip_6\n     cfg_13 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_4) ( result_register_6 ) == ( 7'b011x00x ) |-> chip_8 == fsm_1 && clk_2 == tx_18 && rst_19 == clk_6 ; endproperty \n property name; @(posedge core_clock_4) ( result_register_6 ) == ( 7'b1001111 ) |-> fsm_13 == err_19 && tx_2 == rst_10 && chip_13 == auth_11 ; endproperty \n property name; ( result_register_6 ) != 7'b011x00x && @(posedge core_clock_4) ( result_register_6 ) != 7'b1001111  |-> core_8 == rx_20 && rst_15 == chip_6 && cfg_13 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "case ( start_signal_14 ) \n   7'b1x1000x : begin\n     cfg_9 = err_11\n     tx_13 = tx_5;\n   end\n   7'b11x11x1 : begin\n     chip_18 = reg_3\n     hw_10 <= cfg_1;\n   end\n   default : begin \n     rst_13 = clk_10\n     chip_20 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( start_signal_14 ) == ( 7'b1x1000x ) |-> cfg_9 == err_11 && tx_13 == tx_5 ; endproperty \n property name; @(posedge clk_enable_16) ( start_signal_14 ) == ( 7'b11x11x1 ) |-> chip_18 == reg_3 && hw_10 == cfg_1 ; endproperty \n property name; ( start_signal_14 ) != 7'b1x1000x && @(posedge clk_enable_16) ( start_signal_14 ) != 7'b11x11x1  |-> rst_13 == clk_10 && chip_20 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( write_complete_9 ) \n   7'b01000xx : begin\n     auth_11 <= fsm_12\n     auth_6 = reg_18\n     fsm_2 = err_4;\n   end\n   default : begin \n     rx_18 = rx_10\n     err_7 <= auth_14\n     rst_6 = clk_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_8) ( write_complete_9 ) == ( 7'b01000xx ) |-> auth_11 == fsm_12 && auth_6 == reg_18 && fsm_2 == err_4 ; endproperty \n property name; @(negedge mem_clock_8) ( write_complete_9 ) != 7'b01000xx  |-> rx_18 == rx_10 && err_7 == auth_14 && rst_6 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   6'bx010x1 : begin\n     err_13 <= rst_16\n     err_14 = sig_10;\n   end\n   4'bxx01 : begin\n     core_2 <= cfg_14\n     err_9 = rst_4;\n   end\n   7'bxxxx010 : begin\n     cfg_10 = clk_16\n     hw_3 = cfg_1;\n   end\n   default : begin \n     core_1 <= reg_17\n     reg_9 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_6) ( interrupt_control_status_15 ) == ( 6'bx010x1 ) |-> err_13 == rst_16 && err_14 == sig_10 ; endproperty \n property name; @(negedge clock_ctrl_6) ( interrupt_control_status_15 ) == ( 4'bxx01 ) |-> core_2 == cfg_14 && err_9 == rst_4 ; endproperty \n property name; @(negedge clock_ctrl_6) ( interrupt_control_status_15 ) == ( 7'bxxxx010 ) |-> cfg_10 == clk_16 && hw_3 == cfg_1 ; endproperty \n property name; ( interrupt_control_status_15 ) != 6'bx010x1 && ( interrupt_control_status_15 ) != 4'bxx01 && @(negedge clock_ctrl_6) ( interrupt_control_status_15 ) != 7'bxxxx010  |-> core_1 == reg_17 && reg_9 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "case ( output_status_9 ) \n   3'bxx0 : begin\n     err_6 <= hw_16\n     data_16 = cfg_9;\n   end\n   6'b000100 : begin\n     cfg_10 = hw_8\n     fsm_15 <= hw_6;\n   end\n   6'b111x11 : begin\n     rx_4 = hw_3\n     tx_17 <= rx_5;\n   end\n   default : begin \n     err_17 <= chip_16\n     cfg_14 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( output_status_9 ) == ( 3'bxx0 ) |-> err_6 == hw_16 && data_16 == cfg_9 ; endproperty \n property name; @(posedge core_clock_19) ( output_status_9 ) == ( 6'b000100 ) |-> cfg_10 == hw_8 && fsm_15 == hw_6 ; endproperty \n property name; @(posedge core_clock_19) ( output_status_9 ) == ( 6'b111x11 ) |-> rx_4 == hw_3 && tx_17 == rx_5 ; endproperty \n property name; ( output_status_9 ) != 3'bxx0 && ( output_status_9 ) != 6'b000100 && @(posedge core_clock_19) ( output_status_9 ) != 6'b111x11  |-> err_17 == chip_16 && cfg_14 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( operation_code_8 ) \n   7'b0x10101 : begin\n     cfg_2 = auth_18\n     chip_5 <= tx_1;\n   end\n   4'b11x1 : begin\n     fsm_20 = cfg_12\n     tx_12 <= tx_4;\n   end\n   default : begin \n     sig_4 = chip_3\n     auth_16 <= sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( operation_code_8 ) == ( 7'b0x10101 ) |-> cfg_2 == auth_18 && chip_5 == tx_1 ; endproperty \n property name; @(negedge clk_signal_2) ( operation_code_8 ) == ( 4'b11x1 ) |-> fsm_20 == cfg_12 && tx_12 == tx_4 ; endproperty \n property name; ( operation_code_8 ) != 7'b0x10101 && @(negedge clk_signal_2) ( operation_code_8 ) != 4'b11x1  |-> sig_4 == chip_3 && auth_16 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( control_data_2 ) \n   7'bx0x1x11 : begin\n     clk_19 <= reg_11\n     hw_20 = data_8\n     clk_3 <= core_9;\n   end\n   7'b1000011 : begin\n     tx_10 = cfg_14\n     data_13 <= clk_17\n     tx_15 <= cfg_16;\n   end\n   default : begin \n     err_14 <= cfg_6\n     auth_17 = data_12\n     sig_13 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_20) ( control_data_2 ) == ( 7'bx0x1x11 ) |-> clk_19 == reg_11 && hw_20 == data_8 && clk_3 == core_9 ; endproperty \n property name; @(posedge cpu_clock_20) ( control_data_2 ) == ( 7'b1000011 ) |-> tx_10 == cfg_14 && data_13 == clk_17 && tx_15 == cfg_16 ; endproperty \n property name; ( control_data_2 ) != 7'bx0x1x11 && @(posedge cpu_clock_20) ( control_data_2 ) != 7'b1000011  |-> err_14 == cfg_6 && auth_17 == data_12 && sig_13 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   4'bx1xx : begin\n     chip_18 = data_11\n     rst_14 = auth_15;\n   end\n   default : begin \n     auth_11 = fsm_19\n     hw_4 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( status_output_buffer_18 ) == ( 4'bx1xx ) |-> chip_18 == data_11 && rst_14 == auth_15 ; endproperty \n property name; @(posedge clk_gen_7) ( status_output_buffer_18 ) != 4'bx1xx  |-> auth_11 == fsm_19 && hw_4 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( command_word_7 ) \n   6'bxx0100 : begin\n     hw_11 <= err_3\n     fsm_18 <= chip_17\n     clk_17 <= reg_16;\n   end\n   7'bxxx0x0x : begin\n     sig_15 = core_9\n     data_19 <= fsm_17\n     tx_5 <= fsm_2;\n   end\n   7'b0011x00 : begin\n     err_2 <= data_6\n     clk_16 <= fsm_11\n     core_11 = rst_20;\n   end\n   default : begin \n     reg_20 = rst_7\n     rst_2 <= fsm_7\n     core_5 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_11) ( command_word_7 ) == ( 6'bxx0100 ) |-> hw_11 == err_3 && fsm_18 == chip_17 && clk_17 == reg_16 ; endproperty \n property name; @(negedge bus_clock_11) ( command_word_7 ) == ( 7'bxxx0x0x ) |-> sig_15 == core_9 && data_19 == fsm_17 && tx_5 == fsm_2 ; endproperty \n property name; @(negedge bus_clock_11) ( command_word_7 ) == ( 7'b0011x00 ) |-> err_2 == data_6 && clk_16 == fsm_11 && core_11 == rst_20 ; endproperty \n property name; ( command_word_7 ) != 6'bxx0100 && ( command_word_7 ) != 7'bxxx0x0x && @(negedge bus_clock_11) ( command_word_7 ) != 7'b0011x00  |-> reg_20 == rst_7 && rst_2 == fsm_7 && core_5 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_11"
    },
    {
        "Code": "case ( start_address_11 ) \n   6'bx00001 : begin\n     tx_6 = err_10\n     chip_19 <= hw_8\n     rx_15 = hw_13;\n   end\n   6'h2e : begin\n     sig_19 <= data_13\n     hw_18 = core_20\n     auth_3 = rst_2;\n   end\n   5'b000x0 : begin\n     reg_6 = clk_15\n     reg_18 = rx_9\n     sig_9 <= clk_20;\n   end\n   default : begin \n     tx_3 <= cfg_20\n     err_12 <= tx_14\n     err_10 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( start_address_11 ) == ( 6'bx00001 ) |-> tx_6 == err_10 && chip_19 == hw_8 && rx_15 == hw_13 ; endproperty \n property name; @(negedge pll_clk_13) ( start_address_11 ) == ( 6'h2e ) |-> sig_19 == data_13 && hw_18 == core_20 && auth_3 == rst_2 ; endproperty \n property name; @(negedge pll_clk_13) ( start_address_11 ) == ( 5'b000x0 ) |-> reg_6 == clk_15 && reg_18 == rx_9 && sig_9 == clk_20 ; endproperty \n property name; ( start_address_11 ) != 6'bx00001 && ( start_address_11 ) != 6'h2e && @(negedge pll_clk_13) ( start_address_11 ) != 5'b000x0  |-> tx_3 == cfg_20 && err_12 == tx_14 && err_10 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( output_register_2 ) \n   7'b011x00x : begin\n     reg_17 = sig_7\n     data_13 <= err_9;\n   end\n   default : begin \n     core_6 = auth_5\n     core_1 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_7) ( output_register_2 ) == ( 7'b011x00x ) |-> reg_17 == sig_7 && data_13 == err_9 ; endproperty \n property name; @(posedge clk_reset_7) ( output_register_2 ) != 7'b011x00x  |-> core_6 == auth_5 && core_1 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "case ( address_status_14 ) \n   7'h79 : begin\n     fsm_20 <= data_7\n     reg_16 = clk_20;\n   end\n   default : begin \n     hw_18 <= reg_18\n     clk_20 <= chip_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( address_status_14 ) == ( 7'h79 ) |-> fsm_20 == data_7 && reg_16 == clk_20 ; endproperty \n property name; @(posedge sys_clk_7) ( address_status_14 ) != 7'h79  |-> hw_18 == reg_18 && clk_20 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'b00x01x1 : begin\n     fsm_15 = err_20\n     fsm_6 = clk_6;\n   end\n   6'b0x010x : begin\n     rx_9 <= err_19\n     err_2 = chip_15;\n   end\n   default : begin \n     cfg_13 <= rst_2\n     sig_8 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( instruction_buffer_8 ) == ( 7'b00x01x1 ) |-> fsm_15 == err_20 && fsm_6 == clk_6 ; endproperty \n property name; @(negedge clk_enable_3) ( instruction_buffer_8 ) == ( 6'b0x010x ) |-> rx_9 == err_19 && err_2 == chip_15 ; endproperty \n property name; ( instruction_buffer_8 ) != 7'b00x01x1 && @(negedge clk_enable_3) ( instruction_buffer_8 ) != 6'b0x010x  |-> cfg_13 == rst_2 && sig_8 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( data_in_12 ) \n   7'bxxxx101 : begin\n     reg_15 = chip_8\n     clk_6 <= data_7;\n   end\n   7'b0xx1x0x : begin\n     reg_19 = rst_10\n     clk_4 = fsm_8;\n   end\n   default : begin \n     err_4 = err_5\n     fsm_13 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( data_in_12 ) == ( 7'bxxxx101 ) |-> reg_15 == chip_8 && clk_6 == data_7 ; endproperty \n property name; @(posedge clk_reset_18) ( data_in_12 ) == ( 7'b0xx1x0x ) |-> reg_19 == rst_10 && clk_4 == fsm_8 ; endproperty \n property name; ( data_in_12 ) != 7'bxxxx101 && @(posedge clk_reset_18) ( data_in_12 ) != 7'b0xx1x0x  |-> err_4 == err_5 && fsm_13 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   7'b1xx11x1 : begin\n     cfg_12 = fsm_13\n     tx_13 = fsm_20;\n   end\n   6'bx11000 : begin\n     reg_2 = cfg_11\n     data_6 = chip_19;\n   end\n   6'bxx0100 : begin\n     auth_10 = cfg_15\n     data_3 = rx_7;\n   end\n   default : begin \n     rx_2 = fsm_6\n     err_17 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( input_status_register_8 ) == ( 7'b1xx11x1 ) |-> cfg_12 == fsm_13 && tx_13 == fsm_20 ; endproperty \n property name; @(negedge clk_enable_13) ( input_status_register_8 ) == ( 6'bx11000 ) |-> reg_2 == cfg_11 && data_6 == chip_19 ; endproperty \n property name; @(negedge clk_enable_13) ( input_status_register_8 ) == ( 6'bxx0100 ) |-> auth_10 == cfg_15 && data_3 == rx_7 ; endproperty \n property name; ( input_status_register_8 ) != 7'b1xx11x1 && ( input_status_register_8 ) != 6'bx11000 && @(negedge clk_enable_13) ( input_status_register_8 ) != 6'bxx0100  |-> rx_2 == fsm_6 && err_17 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( status_register_buffer_15 ) \n   7'h7x : begin\n     rx_3 <= err_20\n     rst_11 = cfg_10;\n   end\n   6'h2x : begin\n     cfg_7 <= core_11\n     chip_2 <= core_4;\n   end\n   default : begin \n     sig_3 = fsm_14\n     data_11 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_3) ( status_register_buffer_15 ) == ( 7'h7x ) |-> rx_3 == err_20 && rst_11 == cfg_10 ; endproperty \n property name; @(negedge cpu_clock_3) ( status_register_buffer_15 ) == ( 6'h2x ) |-> cfg_7 == core_11 && chip_2 == core_4 ; endproperty \n property name; ( status_register_buffer_15 ) != 7'h7x && @(negedge cpu_clock_3) ( status_register_buffer_15 ) != 6'h2x  |-> sig_3 == fsm_14 && data_11 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "case ( operation_code_3 ) \n   7'b010010x : begin\n     reg_7 <= data_7\n     reg_9 = tx_5;\n   end\n   5'b0xx10 : begin\n     hw_4 = clk_1\n     data_12 <= err_12;\n   end\n   default : begin \n     tx_18 <= core_17\n     auth_1 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_11) ( operation_code_3 ) == ( 7'b010010x ) |-> reg_7 == data_7 && reg_9 == tx_5 ; endproperty \n property name; @(negedge clock_source_11) ( operation_code_3 ) == ( 5'b0xx10 ) |-> hw_4 == clk_1 && data_12 == err_12 ; endproperty \n property name; ( operation_code_3 ) != 7'b010010x && @(negedge clock_source_11) ( operation_code_3 ) != 5'b0xx10  |-> tx_18 == core_17 && auth_1 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'bx0x1x11 : begin\n     cfg_20 = cfg_9\n     hw_19 <= data_15;\n   end\n   6'b01xx10 : begin\n     chip_7 = fsm_14\n     reg_11 = clk_5;\n   end\n   default : begin \n     rst_3 <= data_8\n     core_17 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( input_buffer_status_12 ) == ( 7'bx0x1x11 ) |-> cfg_20 == cfg_9 && hw_19 == data_15 ; endproperty \n property name; @(negedge clk_gen_7) ( input_buffer_status_12 ) == ( 6'b01xx10 ) |-> chip_7 == fsm_14 && reg_11 == clk_5 ; endproperty \n property name; ( input_buffer_status_12 ) != 7'bx0x1x11 && @(negedge clk_gen_7) ( input_buffer_status_12 ) != 6'b01xx10  |-> rst_3 == data_8 && core_17 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   6'b100xx1 : begin\n     core_6 = sig_6\n     reg_2 <= hw_15\n     core_14 = sig_16;\n   end\n   7'b0x001x0 : begin\n     chip_5 = clk_16\n     err_4 = data_11\n     cfg_8 <= tx_13;\n   end\n   6'b1x1001 : begin\n     data_3 = chip_19\n     reg_12 = tx_16\n     fsm_14 = data_19;\n   end\n   default : begin \n     core_4 <= clk_6\n     chip_1 <= core_15\n     fsm_7 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( control_register_status_status_14 ) == ( 6'b100xx1 ) |-> core_6 == sig_6 && reg_2 == hw_15 && core_14 == sig_16 ; endproperty \n property name; @(negedge clk_out_6) ( control_register_status_status_14 ) == ( 7'b0x001x0 ) |-> chip_5 == clk_16 && err_4 == data_11 && cfg_8 == tx_13 ; endproperty \n property name; @(negedge clk_out_6) ( control_register_status_status_14 ) == ( 6'b1x1001 ) |-> data_3 == chip_19 && reg_12 == tx_16 && fsm_14 == data_19 ; endproperty \n property name; ( control_register_status_status_14 ) != 6'b100xx1 && ( control_register_status_status_14 ) != 7'b0x001x0 && @(negedge clk_out_6) ( control_register_status_status_14 ) != 6'b1x1001  |-> core_4 == clk_6 && chip_1 == core_15 && fsm_7 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( data_in_8 ) \n   7'bxxxx0x1 : begin\n     chip_5 = data_12\n     reg_18 = cfg_10;\n   end\n   default : begin \n     clk_10 = fsm_2\n     core_4 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_4) ( data_in_8 ) == ( 7'bxxxx0x1 ) |-> chip_5 == data_12 && reg_18 == cfg_10 ; endproperty \n property name; @(posedge clk_signal_4) ( data_in_8 ) != 7'bxxxx0x1  |-> clk_10 == fsm_2 && core_4 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "case ( interrupt_control_15 ) \n   7'b1x0110x : begin\n     tx_15 = rst_15\n     rx_16 <= chip_9\n     data_8 = auth_13;\n   end\n   5'b1xx1x : begin\n     rx_9 = core_10\n     tx_20 <= core_2\n     reg_20 <= sig_3;\n   end\n   default : begin \n     rst_18 <= hw_7\n     reg_2 = rst_4\n     reg_13 <= fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_10) ( interrupt_control_15 ) == ( 7'b1x0110x ) |-> tx_15 == rst_15 && rx_16 == chip_9 && data_8 == auth_13 ; endproperty \n property name; @(negedge pll_clk_10) ( interrupt_control_15 ) == ( 5'b1xx1x ) |-> rx_9 == core_10 && tx_20 == core_2 && reg_20 == sig_3 ; endproperty \n property name; ( interrupt_control_15 ) != 7'b1x0110x && @(negedge pll_clk_10) ( interrupt_control_15 ) != 5'b1xx1x  |-> rst_18 == hw_7 && reg_2 == rst_4 && reg_13 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_10"
    },
    {
        "Code": "case ( write_enable_10 ) \n   7'bxx0x0xx : begin\n     tx_14 <= rx_7\n     clk_17 = data_3;\n   end\n   7'b1xx1x1x : begin\n     rst_12 <= sig_17\n     hw_3 <= err_3;\n   end\n   default : begin \n     chip_7 <= auth_6\n     fsm_19 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_19) ( write_enable_10 ) == ( 7'bxx0x0xx ) |-> tx_14 == rx_7 && clk_17 == data_3 ; endproperty \n property name; @(negedge sys_clk_19) ( write_enable_10 ) == ( 7'b1xx1x1x ) |-> rst_12 == sig_17 && hw_3 == err_3 ; endproperty \n property name; ( write_enable_10 ) != 7'bxx0x0xx && @(negedge sys_clk_19) ( write_enable_10 ) != 7'b1xx1x1x  |-> chip_7 == auth_6 && fsm_19 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "case ( status_flag_10 ) \n   6'h12 : begin\n     reg_9 = err_17\n     rx_11 <= reg_20;\n   end\n   7'bxxx1x1x : begin\n     chip_11 <= err_1\n     core_14 = chip_6;\n   end\n   7'bx00101x : begin\n     chip_2 = tx_14\n     data_5 <= clk_2;\n   end\n   default : begin \n     chip_10 <= cfg_18\n     sig_8 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_11) ( status_flag_10 ) == ( 6'h12 ) |-> reg_9 == err_17 && rx_11 == reg_20 ; endproperty \n property name; @(negedge clk_enable_11) ( status_flag_10 ) == ( 7'bxxx1x1x ) |-> chip_11 == err_1 && core_14 == chip_6 ; endproperty \n property name; @(negedge clk_enable_11) ( status_flag_10 ) == ( 7'bx00101x ) |-> chip_2 == tx_14 && data_5 == clk_2 ; endproperty \n property name; ( status_flag_10 ) != 6'h12 && ( status_flag_10 ) != 7'bxxx1x1x && @(negedge clk_enable_11) ( status_flag_10 ) != 7'bx00101x  |-> chip_10 == cfg_18 && sig_8 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "case ( valid_input_2 ) \n   2'b11 : begin\n     chip_6 = tx_2\n     core_6 <= rst_9\n     cfg_16 <= sig_15;\n   end\n   7'b0x101x0 : begin\n     rst_13 <= rx_5\n     fsm_5 = rst_7\n     clk_4 <= err_4;\n   end\n   7'h79 : begin\n     core_13 = hw_3\n     cfg_2 = rx_18\n     err_8 = tx_5;\n   end\n   default : begin \n     chip_16 <= tx_17\n     auth_5 <= data_16\n     rst_15 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_15) ( valid_input_2 ) == ( 2'b11 ) |-> chip_6 == tx_2 && core_6 == rst_9 && cfg_16 == sig_15 ; endproperty \n property name; @(posedge clock_div_15) ( valid_input_2 ) == ( 7'b0x101x0 ) |-> rst_13 == rx_5 && fsm_5 == rst_7 && clk_4 == err_4 ; endproperty \n property name; @(posedge clock_div_15) ( valid_input_2 ) == ( 7'h79 ) |-> core_13 == hw_3 && cfg_2 == rx_18 && err_8 == tx_5 ; endproperty \n property name; ( valid_input_2 ) != 2'b11 && ( valid_input_2 ) != 7'b0x101x0 && @(posedge clock_div_15) ( valid_input_2 ) != 7'h79  |-> chip_16 == tx_17 && auth_5 == data_16 && rst_15 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "case ( start_bit_16 ) \n   6'b100x01 : begin\n     fsm_6 = auth_11\n     tx_1 <= tx_10\n     tx_19 <= err_1;\n   end\n   default : begin \n     rx_5 <= rst_20\n     reg_5 <= tx_9\n     cfg_20 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( start_bit_16 ) == ( 6'b100x01 ) |-> fsm_6 == auth_11 && tx_1 == tx_10 && tx_19 == err_1 ; endproperty \n property name; @(negedge cpu_clock_4) ( start_bit_16 ) != 6'b100x01  |-> rx_5 == rst_20 && reg_5 == tx_9 && cfg_20 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( write_enable_8 ) \n   6'b00xx10 : begin\n     auth_14 <= chip_3\n     reg_14 <= core_14;\n   end\n   default : begin \n     hw_11 = cfg_12\n     fsm_17 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( write_enable_8 ) == ( 6'b00xx10 ) |-> auth_14 == chip_3 && reg_14 == core_14 ; endproperty \n property name; @(posedge clk_osc_8) ( write_enable_8 ) != 6'b00xx10  |-> hw_11 == cfg_12 && fsm_17 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( control_word_13 ) \n   4'h4 : begin\n     chip_11 <= fsm_5\n     fsm_15 <= hw_5;\n   end\n   7'b1011x11 : begin\n     core_1 = rx_4\n     fsm_7 = clk_7;\n   end\n   default : begin \n     data_3 = clk_15\n     err_8 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_15) ( control_word_13 ) == ( 4'h4 ) |-> chip_11 == fsm_5 && fsm_15 == hw_5 ; endproperty \n property name; @(posedge clock_source_15) ( control_word_13 ) == ( 7'b1011x11 ) |-> core_1 == rx_4 && fsm_7 == clk_7 ; endproperty \n property name; ( control_word_13 ) != 4'h4 && @(posedge clock_source_15) ( control_word_13 ) != 7'b1011x11  |-> data_3 == clk_15 && err_8 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "case ( status_register_16 ) \n   6'b11xxxx : begin\n     reg_6 <= auth_11\n     chip_1 <= chip_2\n     reg_9 <= rst_1;\n   end\n   default : begin \n     reg_5 <= err_14\n     cfg_7 <= tx_20\n     reg_15 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_15) ( status_register_16 ) == ( 6'b11xxxx ) |-> reg_6 == auth_11 && chip_1 == chip_2 && reg_9 == rst_1 ; endproperty \n property name; @(negedge clock_div_15) ( status_register_16 ) != 6'b11xxxx  |-> reg_5 == err_14 && cfg_7 == tx_20 && reg_15 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_15"
    },
    {
        "Code": "case ( enable_10 ) \n   7'b101111x : begin\n     clk_8 = rst_12\n     hw_1 <= core_17\n     hw_4 = rst_18;\n   end\n   7'b1x000xx : begin\n     chip_8 = data_17\n     sig_12 = tx_11\n     err_12 <= sig_19;\n   end\n   7'bx00100x : begin\n     hw_11 = hw_18\n     sig_17 <= err_2\n     tx_7 = err_14;\n   end\n   default : begin \n     fsm_11 = fsm_18\n     reg_18 <= reg_3\n     fsm_2 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_5) ( enable_10 ) == ( 7'b101111x ) |-> clk_8 == rst_12 && hw_1 == core_17 && hw_4 == rst_18 ; endproperty \n property name; @(negedge sys_clk_5) ( enable_10 ) == ( 7'b1x000xx ) |-> chip_8 == data_17 && sig_12 == tx_11 && err_12 == sig_19 ; endproperty \n property name; @(negedge sys_clk_5) ( enable_10 ) == ( 7'bx00100x ) |-> hw_11 == hw_18 && sig_17 == err_2 && tx_7 == err_14 ; endproperty \n property name; ( enable_10 ) != 7'b101111x && ( enable_10 ) != 7'b1x000xx && @(negedge sys_clk_5) ( enable_10 ) != 7'bx00100x  |-> fsm_11 == fsm_18 && reg_18 == reg_3 && fsm_2 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "case ( control_output_15 ) \n   7'bxxx1001 : begin\n     data_14 = cfg_19\n     chip_7 = rst_14;\n   end\n   7'bx1xx011 : begin\n     core_5 <= data_1\n     err_8 <= err_3;\n   end\n   7'b10x01xx : begin\n     clk_9 <= reg_1\n     sig_1 <= core_17;\n   end\n   default : begin \n     err_16 = fsm_18\n     rx_14 <= tx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( control_output_15 ) == ( 7'bxxx1001 ) |-> data_14 == cfg_19 && chip_7 == rst_14 ; endproperty \n property name; @(negedge async_clk_8) ( control_output_15 ) == ( 7'bx1xx011 ) |-> core_5 == data_1 && err_8 == err_3 ; endproperty \n property name; @(negedge async_clk_8) ( control_output_15 ) == ( 7'b10x01xx ) |-> clk_9 == reg_1 && sig_1 == core_17 ; endproperty \n property name; ( control_output_15 ) != 7'bxxx1001 && ( control_output_15 ) != 7'bx1xx011 && @(negedge async_clk_8) ( control_output_15 ) != 7'b10x01xx  |-> err_16 == fsm_18 && rx_14 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( output_register_status_16 ) \n   5'b00x01 : begin\n     clk_1 = sig_3\n     rst_17 = reg_14\n     reg_2 = rst_12;\n   end\n   data_1 : begin\n     tx_3 = tx_9\n     rst_7 = err_16\n     err_13 <= hw_2;\n   end\n   7'b1x0x110 : begin\n     rx_2 <= rx_20\n     err_3 = cfg_4\n     reg_20 <= hw_4;\n   end\n   default : begin \n     cfg_2 <= tx_17\n     clk_10 = sig_9\n     rst_11 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_14) ( output_register_status_16 ) == ( 5'b00x01 ) |-> clk_1 == sig_3 && rst_17 == reg_14 && reg_2 == rst_12 ; endproperty \n property name; @(negedge clock_ctrl_14) ( output_register_status_16 ) == ( data_1 ) |-> tx_3 == tx_9 && rst_7 == err_16 && err_13 == hw_2 ; endproperty \n property name; @(negedge clock_ctrl_14) ( output_register_status_16 ) == ( 7'b1x0x110 ) |-> rx_2 == rx_20 && err_3 == cfg_4 && reg_20 == hw_4 ; endproperty \n property name; ( output_register_status_16 ) != 5'b00x01 && ( output_register_status_16 ) != data_1 && @(negedge clock_ctrl_14) ( output_register_status_16 ) != 7'b1x0x110  |-> cfg_2 == tx_17 && clk_10 == sig_9 && rst_11 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "case ( output_register_8 ) \n   7'bx011xx0 : begin\n     rx_17 = rx_1\n     data_8 <= clk_7;\n   end\n   7'b11x100x : begin\n     sig_6 <= fsm_11\n     chip_5 = auth_15;\n   end\n   fsm_14 : begin\n     data_5 = rx_16\n     rst_12 = tx_3;\n   end\n   default : begin \n     err_15 <= core_16\n     rx_16 <= clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( output_register_8 ) == ( 7'bx011xx0 ) |-> rx_17 == rx_1 && data_8 == clk_7 ; endproperty \n property name; @(negedge async_clk_8) ( output_register_8 ) == ( 7'b11x100x ) |-> sig_6 == fsm_11 && chip_5 == auth_15 ; endproperty \n property name; @(negedge async_clk_8) ( output_register_8 ) == ( fsm_14 ) |-> data_5 == rx_16 && rst_12 == tx_3 ; endproperty \n property name; ( output_register_8 ) != 7'bx011xx0 && ( output_register_8 ) != 7'b11x100x && @(negedge async_clk_8) ( output_register_8 ) != fsm_14  |-> err_15 == core_16 && rx_16 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( data_status_register_status_9 ) \n   7'b11011xx : begin\n     rx_5 = reg_14\n     err_7 <= clk_16\n     chip_13 = sig_9;\n   end\n   5'bx1xxx : begin\n     rst_10 = sig_17\n     fsm_13 <= tx_13\n     tx_4 = err_18;\n   end\n   default : begin \n     cfg_20 <= chip_4\n     tx_8 = chip_4\n     auth_1 <= data_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( data_status_register_status_9 ) == ( 7'b11011xx ) |-> rx_5 == reg_14 && err_7 == clk_16 && chip_13 == sig_9 ; endproperty \n property name; @(posedge bus_clock_5) ( data_status_register_status_9 ) == ( 5'bx1xxx ) |-> rst_10 == sig_17 && fsm_13 == tx_13 && tx_4 == err_18 ; endproperty \n property name; ( data_status_register_status_9 ) != 7'b11011xx && @(posedge bus_clock_5) ( data_status_register_status_9 ) != 5'bx1xxx  |-> cfg_20 == chip_4 && tx_8 == chip_4 && auth_1 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( output_register_3 ) \n   7'bx010x00 : begin\n     auth_19 = tx_17\n     auth_5 <= chip_5\n     hw_17 = core_18;\n   end\n   7'bxxx0101 : begin\n     clk_3 <= core_7\n     clk_2 = sig_9\n     data_16 = rst_9;\n   end\n   default : begin \n     clk_1 <= reg_13\n     sig_5 = sig_15\n     err_11 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_5) ( output_register_3 ) == ( 7'bx010x00 ) |-> auth_19 == tx_17 && auth_5 == chip_5 && hw_17 == core_18 ; endproperty \n property name; @(posedge core_clock_5) ( output_register_3 ) == ( 7'bxxx0101 ) |-> clk_3 == core_7 && clk_2 == sig_9 && data_16 == rst_9 ; endproperty \n property name; ( output_register_3 ) != 7'bx010x00 && @(posedge core_clock_5) ( output_register_3 ) != 7'bxxx0101  |-> clk_1 == reg_13 && sig_5 == sig_15 && err_11 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "case ( instruction_5 ) \n   6'bxx1000 : begin\n     fsm_14 = rx_1\n     sig_12 = auth_16\n     hw_6 = err_1;\n   end\n   7'b1xx00xx : begin\n     data_10 = fsm_10\n     chip_20 <= data_2\n     sig_19 <= auth_10;\n   end\n   default : begin \n     clk_14 = chip_17\n     hw_18 = clk_20\n     reg_4 <= tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_11) ( instruction_5 ) == ( 6'bxx1000 ) |-> fsm_14 == rx_1 && sig_12 == auth_16 && hw_6 == err_1 ; endproperty \n property name; @(posedge clk_reset_11) ( instruction_5 ) == ( 7'b1xx00xx ) |-> data_10 == fsm_10 && chip_20 == data_2 && sig_19 == auth_10 ; endproperty \n property name; ( instruction_5 ) != 6'bxx1000 && @(posedge clk_reset_11) ( instruction_5 ) != 7'b1xx00xx  |-> clk_14 == chip_17 && hw_18 == clk_20 && reg_4 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   7'bx001100 : begin\n     chip_10 <= reg_12\n     clk_3 <= sig_2;\n   end\n   7'bx00x000 : begin\n     rx_5 <= hw_13\n     core_3 = err_18;\n   end\n   default : begin \n     fsm_9 <= clk_20\n     rx_9 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_20) ( data_buffer_6 ) == ( 7'bx001100 ) |-> chip_10 == reg_12 && clk_3 == sig_2 ; endproperty \n property name; @(negedge fast_clk_20) ( data_buffer_6 ) == ( 7'bx00x000 ) |-> rx_5 == hw_13 && core_3 == err_18 ; endproperty \n property name; ( data_buffer_6 ) != 7'bx001100 && @(negedge fast_clk_20) ( data_buffer_6 ) != 7'bx00x000  |-> fsm_9 == clk_20 && rx_9 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   7'b01xx111 : begin\n     hw_4 <= data_15\n     err_2 = core_5;\n   end\n   7'h2e : begin\n     rst_19 <= core_9\n     rx_17 <= data_19;\n   end\n   6'bx110xx : begin\n     hw_7 <= err_20\n     hw_6 <= cfg_6;\n   end\n   default : begin \n     auth_15 = clk_1\n     rx_13 = rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_7) ( interrupt_request_16 ) == ( 7'b01xx111 ) |-> hw_4 == data_15 && err_2 == core_5 ; endproperty \n property name; @(negedge clk_in_7) ( interrupt_request_16 ) == ( 7'h2e ) |-> rst_19 == core_9 && rx_17 == data_19 ; endproperty \n property name; @(negedge clk_in_7) ( interrupt_request_16 ) == ( 6'bx110xx ) |-> hw_7 == err_20 && hw_6 == cfg_6 ; endproperty \n property name; ( interrupt_request_16 ) != 7'b01xx111 && ( interrupt_request_16 ) != 7'h2e && @(negedge clk_in_7) ( interrupt_request_16 ) != 6'bx110xx  |-> auth_15 == clk_1 && rx_13 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_7"
    },
    {
        "Code": "case ( data_in_10 ) \n   7'b10xx011 : begin\n     err_14 <= rx_6\n     cfg_3 = cfg_4;\n   end\n   default : begin \n     err_19 = rx_14\n     chip_10 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( data_in_10 ) == ( 7'b10xx011 ) |-> err_14 == rx_6 && cfg_3 == cfg_4 ; endproperty \n property name; @(negedge pll_clk_3) ( data_in_10 ) != 7'b10xx011  |-> err_19 == rx_14 && chip_10 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( enable_17 ) \n   7'h21 : begin\n     tx_5 <= rx_20\n     sig_13 <= data_11\n     data_1 <= fsm_7;\n   end\n   7'b0xx10x0 : begin\n     sig_12 <= hw_8\n     rx_1 = err_9\n     sig_7 <= rx_4;\n   end\n   6'b1x0x11 : begin\n     chip_13 <= rx_18\n     core_19 = sig_4\n     clk_10 = hw_17;\n   end\n   default : begin \n     cfg_3 <= rx_12\n     rx_17 = err_2\n     data_13 = auth_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_6) ( enable_17 ) == ( 7'h21 ) |-> tx_5 == rx_20 && sig_13 == data_11 && data_1 == fsm_7 ; endproperty \n property name; @(negedge clk_in_6) ( enable_17 ) == ( 7'b0xx10x0 ) |-> sig_12 == hw_8 && rx_1 == err_9 && sig_7 == rx_4 ; endproperty \n property name; @(negedge clk_in_6) ( enable_17 ) == ( 6'b1x0x11 ) |-> chip_13 == rx_18 && core_19 == sig_4 && clk_10 == hw_17 ; endproperty \n property name; ( enable_17 ) != 7'h21 && ( enable_17 ) != 7'b0xx10x0 && @(negedge clk_in_6) ( enable_17 ) != 6'b1x0x11  |-> cfg_3 == rx_12 && rx_17 == err_2 && data_13 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "case ( write_enable_8 ) \n   7'bx01xxx0 : begin\n     fsm_1 = err_9\n     rx_19 = hw_16\n     chip_15 = chip_11;\n   end\n   7'h5a : begin\n     chip_8 = core_1\n     data_13 <= core_13\n     fsm_20 <= sig_14;\n   end\n   cfg_9 : begin\n     data_3 <= cfg_14\n     cfg_2 = rx_13\n     tx_20 = reg_17;\n   end\n   default : begin \n     clk_6 <= auth_17\n     fsm_15 = sig_15\n     data_11 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_11) ( write_enable_8 ) == ( 7'bx01xxx0 ) |-> fsm_1 == err_9 && rx_19 == hw_16 && chip_15 == chip_11 ; endproperty \n property name; @(posedge clk_enable_11) ( write_enable_8 ) == ( 7'h5a ) |-> chip_8 == core_1 && data_13 == core_13 && fsm_20 == sig_14 ; endproperty \n property name; @(posedge clk_enable_11) ( write_enable_8 ) == ( cfg_9 ) |-> data_3 == cfg_14 && cfg_2 == rx_13 && tx_20 == reg_17 ; endproperty \n property name; ( write_enable_8 ) != 7'bx01xxx0 && ( write_enable_8 ) != 7'h5a && @(posedge clk_enable_11) ( write_enable_8 ) != cfg_9  |-> clk_6 == auth_17 && fsm_15 == sig_15 && data_11 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "case ( enable_3 ) \n   7'bxx01xxx : begin\n     tx_8 = chip_6\n     cfg_1 = core_12\n     err_6 <= rst_1;\n   end\n   7'bx0x01xx : begin\n     err_8 <= hw_16\n     rx_13 <= clk_3\n     reg_3 <= sig_6;\n   end\n   default : begin \n     reg_11 <= err_15\n     hw_8 <= auth_12\n     auth_5 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_10) ( enable_3 ) == ( 7'bxx01xxx ) |-> tx_8 == chip_6 && cfg_1 == core_12 && err_6 == rst_1 ; endproperty \n property name; @(negedge clk_out_10) ( enable_3 ) == ( 7'bx0x01xx ) |-> err_8 == hw_16 && rx_13 == clk_3 && reg_3 == sig_6 ; endproperty \n property name; ( enable_3 ) != 7'bxx01xxx && @(negedge clk_out_10) ( enable_3 ) != 7'bx0x01xx  |-> reg_11 == err_15 && hw_8 == auth_12 && auth_5 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "case ( status_flag_7 ) \n   7'b11x0111 : begin\n     core_4 <= data_20\n     fsm_12 = fsm_20\n     hw_16 = fsm_4;\n   end\n   default : begin \n     rx_7 <= core_8\n     auth_4 <= core_5\n     hw_6 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( status_flag_7 ) == ( 7'b11x0111 ) |-> core_4 == data_20 && fsm_12 == fsm_20 && hw_16 == fsm_4 ; endproperty \n property name; @(posedge async_clk_8) ( status_flag_7 ) != 7'b11x0111  |-> rx_7 == core_8 && auth_4 == core_5 && hw_6 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( control_status_buffer_11 ) \n   7'h38 : begin\n     tx_16 <= sig_1\n     tx_3 <= tx_17\n     core_8 = clk_14;\n   end\n   7'bx1x1x1x : begin\n     chip_3 <= err_13\n     auth_13 = data_15\n     clk_8 = clk_11;\n   end\n   default : begin \n     err_5 <= auth_16\n     tx_17 = auth_20\n     fsm_17 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( control_status_buffer_11 ) == ( 7'h38 ) |-> tx_16 == sig_1 && tx_3 == tx_17 && core_8 == clk_14 ; endproperty \n property name; @(posedge clk_in_15) ( control_status_buffer_11 ) == ( 7'bx1x1x1x ) |-> chip_3 == err_13 && auth_13 == data_15 && clk_8 == clk_11 ; endproperty \n property name; ( control_status_buffer_11 ) != 7'h38 && @(posedge clk_in_15) ( control_status_buffer_11 ) != 7'bx1x1x1x  |-> err_5 == auth_16 && tx_17 == auth_20 && fsm_17 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( data_status_14 ) \n   7'bx011xx0 : begin\n     chip_3 <= auth_9\n     auth_4 = fsm_5;\n   end\n   5'b11111 : begin\n     core_10 <= tx_17\n     rst_11 <= fsm_19;\n   end\n   7'b01x1x0x : begin\n     clk_13 <= rx_4\n     reg_13 <= tx_2;\n   end\n   default : begin \n     core_11 <= data_2\n     rx_11 <= sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( data_status_14 ) == ( 7'bx011xx0 ) |-> chip_3 == auth_9 && auth_4 == fsm_5 ; endproperty \n property name; @(negedge clk_out_1) ( data_status_14 ) == ( 5'b11111 ) |-> core_10 == tx_17 && rst_11 == fsm_19 ; endproperty \n property name; @(negedge clk_out_1) ( data_status_14 ) == ( 7'b01x1x0x ) |-> clk_13 == rx_4 && reg_13 == tx_2 ; endproperty \n property name; ( data_status_14 ) != 7'bx011xx0 && ( data_status_14 ) != 5'b11111 && @(negedge clk_out_1) ( data_status_14 ) != 7'b01x1x0x  |-> core_11 == data_2 && rx_11 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( enable_3 ) \n   6'bx01x10 : begin\n     clk_20 = err_1\n     rst_1 = hw_7;\n   end\n   7'b1x1000x : begin\n     tx_9 = core_2\n     fsm_19 <= chip_3;\n   end\n   7'h21 : begin\n     rx_2 <= hw_2\n     hw_5 = fsm_15;\n   end\n   default : begin \n     fsm_8 = tx_16\n     clk_9 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( enable_3 ) == ( 6'bx01x10 ) |-> clk_20 == err_1 && rst_1 == hw_7 ; endproperty \n property name; @(posedge bus_clock_8) ( enable_3 ) == ( 7'b1x1000x ) |-> tx_9 == core_2 && fsm_19 == chip_3 ; endproperty \n property name; @(posedge bus_clock_8) ( enable_3 ) == ( 7'h21 ) |-> rx_2 == hw_2 && hw_5 == fsm_15 ; endproperty \n property name; ( enable_3 ) != 6'bx01x10 && ( enable_3 ) != 7'b1x1000x && @(posedge bus_clock_8) ( enable_3 ) != 7'h21  |-> fsm_8 == tx_16 && clk_9 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( control_buffer_15 ) \n   6'hxb : begin\n     reg_19 <= chip_14\n     cfg_17 <= fsm_7\n     reg_4 = rst_18;\n   end\n   default : begin \n     cfg_20 <= cfg_9\n     reg_15 = rx_1\n     clk_2 = data_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_12) ( control_buffer_15 ) == ( 6'hxb ) |-> reg_19 == chip_14 && cfg_17 == fsm_7 && reg_4 == rst_18 ; endproperty \n property name; @(negedge core_clock_12) ( control_buffer_15 ) != 6'hxb  |-> cfg_20 == cfg_9 && reg_15 == rx_1 && clk_2 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_12"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   7'b0xxxx11 : begin\n     rst_20 <= fsm_13\n     cfg_4 <= fsm_16\n     reg_17 <= reg_9;\n   end\n   7'bx0xx0xx : begin\n     rx_2 <= core_7\n     fsm_9 <= sig_10\n     reg_20 <= auth_10;\n   end\n   default : begin \n     rx_1 = rst_14\n     reg_19 = hw_1\n     fsm_11 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_20) ( acknowledge_signal_13 ) == ( 7'b0xxxx11 ) |-> rst_20 == fsm_13 && cfg_4 == fsm_16 && reg_17 == reg_9 ; endproperty \n property name; @(posedge clock_ctrl_20) ( acknowledge_signal_13 ) == ( 7'bx0xx0xx ) |-> rx_2 == core_7 && fsm_9 == sig_10 && reg_20 == auth_10 ; endproperty \n property name; ( acknowledge_signal_13 ) != 7'b0xxxx11 && @(posedge clock_ctrl_20) ( acknowledge_signal_13 ) != 7'bx0xx0xx  |-> rx_1 == rst_14 && reg_19 == hw_1 && fsm_11 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "case ( status_register_buffer_14 ) \n   7'hd : begin\n     tx_9 <= core_5\n     cfg_17 = clk_8\n     auth_7 = rx_7;\n   end\n   err_6 : begin\n     data_20 <= tx_10\n     tx_14 = reg_4\n     rst_11 = data_14;\n   end\n   default : begin \n     sig_19 <= auth_9\n     reg_16 <= hw_14\n     cfg_14 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_10) ( status_register_buffer_14 ) == ( 7'hd ) |-> tx_9 == core_5 && cfg_17 == clk_8 && auth_7 == rx_7 ; endproperty \n property name; @(posedge clock_ctrl_10) ( status_register_buffer_14 ) == ( err_6 ) |-> data_20 == tx_10 && tx_14 == reg_4 && rst_11 == data_14 ; endproperty \n property name; ( status_register_buffer_14 ) != 7'hd && @(posedge clock_ctrl_10) ( status_register_buffer_14 ) != err_6  |-> sig_19 == auth_9 && reg_16 == hw_14 && cfg_14 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "case ( data_ready_8 ) \n   6'b01x11x : begin\n     auth_17 = sig_7\n     data_7 = rx_6;\n   end\n   6'b1x0000 : begin\n     err_2 = core_17\n     err_7 = auth_19;\n   end\n   default : begin \n     rx_7 <= rst_20\n     hw_4 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_11) ( data_ready_8 ) == ( 6'b01x11x ) |-> auth_17 == sig_7 && data_7 == rx_6 ; endproperty \n property name; @(posedge clk_gen_11) ( data_ready_8 ) == ( 6'b1x0000 ) |-> err_2 == core_17 && err_7 == auth_19 ; endproperty \n property name; ( data_ready_8 ) != 6'b01x11x && @(posedge clk_gen_11) ( data_ready_8 ) != 6'b1x0000  |-> rx_7 == rst_20 && hw_4 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "case ( control_word_13 ) \n   7'h5d : begin\n     rst_12 <= clk_17\n     data_4 <= data_11\n     clk_12 = fsm_13;\n   end\n   6'h3f : begin\n     reg_6 <= chip_17\n     rx_11 <= cfg_14\n     tx_19 = reg_5;\n   end\n   default : begin \n     cfg_9 = hw_15\n     clk_8 = rx_19\n     core_9 <= fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_9) ( control_word_13 ) == ( 7'h5d ) |-> rst_12 == clk_17 && data_4 == data_11 && clk_12 == fsm_13 ; endproperty \n property name; @(negedge clock_div_9) ( control_word_13 ) == ( 6'h3f ) |-> reg_6 == chip_17 && rx_11 == cfg_14 && tx_19 == reg_5 ; endproperty \n property name; ( control_word_13 ) != 7'h5d && @(negedge clock_div_9) ( control_word_13 ) != 6'h3f  |-> cfg_9 == hw_15 && clk_8 == rx_19 && core_9 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "case ( output_status_20 ) \n   4'h6 : begin\n     auth_12 = rx_13\n     reg_3 <= cfg_6\n     core_11 = chip_17;\n   end\n   6'he : begin\n     err_13 = core_7\n     rx_1 = cfg_5\n     core_20 = tx_8;\n   end\n   default : begin \n     chip_19 = cfg_13\n     reg_8 = rst_4\n     data_8 <= rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_13) ( output_status_20 ) == ( 4'h6 ) |-> auth_12 == rx_13 && reg_3 == cfg_6 && core_11 == chip_17 ; endproperty \n property name; @(posedge pll_clk_13) ( output_status_20 ) == ( 6'he ) |-> err_13 == core_7 && rx_1 == cfg_5 && core_20 == tx_8 ; endproperty \n property name; ( output_status_20 ) != 4'h6 && @(posedge pll_clk_13) ( output_status_20 ) != 6'he  |-> chip_19 == cfg_13 && reg_8 == rst_4 && data_8 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_13"
    },
    {
        "Code": "case ( write_complete_10 ) \n   6'b0x1x00 : begin\n     rst_20 = hw_14\n     auth_11 = rx_2;\n   end\n   7'h40 : begin\n     tx_17 <= cfg_11\n     err_17 <= clk_1;\n   end\n   3'b110 : begin\n     sig_11 = reg_15\n     data_4 <= rst_5;\n   end\n   default : begin \n     tx_4 = rst_11\n     chip_9 <= rst_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( write_complete_10 ) == ( 6'b0x1x00 ) |-> rst_20 == hw_14 && auth_11 == rx_2 ; endproperty \n property name; @(posedge pll_clk_6) ( write_complete_10 ) == ( 7'h40 ) |-> tx_17 == cfg_11 && err_17 == clk_1 ; endproperty \n property name; @(posedge pll_clk_6) ( write_complete_10 ) == ( 3'b110 ) |-> sig_11 == reg_15 && data_4 == rst_5 ; endproperty \n property name; ( write_complete_10 ) != 6'b0x1x00 && ( write_complete_10 ) != 7'h40 && @(posedge pll_clk_6) ( write_complete_10 ) != 3'b110  |-> tx_4 == rst_11 && chip_9 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( control_input_status_5 ) \n   7'b00111x0 : begin\n     auth_3 <= hw_5\n     rx_7 = tx_9;\n   end\n   7'h38 : begin\n     auth_19 = tx_7\n     tx_13 <= cfg_6;\n   end\n   default : begin \n     data_8 = auth_1\n     cfg_20 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_10) ( control_input_status_5 ) == ( 7'b00111x0 ) |-> auth_3 == hw_5 && rx_7 == tx_9 ; endproperty \n property name; @(posedge core_clock_10) ( control_input_status_5 ) == ( 7'h38 ) |-> auth_19 == tx_7 && tx_13 == cfg_6 ; endproperty \n property name; ( control_input_status_5 ) != 7'b00111x0 && @(posedge core_clock_10) ( control_input_status_5 ) != 7'h38  |-> data_8 == auth_1 && cfg_20 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_10"
    },
    {
        "Code": "case ( data_register_status_3 ) \n   3'h7 : begin\n     hw_5 <= data_1\n     cfg_2 <= auth_7;\n   end\n   default : begin \n     cfg_15 <= err_12\n     fsm_4 = auth_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( data_register_status_3 ) == ( 3'h7 ) |-> hw_5 == data_1 && cfg_2 == auth_7 ; endproperty \n property name; @(posedge sys_clk_7) ( data_register_status_3 ) != 3'h7  |-> cfg_15 == err_12 && fsm_4 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( read_enable_11 ) \n   6'bxx1x0x : begin\n     data_6 <= chip_7\n     sig_1 <= hw_7;\n   end\n   default : begin \n     data_17 = tx_20\n     reg_2 = rx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( read_enable_11 ) == ( 6'bxx1x0x ) |-> data_6 == chip_7 && sig_1 == hw_7 ; endproperty \n property name; @(negedge cpu_clock_4) ( read_enable_11 ) != 6'bxx1x0x  |-> data_17 == tx_20 && reg_2 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( input_status_13 ) \n   7'bx0x1x11 : begin\n     rst_1 <= reg_10\n     rx_16 = rst_11;\n   end\n   5'h1e : begin\n     cfg_6 = rx_13\n     core_5 = chip_14;\n   end\n   default : begin \n     rx_18 = hw_18\n     fsm_12 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( input_status_13 ) == ( 7'bx0x1x11 ) |-> rst_1 == reg_10 && rx_16 == rst_11 ; endproperty \n property name; @(posedge clock_div_8) ( input_status_13 ) == ( 5'h1e ) |-> cfg_6 == rx_13 && core_5 == chip_14 ; endproperty \n property name; ( input_status_13 ) != 7'bx0x1x11 && @(posedge clock_div_8) ( input_status_13 ) != 5'h1e  |-> rx_18 == hw_18 && fsm_12 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( control_valid_14 ) \n   7'b1100111 : begin\n     data_7 <= rst_13\n     core_9 <= hw_6;\n   end\n   5'h1b : begin\n     chip_5 = hw_18\n     hw_1 = sig_9;\n   end\n   default : begin \n     clk_9 <= tx_13\n     sig_20 = auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_4) ( control_valid_14 ) == ( 7'b1100111 ) |-> data_7 == rst_13 && core_9 == hw_6 ; endproperty \n property name; @(posedge main_clk_4) ( control_valid_14 ) == ( 5'h1b ) |-> chip_5 == hw_18 && hw_1 == sig_9 ; endproperty \n property name; ( control_valid_14 ) != 7'b1100111 && @(posedge main_clk_4) ( control_valid_14 ) != 5'h1b  |-> clk_9 == tx_13 && sig_20 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "case ( interrupt_request_10 ) \n   7'h9 : begin\n     rx_8 = rx_9\n     fsm_12 = chip_4\n     cfg_2 = sig_11;\n   end\n   default : begin \n     auth_1 = rst_1\n     core_3 <= sig_13\n     reg_13 <= clk_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( interrupt_request_10 ) == ( 7'h9 ) |-> rx_8 == rx_9 && fsm_12 == chip_4 && cfg_2 == sig_11 ; endproperty \n property name; @(posedge clk_in_18) ( interrupt_request_10 ) != 7'h9  |-> auth_1 == rst_1 && core_3 == sig_13 && reg_13 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( enable_11 ) \n   7'b1x000xx : begin\n     cfg_1 <= fsm_6\n     sig_3 <= sig_16;\n   end\n   6'bx10101 : begin\n     data_18 = clk_15\n     rst_11 = tx_10;\n   end\n   default : begin \n     auth_4 <= core_3\n     tx_19 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_2) ( enable_11 ) == ( 7'b1x000xx ) |-> cfg_1 == fsm_6 && sig_3 == sig_16 ; endproperty \n property name; @(posedge clk_out_2) ( enable_11 ) == ( 6'bx10101 ) |-> data_18 == clk_15 && rst_11 == tx_10 ; endproperty \n property name; ( enable_11 ) != 7'b1x000xx && @(posedge clk_out_2) ( enable_11 ) != 6'bx10101  |-> auth_4 == core_3 && tx_19 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_2"
    },
    {
        "Code": "case ( control_input_13 ) \n   4'h1 : begin\n     clk_19 = cfg_6\n     auth_14 = err_13;\n   end\n   5'b000xx : begin\n     core_20 <= auth_20\n     reg_8 = reg_19;\n   end\n   hw : begin\n     reg_9 = tx_15\n     core_15 = rx_14;\n   end\n   default : begin \n     rst_15 = err_7\n     fsm_18 = fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( control_input_13 ) == ( 4'h1 ) |-> clk_19 == cfg_6 && auth_14 == err_13 ; endproperty \n property name; @(posedge clock_source_14) ( control_input_13 ) == ( 5'b000xx ) |-> core_20 == auth_20 && reg_8 == reg_19 ; endproperty \n property name; @(posedge clock_source_14) ( control_input_13 ) == ( hw ) |-> reg_9 == tx_15 && core_15 == rx_14 ; endproperty \n property name; ( control_input_13 ) != 4'h1 && ( control_input_13 ) != 5'b000xx && @(posedge clock_source_14) ( control_input_13 ) != hw  |-> rst_15 == err_7 && fsm_18 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( control_output_5 ) \n   6'h22 : begin\n     core_8 = fsm_12\n     cfg_5 <= fsm_10\n     sig_11 = rx_6;\n   end\n   default : begin \n     sig_5 <= err_16\n     sig_19 = core_14\n     cfg_8 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( control_output_5 ) == ( 6'h22 ) |-> core_8 == fsm_12 && cfg_5 == fsm_10 && sig_11 == rx_6 ; endproperty \n property name; @(negedge clk_enable_3) ( control_output_5 ) != 6'h22  |-> sig_5 == err_16 && sig_19 == core_14 && cfg_8 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( data_control_1 ) \n   6'b111011 : begin\n     fsm_14 = rx_12\n     fsm_9 = data_8;\n   end\n   7'b1101x10 : begin\n     rx_15 = rx_8\n     auth_8 <= cfg_8;\n   end\n   7'b1001x10 : begin\n     hw_12 <= err_18\n     tx_19 <= rst_9;\n   end\n   default : begin \n     data_19 = fsm_10\n     auth_2 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_6) ( data_control_1 ) == ( 6'b111011 ) |-> fsm_14 == rx_12 && fsm_9 == data_8 ; endproperty \n property name; @(posedge clk_signal_6) ( data_control_1 ) == ( 7'b1101x10 ) |-> rx_15 == rx_8 && auth_8 == cfg_8 ; endproperty \n property name; @(posedge clk_signal_6) ( data_control_1 ) == ( 7'b1001x10 ) |-> hw_12 == err_18 && tx_19 == rst_9 ; endproperty \n property name; ( data_control_1 ) != 6'b111011 && ( data_control_1 ) != 7'b1101x10 && @(posedge clk_signal_6) ( data_control_1 ) != 7'b1001x10  |-> data_19 == fsm_10 && auth_2 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_6"
    },
    {
        "Code": "case ( counter_8 ) \n   7'b00001x1 : begin\n     fsm_13 = tx_4\n     tx_16 = hw_9;\n   end\n   7'bx1xx011 : begin\n     core_6 = rx_3\n     cfg_10 = hw_1;\n   end\n   7'b10x1000 : begin\n     reg_19 = reg_11\n     reg_6 <= tx_10;\n   end\n   default : begin \n     rx_19 = err_3\n     sig_15 <= auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_17) ( counter_8 ) == ( 7'b00001x1 ) |-> fsm_13 == tx_4 && tx_16 == hw_9 ; endproperty \n property name; @(posedge bus_clock_17) ( counter_8 ) == ( 7'bx1xx011 ) |-> core_6 == rx_3 && cfg_10 == hw_1 ; endproperty \n property name; @(posedge bus_clock_17) ( counter_8 ) == ( 7'b10x1000 ) |-> reg_19 == reg_11 && reg_6 == tx_10 ; endproperty \n property name; ( counter_8 ) != 7'b00001x1 && ( counter_8 ) != 7'bx1xx011 && @(posedge bus_clock_17) ( counter_8 ) != 7'b10x1000  |-> rx_19 == err_3 && sig_15 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "case ( error_status_7 ) \n   4'b1001 : begin\n     chip_7 = cfg_9\n     sig_15 <= core_18\n     core_9 = clk_15;\n   end\n   7'bxx00x1x : begin\n     fsm_12 = core_10\n     data_9 = fsm_7\n     hw_13 = reg_6;\n   end\n   5'bx1100 : begin\n     tx_16 <= cfg_3\n     rx_2 <= auth_11\n     data_17 <= err_2;\n   end\n   default : begin \n     data_4 <= hw_7\n     fsm_16 <= reg_10\n     cfg_8 = data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( error_status_7 ) == ( 4'b1001 ) |-> chip_7 == cfg_9 && sig_15 == core_18 && core_9 == clk_15 ; endproperty \n property name; @(posedge clock_div_4) ( error_status_7 ) == ( 7'bxx00x1x ) |-> fsm_12 == core_10 && data_9 == fsm_7 && hw_13 == reg_6 ; endproperty \n property name; @(posedge clock_div_4) ( error_status_7 ) == ( 5'bx1100 ) |-> tx_16 == cfg_3 && rx_2 == auth_11 && data_17 == err_2 ; endproperty \n property name; ( error_status_7 ) != 4'b1001 && ( error_status_7 ) != 7'bxx00x1x && @(posedge clock_div_4) ( error_status_7 ) != 5'bx1100  |-> data_4 == hw_7 && fsm_16 == reg_10 && cfg_8 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( data_buffer_9 ) \n   7'h11 : begin\n     tx_18 = rst_13\n     auth_19 = data_11\n     sig_19 <= core_6;\n   end\n   4'b1x0x : begin\n     sig_6 <= auth_5\n     rst_6 = sig_16\n     reg_9 = reg_11;\n   end\n   default : begin \n     err_11 <= data_20\n     rx_7 <= rx_3\n     tx_3 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( data_buffer_9 ) == ( 7'h11 ) |-> tx_18 == rst_13 && auth_19 == data_11 && sig_19 == core_6 ; endproperty \n property name; @(posedge sys_clk_5) ( data_buffer_9 ) == ( 4'b1x0x ) |-> sig_6 == auth_5 && rst_6 == sig_16 && reg_9 == reg_11 ; endproperty \n property name; ( data_buffer_9 ) != 7'h11 && @(posedge sys_clk_5) ( data_buffer_9 ) != 4'b1x0x  |-> err_11 == data_20 && rx_7 == rx_3 && tx_3 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( command_register_12 ) \n   7'b00xx0xx : begin\n     cfg_5 <= rst_15\n     sig_13 = sig_4;\n   end\n   6'bx01x11 : begin\n     sig_3 = rx_11\n     err_19 <= rst_2;\n   end\n   default : begin \n     err_20 <= core_18\n     fsm_19 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_13) ( command_register_12 ) == ( 7'b00xx0xx ) |-> cfg_5 == rst_15 && sig_13 == sig_4 ; endproperty \n property name; @(posedge clk_in_13) ( command_register_12 ) == ( 6'bx01x11 ) |-> sig_3 == rx_11 && err_19 == rst_2 ; endproperty \n property name; ( command_register_12 ) != 7'b00xx0xx && @(posedge clk_in_13) ( command_register_12 ) != 6'bx01x11  |-> err_20 == core_18 && fsm_19 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "case ( result_register_10 ) \n   7'bx0110x1 : begin\n     data_5 = rx_17\n     err_15 = clk_1\n     hw_15 <= chip_4;\n   end\n   4'h6 : begin\n     data_13 = cfg_18\n     cfg_7 <= clk_4\n     rx_6 <= rx_8;\n   end\n   4'bx0xx : begin\n     hw_5 = fsm_4\n     sig_2 <= cfg_11\n     hw_20 <= tx_20;\n   end\n   default : begin \n     core_12 <= auth_13\n     data_4 <= hw_20\n     rx_8 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( result_register_10 ) == ( 7'bx0110x1 ) |-> data_5 == rx_17 && err_15 == clk_1 && hw_15 == chip_4 ; endproperty \n property name; @(negedge clk_enable_19) ( result_register_10 ) == ( 4'h6 ) |-> data_13 == cfg_18 && cfg_7 == clk_4 && rx_6 == rx_8 ; endproperty \n property name; @(negedge clk_enable_19) ( result_register_10 ) == ( 4'bx0xx ) |-> hw_5 == fsm_4 && sig_2 == cfg_11 && hw_20 == tx_20 ; endproperty \n property name; ( result_register_10 ) != 7'bx0110x1 && ( result_register_10 ) != 4'h6 && @(negedge clk_enable_19) ( result_register_10 ) != 4'bx0xx  |-> core_12 == auth_13 && data_4 == hw_20 && rx_8 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   4'b10xx : begin\n     chip_13 = sig_4\n     err_1 <= tx_19;\n   end\n   7'bxxx1x01 : begin\n     auth_10 = err_16\n     hw_8 = reg_6;\n   end\n   6'bxx0001 : begin\n     chip_8 = data_20\n     hw_10 = core_13;\n   end\n   default : begin \n     rx_19 = core_16\n     auth_9 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( status_register_status_6 ) == ( 4'b10xx ) |-> chip_13 == sig_4 && err_1 == tx_19 ; endproperty \n property name; @(negedge clk_reset_19) ( status_register_status_6 ) == ( 7'bxxx1x01 ) |-> auth_10 == err_16 && hw_8 == reg_6 ; endproperty \n property name; @(negedge clk_reset_19) ( status_register_status_6 ) == ( 6'bxx0001 ) |-> chip_8 == data_20 && hw_10 == core_13 ; endproperty \n property name; ( status_register_status_6 ) != 4'b10xx && ( status_register_status_6 ) != 7'bxxx1x01 && @(negedge clk_reset_19) ( status_register_status_6 ) != 6'bxx0001  |-> rx_19 == core_16 && auth_9 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( ready_register_14 ) \n   rst_4 : begin\n     fsm_11 <= sig_14\n     core_18 = data_8;\n   end\n   default : begin \n     rst_17 = auth_6\n     data_8 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_18) ( ready_register_14 ) == ( rst_4 ) |-> fsm_11 == sig_14 && core_18 == data_8 ; endproperty \n property name; @(posedge core_clock_18) ( ready_register_14 ) != rst_4  |-> rst_17 == auth_6 && data_8 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "case ( control_flag_5 ) \n   7'b0001001 : begin\n     cfg_16 <= rst_8\n     data_11 <= err_1;\n   end\n   7'b110xxx0 : begin\n     core_13 = clk_17\n     clk_9 <= cfg_19;\n   end\n   5'h0 : begin\n     clk_11 <= chip_8\n     core_7 <= data_20;\n   end\n   default : begin \n     auth_7 <= core_9\n     reg_7 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( control_flag_5 ) == ( 7'b0001001 ) |-> cfg_16 == rst_8 && data_11 == err_1 ; endproperty \n property name; @(posedge clock_source_14) ( control_flag_5 ) == ( 7'b110xxx0 ) |-> core_13 == clk_17 && clk_9 == cfg_19 ; endproperty \n property name; @(posedge clock_source_14) ( control_flag_5 ) == ( 5'h0 ) |-> clk_11 == chip_8 && core_7 == data_20 ; endproperty \n property name; ( control_flag_5 ) != 7'b0001001 && ( control_flag_5 ) != 7'b110xxx0 && @(posedge clock_source_14) ( control_flag_5 ) != 5'h0  |-> auth_7 == core_9 && reg_7 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( write_enable_4 ) \n   7'b0xx1011 : begin\n     core_15 <= auth_6\n     auth_1 = tx_9\n     tx_6 <= cfg_6;\n   end\n   7'b0101001 : begin\n     auth_20 <= reg_6\n     data_19 <= cfg_11\n     chip_5 = rst_10;\n   end\n   default : begin \n     tx_7 <= rst_18\n     hw_8 <= sig_12\n     sig_2 = hw_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( write_enable_4 ) == ( 7'b0xx1011 ) |-> core_15 == auth_6 && auth_1 == tx_9 && tx_6 == cfg_6 ; endproperty \n property name; @(negedge pll_clk_16) ( write_enable_4 ) == ( 7'b0101001 ) |-> auth_20 == reg_6 && data_19 == cfg_11 && chip_5 == rst_10 ; endproperty \n property name; ( write_enable_4 ) != 7'b0xx1011 && @(negedge pll_clk_16) ( write_enable_4 ) != 7'b0101001  |-> tx_7 == rst_18 && hw_8 == sig_12 && sig_2 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( control_input_9 ) \n   7'bxxxxx00 : begin\n     fsm_6 <= auth_18\n     cfg_7 <= tx_17\n     hw_6 <= err_16;\n   end\n   7'bx00x1xx : begin\n     chip_4 = hw_11\n     rst_9 <= data_8\n     cfg_13 <= sig_7;\n   end\n   default : begin \n     tx_10 <= rx_14\n     reg_1 = tx_6\n     auth_6 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_12) ( control_input_9 ) == ( 7'bxxxxx00 ) |-> fsm_6 == auth_18 && cfg_7 == tx_17 && hw_6 == err_16 ; endproperty \n property name; @(negedge clk_osc_12) ( control_input_9 ) == ( 7'bx00x1xx ) |-> chip_4 == hw_11 && rst_9 == data_8 && cfg_13 == sig_7 ; endproperty \n property name; ( control_input_9 ) != 7'bxxxxx00 && @(negedge clk_osc_12) ( control_input_9 ) != 7'bx00x1xx  |-> tx_10 == rx_14 && reg_1 == tx_6 && auth_6 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_12"
    },
    {
        "Code": "case ( transfer_complete_1 ) \n   7'b11010x0 : begin\n     reg_14 <= chip_19\n     clk_4 <= cfg_18;\n   end\n   7'bxxxxx11 : begin\n     fsm_17 = core_16\n     chip_16 = clk_18;\n   end\n   7'b1x01x1x : begin\n     hw_20 = reg_3\n     tx_16 = rx_19;\n   end\n   default : begin \n     rst_17 = auth_18\n     err_5 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_18) ( transfer_complete_1 ) == ( 7'b11010x0 ) |-> reg_14 == chip_19 && clk_4 == cfg_18 ; endproperty \n property name; @(posedge bus_clock_18) ( transfer_complete_1 ) == ( 7'bxxxxx11 ) |-> fsm_17 == core_16 && chip_16 == clk_18 ; endproperty \n property name; @(posedge bus_clock_18) ( transfer_complete_1 ) == ( 7'b1x01x1x ) |-> hw_20 == reg_3 && tx_16 == rx_19 ; endproperty \n property name; ( transfer_complete_1 ) != 7'b11010x0 && ( transfer_complete_1 ) != 7'bxxxxx11 && @(posedge bus_clock_18) ( transfer_complete_1 ) != 7'b1x01x1x  |-> rst_17 == auth_18 && err_5 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   4'b1xxx : begin\n     cfg_14 = data_17\n     rst_18 <= clk_7;\n   end\n   7'bx01x000 : begin\n     data_14 <= err_1\n     chip_13 <= tx_6;\n   end\n   3'h1 : begin\n     chip_12 = rst_3\n     cfg_9 <= sig_13;\n   end\n   default : begin \n     auth_5 <= core_12\n     tx_6 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( status_register_status_20 ) == ( 4'b1xxx ) |-> cfg_14 == data_17 && rst_18 == clk_7 ; endproperty \n property name; @(posedge clock_ctrl_2) ( status_register_status_20 ) == ( 7'bx01x000 ) |-> data_14 == err_1 && chip_13 == tx_6 ; endproperty \n property name; @(posedge clock_ctrl_2) ( status_register_status_20 ) == ( 3'h1 ) |-> chip_12 == rst_3 && cfg_9 == sig_13 ; endproperty \n property name; ( status_register_status_20 ) != 4'b1xxx && ( status_register_status_20 ) != 7'bx01x000 && @(posedge clock_ctrl_2) ( status_register_status_20 ) != 3'h1  |-> auth_5 == core_12 && tx_6 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   7'b01xx01x : begin\n     err_15 <= rx_6\n     rx_5 <= fsm_8\n     cfg_3 = data_18;\n   end\n   7'b1x0x01x : begin\n     auth_17 <= hw_12\n     clk_14 = chip_7\n     core_2 = fsm_3;\n   end\n   cfg_16 : begin\n     chip_10 <= hw_11\n     rx_17 <= clk_20\n     err_6 = tx_18;\n   end\n   default : begin \n     err_20 = clk_13\n     chip_2 <= auth_17\n     data_19 <= hw_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_9) ( interrupt_control_19 ) == ( 7'b01xx01x ) |-> err_15 == rx_6 && rx_5 == fsm_8 && cfg_3 == data_18 ; endproperty \n property name; @(negedge sys_clk_9) ( interrupt_control_19 ) == ( 7'b1x0x01x ) |-> auth_17 == hw_12 && clk_14 == chip_7 && core_2 == fsm_3 ; endproperty \n property name; @(negedge sys_clk_9) ( interrupt_control_19 ) == ( cfg_16 ) |-> chip_10 == hw_11 && rx_17 == clk_20 && err_6 == tx_18 ; endproperty \n property name; ( interrupt_control_19 ) != 7'b01xx01x && ( interrupt_control_19 ) != 7'b1x0x01x && @(negedge sys_clk_9) ( interrupt_control_19 ) != cfg_16  |-> err_20 == clk_13 && chip_2 == auth_17 && data_19 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "case ( address_register_4 ) \n   7'h24 : begin\n     sig_15 <= data_10\n     data_8 = core_20;\n   end\n   6'bx0xx00 : begin\n     rx_17 <= reg_18\n     rx_6 <= hw_18;\n   end\n   default : begin \n     err_6 <= sig_7\n     auth_1 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_14) ( address_register_4 ) == ( 7'h24 ) |-> sig_15 == data_10 && data_8 == core_20 ; endproperty \n property name; @(negedge sys_clk_14) ( address_register_4 ) == ( 6'bx0xx00 ) |-> rx_17 == reg_18 && rx_6 == hw_18 ; endproperty \n property name; ( address_register_4 ) != 7'h24 && @(negedge sys_clk_14) ( address_register_4 ) != 6'bx0xx00  |-> err_6 == sig_7 && auth_1 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "case ( data_register_18 ) \n   7'b00000x0 : begin\n     fsm_16 <= hw_14\n     hw_1 = cfg_12;\n   end\n   6'b00xx1x : begin\n     auth_10 = err_4\n     core_1 = err_19;\n   end\n   default : begin \n     hw_5 = tx_6\n     rst_6 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( data_register_18 ) == ( 7'b00000x0 ) |-> fsm_16 == hw_14 && hw_1 == cfg_12 ; endproperty \n property name; @(posedge clk_in_1) ( data_register_18 ) == ( 6'b00xx1x ) |-> auth_10 == err_4 && core_1 == err_19 ; endproperty \n property name; ( data_register_18 ) != 7'b00000x0 && @(posedge clk_in_1) ( data_register_18 ) != 6'b00xx1x  |-> hw_5 == tx_6 && rst_6 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   7'bxx1x0x1 : begin\n     tx_1 <= hw_10\n     rst_19 = rx_4;\n   end\n   fsm_6 : begin\n     rst_1 = rx_19\n     core_8 = auth_15;\n   end\n   default : begin \n     tx_11 = sig_19\n     rx_1 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( status_register_buffer_4 ) == ( 7'bxx1x0x1 ) |-> tx_1 == hw_10 && rst_19 == rx_4 ; endproperty \n property name; @(posedge pll_clk_16) ( status_register_buffer_4 ) == ( fsm_6 ) |-> rst_1 == rx_19 && core_8 == auth_15 ; endproperty \n property name; ( status_register_buffer_4 ) != 7'bxx1x0x1 && @(posedge pll_clk_16) ( status_register_buffer_4 ) != fsm_6  |-> tx_11 == sig_19 && rx_1 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( data_register_1 ) \n   6'b01x11x : begin\n     clk_20 = tx_18\n     core_13 <= rst_3;\n   end\n   6'b010101 : begin\n     cfg_9 <= fsm_2\n     core_14 <= reg_12;\n   end\n   default : begin \n     sig_11 = cfg_13\n     err_6 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_9) ( data_register_1 ) == ( 6'b01x11x ) |-> clk_20 == tx_18 && core_13 == rst_3 ; endproperty \n property name; @(posedge clk_signal_9) ( data_register_1 ) == ( 6'b010101 ) |-> cfg_9 == fsm_2 && core_14 == reg_12 ; endproperty \n property name; ( data_register_1 ) != 6'b01x11x && @(posedge clk_signal_9) ( data_register_1 ) != 6'b010101  |-> sig_11 == cfg_13 && err_6 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "case ( data_register_3 ) \n   6'b111x1x : begin\n     chip_15 <= reg_2\n     sig_20 <= cfg_11;\n   end\n   core_19 : begin\n     clk_2 = clk_18\n     cfg_7 <= tx_2;\n   end\n   default : begin \n     tx_4 = fsm_6\n     auth_1 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_4) ( data_register_3 ) == ( 6'b111x1x ) |-> chip_15 == reg_2 && sig_20 == cfg_11 ; endproperty \n property name; @(posedge clock_source_4) ( data_register_3 ) == ( core_19 ) |-> clk_2 == clk_18 && cfg_7 == tx_2 ; endproperty \n property name; ( data_register_3 ) != 6'b111x1x && @(posedge clock_source_4) ( data_register_3 ) != core_19  |-> tx_4 == fsm_6 && auth_1 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_4"
    },
    {
        "Code": "case ( input_data_18 ) \n   5'bx10x1 : begin\n     hw_10 <= core_14\n     core_8 <= err_8\n     sig_5 <= core_12;\n   end\n   7'b10x0xxx : begin\n     err_14 <= tx_17\n     reg_8 <= data_17\n     data_9 <= fsm_4;\n   end\n   default : begin \n     chip_13 = data_5\n     cfg_6 <= tx_7\n     err_13 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_19) ( input_data_18 ) == ( 5'bx10x1 ) |-> hw_10 == core_14 && core_8 == err_8 && sig_5 == core_12 ; endproperty \n property name; @(posedge main_clk_19) ( input_data_18 ) == ( 7'b10x0xxx ) |-> err_14 == tx_17 && reg_8 == data_17 && data_9 == fsm_4 ; endproperty \n property name; ( input_data_18 ) != 5'bx10x1 && @(posedge main_clk_19) ( input_data_18 ) != 7'b10x0xxx  |-> chip_13 == data_5 && cfg_6 == tx_7 && err_13 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "case ( input_ready_13 ) \n   7'b0x101x0 : begin\n     fsm_11 = reg_10\n     tx_5 = fsm_5\n     err_17 <= auth_1;\n   end\n   tx_2 : begin\n     core_14 = chip_7\n     sig_9 <= err_2\n     tx_2 = fsm_4;\n   end\n   7'b0011x00 : begin\n     core_5 = clk_12\n     auth_11 = sig_10\n     tx_8 = cfg_17;\n   end\n   default : begin \n     err_11 = reg_2\n     data_8 <= hw_8\n     rx_15 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( input_ready_13 ) == ( 7'b0x101x0 ) |-> fsm_11 == reg_10 && tx_5 == fsm_5 && err_17 == auth_1 ; endproperty \n property name; @(negedge clk_reset_16) ( input_ready_13 ) == ( tx_2 ) |-> core_14 == chip_7 && sig_9 == err_2 && tx_2 == fsm_4 ; endproperty \n property name; @(negedge clk_reset_16) ( input_ready_13 ) == ( 7'b0011x00 ) |-> core_5 == clk_12 && auth_11 == sig_10 && tx_8 == cfg_17 ; endproperty \n property name; ( input_ready_13 ) != 7'b0x101x0 && ( input_ready_13 ) != tx_2 && @(negedge clk_reset_16) ( input_ready_13 ) != 7'b0011x00  |-> err_11 == reg_2 && data_8 == hw_8 && rx_15 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( input_status_6 ) \n   6'b000110 : begin\n     hw_6 <= auth_13\n     rst_3 <= reg_3\n     err_3 <= data_17;\n   end\n   default : begin \n     rst_10 <= auth_19\n     cfg_10 <= data_1\n     hw_1 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_2) ( input_status_6 ) == ( 6'b000110 ) |-> hw_6 == auth_13 && rst_3 == reg_3 && err_3 == data_17 ; endproperty \n property name; @(posedge cpu_clock_2) ( input_status_6 ) != 6'b000110  |-> rst_10 == auth_19 && cfg_10 == data_1 && hw_1 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'b110x00x : begin\n     cfg_12 = sig_4\n     auth_16 = tx_16;\n   end\n   default : begin \n     chip_7 = cfg_11\n     reg_7 <= cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_8) ( instruction_buffer_5 ) == ( 7'b110x00x ) |-> cfg_12 == sig_4 && auth_16 == tx_16 ; endproperty \n property name; @(posedge clk_signal_8) ( instruction_buffer_5 ) != 7'b110x00x  |-> chip_7 == cfg_11 && reg_7 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "case ( input_ready_8 ) \n   5'bxx011 : begin\n     auth_3 <= hw_5\n     cfg_17 <= sig_14\n     hw_6 = chip_2;\n   end\n   default : begin \n     err_20 <= data_1\n     clk_20 = rx_6\n     sig_3 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_5) ( input_ready_8 ) == ( 5'bxx011 ) |-> auth_3 == hw_5 && cfg_17 == sig_14 && hw_6 == chip_2 ; endproperty \n property name; @(posedge mem_clock_5) ( input_ready_8 ) != 5'bxx011  |-> err_20 == data_1 && clk_20 == rx_6 && sig_3 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_5"
    },
    {
        "Code": "case ( command_register_9 ) \n   7'b0xxx1xx : begin\n     core_9 <= rst_4\n     cfg_15 <= clk_3\n     err_8 = sig_19;\n   end\n   6'b110xxx : begin\n     hw_8 = hw_15\n     tx_11 <= clk_11\n     clk_8 <= auth_17;\n   end\n   default : begin \n     sig_15 = rx_17\n     err_9 = clk_8\n     clk_17 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( command_register_9 ) == ( 7'b0xxx1xx ) |-> core_9 == rst_4 && cfg_15 == clk_3 && err_8 == sig_19 ; endproperty \n property name; @(negedge clk_signal_5) ( command_register_9 ) == ( 6'b110xxx ) |-> hw_8 == hw_15 && tx_11 == clk_11 && clk_8 == auth_17 ; endproperty \n property name; ( command_register_9 ) != 7'b0xxx1xx && @(negedge clk_signal_5) ( command_register_9 ) != 6'b110xxx  |-> sig_15 == rx_17 && err_9 == clk_8 && clk_17 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( flag_control_5 ) \n   6'b1x10x0 : begin\n     sig_4 <= chip_2\n     fsm_8 <= rx_10\n     cfg_9 = rx_20;\n   end\n   default : begin \n     cfg_2 = core_11\n     rx_19 <= chip_18\n     core_11 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_19) ( flag_control_5 ) == ( 6'b1x10x0 ) |-> sig_4 == chip_2 && fsm_8 == rx_10 && cfg_9 == rx_20 ; endproperty \n property name; @(negedge sys_clk_19) ( flag_control_5 ) != 6'b1x10x0  |-> cfg_2 == core_11 && rx_19 == chip_18 && core_11 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "case ( read_enable_4 ) \n   4'b1001 : begin\n     clk_3 <= sig_15\n     fsm_5 <= clk_5\n     chip_13 = auth_10;\n   end\n   rx_4 : begin\n     core_11 = rx_9\n     cfg_1 <= reg_19\n     rst_19 = rx_13;\n   end\n   6'b0x1100 : begin\n     rx_19 <= cfg_7\n     err_9 = tx_3\n     core_2 <= fsm_14;\n   end\n   default : begin \n     chip_9 <= clk_18\n     rx_11 = auth_18\n     err_10 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( read_enable_4 ) == ( 4'b1001 ) |-> clk_3 == sig_15 && fsm_5 == clk_5 && chip_13 == auth_10 ; endproperty \n property name; @(posedge fast_clk_2) ( read_enable_4 ) == ( rx_4 ) |-> core_11 == rx_9 && cfg_1 == reg_19 && rst_19 == rx_13 ; endproperty \n property name; @(posedge fast_clk_2) ( read_enable_4 ) == ( 6'b0x1100 ) |-> rx_19 == cfg_7 && err_9 == tx_3 && core_2 == fsm_14 ; endproperty \n property name; ( read_enable_4 ) != 4'b1001 && ( read_enable_4 ) != rx_4 && @(posedge fast_clk_2) ( read_enable_4 ) != 6'b0x1100  |-> chip_9 == clk_18 && rx_11 == auth_18 && err_10 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   7'h46 : begin\n     auth_17 <= tx_15\n     err_18 = data_17\n     chip_19 = reg_5;\n   end\n   7'h5b : begin\n     clk_14 <= hw_19\n     cfg_20 = rst_17\n     fsm_3 = rst_10;\n   end\n   5'b1111x : begin\n     auth_3 = hw_12\n     core_15 <= clk_7\n     rx_20 <= reg_2;\n   end\n   default : begin \n     cfg_6 <= data_8\n     reg_2 <= auth_12\n     err_19 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_6) ( output_buffer_9 ) == ( 7'h46 ) |-> auth_17 == tx_15 && err_18 == data_17 && chip_19 == reg_5 ; endproperty \n property name; @(negedge main_clk_6) ( output_buffer_9 ) == ( 7'h5b ) |-> clk_14 == hw_19 && cfg_20 == rst_17 && fsm_3 == rst_10 ; endproperty \n property name; @(negedge main_clk_6) ( output_buffer_9 ) == ( 5'b1111x ) |-> auth_3 == hw_12 && core_15 == clk_7 && rx_20 == reg_2 ; endproperty \n property name; ( output_buffer_9 ) != 7'h46 && ( output_buffer_9 ) != 7'h5b && @(negedge main_clk_6) ( output_buffer_9 ) != 5'b1111x  |-> cfg_6 == data_8 && reg_2 == auth_12 && err_19 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_6"
    },
    {
        "Code": "case ( address_status_2 ) \n   6'b01xx10 : begin\n     rst_5 = core_7\n     fsm_15 <= sig_17;\n   end\n   6'bx0x0xx : begin\n     rst_2 <= sig_19\n     tx_14 = fsm_9;\n   end\n   7'b10xx0x1 : begin\n     auth_14 = fsm_11\n     rx_19 <= cfg_3;\n   end\n   default : begin \n     chip_9 <= tx_9\n     cfg_19 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( address_status_2 ) == ( 6'b01xx10 ) |-> rst_5 == core_7 && fsm_15 == sig_17 ; endproperty \n property name; @(posedge clk_enable_13) ( address_status_2 ) == ( 6'bx0x0xx ) |-> rst_2 == sig_19 && tx_14 == fsm_9 ; endproperty \n property name; @(posedge clk_enable_13) ( address_status_2 ) == ( 7'b10xx0x1 ) |-> auth_14 == fsm_11 && rx_19 == cfg_3 ; endproperty \n property name; ( address_status_2 ) != 6'b01xx10 && ( address_status_2 ) != 6'bx0x0xx && @(posedge clk_enable_13) ( address_status_2 ) != 7'b10xx0x1  |-> chip_9 == tx_9 && cfg_19 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( control_output_3 ) \n   7'b110011x : begin\n     reg_12 <= core_15\n     hw_17 <= chip_5;\n   end\n   3'b0x0 : begin\n     reg_15 <= core_11\n     fsm_12 = data_14;\n   end\n   default : begin \n     hw_4 <= chip_8\n     rst_5 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_19) ( control_output_3 ) == ( 7'b110011x ) |-> reg_12 == core_15 && hw_17 == chip_5 ; endproperty \n property name; @(negedge main_clk_19) ( control_output_3 ) == ( 3'b0x0 ) |-> reg_15 == core_11 && fsm_12 == data_14 ; endproperty \n property name; ( control_output_3 ) != 7'b110011x && @(negedge main_clk_19) ( control_output_3 ) != 3'b0x0  |-> hw_4 == chip_8 && rst_5 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "case ( interrupt_control_20 ) \n   7'b0111x11 : begin\n     auth_17 = clk_9\n     rx_18 = rst_3;\n   end\n   default : begin \n     reg_7 <= rx_2\n     cfg_6 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_5) ( interrupt_control_20 ) == ( 7'b0111x11 ) |-> auth_17 == clk_9 && rx_18 == rst_3 ; endproperty \n property name; @(negedge clock_source_5) ( interrupt_control_20 ) != 7'b0111x11  |-> reg_7 == rx_2 && cfg_6 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "case ( instruction_buffer_15 ) \n   core_8 : begin\n     data_10 <= hw_1\n     auth_3 = clk_17;\n   end\n   5'b0x0xx : begin\n     chip_4 = data_4\n     reg_4 = reg_20;\n   end\n   default : begin \n     core_4 <= auth_6\n     err_14 = clk_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( instruction_buffer_15 ) == ( core_8 ) |-> data_10 == hw_1 && auth_3 == clk_17 ; endproperty \n property name; @(negedge mem_clock_17) ( instruction_buffer_15 ) == ( 5'b0x0xx ) |-> chip_4 == data_4 && reg_4 == reg_20 ; endproperty \n property name; ( instruction_buffer_15 ) != core_8 && @(negedge mem_clock_17) ( instruction_buffer_15 ) != 5'b0x0xx  |-> core_4 == auth_6 && err_14 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( status_control_6 ) \n   7'bx11110x : begin\n     data_7 <= core_9\n     hw_7 = err_7;\n   end\n   6'bx0x0xx : begin\n     cfg_9 = rst_11\n     data_4 <= sig_4;\n   end\n   7'bx10x0xx : begin\n     reg_12 = reg_17\n     sig_17 <= reg_2;\n   end\n   default : begin \n     hw_6 <= rx_14\n     reg_17 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( status_control_6 ) == ( 7'bx11110x ) |-> data_7 == core_9 && hw_7 == err_7 ; endproperty \n property name; @(negedge main_clk_20) ( status_control_6 ) == ( 6'bx0x0xx ) |-> cfg_9 == rst_11 && data_4 == sig_4 ; endproperty \n property name; @(negedge main_clk_20) ( status_control_6 ) == ( 7'bx10x0xx ) |-> reg_12 == reg_17 && sig_17 == reg_2 ; endproperty \n property name; ( status_control_6 ) != 7'bx11110x && ( status_control_6 ) != 6'bx0x0xx && @(negedge main_clk_20) ( status_control_6 ) != 7'bx10x0xx  |-> hw_6 == rx_14 && reg_17 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( status_output_15 ) \n   6'b1x1xxx : begin\n     auth_3 = clk_5\n     fsm_6 <= auth_7;\n   end\n   5'b01110 : begin\n     rx_5 = fsm_3\n     tx_13 <= err_8;\n   end\n   default : begin \n     fsm_5 <= cfg_17\n     chip_11 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( status_output_15 ) == ( 6'b1x1xxx ) |-> auth_3 == clk_5 && fsm_6 == auth_7 ; endproperty \n property name; @(negedge cpu_clock_16) ( status_output_15 ) == ( 5'b01110 ) |-> rx_5 == fsm_3 && tx_13 == err_8 ; endproperty \n property name; ( status_output_15 ) != 6'b1x1xxx && @(negedge cpu_clock_16) ( status_output_15 ) != 5'b01110  |-> fsm_5 == cfg_17 && chip_11 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( output_control_4 ) \n   7'b01101xx : begin\n     auth_6 <= chip_3\n     auth_12 <= fsm_20;\n   end\n   fsm_5 : begin\n     cfg_1 <= reg_5\n     reg_8 <= cfg_6;\n   end\n   6'b101x11 : begin\n     data_11 = data_16\n     tx_20 = cfg_3;\n   end\n   default : begin \n     reg_18 = rx_17\n     sig_3 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_13) ( output_control_4 ) == ( 7'b01101xx ) |-> auth_6 == chip_3 && auth_12 == fsm_20 ; endproperty \n property name; @(posedge clock_source_13) ( output_control_4 ) == ( fsm_5 ) |-> cfg_1 == reg_5 && reg_8 == cfg_6 ; endproperty \n property name; @(posedge clock_source_13) ( output_control_4 ) == ( 6'b101x11 ) |-> data_11 == data_16 && tx_20 == cfg_3 ; endproperty \n property name; ( output_control_4 ) != 7'b01101xx && ( output_control_4 ) != fsm_5 && @(posedge clock_source_13) ( output_control_4 ) != 6'b101x11  |-> reg_18 == rx_17 && sig_3 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "case ( control_register_status_12 ) \n   4'h5 : begin\n     auth_19 <= tx_12\n     rst_18 <= rst_10;\n   end\n   default : begin \n     sig_10 = err_13\n     cfg_17 = fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_5) ( control_register_status_12 ) == ( 4'h5 ) |-> auth_19 == tx_12 && rst_18 == rst_10 ; endproperty \n property name; @(negedge clk_in_5) ( control_register_status_12 ) != 4'h5  |-> sig_10 == err_13 && cfg_17 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "case ( input_ready_17 ) \n   7'b11x11x1 : begin\n     reg_15 <= err_4\n     fsm_4 = rst_16\n     err_6 = hw_10;\n   end\n   6'b00xxxx : begin\n     hw_13 = auth_18\n     hw_14 = sig_9\n     fsm_20 <= rx_3;\n   end\n   7'h58 : begin\n     chip_17 <= chip_13\n     clk_7 = clk_8\n     rst_2 <= err_15;\n   end\n   default : begin \n     hw_9 <= err_1\n     fsm_16 <= rx_10\n     core_5 = tx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_17) ( input_ready_17 ) == ( 7'b11x11x1 ) |-> reg_15 == err_4 && fsm_4 == rst_16 && err_6 == hw_10 ; endproperty \n property name; @(posedge clk_reset_17) ( input_ready_17 ) == ( 6'b00xxxx ) |-> hw_13 == auth_18 && hw_14 == sig_9 && fsm_20 == rx_3 ; endproperty \n property name; @(posedge clk_reset_17) ( input_ready_17 ) == ( 7'h58 ) |-> chip_17 == chip_13 && clk_7 == clk_8 && rst_2 == err_15 ; endproperty \n property name; ( input_ready_17 ) != 7'b11x11x1 && ( input_ready_17 ) != 6'b00xxxx && @(posedge clk_reset_17) ( input_ready_17 ) != 7'h58  |-> hw_9 == err_1 && fsm_16 == rx_10 && core_5 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "case ( flag_status_8 ) \n   clk_3 : begin\n     sig_1 = hw_7\n     hw_5 = data_4;\n   end\n   6'bxx100x : begin\n     tx_5 <= cfg_14\n     data_15 = cfg_6;\n   end\n   7'b1x10x0x : begin\n     rst_9 = auth_13\n     rst_19 <= tx_8;\n   end\n   default : begin \n     clk_15 = err_1\n     hw_4 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( flag_status_8 ) == ( clk_3 ) |-> sig_1 == hw_7 && hw_5 == data_4 ; endproperty \n property name; @(posedge ref_clk_19) ( flag_status_8 ) == ( 6'bxx100x ) |-> tx_5 == cfg_14 && data_15 == cfg_6 ; endproperty \n property name; @(posedge ref_clk_19) ( flag_status_8 ) == ( 7'b1x10x0x ) |-> rst_9 == auth_13 && rst_19 == tx_8 ; endproperty \n property name; ( flag_status_8 ) != clk_3 && ( flag_status_8 ) != 6'bxx100x && @(posedge ref_clk_19) ( flag_status_8 ) != 7'b1x10x0x  |-> clk_15 == err_1 && hw_4 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( interrupt_enable_8 ) \n   core_16 : begin\n     err_10 <= rst_19\n     reg_2 <= rx_15\n     cfg_10 = hw_19;\n   end\n   6'b000100 : begin\n     rst_17 = core_20\n     chip_4 = core_14\n     chip_13 = hw_1;\n   end\n   4'b0100 : begin\n     chip_6 = reg_17\n     auth_3 <= fsm_11\n     cfg_9 <= sig_5;\n   end\n   default : begin \n     tx_20 = chip_10\n     chip_20 = sig_17\n     sig_6 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_8) ( interrupt_enable_8 ) == ( core_16 ) |-> err_10 == rst_19 && reg_2 == rx_15 && cfg_10 == hw_19 ; endproperty \n property name; @(posedge sys_clk_8) ( interrupt_enable_8 ) == ( 6'b000100 ) |-> rst_17 == core_20 && chip_4 == core_14 && chip_13 == hw_1 ; endproperty \n property name; @(posedge sys_clk_8) ( interrupt_enable_8 ) == ( 4'b0100 ) |-> chip_6 == reg_17 && auth_3 == fsm_11 && cfg_9 == sig_5 ; endproperty \n property name; ( interrupt_enable_8 ) != core_16 && ( interrupt_enable_8 ) != 6'b000100 && @(posedge sys_clk_8) ( interrupt_enable_8 ) != 4'b0100  |-> tx_20 == chip_10 && chip_20 == sig_17 && sig_6 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "case ( status_buffer_10 ) \n   7'bx1xx0x0 : begin\n     core_9 <= err_7\n     chip_17 = fsm_1\n     err_13 = auth_2;\n   end\n   7'h68 : begin\n     tx_17 = clk_15\n     reg_5 = fsm_20\n     cfg_14 <= auth_3;\n   end\n   7'b00111x0 : begin\n     clk_14 = sig_4\n     err_2 <= clk_9\n     reg_18 <= auth_6;\n   end\n   default : begin \n     reg_2 = clk_13\n     fsm_15 = reg_15\n     reg_1 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( status_buffer_10 ) == ( 7'bx1xx0x0 ) |-> core_9 == err_7 && chip_17 == fsm_1 && err_13 == auth_2 ; endproperty \n property name; @(posedge clk_reset_2) ( status_buffer_10 ) == ( 7'h68 ) |-> tx_17 == clk_15 && reg_5 == fsm_20 && cfg_14 == auth_3 ; endproperty \n property name; @(posedge clk_reset_2) ( status_buffer_10 ) == ( 7'b00111x0 ) |-> clk_14 == sig_4 && err_2 == clk_9 && reg_18 == auth_6 ; endproperty \n property name; ( status_buffer_10 ) != 7'bx1xx0x0 && ( status_buffer_10 ) != 7'h68 && @(posedge clk_reset_2) ( status_buffer_10 ) != 7'b00111x0  |-> reg_2 == clk_13 && fsm_15 == reg_15 && reg_1 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   7'b1100001 : begin\n     fsm_15 <= sig_9\n     auth_1 = sig_16;\n   end\n   7'bx0x1xx1 : begin\n     auth_19 = cfg_8\n     tx_9 <= cfg_18;\n   end\n   default : begin \n     rx_15 <= chip_15\n     hw_7 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( input_status_register_8 ) == ( 7'b1100001 ) |-> fsm_15 == sig_9 && auth_1 == sig_16 ; endproperty \n property name; @(posedge main_clk_14) ( input_status_register_8 ) == ( 7'bx0x1xx1 ) |-> auth_19 == cfg_8 && tx_9 == cfg_18 ; endproperty \n property name; ( input_status_register_8 ) != 7'b1100001 && @(posedge main_clk_14) ( input_status_register_8 ) != 7'bx0x1xx1  |-> rx_15 == chip_15 && hw_7 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( error_flag_4 ) \n   7'b1001001 : begin\n     fsm_16 <= auth_4\n     sig_7 = core_19\n     cfg_8 <= chip_17;\n   end\n   6'b1xx00x : begin\n     data_3 = hw_5\n     hw_16 = sig_9\n     reg_15 <= sig_13;\n   end\n   default : begin \n     rst_10 <= rst_3\n     auth_5 = err_8\n     sig_10 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_4) ( error_flag_4 ) == ( 7'b1001001 ) |-> fsm_16 == auth_4 && sig_7 == core_19 && cfg_8 == chip_17 ; endproperty \n property name; @(posedge clk_osc_4) ( error_flag_4 ) == ( 6'b1xx00x ) |-> data_3 == hw_5 && hw_16 == sig_9 && reg_15 == sig_13 ; endproperty \n property name; ( error_flag_4 ) != 7'b1001001 && @(posedge clk_osc_4) ( error_flag_4 ) != 6'b1xx00x  |-> rst_10 == rst_3 && auth_5 == err_8 && sig_10 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "case ( status_register_status_16 ) \n   6'b1x1000 : begin\n     auth_14 = core_20\n     core_8 <= err_17\n     fsm_19 = core_2;\n   end\n   6'bx1010x : begin\n     sig_18 = tx_10\n     clk_9 = auth_1\n     rst_16 = reg_6;\n   end\n   default : begin \n     rst_9 = err_15\n     hw_14 = sig_15\n     err_9 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( status_register_status_16 ) == ( 6'b1x1000 ) |-> auth_14 == core_20 && core_8 == err_17 && fsm_19 == core_2 ; endproperty \n property name; @(posedge ref_clk_13) ( status_register_status_16 ) == ( 6'bx1010x ) |-> sig_18 == tx_10 && clk_9 == auth_1 && rst_16 == reg_6 ; endproperty \n property name; ( status_register_status_16 ) != 6'b1x1000 && @(posedge ref_clk_13) ( status_register_status_16 ) != 6'bx1010x  |-> rst_9 == err_15 && hw_14 == sig_15 && err_9 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( data_register_status_8 ) \n   6'bx01xx1 : begin\n     fsm_7 <= reg_18\n     rx_6 <= auth_9;\n   end\n   7'b0x000x0 : begin\n     reg_12 = auth_2\n     rx_10 <= chip_17;\n   end\n   default : begin \n     clk_17 <= hw_20\n     cfg_8 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_9) ( data_register_status_8 ) == ( 6'bx01xx1 ) |-> fsm_7 == reg_18 && rx_6 == auth_9 ; endproperty \n property name; @(posedge clock_ctrl_9) ( data_register_status_8 ) == ( 7'b0x000x0 ) |-> reg_12 == auth_2 && rx_10 == chip_17 ; endproperty \n property name; ( data_register_status_8 ) != 6'bx01xx1 && @(posedge clock_ctrl_9) ( data_register_status_8 ) != 7'b0x000x0  |-> clk_17 == hw_20 && cfg_8 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "case ( control_valid_16 ) \n   7'h78 : begin\n     err_9 <= sig_17\n     core_18 = core_11;\n   end\n   default : begin \n     reg_14 = hw_3\n     chip_19 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_2) ( control_valid_16 ) == ( 7'h78 ) |-> err_9 == sig_17 && core_18 == core_11 ; endproperty \n property name; @(negedge clk_osc_2) ( control_valid_16 ) != 7'h78  |-> reg_14 == hw_3 && chip_19 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "case ( mode_register_17 ) \n   7'bx01xx0x : begin\n     clk_7 = chip_3\n     rx_20 = auth_13\n     hw_20 = tx_19;\n   end\n   default : begin \n     core_20 <= chip_15\n     rx_17 <= rst_6\n     rst_11 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( mode_register_17 ) == ( 7'bx01xx0x ) |-> clk_7 == chip_3 && rx_20 == auth_13 && hw_20 == tx_19 ; endproperty \n property name; @(posedge clock_div_7) ( mode_register_17 ) != 7'bx01xx0x  |-> core_20 == chip_15 && rx_17 == rst_6 && rst_11 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'h61 : begin\n     err_18 = fsm_3\n     err_2 = sig_4;\n   end\n   7'b1xx0xxx : begin\n     core_5 <= auth_3\n     err_5 <= sig_16;\n   end\n   7'b0111011 : begin\n     tx_14 = core_7\n     err_6 <= sig_7;\n   end\n   default : begin \n     err_11 = rx_2\n     rst_8 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_10) ( control_output_8 ) == ( 7'h61 ) |-> err_18 == fsm_3 && err_2 == sig_4 ; endproperty \n property name; @(posedge clk_gen_10) ( control_output_8 ) == ( 7'b1xx0xxx ) |-> core_5 == auth_3 && err_5 == sig_16 ; endproperty \n property name; @(posedge clk_gen_10) ( control_output_8 ) == ( 7'b0111011 ) |-> tx_14 == core_7 && err_6 == sig_7 ; endproperty \n property name; ( control_output_8 ) != 7'h61 && ( control_output_8 ) != 7'b1xx0xxx && @(posedge clk_gen_10) ( control_output_8 ) != 7'b0111011  |-> err_11 == rx_2 && rst_8 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "case ( control_register_13 ) \n   5'b000x0 : begin\n     reg_9 <= rst_1\n     rx_14 = fsm_20\n     chip_6 = data_11;\n   end\n   data_6 : begin\n     err_10 = fsm_16\n     sig_16 = tx_18\n     clk_10 <= tx_20;\n   end\n   4'b000x : begin\n     clk_6 = rx_9\n     fsm_2 = sig_4\n     auth_2 = hw_1;\n   end\n   default : begin \n     data_2 <= data_14\n     core_8 <= hw_3\n     cfg_2 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_16) ( control_register_13 ) == ( 5'b000x0 ) |-> reg_9 == rst_1 && rx_14 == fsm_20 && chip_6 == data_11 ; endproperty \n property name; @(posedge main_clk_16) ( control_register_13 ) == ( data_6 ) |-> err_10 == fsm_16 && sig_16 == tx_18 && clk_10 == tx_20 ; endproperty \n property name; @(posedge main_clk_16) ( control_register_13 ) == ( 4'b000x ) |-> clk_6 == rx_9 && fsm_2 == sig_4 && auth_2 == hw_1 ; endproperty \n property name; ( control_register_13 ) != 5'b000x0 && ( control_register_13 ) != data_6 && @(posedge main_clk_16) ( control_register_13 ) != 4'b000x  |-> data_2 == data_14 && core_8 == hw_3 && cfg_2 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "case ( read_enable_3 ) \n   6'bx1100x : begin\n     cfg_14 = clk_1\n     clk_17 <= cfg_9;\n   end\n   2'bxx : begin\n     tx_5 = sig_16\n     fsm_4 <= cfg_13;\n   end\n   default : begin \n     err_17 <= tx_15\n     chip_7 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( read_enable_3 ) == ( 6'bx1100x ) |-> cfg_14 == clk_1 && clk_17 == cfg_9 ; endproperty \n property name; @(negedge clk_reset_19) ( read_enable_3 ) == ( 2'bxx ) |-> tx_5 == sig_16 && fsm_4 == cfg_13 ; endproperty \n property name; ( read_enable_3 ) != 6'bx1100x && @(negedge clk_reset_19) ( read_enable_3 ) != 2'bxx  |-> err_17 == tx_15 && chip_7 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( address_status_19 ) \n   6'bxxxxx0 : begin\n     cfg_8 <= sig_16\n     sig_13 <= cfg_5;\n   end\n   7'b1x0x110 : begin\n     core_9 = sig_4\n     hw_10 <= fsm_14;\n   end\n   default : begin \n     auth_7 <= hw_11\n     cfg_2 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( address_status_19 ) == ( 6'bxxxxx0 ) |-> cfg_8 == sig_16 && sig_13 == cfg_5 ; endproperty \n property name; @(negedge clk_in_4) ( address_status_19 ) == ( 7'b1x0x110 ) |-> core_9 == sig_4 && hw_10 == fsm_14 ; endproperty \n property name; ( address_status_19 ) != 6'bxxxxx0 && @(negedge clk_in_4) ( address_status_19 ) != 7'b1x0x110  |-> auth_7 == hw_11 && cfg_2 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( transfer_complete_6 ) \n   5'h4 : begin\n     hw_20 = rx_13\n     chip_19 <= cfg_14\n     chip_10 = cfg_17;\n   end\n   default : begin \n     rx_17 <= data_5\n     err_16 <= clk_8\n     clk_3 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_14) ( transfer_complete_6 ) == ( 5'h4 ) |-> hw_20 == rx_13 && chip_19 == cfg_14 && chip_10 == cfg_17 ; endproperty \n property name; @(negedge mem_clock_14) ( transfer_complete_6 ) != 5'h4  |-> rx_17 == data_5 && err_16 == clk_8 && clk_3 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "case ( command_register_15 ) \n   7'h6 : begin\n     reg_14 = rx_7\n     reg_15 <= tx_13;\n   end\n   7'bx1xxx00 : begin\n     rx_13 = data_13\n     core_4 <= data_5;\n   end\n   7'bxx1x1xx : begin\n     core_11 = auth_7\n     fsm_14 = hw_19;\n   end\n   default : begin \n     clk_19 <= clk_8\n     tx_19 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( command_register_15 ) == ( 7'h6 ) |-> reg_14 == rx_7 && reg_15 == tx_13 ; endproperty \n property name; @(negedge clk_reset_15) ( command_register_15 ) == ( 7'bx1xxx00 ) |-> rx_13 == data_13 && core_4 == data_5 ; endproperty \n property name; @(negedge clk_reset_15) ( command_register_15 ) == ( 7'bxx1x1xx ) |-> core_11 == auth_7 && fsm_14 == hw_19 ; endproperty \n property name; ( command_register_15 ) != 7'h6 && ( command_register_15 ) != 7'bx1xxx00 && @(negedge clk_reset_15) ( command_register_15 ) != 7'bxx1x1xx  |-> clk_19 == clk_8 && tx_19 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( output_register_status_13 ) \n   7'bxx0xx0x : begin\n     rst_3 = clk_2\n     auth_15 <= reg_16;\n   end\n   7'b1100000 : begin\n     tx_17 <= clk_10\n     fsm_5 <= core_10;\n   end\n   6'b110001 : begin\n     clk_6 = fsm_2\n     cfg_15 <= rst_6;\n   end\n   default : begin \n     clk_1 <= hw_16\n     clk_15 = err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_18) ( output_register_status_13 ) == ( 7'bxx0xx0x ) |-> rst_3 == clk_2 && auth_15 == reg_16 ; endproperty \n property name; @(negedge pll_clk_18) ( output_register_status_13 ) == ( 7'b1100000 ) |-> tx_17 == clk_10 && fsm_5 == core_10 ; endproperty \n property name; @(negedge pll_clk_18) ( output_register_status_13 ) == ( 6'b110001 ) |-> clk_6 == fsm_2 && cfg_15 == rst_6 ; endproperty \n property name; ( output_register_status_13 ) != 7'bxx0xx0x && ( output_register_status_13 ) != 7'b1100000 && @(negedge pll_clk_18) ( output_register_status_13 ) != 6'b110001  |-> clk_1 == hw_16 && clk_15 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "case ( data_status_3 ) \n   7'h2c : begin\n     tx_2 = rst_13\n     hw_6 <= err_9;\n   end\n   6'bx10110 : begin\n     rst_6 = auth_9\n     hw_17 = reg_8;\n   end\n   5'bxx000 : begin\n     err_12 <= chip_18\n     rx_2 = fsm_1;\n   end\n   default : begin \n     auth_2 <= data_14\n     rst_4 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( data_status_3 ) == ( 7'h2c ) |-> tx_2 == rst_13 && hw_6 == err_9 ; endproperty \n property name; @(negedge clk_enable_18) ( data_status_3 ) == ( 6'bx10110 ) |-> rst_6 == auth_9 && hw_17 == reg_8 ; endproperty \n property name; @(negedge clk_enable_18) ( data_status_3 ) == ( 5'bxx000 ) |-> err_12 == chip_18 && rx_2 == fsm_1 ; endproperty \n property name; ( data_status_3 ) != 7'h2c && ( data_status_3 ) != 6'bx10110 && @(negedge clk_enable_18) ( data_status_3 ) != 5'bxx000  |-> auth_2 == data_14 && rst_4 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( instruction_5 ) \n   7'b101xxx0 : begin\n     tx_18 <= sig_4\n     err_5 = rst_2;\n   end\n   4'bxxxx : begin\n     clk_17 = hw_9\n     hw_15 = rst_10;\n   end\n   default : begin \n     core_20 = data_1\n     cfg_10 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_1) ( instruction_5 ) == ( 7'b101xxx0 ) |-> tx_18 == sig_4 && err_5 == rst_2 ; endproperty \n property name; @(posedge clk_gen_1) ( instruction_5 ) == ( 4'bxxxx ) |-> clk_17 == hw_9 && hw_15 == rst_10 ; endproperty \n property name; ( instruction_5 ) != 7'b101xxx0 && @(posedge clk_gen_1) ( instruction_5 ) != 4'bxxxx  |-> core_20 == data_1 && cfg_10 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "case ( flag_control_20 ) \n   7'b1xx1x1x : begin\n     hw_11 <= err_16\n     hw_13 <= reg_4;\n   end\n   4'b000x : begin\n     cfg_7 <= data_14\n     fsm_2 <= fsm_16;\n   end\n   6'b010100 : begin\n     tx_20 <= sig_9\n     err_5 = data_17;\n   end\n   default : begin \n     err_6 = reg_10\n     chip_4 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_1) ( flag_control_20 ) == ( 7'b1xx1x1x ) |-> hw_11 == err_16 && hw_13 == reg_4 ; endproperty \n property name; @(negedge core_clock_1) ( flag_control_20 ) == ( 4'b000x ) |-> cfg_7 == data_14 && fsm_2 == fsm_16 ; endproperty \n property name; @(negedge core_clock_1) ( flag_control_20 ) == ( 6'b010100 ) |-> tx_20 == sig_9 && err_5 == data_17 ; endproperty \n property name; ( flag_control_20 ) != 7'b1xx1x1x && ( flag_control_20 ) != 4'b000x && @(negedge core_clock_1) ( flag_control_20 ) != 6'b010100  |-> err_6 == reg_10 && chip_4 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "case ( read_enable_7 ) \n   6'bx1011x : begin\n     sig_7 = err_7\n     sig_10 = rx_6;\n   end\n   7'b01xxx01 : begin\n     core_12 <= auth_3\n     chip_18 <= rx_12;\n   end\n   default : begin \n     tx_13 = chip_4\n     clk_19 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( read_enable_7 ) == ( 6'bx1011x ) |-> sig_7 == err_7 && sig_10 == rx_6 ; endproperty \n property name; @(negedge clk_out_11) ( read_enable_7 ) == ( 7'b01xxx01 ) |-> core_12 == auth_3 && chip_18 == rx_12 ; endproperty \n property name; ( read_enable_7 ) != 6'bx1011x && @(negedge clk_out_11) ( read_enable_7 ) != 7'b01xxx01  |-> tx_13 == chip_4 && clk_19 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   7'bx00x001 : begin\n     reg_2 <= clk_16\n     rst_14 <= err_17;\n   end\n   7'b110011x : begin\n     data_12 <= hw_11\n     hw_4 <= chip_9;\n   end\n   7'b00xx0x0 : begin\n     tx_1 <= data_2\n     chip_3 <= chip_2;\n   end\n   default : begin \n     rx_12 <= sig_18\n     tx_3 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_13) ( ready_signal_5 ) == ( 7'bx00x001 ) |-> reg_2 == clk_16 && rst_14 == err_17 ; endproperty \n property name; @(posedge clock_source_13) ( ready_signal_5 ) == ( 7'b110011x ) |-> data_12 == hw_11 && hw_4 == chip_9 ; endproperty \n property name; @(posedge clock_source_13) ( ready_signal_5 ) == ( 7'b00xx0x0 ) |-> tx_1 == data_2 && chip_3 == chip_2 ; endproperty \n property name; ( ready_signal_5 ) != 7'bx00x001 && ( ready_signal_5 ) != 7'b110011x && @(posedge clock_source_13) ( ready_signal_5 ) != 7'b00xx0x0  |-> rx_12 == sig_18 && tx_3 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "case ( data_register_12 ) \n   6'b0x1000 : begin\n     rx_4 <= err_6\n     sig_18 <= core_14;\n   end\n   7'b1110101 : begin\n     rst_5 <= reg_9\n     reg_1 = clk_12;\n   end\n   7'h14 : begin\n     sig_9 <= rst_14\n     hw_4 = core_18;\n   end\n   default : begin \n     fsm_20 = reg_18\n     tx_13 <= auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_10) ( data_register_12 ) == ( 6'b0x1000 ) |-> rx_4 == err_6 && sig_18 == core_14 ; endproperty \n property name; @(posedge clk_in_10) ( data_register_12 ) == ( 7'b1110101 ) |-> rst_5 == reg_9 && reg_1 == clk_12 ; endproperty \n property name; @(posedge clk_in_10) ( data_register_12 ) == ( 7'h14 ) |-> sig_9 == rst_14 && hw_4 == core_18 ; endproperty \n property name; ( data_register_12 ) != 6'b0x1000 && ( data_register_12 ) != 7'b1110101 && @(posedge clk_in_10) ( data_register_12 ) != 7'h14  |-> fsm_20 == reg_18 && tx_13 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "case ( flag_status_9 ) \n   6'b0011xx : begin\n     err_13 <= reg_4\n     rst_6 <= hw_4;\n   end\n   5'h1c : begin\n     clk_13 <= data_1\n     err_2 <= tx_5;\n   end\n   6'b101x11 : begin\n     sig_17 = reg_17\n     data_11 <= core_8;\n   end\n   default : begin \n     chip_14 = tx_3\n     clk_7 <= chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_11) ( flag_status_9 ) == ( 6'b0011xx ) |-> err_13 == reg_4 && rst_6 == hw_4 ; endproperty \n property name; @(posedge clk_out_11) ( flag_status_9 ) == ( 5'h1c ) |-> clk_13 == data_1 && err_2 == tx_5 ; endproperty \n property name; @(posedge clk_out_11) ( flag_status_9 ) == ( 6'b101x11 ) |-> sig_17 == reg_17 && data_11 == core_8 ; endproperty \n property name; ( flag_status_9 ) != 6'b0011xx && ( flag_status_9 ) != 5'h1c && @(posedge clk_out_11) ( flag_status_9 ) != 6'b101x11  |-> chip_14 == tx_3 && clk_7 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "case ( control_data_8 ) \n   6'h14 : begin\n     tx_1 = rst_2\n     sig_3 <= core_20\n     sig_19 <= cfg_11;\n   end\n   5'h1x : begin\n     chip_10 <= rx_15\n     clk_15 = clk_13\n     hw_13 <= err_11;\n   end\n   7'bx1x1x1x : begin\n     clk_18 <= data_5\n     rst_8 = sig_9\n     hw_1 = err_12;\n   end\n   default : begin \n     err_3 <= reg_11\n     auth_8 <= sig_15\n     hw_18 = clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_17) ( control_data_8 ) == ( 6'h14 ) |-> tx_1 == rst_2 && sig_3 == core_20 && sig_19 == cfg_11 ; endproperty \n property name; @(negedge fast_clk_17) ( control_data_8 ) == ( 5'h1x ) |-> chip_10 == rx_15 && clk_15 == clk_13 && hw_13 == err_11 ; endproperty \n property name; @(negedge fast_clk_17) ( control_data_8 ) == ( 7'bx1x1x1x ) |-> clk_18 == data_5 && rst_8 == sig_9 && hw_1 == err_12 ; endproperty \n property name; ( control_data_8 ) != 6'h14 && ( control_data_8 ) != 5'h1x && @(negedge fast_clk_17) ( control_data_8 ) != 7'bx1x1x1x  |-> err_3 == reg_11 && auth_8 == sig_15 && hw_18 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_17"
    },
    {
        "Code": "case ( control_register_13 ) \n   7'b001xxxx : begin\n     sig_5 = tx_6\n     fsm_9 = fsm_17\n     sig_17 = auth_4;\n   end\n   7'bx0xxxxx : begin\n     clk_12 = rst_13\n     reg_14 = tx_12\n     tx_14 = hw_12;\n   end\n   3'bx00 : begin\n     cfg_14 = cfg_8\n     cfg_12 <= cfg_17\n     core_1 <= rx_8;\n   end\n   default : begin \n     core_11 <= rx_3\n     chip_3 = core_15\n     hw_12 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_14) ( control_register_13 ) == ( 7'b001xxxx ) |-> sig_5 == tx_6 && fsm_9 == fsm_17 && sig_17 == auth_4 ; endproperty \n property name; @(negedge main_clk_14) ( control_register_13 ) == ( 7'bx0xxxxx ) |-> clk_12 == rst_13 && reg_14 == tx_12 && tx_14 == hw_12 ; endproperty \n property name; @(negedge main_clk_14) ( control_register_13 ) == ( 3'bx00 ) |-> cfg_14 == cfg_8 && cfg_12 == cfg_17 && core_1 == rx_8 ; endproperty \n property name; ( control_register_13 ) != 7'b001xxxx && ( control_register_13 ) != 7'bx0xxxxx && @(negedge main_clk_14) ( control_register_13 ) != 3'bx00  |-> core_11 == rx_3 && chip_3 == core_15 && hw_12 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_14"
    },
    {
        "Code": "case ( input_buffer_17 ) \n   4'b0100 : begin\n     hw_3 = fsm_19\n     err_7 = rx_4\n     chip_17 = sig_11;\n   end\n   6'bxx1xx1 : begin\n     rx_17 <= chip_20\n     auth_17 <= reg_9\n     cfg_5 <= clk_4;\n   end\n   7'bx0x1xx1 : begin\n     cfg_9 <= tx_4\n     reg_5 <= clk_16\n     auth_11 = fsm_7;\n   end\n   default : begin \n     rx_14 <= rx_2\n     clk_20 = chip_11\n     data_16 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_17) ( input_buffer_17 ) == ( 4'b0100 ) |-> hw_3 == fsm_19 && err_7 == rx_4 && chip_17 == sig_11 ; endproperty \n property name; @(posedge clk_enable_17) ( input_buffer_17 ) == ( 6'bxx1xx1 ) |-> rx_17 == chip_20 && auth_17 == reg_9 && cfg_5 == clk_4 ; endproperty \n property name; @(posedge clk_enable_17) ( input_buffer_17 ) == ( 7'bx0x1xx1 ) |-> cfg_9 == tx_4 && reg_5 == clk_16 && auth_11 == fsm_7 ; endproperty \n property name; ( input_buffer_17 ) != 4'b0100 && ( input_buffer_17 ) != 6'bxx1xx1 && @(posedge clk_enable_17) ( input_buffer_17 ) != 7'bx0x1xx1  |-> rx_14 == rx_2 && clk_20 == chip_11 && data_16 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_17"
    },
    {
        "Code": "case ( input_register_9 ) \n   5'bx01x0 : begin\n     rx_1 = rx_9\n     rst_7 = rx_5;\n   end\n   7'bxxx01x0 : begin\n     chip_3 = err_7\n     reg_15 = hw_10;\n   end\n   default : begin \n     rx_18 = chip_8\n     chip_8 = rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_20) ( input_register_9 ) == ( 5'bx01x0 ) |-> rx_1 == rx_9 && rst_7 == rx_5 ; endproperty \n property name; @(negedge pll_clk_20) ( input_register_9 ) == ( 7'bxxx01x0 ) |-> chip_3 == err_7 && reg_15 == hw_10 ; endproperty \n property name; ( input_register_9 ) != 5'bx01x0 && @(negedge pll_clk_20) ( input_register_9 ) != 7'bxxx01x0  |-> rx_18 == chip_8 && chip_8 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "case ( output_register_status_2 ) \n   7'bx01x011 : begin\n     auth_3 = fsm_1\n     cfg_13 <= sig_16\n     cfg_15 = hw_15;\n   end\n   5'bxxx0x : begin\n     tx_5 = err_11\n     reg_18 <= tx_2\n     cfg_16 <= auth_18;\n   end\n   default : begin \n     auth_7 <= cfg_2\n     clk_12 <= core_20\n     tx_20 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_6) ( output_register_status_2 ) == ( 7'bx01x011 ) |-> auth_3 == fsm_1 && cfg_13 == sig_16 && cfg_15 == hw_15 ; endproperty \n property name; @(posedge cpu_clock_6) ( output_register_status_2 ) == ( 5'bxxx0x ) |-> tx_5 == err_11 && reg_18 == tx_2 && cfg_16 == auth_18 ; endproperty \n property name; ( output_register_status_2 ) != 7'bx01x011 && @(posedge cpu_clock_6) ( output_register_status_2 ) != 5'bxxx0x  |-> auth_7 == cfg_2 && clk_12 == core_20 && tx_20 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "case ( output_register_4 ) \n   rst_10 : begin\n     reg_8 = hw_13\n     hw_5 <= rx_8;\n   end\n   3'b110 : begin\n     rst_18 = err_1\n     core_18 = sig_4;\n   end\n   7'b1x01x10 : begin\n     err_16 <= core_3\n     err_12 <= auth_15;\n   end\n   default : begin \n     err_1 = hw_8\n     tx_14 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( output_register_4 ) == ( rst_10 ) |-> reg_8 == hw_13 && hw_5 == rx_8 ; endproperty \n property name; @(negedge clk_gen_11) ( output_register_4 ) == ( 3'b110 ) |-> rst_18 == err_1 && core_18 == sig_4 ; endproperty \n property name; @(negedge clk_gen_11) ( output_register_4 ) == ( 7'b1x01x10 ) |-> err_16 == core_3 && err_12 == auth_15 ; endproperty \n property name; ( output_register_4 ) != rst_10 && ( output_register_4 ) != 3'b110 && @(negedge clk_gen_11) ( output_register_4 ) != 7'b1x01x10  |-> err_1 == hw_8 && tx_14 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( flag_register_8 ) \n   7'b0xxx001 : begin\n     rx_18 <= rx_15\n     clk_19 = hw_1\n     rst_19 = data_6;\n   end\n   7'b0101100 : begin\n     data_8 = hw_8\n     clk_6 <= data_13\n     sig_4 = clk_15;\n   end\n   default : begin \n     cfg_20 <= err_8\n     core_7 = chip_4\n     rst_18 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( flag_register_8 ) == ( 7'b0xxx001 ) |-> rx_18 == rx_15 && clk_19 == hw_1 && rst_19 == data_6 ; endproperty \n property name; @(posedge mem_clock_14) ( flag_register_8 ) == ( 7'b0101100 ) |-> data_8 == hw_8 && clk_6 == data_13 && sig_4 == clk_15 ; endproperty \n property name; ( flag_register_8 ) != 7'b0xxx001 && @(posedge mem_clock_14) ( flag_register_8 ) != 7'b0101100  |-> cfg_20 == err_8 && core_7 == chip_4 && rst_18 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( ready_register_20 ) \n   7'b0000110 : begin\n     data_6 = tx_8\n     reg_16 <= hw_12;\n   end\n   7'b0xx11xx : begin\n     rst_16 <= sig_19\n     cfg_14 <= fsm_11;\n   end\n   default : begin \n     core_20 <= err_6\n     clk_19 = fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_17) ( ready_register_20 ) == ( 7'b0000110 ) |-> data_6 == tx_8 && reg_16 == hw_12 ; endproperty \n property name; @(negedge clk_out_17) ( ready_register_20 ) == ( 7'b0xx11xx ) |-> rst_16 == sig_19 && cfg_14 == fsm_11 ; endproperty \n property name; ( ready_register_20 ) != 7'b0000110 && @(negedge clk_out_17) ( ready_register_20 ) != 7'b0xx11xx  |-> core_20 == err_6 && clk_19 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "case ( flag_control_20 ) \n   7'h1e : begin\n     clk_7 = core_9\n     rst_20 <= reg_7;\n   end\n   default : begin \n     auth_19 = hw_1\n     cfg_4 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_7) ( flag_control_20 ) == ( 7'h1e ) |-> clk_7 == core_9 && rst_20 == reg_7 ; endproperty \n property name; @(negedge bus_clock_7) ( flag_control_20 ) != 7'h1e  |-> auth_19 == hw_1 && cfg_4 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "case ( busy_signal_4 ) \n   5'bx1x01 : begin\n     rx_12 = sig_16\n     core_4 = sig_10\n     rst_1 = core_16;\n   end\n   7'h73 : begin\n     cfg_7 = fsm_3\n     sig_15 = reg_6\n     reg_16 <= data_1;\n   end\n   default : begin \n     rx_15 <= rx_17\n     rst_10 <= auth_20\n     rx_15 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_13) ( busy_signal_4 ) == ( 5'bx1x01 ) |-> rx_12 == sig_16 && core_4 == sig_10 && rst_1 == core_16 ; endproperty \n property name; @(negedge clock_source_13) ( busy_signal_4 ) == ( 7'h73 ) |-> cfg_7 == fsm_3 && sig_15 == reg_6 && reg_16 == data_1 ; endproperty \n property name; ( busy_signal_4 ) != 5'bx1x01 && @(negedge clock_source_13) ( busy_signal_4 ) != 7'h73  |-> rx_15 == rx_17 && rst_10 == auth_20 && rx_15 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "case ( data_in_18 ) \n   7'b111xxxx : begin\n     core_20 <= rx_4\n     err_2 = tx_1\n     fsm_8 = cfg_1;\n   end\n   default : begin \n     cfg_16 <= auth_17\n     data_4 <= sig_13\n     data_4 <= hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_20) ( data_in_18 ) == ( 7'b111xxxx ) |-> core_20 == rx_4 && err_2 == tx_1 && fsm_8 == cfg_1 ; endproperty \n property name; @(negedge bus_clock_20) ( data_in_18 ) != 7'b111xxxx  |-> cfg_16 == auth_17 && data_4 == sig_13 && data_4 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "case ( command_status_14 ) \n   5'b00011 : begin\n     hw_20 <= fsm_20\n     reg_11 <= rx_17\n     rx_6 = core_10;\n   end\n   7'bx111000 : begin\n     rst_16 <= auth_10\n     rx_20 = clk_20\n     chip_20 = auth_5;\n   end\n   7'h63 : begin\n     rx_14 = clk_4\n     sig_16 = data_11\n     rx_15 <= sig_6;\n   end\n   default : begin \n     fsm_20 <= rst_20\n     cfg_5 = cfg_13\n     data_13 <= fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_9) ( command_status_14 ) == ( 5'b00011 ) |-> hw_20 == fsm_20 && reg_11 == rx_17 && rx_6 == core_10 ; endproperty \n property name; @(posedge clk_signal_9) ( command_status_14 ) == ( 7'bx111000 ) |-> rst_16 == auth_10 && rx_20 == clk_20 && chip_20 == auth_5 ; endproperty \n property name; @(posedge clk_signal_9) ( command_status_14 ) == ( 7'h63 ) |-> rx_14 == clk_4 && sig_16 == data_11 && rx_15 == sig_6 ; endproperty \n property name; ( command_status_14 ) != 5'b00011 && ( command_status_14 ) != 7'bx111000 && @(posedge clk_signal_9) ( command_status_14 ) != 7'h63  |-> fsm_20 == rst_20 && cfg_5 == cfg_13 && data_13 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "case ( flag_status_15 ) \n   6'bx01x10 : begin\n     rx_8 = err_11\n     chip_7 = cfg_14\n     err_16 <= data_2;\n   end\n   7'b0111001 : begin\n     reg_17 <= rx_18\n     chip_2 = core_10\n     sig_18 = core_15;\n   end\n   5'h14 : begin\n     chip_11 = hw_12\n     hw_13 = fsm_20\n     rx_6 = auth_1;\n   end\n   default : begin \n     auth_1 <= rst_2\n     err_1 = sig_3\n     chip_16 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_5) ( flag_status_15 ) == ( 6'bx01x10 ) |-> rx_8 == err_11 && chip_7 == cfg_14 && err_16 == data_2 ; endproperty \n property name; @(negedge mem_clock_5) ( flag_status_15 ) == ( 7'b0111001 ) |-> reg_17 == rx_18 && chip_2 == core_10 && sig_18 == core_15 ; endproperty \n property name; @(negedge mem_clock_5) ( flag_status_15 ) == ( 5'h14 ) |-> chip_11 == hw_12 && hw_13 == fsm_20 && rx_6 == auth_1 ; endproperty \n property name; ( flag_status_15 ) != 6'bx01x10 && ( flag_status_15 ) != 7'b0111001 && @(negedge mem_clock_5) ( flag_status_15 ) != 5'h14  |-> auth_1 == rst_2 && err_1 == sig_3 && chip_16 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "case ( interrupt_control_6 ) \n   7'b1x1001x : begin\n     sig_13 = chip_13\n     tx_19 <= clk_8\n     data_2 = rst_7;\n   end\n   core_14 : begin\n     err_20 = fsm_16\n     reg_13 <= data_17\n     rst_17 <= err_12;\n   end\n   default : begin \n     tx_9 = data_5\n     sig_2 = fsm_11\n     rx_20 <= chip_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( interrupt_control_6 ) == ( 7'b1x1001x ) |-> sig_13 == chip_13 && tx_19 == clk_8 && data_2 == rst_7 ; endproperty \n property name; @(negedge pll_clk_3) ( interrupt_control_6 ) == ( core_14 ) |-> err_20 == fsm_16 && reg_13 == data_17 && rst_17 == err_12 ; endproperty \n property name; ( interrupt_control_6 ) != 7'b1x1001x && @(negedge pll_clk_3) ( interrupt_control_6 ) != core_14  |-> tx_9 == data_5 && sig_2 == fsm_11 && rx_20 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( operation_status_15 ) \n   7'b0111001 : begin\n     chip_17 <= data_11\n     data_16 = core_9;\n   end\n   7'b1110101 : begin\n     rst_5 <= chip_15\n     chip_8 <= chip_4;\n   end\n   5'b011x1 : begin\n     core_10 = chip_12\n     reg_15 = data_1;\n   end\n   default : begin \n     core_6 <= chip_8\n     hw_8 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_9) ( operation_status_15 ) == ( 7'b0111001 ) |-> chip_17 == data_11 && data_16 == core_9 ; endproperty \n property name; @(negedge sys_clk_9) ( operation_status_15 ) == ( 7'b1110101 ) |-> rst_5 == chip_15 && chip_8 == chip_4 ; endproperty \n property name; @(negedge sys_clk_9) ( operation_status_15 ) == ( 5'b011x1 ) |-> core_10 == chip_12 && reg_15 == data_1 ; endproperty \n property name; ( operation_status_15 ) != 7'b0111001 && ( operation_status_15 ) != 7'b1110101 && @(negedge sys_clk_9) ( operation_status_15 ) != 5'b011x1  |-> core_6 == chip_8 && hw_8 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "case ( control_flag_register_7 ) \n   7'b1111100 : begin\n     data_1 <= fsm_13\n     auth_10 <= data_8;\n   end\n   7'bx0x1x11 : begin\n     data_12 <= fsm_1\n     tx_15 = tx_12;\n   end\n   6'bx0x11x : begin\n     fsm_11 = cfg_7\n     clk_18 = sig_13;\n   end\n   default : begin \n     chip_14 <= rst_7\n     core_19 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( control_flag_register_7 ) == ( 7'b1111100 ) |-> data_1 == fsm_13 && auth_10 == data_8 ; endproperty \n property name; @(posedge clock_source_14) ( control_flag_register_7 ) == ( 7'bx0x1x11 ) |-> data_12 == fsm_1 && tx_15 == tx_12 ; endproperty \n property name; @(posedge clock_source_14) ( control_flag_register_7 ) == ( 6'bx0x11x ) |-> fsm_11 == cfg_7 && clk_18 == sig_13 ; endproperty \n property name; ( control_flag_register_7 ) != 7'b1111100 && ( control_flag_register_7 ) != 7'bx0x1x11 && @(posedge clock_source_14) ( control_flag_register_7 ) != 6'bx0x11x  |-> chip_14 == rst_7 && core_19 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( control_status_5 ) \n   6'bx01xx1 : begin\n     chip_7 = clk_1\n     hw_2 = data_4;\n   end\n   reg_5 : begin\n     rst_10 <= fsm_15\n     chip_6 <= err_9;\n   end\n   7'h2d : begin\n     data_15 = sig_5\n     sig_17 = rst_19;\n   end\n   default : begin \n     rst_15 <= fsm_13\n     reg_13 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( control_status_5 ) == ( 6'bx01xx1 ) |-> chip_7 == clk_1 && hw_2 == data_4 ; endproperty \n property name; @(posedge core_clock_3) ( control_status_5 ) == ( reg_5 ) |-> rst_10 == fsm_15 && chip_6 == err_9 ; endproperty \n property name; @(posedge core_clock_3) ( control_status_5 ) == ( 7'h2d ) |-> data_15 == sig_5 && sig_17 == rst_19 ; endproperty \n property name; ( control_status_5 ) != 6'bx01xx1 && ( control_status_5 ) != reg_5 && @(posedge core_clock_3) ( control_status_5 ) != 7'h2d  |-> rst_15 == fsm_13 && reg_13 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( error_flag_6 ) \n   6'bx01011 : begin\n     auth_9 <= fsm_8\n     rst_3 = core_10;\n   end\n   6'b1x0xxx : begin\n     reg_17 <= auth_18\n     cfg_11 <= core_20;\n   end\n   5'bx1111 : begin\n     auth_1 <= chip_4\n     rst_18 = fsm_7;\n   end\n   default : begin \n     core_1 <= clk_15\n     rx_13 = err_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( error_flag_6 ) == ( 6'bx01011 ) |-> auth_9 == fsm_8 && rst_3 == core_10 ; endproperty \n property name; @(posedge async_clk_1) ( error_flag_6 ) == ( 6'b1x0xxx ) |-> reg_17 == auth_18 && cfg_11 == core_20 ; endproperty \n property name; @(posedge async_clk_1) ( error_flag_6 ) == ( 5'bx1111 ) |-> auth_1 == chip_4 && rst_18 == fsm_7 ; endproperty \n property name; ( error_flag_6 ) != 6'bx01011 && ( error_flag_6 ) != 6'b1x0xxx && @(posedge async_clk_1) ( error_flag_6 ) != 5'bx1111  |-> core_1 == clk_15 && rx_13 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( data_control_10 ) \n   7'bx10x00x : begin\n     err_11 = auth_7\n     clk_2 = hw_3;\n   end\n   6'bx1010x : begin\n     fsm_3 = tx_20\n     hw_20 = hw_9;\n   end\n   6'bx11xxx : begin\n     fsm_6 = auth_19\n     rst_3 = hw_1;\n   end\n   default : begin \n     auth_16 <= auth_11\n     err_14 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( data_control_10 ) == ( 7'bx10x00x ) |-> err_11 == auth_7 && clk_2 == hw_3 ; endproperty \n property name; @(posedge bus_clock_6) ( data_control_10 ) == ( 6'bx1010x ) |-> fsm_3 == tx_20 && hw_20 == hw_9 ; endproperty \n property name; @(posedge bus_clock_6) ( data_control_10 ) == ( 6'bx11xxx ) |-> fsm_6 == auth_19 && rst_3 == hw_1 ; endproperty \n property name; ( data_control_10 ) != 7'bx10x00x && ( data_control_10 ) != 6'bx1010x && @(posedge bus_clock_6) ( data_control_10 ) != 6'bx11xxx  |-> auth_16 == auth_11 && err_14 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   6'b0xx001 : begin\n     err_4 <= rst_15\n     rx_9 = sig_6\n     reg_5 = rx_4;\n   end\n   7'bx0xx001 : begin\n     core_19 = auth_9\n     sig_17 = fsm_17\n     clk_5 <= err_8;\n   end\n   default : begin \n     sig_9 <= clk_2\n     tx_19 <= core_2\n     err_9 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_14) ( interrupt_enable_1 ) == ( 6'b0xx001 ) |-> err_4 == rst_15 && rx_9 == sig_6 && reg_5 == rx_4 ; endproperty \n property name; @(negedge clk_out_14) ( interrupt_enable_1 ) == ( 7'bx0xx001 ) |-> core_19 == auth_9 && sig_17 == fsm_17 && clk_5 == err_8 ; endproperty \n property name; ( interrupt_enable_1 ) != 6'b0xx001 && @(negedge clk_out_14) ( interrupt_enable_1 ) != 7'bx0xx001  |-> sig_9 == clk_2 && tx_19 == core_2 && err_9 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "case ( input_ready_5 ) \n   5'hd : begin\n     fsm_7 = core_16\n     core_12 = sig_11\n     auth_15 <= clk_9;\n   end\n   default : begin \n     clk_19 = data_16\n     auth_19 <= fsm_3\n     core_2 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_5) ( input_ready_5 ) == ( 5'hd ) |-> fsm_7 == core_16 && core_12 == sig_11 && auth_15 == clk_9 ; endproperty \n property name; @(negedge cpu_clock_5) ( input_ready_5 ) != 5'hd  |-> clk_19 == data_16 && auth_19 == fsm_3 && core_2 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "case ( acknowledge_6 ) \n   5'b0011x : begin\n     rx_4 = sig_5\n     fsm_16 = fsm_13\n     rx_12 <= rst_18;\n   end\n   default : begin \n     reg_1 = core_8\n     chip_19 = reg_11\n     rst_9 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_12) ( acknowledge_6 ) == ( 5'b0011x ) |-> rx_4 == sig_5 && fsm_16 == fsm_13 && rx_12 == rst_18 ; endproperty \n property name; @(posedge main_clk_12) ( acknowledge_6 ) != 5'b0011x  |-> reg_1 == core_8 && chip_19 == reg_11 && rst_9 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_12"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'b0xxx001 : begin\n     rst_2 <= rx_8\n     auth_13 = data_8;\n   end\n   7'b10x1x00 : begin\n     clk_18 <= fsm_4\n     rst_13 <= fsm_2;\n   end\n   default : begin \n     err_14 <= reg_4\n     err_14 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_8) ( flag_control_16 ) == ( 7'b0xxx001 ) |-> rst_2 == rx_8 && auth_13 == data_8 ; endproperty \n property name; @(posedge sys_clk_8) ( flag_control_16 ) == ( 7'b10x1x00 ) |-> clk_18 == fsm_4 && rst_13 == fsm_2 ; endproperty \n property name; ( flag_control_16 ) != 7'b0xxx001 && @(posedge sys_clk_8) ( flag_control_16 ) != 7'b10x1x00  |-> err_14 == reg_4 && err_14 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "case ( start_bit_9 ) \n   7'b1x11xxx : begin\n     err_16 <= reg_16\n     hw_14 = chip_18\n     core_13 <= cfg_6;\n   end\n   default : begin \n     rx_12 = data_7\n     reg_18 <= sig_19\n     data_5 = err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( start_bit_9 ) == ( 7'b1x11xxx ) |-> err_16 == reg_16 && hw_14 == chip_18 && core_13 == cfg_6 ; endproperty \n property name; @(negedge cpu_clock_16) ( start_bit_9 ) != 7'b1x11xxx  |-> rx_12 == data_7 && reg_18 == sig_19 && data_5 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( data_register_status_7 ) \n   6'b0x11x0 : begin\n     data_12 = rst_4\n     chip_11 <= clk_8;\n   end\n   5'hxb : begin\n     chip_2 = hw_10\n     sig_4 = core_16;\n   end\n   default : begin \n     tx_3 <= cfg_9\n     chip_14 <= rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_3) ( data_register_status_7 ) == ( 6'b0x11x0 ) |-> data_12 == rst_4 && chip_11 == clk_8 ; endproperty \n property name; @(negedge ref_clk_3) ( data_register_status_7 ) == ( 5'hxb ) |-> chip_2 == hw_10 && sig_4 == core_16 ; endproperty \n property name; ( data_register_status_7 ) != 6'b0x11x0 && @(negedge ref_clk_3) ( data_register_status_7 ) != 5'hxb  |-> tx_3 == cfg_9 && chip_14 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "case ( status_output_buffer_5 ) \n   6'hf : begin\n     core_3 <= fsm_13\n     rst_9 <= fsm_16;\n   end\n   4'b1x11 : begin\n     clk_4 = rst_18\n     core_5 <= err_3;\n   end\n   reg_18 : begin\n     sig_13 = fsm_2\n     cfg_6 = fsm_17;\n   end\n   default : begin \n     rx_1 = clk_6\n     cfg_2 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( status_output_buffer_5 ) == ( 6'hf ) |-> core_3 == fsm_13 && rst_9 == fsm_16 ; endproperty \n property name; @(posedge clk_osc_11) ( status_output_buffer_5 ) == ( 4'b1x11 ) |-> clk_4 == rst_18 && core_5 == err_3 ; endproperty \n property name; @(posedge clk_osc_11) ( status_output_buffer_5 ) == ( reg_18 ) |-> sig_13 == fsm_2 && cfg_6 == fsm_17 ; endproperty \n property name; ( status_output_buffer_5 ) != 6'hf && ( status_output_buffer_5 ) != 4'b1x11 && @(posedge clk_osc_11) ( status_output_buffer_5 ) != reg_18  |-> rx_1 == clk_6 && cfg_2 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'b11x100x : begin\n     sig_12 = core_8\n     hw_16 <= chip_5;\n   end\n   5'bx0111 : begin\n     chip_17 = tx_20\n     data_16 = sig_11;\n   end\n   default : begin \n     rx_10 = err_7\n     hw_6 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( interrupt_control_status_17 ) == ( 7'b11x100x ) |-> sig_12 == core_8 && hw_16 == chip_5 ; endproperty \n property name; @(posedge clock_div_14) ( interrupt_control_status_17 ) == ( 5'bx0111 ) |-> chip_17 == tx_20 && data_16 == sig_11 ; endproperty \n property name; ( interrupt_control_status_17 ) != 7'b11x100x && @(posedge clock_div_14) ( interrupt_control_status_17 ) != 5'bx0111  |-> rx_10 == err_7 && hw_6 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( error_flag_20 ) \n   6'b00x101 : begin\n     core_6 <= fsm_13\n     fsm_16 = tx_18;\n   end\n   4'b011x : begin\n     auth_5 = reg_2\n     clk_10 = chip_6;\n   end\n   default : begin \n     err_2 <= auth_13\n     core_19 <= core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( error_flag_20 ) == ( 6'b00x101 ) |-> core_6 == fsm_13 && fsm_16 == tx_18 ; endproperty \n property name; @(posedge clock_ctrl_4) ( error_flag_20 ) == ( 4'b011x ) |-> auth_5 == reg_2 && clk_10 == chip_6 ; endproperty \n property name; ( error_flag_20 ) != 6'b00x101 && @(posedge clock_ctrl_4) ( error_flag_20 ) != 4'b011x  |-> err_2 == auth_13 && core_19 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   7'bxxxxxx1 : begin\n     core_17 <= reg_15\n     rst_4 <= cfg_16\n     err_19 <= rx_13;\n   end\n   7'b1xxx0x0 : begin\n     chip_13 = err_7\n     rst_18 = core_15\n     reg_11 <= fsm_5;\n   end\n   7'bx0x1x1x : begin\n     chip_18 = tx_4\n     data_11 <= tx_17\n     reg_8 <= clk_10;\n   end\n   default : begin \n     err_18 = tx_10\n     auth_5 <= rst_11\n     core_7 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( output_buffer_status_16 ) == ( 7'bxxxxxx1 ) |-> core_17 == reg_15 && rst_4 == cfg_16 && err_19 == rx_13 ; endproperty \n property name; @(posedge clk_signal_13) ( output_buffer_status_16 ) == ( 7'b1xxx0x0 ) |-> chip_13 == err_7 && rst_18 == core_15 && reg_11 == fsm_5 ; endproperty \n property name; @(posedge clk_signal_13) ( output_buffer_status_16 ) == ( 7'bx0x1x1x ) |-> chip_18 == tx_4 && data_11 == tx_17 && reg_8 == clk_10 ; endproperty \n property name; ( output_buffer_status_16 ) != 7'bxxxxxx1 && ( output_buffer_status_16 ) != 7'b1xxx0x0 && @(posedge clk_signal_13) ( output_buffer_status_16 ) != 7'bx0x1x1x  |-> err_18 == tx_10 && auth_5 == rst_11 && core_7 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( input_data_10 ) \n   6'b00100x : begin\n     auth_6 = auth_19\n     sig_13 = tx_6;\n   end\n   7'b11xxx01 : begin\n     rst_15 = data_9\n     err_1 = clk_2;\n   end\n   default : begin \n     rx_9 = reg_19\n     sig_17 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_5) ( input_data_10 ) == ( 6'b00100x ) |-> auth_6 == auth_19 && sig_13 == tx_6 ; endproperty \n property name; @(negedge clk_osc_5) ( input_data_10 ) == ( 7'b11xxx01 ) |-> rst_15 == data_9 && err_1 == clk_2 ; endproperty \n property name; ( input_data_10 ) != 6'b00100x && @(negedge clk_osc_5) ( input_data_10 ) != 7'b11xxx01  |-> rx_9 == reg_19 && sig_17 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'bxxxxxxx : begin\n     chip_11 = core_17\n     sig_12 <= rst_6;\n   end\n   6'h8 : begin\n     auth_7 <= tx_19\n     clk_12 <= cfg_11;\n   end\n   default : begin \n     tx_12 <= tx_3\n     tx_14 <= auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_16) ( flag_control_10 ) == ( 7'bxxxxxxx ) |-> chip_11 == core_17 && sig_12 == rst_6 ; endproperty \n property name; @(posedge ref_clk_16) ( flag_control_10 ) == ( 6'h8 ) |-> auth_7 == tx_19 && clk_12 == cfg_11 ; endproperty \n property name; ( flag_control_10 ) != 7'bxxxxxxx && @(posedge ref_clk_16) ( flag_control_10 ) != 6'h8  |-> tx_12 == tx_3 && tx_14 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "case ( output_status_16 ) \n   4'b010x : begin\n     hw_3 = err_6\n     auth_19 = err_4\n     hw_13 = rst_11;\n   end\n   7'b00x01x1 : begin\n     data_20 <= cfg_2\n     core_16 <= core_3\n     core_19 <= core_2;\n   end\n   default : begin \n     cfg_14 <= fsm_11\n     chip_19 = rx_20\n     tx_1 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_20) ( output_status_16 ) == ( 4'b010x ) |-> hw_3 == err_6 && auth_19 == err_4 && hw_13 == rst_11 ; endproperty \n property name; @(negedge clk_reset_20) ( output_status_16 ) == ( 7'b00x01x1 ) |-> data_20 == cfg_2 && core_16 == core_3 && core_19 == core_2 ; endproperty \n property name; ( output_status_16 ) != 4'b010x && @(negedge clk_reset_20) ( output_status_16 ) != 7'b00x01x1  |-> cfg_14 == fsm_11 && chip_19 == rx_20 && tx_1 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "case ( flag_control_1 ) \n   5'b10x10 : begin\n     reg_16 = tx_15\n     rst_13 = cfg_18\n     rx_3 <= hw_1;\n   end\n   default : begin \n     reg_4 = auth_17\n     cfg_12 = tx_18\n     chip_4 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( flag_control_1 ) == ( 5'b10x10 ) |-> reg_16 == tx_15 && rst_13 == cfg_18 && rx_3 == hw_1 ; endproperty \n property name; @(negedge fast_clk_16) ( flag_control_1 ) != 5'b10x10  |-> reg_4 == auth_17 && cfg_12 == tx_18 && chip_4 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( output_status_register_6 ) \n   7'b110x001 : begin\n     fsm_20 <= sig_5\n     core_16 <= cfg_8\n     auth_4 <= clk_6;\n   end\n   7'h26 : begin\n     rx_7 = cfg_16\n     clk_17 = hw_14\n     auth_11 <= sig_16;\n   end\n   7'bxxxx1x1 : begin\n     data_5 = core_5\n     core_8 <= sig_10\n     fsm_7 <= hw_15;\n   end\n   default : begin \n     auth_12 <= chip_9\n     data_19 <= rst_5\n     auth_2 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( output_status_register_6 ) == ( 7'b110x001 ) |-> fsm_20 == sig_5 && core_16 == cfg_8 && auth_4 == clk_6 ; endproperty \n property name; @(posedge cpu_clock_3) ( output_status_register_6 ) == ( 7'h26 ) |-> rx_7 == cfg_16 && clk_17 == hw_14 && auth_11 == sig_16 ; endproperty \n property name; @(posedge cpu_clock_3) ( output_status_register_6 ) == ( 7'bxxxx1x1 ) |-> data_5 == core_5 && core_8 == sig_10 && fsm_7 == hw_15 ; endproperty \n property name; ( output_status_register_6 ) != 7'b110x001 && ( output_status_register_6 ) != 7'h26 && @(posedge cpu_clock_3) ( output_status_register_6 ) != 7'bxxxx1x1  |-> auth_12 == chip_9 && data_19 == rst_5 && auth_2 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( control_input_status_13 ) \n   3'b1xx : begin\n     auth_2 <= core_7\n     chip_8 <= cfg_9;\n   end\n   default : begin \n     err_19 <= cfg_1\n     rx_7 = rst_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_11) ( control_input_status_13 ) == ( 3'b1xx ) |-> auth_2 == core_7 && chip_8 == cfg_9 ; endproperty \n property name; @(negedge mem_clock_11) ( control_input_status_13 ) != 3'b1xx  |-> err_19 == cfg_1 && rx_7 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "case ( input_ready_7 ) \n   6'bx11xxx : begin\n     sig_9 <= core_9\n     auth_9 = data_12;\n   end\n   7'h3a : begin\n     hw_12 = rst_2\n     data_13 = hw_1;\n   end\n   6'bx110xx : begin\n     clk_6 <= core_16\n     auth_12 = data_6;\n   end\n   default : begin \n     hw_4 = data_11\n     clk_9 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( input_ready_7 ) == ( 6'bx11xxx ) |-> sig_9 == core_9 && auth_9 == data_12 ; endproperty \n property name; @(negedge mem_clock_3) ( input_ready_7 ) == ( 7'h3a ) |-> hw_12 == rst_2 && data_13 == hw_1 ; endproperty \n property name; @(negedge mem_clock_3) ( input_ready_7 ) == ( 6'bx110xx ) |-> clk_6 == core_16 && auth_12 == data_6 ; endproperty \n property name; ( input_ready_7 ) != 6'bx11xxx && ( input_ready_7 ) != 7'h3a && @(negedge mem_clock_3) ( input_ready_7 ) != 6'bx110xx  |-> hw_4 == data_11 && clk_9 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( transfer_complete_10 ) \n   7'b11x11x1 : begin\n     auth_13 <= sig_18\n     auth_2 <= reg_13\n     hw_12 = rx_7;\n   end\n   6'bxx1xx1 : begin\n     cfg_9 = clk_17\n     reg_5 = cfg_2\n     rst_15 = core_11;\n   end\n   default : begin \n     reg_1 = chip_20\n     err_20 = chip_6\n     sig_19 <= clk_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( transfer_complete_10 ) == ( 7'b11x11x1 ) |-> auth_13 == sig_18 && auth_2 == reg_13 && hw_12 == rx_7 ; endproperty \n property name; @(posedge clk_in_12) ( transfer_complete_10 ) == ( 6'bxx1xx1 ) |-> cfg_9 == clk_17 && reg_5 == cfg_2 && rst_15 == core_11 ; endproperty \n property name; ( transfer_complete_10 ) != 7'b11x11x1 && @(posedge clk_in_12) ( transfer_complete_10 ) != 6'bxx1xx1  |-> reg_1 == chip_20 && err_20 == chip_6 && sig_19 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( ready_register_10 ) \n   7'b0x001x0 : begin\n     chip_2 = err_18\n     tx_18 = fsm_2\n     tx_1 <= cfg_19;\n   end\n   6'bx1x00x : begin\n     chip_9 = rst_7\n     data_18 <= rst_19\n     rx_8 = err_11;\n   end\n   default : begin \n     sig_3 <= hw_20\n     auth_12 = cfg_1\n     sig_8 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( ready_register_10 ) == ( 7'b0x001x0 ) |-> chip_2 == err_18 && tx_18 == fsm_2 && tx_1 == cfg_19 ; endproperty \n property name; @(posedge clk_signal_12) ( ready_register_10 ) == ( 6'bx1x00x ) |-> chip_9 == rst_7 && data_18 == rst_19 && rx_8 == err_11 ; endproperty \n property name; ( ready_register_10 ) != 7'b0x001x0 && @(posedge clk_signal_12) ( ready_register_10 ) != 6'bx1x00x  |-> sig_3 == hw_20 && auth_12 == cfg_1 && sig_8 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( data_in_3 ) \n   7'bx11xx1x : begin\n     hw_3 = rst_3\n     cfg_11 <= fsm_4\n     core_6 = chip_18;\n   end\n   default : begin \n     rx_5 <= sig_3\n     tx_9 <= clk_19\n     rst_19 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( data_in_3 ) == ( 7'bx11xx1x ) |-> hw_3 == rst_3 && cfg_11 == fsm_4 && core_6 == chip_18 ; endproperty \n property name; @(posedge clk_in_4) ( data_in_3 ) != 7'bx11xx1x  |-> rx_5 == sig_3 && tx_9 == clk_19 && rst_19 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( write_complete_11 ) \n   7'b0011x00 : begin\n     reg_7 <= cfg_20\n     core_11 <= clk_15\n     tx_15 <= rst_19;\n   end\n   7'h1e : begin\n     cfg_13 <= chip_8\n     fsm_14 <= hw_5\n     err_15 <= core_4;\n   end\n   default : begin \n     chip_20 <= reg_3\n     hw_7 = fsm_14\n     sig_10 = fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_9) ( write_complete_11 ) == ( 7'b0011x00 ) |-> reg_7 == cfg_20 && core_11 == clk_15 && tx_15 == rst_19 ; endproperty \n property name; @(posedge clk_enable_9) ( write_complete_11 ) == ( 7'h1e ) |-> cfg_13 == chip_8 && fsm_14 == hw_5 && err_15 == core_4 ; endproperty \n property name; ( write_complete_11 ) != 7'b0011x00 && @(posedge clk_enable_9) ( write_complete_11 ) != 7'h1e  |-> chip_20 == reg_3 && hw_7 == fsm_14 && sig_10 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "case ( status_output_18 ) \n   6'b10010x : begin\n     reg_9 = sig_9\n     reg_8 <= clk_4\n     tx_1 <= reg_1;\n   end\n   5'b1x010 : begin\n     core_19 <= fsm_6\n     rst_20 = clk_3\n     reg_18 = core_18;\n   end\n   7'hxb : begin\n     err_19 = hw_19\n     rx_12 = cfg_19\n     data_6 = chip_7;\n   end\n   default : begin \n     chip_19 <= cfg_5\n     data_17 <= auth_10\n     rst_7 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_13) ( status_output_18 ) == ( 6'b10010x ) |-> reg_9 == sig_9 && reg_8 == clk_4 && tx_1 == reg_1 ; endproperty \n property name; @(negedge clk_signal_13) ( status_output_18 ) == ( 5'b1x010 ) |-> core_19 == fsm_6 && rst_20 == clk_3 && reg_18 == core_18 ; endproperty \n property name; @(negedge clk_signal_13) ( status_output_18 ) == ( 7'hxb ) |-> err_19 == hw_19 && rx_12 == cfg_19 && data_6 == chip_7 ; endproperty \n property name; ( status_output_18 ) != 6'b10010x && ( status_output_18 ) != 5'b1x010 && @(negedge clk_signal_13) ( status_output_18 ) != 7'hxb  |-> chip_19 == cfg_5 && data_17 == auth_10 && rst_7 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_13"
    },
    {
        "Code": "case ( data_out_13 ) \n   data_8 : begin\n     chip_6 = rx_8\n     rst_18 <= err_19\n     reg_7 = chip_17;\n   end\n   6'b000x11 : begin\n     reg_4 = err_15\n     cfg_6 = hw_13\n     sig_5 <= hw_16;\n   end\n   default : begin \n     cfg_10 <= hw_6\n     rx_7 <= data_20\n     core_16 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( data_out_13 ) == ( data_8 ) |-> chip_6 == rx_8 && rst_18 == err_19 && reg_7 == chip_17 ; endproperty \n property name; @(negedge ref_clk_12) ( data_out_13 ) == ( 6'b000x11 ) |-> reg_4 == err_15 && cfg_6 == hw_13 && sig_5 == hw_16 ; endproperty \n property name; ( data_out_13 ) != data_8 && @(negedge ref_clk_12) ( data_out_13 ) != 6'b000x11  |-> cfg_10 == hw_6 && rx_7 == data_20 && core_16 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( output_register_5 ) \n   2'bx1 : begin\n     clk_1 <= data_11\n     cfg_19 = rst_7\n     data_20 <= chip_4;\n   end\n   default : begin \n     clk_7 <= chip_18\n     auth_7 <= err_2\n     reg_19 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_15) ( output_register_5 ) == ( 2'bx1 ) |-> clk_1 == data_11 && cfg_19 == rst_7 && data_20 == chip_4 ; endproperty \n property name; @(negedge pll_clk_15) ( output_register_5 ) != 2'bx1  |-> clk_7 == chip_18 && auth_7 == err_2 && reg_19 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "case ( output_data_5 ) \n   5'b1x010 : begin\n     fsm_16 <= tx_12\n     cfg_12 = auth_18;\n   end\n   7'b0x0x000 : begin\n     chip_11 <= auth_4\n     err_16 = cfg_2;\n   end\n   default : begin \n     sig_10 = hw_9\n     err_5 = fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_15) ( output_data_5 ) == ( 5'b1x010 ) |-> fsm_16 == tx_12 && cfg_12 == auth_18 ; endproperty \n property name; @(posedge main_clk_15) ( output_data_5 ) == ( 7'b0x0x000 ) |-> chip_11 == auth_4 && err_16 == cfg_2 ; endproperty \n property name; ( output_data_5 ) != 5'b1x010 && @(posedge main_clk_15) ( output_data_5 ) != 7'b0x0x000  |-> sig_10 == hw_9 && err_5 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'b0x1x01x : begin\n     cfg_1 = err_3\n     reg_7 = data_16\n     hw_3 = auth_13;\n   end\n   4'b1110 : begin\n     auth_19 <= rst_5\n     cfg_13 = err_12\n     sig_5 = auth_2;\n   end\n   default : begin \n     core_18 <= sig_18\n     sig_11 = tx_19\n     auth_9 <= sig_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_9) ( control_valid_3 ) == ( 7'b0x1x01x ) |-> cfg_1 == err_3 && reg_7 == data_16 && hw_3 == auth_13 ; endproperty \n property name; @(posedge sys_clk_9) ( control_valid_3 ) == ( 4'b1110 ) |-> auth_19 == rst_5 && cfg_13 == err_12 && sig_5 == auth_2 ; endproperty \n property name; ( control_valid_3 ) != 7'b0x1x01x && @(posedge sys_clk_9) ( control_valid_3 ) != 4'b1110  |-> core_18 == sig_18 && sig_11 == tx_19 && auth_9 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "case ( status_output_3 ) \n   6'b1x1x10 : begin\n     reg_18 = fsm_17\n     rx_1 <= auth_8;\n   end\n   default : begin \n     auth_11 = data_6\n     core_9 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( status_output_3 ) == ( 6'b1x1x10 ) |-> reg_18 == fsm_17 && rx_1 == auth_8 ; endproperty \n property name; @(negedge pll_clk_3) ( status_output_3 ) != 6'b1x1x10  |-> auth_11 == data_6 && core_9 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( status_flag_18 ) \n   5'bx00x1 : begin\n     clk_7 = fsm_8\n     data_19 <= hw_19\n     data_1 <= rx_19;\n   end\n   7'b1011001 : begin\n     chip_2 = rx_14\n     core_19 <= cfg_7\n     cfg_5 = sig_8;\n   end\n   6'b011000 : begin\n     tx_9 = sig_11\n     err_1 = core_6\n     rx_1 <= hw_10;\n   end\n   default : begin \n     rst_17 = tx_17\n     hw_18 = rx_3\n     tx_13 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( status_flag_18 ) == ( 5'bx00x1 ) |-> clk_7 == fsm_8 && data_19 == hw_19 && data_1 == rx_19 ; endproperty \n property name; @(posedge async_clk_11) ( status_flag_18 ) == ( 7'b1011001 ) |-> chip_2 == rx_14 && core_19 == cfg_7 && cfg_5 == sig_8 ; endproperty \n property name; @(posedge async_clk_11) ( status_flag_18 ) == ( 6'b011000 ) |-> tx_9 == sig_11 && err_1 == core_6 && rx_1 == hw_10 ; endproperty \n property name; ( status_flag_18 ) != 5'bx00x1 && ( status_flag_18 ) != 7'b1011001 && @(posedge async_clk_11) ( status_flag_18 ) != 6'b011000  |-> rst_17 == tx_17 && hw_18 == rx_3 && tx_13 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( flag_register_13 ) \n   6'b01000x : begin\n     core_15 <= cfg_2\n     hw_11 <= rx_20;\n   end\n   4'b0x11 : begin\n     rst_8 <= core_12\n     hw_7 <= fsm_20;\n   end\n   default : begin \n     fsm_8 = hw_12\n     reg_14 <= rst_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_19) ( flag_register_13 ) == ( 6'b01000x ) |-> core_15 == cfg_2 && hw_11 == rx_20 ; endproperty \n property name; @(negedge bus_clock_19) ( flag_register_13 ) == ( 4'b0x11 ) |-> rst_8 == core_12 && hw_7 == fsm_20 ; endproperty \n property name; ( flag_register_13 ) != 6'b01000x && @(negedge bus_clock_19) ( flag_register_13 ) != 4'b0x11  |-> fsm_8 == hw_12 && reg_14 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   rx_18 : begin\n     clk_14 <= rst_20\n     tx_16 = tx_7;\n   end\n   7'b0110101 : begin\n     data_16 = auth_16\n     rx_13 <= fsm_16;\n   end\n   6'b001x11 : begin\n     chip_10 = core_11\n     reg_3 = err_6;\n   end\n   default : begin \n     clk_9 <= cfg_4\n     fsm_12 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_19) ( input_buffer_11 ) == ( rx_18 ) |-> clk_14 == rst_20 && tx_16 == tx_7 ; endproperty \n property name; @(negedge clk_osc_19) ( input_buffer_11 ) == ( 7'b0110101 ) |-> data_16 == auth_16 && rx_13 == fsm_16 ; endproperty \n property name; @(negedge clk_osc_19) ( input_buffer_11 ) == ( 6'b001x11 ) |-> chip_10 == core_11 && reg_3 == err_6 ; endproperty \n property name; ( input_buffer_11 ) != rx_18 && ( input_buffer_11 ) != 7'b0110101 && @(negedge clk_osc_19) ( input_buffer_11 ) != 6'b001x11  |-> clk_9 == cfg_4 && fsm_12 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   6'b11xx10 : begin\n     fsm_20 = sig_10\n     clk_13 = reg_12;\n   end\n   6'hf : begin\n     data_14 <= clk_12\n     chip_10 <= tx_3;\n   end\n   default : begin \n     chip_4 <= auth_6\n     rst_12 = data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( ready_signal_3 ) == ( 6'b11xx10 ) |-> fsm_20 == sig_10 && clk_13 == reg_12 ; endproperty \n property name; @(posedge cpu_clock_1) ( ready_signal_3 ) == ( 6'hf ) |-> data_14 == clk_12 && chip_10 == tx_3 ; endproperty \n property name; ( ready_signal_3 ) != 6'b11xx10 && @(posedge cpu_clock_1) ( ready_signal_3 ) != 6'hf  |-> chip_4 == auth_6 && rst_12 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   7'b1x11111 : begin\n     core_6 <= data_17\n     err_2 <= reg_10;\n   end\n   6'h3 : begin\n     hw_5 <= reg_8\n     err_12 = err_15;\n   end\n   default : begin \n     chip_11 = fsm_5\n     cfg_14 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_12) ( status_output_buffer_15 ) == ( 7'b1x11111 ) |-> core_6 == data_17 && err_2 == reg_10 ; endproperty \n property name; @(negedge main_clk_12) ( status_output_buffer_15 ) == ( 6'h3 ) |-> hw_5 == reg_8 && err_12 == err_15 ; endproperty \n property name; ( status_output_buffer_15 ) != 7'b1x11111 && @(negedge main_clk_12) ( status_output_buffer_15 ) != 6'h3  |-> chip_11 == fsm_5 && cfg_14 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "case ( instruction_buffer_17 ) \n   7'b1x10xxx : begin\n     data_8 <= rst_4\n     fsm_18 = cfg_4;\n   end\n   7'b0xx10x0 : begin\n     auth_6 <= chip_18\n     clk_20 <= rst_13;\n   end\n   4'bx00x : begin\n     rx_6 <= reg_10\n     fsm_16 <= err_17;\n   end\n   default : begin \n     rx_13 = fsm_19\n     core_4 = core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( instruction_buffer_17 ) == ( 7'b1x10xxx ) |-> data_8 == rst_4 && fsm_18 == cfg_4 ; endproperty \n property name; @(negedge bus_clock_15) ( instruction_buffer_17 ) == ( 7'b0xx10x0 ) |-> auth_6 == chip_18 && clk_20 == rst_13 ; endproperty \n property name; @(negedge bus_clock_15) ( instruction_buffer_17 ) == ( 4'bx00x ) |-> rx_6 == reg_10 && fsm_16 == err_17 ; endproperty \n property name; ( instruction_buffer_17 ) != 7'b1x10xxx && ( instruction_buffer_17 ) != 7'b0xx10x0 && @(negedge bus_clock_15) ( instruction_buffer_17 ) != 4'bx00x  |-> rx_13 == fsm_19 && core_4 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( control_data_11 ) \n   6'b001001 : begin\n     clk_20 <= auth_19\n     tx_2 = tx_12;\n   end\n   default : begin \n     chip_7 = err_10\n     data_15 = core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( control_data_11 ) == ( 6'b001001 ) |-> clk_20 == auth_19 && tx_2 == tx_12 ; endproperty \n property name; @(posedge clock_ctrl_2) ( control_data_11 ) != 6'b001001  |-> chip_7 == err_10 && data_15 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( command_status_16 ) \n   6'he : begin\n     auth_18 = tx_12\n     clk_10 = cfg_16\n     core_17 = hw_4;\n   end\n   5'b000xx : begin\n     err_16 <= hw_18\n     reg_16 = err_9\n     hw_14 <= rx_20;\n   end\n   5'b00x00 : begin\n     reg_20 <= chip_16\n     auth_19 = auth_3\n     chip_6 <= core_15;\n   end\n   default : begin \n     chip_20 = hw_1\n     clk_20 = rx_6\n     err_13 = core_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( command_status_16 ) == ( 6'he ) |-> auth_18 == tx_12 && clk_10 == cfg_16 && core_17 == hw_4 ; endproperty \n property name; @(negedge fast_clk_16) ( command_status_16 ) == ( 5'b000xx ) |-> err_16 == hw_18 && reg_16 == err_9 && hw_14 == rx_20 ; endproperty \n property name; @(negedge fast_clk_16) ( command_status_16 ) == ( 5'b00x00 ) |-> reg_20 == chip_16 && auth_19 == auth_3 && chip_6 == core_15 ; endproperty \n property name; ( command_status_16 ) != 6'he && ( command_status_16 ) != 5'b000xx && @(negedge fast_clk_16) ( command_status_16 ) != 5'b00x00  |-> chip_20 == hw_1 && clk_20 == rx_6 && err_13 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( control_output_16 ) \n   7'h3a : begin\n     err_6 <= hw_10\n     sig_5 <= hw_13;\n   end\n   default : begin \n     fsm_12 <= rst_6\n     rst_7 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_15) ( control_output_16 ) == ( 7'h3a ) |-> err_6 == hw_10 && sig_5 == hw_13 ; endproperty \n property name; @(negedge clk_in_15) ( control_output_16 ) != 7'h3a  |-> fsm_12 == rst_6 && rst_7 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_15"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   7'bx010111 : begin\n     data_11 <= cfg_8\n     rst_15 <= core_1\n     sig_11 <= tx_15;\n   end\n   clk_1 : begin\n     data_8 <= auth_9\n     rst_3 <= tx_7\n     core_15 <= data_14;\n   end\n   default : begin \n     auth_2 <= clk_9\n     data_16 = rx_1\n     hw_18 = fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_9) ( input_status_register_12 ) == ( 7'bx010111 ) |-> data_11 == cfg_8 && rst_15 == core_1 && sig_11 == tx_15 ; endproperty \n property name; @(negedge fast_clk_9) ( input_status_register_12 ) == ( clk_1 ) |-> data_8 == auth_9 && rst_3 == tx_7 && core_15 == data_14 ; endproperty \n property name; ( input_status_register_12 ) != 7'bx010111 && @(negedge fast_clk_9) ( input_status_register_12 ) != clk_1  |-> auth_2 == clk_9 && data_16 == rx_1 && hw_18 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_9"
    },
    {
        "Code": "case ( status_flag_10 ) \n   7'h77 : begin\n     cfg_20 = cfg_1\n     cfg_3 = data_1;\n   end\n   6'b100000 : begin\n     tx_20 = data_15\n     cfg_10 = sig_11;\n   end\n   7'b10xxx0x : begin\n     tx_17 <= tx_3\n     hw_8 = reg_2;\n   end\n   default : begin \n     sig_11 <= chip_7\n     fsm_3 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( status_flag_10 ) == ( 7'h77 ) |-> cfg_20 == cfg_1 && cfg_3 == data_1 ; endproperty \n property name; @(posedge clk_osc_15) ( status_flag_10 ) == ( 6'b100000 ) |-> tx_20 == data_15 && cfg_10 == sig_11 ; endproperty \n property name; @(posedge clk_osc_15) ( status_flag_10 ) == ( 7'b10xxx0x ) |-> tx_17 == tx_3 && hw_8 == reg_2 ; endproperty \n property name; ( status_flag_10 ) != 7'h77 && ( status_flag_10 ) != 6'b100000 && @(posedge clk_osc_15) ( status_flag_10 ) != 7'b10xxx0x  |-> sig_11 == chip_7 && fsm_3 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   6'h2c : begin\n     hw_1 <= core_16\n     data_2 <= core_19;\n   end\n   default : begin \n     rx_4 <= err_3\n     err_2 <= err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_15) ( ready_signal_7 ) == ( 6'h2c ) |-> hw_1 == core_16 && data_2 == core_19 ; endproperty \n property name; @(negedge mem_clock_15) ( ready_signal_7 ) != 6'h2c  |-> rx_4 == err_3 && err_2 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "case ( control_input_status_7 ) \n   5'b0xx00 : begin\n     core_19 <= hw_16\n     clk_10 = core_11\n     sig_18 = clk_14;\n   end\n   7'h2 : begin\n     hw_13 = reg_4\n     rx_13 = sig_6\n     fsm_4 <= cfg_15;\n   end\n   default : begin \n     data_2 <= sig_10\n     core_4 <= fsm_3\n     clk_14 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( control_input_status_7 ) == ( 5'b0xx00 ) |-> core_19 == hw_16 && clk_10 == core_11 && sig_18 == clk_14 ; endproperty \n property name; @(negedge bus_clock_15) ( control_input_status_7 ) == ( 7'h2 ) |-> hw_13 == reg_4 && rx_13 == sig_6 && fsm_4 == cfg_15 ; endproperty \n property name; ( control_input_status_7 ) != 5'b0xx00 && @(negedge bus_clock_15) ( control_input_status_7 ) != 7'h2  |-> data_2 == sig_10 && core_4 == fsm_3 && clk_14 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( error_flag_19 ) \n   7'b01000xx : begin\n     fsm_1 = auth_1\n     data_10 <= reg_2;\n   end\n   6'b001110 : begin\n     core_1 = rx_13\n     clk_7 = err_8;\n   end\n   6'h2e : begin\n     rst_17 <= data_20\n     rst_10 <= err_9;\n   end\n   default : begin \n     core_19 = sig_11\n     fsm_17 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( error_flag_19 ) == ( 7'b01000xx ) |-> fsm_1 == auth_1 && data_10 == reg_2 ; endproperty \n property name; @(posedge core_clock_6) ( error_flag_19 ) == ( 6'b001110 ) |-> core_1 == rx_13 && clk_7 == err_8 ; endproperty \n property name; @(posedge core_clock_6) ( error_flag_19 ) == ( 6'h2e ) |-> rst_17 == data_20 && rst_10 == err_9 ; endproperty \n property name; ( error_flag_19 ) != 7'b01000xx && ( error_flag_19 ) != 6'b001110 && @(posedge core_clock_6) ( error_flag_19 ) != 6'h2e  |-> core_19 == sig_11 && fsm_17 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( control_register_status_18 ) \n   7'b1x0x1xx : begin\n     rst_20 <= rx_3\n     rx_6 = clk_6\n     rx_9 <= core_3;\n   end\n   default : begin \n     tx_13 = err_18\n     rst_2 <= sig_13\n     rst_10 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( control_register_status_18 ) == ( 7'b1x0x1xx ) |-> rst_20 == rx_3 && rx_6 == clk_6 && rx_9 == core_3 ; endproperty \n property name; @(negedge fast_clk_5) ( control_register_status_18 ) != 7'b1x0x1xx  |-> tx_13 == err_18 && rst_2 == sig_13 && rst_10 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   7'b101xx00 : begin\n     core_17 = clk_8\n     fsm_19 = err_2\n     tx_12 <= reg_8;\n   end\n   7'h28 : begin\n     hw_14 = core_11\n     auth_12 = chip_15\n     fsm_2 = hw_17;\n   end\n   default : begin \n     cfg_7 = rst_16\n     core_15 <= cfg_11\n     cfg_4 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_6) ( data_buffer_status_2 ) == ( 7'b101xx00 ) |-> core_17 == clk_8 && fsm_19 == err_2 && tx_12 == reg_8 ; endproperty \n property name; @(negedge bus_clock_6) ( data_buffer_status_2 ) == ( 7'h28 ) |-> hw_14 == core_11 && auth_12 == chip_15 && fsm_2 == hw_17 ; endproperty \n property name; ( data_buffer_status_2 ) != 7'b101xx00 && @(negedge bus_clock_6) ( data_buffer_status_2 ) != 7'h28  |-> cfg_7 == rst_16 && core_15 == cfg_11 && cfg_4 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_6"
    },
    {
        "Code": "case ( interrupt_control_12 ) \n   7'h3 : begin\n     sig_9 <= auth_1\n     hw_17 = tx_20;\n   end\n   7'bx0x1xxx : begin\n     clk_5 = hw_14\n     reg_3 = err_13;\n   end\n   default : begin \n     cfg_20 = auth_4\n     reg_5 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( interrupt_control_12 ) == ( 7'h3 ) |-> sig_9 == auth_1 && hw_17 == tx_20 ; endproperty \n property name; @(negedge async_clk_7) ( interrupt_control_12 ) == ( 7'bx0x1xxx ) |-> clk_5 == hw_14 && reg_3 == err_13 ; endproperty \n property name; ( interrupt_control_12 ) != 7'h3 && @(negedge async_clk_7) ( interrupt_control_12 ) != 7'bx0x1xxx  |-> cfg_20 == auth_4 && reg_5 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( input_data_8 ) \n   7'b01x00xx : begin\n     cfg_9 = hw_17\n     auth_18 = clk_15\n     sig_9 = auth_8;\n   end\n   7'b1x1011x : begin\n     reg_7 <= core_10\n     sig_16 = cfg_13\n     clk_20 <= hw_5;\n   end\n   6'h8 : begin\n     rst_14 <= tx_7\n     rst_10 <= chip_9\n     fsm_10 <= rst_4;\n   end\n   default : begin \n     rx_3 <= hw_19\n     reg_3 = cfg_1\n     cfg_12 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( input_data_8 ) == ( 7'b01x00xx ) |-> cfg_9 == hw_17 && auth_18 == clk_15 && sig_9 == auth_8 ; endproperty \n property name; @(posedge async_clk_8) ( input_data_8 ) == ( 7'b1x1011x ) |-> reg_7 == core_10 && sig_16 == cfg_13 && clk_20 == hw_5 ; endproperty \n property name; @(posedge async_clk_8) ( input_data_8 ) == ( 6'h8 ) |-> rst_14 == tx_7 && rst_10 == chip_9 && fsm_10 == rst_4 ; endproperty \n property name; ( input_data_8 ) != 7'b01x00xx && ( input_data_8 ) != 7'b1x1011x && @(posedge async_clk_8) ( input_data_8 ) != 6'h8  |-> rx_3 == hw_19 && reg_3 == cfg_1 && cfg_12 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( error_flag_5 ) \n   6'b011110 : begin\n     chip_7 = sig_3\n     hw_15 = sig_14;\n   end\n   default : begin \n     tx_8 <= err_11\n     err_6 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_5) ( error_flag_5 ) == ( 6'b011110 ) |-> chip_7 == sig_3 && hw_15 == sig_14 ; endproperty \n property name; @(posedge clk_in_5) ( error_flag_5 ) != 6'b011110  |-> tx_8 == err_11 && err_6 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "case ( flag_control_19 ) \n   7'b11x0111 : begin\n     rst_20 <= auth_13\n     err_12 <= fsm_2;\n   end\n   7'b1x1111x : begin\n     chip_3 = cfg_7\n     core_7 = tx_3;\n   end\n   default : begin \n     cfg_20 = core_1\n     sig_1 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_5) ( flag_control_19 ) == ( 7'b11x0111 ) |-> rst_20 == auth_13 && err_12 == fsm_2 ; endproperty \n property name; @(negedge bus_clock_5) ( flag_control_19 ) == ( 7'b1x1111x ) |-> chip_3 == cfg_7 && core_7 == tx_3 ; endproperty \n property name; ( flag_control_19 ) != 7'b11x0111 && @(negedge bus_clock_5) ( flag_control_19 ) != 7'b1x1111x  |-> cfg_20 == core_1 && sig_1 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "case ( status_register_status_18 ) \n   7'bx00x1xx : begin\n     rst_16 <= auth_9\n     chip_5 = core_4\n     reg_13 <= hw_12;\n   end\n   7'b1x1x001 : begin\n     auth_8 = chip_9\n     rx_1 = tx_12\n     err_7 = sig_7;\n   end\n   3'h6 : begin\n     chip_10 = auth_11\n     fsm_18 = reg_2\n     chip_18 = rx_7;\n   end\n   default : begin \n     rx_10 <= auth_6\n     sig_5 = rst_14\n     cfg_17 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( status_register_status_18 ) == ( 7'bx00x1xx ) |-> rst_16 == auth_9 && chip_5 == core_4 && reg_13 == hw_12 ; endproperty \n property name; @(negedge clk_reset_7) ( status_register_status_18 ) == ( 7'b1x1x001 ) |-> auth_8 == chip_9 && rx_1 == tx_12 && err_7 == sig_7 ; endproperty \n property name; @(negedge clk_reset_7) ( status_register_status_18 ) == ( 3'h6 ) |-> chip_10 == auth_11 && fsm_18 == reg_2 && chip_18 == rx_7 ; endproperty \n property name; ( status_register_status_18 ) != 7'bx00x1xx && ( status_register_status_18 ) != 7'b1x1x001 && @(negedge clk_reset_7) ( status_register_status_18 ) != 3'h6  |-> rx_10 == auth_6 && sig_5 == rst_14 && cfg_17 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( control_buffer_20 ) \n   7'b1xx111x : begin\n     hw_7 = sig_15\n     reg_17 = core_12;\n   end\n   7'b0101001 : begin\n     rx_18 = reg_8\n     rx_7 <= rst_19;\n   end\n   default : begin \n     reg_4 <= data_14\n     cfg_17 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( control_buffer_20 ) == ( 7'b1xx111x ) |-> hw_7 == sig_15 && reg_17 == core_12 ; endproperty \n property name; @(posedge bus_clock_16) ( control_buffer_20 ) == ( 7'b0101001 ) |-> rx_18 == reg_8 && rx_7 == rst_19 ; endproperty \n property name; ( control_buffer_20 ) != 7'b1xx111x && @(posedge bus_clock_16) ( control_buffer_20 ) != 7'b0101001  |-> reg_4 == data_14 && cfg_17 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( data_ready_5 ) \n   6'b10010x : begin\n     core_7 = rx_4\n     fsm_12 <= clk_6;\n   end\n   7'b0100010 : begin\n     err_18 = cfg_2\n     data_12 = rst_5;\n   end\n   6'bx11100 : begin\n     sig_15 <= cfg_3\n     reg_19 <= chip_5;\n   end\n   default : begin \n     core_10 <= core_9\n     tx_11 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( data_ready_5 ) == ( 6'b10010x ) |-> core_7 == rx_4 && fsm_12 == clk_6 ; endproperty \n property name; @(negedge pll_clk_8) ( data_ready_5 ) == ( 7'b0100010 ) |-> err_18 == cfg_2 && data_12 == rst_5 ; endproperty \n property name; @(negedge pll_clk_8) ( data_ready_5 ) == ( 6'bx11100 ) |-> sig_15 == cfg_3 && reg_19 == chip_5 ; endproperty \n property name; ( data_ready_5 ) != 6'b10010x && ( data_ready_5 ) != 7'b0100010 && @(negedge pll_clk_8) ( data_ready_5 ) != 6'bx11100  |-> core_10 == core_9 && tx_11 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( output_status_19 ) \n   7'b1000011 : begin\n     rst_11 = fsm_11\n     err_9 = fsm_6\n     clk_11 = hw_2;\n   end\n   default : begin \n     data_20 <= sig_11\n     err_14 <= fsm_15\n     hw_8 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_15) ( output_status_19 ) == ( 7'b1000011 ) |-> rst_11 == fsm_11 && err_9 == fsm_6 && clk_11 == hw_2 ; endproperty \n property name; @(posedge mem_clock_15) ( output_status_19 ) != 7'b1000011  |-> data_20 == sig_11 && err_14 == fsm_15 && hw_8 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_15"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   5'b10xx1 : begin\n     clk_19 <= data_6\n     fsm_19 = auth_5\n     err_11 = cfg_7;\n   end\n   6'b001101 : begin\n     chip_12 = fsm_7\n     auth_7 <= chip_9\n     core_11 <= rst_13;\n   end\n   default : begin \n     cfg_19 <= sig_12\n     err_2 = reg_18\n     rx_18 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_7) ( acknowledge_14 ) == ( 5'b10xx1 ) |-> clk_19 == data_6 && fsm_19 == auth_5 && err_11 == cfg_7 ; endproperty \n property name; @(posedge clock_source_7) ( acknowledge_14 ) == ( 6'b001101 ) |-> chip_12 == fsm_7 && auth_7 == chip_9 && core_11 == rst_13 ; endproperty \n property name; ( acknowledge_14 ) != 5'b10xx1 && @(posedge clock_source_7) ( acknowledge_14 ) != 6'b001101  |-> cfg_19 == sig_12 && err_2 == reg_18 && rx_18 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_7"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'b10xx101 : begin\n     clk_7 <= tx_5\n     core_19 <= auth_15\n     rst_6 = cfg_3;\n   end\n   default : begin \n     chip_15 <= err_10\n     rx_19 = err_8\n     err_18 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_6) ( instruction_buffer_5 ) == ( 7'b10xx101 ) |-> clk_7 == tx_5 && core_19 == auth_15 && rst_6 == cfg_3 ; endproperty \n property name; @(negedge clock_div_6) ( instruction_buffer_5 ) != 7'b10xx101  |-> chip_15 == err_10 && rx_19 == err_8 && err_18 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "case ( input_status_7 ) \n   cfg_9 : begin\n     hw_9 <= err_14\n     rx_2 = core_9\n     auth_2 <= hw_10;\n   end\n   7'b0xx1011 : begin\n     core_11 = auth_8\n     chip_1 = rx_7\n     rx_4 = rst_8;\n   end\n   default : begin \n     core_7 <= fsm_14\n     tx_9 = core_8\n     fsm_16 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_20) ( input_status_7 ) == ( cfg_9 ) |-> hw_9 == err_14 && rx_2 == core_9 && auth_2 == hw_10 ; endproperty \n property name; @(posedge main_clk_20) ( input_status_7 ) == ( 7'b0xx1011 ) |-> core_11 == auth_8 && chip_1 == rx_7 && rx_4 == rst_8 ; endproperty \n property name; ( input_status_7 ) != cfg_9 && @(posedge main_clk_20) ( input_status_7 ) != 7'b0xx1011  |-> core_7 == fsm_14 && tx_9 == core_8 && fsm_16 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "case ( data_in_1 ) \n   7'b1001xx1 : begin\n     hw_6 = core_14\n     tx_19 <= reg_17\n     cfg_3 = clk_5;\n   end\n   7'bx100110 : begin\n     rst_10 = data_6\n     rx_20 = rst_8\n     cfg_17 = hw_2;\n   end\n   default : begin \n     fsm_11 = core_4\n     err_8 <= rst_7\n     rst_17 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_3) ( data_in_1 ) == ( 7'b1001xx1 ) |-> hw_6 == core_14 && tx_19 == reg_17 && cfg_3 == clk_5 ; endproperty \n property name; @(posedge clock_div_3) ( data_in_1 ) == ( 7'bx100110 ) |-> rst_10 == data_6 && rx_20 == rst_8 && cfg_17 == hw_2 ; endproperty \n property name; ( data_in_1 ) != 7'b1001xx1 && @(posedge clock_div_3) ( data_in_1 ) != 7'bx100110  |-> fsm_11 == core_4 && err_8 == rst_7 && rst_17 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "case ( output_register_6 ) \n   5'ha : begin\n     auth_12 <= chip_18\n     sig_6 <= fsm_15;\n   end\n   7'b0101001 : begin\n     tx_4 = rst_20\n     reg_20 = rx_16;\n   end\n   5'bx0x00 : begin\n     fsm_4 = hw_4\n     auth_6 <= clk_8;\n   end\n   default : begin \n     cfg_19 = fsm_14\n     rst_8 <= cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_9) ( output_register_6 ) == ( 5'ha ) |-> auth_12 == chip_18 && sig_6 == fsm_15 ; endproperty \n property name; @(negedge cpu_clock_9) ( output_register_6 ) == ( 7'b0101001 ) |-> tx_4 == rst_20 && reg_20 == rx_16 ; endproperty \n property name; @(negedge cpu_clock_9) ( output_register_6 ) == ( 5'bx0x00 ) |-> fsm_4 == hw_4 && auth_6 == clk_8 ; endproperty \n property name; ( output_register_6 ) != 5'ha && ( output_register_6 ) != 7'b0101001 && @(negedge cpu_clock_9) ( output_register_6 ) != 5'bx0x00  |-> cfg_19 == fsm_14 && rst_8 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "case ( control_status_buffer_17 ) \n   7'h78 : begin\n     data_11 <= fsm_1\n     clk_4 = fsm_18\n     err_6 <= rst_18;\n   end\n   default : begin \n     tx_20 <= rx_15\n     chip_9 = rst_1\n     sig_2 = tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_20) ( control_status_buffer_17 ) == ( 7'h78 ) |-> data_11 == fsm_1 && clk_4 == fsm_18 && err_6 == rst_18 ; endproperty \n property name; @(negedge clk_gen_20) ( control_status_buffer_17 ) != 7'h78  |-> tx_20 == rx_15 && chip_9 == rst_1 && sig_2 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_20"
    },
    {
        "Code": "case ( ready_signal_18 ) \n   7'h51 : begin\n     data_18 = core_8\n     cfg_7 <= err_13;\n   end\n   default : begin \n     fsm_2 <= cfg_1\n     cfg_14 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_12) ( ready_signal_18 ) == ( 7'h51 ) |-> data_18 == core_8 && cfg_7 == err_13 ; endproperty \n property name; @(negedge sys_clk_12) ( ready_signal_18 ) != 7'h51  |-> fsm_2 == cfg_1 && cfg_14 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "case ( control_status_1 ) \n   7'b1x01100 : begin\n     reg_7 = tx_17\n     sig_15 = auth_20\n     rx_20 <= cfg_10;\n   end\n   6'b101x11 : begin\n     auth_15 <= clk_1\n     fsm_4 = rx_17\n     rx_15 <= tx_1;\n   end\n   6'b0x0x1x : begin\n     data_5 = fsm_18\n     cfg_17 <= rx_8\n     sig_13 = err_2;\n   end\n   default : begin \n     clk_19 <= sig_10\n     rst_20 <= auth_1\n     clk_5 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_12) ( control_status_1 ) == ( 7'b1x01100 ) |-> reg_7 == tx_17 && sig_15 == auth_20 && rx_20 == cfg_10 ; endproperty \n property name; @(posedge clock_ctrl_12) ( control_status_1 ) == ( 6'b101x11 ) |-> auth_15 == clk_1 && fsm_4 == rx_17 && rx_15 == tx_1 ; endproperty \n property name; @(posedge clock_ctrl_12) ( control_status_1 ) == ( 6'b0x0x1x ) |-> data_5 == fsm_18 && cfg_17 == rx_8 && sig_13 == err_2 ; endproperty \n property name; ( control_status_1 ) != 7'b1x01100 && ( control_status_1 ) != 6'b101x11 && @(posedge clock_ctrl_12) ( control_status_1 ) != 6'b0x0x1x  |-> clk_19 == sig_10 && rst_20 == auth_1 && clk_5 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_12"
    },
    {
        "Code": "case ( data_control_status_3 ) \n   6'bxx01x1 : begin\n     data_13 <= tx_11\n     tx_10 = rx_13;\n   end\n   7'b0111001 : begin\n     cfg_20 <= tx_8\n     rst_3 = reg_20;\n   end\n   5'b10111 : begin\n     auth_17 = clk_3\n     rx_11 = cfg_4;\n   end\n   default : begin \n     auth_5 = tx_18\n     rst_20 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_14) ( data_control_status_3 ) == ( 6'bxx01x1 ) |-> data_13 == tx_11 && tx_10 == rx_13 ; endproperty \n property name; @(posedge sys_clk_14) ( data_control_status_3 ) == ( 7'b0111001 ) |-> cfg_20 == tx_8 && rst_3 == reg_20 ; endproperty \n property name; @(posedge sys_clk_14) ( data_control_status_3 ) == ( 5'b10111 ) |-> auth_17 == clk_3 && rx_11 == cfg_4 ; endproperty \n property name; ( data_control_status_3 ) != 6'bxx01x1 && ( data_control_status_3 ) != 7'b0111001 && @(posedge sys_clk_14) ( data_control_status_3 ) != 5'b10111  |-> auth_5 == tx_18 && rst_20 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "case ( busy_signal_18 ) \n   7'b0011x11 : begin\n     auth_14 <= auth_1\n     chip_7 <= err_18\n     rx_4 <= clk_2;\n   end\n   7'b101xxx0 : begin\n     rx_15 = cfg_19\n     data_5 = rx_8\n     fsm_8 = rx_6;\n   end\n   default : begin \n     chip_3 = auth_3\n     reg_5 = reg_17\n     sig_14 = clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( busy_signal_18 ) == ( 7'b0011x11 ) |-> auth_14 == auth_1 && chip_7 == err_18 && rx_4 == clk_2 ; endproperty \n property name; @(negedge sys_clk_8) ( busy_signal_18 ) == ( 7'b101xxx0 ) |-> rx_15 == cfg_19 && data_5 == rx_8 && fsm_8 == rx_6 ; endproperty \n property name; ( busy_signal_18 ) != 7'b0011x11 && @(negedge sys_clk_8) ( busy_signal_18 ) != 7'b101xxx0  |-> chip_3 == auth_3 && reg_5 == reg_17 && sig_14 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( control_valid_20 ) \n   7'b1000101 : begin\n     rst_9 <= cfg_4\n     cfg_18 <= err_2\n     cfg_2 <= rst_12;\n   end\n   7'b10x0x10 : begin\n     clk_2 <= clk_7\n     core_20 = sig_15\n     err_8 = tx_4;\n   end\n   default : begin \n     sig_1 <= reg_19\n     data_12 <= chip_15\n     cfg_8 <= clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( control_valid_20 ) == ( 7'b1000101 ) |-> rst_9 == cfg_4 && cfg_18 == err_2 && cfg_2 == rst_12 ; endproperty \n property name; @(negedge main_clk_16) ( control_valid_20 ) == ( 7'b10x0x10 ) |-> clk_2 == clk_7 && core_20 == sig_15 && err_8 == tx_4 ; endproperty \n property name; ( control_valid_20 ) != 7'b1000101 && @(negedge main_clk_16) ( control_valid_20 ) != 7'b10x0x10  |-> sig_1 == reg_19 && data_12 == chip_15 && cfg_8 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( input_ready_20 ) \n   6'bx1xx0x : begin\n     chip_7 = err_2\n     reg_2 <= rst_17;\n   end\n   default : begin \n     hw_12 <= reg_9\n     reg_20 <= rx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_19) ( input_ready_20 ) == ( 6'bx1xx0x ) |-> chip_7 == err_2 && reg_2 == rst_17 ; endproperty \n property name; @(posedge fast_clk_19) ( input_ready_20 ) != 6'bx1xx0x  |-> hw_12 == reg_9 && reg_20 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_19"
    },
    {
        "Code": "case ( data_register_6 ) \n   6'b1x0000 : begin\n     err_12 = auth_16\n     clk_13 <= rx_15;\n   end\n   7'bxxx1001 : begin\n     hw_18 <= fsm_1\n     sig_13 = hw_6;\n   end\n   7'b1001000 : begin\n     auth_8 <= rx_16\n     cfg_13 <= data_2;\n   end\n   default : begin \n     data_11 <= core_7\n     clk_18 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_9) ( data_register_6 ) == ( 6'b1x0000 ) |-> err_12 == auth_16 && clk_13 == rx_15 ; endproperty \n property name; @(negedge main_clk_9) ( data_register_6 ) == ( 7'bxxx1001 ) |-> hw_18 == fsm_1 && sig_13 == hw_6 ; endproperty \n property name; @(negedge main_clk_9) ( data_register_6 ) == ( 7'b1001000 ) |-> auth_8 == rx_16 && cfg_13 == data_2 ; endproperty \n property name; ( data_register_6 ) != 6'b1x0000 && ( data_register_6 ) != 7'bxxx1001 && @(negedge main_clk_9) ( data_register_6 ) != 7'b1001000  |-> data_11 == core_7 && clk_18 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   5'hc : begin\n     cfg_18 = cfg_13\n     core_14 = reg_5\n     auth_10 <= clk_20;\n   end\n   default : begin \n     tx_11 <= fsm_16\n     rx_18 <= hw_6\n     err_1 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( output_buffer_status_2 ) == ( 5'hc ) |-> cfg_18 == cfg_13 && core_14 == reg_5 && auth_10 == clk_20 ; endproperty \n property name; @(posedge clk_in_1) ( output_buffer_status_2 ) != 5'hc  |-> tx_11 == fsm_16 && rx_18 == hw_6 && err_1 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( control_data_14 ) \n   3'b0xx : begin\n     tx_9 <= clk_15\n     clk_20 = fsm_11;\n   end\n   7'h32 : begin\n     hw_8 = core_16\n     auth_20 = rst_5;\n   end\n   5'b11x10 : begin\n     core_6 = chip_9\n     sig_15 = data_6;\n   end\n   default : begin \n     rst_16 = auth_7\n     hw_10 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_7) ( control_data_14 ) == ( 3'b0xx ) |-> tx_9 == clk_15 && clk_20 == fsm_11 ; endproperty \n property name; @(negedge clock_ctrl_7) ( control_data_14 ) == ( 7'h32 ) |-> hw_8 == core_16 && auth_20 == rst_5 ; endproperty \n property name; @(negedge clock_ctrl_7) ( control_data_14 ) == ( 5'b11x10 ) |-> core_6 == chip_9 && sig_15 == data_6 ; endproperty \n property name; ( control_data_14 ) != 3'b0xx && ( control_data_14 ) != 7'h32 && @(negedge clock_ctrl_7) ( control_data_14 ) != 5'b11x10  |-> rst_16 == auth_7 && hw_10 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "case ( data_status_register_15 ) \n   6'b0x0x10 : begin\n     tx_8 <= core_13\n     hw_11 <= reg_15\n     core_15 = auth_14;\n   end\n   2'bx1 : begin\n     rx_10 <= auth_10\n     auth_2 = err_10\n     rst_6 = rx_19;\n   end\n   7'bx000100 : begin\n     hw_20 <= clk_12\n     rx_14 = rx_4\n     auth_1 <= rx_5;\n   end\n   default : begin \n     rst_19 <= sig_4\n     reg_6 = chip_16\n     rx_13 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_6) ( data_status_register_15 ) == ( 6'b0x0x10 ) |-> tx_8 == core_13 && hw_11 == reg_15 && core_15 == auth_14 ; endproperty \n property name; @(posedge cpu_clock_6) ( data_status_register_15 ) == ( 2'bx1 ) |-> rx_10 == auth_10 && auth_2 == err_10 && rst_6 == rx_19 ; endproperty \n property name; @(posedge cpu_clock_6) ( data_status_register_15 ) == ( 7'bx000100 ) |-> hw_20 == clk_12 && rx_14 == rx_4 && auth_1 == rx_5 ; endproperty \n property name; ( data_status_register_15 ) != 6'b0x0x10 && ( data_status_register_15 ) != 2'bx1 && @(posedge cpu_clock_6) ( data_status_register_15 ) != 7'bx000100  |-> rst_19 == sig_4 && reg_6 == chip_16 && rx_13 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "case ( output_data_9 ) \n   7'b01xx01x : begin\n     tx_7 = chip_16\n     auth_6 = err_18;\n   end\n   default : begin \n     rst_12 <= auth_20\n     auth_9 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_3) ( output_data_9 ) == ( 7'b01xx01x ) |-> tx_7 == chip_16 && auth_6 == err_18 ; endproperty \n property name; @(posedge mem_clock_3) ( output_data_9 ) != 7'b01xx01x  |-> rst_12 == auth_20 && auth_9 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "case ( error_flag_14 ) \n   7'bx1x1xxx : begin\n     data_7 <= reg_17\n     rx_9 = cfg_5\n     core_4 <= clk_14;\n   end\n   default : begin \n     reg_19 <= sig_1\n     auth_11 <= sig_7\n     clk_15 <= auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_10) ( error_flag_14 ) == ( 7'bx1x1xxx ) |-> data_7 == reg_17 && rx_9 == cfg_5 && core_4 == clk_14 ; endproperty \n property name; @(posedge pll_clk_10) ( error_flag_14 ) != 7'bx1x1xxx  |-> reg_19 == sig_1 && auth_11 == sig_7 && clk_15 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "case ( start_signal_1 ) \n   6'bxx01x1 : begin\n     rx_2 = sig_20\n     cfg_15 = fsm_5;\n   end\n   default : begin \n     data_7 <= err_19\n     sig_16 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_2) ( start_signal_1 ) == ( 6'bxx01x1 ) |-> rx_2 == sig_20 && cfg_15 == fsm_5 ; endproperty \n property name; @(negedge clk_osc_2) ( start_signal_1 ) != 6'bxx01x1  |-> data_7 == err_19 && sig_16 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "case ( acknowledge_signal_3 ) \n   7'b0x1x110 : begin\n     clk_17 = cfg_5\n     fsm_13 = core_18;\n   end\n   default : begin \n     reg_8 <= rx_1\n     core_19 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( acknowledge_signal_3 ) == ( 7'b0x1x110 ) |-> clk_17 == cfg_5 && fsm_13 == core_18 ; endproperty \n property name; @(negedge clk_gen_7) ( acknowledge_signal_3 ) != 7'b0x1x110  |-> reg_8 == rx_1 && core_19 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( ready_register_3 ) \n   5'b00110 : begin\n     clk_16 = fsm_11\n     tx_17 = auth_12;\n   end\n   7'h5f : begin\n     core_12 <= sig_3\n     cfg_18 <= cfg_16;\n   end\n   5'b0000x : begin\n     core_7 <= auth_9\n     hw_20 <= tx_6;\n   end\n   default : begin \n     reg_4 = cfg_19\n     data_13 <= clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_8) ( ready_register_3 ) == ( 5'b00110 ) |-> clk_16 == fsm_11 && tx_17 == auth_12 ; endproperty \n property name; @(negedge clk_gen_8) ( ready_register_3 ) == ( 7'h5f ) |-> core_12 == sig_3 && cfg_18 == cfg_16 ; endproperty \n property name; @(negedge clk_gen_8) ( ready_register_3 ) == ( 5'b0000x ) |-> core_7 == auth_9 && hw_20 == tx_6 ; endproperty \n property name; ( ready_register_3 ) != 5'b00110 && ( ready_register_3 ) != 7'h5f && @(negedge clk_gen_8) ( ready_register_3 ) != 5'b0000x  |-> reg_4 == cfg_19 && data_13 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "case ( input_buffer_status_16 ) \n   7'b1x1011x : begin\n     tx_5 = data_11\n     rst_8 = tx_17\n     clk_18 <= rst_10;\n   end\n   default : begin \n     sig_14 <= reg_1\n     cfg_6 <= core_17\n     tx_13 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_20) ( input_buffer_status_16 ) == ( 7'b1x1011x ) |-> tx_5 == data_11 && rst_8 == tx_17 && clk_18 == rst_10 ; endproperty \n property name; @(posedge sys_clk_20) ( input_buffer_status_16 ) != 7'b1x1011x  |-> sig_14 == reg_1 && cfg_6 == core_17 && tx_13 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   7'bx00x1xx : begin\n     data_19 <= data_1\n     reg_7 = rst_20\n     sig_18 <= data_9;\n   end\n   7'b1000100 : begin\n     cfg_12 = hw_4\n     tx_1 = rx_8\n     err_19 <= rx_2;\n   end\n   7'b01x1x0x : begin\n     fsm_3 <= hw_14\n     clk_8 <= clk_2\n     hw_17 = rst_9;\n   end\n   default : begin \n     chip_10 <= err_19\n     cfg_11 <= auth_11\n     auth_10 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_20) ( data_register_status_14 ) == ( 7'bx00x1xx ) |-> data_19 == data_1 && reg_7 == rst_20 && sig_18 == data_9 ; endproperty \n property name; @(negedge core_clock_20) ( data_register_status_14 ) == ( 7'b1000100 ) |-> cfg_12 == hw_4 && tx_1 == rx_8 && err_19 == rx_2 ; endproperty \n property name; @(negedge core_clock_20) ( data_register_status_14 ) == ( 7'b01x1x0x ) |-> fsm_3 == hw_14 && clk_8 == clk_2 && hw_17 == rst_9 ; endproperty \n property name; ( data_register_status_14 ) != 7'bx00x1xx && ( data_register_status_14 ) != 7'b1000100 && @(negedge core_clock_20) ( data_register_status_14 ) != 7'b01x1x0x  |-> chip_10 == err_19 && cfg_11 == auth_11 && auth_10 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "case ( output_data_4 ) \n   7'bxx0100x : begin\n     data_11 = rst_8\n     rst_12 = sig_17\n     auth_12 = sig_4;\n   end\n   5'b01001 : begin\n     err_2 = core_2\n     core_19 <= cfg_9\n     tx_7 = chip_6;\n   end\n   fsm_2 : begin\n     data_3 = auth_19\n     rst_18 <= auth_20\n     chip_16 <= data_13;\n   end\n   default : begin \n     auth_17 = reg_4\n     rst_1 <= core_16\n     data_13 <= data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( output_data_4 ) == ( 7'bxx0100x ) |-> data_11 == rst_8 && rst_12 == sig_17 && auth_12 == sig_4 ; endproperty \n property name; @(posedge mem_clock_10) ( output_data_4 ) == ( 5'b01001 ) |-> err_2 == core_2 && core_19 == cfg_9 && tx_7 == chip_6 ; endproperty \n property name; @(posedge mem_clock_10) ( output_data_4 ) == ( fsm_2 ) |-> data_3 == auth_19 && rst_18 == auth_20 && chip_16 == data_13 ; endproperty \n property name; ( output_data_4 ) != 7'bxx0100x && ( output_data_4 ) != 5'b01001 && @(posedge mem_clock_10) ( output_data_4 ) != fsm_2  |-> auth_17 == reg_4 && rst_1 == core_16 && data_13 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( address_status_13 ) \n   7'b10xx011 : begin\n     hw_7 = data_17\n     data_18 = chip_10\n     clk_1 <= rst_9;\n   end\n   default : begin \n     data_4 = core_19\n     core_11 <= rx_4\n     sig_11 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_15) ( address_status_13 ) == ( 7'b10xx011 ) |-> hw_7 == data_17 && data_18 == chip_10 && clk_1 == rst_9 ; endproperty \n property name; @(posedge clk_enable_15) ( address_status_13 ) != 7'b10xx011  |-> data_4 == core_19 && core_11 == rx_4 && sig_11 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   err_9 : begin\n     tx_17 = reg_10\n     rx_6 <= sig_15;\n   end\n   7'b10x0110 : begin\n     err_3 = err_2\n     clk_15 <= core_4;\n   end\n   6'b111001 : begin\n     cfg_3 <= chip_13\n     rst_18 <= auth_7;\n   end\n   default : begin \n     auth_5 <= rst_8\n     reg_2 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_19) ( busy_signal_13 ) == ( err_9 ) |-> tx_17 == reg_10 && rx_6 == sig_15 ; endproperty \n property name; @(negedge fast_clk_19) ( busy_signal_13 ) == ( 7'b10x0110 ) |-> err_3 == err_2 && clk_15 == core_4 ; endproperty \n property name; @(negedge fast_clk_19) ( busy_signal_13 ) == ( 6'b111001 ) |-> cfg_3 == chip_13 && rst_18 == auth_7 ; endproperty \n property name; ( busy_signal_13 ) != err_9 && ( busy_signal_13 ) != 7'b10x0110 && @(negedge fast_clk_19) ( busy_signal_13 ) != 6'b111001  |-> auth_5 == rst_8 && reg_2 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "case ( interrupt_request_1 ) \n   5'b1x001 : begin\n     rst_3 <= clk_5\n     auth_4 <= rst_6\n     sig_15 <= data_3;\n   end\n   7'b0101101 : begin\n     rx_7 = fsm_15\n     cfg_1 = reg_11\n     fsm_8 <= core_8;\n   end\n   default : begin \n     cfg_11 = hw_11\n     sig_11 = tx_3\n     sig_8 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_17) ( interrupt_request_1 ) == ( 5'b1x001 ) |-> rst_3 == clk_5 && auth_4 == rst_6 && sig_15 == data_3 ; endproperty \n property name; @(negedge clk_in_17) ( interrupt_request_1 ) == ( 7'b0101101 ) |-> rx_7 == fsm_15 && cfg_1 == reg_11 && fsm_8 == core_8 ; endproperty \n property name; ( interrupt_request_1 ) != 5'b1x001 && @(negedge clk_in_17) ( interrupt_request_1 ) != 7'b0101101  |-> cfg_11 == hw_11 && sig_11 == tx_3 && sig_8 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   6'bx0xxxx : begin\n     clk_11 = auth_6\n     data_14 = cfg_3\n     cfg_12 <= tx_8;\n   end\n   default : begin \n     rst_3 <= sig_19\n     auth_14 = rst_20\n     tx_1 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_14) ( acknowledge_19 ) == ( 6'bx0xxxx ) |-> clk_11 == auth_6 && data_14 == cfg_3 && cfg_12 == tx_8 ; endproperty \n property name; @(posedge core_clock_14) ( acknowledge_19 ) != 6'bx0xxxx  |-> rst_3 == sig_19 && auth_14 == rst_20 && tx_1 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "case ( operation_status_8 ) \n   7'b1x0x1x1 : begin\n     chip_15 = err_3\n     tx_4 <= hw_1;\n   end\n   default : begin \n     core_18 = reg_6\n     chip_20 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( operation_status_8 ) == ( 7'b1x0x1x1 ) |-> chip_15 == err_3 && tx_4 == hw_1 ; endproperty \n property name; @(posedge clk_osc_5) ( operation_status_8 ) != 7'b1x0x1x1  |-> core_18 == reg_6 && chip_20 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( instruction_buffer_1 ) \n   7'b1xx00xx : begin\n     hw_12 = cfg_18\n     err_8 <= cfg_19\n     rst_7 = reg_2;\n   end\n   7'b0x11001 : begin\n     err_20 = fsm_5\n     sig_6 = clk_4\n     rx_9 = sig_3;\n   end\n   7'h2e : begin\n     sig_2 <= hw_10\n     hw_7 = core_9\n     fsm_4 = rst_2;\n   end\n   default : begin \n     rx_20 = err_17\n     clk_20 <= reg_7\n     chip_18 <= data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( instruction_buffer_1 ) == ( 7'b1xx00xx ) |-> hw_12 == cfg_18 && err_8 == cfg_19 && rst_7 == reg_2 ; endproperty \n property name; @(posedge pll_clk_9) ( instruction_buffer_1 ) == ( 7'b0x11001 ) |-> err_20 == fsm_5 && sig_6 == clk_4 && rx_9 == sig_3 ; endproperty \n property name; @(posedge pll_clk_9) ( instruction_buffer_1 ) == ( 7'h2e ) |-> sig_2 == hw_10 && hw_7 == core_9 && fsm_4 == rst_2 ; endproperty \n property name; ( instruction_buffer_1 ) != 7'b1xx00xx && ( instruction_buffer_1 ) != 7'b0x11001 && @(posedge pll_clk_9) ( instruction_buffer_1 ) != 7'h2e  |-> rx_20 == err_17 && clk_20 == reg_7 && chip_18 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( operation_code_17 ) \n   5'b00x1x : begin\n     fsm_1 = chip_17\n     clk_12 = chip_9;\n   end\n   err_4 : begin\n     core_9 = reg_2\n     cfg_17 = reg_7;\n   end\n   7'b0xxx001 : begin\n     tx_2 = data_13\n     chip_19 <= auth_9;\n   end\n   default : begin \n     err_16 = err_5\n     tx_20 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( operation_code_17 ) == ( 5'b00x1x ) |-> fsm_1 == chip_17 && clk_12 == chip_9 ; endproperty \n property name; @(posedge clk_enable_3) ( operation_code_17 ) == ( err_4 ) |-> core_9 == reg_2 && cfg_17 == reg_7 ; endproperty \n property name; @(posedge clk_enable_3) ( operation_code_17 ) == ( 7'b0xxx001 ) |-> tx_2 == data_13 && chip_19 == auth_9 ; endproperty \n property name; ( operation_code_17 ) != 5'b00x1x && ( operation_code_17 ) != err_4 && @(posedge clk_enable_3) ( operation_code_17 ) != 7'b0xxx001  |-> err_16 == err_5 && tx_20 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( control_valid_7 ) \n   5'b111x0 : begin\n     data_5 <= rst_19\n     sig_6 = auth_7\n     hw_8 <= clk_4;\n   end\n   7'b1xx11xx : begin\n     auth_18 = fsm_15\n     auth_17 = data_11\n     reg_11 <= tx_13;\n   end\n   6'h3e : begin\n     chip_16 = data_18\n     clk_11 <= sig_13\n     hw_14 <= rst_14;\n   end\n   default : begin \n     rx_13 = chip_18\n     rst_10 <= core_15\n     reg_20 <= reg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_3) ( control_valid_7 ) == ( 5'b111x0 ) |-> data_5 == rst_19 && sig_6 == auth_7 && hw_8 == clk_4 ; endproperty \n property name; @(negedge bus_clock_3) ( control_valid_7 ) == ( 7'b1xx11xx ) |-> auth_18 == fsm_15 && auth_17 == data_11 && reg_11 == tx_13 ; endproperty \n property name; @(negedge bus_clock_3) ( control_valid_7 ) == ( 6'h3e ) |-> chip_16 == data_18 && clk_11 == sig_13 && hw_14 == rst_14 ; endproperty \n property name; ( control_valid_7 ) != 5'b111x0 && ( control_valid_7 ) != 7'b1xx11xx && @(negedge bus_clock_3) ( control_valid_7 ) != 6'h3e  |-> rx_13 == chip_18 && rst_10 == core_15 && reg_20 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_3"
    },
    {
        "Code": "case ( input_status_13 ) \n   7'b1xxxxxx : begin\n     auth_19 <= rx_4\n     err_20 <= data_19\n     rst_19 = err_14;\n   end\n   5'bx110x : begin\n     fsm_14 <= clk_8\n     clk_19 <= chip_15\n     reg_3 <= data_2;\n   end\n   default : begin \n     data_11 <= tx_16\n     clk_17 <= cfg_13\n     tx_1 = err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( input_status_13 ) == ( 7'b1xxxxxx ) |-> auth_19 == rx_4 && err_20 == data_19 && rst_19 == err_14 ; endproperty \n property name; @(negedge clk_enable_13) ( input_status_13 ) == ( 5'bx110x ) |-> fsm_14 == clk_8 && clk_19 == chip_15 && reg_3 == data_2 ; endproperty \n property name; ( input_status_13 ) != 7'b1xxxxxx && @(negedge clk_enable_13) ( input_status_13 ) != 5'bx110x  |-> data_11 == tx_16 && clk_17 == cfg_13 && tx_1 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   7'bx01x10x : begin\n     sig_11 <= auth_19\n     err_5 = tx_2;\n   end\n   6'bx0x110 : begin\n     hw_2 = core_14\n     sig_19 = err_17;\n   end\n   default : begin \n     data_19 = chip_16\n     core_4 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_1) ( data_buffer_17 ) == ( 7'bx01x10x ) |-> sig_11 == auth_19 && err_5 == tx_2 ; endproperty \n property name; @(posedge sys_clk_1) ( data_buffer_17 ) == ( 6'bx0x110 ) |-> hw_2 == core_14 && sig_19 == err_17 ; endproperty \n property name; ( data_buffer_17 ) != 7'bx01x10x && @(posedge sys_clk_1) ( data_buffer_17 ) != 6'bx0x110  |-> data_19 == chip_16 && core_4 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_1"
    },
    {
        "Code": "case ( control_input_14 ) \n   4'h4 : begin\n     fsm_16 = hw_13\n     rst_16 = cfg_18\n     rx_6 <= auth_3;\n   end\n   7'b111xxx1 : begin\n     cfg_9 <= clk_8\n     chip_11 = reg_9\n     cfg_15 <= cfg_11;\n   end\n   6'h14 : begin\n     auth_9 <= tx_19\n     auth_19 = tx_14\n     fsm_12 = tx_3;\n   end\n   default : begin \n     rx_16 = rx_7\n     rx_9 = data_14\n     tx_15 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_5) ( control_input_14 ) == ( 4'h4 ) |-> fsm_16 == hw_13 && rst_16 == cfg_18 && rx_6 == auth_3 ; endproperty \n property name; @(negedge main_clk_5) ( control_input_14 ) == ( 7'b111xxx1 ) |-> cfg_9 == clk_8 && chip_11 == reg_9 && cfg_15 == cfg_11 ; endproperty \n property name; @(negedge main_clk_5) ( control_input_14 ) == ( 6'h14 ) |-> auth_9 == tx_19 && auth_19 == tx_14 && fsm_12 == tx_3 ; endproperty \n property name; ( control_input_14 ) != 4'h4 && ( control_input_14 ) != 7'b111xxx1 && @(negedge main_clk_5) ( control_input_14 ) != 6'h14  |-> rx_16 == rx_7 && rx_9 == data_14 && tx_15 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "case ( operation_code_5 ) \n   7'bx011111 : begin\n     cfg_11 <= err_15\n     rx_20 <= sig_7\n     sig_5 <= auth_17;\n   end\n   5'b10010 : begin\n     chip_17 = err_14\n     data_6 <= data_3\n     reg_5 = clk_14;\n   end\n   default : begin \n     sig_6 <= hw_5\n     reg_6 <= sig_14\n     sig_20 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_6) ( operation_code_5 ) == ( 7'bx011111 ) |-> cfg_11 == err_15 && rx_20 == sig_7 && sig_5 == auth_17 ; endproperty \n property name; @(negedge clk_enable_6) ( operation_code_5 ) == ( 5'b10010 ) |-> chip_17 == err_14 && data_6 == data_3 && reg_5 == clk_14 ; endproperty \n property name; ( operation_code_5 ) != 7'bx011111 && @(negedge clk_enable_6) ( operation_code_5 ) != 5'b10010  |-> sig_6 == hw_5 && reg_6 == sig_14 && sig_20 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "case ( interrupt_control_12 ) \n   5'b1x001 : begin\n     hw_3 <= fsm_6\n     core_12 = tx_2;\n   end\n   5'hb : begin\n     err_20 = chip_17\n     clk_13 <= fsm_1;\n   end\n   7'b0x01010 : begin\n     fsm_13 = rx_11\n     rx_7 = err_10;\n   end\n   default : begin \n     tx_11 = hw_17\n     sig_11 <= sig_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( interrupt_control_12 ) == ( 5'b1x001 ) |-> hw_3 == fsm_6 && core_12 == tx_2 ; endproperty \n property name; @(posedge clock_source_3) ( interrupt_control_12 ) == ( 5'hb ) |-> err_20 == chip_17 && clk_13 == fsm_1 ; endproperty \n property name; @(posedge clock_source_3) ( interrupt_control_12 ) == ( 7'b0x01010 ) |-> fsm_13 == rx_11 && rx_7 == err_10 ; endproperty \n property name; ( interrupt_control_12 ) != 5'b1x001 && ( interrupt_control_12 ) != 5'hb && @(posedge clock_source_3) ( interrupt_control_12 ) != 7'b0x01010  |-> tx_11 == hw_17 && sig_11 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( control_output_15 ) \n   5'b1x11x : begin\n     fsm_13 <= auth_3\n     rx_4 <= rst_6\n     rst_11 = clk_13;\n   end\n   default : begin \n     clk_6 <= core_4\n     core_14 = hw_10\n     data_14 <= chip_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( control_output_15 ) == ( 5'b1x11x ) |-> fsm_13 == auth_3 && rx_4 == rst_6 && rst_11 == clk_13 ; endproperty \n property name; @(negedge clk_reset_13) ( control_output_15 ) != 5'b1x11x  |-> clk_6 == core_4 && core_14 == hw_10 && data_14 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( data_status_register_13 ) \n   7'b11000xx : begin\n     core_12 <= sig_19\n     rst_7 = rst_15\n     data_10 <= chip_20;\n   end\n   default : begin \n     err_4 = core_6\n     sig_19 = rst_14\n     data_6 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_2) ( data_status_register_13 ) == ( 7'b11000xx ) |-> core_12 == sig_19 && rst_7 == rst_15 && data_10 == chip_20 ; endproperty \n property name; @(posedge pll_clk_2) ( data_status_register_13 ) != 7'b11000xx  |-> err_4 == core_6 && sig_19 == rst_14 && data_6 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "case ( output_buffer_status_11 ) \n   7'b0xxxx11 : begin\n     core_11 <= rx_3\n     reg_4 <= core_15;\n   end\n   6'bxx0xx1 : begin\n     core_14 = tx_4\n     cfg_17 <= clk_5;\n   end\n   5'bx0110 : begin\n     err_1 = err_17\n     fsm_17 <= cfg_13;\n   end\n   default : begin \n     err_8 <= tx_7\n     cfg_18 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( output_buffer_status_11 ) == ( 7'b0xxxx11 ) |-> core_11 == rx_3 && reg_4 == core_15 ; endproperty \n property name; @(negedge pll_clk_8) ( output_buffer_status_11 ) == ( 6'bxx0xx1 ) |-> core_14 == tx_4 && cfg_17 == clk_5 ; endproperty \n property name; @(negedge pll_clk_8) ( output_buffer_status_11 ) == ( 5'bx0110 ) |-> err_1 == err_17 && fsm_17 == cfg_13 ; endproperty \n property name; ( output_buffer_status_11 ) != 7'b0xxxx11 && ( output_buffer_status_11 ) != 6'bxx0xx1 && @(negedge pll_clk_8) ( output_buffer_status_11 ) != 5'bx0110  |-> err_8 == tx_7 && cfg_18 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( valid_input_13 ) \n   6'bx0x010 : begin\n     cfg_18 <= rst_1\n     core_13 <= rst_16;\n   end\n   6'b00xx10 : begin\n     auth_8 <= tx_11\n     sig_8 = fsm_5;\n   end\n   6'b110000 : begin\n     clk_3 <= sig_3\n     rx_6 <= sig_13;\n   end\n   default : begin \n     data_7 = reg_8\n     data_12 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( valid_input_13 ) == ( 6'bx0x010 ) |-> cfg_18 == rst_1 && core_13 == rst_16 ; endproperty \n property name; @(posedge core_clock_15) ( valid_input_13 ) == ( 6'b00xx10 ) |-> auth_8 == tx_11 && sig_8 == fsm_5 ; endproperty \n property name; @(posedge core_clock_15) ( valid_input_13 ) == ( 6'b110000 ) |-> clk_3 == sig_3 && rx_6 == sig_13 ; endproperty \n property name; ( valid_input_13 ) != 6'bx0x010 && ( valid_input_13 ) != 6'b00xx10 && @(posedge core_clock_15) ( valid_input_13 ) != 6'b110000  |-> data_7 == reg_8 && data_12 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   3'h7 : begin\n     clk_14 = data_13\n     rst_2 <= tx_17;\n   end\n   6'bx1x00x : begin\n     clk_10 <= cfg_8\n     tx_5 = rst_17;\n   end\n   7'b0xxxx0x : begin\n     chip_5 = core_14\n     tx_7 <= hw_9;\n   end\n   default : begin \n     reg_13 = core_19\n     fsm_15 <= rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_8) ( status_register_buffer_10 ) == ( 3'h7 ) |-> clk_14 == data_13 && rst_2 == tx_17 ; endproperty \n property name; @(negedge cpu_clock_8) ( status_register_buffer_10 ) == ( 6'bx1x00x ) |-> clk_10 == cfg_8 && tx_5 == rst_17 ; endproperty \n property name; @(negedge cpu_clock_8) ( status_register_buffer_10 ) == ( 7'b0xxxx0x ) |-> chip_5 == core_14 && tx_7 == hw_9 ; endproperty \n property name; ( status_register_buffer_10 ) != 3'h7 && ( status_register_buffer_10 ) != 6'bx1x00x && @(negedge cpu_clock_8) ( status_register_buffer_10 ) != 7'b0xxxx0x  |-> reg_13 == core_19 && fsm_15 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "case ( control_input_14 ) \n   7'b1x1xxxx : begin\n     tx_4 = chip_14\n     data_2 = tx_19;\n   end\n   7'bxx00x1x : begin\n     auth_4 = cfg_17\n     fsm_14 <= rx_8;\n   end\n   7'bx0x0xxx : begin\n     rx_12 <= hw_18\n     fsm_8 = sig_18;\n   end\n   default : begin \n     sig_20 <= rx_7\n     rx_7 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( control_input_14 ) == ( 7'b1x1xxxx ) |-> tx_4 == chip_14 && data_2 == tx_19 ; endproperty \n property name; @(negedge clk_in_4) ( control_input_14 ) == ( 7'bxx00x1x ) |-> auth_4 == cfg_17 && fsm_14 == rx_8 ; endproperty \n property name; @(negedge clk_in_4) ( control_input_14 ) == ( 7'bx0x0xxx ) |-> rx_12 == hw_18 && fsm_8 == sig_18 ; endproperty \n property name; ( control_input_14 ) != 7'b1x1xxxx && ( control_input_14 ) != 7'bxx00x1x && @(negedge clk_in_4) ( control_input_14 ) != 7'bx0x0xxx  |-> sig_20 == rx_7 && rx_7 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   6'bx10xxx : begin\n     chip_3 <= tx_20\n     clk_14 <= sig_5\n     tx_1 <= fsm_11;\n   end\n   7'b0xx1xxx : begin\n     rx_1 = err_19\n     chip_16 = sig_9\n     cfg_14 = auth_2;\n   end\n   default : begin \n     auth_20 <= rst_7\n     data_2 <= fsm_17\n     sig_2 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_20) ( data_status_register_status_18 ) == ( 6'bx10xxx ) |-> chip_3 == tx_20 && clk_14 == sig_5 && tx_1 == fsm_11 ; endproperty \n property name; @(negedge clock_div_20) ( data_status_register_status_18 ) == ( 7'b0xx1xxx ) |-> rx_1 == err_19 && chip_16 == sig_9 && cfg_14 == auth_2 ; endproperty \n property name; ( data_status_register_status_18 ) != 6'bx10xxx && @(negedge clock_div_20) ( data_status_register_status_18 ) != 7'b0xx1xxx  |-> auth_20 == rst_7 && data_2 == fsm_17 && sig_2 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "case ( flag_status_17 ) \n   7'b0xxx1xx : begin\n     clk_6 = tx_6\n     chip_8 <= tx_17\n     rst_5 = chip_9;\n   end\n   5'b0001x : begin\n     auth_18 = rx_6\n     core_15 = hw_18\n     data_20 <= auth_19;\n   end\n   6'bx00111 : begin\n     auth_7 = data_10\n     data_15 <= hw_20\n     sig_9 = fsm_20;\n   end\n   default : begin \n     data_5 <= data_2\n     reg_8 = core_4\n     err_16 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( flag_status_17 ) == ( 7'b0xxx1xx ) |-> clk_6 == tx_6 && chip_8 == tx_17 && rst_5 == chip_9 ; endproperty \n property name; @(posedge cpu_clock_3) ( flag_status_17 ) == ( 5'b0001x ) |-> auth_18 == rx_6 && core_15 == hw_18 && data_20 == auth_19 ; endproperty \n property name; @(posedge cpu_clock_3) ( flag_status_17 ) == ( 6'bx00111 ) |-> auth_7 == data_10 && data_15 == hw_20 && sig_9 == fsm_20 ; endproperty \n property name; ( flag_status_17 ) != 7'b0xxx1xx && ( flag_status_17 ) != 5'b0001x && @(posedge cpu_clock_3) ( flag_status_17 ) != 6'bx00111  |-> data_5 == data_2 && reg_8 == core_4 && err_16 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( interrupt_control_12 ) \n   7'b01x0xx1 : begin\n     fsm_8 <= core_5\n     sig_14 <= rx_10\n     err_20 = fsm_18;\n   end\n   6'b1xxxx1 : begin\n     hw_17 = rx_13\n     auth_12 = auth_20\n     rst_18 = rx_15;\n   end\n   default : begin \n     sig_20 <= err_10\n     err_11 = sig_20\n     hw_12 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_17) ( interrupt_control_12 ) == ( 7'b01x0xx1 ) |-> fsm_8 == core_5 && sig_14 == rx_10 && err_20 == fsm_18 ; endproperty \n property name; @(posedge core_clock_17) ( interrupt_control_12 ) == ( 6'b1xxxx1 ) |-> hw_17 == rx_13 && auth_12 == auth_20 && rst_18 == rx_15 ; endproperty \n property name; ( interrupt_control_12 ) != 7'b01x0xx1 && @(posedge core_clock_17) ( interrupt_control_12 ) != 6'b1xxxx1  |-> sig_20 == err_10 && err_11 == sig_20 && hw_12 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_17"
    },
    {
        "Code": "case ( counter_13 ) \n   6'b0011xx : begin\n     fsm_8 = rx_2\n     cfg_13 <= rst_16;\n   end\n   default : begin \n     sig_6 <= clk_2\n     err_3 = sig_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_1) ( counter_13 ) == ( 6'b0011xx ) |-> fsm_8 == rx_2 && cfg_13 == rst_16 ; endproperty \n property name; @(posedge ref_clk_1) ( counter_13 ) != 6'b0011xx  |-> sig_6 == clk_2 && err_3 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "case ( result_register_8 ) \n   6'b0100xx : begin\n     auth_19 <= fsm_3\n     err_9 <= rst_19\n     chip_1 = clk_16;\n   end\n   5'b01xx0 : begin\n     reg_8 <= hw_2\n     core_14 <= rx_10\n     reg_18 <= core_7;\n   end\n   5'b0xx00 : begin\n     auth_8 <= tx_11\n     tx_2 = cfg_2\n     auth_4 <= tx_5;\n   end\n   default : begin \n     chip_7 = reg_9\n     core_10 = cfg_14\n     sig_5 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_12) ( result_register_8 ) == ( 6'b0100xx ) |-> auth_19 == fsm_3 && err_9 == rst_19 && chip_1 == clk_16 ; endproperty \n property name; @(negedge bus_clock_12) ( result_register_8 ) == ( 5'b01xx0 ) |-> reg_8 == hw_2 && core_14 == rx_10 && reg_18 == core_7 ; endproperty \n property name; @(negedge bus_clock_12) ( result_register_8 ) == ( 5'b0xx00 ) |-> auth_8 == tx_11 && tx_2 == cfg_2 && auth_4 == tx_5 ; endproperty \n property name; ( result_register_8 ) != 6'b0100xx && ( result_register_8 ) != 5'b01xx0 && @(negedge bus_clock_12) ( result_register_8 ) != 5'b0xx00  |-> chip_7 == reg_9 && core_10 == cfg_14 && sig_5 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "case ( status_register_13 ) \n   7'bxx0100x : begin\n     clk_19 = tx_3\n     reg_4 = chip_3;\n   end\n   5'b00x00 : begin\n     clk_1 <= sig_20\n     tx_20 <= rx_3;\n   end\n   7'b10x1010 : begin\n     rst_17 <= fsm_16\n     tx_5 = chip_20;\n   end\n   default : begin \n     cfg_17 <= data_12\n     reg_11 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_6) ( status_register_13 ) == ( 7'bxx0100x ) |-> clk_19 == tx_3 && reg_4 == chip_3 ; endproperty \n property name; @(posedge fast_clk_6) ( status_register_13 ) == ( 5'b00x00 ) |-> clk_1 == sig_20 && tx_20 == rx_3 ; endproperty \n property name; @(posedge fast_clk_6) ( status_register_13 ) == ( 7'b10x1010 ) |-> rst_17 == fsm_16 && tx_5 == chip_20 ; endproperty \n property name; ( status_register_13 ) != 7'bxx0100x && ( status_register_13 ) != 5'b00x00 && @(posedge fast_clk_6) ( status_register_13 ) != 7'b10x1010  |-> cfg_17 == data_12 && reg_11 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "case ( read_data_4 ) \n   7'b0100110 : begin\n     sig_4 <= reg_1\n     data_17 <= chip_8\n     err_5 <= auth_11;\n   end\n   7'b1x1111x : begin\n     core_6 = rst_20\n     rst_6 <= rx_17\n     tx_3 = reg_19;\n   end\n   default : begin \n     data_9 = tx_8\n     tx_20 = fsm_6\n     fsm_16 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_19) ( read_data_4 ) == ( 7'b0100110 ) |-> sig_4 == reg_1 && data_17 == chip_8 && err_5 == auth_11 ; endproperty \n property name; @(posedge clk_gen_19) ( read_data_4 ) == ( 7'b1x1111x ) |-> core_6 == rst_20 && rst_6 == rx_17 && tx_3 == reg_19 ; endproperty \n property name; ( read_data_4 ) != 7'b0100110 && @(posedge clk_gen_19) ( read_data_4 ) != 7'b1x1111x  |-> data_9 == tx_8 && tx_20 == fsm_6 && fsm_16 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_19"
    },
    {
        "Code": "case ( control_register_status_10 ) \n   7'h16 : begin\n     chip_13 = clk_8\n     reg_11 <= core_1\n     hw_18 = auth_6;\n   end\n   7'b110111x : begin\n     core_2 <= chip_17\n     tx_14 <= err_8\n     fsm_16 = fsm_15;\n   end\n   5'bxxxx1 : begin\n     rst_10 = rst_8\n     reg_7 <= chip_14\n     tx_9 = rst_13;\n   end\n   default : begin \n     clk_18 = core_18\n     clk_10 <= tx_20\n     rx_13 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( control_register_status_10 ) == ( 7'h16 ) |-> chip_13 == clk_8 && reg_11 == core_1 && hw_18 == auth_6 ; endproperty \n property name; @(posedge mem_clock_13) ( control_register_status_10 ) == ( 7'b110111x ) |-> core_2 == chip_17 && tx_14 == err_8 && fsm_16 == fsm_15 ; endproperty \n property name; @(posedge mem_clock_13) ( control_register_status_10 ) == ( 5'bxxxx1 ) |-> rst_10 == rst_8 && reg_7 == chip_14 && tx_9 == rst_13 ; endproperty \n property name; ( control_register_status_10 ) != 7'h16 && ( control_register_status_10 ) != 7'b110111x && @(posedge mem_clock_13) ( control_register_status_10 ) != 5'bxxxx1  |-> clk_18 == core_18 && clk_10 == tx_20 && rx_13 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( data_status_13 ) \n   6'hc : begin\n     cfg_15 = hw_13\n     tx_13 = auth_5\n     reg_17 = tx_11;\n   end\n   default : begin \n     err_13 = err_11\n     data_8 <= core_4\n     data_20 <= rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( data_status_13 ) == ( 6'hc ) |-> cfg_15 == hw_13 && tx_13 == auth_5 && reg_17 == tx_11 ; endproperty \n property name; @(posedge clk_osc_8) ( data_status_13 ) != 6'hc  |-> err_13 == err_11 && data_8 == core_4 && data_20 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( interrupt_flag_3 ) \n   5'bx1110 : begin\n     cfg_4 <= auth_1\n     rst_9 = chip_19;\n   end\n   6'b10x10x : begin\n     clk_12 = reg_3\n     rst_4 <= sig_8;\n   end\n   6'bx1x00x : begin\n     rx_18 = hw_4\n     auth_5 = tx_2;\n   end\n   default : begin \n     rst_18 <= err_17\n     data_14 <= err_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( interrupt_flag_3 ) == ( 5'bx1110 ) |-> cfg_4 == auth_1 && rst_9 == chip_19 ; endproperty \n property name; @(posedge clk_enable_3) ( interrupt_flag_3 ) == ( 6'b10x10x ) |-> clk_12 == reg_3 && rst_4 == sig_8 ; endproperty \n property name; @(posedge clk_enable_3) ( interrupt_flag_3 ) == ( 6'bx1x00x ) |-> rx_18 == hw_4 && auth_5 == tx_2 ; endproperty \n property name; ( interrupt_flag_3 ) != 5'bx1110 && ( interrupt_flag_3 ) != 6'b10x10x && @(posedge clk_enable_3) ( interrupt_flag_3 ) != 6'bx1x00x  |-> rst_18 == err_17 && data_14 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( control_flag_3 ) \n   5'b10xx1 : begin\n     tx_3 <= tx_20\n     auth_2 <= data_20;\n   end\n   7'b010010x : begin\n     cfg_13 <= clk_14\n     err_2 = cfg_18;\n   end\n   default : begin \n     reg_13 <= clk_2\n     sig_6 <= rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( control_flag_3 ) == ( 5'b10xx1 ) |-> tx_3 == tx_20 && auth_2 == data_20 ; endproperty \n property name; @(posedge clk_reset_18) ( control_flag_3 ) == ( 7'b010010x ) |-> cfg_13 == clk_14 && err_2 == cfg_18 ; endproperty \n property name; ( control_flag_3 ) != 5'b10xx1 && @(posedge clk_reset_18) ( control_flag_3 ) != 7'b010010x  |-> reg_13 == clk_2 && sig_6 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( acknowledge_signal_2 ) \n   6'b1111x1 : begin\n     tx_6 <= chip_18\n     cfg_13 = clk_15\n     data_20 <= data_8;\n   end\n   default : begin \n     tx_1 = fsm_3\n     chip_12 = clk_5\n     core_3 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( acknowledge_signal_2 ) == ( 6'b1111x1 ) |-> tx_6 == chip_18 && cfg_13 == clk_15 && data_20 == data_8 ; endproperty \n property name; @(posedge clock_source_3) ( acknowledge_signal_2 ) != 6'b1111x1  |-> tx_1 == fsm_3 && chip_12 == clk_5 && core_3 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( output_register_17 ) \n   3'bx00 : begin\n     data_18 = fsm_16\n     sig_19 <= err_15\n     auth_5 <= cfg_12;\n   end\n   default : begin \n     hw_16 = chip_1\n     rst_7 = err_8\n     hw_5 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_13) ( output_register_17 ) == ( 3'bx00 ) |-> data_18 == fsm_16 && sig_19 == err_15 && auth_5 == cfg_12 ; endproperty \n property name; @(posedge clk_out_13) ( output_register_17 ) != 3'bx00  |-> hw_16 == chip_1 && rst_7 == err_8 && hw_5 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "case ( read_data_14 ) \n   7'b1x1xxxx : begin\n     auth_2 <= fsm_11\n     fsm_8 <= clk_8\n     data_14 = data_5;\n   end\n   default : begin \n     rst_7 <= core_17\n     fsm_9 <= auth_16\n     tx_4 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( read_data_14 ) == ( 7'b1x1xxxx ) |-> auth_2 == fsm_11 && fsm_8 == clk_8 && data_14 == data_5 ; endproperty \n property name; @(negedge sys_clk_2) ( read_data_14 ) != 7'b1x1xxxx  |-> rst_7 == core_17 && fsm_9 == auth_16 && tx_4 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( address_9 ) \n   5'b10100 : begin\n     data_13 <= clk_3\n     auth_3 = data_2\n     data_9 <= auth_5;\n   end\n   6'bx01100 : begin\n     cfg_18 = tx_12\n     core_9 <= reg_14\n     cfg_17 <= core_14;\n   end\n   default : begin \n     hw_12 <= rx_17\n     cfg_12 <= data_9\n     reg_5 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_12) ( address_9 ) == ( 5'b10100 ) |-> data_13 == clk_3 && auth_3 == data_2 && data_9 == auth_5 ; endproperty \n property name; @(negedge main_clk_12) ( address_9 ) == ( 6'bx01100 ) |-> cfg_18 == tx_12 && core_9 == reg_14 && cfg_17 == core_14 ; endproperty \n property name; ( address_9 ) != 5'b10100 && @(negedge main_clk_12) ( address_9 ) != 6'bx01100  |-> hw_12 == rx_17 && cfg_12 == data_9 && reg_5 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "case ( data_control_status_10 ) \n   4'b1011 : begin\n     chip_8 <= rx_11\n     err_3 <= sig_10;\n   end\n   default : begin \n     tx_20 = rst_7\n     tx_18 = rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_3) ( data_control_status_10 ) == ( 4'b1011 ) |-> chip_8 == rx_11 && err_3 == sig_10 ; endproperty \n property name; @(posedge clock_div_3) ( data_control_status_10 ) != 4'b1011  |-> tx_20 == rst_7 && tx_18 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   7'b10xxxxx : begin\n     auth_5 <= sig_16\n     tx_12 <= chip_20\n     rst_1 <= chip_16;\n   end\n   7'b0111100 : begin\n     auth_4 <= data_4\n     rst_4 = fsm_17\n     reg_1 = chip_5;\n   end\n   5'b10x10 : begin\n     chip_4 = clk_18\n     rst_19 = reg_16\n     fsm_1 = auth_2;\n   end\n   default : begin \n     core_20 = err_18\n     auth_13 <= chip_3\n     cfg_17 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( status_output_buffer_15 ) == ( 7'b10xxxxx ) |-> auth_5 == sig_16 && tx_12 == chip_20 && rst_1 == chip_16 ; endproperty \n property name; @(posedge clk_gen_17) ( status_output_buffer_15 ) == ( 7'b0111100 ) |-> auth_4 == data_4 && rst_4 == fsm_17 && reg_1 == chip_5 ; endproperty \n property name; @(posedge clk_gen_17) ( status_output_buffer_15 ) == ( 5'b10x10 ) |-> chip_4 == clk_18 && rst_19 == reg_16 && fsm_1 == auth_2 ; endproperty \n property name; ( status_output_buffer_15 ) != 7'b10xxxxx && ( status_output_buffer_15 ) != 7'b0111100 && @(posedge clk_gen_17) ( status_output_buffer_15 ) != 5'b10x10  |-> core_20 == err_18 && auth_13 == chip_3 && cfg_17 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( flag_control_status_20 ) \n   7'b10xx0x0 : begin\n     core_18 <= reg_12\n     rst_12 <= core_10;\n   end\n   5'bx0xxx : begin\n     data_5 = chip_7\n     sig_15 = fsm_12;\n   end\n   6'b1x1111 : begin\n     core_3 = err_18\n     data_1 = clk_16;\n   end\n   default : begin \n     fsm_5 = auth_16\n     auth_16 = cfg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( flag_control_status_20 ) == ( 7'b10xx0x0 ) |-> core_18 == reg_12 && rst_12 == core_10 ; endproperty \n property name; @(posedge clk_out_3) ( flag_control_status_20 ) == ( 5'bx0xxx ) |-> data_5 == chip_7 && sig_15 == fsm_12 ; endproperty \n property name; @(posedge clk_out_3) ( flag_control_status_20 ) == ( 6'b1x1111 ) |-> core_3 == err_18 && data_1 == clk_16 ; endproperty \n property name; ( flag_control_status_20 ) != 7'b10xx0x0 && ( flag_control_status_20 ) != 5'bx0xxx && @(posedge clk_out_3) ( flag_control_status_20 ) != 6'b1x1111  |-> fsm_5 == auth_16 && auth_16 == cfg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( address_register_3 ) \n   4'b10x1 : begin\n     chip_4 = auth_5\n     sig_20 <= fsm_20;\n   end\n   6'h3c : begin\n     clk_14 = auth_19\n     chip_7 <= chip_1;\n   end\n   7'bxx00xxx : begin\n     rx_8 = cfg_2\n     chip_19 = rx_18;\n   end\n   default : begin \n     chip_20 = hw_17\n     sig_2 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_8) ( address_register_3 ) == ( 4'b10x1 ) |-> chip_4 == auth_5 && sig_20 == fsm_20 ; endproperty \n property name; @(negedge bus_clock_8) ( address_register_3 ) == ( 6'h3c ) |-> clk_14 == auth_19 && chip_7 == chip_1 ; endproperty \n property name; @(negedge bus_clock_8) ( address_register_3 ) == ( 7'bxx00xxx ) |-> rx_8 == cfg_2 && chip_19 == rx_18 ; endproperty \n property name; ( address_register_3 ) != 4'b10x1 && ( address_register_3 ) != 6'h3c && @(negedge bus_clock_8) ( address_register_3 ) != 7'bxx00xxx  |-> chip_20 == hw_17 && sig_2 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   7'b1x00010 : begin\n     hw_20 <= reg_19\n     reg_16 <= fsm_12;\n   end\n   7'b1100101 : begin\n     sig_20 = rst_4\n     err_10 <= chip_14;\n   end\n   5'ha : begin\n     clk_11 = reg_20\n     rst_6 <= auth_6;\n   end\n   default : begin \n     hw_16 = reg_14\n     rst_11 = chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_9) ( interrupt_flag_8 ) == ( 7'b1x00010 ) |-> hw_20 == reg_19 && reg_16 == fsm_12 ; endproperty \n property name; @(posedge sys_clk_9) ( interrupt_flag_8 ) == ( 7'b1100101 ) |-> sig_20 == rst_4 && err_10 == chip_14 ; endproperty \n property name; @(posedge sys_clk_9) ( interrupt_flag_8 ) == ( 5'ha ) |-> clk_11 == reg_20 && rst_6 == auth_6 ; endproperty \n property name; ( interrupt_flag_8 ) != 7'b1x00010 && ( interrupt_flag_8 ) != 7'b1100101 && @(posedge sys_clk_9) ( interrupt_flag_8 ) != 5'ha  |-> hw_16 == reg_14 && rst_11 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "case ( data_control_6 ) \n   7'bx1xxxxx : begin\n     data_2 = auth_18\n     data_9 = rx_15;\n   end\n   default : begin \n     err_8 = err_11\n     tx_12 = rst_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_6) ( data_control_6 ) == ( 7'bx1xxxxx ) |-> data_2 == auth_18 && data_9 == rx_15 ; endproperty \n property name; @(negedge clk_in_6) ( data_control_6 ) != 7'bx1xxxxx  |-> err_8 == err_11 && tx_12 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "case ( enable_14 ) \n   6'b110111 : begin\n     clk_5 = tx_9\n     auth_19 <= hw_13;\n   end\n   default : begin \n     fsm_2 <= rx_9\n     reg_11 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( enable_14 ) == ( 6'b110111 ) |-> clk_5 == tx_9 && auth_19 == hw_13 ; endproperty \n property name; @(posedge pll_clk_9) ( enable_14 ) != 6'b110111  |-> fsm_2 == rx_9 && reg_11 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( input_buffer_13 ) \n   5'bx10x1 : begin\n     clk_15 = sig_5\n     tx_5 <= clk_5\n     hw_20 <= chip_4;\n   end\n   data_6 : begin\n     err_7 <= auth_3\n     clk_10 <= data_18\n     err_1 <= err_3;\n   end\n   6'bx10110 : begin\n     rst_14 = tx_14\n     err_10 <= clk_1\n     core_1 <= data_7;\n   end\n   default : begin \n     sig_16 = cfg_12\n     clk_16 = data_1\n     core_12 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( input_buffer_13 ) == ( 5'bx10x1 ) |-> clk_15 == sig_5 && tx_5 == clk_5 && hw_20 == chip_4 ; endproperty \n property name; @(posedge clk_gen_15) ( input_buffer_13 ) == ( data_6 ) |-> err_7 == auth_3 && clk_10 == data_18 && err_1 == err_3 ; endproperty \n property name; @(posedge clk_gen_15) ( input_buffer_13 ) == ( 6'bx10110 ) |-> rst_14 == tx_14 && err_10 == clk_1 && core_1 == data_7 ; endproperty \n property name; ( input_buffer_13 ) != 5'bx10x1 && ( input_buffer_13 ) != data_6 && @(posedge clk_gen_15) ( input_buffer_13 ) != 6'bx10110  |-> sig_16 == cfg_12 && clk_16 == data_1 && core_12 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( enable_19 ) \n   7'bx00101x : begin\n     rst_5 <= core_6\n     err_3 = tx_16;\n   end\n   default : begin \n     err_5 = err_12\n     reg_3 <= rst_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_20) ( enable_19 ) == ( 7'bx00101x ) |-> rst_5 == core_6 && err_3 == tx_16 ; endproperty \n property name; @(posedge bus_clock_20) ( enable_19 ) != 7'bx00101x  |-> err_5 == err_12 && reg_3 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "case ( transfer_complete_7 ) \n   6'hb : begin\n     auth_17 = rx_18\n     err_7 = chip_18\n     data_14 = data_1;\n   end\n   default : begin \n     sig_7 = reg_6\n     tx_5 <= data_12\n     fsm_5 <= rst_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_14) ( transfer_complete_7 ) == ( 6'hb ) |-> auth_17 == rx_18 && err_7 == chip_18 && data_14 == data_1 ; endproperty \n property name; @(negedge cpu_clock_14) ( transfer_complete_7 ) != 6'hb  |-> sig_7 == reg_6 && tx_5 == data_12 && fsm_5 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "case ( output_status_20 ) \n   4'b0x11 : begin\n     rst_8 <= chip_13\n     fsm_4 <= reg_18;\n   end\n   default : begin \n     sig_13 <= tx_1\n     rx_7 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( output_status_20 ) == ( 4'b0x11 ) |-> rst_8 == chip_13 && fsm_4 == reg_18 ; endproperty \n property name; @(posedge core_clock_16) ( output_status_20 ) != 4'b0x11  |-> sig_13 == tx_1 && rx_7 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( operation_status_4 ) \n   6'bx1001x : begin\n     tx_19 <= err_5\n     fsm_1 <= sig_17\n     data_8 <= auth_9;\n   end\n   6'h12 : begin\n     hw_6 = core_12\n     rx_13 = fsm_11\n     fsm_19 = sig_11;\n   end\n   default : begin \n     hw_19 = data_12\n     data_2 <= err_7\n     auth_11 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_19) ( operation_status_4 ) == ( 6'bx1001x ) |-> tx_19 == err_5 && fsm_1 == sig_17 && data_8 == auth_9 ; endproperty \n property name; @(posedge mem_clock_19) ( operation_status_4 ) == ( 6'h12 ) |-> hw_6 == core_12 && rx_13 == fsm_11 && fsm_19 == sig_11 ; endproperty \n property name; ( operation_status_4 ) != 6'bx1001x && @(posedge mem_clock_19) ( operation_status_4 ) != 6'h12  |-> hw_19 == data_12 && data_2 == err_7 && auth_11 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   rx_13 : begin\n     core_19 = tx_7\n     rst_17 <= hw_9;\n   end\n   6'b111xx0 : begin\n     fsm_1 = rst_8\n     cfg_13 = rx_18;\n   end\n   default : begin \n     sig_6 <= rx_16\n     rx_20 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_10) ( data_status_register_status_18 ) == ( rx_13 ) |-> core_19 == tx_7 && rst_17 == hw_9 ; endproperty \n property name; @(posedge clk_in_10) ( data_status_register_status_18 ) == ( 6'b111xx0 ) |-> fsm_1 == rst_8 && cfg_13 == rx_18 ; endproperty \n property name; ( data_status_register_status_18 ) != rx_13 && @(posedge clk_in_10) ( data_status_register_status_18 ) != 6'b111xx0  |-> sig_6 == rx_16 && rx_20 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "case ( status_register_4 ) \n   4'bxx00 : begin\n     auth_18 = rst_19\n     err_16 <= reg_11;\n   end\n   default : begin \n     tx_4 <= sig_9\n     auth_4 <= err_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_20) ( status_register_4 ) == ( 4'bxx00 ) |-> auth_18 == rst_19 && err_16 == reg_11 ; endproperty \n property name; @(posedge clk_enable_20) ( status_register_4 ) != 4'bxx00  |-> tx_4 == sig_9 && auth_4 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "case ( input_data_11 ) \n   7'bx00x000 : begin\n     tx_14 <= data_2\n     sig_10 <= data_20;\n   end\n   7'bx001101 : begin\n     hw_17 <= core_19\n     core_1 = cfg_18;\n   end\n   6'h37 : begin\n     data_8 <= rx_2\n     auth_19 = reg_12;\n   end\n   default : begin \n     rst_7 = rst_19\n     rst_1 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( input_data_11 ) == ( 7'bx00x000 ) |-> tx_14 == data_2 && sig_10 == data_20 ; endproperty \n property name; @(posedge ref_clk_12) ( input_data_11 ) == ( 7'bx001101 ) |-> hw_17 == core_19 && core_1 == cfg_18 ; endproperty \n property name; @(posedge ref_clk_12) ( input_data_11 ) == ( 6'h37 ) |-> data_8 == rx_2 && auth_19 == reg_12 ; endproperty \n property name; ( input_data_11 ) != 7'bx00x000 && ( input_data_11 ) != 7'bx001101 && @(posedge ref_clk_12) ( input_data_11 ) != 6'h37  |-> rst_7 == rst_19 && rst_1 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   4'b1110 : begin\n     fsm_5 <= core_1\n     clk_8 <= clk_18\n     reg_15 = hw_3;\n   end\n   5'b101xx : begin\n     sig_17 = rst_5\n     rst_7 = data_17\n     rx_10 <= tx_15;\n   end\n   default : begin \n     core_5 <= err_7\n     auth_17 = err_5\n     core_12 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_15) ( control_register_status_6 ) == ( 4'b1110 ) |-> fsm_5 == core_1 && clk_8 == clk_18 && reg_15 == hw_3 ; endproperty \n property name; @(posedge clk_enable_15) ( control_register_status_6 ) == ( 5'b101xx ) |-> sig_17 == rst_5 && rst_7 == data_17 && rx_10 == tx_15 ; endproperty \n property name; ( control_register_status_6 ) != 4'b1110 && @(posedge clk_enable_15) ( control_register_status_6 ) != 5'b101xx  |-> core_5 == err_7 && auth_17 == err_5 && core_12 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "case ( control_flag_register_13 ) \n   6'bx000x0 : begin\n     err_14 <= tx_5\n     rst_10 = hw_18;\n   end\n   7'bx11x1xx : begin\n     sig_2 <= chip_19\n     auth_17 = rx_18;\n   end\n   7'b110x001 : begin\n     clk_13 = fsm_3\n     err_17 = hw_7;\n   end\n   default : begin \n     reg_4 <= err_8\n     rst_14 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_16) ( control_flag_register_13 ) == ( 6'bx000x0 ) |-> err_14 == tx_5 && rst_10 == hw_18 ; endproperty \n property name; @(posedge main_clk_16) ( control_flag_register_13 ) == ( 7'bx11x1xx ) |-> sig_2 == chip_19 && auth_17 == rx_18 ; endproperty \n property name; @(posedge main_clk_16) ( control_flag_register_13 ) == ( 7'b110x001 ) |-> clk_13 == fsm_3 && err_17 == hw_7 ; endproperty \n property name; ( control_flag_register_13 ) != 6'bx000x0 && ( control_flag_register_13 ) != 7'bx11x1xx && @(posedge main_clk_16) ( control_flag_register_13 ) != 7'b110x001  |-> reg_4 == err_8 && rst_14 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   4'b0xx1 : begin\n     hw_9 = err_7\n     auth_16 = clk_4\n     cfg_3 = data_20;\n   end\n   default : begin \n     fsm_9 <= fsm_18\n     reg_20 <= clk_12\n     rst_4 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( status_output_buffer_13 ) == ( 4'b0xx1 ) |-> hw_9 == err_7 && auth_16 == clk_4 && cfg_3 == data_20 ; endproperty \n property name; @(posedge fast_clk_3) ( status_output_buffer_13 ) != 4'b0xx1  |-> fsm_9 == fsm_18 && reg_20 == clk_12 && rst_4 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( start_address_5 ) \n   rst_4 : begin\n     clk_7 = chip_9\n     chip_13 <= reg_11;\n   end\n   default : begin \n     core_2 <= cfg_13\n     rx_11 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_5) ( start_address_5 ) == ( rst_4 ) |-> clk_7 == chip_9 && chip_13 == reg_11 ; endproperty \n property name; @(posedge pll_clk_5) ( start_address_5 ) != rst_4  |-> core_2 == cfg_13 && rx_11 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_5"
    },
    {
        "Code": "case ( status_register_15 ) \n   4'h6 : begin\n     cfg_5 <= core_12\n     auth_6 <= rst_11\n     auth_19 = fsm_10;\n   end\n   default : begin \n     clk_3 = sig_19\n     sig_4 <= chip_13\n     rst_9 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_6) ( status_register_15 ) == ( 4'h6 ) |-> cfg_5 == core_12 && auth_6 == rst_11 && auth_19 == fsm_10 ; endproperty \n property name; @(posedge clk_gen_6) ( status_register_15 ) != 4'h6  |-> clk_3 == sig_19 && sig_4 == chip_13 && rst_9 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "case ( control_status_buffer_20 ) \n   7'b1x1000x : begin\n     rst_6 = auth_11\n     rx_18 = err_20\n     tx_12 = clk_3;\n   end\n   5'h1x : begin\n     tx_6 = chip_5\n     reg_5 <= cfg_2\n     core_16 <= err_19;\n   end\n   default : begin \n     core_7 <= fsm_10\n     err_18 = data_16\n     rst_9 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_19) ( control_status_buffer_20 ) == ( 7'b1x1000x ) |-> rst_6 == auth_11 && rx_18 == err_20 && tx_12 == clk_3 ; endproperty \n property name; @(posedge clock_source_19) ( control_status_buffer_20 ) == ( 5'h1x ) |-> tx_6 == chip_5 && reg_5 == cfg_2 && core_16 == err_19 ; endproperty \n property name; ( control_status_buffer_20 ) != 7'b1x1000x && @(posedge clock_source_19) ( control_status_buffer_20 ) != 5'h1x  |-> core_7 == fsm_10 && err_18 == data_16 && rst_9 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "case ( end_address_2 ) \n   7'b0000000 : begin\n     fsm_7 <= auth_20\n     tx_20 = cfg_5\n     reg_10 <= auth_14;\n   end\n   2'bx1 : begin\n     cfg_19 = rx_14\n     auth_6 = reg_1\n     sig_14 <= tx_19;\n   end\n   6'b1xxx10 : begin\n     hw_20 <= cfg_14\n     rx_9 = hw_11\n     hw_9 = chip_12;\n   end\n   default : begin \n     clk_7 = rst_15\n     data_12 = chip_10\n     fsm_15 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_3) ( end_address_2 ) == ( 7'b0000000 ) |-> fsm_7 == auth_20 && tx_20 == cfg_5 && reg_10 == auth_14 ; endproperty \n property name; @(negedge clk_osc_3) ( end_address_2 ) == ( 2'bx1 ) |-> cfg_19 == rx_14 && auth_6 == reg_1 && sig_14 == tx_19 ; endproperty \n property name; @(negedge clk_osc_3) ( end_address_2 ) == ( 6'b1xxx10 ) |-> hw_20 == cfg_14 && rx_9 == hw_11 && hw_9 == chip_12 ; endproperty \n property name; ( end_address_2 ) != 7'b0000000 && ( end_address_2 ) != 2'bx1 && @(negedge clk_osc_3) ( end_address_2 ) != 6'b1xxx10  |-> clk_7 == rst_15 && data_12 == chip_10 && fsm_15 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "case ( read_enable_14 ) \n   7'bx000100 : begin\n     tx_16 <= rst_20\n     fsm_9 = err_7;\n   end\n   5'h1d : begin\n     sig_17 <= rx_6\n     reg_13 = data_11;\n   end\n   7'bx00xx1x : begin\n     cfg_4 = clk_11\n     chip_4 <= sig_4;\n   end\n   default : begin \n     auth_18 <= tx_9\n     rx_12 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_15) ( read_enable_14 ) == ( 7'bx000100 ) |-> tx_16 == rst_20 && fsm_9 == err_7 ; endproperty \n property name; @(posedge async_clk_15) ( read_enable_14 ) == ( 5'h1d ) |-> sig_17 == rx_6 && reg_13 == data_11 ; endproperty \n property name; @(posedge async_clk_15) ( read_enable_14 ) == ( 7'bx00xx1x ) |-> cfg_4 == clk_11 && chip_4 == sig_4 ; endproperty \n property name; ( read_enable_14 ) != 7'bx000100 && ( read_enable_14 ) != 5'h1d && @(posedge async_clk_15) ( read_enable_14 ) != 7'bx00xx1x  |-> auth_18 == tx_9 && rx_12 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   4'hd : begin\n     reg_16 <= core_2\n     cfg_2 <= reg_6;\n   end\n   default : begin \n     auth_8 = data_17\n     chip_20 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_16) ( transfer_complete_8 ) == ( 4'hd ) |-> reg_16 == core_2 && cfg_2 == reg_6 ; endproperty \n property name; @(posedge clock_source_16) ( transfer_complete_8 ) != 4'hd  |-> auth_8 == data_17 && chip_20 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_16"
    },
    {
        "Code": "case ( output_register_status_13 ) \n   7'bx1x1x1x : begin\n     core_9 = chip_4\n     rx_14 <= auth_19;\n   end\n   default : begin \n     hw_10 = core_2\n     auth_12 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_18) ( output_register_status_13 ) == ( 7'bx1x1x1x ) |-> core_9 == chip_4 && rx_14 == auth_19 ; endproperty \n property name; @(negedge bus_clock_18) ( output_register_status_13 ) != 7'bx1x1x1x  |-> hw_10 == core_2 && auth_12 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "case ( flag_control_1 ) \n   7'h12 : begin\n     data_10 <= clk_7\n     reg_14 = tx_15\n     reg_2 = clk_15;\n   end\n   default : begin \n     clk_6 = chip_17\n     clk_17 = reg_4\n     core_17 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( flag_control_1 ) == ( 7'h12 ) |-> data_10 == clk_7 && reg_14 == tx_15 && reg_2 == clk_15 ; endproperty \n property name; @(posedge clk_reset_1) ( flag_control_1 ) != 7'h12  |-> clk_6 == chip_17 && clk_17 == reg_4 && core_17 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( flag_status_18 ) \n   7'h59 : begin\n     rx_5 <= clk_11\n     core_8 <= rx_9\n     cfg_1 = rst_9;\n   end\n   7'bx00100x : begin\n     fsm_15 = rst_8\n     sig_13 <= sig_4\n     data_10 = sig_17;\n   end\n   default : begin \n     fsm_2 <= chip_4\n     core_2 = data_7\n     chip_5 = reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_14) ( flag_status_18 ) == ( 7'h59 ) |-> rx_5 == clk_11 && core_8 == rx_9 && cfg_1 == rst_9 ; endproperty \n property name; @(posedge clock_ctrl_14) ( flag_status_18 ) == ( 7'bx00100x ) |-> fsm_15 == rst_8 && sig_13 == sig_4 && data_10 == sig_17 ; endproperty \n property name; ( flag_status_18 ) != 7'h59 && @(posedge clock_ctrl_14) ( flag_status_18 ) != 7'bx00100x  |-> fsm_2 == chip_4 && core_2 == data_7 && chip_5 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "case ( read_data_9 ) \n   2'b01 : begin\n     rst_5 <= auth_4\n     cfg_3 <= tx_19;\n   end\n   6'h25 : begin\n     rx_8 <= cfg_7\n     chip_8 <= data_19;\n   end\n   default : begin \n     tx_14 <= clk_7\n     clk_18 <= chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_5) ( read_data_9 ) == ( 2'b01 ) |-> rst_5 == auth_4 && cfg_3 == tx_19 ; endproperty \n property name; @(negedge pll_clk_5) ( read_data_9 ) == ( 6'h25 ) |-> rx_8 == cfg_7 && chip_8 == data_19 ; endproperty \n property name; ( read_data_9 ) != 2'b01 && @(negedge pll_clk_5) ( read_data_9 ) != 6'h25  |-> tx_14 == clk_7 && clk_18 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "case ( input_register_5 ) \n   7'bx10x1xx : begin\n     auth_3 <= sig_18\n     hw_11 <= err_4;\n   end\n   default : begin \n     rst_2 <= rst_6\n     cfg_12 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_15) ( input_register_5 ) == ( 7'bx10x1xx ) |-> auth_3 == sig_18 && hw_11 == err_4 ; endproperty \n property name; @(negedge sys_clk_15) ( input_register_5 ) != 7'bx10x1xx  |-> rst_2 == rst_6 && cfg_12 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "case ( command_word_14 ) \n   7'h7b : begin\n     fsm_18 = auth_9\n     rx_18 = rst_7\n     chip_4 = tx_12;\n   end\n   default : begin \n     fsm_11 = chip_2\n     cfg_1 = tx_10\n     auth_7 = core_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( command_word_14 ) == ( 7'h7b ) |-> fsm_18 == auth_9 && rx_18 == rst_7 && chip_4 == tx_12 ; endproperty \n property name; @(posedge pll_clk_8) ( command_word_14 ) != 7'h7b  |-> fsm_11 == chip_2 && cfg_1 == tx_10 && auth_7 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'b1xxxx1x : begin\n     cfg_13 = core_7\n     err_5 = tx_3\n     auth_7 <= sig_15;\n   end\n   default : begin \n     auth_19 <= rx_5\n     rst_4 <= auth_19\n     rst_9 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( data_status_17 ) == ( 7'b1xxxx1x ) |-> cfg_13 == core_7 && err_5 == tx_3 && auth_7 == sig_15 ; endproperty \n property name; @(posedge clk_in_18) ( data_status_17 ) != 7'b1xxxx1x  |-> auth_19 == rx_5 && rst_4 == auth_19 && rst_9 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( data_register_19 ) \n   4'bxx00 : begin\n     auth_19 <= core_16\n     rx_19 <= err_13\n     err_5 <= auth_15;\n   end\n   default : begin \n     auth_1 = clk_16\n     tx_10 <= clk_17\n     hw_13 <= tx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_16) ( data_register_19 ) == ( 4'bxx00 ) |-> auth_19 == core_16 && rx_19 == err_13 && err_5 == auth_15 ; endproperty \n property name; @(posedge fast_clk_16) ( data_register_19 ) != 4'bxx00  |-> auth_1 == clk_16 && tx_10 == clk_17 && hw_13 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_16"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   6'b00xxx0 : begin\n     fsm_18 <= err_9\n     data_12 <= reg_3;\n   end\n   6'b101001 : begin\n     fsm_20 <= auth_9\n     sig_3 = auth_11;\n   end\n   fsm_20 : begin\n     core_5 <= cfg_8\n     reg_5 = data_5;\n   end\n   default : begin \n     chip_10 = clk_4\n     hw_8 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_3) ( transfer_complete_3 ) == ( 6'b00xxx0 ) |-> fsm_18 == err_9 && data_12 == reg_3 ; endproperty \n property name; @(negedge clk_in_3) ( transfer_complete_3 ) == ( 6'b101001 ) |-> fsm_20 == auth_9 && sig_3 == auth_11 ; endproperty \n property name; @(negedge clk_in_3) ( transfer_complete_3 ) == ( fsm_20 ) |-> core_5 == cfg_8 && reg_5 == data_5 ; endproperty \n property name; ( transfer_complete_3 ) != 6'b00xxx0 && ( transfer_complete_3 ) != 6'b101001 && @(negedge clk_in_3) ( transfer_complete_3 ) != fsm_20  |-> chip_10 == clk_4 && hw_8 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "case ( input_data_10 ) \n   7'b010xx10 : begin\n     chip_14 = cfg_1\n     chip_15 <= cfg_4;\n   end\n   7'b1100101 : begin\n     hw_6 <= chip_16\n     rx_9 = chip_3;\n   end\n   default : begin \n     cfg_16 = data_20\n     rst_17 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( input_data_10 ) == ( 7'b010xx10 ) |-> chip_14 == cfg_1 && chip_15 == cfg_4 ; endproperty \n property name; @(posedge clk_enable_13) ( input_data_10 ) == ( 7'b1100101 ) |-> hw_6 == chip_16 && rx_9 == chip_3 ; endproperty \n property name; ( input_data_10 ) != 7'b010xx10 && @(posedge clk_enable_13) ( input_data_10 ) != 7'b1100101  |-> cfg_16 == data_20 && rst_17 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( control_input_5 ) \n   7'b10xxxxx : begin\n     data_19 = data_20\n     core_6 = auth_1\n     sig_9 = rx_17;\n   end\n   default : begin \n     sig_17 <= rst_1\n     cfg_6 <= rx_5\n     clk_11 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( control_input_5 ) == ( 7'b10xxxxx ) |-> data_19 == data_20 && core_6 == auth_1 && sig_9 == rx_17 ; endproperty \n property name; @(posedge core_clock_11) ( control_input_5 ) != 7'b10xxxxx  |-> sig_17 == rst_1 && cfg_6 == rx_5 && clk_11 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( start_address_18 ) \n   6'bx11xxx : begin\n     sig_5 = fsm_4\n     fsm_16 <= data_9\n     core_6 <= rst_13;\n   end\n   default : begin \n     hw_3 <= err_10\n     err_10 <= cfg_14\n     reg_19 = auth_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_17) ( start_address_18 ) == ( 6'bx11xxx ) |-> sig_5 == fsm_4 && fsm_16 == data_9 && core_6 == rst_13 ; endproperty \n property name; @(negedge clk_out_17) ( start_address_18 ) != 6'bx11xxx  |-> hw_3 == err_10 && err_10 == cfg_14 && reg_19 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "case ( flag_register_17 ) \n   7'b11xx110 : begin\n     sig_11 = sig_10\n     err_3 = reg_8\n     cfg_15 = auth_20;\n   end\n   4'b0xx1 : begin\n     rx_15 <= chip_17\n     sig_3 <= rst_3\n     fsm_12 = err_12;\n   end\n   6'b111010 : begin\n     tx_14 = sig_4\n     tx_18 <= core_10\n     fsm_13 <= fsm_18;\n   end\n   default : begin \n     chip_8 <= err_11\n     reg_17 <= reg_4\n     core_4 = auth_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_18) ( flag_register_17 ) == ( 7'b11xx110 ) |-> sig_11 == sig_10 && err_3 == reg_8 && cfg_15 == auth_20 ; endproperty \n property name; @(negedge clk_signal_18) ( flag_register_17 ) == ( 4'b0xx1 ) |-> rx_15 == chip_17 && sig_3 == rst_3 && fsm_12 == err_12 ; endproperty \n property name; @(negedge clk_signal_18) ( flag_register_17 ) == ( 6'b111010 ) |-> tx_14 == sig_4 && tx_18 == core_10 && fsm_13 == fsm_18 ; endproperty \n property name; ( flag_register_17 ) != 7'b11xx110 && ( flag_register_17 ) != 4'b0xx1 && @(negedge clk_signal_18) ( flag_register_17 ) != 6'b111010  |-> chip_8 == err_11 && reg_17 == reg_4 && core_4 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "case ( interrupt_request_3 ) \n   6'bxx0xx1 : begin\n     chip_11 = err_8\n     fsm_15 <= fsm_16;\n   end\n   default : begin \n     err_5 = reg_9\n     clk_2 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_17) ( interrupt_request_3 ) == ( 6'bxx0xx1 ) |-> chip_11 == err_8 && fsm_15 == fsm_16 ; endproperty \n property name; @(posedge clk_out_17) ( interrupt_request_3 ) != 6'bxx0xx1  |-> err_5 == reg_9 && clk_2 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_17"
    },
    {
        "Code": "case ( interrupt_enable_11 ) \n   err_5 : begin\n     fsm_8 <= clk_18\n     core_10 = core_6\n     auth_5 <= core_5;\n   end\n   5'b10111 : begin\n     cfg_8 = tx_4\n     core_17 <= cfg_11\n     core_20 = fsm_12;\n   end\n   5'b1x0xx : begin\n     cfg_1 <= auth_13\n     fsm_13 = rst_1\n     hw_17 = clk_4;\n   end\n   default : begin \n     chip_12 = tx_3\n     chip_1 <= err_7\n     cfg_12 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_5) ( interrupt_enable_11 ) == ( err_5 ) |-> fsm_8 == clk_18 && core_10 == core_6 && auth_5 == core_5 ; endproperty \n property name; @(posedge clock_ctrl_5) ( interrupt_enable_11 ) == ( 5'b10111 ) |-> cfg_8 == tx_4 && core_17 == cfg_11 && core_20 == fsm_12 ; endproperty \n property name; @(posedge clock_ctrl_5) ( interrupt_enable_11 ) == ( 5'b1x0xx ) |-> cfg_1 == auth_13 && fsm_13 == rst_1 && hw_17 == clk_4 ; endproperty \n property name; ( interrupt_enable_11 ) != err_5 && ( interrupt_enable_11 ) != 5'b10111 && @(posedge clock_ctrl_5) ( interrupt_enable_11 ) != 5'b1x0xx  |-> chip_12 == tx_3 && chip_1 == err_7 && cfg_12 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "case ( instruction_register_13 ) \n   7'b11xx110 : begin\n     clk_2 <= core_9\n     tx_15 <= tx_10;\n   end\n   tx_11 : begin\n     chip_3 = auth_20\n     fsm_2 <= clk_17;\n   end\n   7'b101xx00 : begin\n     data_2 <= sig_2\n     core_4 = reg_11;\n   end\n   default : begin \n     reg_17 <= clk_3\n     rx_2 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( instruction_register_13 ) == ( 7'b11xx110 ) |-> clk_2 == core_9 && tx_15 == tx_10 ; endproperty \n property name; @(negedge bus_clock_13) ( instruction_register_13 ) == ( tx_11 ) |-> chip_3 == auth_20 && fsm_2 == clk_17 ; endproperty \n property name; @(negedge bus_clock_13) ( instruction_register_13 ) == ( 7'b101xx00 ) |-> data_2 == sig_2 && core_4 == reg_11 ; endproperty \n property name; ( instruction_register_13 ) != 7'b11xx110 && ( instruction_register_13 ) != tx_11 && @(negedge bus_clock_13) ( instruction_register_13 ) != 7'b101xx00  |-> reg_17 == clk_3 && rx_2 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( input_register_11 ) \n   5'bx111x : begin\n     hw_17 = auth_8\n     cfg_7 <= reg_13\n     clk_12 <= core_19;\n   end\n   7'h27 : begin\n     rst_17 = data_19\n     fsm_7 = fsm_5\n     core_8 = auth_10;\n   end\n   default : begin \n     cfg_10 <= sig_17\n     cfg_17 <= chip_13\n     rst_2 = rx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_1) ( input_register_11 ) == ( 5'bx111x ) |-> hw_17 == auth_8 && cfg_7 == reg_13 && clk_12 == core_19 ; endproperty \n property name; @(negedge clock_div_1) ( input_register_11 ) == ( 7'h27 ) |-> rst_17 == data_19 && fsm_7 == fsm_5 && core_8 == auth_10 ; endproperty \n property name; ( input_register_11 ) != 5'bx111x && @(negedge clock_div_1) ( input_register_11 ) != 7'h27  |-> cfg_10 == sig_17 && cfg_17 == chip_13 && rst_2 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_1"
    },
    {
        "Code": "case ( data_control_status_4 ) \n   6'b11xxxx : begin\n     chip_17 <= auth_5\n     hw_2 <= data_17\n     reg_15 = chip_4;\n   end\n   7'b1001000 : begin\n     data_1 <= reg_5\n     rx_15 <= auth_2\n     err_9 = hw_11;\n   end\n   default : begin \n     reg_7 <= sig_19\n     chip_2 <= core_10\n     rst_18 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( data_control_status_4 ) == ( 6'b11xxxx ) |-> chip_17 == auth_5 && hw_2 == data_17 && reg_15 == chip_4 ; endproperty \n property name; @(negedge bus_clock_15) ( data_control_status_4 ) == ( 7'b1001000 ) |-> data_1 == reg_5 && rx_15 == auth_2 && err_9 == hw_11 ; endproperty \n property name; ( data_control_status_4 ) != 6'b11xxxx && @(negedge bus_clock_15) ( data_control_status_4 ) != 7'b1001000  |-> reg_7 == sig_19 && chip_2 == core_10 && rst_18 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( flag_status_18 ) \n   7'bx101xxx : begin\n     data_20 = chip_15\n     auth_16 <= tx_16;\n   end\n   7'b0011xx0 : begin\n     tx_18 = tx_8\n     auth_19 = err_5;\n   end\n   default : begin \n     reg_15 = cfg_16\n     rx_14 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( flag_status_18 ) == ( 7'bx101xxx ) |-> data_20 == chip_15 && auth_16 == tx_16 ; endproperty \n property name; @(posedge clock_source_2) ( flag_status_18 ) == ( 7'b0011xx0 ) |-> tx_18 == tx_8 && auth_19 == err_5 ; endproperty \n property name; ( flag_status_18 ) != 7'bx101xxx && @(posedge clock_source_2) ( flag_status_18 ) != 7'b0011xx0  |-> reg_15 == cfg_16 && rx_14 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( status_control_1 ) \n   6'b111x01 : begin\n     chip_12 <= rst_18\n     chip_4 = reg_16;\n   end\n   6'b101000 : begin\n     rx_4 <= fsm_3\n     data_1 <= core_6;\n   end\n   4'bxx1x : begin\n     err_12 = tx_5\n     cfg_18 = sig_6;\n   end\n   default : begin \n     sig_11 = sig_5\n     auth_16 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_17) ( status_control_1 ) == ( 6'b111x01 ) |-> chip_12 == rst_18 && chip_4 == reg_16 ; endproperty \n property name; @(posedge clk_osc_17) ( status_control_1 ) == ( 6'b101000 ) |-> rx_4 == fsm_3 && data_1 == core_6 ; endproperty \n property name; @(posedge clk_osc_17) ( status_control_1 ) == ( 4'bxx1x ) |-> err_12 == tx_5 && cfg_18 == sig_6 ; endproperty \n property name; ( status_control_1 ) != 6'b111x01 && ( status_control_1 ) != 6'b101000 && @(posedge clk_osc_17) ( status_control_1 ) != 4'bxx1x  |-> sig_11 == sig_5 && auth_16 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "case ( status_register_status_10 ) \n   6'b0x1000 : begin\n     rx_5 <= auth_12\n     auth_8 = fsm_2\n     core_18 = err_5;\n   end\n   6'b0x1x0x : begin\n     sig_3 <= cfg_20\n     sig_10 <= core_2\n     rst_4 <= sig_1;\n   end\n   7'h43 : begin\n     fsm_20 = fsm_8\n     tx_11 <= data_4\n     auth_15 = sig_4;\n   end\n   default : begin \n     data_3 = core_8\n     hw_11 = rx_16\n     rst_7 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_6) ( status_register_status_10 ) == ( 6'b0x1000 ) |-> rx_5 == auth_12 && auth_8 == fsm_2 && core_18 == err_5 ; endproperty \n property name; @(negedge clk_enable_6) ( status_register_status_10 ) == ( 6'b0x1x0x ) |-> sig_3 == cfg_20 && sig_10 == core_2 && rst_4 == sig_1 ; endproperty \n property name; @(negedge clk_enable_6) ( status_register_status_10 ) == ( 7'h43 ) |-> fsm_20 == fsm_8 && tx_11 == data_4 && auth_15 == sig_4 ; endproperty \n property name; ( status_register_status_10 ) != 6'b0x1000 && ( status_register_status_10 ) != 6'b0x1x0x && @(negedge clk_enable_6) ( status_register_status_10 ) != 7'h43  |-> data_3 == core_8 && hw_11 == rx_16 && rst_7 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "case ( input_buffer_3 ) \n   err_5 : begin\n     sig_10 <= core_11\n     clk_8 = rst_17\n     fsm_16 <= data_20;\n   end\n   7'bxx00101 : begin\n     clk_20 = core_9\n     core_19 <= err_5\n     chip_13 = chip_4;\n   end\n   5'b0x0xx : begin\n     cfg_15 <= clk_12\n     core_17 <= data_19\n     tx_9 <= sig_3;\n   end\n   default : begin \n     hw_5 <= clk_4\n     rx_4 <= chip_18\n     auth_20 = cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( input_buffer_3 ) == ( err_5 ) |-> sig_10 == core_11 && clk_8 == rst_17 && fsm_16 == data_20 ; endproperty \n property name; @(posedge async_clk_1) ( input_buffer_3 ) == ( 7'bxx00101 ) |-> clk_20 == core_9 && core_19 == err_5 && chip_13 == chip_4 ; endproperty \n property name; @(posedge async_clk_1) ( input_buffer_3 ) == ( 5'b0x0xx ) |-> cfg_15 == clk_12 && core_17 == data_19 && tx_9 == sig_3 ; endproperty \n property name; ( input_buffer_3 ) != err_5 && ( input_buffer_3 ) != 7'bxx00101 && @(posedge async_clk_1) ( input_buffer_3 ) != 5'b0x0xx  |-> hw_5 == clk_4 && rx_4 == chip_18 && auth_20 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( control_status_3 ) \n   7'bx01xxx0 : begin\n     core_20 <= data_6\n     err_20 = hw_11\n     tx_9 = clk_5;\n   end\n   default : begin \n     data_2 <= chip_14\n     rx_3 <= tx_10\n     sig_1 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_9) ( control_status_3 ) == ( 7'bx01xxx0 ) |-> core_20 == data_6 && err_20 == hw_11 && tx_9 == clk_5 ; endproperty \n property name; @(posedge sys_clk_9) ( control_status_3 ) != 7'bx01xxx0  |-> data_2 == chip_14 && rx_3 == tx_10 && sig_1 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "case ( read_data_18 ) \n   7'h17 : begin\n     sig_14 <= core_6\n     fsm_18 = fsm_1\n     auth_15 <= core_15;\n   end\n   fsm_6 : begin\n     rx_11 = auth_10\n     reg_17 = err_16\n     tx_9 = hw_19;\n   end\n   5'b00011 : begin\n     auth_6 = reg_13\n     tx_7 = hw_6\n     err_1 <= auth_4;\n   end\n   default : begin \n     rx_8 = cfg_16\n     cfg_6 <= rx_5\n     chip_20 = reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( read_data_18 ) == ( 7'h17 ) |-> sig_14 == core_6 && fsm_18 == fsm_1 && auth_15 == core_15 ; endproperty \n property name; @(posedge clk_osc_5) ( read_data_18 ) == ( fsm_6 ) |-> rx_11 == auth_10 && reg_17 == err_16 && tx_9 == hw_19 ; endproperty \n property name; @(posedge clk_osc_5) ( read_data_18 ) == ( 5'b00011 ) |-> auth_6 == reg_13 && tx_7 == hw_6 && err_1 == auth_4 ; endproperty \n property name; ( read_data_18 ) != 7'h17 && ( read_data_18 ) != fsm_6 && @(posedge clk_osc_5) ( read_data_18 ) != 5'b00011  |-> rx_8 == cfg_16 && cfg_6 == rx_5 && chip_20 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'b101xx00 : begin\n     fsm_1 = auth_5\n     hw_20 = clk_16;\n   end\n   default : begin \n     rst_18 <= reg_4\n     cfg_13 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_8) ( output_data_19 ) == ( 7'b101xx00 ) |-> fsm_1 == auth_5 && hw_20 == clk_16 ; endproperty \n property name; @(posedge clock_ctrl_8) ( output_data_19 ) != 7'b101xx00  |-> rst_18 == reg_4 && cfg_13 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "case ( output_register_status_11 ) \n   5'h0 : begin\n     data_1 = reg_11\n     rst_8 <= tx_5;\n   end\n   7'h24 : begin\n     err_7 <= chip_1\n     rst_11 <= sig_8;\n   end\n   4'hd : begin\n     rst_6 = clk_4\n     chip_11 <= tx_15;\n   end\n   default : begin \n     err_14 <= rst_9\n     data_2 <= cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_18) ( output_register_status_11 ) == ( 5'h0 ) |-> data_1 == reg_11 && rst_8 == tx_5 ; endproperty \n property name; @(posedge clock_ctrl_18) ( output_register_status_11 ) == ( 7'h24 ) |-> err_7 == chip_1 && rst_11 == sig_8 ; endproperty \n property name; @(posedge clock_ctrl_18) ( output_register_status_11 ) == ( 4'hd ) |-> rst_6 == clk_4 && chip_11 == tx_15 ; endproperty \n property name; ( output_register_status_11 ) != 5'h0 && ( output_register_status_11 ) != 7'h24 && @(posedge clock_ctrl_18) ( output_register_status_11 ) != 4'hd  |-> err_14 == rst_9 && data_2 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "case ( acknowledge_6 ) \n   7'h79 : begin\n     data_20 <= hw_3\n     tx_12 <= cfg_14\n     tx_11 = err_15;\n   end\n   6'b0100xx : begin\n     chip_6 = fsm_12\n     rst_18 = err_1\n     clk_14 <= chip_19;\n   end\n   default : begin \n     fsm_5 = chip_6\n     err_7 <= chip_6\n     rst_16 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_13) ( acknowledge_6 ) == ( 7'h79 ) |-> data_20 == hw_3 && tx_12 == cfg_14 && tx_11 == err_15 ; endproperty \n property name; @(posedge cpu_clock_13) ( acknowledge_6 ) == ( 6'b0100xx ) |-> chip_6 == fsm_12 && rst_18 == err_1 && clk_14 == chip_19 ; endproperty \n property name; ( acknowledge_6 ) != 7'h79 && @(posedge cpu_clock_13) ( acknowledge_6 ) != 6'b0100xx  |-> fsm_5 == chip_6 && err_7 == chip_6 && rst_16 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "case ( control_signal_14 ) \n   7'b1xx1xxx : begin\n     chip_16 = cfg_10\n     clk_8 <= cfg_13;\n   end\n   default : begin \n     reg_19 = core_5\n     clk_18 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_10) ( control_signal_14 ) == ( 7'b1xx1xxx ) |-> chip_16 == cfg_10 && clk_8 == cfg_13 ; endproperty \n property name; @(posedge clock_ctrl_10) ( control_signal_14 ) != 7'b1xx1xxx  |-> reg_19 == core_5 && clk_18 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "case ( interrupt_request_9 ) \n   7'bx0010x1 : begin\n     auth_9 = chip_4\n     core_5 = err_10;\n   end\n   7'bxxxx1x0 : begin\n     clk_5 = reg_5\n     core_13 = rx_3;\n   end\n   default : begin \n     rx_17 <= core_10\n     fsm_18 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_12) ( interrupt_request_9 ) == ( 7'bx0010x1 ) |-> auth_9 == chip_4 && core_5 == err_10 ; endproperty \n property name; @(negedge pll_clk_12) ( interrupt_request_9 ) == ( 7'bxxxx1x0 ) |-> clk_5 == reg_5 && core_13 == rx_3 ; endproperty \n property name; ( interrupt_request_9 ) != 7'bx0010x1 && @(negedge pll_clk_12) ( interrupt_request_9 ) != 7'bxxxx1x0  |-> rx_17 == core_10 && fsm_18 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "case ( data_status_17 ) \n   3'h0 : begin\n     hw_12 = err_12\n     chip_7 = data_1;\n   end\n   6'h30 : begin\n     rx_13 <= chip_3\n     fsm_11 = sig_2;\n   end\n   default : begin \n     sig_2 = data_14\n     core_14 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( data_status_17 ) == ( 3'h0 ) |-> hw_12 == err_12 && chip_7 == data_1 ; endproperty \n property name; @(posedge ref_clk_7) ( data_status_17 ) == ( 6'h30 ) |-> rx_13 == chip_3 && fsm_11 == sig_2 ; endproperty \n property name; ( data_status_17 ) != 3'h0 && @(posedge ref_clk_7) ( data_status_17 ) != 6'h30  |-> sig_2 == data_14 && core_14 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( error_flag_10 ) \n   7'b1111110 : begin\n     hw_17 = err_10\n     rx_5 <= auth_1;\n   end\n   4'h3 : begin\n     auth_2 = sig_13\n     rst_10 <= data_5;\n   end\n   default : begin \n     cfg_11 = cfg_17\n     hw_5 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( error_flag_10 ) == ( 7'b1111110 ) |-> hw_17 == err_10 && rx_5 == auth_1 ; endproperty \n property name; @(posedge clock_ctrl_2) ( error_flag_10 ) == ( 4'h3 ) |-> auth_2 == sig_13 && rst_10 == data_5 ; endproperty \n property name; ( error_flag_10 ) != 7'b1111110 && @(posedge clock_ctrl_2) ( error_flag_10 ) != 4'h3  |-> cfg_11 == cfg_17 && hw_5 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( result_register_13 ) \n   5'h16 : begin\n     cfg_9 = auth_3\n     reg_9 = err_16;\n   end\n   default : begin \n     cfg_4 = reg_19\n     rst_11 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_13) ( result_register_13 ) == ( 5'h16 ) |-> cfg_9 == auth_3 && reg_9 == err_16 ; endproperty \n property name; @(posedge main_clk_13) ( result_register_13 ) != 5'h16  |-> cfg_4 == reg_19 && rst_11 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_13"
    },
    {
        "Code": "case ( control_register_status_15 ) \n   7'h29 : begin\n     sig_4 <= clk_16\n     tx_15 = reg_5;\n   end\n   6'bxx111x : begin\n     data_9 <= auth_17\n     tx_10 <= err_14;\n   end\n   6'b0x0x1x : begin\n     auth_14 = chip_8\n     cfg_14 = hw_4;\n   end\n   default : begin \n     hw_5 <= rst_16\n     tx_4 <= err_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( control_register_status_15 ) == ( 7'h29 ) |-> sig_4 == clk_16 && tx_15 == reg_5 ; endproperty \n property name; @(negedge async_clk_12) ( control_register_status_15 ) == ( 6'bxx111x ) |-> data_9 == auth_17 && tx_10 == err_14 ; endproperty \n property name; @(negedge async_clk_12) ( control_register_status_15 ) == ( 6'b0x0x1x ) |-> auth_14 == chip_8 && cfg_14 == hw_4 ; endproperty \n property name; ( control_register_status_15 ) != 7'h29 && ( control_register_status_15 ) != 6'bxx111x && @(negedge async_clk_12) ( control_register_status_15 ) != 6'b0x0x1x  |-> hw_5 == rst_16 && tx_4 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( data_control_19 ) \n   6'bxx01x1 : begin\n     rst_9 <= rx_20\n     cfg_18 <= data_11\n     data_18 <= tx_7;\n   end\n   default : begin \n     chip_10 = fsm_4\n     data_8 <= reg_12\n     rx_1 = err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( data_control_19 ) == ( 6'bxx01x1 ) |-> rst_9 == rx_20 && cfg_18 == data_11 && data_18 == tx_7 ; endproperty \n property name; @(negedge clk_gen_16) ( data_control_19 ) != 6'bxx01x1  |-> chip_10 == fsm_4 && data_8 == reg_12 && rx_1 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'h5a : begin\n     clk_15 <= chip_13\n     chip_18 = hw_3;\n   end\n   default : begin \n     rx_12 <= data_9\n     core_6 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_4) ( instruction_buffer_5 ) == ( 7'h5a ) |-> clk_15 == chip_13 && chip_18 == hw_3 ; endproperty \n property name; @(posedge core_clock_4) ( instruction_buffer_5 ) != 7'h5a  |-> rx_12 == data_9 && core_6 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "case ( status_output_13 ) \n   7'hxx : begin\n     reg_14 = cfg_11\n     rx_16 <= cfg_9\n     core_2 <= core_9;\n   end\n   6'bx10110 : begin\n     data_9 = clk_7\n     auth_9 = chip_14\n     fsm_9 <= err_11;\n   end\n   6'bx10x1x : begin\n     rx_5 <= data_18\n     auth_6 = cfg_13\n     err_14 <= fsm_12;\n   end\n   default : begin \n     cfg_5 = sig_18\n     core_8 <= tx_4\n     data_16 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_19) ( status_output_13 ) == ( 7'hxx ) |-> reg_14 == cfg_11 && rx_16 == cfg_9 && core_2 == core_9 ; endproperty \n property name; @(negedge core_clock_19) ( status_output_13 ) == ( 6'bx10110 ) |-> data_9 == clk_7 && auth_9 == chip_14 && fsm_9 == err_11 ; endproperty \n property name; @(negedge core_clock_19) ( status_output_13 ) == ( 6'bx10x1x ) |-> rx_5 == data_18 && auth_6 == cfg_13 && err_14 == fsm_12 ; endproperty \n property name; ( status_output_13 ) != 7'hxx && ( status_output_13 ) != 6'bx10110 && @(negedge core_clock_19) ( status_output_13 ) != 6'bx10x1x  |-> cfg_5 == sig_18 && core_8 == tx_4 && data_16 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   7'bxxxx1xx : begin\n     err_12 = cfg_5\n     tx_14 <= hw_20;\n   end\n   6'b100010 : begin\n     data_18 = clk_8\n     cfg_6 = sig_10;\n   end\n   default : begin \n     core_10 <= reg_10\n     sig_18 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_17) ( control_input_status_16 ) == ( 7'bxxxx1xx ) |-> err_12 == cfg_5 && tx_14 == hw_20 ; endproperty \n property name; @(negedge clk_osc_17) ( control_input_status_16 ) == ( 6'b100010 ) |-> data_18 == clk_8 && cfg_6 == sig_10 ; endproperty \n property name; ( control_input_status_16 ) != 7'bxxxx1xx && @(negedge clk_osc_17) ( control_input_status_16 ) != 6'b100010  |-> core_10 == reg_10 && sig_18 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "case ( data_status_18 ) \n   7'b0101100 : begin\n     hw_4 = chip_18\n     clk_10 <= sig_2;\n   end\n   5'b0101x : begin\n     tx_12 = sig_5\n     chip_7 <= auth_20;\n   end\n   6'h25 : begin\n     rx_18 = sig_19\n     auth_6 = rx_10;\n   end\n   default : begin \n     chip_3 = rst_11\n     tx_18 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_1) ( data_status_18 ) == ( 7'b0101100 ) |-> hw_4 == chip_18 && clk_10 == sig_2 ; endproperty \n property name; @(negedge clock_ctrl_1) ( data_status_18 ) == ( 5'b0101x ) |-> tx_12 == sig_5 && chip_7 == auth_20 ; endproperty \n property name; @(negedge clock_ctrl_1) ( data_status_18 ) == ( 6'h25 ) |-> rx_18 == sig_19 && auth_6 == rx_10 ; endproperty \n property name; ( data_status_18 ) != 7'b0101100 && ( data_status_18 ) != 5'b0101x && @(negedge clock_ctrl_1) ( data_status_18 ) != 6'h25  |-> chip_3 == rst_11 && tx_18 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "case ( operation_code_15 ) \n   7'b01x1010 : begin\n     hw_11 = sig_10\n     fsm_17 <= clk_8;\n   end\n   3'bx1x : begin\n     core_1 = core_10\n     hw_18 <= err_17;\n   end\n   6'bxxxx1x : begin\n     err_14 = fsm_16\n     clk_14 = data_8;\n   end\n   default : begin \n     auth_5 = chip_2\n     cfg_11 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_17) ( operation_code_15 ) == ( 7'b01x1010 ) |-> hw_11 == sig_10 && fsm_17 == clk_8 ; endproperty \n property name; @(negedge clk_reset_17) ( operation_code_15 ) == ( 3'bx1x ) |-> core_1 == core_10 && hw_18 == err_17 ; endproperty \n property name; @(negedge clk_reset_17) ( operation_code_15 ) == ( 6'bxxxx1x ) |-> err_14 == fsm_16 && clk_14 == data_8 ; endproperty \n property name; ( operation_code_15 ) != 7'b01x1010 && ( operation_code_15 ) != 3'bx1x && @(negedge clk_reset_17) ( operation_code_15 ) != 6'bxxxx1x  |-> auth_5 == chip_2 && cfg_11 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "case ( data_in_4 ) \n   7'h5b : begin\n     rst_18 = err_16\n     clk_15 <= cfg_5;\n   end\n   default : begin \n     fsm_14 <= cfg_15\n     data_11 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( data_in_4 ) == ( 7'h5b ) |-> rst_18 == err_16 && clk_15 == cfg_5 ; endproperty \n property name; @(negedge clk_gen_4) ( data_in_4 ) != 7'h5b  |-> fsm_14 == cfg_15 && data_11 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( flag_register_9 ) \n   4'hc : begin\n     clk_14 <= fsm_9\n     reg_6 = data_19;\n   end\n   7'hxb : begin\n     rx_7 <= chip_6\n     fsm_17 <= cfg_9;\n   end\n   4'h6 : begin\n     hw_16 = reg_10\n     sig_1 <= chip_10;\n   end\n   default : begin \n     sig_8 = data_8\n     hw_12 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_9) ( flag_register_9 ) == ( 4'hc ) |-> clk_14 == fsm_9 && reg_6 == data_19 ; endproperty \n property name; @(posedge clk_osc_9) ( flag_register_9 ) == ( 7'hxb ) |-> rx_7 == chip_6 && fsm_17 == cfg_9 ; endproperty \n property name; @(posedge clk_osc_9) ( flag_register_9 ) == ( 4'h6 ) |-> hw_16 == reg_10 && sig_1 == chip_10 ; endproperty \n property name; ( flag_register_9 ) != 4'hc && ( flag_register_9 ) != 7'hxb && @(posedge clk_osc_9) ( flag_register_9 ) != 4'h6  |-> sig_8 == data_8 && hw_12 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "case ( status_buffer_5 ) \n   6'b1xxx10 : begin\n     err_1 = rst_9\n     fsm_15 = chip_15\n     err_19 = rx_2;\n   end\n   7'b0110x00 : begin\n     hw_16 <= core_1\n     tx_19 = clk_10\n     sig_6 = auth_17;\n   end\n   5'b01xxx : begin\n     reg_3 = data_17\n     reg_20 <= chip_11\n     rx_9 = hw_19;\n   end\n   default : begin \n     fsm_5 = chip_13\n     core_17 = tx_13\n     tx_5 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_20) ( status_buffer_5 ) == ( 6'b1xxx10 ) |-> err_1 == rst_9 && fsm_15 == chip_15 && err_19 == rx_2 ; endproperty \n property name; @(posedge pll_clk_20) ( status_buffer_5 ) == ( 7'b0110x00 ) |-> hw_16 == core_1 && tx_19 == clk_10 && sig_6 == auth_17 ; endproperty \n property name; @(posedge pll_clk_20) ( status_buffer_5 ) == ( 5'b01xxx ) |-> reg_3 == data_17 && reg_20 == chip_11 && rx_9 == hw_19 ; endproperty \n property name; ( status_buffer_5 ) != 6'b1xxx10 && ( status_buffer_5 ) != 7'b0110x00 && @(posedge pll_clk_20) ( status_buffer_5 ) != 5'b01xxx  |-> fsm_5 == chip_13 && core_17 == tx_13 && tx_5 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "case ( output_buffer_status_19 ) \n   7'b1x1x001 : begin\n     rst_14 = clk_3\n     rx_12 = fsm_1\n     rst_7 <= auth_16;\n   end\n   default : begin \n     rx_6 = rx_13\n     core_17 = auth_19\n     rst_9 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( output_buffer_status_19 ) == ( 7'b1x1x001 ) |-> rst_14 == clk_3 && rx_12 == fsm_1 && rst_7 == auth_16 ; endproperty \n property name; @(negedge clock_ctrl_11) ( output_buffer_status_19 ) != 7'b1x1x001  |-> rx_6 == rx_13 && core_17 == auth_19 && rst_9 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( input_register_15 ) \n   4'bxxx1 : begin\n     hw_3 = rx_20\n     reg_3 <= tx_9\n     auth_10 = sig_2;\n   end\n   default : begin \n     hw_8 = sig_19\n     data_17 = rst_5\n     fsm_6 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_6) ( input_register_15 ) == ( 4'bxxx1 ) |-> hw_3 == rx_20 && reg_3 == tx_9 && auth_10 == sig_2 ; endproperty \n property name; @(negedge bus_clock_6) ( input_register_15 ) != 4'bxxx1  |-> hw_8 == sig_19 && data_17 == rst_5 && fsm_6 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_6"
    },
    {
        "Code": "case ( mode_register_13 ) \n   6'bx0xx1x : begin\n     sig_10 <= hw_17\n     clk_3 <= core_2\n     fsm_2 <= rst_6;\n   end\n   clk_8 : begin\n     err_2 = chip_6\n     data_1 = sig_13\n     rst_5 = clk_11;\n   end\n   6'b11x101 : begin\n     reg_6 = auth_14\n     chip_17 = sig_3\n     data_20 <= tx_12;\n   end\n   default : begin \n     sig_13 = core_8\n     data_8 <= clk_18\n     auth_11 <= data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_3) ( mode_register_13 ) == ( 6'bx0xx1x ) |-> sig_10 == hw_17 && clk_3 == core_2 && fsm_2 == rst_6 ; endproperty \n property name; @(posedge main_clk_3) ( mode_register_13 ) == ( clk_8 ) |-> err_2 == chip_6 && data_1 == sig_13 && rst_5 == clk_11 ; endproperty \n property name; @(posedge main_clk_3) ( mode_register_13 ) == ( 6'b11x101 ) |-> reg_6 == auth_14 && chip_17 == sig_3 && data_20 == tx_12 ; endproperty \n property name; ( mode_register_13 ) != 6'bx0xx1x && ( mode_register_13 ) != clk_8 && @(posedge main_clk_3) ( mode_register_13 ) != 6'b11x101  |-> sig_13 == core_8 && data_8 == clk_18 && auth_11 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "case ( output_register_10 ) \n   7'b00101x0 : begin\n     hw_10 = rst_5\n     data_16 = auth_19;\n   end\n   7'b10x1100 : begin\n     clk_2 = hw_19\n     chip_17 <= core_17;\n   end\n   7'h6d : begin\n     cfg_5 = hw_16\n     chip_8 = cfg_13;\n   end\n   default : begin \n     tx_18 <= cfg_10\n     reg_14 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_12) ( output_register_10 ) == ( 7'b00101x0 ) |-> hw_10 == rst_5 && data_16 == auth_19 ; endproperty \n property name; @(negedge clock_source_12) ( output_register_10 ) == ( 7'b10x1100 ) |-> clk_2 == hw_19 && chip_17 == core_17 ; endproperty \n property name; @(negedge clock_source_12) ( output_register_10 ) == ( 7'h6d ) |-> cfg_5 == hw_16 && chip_8 == cfg_13 ; endproperty \n property name; ( output_register_10 ) != 7'b00101x0 && ( output_register_10 ) != 7'b10x1100 && @(negedge clock_source_12) ( output_register_10 ) != 7'h6d  |-> tx_18 == cfg_10 && reg_14 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "case ( status_control_18 ) \n   clk_2 : begin\n     data_19 = rx_19\n     clk_12 = rst_6;\n   end\n   default : begin \n     chip_19 = err_3\n     clk_7 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_14) ( status_control_18 ) == ( clk_2 ) |-> data_19 == rx_19 && clk_12 == rst_6 ; endproperty \n property name; @(posedge clk_enable_14) ( status_control_18 ) != clk_2  |-> chip_19 == err_3 && clk_7 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "case ( ready_output_12 ) \n   7'b01000xx : begin\n     sig_8 = err_20\n     sig_20 = rst_7;\n   end\n   7'b0xxx001 : begin\n     rx_20 <= err_1\n     fsm_20 = core_10;\n   end\n   rx_18 : begin\n     rst_19 = auth_7\n     hw_18 <= reg_8;\n   end\n   default : begin \n     cfg_14 <= err_5\n     data_19 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_4) ( ready_output_12 ) == ( 7'b01000xx ) |-> sig_8 == err_20 && sig_20 == rst_7 ; endproperty \n property name; @(posedge async_clk_4) ( ready_output_12 ) == ( 7'b0xxx001 ) |-> rx_20 == err_1 && fsm_20 == core_10 ; endproperty \n property name; @(posedge async_clk_4) ( ready_output_12 ) == ( rx_18 ) |-> rst_19 == auth_7 && hw_18 == reg_8 ; endproperty \n property name; ( ready_output_12 ) != 7'b01000xx && ( ready_output_12 ) != 7'b0xxx001 && @(posedge async_clk_4) ( ready_output_12 ) != rx_18  |-> cfg_14 == err_5 && data_19 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_4"
    },
    {
        "Code": "case ( write_enable_16 ) \n   7'b1001xx1 : begin\n     clk_2 = rx_2\n     reg_5 = tx_18;\n   end\n   fsm_2 : begin\n     auth_14 = tx_10\n     fsm_3 <= fsm_19;\n   end\n   default : begin \n     err_10 <= auth_3\n     fsm_4 <= data_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( write_enable_16 ) == ( 7'b1001xx1 ) |-> clk_2 == rx_2 && reg_5 == tx_18 ; endproperty \n property name; @(negedge mem_clock_16) ( write_enable_16 ) == ( fsm_2 ) |-> auth_14 == tx_10 && fsm_3 == fsm_19 ; endproperty \n property name; ( write_enable_16 ) != 7'b1001xx1 && @(negedge mem_clock_16) ( write_enable_16 ) != fsm_2  |-> err_10 == auth_3 && fsm_4 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( control_data_11 ) \n   7'bx00xx1x : begin\n     reg_9 <= core_12\n     sig_11 <= core_15;\n   end\n   6'bxxxxx0 : begin\n     fsm_20 <= cfg_14\n     hw_14 <= data_9;\n   end\n   rx_4 : begin\n     sig_9 = data_16\n     rx_17 <= rx_14;\n   end\n   default : begin \n     rx_12 = rst_12\n     rx_19 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( control_data_11 ) == ( 7'bx00xx1x ) |-> reg_9 == core_12 && sig_11 == core_15 ; endproperty \n property name; @(negedge sys_clk_2) ( control_data_11 ) == ( 6'bxxxxx0 ) |-> fsm_20 == cfg_14 && hw_14 == data_9 ; endproperty \n property name; @(negedge sys_clk_2) ( control_data_11 ) == ( rx_4 ) |-> sig_9 == data_16 && rx_17 == rx_14 ; endproperty \n property name; ( control_data_11 ) != 7'bx00xx1x && ( control_data_11 ) != 6'bxxxxx0 && @(negedge sys_clk_2) ( control_data_11 ) != rx_4  |-> rx_12 == rst_12 && rx_19 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( enable_18 ) \n   7'bx000100 : begin\n     rst_2 <= data_14\n     chip_2 = core_8;\n   end\n   7'bxx00x1x : begin\n     cfg_19 = clk_8\n     core_20 <= err_7;\n   end\n   7'b01100x1 : begin\n     reg_5 <= auth_13\n     hw_3 <= data_11;\n   end\n   default : begin \n     auth_3 <= tx_12\n     core_19 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_7) ( enable_18 ) == ( 7'bx000100 ) |-> rst_2 == data_14 && chip_2 == core_8 ; endproperty \n property name; @(posedge clk_in_7) ( enable_18 ) == ( 7'bxx00x1x ) |-> cfg_19 == clk_8 && core_20 == err_7 ; endproperty \n property name; @(posedge clk_in_7) ( enable_18 ) == ( 7'b01100x1 ) |-> reg_5 == auth_13 && hw_3 == data_11 ; endproperty \n property name; ( enable_18 ) != 7'bx000100 && ( enable_18 ) != 7'bxx00x1x && @(posedge clk_in_7) ( enable_18 ) != 7'b01100x1  |-> auth_3 == tx_12 && core_19 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "case ( ready_output_6 ) \n   5'h9 : begin\n     chip_7 = tx_7\n     core_15 = clk_2;\n   end\n   7'bx00x000 : begin\n     rx_15 = fsm_11\n     auth_15 <= cfg_4;\n   end\n   default : begin \n     chip_16 = core_7\n     fsm_3 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_13) ( ready_output_6 ) == ( 5'h9 ) |-> chip_7 == tx_7 && core_15 == clk_2 ; endproperty \n property name; @(posedge cpu_clock_13) ( ready_output_6 ) == ( 7'bx00x000 ) |-> rx_15 == fsm_11 && auth_15 == cfg_4 ; endproperty \n property name; ( ready_output_6 ) != 5'h9 && @(posedge cpu_clock_13) ( ready_output_6 ) != 7'bx00x000  |-> chip_16 == core_7 && fsm_3 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "case ( control_input_19 ) \n   clk_8 : begin\n     data_12 <= tx_14\n     clk_20 = chip_13;\n   end\n   default : begin \n     reg_18 <= chip_12\n     reg_13 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( control_input_19 ) == ( clk_8 ) |-> data_12 == tx_14 && clk_20 == chip_13 ; endproperty \n property name; @(posedge clk_reset_3) ( control_input_19 ) != clk_8  |-> reg_18 == chip_12 && reg_13 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( control_status_2 ) \n   7'b1001x01 : begin\n     chip_13 <= rx_5\n     clk_7 <= cfg_9;\n   end\n   7'b0101000 : begin\n     auth_18 = sig_11\n     chip_3 = err_10;\n   end\n   7'bxxxxx0x : begin\n     cfg_19 = clk_11\n     core_17 = tx_15;\n   end\n   default : begin \n     clk_3 = hw_15\n     fsm_14 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( control_status_2 ) == ( 7'b1001x01 ) |-> chip_13 == rx_5 && clk_7 == cfg_9 ; endproperty \n property name; @(negedge main_clk_20) ( control_status_2 ) == ( 7'b0101000 ) |-> auth_18 == sig_11 && chip_3 == err_10 ; endproperty \n property name; @(negedge main_clk_20) ( control_status_2 ) == ( 7'bxxxxx0x ) |-> cfg_19 == clk_11 && core_17 == tx_15 ; endproperty \n property name; ( control_status_2 ) != 7'b1001x01 && ( control_status_2 ) != 7'b0101000 && @(negedge main_clk_20) ( control_status_2 ) != 7'bxxxxx0x  |-> clk_3 == hw_15 && fsm_14 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( valid_input_14 ) \n   7'b100x0x0 : begin\n     data_13 = rst_1\n     tx_10 <= fsm_2\n     cfg_4 <= hw_16;\n   end\n   default : begin \n     hw_18 = data_12\n     sig_16 <= chip_13\n     chip_13 = err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( valid_input_14 ) == ( 7'b100x0x0 ) |-> data_13 == rst_1 && tx_10 == fsm_2 && cfg_4 == hw_16 ; endproperty \n property name; @(negedge clk_osc_20) ( valid_input_14 ) != 7'b100x0x0  |-> hw_18 == data_12 && sig_16 == chip_13 && chip_13 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   7'bxx0xxx0 : begin\n     auth_20 = err_17\n     sig_5 = err_2\n     tx_16 = clk_7;\n   end\n   default : begin \n     auth_15 <= auth_14\n     clk_9 = rx_19\n     cfg_5 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( ready_signal_17 ) == ( 7'bxx0xxx0 ) |-> auth_20 == err_17 && sig_5 == err_2 && tx_16 == clk_7 ; endproperty \n property name; @(negedge clk_enable_19) ( ready_signal_17 ) != 7'bxx0xxx0  |-> auth_15 == auth_14 && clk_9 == rx_19 && cfg_5 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( data_ready_2 ) \n   5'bxx0xx : begin\n     fsm_2 = rst_2\n     auth_17 <= tx_20;\n   end\n   default : begin \n     chip_6 <= hw_4\n     data_18 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( data_ready_2 ) == ( 5'bxx0xx ) |-> fsm_2 == rst_2 && auth_17 == tx_20 ; endproperty \n property name; @(posedge clock_source_14) ( data_ready_2 ) != 5'bxx0xx  |-> chip_6 == hw_4 && data_18 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( interrupt_control_status_11 ) \n   5'hc : begin\n     err_3 = reg_7\n     sig_5 <= rx_15;\n   end\n   default : begin \n     err_5 <= tx_1\n     hw_16 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_5) ( interrupt_control_status_11 ) == ( 5'hc ) |-> err_3 == reg_7 && sig_5 == rx_15 ; endproperty \n property name; @(negedge bus_clock_5) ( interrupt_control_status_11 ) != 5'hc  |-> err_5 == tx_1 && hw_16 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "case ( valid_input_12 ) \n   6'b010110 : begin\n     core_6 = rst_3\n     rst_4 = reg_12;\n   end\n   default : begin \n     cfg_5 = hw_3\n     fsm_7 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_18) ( valid_input_12 ) == ( 6'b010110 ) |-> core_6 == rst_3 && rst_4 == reg_12 ; endproperty \n property name; @(negedge main_clk_18) ( valid_input_12 ) != 6'b010110  |-> cfg_5 == hw_3 && fsm_7 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_18"
    },
    {
        "Code": "case ( data_register_status_4 ) \n   7'h3f : begin\n     cfg_17 <= rst_19\n     auth_9 <= chip_16;\n   end\n   7'bxx0x0x1 : begin\n     core_7 <= data_16\n     rx_3 = hw_8;\n   end\n   default : begin \n     reg_5 <= rx_20\n     clk_1 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_3) ( data_register_status_4 ) == ( 7'h3f ) |-> cfg_17 == rst_19 && auth_9 == chip_16 ; endproperty \n property name; @(negedge async_clk_3) ( data_register_status_4 ) == ( 7'bxx0x0x1 ) |-> core_7 == data_16 && rx_3 == hw_8 ; endproperty \n property name; ( data_register_status_4 ) != 7'h3f && @(negedge async_clk_3) ( data_register_status_4 ) != 7'bxx0x0x1  |-> reg_5 == rx_20 && clk_1 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "case ( read_enable_10 ) \n   7'bx1xxxxx : begin\n     rx_19 = data_8\n     err_17 = sig_17\n     reg_14 <= rx_7;\n   end\n   default : begin \n     sig_2 <= chip_6\n     sig_20 <= hw_4\n     hw_13 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_7) ( read_enable_10 ) == ( 7'bx1xxxxx ) |-> rx_19 == data_8 && err_17 == sig_17 && reg_14 == rx_7 ; endproperty \n property name; @(posedge clk_reset_7) ( read_enable_10 ) != 7'bx1xxxxx  |-> sig_2 == chip_6 && sig_20 == hw_4 && hw_13 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "case ( operation_code_4 ) \n   7'b11x1x00 : begin\n     core_15 = auth_16\n     auth_10 <= auth_18;\n   end\n   7'b0001010 : begin\n     fsm_17 = reg_2\n     data_18 = fsm_20;\n   end\n   default : begin \n     rx_13 <= chip_14\n     rx_10 <= err_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_19) ( operation_code_4 ) == ( 7'b11x1x00 ) |-> core_15 == auth_16 && auth_10 == auth_18 ; endproperty \n property name; @(negedge pll_clk_19) ( operation_code_4 ) == ( 7'b0001010 ) |-> fsm_17 == reg_2 && data_18 == fsm_20 ; endproperty \n property name; ( operation_code_4 ) != 7'b11x1x00 && @(negedge pll_clk_19) ( operation_code_4 ) != 7'b0001010  |-> rx_13 == chip_14 && rx_10 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "case ( interrupt_request_10 ) \n   7'b11x1010 : begin\n     tx_15 <= clk_3\n     reg_18 <= tx_16;\n   end\n   6'bxx0x01 : begin\n     hw_4 = data_4\n     cfg_20 = err_10;\n   end\n   6'bxxxxx1 : begin\n     err_5 <= clk_5\n     err_19 <= tx_4;\n   end\n   default : begin \n     tx_2 = err_19\n     tx_18 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_8) ( interrupt_request_10 ) == ( 7'b11x1010 ) |-> tx_15 == clk_3 && reg_18 == tx_16 ; endproperty \n property name; @(posedge clk_reset_8) ( interrupt_request_10 ) == ( 6'bxx0x01 ) |-> hw_4 == data_4 && cfg_20 == err_10 ; endproperty \n property name; @(posedge clk_reset_8) ( interrupt_request_10 ) == ( 6'bxxxxx1 ) |-> err_5 == clk_5 && err_19 == tx_4 ; endproperty \n property name; ( interrupt_request_10 ) != 7'b11x1010 && ( interrupt_request_10 ) != 6'bxx0x01 && @(posedge clk_reset_8) ( interrupt_request_10 ) != 6'bxxxxx1  |-> tx_2 == err_19 && tx_18 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'b00x0000 : begin\n     rx_13 = cfg_15\n     sig_9 = core_6\n     cfg_14 = data_5;\n   end\n   4'h3 : begin\n     chip_20 = fsm_15\n     clk_16 <= cfg_18\n     core_2 = core_15;\n   end\n   default : begin \n     fsm_6 <= fsm_2\n     rst_11 = cfg_7\n     chip_4 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( instruction_buffer_5 ) == ( 7'b00x0000 ) |-> rx_13 == cfg_15 && sig_9 == core_6 && cfg_14 == data_5 ; endproperty \n property name; @(posedge clock_ctrl_2) ( instruction_buffer_5 ) == ( 4'h3 ) |-> chip_20 == fsm_15 && clk_16 == cfg_18 && core_2 == core_15 ; endproperty \n property name; ( instruction_buffer_5 ) != 7'b00x0000 && @(posedge clock_ctrl_2) ( instruction_buffer_5 ) != 4'h3  |-> fsm_6 == fsm_2 && rst_11 == cfg_7 && chip_4 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( start_address_14 ) \n   5'b0x01x : begin\n     rx_11 <= auth_18\n     fsm_20 <= core_4;\n   end\n   default : begin \n     cfg_16 <= fsm_11\n     data_2 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_18) ( start_address_14 ) == ( 5'b0x01x ) |-> rx_11 == auth_18 && fsm_20 == core_4 ; endproperty \n property name; @(negedge async_clk_18) ( start_address_14 ) != 5'b0x01x  |-> cfg_16 == fsm_11 && data_2 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_18"
    },
    {
        "Code": "case ( status_output_buffer_11 ) \n   6'b000x1x : begin\n     cfg_8 = reg_17\n     err_3 <= tx_17;\n   end\n   6'b001101 : begin\n     rst_7 = sig_18\n     fsm_13 = tx_20;\n   end\n   core_20 : begin\n     data_2 <= err_13\n     hw_14 = auth_19;\n   end\n   default : begin \n     chip_7 <= fsm_19\n     err_2 = chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( status_output_buffer_11 ) == ( 6'b000x1x ) |-> cfg_8 == reg_17 && err_3 == tx_17 ; endproperty \n property name; @(negedge pll_clk_16) ( status_output_buffer_11 ) == ( 6'b001101 ) |-> rst_7 == sig_18 && fsm_13 == tx_20 ; endproperty \n property name; @(negedge pll_clk_16) ( status_output_buffer_11 ) == ( core_20 ) |-> data_2 == err_13 && hw_14 == auth_19 ; endproperty \n property name; ( status_output_buffer_11 ) != 6'b000x1x && ( status_output_buffer_11 ) != 6'b001101 && @(negedge pll_clk_16) ( status_output_buffer_11 ) != core_20  |-> chip_7 == fsm_19 && err_2 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( data_buffer_3 ) \n   7'b10xx011 : begin\n     err_4 <= sig_7\n     rst_8 = rx_3\n     auth_12 <= core_20;\n   end\n   7'bxxx0x00 : begin\n     rx_4 <= hw_3\n     err_6 = chip_19\n     cfg_18 <= hw_13;\n   end\n   default : begin \n     tx_9 <= err_16\n     reg_19 = data_1\n     data_20 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_11) ( data_buffer_3 ) == ( 7'b10xx011 ) |-> err_4 == sig_7 && rst_8 == rx_3 && auth_12 == core_20 ; endproperty \n property name; @(posedge clock_div_11) ( data_buffer_3 ) == ( 7'bxxx0x00 ) |-> rx_4 == hw_3 && err_6 == chip_19 && cfg_18 == hw_13 ; endproperty \n property name; ( data_buffer_3 ) != 7'b10xx011 && @(posedge clock_div_11) ( data_buffer_3 ) != 7'bxxx0x00  |-> tx_9 == err_16 && reg_19 == data_1 && data_20 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_11"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'b1x11001 : begin\n     reg_5 = cfg_19\n     auth_3 = chip_11;\n   end\n   4'b011x : begin\n     auth_19 <= reg_18\n     err_16 <= rx_6;\n   end\n   7'h55 : begin\n     clk_19 = reg_15\n     chip_8 <= rst_9;\n   end\n   default : begin \n     reg_18 = auth_6\n     core_4 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( output_register_4 ) == ( 7'b1x11001 ) |-> reg_5 == cfg_19 && auth_3 == chip_11 ; endproperty \n property name; @(posedge cpu_clock_16) ( output_register_4 ) == ( 4'b011x ) |-> auth_19 == reg_18 && err_16 == rx_6 ; endproperty \n property name; @(posedge cpu_clock_16) ( output_register_4 ) == ( 7'h55 ) |-> clk_19 == reg_15 && chip_8 == rst_9 ; endproperty \n property name; ( output_register_4 ) != 7'b1x11001 && ( output_register_4 ) != 4'b011x && @(posedge cpu_clock_16) ( output_register_4 ) != 7'h55  |-> reg_18 == auth_6 && core_4 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( start_address_7 ) \n   4'hf : begin\n     core_6 = auth_7\n     cfg_3 <= hw_4\n     cfg_4 <= rst_6;\n   end\n   default : begin \n     tx_3 = err_19\n     clk_20 <= clk_11\n     hw_16 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_11) ( start_address_7 ) == ( 4'hf ) |-> core_6 == auth_7 && cfg_3 == hw_4 && cfg_4 == rst_6 ; endproperty \n property name; @(negedge cpu_clock_11) ( start_address_7 ) != 4'hf  |-> tx_3 == err_19 && clk_20 == clk_11 && hw_16 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "case ( control_data_5 ) \n   5'b10111 : begin\n     cfg_15 <= hw_19\n     sig_3 = fsm_3\n     rst_11 <= chip_3;\n   end\n   7'bxx1x10x : begin\n     clk_17 = chip_15\n     auth_10 = data_6\n     chip_11 = hw_10;\n   end\n   7'b1100x11 : begin\n     chip_9 = cfg_8\n     err_17 <= tx_11\n     rst_15 <= data_17;\n   end\n   default : begin \n     rst_13 = auth_11\n     rx_1 <= cfg_14\n     tx_16 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_11) ( control_data_5 ) == ( 5'b10111 ) |-> cfg_15 == hw_19 && sig_3 == fsm_3 && rst_11 == chip_3 ; endproperty \n property name; @(negedge pll_clk_11) ( control_data_5 ) == ( 7'bxx1x10x ) |-> clk_17 == chip_15 && auth_10 == data_6 && chip_11 == hw_10 ; endproperty \n property name; @(negedge pll_clk_11) ( control_data_5 ) == ( 7'b1100x11 ) |-> chip_9 == cfg_8 && err_17 == tx_11 && rst_15 == data_17 ; endproperty \n property name; ( control_data_5 ) != 5'b10111 && ( control_data_5 ) != 7'bxx1x10x && @(negedge pll_clk_11) ( control_data_5 ) != 7'b1100x11  |-> rst_13 == auth_11 && rx_1 == cfg_14 && tx_16 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_11"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'h79 : begin\n     err_7 = rst_1\n     sig_5 = clk_11\n     rst_19 <= tx_5;\n   end\n   default : begin \n     core_9 = rst_18\n     cfg_5 <= cfg_16\n     auth_2 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( control_word_2 ) == ( 7'h79 ) |-> err_7 == rst_1 && sig_5 == clk_11 && rst_19 == tx_5 ; endproperty \n property name; @(negedge clk_reset_16) ( control_word_2 ) != 7'h79  |-> core_9 == rst_18 && cfg_5 == cfg_16 && auth_2 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( data_control_status_20 ) \n   7'bxxx0x00 : begin\n     err_4 <= rst_16\n     fsm_6 <= auth_4\n     sig_20 <= fsm_4;\n   end\n   7'b01xxxxx : begin\n     chip_6 = cfg_12\n     hw_18 <= reg_12\n     chip_9 <= core_6;\n   end\n   7'b0100110 : begin\n     clk_6 = reg_19\n     reg_11 <= auth_19\n     rst_10 = rst_14;\n   end\n   default : begin \n     data_9 = sig_11\n     clk_20 <= clk_2\n     data_11 <= reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_12) ( data_control_status_20 ) == ( 7'bxxx0x00 ) |-> err_4 == rst_16 && fsm_6 == auth_4 && sig_20 == fsm_4 ; endproperty \n property name; @(negedge clock_ctrl_12) ( data_control_status_20 ) == ( 7'b01xxxxx ) |-> chip_6 == cfg_12 && hw_18 == reg_12 && chip_9 == core_6 ; endproperty \n property name; @(negedge clock_ctrl_12) ( data_control_status_20 ) == ( 7'b0100110 ) |-> clk_6 == reg_19 && reg_11 == auth_19 && rst_10 == rst_14 ; endproperty \n property name; ( data_control_status_20 ) != 7'bxxx0x00 && ( data_control_status_20 ) != 7'b01xxxxx && @(negedge clock_ctrl_12) ( data_control_status_20 ) != 7'b0100110  |-> data_9 == sig_11 && clk_20 == clk_2 && data_11 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "case ( status_control_2 ) \n   7'bx0x0xx1 : begin\n     chip_14 = core_1\n     fsm_8 <= clk_10\n     rx_19 = clk_6;\n   end\n   default : begin \n     clk_19 = chip_4\n     tx_5 = tx_2\n     sig_15 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_20) ( status_control_2 ) == ( 7'bx0x0xx1 ) |-> chip_14 == core_1 && fsm_8 == clk_10 && rx_19 == clk_6 ; endproperty \n property name; @(posedge main_clk_20) ( status_control_2 ) != 7'bx0x0xx1  |-> clk_19 == chip_4 && tx_5 == tx_2 && sig_15 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "case ( flag_status_7 ) \n   7'bxx01110 : begin\n     core_18 <= tx_10\n     auth_5 = core_6;\n   end\n   7'bxx0x0x1 : begin\n     rx_17 <= hw_14\n     err_17 = auth_6;\n   end\n   7'h42 : begin\n     data_16 = err_2\n     fsm_15 <= chip_8;\n   end\n   default : begin \n     reg_18 = data_7\n     rst_13 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( flag_status_7 ) == ( 7'bxx01110 ) |-> core_18 == tx_10 && auth_5 == core_6 ; endproperty \n property name; @(negedge main_clk_4) ( flag_status_7 ) == ( 7'bxx0x0x1 ) |-> rx_17 == hw_14 && err_17 == auth_6 ; endproperty \n property name; @(negedge main_clk_4) ( flag_status_7 ) == ( 7'h42 ) |-> data_16 == err_2 && fsm_15 == chip_8 ; endproperty \n property name; ( flag_status_7 ) != 7'bxx01110 && ( flag_status_7 ) != 7'bxx0x0x1 && @(negedge main_clk_4) ( flag_status_7 ) != 7'h42  |-> reg_18 == data_7 && rst_13 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( write_complete_10 ) \n   7'b0xx0xx1 : begin\n     chip_13 <= data_4\n     clk_13 = fsm_1\n     auth_11 = reg_20;\n   end\n   default : begin \n     auth_13 <= core_4\n     fsm_7 <= hw_19\n     reg_1 <= data_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( write_complete_10 ) == ( 7'b0xx0xx1 ) |-> chip_13 == data_4 && clk_13 == fsm_1 && auth_11 == reg_20 ; endproperty \n property name; @(posedge sys_clk_6) ( write_complete_10 ) != 7'b0xx0xx1  |-> auth_13 == core_4 && fsm_7 == hw_19 && reg_1 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( counter_18 ) \n   7'bx000101 : begin\n     tx_13 = tx_11\n     auth_4 = hw_20\n     data_8 <= clk_14;\n   end\n   default : begin \n     auth_5 = data_1\n     err_13 <= fsm_9\n     core_1 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_11) ( counter_18 ) == ( 7'bx000101 ) |-> tx_13 == tx_11 && auth_4 == hw_20 && data_8 == clk_14 ; endproperty \n property name; @(posedge clk_enable_11) ( counter_18 ) != 7'bx000101  |-> auth_5 == data_1 && err_13 == fsm_9 && core_1 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'b1001111 : begin\n     reg_4 <= err_18\n     data_10 <= sig_18;\n   end\n   7'b0100100 : begin\n     auth_3 = data_6\n     core_18 <= hw_19;\n   end\n   default : begin \n     sig_4 <= data_14\n     core_2 <= err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_6) ( status_flag_19 ) == ( 7'b1001111 ) |-> reg_4 == err_18 && data_10 == sig_18 ; endproperty \n property name; @(posedge clock_ctrl_6) ( status_flag_19 ) == ( 7'b0100100 ) |-> auth_3 == data_6 && core_18 == hw_19 ; endproperty \n property name; ( status_flag_19 ) != 7'b1001111 && @(posedge clock_ctrl_6) ( status_flag_19 ) != 7'b0100100  |-> sig_4 == data_14 && core_2 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "case ( control_output_17 ) \n   7'bx101x00 : begin\n     rx_19 = core_3\n     data_5 = clk_6;\n   end\n   7'b1x11111 : begin\n     data_17 <= chip_19\n     core_14 <= fsm_10;\n   end\n   6'bx00111 : begin\n     auth_19 = cfg_8\n     clk_12 = reg_1;\n   end\n   default : begin \n     data_15 <= hw_13\n     err_3 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_19) ( control_output_17 ) == ( 7'bx101x00 ) |-> rx_19 == core_3 && data_5 == clk_6 ; endproperty \n property name; @(negedge ref_clk_19) ( control_output_17 ) == ( 7'b1x11111 ) |-> data_17 == chip_19 && core_14 == fsm_10 ; endproperty \n property name; @(negedge ref_clk_19) ( control_output_17 ) == ( 6'bx00111 ) |-> auth_19 == cfg_8 && clk_12 == reg_1 ; endproperty \n property name; ( control_output_17 ) != 7'bx101x00 && ( control_output_17 ) != 7'b1x11111 && @(negedge ref_clk_19) ( control_output_17 ) != 6'bx00111  |-> data_15 == hw_13 && err_3 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "case ( data_status_register_11 ) \n   5'b00001 : begin\n     cfg_13 = reg_1\n     sig_8 = cfg_4\n     reg_10 <= cfg_16;\n   end\n   7'h63 : begin\n     core_5 <= tx_5\n     clk_7 = fsm_14\n     rx_16 <= hw_18;\n   end\n   6'b0x1100 : begin\n     data_18 = chip_20\n     core_11 = data_2\n     fsm_19 <= data_3;\n   end\n   default : begin \n     rst_3 = data_4\n     reg_19 <= rst_7\n     core_9 = data_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( data_status_register_11 ) == ( 5'b00001 ) |-> cfg_13 == reg_1 && sig_8 == cfg_4 && reg_10 == cfg_16 ; endproperty \n property name; @(negedge sys_clk_2) ( data_status_register_11 ) == ( 7'h63 ) |-> core_5 == tx_5 && clk_7 == fsm_14 && rx_16 == hw_18 ; endproperty \n property name; @(negedge sys_clk_2) ( data_status_register_11 ) == ( 6'b0x1100 ) |-> data_18 == chip_20 && core_11 == data_2 && fsm_19 == data_3 ; endproperty \n property name; ( data_status_register_11 ) != 5'b00001 && ( data_status_register_11 ) != 7'h63 && @(negedge sys_clk_2) ( data_status_register_11 ) != 6'b0x1100  |-> rst_3 == data_4 && reg_19 == rst_7 && core_9 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( control_output_8 ) \n   5'b000x0 : begin\n     fsm_2 = cfg_18\n     hw_20 = clk_10\n     rst_9 = tx_2;\n   end\n   default : begin \n     rx_2 <= sig_14\n     err_4 = sig_20\n     core_18 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_11) ( control_output_8 ) == ( 5'b000x0 ) |-> fsm_2 == cfg_18 && hw_20 == clk_10 && rst_9 == tx_2 ; endproperty \n property name; @(posedge clk_enable_11) ( control_output_8 ) != 5'b000x0  |-> rx_2 == sig_14 && err_4 == sig_20 && core_18 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "case ( status_control_14 ) \n   7'b010x1x1 : begin\n     reg_4 <= fsm_2\n     tx_11 = data_1;\n   end\n   default : begin \n     auth_1 = rst_18\n     rx_2 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_16) ( status_control_14 ) == ( 7'b010x1x1 ) |-> reg_4 == fsm_2 && tx_11 == data_1 ; endproperty \n property name; @(posedge sys_clk_16) ( status_control_14 ) != 7'b010x1x1  |-> auth_1 == rst_18 && rx_2 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "case ( valid_input_7 ) \n   6'bx00111 : begin\n     reg_14 <= err_15\n     cfg_5 <= clk_13;\n   end\n   default : begin \n     data_10 <= rst_17\n     err_20 <= data_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_11) ( valid_input_7 ) == ( 6'bx00111 ) |-> reg_14 == err_15 && cfg_5 == clk_13 ; endproperty \n property name; @(negedge bus_clock_11) ( valid_input_7 ) != 6'bx00111  |-> data_10 == rst_17 && err_20 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_11"
    },
    {
        "Code": "case ( command_register_11 ) \n   7'bx0xx11x : begin\n     fsm_2 = cfg_4\n     reg_7 <= hw_9;\n   end\n   default : begin \n     rst_12 = err_17\n     auth_14 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_6) ( command_register_11 ) == ( 7'bx0xx11x ) |-> fsm_2 == cfg_4 && reg_7 == hw_9 ; endproperty \n property name; @(posedge clock_div_6) ( command_register_11 ) != 7'bx0xx11x  |-> rst_12 == err_17 && auth_14 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "case ( enable_16 ) \n   5'bxx00x : begin\n     chip_3 <= rst_9\n     fsm_17 <= rst_15;\n   end\n   7'h4a : begin\n     tx_4 = core_5\n     rx_19 = auth_2;\n   end\n   5'b11xx1 : begin\n     fsm_18 = err_8\n     hw_7 = chip_5;\n   end\n   default : begin \n     reg_7 = chip_14\n     hw_8 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_7) ( enable_16 ) == ( 5'bxx00x ) |-> chip_3 == rst_9 && fsm_17 == rst_15 ; endproperty \n property name; @(negedge pll_clk_7) ( enable_16 ) == ( 7'h4a ) |-> tx_4 == core_5 && rx_19 == auth_2 ; endproperty \n property name; @(negedge pll_clk_7) ( enable_16 ) == ( 5'b11xx1 ) |-> fsm_18 == err_8 && hw_7 == chip_5 ; endproperty \n property name; ( enable_16 ) != 5'bxx00x && ( enable_16 ) != 7'h4a && @(negedge pll_clk_7) ( enable_16 ) != 5'b11xx1  |-> reg_7 == chip_14 && hw_8 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "case ( control_word_17 ) \n   7'b1xxxxx1 : begin\n     hw_10 <= fsm_11\n     data_4 <= data_17\n     rx_7 = auth_5;\n   end\n   default : begin \n     hw_9 <= rst_19\n     data_1 <= sig_20\n     tx_11 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_18) ( control_word_17 ) == ( 7'b1xxxxx1 ) |-> hw_10 == fsm_11 && data_4 == data_17 && rx_7 == auth_5 ; endproperty \n property name; @(posedge clk_gen_18) ( control_word_17 ) != 7'b1xxxxx1  |-> hw_9 == rst_19 && data_1 == sig_20 && tx_11 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   7'bxx0100x : begin\n     tx_6 = cfg_18\n     rst_9 = auth_18\n     hw_14 = fsm_9;\n   end\n   default : begin \n     auth_7 = auth_15\n     clk_15 = hw_17\n     cfg_20 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_10) ( control_register_status_6 ) == ( 7'bxx0100x ) |-> tx_6 == cfg_18 && rst_9 == auth_18 && hw_14 == fsm_9 ; endproperty \n property name; @(negedge clk_reset_10) ( control_register_status_6 ) != 7'bxx0100x  |-> auth_7 == auth_15 && clk_15 == hw_17 && cfg_20 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_10"
    },
    {
        "Code": "case ( ready_output_11 ) \n   tx_2 : begin\n     tx_12 = rst_9\n     core_3 = rst_8;\n   end\n   default : begin \n     cfg_16 <= cfg_7\n     sig_3 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( ready_output_11 ) == ( tx_2 ) |-> tx_12 == rst_9 && core_3 == rst_8 ; endproperty \n property name; @(posedge ref_clk_10) ( ready_output_11 ) != tx_2  |-> cfg_16 == cfg_7 && sig_3 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'bx1xx01x : begin\n     auth_9 <= cfg_20\n     reg_7 = core_4\n     reg_5 <= data_17;\n   end\n   default : begin \n     reg_15 = err_6\n     auth_10 <= err_20\n     rst_14 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_12) ( acknowledge_5 ) == ( 7'bx1xx01x ) |-> auth_9 == cfg_20 && reg_7 == core_4 && reg_5 == data_17 ; endproperty \n property name; @(negedge core_clock_12) ( acknowledge_5 ) != 7'bx1xx01x  |-> reg_15 == err_6 && auth_10 == err_20 && rst_14 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_12"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   7'b1x0x101 : begin\n     clk_2 <= rst_19\n     auth_10 = cfg_4;\n   end\n   7'b0010000 : begin\n     auth_14 = reg_14\n     fsm_16 <= reg_12;\n   end\n   default : begin \n     rst_2 = rx_7\n     core_12 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_12) ( output_register_status_5 ) == ( 7'b1x0x101 ) |-> clk_2 == rst_19 && auth_10 == cfg_4 ; endproperty \n property name; @(negedge clk_in_12) ( output_register_status_5 ) == ( 7'b0010000 ) |-> auth_14 == reg_14 && fsm_16 == reg_12 ; endproperty \n property name; ( output_register_status_5 ) != 7'b1x0x101 && @(negedge clk_in_12) ( output_register_status_5 ) != 7'b0010000  |-> rst_2 == rx_7 && core_12 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "case ( data_buffer_status_19 ) \n   6'bx01100 : begin\n     sig_11 <= sig_10\n     auth_6 = clk_18\n     rst_16 = sig_14;\n   end\n   6'b011001 : begin\n     rx_5 = data_5\n     chip_19 = core_18\n     fsm_5 <= core_10;\n   end\n   default : begin \n     core_18 = cfg_9\n     tx_17 = err_15\n     clk_8 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_16) ( data_buffer_status_19 ) == ( 6'bx01100 ) |-> sig_11 == sig_10 && auth_6 == clk_18 && rst_16 == sig_14 ; endproperty \n property name; @(negedge clk_signal_16) ( data_buffer_status_19 ) == ( 6'b011001 ) |-> rx_5 == data_5 && chip_19 == core_18 && fsm_5 == core_10 ; endproperty \n property name; ( data_buffer_status_19 ) != 6'bx01100 && @(negedge clk_signal_16) ( data_buffer_status_19 ) != 6'b011001  |-> core_18 == cfg_9 && tx_17 == err_15 && clk_8 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "case ( data_control_7 ) \n   7'b0x0xx0x : begin\n     tx_19 = data_7\n     rx_10 <= rst_7\n     core_10 = sig_19;\n   end\n   default : begin \n     sig_12 <= reg_18\n     tx_10 <= fsm_7\n     sig_2 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_19) ( data_control_7 ) == ( 7'b0x0xx0x ) |-> tx_19 == data_7 && rx_10 == rst_7 && core_10 == sig_19 ; endproperty \n property name; @(negedge cpu_clock_19) ( data_control_7 ) != 7'b0x0xx0x  |-> sig_12 == reg_18 && tx_10 == fsm_7 && sig_2 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "case ( status_register_status_12 ) \n   7'bxxxx1xx : begin\n     sig_18 = reg_2\n     core_19 = sig_19;\n   end\n   default : begin \n     auth_9 <= cfg_12\n     reg_18 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_19) ( status_register_status_12 ) == ( 7'bxxxx1xx ) |-> sig_18 == reg_2 && core_19 == sig_19 ; endproperty \n property name; @(negedge clk_signal_19) ( status_register_status_12 ) != 7'bxxxx1xx  |-> auth_9 == cfg_12 && reg_18 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "case ( control_data_20 ) \n   7'b100110x : begin\n     core_20 = chip_18\n     clk_19 <= hw_18;\n   end\n   default : begin \n     rst_2 = core_18\n     cfg_2 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_10) ( control_data_20 ) == ( 7'b100110x ) |-> core_20 == chip_18 && clk_19 == hw_18 ; endproperty \n property name; @(negedge clk_in_10) ( control_data_20 ) != 7'b100110x  |-> rst_2 == core_18 && cfg_2 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "case ( input_register_9 ) \n   6'b111x1x : begin\n     reg_15 = cfg_5\n     sig_3 = core_11\n     sig_11 = err_3;\n   end\n   default : begin \n     clk_8 = sig_20\n     auth_6 <= hw_13\n     auth_16 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_8) ( input_register_9 ) == ( 6'b111x1x ) |-> reg_15 == cfg_5 && sig_3 == core_11 && sig_11 == err_3 ; endproperty \n property name; @(negedge mem_clock_8) ( input_register_9 ) != 6'b111x1x  |-> clk_8 == sig_20 && auth_6 == hw_13 && auth_16 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "case ( error_flag_10 ) \n   7'b100010x : begin\n     core_18 <= cfg_5\n     core_12 = rx_13\n     hw_1 = auth_9;\n   end\n   7'bx01x10x : begin\n     cfg_20 = auth_12\n     hw_8 = hw_6\n     hw_16 <= chip_17;\n   end\n   5'bxxx0x : begin\n     rst_12 <= cfg_11\n     err_7 = err_3\n     tx_14 = rx_8;\n   end\n   default : begin \n     rst_1 = data_7\n     fsm_1 <= hw_17\n     auth_8 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_2) ( error_flag_10 ) == ( 7'b100010x ) |-> core_18 == cfg_5 && core_12 == rx_13 && hw_1 == auth_9 ; endproperty \n property name; @(negedge mem_clock_2) ( error_flag_10 ) == ( 7'bx01x10x ) |-> cfg_20 == auth_12 && hw_8 == hw_6 && hw_16 == chip_17 ; endproperty \n property name; @(negedge mem_clock_2) ( error_flag_10 ) == ( 5'bxxx0x ) |-> rst_12 == cfg_11 && err_7 == err_3 && tx_14 == rx_8 ; endproperty \n property name; ( error_flag_10 ) != 7'b100010x && ( error_flag_10 ) != 7'bx01x10x && @(negedge mem_clock_2) ( error_flag_10 ) != 5'bxxx0x  |-> rst_1 == data_7 && fsm_1 == hw_17 && auth_8 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_2"
    },
    {
        "Code": "case ( data_ready_10 ) \n   7'b0xxxx11 : begin\n     core_2 = auth_5\n     fsm_6 <= reg_6\n     clk_15 <= cfg_11;\n   end\n   4'h7 : begin\n     fsm_11 = auth_11\n     rx_7 <= reg_8\n     sig_13 <= data_6;\n   end\n   6'b1xx11x : begin\n     reg_7 <= cfg_9\n     data_14 <= sig_18\n     tx_11 <= rx_4;\n   end\n   default : begin \n     data_18 <= hw_15\n     hw_5 <= fsm_18\n     hw_6 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( data_ready_10 ) == ( 7'b0xxxx11 ) |-> core_2 == auth_5 && fsm_6 == reg_6 && clk_15 == cfg_11 ; endproperty \n property name; @(negedge clk_reset_15) ( data_ready_10 ) == ( 4'h7 ) |-> fsm_11 == auth_11 && rx_7 == reg_8 && sig_13 == data_6 ; endproperty \n property name; @(negedge clk_reset_15) ( data_ready_10 ) == ( 6'b1xx11x ) |-> reg_7 == cfg_9 && data_14 == sig_18 && tx_11 == rx_4 ; endproperty \n property name; ( data_ready_10 ) != 7'b0xxxx11 && ( data_ready_10 ) != 4'h7 && @(negedge clk_reset_15) ( data_ready_10 ) != 6'b1xx11x  |-> data_18 == hw_15 && hw_5 == fsm_18 && hw_6 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( address_register_20 ) \n   5'b0xxxx : begin\n     fsm_5 = hw_14\n     core_18 = fsm_17;\n   end\n   7'b1x1x1xx : begin\n     rx_1 <= reg_11\n     err_1 = chip_1;\n   end\n   6'bxx111x : begin\n     sig_16 <= chip_5\n     reg_14 = hw_19;\n   end\n   default : begin \n     rx_20 = tx_17\n     cfg_10 <= tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( address_register_20 ) == ( 5'b0xxxx ) |-> fsm_5 == hw_14 && core_18 == fsm_17 ; endproperty \n property name; @(posedge pll_clk_17) ( address_register_20 ) == ( 7'b1x1x1xx ) |-> rx_1 == reg_11 && err_1 == chip_1 ; endproperty \n property name; @(posedge pll_clk_17) ( address_register_20 ) == ( 6'bxx111x ) |-> sig_16 == chip_5 && reg_14 == hw_19 ; endproperty \n property name; ( address_register_20 ) != 5'b0xxxx && ( address_register_20 ) != 7'b1x1x1xx && @(posedge pll_clk_17) ( address_register_20 ) != 6'bxx111x  |-> rx_20 == tx_17 && cfg_10 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( status_register_5 ) \n   7'b0110110 : begin\n     tx_14 <= fsm_10\n     chip_15 = data_18\n     cfg_6 <= auth_9;\n   end\n   7'b1100x01 : begin\n     clk_17 <= hw_5\n     auth_3 <= err_9\n     sig_11 <= rst_10;\n   end\n   default : begin \n     rx_18 <= reg_5\n     fsm_16 <= tx_3\n     reg_16 <= auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( status_register_5 ) == ( 7'b0110110 ) |-> tx_14 == fsm_10 && chip_15 == data_18 && cfg_6 == auth_9 ; endproperty \n property name; @(negedge core_clock_8) ( status_register_5 ) == ( 7'b1100x01 ) |-> clk_17 == hw_5 && auth_3 == err_9 && sig_11 == rst_10 ; endproperty \n property name; ( status_register_5 ) != 7'b0110110 && @(negedge core_clock_8) ( status_register_5 ) != 7'b1100x01  |-> rx_18 == reg_5 && fsm_16 == tx_3 && reg_16 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( input_ready_20 ) \n   7'bx0x1x1x : begin\n     sig_17 <= err_7\n     rst_20 <= cfg_13\n     core_7 <= tx_18;\n   end\n   7'b01x00xx : begin\n     tx_8 = data_8\n     auth_19 = reg_20\n     err_11 = reg_6;\n   end\n   7'h40 : begin\n     rx_5 = auth_12\n     rx_10 <= cfg_8\n     hw_3 <= sig_6;\n   end\n   default : begin \n     rst_11 = reg_13\n     hw_11 = core_6\n     core_10 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_14) ( input_ready_20 ) == ( 7'bx0x1x1x ) |-> sig_17 == err_7 && rst_20 == cfg_13 && core_7 == tx_18 ; endproperty \n property name; @(negedge main_clk_14) ( input_ready_20 ) == ( 7'b01x00xx ) |-> tx_8 == data_8 && auth_19 == reg_20 && err_11 == reg_6 ; endproperty \n property name; @(negedge main_clk_14) ( input_ready_20 ) == ( 7'h40 ) |-> rx_5 == auth_12 && rx_10 == cfg_8 && hw_3 == sig_6 ; endproperty \n property name; ( input_ready_20 ) != 7'bx0x1x1x && ( input_ready_20 ) != 7'b01x00xx && @(negedge main_clk_14) ( input_ready_20 ) != 7'h40  |-> rst_11 == reg_13 && hw_11 == core_6 && core_10 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_14"
    },
    {
        "Code": "case ( control_status_buffer_18 ) \n   4'b00x1 : begin\n     reg_11 = core_1\n     core_18 <= chip_16;\n   end\n   7'hc : begin\n     core_10 <= hw_5\n     hw_4 = rst_4;\n   end\n   6'hf : begin\n     reg_7 <= tx_16\n     sig_10 <= cfg_20;\n   end\n   default : begin \n     rx_14 = chip_2\n     sig_20 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( control_status_buffer_18 ) == ( 4'b00x1 ) |-> reg_11 == core_1 && core_18 == chip_16 ; endproperty \n property name; @(negedge sys_clk_1) ( control_status_buffer_18 ) == ( 7'hc ) |-> core_10 == hw_5 && hw_4 == rst_4 ; endproperty \n property name; @(negedge sys_clk_1) ( control_status_buffer_18 ) == ( 6'hf ) |-> reg_7 == tx_16 && sig_10 == cfg_20 ; endproperty \n property name; ( control_status_buffer_18 ) != 4'b00x1 && ( control_status_buffer_18 ) != 7'hc && @(negedge sys_clk_1) ( control_status_buffer_18 ) != 6'hf  |-> rx_14 == chip_2 && sig_20 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( status_register_9 ) \n   7'b001xxx1 : begin\n     auth_17 <= rst_15\n     fsm_6 <= reg_8\n     auth_11 <= chip_15;\n   end\n   default : begin \n     auth_12 <= rx_11\n     rst_8 <= hw_11\n     rx_9 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_18) ( status_register_9 ) == ( 7'b001xxx1 ) |-> auth_17 == rst_15 && fsm_6 == reg_8 && auth_11 == chip_15 ; endproperty \n property name; @(posedge main_clk_18) ( status_register_9 ) != 7'b001xxx1  |-> auth_12 == rx_11 && rst_8 == hw_11 && rx_9 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "case ( data_buffer_7 ) \n   6'bxx1xx1 : begin\n     err_7 <= sig_11\n     fsm_10 <= core_16;\n   end\n   default : begin \n     rst_4 <= reg_20\n     cfg_20 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( data_buffer_7 ) == ( 6'bxx1xx1 ) |-> err_7 == sig_11 && fsm_10 == core_16 ; endproperty \n property name; @(posedge clock_source_3) ( data_buffer_7 ) != 6'bxx1xx1  |-> rst_4 == reg_20 && cfg_20 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( data_control_status_12 ) \n   6'bxx0110 : begin\n     auth_16 <= tx_20\n     rx_7 = err_1;\n   end\n   default : begin \n     core_5 <= hw_15\n     auth_14 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( data_control_status_12 ) == ( 6'bxx0110 ) |-> auth_16 == tx_20 && rx_7 == err_1 ; endproperty \n property name; @(posedge sys_clk_7) ( data_control_status_12 ) != 6'bxx0110  |-> core_5 == hw_15 && auth_14 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( operation_code_4 ) \n   7'b110xxxx : begin\n     core_17 = core_15\n     cfg_11 = chip_1;\n   end\n   6'h7 : begin\n     rx_10 = clk_9\n     sig_19 = tx_19;\n   end\n   default : begin \n     data_1 <= chip_9\n     sig_2 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_5) ( operation_code_4 ) == ( 7'b110xxxx ) |-> core_17 == core_15 && cfg_11 == chip_1 ; endproperty \n property name; @(posedge clk_signal_5) ( operation_code_4 ) == ( 6'h7 ) |-> rx_10 == clk_9 && sig_19 == tx_19 ; endproperty \n property name; ( operation_code_4 ) != 7'b110xxxx && @(posedge clk_signal_5) ( operation_code_4 ) != 6'h7  |-> data_1 == chip_9 && sig_2 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "case ( ready_signal_18 ) \n   6'b1xx0xx : begin\n     clk_3 <= auth_9\n     rx_10 = clk_9\n     data_16 = reg_3;\n   end\n   7'h7 : begin\n     core_3 <= clk_4\n     err_20 <= reg_1\n     hw_9 = rx_4;\n   end\n   tx_16 : begin\n     rst_7 <= tx_17\n     auth_18 = hw_10\n     core_17 = rx_20;\n   end\n   default : begin \n     err_14 <= chip_14\n     fsm_13 <= reg_6\n     tx_12 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_14) ( ready_signal_18 ) == ( 6'b1xx0xx ) |-> clk_3 == auth_9 && rx_10 == clk_9 && data_16 == reg_3 ; endproperty \n property name; @(negedge clock_source_14) ( ready_signal_18 ) == ( 7'h7 ) |-> core_3 == clk_4 && err_20 == reg_1 && hw_9 == rx_4 ; endproperty \n property name; @(negedge clock_source_14) ( ready_signal_18 ) == ( tx_16 ) |-> rst_7 == tx_17 && auth_18 == hw_10 && core_17 == rx_20 ; endproperty \n property name; ( ready_signal_18 ) != 6'b1xx0xx && ( ready_signal_18 ) != 7'h7 && @(negedge clock_source_14) ( ready_signal_18 ) != tx_16  |-> err_14 == chip_14 && fsm_13 == reg_6 && tx_12 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_14"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   rx_9 : begin\n     cfg_1 = hw_11\n     core_6 = sig_12\n     reg_1 <= err_3;\n   end\n   5'b0x011 : begin\n     data_14 <= hw_1\n     rst_20 = rx_17\n     cfg_9 = chip_2;\n   end\n   default : begin \n     core_16 <= core_13\n     err_9 = data_5\n     err_17 <= auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( data_control_status_2 ) == ( rx_9 ) |-> cfg_1 == hw_11 && core_6 == sig_12 && reg_1 == err_3 ; endproperty \n property name; @(negedge clk_signal_2) ( data_control_status_2 ) == ( 5'b0x011 ) |-> data_14 == hw_1 && rst_20 == rx_17 && cfg_9 == chip_2 ; endproperty \n property name; ( data_control_status_2 ) != rx_9 && @(negedge clk_signal_2) ( data_control_status_2 ) != 5'b0x011  |-> core_16 == core_13 && err_9 == data_5 && err_17 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( control_status_buffer_14 ) \n   6'b100x0x : begin\n     hw_1 <= hw_18\n     chip_6 = chip_5;\n   end\n   7'b0000x01 : begin\n     cfg_6 <= err_20\n     fsm_8 <= fsm_15;\n   end\n   default : begin \n     chip_12 = fsm_10\n     data_18 = cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( control_status_buffer_14 ) == ( 6'b100x0x ) |-> hw_1 == hw_18 && chip_6 == chip_5 ; endproperty \n property name; @(negedge clk_osc_16) ( control_status_buffer_14 ) == ( 7'b0000x01 ) |-> cfg_6 == err_20 && fsm_8 == fsm_15 ; endproperty \n property name; ( control_status_buffer_14 ) != 6'b100x0x && @(negedge clk_osc_16) ( control_status_buffer_14 ) != 7'b0000x01  |-> chip_12 == fsm_10 && data_18 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( interrupt_control_17 ) \n   4'bxx00 : begin\n     hw_16 <= fsm_16\n     data_3 <= reg_10\n     data_12 <= sig_11;\n   end\n   7'b1x1011x : begin\n     tx_20 = data_20\n     sig_7 = chip_8\n     clk_18 <= err_4;\n   end\n   default : begin \n     sig_10 = clk_7\n     clk_8 = core_12\n     data_14 = clk_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( interrupt_control_17 ) == ( 4'bxx00 ) |-> hw_16 == fsm_16 && data_3 == reg_10 && data_12 == sig_11 ; endproperty \n property name; @(posedge clk_osc_8) ( interrupt_control_17 ) == ( 7'b1x1011x ) |-> tx_20 == data_20 && sig_7 == chip_8 && clk_18 == err_4 ; endproperty \n property name; ( interrupt_control_17 ) != 4'bxx00 && @(posedge clk_osc_8) ( interrupt_control_17 ) != 7'b1x1011x  |-> sig_10 == clk_7 && clk_8 == core_12 && data_14 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( interrupt_request_1 ) \n   7'bxxx1001 : begin\n     fsm_17 <= data_8\n     clk_15 = rst_15;\n   end\n   default : begin \n     rst_20 <= tx_9\n     err_18 <= sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( interrupt_request_1 ) == ( 7'bxxx1001 ) |-> fsm_17 == data_8 && clk_15 == rst_15 ; endproperty \n property name; @(posedge main_clk_7) ( interrupt_request_1 ) != 7'bxxx1001  |-> rst_20 == tx_9 && err_18 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( flag_register_4 ) \n   6'bx1x10x : begin\n     reg_15 <= rst_8\n     rst_18 = auth_18\n     sig_3 = clk_15;\n   end\n   7'b0011101 : begin\n     cfg_1 <= clk_16\n     tx_10 <= err_3\n     sig_6 = data_12;\n   end\n   default : begin \n     sig_10 = data_6\n     sig_15 <= rx_8\n     reg_9 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_14) ( flag_register_4 ) == ( 6'bx1x10x ) |-> reg_15 == rst_8 && rst_18 == auth_18 && sig_3 == clk_15 ; endproperty \n property name; @(negedge cpu_clock_14) ( flag_register_4 ) == ( 7'b0011101 ) |-> cfg_1 == clk_16 && tx_10 == err_3 && sig_6 == data_12 ; endproperty \n property name; ( flag_register_4 ) != 6'bx1x10x && @(negedge cpu_clock_14) ( flag_register_4 ) != 7'b0011101  |-> sig_10 == data_6 && sig_15 == rx_8 && reg_9 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "case ( interrupt_control_status_3 ) \n   4'b0101 : begin\n     cfg_6 = fsm_3\n     reg_17 = core_12\n     err_6 = rst_15;\n   end\n   7'h1f : begin\n     hw_4 <= clk_3\n     err_20 = fsm_4\n     sig_14 <= fsm_12;\n   end\n   default : begin \n     sig_5 = hw_12\n     data_15 <= clk_13\n     cfg_9 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_12) ( interrupt_control_status_3 ) == ( 4'b0101 ) |-> cfg_6 == fsm_3 && reg_17 == core_12 && err_6 == rst_15 ; endproperty \n property name; @(posedge cpu_clock_12) ( interrupt_control_status_3 ) == ( 7'h1f ) |-> hw_4 == clk_3 && err_20 == fsm_4 && sig_14 == fsm_12 ; endproperty \n property name; ( interrupt_control_status_3 ) != 4'b0101 && @(posedge cpu_clock_12) ( interrupt_control_status_3 ) != 7'h1f  |-> sig_5 == hw_12 && data_15 == clk_13 && cfg_9 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   7'h59 : begin\n     hw_14 = cfg_15\n     cfg_1 = reg_6\n     fsm_10 <= core_18;\n   end\n   default : begin \n     rx_5 = data_12\n     hw_18 = core_2\n     fsm_13 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_1) ( transfer_complete_11 ) == ( 7'h59 ) |-> hw_14 == cfg_15 && cfg_1 == reg_6 && fsm_10 == core_18 ; endproperty \n property name; @(negedge main_clk_1) ( transfer_complete_11 ) != 7'h59  |-> rx_5 == data_12 && hw_18 == core_2 && fsm_13 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_1"
    },
    {
        "Code": "case ( interrupt_enable_17 ) \n   6'b0x1x01 : begin\n     fsm_9 = sig_2\n     auth_6 <= chip_14\n     rx_16 <= tx_9;\n   end\n   default : begin \n     cfg_5 <= sig_10\n     rx_8 = chip_11\n     sig_20 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_10) ( interrupt_enable_17 ) == ( 6'b0x1x01 ) |-> fsm_9 == sig_2 && auth_6 == chip_14 && rx_16 == tx_9 ; endproperty \n property name; @(posedge async_clk_10) ( interrupt_enable_17 ) != 6'b0x1x01  |-> cfg_5 == sig_10 && rx_8 == chip_11 && sig_20 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "case ( result_register_13 ) \n   6'b01xxx0 : begin\n     tx_11 = core_12\n     core_14 <= core_4\n     auth_1 = reg_2;\n   end\n   default : begin \n     chip_10 = sig_13\n     cfg_5 <= err_9\n     sig_6 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_13) ( result_register_13 ) == ( 6'b01xxx0 ) |-> tx_11 == core_12 && core_14 == core_4 && auth_1 == reg_2 ; endproperty \n property name; @(negedge cpu_clock_13) ( result_register_13 ) != 6'b01xxx0  |-> chip_10 == sig_13 && cfg_5 == err_9 && sig_6 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "case ( address_status_15 ) \n   6'bx01100 : begin\n     reg_15 <= chip_15\n     clk_2 = sig_20\n     reg_6 <= sig_5;\n   end\n   6'b001x11 : begin\n     clk_16 = err_14\n     hw_5 = data_2\n     chip_4 = cfg_4;\n   end\n   6'bxx0xxx : begin\n     auth_10 = hw_9\n     rst_13 = core_17\n     hw_16 = cfg_11;\n   end\n   default : begin \n     err_16 <= cfg_15\n     core_9 <= chip_2\n     tx_16 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_10) ( address_status_15 ) == ( 6'bx01100 ) |-> reg_15 == chip_15 && clk_2 == sig_20 && reg_6 == sig_5 ; endproperty \n property name; @(negedge clk_osc_10) ( address_status_15 ) == ( 6'b001x11 ) |-> clk_16 == err_14 && hw_5 == data_2 && chip_4 == cfg_4 ; endproperty \n property name; @(negedge clk_osc_10) ( address_status_15 ) == ( 6'bxx0xxx ) |-> auth_10 == hw_9 && rst_13 == core_17 && hw_16 == cfg_11 ; endproperty \n property name; ( address_status_15 ) != 6'bx01100 && ( address_status_15 ) != 6'b001x11 && @(negedge clk_osc_10) ( address_status_15 ) != 6'bxx0xxx  |-> err_16 == cfg_15 && core_9 == chip_2 && tx_16 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "case ( instruction_8 ) \n   5'h5 : begin\n     tx_10 = reg_12\n     err_10 <= reg_14;\n   end\n   7'bxxxx111 : begin\n     tx_12 <= cfg_19\n     rst_18 <= auth_8;\n   end\n   6'bxx0101 : begin\n     data_11 = fsm_7\n     auth_19 <= hw_8;\n   end\n   default : begin \n     rx_12 = hw_3\n     clk_12 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_20) ( instruction_8 ) == ( 5'h5 ) |-> tx_10 == reg_12 && err_10 == reg_14 ; endproperty \n property name; @(negedge pll_clk_20) ( instruction_8 ) == ( 7'bxxxx111 ) |-> tx_12 == cfg_19 && rst_18 == auth_8 ; endproperty \n property name; @(negedge pll_clk_20) ( instruction_8 ) == ( 6'bxx0101 ) |-> data_11 == fsm_7 && auth_19 == hw_8 ; endproperty \n property name; ( instruction_8 ) != 5'h5 && ( instruction_8 ) != 7'bxxxx111 && @(negedge pll_clk_20) ( instruction_8 ) != 6'bxx0101  |-> rx_12 == hw_3 && clk_12 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "case ( control_buffer_10 ) \n   5'b0xx00 : begin\n     fsm_14 <= auth_12\n     cfg_9 = chip_9;\n   end\n   7'b0011000 : begin\n     data_15 <= hw_3\n     reg_14 = cfg_4;\n   end\n   7'b1xxx0xx : begin\n     chip_4 = cfg_13\n     err_19 = chip_2;\n   end\n   default : begin \n     tx_15 <= cfg_8\n     cfg_13 <= data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( control_buffer_10 ) == ( 5'b0xx00 ) |-> fsm_14 == auth_12 && cfg_9 == chip_9 ; endproperty \n property name; @(posedge clock_div_14) ( control_buffer_10 ) == ( 7'b0011000 ) |-> data_15 == hw_3 && reg_14 == cfg_4 ; endproperty \n property name; @(posedge clock_div_14) ( control_buffer_10 ) == ( 7'b1xxx0xx ) |-> chip_4 == cfg_13 && err_19 == chip_2 ; endproperty \n property name; ( control_buffer_10 ) != 5'b0xx00 && ( control_buffer_10 ) != 7'b0011000 && @(posedge clock_div_14) ( control_buffer_10 ) != 7'b1xxx0xx  |-> tx_15 == cfg_8 && cfg_13 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( output_status_5 ) \n   4'b11x0 : begin\n     sig_8 = tx_12\n     fsm_4 <= rst_3\n     data_14 = chip_8;\n   end\n   default : begin \n     chip_4 = rst_6\n     fsm_13 <= auth_11\n     sig_13 = err_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_18) ( output_status_5 ) == ( 4'b11x0 ) |-> sig_8 == tx_12 && fsm_4 == rst_3 && data_14 == chip_8 ; endproperty \n property name; @(posedge cpu_clock_18) ( output_status_5 ) != 4'b11x0  |-> chip_4 == rst_6 && fsm_13 == auth_11 && sig_13 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "case ( instruction_20 ) \n   6'bx10101 : begin\n     cfg_1 = fsm_19\n     clk_14 = data_10\n     rx_11 = sig_4;\n   end\n   7'b0111010 : begin\n     sig_16 = data_11\n     data_13 = hw_20\n     tx_13 <= core_8;\n   end\n   7'b0x000x0 : begin\n     cfg_13 <= chip_9\n     fsm_1 <= tx_9\n     cfg_17 <= fsm_10;\n   end\n   default : begin \n     auth_12 = cfg_3\n     core_8 <= sig_13\n     sig_8 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( instruction_20 ) == ( 6'bx10101 ) |-> cfg_1 == fsm_19 && clk_14 == data_10 && rx_11 == sig_4 ; endproperty \n property name; @(posedge clock_div_9) ( instruction_20 ) == ( 7'b0111010 ) |-> sig_16 == data_11 && data_13 == hw_20 && tx_13 == core_8 ; endproperty \n property name; @(posedge clock_div_9) ( instruction_20 ) == ( 7'b0x000x0 ) |-> cfg_13 == chip_9 && fsm_1 == tx_9 && cfg_17 == fsm_10 ; endproperty \n property name; ( instruction_20 ) != 6'bx10101 && ( instruction_20 ) != 7'b0111010 && @(posedge clock_div_9) ( instruction_20 ) != 7'b0x000x0  |-> auth_12 == cfg_3 && core_8 == sig_13 && sig_8 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   6'b1x0xx0 : begin\n     sig_4 = fsm_9\n     data_10 = data_9\n     reg_17 = fsm_8;\n   end\n   4'h9 : begin\n     hw_13 <= fsm_7\n     sig_6 = rx_19\n     hw_1 = err_11;\n   end\n   default : begin \n     rst_19 = tx_5\n     sig_2 <= chip_16\n     clk_10 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_4) ( data_buffer_14 ) == ( 6'b1x0xx0 ) |-> sig_4 == fsm_9 && data_10 == data_9 && reg_17 == fsm_8 ; endproperty \n property name; @(negedge clock_source_4) ( data_buffer_14 ) == ( 4'h9 ) |-> hw_13 == fsm_7 && sig_6 == rx_19 && hw_1 == err_11 ; endproperty \n property name; ( data_buffer_14 ) != 6'b1x0xx0 && @(negedge clock_source_4) ( data_buffer_14 ) != 4'h9  |-> rst_19 == tx_5 && sig_2 == chip_16 && clk_10 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "case ( output_control_19 ) \n   7'bx01x0x1 : begin\n     data_6 = data_11\n     fsm_2 <= rst_2;\n   end\n   7'b1x01xx1 : begin\n     cfg_10 = tx_3\n     err_1 = clk_6;\n   end\n   default : begin \n     reg_17 <= clk_1\n     chip_13 <= rst_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_8) ( output_control_19 ) == ( 7'bx01x0x1 ) |-> data_6 == data_11 && fsm_2 == rst_2 ; endproperty \n property name; @(negedge clock_ctrl_8) ( output_control_19 ) == ( 7'b1x01xx1 ) |-> cfg_10 == tx_3 && err_1 == clk_6 ; endproperty \n property name; ( output_control_19 ) != 7'bx01x0x1 && @(negedge clock_ctrl_8) ( output_control_19 ) != 7'b1x01xx1  |-> reg_17 == clk_1 && chip_13 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "case ( output_status_6 ) \n   6'h37 : begin\n     core_20 = clk_17\n     core_2 = auth_2\n     hw_20 <= chip_10;\n   end\n   5'bxx00x : begin\n     cfg_6 <= rst_13\n     reg_19 = fsm_19\n     err_17 <= sig_17;\n   end\n   7'b0001010 : begin\n     cfg_18 = fsm_14\n     cfg_2 <= reg_16\n     reg_8 = data_17;\n   end\n   default : begin \n     reg_11 = clk_7\n     rx_12 <= rst_17\n     auth_15 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( output_status_6 ) == ( 6'h37 ) |-> core_20 == clk_17 && core_2 == auth_2 && hw_20 == chip_10 ; endproperty \n property name; @(negedge pll_clk_6) ( output_status_6 ) == ( 5'bxx00x ) |-> cfg_6 == rst_13 && reg_19 == fsm_19 && err_17 == sig_17 ; endproperty \n property name; @(negedge pll_clk_6) ( output_status_6 ) == ( 7'b0001010 ) |-> cfg_18 == fsm_14 && cfg_2 == reg_16 && reg_8 == data_17 ; endproperty \n property name; ( output_status_6 ) != 6'h37 && ( output_status_6 ) != 5'bxx00x && @(negedge pll_clk_6) ( output_status_6 ) != 7'b0001010  |-> reg_11 == clk_7 && rx_12 == rst_17 && auth_15 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( flag_register_18 ) \n   7'b11xx1x0 : begin\n     rst_14 <= hw_17\n     err_1 = sig_10\n     hw_20 <= core_5;\n   end\n   6'h5 : begin\n     data_4 <= fsm_9\n     rst_5 = rx_18\n     rx_20 <= tx_7;\n   end\n   default : begin \n     chip_8 = fsm_1\n     data_14 <= rx_19\n     rst_2 = auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_5) ( flag_register_18 ) == ( 7'b11xx1x0 ) |-> rst_14 == hw_17 && err_1 == sig_10 && hw_20 == core_5 ; endproperty \n property name; @(posedge ref_clk_5) ( flag_register_18 ) == ( 6'h5 ) |-> data_4 == fsm_9 && rst_5 == rx_18 && rx_20 == tx_7 ; endproperty \n property name; ( flag_register_18 ) != 7'b11xx1x0 && @(posedge ref_clk_5) ( flag_register_18 ) != 6'h5  |-> chip_8 == fsm_1 && data_14 == rx_19 && rst_2 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "case ( control_input_4 ) \n   6'bx1xx00 : begin\n     reg_16 = rst_17\n     err_17 <= hw_12\n     rx_11 <= err_18;\n   end\n   default : begin \n     tx_12 <= auth_15\n     rst_6 <= tx_13\n     err_7 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_11) ( control_input_4 ) == ( 6'bx1xx00 ) |-> reg_16 == rst_17 && err_17 == hw_12 && rx_11 == err_18 ; endproperty \n property name; @(posedge bus_clock_11) ( control_input_4 ) != 6'bx1xx00  |-> tx_12 == auth_15 && rst_6 == tx_13 && err_7 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "case ( data_buffer_19 ) \n   4'h4 : begin\n     rst_2 = clk_14\n     chip_12 <= sig_18\n     chip_4 = fsm_7;\n   end\n   default : begin \n     sig_4 <= sig_10\n     hw_5 = rx_15\n     clk_16 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( data_buffer_19 ) == ( 4'h4 ) |-> rst_2 == clk_14 && chip_12 == sig_18 && chip_4 == fsm_7 ; endproperty \n property name; @(posedge clk_reset_3) ( data_buffer_19 ) != 4'h4  |-> sig_4 == sig_10 && hw_5 == rx_15 && clk_16 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( status_output_buffer_17 ) \n   7'h5x : begin\n     cfg_4 = hw_3\n     chip_16 = fsm_6\n     chip_13 = err_11;\n   end\n   default : begin \n     data_18 = auth_7\n     sig_5 = data_3\n     rst_2 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_17) ( status_output_buffer_17 ) == ( 7'h5x ) |-> cfg_4 == hw_3 && chip_16 == fsm_6 && chip_13 == err_11 ; endproperty \n property name; @(posedge clk_reset_17) ( status_output_buffer_17 ) != 7'h5x  |-> data_18 == auth_7 && sig_5 == data_3 && rst_2 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "case ( command_status_11 ) \n   7'b100010x : begin\n     clk_8 <= fsm_18\n     err_14 <= core_20\n     auth_3 = reg_2;\n   end\n   default : begin \n     clk_9 <= core_10\n     cfg_12 = rst_2\n     rst_15 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_10) ( command_status_11 ) == ( 7'b100010x ) |-> clk_8 == fsm_18 && err_14 == core_20 && auth_3 == reg_2 ; endproperty \n property name; @(posedge clock_ctrl_10) ( command_status_11 ) != 7'b100010x  |-> clk_9 == core_10 && cfg_12 == rst_2 && rst_15 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "case ( output_control_7 ) \n   5'bx111x : begin\n     tx_19 = fsm_8\n     rx_2 = hw_6\n     hw_5 = data_17;\n   end\n   3'b110 : begin\n     rst_18 <= hw_14\n     hw_4 = cfg_9\n     err_5 <= clk_13;\n   end\n   7'h65 : begin\n     sig_13 <= reg_20\n     sig_12 = err_9\n     rx_18 = rst_10;\n   end\n   default : begin \n     chip_4 = tx_14\n     rst_4 <= auth_3\n     rst_2 = cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_18) ( output_control_7 ) == ( 5'bx111x ) |-> tx_19 == fsm_8 && rx_2 == hw_6 && hw_5 == data_17 ; endproperty \n property name; @(posedge clock_ctrl_18) ( output_control_7 ) == ( 3'b110 ) |-> rst_18 == hw_14 && hw_4 == cfg_9 && err_5 == clk_13 ; endproperty \n property name; @(posedge clock_ctrl_18) ( output_control_7 ) == ( 7'h65 ) |-> sig_13 == reg_20 && sig_12 == err_9 && rx_18 == rst_10 ; endproperty \n property name; ( output_control_7 ) != 5'bx111x && ( output_control_7 ) != 3'b110 && @(posedge clock_ctrl_18) ( output_control_7 ) != 7'h65  |-> chip_4 == tx_14 && rst_4 == auth_3 && rst_2 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'b11x0010 : begin\n     clk_10 <= chip_11\n     tx_6 = err_15\n     sig_10 <= auth_16;\n   end\n   default : begin \n     err_8 <= chip_15\n     hw_17 <= clk_16\n     rx_18 = fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( input_buffer_status_12 ) == ( 7'b11x0010 ) |-> clk_10 == chip_11 && tx_6 == err_15 && sig_10 == auth_16 ; endproperty \n property name; @(posedge async_clk_18) ( input_buffer_status_12 ) != 7'b11x0010  |-> err_8 == chip_15 && hw_17 == clk_16 && rx_18 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( ready_signal_12 ) \n   5'b1111x : begin\n     rst_20 <= core_20\n     fsm_15 = sig_12\n     err_15 = hw_12;\n   end\n   6'h38 : begin\n     reg_9 = rx_15\n     rx_1 = reg_12\n     rx_14 = clk_12;\n   end\n   default : begin \n     fsm_5 <= rx_13\n     hw_3 = core_15\n     rst_5 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_14) ( ready_signal_12 ) == ( 5'b1111x ) |-> rst_20 == core_20 && fsm_15 == sig_12 && err_15 == hw_12 ; endproperty \n property name; @(posedge clk_signal_14) ( ready_signal_12 ) == ( 6'h38 ) |-> reg_9 == rx_15 && rx_1 == reg_12 && rx_14 == clk_12 ; endproperty \n property name; ( ready_signal_12 ) != 5'b1111x && @(posedge clk_signal_14) ( ready_signal_12 ) != 6'h38  |-> fsm_5 == rx_13 && hw_3 == core_15 && rst_5 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "case ( write_complete_19 ) \n   7'b0x000x0 : begin\n     clk_11 <= err_18\n     cfg_8 = core_14\n     data_15 = chip_8;\n   end\n   6'h10 : begin\n     fsm_17 <= fsm_18\n     cfg_20 = chip_17\n     reg_16 <= err_19;\n   end\n   7'b0xx0xx0 : begin\n     rx_15 <= chip_12\n     fsm_13 <= hw_10\n     err_16 = cfg_5;\n   end\n   default : begin \n     hw_1 = fsm_17\n     data_8 <= sig_11\n     rx_17 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_11) ( write_complete_19 ) == ( 7'b0x000x0 ) |-> clk_11 == err_18 && cfg_8 == core_14 && data_15 == chip_8 ; endproperty \n property name; @(negedge clk_osc_11) ( write_complete_19 ) == ( 6'h10 ) |-> fsm_17 == fsm_18 && cfg_20 == chip_17 && reg_16 == err_19 ; endproperty \n property name; @(negedge clk_osc_11) ( write_complete_19 ) == ( 7'b0xx0xx0 ) |-> rx_15 == chip_12 && fsm_13 == hw_10 && err_16 == cfg_5 ; endproperty \n property name; ( write_complete_19 ) != 7'b0x000x0 && ( write_complete_19 ) != 6'h10 && @(negedge clk_osc_11) ( write_complete_19 ) != 7'b0xx0xx0  |-> hw_1 == fsm_17 && data_8 == sig_11 && rx_17 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "case ( acknowledge_15 ) \n   7'bxxx1xxx : begin\n     auth_8 <= auth_2\n     chip_15 <= sig_7\n     sig_4 <= sig_13;\n   end\n   4'bxxx1 : begin\n     fsm_8 = rx_2\n     rx_12 <= err_7\n     hw_1 <= hw_5;\n   end\n   default : begin \n     chip_3 <= fsm_5\n     data_5 = clk_7\n     cfg_13 = core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_11) ( acknowledge_15 ) == ( 7'bxxx1xxx ) |-> auth_8 == auth_2 && chip_15 == sig_7 && sig_4 == sig_13 ; endproperty \n property name; @(negedge mem_clock_11) ( acknowledge_15 ) == ( 4'bxxx1 ) |-> fsm_8 == rx_2 && rx_12 == err_7 && hw_1 == hw_5 ; endproperty \n property name; ( acknowledge_15 ) != 7'bxxx1xxx && @(negedge mem_clock_11) ( acknowledge_15 ) != 4'bxxx1  |-> chip_3 == fsm_5 && data_5 == clk_7 && cfg_13 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "case ( control_status_1 ) \n   7'b00x0xx1 : begin\n     clk_8 <= tx_7\n     auth_8 <= sig_19;\n   end\n   7'b1110110 : begin\n     data_1 = cfg_12\n     rst_18 = data_11;\n   end\n   default : begin \n     cfg_18 <= tx_17\n     tx_3 = auth_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_12) ( control_status_1 ) == ( 7'b00x0xx1 ) |-> clk_8 == tx_7 && auth_8 == sig_19 ; endproperty \n property name; @(negedge clock_source_12) ( control_status_1 ) == ( 7'b1110110 ) |-> data_1 == cfg_12 && rst_18 == data_11 ; endproperty \n property name; ( control_status_1 ) != 7'b00x0xx1 && @(negedge clock_source_12) ( control_status_1 ) != 7'b1110110  |-> cfg_18 == tx_17 && tx_3 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "case ( status_register_status_5 ) \n   6'b11x001 : begin\n     fsm_3 <= auth_1\n     hw_5 = clk_7;\n   end\n   7'bx1x0xxx : begin\n     auth_16 <= data_17\n     clk_20 <= err_13;\n   end\n   default : begin \n     data_20 <= cfg_14\n     sig_18 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( status_register_status_5 ) == ( 6'b11x001 ) |-> fsm_3 == auth_1 && hw_5 == clk_7 ; endproperty \n property name; @(negedge mem_clock_16) ( status_register_status_5 ) == ( 7'bx1x0xxx ) |-> auth_16 == data_17 && clk_20 == err_13 ; endproperty \n property name; ( status_register_status_5 ) != 6'b11x001 && @(negedge mem_clock_16) ( status_register_status_5 ) != 7'bx1x0xxx  |-> data_20 == cfg_14 && sig_18 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( output_control_13 ) \n   7'b000xxx1 : begin\n     auth_2 = chip_10\n     clk_10 <= rst_1;\n   end\n   7'b1110x0x : begin\n     data_7 = rst_18\n     err_6 = rx_4;\n   end\n   default : begin \n     auth_18 <= sig_6\n     tx_2 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_8) ( output_control_13 ) == ( 7'b000xxx1 ) |-> auth_2 == chip_10 && clk_10 == rst_1 ; endproperty \n property name; @(posedge main_clk_8) ( output_control_13 ) == ( 7'b1110x0x ) |-> data_7 == rst_18 && err_6 == rx_4 ; endproperty \n property name; ( output_control_13 ) != 7'b000xxx1 && @(posedge main_clk_8) ( output_control_13 ) != 7'b1110x0x  |-> auth_18 == sig_6 && tx_2 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "case ( control_register_status_status_9 ) \n   7'b11x1x00 : begin\n     core_14 <= rst_17\n     core_8 = auth_4\n     rx_16 <= hw_4;\n   end\n   7'h54 : begin\n     clk_1 = chip_15\n     err_18 = err_12\n     rst_6 = err_2;\n   end\n   default : begin \n     cfg_13 <= fsm_5\n     tx_8 <= fsm_16\n     auth_10 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( control_register_status_status_9 ) == ( 7'b11x1x00 ) |-> core_14 == rst_17 && core_8 == auth_4 && rx_16 == hw_4 ; endproperty \n property name; @(negedge clk_enable_18) ( control_register_status_status_9 ) == ( 7'h54 ) |-> clk_1 == chip_15 && err_18 == err_12 && rst_6 == err_2 ; endproperty \n property name; ( control_register_status_status_9 ) != 7'b11x1x00 && @(negedge clk_enable_18) ( control_register_status_status_9 ) != 7'h54  |-> cfg_13 == fsm_5 && tx_8 == fsm_16 && auth_10 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( input_status_13 ) \n   7'b0110100 : begin\n     data_5 = fsm_13\n     hw_3 <= clk_3\n     rx_15 = auth_20;\n   end\n   default : begin \n     rx_14 <= cfg_16\n     sig_7 <= auth_5\n     auth_4 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( input_status_13 ) == ( 7'b0110100 ) |-> data_5 == fsm_13 && hw_3 == clk_3 && rx_15 == auth_20 ; endproperty \n property name; @(negedge sys_clk_8) ( input_status_13 ) != 7'b0110100  |-> rx_14 == cfg_16 && sig_7 == auth_5 && auth_4 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( data_status_19 ) \n   6'b001101 : begin\n     cfg_10 <= fsm_7\n     rx_2 = hw_16\n     auth_17 = sig_1;\n   end\n   rx_1 : begin\n     err_16 <= fsm_16\n     err_5 = core_5\n     hw_14 <= clk_16;\n   end\n   7'bx101xxx : begin\n     rst_16 = cfg_1\n     core_13 = clk_6\n     tx_9 <= data_12;\n   end\n   default : begin \n     err_13 <= reg_11\n     tx_12 = rx_1\n     rx_16 = reg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( data_status_19 ) == ( 6'b001101 ) |-> cfg_10 == fsm_7 && rx_2 == hw_16 && auth_17 == sig_1 ; endproperty \n property name; @(negedge clk_signal_11) ( data_status_19 ) == ( rx_1 ) |-> err_16 == fsm_16 && err_5 == core_5 && hw_14 == clk_16 ; endproperty \n property name; @(negedge clk_signal_11) ( data_status_19 ) == ( 7'bx101xxx ) |-> rst_16 == cfg_1 && core_13 == clk_6 && tx_9 == data_12 ; endproperty \n property name; ( data_status_19 ) != 6'b001101 && ( data_status_19 ) != rx_1 && @(negedge clk_signal_11) ( data_status_19 ) != 7'bx101xxx  |-> err_13 == reg_11 && tx_12 == rx_1 && rx_16 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( instruction_8 ) \n   7'b010110x : begin\n     data_6 = rx_6\n     tx_11 <= sig_12\n     reg_12 = sig_5;\n   end\n   3'b0xx : begin\n     cfg_9 <= auth_5\n     hw_11 = rst_2\n     clk_4 = chip_19;\n   end\n   default : begin \n     cfg_19 = hw_10\n     data_9 = sig_17\n     rst_14 <= hw_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( instruction_8 ) == ( 7'b010110x ) |-> data_6 == rx_6 && tx_11 == sig_12 && reg_12 == sig_5 ; endproperty \n property name; @(posedge pll_clk_16) ( instruction_8 ) == ( 3'b0xx ) |-> cfg_9 == auth_5 && hw_11 == rst_2 && clk_4 == chip_19 ; endproperty \n property name; ( instruction_8 ) != 7'b010110x && @(posedge pll_clk_16) ( instruction_8 ) != 3'b0xx  |-> cfg_19 == hw_10 && data_9 == sig_17 && rst_14 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( status_control_1 ) \n   7'b1xx0011 : begin\n     sig_3 = rx_11\n     cfg_13 <= data_13\n     auth_17 <= rx_2;\n   end\n   default : begin \n     rst_6 = err_8\n     hw_3 = hw_7\n     chip_7 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_11) ( status_control_1 ) == ( 7'b1xx0011 ) |-> sig_3 == rx_11 && cfg_13 == data_13 && auth_17 == rx_2 ; endproperty \n property name; @(negedge clock_div_11) ( status_control_1 ) != 7'b1xx0011  |-> rst_6 == err_8 && hw_3 == hw_7 && chip_7 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'h78 : begin\n     rx_20 <= auth_14\n     hw_19 = data_11;\n   end\n   7'b10x000x : begin\n     clk_9 = auth_20\n     tx_10 <= err_4;\n   end\n   default : begin \n     hw_18 <= core_11\n     hw_3 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( instruction_16 ) == ( 7'h78 ) |-> rx_20 == auth_14 && hw_19 == data_11 ; endproperty \n property name; @(posedge clk_gen_15) ( instruction_16 ) == ( 7'b10x000x ) |-> clk_9 == auth_20 && tx_10 == err_4 ; endproperty \n property name; ( instruction_16 ) != 7'h78 && @(posedge clk_gen_15) ( instruction_16 ) != 7'b10x000x  |-> hw_18 == core_11 && hw_3 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( instruction_buffer_13 ) \n   7'bx110111 : begin\n     cfg_8 <= err_17\n     data_20 <= clk_10\n     hw_6 <= rx_1;\n   end\n   7'b1x11x00 : begin\n     clk_1 = auth_16\n     data_11 <= rst_6\n     auth_12 = sig_6;\n   end\n   3'b011 : begin\n     reg_19 <= sig_20\n     fsm_1 = chip_8\n     rx_17 = auth_8;\n   end\n   default : begin \n     rst_11 <= reg_1\n     sig_20 = err_14\n     tx_11 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_15) ( instruction_buffer_13 ) == ( 7'bx110111 ) |-> cfg_8 == err_17 && data_20 == clk_10 && hw_6 == rx_1 ; endproperty \n property name; @(posedge bus_clock_15) ( instruction_buffer_13 ) == ( 7'b1x11x00 ) |-> clk_1 == auth_16 && data_11 == rst_6 && auth_12 == sig_6 ; endproperty \n property name; @(posedge bus_clock_15) ( instruction_buffer_13 ) == ( 3'b011 ) |-> reg_19 == sig_20 && fsm_1 == chip_8 && rx_17 == auth_8 ; endproperty \n property name; ( instruction_buffer_13 ) != 7'bx110111 && ( instruction_buffer_13 ) != 7'b1x11x00 && @(posedge bus_clock_15) ( instruction_buffer_13 ) != 3'b011  |-> rst_11 == reg_1 && sig_20 == err_14 && tx_11 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   7'bxxx10xx : begin\n     reg_9 = tx_16\n     sig_11 <= rx_17\n     err_16 <= fsm_1;\n   end\n   4'bxx0x : begin\n     cfg_5 <= rx_7\n     tx_14 = reg_3\n     fsm_4 <= clk_10;\n   end\n   default : begin \n     hw_14 = clk_16\n     rx_2 = data_16\n     reg_6 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( busy_signal_7 ) == ( 7'bxxx10xx ) |-> reg_9 == tx_16 && sig_11 == rx_17 && err_16 == fsm_1 ; endproperty \n property name; @(posedge clk_out_4) ( busy_signal_7 ) == ( 4'bxx0x ) |-> cfg_5 == rx_7 && tx_14 == reg_3 && fsm_4 == clk_10 ; endproperty \n property name; ( busy_signal_7 ) != 7'bxxx10xx && @(posedge clk_out_4) ( busy_signal_7 ) != 4'bxx0x  |-> hw_14 == clk_16 && rx_2 == data_16 && reg_6 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'b011x0x : begin\n     data_19 = err_16\n     auth_18 = auth_3;\n   end\n   3'bx00 : begin\n     core_4 <= sig_5\n     cfg_18 = rst_1;\n   end\n   default : begin \n     core_1 <= reg_5\n     cfg_2 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_4) ( end_address_18 ) == ( 6'b011x0x ) |-> data_19 == err_16 && auth_18 == auth_3 ; endproperty \n property name; @(negedge fast_clk_4) ( end_address_18 ) == ( 3'bx00 ) |-> core_4 == sig_5 && cfg_18 == rst_1 ; endproperty \n property name; ( end_address_18 ) != 6'b011x0x && @(negedge fast_clk_4) ( end_address_18 ) != 3'bx00  |-> core_1 == reg_5 && cfg_2 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "case ( output_data_13 ) \n   6'b1x0001 : begin\n     data_18 <= chip_15\n     core_14 = hw_17;\n   end\n   6'hxb : begin\n     clk_19 = clk_18\n     auth_4 = reg_1;\n   end\n   7'b010xx10 : begin\n     rst_12 <= err_9\n     cfg_6 <= reg_15;\n   end\n   default : begin \n     rx_13 <= clk_16\n     core_9 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( output_data_13 ) == ( 6'b1x0001 ) |-> data_18 == chip_15 && core_14 == hw_17 ; endproperty \n property name; @(posedge bus_clock_5) ( output_data_13 ) == ( 6'hxb ) |-> clk_19 == clk_18 && auth_4 == reg_1 ; endproperty \n property name; @(posedge bus_clock_5) ( output_data_13 ) == ( 7'b010xx10 ) |-> rst_12 == err_9 && cfg_6 == reg_15 ; endproperty \n property name; ( output_data_13 ) != 6'b1x0001 && ( output_data_13 ) != 6'hxb && @(posedge bus_clock_5) ( output_data_13 ) != 7'b010xx10  |-> rx_13 == clk_16 && core_9 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( interrupt_control_status_2 ) \n   6'bx11001 : begin\n     cfg_12 = sig_2\n     rst_11 <= tx_9;\n   end\n   default : begin \n     rst_17 <= reg_18\n     core_8 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_1) ( interrupt_control_status_2 ) == ( 6'bx11001 ) |-> cfg_12 == sig_2 && rst_11 == tx_9 ; endproperty \n property name; @(posedge bus_clock_1) ( interrupt_control_status_2 ) != 6'bx11001  |-> rst_17 == reg_18 && core_8 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "case ( control_signal_12 ) \n   5'b1x11x : begin\n     cfg_15 <= rx_13\n     cfg_1 <= hw_7\n     sig_5 = clk_16;\n   end\n   7'bx0xx1xx : begin\n     reg_6 <= fsm_2\n     fsm_9 <= err_14\n     hw_14 = fsm_14;\n   end\n   default : begin \n     rx_6 <= err_20\n     cfg_10 = sig_9\n     core_14 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( control_signal_12 ) == ( 5'b1x11x ) |-> cfg_15 == rx_13 && cfg_1 == hw_7 && sig_5 == clk_16 ; endproperty \n property name; @(posedge clk_osc_8) ( control_signal_12 ) == ( 7'bx0xx1xx ) |-> reg_6 == fsm_2 && fsm_9 == err_14 && hw_14 == fsm_14 ; endproperty \n property name; ( control_signal_12 ) != 5'b1x11x && @(posedge clk_osc_8) ( control_signal_12 ) != 7'bx0xx1xx  |-> rx_6 == err_20 && cfg_10 == sig_9 && core_14 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( control_word_20 ) \n   7'b1100001 : begin\n     sig_16 = rx_17\n     rst_20 <= clk_17;\n   end\n   6'b111xx0 : begin\n     tx_19 <= data_18\n     chip_3 <= rst_18;\n   end\n   6'b011000 : begin\n     tx_16 = rst_9\n     auth_8 = rx_3;\n   end\n   default : begin \n     rx_1 = reg_15\n     data_7 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_18) ( control_word_20 ) == ( 7'b1100001 ) |-> sig_16 == rx_17 && rst_20 == clk_17 ; endproperty \n property name; @(posedge fast_clk_18) ( control_word_20 ) == ( 6'b111xx0 ) |-> tx_19 == data_18 && chip_3 == rst_18 ; endproperty \n property name; @(posedge fast_clk_18) ( control_word_20 ) == ( 6'b011000 ) |-> tx_16 == rst_9 && auth_8 == rx_3 ; endproperty \n property name; ( control_word_20 ) != 7'b1100001 && ( control_word_20 ) != 6'b111xx0 && @(posedge fast_clk_18) ( control_word_20 ) != 6'b011000  |-> rx_1 == reg_15 && data_7 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "case ( input_data_7 ) \n   5'b000xx : begin\n     data_4 <= sig_8\n     clk_2 <= hw_12\n     sig_13 = auth_14;\n   end\n   4'b1xxx : begin\n     rst_12 <= reg_8\n     sig_6 <= reg_5\n     chip_11 = tx_16;\n   end\n   7'h1a : begin\n     reg_3 <= clk_5\n     chip_2 = hw_6\n     cfg_15 = core_3;\n   end\n   default : begin \n     rx_19 <= cfg_12\n     auth_8 = rst_7\n     reg_2 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_9) ( input_data_7 ) == ( 5'b000xx ) |-> data_4 == sig_8 && clk_2 == hw_12 && sig_13 == auth_14 ; endproperty \n property name; @(negedge clk_out_9) ( input_data_7 ) == ( 4'b1xxx ) |-> rst_12 == reg_8 && sig_6 == reg_5 && chip_11 == tx_16 ; endproperty \n property name; @(negedge clk_out_9) ( input_data_7 ) == ( 7'h1a ) |-> reg_3 == clk_5 && chip_2 == hw_6 && cfg_15 == core_3 ; endproperty \n property name; ( input_data_7 ) != 5'b000xx && ( input_data_7 ) != 4'b1xxx && @(negedge clk_out_9) ( input_data_7 ) != 7'h1a  |-> rx_19 == cfg_12 && auth_8 == rst_7 && reg_2 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "case ( busy_signal_3 ) \n   7'bx011x00 : begin\n     cfg_18 <= tx_1\n     auth_4 <= core_17;\n   end\n   7'b0x0101x : begin\n     data_12 = data_16\n     fsm_4 <= err_16;\n   end\n   default : begin \n     rst_4 <= chip_20\n     auth_14 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_5) ( busy_signal_3 ) == ( 7'bx011x00 ) |-> cfg_18 == tx_1 && auth_4 == core_17 ; endproperty \n property name; @(negedge mem_clock_5) ( busy_signal_3 ) == ( 7'b0x0101x ) |-> data_12 == data_16 && fsm_4 == err_16 ; endproperty \n property name; ( busy_signal_3 ) != 7'bx011x00 && @(negedge mem_clock_5) ( busy_signal_3 ) != 7'b0x0101x  |-> rst_4 == chip_20 && auth_14 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "case ( control_signal_18 ) \n   6'bx11100 : begin\n     reg_20 <= reg_16\n     fsm_8 <= cfg_13;\n   end\n   default : begin \n     rst_16 = rst_7\n     tx_13 <= tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( control_signal_18 ) == ( 6'bx11100 ) |-> reg_20 == reg_16 && fsm_8 == cfg_13 ; endproperty \n property name; @(posedge clk_osc_19) ( control_signal_18 ) != 6'bx11100  |-> rst_16 == rst_7 && tx_13 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( control_flag_12 ) \n   5'b0101x : begin\n     err_15 = fsm_19\n     rx_1 <= rst_6;\n   end\n   7'b11x1x0x : begin\n     tx_20 = data_7\n     chip_11 <= rx_11;\n   end\n   7'bxx0xx1x : begin\n     hw_3 = tx_1\n     cfg_16 = hw_8;\n   end\n   default : begin \n     rx_18 <= cfg_17\n     rx_13 <= err_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( control_flag_12 ) == ( 5'b0101x ) |-> err_15 == fsm_19 && rx_1 == rst_6 ; endproperty \n property name; @(posedge fast_clk_12) ( control_flag_12 ) == ( 7'b11x1x0x ) |-> tx_20 == data_7 && chip_11 == rx_11 ; endproperty \n property name; @(posedge fast_clk_12) ( control_flag_12 ) == ( 7'bxx0xx1x ) |-> hw_3 == tx_1 && cfg_16 == hw_8 ; endproperty \n property name; ( control_flag_12 ) != 5'b0101x && ( control_flag_12 ) != 7'b11x1x0x && @(posedge fast_clk_12) ( control_flag_12 ) != 7'bxx0xx1x  |-> rx_18 == cfg_17 && rx_13 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( data_out_20 ) \n   auth : begin\n     hw_20 <= auth_9\n     tx_6 = chip_12;\n   end\n   7'h5b : begin\n     core_8 = clk_13\n     tx_11 <= fsm_10;\n   end\n   7'bx0010x0 : begin\n     sig_13 = data_17\n     auth_17 = sig_5;\n   end\n   default : begin \n     auth_19 <= auth_4\n     tx_5 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_6) ( data_out_20 ) == ( auth ) |-> hw_20 == auth_9 && tx_6 == chip_12 ; endproperty \n property name; @(posedge async_clk_6) ( data_out_20 ) == ( 7'h5b ) |-> core_8 == clk_13 && tx_11 == fsm_10 ; endproperty \n property name; @(posedge async_clk_6) ( data_out_20 ) == ( 7'bx0010x0 ) |-> sig_13 == data_17 && auth_17 == sig_5 ; endproperty \n property name; ( data_out_20 ) != auth && ( data_out_20 ) != 7'h5b && @(posedge async_clk_6) ( data_out_20 ) != 7'bx0010x0  |-> auth_19 == auth_4 && tx_5 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_6"
    },
    {
        "Code": "case ( output_register_4 ) \n   6'bxx1x1x : begin\n     tx_14 <= rx_7\n     fsm_8 <= rx_11;\n   end\n   7'h4d : begin\n     rx_3 = clk_20\n     tx_15 = hw_5;\n   end\n   6'bx01100 : begin\n     err_19 <= clk_6\n     data_3 <= auth_5;\n   end\n   default : begin \n     reg_10 = err_3\n     tx_1 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_6) ( output_register_4 ) == ( 6'bxx1x1x ) |-> tx_14 == rx_7 && fsm_8 == rx_11 ; endproperty \n property name; @(posedge async_clk_6) ( output_register_4 ) == ( 7'h4d ) |-> rx_3 == clk_20 && tx_15 == hw_5 ; endproperty \n property name; @(posedge async_clk_6) ( output_register_4 ) == ( 6'bx01100 ) |-> err_19 == clk_6 && data_3 == auth_5 ; endproperty \n property name; ( output_register_4 ) != 6'bxx1x1x && ( output_register_4 ) != 7'h4d && @(posedge async_clk_6) ( output_register_4 ) != 6'bx01100  |-> reg_10 == err_3 && tx_1 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_6"
    },
    {
        "Code": "case ( status_buffer_14 ) \n   3'bx1x : begin\n     fsm_7 <= hw_14\n     chip_12 = rst_6;\n   end\n   default : begin \n     err_16 <= chip_9\n     err_16 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_4) ( status_buffer_14 ) == ( 3'bx1x ) |-> fsm_7 == hw_14 && chip_12 == rst_6 ; endproperty \n property name; @(negedge clock_ctrl_4) ( status_buffer_14 ) != 3'bx1x  |-> err_16 == chip_9 && err_16 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "case ( control_register_6 ) \n   5'b10xx1 : begin\n     fsm_1 <= sig_12\n     err_11 <= cfg_11\n     chip_4 = fsm_9;\n   end\n   7'b00010xx : begin\n     rst_17 <= reg_6\n     cfg_9 = data_14\n     cfg_13 = rx_6;\n   end\n   7'b10xx010 : begin\n     rx_15 = sig_13\n     tx_12 = sig_7\n     core_4 = cfg_20;\n   end\n   default : begin \n     rst_5 = rst_5\n     reg_3 <= rx_11\n     core_16 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( control_register_6 ) == ( 5'b10xx1 ) |-> fsm_1 == sig_12 && err_11 == cfg_11 && chip_4 == fsm_9 ; endproperty \n property name; @(negedge bus_clock_15) ( control_register_6 ) == ( 7'b00010xx ) |-> rst_17 == reg_6 && cfg_9 == data_14 && cfg_13 == rx_6 ; endproperty \n property name; @(negedge bus_clock_15) ( control_register_6 ) == ( 7'b10xx010 ) |-> rx_15 == sig_13 && tx_12 == sig_7 && core_4 == cfg_20 ; endproperty \n property name; ( control_register_6 ) != 5'b10xx1 && ( control_register_6 ) != 7'b00010xx && @(negedge bus_clock_15) ( control_register_6 ) != 7'b10xx010  |-> rst_5 == rst_5 && reg_3 == rx_11 && core_16 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( interrupt_flag_10 ) \n   4'b11x1 : begin\n     reg_2 <= tx_16\n     core_12 <= clk_15\n     clk_5 <= rx_18;\n   end\n   7'b0010100 : begin\n     hw_9 = rx_13\n     sig_4 <= hw_19\n     tx_11 <= auth_18;\n   end\n   default : begin \n     reg_11 <= auth_9\n     clk_16 <= core_4\n     cfg_17 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_14) ( interrupt_flag_10 ) == ( 4'b11x1 ) |-> reg_2 == tx_16 && core_12 == clk_15 && clk_5 == rx_18 ; endproperty \n property name; @(negedge clk_gen_14) ( interrupt_flag_10 ) == ( 7'b0010100 ) |-> hw_9 == rx_13 && sig_4 == hw_19 && tx_11 == auth_18 ; endproperty \n property name; ( interrupt_flag_10 ) != 4'b11x1 && @(negedge clk_gen_14) ( interrupt_flag_10 ) != 7'b0010100  |-> reg_11 == auth_9 && clk_16 == core_4 && cfg_17 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "case ( control_valid_6 ) \n   4'bx1xx : begin\n     auth_18 <= sig_2\n     core_17 = cfg_3\n     fsm_16 = chip_14;\n   end\n   7'bx10x00x : begin\n     chip_7 = rx_3\n     rx_7 = clk_4\n     rx_14 <= core_16;\n   end\n   default : begin \n     cfg_5 = rst_16\n     core_7 = fsm_5\n     hw_12 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( control_valid_6 ) == ( 4'bx1xx ) |-> auth_18 == sig_2 && core_17 == cfg_3 && fsm_16 == chip_14 ; endproperty \n property name; @(posedge clk_reset_20) ( control_valid_6 ) == ( 7'bx10x00x ) |-> chip_7 == rx_3 && rx_7 == clk_4 && rx_14 == core_16 ; endproperty \n property name; ( control_valid_6 ) != 4'bx1xx && @(posedge clk_reset_20) ( control_valid_6 ) != 7'bx10x00x  |-> cfg_5 == rst_16 && core_7 == fsm_5 && hw_12 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( output_status_register_5 ) \n   reg_10 : begin\n     cfg_4 = rx_18\n     tx_19 = clk_20;\n   end\n   7'b0100101 : begin\n     hw_2 = fsm_6\n     err_18 <= rst_16;\n   end\n   default : begin \n     core_8 <= reg_19\n     err_2 = rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_18) ( output_status_register_5 ) == ( reg_10 ) |-> cfg_4 == rx_18 && tx_19 == clk_20 ; endproperty \n property name; @(negedge sys_clk_18) ( output_status_register_5 ) == ( 7'b0100101 ) |-> hw_2 == fsm_6 && err_18 == rst_16 ; endproperty \n property name; ( output_status_register_5 ) != reg_10 && @(negedge sys_clk_18) ( output_status_register_5 ) != 7'b0100101  |-> core_8 == reg_19 && err_2 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "case ( status_buffer_12 ) \n   7'b1x11001 : begin\n     tx_4 = fsm_14\n     clk_18 <= cfg_4;\n   end\n   4'b1011 : begin\n     fsm_20 <= chip_7\n     cfg_14 = core_19;\n   end\n   default : begin \n     clk_8 <= sig_10\n     hw_11 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_6) ( status_buffer_12 ) == ( 7'b1x11001 ) |-> tx_4 == fsm_14 && clk_18 == cfg_4 ; endproperty \n property name; @(negedge clock_source_6) ( status_buffer_12 ) == ( 4'b1011 ) |-> fsm_20 == chip_7 && cfg_14 == core_19 ; endproperty \n property name; ( status_buffer_12 ) != 7'b1x11001 && @(negedge clock_source_6) ( status_buffer_12 ) != 4'b1011  |-> clk_8 == sig_10 && hw_11 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_6"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   6'bx001xx : begin\n     core_14 = core_4\n     rst_14 <= reg_19\n     fsm_14 <= sig_6;\n   end\n   5'h18 : begin\n     clk_11 = rst_5\n     rx_12 = cfg_6\n     reg_10 = hw_17;\n   end\n   7'b010x1x1 : begin\n     err_18 = reg_15\n     rst_6 = rx_8\n     tx_9 <= chip_15;\n   end\n   default : begin \n     reg_16 <= reg_20\n     auth_19 <= err_14\n     fsm_10 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( status_register_status_13 ) == ( 6'bx001xx ) |-> core_14 == core_4 && rst_14 == reg_19 && fsm_14 == sig_6 ; endproperty \n property name; @(posedge mem_clock_4) ( status_register_status_13 ) == ( 5'h18 ) |-> clk_11 == rst_5 && rx_12 == cfg_6 && reg_10 == hw_17 ; endproperty \n property name; @(posedge mem_clock_4) ( status_register_status_13 ) == ( 7'b010x1x1 ) |-> err_18 == reg_15 && rst_6 == rx_8 && tx_9 == chip_15 ; endproperty \n property name; ( status_register_status_13 ) != 6'bx001xx && ( status_register_status_13 ) != 5'h18 && @(posedge mem_clock_4) ( status_register_status_13 ) != 7'b010x1x1  |-> reg_16 == reg_20 && auth_19 == err_14 && fsm_10 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( ready_signal_9 ) \n   7'b00000x0 : begin\n     tx_8 = cfg_17\n     auth_4 = rx_20;\n   end\n   7'bxx0x0xx : begin\n     clk_1 = chip_14\n     rst_10 <= rst_1;\n   end\n   4'bx101 : begin\n     reg_2 = rx_6\n     tx_11 <= err_9;\n   end\n   default : begin \n     tx_18 <= clk_7\n     tx_7 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_8) ( ready_signal_9 ) == ( 7'b00000x0 ) |-> tx_8 == cfg_17 && auth_4 == rx_20 ; endproperty \n property name; @(negedge clk_gen_8) ( ready_signal_9 ) == ( 7'bxx0x0xx ) |-> clk_1 == chip_14 && rst_10 == rst_1 ; endproperty \n property name; @(negedge clk_gen_8) ( ready_signal_9 ) == ( 4'bx101 ) |-> reg_2 == rx_6 && tx_11 == err_9 ; endproperty \n property name; ( ready_signal_9 ) != 7'b00000x0 && ( ready_signal_9 ) != 7'bxx0x0xx && @(negedge clk_gen_8) ( ready_signal_9 ) != 4'bx101  |-> tx_18 == clk_7 && tx_7 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "case ( interrupt_flag_7 ) \n   6'h2d : begin\n     hw_17 = core_16\n     cfg_4 = sig_14\n     tx_1 = core_13;\n   end\n   7'bxxx0xxx : begin\n     rx_2 <= hw_10\n     err_9 = rx_4\n     rst_7 = core_9;\n   end\n   3'bx10 : begin\n     err_19 = rx_3\n     cfg_15 = auth_15\n     clk_12 <= rst_9;\n   end\n   default : begin \n     reg_16 <= chip_2\n     err_14 <= sig_10\n     reg_2 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( interrupt_flag_7 ) == ( 6'h2d ) |-> hw_17 == core_16 && cfg_4 == sig_14 && tx_1 == core_13 ; endproperty \n property name; @(posedge core_clock_6) ( interrupt_flag_7 ) == ( 7'bxxx0xxx ) |-> rx_2 == hw_10 && err_9 == rx_4 && rst_7 == core_9 ; endproperty \n property name; @(posedge core_clock_6) ( interrupt_flag_7 ) == ( 3'bx10 ) |-> err_19 == rx_3 && cfg_15 == auth_15 && clk_12 == rst_9 ; endproperty \n property name; ( interrupt_flag_7 ) != 6'h2d && ( interrupt_flag_7 ) != 7'bxxx0xxx && @(posedge core_clock_6) ( interrupt_flag_7 ) != 3'bx10  |-> reg_16 == chip_2 && err_14 == sig_10 && reg_2 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( control_status_15 ) \n   7'h31 : begin\n     sig_3 = data_18\n     rx_14 = fsm_2\n     sig_7 <= err_2;\n   end\n   default : begin \n     data_12 = core_19\n     data_20 = reg_13\n     chip_11 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( control_status_15 ) == ( 7'h31 ) |-> sig_3 == data_18 && rx_14 == fsm_2 && sig_7 == err_2 ; endproperty \n property name; @(negedge cpu_clock_16) ( control_status_15 ) != 7'h31  |-> data_12 == core_19 && data_20 == reg_13 && chip_11 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( operation_status_5 ) \n   7'bx0x0x0x : begin\n     auth_15 <= sig_12\n     clk_15 <= auth_7\n     data_15 <= tx_17;\n   end\n   default : begin \n     fsm_18 <= data_10\n     chip_18 = sig_18\n     reg_5 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( operation_status_5 ) == ( 7'bx0x0x0x ) |-> auth_15 == sig_12 && clk_15 == auth_7 && data_15 == tx_17 ; endproperty \n property name; @(posedge clk_osc_14) ( operation_status_5 ) != 7'bx0x0x0x  |-> fsm_18 == data_10 && chip_18 == sig_18 && reg_5 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( acknowledge_signal_11 ) \n   7'h7e : begin\n     err_6 <= hw_17\n     sig_20 = hw_15\n     rx_11 <= rx_14;\n   end\n   7'b0000x01 : begin\n     tx_15 = chip_13\n     reg_5 = rst_16\n     data_3 = hw_14;\n   end\n   default : begin \n     auth_7 <= err_15\n     err_8 <= data_13\n     rx_9 = chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_16) ( acknowledge_signal_11 ) == ( 7'h7e ) |-> err_6 == hw_17 && sig_20 == hw_15 && rx_11 == rx_14 ; endproperty \n property name; @(negedge clk_signal_16) ( acknowledge_signal_11 ) == ( 7'b0000x01 ) |-> tx_15 == chip_13 && reg_5 == rst_16 && data_3 == hw_14 ; endproperty \n property name; ( acknowledge_signal_11 ) != 7'h7e && @(negedge clk_signal_16) ( acknowledge_signal_11 ) != 7'b0000x01  |-> auth_7 == err_15 && err_8 == data_13 && rx_9 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'b110x00x : begin\n     chip_13 <= rx_9\n     core_17 <= clk_12\n     chip_8 = core_7;\n   end\n   7'bx0xxx0x : begin\n     core_10 <= cfg_17\n     hw_14 = hw_11\n     cfg_2 = auth_4;\n   end\n   7'b00xx10x : begin\n     clk_7 = chip_1\n     rst_4 <= cfg_15\n     sig_4 = sig_13;\n   end\n   default : begin \n     tx_6 = hw_5\n     rst_15 = auth_9\n     core_18 = rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( control_flag_register_17 ) == ( 7'b110x00x ) |-> chip_13 == rx_9 && core_17 == clk_12 && chip_8 == core_7 ; endproperty \n property name; @(negedge cpu_clock_17) ( control_flag_register_17 ) == ( 7'bx0xxx0x ) |-> core_10 == cfg_17 && hw_14 == hw_11 && cfg_2 == auth_4 ; endproperty \n property name; @(negedge cpu_clock_17) ( control_flag_register_17 ) == ( 7'b00xx10x ) |-> clk_7 == chip_1 && rst_4 == cfg_15 && sig_4 == sig_13 ; endproperty \n property name; ( control_flag_register_17 ) != 7'b110x00x && ( control_flag_register_17 ) != 7'bx0xxx0x && @(negedge cpu_clock_17) ( control_flag_register_17 ) != 7'b00xx10x  |-> tx_6 == hw_5 && rst_15 == auth_9 && core_18 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   7'b1x00xxx : begin\n     core_11 <= cfg_1\n     hw_12 <= hw_8\n     cfg_15 = cfg_3;\n   end\n   7'h59 : begin\n     hw_2 = tx_15\n     sig_7 = clk_13\n     sig_15 = data_12;\n   end\n   6'b1x1xx0 : begin\n     err_18 <= fsm_8\n     clk_10 <= clk_1\n     data_7 <= err_11;\n   end\n   default : begin \n     err_6 <= core_14\n     cfg_20 = fsm_11\n     data_16 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_7) ( ready_signal_19 ) == ( 7'b1x00xxx ) |-> core_11 == cfg_1 && hw_12 == hw_8 && cfg_15 == cfg_3 ; endproperty \n property name; @(posedge async_clk_7) ( ready_signal_19 ) == ( 7'h59 ) |-> hw_2 == tx_15 && sig_7 == clk_13 && sig_15 == data_12 ; endproperty \n property name; @(posedge async_clk_7) ( ready_signal_19 ) == ( 6'b1x1xx0 ) |-> err_18 == fsm_8 && clk_10 == clk_1 && data_7 == err_11 ; endproperty \n property name; ( ready_signal_19 ) != 7'b1x00xxx && ( ready_signal_19 ) != 7'h59 && @(posedge async_clk_7) ( ready_signal_19 ) != 6'b1x1xx0  |-> err_6 == core_14 && cfg_20 == fsm_11 && data_16 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'b1011111 : begin\n     data_10 <= sig_6\n     sig_10 = core_20;\n   end\n   7'h7x : begin\n     tx_5 = chip_19\n     clk_10 <= rx_17;\n   end\n   5'hxb : begin\n     err_4 <= hw_14\n     core_14 = data_1;\n   end\n   default : begin \n     reg_2 <= rst_19\n     reg_4 <= rx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( input_buffer_status_11 ) == ( 7'b1011111 ) |-> data_10 == sig_6 && sig_10 == core_20 ; endproperty \n property name; @(posedge clk_osc_2) ( input_buffer_status_11 ) == ( 7'h7x ) |-> tx_5 == chip_19 && clk_10 == rx_17 ; endproperty \n property name; @(posedge clk_osc_2) ( input_buffer_status_11 ) == ( 5'hxb ) |-> err_4 == hw_14 && core_14 == data_1 ; endproperty \n property name; ( input_buffer_status_11 ) != 7'b1011111 && ( input_buffer_status_11 ) != 7'h7x && @(posedge clk_osc_2) ( input_buffer_status_11 ) != 5'hxb  |-> reg_2 == rst_19 && reg_4 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( input_status_register_19 ) \n   6'bx10x1x : begin\n     clk_17 = tx_14\n     sig_15 = rst_11;\n   end\n   6'bxx111x : begin\n     hw_14 <= reg_8\n     cfg_4 = rx_11;\n   end\n   6'bx010x1 : begin\n     rx_16 = data_19\n     hw_11 = sig_8;\n   end\n   default : begin \n     tx_4 = rx_6\n     auth_2 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( input_status_register_19 ) == ( 6'bx10x1x ) |-> clk_17 == tx_14 && sig_15 == rst_11 ; endproperty \n property name; @(posedge clk_in_15) ( input_status_register_19 ) == ( 6'bxx111x ) |-> hw_14 == reg_8 && cfg_4 == rx_11 ; endproperty \n property name; @(posedge clk_in_15) ( input_status_register_19 ) == ( 6'bx010x1 ) |-> rx_16 == data_19 && hw_11 == sig_8 ; endproperty \n property name; ( input_status_register_19 ) != 6'bx10x1x && ( input_status_register_19 ) != 6'bxx111x && @(posedge clk_in_15) ( input_status_register_19 ) != 6'bx010x1  |-> tx_4 == rx_6 && auth_2 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( status_register_15 ) \n   7'b10xxxxx : begin\n     chip_14 <= fsm_18\n     sig_8 <= reg_3;\n   end\n   default : begin \n     sig_12 <= sig_5\n     clk_11 = hw_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( status_register_15 ) == ( 7'b10xxxxx ) |-> chip_14 == fsm_18 && sig_8 == reg_3 ; endproperty \n property name; @(posedge ref_clk_19) ( status_register_15 ) != 7'b10xxxxx  |-> sig_12 == sig_5 && clk_11 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( data_ready_3 ) \n   6'b111x11 : begin\n     sig_13 = fsm_9\n     chip_20 <= core_9\n     data_11 <= rx_10;\n   end\n   7'b1x01xx0 : begin\n     fsm_10 = sig_5\n     rx_1 <= rx_15\n     chip_13 <= fsm_19;\n   end\n   default : begin \n     sig_1 <= sig_10\n     err_18 <= rst_2\n     rx_19 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( data_ready_3 ) == ( 6'b111x11 ) |-> sig_13 == fsm_9 && chip_20 == core_9 && data_11 == rx_10 ; endproperty \n property name; @(posedge mem_clock_20) ( data_ready_3 ) == ( 7'b1x01xx0 ) |-> fsm_10 == sig_5 && rx_1 == rx_15 && chip_13 == fsm_19 ; endproperty \n property name; ( data_ready_3 ) != 6'b111x11 && @(posedge mem_clock_20) ( data_ready_3 ) != 7'b1x01xx0  |-> sig_1 == sig_10 && err_18 == rst_2 && rx_19 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( operation_code_3 ) \n   7'b101xx00 : begin\n     rst_16 = core_13\n     tx_20 = sig_8;\n   end\n   default : begin \n     chip_19 = auth_15\n     chip_12 <= reg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_7) ( operation_code_3 ) == ( 7'b101xx00 ) |-> rst_16 == core_13 && tx_20 == sig_8 ; endproperty \n property name; @(negedge core_clock_7) ( operation_code_3 ) != 7'b101xx00  |-> chip_19 == auth_15 && chip_12 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "case ( control_input_9 ) \n   6'bx10101 : begin\n     cfg_13 <= err_19\n     rst_10 = sig_16;\n   end\n   5'bx0xx0 : begin\n     sig_4 = reg_12\n     err_14 <= sig_12;\n   end\n   6'b1xx00x : begin\n     data_5 = fsm_3\n     chip_15 = core_4;\n   end\n   default : begin \n     sig_16 <= core_17\n     cfg_19 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( control_input_9 ) == ( 6'bx10101 ) |-> cfg_13 == err_19 && rst_10 == sig_16 ; endproperty \n property name; @(negedge clk_enable_4) ( control_input_9 ) == ( 5'bx0xx0 ) |-> sig_4 == reg_12 && err_14 == sig_12 ; endproperty \n property name; @(negedge clk_enable_4) ( control_input_9 ) == ( 6'b1xx00x ) |-> data_5 == fsm_3 && chip_15 == core_4 ; endproperty \n property name; ( control_input_9 ) != 6'bx10101 && ( control_input_9 ) != 5'bx0xx0 && @(negedge clk_enable_4) ( control_input_9 ) != 6'b1xx00x  |-> sig_16 == core_17 && cfg_19 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( instruction_buffer_4 ) \n   7'bx101010 : begin\n     cfg_5 = hw_4\n     auth_18 = data_3\n     chip_1 = rx_16;\n   end\n   7'b1x1000x : begin\n     clk_6 = data_5\n     chip_18 <= chip_13\n     hw_16 <= data_16;\n   end\n   default : begin \n     rx_18 = chip_11\n     reg_19 <= rst_2\n     sig_6 <= chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_7) ( instruction_buffer_4 ) == ( 7'bx101010 ) |-> cfg_5 == hw_4 && auth_18 == data_3 && chip_1 == rx_16 ; endproperty \n property name; @(negedge clk_osc_7) ( instruction_buffer_4 ) == ( 7'b1x1000x ) |-> clk_6 == data_5 && chip_18 == chip_13 && hw_16 == data_16 ; endproperty \n property name; ( instruction_buffer_4 ) != 7'bx101010 && @(negedge clk_osc_7) ( instruction_buffer_4 ) != 7'b1x1000x  |-> rx_18 == chip_11 && reg_19 == rst_2 && sig_6 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "case ( output_buffer_status_3 ) \n   5'b1x01x : begin\n     reg_12 = err_2\n     clk_8 <= cfg_5;\n   end\n   6'b101x11 : begin\n     tx_8 <= data_8\n     rst_14 = tx_9;\n   end\n   default : begin \n     data_15 <= sig_13\n     rx_15 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( output_buffer_status_3 ) == ( 5'b1x01x ) |-> reg_12 == err_2 && clk_8 == cfg_5 ; endproperty \n property name; @(posedge ref_clk_4) ( output_buffer_status_3 ) == ( 6'b101x11 ) |-> tx_8 == data_8 && rst_14 == tx_9 ; endproperty \n property name; ( output_buffer_status_3 ) != 5'b1x01x && @(posedge ref_clk_4) ( output_buffer_status_3 ) != 6'b101x11  |-> data_15 == sig_13 && rx_15 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( ready_register_6 ) \n   5'bx1100 : begin\n     tx_11 <= clk_4\n     rx_13 = sig_20\n     auth_10 = reg_3;\n   end\n   default : begin \n     data_3 <= cfg_16\n     hw_2 <= data_3\n     reg_12 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( ready_register_6 ) == ( 5'bx1100 ) |-> tx_11 == clk_4 && rx_13 == sig_20 && auth_10 == reg_3 ; endproperty \n property name; @(posedge async_clk_8) ( ready_register_6 ) != 5'bx1100  |-> data_3 == cfg_16 && hw_2 == data_3 && reg_12 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   4'bxxxx : begin\n     chip_11 = sig_12\n     rx_5 = chip_5;\n   end\n   default : begin \n     cfg_14 <= fsm_5\n     rx_18 <= hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( data_buffer_status_2 ) == ( 4'bxxxx ) |-> chip_11 == sig_12 && rx_5 == chip_5 ; endproperty \n property name; @(negedge core_clock_15) ( data_buffer_status_2 ) != 4'bxxxx  |-> cfg_14 == fsm_5 && rx_18 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( address_status_8 ) \n   7'b00111xx : begin\n     auth_12 <= cfg_7\n     fsm_9 = chip_4\n     hw_18 = sig_17;\n   end\n   6'b110010 : begin\n     hw_8 = cfg_18\n     hw_19 <= sig_14\n     reg_1 <= fsm_16;\n   end\n   default : begin \n     core_16 <= cfg_8\n     cfg_6 = core_17\n     cfg_19 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_17) ( address_status_8 ) == ( 7'b00111xx ) |-> auth_12 == cfg_7 && fsm_9 == chip_4 && hw_18 == sig_17 ; endproperty \n property name; @(posedge clk_osc_17) ( address_status_8 ) == ( 6'b110010 ) |-> hw_8 == cfg_18 && hw_19 == sig_14 && reg_1 == fsm_16 ; endproperty \n property name; ( address_status_8 ) != 7'b00111xx && @(posedge clk_osc_17) ( address_status_8 ) != 6'b110010  |-> core_16 == cfg_8 && cfg_6 == core_17 && cfg_19 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "case ( start_bit_14 ) \n   4'h8 : begin\n     reg_9 <= hw_18\n     data_18 = fsm_3\n     core_1 <= cfg_2;\n   end\n   default : begin \n     auth_19 <= cfg_6\n     hw_12 <= rx_2\n     data_12 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_6) ( start_bit_14 ) == ( 4'h8 ) |-> reg_9 == hw_18 && data_18 == fsm_3 && core_1 == cfg_2 ; endproperty \n property name; @(posedge clock_div_6) ( start_bit_14 ) != 4'h8  |-> auth_19 == cfg_6 && hw_12 == rx_2 && data_12 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "case ( output_status_13 ) \n   7'b10x000x : begin\n     cfg_12 = fsm_17\n     rst_8 <= clk_5\n     reg_18 <= core_5;\n   end\n   7'bx1110x0 : begin\n     err_3 <= rst_17\n     chip_20 = data_18\n     data_17 = data_19;\n   end\n   default : begin \n     fsm_2 = core_12\n     clk_7 <= auth_9\n     cfg_9 <= rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( output_status_13 ) == ( 7'b10x000x ) |-> cfg_12 == fsm_17 && rst_8 == clk_5 && reg_18 == core_5 ; endproperty \n property name; @(negedge clock_ctrl_17) ( output_status_13 ) == ( 7'bx1110x0 ) |-> err_3 == rst_17 && chip_20 == data_18 && data_17 == data_19 ; endproperty \n property name; ( output_status_13 ) != 7'b10x000x && @(negedge clock_ctrl_17) ( output_status_13 ) != 7'bx1110x0  |-> fsm_2 == core_12 && clk_7 == auth_9 && cfg_9 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( status_flag_8 ) \n   5'b1x1x1 : begin\n     cfg_1 <= rx_9\n     data_2 <= auth_4;\n   end\n   default : begin \n     sig_3 <= fsm_3\n     core_4 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( status_flag_8 ) == ( 5'b1x1x1 ) |-> cfg_1 == rx_9 && data_2 == auth_4 ; endproperty \n property name; @(posedge core_clock_15) ( status_flag_8 ) != 5'b1x1x1  |-> sig_3 == fsm_3 && core_4 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( output_control_1 ) \n   5'b1x11x : begin\n     tx_8 = fsm_6\n     cfg_17 = fsm_12\n     core_17 <= rx_20;\n   end\n   7'bxx1xx1x : begin\n     err_14 <= fsm_18\n     clk_1 = clk_19\n     sig_12 <= reg_1;\n   end\n   5'b0xx10 : begin\n     sig_7 <= clk_11\n     reg_14 = rx_7\n     auth_1 = cfg_13;\n   end\n   default : begin \n     auth_15 <= err_4\n     rst_6 = rx_1\n     sig_17 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_15) ( output_control_1 ) == ( 5'b1x11x ) |-> tx_8 == fsm_6 && cfg_17 == fsm_12 && core_17 == rx_20 ; endproperty \n property name; @(negedge sys_clk_15) ( output_control_1 ) == ( 7'bxx1xx1x ) |-> err_14 == fsm_18 && clk_1 == clk_19 && sig_12 == reg_1 ; endproperty \n property name; @(negedge sys_clk_15) ( output_control_1 ) == ( 5'b0xx10 ) |-> sig_7 == clk_11 && reg_14 == rx_7 && auth_1 == cfg_13 ; endproperty \n property name; ( output_control_1 ) != 5'b1x11x && ( output_control_1 ) != 7'bxx1xx1x && @(negedge sys_clk_15) ( output_control_1 ) != 5'b0xx10  |-> auth_15 == err_4 && rst_6 == rx_1 && sig_17 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   6'bx1x10x : begin\n     sig_12 <= chip_12\n     chip_13 <= tx_20;\n   end\n   default : begin \n     sig_6 <= clk_6\n     sig_15 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( status_register_status_19 ) == ( 6'bx1x10x ) |-> sig_12 == chip_12 && chip_13 == tx_20 ; endproperty \n property name; @(negedge main_clk_4) ( status_register_status_19 ) != 6'bx1x10x  |-> sig_6 == clk_6 && sig_15 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( control_input_19 ) \n   7'b00xxx0x : begin\n     sig_2 = hw_14\n     auth_14 = reg_13;\n   end\n   7'b11xxx0x : begin\n     chip_9 = auth_19\n     chip_20 = rx_19;\n   end\n   7'h48 : begin\n     rst_11 = sig_17\n     reg_10 <= err_15;\n   end\n   default : begin \n     core_20 <= tx_8\n     rx_17 <= err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_3) ( control_input_19 ) == ( 7'b00xxx0x ) |-> sig_2 == hw_14 && auth_14 == reg_13 ; endproperty \n property name; @(posedge clk_signal_3) ( control_input_19 ) == ( 7'b11xxx0x ) |-> chip_9 == auth_19 && chip_20 == rx_19 ; endproperty \n property name; @(posedge clk_signal_3) ( control_input_19 ) == ( 7'h48 ) |-> rst_11 == sig_17 && reg_10 == err_15 ; endproperty \n property name; ( control_input_19 ) != 7'b00xxx0x && ( control_input_19 ) != 7'b11xxx0x && @(posedge clk_signal_3) ( control_input_19 ) != 7'h48  |-> core_20 == tx_8 && rx_17 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "case ( address_register_7 ) \n   6'b11x001 : begin\n     reg_6 <= core_19\n     chip_1 <= rx_4;\n   end\n   default : begin \n     cfg_20 = clk_20\n     auth_18 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( address_register_7 ) == ( 6'b11x001 ) |-> reg_6 == core_19 && chip_1 == rx_4 ; endproperty \n property name; @(negedge fast_clk_11) ( address_register_7 ) != 6'b11x001  |-> cfg_20 == clk_20 && auth_18 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( control_status_20 ) \n   6'b0x1100 : begin\n     fsm_18 = rx_6\n     tx_4 <= cfg_8\n     hw_9 = fsm_3;\n   end\n   7'b11010x0 : begin\n     err_20 = tx_11\n     auth_19 = data_7\n     auth_15 <= reg_1;\n   end\n   default : begin \n     clk_16 <= sig_8\n     rst_13 <= rx_12\n     rx_15 <= chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( control_status_20 ) == ( 6'b0x1100 ) |-> fsm_18 == rx_6 && tx_4 == cfg_8 && hw_9 == fsm_3 ; endproperty \n property name; @(negedge sys_clk_2) ( control_status_20 ) == ( 7'b11010x0 ) |-> err_20 == tx_11 && auth_19 == data_7 && auth_15 == reg_1 ; endproperty \n property name; ( control_status_20 ) != 6'b0x1100 && @(negedge sys_clk_2) ( control_status_20 ) != 7'b11010x0  |-> clk_16 == sig_8 && rst_13 == rx_12 && rx_15 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( ready_signal_15 ) \n   6'hxx : begin\n     chip_8 = cfg_16\n     rst_5 <= core_13\n     hw_18 <= hw_2;\n   end\n   default : begin \n     sig_1 <= cfg_15\n     tx_1 = reg_16\n     data_18 = clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_12) ( ready_signal_15 ) == ( 6'hxx ) |-> chip_8 == cfg_16 && rst_5 == core_13 && hw_18 == hw_2 ; endproperty \n property name; @(negedge clk_signal_12) ( ready_signal_15 ) != 6'hxx  |-> sig_1 == cfg_15 && tx_1 == reg_16 && data_18 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "case ( control_valid_11 ) \n   6'b010101 : begin\n     err_16 <= tx_6\n     rst_5 = fsm_4\n     cfg_8 = cfg_17;\n   end\n   core_6 : begin\n     core_13 <= data_11\n     data_6 <= rst_3\n     err_14 = err_20;\n   end\n   6'bxxxxx0 : begin\n     tx_10 <= sig_1\n     reg_2 <= chip_19\n     auth_17 <= clk_18;\n   end\n   default : begin \n     reg_7 <= hw_5\n     fsm_19 <= hw_18\n     auth_20 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_6) ( control_valid_11 ) == ( 6'b010101 ) |-> err_16 == tx_6 && rst_5 == fsm_4 && cfg_8 == cfg_17 ; endproperty \n property name; @(negedge clock_ctrl_6) ( control_valid_11 ) == ( core_6 ) |-> core_13 == data_11 && data_6 == rst_3 && err_14 == err_20 ; endproperty \n property name; @(negedge clock_ctrl_6) ( control_valid_11 ) == ( 6'bxxxxx0 ) |-> tx_10 == sig_1 && reg_2 == chip_19 && auth_17 == clk_18 ; endproperty \n property name; ( control_valid_11 ) != 6'b010101 && ( control_valid_11 ) != core_6 && @(negedge clock_ctrl_6) ( control_valid_11 ) != 6'bxxxxx0  |-> reg_7 == hw_5 && fsm_19 == hw_18 && auth_20 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   5'b11111 : begin\n     sig_1 = err_12\n     fsm_9 = rst_11;\n   end\n   6'h33 : begin\n     clk_5 = tx_16\n     fsm_4 = rst_13;\n   end\n   7'b0xx0xx0 : begin\n     chip_3 = tx_13\n     data_11 = reg_4;\n   end\n   default : begin \n     hw_16 <= err_17\n     reg_17 = auth_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_17) ( transfer_complete_3 ) == ( 5'b11111 ) |-> sig_1 == err_12 && fsm_9 == rst_11 ; endproperty \n property name; @(posedge clk_in_17) ( transfer_complete_3 ) == ( 6'h33 ) |-> clk_5 == tx_16 && fsm_4 == rst_13 ; endproperty \n property name; @(posedge clk_in_17) ( transfer_complete_3 ) == ( 7'b0xx0xx0 ) |-> chip_3 == tx_13 && data_11 == reg_4 ; endproperty \n property name; ( transfer_complete_3 ) != 5'b11111 && ( transfer_complete_3 ) != 6'h33 && @(posedge clk_in_17) ( transfer_complete_3 ) != 7'b0xx0xx0  |-> hw_16 == err_17 && reg_17 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   7'bxx1111x : begin\n     core_3 = core_10\n     chip_6 <= reg_4;\n   end\n   default : begin \n     fsm_6 = sig_17\n     clk_15 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_11) ( data_status_register_4 ) == ( 7'bxx1111x ) |-> core_3 == core_10 && chip_6 == reg_4 ; endproperty \n property name; @(posedge main_clk_11) ( data_status_register_4 ) != 7'bxx1111x  |-> fsm_6 == sig_17 && clk_15 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "case ( flag_register_8 ) \n   6'b0x0xx1 : begin\n     err_17 <= core_8\n     data_19 <= tx_18\n     chip_18 <= err_20;\n   end\n   4'b1001 : begin\n     reg_6 = err_7\n     cfg_5 <= chip_12\n     tx_12 = rx_19;\n   end\n   default : begin \n     data_8 <= hw_8\n     core_17 <= tx_20\n     sig_6 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_18) ( flag_register_8 ) == ( 6'b0x0xx1 ) |-> err_17 == core_8 && data_19 == tx_18 && chip_18 == err_20 ; endproperty \n property name; @(negedge sys_clk_18) ( flag_register_8 ) == ( 4'b1001 ) |-> reg_6 == err_7 && cfg_5 == chip_12 && tx_12 == rx_19 ; endproperty \n property name; ( flag_register_8 ) != 6'b0x0xx1 && @(negedge sys_clk_18) ( flag_register_8 ) != 4'b1001  |-> data_8 == hw_8 && core_17 == tx_20 && sig_6 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "case ( interrupt_control_status_14 ) \n   6'b111100 : begin\n     cfg_12 = core_15\n     clk_16 <= tx_1;\n   end\n   6'h32 : begin\n     reg_17 = fsm_10\n     cfg_11 = data_19;\n   end\n   7'bx1x1x0x : begin\n     core_5 = clk_15\n     fsm_12 = auth_13;\n   end\n   default : begin \n     clk_20 = auth_11\n     rx_1 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( interrupt_control_status_14 ) == ( 6'b111100 ) |-> cfg_12 == core_15 && clk_16 == tx_1 ; endproperty \n property name; @(negedge clk_in_4) ( interrupt_control_status_14 ) == ( 6'h32 ) |-> reg_17 == fsm_10 && cfg_11 == data_19 ; endproperty \n property name; @(negedge clk_in_4) ( interrupt_control_status_14 ) == ( 7'bx1x1x0x ) |-> core_5 == clk_15 && fsm_12 == auth_13 ; endproperty \n property name; ( interrupt_control_status_14 ) != 6'b111100 && ( interrupt_control_status_14 ) != 6'h32 && @(negedge clk_in_4) ( interrupt_control_status_14 ) != 7'bx1x1x0x  |-> clk_20 == auth_11 && rx_1 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( address_register_14 ) \n   7'bx11xxxx : begin\n     cfg_6 <= tx_8\n     cfg_5 <= data_16\n     reg_8 <= hw_19;\n   end\n   default : begin \n     core_15 = fsm_16\n     chip_16 = core_11\n     rx_4 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( address_register_14 ) == ( 7'bx11xxxx ) |-> cfg_6 == tx_8 && cfg_5 == data_16 && reg_8 == hw_19 ; endproperty \n property name; @(negedge clk_osc_20) ( address_register_14 ) != 7'bx11xxxx  |-> core_15 == fsm_16 && chip_16 == core_11 && rx_4 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( input_buffer_15 ) \n   7'h8 : begin\n     data_16 = fsm_2\n     reg_16 <= hw_5\n     rx_8 = auth_17;\n   end\n   7'b11x100x : begin\n     cfg_4 = rst_11\n     rx_1 <= tx_14\n     core_7 <= rst_15;\n   end\n   7'bx01xx10 : begin\n     err_9 = core_16\n     reg_13 <= cfg_14\n     reg_10 = err_13;\n   end\n   default : begin \n     rst_10 <= reg_18\n     chip_18 <= cfg_4\n     core_6 = reg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( input_buffer_15 ) == ( 7'h8 ) |-> data_16 == fsm_2 && reg_16 == hw_5 && rx_8 == auth_17 ; endproperty \n property name; @(negedge async_clk_8) ( input_buffer_15 ) == ( 7'b11x100x ) |-> cfg_4 == rst_11 && rx_1 == tx_14 && core_7 == rst_15 ; endproperty \n property name; @(negedge async_clk_8) ( input_buffer_15 ) == ( 7'bx01xx10 ) |-> err_9 == core_16 && reg_13 == cfg_14 && reg_10 == err_13 ; endproperty \n property name; ( input_buffer_15 ) != 7'h8 && ( input_buffer_15 ) != 7'b11x100x && @(negedge async_clk_8) ( input_buffer_15 ) != 7'bx01xx10  |-> rst_10 == reg_18 && chip_18 == cfg_4 && core_6 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( instruction_12 ) \n   7'b0x10111 : begin\n     sig_13 = auth_15\n     tx_10 <= fsm_17\n     sig_18 = err_6;\n   end\n   default : begin \n     reg_7 = sig_3\n     cfg_14 = fsm_2\n     rx_11 = reg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( instruction_12 ) == ( 7'b0x10111 ) |-> sig_13 == auth_15 && tx_10 == fsm_17 && sig_18 == err_6 ; endproperty \n property name; @(negedge clk_in_19) ( instruction_12 ) != 7'b0x10111  |-> reg_7 == sig_3 && cfg_14 == fsm_2 && rx_11 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( instruction_register_1 ) \n   6'bx101x0 : begin\n     rst_4 <= cfg_18\n     auth_5 = cfg_11\n     core_11 <= cfg_4;\n   end\n   7'bx000100 : begin\n     auth_7 = data_1\n     fsm_12 <= core_10\n     hw_20 = hw_5;\n   end\n   default : begin \n     hw_1 <= data_14\n     reg_4 = sig_1\n     rst_17 = tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( instruction_register_1 ) == ( 6'bx101x0 ) |-> rst_4 == cfg_18 && auth_5 == cfg_11 && core_11 == cfg_4 ; endproperty \n property name; @(negedge core_clock_2) ( instruction_register_1 ) == ( 7'bx000100 ) |-> auth_7 == data_1 && fsm_12 == core_10 && hw_20 == hw_5 ; endproperty \n property name; ( instruction_register_1 ) != 6'bx101x0 && @(negedge core_clock_2) ( instruction_register_1 ) != 7'bx000100  |-> hw_1 == data_14 && reg_4 == sig_1 && rst_17 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   clk_1 : begin\n     clk_6 <= data_1\n     rx_13 <= fsm_9;\n   end\n   7'b00xx01x : begin\n     data_6 <= sig_20\n     hw_7 <= fsm_3;\n   end\n   default : begin \n     data_5 = fsm_19\n     chip_1 <= err_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_16) ( input_buffer_11 ) == ( clk_1 ) |-> clk_6 == data_1 && rx_13 == fsm_9 ; endproperty \n property name; @(negedge clk_in_16) ( input_buffer_11 ) == ( 7'b00xx01x ) |-> data_6 == sig_20 && hw_7 == fsm_3 ; endproperty \n property name; ( input_buffer_11 ) != clk_1 && @(negedge clk_in_16) ( input_buffer_11 ) != 7'b00xx01x  |-> data_5 == fsm_19 && chip_1 == err_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_16"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   7'h34 : begin\n     reg_2 <= rst_2\n     reg_15 = fsm_1\n     data_4 = chip_6;\n   end\n   default : begin \n     auth_17 = auth_15\n     hw_8 <= auth_8\n     fsm_14 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_1) ( instruction_register_11 ) == ( 7'h34 ) |-> reg_2 == rst_2 && reg_15 == fsm_1 && data_4 == chip_6 ; endproperty \n property name; @(negedge clock_div_1) ( instruction_register_11 ) != 7'h34  |-> auth_17 == auth_15 && hw_8 == auth_8 && fsm_14 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_1"
    },
    {
        "Code": "case ( data_register_status_5 ) \n   6'b11x001 : begin\n     reg_9 = auth_15\n     auth_8 = cfg_10;\n   end\n   default : begin \n     rst_12 = err_4\n     reg_17 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_18) ( data_register_status_5 ) == ( 6'b11x001 ) |-> reg_9 == auth_15 && auth_8 == cfg_10 ; endproperty \n property name; @(posedge ref_clk_18) ( data_register_status_5 ) != 6'b11x001  |-> rst_12 == err_4 && reg_17 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "case ( control_word_12 ) \n   6'bx0x000 : begin\n     clk_12 = hw_2\n     err_11 <= clk_10\n     sig_14 <= sig_10;\n   end\n   7'b01x0110 : begin\n     rst_15 <= core_9\n     err_15 = fsm_11\n     chip_16 = tx_9;\n   end\n   default : begin \n     core_1 <= reg_5\n     rx_11 = reg_10\n     err_7 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_12) ( control_word_12 ) == ( 6'bx0x000 ) |-> clk_12 == hw_2 && err_11 == clk_10 && sig_14 == sig_10 ; endproperty \n property name; @(negedge pll_clk_12) ( control_word_12 ) == ( 7'b01x0110 ) |-> rst_15 == core_9 && err_15 == fsm_11 && chip_16 == tx_9 ; endproperty \n property name; ( control_word_12 ) != 6'bx0x000 && @(negedge pll_clk_12) ( control_word_12 ) != 7'b01x0110  |-> core_1 == reg_5 && rx_11 == reg_10 && err_7 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'b1001x10 : begin\n     core_19 = hw_4\n     core_2 <= chip_5\n     chip_4 <= sig_17;\n   end\n   7'b1xxxx1x : begin\n     fsm_10 <= fsm_7\n     rx_3 = sig_16\n     chip_11 = clk_5;\n   end\n   default : begin \n     auth_17 = data_13\n     err_15 <= sig_5\n     rx_19 <= hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_11) ( flag_control_16 ) == ( 7'b1001x10 ) |-> core_19 == hw_4 && core_2 == chip_5 && chip_4 == sig_17 ; endproperty \n property name; @(posedge bus_clock_11) ( flag_control_16 ) == ( 7'b1xxxx1x ) |-> fsm_10 == fsm_7 && rx_3 == sig_16 && chip_11 == clk_5 ; endproperty \n property name; ( flag_control_16 ) != 7'b1001x10 && @(posedge bus_clock_11) ( flag_control_16 ) != 7'b1xxxx1x  |-> auth_17 == data_13 && err_15 == sig_5 && rx_19 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "case ( control_data_14 ) \n   6'h14 : begin\n     rst_12 = fsm_11\n     chip_2 <= auth_14\n     reg_16 = clk_1;\n   end\n   6'b010000 : begin\n     auth_18 <= cfg_17\n     data_18 = cfg_1\n     hw_10 <= err_18;\n   end\n   2'bxx : begin\n     chip_9 <= sig_2\n     data_6 = reg_19\n     cfg_15 = cfg_12;\n   end\n   default : begin \n     rx_9 <= clk_8\n     reg_11 = sig_15\n     hw_1 = cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_11) ( control_data_14 ) == ( 6'h14 ) |-> rst_12 == fsm_11 && chip_2 == auth_14 && reg_16 == clk_1 ; endproperty \n property name; @(posedge clock_ctrl_11) ( control_data_14 ) == ( 6'b010000 ) |-> auth_18 == cfg_17 && data_18 == cfg_1 && hw_10 == err_18 ; endproperty \n property name; @(posedge clock_ctrl_11) ( control_data_14 ) == ( 2'bxx ) |-> chip_9 == sig_2 && data_6 == reg_19 && cfg_15 == cfg_12 ; endproperty \n property name; ( control_data_14 ) != 6'h14 && ( control_data_14 ) != 6'b010000 && @(posedge clock_ctrl_11) ( control_data_14 ) != 2'bxx  |-> rx_9 == clk_8 && reg_11 == sig_15 && hw_1 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'ha : begin\n     hw_5 = rx_9\n     auth_18 = core_10;\n   end\n   3'bx00 : begin\n     clk_10 = sig_19\n     tx_15 = rx_1;\n   end\n   6'bxxx1xx : begin\n     hw_17 = sig_2\n     core_15 <= hw_13;\n   end\n   default : begin \n     tx_9 <= cfg_6\n     core_1 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_3) ( status_register_buffer_11 ) == ( 6'ha ) |-> hw_5 == rx_9 && auth_18 == core_10 ; endproperty \n property name; @(negedge cpu_clock_3) ( status_register_buffer_11 ) == ( 3'bx00 ) |-> clk_10 == sig_19 && tx_15 == rx_1 ; endproperty \n property name; @(negedge cpu_clock_3) ( status_register_buffer_11 ) == ( 6'bxxx1xx ) |-> hw_17 == sig_2 && core_15 == hw_13 ; endproperty \n property name; ( status_register_buffer_11 ) != 6'ha && ( status_register_buffer_11 ) != 3'bx00 && @(negedge cpu_clock_3) ( status_register_buffer_11 ) != 6'bxxx1xx  |-> tx_9 == cfg_6 && core_1 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "case ( control_word_1 ) \n   7'b1x1x001 : begin\n     auth_15 = rst_6\n     err_15 = sig_1\n     tx_9 <= rst_7;\n   end\n   6'b00100x : begin\n     fsm_7 <= hw_16\n     chip_19 = fsm_15\n     reg_13 = tx_3;\n   end\n   default : begin \n     sig_12 = sig_18\n     hw_20 <= clk_4\n     clk_13 = data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_2) ( control_word_1 ) == ( 7'b1x1x001 ) |-> auth_15 == rst_6 && err_15 == sig_1 && tx_9 == rst_7 ; endproperty \n property name; @(negedge bus_clock_2) ( control_word_1 ) == ( 6'b00100x ) |-> fsm_7 == hw_16 && chip_19 == fsm_15 && reg_13 == tx_3 ; endproperty \n property name; ( control_word_1 ) != 7'b1x1x001 && @(negedge bus_clock_2) ( control_word_1 ) != 6'b00100x  |-> sig_12 == sig_18 && hw_20 == clk_4 && clk_13 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_2"
    },
    {
        "Code": "case ( enable_5 ) \n   7'b1010111 : begin\n     cfg_15 = data_1\n     rx_9 = fsm_19\n     rst_16 <= tx_3;\n   end\n   default : begin \n     clk_3 = rst_16\n     chip_19 <= reg_15\n     auth_1 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( enable_5 ) == ( 7'b1010111 ) |-> cfg_15 == data_1 && rx_9 == fsm_19 && rst_16 == tx_3 ; endproperty \n property name; @(negedge clk_reset_15) ( enable_5 ) != 7'b1010111  |-> clk_3 == rst_16 && chip_19 == reg_15 && auth_1 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( operation_code_2 ) \n   7'h62 : begin\n     hw_20 = sig_20\n     rx_19 = reg_5;\n   end\n   default : begin \n     chip_10 = chip_10\n     chip_4 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_4) ( operation_code_2 ) == ( 7'h62 ) |-> hw_20 == sig_20 && rx_19 == reg_5 ; endproperty \n property name; @(negedge pll_clk_4) ( operation_code_2 ) != 7'h62  |-> chip_10 == chip_10 && chip_4 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "case ( flag_control_18 ) \n   7'bx111000 : begin\n     tx_14 = data_8\n     fsm_19 <= fsm_15\n     hw_7 <= chip_10;\n   end\n   6'b001x11 : begin\n     core_16 = cfg_1\n     clk_18 = err_3\n     rx_12 = sig_4;\n   end\n   default : begin \n     clk_11 <= reg_3\n     tx_2 = err_20\n     reg_4 <= chip_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_10) ( flag_control_18 ) == ( 7'bx111000 ) |-> tx_14 == data_8 && fsm_19 == fsm_15 && hw_7 == chip_10 ; endproperty \n property name; @(posedge main_clk_10) ( flag_control_18 ) == ( 6'b001x11 ) |-> core_16 == cfg_1 && clk_18 == err_3 && rx_12 == sig_4 ; endproperty \n property name; ( flag_control_18 ) != 7'bx111000 && @(posedge main_clk_10) ( flag_control_18 ) != 6'b001x11  |-> clk_11 == reg_3 && tx_2 == err_20 && reg_4 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   3'h2 : begin\n     hw_18 <= tx_19\n     core_15 <= fsm_5\n     rx_14 <= data_2;\n   end\n   7'bx101x0x : begin\n     sig_19 <= data_11\n     rst_15 <= data_16\n     tx_9 <= fsm_16;\n   end\n   default : begin \n     sig_15 <= data_6\n     sig_20 <= tx_6\n     cfg_6 = data_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_2) ( status_output_buffer_12 ) == ( 3'h2 ) |-> hw_18 == tx_19 && core_15 == fsm_5 && rx_14 == data_2 ; endproperty \n property name; @(negedge ref_clk_2) ( status_output_buffer_12 ) == ( 7'bx101x0x ) |-> sig_19 == data_11 && rst_15 == data_16 && tx_9 == fsm_16 ; endproperty \n property name; ( status_output_buffer_12 ) != 3'h2 && @(negedge ref_clk_2) ( status_output_buffer_12 ) != 7'bx101x0x  |-> sig_15 == data_6 && sig_20 == tx_6 && cfg_6 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_2"
    },
    {
        "Code": "case ( data_buffer_status_1 ) \n   7'b1x01000 : begin\n     sig_16 = cfg_1\n     rx_20 <= chip_6;\n   end\n   default : begin \n     data_18 = rx_15\n     core_2 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( data_buffer_status_1 ) == ( 7'b1x01000 ) |-> sig_16 == cfg_1 && rx_20 == chip_6 ; endproperty \n property name; @(negedge clock_source_9) ( data_buffer_status_1 ) != 7'b1x01000  |-> data_18 == rx_15 && core_2 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   7'b0000x01 : begin\n     chip_4 = fsm_13\n     core_19 <= rst_2;\n   end\n   default : begin \n     sig_3 = sig_13\n     core_15 <= reg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_17) ( busy_signal_6 ) == ( 7'b0000x01 ) |-> chip_4 == fsm_13 && core_19 == rst_2 ; endproperty \n property name; @(posedge clk_signal_17) ( busy_signal_6 ) != 7'b0000x01  |-> sig_3 == sig_13 && core_15 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_17"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'b1101x10 : begin\n     core_8 <= fsm_5\n     tx_19 <= sig_11;\n   end\n   7'b1011100 : begin\n     tx_4 <= auth_9\n     tx_17 <= clk_17;\n   end\n   7'h6x : begin\n     sig_18 = data_20\n     auth_13 <= tx_20;\n   end\n   default : begin \n     rx_11 <= sig_3\n     reg_8 = err_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( control_output_8 ) == ( 7'b1101x10 ) |-> core_8 == fsm_5 && tx_19 == sig_11 ; endproperty \n property name; @(posedge async_clk_1) ( control_output_8 ) == ( 7'b1011100 ) |-> tx_4 == auth_9 && tx_17 == clk_17 ; endproperty \n property name; @(posedge async_clk_1) ( control_output_8 ) == ( 7'h6x ) |-> sig_18 == data_20 && auth_13 == tx_20 ; endproperty \n property name; ( control_output_8 ) != 7'b1101x10 && ( control_output_8 ) != 7'b1011100 && @(posedge async_clk_1) ( control_output_8 ) != 7'h6x  |-> rx_11 == sig_3 && reg_8 == err_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( address_status_19 ) \n   7'bx0xxxxx : begin\n     chip_4 = auth_4\n     reg_1 <= clk_15\n     cfg_8 = core_5;\n   end\n   7'b110x00x : begin\n     hw_18 <= sig_20\n     err_10 <= clk_11\n     rst_9 = data_18;\n   end\n   default : begin \n     hw_17 = rst_14\n     fsm_17 = clk_17\n     rx_9 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_7) ( address_status_19 ) == ( 7'bx0xxxxx ) |-> chip_4 == auth_4 && reg_1 == clk_15 && cfg_8 == core_5 ; endproperty \n property name; @(negedge clock_ctrl_7) ( address_status_19 ) == ( 7'b110x00x ) |-> hw_18 == sig_20 && err_10 == clk_11 && rst_9 == data_18 ; endproperty \n property name; ( address_status_19 ) != 7'bx0xxxxx && @(negedge clock_ctrl_7) ( address_status_19 ) != 7'b110x00x  |-> hw_17 == rst_14 && fsm_17 == clk_17 && rx_9 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "case ( busy_signal_19 ) \n   3'b001 : begin\n     core_15 <= sig_12\n     tx_16 <= reg_9\n     cfg_7 <= rst_13;\n   end\n   3'bx0x : begin\n     chip_5 <= data_9\n     clk_8 = clk_12\n     chip_11 <= hw_1;\n   end\n   7'h1d : begin\n     data_8 = hw_9\n     rx_9 = hw_17\n     clk_3 <= cfg_4;\n   end\n   default : begin \n     reg_10 = tx_2\n     tx_18 = reg_19\n     rst_6 = reg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( busy_signal_19 ) == ( 3'b001 ) |-> core_15 == sig_12 && tx_16 == reg_9 && cfg_7 == rst_13 ; endproperty \n property name; @(posedge clk_in_15) ( busy_signal_19 ) == ( 3'bx0x ) |-> chip_5 == data_9 && clk_8 == clk_12 && chip_11 == hw_1 ; endproperty \n property name; @(posedge clk_in_15) ( busy_signal_19 ) == ( 7'h1d ) |-> data_8 == hw_9 && rx_9 == hw_17 && clk_3 == cfg_4 ; endproperty \n property name; ( busy_signal_19 ) != 3'b001 && ( busy_signal_19 ) != 3'bx0x && @(posedge clk_in_15) ( busy_signal_19 ) != 7'h1d  |-> reg_10 == tx_2 && tx_18 == reg_19 && rst_6 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( error_status_13 ) \n   7'h5d : begin\n     auth_4 = tx_7\n     chip_12 = data_15;\n   end\n   default : begin \n     cfg_7 <= err_15\n     data_18 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( error_status_13 ) == ( 7'h5d ) |-> auth_4 == tx_7 && chip_12 == data_15 ; endproperty \n property name; @(negedge clock_ctrl_19) ( error_status_13 ) != 7'h5d  |-> cfg_7 == err_15 && data_18 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( operation_status_6 ) \n   7'bxxx0xxx : begin\n     rst_6 = cfg_1\n     cfg_14 = cfg_10;\n   end\n   default : begin \n     core_1 = core_18\n     sig_14 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( operation_status_6 ) == ( 7'bxxx0xxx ) |-> rst_6 == cfg_1 && cfg_14 == cfg_10 ; endproperty \n property name; @(negedge clk_reset_4) ( operation_status_6 ) != 7'bxxx0xxx  |-> core_1 == core_18 && sig_14 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( input_ready_17 ) \n   7'b0x0xxxx : begin\n     data_6 = rx_7\n     core_9 = fsm_1\n     clk_4 <= reg_19;\n   end\n   7'b0011000 : begin\n     cfg_18 = sig_19\n     tx_7 = clk_20\n     err_12 = hw_4;\n   end\n   default : begin \n     sig_5 <= err_11\n     tx_9 = reg_12\n     err_17 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( input_ready_17 ) == ( 7'b0x0xxxx ) |-> data_6 == rx_7 && core_9 == fsm_1 && clk_4 == reg_19 ; endproperty \n property name; @(negedge mem_clock_3) ( input_ready_17 ) == ( 7'b0011000 ) |-> cfg_18 == sig_19 && tx_7 == clk_20 && err_12 == hw_4 ; endproperty \n property name; ( input_ready_17 ) != 7'b0x0xxxx && @(negedge mem_clock_3) ( input_ready_17 ) != 7'b0011000  |-> sig_5 == err_11 && tx_9 == reg_12 && err_17 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( control_flag_11 ) \n   4'b1001 : begin\n     hw_10 <= auth_13\n     hw_5 <= tx_8;\n   end\n   default : begin \n     sig_2 <= sig_1\n     reg_5 <= data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_13) ( control_flag_11 ) == ( 4'b1001 ) |-> hw_10 == auth_13 && hw_5 == tx_8 ; endproperty \n property name; @(posedge cpu_clock_13) ( control_flag_11 ) != 4'b1001  |-> sig_2 == sig_1 && reg_5 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   6'b111x01 : begin\n     chip_4 = clk_3\n     rx_9 = tx_17;\n   end\n   7'b10x1x00 : begin\n     err_14 = err_2\n     err_8 = core_9;\n   end\n   7'b1xx0000 : begin\n     tx_16 = sig_3\n     reg_5 = reg_8;\n   end\n   default : begin \n     hw_18 <= hw_10\n     err_13 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( control_buffer_16 ) == ( 6'b111x01 ) |-> chip_4 == clk_3 && rx_9 == tx_17 ; endproperty \n property name; @(negedge pll_clk_16) ( control_buffer_16 ) == ( 7'b10x1x00 ) |-> err_14 == err_2 && err_8 == core_9 ; endproperty \n property name; @(negedge pll_clk_16) ( control_buffer_16 ) == ( 7'b1xx0000 ) |-> tx_16 == sig_3 && reg_5 == reg_8 ; endproperty \n property name; ( control_buffer_16 ) != 6'b111x01 && ( control_buffer_16 ) != 7'b10x1x00 && @(negedge pll_clk_16) ( control_buffer_16 ) != 7'b1xx0000  |-> hw_18 == hw_10 && err_13 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( input_data_15 ) \n   7'h52 : begin\n     data_20 = cfg_18\n     hw_16 <= tx_7;\n   end\n   7'bx101x00 : begin\n     data_2 = auth_12\n     fsm_17 = data_9;\n   end\n   default : begin \n     rst_16 = sig_3\n     rx_15 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( input_data_15 ) == ( 7'h52 ) |-> data_20 == cfg_18 && hw_16 == tx_7 ; endproperty \n property name; @(posedge clk_out_4) ( input_data_15 ) == ( 7'bx101x00 ) |-> data_2 == auth_12 && fsm_17 == data_9 ; endproperty \n property name; ( input_data_15 ) != 7'h52 && @(posedge clk_out_4) ( input_data_15 ) != 7'bx101x00  |-> rst_16 == sig_3 && rx_15 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'b00010x0 : begin\n     chip_8 = core_7\n     sig_19 = err_13;\n   end\n   default : begin \n     core_15 <= data_11\n     hw_10 = clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_18) ( control_valid_3 ) == ( 7'b00010x0 ) |-> chip_8 == core_7 && sig_19 == err_13 ; endproperty \n property name; @(negedge core_clock_18) ( control_valid_3 ) != 7'b00010x0  |-> core_15 == data_11 && hw_10 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "case ( enable_6 ) \n   5'b1xx0x : begin\n     rst_19 = clk_19\n     rst_15 = sig_10\n     data_3 = fsm_2;\n   end\n   6'bx01x10 : begin\n     tx_16 = sig_13\n     clk_15 = hw_20\n     data_20 <= fsm_17;\n   end\n   6'bx0x0xx : begin\n     rst_1 <= hw_1\n     rx_10 <= core_4\n     hw_14 = reg_1;\n   end\n   default : begin \n     chip_14 = err_2\n     data_16 = rx_7\n     data_10 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( enable_6 ) == ( 5'b1xx0x ) |-> rst_19 == clk_19 && rst_15 == sig_10 && data_3 == fsm_2 ; endproperty \n property name; @(negedge clk_gen_9) ( enable_6 ) == ( 6'bx01x10 ) |-> tx_16 == sig_13 && clk_15 == hw_20 && data_20 == fsm_17 ; endproperty \n property name; @(negedge clk_gen_9) ( enable_6 ) == ( 6'bx0x0xx ) |-> rst_1 == hw_1 && rx_10 == core_4 && hw_14 == reg_1 ; endproperty \n property name; ( enable_6 ) != 5'b1xx0x && ( enable_6 ) != 6'bx01x10 && @(negedge clk_gen_9) ( enable_6 ) != 6'bx0x0xx  |-> chip_14 == err_2 && data_16 == rx_7 && data_10 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( control_register_2 ) \n   7'bxx0xxx1 : begin\n     auth_13 = auth_9\n     tx_17 = data_13;\n   end\n   7'b0xx1111 : begin\n     clk_10 <= hw_14\n     rx_14 <= chip_13;\n   end\n   default : begin \n     data_1 = core_10\n     chip_17 <= fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( control_register_2 ) == ( 7'bxx0xxx1 ) |-> auth_13 == auth_9 && tx_17 == data_13 ; endproperty \n property name; @(posedge clk_enable_16) ( control_register_2 ) == ( 7'b0xx1111 ) |-> clk_10 == hw_14 && rx_14 == chip_13 ; endproperty \n property name; ( control_register_2 ) != 7'bxx0xxx1 && @(posedge clk_enable_16) ( control_register_2 ) != 7'b0xx1111  |-> data_1 == core_10 && chip_17 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( data_in_17 ) \n   7'b1x0x110 : begin\n     sig_5 = err_13\n     fsm_2 <= rst_9\n     reg_14 = hw_17;\n   end\n   7'h27 : begin\n     fsm_19 = tx_20\n     cfg_13 = fsm_8\n     sig_4 <= err_5;\n   end\n   default : begin \n     rst_4 <= data_8\n     rst_11 <= tx_8\n     err_14 = auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_19) ( data_in_17 ) == ( 7'b1x0x110 ) |-> sig_5 == err_13 && fsm_2 == rst_9 && reg_14 == hw_17 ; endproperty \n property name; @(posedge clk_out_19) ( data_in_17 ) == ( 7'h27 ) |-> fsm_19 == tx_20 && cfg_13 == fsm_8 && sig_4 == err_5 ; endproperty \n property name; ( data_in_17 ) != 7'b1x0x110 && @(posedge clk_out_19) ( data_in_17 ) != 7'h27  |-> rst_4 == data_8 && rst_11 == tx_8 && err_14 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_19"
    },
    {
        "Code": "case ( counter_4 ) \n   7'bx101x11 : begin\n     data_7 = reg_6\n     fsm_11 <= reg_14;\n   end\n   default : begin \n     chip_5 <= err_19\n     reg_2 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( counter_4 ) == ( 7'bx101x11 ) |-> data_7 == reg_6 && fsm_11 == reg_14 ; endproperty \n property name; @(posedge clk_in_18) ( counter_4 ) != 7'bx101x11  |-> chip_5 == err_19 && reg_2 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( data_register_15 ) \n   6'bx1011x : begin\n     sig_13 = err_5\n     sig_18 <= hw_20\n     chip_20 <= tx_13;\n   end\n   default : begin \n     clk_2 = chip_20\n     sig_17 <= fsm_16\n     tx_19 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( data_register_15 ) == ( 6'bx1011x ) |-> sig_13 == err_5 && sig_18 == hw_20 && chip_20 == tx_13 ; endproperty \n property name; @(posedge core_clock_6) ( data_register_15 ) != 6'bx1011x  |-> clk_2 == chip_20 && sig_17 == fsm_16 && tx_19 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( output_data_6 ) \n   7'bx01xx10 : begin\n     sig_16 = fsm_4\n     err_16 = err_17\n     rst_13 <= data_17;\n   end\n   6'bxx01x1 : begin\n     chip_6 = core_5\n     fsm_1 = hw_8\n     rst_10 = rst_2;\n   end\n   7'bx0x1x0x : begin\n     core_19 <= rx_8\n     data_3 = reg_6\n     hw_9 = chip_4;\n   end\n   default : begin \n     rst_20 <= rx_2\n     data_19 = err_18\n     chip_5 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_13) ( output_data_6 ) == ( 7'bx01xx10 ) |-> sig_16 == fsm_4 && err_16 == err_17 && rst_13 == data_17 ; endproperty \n property name; @(posedge sys_clk_13) ( output_data_6 ) == ( 6'bxx01x1 ) |-> chip_6 == core_5 && fsm_1 == hw_8 && rst_10 == rst_2 ; endproperty \n property name; @(posedge sys_clk_13) ( output_data_6 ) == ( 7'bx0x1x0x ) |-> core_19 == rx_8 && data_3 == reg_6 && hw_9 == chip_4 ; endproperty \n property name; ( output_data_6 ) != 7'bx01xx10 && ( output_data_6 ) != 6'bxx01x1 && @(posedge sys_clk_13) ( output_data_6 ) != 7'bx0x1x0x  |-> rst_20 == rx_2 && data_19 == err_18 && chip_5 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "case ( control_register_status_status_7 ) \n   5'b101x0 : begin\n     rx_7 = rst_16\n     reg_12 <= hw_6;\n   end\n   6'bxx1000 : begin\n     data_3 = data_16\n     auth_11 <= hw_4;\n   end\n   default : begin \n     auth_20 = clk_11\n     clk_20 = core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( control_register_status_status_7 ) == ( 5'b101x0 ) |-> rx_7 == rst_16 && reg_12 == hw_6 ; endproperty \n property name; @(posedge clk_gen_12) ( control_register_status_status_7 ) == ( 6'bxx1000 ) |-> data_3 == data_16 && auth_11 == hw_4 ; endproperty \n property name; ( control_register_status_status_7 ) != 5'b101x0 && @(posedge clk_gen_12) ( control_register_status_status_7 ) != 6'bxx1000  |-> auth_20 == clk_11 && clk_20 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( start_address_12 ) \n   data_8 : begin\n     cfg_5 = clk_2\n     reg_18 = clk_8\n     clk_5 = clk_11;\n   end\n   7'bx100000 : begin\n     rx_10 = rx_5\n     reg_1 <= rst_2\n     err_18 = data_14;\n   end\n   default : begin \n     fsm_13 <= hw_7\n     fsm_20 <= hw_1\n     fsm_17 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_14) ( start_address_12 ) == ( data_8 ) |-> cfg_5 == clk_2 && reg_18 == clk_8 && clk_5 == clk_11 ; endproperty \n property name; @(posedge clock_ctrl_14) ( start_address_12 ) == ( 7'bx100000 ) |-> rx_10 == rx_5 && reg_1 == rst_2 && err_18 == data_14 ; endproperty \n property name; ( start_address_12 ) != data_8 && @(posedge clock_ctrl_14) ( start_address_12 ) != 7'bx100000  |-> fsm_13 == hw_7 && fsm_20 == hw_1 && fsm_17 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "case ( command_status_17 ) \n   7'bx01x10x : begin\n     chip_10 = hw_16\n     fsm_12 <= rst_9;\n   end\n   6'bx0x000 : begin\n     cfg_13 <= chip_6\n     clk_1 = reg_10;\n   end\n   default : begin \n     rst_12 <= auth_6\n     tx_20 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_20) ( command_status_17 ) == ( 7'bx01x10x ) |-> chip_10 == hw_16 && fsm_12 == rst_9 ; endproperty \n property name; @(negedge clock_div_20) ( command_status_17 ) == ( 6'bx0x000 ) |-> cfg_13 == chip_6 && clk_1 == reg_10 ; endproperty \n property name; ( command_status_17 ) != 7'bx01x10x && @(negedge clock_div_20) ( command_status_17 ) != 6'bx0x000  |-> rst_12 == auth_6 && tx_20 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "case ( address_15 ) \n   7'bx1011xx : begin\n     tx_9 <= tx_3\n     chip_13 = data_17;\n   end\n   default : begin \n     clk_3 <= rst_8\n     chip_14 <= rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_3) ( address_15 ) == ( 7'bx1011xx ) |-> tx_9 == tx_3 && chip_13 == data_17 ; endproperty \n property name; @(posedge clk_osc_3) ( address_15 ) != 7'bx1011xx  |-> clk_3 == rst_8 && chip_14 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'h2d : begin\n     err_5 <= rst_17\n     cfg_8 <= sig_12\n     tx_19 <= rst_12;\n   end\n   7'h48 : begin\n     reg_2 = data_8\n     sig_10 = core_9\n     chip_8 <= reg_8;\n   end\n   default : begin \n     rst_16 <= tx_3\n     chip_10 = rx_6\n     clk_14 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_3) ( status_register_buffer_11 ) == ( 7'h2d ) |-> err_5 == rst_17 && cfg_8 == sig_12 && tx_19 == rst_12 ; endproperty \n property name; @(negedge ref_clk_3) ( status_register_buffer_11 ) == ( 7'h48 ) |-> reg_2 == data_8 && sig_10 == core_9 && chip_8 == reg_8 ; endproperty \n property name; ( status_register_buffer_11 ) != 7'h2d && @(negedge ref_clk_3) ( status_register_buffer_11 ) != 7'h48  |-> rst_16 == tx_3 && chip_10 == rx_6 && clk_14 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "case ( read_data_16 ) \n   7'b0xx1111 : begin\n     core_7 <= err_19\n     sig_17 <= clk_13\n     sig_7 = sig_9;\n   end\n   7'b10xx010 : begin\n     chip_5 <= rx_8\n     core_6 <= data_19\n     rx_13 = rx_15;\n   end\n   default : begin \n     rst_16 = auth_18\n     rx_2 = hw_13\n     cfg_18 <= err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( read_data_16 ) == ( 7'b0xx1111 ) |-> core_7 == err_19 && sig_17 == clk_13 && sig_7 == sig_9 ; endproperty \n property name; @(posedge clk_gen_3) ( read_data_16 ) == ( 7'b10xx010 ) |-> chip_5 == rx_8 && core_6 == data_19 && rx_13 == rx_15 ; endproperty \n property name; ( read_data_16 ) != 7'b0xx1111 && @(posedge clk_gen_3) ( read_data_16 ) != 7'b10xx010  |-> rst_16 == auth_18 && rx_2 == hw_13 && cfg_18 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( error_flag_4 ) \n   7'bx101x1x : begin\n     chip_20 <= tx_6\n     rx_20 = chip_3;\n   end\n   default : begin \n     rst_4 <= cfg_15\n     sig_12 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_1) ( error_flag_4 ) == ( 7'bx101x1x ) |-> chip_20 == tx_6 && rx_20 == chip_3 ; endproperty \n property name; @(posedge clock_ctrl_1) ( error_flag_4 ) != 7'bx101x1x  |-> rst_4 == cfg_15 && sig_12 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   7'h7e : begin\n     fsm_20 = hw_19\n     sig_19 = sig_14\n     core_13 = clk_1;\n   end\n   default : begin \n     rx_3 = rst_1\n     auth_2 <= cfg_15\n     cfg_16 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_14) ( data_register_status_14 ) == ( 7'h7e ) |-> fsm_20 == hw_19 && sig_19 == sig_14 && core_13 == clk_1 ; endproperty \n property name; @(negedge clk_in_14) ( data_register_status_14 ) != 7'h7e  |-> rx_3 == rst_1 && auth_2 == cfg_15 && cfg_16 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "case ( control_output_16 ) \n   7'b1xxxx10 : begin\n     hw_11 = fsm_1\n     sig_20 <= rst_15\n     hw_4 <= clk_11;\n   end\n   default : begin \n     clk_19 = data_2\n     hw_8 <= tx_12\n     chip_9 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_14) ( control_output_16 ) == ( 7'b1xxxx10 ) |-> hw_11 == fsm_1 && sig_20 == rst_15 && hw_4 == clk_11 ; endproperty \n property name; @(negedge ref_clk_14) ( control_output_16 ) != 7'b1xxxx10  |-> clk_19 == data_2 && hw_8 == tx_12 && chip_9 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "case ( data_ready_14 ) \n   7'h71 : begin\n     err_15 <= sig_20\n     core_11 <= cfg_10\n     data_2 <= auth_6;\n   end\n   7'bx1x0x1x : begin\n     err_10 = reg_7\n     rx_1 = cfg_4\n     err_13 <= cfg_13;\n   end\n   default : begin \n     chip_17 = data_11\n     core_8 = core_11\n     fsm_14 <= reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_20) ( data_ready_14 ) == ( 7'h71 ) |-> err_15 == sig_20 && core_11 == cfg_10 && data_2 == auth_6 ; endproperty \n property name; @(posedge clk_in_20) ( data_ready_14 ) == ( 7'bx1x0x1x ) |-> err_10 == reg_7 && rx_1 == cfg_4 && err_13 == cfg_13 ; endproperty \n property name; ( data_ready_14 ) != 7'h71 && @(posedge clk_in_20) ( data_ready_14 ) != 7'bx1x0x1x  |-> chip_17 == data_11 && core_8 == core_11 && fsm_14 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_20"
    },
    {
        "Code": "case ( data_ready_3 ) \n   7'b0x000x0 : begin\n     data_1 <= reg_1\n     sig_20 = sig_16;\n   end\n   7'b10x0x1x : begin\n     auth_12 <= reg_14\n     chip_17 <= chip_13;\n   end\n   default : begin \n     err_12 = hw_9\n     rst_15 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_10) ( data_ready_3 ) == ( 7'b0x000x0 ) |-> data_1 == reg_1 && sig_20 == sig_16 ; endproperty \n property name; @(posedge cpu_clock_10) ( data_ready_3 ) == ( 7'b10x0x1x ) |-> auth_12 == reg_14 && chip_17 == chip_13 ; endproperty \n property name; ( data_ready_3 ) != 7'b0x000x0 && @(posedge cpu_clock_10) ( data_ready_3 ) != 7'b10x0x1x  |-> err_12 == hw_9 && rst_15 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "case ( data_register_status_8 ) \n   7'b01xx0x1 : begin\n     err_9 = auth_20\n     rst_11 <= sig_2\n     hw_20 <= tx_15;\n   end\n   default : begin \n     clk_20 = cfg_14\n     sig_2 = hw_5\n     core_8 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_7) ( data_register_status_8 ) == ( 7'b01xx0x1 ) |-> err_9 == auth_20 && rst_11 == sig_2 && hw_20 == tx_15 ; endproperty \n property name; @(posedge pll_clk_7) ( data_register_status_8 ) != 7'b01xx0x1  |-> clk_20 == cfg_14 && sig_2 == hw_5 && core_8 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_7"
    },
    {
        "Code": "case ( error_flag_15 ) \n   6'bxx1x1x : begin\n     auth_16 <= hw_6\n     clk_7 <= clk_18;\n   end\n   7'bxx1xxx1 : begin\n     fsm_8 <= fsm_3\n     sig_16 = auth_18;\n   end\n   7'h10 : begin\n     err_16 <= data_17\n     fsm_18 <= clk_2;\n   end\n   default : begin \n     rst_15 = hw_18\n     cfg_19 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( error_flag_15 ) == ( 6'bxx1x1x ) |-> auth_16 == hw_6 && clk_7 == clk_18 ; endproperty \n property name; @(negedge mem_clock_13) ( error_flag_15 ) == ( 7'bxx1xxx1 ) |-> fsm_8 == fsm_3 && sig_16 == auth_18 ; endproperty \n property name; @(negedge mem_clock_13) ( error_flag_15 ) == ( 7'h10 ) |-> err_16 == data_17 && fsm_18 == clk_2 ; endproperty \n property name; ( error_flag_15 ) != 6'bxx1x1x && ( error_flag_15 ) != 7'bxx1xxx1 && @(negedge mem_clock_13) ( error_flag_15 ) != 7'h10  |-> rst_15 == hw_18 && cfg_19 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( enable_3 ) \n   7'b0xxx000 : begin\n     reg_10 <= reg_4\n     clk_14 = rx_15\n     chip_1 = auth_15;\n   end\n   default : begin \n     core_16 = reg_5\n     cfg_1 = reg_20\n     hw_4 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_15) ( enable_3 ) == ( 7'b0xxx000 ) |-> reg_10 == reg_4 && clk_14 == rx_15 && chip_1 == auth_15 ; endproperty \n property name; @(posedge async_clk_15) ( enable_3 ) != 7'b0xxx000  |-> core_16 == reg_5 && cfg_1 == reg_20 && hw_4 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "case ( read_enable_18 ) \n   6'bxx1xxx : begin\n     sig_16 = chip_10\n     chip_11 <= rx_10\n     cfg_1 = auth_19;\n   end\n   7'bx100110 : begin\n     rx_11 = rx_4\n     err_9 <= data_16\n     clk_12 <= chip_4;\n   end\n   default : begin \n     clk_5 <= hw_12\n     err_3 <= chip_17\n     hw_18 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_3) ( read_enable_18 ) == ( 6'bxx1xxx ) |-> sig_16 == chip_10 && chip_11 == rx_10 && cfg_1 == auth_19 ; endproperty \n property name; @(negedge clk_in_3) ( read_enable_18 ) == ( 7'bx100110 ) |-> rx_11 == rx_4 && err_9 == data_16 && clk_12 == chip_4 ; endproperty \n property name; ( read_enable_18 ) != 6'bxx1xxx && @(negedge clk_in_3) ( read_enable_18 ) != 7'bx100110  |-> clk_5 == hw_12 && err_3 == chip_17 && hw_18 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'b0xx11xx : begin\n     fsm_14 = chip_17\n     hw_10 <= cfg_3;\n   end\n   6'b00xxx1 : begin\n     reg_13 = data_1\n     hw_1 <= core_6;\n   end\n   default : begin \n     core_15 <= hw_9\n     clk_8 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_3) ( control_flag_register_20 ) == ( 7'b0xx11xx ) |-> fsm_14 == chip_17 && hw_10 == cfg_3 ; endproperty \n property name; @(posedge clk_in_3) ( control_flag_register_20 ) == ( 6'b00xxx1 ) |-> reg_13 == data_1 && hw_1 == core_6 ; endproperty \n property name; ( control_flag_register_20 ) != 7'b0xx11xx && @(posedge clk_in_3) ( control_flag_register_20 ) != 6'b00xxx1  |-> core_15 == hw_9 && clk_8 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_3"
    },
    {
        "Code": "case ( operation_code_20 ) \n   5'hd : begin\n     reg_17 <= chip_19\n     auth_19 = hw_1;\n   end\n   7'b0010101 : begin\n     cfg_3 <= tx_11\n     hw_17 <= chip_15;\n   end\n   6'h20 : begin\n     data_20 <= err_11\n     rst_3 <= sig_18;\n   end\n   default : begin \n     chip_19 = clk_9\n     sig_11 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_11) ( operation_code_20 ) == ( 5'hd ) |-> reg_17 == chip_19 && auth_19 == hw_1 ; endproperty \n property name; @(negedge mem_clock_11) ( operation_code_20 ) == ( 7'b0010101 ) |-> cfg_3 == tx_11 && hw_17 == chip_15 ; endproperty \n property name; @(negedge mem_clock_11) ( operation_code_20 ) == ( 6'h20 ) |-> data_20 == err_11 && rst_3 == sig_18 ; endproperty \n property name; ( operation_code_20 ) != 5'hd && ( operation_code_20 ) != 7'b0010101 && @(negedge mem_clock_11) ( operation_code_20 ) != 6'h20  |-> chip_19 == clk_9 && sig_11 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "case ( address_register_5 ) \n   7'h1d : begin\n     data_5 = core_13\n     rx_4 = cfg_20\n     err_7 = err_18;\n   end\n   default : begin \n     sig_16 = tx_12\n     reg_19 = data_9\n     sig_7 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_14) ( address_register_5 ) == ( 7'h1d ) |-> data_5 == core_13 && rx_4 == cfg_20 && err_7 == err_18 ; endproperty \n property name; @(negedge clk_out_14) ( address_register_5 ) != 7'h1d  |-> sig_16 == tx_12 && reg_19 == data_9 && sig_7 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "case ( error_status_7 ) \n   6'he : begin\n     reg_13 <= hw_4\n     clk_5 = rst_10\n     clk_15 = sig_3;\n   end\n   default : begin \n     hw_17 <= hw_8\n     data_9 <= auth_4\n     core_18 = cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_11) ( error_status_7 ) == ( 6'he ) |-> reg_13 == hw_4 && clk_5 == rst_10 && clk_15 == sig_3 ; endproperty \n property name; @(posedge clk_gen_11) ( error_status_7 ) != 6'he  |-> hw_17 == hw_8 && data_9 == auth_4 && core_18 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "case ( address_status_3 ) \n   6'b101110 : begin\n     err_18 = fsm_12\n     fsm_3 <= chip_5;\n   end\n   default : begin \n     clk_15 <= sig_12\n     auth_8 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_2) ( address_status_3 ) == ( 6'b101110 ) |-> err_18 == fsm_12 && fsm_3 == chip_5 ; endproperty \n property name; @(posedge mem_clock_2) ( address_status_3 ) != 6'b101110  |-> clk_15 == sig_12 && auth_8 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "case ( output_register_status_9 ) \n   6'h34 : begin\n     cfg_5 <= reg_2\n     sig_2 = data_11\n     reg_19 <= rst_19;\n   end\n   5'bx0101 : begin\n     hw_16 = data_19\n     sig_15 <= auth_8\n     tx_15 <= chip_11;\n   end\n   7'bx0x01xx : begin\n     core_3 <= core_18\n     rx_11 <= rx_8\n     tx_5 = tx_13;\n   end\n   default : begin \n     chip_17 <= rst_4\n     clk_12 = clk_20\n     auth_8 <= rx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_6) ( output_register_status_9 ) == ( 6'h34 ) |-> cfg_5 == reg_2 && sig_2 == data_11 && reg_19 == rst_19 ; endproperty \n property name; @(negedge cpu_clock_6) ( output_register_status_9 ) == ( 5'bx0101 ) |-> hw_16 == data_19 && sig_15 == auth_8 && tx_15 == chip_11 ; endproperty \n property name; @(negedge cpu_clock_6) ( output_register_status_9 ) == ( 7'bx0x01xx ) |-> core_3 == core_18 && rx_11 == rx_8 && tx_5 == tx_13 ; endproperty \n property name; ( output_register_status_9 ) != 6'h34 && ( output_register_status_9 ) != 5'bx0101 && @(negedge cpu_clock_6) ( output_register_status_9 ) != 7'bx0x01xx  |-> chip_17 == rst_4 && clk_12 == clk_20 && auth_8 == rx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "case ( output_control_14 ) \n   7'bx010111 : begin\n     auth_11 <= sig_2\n     err_18 <= hw_7;\n   end\n   7'h36 : begin\n     reg_15 <= reg_10\n     tx_17 <= auth_19;\n   end\n   7'b10xx0x0 : begin\n     err_6 <= auth_12\n     hw_9 = err_19;\n   end\n   default : begin \n     reg_12 = data_15\n     reg_11 = tx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_10) ( output_control_14 ) == ( 7'bx010111 ) |-> auth_11 == sig_2 && err_18 == hw_7 ; endproperty \n property name; @(negedge fast_clk_10) ( output_control_14 ) == ( 7'h36 ) |-> reg_15 == reg_10 && tx_17 == auth_19 ; endproperty \n property name; @(negedge fast_clk_10) ( output_control_14 ) == ( 7'b10xx0x0 ) |-> err_6 == auth_12 && hw_9 == err_19 ; endproperty \n property name; ( output_control_14 ) != 7'bx010111 && ( output_control_14 ) != 7'h36 && @(negedge fast_clk_10) ( output_control_14 ) != 7'b10xx0x0  |-> reg_12 == data_15 && reg_11 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_10"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   7'b1000000 : begin\n     chip_18 <= core_8\n     rst_18 = rst_20;\n   end\n   7'b0xx1011 : begin\n     core_10 = tx_3\n     err_3 <= hw_12;\n   end\n   default : begin \n     reg_5 <= sig_16\n     reg_13 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( input_status_register_12 ) == ( 7'b1000000 ) |-> chip_18 == core_8 && rst_18 == rst_20 ; endproperty \n property name; @(negedge pll_clk_6) ( input_status_register_12 ) == ( 7'b0xx1011 ) |-> core_10 == tx_3 && err_3 == hw_12 ; endproperty \n property name; ( input_status_register_12 ) != 7'b1000000 && @(negedge pll_clk_6) ( input_status_register_12 ) != 7'b0xx1011  |-> reg_5 == sig_16 && reg_13 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( operation_status_20 ) \n   4'b011x : begin\n     hw_6 = cfg_4\n     rx_14 <= tx_20\n     sig_19 <= tx_14;\n   end\n   default : begin \n     hw_8 = cfg_13\n     cfg_2 = fsm_20\n     rst_9 = sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_1) ( operation_status_20 ) == ( 4'b011x ) |-> hw_6 == cfg_4 && rx_14 == tx_20 && sig_19 == tx_14 ; endproperty \n property name; @(negedge async_clk_1) ( operation_status_20 ) != 4'b011x  |-> hw_8 == cfg_13 && cfg_2 == fsm_20 && rst_9 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "case ( busy_signal_10 ) \n   5'h6 : begin\n     sig_7 <= tx_9\n     rst_9 <= auth_16\n     cfg_15 = auth_14;\n   end\n   5'b10010 : begin\n     fsm_19 = cfg_7\n     rx_5 <= rx_11\n     rx_8 <= chip_18;\n   end\n   7'hx : begin\n     auth_13 <= fsm_7\n     auth_3 <= cfg_16\n     core_20 <= cfg_6;\n   end\n   default : begin \n     clk_11 = clk_5\n     sig_5 <= reg_20\n     rst_11 = core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_9) ( busy_signal_10 ) == ( 5'h6 ) |-> sig_7 == tx_9 && rst_9 == auth_16 && cfg_15 == auth_14 ; endproperty \n property name; @(posedge ref_clk_9) ( busy_signal_10 ) == ( 5'b10010 ) |-> fsm_19 == cfg_7 && rx_5 == rx_11 && rx_8 == chip_18 ; endproperty \n property name; @(posedge ref_clk_9) ( busy_signal_10 ) == ( 7'hx ) |-> auth_13 == fsm_7 && auth_3 == cfg_16 && core_20 == cfg_6 ; endproperty \n property name; ( busy_signal_10 ) != 5'h6 && ( busy_signal_10 ) != 5'b10010 && @(posedge ref_clk_9) ( busy_signal_10 ) != 7'hx  |-> clk_11 == clk_5 && sig_5 == reg_20 && rst_11 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "case ( counter_3 ) \n   4'b1000 : begin\n     fsm_5 = chip_6\n     rx_7 = data_15;\n   end\n   default : begin \n     core_19 <= rx_6\n     err_15 = rx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_16) ( counter_3 ) == ( 4'b1000 ) |-> fsm_5 == chip_6 && rx_7 == data_15 ; endproperty \n property name; @(posedge clock_source_16) ( counter_3 ) != 4'b1000  |-> core_19 == rx_6 && err_15 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_16"
    },
    {
        "Code": "case ( output_buffer_16 ) \n   6'b1010xx : begin\n     err_18 = rx_15\n     chip_16 = rx_14;\n   end\n   7'h48 : begin\n     rst_19 = rx_6\n     core_20 <= data_6;\n   end\n   default : begin \n     cfg_20 = err_15\n     chip_1 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_10) ( output_buffer_16 ) == ( 6'b1010xx ) |-> err_18 == rx_15 && chip_16 == rx_14 ; endproperty \n property name; @(posedge fast_clk_10) ( output_buffer_16 ) == ( 7'h48 ) |-> rst_19 == rx_6 && core_20 == data_6 ; endproperty \n property name; ( output_buffer_16 ) != 6'b1010xx && @(posedge fast_clk_10) ( output_buffer_16 ) != 7'h48  |-> cfg_20 == err_15 && chip_1 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "case ( acknowledge_signal_15 ) \n   5'b01011 : begin\n     fsm_11 = err_16\n     reg_2 <= auth_10\n     tx_14 = chip_8;\n   end\n   default : begin \n     reg_8 <= cfg_13\n     auth_2 <= err_14\n     rst_9 = fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( acknowledge_signal_15 ) == ( 5'b01011 ) |-> fsm_11 == err_16 && reg_2 == auth_10 && tx_14 == chip_8 ; endproperty \n property name; @(negedge mem_clock_3) ( acknowledge_signal_15 ) != 5'b01011  |-> reg_8 == cfg_13 && auth_2 == err_14 && rst_9 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( interrupt_flag_6 ) \n   5'h5 : begin\n     clk_15 <= rst_6\n     clk_5 <= hw_13;\n   end\n   7'b0x000x1 : begin\n     tx_18 = fsm_3\n     sig_3 = reg_9;\n   end\n   4'hd : begin\n     err_2 <= hw_18\n     rx_6 = data_1;\n   end\n   default : begin \n     fsm_13 <= fsm_13\n     cfg_13 <= rx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_17) ( interrupt_flag_6 ) == ( 5'h5 ) |-> clk_15 == rst_6 && clk_5 == hw_13 ; endproperty \n property name; @(negedge clk_signal_17) ( interrupt_flag_6 ) == ( 7'b0x000x1 ) |-> tx_18 == fsm_3 && sig_3 == reg_9 ; endproperty \n property name; @(negedge clk_signal_17) ( interrupt_flag_6 ) == ( 4'hd ) |-> err_2 == hw_18 && rx_6 == data_1 ; endproperty \n property name; ( interrupt_flag_6 ) != 5'h5 && ( interrupt_flag_6 ) != 7'b0x000x1 && @(negedge clk_signal_17) ( interrupt_flag_6 ) != 4'hd  |-> fsm_13 == fsm_13 && cfg_13 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "case ( start_signal_12 ) \n   2'b11 : begin\n     rx_8 <= cfg_17\n     auth_6 <= rx_15\n     tx_13 <= reg_13;\n   end\n   7'b1000011 : begin\n     data_13 = rst_7\n     sig_19 = reg_1\n     reg_8 <= err_14;\n   end\n   default : begin \n     err_8 = rst_12\n     data_1 = core_18\n     rst_12 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_13) ( start_signal_12 ) == ( 2'b11 ) |-> rx_8 == cfg_17 && auth_6 == rx_15 && tx_13 == reg_13 ; endproperty \n property name; @(posedge clk_osc_13) ( start_signal_12 ) == ( 7'b1000011 ) |-> data_13 == rst_7 && sig_19 == reg_1 && reg_8 == err_14 ; endproperty \n property name; ( start_signal_12 ) != 2'b11 && @(posedge clk_osc_13) ( start_signal_12 ) != 7'b1000011  |-> err_8 == rst_12 && data_1 == core_18 && rst_12 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "case ( instruction_9 ) \n   6'bxxx01x : begin\n     data_12 <= hw_6\n     tx_4 = fsm_10\n     fsm_11 <= auth_2;\n   end\n   7'h6f : begin\n     cfg_10 = err_20\n     core_4 = cfg_2\n     data_3 <= cfg_11;\n   end\n   default : begin \n     tx_2 = data_4\n     rx_14 = sig_2\n     tx_14 = auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( instruction_9 ) == ( 6'bxxx01x ) |-> data_12 == hw_6 && tx_4 == fsm_10 && fsm_11 == auth_2 ; endproperty \n property name; @(posedge clk_out_3) ( instruction_9 ) == ( 7'h6f ) |-> cfg_10 == err_20 && core_4 == cfg_2 && data_3 == cfg_11 ; endproperty \n property name; ( instruction_9 ) != 6'bxxx01x && @(posedge clk_out_3) ( instruction_9 ) != 7'h6f  |-> tx_2 == data_4 && rx_14 == sig_2 && tx_14 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( command_status_15 ) \n   7'bx1x0x1x : begin\n     cfg_1 = clk_6\n     data_8 = err_12;\n   end\n   7'bxxx0xx1 : begin\n     clk_5 <= data_13\n     chip_7 = rx_7;\n   end\n   default : begin \n     core_12 <= cfg_3\n     auth_9 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( command_status_15 ) == ( 7'bx1x0x1x ) |-> cfg_1 == clk_6 && data_8 == err_12 ; endproperty \n property name; @(posedge bus_clock_16) ( command_status_15 ) == ( 7'bxxx0xx1 ) |-> clk_5 == data_13 && chip_7 == rx_7 ; endproperty \n property name; ( command_status_15 ) != 7'bx1x0x1x && @(posedge bus_clock_16) ( command_status_15 ) != 7'bxxx0xx1  |-> core_12 == cfg_3 && auth_9 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( interrupt_flag_20 ) \n   7'b0100010 : begin\n     chip_19 <= clk_18\n     clk_20 <= rx_3\n     rx_10 <= rst_11;\n   end\n   default : begin \n     fsm_2 <= sig_9\n     fsm_14 <= rx_15\n     tx_4 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_17) ( interrupt_flag_20 ) == ( 7'b0100010 ) |-> chip_19 == clk_18 && clk_20 == rx_3 && rx_10 == rst_11 ; endproperty \n property name; @(negedge clk_signal_17) ( interrupt_flag_20 ) != 7'b0100010  |-> fsm_2 == sig_9 && fsm_14 == rx_15 && tx_4 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "case ( acknowledge_signal_10 ) \n   6'h3d : begin\n     fsm_13 <= data_15\n     chip_1 <= sig_9;\n   end\n   default : begin \n     clk_3 = sig_3\n     core_16 <= core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_2) ( acknowledge_signal_10 ) == ( 6'h3d ) |-> fsm_13 == data_15 && chip_1 == sig_9 ; endproperty \n property name; @(posedge clk_enable_2) ( acknowledge_signal_10 ) != 6'h3d  |-> clk_3 == sig_3 && core_16 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   4'h3 : begin\n     chip_16 = core_15\n     core_8 <= clk_14;\n   end\n   default : begin \n     clk_8 = auth_10\n     sig_5 <= chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( acknowledge_5 ) == ( 4'h3 ) |-> chip_16 == core_15 && core_8 == clk_14 ; endproperty \n property name; @(posedge clock_div_17) ( acknowledge_5 ) != 4'h3  |-> clk_8 == auth_10 && sig_5 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   7'h59 : begin\n     clk_18 <= fsm_16\n     hw_20 <= sig_4;\n   end\n   7'h36 : begin\n     cfg_19 = core_18\n     fsm_5 = sig_17;\n   end\n   7'h74 : begin\n     reg_18 <= sig_13\n     rst_7 <= rx_7;\n   end\n   default : begin \n     core_4 = rst_20\n     err_5 <= fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_2) ( status_output_buffer_12 ) == ( 7'h59 ) |-> clk_18 == fsm_16 && hw_20 == sig_4 ; endproperty \n property name; @(negedge fast_clk_2) ( status_output_buffer_12 ) == ( 7'h36 ) |-> cfg_19 == core_18 && fsm_5 == sig_17 ; endproperty \n property name; @(negedge fast_clk_2) ( status_output_buffer_12 ) == ( 7'h74 ) |-> reg_18 == sig_13 && rst_7 == rx_7 ; endproperty \n property name; ( status_output_buffer_12 ) != 7'h59 && ( status_output_buffer_12 ) != 7'h36 && @(negedge fast_clk_2) ( status_output_buffer_12 ) != 7'h74  |-> core_4 == rst_20 && err_5 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "case ( output_status_19 ) \n   7'b0x1x000 : begin\n     clk_7 <= sig_13\n     reg_19 = hw_7;\n   end\n   6'hxx : begin\n     err_5 <= rst_12\n     core_17 = err_14;\n   end\n   5'bxx11x : begin\n     data_4 <= rst_6\n     reg_1 = clk_18;\n   end\n   default : begin \n     rx_3 <= cfg_15\n     cfg_5 = cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( output_status_19 ) == ( 7'b0x1x000 ) |-> clk_7 == sig_13 && reg_19 == hw_7 ; endproperty \n property name; @(negedge clk_signal_11) ( output_status_19 ) == ( 6'hxx ) |-> err_5 == rst_12 && core_17 == err_14 ; endproperty \n property name; @(negedge clk_signal_11) ( output_status_19 ) == ( 5'bxx11x ) |-> data_4 == rst_6 && reg_1 == clk_18 ; endproperty \n property name; ( output_status_19 ) != 7'b0x1x000 && ( output_status_19 ) != 6'hxx && @(negedge clk_signal_11) ( output_status_19 ) != 5'bxx11x  |-> rx_3 == cfg_15 && cfg_5 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   7'b0111xx1 : begin\n     hw_17 = fsm_7\n     fsm_15 <= cfg_6\n     tx_8 <= fsm_10;\n   end\n   default : begin \n     reg_9 <= core_19\n     rst_18 <= core_1\n     data_9 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_19) ( data_status_register_status_10 ) == ( 7'b0111xx1 ) |-> hw_17 == fsm_7 && fsm_15 == cfg_6 && tx_8 == fsm_10 ; endproperty \n property name; @(posedge clk_signal_19) ( data_status_register_status_10 ) != 7'b0111xx1  |-> reg_9 == core_19 && rst_18 == core_1 && data_9 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "case ( address_14 ) \n   7'b010000x : begin\n     rst_16 <= chip_13\n     fsm_18 <= tx_15;\n   end\n   default : begin \n     tx_3 <= fsm_5\n     cfg_1 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_3) ( address_14 ) == ( 7'b010000x ) |-> rst_16 == chip_13 && fsm_18 == tx_15 ; endproperty \n property name; @(posedge mem_clock_3) ( address_14 ) != 7'b010000x  |-> tx_3 == fsm_5 && cfg_1 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "case ( data_buffer_5 ) \n   7'bx1x0x00 : begin\n     reg_13 <= reg_18\n     hw_12 = rst_18\n     rx_14 = sig_10;\n   end\n   default : begin \n     hw_5 <= sig_12\n     cfg_17 <= core_18\n     sig_18 = hw_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_6) ( data_buffer_5 ) == ( 7'bx1x0x00 ) |-> reg_13 == reg_18 && hw_12 == rst_18 && rx_14 == sig_10 ; endproperty \n property name; @(posedge sys_clk_6) ( data_buffer_5 ) != 7'bx1x0x00  |-> hw_5 == sig_12 && cfg_17 == core_18 && sig_18 == hw_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "case ( data_out_10 ) \n   7'bx111111 : begin\n     err_7 <= cfg_17\n     cfg_5 = chip_15;\n   end\n   5'h9 : begin\n     auth_16 <= chip_7\n     sig_12 <= cfg_11;\n   end\n   3'h4 : begin\n     tx_4 <= data_7\n     reg_3 = sig_19;\n   end\n   default : begin \n     auth_19 <= rst_13\n     clk_5 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( data_out_10 ) == ( 7'bx111111 ) |-> err_7 == cfg_17 && cfg_5 == chip_15 ; endproperty \n property name; @(posedge clk_signal_13) ( data_out_10 ) == ( 5'h9 ) |-> auth_16 == chip_7 && sig_12 == cfg_11 ; endproperty \n property name; @(posedge clk_signal_13) ( data_out_10 ) == ( 3'h4 ) |-> tx_4 == data_7 && reg_3 == sig_19 ; endproperty \n property name; ( data_out_10 ) != 7'bx111111 && ( data_out_10 ) != 5'h9 && @(posedge clk_signal_13) ( data_out_10 ) != 3'h4  |-> auth_19 == rst_13 && clk_5 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( start_address_2 ) \n   6'b00x1xx : begin\n     err_17 = cfg_17\n     tx_16 = err_2;\n   end\n   5'bxx001 : begin\n     chip_10 = rx_11\n     reg_4 <= fsm_7;\n   end\n   default : begin \n     data_16 <= clk_18\n     auth_14 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_15) ( start_address_2 ) == ( 6'b00x1xx ) |-> err_17 == cfg_17 && tx_16 == err_2 ; endproperty \n property name; @(posedge clk_reset_15) ( start_address_2 ) == ( 5'bxx001 ) |-> chip_10 == rx_11 && reg_4 == fsm_7 ; endproperty \n property name; ( start_address_2 ) != 6'b00x1xx && @(posedge clk_reset_15) ( start_address_2 ) != 5'bxx001  |-> data_16 == clk_18 && auth_14 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_15"
    },
    {
        "Code": "case ( control_flag_register_16 ) \n   7'b101xxx0 : begin\n     rx_15 = hw_18\n     sig_3 = auth_4\n     fsm_14 = cfg_16;\n   end\n   7'b1xxxx1x : begin\n     tx_13 <= hw_5\n     data_13 = data_1\n     fsm_1 = chip_12;\n   end\n   default : begin \n     err_9 <= chip_4\n     reg_18 <= auth_8\n     rx_17 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_20) ( control_flag_register_16 ) == ( 7'b101xxx0 ) |-> rx_15 == hw_18 && sig_3 == auth_4 && fsm_14 == cfg_16 ; endproperty \n property name; @(posedge clk_in_20) ( control_flag_register_16 ) == ( 7'b1xxxx1x ) |-> tx_13 == hw_5 && data_13 == data_1 && fsm_1 == chip_12 ; endproperty \n property name; ( control_flag_register_16 ) != 7'b101xxx0 && @(posedge clk_in_20) ( control_flag_register_16 ) != 7'b1xxxx1x  |-> err_9 == chip_4 && reg_18 == auth_8 && rx_17 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_20"
    },
    {
        "Code": "case ( control_input_status_14 ) \n   6'b1x0001 : begin\n     fsm_12 <= core_4\n     tx_2 <= reg_1\n     reg_15 = chip_5;\n   end\n   7'b00x111x : begin\n     rst_11 <= err_11\n     err_19 <= tx_6\n     err_8 = err_13;\n   end\n   default : begin \n     rx_7 <= rst_16\n     reg_20 = data_19\n     rx_13 <= auth_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_12) ( control_input_status_14 ) == ( 6'b1x0001 ) |-> fsm_12 == core_4 && tx_2 == reg_1 && reg_15 == chip_5 ; endproperty \n property name; @(posedge bus_clock_12) ( control_input_status_14 ) == ( 7'b00x111x ) |-> rst_11 == err_11 && err_19 == tx_6 && err_8 == err_13 ; endproperty \n property name; ( control_input_status_14 ) != 6'b1x0001 && @(posedge bus_clock_12) ( control_input_status_14 ) != 7'b00x111x  |-> rx_7 == rst_16 && reg_20 == data_19 && rx_13 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "case ( write_complete_18 ) \n   7'bxx1111x : begin\n     reg_11 <= auth_3\n     rx_13 <= auth_16\n     chip_14 <= core_18;\n   end\n   5'b1010x : begin\n     auth_9 = chip_16\n     cfg_14 <= rx_9\n     core_15 = fsm_6;\n   end\n   default : begin \n     clk_10 = chip_18\n     auth_16 <= rst_18\n     data_3 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( write_complete_18 ) == ( 7'bxx1111x ) |-> reg_11 == auth_3 && rx_13 == auth_16 && chip_14 == core_18 ; endproperty \n property name; @(posedge clock_div_12) ( write_complete_18 ) == ( 5'b1010x ) |-> auth_9 == chip_16 && cfg_14 == rx_9 && core_15 == fsm_6 ; endproperty \n property name; ( write_complete_18 ) != 7'bxx1111x && @(posedge clock_div_12) ( write_complete_18 ) != 5'b1010x  |-> clk_10 == chip_18 && auth_16 == rst_18 && data_3 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   6'b1xxx10 : begin\n     rst_2 <= chip_9\n     clk_18 <= data_17;\n   end\n   default : begin \n     sig_7 = auth_11\n     rx_15 <= rx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_17) ( interrupt_request_20 ) == ( 6'b1xxx10 ) |-> rst_2 == chip_9 && clk_18 == data_17 ; endproperty \n property name; @(negedge clock_div_17) ( interrupt_request_20 ) != 6'b1xxx10  |-> sig_7 == auth_11 && rx_15 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_17"
    },
    {
        "Code": "case ( control_register_status_8 ) \n   7'b11xxx0x : begin\n     rst_16 <= cfg_3\n     chip_20 <= data_2;\n   end\n   7'h7e : begin\n     hw_18 <= core_9\n     sig_10 = rx_9;\n   end\n   default : begin \n     clk_4 = rst_3\n     tx_10 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( control_register_status_8 ) == ( 7'b11xxx0x ) |-> rst_16 == cfg_3 && chip_20 == data_2 ; endproperty \n property name; @(posedge clock_div_12) ( control_register_status_8 ) == ( 7'h7e ) |-> hw_18 == core_9 && sig_10 == rx_9 ; endproperty \n property name; ( control_register_status_8 ) != 7'b11xxx0x && @(posedge clock_div_12) ( control_register_status_8 ) != 7'h7e  |-> clk_4 == rst_3 && tx_10 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   6'b1xx1xx : begin\n     sig_20 <= data_3\n     sig_7 <= rst_18;\n   end\n   7'b0010000 : begin\n     tx_5 <= rst_11\n     core_9 <= hw_1;\n   end\n   7'h6a : begin\n     fsm_19 <= sig_17\n     rx_14 <= fsm_16;\n   end\n   default : begin \n     clk_8 = cfg_2\n     rst_10 <= err_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_20) ( data_control_status_2 ) == ( 6'b1xx1xx ) |-> sig_20 == data_3 && sig_7 == rst_18 ; endproperty \n property name; @(posedge clk_enable_20) ( data_control_status_2 ) == ( 7'b0010000 ) |-> tx_5 == rst_11 && core_9 == hw_1 ; endproperty \n property name; @(posedge clk_enable_20) ( data_control_status_2 ) == ( 7'h6a ) |-> fsm_19 == sig_17 && rx_14 == fsm_16 ; endproperty \n property name; ( data_control_status_2 ) != 6'b1xx1xx && ( data_control_status_2 ) != 7'b0010000 && @(posedge clk_enable_20) ( data_control_status_2 ) != 7'h6a  |-> clk_8 == cfg_2 && rst_10 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "case ( control_valid_4 ) \n   7'h6 : begin\n     rx_13 = rx_15\n     auth_3 = err_4;\n   end\n   default : begin \n     core_3 = reg_13\n     tx_5 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( control_valid_4 ) == ( 7'h6 ) |-> rx_13 == rx_15 && auth_3 == err_4 ; endproperty \n property name; @(posedge mem_clock_14) ( control_valid_4 ) != 7'h6  |-> core_3 == reg_13 && tx_5 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( instruction_6 ) \n   4'bxx1x : begin\n     tx_9 <= cfg_10\n     sig_16 <= chip_4\n     hw_11 = sig_17;\n   end\n   4'b01x0 : begin\n     core_6 <= rst_8\n     reg_12 = sig_13\n     hw_18 = err_3;\n   end\n   default : begin \n     fsm_20 <= hw_13\n     reg_5 <= clk_20\n     clk_15 = clk_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_17) ( instruction_6 ) == ( 4'bxx1x ) |-> tx_9 == cfg_10 && sig_16 == chip_4 && hw_11 == sig_17 ; endproperty \n property name; @(negedge async_clk_17) ( instruction_6 ) == ( 4'b01x0 ) |-> core_6 == rst_8 && reg_12 == sig_13 && hw_18 == err_3 ; endproperty \n property name; ( instruction_6 ) != 4'bxx1x && @(negedge async_clk_17) ( instruction_6 ) != 4'b01x0  |-> fsm_20 == hw_13 && reg_5 == clk_20 && clk_15 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_17"
    },
    {
        "Code": "case ( flag_control_status_17 ) \n   6'b110100 : begin\n     clk_14 <= cfg_15\n     sig_20 <= sig_14\n     tx_8 <= err_8;\n   end\n   7'b1101xx0 : begin\n     sig_13 = rx_11\n     tx_18 <= rst_19\n     sig_5 = rx_12;\n   end\n   default : begin \n     reg_12 <= tx_11\n     fsm_15 = core_20\n     data_1 <= err_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_18) ( flag_control_status_17 ) == ( 6'b110100 ) |-> clk_14 == cfg_15 && sig_20 == sig_14 && tx_8 == err_8 ; endproperty \n property name; @(posedge clk_enable_18) ( flag_control_status_17 ) == ( 7'b1101xx0 ) |-> sig_13 == rx_11 && tx_18 == rst_19 && sig_5 == rx_12 ; endproperty \n property name; ( flag_control_status_17 ) != 6'b110100 && @(posedge clk_enable_18) ( flag_control_status_17 ) != 7'b1101xx0  |-> reg_12 == tx_11 && fsm_15 == core_20 && data_1 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "case ( flag_control_9 ) \n   7'h41 : begin\n     clk_12 <= cfg_3\n     hw_14 = data_2\n     err_9 = reg_7;\n   end\n   5'bx1000 : begin\n     tx_19 = data_3\n     fsm_11 = err_6\n     reg_19 <= tx_9;\n   end\n   default : begin \n     sig_19 = hw_3\n     sig_16 <= sig_2\n     rst_4 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_13) ( flag_control_9 ) == ( 7'h41 ) |-> clk_12 == cfg_3 && hw_14 == data_2 && err_9 == reg_7 ; endproperty \n property name; @(negedge clock_source_13) ( flag_control_9 ) == ( 5'bx1000 ) |-> tx_19 == data_3 && fsm_11 == err_6 && reg_19 == tx_9 ; endproperty \n property name; ( flag_control_9 ) != 7'h41 && @(negedge clock_source_13) ( flag_control_9 ) != 5'bx1000  |-> sig_19 == hw_3 && sig_16 == sig_2 && rst_4 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "case ( control_input_18 ) \n   4'b011x : begin\n     sig_9 = rst_8\n     err_15 = data_6\n     clk_11 = chip_12;\n   end\n   default : begin \n     rst_17 <= err_12\n     err_20 = err_20\n     chip_16 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( control_input_18 ) == ( 4'b011x ) |-> sig_9 == rst_8 && err_15 == data_6 && clk_11 == chip_12 ; endproperty \n property name; @(negedge clk_signal_2) ( control_input_18 ) != 4'b011x  |-> rst_17 == err_12 && err_20 == err_20 && chip_16 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( output_register_20 ) \n   7'b010110x : begin\n     core_6 = core_1\n     core_10 <= cfg_12\n     rx_1 <= sig_2;\n   end\n   7'b011x1x1 : begin\n     rst_15 = tx_3\n     core_11 <= clk_6\n     rst_11 <= cfg_7;\n   end\n   7'b11x0111 : begin\n     fsm_18 <= sig_11\n     rst_20 = tx_1\n     clk_9 = rst_7;\n   end\n   default : begin \n     data_11 = auth_2\n     auth_20 = data_15\n     auth_12 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_19) ( output_register_20 ) == ( 7'b010110x ) |-> core_6 == core_1 && core_10 == cfg_12 && rx_1 == sig_2 ; endproperty \n property name; @(negedge fast_clk_19) ( output_register_20 ) == ( 7'b011x1x1 ) |-> rst_15 == tx_3 && core_11 == clk_6 && rst_11 == cfg_7 ; endproperty \n property name; @(negedge fast_clk_19) ( output_register_20 ) == ( 7'b11x0111 ) |-> fsm_18 == sig_11 && rst_20 == tx_1 && clk_9 == rst_7 ; endproperty \n property name; ( output_register_20 ) != 7'b010110x && ( output_register_20 ) != 7'b011x1x1 && @(negedge fast_clk_19) ( output_register_20 ) != 7'b11x0111  |-> data_11 == auth_2 && auth_20 == data_15 && auth_12 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "case ( data_control_2 ) \n   5'b00001 : begin\n     rst_18 <= hw_5\n     hw_3 = fsm_13\n     rst_7 <= cfg_16;\n   end\n   default : begin \n     cfg_18 = clk_14\n     chip_6 <= data_11\n     fsm_7 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_14) ( data_control_2 ) == ( 5'b00001 ) |-> rst_18 == hw_5 && hw_3 == fsm_13 && rst_7 == cfg_16 ; endproperty \n property name; @(posedge clk_signal_14) ( data_control_2 ) != 5'b00001  |-> cfg_18 == clk_14 && chip_6 == data_11 && fsm_7 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "case ( command_word_13 ) \n   7'b00x11x0 : begin\n     tx_3 = reg_5\n     core_15 = err_2;\n   end\n   5'b100xx : begin\n     tx_16 = chip_20\n     err_3 = auth_7;\n   end\n   4'bx01x : begin\n     data_4 = cfg_9\n     chip_18 = fsm_13;\n   end\n   default : begin \n     clk_18 <= data_14\n     fsm_2 = cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_9) ( command_word_13 ) == ( 7'b00x11x0 ) |-> tx_3 == reg_5 && core_15 == err_2 ; endproperty \n property name; @(negedge clk_signal_9) ( command_word_13 ) == ( 5'b100xx ) |-> tx_16 == chip_20 && err_3 == auth_7 ; endproperty \n property name; @(negedge clk_signal_9) ( command_word_13 ) == ( 4'bx01x ) |-> data_4 == cfg_9 && chip_18 == fsm_13 ; endproperty \n property name; ( command_word_13 ) != 7'b00x11x0 && ( command_word_13 ) != 5'b100xx && @(negedge clk_signal_9) ( command_word_13 ) != 4'bx01x  |-> clk_18 == data_14 && fsm_2 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "case ( status_register_3 ) \n   7'b1xx0011 : begin\n     reg_3 <= clk_13\n     data_12 = reg_19;\n   end\n   7'h2a : begin\n     tx_16 = cfg_20\n     auth_4 <= hw_11;\n   end\n   default : begin \n     data_19 <= chip_4\n     tx_19 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( status_register_3 ) == ( 7'b1xx0011 ) |-> reg_3 == clk_13 && data_12 == reg_19 ; endproperty \n property name; @(posedge pll_clk_9) ( status_register_3 ) == ( 7'h2a ) |-> tx_16 == cfg_20 && auth_4 == hw_11 ; endproperty \n property name; ( status_register_3 ) != 7'b1xx0011 && @(posedge pll_clk_9) ( status_register_3 ) != 7'h2a  |-> data_19 == chip_4 && tx_19 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( status_output_19 ) \n   4'h1 : begin\n     core_4 = core_15\n     cfg_18 <= hw_10;\n   end\n   6'b100xx1 : begin\n     clk_4 <= err_19\n     rx_4 <= cfg_9;\n   end\n   6'bx1001x : begin\n     rx_16 <= rx_20\n     sig_15 <= core_11;\n   end\n   default : begin \n     sig_2 <= core_16\n     err_20 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( status_output_19 ) == ( 4'h1 ) |-> core_4 == core_15 && cfg_18 == hw_10 ; endproperty \n property name; @(posedge main_clk_7) ( status_output_19 ) == ( 6'b100xx1 ) |-> clk_4 == err_19 && rx_4 == cfg_9 ; endproperty \n property name; @(posedge main_clk_7) ( status_output_19 ) == ( 6'bx1001x ) |-> rx_16 == rx_20 && sig_15 == core_11 ; endproperty \n property name; ( status_output_19 ) != 4'h1 && ( status_output_19 ) != 6'b100xx1 && @(posedge main_clk_7) ( status_output_19 ) != 6'bx1001x  |-> sig_2 == core_16 && err_20 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( data_control_status_5 ) \n   fsm_14 : begin\n     hw_7 <= rx_18\n     tx_12 <= chip_18;\n   end\n   7'b1011001 : begin\n     sig_7 <= core_20\n     reg_16 <= sig_12;\n   end\n   default : begin \n     reg_3 = auth_20\n     chip_13 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_13) ( data_control_status_5 ) == ( fsm_14 ) |-> hw_7 == rx_18 && tx_12 == chip_18 ; endproperty \n property name; @(negedge cpu_clock_13) ( data_control_status_5 ) == ( 7'b1011001 ) |-> sig_7 == core_20 && reg_16 == sig_12 ; endproperty \n property name; ( data_control_status_5 ) != fsm_14 && @(negedge cpu_clock_13) ( data_control_status_5 ) != 7'b1011001  |-> reg_3 == auth_20 && chip_13 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "case ( instruction_register_13 ) \n   6'bx01x10 : begin\n     data_2 <= core_18\n     core_5 <= chip_11\n     cfg_19 <= cfg_7;\n   end\n   default : begin \n     sig_14 <= chip_12\n     cfg_8 = sig_8\n     hw_18 <= auth_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( instruction_register_13 ) == ( 6'bx01x10 ) |-> data_2 == core_18 && core_5 == chip_11 && cfg_19 == cfg_7 ; endproperty \n property name; @(posedge clk_signal_2) ( instruction_register_13 ) != 6'bx01x10  |-> sig_14 == chip_12 && cfg_8 == sig_8 && hw_18 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( instruction_buffer_10 ) \n   7'b0xxxxxx : begin\n     err_12 = data_7\n     tx_5 = rst_13;\n   end\n   7'bx101010 : begin\n     data_8 = chip_11\n     hw_20 <= chip_18;\n   end\n   7'b1001x00 : begin\n     rx_13 = chip_7\n     rst_11 = auth_9;\n   end\n   default : begin \n     data_5 <= cfg_3\n     core_1 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( instruction_buffer_10 ) == ( 7'b0xxxxxx ) |-> err_12 == data_7 && tx_5 == rst_13 ; endproperty \n property name; @(negedge clk_gen_4) ( instruction_buffer_10 ) == ( 7'bx101010 ) |-> data_8 == chip_11 && hw_20 == chip_18 ; endproperty \n property name; @(negedge clk_gen_4) ( instruction_buffer_10 ) == ( 7'b1001x00 ) |-> rx_13 == chip_7 && rst_11 == auth_9 ; endproperty \n property name; ( instruction_buffer_10 ) != 7'b0xxxxxx && ( instruction_buffer_10 ) != 7'bx101010 && @(negedge clk_gen_4) ( instruction_buffer_10 ) != 7'b1001x00  |-> data_5 == cfg_3 && core_1 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( status_output_6 ) \n   5'bx1x10 : begin\n     core_12 <= hw_1\n     rx_5 <= rst_10\n     core_14 <= core_9;\n   end\n   5'bx0110 : begin\n     reg_6 = err_20\n     hw_11 <= rx_16\n     rst_17 = chip_8;\n   end\n   7'bx0xxxxx : begin\n     reg_2 <= tx_18\n     reg_11 = tx_19\n     hw_18 <= clk_7;\n   end\n   default : begin \n     rst_16 = reg_17\n     err_7 = core_3\n     reg_16 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_17) ( status_output_6 ) == ( 5'bx1x10 ) |-> core_12 == hw_1 && rx_5 == rst_10 && core_14 == core_9 ; endproperty \n property name; @(posedge core_clock_17) ( status_output_6 ) == ( 5'bx0110 ) |-> reg_6 == err_20 && hw_11 == rx_16 && rst_17 == chip_8 ; endproperty \n property name; @(posedge core_clock_17) ( status_output_6 ) == ( 7'bx0xxxxx ) |-> reg_2 == tx_18 && reg_11 == tx_19 && hw_18 == clk_7 ; endproperty \n property name; ( status_output_6 ) != 5'bx1x10 && ( status_output_6 ) != 5'bx0110 && @(posedge core_clock_17) ( status_output_6 ) != 7'bx0xxxxx  |-> rst_16 == reg_17 && err_7 == core_3 && reg_16 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_17"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   7'bxx0001x : begin\n     auth_1 <= sig_12\n     hw_8 <= tx_14;\n   end\n   default : begin \n     tx_2 <= hw_14\n     rx_19 = clk_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_15) ( status_output_buffer_12 ) == ( 7'bxx0001x ) |-> auth_1 == sig_12 && hw_8 == tx_14 ; endproperty \n property name; @(negedge cpu_clock_15) ( status_output_buffer_12 ) != 7'bxx0001x  |-> tx_2 == hw_14 && rx_19 == clk_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_15"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   rx_9 : begin\n     data_4 <= cfg_10\n     clk_18 = chip_5;\n   end\n   5'b10010 : begin\n     clk_5 <= err_3\n     hw_6 <= err_12;\n   end\n   6'hf : begin\n     cfg_19 <= tx_19\n     rx_1 = rst_14;\n   end\n   default : begin \n     err_12 <= cfg_2\n     fsm_18 = cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_15) ( control_register_status_6 ) == ( rx_9 ) |-> data_4 == cfg_10 && clk_18 == chip_5 ; endproperty \n property name; @(negedge clk_signal_15) ( control_register_status_6 ) == ( 5'b10010 ) |-> clk_5 == err_3 && hw_6 == err_12 ; endproperty \n property name; @(negedge clk_signal_15) ( control_register_status_6 ) == ( 6'hf ) |-> cfg_19 == tx_19 && rx_1 == rst_14 ; endproperty \n property name; ( control_register_status_6 ) != rx_9 && ( control_register_status_6 ) != 5'b10010 && @(negedge clk_signal_15) ( control_register_status_6 ) != 6'hf  |-> err_12 == cfg_2 && fsm_18 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_15"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   7'bx01xx0x : begin\n     err_6 <= reg_5\n     rx_16 = sig_8;\n   end\n   default : begin \n     chip_1 <= rx_6\n     core_10 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( busy_signal_8 ) == ( 7'bx01xx0x ) |-> err_6 == reg_5 && rx_16 == sig_8 ; endproperty \n property name; @(posedge clk_in_2) ( busy_signal_8 ) != 7'bx01xx0x  |-> chip_1 == rx_6 && core_10 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( start_bit_9 ) \n   7'bx1xx1xx : begin\n     err_14 <= core_20\n     auth_4 = tx_18;\n   end\n   6'b100x0x : begin\n     fsm_20 = rst_4\n     clk_12 <= tx_17;\n   end\n   default : begin \n     err_9 <= reg_15\n     reg_2 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( start_bit_9 ) == ( 7'bx1xx1xx ) |-> err_14 == core_20 && auth_4 == tx_18 ; endproperty \n property name; @(posedge main_clk_14) ( start_bit_9 ) == ( 6'b100x0x ) |-> fsm_20 == rst_4 && clk_12 == tx_17 ; endproperty \n property name; ( start_bit_9 ) != 7'bx1xx1xx && @(posedge main_clk_14) ( start_bit_9 ) != 6'b100x0x  |-> err_9 == reg_15 && reg_2 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   7'h3f : begin\n     tx_12 = rst_12\n     clk_12 <= cfg_15;\n   end\n   7'b0x0x1x1 : begin\n     hw_3 <= sig_10\n     fsm_8 = sig_8;\n   end\n   7'h14 : begin\n     cfg_13 <= reg_12\n     rst_4 <= err_19;\n   end\n   default : begin \n     cfg_14 = core_16\n     fsm_5 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( transfer_complete_2 ) == ( 7'h3f ) |-> tx_12 == rst_12 && clk_12 == cfg_15 ; endproperty \n property name; @(posedge bus_clock_8) ( transfer_complete_2 ) == ( 7'b0x0x1x1 ) |-> hw_3 == sig_10 && fsm_8 == sig_8 ; endproperty \n property name; @(posedge bus_clock_8) ( transfer_complete_2 ) == ( 7'h14 ) |-> cfg_13 == reg_12 && rst_4 == err_19 ; endproperty \n property name; ( transfer_complete_2 ) != 7'h3f && ( transfer_complete_2 ) != 7'b0x0x1x1 && @(posedge bus_clock_8) ( transfer_complete_2 ) != 7'h14  |-> cfg_14 == core_16 && fsm_5 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( input_ready_13 ) \n   7'b11x1x00 : begin\n     err_15 = fsm_11\n     rx_7 <= fsm_15\n     fsm_6 <= core_13;\n   end\n   7'b0xxx001 : begin\n     cfg_11 <= reg_15\n     data_9 = core_5\n     rx_14 <= err_8;\n   end\n   7'b1x01xx1 : begin\n     reg_19 <= fsm_14\n     clk_9 = cfg_10\n     rst_18 <= fsm_18;\n   end\n   default : begin \n     cfg_5 <= cfg_13\n     data_1 = rx_11\n     cfg_2 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_17) ( input_ready_13 ) == ( 7'b11x1x00 ) |-> err_15 == fsm_11 && rx_7 == fsm_15 && fsm_6 == core_13 ; endproperty \n property name; @(negedge pll_clk_17) ( input_ready_13 ) == ( 7'b0xxx001 ) |-> cfg_11 == reg_15 && data_9 == core_5 && rx_14 == err_8 ; endproperty \n property name; @(negedge pll_clk_17) ( input_ready_13 ) == ( 7'b1x01xx1 ) |-> reg_19 == fsm_14 && clk_9 == cfg_10 && rst_18 == fsm_18 ; endproperty \n property name; ( input_ready_13 ) != 7'b11x1x00 && ( input_ready_13 ) != 7'b0xxx001 && @(negedge pll_clk_17) ( input_ready_13 ) != 7'b1x01xx1  |-> cfg_5 == cfg_13 && data_1 == rx_11 && cfg_2 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_17"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'h21 : begin\n     reg_3 <= cfg_6\n     cfg_16 <= core_12;\n   end\n   3'b0x1 : begin\n     auth_6 = sig_12\n     cfg_8 = sig_3;\n   end\n   default : begin \n     tx_9 <= chip_18\n     rx_5 = cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_19) ( flag_control_16 ) == ( 7'h21 ) |-> reg_3 == cfg_6 && cfg_16 == core_12 ; endproperty \n property name; @(negedge core_clock_19) ( flag_control_16 ) == ( 3'b0x1 ) |-> auth_6 == sig_12 && cfg_8 == sig_3 ; endproperty \n property name; ( flag_control_16 ) != 7'h21 && @(negedge core_clock_19) ( flag_control_16 ) != 3'b0x1  |-> tx_9 == chip_18 && rx_5 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "case ( input_buffer_18 ) \n   7'b00x0001 : begin\n     rx_6 = rx_2\n     clk_11 <= reg_11\n     sig_11 <= clk_17;\n   end\n   7'bxxx11xx : begin\n     core_7 = chip_9\n     sig_17 <= tx_8\n     cfg_7 <= tx_11;\n   end\n   default : begin \n     clk_20 <= chip_3\n     sig_14 <= tx_17\n     data_2 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_14) ( input_buffer_18 ) == ( 7'b00x0001 ) |-> rx_6 == rx_2 && clk_11 == reg_11 && sig_11 == clk_17 ; endproperty \n property name; @(negedge fast_clk_14) ( input_buffer_18 ) == ( 7'bxxx11xx ) |-> core_7 == chip_9 && sig_17 == tx_8 && cfg_7 == tx_11 ; endproperty \n property name; ( input_buffer_18 ) != 7'b00x0001 && @(negedge fast_clk_14) ( input_buffer_18 ) != 7'bxxx11xx  |-> clk_20 == chip_3 && sig_14 == tx_17 && data_2 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "case ( status_register_8 ) \n   4'bxxxx : begin\n     auth_7 <= rst_10\n     hw_14 <= cfg_11\n     core_17 <= cfg_3;\n   end\n   7'b10x011x : begin\n     auth_18 = data_20\n     tx_17 <= cfg_2\n     data_19 <= rx_10;\n   end\n   7'h3a : begin\n     reg_19 <= hw_3\n     clk_10 <= cfg_4\n     tx_18 <= err_6;\n   end\n   default : begin \n     rx_8 <= tx_2\n     tx_2 <= rx_20\n     reg_3 <= hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( status_register_8 ) == ( 4'bxxxx ) |-> auth_7 == rst_10 && hw_14 == cfg_11 && core_17 == cfg_3 ; endproperty \n property name; @(negedge mem_clock_4) ( status_register_8 ) == ( 7'b10x011x ) |-> auth_18 == data_20 && tx_17 == cfg_2 && data_19 == rx_10 ; endproperty \n property name; @(negedge mem_clock_4) ( status_register_8 ) == ( 7'h3a ) |-> reg_19 == hw_3 && clk_10 == cfg_4 && tx_18 == err_6 ; endproperty \n property name; ( status_register_8 ) != 4'bxxxx && ( status_register_8 ) != 7'b10x011x && @(negedge mem_clock_4) ( status_register_8 ) != 7'h3a  |-> rx_8 == tx_2 && tx_2 == rx_20 && reg_3 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( input_buffer_20 ) \n   4'b011x : begin\n     reg_10 = cfg_2\n     rx_1 <= chip_20;\n   end\n   5'hc : begin\n     auth_8 = auth_19\n     data_10 <= reg_9;\n   end\n   6'bx1001x : begin\n     clk_5 <= data_15\n     hw_5 <= cfg_19;\n   end\n   default : begin \n     hw_18 = cfg_14\n     rx_17 = core_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_10) ( input_buffer_20 ) == ( 4'b011x ) |-> reg_10 == cfg_2 && rx_1 == chip_20 ; endproperty \n property name; @(negedge clk_enable_10) ( input_buffer_20 ) == ( 5'hc ) |-> auth_8 == auth_19 && data_10 == reg_9 ; endproperty \n property name; @(negedge clk_enable_10) ( input_buffer_20 ) == ( 6'bx1001x ) |-> clk_5 == data_15 && hw_5 == cfg_19 ; endproperty \n property name; ( input_buffer_20 ) != 4'b011x && ( input_buffer_20 ) != 5'hc && @(negedge clk_enable_10) ( input_buffer_20 ) != 6'bx1001x  |-> hw_18 == cfg_14 && rx_17 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_10"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   7'bxx1x1xx : begin\n     fsm_12 <= core_1\n     hw_6 = rx_2;\n   end\n   7'b0010110 : begin\n     err_19 = reg_5\n     clk_8 = data_1;\n   end\n   default : begin \n     sig_11 = rst_14\n     cfg_7 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_5) ( output_register_status_15 ) == ( 7'bxx1x1xx ) |-> fsm_12 == core_1 && hw_6 == rx_2 ; endproperty \n property name; @(posedge main_clk_5) ( output_register_status_15 ) == ( 7'b0010110 ) |-> err_19 == reg_5 && clk_8 == data_1 ; endproperty \n property name; ( output_register_status_15 ) != 7'bxx1x1xx && @(posedge main_clk_5) ( output_register_status_15 ) != 7'b0010110  |-> sig_11 == rst_14 && cfg_7 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "case ( data_status_register_6 ) \n   7'b1x01x10 : begin\n     core_18 <= clk_6\n     data_15 = rst_3\n     reg_20 <= cfg_8;\n   end\n   default : begin \n     clk_2 <= fsm_1\n     clk_3 = rst_1\n     core_2 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_14) ( data_status_register_6 ) == ( 7'b1x01x10 ) |-> core_18 == clk_6 && data_15 == rst_3 && reg_20 == cfg_8 ; endproperty \n property name; @(posedge fast_clk_14) ( data_status_register_6 ) != 7'b1x01x10  |-> clk_2 == fsm_1 && clk_3 == rst_1 && core_2 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_14"
    },
    {
        "Code": "case ( input_buffer_1 ) \n   5'b00100 : begin\n     chip_17 <= sig_7\n     chip_16 = sig_3\n     tx_12 = data_17;\n   end\n   default : begin \n     sig_1 <= rx_1\n     reg_15 <= core_13\n     chip_9 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_12) ( input_buffer_1 ) == ( 5'b00100 ) |-> chip_17 == sig_7 && chip_16 == sig_3 && tx_12 == data_17 ; endproperty \n property name; @(negedge clock_source_12) ( input_buffer_1 ) != 5'b00100  |-> sig_1 == rx_1 && reg_15 == core_13 && chip_9 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "case ( write_complete_2 ) \n   6'bx01011 : begin\n     auth_8 <= chip_19\n     fsm_18 <= data_5;\n   end\n   5'b10x11 : begin\n     clk_13 = err_15\n     rst_4 = hw_9;\n   end\n   default : begin \n     fsm_20 <= err_18\n     hw_13 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_1) ( write_complete_2 ) == ( 6'bx01011 ) |-> auth_8 == chip_19 && fsm_18 == data_5 ; endproperty \n property name; @(negedge clk_reset_1) ( write_complete_2 ) == ( 5'b10x11 ) |-> clk_13 == err_15 && rst_4 == hw_9 ; endproperty \n property name; ( write_complete_2 ) != 6'bx01011 && @(negedge clk_reset_1) ( write_complete_2 ) != 5'b10x11  |-> fsm_20 == err_18 && hw_13 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_1"
    },
    {
        "Code": "case ( output_control_3 ) \n   fsm_2 : begin\n     chip_8 = clk_15\n     err_13 = auth_2;\n   end\n   default : begin \n     rx_13 = reg_10\n     sig_2 = fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( output_control_3 ) == ( fsm_2 ) |-> chip_8 == clk_15 && err_13 == auth_2 ; endproperty \n property name; @(negedge ref_clk_16) ( output_control_3 ) != fsm_2  |-> rx_13 == reg_10 && sig_2 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'bxxxxx01 : begin\n     cfg_4 = hw_13\n     auth_2 = rst_2;\n   end\n   7'b1xxx1xx : begin\n     data_12 <= rx_14\n     tx_19 <= fsm_16;\n   end\n   default : begin \n     sig_18 = core_16\n     clk_15 = data_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_5) ( interrupt_control_status_17 ) == ( 7'bxxxxx01 ) |-> cfg_4 == hw_13 && auth_2 == rst_2 ; endproperty \n property name; @(negedge clk_enable_5) ( interrupt_control_status_17 ) == ( 7'b1xxx1xx ) |-> data_12 == rx_14 && tx_19 == fsm_16 ; endproperty \n property name; ( interrupt_control_status_17 ) != 7'bxxxxx01 && @(negedge clk_enable_5) ( interrupt_control_status_17 ) != 7'b1xxx1xx  |-> sig_18 == core_16 && clk_15 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "case ( status_output_3 ) \n   7'h69 : begin\n     err_12 <= fsm_10\n     err_13 = err_8;\n   end\n   7'b1001010 : begin\n     sig_20 <= chip_5\n     sig_10 <= core_10;\n   end\n   7'b10xx1x0 : begin\n     sig_1 <= hw_2\n     data_18 = clk_3;\n   end\n   default : begin \n     hw_17 <= tx_2\n     clk_7 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_11) ( status_output_3 ) == ( 7'h69 ) |-> err_12 == fsm_10 && err_13 == err_8 ; endproperty \n property name; @(posedge core_clock_11) ( status_output_3 ) == ( 7'b1001010 ) |-> sig_20 == chip_5 && sig_10 == core_10 ; endproperty \n property name; @(posedge core_clock_11) ( status_output_3 ) == ( 7'b10xx1x0 ) |-> sig_1 == hw_2 && data_18 == clk_3 ; endproperty \n property name; ( status_output_3 ) != 7'h69 && ( status_output_3 ) != 7'b1001010 && @(posedge core_clock_11) ( status_output_3 ) != 7'b10xx1x0  |-> hw_17 == tx_2 && clk_7 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "case ( output_control_15 ) \n   6'h3e : begin\n     reg_10 = data_16\n     rst_4 = data_8;\n   end\n   7'b10xx010 : begin\n     clk_11 <= reg_8\n     clk_3 <= data_9;\n   end\n   default : begin \n     core_3 = chip_10\n     cfg_17 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( output_control_15 ) == ( 6'h3e ) |-> reg_10 == data_16 && rst_4 == data_8 ; endproperty \n property name; @(posedge clock_div_14) ( output_control_15 ) == ( 7'b10xx010 ) |-> clk_11 == reg_8 && clk_3 == data_9 ; endproperty \n property name; ( output_control_15 ) != 6'h3e && @(posedge clock_div_14) ( output_control_15 ) != 7'b10xx010  |-> core_3 == chip_10 && cfg_17 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( flag_control_status_17 ) \n   2'h0 : begin\n     hw_4 = sig_15\n     clk_7 <= reg_7;\n   end\n   default : begin \n     hw_12 = rst_14\n     core_16 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( flag_control_status_17 ) == ( 2'h0 ) |-> hw_4 == sig_15 && clk_7 == reg_7 ; endproperty \n property name; @(negedge clk_enable_18) ( flag_control_status_17 ) != 2'h0  |-> hw_12 == rst_14 && core_16 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( write_enable_9 ) \n   7'bxxxx1xx : begin\n     rst_16 <= rst_13\n     core_15 <= hw_4\n     data_15 = core_12;\n   end\n   6'b00x1xx : begin\n     core_5 = sig_12\n     rst_6 <= rst_4\n     data_18 <= rx_12;\n   end\n   7'b0101xxx : begin\n     core_20 = fsm_10\n     rst_11 <= cfg_1\n     auth_7 <= reg_10;\n   end\n   default : begin \n     hw_18 <= fsm_12\n     clk_3 <= fsm_5\n     err_18 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_8) ( write_enable_9 ) == ( 7'bxxxx1xx ) |-> rst_16 == rst_13 && core_15 == hw_4 && data_15 == core_12 ; endproperty \n property name; @(posedge clk_out_8) ( write_enable_9 ) == ( 6'b00x1xx ) |-> core_5 == sig_12 && rst_6 == rst_4 && data_18 == rx_12 ; endproperty \n property name; @(posedge clk_out_8) ( write_enable_9 ) == ( 7'b0101xxx ) |-> core_20 == fsm_10 && rst_11 == cfg_1 && auth_7 == reg_10 ; endproperty \n property name; ( write_enable_9 ) != 7'bxxxx1xx && ( write_enable_9 ) != 6'b00x1xx && @(posedge clk_out_8) ( write_enable_9 ) != 7'b0101xxx  |-> hw_18 == fsm_12 && clk_3 == fsm_5 && err_18 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "case ( flag_status_9 ) \n   7'bxxx1x0x : begin\n     sig_9 = fsm_7\n     tx_13 <= sig_20\n     err_20 = core_18;\n   end\n   5'h11 : begin\n     sig_15 <= cfg_8\n     chip_13 <= hw_10\n     reg_20 = auth_2;\n   end\n   7'b1011xxx : begin\n     auth_4 = sig_4\n     cfg_17 = data_5\n     tx_10 = err_12;\n   end\n   default : begin \n     reg_17 <= err_13\n     hw_1 <= clk_10\n     fsm_18 = clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_15) ( flag_status_9 ) == ( 7'bxxx1x0x ) |-> sig_9 == fsm_7 && tx_13 == sig_20 && err_20 == core_18 ; endproperty \n property name; @(negedge clk_signal_15) ( flag_status_9 ) == ( 5'h11 ) |-> sig_15 == cfg_8 && chip_13 == hw_10 && reg_20 == auth_2 ; endproperty \n property name; @(negedge clk_signal_15) ( flag_status_9 ) == ( 7'b1011xxx ) |-> auth_4 == sig_4 && cfg_17 == data_5 && tx_10 == err_12 ; endproperty \n property name; ( flag_status_9 ) != 7'bxxx1x0x && ( flag_status_9 ) != 5'h11 && @(negedge clk_signal_15) ( flag_status_9 ) != 7'b1011xxx  |-> reg_17 == err_13 && hw_1 == clk_10 && fsm_18 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_15"
    },
    {
        "Code": "case ( interrupt_enable_15 ) \n   4'b0x10 : begin\n     data_19 <= rst_5\n     rst_20 <= rx_4\n     cfg_18 <= err_20;\n   end\n   7'b101111x : begin\n     clk_6 = chip_8\n     auth_16 = rst_1\n     sig_20 <= chip_10;\n   end\n   6'b100100 : begin\n     sig_2 = rx_13\n     rst_7 <= auth_5\n     hw_8 = fsm_14;\n   end\n   default : begin \n     fsm_20 <= rx_2\n     cfg_5 = cfg_10\n     rst_14 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_8) ( interrupt_enable_15 ) == ( 4'b0x10 ) |-> data_19 == rst_5 && rst_20 == rx_4 && cfg_18 == err_20 ; endproperty \n property name; @(negedge bus_clock_8) ( interrupt_enable_15 ) == ( 7'b101111x ) |-> clk_6 == chip_8 && auth_16 == rst_1 && sig_20 == chip_10 ; endproperty \n property name; @(negedge bus_clock_8) ( interrupt_enable_15 ) == ( 6'b100100 ) |-> sig_2 == rx_13 && rst_7 == auth_5 && hw_8 == fsm_14 ; endproperty \n property name; ( interrupt_enable_15 ) != 4'b0x10 && ( interrupt_enable_15 ) != 7'b101111x && @(negedge bus_clock_8) ( interrupt_enable_15 ) != 6'b100100  |-> fsm_20 == rx_2 && cfg_5 == cfg_10 && rst_14 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "case ( control_status_buffer_13 ) \n   6'b0x1100 : begin\n     sig_14 = reg_6\n     chip_12 = data_17;\n   end\n   6'bx1x0xx : begin\n     reg_1 = sig_16\n     chip_20 <= auth_9;\n   end\n   default : begin \n     err_18 = data_12\n     tx_10 <= core_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_17) ( control_status_buffer_13 ) == ( 6'b0x1100 ) |-> sig_14 == reg_6 && chip_12 == data_17 ; endproperty \n property name; @(posedge main_clk_17) ( control_status_buffer_13 ) == ( 6'bx1x0xx ) |-> reg_1 == sig_16 && chip_20 == auth_9 ; endproperty \n property name; ( control_status_buffer_13 ) != 6'b0x1100 && @(posedge main_clk_17) ( control_status_buffer_13 ) != 6'bx1x0xx  |-> err_18 == data_12 && tx_10 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "case ( data_buffer_status_11 ) \n   err_6 : begin\n     cfg_18 <= chip_13\n     core_16 = clk_19;\n   end\n   5'b0x1x1 : begin\n     rx_20 <= cfg_1\n     cfg_6 = chip_9;\n   end\n   6'b01x100 : begin\n     clk_2 = clk_14\n     sig_5 <= core_14;\n   end\n   default : begin \n     sig_3 <= rst_3\n     tx_10 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_19) ( data_buffer_status_11 ) == ( err_6 ) |-> cfg_18 == chip_13 && core_16 == clk_19 ; endproperty \n property name; @(negedge clk_reset_19) ( data_buffer_status_11 ) == ( 5'b0x1x1 ) |-> rx_20 == cfg_1 && cfg_6 == chip_9 ; endproperty \n property name; @(negedge clk_reset_19) ( data_buffer_status_11 ) == ( 6'b01x100 ) |-> clk_2 == clk_14 && sig_5 == core_14 ; endproperty \n property name; ( data_buffer_status_11 ) != err_6 && ( data_buffer_status_11 ) != 5'b0x1x1 && @(negedge clk_reset_19) ( data_buffer_status_11 ) != 6'b01x100  |-> sig_3 == rst_3 && tx_10 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   7'bx0x1x0x : begin\n     reg_1 = rx_14\n     core_5 <= chip_17\n     rx_9 <= cfg_5;\n   end\n   default : begin \n     reg_12 = auth_19\n     core_16 = core_10\n     rst_3 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( output_register_status_5 ) == ( 7'bx0x1x0x ) |-> reg_1 == rx_14 && core_5 == chip_17 && rx_9 == cfg_5 ; endproperty \n property name; @(posedge clk_reset_2) ( output_register_status_5 ) != 7'bx0x1x0x  |-> reg_12 == auth_19 && core_16 == core_10 && rst_3 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( write_complete_16 ) \n   5'bxxx1x : begin\n     chip_17 <= chip_1\n     sig_18 = fsm_5;\n   end\n   default : begin \n     cfg_16 <= chip_4\n     clk_10 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( write_complete_16 ) == ( 5'bxxx1x ) |-> chip_17 == chip_1 && sig_18 == fsm_5 ; endproperty \n property name; @(posedge clock_div_7) ( write_complete_16 ) != 5'bxxx1x  |-> cfg_16 == chip_4 && clk_10 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   5'b111x0 : begin\n     rst_14 = fsm_11\n     data_9 = auth_6;\n   end\n   7'b1xx0011 : begin\n     chip_8 = rx_20\n     tx_19 = err_3;\n   end\n   6'h1 : begin\n     core_11 <= tx_18\n     tx_14 = hw_16;\n   end\n   default : begin \n     cfg_10 <= rx_10\n     cfg_10 <= tx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( input_status_register_12 ) == ( 5'b111x0 ) |-> rst_14 == fsm_11 && data_9 == auth_6 ; endproperty \n property name; @(negedge clock_div_13) ( input_status_register_12 ) == ( 7'b1xx0011 ) |-> chip_8 == rx_20 && tx_19 == err_3 ; endproperty \n property name; @(negedge clock_div_13) ( input_status_register_12 ) == ( 6'h1 ) |-> core_11 == tx_18 && tx_14 == hw_16 ; endproperty \n property name; ( input_status_register_12 ) != 5'b111x0 && ( input_status_register_12 ) != 7'b1xx0011 && @(negedge clock_div_13) ( input_status_register_12 ) != 6'h1  |-> cfg_10 == rx_10 && cfg_10 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( result_register_14 ) \n   7'bxx11110 : begin\n     core_20 = tx_7\n     err_6 <= sig_17;\n   end\n   default : begin \n     rx_9 <= clk_20\n     core_19 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_2) ( result_register_14 ) == ( 7'bxx11110 ) |-> core_20 == tx_7 && err_6 == sig_17 ; endproperty \n property name; @(negedge clock_source_2) ( result_register_14 ) != 7'bxx11110  |-> rx_9 == clk_20 && core_19 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "case ( status_register_6 ) \n   7'bxxx11xx : begin\n     sig_19 = chip_15\n     sig_10 <= hw_2;\n   end\n   6'b111010 : begin\n     tx_8 = hw_14\n     auth_10 = cfg_9;\n   end\n   7'b0xxx001 : begin\n     err_19 <= cfg_16\n     sig_17 = auth_6;\n   end\n   default : begin \n     hw_19 <= data_19\n     clk_19 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_2) ( status_register_6 ) == ( 7'bxxx11xx ) |-> sig_19 == chip_15 && sig_10 == hw_2 ; endproperty \n property name; @(negedge async_clk_2) ( status_register_6 ) == ( 6'b111010 ) |-> tx_8 == hw_14 && auth_10 == cfg_9 ; endproperty \n property name; @(negedge async_clk_2) ( status_register_6 ) == ( 7'b0xxx001 ) |-> err_19 == cfg_16 && sig_17 == auth_6 ; endproperty \n property name; ( status_register_6 ) != 7'bxxx11xx && ( status_register_6 ) != 6'b111010 && @(negedge async_clk_2) ( status_register_6 ) != 7'b0xxx001  |-> hw_19 == data_19 && clk_19 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "case ( control_word_16 ) \n   5'b1x001 : begin\n     fsm_5 = rx_3\n     sig_14 <= err_14\n     sig_3 <= fsm_3;\n   end\n   default : begin \n     hw_3 <= clk_7\n     hw_15 = rst_1\n     tx_10 <= rx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( control_word_16 ) == ( 5'b1x001 ) |-> fsm_5 == rx_3 && sig_14 == err_14 && sig_3 == fsm_3 ; endproperty \n property name; @(negedge clk_osc_15) ( control_word_16 ) != 5'b1x001  |-> hw_3 == clk_7 && hw_15 == rst_1 && tx_10 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( data_out_4 ) \n   7'bxxxx111 : begin\n     rx_20 <= data_7\n     reg_1 <= fsm_15;\n   end\n   5'b01x0x : begin\n     cfg_15 = reg_14\n     auth_3 = data_12;\n   end\n   default : begin \n     clk_14 = tx_17\n     fsm_1 = fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( data_out_4 ) == ( 7'bxxxx111 ) |-> rx_20 == data_7 && reg_1 == fsm_15 ; endproperty \n property name; @(posedge clk_osc_19) ( data_out_4 ) == ( 5'b01x0x ) |-> cfg_15 == reg_14 && auth_3 == data_12 ; endproperty \n property name; ( data_out_4 ) != 7'bxxxx111 && @(posedge clk_osc_19) ( data_out_4 ) != 5'b01x0x  |-> clk_14 == tx_17 && fsm_1 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( status_control_20 ) \n   7'b0101001 : begin\n     fsm_3 = tx_2\n     core_20 <= core_10;\n   end\n   default : begin \n     hw_10 = clk_14\n     rst_13 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_3) ( status_control_20 ) == ( 7'b0101001 ) |-> fsm_3 == tx_2 && core_20 == core_10 ; endproperty \n property name; @(negedge ref_clk_3) ( status_control_20 ) != 7'b0101001  |-> hw_10 == clk_14 && rst_13 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "case ( data_ready_8 ) \n   7'bx100100 : begin\n     sig_19 = core_7\n     data_7 = rst_9;\n   end\n   5'b10100 : begin\n     tx_7 <= rx_6\n     hw_17 = data_18;\n   end\n   default : begin \n     auth_9 <= rst_19\n     core_13 <= clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( data_ready_8 ) == ( 7'bx100100 ) |-> sig_19 == core_7 && data_7 == rst_9 ; endproperty \n property name; @(posedge clk_gen_20) ( data_ready_8 ) == ( 5'b10100 ) |-> tx_7 == rx_6 && hw_17 == data_18 ; endproperty \n property name; ( data_ready_8 ) != 7'bx100100 && @(posedge clk_gen_20) ( data_ready_8 ) != 5'b10100  |-> auth_9 == rst_19 && core_13 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'b11xx1x0 : begin\n     hw_5 <= chip_11\n     clk_15 <= chip_7;\n   end\n   7'b00xx01x : begin\n     fsm_2 <= hw_19\n     fsm_19 <= reg_7;\n   end\n   default : begin \n     tx_15 = err_10\n     err_8 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_12) ( status_output_buffer_2 ) == ( 7'b11xx1x0 ) |-> hw_5 == chip_11 && clk_15 == chip_7 ; endproperty \n property name; @(negedge clock_source_12) ( status_output_buffer_2 ) == ( 7'b00xx01x ) |-> fsm_2 == hw_19 && fsm_19 == reg_7 ; endproperty \n property name; ( status_output_buffer_2 ) != 7'b11xx1x0 && @(negedge clock_source_12) ( status_output_buffer_2 ) != 7'b00xx01x  |-> tx_15 == err_10 && err_8 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "case ( status_register_20 ) \n   7'b1110110 : begin\n     rx_14 = cfg_10\n     auth_14 <= reg_2\n     cfg_11 = rst_15;\n   end\n   7'b1001x10 : begin\n     clk_7 <= err_12\n     sig_4 = fsm_13\n     fsm_20 = rst_18;\n   end\n   default : begin \n     hw_19 <= hw_19\n     fsm_15 <= hw_1\n     core_13 = data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( status_register_20 ) == ( 7'b1110110 ) |-> rx_14 == cfg_10 && auth_14 == reg_2 && cfg_11 == rst_15 ; endproperty \n property name; @(negedge sys_clk_1) ( status_register_20 ) == ( 7'b1001x10 ) |-> clk_7 == err_12 && sig_4 == fsm_13 && fsm_20 == rst_18 ; endproperty \n property name; ( status_register_20 ) != 7'b1110110 && @(negedge sys_clk_1) ( status_register_20 ) != 7'b1001x10  |-> hw_19 == hw_19 && fsm_15 == hw_1 && core_13 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( flag_register_2 ) \n   7'b1000101 : begin\n     auth_17 <= auth_3\n     rx_13 = core_6;\n   end\n   default : begin \n     rst_7 = rx_20\n     tx_18 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_16) ( flag_register_2 ) == ( 7'b1000101 ) |-> auth_17 == auth_3 && rx_13 == core_6 ; endproperty \n property name; @(negedge clk_enable_16) ( flag_register_2 ) != 7'b1000101  |-> rst_7 == rx_20 && tx_18 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_16"
    },
    {
        "Code": "case ( data_control_7 ) \n   7'b1110101 : begin\n     auth_3 <= tx_9\n     hw_2 <= err_13\n     chip_1 = data_6;\n   end\n   6'bxx100x : begin\n     clk_3 = fsm_5\n     chip_2 = clk_11\n     tx_17 <= chip_6;\n   end\n   7'bx0xx0xx : begin\n     err_16 = reg_6\n     data_17 = chip_20\n     clk_6 <= reg_10;\n   end\n   default : begin \n     err_1 = rst_16\n     reg_6 = sig_10\n     fsm_20 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_1) ( data_control_7 ) == ( 7'b1110101 ) |-> auth_3 == tx_9 && hw_2 == err_13 && chip_1 == data_6 ; endproperty \n property name; @(negedge clk_enable_1) ( data_control_7 ) == ( 6'bxx100x ) |-> clk_3 == fsm_5 && chip_2 == clk_11 && tx_17 == chip_6 ; endproperty \n property name; @(negedge clk_enable_1) ( data_control_7 ) == ( 7'bx0xx0xx ) |-> err_16 == reg_6 && data_17 == chip_20 && clk_6 == reg_10 ; endproperty \n property name; ( data_control_7 ) != 7'b1110101 && ( data_control_7 ) != 6'bxx100x && @(negedge clk_enable_1) ( data_control_7 ) != 7'bx0xx0xx  |-> err_1 == rst_16 && reg_6 == sig_10 && fsm_20 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_1"
    },
    {
        "Code": "case ( input_data_3 ) \n   7'b0x10000 : begin\n     rst_2 = sig_5\n     core_14 = core_3;\n   end\n   6'bx0x0xx : begin\n     reg_18 <= sig_20\n     data_10 <= auth_9;\n   end\n   6'b1x10x0 : begin\n     cfg_4 <= hw_20\n     core_8 <= auth_4;\n   end\n   default : begin \n     cfg_2 <= reg_10\n     rx_15 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( input_data_3 ) == ( 7'b0x10000 ) |-> rst_2 == sig_5 && core_14 == core_3 ; endproperty \n property name; @(posedge clock_div_18) ( input_data_3 ) == ( 6'bx0x0xx ) |-> reg_18 == sig_20 && data_10 == auth_9 ; endproperty \n property name; @(posedge clock_div_18) ( input_data_3 ) == ( 6'b1x10x0 ) |-> cfg_4 == hw_20 && core_8 == auth_4 ; endproperty \n property name; ( input_data_3 ) != 7'b0x10000 && ( input_data_3 ) != 6'bx0x0xx && @(posedge clock_div_18) ( input_data_3 ) != 6'b1x10x0  |-> cfg_2 == reg_10 && rx_15 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   6'b010100 : begin\n     rx_8 = rx_17\n     cfg_1 <= data_12;\n   end\n   6'bx1xx1x : begin\n     rst_11 <= hw_18\n     hw_9 = rx_18;\n   end\n   7'bxx1111x : begin\n     err_7 = sig_18\n     data_10 <= sig_16;\n   end\n   default : begin \n     auth_18 <= cfg_12\n     rst_5 <= cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_17) ( output_buffer_11 ) == ( 6'b010100 ) |-> rx_8 == rx_17 && cfg_1 == data_12 ; endproperty \n property name; @(negedge clk_signal_17) ( output_buffer_11 ) == ( 6'bx1xx1x ) |-> rst_11 == hw_18 && hw_9 == rx_18 ; endproperty \n property name; @(negedge clk_signal_17) ( output_buffer_11 ) == ( 7'bxx1111x ) |-> err_7 == sig_18 && data_10 == sig_16 ; endproperty \n property name; ( output_buffer_11 ) != 6'b010100 && ( output_buffer_11 ) != 6'bx1xx1x && @(negedge clk_signal_17) ( output_buffer_11 ) != 7'bxx1111x  |-> auth_18 == cfg_12 && rst_5 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "case ( input_buffer_status_20 ) \n   6'b1x1x10 : begin\n     data_18 = chip_6\n     auth_9 <= hw_4\n     rx_13 <= auth_6;\n   end\n   default : begin \n     fsm_13 <= chip_14\n     data_4 = err_9\n     chip_12 = cfg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( input_buffer_status_20 ) == ( 6'b1x1x10 ) |-> data_18 == chip_6 && auth_9 == hw_4 && rx_13 == auth_6 ; endproperty \n property name; @(negedge cpu_clock_1) ( input_buffer_status_20 ) != 6'b1x1x10  |-> fsm_13 == chip_14 && data_4 == err_9 && chip_12 == cfg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( read_enable_13 ) \n   7'b10xx0x1 : begin\n     rx_4 = core_7\n     rst_13 = data_10\n     auth_5 = reg_4;\n   end\n   6'b011x0x : begin\n     chip_3 <= core_4\n     clk_5 <= reg_14\n     sig_12 <= cfg_7;\n   end\n   7'h74 : begin\n     rx_1 <= tx_14\n     fsm_18 = sig_18\n     cfg_16 <= reg_20;\n   end\n   default : begin \n     cfg_7 = rx_19\n     rx_2 = hw_2\n     sig_3 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( read_enable_13 ) == ( 7'b10xx0x1 ) |-> rx_4 == core_7 && rst_13 == data_10 && auth_5 == reg_4 ; endproperty \n property name; @(negedge main_clk_4) ( read_enable_13 ) == ( 6'b011x0x ) |-> chip_3 == core_4 && clk_5 == reg_14 && sig_12 == cfg_7 ; endproperty \n property name; @(negedge main_clk_4) ( read_enable_13 ) == ( 7'h74 ) |-> rx_1 == tx_14 && fsm_18 == sig_18 && cfg_16 == reg_20 ; endproperty \n property name; ( read_enable_13 ) != 7'b10xx0x1 && ( read_enable_13 ) != 6'b011x0x && @(negedge main_clk_4) ( read_enable_13 ) != 7'h74  |-> cfg_7 == rx_19 && rx_2 == hw_2 && sig_3 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   6'bxxx00x : begin\n     reg_1 = rx_19\n     auth_6 = core_5\n     data_11 = sig_8;\n   end\n   default : begin \n     auth_12 <= fsm_9\n     fsm_20 <= fsm_7\n     cfg_14 <= fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( interrupt_flag_13 ) == ( 6'bxxx00x ) |-> reg_1 == rx_19 && auth_6 == core_5 && data_11 == sig_8 ; endproperty \n property name; @(negedge main_clk_20) ( interrupt_flag_13 ) != 6'bxxx00x  |-> auth_12 == fsm_9 && fsm_20 == fsm_7 && cfg_14 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( interrupt_control_4 ) \n   5'bx0xxx : begin\n     clk_2 = cfg_1\n     rst_2 <= reg_13\n     fsm_11 = sig_7;\n   end\n   default : begin \n     rst_20 <= rx_12\n     fsm_2 = err_1\n     core_2 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_10) ( interrupt_control_4 ) == ( 5'bx0xxx ) |-> clk_2 == cfg_1 && rst_2 == reg_13 && fsm_11 == sig_7 ; endproperty \n property name; @(negedge fast_clk_10) ( interrupt_control_4 ) != 5'bx0xxx  |-> rst_20 == rx_12 && fsm_2 == err_1 && core_2 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_10"
    },
    {
        "Code": "case ( status_register_17 ) \n   cfg_9 : begin\n     reg_4 <= data_16\n     rst_5 = data_10;\n   end\n   7'b0000010 : begin\n     auth_12 <= hw_4\n     rx_1 = hw_9;\n   end\n   7'h5d : begin\n     auth_5 <= fsm_1\n     clk_1 <= auth_4;\n   end\n   default : begin \n     auth_17 <= hw_15\n     core_5 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_9) ( status_register_17 ) == ( cfg_9 ) |-> reg_4 == data_16 && rst_5 == data_10 ; endproperty \n property name; @(negedge bus_clock_9) ( status_register_17 ) == ( 7'b0000010 ) |-> auth_12 == hw_4 && rx_1 == hw_9 ; endproperty \n property name; @(negedge bus_clock_9) ( status_register_17 ) == ( 7'h5d ) |-> auth_5 == fsm_1 && clk_1 == auth_4 ; endproperty \n property name; ( status_register_17 ) != cfg_9 && ( status_register_17 ) != 7'b0000010 && @(negedge bus_clock_9) ( status_register_17 ) != 7'h5d  |-> auth_17 == hw_15 && core_5 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_9"
    },
    {
        "Code": "case ( control_word_16 ) \n   7'b0xx1011 : begin\n     clk_10 <= hw_6\n     data_3 <= hw_14\n     err_19 <= rx_20;\n   end\n   7'bx010xx0 : begin\n     chip_17 <= hw_19\n     err_17 <= data_14\n     fsm_4 <= sig_3;\n   end\n   3'b010 : begin\n     err_2 <= rst_5\n     tx_14 = rst_13\n     chip_5 <= data_12;\n   end\n   default : begin \n     auth_17 <= rx_5\n     cfg_15 <= reg_15\n     chip_3 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_14) ( control_word_16 ) == ( 7'b0xx1011 ) |-> clk_10 == hw_6 && data_3 == hw_14 && err_19 == rx_20 ; endproperty \n property name; @(posedge clk_reset_14) ( control_word_16 ) == ( 7'bx010xx0 ) |-> chip_17 == hw_19 && err_17 == data_14 && fsm_4 == sig_3 ; endproperty \n property name; @(posedge clk_reset_14) ( control_word_16 ) == ( 3'b010 ) |-> err_2 == rst_5 && tx_14 == rst_13 && chip_5 == data_12 ; endproperty \n property name; ( control_word_16 ) != 7'b0xx1011 && ( control_word_16 ) != 7'bx010xx0 && @(posedge clk_reset_14) ( control_word_16 ) != 3'b010  |-> auth_17 == rx_5 && cfg_15 == reg_15 && chip_3 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "case ( ready_register_9 ) \n   6'b1x1100 : begin\n     rst_2 = data_6\n     tx_13 = hw_15;\n   end\n   7'b0x000x0 : begin\n     cfg_11 = rx_3\n     reg_11 = fsm_8;\n   end\n   default : begin \n     data_9 <= chip_5\n     hw_17 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( ready_register_9 ) == ( 6'b1x1100 ) |-> rst_2 == data_6 && tx_13 == hw_15 ; endproperty \n property name; @(negedge clock_ctrl_13) ( ready_register_9 ) == ( 7'b0x000x0 ) |-> cfg_11 == rx_3 && reg_11 == fsm_8 ; endproperty \n property name; ( ready_register_9 ) != 6'b1x1100 && @(negedge clock_ctrl_13) ( ready_register_9 ) != 7'b0x000x0  |-> data_9 == chip_5 && hw_17 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( interrupt_flag_11 ) \n   6'bx1x00x : begin\n     cfg_7 <= data_16\n     reg_11 = sig_7\n     core_9 <= fsm_6;\n   end\n   default : begin \n     auth_12 = tx_7\n     err_3 <= sig_6\n     auth_2 <= tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( interrupt_flag_11 ) == ( 6'bx1x00x ) |-> cfg_7 == data_16 && reg_11 == sig_7 && core_9 == fsm_6 ; endproperty \n property name; @(negedge core_clock_17) ( interrupt_flag_11 ) != 6'bx1x00x  |-> auth_12 == tx_7 && err_3 == sig_6 && auth_2 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( control_signal_8 ) \n   5'b10xx1 : begin\n     hw_19 = auth_6\n     data_19 <= clk_10\n     clk_7 = data_18;\n   end\n   7'b1001x00 : begin\n     rx_19 = core_18\n     clk_13 <= auth_20\n     data_16 <= tx_11;\n   end\n   7'b1011x10 : begin\n     core_17 = sig_16\n     clk_11 = tx_15\n     data_10 <= tx_6;\n   end\n   default : begin \n     auth_2 <= data_1\n     rst_17 <= fsm_11\n     cfg_6 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_12) ( control_signal_8 ) == ( 5'b10xx1 ) |-> hw_19 == auth_6 && data_19 == clk_10 && clk_7 == data_18 ; endproperty \n property name; @(posedge main_clk_12) ( control_signal_8 ) == ( 7'b1001x00 ) |-> rx_19 == core_18 && clk_13 == auth_20 && data_16 == tx_11 ; endproperty \n property name; @(posedge main_clk_12) ( control_signal_8 ) == ( 7'b1011x10 ) |-> core_17 == sig_16 && clk_11 == tx_15 && data_10 == tx_6 ; endproperty \n property name; ( control_signal_8 ) != 5'b10xx1 && ( control_signal_8 ) != 7'b1001x00 && @(posedge main_clk_12) ( control_signal_8 ) != 7'b1011x10  |-> auth_2 == data_1 && rst_17 == fsm_11 && cfg_6 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_12"
    },
    {
        "Code": "case ( control_register_status_1 ) \n   7'bxxx10xx : begin\n     data_17 <= fsm_8\n     fsm_10 <= hw_18\n     auth_13 = fsm_18;\n   end\n   5'h2 : begin\n     rx_4 = err_11\n     sig_19 <= err_3\n     rx_20 = err_16;\n   end\n   5'b0xx10 : begin\n     auth_6 = reg_12\n     err_4 <= err_13\n     reg_14 <= auth_7;\n   end\n   default : begin \n     fsm_7 <= reg_14\n     fsm_17 <= sig_3\n     cfg_12 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_1) ( control_register_status_1 ) == ( 7'bxxx10xx ) |-> data_17 == fsm_8 && fsm_10 == hw_18 && auth_13 == fsm_18 ; endproperty \n property name; @(negedge fast_clk_1) ( control_register_status_1 ) == ( 5'h2 ) |-> rx_4 == err_11 && sig_19 == err_3 && rx_20 == err_16 ; endproperty \n property name; @(negedge fast_clk_1) ( control_register_status_1 ) == ( 5'b0xx10 ) |-> auth_6 == reg_12 && err_4 == err_13 && reg_14 == auth_7 ; endproperty \n property name; ( control_register_status_1 ) != 7'bxxx10xx && ( control_register_status_1 ) != 5'h2 && @(negedge fast_clk_1) ( control_register_status_1 ) != 5'b0xx10  |-> fsm_7 == reg_14 && fsm_17 == sig_3 && cfg_12 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "case ( command_status_4 ) \n   5'h1d : begin\n     sig_10 = tx_10\n     chip_13 = core_7;\n   end\n   5'b00x01 : begin\n     clk_5 <= fsm_13\n     fsm_4 = reg_1;\n   end\n   6'b11xx1x : begin\n     auth_16 = cfg_3\n     reg_14 <= chip_15;\n   end\n   default : begin \n     reg_18 = data_13\n     hw_11 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( command_status_4 ) == ( 5'h1d ) |-> sig_10 == tx_10 && chip_13 == core_7 ; endproperty \n property name; @(negedge main_clk_16) ( command_status_4 ) == ( 5'b00x01 ) |-> clk_5 == fsm_13 && fsm_4 == reg_1 ; endproperty \n property name; @(negedge main_clk_16) ( command_status_4 ) == ( 6'b11xx1x ) |-> auth_16 == cfg_3 && reg_14 == chip_15 ; endproperty \n property name; ( command_status_4 ) != 5'h1d && ( command_status_4 ) != 5'b00x01 && @(negedge main_clk_16) ( command_status_4 ) != 6'b11xx1x  |-> reg_18 == data_13 && hw_11 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   7'b0101100 : begin\n     clk_9 = clk_11\n     clk_19 <= clk_12\n     cfg_9 <= rx_11;\n   end\n   7'bx001100 : begin\n     tx_20 <= rx_6\n     fsm_14 <= rst_20\n     tx_6 <= rst_5;\n   end\n   7'b01xx111 : begin\n     data_8 = auth_6\n     reg_5 = rx_10\n     fsm_18 = err_18;\n   end\n   default : begin \n     clk_11 = chip_20\n     auth_8 <= core_6\n     auth_15 = fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( status_output_buffer_9 ) == ( 7'b0101100 ) |-> clk_9 == clk_11 && clk_19 == clk_12 && cfg_9 == rx_11 ; endproperty \n property name; @(posedge clock_div_7) ( status_output_buffer_9 ) == ( 7'bx001100 ) |-> tx_20 == rx_6 && fsm_14 == rst_20 && tx_6 == rst_5 ; endproperty \n property name; @(posedge clock_div_7) ( status_output_buffer_9 ) == ( 7'b01xx111 ) |-> data_8 == auth_6 && reg_5 == rx_10 && fsm_18 == err_18 ; endproperty \n property name; ( status_output_buffer_9 ) != 7'b0101100 && ( status_output_buffer_9 ) != 7'bx001100 && @(posedge clock_div_7) ( status_output_buffer_9 ) != 7'b01xx111  |-> clk_11 == chip_20 && auth_8 == core_6 && auth_15 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( interrupt_control_18 ) \n   5'b1xx0x : begin\n     auth_7 <= sig_19\n     data_6 = sig_16;\n   end\n   default : begin \n     auth_18 = core_2\n     sig_8 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_5) ( interrupt_control_18 ) == ( 5'b1xx0x ) |-> auth_7 == sig_19 && data_6 == sig_16 ; endproperty \n property name; @(posedge clk_in_5) ( interrupt_control_18 ) != 5'b1xx0x  |-> auth_18 == core_2 && sig_8 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "case ( output_buffer_status_4 ) \n   6'b00xx10 : begin\n     reg_13 = auth_11\n     err_11 = auth_10;\n   end\n   7'h45 : begin\n     clk_12 <= auth_5\n     tx_1 <= core_5;\n   end\n   7'h74 : begin\n     err_20 = data_5\n     tx_11 <= chip_7;\n   end\n   default : begin \n     cfg_11 <= tx_17\n     rx_1 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( output_buffer_status_4 ) == ( 6'b00xx10 ) |-> reg_13 == auth_11 && err_11 == auth_10 ; endproperty \n property name; @(negedge clock_ctrl_19) ( output_buffer_status_4 ) == ( 7'h45 ) |-> clk_12 == auth_5 && tx_1 == core_5 ; endproperty \n property name; @(negedge clock_ctrl_19) ( output_buffer_status_4 ) == ( 7'h74 ) |-> err_20 == data_5 && tx_11 == chip_7 ; endproperty \n property name; ( output_buffer_status_4 ) != 6'b00xx10 && ( output_buffer_status_4 ) != 7'h45 && @(negedge clock_ctrl_19) ( output_buffer_status_4 ) != 7'h74  |-> cfg_11 == tx_17 && rx_1 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( ready_register_10 ) \n   7'bx10x0xx : begin\n     sig_13 = data_18\n     core_9 <= hw_11;\n   end\n   7'b1001x00 : begin\n     clk_13 = fsm_6\n     tx_4 = fsm_19;\n   end\n   6'h10 : begin\n     cfg_13 <= clk_8\n     auth_6 <= core_6;\n   end\n   default : begin \n     cfg_19 <= fsm_9\n     rst_14 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_3) ( ready_register_10 ) == ( 7'bx10x0xx ) |-> sig_13 == data_18 && core_9 == hw_11 ; endproperty \n property name; @(negedge clk_gen_3) ( ready_register_10 ) == ( 7'b1001x00 ) |-> clk_13 == fsm_6 && tx_4 == fsm_19 ; endproperty \n property name; @(negedge clk_gen_3) ( ready_register_10 ) == ( 6'h10 ) |-> cfg_13 == clk_8 && auth_6 == core_6 ; endproperty \n property name; ( ready_register_10 ) != 7'bx10x0xx && ( ready_register_10 ) != 7'b1001x00 && @(negedge clk_gen_3) ( ready_register_10 ) != 6'h10  |-> cfg_19 == fsm_9 && rst_14 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "case ( data_out_14 ) \n   5'bx1x1x : begin\n     rx_4 = tx_1\n     core_15 = chip_16;\n   end\n   7'b111010x : begin\n     cfg_19 <= rst_2\n     auth_10 = err_11;\n   end\n   default : begin \n     cfg_8 <= cfg_1\n     tx_14 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_17) ( data_out_14 ) == ( 5'bx1x1x ) |-> rx_4 == tx_1 && core_15 == chip_16 ; endproperty \n property name; @(posedge async_clk_17) ( data_out_14 ) == ( 7'b111010x ) |-> cfg_19 == rst_2 && auth_10 == err_11 ; endproperty \n property name; ( data_out_14 ) != 5'bx1x1x && @(posedge async_clk_17) ( data_out_14 ) != 7'b111010x  |-> cfg_8 == cfg_1 && tx_14 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   6'bx000x0 : begin\n     hw_5 = core_3\n     reg_6 = chip_12\n     clk_17 <= sig_9;\n   end\n   7'h14 : begin\n     rx_20 = auth_16\n     data_20 = cfg_9\n     clk_3 <= cfg_20;\n   end\n   6'bxx111x : begin\n     rx_3 <= rst_10\n     tx_13 <= fsm_19\n     clk_12 = cfg_8;\n   end\n   default : begin \n     rst_1 <= rst_7\n     auth_3 = chip_9\n     hw_4 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_20) ( output_buffer_status_16 ) == ( 6'bx000x0 ) |-> hw_5 == core_3 && reg_6 == chip_12 && clk_17 == sig_9 ; endproperty \n property name; @(negedge clk_enable_20) ( output_buffer_status_16 ) == ( 7'h14 ) |-> rx_20 == auth_16 && data_20 == cfg_9 && clk_3 == cfg_20 ; endproperty \n property name; @(negedge clk_enable_20) ( output_buffer_status_16 ) == ( 6'bxx111x ) |-> rx_3 == rst_10 && tx_13 == fsm_19 && clk_12 == cfg_8 ; endproperty \n property name; ( output_buffer_status_16 ) != 6'bx000x0 && ( output_buffer_status_16 ) != 7'h14 && @(negedge clk_enable_20) ( output_buffer_status_16 ) != 6'bxx111x  |-> rst_1 == rst_7 && auth_3 == chip_9 && hw_4 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_20"
    },
    {
        "Code": "case ( instruction_register_1 ) \n   5'bxxxx1 : begin\n     sig_9 <= rst_19\n     sig_11 = rst_9\n     fsm_8 <= rst_2;\n   end\n   default : begin \n     rst_20 <= tx_10\n     data_17 = cfg_14\n     chip_2 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( instruction_register_1 ) == ( 5'bxxxx1 ) |-> sig_9 == rst_19 && sig_11 == rst_9 && fsm_8 == rst_2 ; endproperty \n property name; @(posedge async_clk_8) ( instruction_register_1 ) != 5'bxxxx1  |-> rst_20 == tx_10 && data_17 == cfg_14 && chip_2 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( instruction_7 ) \n   3'bxx0 : begin\n     err_13 <= cfg_11\n     auth_18 = tx_10;\n   end\n   6'b11xxxx : begin\n     hw_15 = auth_1\n     sig_12 <= fsm_4;\n   end\n   6'bx1xx00 : begin\n     fsm_7 = auth_15\n     auth_5 <= fsm_10;\n   end\n   default : begin \n     cfg_13 = clk_15\n     sig_16 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_14) ( instruction_7 ) == ( 3'bxx0 ) |-> err_13 == cfg_11 && auth_18 == tx_10 ; endproperty \n property name; @(posedge pll_clk_14) ( instruction_7 ) == ( 6'b11xxxx ) |-> hw_15 == auth_1 && sig_12 == fsm_4 ; endproperty \n property name; @(posedge pll_clk_14) ( instruction_7 ) == ( 6'bx1xx00 ) |-> fsm_7 == auth_15 && auth_5 == fsm_10 ; endproperty \n property name; ( instruction_7 ) != 3'bxx0 && ( instruction_7 ) != 6'b11xxxx && @(posedge pll_clk_14) ( instruction_7 ) != 6'bx1xx00  |-> cfg_13 == clk_15 && sig_16 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   7'b11x0010 : begin\n     rst_2 <= core_1\n     rx_13 = tx_3;\n   end\n   7'b1100010 : begin\n     hw_16 = rst_6\n     clk_2 <= tx_7;\n   end\n   default : begin \n     rst_5 = reg_2\n     chip_11 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_8) ( data_status_register_4 ) == ( 7'b11x0010 ) |-> rst_2 == core_1 && rx_13 == tx_3 ; endproperty \n property name; @(negedge fast_clk_8) ( data_status_register_4 ) == ( 7'b1100010 ) |-> hw_16 == rst_6 && clk_2 == tx_7 ; endproperty \n property name; ( data_status_register_4 ) != 7'b11x0010 && @(negedge fast_clk_8) ( data_status_register_4 ) != 7'b1100010  |-> rst_5 == reg_2 && chip_11 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "case ( command_status_19 ) \n   7'b11011xx : begin\n     auth_12 = sig_3\n     rx_13 = rst_20;\n   end\n   6'bx11xxx : begin\n     sig_18 <= hw_14\n     err_15 = data_6;\n   end\n   default : begin \n     rst_15 = auth_10\n     clk_20 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( command_status_19 ) == ( 7'b11011xx ) |-> auth_12 == sig_3 && rx_13 == rst_20 ; endproperty \n property name; @(negedge clk_in_19) ( command_status_19 ) == ( 6'bx11xxx ) |-> sig_18 == hw_14 && err_15 == data_6 ; endproperty \n property name; ( command_status_19 ) != 7'b11011xx && @(negedge clk_in_19) ( command_status_19 ) != 6'bx11xxx  |-> rst_15 == auth_10 && clk_20 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( output_control_10 ) \n   6'b1x0000 : begin\n     auth_8 = err_1\n     clk_7 = tx_9;\n   end\n   7'b10xx111 : begin\n     rx_2 = rx_4\n     tx_3 = sig_2;\n   end\n   7'bx11x0xx : begin\n     fsm_12 = err_19\n     clk_20 <= chip_11;\n   end\n   default : begin \n     fsm_2 = chip_19\n     core_10 <= sig_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_8) ( output_control_10 ) == ( 6'b1x0000 ) |-> auth_8 == err_1 && clk_7 == tx_9 ; endproperty \n property name; @(negedge main_clk_8) ( output_control_10 ) == ( 7'b10xx111 ) |-> rx_2 == rx_4 && tx_3 == sig_2 ; endproperty \n property name; @(negedge main_clk_8) ( output_control_10 ) == ( 7'bx11x0xx ) |-> fsm_12 == err_19 && clk_20 == chip_11 ; endproperty \n property name; ( output_control_10 ) != 6'b1x0000 && ( output_control_10 ) != 7'b10xx111 && @(negedge main_clk_8) ( output_control_10 ) != 7'bx11x0xx  |-> fsm_2 == chip_19 && core_10 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "case ( address_register_7 ) \n   3'bx11 : begin\n     hw_13 <= rx_18\n     reg_8 = hw_14\n     clk_10 <= chip_6;\n   end\n   6'b00x101 : begin\n     reg_9 = core_3\n     hw_17 = rst_20\n     clk_4 <= rx_17;\n   end\n   7'h68 : begin\n     hw_11 = fsm_18\n     tx_7 = tx_6\n     tx_16 <= rx_3;\n   end\n   default : begin \n     clk_19 <= sig_13\n     err_14 = tx_17\n     auth_3 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( address_register_7 ) == ( 3'bx11 ) |-> hw_13 == rx_18 && reg_8 == hw_14 && clk_10 == chip_6 ; endproperty \n property name; @(negedge pll_clk_2) ( address_register_7 ) == ( 6'b00x101 ) |-> reg_9 == core_3 && hw_17 == rst_20 && clk_4 == rx_17 ; endproperty \n property name; @(negedge pll_clk_2) ( address_register_7 ) == ( 7'h68 ) |-> hw_11 == fsm_18 && tx_7 == tx_6 && tx_16 == rx_3 ; endproperty \n property name; ( address_register_7 ) != 3'bx11 && ( address_register_7 ) != 6'b00x101 && @(negedge pll_clk_2) ( address_register_7 ) != 7'h68  |-> clk_19 == sig_13 && err_14 == tx_17 && auth_3 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( output_data_5 ) \n   7'bxx0xx11 : begin\n     data_15 = tx_18\n     data_12 = rst_16;\n   end\n   6'h38 : begin\n     auth_13 = rst_17\n     auth_4 = clk_10;\n   end\n   default : begin \n     data_14 <= hw_13\n     hw_10 <= chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( output_data_5 ) == ( 7'bxx0xx11 ) |-> data_15 == tx_18 && data_12 == rst_16 ; endproperty \n property name; @(negedge clk_enable_3) ( output_data_5 ) == ( 6'h38 ) |-> auth_13 == rst_17 && auth_4 == clk_10 ; endproperty \n property name; ( output_data_5 ) != 7'bxx0xx11 && @(negedge clk_enable_3) ( output_data_5 ) != 6'h38  |-> data_14 == hw_13 && hw_10 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( data_control_19 ) \n   5'hc : begin\n     auth_7 = clk_7\n     fsm_15 = sig_12\n     err_12 <= core_3;\n   end\n   default : begin \n     auth_19 <= tx_13\n     rst_12 <= core_18\n     reg_2 = hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( data_control_19 ) == ( 5'hc ) |-> auth_7 == clk_7 && fsm_15 == sig_12 && err_12 == core_3 ; endproperty \n property name; @(posedge clock_div_7) ( data_control_19 ) != 5'hc  |-> auth_19 == tx_13 && rst_12 == core_18 && reg_2 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( input_status_register_6 ) \n   6'bx0x111 : begin\n     err_2 = tx_20\n     hw_15 <= rx_6\n     sig_8 <= rx_4;\n   end\n   5'b111x0 : begin\n     rst_11 <= hw_2\n     chip_9 = sig_9\n     rst_4 = tx_15;\n   end\n   6'b0x0x1x : begin\n     rst_16 = core_2\n     chip_18 <= tx_1\n     core_18 <= chip_6;\n   end\n   default : begin \n     cfg_13 <= clk_20\n     sig_18 <= sig_1\n     chip_13 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_16) ( input_status_register_6 ) == ( 6'bx0x111 ) |-> err_2 == tx_20 && hw_15 == rx_6 && sig_8 == rx_4 ; endproperty \n property name; @(posedge main_clk_16) ( input_status_register_6 ) == ( 5'b111x0 ) |-> rst_11 == hw_2 && chip_9 == sig_9 && rst_4 == tx_15 ; endproperty \n property name; @(posedge main_clk_16) ( input_status_register_6 ) == ( 6'b0x0x1x ) |-> rst_16 == core_2 && chip_18 == tx_1 && core_18 == chip_6 ; endproperty \n property name; ( input_status_register_6 ) != 6'bx0x111 && ( input_status_register_6 ) != 5'b111x0 && @(posedge main_clk_16) ( input_status_register_6 ) != 6'b0x0x1x  |-> cfg_13 == clk_20 && sig_18 == sig_1 && chip_13 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'b0xxxx0x : begin\n     rst_9 = sig_9\n     hw_15 = core_3;\n   end\n   default : begin \n     fsm_8 = chip_10\n     data_16 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( flag_control_10 ) == ( 7'b0xxxx0x ) |-> rst_9 == sig_9 && hw_15 == core_3 ; endproperty \n property name; @(posedge bus_clock_6) ( flag_control_10 ) != 7'b0xxxx0x  |-> fsm_8 == chip_10 && data_16 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( status_buffer_4 ) \n   7'b0x01001 : begin\n     fsm_4 <= cfg_12\n     sig_16 <= rst_6;\n   end\n   default : begin \n     reg_1 <= tx_10\n     reg_16 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_7) ( status_buffer_4 ) == ( 7'b0x01001 ) |-> fsm_4 == cfg_12 && sig_16 == rst_6 ; endproperty \n property name; @(posedge clock_ctrl_7) ( status_buffer_4 ) != 7'b0x01001  |-> reg_1 == tx_10 && reg_16 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "case ( operation_status_7 ) \n   6'b1x110x : begin\n     rst_14 = rst_16\n     core_8 <= tx_15;\n   end\n   default : begin \n     rst_15 = reg_12\n     auth_10 <= sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_6) ( operation_status_7 ) == ( 6'b1x110x ) |-> rst_14 == rst_16 && core_8 == tx_15 ; endproperty \n property name; @(posedge bus_clock_6) ( operation_status_7 ) != 6'b1x110x  |-> rst_15 == reg_12 && auth_10 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "case ( data_status_register_1 ) \n   7'b1xx111x : begin\n     rst_2 = fsm_20\n     tx_9 = chip_2;\n   end\n   tx_3 : begin\n     fsm_7 = reg_20\n     chip_9 <= tx_1;\n   end\n   default : begin \n     tx_11 <= rst_20\n     sig_8 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( data_status_register_1 ) == ( 7'b1xx111x ) |-> rst_2 == fsm_20 && tx_9 == chip_2 ; endproperty \n property name; @(negedge pll_clk_2) ( data_status_register_1 ) == ( tx_3 ) |-> fsm_7 == reg_20 && chip_9 == tx_1 ; endproperty \n property name; ( data_status_register_1 ) != 7'b1xx111x && @(negedge pll_clk_2) ( data_status_register_1 ) != tx_3  |-> tx_11 == rst_20 && sig_8 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( control_valid_8 ) \n   5'h3 : begin\n     err_1 = clk_8\n     clk_7 = cfg_8\n     clk_1 <= rx_1;\n   end\n   3'b01x : begin\n     clk_20 <= chip_3\n     auth_20 = tx_20\n     cfg_5 = core_1;\n   end\n   7'b10xx100 : begin\n     rx_11 <= core_19\n     auth_1 <= tx_9\n     core_20 <= core_9;\n   end\n   default : begin \n     core_17 = chip_7\n     tx_2 <= hw_17\n     data_17 = core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_8) ( control_valid_8 ) == ( 5'h3 ) |-> err_1 == clk_8 && clk_7 == cfg_8 && clk_1 == rx_1 ; endproperty \n property name; @(posedge clk_signal_8) ( control_valid_8 ) == ( 3'b01x ) |-> clk_20 == chip_3 && auth_20 == tx_20 && cfg_5 == core_1 ; endproperty \n property name; @(posedge clk_signal_8) ( control_valid_8 ) == ( 7'b10xx100 ) |-> rx_11 == core_19 && auth_1 == tx_9 && core_20 == core_9 ; endproperty \n property name; ( control_valid_8 ) != 5'h3 && ( control_valid_8 ) != 3'b01x && @(posedge clk_signal_8) ( control_valid_8 ) != 7'b10xx100  |-> core_17 == chip_7 && tx_2 == hw_17 && data_17 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "case ( error_status_16 ) \n   5'b101xx : begin\n     hw_17 = rx_6\n     hw_6 = data_12\n     fsm_9 = hw_16;\n   end\n   5'b1100x : begin\n     tx_6 <= rx_1\n     chip_15 <= core_13\n     tx_3 = core_20;\n   end\n   default : begin \n     data_6 <= rst_12\n     hw_14 <= auth_4\n     chip_18 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_4) ( error_status_16 ) == ( 5'b101xx ) |-> hw_17 == rx_6 && hw_6 == data_12 && fsm_9 == hw_16 ; endproperty \n property name; @(negedge ref_clk_4) ( error_status_16 ) == ( 5'b1100x ) |-> tx_6 == rx_1 && chip_15 == core_13 && tx_3 == core_20 ; endproperty \n property name; ( error_status_16 ) != 5'b101xx && @(negedge ref_clk_4) ( error_status_16 ) != 5'b1100x  |-> data_6 == rst_12 && hw_14 == auth_4 && chip_18 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_4"
    },
    {
        "Code": "case ( enable_14 ) \n   2'bx0 : begin\n     auth_16 = rst_3\n     clk_15 <= hw_16;\n   end\n   7'b010110x : begin\n     tx_11 <= rst_9\n     chip_12 = err_5;\n   end\n   default : begin \n     cfg_7 = core_2\n     hw_15 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_12) ( enable_14 ) == ( 2'bx0 ) |-> auth_16 == rst_3 && clk_15 == hw_16 ; endproperty \n property name; @(posedge async_clk_12) ( enable_14 ) == ( 7'b010110x ) |-> tx_11 == rst_9 && chip_12 == err_5 ; endproperty \n property name; ( enable_14 ) != 2'bx0 && @(posedge async_clk_12) ( enable_14 ) != 7'b010110x  |-> cfg_7 == core_2 && hw_15 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "case ( control_status_18 ) \n   4'b110x : begin\n     auth_20 <= rx_13\n     core_2 = rx_3;\n   end\n   default : begin \n     auth_16 = chip_18\n     core_8 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_4) ( control_status_18 ) == ( 4'b110x ) |-> auth_20 == rx_13 && core_2 == rx_3 ; endproperty \n property name; @(negedge bus_clock_4) ( control_status_18 ) != 4'b110x  |-> auth_16 == chip_18 && core_8 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "case ( mode_register_3 ) \n   3'b011 : begin\n     cfg_3 = sig_13\n     err_6 <= err_11\n     reg_20 <= core_18;\n   end\n   4'b00xx : begin\n     hw_7 = chip_3\n     data_16 <= data_3\n     err_7 = cfg_20;\n   end\n   default : begin \n     err_13 <= tx_20\n     fsm_14 <= hw_12\n     core_3 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_17) ( mode_register_3 ) == ( 3'b011 ) |-> cfg_3 == sig_13 && err_6 == err_11 && reg_20 == core_18 ; endproperty \n property name; @(negedge sys_clk_17) ( mode_register_3 ) == ( 4'b00xx ) |-> hw_7 == chip_3 && data_16 == data_3 && err_7 == cfg_20 ; endproperty \n property name; ( mode_register_3 ) != 3'b011 && @(negedge sys_clk_17) ( mode_register_3 ) != 4'b00xx  |-> err_13 == tx_20 && fsm_14 == hw_12 && core_3 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_17"
    },
    {
        "Code": "case ( result_register_16 ) \n   7'b1101110 : begin\n     sig_10 = fsm_8\n     cfg_14 = clk_10;\n   end\n   7'b00xxx01 : begin\n     hw_18 <= cfg_10\n     rx_19 = cfg_9;\n   end\n   6'bx10100 : begin\n     chip_19 <= auth_5\n     chip_7 = reg_8;\n   end\n   default : begin \n     core_9 <= auth_9\n     err_5 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_9) ( result_register_16 ) == ( 7'b1101110 ) |-> sig_10 == fsm_8 && cfg_14 == clk_10 ; endproperty \n property name; @(posedge cpu_clock_9) ( result_register_16 ) == ( 7'b00xxx01 ) |-> hw_18 == cfg_10 && rx_19 == cfg_9 ; endproperty \n property name; @(posedge cpu_clock_9) ( result_register_16 ) == ( 6'bx10100 ) |-> chip_19 == auth_5 && chip_7 == reg_8 ; endproperty \n property name; ( result_register_16 ) != 7'b1101110 && ( result_register_16 ) != 7'b00xxx01 && @(posedge cpu_clock_9) ( result_register_16 ) != 6'bx10100  |-> core_9 == auth_9 && err_5 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   7'h1d : begin\n     clk_14 <= chip_16\n     core_2 <= tx_10\n     hw_3 <= sig_16;\n   end\n   default : begin \n     chip_16 = core_1\n     auth_19 = reg_2\n     chip_1 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_17) ( output_register_status_15 ) == ( 7'h1d ) |-> clk_14 == chip_16 && core_2 == tx_10 && hw_3 == sig_16 ; endproperty \n property name; @(negedge clk_signal_17) ( output_register_status_15 ) != 7'h1d  |-> chip_16 == core_1 && auth_19 == reg_2 && chip_1 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "case ( data_control_6 ) \n   6'b1x10x0 : begin\n     chip_6 = sig_17\n     cfg_15 = sig_11;\n   end\n   7'b01x00xx : begin\n     rst_9 = err_9\n     rx_14 <= auth_9;\n   end\n   default : begin \n     reg_15 <= sig_8\n     rx_8 = fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( data_control_6 ) == ( 6'b1x10x0 ) |-> chip_6 == sig_17 && cfg_15 == sig_11 ; endproperty \n property name; @(posedge clk_out_4) ( data_control_6 ) == ( 7'b01x00xx ) |-> rst_9 == err_9 && rx_14 == auth_9 ; endproperty \n property name; ( data_control_6 ) != 6'b1x10x0 && @(posedge clk_out_4) ( data_control_6 ) != 7'b01x00xx  |-> reg_15 == sig_8 && rx_8 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( mode_register_15 ) \n   7'b100xx0x : begin\n     tx_18 = fsm_5\n     sig_3 = reg_19;\n   end\n   default : begin \n     err_17 = rst_8\n     tx_10 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( mode_register_15 ) == ( 7'b100xx0x ) |-> tx_18 == fsm_5 && sig_3 == reg_19 ; endproperty \n property name; @(negedge core_clock_17) ( mode_register_15 ) != 7'b100xx0x  |-> err_17 == rst_8 && tx_10 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( command_word_2 ) \n   6'b1x1000 : begin\n     rx_18 = hw_15\n     clk_17 = tx_1\n     reg_18 <= data_20;\n   end\n   6'h3f : begin\n     err_5 <= sig_12\n     chip_19 = tx_3\n     core_10 <= clk_9;\n   end\n   default : begin \n     data_1 <= hw_4\n     rx_8 <= rst_19\n     rx_17 = fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( command_word_2 ) == ( 6'b1x1000 ) |-> rx_18 == hw_15 && clk_17 == tx_1 && reg_18 == data_20 ; endproperty \n property name; @(posedge mem_clock_14) ( command_word_2 ) == ( 6'h3f ) |-> err_5 == sig_12 && chip_19 == tx_3 && core_10 == clk_9 ; endproperty \n property name; ( command_word_2 ) != 6'b1x1000 && @(posedge mem_clock_14) ( command_word_2 ) != 6'h3f  |-> data_1 == hw_4 && rx_8 == rst_19 && rx_17 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   7'bx0x01xx : begin\n     cfg_6 = err_9\n     clk_13 <= sig_11\n     sig_3 = sig_17;\n   end\n   7'bx0xx001 : begin\n     hw_5 = auth_13\n     data_16 <= cfg_2\n     clk_19 <= cfg_20;\n   end\n   default : begin \n     fsm_12 = chip_3\n     cfg_5 = rx_1\n     fsm_2 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( data_status_register_status_10 ) == ( 7'bx0x01xx ) |-> cfg_6 == err_9 && clk_13 == sig_11 && sig_3 == sig_17 ; endproperty \n property name; @(negedge clock_source_19) ( data_status_register_status_10 ) == ( 7'bx0xx001 ) |-> hw_5 == auth_13 && data_16 == cfg_2 && clk_19 == cfg_20 ; endproperty \n property name; ( data_status_register_status_10 ) != 7'bx0x01xx && @(negedge clock_source_19) ( data_status_register_status_10 ) != 7'bx0xx001  |-> fsm_12 == chip_3 && cfg_5 == rx_1 && fsm_2 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( input_buffer_status_13 ) \n   reg_10 : begin\n     fsm_5 = cfg_6\n     auth_16 <= chip_14;\n   end\n   default : begin \n     cfg_15 = clk_19\n     rst_4 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_2) ( input_buffer_status_13 ) == ( reg_10 ) |-> fsm_5 == cfg_6 && auth_16 == chip_14 ; endproperty \n property name; @(negedge clk_in_2) ( input_buffer_status_13 ) != reg_10  |-> cfg_15 == clk_19 && rst_4 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "case ( read_data_20 ) \n   5'b01100 : begin\n     data_19 = reg_11\n     data_10 = clk_18;\n   end\n   7'b0111011 : begin\n     sig_16 <= tx_2\n     hw_5 <= rx_11;\n   end\n   default : begin \n     data_3 = auth_16\n     auth_18 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_5) ( read_data_20 ) == ( 5'b01100 ) |-> data_19 == reg_11 && data_10 == clk_18 ; endproperty \n property name; @(negedge core_clock_5) ( read_data_20 ) == ( 7'b0111011 ) |-> sig_16 == tx_2 && hw_5 == rx_11 ; endproperty \n property name; ( read_data_20 ) != 5'b01100 && @(negedge core_clock_5) ( read_data_20 ) != 7'b0111011  |-> data_3 == auth_16 && auth_18 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "case ( counter_12 ) \n   7'bx11x0xx : begin\n     cfg_7 = chip_13\n     auth_11 <= err_13;\n   end\n   err_6 : begin\n     rst_8 <= clk_10\n     tx_11 <= core_17;\n   end\n   default : begin \n     reg_4 <= clk_5\n     sig_15 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_13) ( counter_12 ) == ( 7'bx11x0xx ) |-> cfg_7 == chip_13 && auth_11 == err_13 ; endproperty \n property name; @(posedge clk_reset_13) ( counter_12 ) == ( err_6 ) |-> rst_8 == clk_10 && tx_11 == core_17 ; endproperty \n property name; ( counter_12 ) != 7'bx11x0xx && @(posedge clk_reset_13) ( counter_12 ) != err_6  |-> reg_4 == clk_5 && sig_15 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_13"
    },
    {
        "Code": "case ( interrupt_request_7 ) \n   7'h67 : begin\n     cfg_16 = auth_3\n     auth_5 = rx_7;\n   end\n   6'hb : begin\n     err_20 = fsm_10\n     data_9 <= reg_2;\n   end\n   6'b1xx011 : begin\n     sig_7 <= fsm_18\n     data_4 = data_3;\n   end\n   default : begin \n     err_8 = tx_8\n     cfg_7 <= auth_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( interrupt_request_7 ) == ( 7'h67 ) |-> cfg_16 == auth_3 && auth_5 == rx_7 ; endproperty \n property name; @(posedge clk_gen_3) ( interrupt_request_7 ) == ( 6'hb ) |-> err_20 == fsm_10 && data_9 == reg_2 ; endproperty \n property name; @(posedge clk_gen_3) ( interrupt_request_7 ) == ( 6'b1xx011 ) |-> sig_7 == fsm_18 && data_4 == data_3 ; endproperty \n property name; ( interrupt_request_7 ) != 7'h67 && ( interrupt_request_7 ) != 6'hb && @(posedge clk_gen_3) ( interrupt_request_7 ) != 6'b1xx011  |-> err_8 == tx_8 && cfg_7 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( end_address_5 ) \n   7'b1100011 : begin\n     sig_20 = reg_11\n     rx_8 <= rst_3\n     err_20 = sig_2;\n   end\n   default : begin \n     data_15 <= sig_15\n     clk_10 = auth_10\n     cfg_13 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( end_address_5 ) == ( 7'b1100011 ) |-> sig_20 == reg_11 && rx_8 == rst_3 && err_20 == sig_2 ; endproperty \n property name; @(negedge core_clock_15) ( end_address_5 ) != 7'b1100011  |-> data_15 == sig_15 && clk_10 == auth_10 && cfg_13 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'hxb : begin\n     auth_5 <= rx_10\n     err_10 = fsm_4\n     rx_3 <= rx_6;\n   end\n   default : begin \n     fsm_20 <= sig_14\n     tx_7 = auth_17\n     tx_4 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_5) ( transfer_complete_11 ) == ( 6'hxb ) |-> auth_5 == rx_10 && err_10 == fsm_4 && rx_3 == rx_6 ; endproperty \n property name; @(posedge clk_gen_5) ( transfer_complete_11 ) != 6'hxb  |-> fsm_20 == sig_14 && tx_7 == auth_17 && tx_4 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_5"
    },
    {
        "Code": "case ( write_enable_6 ) \n   7'bxxx000x : begin\n     hw_7 <= sig_5\n     rx_10 = cfg_11\n     hw_10 = hw_6;\n   end\n   5'bx10x1 : begin\n     rst_20 = clk_3\n     fsm_7 = fsm_16\n     data_19 <= cfg_4;\n   end\n   default : begin \n     data_1 <= reg_19\n     rst_19 <= rst_5\n     data_4 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( write_enable_6 ) == ( 7'bxxx000x ) |-> hw_7 == sig_5 && rx_10 == cfg_11 && hw_10 == hw_6 ; endproperty \n property name; @(negedge clk_out_11) ( write_enable_6 ) == ( 5'bx10x1 ) |-> rst_20 == clk_3 && fsm_7 == fsm_16 && data_19 == cfg_4 ; endproperty \n property name; ( write_enable_6 ) != 7'bxxx000x && @(negedge clk_out_11) ( write_enable_6 ) != 5'bx10x1  |-> data_1 == reg_19 && rst_19 == rst_5 && data_4 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( control_input_6 ) \n   7'h69 : begin\n     hw_2 <= hw_8\n     rst_9 = sig_3\n     hw_1 <= cfg_2;\n   end\n   7'b010xx10 : begin\n     cfg_9 <= chip_2\n     chip_7 <= hw_3\n     chip_5 = fsm_9;\n   end\n   7'b10xxx0x : begin\n     reg_19 = hw_19\n     auth_17 = clk_14\n     err_15 = data_7;\n   end\n   default : begin \n     fsm_17 <= clk_11\n     reg_10 = err_12\n     cfg_18 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( control_input_6 ) == ( 7'h69 ) |-> hw_2 == hw_8 && rst_9 == sig_3 && hw_1 == cfg_2 ; endproperty \n property name; @(posedge clock_ctrl_3) ( control_input_6 ) == ( 7'b010xx10 ) |-> cfg_9 == chip_2 && chip_7 == hw_3 && chip_5 == fsm_9 ; endproperty \n property name; @(posedge clock_ctrl_3) ( control_input_6 ) == ( 7'b10xxx0x ) |-> reg_19 == hw_19 && auth_17 == clk_14 && err_15 == data_7 ; endproperty \n property name; ( control_input_6 ) != 7'h69 && ( control_input_6 ) != 7'b010xx10 && @(posedge clock_ctrl_3) ( control_input_6 ) != 7'b10xxx0x  |-> fsm_17 == clk_11 && reg_10 == err_12 && cfg_18 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   7'h3b : begin\n     data_9 = auth_7\n     tx_3 = sig_19\n     cfg_20 <= sig_2;\n   end\n   6'h33 : begin\n     err_13 = reg_9\n     rx_12 = sig_6\n     chip_8 <= clk_8;\n   end\n   5'bx001x : begin\n     cfg_18 = reg_8\n     rx_6 = chip_15\n     data_15 = core_15;\n   end\n   default : begin \n     core_17 <= rst_4\n     core_19 = reg_11\n     chip_6 <= tx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( interrupt_enable_1 ) == ( 7'h3b ) |-> data_9 == auth_7 && tx_3 == sig_19 && cfg_20 == sig_2 ; endproperty \n property name; @(posedge clk_osc_19) ( interrupt_enable_1 ) == ( 6'h33 ) |-> err_13 == reg_9 && rx_12 == sig_6 && chip_8 == clk_8 ; endproperty \n property name; @(posedge clk_osc_19) ( interrupt_enable_1 ) == ( 5'bx001x ) |-> cfg_18 == reg_8 && rx_6 == chip_15 && data_15 == core_15 ; endproperty \n property name; ( interrupt_enable_1 ) != 7'h3b && ( interrupt_enable_1 ) != 6'h33 && @(posedge clk_osc_19) ( interrupt_enable_1 ) != 5'bx001x  |-> core_17 == rst_4 && core_19 == reg_11 && chip_6 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( control_data_13 ) \n   7'b1001xx1 : begin\n     data_11 <= rx_15\n     clk_19 = hw_16\n     rst_14 = clk_17;\n   end\n   7'b1x0xx0x : begin\n     cfg_19 = hw_9\n     sig_15 <= clk_6\n     rst_7 <= rx_5;\n   end\n   default : begin \n     data_6 = data_20\n     chip_6 = clk_20\n     hw_13 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_13) ( control_data_13 ) == ( 7'b1001xx1 ) |-> data_11 == rx_15 && clk_19 == hw_16 && rst_14 == clk_17 ; endproperty \n property name; @(negedge sys_clk_13) ( control_data_13 ) == ( 7'b1x0xx0x ) |-> cfg_19 == hw_9 && sig_15 == clk_6 && rst_7 == rx_5 ; endproperty \n property name; ( control_data_13 ) != 7'b1001xx1 && @(negedge sys_clk_13) ( control_data_13 ) != 7'b1x0xx0x  |-> data_6 == data_20 && chip_6 == clk_20 && hw_13 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_13"
    },
    {
        "Code": "case ( output_buffer_status_3 ) \n   7'b0xxx001 : begin\n     clk_1 <= chip_13\n     core_20 = clk_19\n     err_19 <= data_7;\n   end\n   7'h4x : begin\n     rx_1 = tx_15\n     core_8 <= auth_19\n     rst_8 <= chip_2;\n   end\n   default : begin \n     hw_12 = rst_8\n     err_11 = chip_10\n     fsm_4 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( output_buffer_status_3 ) == ( 7'b0xxx001 ) |-> clk_1 == chip_13 && core_20 == clk_19 && err_19 == data_7 ; endproperty \n property name; @(posedge clk_osc_8) ( output_buffer_status_3 ) == ( 7'h4x ) |-> rx_1 == tx_15 && core_8 == auth_19 && rst_8 == chip_2 ; endproperty \n property name; ( output_buffer_status_3 ) != 7'b0xxx001 && @(posedge clk_osc_8) ( output_buffer_status_3 ) != 7'h4x  |-> hw_12 == rst_8 && err_11 == chip_10 && fsm_4 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( data_status_register_3 ) \n   7'b1x0x01x : begin\n     cfg_18 = clk_8\n     err_4 <= reg_17\n     tx_9 = core_14;\n   end\n   chip : begin\n     rx_17 = chip_18\n     data_19 = tx_20\n     rst_16 = fsm_9;\n   end\n   default : begin \n     core_10 <= auth_10\n     rx_6 <= core_10\n     chip_2 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_3) ( data_status_register_3 ) == ( 7'b1x0x01x ) |-> cfg_18 == clk_8 && err_4 == reg_17 && tx_9 == core_14 ; endproperty \n property name; @(posedge mem_clock_3) ( data_status_register_3 ) == ( chip ) |-> rx_17 == chip_18 && data_19 == tx_20 && rst_16 == fsm_9 ; endproperty \n property name; ( data_status_register_3 ) != 7'b1x0x01x && @(posedge mem_clock_3) ( data_status_register_3 ) != chip  |-> core_10 == auth_10 && rx_6 == core_10 && chip_2 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "case ( control_signal_9 ) \n   5'ha : begin\n     hw_10 <= core_7\n     cfg_15 = fsm_12\n     clk_20 <= data_3;\n   end\n   7'b10xx0x0 : begin\n     fsm_4 = err_7\n     clk_4 = reg_19\n     err_4 = reg_15;\n   end\n   6'b01000x : begin\n     core_16 = sig_6\n     auth_6 <= sig_19\n     cfg_20 = fsm_11;\n   end\n   default : begin \n     rx_4 <= clk_18\n     rst_20 = sig_17\n     chip_4 = rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_2) ( control_signal_9 ) == ( 5'ha ) |-> hw_10 == core_7 && cfg_15 == fsm_12 && clk_20 == data_3 ; endproperty \n property name; @(posedge clock_ctrl_2) ( control_signal_9 ) == ( 7'b10xx0x0 ) |-> fsm_4 == err_7 && clk_4 == reg_19 && err_4 == reg_15 ; endproperty \n property name; @(posedge clock_ctrl_2) ( control_signal_9 ) == ( 6'b01000x ) |-> core_16 == sig_6 && auth_6 == sig_19 && cfg_20 == fsm_11 ; endproperty \n property name; ( control_signal_9 ) != 5'ha && ( control_signal_9 ) != 7'b10xx0x0 && @(posedge clock_ctrl_2) ( control_signal_9 ) != 6'b01000x  |-> rx_4 == clk_18 && rst_20 == sig_17 && chip_4 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "case ( command_status_14 ) \n   7'bxx01110 : begin\n     core_2 <= data_10\n     rst_20 <= reg_4;\n   end\n   default : begin \n     reg_6 <= rx_20\n     data_1 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_19) ( command_status_14 ) == ( 7'bxx01110 ) |-> core_2 == data_10 && rst_20 == reg_4 ; endproperty \n property name; @(negedge clock_div_19) ( command_status_14 ) != 7'bxx01110  |-> reg_6 == rx_20 && data_1 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_19"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   7'bx0x0xx1 : begin\n     hw_15 = core_5\n     clk_7 = clk_8;\n   end\n   5'b0x000 : begin\n     chip_13 = tx_10\n     auth_1 <= core_19;\n   end\n   7'b1xxx0x0 : begin\n     rx_20 = rst_14\n     auth_13 = core_14;\n   end\n   default : begin \n     err_16 = tx_14\n     reg_1 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_13) ( control_register_status_status_11 ) == ( 7'bx0x0xx1 ) |-> hw_15 == core_5 && clk_7 == clk_8 ; endproperty \n property name; @(negedge async_clk_13) ( control_register_status_status_11 ) == ( 5'b0x000 ) |-> chip_13 == tx_10 && auth_1 == core_19 ; endproperty \n property name; @(negedge async_clk_13) ( control_register_status_status_11 ) == ( 7'b1xxx0x0 ) |-> rx_20 == rst_14 && auth_13 == core_14 ; endproperty \n property name; ( control_register_status_status_11 ) != 7'bx0x0xx1 && ( control_register_status_status_11 ) != 5'b0x000 && @(negedge async_clk_13) ( control_register_status_status_11 ) != 7'b1xxx0x0  |-> err_16 == tx_14 && reg_1 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "case ( ready_register_20 ) \n   7'b1100x11 : begin\n     clk_12 = rx_4\n     fsm_17 = core_15\n     err_16 = err_8;\n   end\n   cfg_1 : begin\n     chip_5 <= hw_15\n     auth_20 = sig_9\n     reg_8 <= rst_15;\n   end\n   default : begin \n     hw_20 = err_16\n     core_15 = cfg_14\n     rst_11 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( ready_register_20 ) == ( 7'b1100x11 ) |-> clk_12 == rx_4 && fsm_17 == core_15 && err_16 == err_8 ; endproperty \n property name; @(negedge async_clk_12) ( ready_register_20 ) == ( cfg_1 ) |-> chip_5 == hw_15 && auth_20 == sig_9 && reg_8 == rst_15 ; endproperty \n property name; ( ready_register_20 ) != 7'b1100x11 && @(negedge async_clk_12) ( ready_register_20 ) != cfg_1  |-> hw_20 == err_16 && core_15 == cfg_14 && rst_11 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( control_signal_3 ) \n   7'bxxxxx00 : begin\n     rst_6 = chip_15\n     sig_13 = chip_10;\n   end\n   7'h6e : begin\n     core_15 = clk_13\n     hw_18 = rx_12;\n   end\n   default : begin \n     sig_9 = auth_6\n     fsm_16 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_11) ( control_signal_3 ) == ( 7'bxxxxx00 ) |-> rst_6 == chip_15 && sig_13 == chip_10 ; endproperty \n property name; @(posedge ref_clk_11) ( control_signal_3 ) == ( 7'h6e ) |-> core_15 == clk_13 && hw_18 == rx_12 ; endproperty \n property name; ( control_signal_3 ) != 7'bxxxxx00 && @(posedge ref_clk_11) ( control_signal_3 ) != 7'h6e  |-> sig_9 == auth_6 && fsm_16 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "case ( output_register_status_20 ) \n   7'b11xx010 : begin\n     fsm_13 = rx_2\n     core_7 <= clk_15;\n   end\n   fsm_20 : begin\n     sig_10 = cfg_12\n     chip_14 = rst_20;\n   end\n   5'b1x010 : begin\n     cfg_6 <= rst_18\n     clk_18 <= fsm_15;\n   end\n   default : begin \n     rst_8 <= cfg_11\n     rx_4 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_14) ( output_register_status_20 ) == ( 7'b11xx010 ) |-> fsm_13 == rx_2 && core_7 == clk_15 ; endproperty \n property name; @(negedge pll_clk_14) ( output_register_status_20 ) == ( fsm_20 ) |-> sig_10 == cfg_12 && chip_14 == rst_20 ; endproperty \n property name; @(negedge pll_clk_14) ( output_register_status_20 ) == ( 5'b1x010 ) |-> cfg_6 == rst_18 && clk_18 == fsm_15 ; endproperty \n property name; ( output_register_status_20 ) != 7'b11xx010 && ( output_register_status_20 ) != fsm_20 && @(negedge pll_clk_14) ( output_register_status_20 ) != 5'b1x010  |-> rst_8 == cfg_11 && rx_4 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "case ( flag_control_16 ) \n   5'bx1000 : begin\n     auth_9 <= hw_9\n     data_16 <= tx_11\n     chip_6 = rst_5;\n   end\n   7'h30 : begin\n     fsm_13 = rst_3\n     sig_10 = data_12\n     sig_15 = sig_8;\n   end\n   default : begin \n     fsm_3 = data_20\n     fsm_7 <= reg_6\n     auth_4 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_17) ( flag_control_16 ) == ( 5'bx1000 ) |-> auth_9 == hw_9 && data_16 == tx_11 && chip_6 == rst_5 ; endproperty \n property name; @(posedge async_clk_17) ( flag_control_16 ) == ( 7'h30 ) |-> fsm_13 == rst_3 && sig_10 == data_12 && sig_15 == sig_8 ; endproperty \n property name; ( flag_control_16 ) != 5'bx1000 && @(posedge async_clk_17) ( flag_control_16 ) != 7'h30  |-> fsm_3 == data_20 && fsm_7 == reg_6 && auth_4 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "case ( read_data_1 ) \n   6'b011000 : begin\n     clk_11 <= rx_3\n     rx_16 <= data_9;\n   end\n   7'h1 : begin\n     reg_13 <= data_2\n     sig_14 = err_16;\n   end\n   default : begin \n     tx_7 <= core_11\n     clk_16 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_6) ( read_data_1 ) == ( 6'b011000 ) |-> clk_11 == rx_3 && rx_16 == data_9 ; endproperty \n property name; @(negedge cpu_clock_6) ( read_data_1 ) == ( 7'h1 ) |-> reg_13 == data_2 && sig_14 == err_16 ; endproperty \n property name; ( read_data_1 ) != 6'b011000 && @(negedge cpu_clock_6) ( read_data_1 ) != 7'h1  |-> tx_7 == core_11 && clk_16 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   7'b1111100 : begin\n     sig_20 <= rx_6\n     cfg_12 = data_6;\n   end\n   6'he : begin\n     fsm_11 = data_20\n     cfg_4 <= cfg_8;\n   end\n   7'b1000000 : begin\n     core_12 = rx_10\n     tx_5 = rst_8;\n   end\n   default : begin \n     err_20 = rx_1\n     tx_14 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_7) ( interrupt_control_status_15 ) == ( 7'b1111100 ) |-> sig_20 == rx_6 && cfg_12 == data_6 ; endproperty \n property name; @(posedge cpu_clock_7) ( interrupt_control_status_15 ) == ( 6'he ) |-> fsm_11 == data_20 && cfg_4 == cfg_8 ; endproperty \n property name; @(posedge cpu_clock_7) ( interrupt_control_status_15 ) == ( 7'b1000000 ) |-> core_12 == rx_10 && tx_5 == rst_8 ; endproperty \n property name; ( interrupt_control_status_15 ) != 7'b1111100 && ( interrupt_control_status_15 ) != 6'he && @(posedge cpu_clock_7) ( interrupt_control_status_15 ) != 7'b1000000  |-> err_20 == rx_1 && tx_14 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_7"
    },
    {
        "Code": "case ( operation_code_19 ) \n   5'b01001 : begin\n     clk_10 <= fsm_5\n     chip_14 <= clk_17\n     sig_14 = hw_19;\n   end\n   reg_10 : begin\n     rx_8 = sig_12\n     err_14 = auth_11\n     rx_12 <= sig_17;\n   end\n   default : begin \n     auth_19 = chip_10\n     rst_6 <= err_18\n     chip_16 = sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_18) ( operation_code_19 ) == ( 5'b01001 ) |-> clk_10 == fsm_5 && chip_14 == clk_17 && sig_14 == hw_19 ; endproperty \n property name; @(posedge clk_enable_18) ( operation_code_19 ) == ( reg_10 ) |-> rx_8 == sig_12 && err_14 == auth_11 && rx_12 == sig_17 ; endproperty \n property name; ( operation_code_19 ) != 5'b01001 && @(posedge clk_enable_18) ( operation_code_19 ) != reg_10  |-> auth_19 == chip_10 && rst_6 == err_18 && chip_16 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "case ( interrupt_request_14 ) \n   7'h3f : begin\n     tx_3 <= tx_10\n     hw_15 = reg_11\n     clk_16 = hw_6;\n   end\n   7'b0101101 : begin\n     data_2 <= rst_11\n     hw_18 = cfg_18\n     sig_15 <= tx_5;\n   end\n   5'b101xx : begin\n     cfg_5 <= chip_18\n     auth_12 <= fsm_9\n     tx_7 <= err_15;\n   end\n   default : begin \n     tx_15 = auth_11\n     auth_7 = auth_15\n     err_9 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_11) ( interrupt_request_14 ) == ( 7'h3f ) |-> tx_3 == tx_10 && hw_15 == reg_11 && clk_16 == hw_6 ; endproperty \n property name; @(negedge main_clk_11) ( interrupt_request_14 ) == ( 7'b0101101 ) |-> data_2 == rst_11 && hw_18 == cfg_18 && sig_15 == tx_5 ; endproperty \n property name; @(negedge main_clk_11) ( interrupt_request_14 ) == ( 5'b101xx ) |-> cfg_5 == chip_18 && auth_12 == fsm_9 && tx_7 == err_15 ; endproperty \n property name; ( interrupt_request_14 ) != 7'h3f && ( interrupt_request_14 ) != 7'b0101101 && @(negedge main_clk_11) ( interrupt_request_14 ) != 5'b101xx  |-> tx_15 == auth_11 && auth_7 == auth_15 && err_9 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_11"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   7'b0111xx1 : begin\n     err_19 <= reg_17\n     sig_17 = data_10;\n   end\n   7'b111000x : begin\n     clk_17 = core_7\n     sig_14 <= chip_16;\n   end\n   default : begin \n     rst_3 = data_5\n     core_17 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_14) ( data_register_status_14 ) == ( 7'b0111xx1 ) |-> err_19 == reg_17 && sig_17 == data_10 ; endproperty \n property name; @(negedge fast_clk_14) ( data_register_status_14 ) == ( 7'b111000x ) |-> clk_17 == core_7 && sig_14 == chip_16 ; endproperty \n property name; ( data_register_status_14 ) != 7'b0111xx1 && @(negedge fast_clk_14) ( data_register_status_14 ) != 7'b111000x  |-> rst_3 == data_5 && core_17 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "case ( input_status_register_16 ) \n   7'h49 : begin\n     auth_1 = reg_16\n     err_13 <= rx_7;\n   end\n   6'b1x0xxx : begin\n     hw_15 = cfg_10\n     reg_20 <= err_16;\n   end\n   default : begin \n     auth_14 = hw_14\n     auth_12 = chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_17) ( input_status_register_16 ) == ( 7'h49 ) |-> auth_1 == reg_16 && err_13 == rx_7 ; endproperty \n property name; @(posedge fast_clk_17) ( input_status_register_16 ) == ( 6'b1x0xxx ) |-> hw_15 == cfg_10 && reg_20 == err_16 ; endproperty \n property name; ( input_status_register_16 ) != 7'h49 && @(posedge fast_clk_17) ( input_status_register_16 ) != 6'b1x0xxx  |-> auth_14 == hw_14 && auth_12 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "case ( data_control_11 ) \n   6'b101110 : begin\n     tx_6 <= auth_16\n     rx_13 <= clk_20\n     tx_3 <= hw_17;\n   end\n   7'b101111x : begin\n     rst_8 <= data_6\n     clk_10 = tx_20\n     tx_14 = auth_19;\n   end\n   default : begin \n     auth_4 <= hw_3\n     auth_15 <= core_5\n     fsm_7 <= reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_9) ( data_control_11 ) == ( 6'b101110 ) |-> tx_6 == auth_16 && rx_13 == clk_20 && tx_3 == hw_17 ; endproperty \n property name; @(posedge bus_clock_9) ( data_control_11 ) == ( 7'b101111x ) |-> rst_8 == data_6 && clk_10 == tx_20 && tx_14 == auth_19 ; endproperty \n property name; ( data_control_11 ) != 6'b101110 && @(posedge bus_clock_9) ( data_control_11 ) != 7'b101111x  |-> auth_4 == hw_3 && auth_15 == core_5 && fsm_7 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "case ( output_data_6 ) \n   7'h58 : begin\n     data_1 = data_12\n     err_18 = sig_11;\n   end\n   7'b0xxxxx0 : begin\n     data_2 <= data_16\n     hw_4 = rst_17;\n   end\n   7'bx1x010x : begin\n     rst_5 = chip_19\n     core_3 <= tx_13;\n   end\n   default : begin \n     reg_15 <= core_6\n     cfg_5 <= rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_20) ( output_data_6 ) == ( 7'h58 ) |-> data_1 == data_12 && err_18 == sig_11 ; endproperty \n property name; @(negedge clock_div_20) ( output_data_6 ) == ( 7'b0xxxxx0 ) |-> data_2 == data_16 && hw_4 == rst_17 ; endproperty \n property name; @(negedge clock_div_20) ( output_data_6 ) == ( 7'bx1x010x ) |-> rst_5 == chip_19 && core_3 == tx_13 ; endproperty \n property name; ( output_data_6 ) != 7'h58 && ( output_data_6 ) != 7'b0xxxxx0 && @(negedge clock_div_20) ( output_data_6 ) != 7'bx1x010x  |-> reg_15 == core_6 && cfg_5 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "case ( output_buffer_18 ) \n   5'b00000 : begin\n     clk_11 <= fsm_5\n     rx_3 = data_14;\n   end\n   5'b101xx : begin\n     data_6 = cfg_1\n     reg_5 = sig_18;\n   end\n   default : begin \n     reg_20 = tx_9\n     clk_2 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( output_buffer_18 ) == ( 5'b00000 ) |-> clk_11 == fsm_5 && rx_3 == data_14 ; endproperty \n property name; @(negedge core_clock_13) ( output_buffer_18 ) == ( 5'b101xx ) |-> data_6 == cfg_1 && reg_5 == sig_18 ; endproperty \n property name; ( output_buffer_18 ) != 5'b00000 && @(negedge core_clock_13) ( output_buffer_18 ) != 5'b101xx  |-> reg_20 == tx_9 && clk_2 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( status_flag_17 ) \n   cfg_4 : begin\n     fsm_6 <= err_9\n     sig_15 = reg_18\n     hw_8 = rst_14;\n   end\n   7'b1111110 : begin\n     auth_15 = rx_8\n     err_7 = cfg_12\n     rst_13 = reg_10;\n   end\n   5'bxxxxx : begin\n     core_18 <= sig_2\n     auth_2 <= err_2\n     fsm_2 <= hw_13;\n   end\n   default : begin \n     reg_18 <= clk_16\n     sig_13 <= rx_3\n     data_9 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_1) ( status_flag_17 ) == ( cfg_4 ) |-> fsm_6 == err_9 && sig_15 == reg_18 && hw_8 == rst_14 ; endproperty \n property name; @(posedge clock_div_1) ( status_flag_17 ) == ( 7'b1111110 ) |-> auth_15 == rx_8 && err_7 == cfg_12 && rst_13 == reg_10 ; endproperty \n property name; @(posedge clock_div_1) ( status_flag_17 ) == ( 5'bxxxxx ) |-> core_18 == sig_2 && auth_2 == err_2 && fsm_2 == hw_13 ; endproperty \n property name; ( status_flag_17 ) != cfg_4 && ( status_flag_17 ) != 7'b1111110 && @(posedge clock_div_1) ( status_flag_17 ) != 5'bxxxxx  |-> reg_18 == clk_16 && sig_13 == rx_3 && data_9 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_1"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   7'bxxx11xx : begin\n     clk_4 <= clk_3\n     auth_17 = data_2;\n   end\n   7'bxxx0xx1 : begin\n     reg_1 = reg_7\n     rst_12 <= hw_20;\n   end\n   default : begin \n     cfg_15 <= auth_2\n     rst_11 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_9) ( output_buffer_status_16 ) == ( 7'bxxx11xx ) |-> clk_4 == clk_3 && auth_17 == data_2 ; endproperty \n property name; @(posedge main_clk_9) ( output_buffer_status_16 ) == ( 7'bxxx0xx1 ) |-> reg_1 == reg_7 && rst_12 == hw_20 ; endproperty \n property name; ( output_buffer_status_16 ) != 7'bxxx11xx && @(posedge main_clk_9) ( output_buffer_status_16 ) != 7'bxxx0xx1  |-> cfg_15 == auth_2 && rst_11 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'h2a : begin\n     fsm_6 <= rst_11\n     reg_2 = tx_6;\n   end\n   default : begin \n     reg_8 = sig_13\n     auth_18 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( interrupt_control_status_17 ) == ( 7'h2a ) |-> fsm_6 == rst_11 && reg_2 == tx_6 ; endproperty \n property name; @(posedge core_clock_16) ( interrupt_control_status_17 ) != 7'h2a  |-> reg_8 == sig_13 && auth_18 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( mode_register_4 ) \n   7'bxx00x1x : begin\n     err_3 = rx_4\n     cfg_16 <= clk_8;\n   end\n   reg_18 : begin\n     tx_5 = data_10\n     clk_3 <= data_4;\n   end\n   default : begin \n     core_13 <= hw_10\n     core_13 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( mode_register_4 ) == ( 7'bxx00x1x ) |-> err_3 == rx_4 && cfg_16 == clk_8 ; endproperty \n property name; @(negedge fast_clk_7) ( mode_register_4 ) == ( reg_18 ) |-> tx_5 == data_10 && clk_3 == data_4 ; endproperty \n property name; ( mode_register_4 ) != 7'bxx00x1x && @(negedge fast_clk_7) ( mode_register_4 ) != reg_18  |-> core_13 == hw_10 && core_13 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( output_buffer_17 ) \n   7'bxxx000x : begin\n     cfg_18 = chip_10\n     sig_1 = hw_15;\n   end\n   7'bxx1x00x : begin\n     err_3 = clk_17\n     rx_12 <= err_1;\n   end\n   default : begin \n     auth_8 = err_19\n     hw_18 <= cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_17) ( output_buffer_17 ) == ( 7'bxxx000x ) |-> cfg_18 == chip_10 && sig_1 == hw_15 ; endproperty \n property name; @(posedge clk_osc_17) ( output_buffer_17 ) == ( 7'bxx1x00x ) |-> err_3 == clk_17 && rx_12 == err_1 ; endproperty \n property name; ( output_buffer_17 ) != 7'bxxx000x && @(posedge clk_osc_17) ( output_buffer_17 ) != 7'bxx1x00x  |-> auth_8 == err_19 && hw_18 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "case ( status_register_status_11 ) \n   6'bx1011x : begin\n     sig_19 <= tx_1\n     rx_14 <= auth_1;\n   end\n   6'b001001 : begin\n     cfg_16 = hw_2\n     core_9 = chip_15;\n   end\n   err_1 : begin\n     reg_12 = auth_3\n     rst_15 <= tx_14;\n   end\n   default : begin \n     rx_3 <= hw_10\n     fsm_6 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_7) ( status_register_status_11 ) == ( 6'bx1011x ) |-> sig_19 == tx_1 && rx_14 == auth_1 ; endproperty \n property name; @(negedge bus_clock_7) ( status_register_status_11 ) == ( 6'b001001 ) |-> cfg_16 == hw_2 && core_9 == chip_15 ; endproperty \n property name; @(negedge bus_clock_7) ( status_register_status_11 ) == ( err_1 ) |-> reg_12 == auth_3 && rst_15 == tx_14 ; endproperty \n property name; ( status_register_status_11 ) != 6'bx1011x && ( status_register_status_11 ) != 6'b001001 && @(negedge bus_clock_7) ( status_register_status_11 ) != err_1  |-> rx_3 == hw_10 && fsm_6 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "case ( operation_status_16 ) \n   hw : begin\n     cfg_3 <= tx_9\n     clk_13 <= data_10;\n   end\n   7'bx0x1xx1 : begin\n     fsm_10 = err_7\n     rst_9 <= data_8;\n   end\n   default : begin \n     auth_6 <= err_18\n     fsm_17 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_20) ( operation_status_16 ) == ( hw ) |-> cfg_3 == tx_9 && clk_13 == data_10 ; endproperty \n property name; @(negedge clock_source_20) ( operation_status_16 ) == ( 7'bx0x1xx1 ) |-> fsm_10 == err_7 && rst_9 == data_8 ; endproperty \n property name; ( operation_status_16 ) != hw && @(negedge clock_source_20) ( operation_status_16 ) != 7'bx0x1xx1  |-> auth_6 == err_18 && fsm_17 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "case ( data_status_5 ) \n   6'hc : begin\n     data_2 = rx_17\n     sig_11 <= rst_20;\n   end\n   default : begin \n     data_15 = sig_10\n     data_19 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_12) ( data_status_5 ) == ( 6'hc ) |-> data_2 == rx_17 && sig_11 == rst_20 ; endproperty \n property name; @(posedge clk_osc_12) ( data_status_5 ) != 6'hc  |-> data_15 == sig_10 && data_19 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "case ( start_address_6 ) \n   6'bx01xx1 : begin\n     auth_18 = core_1\n     chip_12 = auth_4\n     fsm_9 = chip_6;\n   end\n   6'b000001 : begin\n     tx_10 = rx_8\n     cfg_3 <= clk_1\n     cfg_18 <= rx_3;\n   end\n   default : begin \n     core_8 <= chip_17\n     rst_16 <= core_11\n     chip_20 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_16) ( start_address_6 ) == ( 6'bx01xx1 ) |-> auth_18 == core_1 && chip_12 == auth_4 && fsm_9 == chip_6 ; endproperty \n property name; @(posedge clock_source_16) ( start_address_6 ) == ( 6'b000001 ) |-> tx_10 == rx_8 && cfg_3 == clk_1 && cfg_18 == rx_3 ; endproperty \n property name; ( start_address_6 ) != 6'bx01xx1 && @(posedge clock_source_16) ( start_address_6 ) != 6'b000001  |-> core_8 == chip_17 && rst_16 == core_11 && chip_20 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_16"
    },
    {
        "Code": "case ( valid_input_8 ) \n   4'b1011 : begin\n     chip_6 <= cfg_16\n     tx_16 <= cfg_8\n     reg_4 = tx_9;\n   end\n   default : begin \n     core_3 = chip_13\n     rx_11 <= err_1\n     cfg_16 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( valid_input_8 ) == ( 4'b1011 ) |-> chip_6 == cfg_16 && tx_16 == cfg_8 && reg_4 == tx_9 ; endproperty \n property name; @(negedge clk_enable_19) ( valid_input_8 ) != 4'b1011  |-> core_3 == chip_13 && rx_11 == err_1 && cfg_16 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( ready_register_18 ) \n   7'b1x1011x : begin\n     hw_16 <= chip_16\n     reg_6 = tx_13;\n   end\n   6'b011010 : begin\n     cfg_9 <= data_11\n     err_1 = rst_5;\n   end\n   default : begin \n     clk_10 <= rx_8\n     chip_18 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( ready_register_18 ) == ( 7'b1x1011x ) |-> hw_16 == chip_16 && reg_6 == tx_13 ; endproperty \n property name; @(posedge cpu_clock_1) ( ready_register_18 ) == ( 6'b011010 ) |-> cfg_9 == data_11 && err_1 == rst_5 ; endproperty \n property name; ( ready_register_18 ) != 7'b1x1011x && @(posedge cpu_clock_1) ( ready_register_18 ) != 6'b011010  |-> clk_10 == rx_8 && chip_18 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( ready_output_11 ) \n   7'b00x111x : begin\n     core_5 <= hw_6\n     fsm_6 = auth_3\n     core_10 <= fsm_7;\n   end\n   5'b1xx0x : begin\n     reg_10 = chip_14\n     sig_10 <= err_18\n     reg_11 = rst_11;\n   end\n   default : begin \n     rst_6 = chip_16\n     fsm_8 = err_8\n     sig_4 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_12) ( ready_output_11 ) == ( 7'b00x111x ) |-> core_5 == hw_6 && fsm_6 == auth_3 && core_10 == fsm_7 ; endproperty \n property name; @(negedge clk_gen_12) ( ready_output_11 ) == ( 5'b1xx0x ) |-> reg_10 == chip_14 && sig_10 == err_18 && reg_11 == rst_11 ; endproperty \n property name; ( ready_output_11 ) != 7'b00x111x && @(negedge clk_gen_12) ( ready_output_11 ) != 5'b1xx0x  |-> rst_6 == chip_16 && fsm_8 == err_8 && sig_4 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "case ( address_7 ) \n   7'bx000101 : begin\n     cfg_4 = clk_4\n     rx_4 <= rst_16;\n   end\n   default : begin \n     sig_6 = cfg_2\n     data_8 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_9) ( address_7 ) == ( 7'bx000101 ) |-> cfg_4 == clk_4 && rx_4 == rst_16 ; endproperty \n property name; @(negedge clk_signal_9) ( address_7 ) != 7'bx000101  |-> sig_6 == cfg_2 && data_8 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "case ( input_data_18 ) \n   6'bxxx1xx : begin\n     cfg_18 = err_10\n     hw_4 = chip_12;\n   end\n   7'h42 : begin\n     hw_20 <= rx_19\n     data_13 <= tx_5;\n   end\n   5'b01xxx : begin\n     sig_6 <= rx_18\n     clk_5 = hw_12;\n   end\n   default : begin \n     sig_17 <= auth_10\n     tx_7 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( input_data_18 ) == ( 6'bxxx1xx ) |-> cfg_18 == err_10 && hw_4 == chip_12 ; endproperty \n property name; @(posedge clk_reset_18) ( input_data_18 ) == ( 7'h42 ) |-> hw_20 == rx_19 && data_13 == tx_5 ; endproperty \n property name; @(posedge clk_reset_18) ( input_data_18 ) == ( 5'b01xxx ) |-> sig_6 == rx_18 && clk_5 == hw_12 ; endproperty \n property name; ( input_data_18 ) != 6'bxxx1xx && ( input_data_18 ) != 7'h42 && @(posedge clk_reset_18) ( input_data_18 ) != 5'b01xxx  |-> sig_17 == auth_10 && tx_7 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( instruction_3 ) \n   6'bx11000 : begin\n     cfg_3 <= hw_15\n     data_18 = reg_17;\n   end\n   4'b10x1 : begin\n     core_18 = sig_19\n     sig_12 = chip_20;\n   end\n   default : begin \n     data_4 = sig_6\n     data_6 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( instruction_3 ) == ( 6'bx11000 ) |-> cfg_3 == hw_15 && data_18 == reg_17 ; endproperty \n property name; @(negedge cpu_clock_1) ( instruction_3 ) == ( 4'b10x1 ) |-> core_18 == sig_19 && sig_12 == chip_20 ; endproperty \n property name; ( instruction_3 ) != 6'bx11000 && @(negedge cpu_clock_1) ( instruction_3 ) != 4'b10x1  |-> data_4 == sig_6 && data_6 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( status_register_11 ) \n   6'b11xxxx : begin\n     hw_13 = chip_14\n     chip_1 <= chip_16\n     reg_6 <= chip_7;\n   end\n   2'bxx : begin\n     core_3 <= sig_12\n     auth_11 = err_5\n     rst_19 <= clk_18;\n   end\n   default : begin \n     sig_7 = reg_15\n     clk_1 <= reg_18\n     rx_8 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( status_register_11 ) == ( 6'b11xxxx ) |-> hw_13 == chip_14 && chip_1 == chip_16 && reg_6 == chip_7 ; endproperty \n property name; @(negedge clk_signal_1) ( status_register_11 ) == ( 2'bxx ) |-> core_3 == sig_12 && auth_11 == err_5 && rst_19 == clk_18 ; endproperty \n property name; ( status_register_11 ) != 6'b11xxxx && @(negedge clk_signal_1) ( status_register_11 ) != 2'bxx  |-> sig_7 == reg_15 && clk_1 == reg_18 && rx_8 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( data_status_9 ) \n   7'b00x1001 : begin\n     rx_19 = rst_11\n     cfg_6 <= tx_13\n     data_9 = hw_1;\n   end\n   default : begin \n     clk_5 = fsm_16\n     err_1 = reg_20\n     cfg_7 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_13) ( data_status_9 ) == ( 7'b00x1001 ) |-> rx_19 == rst_11 && cfg_6 == tx_13 && data_9 == hw_1 ; endproperty \n property name; @(posedge clk_in_13) ( data_status_9 ) != 7'b00x1001  |-> clk_5 == fsm_16 && err_1 == reg_20 && cfg_7 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "case ( input_buffer_12 ) \n   3'b0xx : begin\n     reg_15 <= tx_8\n     chip_6 <= hw_11\n     core_8 = data_14;\n   end\n   default : begin \n     sig_9 <= err_16\n     fsm_5 = clk_4\n     data_16 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( input_buffer_12 ) == ( 3'b0xx ) |-> reg_15 == tx_8 && chip_6 == hw_11 && core_8 == data_14 ; endproperty \n property name; @(posedge mem_clock_17) ( input_buffer_12 ) != 3'b0xx  |-> sig_9 == err_16 && fsm_5 == clk_4 && data_16 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( address_status_4 ) \n   7'h6 : begin\n     core_4 <= tx_16\n     rx_1 = fsm_11\n     rx_4 = chip_11;\n   end\n   7'b0101110 : begin\n     tx_11 <= sig_11\n     core_19 <= auth_7\n     err_9 <= rst_12;\n   end\n   7'b0000000 : begin\n     tx_10 = err_11\n     auth_17 = tx_5\n     data_13 <= clk_18;\n   end\n   default : begin \n     rx_20 <= fsm_7\n     sig_15 = sig_20\n     data_16 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_18) ( address_status_4 ) == ( 7'h6 ) |-> core_4 == tx_16 && rx_1 == fsm_11 && rx_4 == chip_11 ; endproperty \n property name; @(negedge clk_reset_18) ( address_status_4 ) == ( 7'b0101110 ) |-> tx_11 == sig_11 && core_19 == auth_7 && err_9 == rst_12 ; endproperty \n property name; @(negedge clk_reset_18) ( address_status_4 ) == ( 7'b0000000 ) |-> tx_10 == err_11 && auth_17 == tx_5 && data_13 == clk_18 ; endproperty \n property name; ( address_status_4 ) != 7'h6 && ( address_status_4 ) != 7'b0101110 && @(negedge clk_reset_18) ( address_status_4 ) != 7'b0000000  |-> rx_20 == fsm_7 && sig_15 == sig_20 && data_16 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "case ( ready_signal_8 ) \n   7'b10011x1 : begin\n     rx_12 = hw_17\n     hw_11 <= data_6;\n   end\n   7'b01x0010 : begin\n     err_4 = rst_17\n     chip_3 <= data_19;\n   end\n   sig_12 : begin\n     clk_17 <= clk_11\n     auth_17 <= reg_10;\n   end\n   default : begin \n     rst_17 <= chip_11\n     err_20 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_12) ( ready_signal_8 ) == ( 7'b10011x1 ) |-> rx_12 == hw_17 && hw_11 == data_6 ; endproperty \n property name; @(negedge clk_osc_12) ( ready_signal_8 ) == ( 7'b01x0010 ) |-> err_4 == rst_17 && chip_3 == data_19 ; endproperty \n property name; @(negedge clk_osc_12) ( ready_signal_8 ) == ( sig_12 ) |-> clk_17 == clk_11 && auth_17 == reg_10 ; endproperty \n property name; ( ready_signal_8 ) != 7'b10011x1 && ( ready_signal_8 ) != 7'b01x0010 && @(negedge clk_osc_12) ( ready_signal_8 ) != sig_12  |-> rst_17 == chip_11 && err_20 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_12"
    },
    {
        "Code": "case ( transfer_complete_9 ) \n   7'bx00x000 : begin\n     clk_19 <= fsm_5\n     core_11 = rx_2\n     hw_11 = fsm_17;\n   end\n   7'b10xx111 : begin\n     rx_12 <= err_14\n     auth_5 = hw_10\n     reg_4 <= rx_19;\n   end\n   6'b01100x : begin\n     clk_18 = err_5\n     sig_6 <= reg_13\n     chip_2 = cfg_10;\n   end\n   default : begin \n     clk_8 = sig_4\n     chip_6 = core_15\n     reg_8 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_19) ( transfer_complete_9 ) == ( 7'bx00x000 ) |-> clk_19 == fsm_5 && core_11 == rx_2 && hw_11 == fsm_17 ; endproperty \n property name; @(negedge cpu_clock_19) ( transfer_complete_9 ) == ( 7'b10xx111 ) |-> rx_12 == err_14 && auth_5 == hw_10 && reg_4 == rx_19 ; endproperty \n property name; @(negedge cpu_clock_19) ( transfer_complete_9 ) == ( 6'b01100x ) |-> clk_18 == err_5 && sig_6 == reg_13 && chip_2 == cfg_10 ; endproperty \n property name; ( transfer_complete_9 ) != 7'bx00x000 && ( transfer_complete_9 ) != 7'b10xx111 && @(negedge cpu_clock_19) ( transfer_complete_9 ) != 6'b01100x  |-> clk_8 == sig_4 && chip_6 == core_15 && reg_8 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "case ( read_data_6 ) \n   7'bx00x1xx : begin\n     sig_2 <= reg_20\n     reg_18 = hw_7\n     err_9 = core_14;\n   end\n   6'bx0xx00 : begin\n     core_10 <= tx_8\n     cfg_14 = rst_7\n     chip_19 <= clk_8;\n   end\n   default : begin \n     clk_18 <= clk_18\n     rst_18 <= core_13\n     core_1 = fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( read_data_6 ) == ( 7'bx00x1xx ) |-> sig_2 == reg_20 && reg_18 == hw_7 && err_9 == core_14 ; endproperty \n property name; @(negedge clk_osc_20) ( read_data_6 ) == ( 6'bx0xx00 ) |-> core_10 == tx_8 && cfg_14 == rst_7 && chip_19 == clk_8 ; endproperty \n property name; ( read_data_6 ) != 7'bx00x1xx && @(negedge clk_osc_20) ( read_data_6 ) != 6'bx0xx00  |-> clk_18 == clk_18 && rst_18 == core_13 && core_1 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( command_status_16 ) \n   7'b11101x1 : begin\n     reg_12 = cfg_7\n     hw_13 = rx_8;\n   end\n   7'h58 : begin\n     err_19 = chip_20\n     hw_17 = cfg_1;\n   end\n   default : begin \n     data_9 <= clk_9\n     clk_5 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_16) ( command_status_16 ) == ( 7'b11101x1 ) |-> reg_12 == cfg_7 && hw_13 == rx_8 ; endproperty \n property name; @(posedge clk_out_16) ( command_status_16 ) == ( 7'h58 ) |-> err_19 == chip_20 && hw_17 == cfg_1 ; endproperty \n property name; ( command_status_16 ) != 7'b11101x1 && @(posedge clk_out_16) ( command_status_16 ) != 7'h58  |-> data_9 == clk_9 && clk_5 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "case ( enable_13 ) \n   5'b1xx0x : begin\n     data_20 = reg_5\n     rst_13 <= cfg_7\n     chip_16 = core_5;\n   end\n   default : begin \n     auth_11 <= sig_3\n     cfg_18 <= rx_14\n     rx_17 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( enable_13 ) == ( 5'b1xx0x ) |-> data_20 == reg_5 && rst_13 == cfg_7 && chip_16 == core_5 ; endproperty \n property name; @(negedge clk_reset_14) ( enable_13 ) != 5'b1xx0x  |-> auth_11 == sig_3 && cfg_18 == rx_14 && rx_17 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   5'bxx11x : begin\n     fsm_6 <= chip_5\n     clk_2 <= core_5\n     err_10 = reg_13;\n   end\n   default : begin \n     hw_8 <= clk_3\n     core_12 = fsm_7\n     fsm_1 <= fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( control_buffer_4 ) == ( 5'bxx11x ) |-> fsm_6 == chip_5 && clk_2 == core_5 && err_10 == reg_13 ; endproperty \n property name; @(negedge clk_signal_2) ( control_buffer_4 ) != 5'bxx11x  |-> hw_8 == clk_3 && core_12 == fsm_7 && fsm_1 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( status_output_6 ) \n   6'b111x01 : begin\n     fsm_11 <= err_18\n     reg_13 = err_7;\n   end\n   7'bx111000 : begin\n     err_16 <= err_15\n     clk_12 = chip_3;\n   end\n   default : begin \n     hw_17 = clk_3\n     reg_10 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( status_output_6 ) == ( 6'b111x01 ) |-> fsm_11 == err_18 && reg_13 == err_7 ; endproperty \n property name; @(negedge bus_clock_15) ( status_output_6 ) == ( 7'bx111000 ) |-> err_16 == err_15 && clk_12 == chip_3 ; endproperty \n property name; ( status_output_6 ) != 6'b111x01 && @(negedge bus_clock_15) ( status_output_6 ) != 7'bx111000  |-> hw_17 == clk_3 && reg_10 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( status_output_8 ) \n   6'b00x1xx : begin\n     rx_20 <= auth_10\n     data_14 = rst_15\n     rx_3 = rx_9;\n   end\n   default : begin \n     tx_18 = fsm_8\n     err_14 <= err_6\n     fsm_9 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( status_output_8 ) == ( 6'b00x1xx ) |-> rx_20 == auth_10 && data_14 == rst_15 && rx_3 == rx_9 ; endproperty \n property name; @(negedge clock_ctrl_10) ( status_output_8 ) != 6'b00x1xx  |-> tx_18 == fsm_8 && err_14 == err_6 && fsm_9 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( output_buffer_7 ) \n   5'bxxxx1 : begin\n     rx_6 = reg_9\n     hw_8 = chip_11;\n   end\n   7'b11111x0 : begin\n     core_2 <= rst_2\n     clk_8 = rst_19;\n   end\n   default : begin \n     rst_17 <= hw_20\n     data_8 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( output_buffer_7 ) == ( 5'bxxxx1 ) |-> rx_6 == reg_9 && hw_8 == chip_11 ; endproperty \n property name; @(posedge clock_div_14) ( output_buffer_7 ) == ( 7'b11111x0 ) |-> core_2 == rst_2 && clk_8 == rst_19 ; endproperty \n property name; ( output_buffer_7 ) != 5'bxxxx1 && @(posedge clock_div_14) ( output_buffer_7 ) != 7'b11111x0  |-> rst_17 == hw_20 && data_8 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   core_8 : begin\n     sig_5 = clk_17\n     rst_16 = rx_11;\n   end\n   default : begin \n     sig_7 = err_18\n     chip_20 = sig_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_7) ( output_buffer_status_2 ) == ( core_8 ) |-> sig_5 == clk_17 && rst_16 == rx_11 ; endproperty \n property name; @(posedge async_clk_7) ( output_buffer_status_2 ) != core_8  |-> sig_7 == err_18 && chip_20 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "case ( end_address_19 ) \n   5'b0x000 : begin\n     fsm_1 = cfg_9\n     core_7 <= err_11;\n   end\n   default : begin \n     rst_10 <= fsm_9\n     clk_2 = rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_11) ( end_address_19 ) == ( 5'b0x000 ) |-> fsm_1 == cfg_9 && core_7 == err_11 ; endproperty \n property name; @(posedge clk_signal_11) ( end_address_19 ) != 5'b0x000  |-> rst_10 == fsm_9 && clk_2 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "case ( data_status_register_7 ) \n   6'h1c : begin\n     sig_18 = chip_4\n     auth_8 = reg_6;\n   end\n   default : begin \n     rst_8 = sig_7\n     cfg_6 <= tx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_3) ( data_status_register_7 ) == ( 6'h1c ) |-> sig_18 == chip_4 && auth_8 == reg_6 ; endproperty \n property name; @(negedge clk_gen_3) ( data_status_register_7 ) != 6'h1c  |-> rst_8 == sig_7 && cfg_6 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   7'h6f : begin\n     auth_11 <= rx_11\n     sig_2 = tx_2\n     rst_10 = err_19;\n   end\n   default : begin \n     clk_3 <= rst_3\n     hw_9 = clk_2\n     chip_10 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_19) ( interrupt_control_status_8 ) == ( 7'h6f ) |-> auth_11 == rx_11 && sig_2 == tx_2 && rst_10 == err_19 ; endproperty \n property name; @(posedge clock_source_19) ( interrupt_control_status_8 ) != 7'h6f  |-> clk_3 == rst_3 && hw_9 == clk_2 && chip_10 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "case ( end_address_2 ) \n   7'bxx0xx0x : begin\n     tx_20 = hw_10\n     hw_19 <= cfg_13;\n   end\n   6'b10x010 : begin\n     hw_4 <= rst_17\n     fsm_10 = chip_17;\n   end\n   6'bx00110 : begin\n     hw_12 = err_2\n     fsm_8 <= cfg_10;\n   end\n   default : begin \n     err_5 = core_10\n     tx_9 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( end_address_2 ) == ( 7'bxx0xx0x ) |-> tx_20 == hw_10 && hw_19 == cfg_13 ; endproperty \n property name; @(posedge clock_source_14) ( end_address_2 ) == ( 6'b10x010 ) |-> hw_4 == rst_17 && fsm_10 == chip_17 ; endproperty \n property name; @(posedge clock_source_14) ( end_address_2 ) == ( 6'bx00110 ) |-> hw_12 == err_2 && fsm_8 == cfg_10 ; endproperty \n property name; ( end_address_2 ) != 7'bxx0xx0x && ( end_address_2 ) != 6'b10x010 && @(posedge clock_source_14) ( end_address_2 ) != 6'bx00110  |-> err_5 == core_10 && tx_9 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'h20 : begin\n     rx_2 <= tx_13\n     auth_4 <= sig_14\n     rst_11 <= cfg_8;\n   end\n   default : begin \n     clk_12 = sig_20\n     data_7 <= auth_19\n     rst_18 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_7) ( status_register_buffer_11 ) == ( 7'h20 ) |-> rx_2 == tx_13 && auth_4 == sig_14 && rst_11 == cfg_8 ; endproperty \n property name; @(posedge clk_signal_7) ( status_register_buffer_11 ) != 7'h20  |-> clk_12 == sig_20 && data_7 == auth_19 && rst_18 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   6'h30 : begin\n     core_9 <= clk_2\n     fsm_1 <= reg_14;\n   end\n   default : begin \n     rst_12 <= core_18\n     data_10 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_17) ( data_status_register_status_18 ) == ( 6'h30 ) |-> core_9 == clk_2 && fsm_1 == reg_14 ; endproperty \n property name; @(negedge sys_clk_17) ( data_status_register_status_18 ) != 6'h30  |-> rst_12 == core_18 && data_10 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_17"
    },
    {
        "Code": "case ( flag_status_17 ) \n   7'bxxx1xxx : begin\n     tx_12 = auth_4\n     clk_5 = rst_11\n     tx_2 = tx_18;\n   end\n   default : begin \n     err_9 = rx_1\n     data_1 = chip_15\n     auth_16 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_9) ( flag_status_17 ) == ( 7'bxxx1xxx ) |-> tx_12 == auth_4 && clk_5 == rst_11 && tx_2 == tx_18 ; endproperty \n property name; @(negedge clk_osc_9) ( flag_status_17 ) != 7'bxxx1xxx  |-> err_9 == rx_1 && data_1 == chip_15 && auth_16 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   5'h13 : begin\n     err_5 = core_12\n     core_15 <= tx_19;\n   end\n   default : begin \n     chip_6 = cfg_17\n     hw_13 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_3) ( status_register_status_13 ) == ( 5'h13 ) |-> err_5 == core_12 && core_15 == tx_19 ; endproperty \n property name; @(negedge async_clk_3) ( status_register_status_13 ) != 5'h13  |-> chip_6 == cfg_17 && hw_13 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "case ( data_register_status_11 ) \n   6'bx101x0 : begin\n     core_3 <= rx_12\n     reg_16 <= sig_5;\n   end\n   7'b0001x1x : begin\n     rst_14 = fsm_15\n     hw_14 <= sig_8;\n   end\n   default : begin \n     rx_7 = chip_16\n     fsm_18 = cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( data_register_status_11 ) == ( 6'bx101x0 ) |-> core_3 == rx_12 && reg_16 == sig_5 ; endproperty \n property name; @(negedge core_clock_4) ( data_register_status_11 ) == ( 7'b0001x1x ) |-> rst_14 == fsm_15 && hw_14 == sig_8 ; endproperty \n property name; ( data_register_status_11 ) != 6'bx101x0 && @(negedge core_clock_4) ( data_register_status_11 ) != 7'b0001x1x  |-> rx_7 == chip_16 && fsm_18 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( address_register_9 ) \n   4'b0xxx : begin\n     fsm_7 <= err_15\n     tx_16 = clk_4\n     core_18 = tx_1;\n   end\n   7'bxxx0x0x : begin\n     data_2 = cfg_5\n     rx_5 <= sig_7\n     reg_4 <= chip_12;\n   end\n   default : begin \n     fsm_14 = rx_2\n     clk_11 <= core_15\n     core_7 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_5) ( address_register_9 ) == ( 4'b0xxx ) |-> fsm_7 == err_15 && tx_16 == clk_4 && core_18 == tx_1 ; endproperty \n property name; @(posedge clk_signal_5) ( address_register_9 ) == ( 7'bxxx0x0x ) |-> data_2 == cfg_5 && rx_5 == sig_7 && reg_4 == chip_12 ; endproperty \n property name; ( address_register_9 ) != 4'b0xxx && @(posedge clk_signal_5) ( address_register_9 ) != 7'bxxx0x0x  |-> fsm_14 == rx_2 && clk_11 == core_15 && core_7 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "case ( read_enable_8 ) \n   6'b1x0000 : begin\n     err_18 = fsm_14\n     chip_19 <= rst_19\n     data_18 = cfg_2;\n   end\n   rst_4 : begin\n     sig_3 = reg_3\n     rx_12 = err_4\n     tx_5 = clk_2;\n   end\n   default : begin \n     sig_4 = core_16\n     hw_7 = sig_6\n     auth_3 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_11) ( read_enable_8 ) == ( 6'b1x0000 ) |-> err_18 == fsm_14 && chip_19 == rst_19 && data_18 == cfg_2 ; endproperty \n property name; @(posedge clk_gen_11) ( read_enable_8 ) == ( rst_4 ) |-> sig_3 == reg_3 && rx_12 == err_4 && tx_5 == clk_2 ; endproperty \n property name; ( read_enable_8 ) != 6'b1x0000 && @(posedge clk_gen_11) ( read_enable_8 ) != rst_4  |-> sig_4 == core_16 && hw_7 == sig_6 && auth_3 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "case ( output_status_register_15 ) \n   7'bx010111 : begin\n     clk_2 <= core_1\n     fsm_4 <= auth_12\n     auth_19 <= chip_11;\n   end\n   default : begin \n     rst_16 = err_13\n     clk_1 = sig_10\n     data_5 <= chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_5) ( output_status_register_15 ) == ( 7'bx010111 ) |-> clk_2 == core_1 && fsm_4 == auth_12 && auth_19 == chip_11 ; endproperty \n property name; @(negedge sys_clk_5) ( output_status_register_15 ) != 7'bx010111  |-> rst_16 == err_13 && clk_1 == sig_10 && data_5 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "case ( control_status_buffer_13 ) \n   7'h5 : begin\n     rst_5 <= auth_16\n     cfg_16 = err_13\n     cfg_9 = fsm_8;\n   end\n   5'bxx1x0 : begin\n     auth_14 = auth_12\n     clk_3 <= rx_11\n     sig_10 <= fsm_14;\n   end\n   6'bxxx110 : begin\n     sig_16 = chip_14\n     rx_5 = chip_6\n     cfg_6 = err_7;\n   end\n   default : begin \n     data_7 = cfg_7\n     sig_17 = tx_2\n     fsm_9 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( control_status_buffer_13 ) == ( 7'h5 ) |-> rst_5 == auth_16 && cfg_16 == err_13 && cfg_9 == fsm_8 ; endproperty \n property name; @(negedge ref_clk_18) ( control_status_buffer_13 ) == ( 5'bxx1x0 ) |-> auth_14 == auth_12 && clk_3 == rx_11 && sig_10 == fsm_14 ; endproperty \n property name; @(negedge ref_clk_18) ( control_status_buffer_13 ) == ( 6'bxxx110 ) |-> sig_16 == chip_14 && rx_5 == chip_6 && cfg_6 == err_7 ; endproperty \n property name; ( control_status_buffer_13 ) != 7'h5 && ( control_status_buffer_13 ) != 5'bxx1x0 && @(negedge ref_clk_18) ( control_status_buffer_13 ) != 6'bxxx110  |-> data_7 == cfg_7 && sig_17 == tx_2 && fsm_9 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( output_status_6 ) \n   5'bx00x1 : begin\n     auth_10 <= reg_19\n     clk_11 = clk_13;\n   end\n   default : begin \n     rx_5 = tx_15\n     core_14 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_8) ( output_status_6 ) == ( 5'bx00x1 ) |-> auth_10 == reg_19 && clk_11 == clk_13 ; endproperty \n property name; @(negedge clk_in_8) ( output_status_6 ) != 5'bx00x1  |-> rx_5 == tx_15 && core_14 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   7'b00111x0 : begin\n     data_13 <= data_17\n     auth_12 = rst_7\n     sig_6 = rx_16;\n   end\n   7'b01000xx : begin\n     cfg_7 <= cfg_4\n     err_13 = tx_14\n     tx_11 <= chip_7;\n   end\n   default : begin \n     cfg_11 <= data_10\n     core_8 <= clk_5\n     data_4 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( interrupt_enable_1 ) == ( 7'b00111x0 ) |-> data_13 == data_17 && auth_12 == rst_7 && sig_6 == rx_16 ; endproperty \n property name; @(negedge clk_reset_4) ( interrupt_enable_1 ) == ( 7'b01000xx ) |-> cfg_7 == cfg_4 && err_13 == tx_14 && tx_11 == chip_7 ; endproperty \n property name; ( interrupt_enable_1 ) != 7'b00111x0 && @(negedge clk_reset_4) ( interrupt_enable_1 ) != 7'b01000xx  |-> cfg_11 == data_10 && core_8 == clk_5 && data_4 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( write_enable_3 ) \n   7'b0011001 : begin\n     clk_10 <= rx_4\n     data_2 <= tx_16\n     rst_4 <= hw_13;\n   end\n   default : begin \n     cfg_13 = sig_3\n     fsm_8 = reg_9\n     auth_1 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_2) ( write_enable_3 ) == ( 7'b0011001 ) |-> clk_10 == rx_4 && data_2 == tx_16 && rst_4 == hw_13 ; endproperty \n property name; @(negedge clock_div_2) ( write_enable_3 ) != 7'b0011001  |-> cfg_13 == sig_3 && fsm_8 == reg_9 && auth_1 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "case ( status_register_12 ) \n   7'bxxxxx01 : begin\n     chip_1 <= hw_18\n     core_15 <= clk_16;\n   end\n   7'b0111xx1 : begin\n     core_20 <= err_16\n     sig_9 <= hw_20;\n   end\n   6'bx0x111 : begin\n     rx_20 = data_7\n     data_10 <= chip_12;\n   end\n   default : begin \n     reg_2 = rx_15\n     fsm_1 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_4) ( status_register_12 ) == ( 7'bxxxxx01 ) |-> chip_1 == hw_18 && core_15 == clk_16 ; endproperty \n property name; @(posedge clk_osc_4) ( status_register_12 ) == ( 7'b0111xx1 ) |-> core_20 == err_16 && sig_9 == hw_20 ; endproperty \n property name; @(posedge clk_osc_4) ( status_register_12 ) == ( 6'bx0x111 ) |-> rx_20 == data_7 && data_10 == chip_12 ; endproperty \n property name; ( status_register_12 ) != 7'bxxxxx01 && ( status_register_12 ) != 7'b0111xx1 && @(posedge clk_osc_4) ( status_register_12 ) != 6'bx0x111  |-> reg_2 == rx_15 && fsm_1 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "case ( output_status_10 ) \n   chip : begin\n     rx_13 <= reg_3\n     err_20 = tx_11;\n   end\n   7'h73 : begin\n     fsm_3 <= rx_15\n     hw_2 <= cfg_16;\n   end\n   default : begin \n     auth_11 <= err_5\n     err_10 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_14) ( output_status_10 ) == ( chip ) |-> rx_13 == reg_3 && err_20 == tx_11 ; endproperty \n property name; @(negedge core_clock_14) ( output_status_10 ) == ( 7'h73 ) |-> fsm_3 == rx_15 && hw_2 == cfg_16 ; endproperty \n property name; ( output_status_10 ) != chip && @(negedge core_clock_14) ( output_status_10 ) != 7'h73  |-> auth_11 == err_5 && err_10 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "case ( acknowledge_signal_16 ) \n   6'h3 : begin\n     err_20 <= hw_15\n     reg_5 <= clk_18;\n   end\n   7'b1000100 : begin\n     hw_8 <= sig_11\n     core_7 <= rst_6;\n   end\n   7'b0xxxxx0 : begin\n     tx_12 = core_1\n     chip_12 <= tx_14;\n   end\n   default : begin \n     cfg_9 = chip_15\n     clk_16 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_12) ( acknowledge_signal_16 ) == ( 6'h3 ) |-> err_20 == hw_15 && reg_5 == clk_18 ; endproperty \n property name; @(posedge mem_clock_12) ( acknowledge_signal_16 ) == ( 7'b1000100 ) |-> hw_8 == sig_11 && core_7 == rst_6 ; endproperty \n property name; @(posedge mem_clock_12) ( acknowledge_signal_16 ) == ( 7'b0xxxxx0 ) |-> tx_12 == core_1 && chip_12 == tx_14 ; endproperty \n property name; ( acknowledge_signal_16 ) != 6'h3 && ( acknowledge_signal_16 ) != 7'b1000100 && @(posedge mem_clock_12) ( acknowledge_signal_16 ) != 7'b0xxxxx0  |-> cfg_9 == chip_15 && clk_16 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_12"
    },
    {
        "Code": "case ( command_status_2 ) \n   5'b00001 : begin\n     auth_5 = fsm_11\n     core_9 = chip_3\n     fsm_18 <= sig_6;\n   end\n   7'b1101000 : begin\n     tx_6 <= err_17\n     clk_7 <= hw_4\n     cfg_13 <= tx_11;\n   end\n   default : begin \n     rst_7 = hw_8\n     tx_12 <= hw_17\n     cfg_9 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_2) ( command_status_2 ) == ( 5'b00001 ) |-> auth_5 == fsm_11 && core_9 == chip_3 && fsm_18 == sig_6 ; endproperty \n property name; @(negedge fast_clk_2) ( command_status_2 ) == ( 7'b1101000 ) |-> tx_6 == err_17 && clk_7 == hw_4 && cfg_13 == tx_11 ; endproperty \n property name; ( command_status_2 ) != 5'b00001 && @(negedge fast_clk_2) ( command_status_2 ) != 7'b1101000  |-> rst_7 == hw_8 && tx_12 == hw_17 && cfg_9 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "case ( output_buffer_status_12 ) \n   6'b1x111x : begin\n     tx_4 <= rx_10\n     data_16 = clk_19;\n   end\n   default : begin \n     hw_20 <= cfg_10\n     rx_14 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_9) ( output_buffer_status_12 ) == ( 6'b1x111x ) |-> tx_4 == rx_10 && data_16 == clk_19 ; endproperty \n property name; @(posedge clk_gen_9) ( output_buffer_status_12 ) != 6'b1x111x  |-> hw_20 == cfg_10 && rx_14 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "case ( output_buffer_12 ) \n   6'b1x1xx0 : begin\n     sig_20 <= rst_19\n     data_19 <= err_2;\n   end\n   4'h7 : begin\n     clk_18 = auth_6\n     auth_12 <= sig_6;\n   end\n   6'bxx0xxx : begin\n     hw_13 <= rst_3\n     cfg_2 = rx_19;\n   end\n   default : begin \n     core_13 <= rst_13\n     reg_7 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_1) ( output_buffer_12 ) == ( 6'b1x1xx0 ) |-> sig_20 == rst_19 && data_19 == err_2 ; endproperty \n property name; @(posedge clock_ctrl_1) ( output_buffer_12 ) == ( 4'h7 ) |-> clk_18 == auth_6 && auth_12 == sig_6 ; endproperty \n property name; @(posedge clock_ctrl_1) ( output_buffer_12 ) == ( 6'bxx0xxx ) |-> hw_13 == rst_3 && cfg_2 == rx_19 ; endproperty \n property name; ( output_buffer_12 ) != 6'b1x1xx0 && ( output_buffer_12 ) != 4'h7 && @(posedge clock_ctrl_1) ( output_buffer_12 ) != 6'bxx0xxx  |-> core_13 == rst_13 && reg_7 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "case ( end_address_4 ) \n   7'b01x01xx : begin\n     reg_9 <= auth_1\n     sig_16 = cfg_6\n     sig_19 = tx_12;\n   end\n   default : begin \n     core_7 = clk_15\n     auth_5 <= clk_15\n     chip_4 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_1) ( end_address_4 ) == ( 7'b01x01xx ) |-> reg_9 == auth_1 && sig_16 == cfg_6 && sig_19 == tx_12 ; endproperty \n property name; @(posedge clk_signal_1) ( end_address_4 ) != 7'b01x01xx  |-> core_7 == clk_15 && auth_5 == clk_15 && chip_4 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_1"
    },
    {
        "Code": "case ( control_flag_register_3 ) \n   5'h5 : begin\n     chip_18 <= rst_12\n     chip_14 = sig_14;\n   end\n   7'b11010x0 : begin\n     rst_3 = core_5\n     sig_19 <= chip_17;\n   end\n   7'b10x000x : begin\n     clk_14 = reg_14\n     sig_16 = reg_17;\n   end\n   default : begin \n     rst_2 = clk_6\n     sig_11 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_18) ( control_flag_register_3 ) == ( 5'h5 ) |-> chip_18 == rst_12 && chip_14 == sig_14 ; endproperty \n property name; @(posedge clock_ctrl_18) ( control_flag_register_3 ) == ( 7'b11010x0 ) |-> rst_3 == core_5 && sig_19 == chip_17 ; endproperty \n property name; @(posedge clock_ctrl_18) ( control_flag_register_3 ) == ( 7'b10x000x ) |-> clk_14 == reg_14 && sig_16 == reg_17 ; endproperty \n property name; ( control_flag_register_3 ) != 5'h5 && ( control_flag_register_3 ) != 7'b11010x0 && @(posedge clock_ctrl_18) ( control_flag_register_3 ) != 7'b10x000x  |-> rst_2 == clk_6 && sig_11 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   7'b0xxxx1x : begin\n     sig_6 = err_11\n     hw_7 = data_14;\n   end\n   5'bxxx1x : begin\n     sig_19 = rx_16\n     err_6 <= rx_7;\n   end\n   default : begin \n     fsm_20 <= auth_5\n     core_17 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_18) ( acknowledge_4 ) == ( 7'b0xxxx1x ) |-> sig_6 == err_11 && hw_7 == data_14 ; endproperty \n property name; @(negedge bus_clock_18) ( acknowledge_4 ) == ( 5'bxxx1x ) |-> sig_19 == rx_16 && err_6 == rx_7 ; endproperty \n property name; ( acknowledge_4 ) != 7'b0xxxx1x && @(negedge bus_clock_18) ( acknowledge_4 ) != 5'bxxx1x  |-> fsm_20 == auth_5 && core_17 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "case ( control_status_buffer_13 ) \n   7'b11x11x1 : begin\n     rst_20 = err_11\n     hw_12 = sig_18;\n   end\n   7'b101xx00 : begin\n     auth_10 <= auth_18\n     rst_5 <= data_18;\n   end\n   6'b0xxxx1 : begin\n     fsm_14 = tx_19\n     tx_8 <= data_11;\n   end\n   default : begin \n     chip_19 = reg_17\n     fsm_12 <= auth_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( control_status_buffer_13 ) == ( 7'b11x11x1 ) |-> rst_20 == err_11 && hw_12 == sig_18 ; endproperty \n property name; @(posedge main_clk_7) ( control_status_buffer_13 ) == ( 7'b101xx00 ) |-> auth_10 == auth_18 && rst_5 == data_18 ; endproperty \n property name; @(posedge main_clk_7) ( control_status_buffer_13 ) == ( 6'b0xxxx1 ) |-> fsm_14 == tx_19 && tx_8 == data_11 ; endproperty \n property name; ( control_status_buffer_13 ) != 7'b11x11x1 && ( control_status_buffer_13 ) != 7'b101xx00 && @(posedge main_clk_7) ( control_status_buffer_13 ) != 6'b0xxxx1  |-> chip_19 == reg_17 && fsm_12 == auth_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( interrupt_flag_3 ) \n   7'b1x1111x : begin\n     rx_18 = cfg_14\n     fsm_2 = sig_9\n     reg_19 = rx_14;\n   end\n   data_12 : begin\n     clk_18 <= clk_1\n     err_19 = tx_18\n     data_5 = tx_11;\n   end\n   5'h3 : begin\n     chip_5 = tx_13\n     core_4 = cfg_8\n     chip_10 <= cfg_19;\n   end\n   default : begin \n     data_15 <= err_10\n     fsm_13 <= err_5\n     tx_20 = reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_15) ( interrupt_flag_3 ) == ( 7'b1x1111x ) |-> rx_18 == cfg_14 && fsm_2 == sig_9 && reg_19 == rx_14 ; endproperty \n property name; @(posedge fast_clk_15) ( interrupt_flag_3 ) == ( data_12 ) |-> clk_18 == clk_1 && err_19 == tx_18 && data_5 == tx_11 ; endproperty \n property name; @(posedge fast_clk_15) ( interrupt_flag_3 ) == ( 5'h3 ) |-> chip_5 == tx_13 && core_4 == cfg_8 && chip_10 == cfg_19 ; endproperty \n property name; ( interrupt_flag_3 ) != 7'b1x1111x && ( interrupt_flag_3 ) != data_12 && @(posedge fast_clk_15) ( interrupt_flag_3 ) != 5'h3  |-> data_15 == err_10 && fsm_13 == err_5 && tx_20 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "case ( output_buffer_status_9 ) \n   7'bxx1x00x : begin\n     data_17 = sig_11\n     rx_9 <= clk_13;\n   end\n   default : begin \n     rx_4 <= tx_8\n     data_16 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( output_buffer_status_9 ) == ( 7'bxx1x00x ) |-> data_17 == sig_11 && rx_9 == clk_13 ; endproperty \n property name; @(negedge clk_gen_11) ( output_buffer_status_9 ) != 7'bxx1x00x  |-> rx_4 == tx_8 && data_16 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'b110011x : begin\n     err_4 = rst_15\n     core_10 <= clk_11\n     chip_12 <= clk_7;\n   end\n   6'b010101 : begin\n     rx_7 <= fsm_2\n     core_15 <= tx_11\n     reg_3 <= sig_10;\n   end\n   7'b00100x0 : begin\n     rst_20 <= sig_8\n     sig_9 <= core_12\n     rst_10 <= tx_6;\n   end\n   default : begin \n     clk_10 = hw_5\n     rx_16 = data_14\n     auth_20 <= reg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( control_register_status_status_20 ) == ( 7'b110011x ) |-> err_4 == rst_15 && core_10 == clk_11 && chip_12 == clk_7 ; endproperty \n property name; @(negedge clk_gen_11) ( control_register_status_status_20 ) == ( 6'b010101 ) |-> rx_7 == fsm_2 && core_15 == tx_11 && reg_3 == sig_10 ; endproperty \n property name; @(negedge clk_gen_11) ( control_register_status_status_20 ) == ( 7'b00100x0 ) |-> rst_20 == sig_8 && sig_9 == core_12 && rst_10 == tx_6 ; endproperty \n property name; ( control_register_status_status_20 ) != 7'b110011x && ( control_register_status_status_20 ) != 6'b010101 && @(negedge clk_gen_11) ( control_register_status_status_20 ) != 7'b00100x0  |-> clk_10 == hw_5 && rx_16 == data_14 && auth_20 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( control_input_7 ) \n   7'b10xx100 : begin\n     fsm_9 <= hw_7\n     sig_18 = auth_20;\n   end\n   3'b010 : begin\n     data_8 <= auth_11\n     core_10 <= clk_18;\n   end\n   default : begin \n     rst_15 = reg_20\n     auth_4 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_18) ( control_input_7 ) == ( 7'b10xx100 ) |-> fsm_9 == hw_7 && sig_18 == auth_20 ; endproperty \n property name; @(posedge ref_clk_18) ( control_input_7 ) == ( 3'b010 ) |-> data_8 == auth_11 && core_10 == clk_18 ; endproperty \n property name; ( control_input_7 ) != 7'b10xx100 && @(posedge ref_clk_18) ( control_input_7 ) != 3'b010  |-> rst_15 == reg_20 && auth_4 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "case ( status_register_3 ) \n   7'h24 : begin\n     fsm_10 <= auth_14\n     clk_14 <= rst_19;\n   end\n   default : begin \n     sig_18 = sig_10\n     rst_18 <= hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( status_register_3 ) == ( 7'h24 ) |-> fsm_10 == auth_14 && clk_14 == rst_19 ; endproperty \n property name; @(posedge clk_in_18) ( status_register_3 ) != 7'h24  |-> sig_18 == sig_10 && rst_18 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( control_input_2 ) \n   7'b11xx110 : begin\n     err_20 <= cfg_15\n     cfg_16 <= tx_14;\n   end\n   7'b1100x11 : begin\n     fsm_16 <= chip_10\n     fsm_4 <= fsm_15;\n   end\n   core_20 : begin\n     hw_5 <= chip_12\n     sig_7 <= reg_19;\n   end\n   default : begin \n     rst_5 <= err_10\n     cfg_15 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( control_input_2 ) == ( 7'b11xx110 ) |-> err_20 == cfg_15 && cfg_16 == tx_14 ; endproperty \n property name; @(negedge core_clock_4) ( control_input_2 ) == ( 7'b1100x11 ) |-> fsm_16 == chip_10 && fsm_4 == fsm_15 ; endproperty \n property name; @(negedge core_clock_4) ( control_input_2 ) == ( core_20 ) |-> hw_5 == chip_12 && sig_7 == reg_19 ; endproperty \n property name; ( control_input_2 ) != 7'b11xx110 && ( control_input_2 ) != 7'b1100x11 && @(negedge core_clock_4) ( control_input_2 ) != core_20  |-> rst_5 == err_10 && cfg_15 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( status_register_status_9 ) \n   3'bx00 : begin\n     hw_20 <= fsm_16\n     err_8 = hw_13;\n   end\n   7'b00010x0 : begin\n     sig_15 <= hw_8\n     clk_16 = err_11;\n   end\n   7'b001xxxx : begin\n     err_13 <= hw_2\n     reg_16 <= data_18;\n   end\n   default : begin \n     err_16 <= auth_7\n     chip_2 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_15) ( status_register_status_9 ) == ( 3'bx00 ) |-> hw_20 == fsm_16 && err_8 == hw_13 ; endproperty \n property name; @(negedge sys_clk_15) ( status_register_status_9 ) == ( 7'b00010x0 ) |-> sig_15 == hw_8 && clk_16 == err_11 ; endproperty \n property name; @(negedge sys_clk_15) ( status_register_status_9 ) == ( 7'b001xxxx ) |-> err_13 == hw_2 && reg_16 == data_18 ; endproperty \n property name; ( status_register_status_9 ) != 3'bx00 && ( status_register_status_9 ) != 7'b00010x0 && @(negedge sys_clk_15) ( status_register_status_9 ) != 7'b001xxxx  |-> err_16 == auth_7 && chip_2 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "case ( output_status_1 ) \n   5'h3 : begin\n     auth_13 = clk_3\n     clk_6 <= data_18;\n   end\n   default : begin \n     clk_8 = tx_7\n     core_6 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_6) ( output_status_1 ) == ( 5'h3 ) |-> auth_13 == clk_3 && clk_6 == data_18 ; endproperty \n property name; @(posedge clk_in_6) ( output_status_1 ) != 5'h3  |-> clk_8 == tx_7 && core_6 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "case ( output_buffer_status_5 ) \n   5'b0x110 : begin\n     err_18 = cfg_1\n     chip_19 = err_10\n     err_19 = cfg_8;\n   end\n   default : begin \n     rx_18 <= core_20\n     rx_18 = rx_9\n     data_15 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_18) ( output_buffer_status_5 ) == ( 5'b0x110 ) |-> err_18 == cfg_1 && chip_19 == err_10 && err_19 == cfg_8 ; endproperty \n property name; @(posedge clk_osc_18) ( output_buffer_status_5 ) != 5'b0x110  |-> rx_18 == core_20 && rx_18 == rx_9 && data_15 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'b00111x0 : begin\n     tx_6 <= err_6\n     rx_3 = data_12\n     tx_10 <= tx_11;\n   end\n   default : begin \n     auth_8 <= data_7\n     rx_20 <= clk_4\n     rx_1 = rx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_6) ( input_buffer_status_3 ) == ( 7'b00111x0 ) |-> tx_6 == err_6 && rx_3 == data_12 && tx_10 == tx_11 ; endproperty \n property name; @(negedge clock_ctrl_6) ( input_buffer_status_3 ) != 7'b00111x0  |-> auth_8 == data_7 && rx_20 == clk_4 && rx_1 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "case ( control_flag_register_2 ) \n   6'ha : begin\n     clk_5 = err_18\n     tx_19 = clk_14\n     auth_5 = sig_13;\n   end\n   7'b00100x0 : begin\n     sig_6 <= tx_16\n     err_15 = core_8\n     rx_16 = tx_4;\n   end\n   7'bxxxx11x : begin\n     sig_17 <= rx_11\n     core_12 <= tx_10\n     rst_14 = fsm_5;\n   end\n   default : begin \n     auth_3 <= err_13\n     fsm_6 <= rx_15\n     err_5 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_12) ( control_flag_register_2 ) == ( 6'ha ) |-> clk_5 == err_18 && tx_19 == clk_14 && auth_5 == sig_13 ; endproperty \n property name; @(posedge async_clk_12) ( control_flag_register_2 ) == ( 7'b00100x0 ) |-> sig_6 == tx_16 && err_15 == core_8 && rx_16 == tx_4 ; endproperty \n property name; @(posedge async_clk_12) ( control_flag_register_2 ) == ( 7'bxxxx11x ) |-> sig_17 == rx_11 && core_12 == tx_10 && rst_14 == fsm_5 ; endproperty \n property name; ( control_flag_register_2 ) != 6'ha && ( control_flag_register_2 ) != 7'b00100x0 && @(posedge async_clk_12) ( control_flag_register_2 ) != 7'bxxxx11x  |-> auth_3 == err_13 && fsm_6 == rx_15 && err_5 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "case ( control_output_12 ) \n   6'bxxxx0x : begin\n     tx_11 <= chip_20\n     core_3 <= reg_9\n     rst_12 = hw_8;\n   end\n   6'b110x0x : begin\n     data_17 <= chip_14\n     tx_18 <= rst_2\n     reg_2 <= hw_7;\n   end\n   default : begin \n     chip_14 = rx_18\n     fsm_14 <= cfg_5\n     rst_3 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_14) ( control_output_12 ) == ( 6'bxxxx0x ) |-> tx_11 == chip_20 && core_3 == reg_9 && rst_12 == hw_8 ; endproperty \n property name; @(negedge async_clk_14) ( control_output_12 ) == ( 6'b110x0x ) |-> data_17 == chip_14 && tx_18 == rst_2 && reg_2 == hw_7 ; endproperty \n property name; ( control_output_12 ) != 6'bxxxx0x && @(negedge async_clk_14) ( control_output_12 ) != 6'b110x0x  |-> chip_14 == rx_18 && fsm_14 == cfg_5 && rst_3 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   7'b01101xx : begin\n     chip_6 = clk_9\n     fsm_5 <= core_15\n     core_3 = cfg_3;\n   end\n   5'bx01xx : begin\n     hw_17 = rx_5\n     tx_8 <= cfg_10\n     rx_6 <= err_10;\n   end\n   5'bxx001 : begin\n     err_13 <= sig_8\n     rst_19 = clk_8\n     core_16 = fsm_15;\n   end\n   default : begin \n     err_15 = rx_9\n     rx_16 = reg_18\n     cfg_7 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_17) ( transfer_complete_2 ) == ( 7'b01101xx ) |-> chip_6 == clk_9 && fsm_5 == core_15 && core_3 == cfg_3 ; endproperty \n property name; @(posedge clk_in_17) ( transfer_complete_2 ) == ( 5'bx01xx ) |-> hw_17 == rx_5 && tx_8 == cfg_10 && rx_6 == err_10 ; endproperty \n property name; @(posedge clk_in_17) ( transfer_complete_2 ) == ( 5'bxx001 ) |-> err_13 == sig_8 && rst_19 == clk_8 && core_16 == fsm_15 ; endproperty \n property name; ( transfer_complete_2 ) != 7'b01101xx && ( transfer_complete_2 ) != 5'bx01xx && @(posedge clk_in_17) ( transfer_complete_2 ) != 5'bxx001  |-> err_15 == rx_9 && rx_16 == reg_18 && cfg_7 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "case ( error_flag_14 ) \n   6'b11xx10 : begin\n     core_15 = rx_17\n     clk_20 <= clk_6;\n   end\n   5'bx1100 : begin\n     sig_17 = data_20\n     hw_20 <= core_20;\n   end\n   6'bx1101x : begin\n     tx_18 = tx_20\n     tx_5 = fsm_8;\n   end\n   default : begin \n     chip_5 <= sig_5\n     data_13 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( error_flag_14 ) == ( 6'b11xx10 ) |-> core_15 == rx_17 && clk_20 == clk_6 ; endproperty \n property name; @(negedge clock_ctrl_13) ( error_flag_14 ) == ( 5'bx1100 ) |-> sig_17 == data_20 && hw_20 == core_20 ; endproperty \n property name; @(negedge clock_ctrl_13) ( error_flag_14 ) == ( 6'bx1101x ) |-> tx_18 == tx_20 && tx_5 == fsm_8 ; endproperty \n property name; ( error_flag_14 ) != 6'b11xx10 && ( error_flag_14 ) != 5'bx1100 && @(negedge clock_ctrl_13) ( error_flag_14 ) != 6'bx1101x  |-> chip_5 == sig_5 && data_13 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( output_status_15 ) \n   5'b10111 : begin\n     cfg_14 <= hw_6\n     err_6 = auth_11;\n   end\n   default : begin \n     err_10 = err_17\n     auth_13 <= err_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_9) ( output_status_15 ) == ( 5'b10111 ) |-> cfg_14 == hw_6 && err_6 == auth_11 ; endproperty \n property name; @(posedge cpu_clock_9) ( output_status_15 ) != 5'b10111  |-> err_10 == err_17 && auth_13 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "case ( enable_8 ) \n   7'b1110x0x : begin\n     clk_8 = reg_17\n     cfg_16 = fsm_18\n     data_18 <= reg_10;\n   end\n   7'bx00x000 : begin\n     clk_11 <= hw_12\n     reg_3 = clk_3\n     auth_8 <= chip_17;\n   end\n   default : begin \n     rst_15 = cfg_3\n     rx_10 <= core_17\n     hw_6 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( enable_8 ) == ( 7'b1110x0x ) |-> clk_8 == reg_17 && cfg_16 == fsm_18 && data_18 == reg_10 ; endproperty \n property name; @(negedge async_clk_12) ( enable_8 ) == ( 7'bx00x000 ) |-> clk_11 == hw_12 && reg_3 == clk_3 && auth_8 == chip_17 ; endproperty \n property name; ( enable_8 ) != 7'b1110x0x && @(negedge async_clk_12) ( enable_8 ) != 7'bx00x000  |-> rst_15 == cfg_3 && rx_10 == core_17 && hw_6 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( status_register_status_9 ) \n   7'h5a : begin\n     auth_15 <= chip_9\n     sig_20 = auth_13;\n   end\n   5'bx10x1 : begin\n     hw_19 <= clk_12\n     hw_9 = rx_13;\n   end\n   7'b1xxxx1x : begin\n     core_13 = clk_7\n     hw_1 <= reg_18;\n   end\n   default : begin \n     hw_10 = rst_8\n     auth_19 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_7) ( status_register_status_9 ) == ( 7'h5a ) |-> auth_15 == chip_9 && sig_20 == auth_13 ; endproperty \n property name; @(negedge pll_clk_7) ( status_register_status_9 ) == ( 5'bx10x1 ) |-> hw_19 == clk_12 && hw_9 == rx_13 ; endproperty \n property name; @(negedge pll_clk_7) ( status_register_status_9 ) == ( 7'b1xxxx1x ) |-> core_13 == clk_7 && hw_1 == reg_18 ; endproperty \n property name; ( status_register_status_9 ) != 7'h5a && ( status_register_status_9 ) != 5'bx10x1 && @(negedge pll_clk_7) ( status_register_status_9 ) != 7'b1xxxx1x  |-> hw_10 == rst_8 && auth_19 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "case ( data_out_8 ) \n   6'bxx0x11 : begin\n     rx_4 = chip_8\n     core_6 = chip_1\n     reg_13 = data_16;\n   end\n   7'b1110000 : begin\n     clk_7 <= auth_20\n     err_12 <= reg_16\n     clk_16 = rst_2;\n   end\n   7'h22 : begin\n     rst_1 <= auth_11\n     clk_15 = hw_8\n     auth_19 <= err_18;\n   end\n   default : begin \n     auth_10 <= reg_7\n     hw_7 <= hw_4\n     reg_19 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_7) ( data_out_8 ) == ( 6'bxx0x11 ) |-> rx_4 == chip_8 && core_6 == chip_1 && reg_13 == data_16 ; endproperty \n property name; @(posedge clk_gen_7) ( data_out_8 ) == ( 7'b1110000 ) |-> clk_7 == auth_20 && err_12 == reg_16 && clk_16 == rst_2 ; endproperty \n property name; @(posedge clk_gen_7) ( data_out_8 ) == ( 7'h22 ) |-> rst_1 == auth_11 && clk_15 == hw_8 && auth_19 == err_18 ; endproperty \n property name; ( data_out_8 ) != 6'bxx0x11 && ( data_out_8 ) != 7'b1110000 && @(posedge clk_gen_7) ( data_out_8 ) != 7'h22  |-> auth_10 == reg_7 && hw_7 == hw_4 && reg_19 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "case ( error_flag_1 ) \n   7'b1x1111x : begin\n     chip_13 <= rx_14\n     data_6 = tx_7;\n   end\n   7'hd : begin\n     err_16 = err_1\n     reg_1 <= fsm_10;\n   end\n   default : begin \n     auth_17 <= fsm_17\n     rx_2 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_1) ( error_flag_1 ) == ( 7'b1x1111x ) |-> chip_13 == rx_14 && data_6 == tx_7 ; endproperty \n property name; @(posedge fast_clk_1) ( error_flag_1 ) == ( 7'hd ) |-> err_16 == err_1 && reg_1 == fsm_10 ; endproperty \n property name; ( error_flag_1 ) != 7'b1x1111x && @(posedge fast_clk_1) ( error_flag_1 ) != 7'hd  |-> auth_17 == fsm_17 && rx_2 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_1"
    },
    {
        "Code": "case ( output_data_5 ) \n   7'b11xx1x0 : begin\n     tx_20 <= auth_8\n     cfg_8 = clk_17\n     cfg_20 <= auth_11;\n   end\n   7'b0001001 : begin\n     fsm_14 = fsm_3\n     sig_2 <= hw_1\n     tx_7 = rx_14;\n   end\n   7'bx10101x : begin\n     data_7 <= reg_10\n     reg_15 = cfg_1\n     tx_15 <= auth_19;\n   end\n   default : begin \n     rst_16 <= sig_3\n     hw_4 = data_15\n     hw_6 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_7) ( output_data_5 ) == ( 7'b11xx1x0 ) |-> tx_20 == auth_8 && cfg_8 == clk_17 && cfg_20 == auth_11 ; endproperty \n property name; @(negedge clk_signal_7) ( output_data_5 ) == ( 7'b0001001 ) |-> fsm_14 == fsm_3 && sig_2 == hw_1 && tx_7 == rx_14 ; endproperty \n property name; @(negedge clk_signal_7) ( output_data_5 ) == ( 7'bx10101x ) |-> data_7 == reg_10 && reg_15 == cfg_1 && tx_15 == auth_19 ; endproperty \n property name; ( output_data_5 ) != 7'b11xx1x0 && ( output_data_5 ) != 7'b0001001 && @(negedge clk_signal_7) ( output_data_5 ) != 7'bx10101x  |-> rst_16 == sig_3 && hw_4 == data_15 && hw_6 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "case ( interrupt_enable_15 ) \n   6'bx1101x : begin\n     data_20 = clk_13\n     rx_9 = cfg_4\n     core_20 <= tx_3;\n   end\n   7'h62 : begin\n     cfg_8 = core_6\n     fsm_5 = core_19\n     sig_6 <= rst_19;\n   end\n   default : begin \n     auth_14 = tx_14\n     cfg_10 <= auth_8\n     data_19 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( interrupt_enable_15 ) == ( 6'bx1101x ) |-> data_20 == clk_13 && rx_9 == cfg_4 && core_20 == tx_3 ; endproperty \n property name; @(posedge mem_clock_17) ( interrupt_enable_15 ) == ( 7'h62 ) |-> cfg_8 == core_6 && fsm_5 == core_19 && sig_6 == rst_19 ; endproperty \n property name; ( interrupt_enable_15 ) != 6'bx1101x && @(posedge mem_clock_17) ( interrupt_enable_15 ) != 7'h62  |-> auth_14 == tx_14 && cfg_10 == auth_8 && data_19 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( start_address_19 ) \n   7'b1x11x00 : begin\n     hw_8 = fsm_20\n     hw_9 = err_1;\n   end\n   7'b10xx100 : begin\n     cfg_9 = rx_13\n     data_14 = auth_5;\n   end\n   default : begin \n     cfg_19 = auth_9\n     auth_6 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_5) ( start_address_19 ) == ( 7'b1x11x00 ) |-> hw_8 == fsm_20 && hw_9 == err_1 ; endproperty \n property name; @(posedge clk_reset_5) ( start_address_19 ) == ( 7'b10xx100 ) |-> cfg_9 == rx_13 && data_14 == auth_5 ; endproperty \n property name; ( start_address_19 ) != 7'b1x11x00 && @(posedge clk_reset_5) ( start_address_19 ) != 7'b10xx100  |-> cfg_19 == auth_9 && auth_6 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "case ( input_register_17 ) \n   6'bx1xx00 : begin\n     cfg_16 = sig_7\n     data_2 = err_2;\n   end\n   6'bx1010x : begin\n     data_19 <= chip_9\n     sig_1 = rx_11;\n   end\n   5'bx1x10 : begin\n     rx_4 <= cfg_1\n     tx_19 <= auth_17;\n   end\n   default : begin \n     auth_11 <= rx_9\n     rx_17 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_16) ( input_register_17 ) == ( 6'bx1xx00 ) |-> cfg_16 == sig_7 && data_2 == err_2 ; endproperty \n property name; @(posedge clk_gen_16) ( input_register_17 ) == ( 6'bx1010x ) |-> data_19 == chip_9 && sig_1 == rx_11 ; endproperty \n property name; @(posedge clk_gen_16) ( input_register_17 ) == ( 5'bx1x10 ) |-> rx_4 == cfg_1 && tx_19 == auth_17 ; endproperty \n property name; ( input_register_17 ) != 6'bx1xx00 && ( input_register_17 ) != 6'bx1010x && @(posedge clk_gen_16) ( input_register_17 ) != 5'bx1x10  |-> auth_11 == rx_9 && rx_17 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "case ( control_input_status_2 ) \n   clk_8 : begin\n     auth_19 = rx_17\n     sig_16 = clk_15\n     fsm_7 = clk_11;\n   end\n   default : begin \n     hw_3 = hw_15\n     rst_1 <= chip_3\n     reg_16 = rst_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_20) ( control_input_status_2 ) == ( clk_8 ) |-> auth_19 == rx_17 && sig_16 == clk_15 && fsm_7 == clk_11 ; endproperty \n property name; @(posedge sys_clk_20) ( control_input_status_2 ) != clk_8  |-> hw_3 == hw_15 && rst_1 == chip_3 && reg_16 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "case ( control_output_1 ) \n   6'h22 : begin\n     sig_5 <= tx_3\n     hw_14 = sig_15;\n   end\n   7'b1001011 : begin\n     sig_7 <= hw_20\n     hw_15 <= data_19;\n   end\n   6'bxx1x10 : begin\n     sig_11 <= err_9\n     auth_4 = rx_11;\n   end\n   default : begin \n     sig_12 <= auth_19\n     sig_2 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_19) ( control_output_1 ) == ( 6'h22 ) |-> sig_5 == tx_3 && hw_14 == sig_15 ; endproperty \n property name; @(posedge cpu_clock_19) ( control_output_1 ) == ( 7'b1001011 ) |-> sig_7 == hw_20 && hw_15 == data_19 ; endproperty \n property name; @(posedge cpu_clock_19) ( control_output_1 ) == ( 6'bxx1x10 ) |-> sig_11 == err_9 && auth_4 == rx_11 ; endproperty \n property name; ( control_output_1 ) != 6'h22 && ( control_output_1 ) != 7'b1001011 && @(posedge cpu_clock_19) ( control_output_1 ) != 6'bxx1x10  |-> sig_12 == auth_19 && sig_2 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "case ( control_output_11 ) \n   7'b0xxx000 : begin\n     rx_16 = tx_7\n     fsm_20 = cfg_4;\n   end\n   6'bx110x0 : begin\n     auth_1 = sig_15\n     auth_18 <= tx_11;\n   end\n   7'b00x0010 : begin\n     hw_8 = fsm_2\n     fsm_15 <= hw_17;\n   end\n   default : begin \n     cfg_6 = fsm_5\n     chip_14 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( control_output_11 ) == ( 7'b0xxx000 ) |-> rx_16 == tx_7 && fsm_20 == cfg_4 ; endproperty \n property name; @(negedge clk_enable_15) ( control_output_11 ) == ( 6'bx110x0 ) |-> auth_1 == sig_15 && auth_18 == tx_11 ; endproperty \n property name; @(negedge clk_enable_15) ( control_output_11 ) == ( 7'b00x0010 ) |-> hw_8 == fsm_2 && fsm_15 == hw_17 ; endproperty \n property name; ( control_output_11 ) != 7'b0xxx000 && ( control_output_11 ) != 6'bx110x0 && @(negedge clk_enable_15) ( control_output_11 ) != 7'b00x0010  |-> cfg_6 == fsm_5 && chip_14 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( output_status_19 ) \n   7'b1xx111x : begin\n     sig_10 = data_14\n     rx_15 = hw_1;\n   end\n   default : begin \n     clk_6 = clk_1\n     sig_9 <= sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( output_status_19 ) == ( 7'b1xx111x ) |-> sig_10 == data_14 && rx_15 == hw_1 ; endproperty \n property name; @(negedge clk_enable_7) ( output_status_19 ) != 7'b1xx111x  |-> clk_6 == clk_1 && sig_9 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   data_20 : begin\n     reg_5 <= auth_8\n     cfg_3 <= auth_7;\n   end\n   default : begin \n     err_15 = reg_14\n     fsm_11 <= chip_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( input_buffer_status_11 ) == ( data_20 ) |-> reg_5 == auth_8 && cfg_3 == auth_7 ; endproperty \n property name; @(negedge clk_osc_16) ( input_buffer_status_11 ) != data_20  |-> err_15 == reg_14 && fsm_11 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( control_output_5 ) \n   data_1 : begin\n     err_20 = core_11\n     rst_4 = rx_9;\n   end\n   7'b0xx1111 : begin\n     auth_18 = tx_8\n     auth_17 <= cfg_5;\n   end\n   7'h5x : begin\n     tx_11 = clk_2\n     clk_15 = tx_5;\n   end\n   default : begin \n     err_16 = data_3\n     data_7 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( control_output_5 ) == ( data_1 ) |-> err_20 == core_11 && rst_4 == rx_9 ; endproperty \n property name; @(posedge clk_gen_17) ( control_output_5 ) == ( 7'b0xx1111 ) |-> auth_18 == tx_8 && auth_17 == cfg_5 ; endproperty \n property name; @(posedge clk_gen_17) ( control_output_5 ) == ( 7'h5x ) |-> tx_11 == clk_2 && clk_15 == tx_5 ; endproperty \n property name; ( control_output_5 ) != data_1 && ( control_output_5 ) != 7'b0xx1111 && @(posedge clk_gen_17) ( control_output_5 ) != 7'h5x  |-> err_16 == data_3 && data_7 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( error_flag_3 ) \n   4'b10x1 : begin\n     data_13 = rx_16\n     rst_3 <= tx_6;\n   end\n   7'b0x101x0 : begin\n     rst_12 <= cfg_14\n     clk_16 = data_10;\n   end\n   default : begin \n     fsm_16 <= chip_20\n     cfg_18 <= chip_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_10) ( error_flag_3 ) == ( 4'b10x1 ) |-> data_13 == rx_16 && rst_3 == tx_6 ; endproperty \n property name; @(negedge clk_out_10) ( error_flag_3 ) == ( 7'b0x101x0 ) |-> rst_12 == cfg_14 && clk_16 == data_10 ; endproperty \n property name; ( error_flag_3 ) != 4'b10x1 && @(negedge clk_out_10) ( error_flag_3 ) != 7'b0x101x0  |-> fsm_16 == chip_20 && cfg_18 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "case ( address_status_6 ) \n   clk_1 : begin\n     rst_1 <= chip_17\n     clk_19 = core_20;\n   end\n   4'h2 : begin\n     chip_18 <= fsm_4\n     rx_17 = err_17;\n   end\n   7'b1001xx1 : begin\n     chip_9 <= auth_5\n     core_16 <= auth_13;\n   end\n   default : begin \n     hw_3 = fsm_6\n     clk_4 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( address_status_6 ) == ( clk_1 ) |-> rst_1 == chip_17 && clk_19 == core_20 ; endproperty \n property name; @(posedge clock_source_2) ( address_status_6 ) == ( 4'h2 ) |-> chip_18 == fsm_4 && rx_17 == err_17 ; endproperty \n property name; @(posedge clock_source_2) ( address_status_6 ) == ( 7'b1001xx1 ) |-> chip_9 == auth_5 && core_16 == auth_13 ; endproperty \n property name; ( address_status_6 ) != clk_1 && ( address_status_6 ) != 4'h2 && @(posedge clock_source_2) ( address_status_6 ) != 7'b1001xx1  |-> hw_3 == fsm_6 && clk_4 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( control_input_5 ) \n   6'bx1x10x : begin\n     rst_12 = tx_5\n     rst_7 = clk_4\n     cfg_15 = clk_19;\n   end\n   6'bx00111 : begin\n     data_11 = core_5\n     reg_11 = cfg_17\n     core_10 = fsm_7;\n   end\n   default : begin \n     data_17 = cfg_4\n     clk_9 = rx_14\n     clk_7 = auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_14) ( control_input_5 ) == ( 6'bx1x10x ) |-> rst_12 == tx_5 && rst_7 == clk_4 && cfg_15 == clk_19 ; endproperty \n property name; @(negedge pll_clk_14) ( control_input_5 ) == ( 6'bx00111 ) |-> data_11 == core_5 && reg_11 == cfg_17 && core_10 == fsm_7 ; endproperty \n property name; ( control_input_5 ) != 6'bx1x10x && @(negedge pll_clk_14) ( control_input_5 ) != 6'bx00111  |-> data_17 == cfg_4 && clk_9 == rx_14 && clk_7 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "case ( flag_status_9 ) \n   7'b100010x : begin\n     data_3 = fsm_6\n     rst_15 <= fsm_7\n     auth_2 <= rx_5;\n   end\n   default : begin \n     chip_11 = reg_6\n     sig_10 = sig_9\n     fsm_18 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_2) ( flag_status_9 ) == ( 7'b100010x ) |-> data_3 == fsm_6 && rst_15 == fsm_7 && auth_2 == rx_5 ; endproperty \n property name; @(posedge clk_enable_2) ( flag_status_9 ) != 7'b100010x  |-> chip_11 == reg_6 && sig_10 == sig_9 && fsm_18 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "case ( status_control_5 ) \n   7'b11xxx01 : begin\n     core_16 = reg_9\n     fsm_6 = err_16;\n   end\n   7'b110x0x0 : begin\n     auth_16 = fsm_5\n     rx_19 <= cfg_5;\n   end\n   default : begin \n     hw_7 = chip_4\n     cfg_10 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_11) ( status_control_5 ) == ( 7'b11xxx01 ) |-> core_16 == reg_9 && fsm_6 == err_16 ; endproperty \n property name; @(negedge core_clock_11) ( status_control_5 ) == ( 7'b110x0x0 ) |-> auth_16 == fsm_5 && rx_19 == cfg_5 ; endproperty \n property name; ( status_control_5 ) != 7'b11xxx01 && @(negedge core_clock_11) ( status_control_5 ) != 7'b110x0x0  |-> hw_7 == chip_4 && cfg_10 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_11"
    },
    {
        "Code": "case ( control_valid_8 ) \n   7'h59 : begin\n     data_20 = auth_19\n     err_8 = err_3;\n   end\n   6'bxxx110 : begin\n     hw_17 = cfg_16\n     tx_8 = rst_13;\n   end\n   default : begin \n     tx_19 <= rst_11\n     rx_17 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( control_valid_8 ) == ( 7'h59 ) |-> data_20 == auth_19 && err_8 == err_3 ; endproperty \n property name; @(negedge clk_signal_11) ( control_valid_8 ) == ( 6'bxxx110 ) |-> hw_17 == cfg_16 && tx_8 == rst_13 ; endproperty \n property name; ( control_valid_8 ) != 7'h59 && @(negedge clk_signal_11) ( control_valid_8 ) != 6'bxxx110  |-> tx_19 == rst_11 && rx_17 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( data_in_19 ) \n   6'b101x11 : begin\n     rst_10 = hw_17\n     fsm_9 <= core_16;\n   end\n   6'b011001 : begin\n     chip_15 = rst_2\n     clk_17 = rst_9;\n   end\n   7'bx01x011 : begin\n     cfg_3 = tx_4\n     cfg_10 = data_9;\n   end\n   default : begin \n     rx_3 <= chip_3\n     data_5 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( data_in_19 ) == ( 6'b101x11 ) |-> rst_10 == hw_17 && fsm_9 == core_16 ; endproperty \n property name; @(negedge clk_reset_14) ( data_in_19 ) == ( 6'b011001 ) |-> chip_15 == rst_2 && clk_17 == rst_9 ; endproperty \n property name; @(negedge clk_reset_14) ( data_in_19 ) == ( 7'bx01x011 ) |-> cfg_3 == tx_4 && cfg_10 == data_9 ; endproperty \n property name; ( data_in_19 ) != 6'b101x11 && ( data_in_19 ) != 6'b011001 && @(negedge clk_reset_14) ( data_in_19 ) != 7'bx01x011  |-> rx_3 == chip_3 && data_5 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( start_bit_15 ) \n   7'b0110110 : begin\n     rst_9 <= reg_9\n     err_3 <= rst_4\n     tx_7 = reg_20;\n   end\n   default : begin \n     auth_15 <= tx_19\n     cfg_19 <= auth_12\n     core_15 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( start_bit_15 ) == ( 7'b0110110 ) |-> rst_9 == reg_9 && err_3 == rst_4 && tx_7 == reg_20 ; endproperty \n property name; @(posedge bus_clock_8) ( start_bit_15 ) != 7'b0110110  |-> auth_15 == tx_19 && cfg_19 == auth_12 && core_15 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( address_status_11 ) \n   6'h21 : begin\n     auth_1 <= reg_16\n     hw_19 <= tx_4\n     clk_17 = auth_18;\n   end\n   default : begin \n     rx_15 = rst_15\n     cfg_13 = data_5\n     err_14 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_1) ( address_status_11 ) == ( 6'h21 ) |-> auth_1 == reg_16 && hw_19 == tx_4 && clk_17 == auth_18 ; endproperty \n property name; @(posedge main_clk_1) ( address_status_11 ) != 6'h21  |-> rx_15 == rst_15 && cfg_13 == data_5 && err_14 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_1"
    },
    {
        "Code": "case ( ready_output_18 ) \n   7'h69 : begin\n     auth_9 = hw_5\n     sig_18 <= rst_2\n     sig_3 <= fsm_15;\n   end\n   clk_10 : begin\n     tx_7 <= clk_12\n     cfg_8 = rx_7\n     rx_11 <= err_7;\n   end\n   6'b0x1x00 : begin\n     err_19 = cfg_19\n     data_20 = hw_13\n     fsm_10 <= cfg_15;\n   end\n   default : begin \n     auth_6 <= rst_16\n     fsm_20 = chip_19\n     reg_12 = sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_6) ( ready_output_18 ) == ( 7'h69 ) |-> auth_9 == hw_5 && sig_18 == rst_2 && sig_3 == fsm_15 ; endproperty \n property name; @(negedge ref_clk_6) ( ready_output_18 ) == ( clk_10 ) |-> tx_7 == clk_12 && cfg_8 == rx_7 && rx_11 == err_7 ; endproperty \n property name; @(negedge ref_clk_6) ( ready_output_18 ) == ( 6'b0x1x00 ) |-> err_19 == cfg_19 && data_20 == hw_13 && fsm_10 == cfg_15 ; endproperty \n property name; ( ready_output_18 ) != 7'h69 && ( ready_output_18 ) != clk_10 && @(negedge ref_clk_6) ( ready_output_18 ) != 6'b0x1x00  |-> auth_6 == rst_16 && fsm_20 == chip_19 && reg_12 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "case ( output_register_5 ) \n   7'b1001111 : begin\n     data_20 <= core_2\n     auth_1 <= fsm_13\n     fsm_1 = reg_8;\n   end\n   default : begin \n     data_3 <= rx_2\n     clk_12 <= fsm_8\n     hw_18 <= err_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_13) ( output_register_5 ) == ( 7'b1001111 ) |-> data_20 == core_2 && auth_1 == fsm_13 && fsm_1 == reg_8 ; endproperty \n property name; @(posedge clk_osc_13) ( output_register_5 ) != 7'b1001111  |-> data_3 == rx_2 && clk_12 == fsm_8 && hw_18 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "case ( input_ready_3 ) \n   7'b01x0110 : begin\n     clk_15 <= err_19\n     chip_4 = core_16;\n   end\n   7'b0xxx0xx : begin\n     data_2 = auth_20\n     cfg_11 = auth_10;\n   end\n   default : begin \n     err_17 = cfg_17\n     rst_15 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( input_ready_3 ) == ( 7'b01x0110 ) |-> clk_15 == err_19 && chip_4 == core_16 ; endproperty \n property name; @(negedge clk_gen_7) ( input_ready_3 ) == ( 7'b0xxx0xx ) |-> data_2 == auth_20 && cfg_11 == auth_10 ; endproperty \n property name; ( input_ready_3 ) != 7'b01x0110 && @(negedge clk_gen_7) ( input_ready_3 ) != 7'b0xxx0xx  |-> err_17 == cfg_17 && rst_15 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'bx101x1x : begin\n     rst_7 <= chip_2\n     fsm_6 = chip_5\n     core_11 <= clk_11;\n   end\n   default : begin \n     auth_12 = sig_2\n     hw_20 <= auth_18\n     reg_2 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( status_output_buffer_4 ) == ( 7'bx101x1x ) |-> rst_7 == chip_2 && fsm_6 == chip_5 && core_11 == clk_11 ; endproperty \n property name; @(negedge clk_out_6) ( status_output_buffer_4 ) != 7'bx101x1x  |-> auth_12 == sig_2 && hw_20 == auth_18 && reg_2 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   3'b1xx : begin\n     cfg_17 <= rst_7\n     rst_1 = hw_5\n     rx_17 = rx_19;\n   end\n   default : begin \n     err_4 <= sig_13\n     sig_5 = reg_17\n     err_3 = sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( acknowledge_19 ) == ( 3'b1xx ) |-> cfg_17 == rst_7 && rst_1 == hw_5 && rx_17 == rx_19 ; endproperty \n property name; @(negedge clock_div_13) ( acknowledge_19 ) != 3'b1xx  |-> err_4 == sig_13 && sig_5 == reg_17 && err_3 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'b1x01x0x : begin\n     auth_5 <= rst_19\n     chip_5 = fsm_7\n     core_9 = cfg_17;\n   end\n   default : begin \n     sig_15 = reg_10\n     data_2 <= rx_7\n     hw_1 <= clk_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( acknowledge_5 ) == ( 7'b1x01x0x ) |-> auth_5 == rst_19 && chip_5 == fsm_7 && core_9 == cfg_17 ; endproperty \n property name; @(posedge clk_reset_2) ( acknowledge_5 ) != 7'b1x01x0x  |-> sig_15 == reg_10 && data_2 == rx_7 && hw_1 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( write_complete_15 ) \n   6'h1a : begin\n     data_19 <= core_2\n     rx_10 <= chip_19\n     cfg_6 = tx_16;\n   end\n   7'bx110111 : begin\n     chip_4 = hw_7\n     chip_17 <= sig_3\n     core_9 <= hw_11;\n   end\n   default : begin \n     fsm_8 <= fsm_9\n     tx_1 = fsm_8\n     tx_3 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_3) ( write_complete_15 ) == ( 6'h1a ) |-> data_19 == core_2 && rx_10 == chip_19 && cfg_6 == tx_16 ; endproperty \n property name; @(posedge mem_clock_3) ( write_complete_15 ) == ( 7'bx110111 ) |-> chip_4 == hw_7 && chip_17 == sig_3 && core_9 == hw_11 ; endproperty \n property name; ( write_complete_15 ) != 6'h1a && @(posedge mem_clock_3) ( write_complete_15 ) != 7'bx110111  |-> fsm_8 == fsm_9 && tx_1 == fsm_8 && tx_3 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "case ( start_address_2 ) \n   4'h0 : begin\n     data_19 = sig_17\n     clk_16 = reg_2;\n   end\n   4'bx1xx : begin\n     err_14 <= core_20\n     data_9 = chip_9;\n   end\n   default : begin \n     clk_9 = clk_12\n     hw_17 <= reg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( start_address_2 ) == ( 4'h0 ) |-> data_19 == sig_17 && clk_16 == reg_2 ; endproperty \n property name; @(negedge clk_enable_19) ( start_address_2 ) == ( 4'bx1xx ) |-> err_14 == core_20 && data_9 == chip_9 ; endproperty \n property name; ( start_address_2 ) != 4'h0 && @(negedge clk_enable_19) ( start_address_2 ) != 4'bx1xx  |-> clk_9 == clk_12 && hw_17 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( acknowledge_8 ) \n   7'b01x01xx : begin\n     chip_13 <= sig_15\n     data_10 = core_1\n     cfg_3 = err_12;\n   end\n   7'b0xxx001 : begin\n     reg_9 = auth_10\n     data_19 = chip_9\n     sig_12 = auth_5;\n   end\n   7'h69 : begin\n     hw_13 = rst_16\n     err_7 = rst_10\n     rx_12 <= rx_18;\n   end\n   default : begin \n     data_3 = hw_8\n     core_15 <= clk_1\n     auth_17 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_3) ( acknowledge_8 ) == ( 7'b01x01xx ) |-> chip_13 == sig_15 && data_10 == core_1 && cfg_3 == err_12 ; endproperty \n property name; @(posedge clk_signal_3) ( acknowledge_8 ) == ( 7'b0xxx001 ) |-> reg_9 == auth_10 && data_19 == chip_9 && sig_12 == auth_5 ; endproperty \n property name; @(posedge clk_signal_3) ( acknowledge_8 ) == ( 7'h69 ) |-> hw_13 == rst_16 && err_7 == rst_10 && rx_12 == rx_18 ; endproperty \n property name; ( acknowledge_8 ) != 7'b01x01xx && ( acknowledge_8 ) != 7'b0xxx001 && @(posedge clk_signal_3) ( acknowledge_8 ) != 7'h69  |-> data_3 == hw_8 && core_15 == clk_1 && auth_17 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "case ( status_register_status_10 ) \n   6'bxx0x0x : begin\n     auth_15 = auth_4\n     rx_20 = tx_9;\n   end\n   7'b00x0001 : begin\n     auth_17 = core_20\n     hw_10 = tx_18;\n   end\n   7'b1x1xxxx : begin\n     core_4 = data_1\n     tx_3 = rst_9;\n   end\n   default : begin \n     hw_4 = rx_5\n     cfg_11 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_8) ( status_register_status_10 ) == ( 6'bxx0x0x ) |-> auth_15 == auth_4 && rx_20 == tx_9 ; endproperty \n property name; @(negedge fast_clk_8) ( status_register_status_10 ) == ( 7'b00x0001 ) |-> auth_17 == core_20 && hw_10 == tx_18 ; endproperty \n property name; @(negedge fast_clk_8) ( status_register_status_10 ) == ( 7'b1x1xxxx ) |-> core_4 == data_1 && tx_3 == rst_9 ; endproperty \n property name; ( status_register_status_10 ) != 6'bxx0x0x && ( status_register_status_10 ) != 7'b00x0001 && @(negedge fast_clk_8) ( status_register_status_10 ) != 7'b1x1xxxx  |-> hw_4 == rx_5 && cfg_11 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "case ( control_register_12 ) \n   5'b011x1 : begin\n     clk_2 <= data_6\n     clk_3 <= clk_15;\n   end\n   7'b111001x : begin\n     tx_9 <= tx_14\n     auth_15 = sig_12;\n   end\n   6'h27 : begin\n     sig_5 <= rx_11\n     chip_17 = data_13;\n   end\n   default : begin \n     rst_12 <= rx_6\n     tx_1 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_15) ( control_register_12 ) == ( 5'b011x1 ) |-> clk_2 == data_6 && clk_3 == clk_15 ; endproperty \n property name; @(posedge bus_clock_15) ( control_register_12 ) == ( 7'b111001x ) |-> tx_9 == tx_14 && auth_15 == sig_12 ; endproperty \n property name; @(posedge bus_clock_15) ( control_register_12 ) == ( 6'h27 ) |-> sig_5 == rx_11 && chip_17 == data_13 ; endproperty \n property name; ( control_register_12 ) != 5'b011x1 && ( control_register_12 ) != 7'b111001x && @(posedge bus_clock_15) ( control_register_12 ) != 6'h27  |-> rst_12 == rx_6 && tx_1 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "case ( flag_control_status_6 ) \n   5'bx1000 : begin\n     chip_19 = reg_5\n     core_12 = cfg_17;\n   end\n   default : begin \n     rx_6 <= clk_9\n     auth_9 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_9) ( flag_control_status_6 ) == ( 5'bx1000 ) |-> chip_19 == reg_5 && core_12 == cfg_17 ; endproperty \n property name; @(posedge clock_ctrl_9) ( flag_control_status_6 ) != 5'bx1000  |-> rx_6 == clk_9 && auth_9 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "case ( status_flag_2 ) \n   7'h7b : begin\n     chip_9 <= err_5\n     data_9 = chip_15\n     auth_14 = hw_13;\n   end\n   default : begin \n     rst_1 <= tx_12\n     err_14 <= data_10\n     data_2 <= core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_16) ( status_flag_2 ) == ( 7'h7b ) |-> chip_9 == err_5 && data_9 == chip_15 && auth_14 == hw_13 ; endproperty \n property name; @(posedge mem_clock_16) ( status_flag_2 ) != 7'h7b  |-> rst_1 == tx_12 && err_14 == data_10 && data_2 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "case ( flag_status_20 ) \n   6'b10x000 : begin\n     sig_8 = sig_14\n     core_9 <= err_3;\n   end\n   7'b10x1000 : begin\n     clk_17 = cfg_1\n     auth_6 <= cfg_8;\n   end\n   6'h37 : begin\n     err_8 = rst_20\n     rx_11 = fsm_12;\n   end\n   default : begin \n     fsm_8 <= cfg_5\n     clk_14 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_2) ( flag_status_20 ) == ( 6'b10x000 ) |-> sig_8 == sig_14 && core_9 == err_3 ; endproperty \n property name; @(posedge async_clk_2) ( flag_status_20 ) == ( 7'b10x1000 ) |-> clk_17 == cfg_1 && auth_6 == cfg_8 ; endproperty \n property name; @(posedge async_clk_2) ( flag_status_20 ) == ( 6'h37 ) |-> err_8 == rst_20 && rx_11 == fsm_12 ; endproperty \n property name; ( flag_status_20 ) != 6'b10x000 && ( flag_status_20 ) != 7'b10x1000 && @(posedge async_clk_2) ( flag_status_20 ) != 6'h37  |-> fsm_8 == cfg_5 && clk_14 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_2"
    },
    {
        "Code": "case ( status_flag_7 ) \n   7'b1000010 : begin\n     core_16 <= hw_13\n     reg_17 = reg_5;\n   end\n   7'b0100101 : begin\n     core_13 = auth_19\n     hw_8 = reg_10;\n   end\n   6'bx0x111 : begin\n     clk_13 = cfg_9\n     tx_16 <= sig_20;\n   end\n   default : begin \n     fsm_11 <= rst_7\n     data_10 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( status_flag_7 ) == ( 7'b1000010 ) |-> core_16 == hw_13 && reg_17 == reg_5 ; endproperty \n property name; @(negedge clock_ctrl_10) ( status_flag_7 ) == ( 7'b0100101 ) |-> core_13 == auth_19 && hw_8 == reg_10 ; endproperty \n property name; @(negedge clock_ctrl_10) ( status_flag_7 ) == ( 6'bx0x111 ) |-> clk_13 == cfg_9 && tx_16 == sig_20 ; endproperty \n property name; ( status_flag_7 ) != 7'b1000010 && ( status_flag_7 ) != 7'b0100101 && @(negedge clock_ctrl_10) ( status_flag_7 ) != 6'bx0x111  |-> fsm_11 == rst_7 && data_10 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( control_buffer_18 ) \n   6'bx0xxxx : begin\n     tx_16 = sig_4\n     hw_14 <= chip_15\n     err_12 <= sig_11;\n   end\n   4'b01xx : begin\n     data_6 = cfg_15\n     clk_2 <= clk_9\n     rst_20 = clk_11;\n   end\n   5'bx1110 : begin\n     chip_10 = reg_6\n     rst_14 <= chip_5\n     rx_2 = cfg_17;\n   end\n   default : begin \n     fsm_2 = sig_19\n     err_11 <= tx_3\n     fsm_13 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( control_buffer_18 ) == ( 6'bx0xxxx ) |-> tx_16 == sig_4 && hw_14 == chip_15 && err_12 == sig_11 ; endproperty \n property name; @(negedge clk_osc_16) ( control_buffer_18 ) == ( 4'b01xx ) |-> data_6 == cfg_15 && clk_2 == clk_9 && rst_20 == clk_11 ; endproperty \n property name; @(negedge clk_osc_16) ( control_buffer_18 ) == ( 5'bx1110 ) |-> chip_10 == reg_6 && rst_14 == chip_5 && rx_2 == cfg_17 ; endproperty \n property name; ( control_buffer_18 ) != 6'bx0xxxx && ( control_buffer_18 ) != 4'b01xx && @(negedge clk_osc_16) ( control_buffer_18 ) != 5'bx1110  |-> fsm_2 == sig_19 && err_11 == tx_3 && fsm_13 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( read_data_4 ) \n   7'b1110x0x : begin\n     rx_9 = reg_19\n     clk_5 = chip_20\n     reg_15 <= chip_6;\n   end\n   default : begin \n     hw_14 <= sig_7\n     err_17 <= fsm_2\n     core_9 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( read_data_4 ) == ( 7'b1110x0x ) |-> rx_9 == reg_19 && clk_5 == chip_20 && reg_15 == chip_6 ; endproperty \n property name; @(negedge bus_clock_10) ( read_data_4 ) != 7'b1110x0x  |-> hw_14 == sig_7 && err_17 == fsm_2 && core_9 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   5'h16 : begin\n     core_12 <= core_8\n     rx_13 <= data_18\n     err_2 = chip_16;\n   end\n   default : begin \n     data_20 = data_12\n     reg_20 = chip_10\n     rx_2 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_9) ( flag_control_status_9 ) == ( 5'h16 ) |-> core_12 == core_8 && rx_13 == data_18 && err_2 == chip_16 ; endproperty \n property name; @(posedge clk_signal_9) ( flag_control_status_9 ) != 5'h16  |-> data_20 == data_12 && reg_20 == chip_10 && rx_2 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "case ( control_input_status_18 ) \n   7'b110x001 : begin\n     fsm_3 <= auth_16\n     data_9 <= data_4\n     sig_16 <= err_12;\n   end\n   7'b1111101 : begin\n     data_8 = err_3\n     rst_7 <= hw_12\n     err_15 <= rst_16;\n   end\n   default : begin \n     data_15 = sig_4\n     fsm_9 = tx_11\n     auth_13 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_5) ( control_input_status_18 ) == ( 7'b110x001 ) |-> fsm_3 == auth_16 && data_9 == data_4 && sig_16 == err_12 ; endproperty \n property name; @(posedge fast_clk_5) ( control_input_status_18 ) == ( 7'b1111101 ) |-> data_8 == err_3 && rst_7 == hw_12 && err_15 == rst_16 ; endproperty \n property name; ( control_input_status_18 ) != 7'b110x001 && @(posedge fast_clk_5) ( control_input_status_18 ) != 7'b1111101  |-> data_15 == sig_4 && fsm_9 == tx_11 && auth_13 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "case ( command_register_4 ) \n   6'h32 : begin\n     data_8 <= core_11\n     rx_15 = sig_20\n     err_16 = chip_1;\n   end\n   6'bx1111x : begin\n     hw_5 = core_1\n     fsm_16 = reg_7\n     tx_7 <= cfg_16;\n   end\n   default : begin \n     hw_17 = chip_8\n     clk_15 = rst_19\n     fsm_1 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( command_register_4 ) == ( 6'h32 ) |-> data_8 == core_11 && rx_15 == sig_20 && err_16 == chip_1 ; endproperty \n property name; @(negedge clock_ctrl_17) ( command_register_4 ) == ( 6'bx1111x ) |-> hw_5 == core_1 && fsm_16 == reg_7 && tx_7 == cfg_16 ; endproperty \n property name; ( command_register_4 ) != 6'h32 && @(negedge clock_ctrl_17) ( command_register_4 ) != 6'bx1111x  |-> hw_17 == chip_8 && clk_15 == rst_19 && fsm_1 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( status_control_9 ) \n   err_6 : begin\n     clk_5 <= sig_9\n     core_10 = reg_12;\n   end\n   5'b1100x : begin\n     reg_11 <= hw_4\n     rst_16 <= err_16;\n   end\n   default : begin \n     core_19 = cfg_3\n     tx_19 = reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_18) ( status_control_9 ) == ( err_6 ) |-> clk_5 == sig_9 && core_10 == reg_12 ; endproperty \n property name; @(posedge main_clk_18) ( status_control_9 ) == ( 5'b1100x ) |-> reg_11 == hw_4 && rst_16 == err_16 ; endproperty \n property name; ( status_control_9 ) != err_6 && @(posedge main_clk_18) ( status_control_9 ) != 5'b1100x  |-> core_19 == cfg_3 && tx_19 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "case ( operation_code_7 ) \n   3'b000 : begin\n     core_20 = hw_13\n     fsm_19 <= hw_2\n     rst_6 <= auth_6;\n   end\n   7'b0111010 : begin\n     sig_18 = data_17\n     core_7 <= rst_9\n     clk_19 <= clk_2;\n   end\n   7'bx00110x : begin\n     data_1 <= rst_18\n     sig_17 = core_5\n     core_17 = cfg_10;\n   end\n   default : begin \n     sig_12 = clk_18\n     data_12 <= chip_11\n     reg_3 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_6) ( operation_code_7 ) == ( 3'b000 ) |-> core_20 == hw_13 && fsm_19 == hw_2 && rst_6 == auth_6 ; endproperty \n property name; @(posedge cpu_clock_6) ( operation_code_7 ) == ( 7'b0111010 ) |-> sig_18 == data_17 && core_7 == rst_9 && clk_19 == clk_2 ; endproperty \n property name; @(posedge cpu_clock_6) ( operation_code_7 ) == ( 7'bx00110x ) |-> data_1 == rst_18 && sig_17 == core_5 && core_17 == cfg_10 ; endproperty \n property name; ( operation_code_7 ) != 3'b000 && ( operation_code_7 ) != 7'b0111010 && @(posedge cpu_clock_6) ( operation_code_7 ) != 7'bx00110x  |-> sig_12 == clk_18 && data_12 == chip_11 && reg_3 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "case ( control_flag_register_11 ) \n   7'h8 : begin\n     rst_3 = core_4\n     fsm_13 = cfg_2;\n   end\n   3'b0x0 : begin\n     core_15 <= auth_3\n     rx_13 = hw_15;\n   end\n   5'h4 : begin\n     clk_3 <= auth_13\n     hw_11 <= clk_6;\n   end\n   default : begin \n     data_8 <= sig_18\n     fsm_4 <= sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_5) ( control_flag_register_11 ) == ( 7'h8 ) |-> rst_3 == core_4 && fsm_13 == cfg_2 ; endproperty \n property name; @(negedge async_clk_5) ( control_flag_register_11 ) == ( 3'b0x0 ) |-> core_15 == auth_3 && rx_13 == hw_15 ; endproperty \n property name; @(negedge async_clk_5) ( control_flag_register_11 ) == ( 5'h4 ) |-> clk_3 == auth_13 && hw_11 == clk_6 ; endproperty \n property name; ( control_flag_register_11 ) != 7'h8 && ( control_flag_register_11 ) != 3'b0x0 && @(negedge async_clk_5) ( control_flag_register_11 ) != 5'h4  |-> data_8 == sig_18 && fsm_4 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "case ( control_register_13 ) \n   7'bxxx1x0x : begin\n     tx_1 = fsm_19\n     hw_8 = rst_4\n     fsm_5 <= cfg_9;\n   end\n   7'b10x10xx : begin\n     hw_9 <= rx_15\n     sig_2 = core_9\n     sig_15 <= data_11;\n   end\n   7'bx010x10 : begin\n     cfg_7 <= chip_20\n     reg_8 = rst_19\n     sig_9 <= data_16;\n   end\n   default : begin \n     chip_9 = auth_18\n     err_4 = chip_12\n     rx_3 <= rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_2) ( control_register_13 ) == ( 7'bxxx1x0x ) |-> tx_1 == fsm_19 && hw_8 == rst_4 && fsm_5 == cfg_9 ; endproperty \n property name; @(posedge core_clock_2) ( control_register_13 ) == ( 7'b10x10xx ) |-> hw_9 == rx_15 && sig_2 == core_9 && sig_15 == data_11 ; endproperty \n property name; @(posedge core_clock_2) ( control_register_13 ) == ( 7'bx010x10 ) |-> cfg_7 == chip_20 && reg_8 == rst_19 && sig_9 == data_16 ; endproperty \n property name; ( control_register_13 ) != 7'bxxx1x0x && ( control_register_13 ) != 7'b10x10xx && @(posedge core_clock_2) ( control_register_13 ) != 7'bx010x10  |-> chip_9 == auth_18 && err_4 == chip_12 && rx_3 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "case ( ready_signal_12 ) \n   7'h3 : begin\n     rst_11 <= core_4\n     reg_11 = cfg_19\n     rx_5 = cfg_6;\n   end\n   default : begin \n     core_15 <= data_8\n     data_18 = auth_18\n     data_6 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_2) ( ready_signal_12 ) == ( 7'h3 ) |-> rst_11 == core_4 && reg_11 == cfg_19 && rx_5 == cfg_6 ; endproperty \n property name; @(negedge clk_in_2) ( ready_signal_12 ) != 7'h3  |-> core_15 == data_8 && data_18 == auth_18 && data_6 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "case ( ready_register_4 ) \n   6'bx00110 : begin\n     sig_3 <= reg_6\n     reg_11 <= reg_17;\n   end\n   default : begin \n     data_18 = sig_1\n     chip_2 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( ready_register_4 ) == ( 6'bx00110 ) |-> sig_3 == reg_6 && reg_11 == reg_17 ; endproperty \n property name; @(posedge clk_enable_16) ( ready_register_4 ) != 6'bx00110  |-> data_18 == sig_1 && chip_2 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( output_register_10 ) \n   7'bx0xx1xx : begin\n     hw_4 <= data_20\n     cfg_13 <= data_15\n     hw_18 <= fsm_1;\n   end\n   7'h39 : begin\n     data_8 <= clk_16\n     hw_19 <= rx_5\n     chip_12 <= core_3;\n   end\n   default : begin \n     hw_9 <= cfg_19\n     auth_6 = rst_11\n     fsm_15 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( output_register_10 ) == ( 7'bx0xx1xx ) |-> hw_4 == data_20 && cfg_13 == data_15 && hw_18 == fsm_1 ; endproperty \n property name; @(posedge cpu_clock_3) ( output_register_10 ) == ( 7'h39 ) |-> data_8 == clk_16 && hw_19 == rx_5 && chip_12 == core_3 ; endproperty \n property name; ( output_register_10 ) != 7'bx0xx1xx && @(posedge cpu_clock_3) ( output_register_10 ) != 7'h39  |-> hw_9 == cfg_19 && auth_6 == rst_11 && fsm_15 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   3'b0xx : begin\n     rx_4 <= tx_6\n     rst_5 = err_10;\n   end\n   6'bx110xx : begin\n     rst_1 = data_17\n     err_9 <= cfg_14;\n   end\n   default : begin \n     rst_9 <= clk_3\n     clk_17 = sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_8) ( control_register_status_status_3 ) == ( 3'b0xx ) |-> rx_4 == tx_6 && rst_5 == err_10 ; endproperty \n property name; @(negedge clk_reset_8) ( control_register_status_status_3 ) == ( 6'bx110xx ) |-> rst_1 == data_17 && err_9 == cfg_14 ; endproperty \n property name; ( control_register_status_status_3 ) != 3'b0xx && @(negedge clk_reset_8) ( control_register_status_status_3 ) != 6'bx110xx  |-> rst_9 == clk_3 && clk_17 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "case ( instruction_buffer_2 ) \n   5'b10x10 : begin\n     core_11 <= cfg_6\n     err_10 <= cfg_15;\n   end\n   fsm_14 : begin\n     core_7 = data_18\n     err_12 <= core_5;\n   end\n   default : begin \n     hw_1 <= hw_6\n     core_6 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_6) ( instruction_buffer_2 ) == ( 5'b10x10 ) |-> core_11 == cfg_6 && err_10 == cfg_15 ; endproperty \n property name; @(negedge clock_source_6) ( instruction_buffer_2 ) == ( fsm_14 ) |-> core_7 == data_18 && err_12 == core_5 ; endproperty \n property name; ( instruction_buffer_2 ) != 5'b10x10 && @(negedge clock_source_6) ( instruction_buffer_2 ) != fsm_14  |-> hw_1 == hw_6 && core_6 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_6"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   7'h49 : begin\n     cfg_17 <= hw_20\n     sig_19 <= rst_11\n     cfg_15 = data_8;\n   end\n   err_6 : begin\n     reg_5 = data_2\n     tx_14 = cfg_13\n     sig_9 = clk_13;\n   end\n   6'b0xx101 : begin\n     sig_12 = fsm_16\n     err_20 = chip_11\n     fsm_2 = rx_3;\n   end\n   default : begin \n     data_2 <= rst_17\n     rst_14 <= hw_7\n     auth_1 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( output_status_register_17 ) == ( 7'h49 ) |-> cfg_17 == hw_20 && sig_19 == rst_11 && cfg_15 == data_8 ; endproperty \n property name; @(negedge pll_clk_16) ( output_status_register_17 ) == ( err_6 ) |-> reg_5 == data_2 && tx_14 == cfg_13 && sig_9 == clk_13 ; endproperty \n property name; @(negedge pll_clk_16) ( output_status_register_17 ) == ( 6'b0xx101 ) |-> sig_12 == fsm_16 && err_20 == chip_11 && fsm_2 == rx_3 ; endproperty \n property name; ( output_status_register_17 ) != 7'h49 && ( output_status_register_17 ) != err_6 && @(negedge pll_clk_16) ( output_status_register_17 ) != 6'b0xx101  |-> data_2 == rst_17 && rst_14 == hw_7 && auth_1 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( command_register_4 ) \n   6'h3f : begin\n     rx_12 <= auth_6\n     data_20 <= sig_5;\n   end\n   6'b00xx1x : begin\n     chip_4 <= auth_17\n     core_9 <= rst_1;\n   end\n   6'bxx01x1 : begin\n     clk_11 <= chip_6\n     hw_1 = fsm_13;\n   end\n   default : begin \n     tx_5 = reg_12\n     cfg_6 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( command_register_4 ) == ( 6'h3f ) |-> rx_12 == auth_6 && data_20 == sig_5 ; endproperty \n property name; @(posedge clk_osc_5) ( command_register_4 ) == ( 6'b00xx1x ) |-> chip_4 == auth_17 && core_9 == rst_1 ; endproperty \n property name; @(posedge clk_osc_5) ( command_register_4 ) == ( 6'bxx01x1 ) |-> clk_11 == chip_6 && hw_1 == fsm_13 ; endproperty \n property name; ( command_register_4 ) != 6'h3f && ( command_register_4 ) != 6'b00xx1x && @(posedge clk_osc_5) ( command_register_4 ) != 6'bxx01x1  |-> tx_5 == reg_12 && cfg_6 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( data_buffer_16 ) \n   7'h5a : begin\n     core_7 <= rx_20\n     data_8 <= clk_5\n     chip_2 <= tx_14;\n   end\n   6'b01x0x1 : begin\n     rx_19 <= rst_7\n     core_1 <= chip_11\n     sig_16 = fsm_3;\n   end\n   5'b1xx0x : begin\n     hw_7 <= rst_15\n     cfg_16 = core_8\n     hw_19 = data_1;\n   end\n   default : begin \n     auth_4 = tx_3\n     err_1 <= clk_19\n     clk_5 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_5) ( data_buffer_16 ) == ( 7'h5a ) |-> core_7 == rx_20 && data_8 == clk_5 && chip_2 == tx_14 ; endproperty \n property name; @(posedge clk_out_5) ( data_buffer_16 ) == ( 6'b01x0x1 ) |-> rx_19 == rst_7 && core_1 == chip_11 && sig_16 == fsm_3 ; endproperty \n property name; @(posedge clk_out_5) ( data_buffer_16 ) == ( 5'b1xx0x ) |-> hw_7 == rst_15 && cfg_16 == core_8 && hw_19 == data_1 ; endproperty \n property name; ( data_buffer_16 ) != 7'h5a && ( data_buffer_16 ) != 6'b01x0x1 && @(posedge clk_out_5) ( data_buffer_16 ) != 5'b1xx0x  |-> auth_4 == tx_3 && err_1 == clk_19 && clk_5 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "case ( data_status_4 ) \n   7'bx0x1xxx : begin\n     data_9 = clk_13\n     clk_20 <= clk_5;\n   end\n   7'bxx0100x : begin\n     clk_14 <= cfg_2\n     cfg_1 = fsm_6;\n   end\n   6'b0x1011 : begin\n     sig_13 = rx_18\n     reg_19 <= tx_5;\n   end\n   default : begin \n     err_15 = hw_19\n     reg_8 = rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_8) ( data_status_4 ) == ( 7'bx0x1xxx ) |-> data_9 == clk_13 && clk_20 == clk_5 ; endproperty \n property name; @(negedge ref_clk_8) ( data_status_4 ) == ( 7'bxx0100x ) |-> clk_14 == cfg_2 && cfg_1 == fsm_6 ; endproperty \n property name; @(negedge ref_clk_8) ( data_status_4 ) == ( 6'b0x1011 ) |-> sig_13 == rx_18 && reg_19 == tx_5 ; endproperty \n property name; ( data_status_4 ) != 7'bx0x1xxx && ( data_status_4 ) != 7'bxx0100x && @(negedge ref_clk_8) ( data_status_4 ) != 6'b0x1011  |-> err_15 == hw_19 && reg_8 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "case ( output_data_7 ) \n   7'h44 : begin\n     rst_14 <= tx_5\n     core_9 = cfg_3\n     tx_20 <= tx_15;\n   end\n   6'h27 : begin\n     hw_7 <= core_14\n     core_10 = auth_1\n     fsm_13 <= data_17;\n   end\n   7'b1110101 : begin\n     clk_4 <= rx_6\n     tx_9 = sig_15\n     sig_16 <= fsm_18;\n   end\n   default : begin \n     data_18 <= err_19\n     hw_3 = auth_2\n     clk_9 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_18) ( output_data_7 ) == ( 7'h44 ) |-> rst_14 == tx_5 && core_9 == cfg_3 && tx_20 == tx_15 ; endproperty \n property name; @(negedge clk_signal_18) ( output_data_7 ) == ( 6'h27 ) |-> hw_7 == core_14 && core_10 == auth_1 && fsm_13 == data_17 ; endproperty \n property name; @(negedge clk_signal_18) ( output_data_7 ) == ( 7'b1110101 ) |-> clk_4 == rx_6 && tx_9 == sig_15 && sig_16 == fsm_18 ; endproperty \n property name; ( output_data_7 ) != 7'h44 && ( output_data_7 ) != 6'h27 && @(negedge clk_signal_18) ( output_data_7 ) != 7'b1110101  |-> data_18 == err_19 && hw_3 == auth_2 && clk_9 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   7'h31 : begin\n     sig_3 <= rst_20\n     reg_19 <= clk_20;\n   end\n   default : begin \n     hw_4 = reg_19\n     rx_18 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_11) ( control_buffer_9 ) == ( 7'h31 ) |-> sig_3 == rst_20 && reg_19 == clk_20 ; endproperty \n property name; @(negedge pll_clk_11) ( control_buffer_9 ) != 7'h31  |-> hw_4 == reg_19 && rx_18 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_11"
    },
    {
        "Code": "case ( data_status_16 ) \n   7'b01x000x : begin\n     reg_5 = chip_1\n     err_17 = fsm_18\n     chip_14 = core_1;\n   end\n   7'b10xx100 : begin\n     fsm_14 = auth_18\n     rx_14 <= reg_10\n     rst_16 <= sig_7;\n   end\n   core_20 : begin\n     chip_12 = fsm_15\n     chip_7 <= chip_2\n     rst_11 <= err_8;\n   end\n   default : begin \n     cfg_13 = err_12\n     reg_10 = cfg_1\n     sig_12 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( data_status_16 ) == ( 7'b01x000x ) |-> reg_5 == chip_1 && err_17 == fsm_18 && chip_14 == core_1 ; endproperty \n property name; @(negedge fast_clk_7) ( data_status_16 ) == ( 7'b10xx100 ) |-> fsm_14 == auth_18 && rx_14 == reg_10 && rst_16 == sig_7 ; endproperty \n property name; @(negedge fast_clk_7) ( data_status_16 ) == ( core_20 ) |-> chip_12 == fsm_15 && chip_7 == chip_2 && rst_11 == err_8 ; endproperty \n property name; ( data_status_16 ) != 7'b01x000x && ( data_status_16 ) != 7'b10xx100 && @(negedge fast_clk_7) ( data_status_16 ) != core_20  |-> cfg_13 == err_12 && reg_10 == cfg_1 && sig_12 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'h1b : begin\n     err_7 <= rx_4\n     sig_10 <= rx_20\n     cfg_4 <= data_15;\n   end\n   4'bxxxx : begin\n     cfg_15 <= reg_12\n     tx_1 = rst_7\n     hw_3 = core_18;\n   end\n   default : begin \n     reg_9 <= cfg_6\n     clk_20 <= auth_12\n     chip_1 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_18) ( instruction_buffer_5 ) == ( 7'h1b ) |-> err_7 == rx_4 && sig_10 == rx_20 && cfg_4 == data_15 ; endproperty \n property name; @(posedge mem_clock_18) ( instruction_buffer_5 ) == ( 4'bxxxx ) |-> cfg_15 == reg_12 && tx_1 == rst_7 && hw_3 == core_18 ; endproperty \n property name; ( instruction_buffer_5 ) != 7'h1b && @(posedge mem_clock_18) ( instruction_buffer_5 ) != 4'bxxxx  |-> reg_9 == cfg_6 && clk_20 == auth_12 && chip_1 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "case ( data_in_5 ) \n   7'b10xx1x0 : begin\n     fsm_5 = rx_14\n     fsm_4 = core_2\n     sig_7 <= auth_15;\n   end\n   default : begin \n     rst_6 = err_12\n     clk_16 <= tx_17\n     clk_8 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( data_in_5 ) == ( 7'b10xx1x0 ) |-> fsm_5 == rx_14 && fsm_4 == core_2 && sig_7 == auth_15 ; endproperty \n property name; @(negedge clk_signal_20) ( data_in_5 ) != 7'b10xx1x0  |-> rst_6 == err_12 && clk_16 == tx_17 && clk_8 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'b0x01xxx : begin\n     err_6 <= data_4\n     tx_9 = fsm_15\n     err_7 <= err_8;\n   end\n   7'b1101xx0 : begin\n     core_5 <= chip_5\n     cfg_17 = clk_3\n     sig_6 <= rst_13;\n   end\n   default : begin \n     chip_3 <= core_5\n     rst_10 <= rx_6\n     data_13 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_13) ( control_word_2 ) == ( 7'b0x01xxx ) |-> err_6 == data_4 && tx_9 == fsm_15 && err_7 == err_8 ; endproperty \n property name; @(negedge main_clk_13) ( control_word_2 ) == ( 7'b1101xx0 ) |-> core_5 == chip_5 && cfg_17 == clk_3 && sig_6 == rst_13 ; endproperty \n property name; ( control_word_2 ) != 7'b0x01xxx && @(negedge main_clk_13) ( control_word_2 ) != 7'b1101xx0  |-> chip_3 == core_5 && rst_10 == rx_6 && data_13 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_13"
    },
    {
        "Code": "case ( status_output_buffer_1 ) \n   5'b11x0x : begin\n     auth_12 = reg_9\n     sig_5 = data_20\n     tx_10 = sig_15;\n   end\n   cfg_9 : begin\n     sig_13 = fsm_8\n     rst_5 <= hw_17\n     cfg_9 <= reg_12;\n   end\n   5'bx110x : begin\n     data_8 <= core_2\n     chip_19 <= rst_7\n     clk_6 <= clk_2;\n   end\n   default : begin \n     cfg_10 <= sig_8\n     data_11 = fsm_3\n     fsm_6 = reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_14) ( status_output_buffer_1 ) == ( 5'b11x0x ) |-> auth_12 == reg_9 && sig_5 == data_20 && tx_10 == sig_15 ; endproperty \n property name; @(posedge clk_reset_14) ( status_output_buffer_1 ) == ( cfg_9 ) |-> sig_13 == fsm_8 && rst_5 == hw_17 && cfg_9 == reg_12 ; endproperty \n property name; @(posedge clk_reset_14) ( status_output_buffer_1 ) == ( 5'bx110x ) |-> data_8 == core_2 && chip_19 == rst_7 && clk_6 == clk_2 ; endproperty \n property name; ( status_output_buffer_1 ) != 5'b11x0x && ( status_output_buffer_1 ) != cfg_9 && @(posedge clk_reset_14) ( status_output_buffer_1 ) != 5'bx110x  |-> cfg_10 == sig_8 && data_11 == fsm_3 && fsm_6 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "case ( mode_register_18 ) \n   7'b0xxx00x : begin\n     rx_6 <= auth_2\n     auth_9 = reg_3\n     clk_13 = clk_5;\n   end\n   6'b01x101 : begin\n     chip_6 <= err_20\n     clk_6 <= err_18\n     clk_9 = rst_1;\n   end\n   7'bxx0x111 : begin\n     err_10 = sig_10\n     hw_18 <= data_13\n     clk_3 = tx_4;\n   end\n   default : begin \n     cfg_13 <= rx_8\n     tx_13 = rx_5\n     data_12 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_15) ( mode_register_18 ) == ( 7'b0xxx00x ) |-> rx_6 == auth_2 && auth_9 == reg_3 && clk_13 == clk_5 ; endproperty \n property name; @(posedge mem_clock_15) ( mode_register_18 ) == ( 6'b01x101 ) |-> chip_6 == err_20 && clk_6 == err_18 && clk_9 == rst_1 ; endproperty \n property name; @(posedge mem_clock_15) ( mode_register_18 ) == ( 7'bxx0x111 ) |-> err_10 == sig_10 && hw_18 == data_13 && clk_3 == tx_4 ; endproperty \n property name; ( mode_register_18 ) != 7'b0xxx00x && ( mode_register_18 ) != 6'b01x101 && @(posedge mem_clock_15) ( mode_register_18 ) != 7'bxx0x111  |-> cfg_13 == rx_8 && tx_13 == rx_5 && data_12 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_15"
    },
    {
        "Code": "case ( control_status_buffer_3 ) \n   7'bxx1xx1x : begin\n     rst_1 = clk_4\n     err_7 = rx_10;\n   end\n   6'bxx10xx : begin\n     sig_14 = data_14\n     reg_1 <= data_5;\n   end\n   default : begin \n     auth_3 <= hw_9\n     core_1 <= cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_2) ( control_status_buffer_3 ) == ( 7'bxx1xx1x ) |-> rst_1 == clk_4 && err_7 == rx_10 ; endproperty \n property name; @(negedge clk_gen_2) ( control_status_buffer_3 ) == ( 6'bxx10xx ) |-> sig_14 == data_14 && reg_1 == data_5 ; endproperty \n property name; ( control_status_buffer_3 ) != 7'bxx1xx1x && @(negedge clk_gen_2) ( control_status_buffer_3 ) != 6'bxx10xx  |-> auth_3 == hw_9 && core_1 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "case ( output_status_3 ) \n   2'b0x : begin\n     err_4 = rx_6\n     reg_16 = err_16;\n   end\n   7'b101111x : begin\n     clk_13 = auth_12\n     core_1 = hw_15;\n   end\n   default : begin \n     reg_2 = chip_20\n     tx_17 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( output_status_3 ) == ( 2'b0x ) |-> err_4 == rx_6 && reg_16 == err_16 ; endproperty \n property name; @(negedge main_clk_20) ( output_status_3 ) == ( 7'b101111x ) |-> clk_13 == auth_12 && core_1 == hw_15 ; endproperty \n property name; ( output_status_3 ) != 2'b0x && @(negedge main_clk_20) ( output_status_3 ) != 7'b101111x  |-> reg_2 == chip_20 && tx_17 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( busy_signal_12 ) \n   7'b0x00100 : begin\n     clk_8 = err_8\n     rst_9 = tx_17;\n   end\n   default : begin \n     reg_17 <= auth_8\n     reg_8 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_5) ( busy_signal_12 ) == ( 7'b0x00100 ) |-> clk_8 == err_8 && rst_9 == tx_17 ; endproperty \n property name; @(negedge clk_reset_5) ( busy_signal_12 ) != 7'b0x00100  |-> reg_17 == auth_8 && reg_8 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "case ( start_address_16 ) \n   6'h18 : begin\n     cfg_4 = err_1\n     fsm_4 <= clk_14;\n   end\n   5'b01x01 : begin\n     err_20 <= rst_3\n     auth_2 = tx_20;\n   end\n   default : begin \n     cfg_14 <= sig_14\n     rx_13 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( start_address_16 ) == ( 6'h18 ) |-> cfg_4 == err_1 && fsm_4 == clk_14 ; endproperty \n property name; @(negedge clk_in_19) ( start_address_16 ) == ( 5'b01x01 ) |-> err_20 == rst_3 && auth_2 == tx_20 ; endproperty \n property name; ( start_address_16 ) != 6'h18 && @(negedge clk_in_19) ( start_address_16 ) != 5'b01x01  |-> cfg_14 == sig_14 && rx_13 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( acknowledge_16 ) \n   7'b1x000xx : begin\n     cfg_12 = err_7\n     rx_13 <= reg_1;\n   end\n   default : begin \n     rst_14 = sig_4\n     tx_5 <= core_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_15) ( acknowledge_16 ) == ( 7'b1x000xx ) |-> cfg_12 == err_7 && rx_13 == reg_1 ; endproperty \n property name; @(negedge bus_clock_15) ( acknowledge_16 ) != 7'b1x000xx  |-> rst_14 == sig_4 && tx_5 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   3'h3 : begin\n     clk_20 = rst_9\n     err_9 <= data_16\n     rx_18 <= data_19;\n   end\n   7'b0xxxx01 : begin\n     auth_2 = sig_4\n     data_9 <= clk_1\n     data_12 <= fsm_15;\n   end\n   default : begin \n     rx_9 <= rst_2\n     hw_14 = fsm_14\n     rst_18 <= tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_8) ( status_output_buffer_6 ) == ( 3'h3 ) |-> clk_20 == rst_9 && err_9 == data_16 && rx_18 == data_19 ; endproperty \n property name; @(negedge clock_div_8) ( status_output_buffer_6 ) == ( 7'b0xxxx01 ) |-> auth_2 == sig_4 && data_9 == clk_1 && data_12 == fsm_15 ; endproperty \n property name; ( status_output_buffer_6 ) != 3'h3 && @(negedge clock_div_8) ( status_output_buffer_6 ) != 7'b0xxxx01  |-> rx_9 == rst_2 && hw_14 == fsm_14 && rst_18 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   7'bxxx11xx : begin\n     sig_19 <= tx_10\n     cfg_12 = cfg_4;\n   end\n   7'b0x1x0xx : begin\n     core_4 <= hw_17\n     err_11 = cfg_16;\n   end\n   default : begin \n     core_6 = rst_8\n     clk_16 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_2) ( input_buffer_8 ) == ( 7'bxxx11xx ) |-> sig_19 == tx_10 && cfg_12 == cfg_4 ; endproperty \n property name; @(posedge main_clk_2) ( input_buffer_8 ) == ( 7'b0x1x0xx ) |-> core_4 == hw_17 && err_11 == cfg_16 ; endproperty \n property name; ( input_buffer_8 ) != 7'bxxx11xx && @(posedge main_clk_2) ( input_buffer_8 ) != 7'b0x1x0xx  |-> core_6 == rst_8 && clk_16 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "case ( enable_4 ) \n   5'ha : begin\n     data_6 <= sig_16\n     rx_7 <= core_20\n     clk_13 <= hw_7;\n   end\n   default : begin \n     sig_7 <= data_12\n     rst_2 = auth_4\n     fsm_13 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_16) ( enable_4 ) == ( 5'ha ) |-> data_6 == sig_16 && rx_7 == core_20 && clk_13 == hw_7 ; endproperty \n property name; @(posedge clk_signal_16) ( enable_4 ) != 5'ha  |-> sig_7 == data_12 && rst_2 == auth_4 && fsm_13 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "case ( control_input_13 ) \n   5'h1c : begin\n     fsm_19 <= cfg_4\n     tx_13 = fsm_15;\n   end\n   default : begin \n     rx_2 = hw_6\n     err_11 = chip_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_15) ( control_input_13 ) == ( 5'h1c ) |-> fsm_19 == cfg_4 && tx_13 == fsm_15 ; endproperty \n property name; @(negedge mem_clock_15) ( control_input_13 ) != 5'h1c  |-> rx_2 == hw_6 && err_11 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "case ( control_signal_12 ) \n   4'h3 : begin\n     err_3 <= data_1\n     clk_11 = tx_10;\n   end\n   6'bx11xxx : begin\n     rx_2 <= clk_9\n     rst_14 = sig_14;\n   end\n   default : begin \n     err_16 = auth_13\n     auth_13 <= sig_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_9) ( control_signal_12 ) == ( 4'h3 ) |-> err_3 == data_1 && clk_11 == tx_10 ; endproperty \n property name; @(posedge clock_ctrl_9) ( control_signal_12 ) == ( 6'bx11xxx ) |-> rx_2 == clk_9 && rst_14 == sig_14 ; endproperty \n property name; ( control_signal_12 ) != 4'h3 && @(posedge clock_ctrl_9) ( control_signal_12 ) != 6'bx11xxx  |-> err_16 == auth_13 && auth_13 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "case ( enable_8 ) \n   5'bxxx1x : begin\n     chip_4 = data_6\n     reg_17 <= rx_11\n     reg_6 <= cfg_7;\n   end\n   7'b11x11x1 : begin\n     sig_3 = err_4\n     auth_13 = data_16\n     hw_2 = auth_2;\n   end\n   default : begin \n     reg_8 = tx_10\n     err_7 <= tx_12\n     err_1 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( enable_8 ) == ( 5'bxxx1x ) |-> chip_4 == data_6 && reg_17 == rx_11 && reg_6 == cfg_7 ; endproperty \n property name; @(negedge mem_clock_10) ( enable_8 ) == ( 7'b11x11x1 ) |-> sig_3 == err_4 && auth_13 == data_16 && hw_2 == auth_2 ; endproperty \n property name; ( enable_8 ) != 5'bxxx1x && @(negedge mem_clock_10) ( enable_8 ) != 7'b11x11x1  |-> reg_8 == tx_10 && err_7 == tx_12 && err_1 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( read_enable_18 ) \n   7'bx11xxxx : begin\n     core_19 = reg_7\n     reg_11 = fsm_12;\n   end\n   6'b1xx001 : begin\n     chip_14 <= auth_5\n     data_18 <= hw_19;\n   end\n   7'b0xx1xxx : begin\n     cfg_5 = rst_13\n     rst_3 <= auth_20;\n   end\n   default : begin \n     core_8 = sig_5\n     core_3 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_20) ( read_enable_18 ) == ( 7'bx11xxxx ) |-> core_19 == reg_7 && reg_11 == fsm_12 ; endproperty \n property name; @(negedge clock_div_20) ( read_enable_18 ) == ( 6'b1xx001 ) |-> chip_14 == auth_5 && data_18 == hw_19 ; endproperty \n property name; @(negedge clock_div_20) ( read_enable_18 ) == ( 7'b0xx1xxx ) |-> cfg_5 == rst_13 && rst_3 == auth_20 ; endproperty \n property name; ( read_enable_18 ) != 7'bx11xxxx && ( read_enable_18 ) != 6'b1xx001 && @(negedge clock_div_20) ( read_enable_18 ) != 7'b0xx1xxx  |-> core_8 == sig_5 && core_3 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "case ( output_data_15 ) \n   7'bx101xxx : begin\n     reg_13 <= tx_6\n     err_15 <= cfg_11;\n   end\n   7'b1101xx0 : begin\n     clk_16 = cfg_8\n     reg_16 <= fsm_11;\n   end\n   default : begin \n     hw_4 = tx_7\n     fsm_8 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_10) ( output_data_15 ) == ( 7'bx101xxx ) |-> reg_13 == tx_6 && err_15 == cfg_11 ; endproperty \n property name; @(posedge clock_source_10) ( output_data_15 ) == ( 7'b1101xx0 ) |-> clk_16 == cfg_8 && reg_16 == fsm_11 ; endproperty \n property name; ( output_data_15 ) != 7'bx101xxx && @(posedge clock_source_10) ( output_data_15 ) != 7'b1101xx0  |-> hw_4 == tx_7 && fsm_8 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "case ( control_input_18 ) \n   7'b0xx1011 : begin\n     hw_9 = err_5\n     rx_4 = clk_5\n     err_7 <= data_15;\n   end\n   7'b1x11x1x : begin\n     hw_7 = reg_10\n     data_14 <= sig_2\n     cfg_1 <= rx_1;\n   end\n   fsm_15 : begin\n     fsm_3 <= clk_12\n     data_1 = sig_6\n     auth_10 = clk_14;\n   end\n   default : begin \n     core_8 = hw_1\n     cfg_2 <= chip_19\n     hw_14 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( control_input_18 ) == ( 7'b0xx1011 ) |-> hw_9 == err_5 && rx_4 == clk_5 && err_7 == data_15 ; endproperty \n property name; @(posedge ref_clk_19) ( control_input_18 ) == ( 7'b1x11x1x ) |-> hw_7 == reg_10 && data_14 == sig_2 && cfg_1 == rx_1 ; endproperty \n property name; @(posedge ref_clk_19) ( control_input_18 ) == ( fsm_15 ) |-> fsm_3 == clk_12 && data_1 == sig_6 && auth_10 == clk_14 ; endproperty \n property name; ( control_input_18 ) != 7'b0xx1011 && ( control_input_18 ) != 7'b1x11x1x && @(posedge ref_clk_19) ( control_input_18 ) != fsm_15  |-> core_8 == hw_1 && cfg_2 == chip_19 && hw_14 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( command_register_13 ) \n   chip : begin\n     cfg_15 <= clk_4\n     sig_6 = data_14;\n   end\n   5'h5 : begin\n     core_18 <= rx_13\n     auth_12 <= hw_3;\n   end\n   default : begin \n     hw_5 = rst_14\n     reg_5 <= clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_13) ( command_register_13 ) == ( chip ) |-> cfg_15 == clk_4 && sig_6 == data_14 ; endproperty \n property name; @(posedge clk_out_13) ( command_register_13 ) == ( 5'h5 ) |-> core_18 == rx_13 && auth_12 == hw_3 ; endproperty \n property name; ( command_register_13 ) != chip && @(posedge clk_out_13) ( command_register_13 ) != 5'h5  |-> hw_5 == rst_14 && reg_5 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "case ( instruction_buffer_6 ) \n   6'b1x111x : begin\n     core_20 <= err_20\n     fsm_20 <= cfg_12\n     tx_8 <= hw_20;\n   end\n   default : begin \n     rst_7 = chip_4\n     err_4 <= hw_5\n     tx_15 = reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_6) ( instruction_buffer_6 ) == ( 6'b1x111x ) |-> core_20 == err_20 && fsm_20 == cfg_12 && tx_8 == hw_20 ; endproperty \n property name; @(posedge clk_signal_6) ( instruction_buffer_6 ) != 6'b1x111x  |-> rst_7 == chip_4 && err_4 == hw_5 && tx_15 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_6"
    },
    {
        "Code": "case ( control_status_20 ) \n   7'b1xxxx0x : begin\n     rst_17 <= sig_14\n     clk_8 <= data_15\n     cfg_5 <= sig_19;\n   end\n   default : begin \n     data_19 <= rst_6\n     clk_17 <= hw_8\n     chip_9 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( control_status_20 ) == ( 7'b1xxxx0x ) |-> rst_17 == sig_14 && clk_8 == data_15 && cfg_5 == sig_19 ; endproperty \n property name; @(negedge clk_reset_4) ( control_status_20 ) != 7'b1xxxx0x  |-> data_19 == rst_6 && clk_17 == hw_8 && chip_9 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   6'b00x101 : begin\n     auth_5 <= auth_15\n     cfg_19 = err_10;\n   end\n   6'bx00110 : begin\n     err_1 <= data_12\n     tx_5 <= rx_13;\n   end\n   default : begin \n     data_1 = auth_11\n     fsm_9 <= cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( interrupt_request_20 ) == ( 6'b00x101 ) |-> auth_5 == auth_15 && cfg_19 == err_10 ; endproperty \n property name; @(posedge clk_osc_8) ( interrupt_request_20 ) == ( 6'bx00110 ) |-> err_1 == data_12 && tx_5 == rx_13 ; endproperty \n property name; ( interrupt_request_20 ) != 6'b00x101 && @(posedge clk_osc_8) ( interrupt_request_20 ) != 6'bx00110  |-> data_1 == auth_11 && fsm_9 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( error_flag_20 ) \n   6'h2 : begin\n     chip_8 <= clk_9\n     sig_3 <= reg_8\n     cfg_9 = hw_11;\n   end\n   7'b1x0x1xx : begin\n     rst_3 <= data_13\n     tx_8 <= data_20\n     rx_17 <= clk_1;\n   end\n   5'h12 : begin\n     hw_8 = clk_19\n     rx_14 <= core_20\n     hw_14 <= fsm_14;\n   end\n   default : begin \n     clk_13 <= auth_8\n     data_5 <= reg_7\n     rx_4 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_18) ( error_flag_20 ) == ( 6'h2 ) |-> chip_8 == clk_9 && sig_3 == reg_8 && cfg_9 == hw_11 ; endproperty \n property name; @(negedge pll_clk_18) ( error_flag_20 ) == ( 7'b1x0x1xx ) |-> rst_3 == data_13 && tx_8 == data_20 && rx_17 == clk_1 ; endproperty \n property name; @(negedge pll_clk_18) ( error_flag_20 ) == ( 5'h12 ) |-> hw_8 == clk_19 && rx_14 == core_20 && hw_14 == fsm_14 ; endproperty \n property name; ( error_flag_20 ) != 6'h2 && ( error_flag_20 ) != 7'b1x0x1xx && @(negedge pll_clk_18) ( error_flag_20 ) != 5'h12  |-> clk_13 == auth_8 && data_5 == reg_7 && rx_4 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "case ( acknowledge_3 ) \n   6'b1x1000 : begin\n     cfg_11 <= sig_6\n     clk_18 <= cfg_6\n     hw_13 = fsm_9;\n   end\n   default : begin \n     rx_20 <= data_15\n     rst_5 = reg_14\n     sig_6 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( acknowledge_3 ) == ( 6'b1x1000 ) |-> cfg_11 == sig_6 && clk_18 == cfg_6 && hw_13 == fsm_9 ; endproperty \n property name; @(negedge main_clk_4) ( acknowledge_3 ) != 6'b1x1000  |-> rx_20 == data_15 && rst_5 == reg_14 && sig_6 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( acknowledge_signal_8 ) \n   7'b11x01x0 : begin\n     data_13 <= hw_9\n     core_3 = sig_18;\n   end\n   6'b01100x : begin\n     data_2 <= err_17\n     rx_7 = chip_7;\n   end\n   default : begin \n     hw_9 <= chip_9\n     fsm_19 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_6) ( acknowledge_signal_8 ) == ( 7'b11x01x0 ) |-> data_13 == hw_9 && core_3 == sig_18 ; endproperty \n property name; @(negedge clk_signal_6) ( acknowledge_signal_8 ) == ( 6'b01100x ) |-> data_2 == err_17 && rx_7 == chip_7 ; endproperty \n property name; ( acknowledge_signal_8 ) != 7'b11x01x0 && @(negedge clk_signal_6) ( acknowledge_signal_8 ) != 6'b01100x  |-> hw_9 == chip_9 && fsm_19 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "case ( instruction_2 ) \n   7'b1xxx0x0 : begin\n     data_9 = err_1\n     clk_17 = reg_16\n     auth_6 = data_5;\n   end\n   default : begin \n     core_13 = reg_15\n     sig_9 = tx_9\n     rst_1 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( instruction_2 ) == ( 7'b1xxx0x0 ) |-> data_9 == err_1 && clk_17 == reg_16 && auth_6 == data_5 ; endproperty \n property name; @(negedge clk_enable_3) ( instruction_2 ) != 7'b1xxx0x0  |-> core_13 == reg_15 && sig_9 == tx_9 && rst_1 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( start_signal_15 ) \n   3'b000 : begin\n     data_4 <= rx_17\n     reg_6 <= clk_4;\n   end\n   default : begin \n     sig_12 <= sig_6\n     fsm_19 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( start_signal_15 ) == ( 3'b000 ) |-> data_4 == rx_17 && reg_6 == clk_4 ; endproperty \n property name; @(negedge clk_enable_13) ( start_signal_15 ) != 3'b000  |-> sig_12 == sig_6 && fsm_19 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( start_signal_7 ) \n   6'b001x10 : begin\n     tx_9 <= rst_8\n     auth_2 = chip_2\n     fsm_19 = hw_17;\n   end\n   default : begin \n     fsm_8 <= chip_10\n     reg_6 <= rx_10\n     data_17 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_19) ( start_signal_7 ) == ( 6'b001x10 ) |-> tx_9 == rst_8 && auth_2 == chip_2 && fsm_19 == hw_17 ; endproperty \n property name; @(negedge sys_clk_19) ( start_signal_7 ) != 6'b001x10  |-> fsm_8 == chip_10 && reg_6 == rx_10 && data_17 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "case ( enable_4 ) \n   7'bx0010x1 : begin\n     sig_5 <= cfg_9\n     data_7 = chip_17\n     rx_6 = rst_11;\n   end\n   6'bx101x0 : begin\n     tx_11 <= fsm_14\n     hw_11 <= reg_2\n     cfg_19 = err_16;\n   end\n   default : begin \n     rx_9 <= rst_5\n     clk_6 = rst_12\n     rst_8 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( enable_4 ) == ( 7'bx0010x1 ) |-> sig_5 == cfg_9 && data_7 == chip_17 && rx_6 == rst_11 ; endproperty \n property name; @(negedge clk_osc_15) ( enable_4 ) == ( 6'bx101x0 ) |-> tx_11 == fsm_14 && hw_11 == reg_2 && cfg_19 == err_16 ; endproperty \n property name; ( enable_4 ) != 7'bx0010x1 && @(negedge clk_osc_15) ( enable_4 ) != 6'bx101x0  |-> rx_9 == rst_5 && clk_6 == rst_12 && rst_8 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( data_status_8 ) \n   7'b0000110 : begin\n     hw_20 = chip_10\n     data_4 = hw_10;\n   end\n   default : begin \n     rx_19 = fsm_4\n     hw_6 <= fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( data_status_8 ) == ( 7'b0000110 ) |-> hw_20 == chip_10 && data_4 == hw_10 ; endproperty \n property name; @(posedge clk_gen_12) ( data_status_8 ) != 7'b0000110  |-> rx_19 == fsm_4 && hw_6 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( address_register_13 ) \n   7'h4x : begin\n     fsm_13 <= tx_3\n     fsm_17 <= reg_13;\n   end\n   6'bx01011 : begin\n     sig_16 <= sig_3\n     cfg_19 = hw_2;\n   end\n   6'b011000 : begin\n     data_8 = rst_10\n     core_6 <= chip_7;\n   end\n   default : begin \n     rx_11 = core_18\n     core_9 <= clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_16) ( address_register_13 ) == ( 7'h4x ) |-> fsm_13 == tx_3 && fsm_17 == reg_13 ; endproperty \n property name; @(posedge ref_clk_16) ( address_register_13 ) == ( 6'bx01011 ) |-> sig_16 == sig_3 && cfg_19 == hw_2 ; endproperty \n property name; @(posedge ref_clk_16) ( address_register_13 ) == ( 6'b011000 ) |-> data_8 == rst_10 && core_6 == chip_7 ; endproperty \n property name; ( address_register_13 ) != 7'h4x && ( address_register_13 ) != 6'bx01011 && @(posedge ref_clk_16) ( address_register_13 ) != 6'b011000  |-> rx_11 == core_18 && core_9 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "case ( data_control_14 ) \n   6'b01000x : begin\n     sig_17 <= fsm_4\n     clk_11 <= clk_4;\n   end\n   default : begin \n     core_5 = tx_10\n     rx_17 = cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_19) ( data_control_14 ) == ( 6'b01000x ) |-> sig_17 == fsm_4 && clk_11 == clk_4 ; endproperty \n property name; @(negedge ref_clk_19) ( data_control_14 ) != 6'b01000x  |-> core_5 == tx_10 && rx_17 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "case ( status_output_19 ) \n   7'bxx11110 : begin\n     auth_16 <= rx_3\n     tx_3 = auth_20;\n   end\n   6'h15 : begin\n     chip_20 = cfg_6\n     clk_9 = clk_6;\n   end\n   default : begin \n     reg_13 <= reg_13\n     fsm_4 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_2) ( status_output_19 ) == ( 7'bxx11110 ) |-> auth_16 == rx_3 && tx_3 == auth_20 ; endproperty \n property name; @(posedge sys_clk_2) ( status_output_19 ) == ( 6'h15 ) |-> chip_20 == cfg_6 && clk_9 == clk_6 ; endproperty \n property name; ( status_output_19 ) != 7'bxx11110 && @(posedge sys_clk_2) ( status_output_19 ) != 6'h15  |-> reg_13 == reg_13 && fsm_4 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_2"
    },
    {
        "Code": "case ( ready_register_12 ) \n   7'h1b : begin\n     sig_11 = hw_14\n     err_3 <= data_9\n     core_1 <= rst_17;\n   end\n   default : begin \n     chip_5 = rst_5\n     rx_6 = tx_11\n     rst_14 = core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_2) ( ready_register_12 ) == ( 7'h1b ) |-> sig_11 == hw_14 && err_3 == data_9 && core_1 == rst_17 ; endproperty \n property name; @(posedge clk_gen_2) ( ready_register_12 ) != 7'h1b  |-> chip_5 == rst_5 && rx_6 == tx_11 && rst_14 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'b000xxx1 : begin\n     cfg_13 <= auth_18\n     auth_4 <= core_5;\n   end\n   7'b10011x1 : begin\n     clk_13 <= auth_11\n     core_17 <= err_19;\n   end\n   7'h1c : begin\n     core_20 <= auth_19\n     rst_8 <= core_9;\n   end\n   default : begin \n     reg_20 <= cfg_13\n     rst_4 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( read_enable_6 ) == ( 7'b000xxx1 ) |-> cfg_13 == auth_18 && auth_4 == core_5 ; endproperty \n property name; @(negedge clock_ctrl_17) ( read_enable_6 ) == ( 7'b10011x1 ) |-> clk_13 == auth_11 && core_17 == err_19 ; endproperty \n property name; @(negedge clock_ctrl_17) ( read_enable_6 ) == ( 7'h1c ) |-> core_20 == auth_19 && rst_8 == core_9 ; endproperty \n property name; ( read_enable_6 ) != 7'b000xxx1 && ( read_enable_6 ) != 7'b10011x1 && @(negedge clock_ctrl_17) ( read_enable_6 ) != 7'h1c  |-> reg_20 == cfg_13 && rst_4 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( control_signal_13 ) \n   6'b010010 : begin\n     auth_9 = reg_2\n     auth_8 <= tx_6\n     cfg_18 = hw_5;\n   end\n   7'bxx1xxx1 : begin\n     tx_18 = auth_5\n     err_18 = rx_16\n     rx_18 = sig_18;\n   end\n   7'b0x10111 : begin\n     chip_7 <= hw_1\n     rx_9 <= err_4\n     hw_13 <= core_19;\n   end\n   default : begin \n     rst_2 <= auth_2\n     cfg_1 <= fsm_5\n     reg_20 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_19) ( control_signal_13 ) == ( 6'b010010 ) |-> auth_9 == reg_2 && auth_8 == tx_6 && cfg_18 == hw_5 ; endproperty \n property name; @(posedge pll_clk_19) ( control_signal_13 ) == ( 7'bxx1xxx1 ) |-> tx_18 == auth_5 && err_18 == rx_16 && rx_18 == sig_18 ; endproperty \n property name; @(posedge pll_clk_19) ( control_signal_13 ) == ( 7'b0x10111 ) |-> chip_7 == hw_1 && rx_9 == err_4 && hw_13 == core_19 ; endproperty \n property name; ( control_signal_13 ) != 6'b010010 && ( control_signal_13 ) != 7'bxx1xxx1 && @(posedge pll_clk_19) ( control_signal_13 ) != 7'b0x10111  |-> rst_2 == auth_2 && cfg_1 == fsm_5 && reg_20 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "case ( output_register_7 ) \n   7'b101xxx1 : begin\n     tx_8 = auth_15\n     data_14 <= rst_12;\n   end\n   7'h1e : begin\n     sig_10 = rst_3\n     reg_11 <= clk_13;\n   end\n   default : begin \n     auth_3 <= clk_3\n     tx_18 <= fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( output_register_7 ) == ( 7'b101xxx1 ) |-> tx_8 == auth_15 && data_14 == rst_12 ; endproperty \n property name; @(negedge clock_ctrl_13) ( output_register_7 ) == ( 7'h1e ) |-> sig_10 == rst_3 && reg_11 == clk_13 ; endproperty \n property name; ( output_register_7 ) != 7'b101xxx1 && @(negedge clock_ctrl_13) ( output_register_7 ) != 7'h1e  |-> auth_3 == clk_3 && tx_18 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( instruction_buffer_9 ) \n   6'h2c : begin\n     clk_20 = tx_4\n     core_12 <= rst_15;\n   end\n   7'b0xxxx11 : begin\n     rst_9 <= rst_17\n     cfg_13 = rst_3;\n   end\n   default : begin \n     rx_8 = tx_10\n     cfg_17 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( instruction_buffer_9 ) == ( 6'h2c ) |-> clk_20 == tx_4 && core_12 == rst_15 ; endproperty \n property name; @(negedge clock_source_18) ( instruction_buffer_9 ) == ( 7'b0xxxx11 ) |-> rst_9 == rst_17 && cfg_13 == rst_3 ; endproperty \n property name; ( instruction_buffer_9 ) != 6'h2c && @(negedge clock_source_18) ( instruction_buffer_9 ) != 7'b0xxxx11  |-> rx_8 == tx_10 && cfg_17 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( flag_register_15 ) \n   5'b11100 : begin\n     cfg_17 <= rx_19\n     fsm_11 <= sig_19\n     data_4 = rx_11;\n   end\n   7'bx0x0xx1 : begin\n     err_5 = sig_12\n     chip_18 = tx_10\n     sig_8 <= chip_10;\n   end\n   7'b0x1xx1x : begin\n     sig_7 <= rx_8\n     clk_17 <= tx_17\n     fsm_8 <= rx_15;\n   end\n   default : begin \n     fsm_19 <= cfg_20\n     chip_9 = reg_14\n     tx_6 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_9) ( flag_register_15 ) == ( 5'b11100 ) |-> cfg_17 == rx_19 && fsm_11 == sig_19 && data_4 == rx_11 ; endproperty \n property name; @(posedge main_clk_9) ( flag_register_15 ) == ( 7'bx0x0xx1 ) |-> err_5 == sig_12 && chip_18 == tx_10 && sig_8 == chip_10 ; endproperty \n property name; @(posedge main_clk_9) ( flag_register_15 ) == ( 7'b0x1xx1x ) |-> sig_7 == rx_8 && clk_17 == tx_17 && fsm_8 == rx_15 ; endproperty \n property name; ( flag_register_15 ) != 5'b11100 && ( flag_register_15 ) != 7'bx0x0xx1 && @(posedge main_clk_9) ( flag_register_15 ) != 7'b0x1xx1x  |-> fsm_19 == cfg_20 && chip_9 == reg_14 && tx_6 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "case ( output_control_11 ) \n   7'b110x001 : begin\n     cfg_11 <= auth_17\n     data_15 <= clk_12\n     chip_18 <= core_5;\n   end\n   default : begin \n     tx_19 = core_10\n     hw_4 <= hw_17\n     chip_6 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_18) ( output_control_11 ) == ( 7'b110x001 ) |-> cfg_11 == auth_17 && data_15 == clk_12 && chip_18 == core_5 ; endproperty \n property name; @(posedge clk_gen_18) ( output_control_11 ) != 7'b110x001  |-> tx_19 == core_10 && hw_4 == hw_17 && chip_6 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "case ( control_register_status_status_19 ) \n   7'b0110x11 : begin\n     clk_9 = clk_7\n     reg_8 <= sig_11\n     rst_3 = sig_20;\n   end\n   6'b011100 : begin\n     reg_11 = hw_3\n     core_6 = sig_5\n     clk_12 <= cfg_3;\n   end\n   6'b0x1100 : begin\n     core_12 <= tx_5\n     chip_6 <= reg_7\n     chip_15 = cfg_6;\n   end\n   default : begin \n     rst_15 <= cfg_7\n     cfg_13 = auth_5\n     err_12 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_2) ( control_register_status_status_19 ) == ( 7'b0110x11 ) |-> clk_9 == clk_7 && reg_8 == sig_11 && rst_3 == sig_20 ; endproperty \n property name; @(negedge fast_clk_2) ( control_register_status_status_19 ) == ( 6'b011100 ) |-> reg_11 == hw_3 && core_6 == sig_5 && clk_12 == cfg_3 ; endproperty \n property name; @(negedge fast_clk_2) ( control_register_status_status_19 ) == ( 6'b0x1100 ) |-> core_12 == tx_5 && chip_6 == reg_7 && chip_15 == cfg_6 ; endproperty \n property name; ( control_register_status_status_19 ) != 7'b0110x11 && ( control_register_status_status_19 ) != 6'b011100 && @(negedge fast_clk_2) ( control_register_status_status_19 ) != 6'b0x1100  |-> rst_15 == cfg_7 && cfg_13 == auth_5 && err_12 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   7'bx11x01x : begin\n     cfg_18 = sig_17\n     data_6 = clk_15\n     fsm_5 <= rst_15;\n   end\n   6'h1a : begin\n     data_13 = core_11\n     chip_20 <= rst_13\n     data_19 <= chip_5;\n   end\n   default : begin \n     reg_7 = reg_11\n     chip_9 = clk_1\n     clk_7 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_4) ( data_status_register_status_20 ) == ( 7'bx11x01x ) |-> cfg_18 == sig_17 && data_6 == clk_15 && fsm_5 == rst_15 ; endproperty \n property name; @(posedge main_clk_4) ( data_status_register_status_20 ) == ( 6'h1a ) |-> data_13 == core_11 && chip_20 == rst_13 && data_19 == chip_5 ; endproperty \n property name; ( data_status_register_status_20 ) != 7'bx11x01x && @(posedge main_clk_4) ( data_status_register_status_20 ) != 6'h1a  |-> reg_7 == reg_11 && chip_9 == clk_1 && clk_7 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "case ( data_ready_7 ) \n   7'bxxxx101 : begin\n     core_17 <= fsm_14\n     chip_7 <= err_20\n     rst_1 = tx_10;\n   end\n   7'bxx1111x : begin\n     fsm_8 = rx_20\n     clk_17 = cfg_3\n     tx_5 = tx_18;\n   end\n   default : begin \n     rx_4 = cfg_10\n     chip_8 = core_20\n     err_16 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_14) ( data_ready_7 ) == ( 7'bxxxx101 ) |-> core_17 == fsm_14 && chip_7 == err_20 && rst_1 == tx_10 ; endproperty \n property name; @(negedge fast_clk_14) ( data_ready_7 ) == ( 7'bxx1111x ) |-> fsm_8 == rx_20 && clk_17 == cfg_3 && tx_5 == tx_18 ; endproperty \n property name; ( data_ready_7 ) != 7'bxxxx101 && @(negedge fast_clk_14) ( data_ready_7 ) != 7'bxx1111x  |-> rx_4 == cfg_10 && chip_8 == core_20 && err_16 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "case ( address_3 ) \n   5'bx10x1 : begin\n     clk_7 <= hw_13\n     tx_8 <= rx_4\n     tx_10 <= chip_10;\n   end\n   6'b0011xx : begin\n     auth_8 = tx_1\n     auth_2 = data_10\n     tx_16 <= auth_7;\n   end\n   7'b0100101 : begin\n     reg_10 <= auth_5\n     rst_8 = rst_2\n     auth_16 <= hw_17;\n   end\n   default : begin \n     data_7 = core_5\n     cfg_11 = rx_14\n     cfg_18 = rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( address_3 ) == ( 5'bx10x1 ) |-> clk_7 == hw_13 && tx_8 == rx_4 && tx_10 == chip_10 ; endproperty \n property name; @(negedge main_clk_7) ( address_3 ) == ( 6'b0011xx ) |-> auth_8 == tx_1 && auth_2 == data_10 && tx_16 == auth_7 ; endproperty \n property name; @(negedge main_clk_7) ( address_3 ) == ( 7'b0100101 ) |-> reg_10 == auth_5 && rst_8 == rst_2 && auth_16 == hw_17 ; endproperty \n property name; ( address_3 ) != 5'bx10x1 && ( address_3 ) != 6'b0011xx && @(negedge main_clk_7) ( address_3 ) != 7'b0100101  |-> data_7 == core_5 && cfg_11 == rx_14 && cfg_18 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( input_register_14 ) \n   7'h14 : begin\n     core_5 = cfg_9\n     fsm_17 <= rst_6;\n   end\n   7'h71 : begin\n     err_5 = reg_11\n     clk_10 = chip_5;\n   end\n   default : begin \n     clk_1 = chip_19\n     rst_9 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_14) ( input_register_14 ) == ( 7'h14 ) |-> core_5 == cfg_9 && fsm_17 == rst_6 ; endproperty \n property name; @(posedge clk_enable_14) ( input_register_14 ) == ( 7'h71 ) |-> err_5 == reg_11 && clk_10 == chip_5 ; endproperty \n property name; ( input_register_14 ) != 7'h14 && @(posedge clk_enable_14) ( input_register_14 ) != 7'h71  |-> clk_1 == chip_19 && rst_9 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "case ( ready_output_5 ) \n   7'b0100101 : begin\n     sig_15 <= chip_15\n     chip_17 <= clk_4;\n   end\n   7'bxxx0100 : begin\n     chip_10 = data_7\n     sig_2 <= chip_11;\n   end\n   default : begin \n     clk_7 = rst_20\n     err_7 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_10) ( ready_output_5 ) == ( 7'b0100101 ) |-> sig_15 == chip_15 && chip_17 == clk_4 ; endproperty \n property name; @(negedge sys_clk_10) ( ready_output_5 ) == ( 7'bxxx0100 ) |-> chip_10 == data_7 && sig_2 == chip_11 ; endproperty \n property name; ( ready_output_5 ) != 7'b0100101 && @(negedge sys_clk_10) ( ready_output_5 ) != 7'bxxx0100  |-> clk_7 == rst_20 && err_7 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_10"
    },
    {
        "Code": "case ( end_address_14 ) \n   7'b0000110 : begin\n     cfg_3 = err_19\n     core_7 <= chip_14;\n   end\n   default : begin \n     sig_2 <= clk_4\n     auth_7 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( end_address_14 ) == ( 7'b0000110 ) |-> cfg_3 == err_19 && core_7 == chip_14 ; endproperty \n property name; @(posedge clk_gen_15) ( end_address_14 ) != 7'b0000110  |-> sig_2 == clk_4 && auth_7 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( counter_3 ) \n   6'b100x01 : begin\n     err_11 <= auth_7\n     data_2 = data_19;\n   end\n   7'b01xxxx0 : begin\n     err_15 <= sig_18\n     chip_15 <= cfg_11;\n   end\n   default : begin \n     chip_5 <= tx_18\n     rx_13 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_2) ( counter_3 ) == ( 6'b100x01 ) |-> err_11 == auth_7 && data_2 == data_19 ; endproperty \n property name; @(negedge async_clk_2) ( counter_3 ) == ( 7'b01xxxx0 ) |-> err_15 == sig_18 && chip_15 == cfg_11 ; endproperty \n property name; ( counter_3 ) != 6'b100x01 && @(negedge async_clk_2) ( counter_3 ) != 7'b01xxxx0  |-> chip_5 == tx_18 && rx_13 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "case ( operation_code_12 ) \n   7'b0110101 : begin\n     clk_13 <= tx_15\n     auth_10 = clk_12;\n   end\n   default : begin \n     err_4 = auth_5\n     data_11 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_8) ( operation_code_12 ) == ( 7'b0110101 ) |-> clk_13 == tx_15 && auth_10 == clk_12 ; endproperty \n property name; @(posedge cpu_clock_8) ( operation_code_12 ) != 7'b0110101  |-> err_4 == auth_5 && data_11 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "case ( data_status_register_13 ) \n   5'b00100 : begin\n     chip_10 = rx_9\n     tx_3 = data_16\n     fsm_14 = hw_5;\n   end\n   default : begin \n     auth_5 <= auth_17\n     core_11 <= sig_14\n     rx_6 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_8) ( data_status_register_13 ) == ( 5'b00100 ) |-> chip_10 == rx_9 && tx_3 == data_16 && fsm_14 == hw_5 ; endproperty \n property name; @(negedge cpu_clock_8) ( data_status_register_13 ) != 5'b00100  |-> auth_5 == auth_17 && core_11 == sig_14 && rx_6 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "case ( output_buffer_status_15 ) \n   7'h13 : begin\n     rx_4 <= rst_10\n     err_19 <= rst_8;\n   end\n   6'b0x11x0 : begin\n     hw_9 = rx_12\n     auth_4 = auth_6;\n   end\n   default : begin \n     rst_13 <= sig_12\n     err_8 = chip_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_5) ( output_buffer_status_15 ) == ( 7'h13 ) |-> rx_4 == rst_10 && err_19 == rst_8 ; endproperty \n property name; @(posedge cpu_clock_5) ( output_buffer_status_15 ) == ( 6'b0x11x0 ) |-> hw_9 == rx_12 && auth_4 == auth_6 ; endproperty \n property name; ( output_buffer_status_15 ) != 7'h13 && @(posedge cpu_clock_5) ( output_buffer_status_15 ) != 6'b0x11x0  |-> rst_13 == sig_12 && err_8 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "case ( start_signal_4 ) \n   6'b111xx0 : begin\n     rst_5 = hw_15\n     data_10 <= clk_14;\n   end\n   6'b101x11 : begin\n     auth_17 <= cfg_11\n     chip_10 <= fsm_19;\n   end\n   7'b1000101 : begin\n     hw_1 <= rst_16\n     auth_7 = rst_2;\n   end\n   default : begin \n     hw_15 = auth_9\n     err_9 = clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( start_signal_4 ) == ( 6'b111xx0 ) |-> rst_5 == hw_15 && data_10 == clk_14 ; endproperty \n property name; @(negedge clk_enable_7) ( start_signal_4 ) == ( 6'b101x11 ) |-> auth_17 == cfg_11 && chip_10 == fsm_19 ; endproperty \n property name; @(negedge clk_enable_7) ( start_signal_4 ) == ( 7'b1000101 ) |-> hw_1 == rst_16 && auth_7 == rst_2 ; endproperty \n property name; ( start_signal_4 ) != 6'b111xx0 && ( start_signal_4 ) != 6'b101x11 && @(negedge clk_enable_7) ( start_signal_4 ) != 7'b1000101  |-> hw_15 == auth_9 && err_9 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( control_register_status_status_16 ) \n   7'b10xx1x0 : begin\n     err_19 <= auth_4\n     sig_1 <= rx_16;\n   end\n   default : begin \n     fsm_13 = data_9\n     auth_7 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( control_register_status_status_16 ) == ( 7'b10xx1x0 ) |-> err_19 == auth_4 && sig_1 == rx_16 ; endproperty \n property name; @(posedge fast_clk_12) ( control_register_status_status_16 ) != 7'b10xx1x0  |-> fsm_13 == data_9 && auth_7 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( command_word_14 ) \n   7'h59 : begin\n     auth_17 = cfg_9\n     rst_4 <= sig_15;\n   end\n   default : begin \n     hw_3 = data_12\n     clk_6 <= cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_13) ( command_word_14 ) == ( 7'h59 ) |-> auth_17 == cfg_9 && rst_4 == sig_15 ; endproperty \n property name; @(negedge clk_gen_13) ( command_word_14 ) != 7'h59  |-> hw_3 == data_12 && clk_6 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "case ( output_buffer_status_14 ) \n   7'b1011x10 : begin\n     chip_11 = data_8\n     hw_10 <= fsm_18\n     core_5 = rst_2;\n   end\n   default : begin \n     rst_5 <= tx_20\n     hw_20 = cfg_3\n     auth_4 = chip_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_15) ( output_buffer_status_14 ) == ( 7'b1011x10 ) |-> chip_11 == data_8 && hw_10 == fsm_18 && core_5 == rst_2 ; endproperty \n property name; @(posedge clk_signal_15) ( output_buffer_status_14 ) != 7'b1011x10  |-> rst_5 == tx_20 && hw_20 == cfg_3 && auth_4 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_15"
    },
    {
        "Code": "case ( input_register_6 ) \n   7'b10x000x : begin\n     reg_17 = chip_5\n     rst_5 <= fsm_4\n     err_9 = chip_14;\n   end\n   7'b1xxx1xx : begin\n     data_6 <= core_20\n     reg_7 <= tx_3\n     rx_20 <= chip_6;\n   end\n   default : begin \n     clk_3 = core_2\n     tx_17 = rst_2\n     sig_17 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_19) ( input_register_6 ) == ( 7'b10x000x ) |-> reg_17 == chip_5 && rst_5 == fsm_4 && err_9 == chip_14 ; endproperty \n property name; @(negedge main_clk_19) ( input_register_6 ) == ( 7'b1xxx1xx ) |-> data_6 == core_20 && reg_7 == tx_3 && rx_20 == chip_6 ; endproperty \n property name; ( input_register_6 ) != 7'b10x000x && @(negedge main_clk_19) ( input_register_6 ) != 7'b1xxx1xx  |-> clk_3 == core_2 && tx_17 == rst_2 && sig_17 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "case ( control_flag_15 ) \n   7'h7a : begin\n     err_10 = core_5\n     rx_9 = fsm_14;\n   end\n   7'b1010x00 : begin\n     reg_20 = reg_3\n     err_19 = fsm_18;\n   end\n   7'b0101xxx : begin\n     fsm_8 <= chip_7\n     err_16 = reg_14;\n   end\n   default : begin \n     hw_4 = auth_7\n     tx_8 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_10) ( control_flag_15 ) == ( 7'h7a ) |-> err_10 == core_5 && rx_9 == fsm_14 ; endproperty \n property name; @(posedge clk_gen_10) ( control_flag_15 ) == ( 7'b1010x00 ) |-> reg_20 == reg_3 && err_19 == fsm_18 ; endproperty \n property name; @(posedge clk_gen_10) ( control_flag_15 ) == ( 7'b0101xxx ) |-> fsm_8 == chip_7 && err_16 == reg_14 ; endproperty \n property name; ( control_flag_15 ) != 7'h7a && ( control_flag_15 ) != 7'b1010x00 && @(posedge clk_gen_10) ( control_flag_15 ) != 7'b0101xxx  |-> hw_4 == auth_7 && tx_8 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'bx1011xx : begin\n     reg_17 = sig_7\n     cfg_6 <= rst_20;\n   end\n   5'bx0110 : begin\n     cfg_2 <= core_9\n     reg_13 <= fsm_14;\n   end\n   default : begin \n     err_16 <= data_13\n     clk_4 = chip_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( flag_register_3 ) == ( 7'bx1011xx ) |-> reg_17 == sig_7 && cfg_6 == rst_20 ; endproperty \n property name; @(posedge clk_gen_12) ( flag_register_3 ) == ( 5'bx0110 ) |-> cfg_2 == core_9 && reg_13 == fsm_14 ; endproperty \n property name; ( flag_register_3 ) != 7'bx1011xx && @(posedge clk_gen_12) ( flag_register_3 ) != 5'bx0110  |-> err_16 == data_13 && clk_4 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   5'h19 : begin\n     hw_8 <= tx_13\n     chip_14 = reg_3\n     rst_6 = chip_9;\n   end\n   default : begin \n     data_8 = cfg_2\n     sig_7 = err_12\n     fsm_14 = err_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_13) ( data_buffer_status_2 ) == ( 5'h19 ) |-> hw_8 == tx_13 && chip_14 == reg_3 && rst_6 == chip_9 ; endproperty \n property name; @(posedge cpu_clock_13) ( data_buffer_status_2 ) != 5'h19  |-> data_8 == cfg_2 && sig_7 == err_12 && fsm_14 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   6'h36 : begin\n     sig_3 <= data_3\n     fsm_11 <= rst_19;\n   end\n   7'b1x0x101 : begin\n     tx_12 <= reg_11\n     fsm_3 <= sig_6;\n   end\n   5'bx00x1 : begin\n     hw_19 = chip_16\n     err_3 = reg_17;\n   end\n   default : begin \n     cfg_2 <= clk_6\n     tx_10 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( data_status_register_status_12 ) == ( 6'h36 ) |-> sig_3 == data_3 && fsm_11 == rst_19 ; endproperty \n property name; @(posedge cpu_clock_15) ( data_status_register_status_12 ) == ( 7'b1x0x101 ) |-> tx_12 == reg_11 && fsm_3 == sig_6 ; endproperty \n property name; @(posedge cpu_clock_15) ( data_status_register_status_12 ) == ( 5'bx00x1 ) |-> hw_19 == chip_16 && err_3 == reg_17 ; endproperty \n property name; ( data_status_register_status_12 ) != 6'h36 && ( data_status_register_status_12 ) != 7'b1x0x101 && @(posedge cpu_clock_15) ( data_status_register_status_12 ) != 5'bx00x1  |-> cfg_2 == clk_6 && tx_10 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( input_ready_2 ) \n   6'bx01x11 : begin\n     fsm_5 = core_9\n     reg_17 <= fsm_10;\n   end\n   default : begin \n     sig_16 = clk_18\n     chip_4 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_6) ( input_ready_2 ) == ( 6'bx01x11 ) |-> fsm_5 == core_9 && reg_17 == fsm_10 ; endproperty \n property name; @(negedge clk_in_6) ( input_ready_2 ) != 6'bx01x11  |-> sig_16 == clk_18 && chip_4 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "case ( status_buffer_20 ) \n   6'bxx1x10 : begin\n     core_2 = rx_12\n     fsm_6 = rx_10;\n   end\n   default : begin \n     chip_14 <= rst_16\n     rx_3 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( status_buffer_20 ) == ( 6'bxx1x10 ) |-> core_2 == rx_12 && fsm_6 == rx_10 ; endproperty \n property name; @(posedge pll_clk_8) ( status_buffer_20 ) != 6'bxx1x10  |-> chip_14 == rst_16 && rx_3 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( write_complete_18 ) \n   3'h1 : begin\n     fsm_9 <= hw_1\n     hw_11 <= rst_18;\n   end\n   default : begin \n     rx_14 <= reg_16\n     hw_12 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( write_complete_18 ) == ( 3'h1 ) |-> fsm_9 == hw_1 && hw_11 == rst_18 ; endproperty \n property name; @(negedge mem_clock_16) ( write_complete_18 ) != 3'h1  |-> rx_14 == reg_16 && hw_12 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( status_buffer_3 ) \n   rst_6 : begin\n     core_4 <= err_18\n     auth_19 <= rst_4;\n   end\n   7'bx0x1x11 : begin\n     cfg_16 <= sig_5\n     clk_12 = rst_11;\n   end\n   7'bxxx1x11 : begin\n     fsm_20 = fsm_4\n     fsm_7 = hw_8;\n   end\n   default : begin \n     tx_18 = clk_11\n     data_13 <= data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_11) ( status_buffer_3 ) == ( rst_6 ) |-> core_4 == err_18 && auth_19 == rst_4 ; endproperty \n property name; @(posedge fast_clk_11) ( status_buffer_3 ) == ( 7'bx0x1x11 ) |-> cfg_16 == sig_5 && clk_12 == rst_11 ; endproperty \n property name; @(posedge fast_clk_11) ( status_buffer_3 ) == ( 7'bxxx1x11 ) |-> fsm_20 == fsm_4 && fsm_7 == hw_8 ; endproperty \n property name; ( status_buffer_3 ) != rst_6 && ( status_buffer_3 ) != 7'bx0x1x11 && @(posedge fast_clk_11) ( status_buffer_3 ) != 7'bxxx1x11  |-> tx_18 == clk_11 && data_13 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "case ( output_register_status_14 ) \n   5'b01011 : begin\n     reg_11 <= reg_14\n     sig_18 <= clk_18\n     sig_7 = fsm_20;\n   end\n   default : begin \n     chip_17 = rx_6\n     auth_15 = rx_5\n     reg_1 = rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( output_register_status_14 ) == ( 5'b01011 ) |-> reg_11 == reg_14 && sig_18 == clk_18 && sig_7 == fsm_20 ; endproperty \n property name; @(negedge clk_gen_7) ( output_register_status_14 ) != 5'b01011  |-> chip_17 == rx_6 && auth_15 == rx_5 && reg_1 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( end_address_6 ) \n   4'b11x1 : begin\n     rx_14 <= cfg_18\n     rx_17 = clk_11\n     reg_18 = sig_16;\n   end\n   7'b1100x11 : begin\n     fsm_2 = fsm_8\n     data_4 = auth_13\n     reg_16 <= chip_18;\n   end\n   7'bx0xx001 : begin\n     clk_7 = rst_7\n     chip_6 = data_10\n     auth_19 = reg_19;\n   end\n   default : begin \n     sig_15 <= fsm_17\n     data_1 <= tx_9\n     err_4 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( end_address_6 ) == ( 4'b11x1 ) |-> rx_14 == cfg_18 && rx_17 == clk_11 && reg_18 == sig_16 ; endproperty \n property name; @(negedge main_clk_7) ( end_address_6 ) == ( 7'b1100x11 ) |-> fsm_2 == fsm_8 && data_4 == auth_13 && reg_16 == chip_18 ; endproperty \n property name; @(negedge main_clk_7) ( end_address_6 ) == ( 7'bx0xx001 ) |-> clk_7 == rst_7 && chip_6 == data_10 && auth_19 == reg_19 ; endproperty \n property name; ( end_address_6 ) != 4'b11x1 && ( end_address_6 ) != 7'b1100x11 && @(negedge main_clk_7) ( end_address_6 ) != 7'bx0xx001  |-> sig_15 == fsm_17 && data_1 == tx_9 && err_4 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( ready_register_12 ) \n   7'h68 : begin\n     tx_5 = core_4\n     tx_16 <= data_2;\n   end\n   6'h31 : begin\n     data_9 = clk_11\n     rx_11 <= rst_17;\n   end\n   5'h1d : begin\n     fsm_12 <= cfg_7\n     err_8 = reg_1;\n   end\n   default : begin \n     rst_17 = cfg_18\n     rx_6 = chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_5) ( ready_register_12 ) == ( 7'h68 ) |-> tx_5 == core_4 && tx_16 == data_2 ; endproperty \n property name; @(posedge async_clk_5) ( ready_register_12 ) == ( 6'h31 ) |-> data_9 == clk_11 && rx_11 == rst_17 ; endproperty \n property name; @(posedge async_clk_5) ( ready_register_12 ) == ( 5'h1d ) |-> fsm_12 == cfg_7 && err_8 == reg_1 ; endproperty \n property name; ( ready_register_12 ) != 7'h68 && ( ready_register_12 ) != 6'h31 && @(posedge async_clk_5) ( ready_register_12 ) != 5'h1d  |-> rst_17 == cfg_18 && rx_6 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "case ( data_in_10 ) \n   5'b10x11 : begin\n     rst_5 <= tx_20\n     rst_17 <= hw_13\n     auth_3 = rx_15;\n   end\n   5'b01001 : begin\n     rx_3 <= cfg_10\n     rst_11 = data_10\n     data_13 = hw_3;\n   end\n   reg_5 : begin\n     tx_13 = chip_5\n     tx_11 <= fsm_15\n     cfg_11 <= sig_20;\n   end\n   default : begin \n     cfg_5 <= cfg_12\n     err_2 <= rx_8\n     core_6 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( data_in_10 ) == ( 5'b10x11 ) |-> rst_5 == tx_20 && rst_17 == hw_13 && auth_3 == rx_15 ; endproperty \n property name; @(negedge async_clk_12) ( data_in_10 ) == ( 5'b01001 ) |-> rx_3 == cfg_10 && rst_11 == data_10 && data_13 == hw_3 ; endproperty \n property name; @(negedge async_clk_12) ( data_in_10 ) == ( reg_5 ) |-> tx_13 == chip_5 && tx_11 == fsm_15 && cfg_11 == sig_20 ; endproperty \n property name; ( data_in_10 ) != 5'b10x11 && ( data_in_10 ) != 5'b01001 && @(negedge async_clk_12) ( data_in_10 ) != reg_5  |-> cfg_5 == cfg_12 && err_2 == rx_8 && core_6 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( address_8 ) \n   sig_10 : begin\n     fsm_13 <= reg_11\n     data_15 <= err_4\n     reg_14 = tx_14;\n   end\n   rst_4 : begin\n     hw_4 <= rst_9\n     chip_20 <= auth_13\n     fsm_19 <= fsm_2;\n   end\n   default : begin \n     core_12 = clk_8\n     rx_14 = reg_5\n     clk_18 <= sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_9) ( address_8 ) == ( sig_10 ) |-> fsm_13 == reg_11 && data_15 == err_4 && reg_14 == tx_14 ; endproperty \n property name; @(negedge clk_out_9) ( address_8 ) == ( rst_4 ) |-> hw_4 == rst_9 && chip_20 == auth_13 && fsm_19 == fsm_2 ; endproperty \n property name; ( address_8 ) != sig_10 && @(negedge clk_out_9) ( address_8 ) != rst_4  |-> core_12 == clk_8 && rx_14 == reg_5 && clk_18 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "case ( end_address_1 ) \n   7'bx011100 : begin\n     rst_3 = clk_9\n     err_11 <= err_12;\n   end\n   default : begin \n     hw_2 <= fsm_19\n     cfg_13 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_9) ( end_address_1 ) == ( 7'bx011100 ) |-> rst_3 == clk_9 && err_11 == err_12 ; endproperty \n property name; @(negedge main_clk_9) ( end_address_1 ) != 7'bx011100  |-> hw_2 == fsm_19 && cfg_13 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   err_5 : begin\n     hw_15 = cfg_3\n     sig_2 <= err_11;\n   end\n   7'bxxx0xxx : begin\n     clk_12 <= sig_7\n     chip_16 = err_12;\n   end\n   7'bx10101x : begin\n     sig_16 <= fsm_6\n     hw_17 <= auth_14;\n   end\n   default : begin \n     fsm_11 <= core_8\n     chip_15 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_10) ( status_register_status_19 ) == ( err_5 ) |-> hw_15 == cfg_3 && sig_2 == err_11 ; endproperty \n property name; @(negedge clk_osc_10) ( status_register_status_19 ) == ( 7'bxxx0xxx ) |-> clk_12 == sig_7 && chip_16 == err_12 ; endproperty \n property name; @(negedge clk_osc_10) ( status_register_status_19 ) == ( 7'bx10101x ) |-> sig_16 == fsm_6 && hw_17 == auth_14 ; endproperty \n property name; ( status_register_status_19 ) != err_5 && ( status_register_status_19 ) != 7'bxxx0xxx && @(negedge clk_osc_10) ( status_register_status_19 ) != 7'bx10101x  |-> fsm_11 == core_8 && chip_15 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   5'b01110 : begin\n     rst_5 <= clk_12\n     err_15 = fsm_2;\n   end\n   7'b010xx10 : begin\n     cfg_3 = chip_12\n     hw_18 <= clk_13;\n   end\n   7'b00xxx0x : begin\n     rst_17 = hw_5\n     hw_6 <= hw_4;\n   end\n   default : begin \n     data_4 = fsm_6\n     chip_2 <= auth_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_14) ( control_buffer_12 ) == ( 5'b01110 ) |-> rst_5 == clk_12 && err_15 == fsm_2 ; endproperty \n property name; @(posedge clk_reset_14) ( control_buffer_12 ) == ( 7'b010xx10 ) |-> cfg_3 == chip_12 && hw_18 == clk_13 ; endproperty \n property name; @(posedge clk_reset_14) ( control_buffer_12 ) == ( 7'b00xxx0x ) |-> rst_17 == hw_5 && hw_6 == hw_4 ; endproperty \n property name; ( control_buffer_12 ) != 5'b01110 && ( control_buffer_12 ) != 7'b010xx10 && @(posedge clk_reset_14) ( control_buffer_12 ) != 7'b00xxx0x  |-> data_4 == fsm_6 && chip_2 == auth_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "case ( data_status_register_status_13 ) \n   6'b0x1011 : begin\n     rx_12 = cfg_2\n     tx_18 = reg_4;\n   end\n   7'h3 : begin\n     chip_19 <= fsm_2\n     err_4 <= tx_10;\n   end\n   6'b001000 : begin\n     chip_8 <= reg_7\n     chip_11 <= core_14;\n   end\n   default : begin \n     err_13 <= core_18\n     clk_17 <= sig_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( data_status_register_status_13 ) == ( 6'b0x1011 ) |-> rx_12 == cfg_2 && tx_18 == reg_4 ; endproperty \n property name; @(posedge mem_clock_4) ( data_status_register_status_13 ) == ( 7'h3 ) |-> chip_19 == fsm_2 && err_4 == tx_10 ; endproperty \n property name; @(posedge mem_clock_4) ( data_status_register_status_13 ) == ( 6'b001000 ) |-> chip_8 == reg_7 && chip_11 == core_14 ; endproperty \n property name; ( data_status_register_status_13 ) != 6'b0x1011 && ( data_status_register_status_13 ) != 7'h3 && @(posedge mem_clock_4) ( data_status_register_status_13 ) != 6'b001000  |-> err_13 == core_18 && clk_17 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( input_ready_20 ) \n   7'bxxx1xxx : begin\n     sig_3 <= clk_1\n     tx_1 <= sig_12\n     auth_20 <= rst_10;\n   end\n   7'b1000000 : begin\n     rst_3 = sig_6\n     err_4 = err_14\n     core_1 <= tx_7;\n   end\n   default : begin \n     cfg_3 <= reg_7\n     reg_9 <= tx_18\n     reg_1 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( input_ready_20 ) == ( 7'bxxx1xxx ) |-> sig_3 == clk_1 && tx_1 == sig_12 && auth_20 == rst_10 ; endproperty \n property name; @(posedge clk_out_12) ( input_ready_20 ) == ( 7'b1000000 ) |-> rst_3 == sig_6 && err_4 == err_14 && core_1 == tx_7 ; endproperty \n property name; ( input_ready_20 ) != 7'bxxx1xxx && @(posedge clk_out_12) ( input_ready_20 ) != 7'b1000000  |-> cfg_3 == reg_7 && reg_9 == tx_18 && reg_1 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( start_address_12 ) \n   reg_18 : begin\n     reg_19 <= sig_15\n     data_15 <= fsm_16\n     cfg_1 = cfg_15;\n   end\n   7'h3a : begin\n     err_6 = fsm_9\n     reg_9 = rst_9\n     hw_8 = chip_16;\n   end\n   default : begin \n     sig_7 <= sig_16\n     auth_12 = rx_7\n     core_8 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_5) ( start_address_12 ) == ( reg_18 ) |-> reg_19 == sig_15 && data_15 == fsm_16 && cfg_1 == cfg_15 ; endproperty \n property name; @(posedge async_clk_5) ( start_address_12 ) == ( 7'h3a ) |-> err_6 == fsm_9 && reg_9 == rst_9 && hw_8 == chip_16 ; endproperty \n property name; ( start_address_12 ) != reg_18 && @(posedge async_clk_5) ( start_address_12 ) != 7'h3a  |-> sig_7 == sig_16 && auth_12 == rx_7 && core_8 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   7'b001xxx1 : begin\n     hw_16 <= err_2\n     fsm_4 = hw_13\n     data_20 = err_14;\n   end\n   7'bx010xx0 : begin\n     reg_3 = clk_6\n     sig_12 = cfg_17\n     sig_3 = core_7;\n   end\n   7'h6f : begin\n     clk_20 = fsm_14\n     data_16 <= tx_19\n     hw_17 = core_10;\n   end\n   default : begin \n     clk_2 <= fsm_11\n     tx_7 <= rst_7\n     chip_6 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( status_register_buffer_10 ) == ( 7'b001xxx1 ) |-> hw_16 == err_2 && fsm_4 == hw_13 && data_20 == err_14 ; endproperty \n property name; @(posedge core_clock_13) ( status_register_buffer_10 ) == ( 7'bx010xx0 ) |-> reg_3 == clk_6 && sig_12 == cfg_17 && sig_3 == core_7 ; endproperty \n property name; @(posedge core_clock_13) ( status_register_buffer_10 ) == ( 7'h6f ) |-> clk_20 == fsm_14 && data_16 == tx_19 && hw_17 == core_10 ; endproperty \n property name; ( status_register_buffer_10 ) != 7'b001xxx1 && ( status_register_buffer_10 ) != 7'bx010xx0 && @(posedge core_clock_13) ( status_register_buffer_10 ) != 7'h6f  |-> clk_2 == fsm_11 && tx_7 == rst_7 && chip_6 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( enable_15 ) \n   6'b1x1000 : begin\n     hw_7 <= tx_9\n     err_5 <= err_19;\n   end\n   default : begin \n     auth_15 <= rx_6\n     clk_9 = reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_12) ( enable_15 ) == ( 6'b1x1000 ) |-> hw_7 == tx_9 && err_5 == err_19 ; endproperty \n property name; @(negedge clk_signal_12) ( enable_15 ) != 6'b1x1000  |-> auth_15 == rx_6 && clk_9 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "case ( control_word_7 ) \n   6'h36 : begin\n     chip_8 = auth_14\n     chip_20 = rx_10;\n   end\n   7'b0111010 : begin\n     core_3 = hw_12\n     hw_7 <= rst_9;\n   end\n   default : begin \n     err_18 = core_11\n     rst_17 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_6) ( control_word_7 ) == ( 6'h36 ) |-> chip_8 == auth_14 && chip_20 == rx_10 ; endproperty \n property name; @(posedge mem_clock_6) ( control_word_7 ) == ( 7'b0111010 ) |-> core_3 == hw_12 && hw_7 == rst_9 ; endproperty \n property name; ( control_word_7 ) != 6'h36 && @(posedge mem_clock_6) ( control_word_7 ) != 7'b0111010  |-> err_18 == core_11 && rst_17 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "case ( control_register_status_status_13 ) \n   6'bx11xxx : begin\n     fsm_7 = rx_1\n     tx_10 = chip_7;\n   end\n   default : begin \n     sig_19 <= hw_18\n     reg_11 = sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_10) ( control_register_status_status_13 ) == ( 6'bx11xxx ) |-> fsm_7 == rx_1 && tx_10 == chip_7 ; endproperty \n property name; @(negedge clk_reset_10) ( control_register_status_status_13 ) != 6'bx11xxx  |-> sig_19 == hw_18 && reg_11 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_10"
    },
    {
        "Code": "case ( data_status_register_status_11 ) \n   7'b000x0x0 : begin\n     fsm_12 <= chip_17\n     chip_19 <= rst_2;\n   end\n   default : begin \n     rst_5 <= tx_15\n     core_13 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_2) ( data_status_register_status_11 ) == ( 7'b000x0x0 ) |-> fsm_12 == chip_17 && chip_19 == rst_2 ; endproperty \n property name; @(negedge main_clk_2) ( data_status_register_status_11 ) != 7'b000x0x0  |-> rst_5 == tx_15 && core_13 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "case ( operation_code_20 ) \n   7'b1100110 : begin\n     cfg_19 <= sig_9\n     hw_6 = rst_13\n     auth_16 <= chip_8;\n   end\n   7'b1100111 : begin\n     tx_5 = err_8\n     fsm_18 <= data_3\n     data_11 <= clk_14;\n   end\n   6'bxx0110 : begin\n     cfg_17 = auth_3\n     sig_3 <= data_4\n     hw_2 <= err_3;\n   end\n   default : begin \n     reg_4 <= clk_20\n     err_3 = clk_18\n     fsm_13 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( operation_code_20 ) == ( 7'b1100110 ) |-> cfg_19 == sig_9 && hw_6 == rst_13 && auth_16 == chip_8 ; endproperty \n property name; @(negedge clock_source_19) ( operation_code_20 ) == ( 7'b1100111 ) |-> tx_5 == err_8 && fsm_18 == data_3 && data_11 == clk_14 ; endproperty \n property name; @(negedge clock_source_19) ( operation_code_20 ) == ( 6'bxx0110 ) |-> cfg_17 == auth_3 && sig_3 == data_4 && hw_2 == err_3 ; endproperty \n property name; ( operation_code_20 ) != 7'b1100110 && ( operation_code_20 ) != 7'b1100111 && @(negedge clock_source_19) ( operation_code_20 ) != 6'bxx0110  |-> reg_4 == clk_20 && err_3 == clk_18 && fsm_13 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   6'b000011 : begin\n     clk_9 = sig_17\n     tx_11 <= core_1\n     sig_12 <= clk_4;\n   end\n   default : begin \n     cfg_19 <= core_12\n     sig_15 <= hw_5\n     rx_6 <= chip_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( data_control_status_11 ) == ( 6'b000011 ) |-> clk_9 == sig_17 && tx_11 == core_1 && sig_12 == clk_4 ; endproperty \n property name; @(negedge clk_in_4) ( data_control_status_11 ) != 6'b000011  |-> cfg_19 == core_12 && sig_15 == hw_5 && rx_6 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( error_flag_8 ) \n   7'b1110000 : begin\n     err_18 = cfg_7\n     hw_16 <= data_5;\n   end\n   7'bx101x1x : begin\n     core_1 <= cfg_14\n     hw_9 = err_10;\n   end\n   6'b000101 : begin\n     auth_1 = cfg_3\n     cfg_20 = auth_14;\n   end\n   default : begin \n     rx_7 = auth_20\n     fsm_11 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( error_flag_8 ) == ( 7'b1110000 ) |-> err_18 == cfg_7 && hw_16 == data_5 ; endproperty \n property name; @(posedge ref_clk_13) ( error_flag_8 ) == ( 7'bx101x1x ) |-> core_1 == cfg_14 && hw_9 == err_10 ; endproperty \n property name; @(posedge ref_clk_13) ( error_flag_8 ) == ( 6'b000101 ) |-> auth_1 == cfg_3 && cfg_20 == auth_14 ; endproperty \n property name; ( error_flag_8 ) != 7'b1110000 && ( error_flag_8 ) != 7'bx101x1x && @(posedge ref_clk_13) ( error_flag_8 ) != 6'b000101  |-> rx_7 == auth_20 && fsm_11 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( start_address_3 ) \n   6'b011010 : begin\n     fsm_5 = chip_15\n     reg_14 <= sig_20;\n   end\n   default : begin \n     core_16 = chip_19\n     rst_13 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_13) ( start_address_3 ) == ( 6'b011010 ) |-> fsm_5 == chip_15 && reg_14 == sig_20 ; endproperty \n property name; @(negedge clk_out_13) ( start_address_3 ) != 6'b011010  |-> core_16 == chip_19 && rst_13 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "case ( control_data_8 ) \n   5'b1x01x : begin\n     auth_4 <= err_12\n     rx_12 <= rx_17\n     clk_7 <= fsm_14;\n   end\n   7'bx1xxxx0 : begin\n     fsm_4 = cfg_12\n     data_6 = tx_16\n     core_19 <= core_2;\n   end\n   default : begin \n     rx_8 = rx_18\n     auth_13 = rx_12\n     err_2 = fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( control_data_8 ) == ( 5'b1x01x ) |-> auth_4 == err_12 && rx_12 == rx_17 && clk_7 == fsm_14 ; endproperty \n property name; @(posedge sys_clk_5) ( control_data_8 ) == ( 7'bx1xxxx0 ) |-> fsm_4 == cfg_12 && data_6 == tx_16 && core_19 == core_2 ; endproperty \n property name; ( control_data_8 ) != 5'b1x01x && @(posedge sys_clk_5) ( control_data_8 ) != 7'bx1xxxx0  |-> rx_8 == rx_18 && auth_13 == rx_12 && err_2 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( address_6 ) \n   7'h29 : begin\n     fsm_8 = fsm_4\n     err_10 = data_18;\n   end\n   3'b1x0 : begin\n     err_8 = reg_19\n     auth_10 = err_18;\n   end\n   7'bxx10xxx : begin\n     clk_10 = hw_12\n     sig_9 <= hw_7;\n   end\n   default : begin \n     hw_4 <= fsm_10\n     rst_1 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_14) ( address_6 ) == ( 7'h29 ) |-> fsm_8 == fsm_4 && err_10 == data_18 ; endproperty \n property name; @(negedge core_clock_14) ( address_6 ) == ( 3'b1x0 ) |-> err_8 == reg_19 && auth_10 == err_18 ; endproperty \n property name; @(negedge core_clock_14) ( address_6 ) == ( 7'bxx10xxx ) |-> clk_10 == hw_12 && sig_9 == hw_7 ; endproperty \n property name; ( address_6 ) != 7'h29 && ( address_6 ) != 3'b1x0 && @(negedge core_clock_14) ( address_6 ) != 7'bxx10xxx  |-> hw_4 == fsm_10 && rst_1 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "case ( start_address_7 ) \n   7'b111xxx1 : begin\n     clk_15 = hw_17\n     cfg_1 <= err_10\n     core_8 = data_1;\n   end\n   6'hxb : begin\n     auth_7 <= rst_1\n     auth_14 = core_7\n     clk_11 = hw_3;\n   end\n   default : begin \n     data_2 <= sig_15\n     reg_6 = err_6\n     cfg_6 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( start_address_7 ) == ( 7'b111xxx1 ) |-> clk_15 == hw_17 && cfg_1 == err_10 && core_8 == data_1 ; endproperty \n property name; @(negedge fast_clk_16) ( start_address_7 ) == ( 6'hxb ) |-> auth_7 == rst_1 && auth_14 == core_7 && clk_11 == hw_3 ; endproperty \n property name; ( start_address_7 ) != 7'b111xxx1 && @(negedge fast_clk_16) ( start_address_7 ) != 6'hxb  |-> data_2 == sig_15 && reg_6 == err_6 && cfg_6 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( output_status_13 ) \n   6'b00xxxx : begin\n     reg_2 <= err_18\n     chip_9 <= err_15\n     err_9 = rx_2;\n   end\n   7'bx11x1x1 : begin\n     hw_20 = tx_3\n     tx_10 = tx_11\n     clk_5 = reg_14;\n   end\n   7'b1110x0x : begin\n     reg_18 <= rst_17\n     err_4 <= data_18\n     rx_19 = tx_15;\n   end\n   default : begin \n     rx_18 <= hw_9\n     sig_8 = cfg_3\n     err_7 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_5) ( output_status_13 ) == ( 6'b00xxxx ) |-> reg_2 == err_18 && chip_9 == err_15 && err_9 == rx_2 ; endproperty \n property name; @(negedge clk_osc_5) ( output_status_13 ) == ( 7'bx11x1x1 ) |-> hw_20 == tx_3 && tx_10 == tx_11 && clk_5 == reg_14 ; endproperty \n property name; @(negedge clk_osc_5) ( output_status_13 ) == ( 7'b1110x0x ) |-> reg_18 == rst_17 && err_4 == data_18 && rx_19 == tx_15 ; endproperty \n property name; ( output_status_13 ) != 6'b00xxxx && ( output_status_13 ) != 7'bx11x1x1 && @(negedge clk_osc_5) ( output_status_13 ) != 7'b1110x0x  |-> rx_18 == hw_9 && sig_8 == cfg_3 && err_7 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "case ( write_enable_15 ) \n   4'b11x0 : begin\n     data_5 = fsm_2\n     core_1 <= sig_15\n     rx_12 = fsm_15;\n   end\n   7'bxx11010 : begin\n     data_13 <= auth_1\n     err_6 <= rst_12\n     core_5 <= chip_9;\n   end\n   default : begin \n     cfg_9 <= rst_10\n     clk_2 = reg_9\n     hw_19 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_7) ( write_enable_15 ) == ( 4'b11x0 ) |-> data_5 == fsm_2 && core_1 == sig_15 && rx_12 == fsm_15 ; endproperty \n property name; @(negedge bus_clock_7) ( write_enable_15 ) == ( 7'bxx11010 ) |-> data_13 == auth_1 && err_6 == rst_12 && core_5 == chip_9 ; endproperty \n property name; ( write_enable_15 ) != 4'b11x0 && @(negedge bus_clock_7) ( write_enable_15 ) != 7'bxx11010  |-> cfg_9 == rst_10 && clk_2 == reg_9 && hw_19 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "case ( status_flag_13 ) \n   7'bxxxxxxx : begin\n     cfg_9 = rx_16\n     sig_18 = rst_14;\n   end\n   7'b0101001 : begin\n     rst_7 <= err_16\n     hw_11 = hw_12;\n   end\n   default : begin \n     rst_4 <= data_16\n     clk_7 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_20) ( status_flag_13 ) == ( 7'bxxxxxxx ) |-> cfg_9 == rx_16 && sig_18 == rst_14 ; endproperty \n property name; @(posedge clock_source_20) ( status_flag_13 ) == ( 7'b0101001 ) |-> rst_7 == err_16 && hw_11 == hw_12 ; endproperty \n property name; ( status_flag_13 ) != 7'bxxxxxxx && @(posedge clock_source_20) ( status_flag_13 ) != 7'b0101001  |-> rst_4 == data_16 && clk_7 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_20"
    },
    {
        "Code": "case ( data_out_9 ) \n   6'bx110x0 : begin\n     rx_17 <= data_12\n     chip_18 = chip_12;\n   end\n   6'bx11100 : begin\n     clk_6 <= data_16\n     core_15 = cfg_17;\n   end\n   default : begin \n     sig_10 <= clk_10\n     chip_6 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_10) ( data_out_9 ) == ( 6'bx110x0 ) |-> rx_17 == data_12 && chip_18 == chip_12 ; endproperty \n property name; @(negedge clock_div_10) ( data_out_9 ) == ( 6'bx11100 ) |-> clk_6 == data_16 && core_15 == cfg_17 ; endproperty \n property name; ( data_out_9 ) != 6'bx110x0 && @(negedge clock_div_10) ( data_out_9 ) != 6'bx11100  |-> sig_10 == clk_10 && chip_6 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "case ( control_register_status_status_1 ) \n   rst_10 : begin\n     fsm_6 = reg_4\n     chip_10 = tx_15;\n   end\n   default : begin \n     core_11 = auth_16\n     hw_17 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_11) ( control_register_status_status_1 ) == ( rst_10 ) |-> fsm_6 == reg_4 && chip_10 == tx_15 ; endproperty \n property name; @(posedge clock_ctrl_11) ( control_register_status_status_1 ) != rst_10  |-> core_11 == auth_16 && hw_17 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "case ( result_register_20 ) \n   5'bxx000 : begin\n     sig_10 = auth_3\n     rx_1 <= clk_7;\n   end\n   6'bxx1xxx : begin\n     tx_5 <= reg_11\n     clk_2 = clk_20;\n   end\n   default : begin \n     err_12 <= data_5\n     rst_13 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_8) ( result_register_20 ) == ( 5'bxx000 ) |-> sig_10 == auth_3 && rx_1 == clk_7 ; endproperty \n property name; @(posedge clock_source_8) ( result_register_20 ) == ( 6'bxx1xxx ) |-> tx_5 == reg_11 && clk_2 == clk_20 ; endproperty \n property name; ( result_register_20 ) != 5'bxx000 && @(posedge clock_source_8) ( result_register_20 ) != 6'bxx1xxx  |-> err_12 == data_5 && rst_13 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   6'h25 : begin\n     rst_16 <= auth_3\n     hw_5 <= tx_2;\n   end\n   7'bxx1x1xx : begin\n     rst_7 = auth_2\n     rx_2 = core_13;\n   end\n   7'h64 : begin\n     fsm_5 <= cfg_20\n     reg_17 <= data_12;\n   end\n   default : begin \n     reg_7 <= hw_4\n     sig_16 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( control_input_status_16 ) == ( 6'h25 ) |-> rst_16 == auth_3 && hw_5 == tx_2 ; endproperty \n property name; @(posedge core_clock_12) ( control_input_status_16 ) == ( 7'bxx1x1xx ) |-> rst_7 == auth_2 && rx_2 == core_13 ; endproperty \n property name; @(posedge core_clock_12) ( control_input_status_16 ) == ( 7'h64 ) |-> fsm_5 == cfg_20 && reg_17 == data_12 ; endproperty \n property name; ( control_input_status_16 ) != 6'h25 && ( control_input_status_16 ) != 7'bxx1x1xx && @(posedge core_clock_12) ( control_input_status_16 ) != 7'h64  |-> reg_7 == hw_4 && sig_16 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   6'b0000x1 : begin\n     err_6 = chip_20\n     reg_12 <= tx_11;\n   end\n   7'b11x01x0 : begin\n     sig_7 = clk_5\n     err_5 <= rst_9;\n   end\n   7'bx1xxxx0 : begin\n     err_4 <= clk_18\n     data_8 = fsm_20;\n   end\n   default : begin \n     core_8 = reg_20\n     fsm_14 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_11) ( status_output_buffer_15 ) == ( 6'b0000x1 ) |-> err_6 == chip_20 && reg_12 == tx_11 ; endproperty \n property name; @(negedge clock_source_11) ( status_output_buffer_15 ) == ( 7'b11x01x0 ) |-> sig_7 == clk_5 && err_5 == rst_9 ; endproperty \n property name; @(negedge clock_source_11) ( status_output_buffer_15 ) == ( 7'bx1xxxx0 ) |-> err_4 == clk_18 && data_8 == fsm_20 ; endproperty \n property name; ( status_output_buffer_15 ) != 6'b0000x1 && ( status_output_buffer_15 ) != 7'b11x01x0 && @(negedge clock_source_11) ( status_output_buffer_15 ) != 7'bx1xxxx0  |-> core_8 == reg_20 && fsm_14 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "case ( output_status_1 ) \n   auth : begin\n     reg_1 <= reg_3\n     chip_2 = fsm_5\n     cfg_19 = clk_12;\n   end\n   default : begin \n     err_2 = rst_9\n     tx_18 = fsm_10\n     rx_10 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_19) ( output_status_1 ) == ( auth ) |-> reg_1 == reg_3 && chip_2 == fsm_5 && cfg_19 == clk_12 ; endproperty \n property name; @(negedge main_clk_19) ( output_status_1 ) != auth  |-> err_2 == rst_9 && tx_18 == fsm_10 && rx_10 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "case ( operation_status_19 ) \n   6'b1x0001 : begin\n     chip_1 <= data_18\n     core_5 = rx_20\n     err_7 = rst_11;\n   end\n   default : begin \n     core_12 <= tx_10\n     chip_2 = fsm_7\n     auth_20 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_6) ( operation_status_19 ) == ( 6'b1x0001 ) |-> chip_1 == data_18 && core_5 == rx_20 && err_7 == rst_11 ; endproperty \n property name; @(posedge clock_div_6) ( operation_status_19 ) != 6'b1x0001  |-> core_12 == tx_10 && chip_2 == fsm_7 && auth_20 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "case ( write_complete_1 ) \n   7'bx110x01 : begin\n     err_8 <= hw_2\n     chip_4 = rx_7;\n   end\n   6'hc : begin\n     tx_6 = tx_14\n     rst_4 = auth_2;\n   end\n   default : begin \n     rst_18 = fsm_5\n     sig_14 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( write_complete_1 ) == ( 7'bx110x01 ) |-> err_8 == hw_2 && chip_4 == rx_7 ; endproperty \n property name; @(negedge clk_in_1) ( write_complete_1 ) == ( 6'hc ) |-> tx_6 == tx_14 && rst_4 == auth_2 ; endproperty \n property name; ( write_complete_1 ) != 7'bx110x01 && @(negedge clk_in_1) ( write_complete_1 ) != 6'hc  |-> rst_18 == fsm_5 && sig_14 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( instruction_register_16 ) \n   7'b00x0x0x : begin\n     data_10 = hw_19\n     cfg_12 <= err_17;\n   end\n   default : begin \n     fsm_14 = rx_8\n     sig_13 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( instruction_register_16 ) == ( 7'b00x0x0x ) |-> data_10 == hw_19 && cfg_12 == err_17 ; endproperty \n property name; @(posedge core_clock_19) ( instruction_register_16 ) != 7'b00x0x0x  |-> fsm_14 == rx_8 && sig_13 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   7'b1xx0000 : begin\n     data_18 <= clk_20\n     fsm_13 = hw_1\n     rst_17 <= auth_9;\n   end\n   6'bx101x0 : begin\n     err_15 <= err_2\n     clk_17 <= tx_11\n     rx_10 = chip_1;\n   end\n   default : begin \n     rst_7 <= data_16\n     data_3 <= data_10\n     core_2 <= chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( transfer_complete_8 ) == ( 7'b1xx0000 ) |-> data_18 == clk_20 && fsm_13 == hw_1 && rst_17 == auth_9 ; endproperty \n property name; @(posedge clk_in_18) ( transfer_complete_8 ) == ( 6'bx101x0 ) |-> err_15 == err_2 && clk_17 == tx_11 && rx_10 == chip_1 ; endproperty \n property name; ( transfer_complete_8 ) != 7'b1xx0000 && @(posedge clk_in_18) ( transfer_complete_8 ) != 6'bx101x0  |-> rst_7 == data_16 && data_3 == data_10 && core_2 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( control_word_9 ) \n   7'b10xx011 : begin\n     clk_19 = core_3\n     reg_1 <= core_12;\n   end\n   7'h61 : begin\n     tx_1 = cfg_13\n     hw_8 = reg_18;\n   end\n   4'b000x : begin\n     reg_20 = clk_17\n     data_3 = data_7;\n   end\n   default : begin \n     clk_16 <= data_1\n     reg_9 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_2) ( control_word_9 ) == ( 7'b10xx011 ) |-> clk_19 == core_3 && reg_1 == core_12 ; endproperty \n property name; @(negedge main_clk_2) ( control_word_9 ) == ( 7'h61 ) |-> tx_1 == cfg_13 && hw_8 == reg_18 ; endproperty \n property name; @(negedge main_clk_2) ( control_word_9 ) == ( 4'b000x ) |-> reg_20 == clk_17 && data_3 == data_7 ; endproperty \n property name; ( control_word_9 ) != 7'b10xx011 && ( control_word_9 ) != 7'h61 && @(negedge main_clk_2) ( control_word_9 ) != 4'b000x  |-> clk_16 == data_1 && reg_9 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "case ( flag_register_11 ) \n   7'b0110001 : begin\n     cfg_11 <= err_18\n     clk_17 <= auth_16;\n   end\n   data_1 : begin\n     chip_8 = rx_13\n     fsm_11 = cfg_20;\n   end\n   default : begin \n     cfg_14 <= fsm_11\n     cfg_5 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_12) ( flag_register_11 ) == ( 7'b0110001 ) |-> cfg_11 == err_18 && clk_17 == auth_16 ; endproperty \n property name; @(posedge clk_osc_12) ( flag_register_11 ) == ( data_1 ) |-> chip_8 == rx_13 && fsm_11 == cfg_20 ; endproperty \n property name; ( flag_register_11 ) != 7'b0110001 && @(posedge clk_osc_12) ( flag_register_11 ) != data_1  |-> cfg_14 == fsm_11 && cfg_5 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "case ( instruction_buffer_12 ) \n   5'bx0000 : begin\n     clk_1 <= tx_5\n     reg_6 <= data_16;\n   end\n   clk_18 : begin\n     fsm_4 <= fsm_9\n     rst_4 = rst_10;\n   end\n   7'bxxxxx0x : begin\n     chip_14 <= chip_10\n     clk_20 <= sig_14;\n   end\n   default : begin \n     reg_1 = data_7\n     err_15 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( instruction_buffer_12 ) == ( 5'bx0000 ) |-> clk_1 == tx_5 && reg_6 == data_16 ; endproperty \n property name; @(negedge ref_clk_12) ( instruction_buffer_12 ) == ( clk_18 ) |-> fsm_4 == fsm_9 && rst_4 == rst_10 ; endproperty \n property name; @(negedge ref_clk_12) ( instruction_buffer_12 ) == ( 7'bxxxxx0x ) |-> chip_14 == chip_10 && clk_20 == sig_14 ; endproperty \n property name; ( instruction_buffer_12 ) != 5'bx0000 && ( instruction_buffer_12 ) != clk_18 && @(negedge ref_clk_12) ( instruction_buffer_12 ) != 7'bxxxxx0x  |-> reg_1 == data_7 && err_15 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( control_input_19 ) \n   7'b0x00100 : begin\n     cfg_5 = clk_18\n     clk_10 = cfg_16;\n   end\n   5'h1e : begin\n     fsm_8 = hw_17\n     cfg_17 = sig_5;\n   end\n   7'b010x1x1 : begin\n     hw_2 <= rx_6\n     chip_13 <= cfg_15;\n   end\n   default : begin \n     err_10 <= core_5\n     fsm_11 = rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_15) ( control_input_19 ) == ( 7'b0x00100 ) |-> cfg_5 == clk_18 && clk_10 == cfg_16 ; endproperty \n property name; @(posedge async_clk_15) ( control_input_19 ) == ( 5'h1e ) |-> fsm_8 == hw_17 && cfg_17 == sig_5 ; endproperty \n property name; @(posedge async_clk_15) ( control_input_19 ) == ( 7'b010x1x1 ) |-> hw_2 == rx_6 && chip_13 == cfg_15 ; endproperty \n property name; ( control_input_19 ) != 7'b0x00100 && ( control_input_19 ) != 5'h1e && @(posedge async_clk_15) ( control_input_19 ) != 7'b010x1x1  |-> err_10 == core_5 && fsm_11 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "case ( control_input_status_4 ) \n   7'bxx0xxx1 : begin\n     reg_3 <= auth_6\n     err_3 <= core_14;\n   end\n   4'h4 : begin\n     fsm_14 = hw_17\n     chip_7 <= err_9;\n   end\n   default : begin \n     hw_18 <= auth_13\n     hw_10 = hw_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( control_input_status_4 ) == ( 7'bxx0xxx1 ) |-> reg_3 == auth_6 && err_3 == core_14 ; endproperty \n property name; @(posedge clk_osc_2) ( control_input_status_4 ) == ( 4'h4 ) |-> fsm_14 == hw_17 && chip_7 == err_9 ; endproperty \n property name; ( control_input_status_4 ) != 7'bxx0xxx1 && @(posedge clk_osc_2) ( control_input_status_4 ) != 4'h4  |-> hw_18 == auth_13 && hw_10 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( data_ready_7 ) \n   5'b0xxx0 : begin\n     clk_19 <= rx_19\n     cfg_10 <= err_6\n     fsm_19 = rx_7;\n   end\n   7'b0111xx1 : begin\n     cfg_18 = reg_5\n     rx_20 <= sig_3\n     fsm_13 <= tx_7;\n   end\n   default : begin \n     rst_13 = core_9\n     clk_17 = rx_11\n     err_20 = chip_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_12) ( data_ready_7 ) == ( 5'b0xxx0 ) |-> clk_19 == rx_19 && cfg_10 == err_6 && fsm_19 == rx_7 ; endproperty \n property name; @(posedge clock_source_12) ( data_ready_7 ) == ( 7'b0111xx1 ) |-> cfg_18 == reg_5 && rx_20 == sig_3 && fsm_13 == tx_7 ; endproperty \n property name; ( data_ready_7 ) != 5'b0xxx0 && @(posedge clock_source_12) ( data_ready_7 ) != 7'b0111xx1  |-> rst_13 == core_9 && clk_17 == rx_11 && err_20 == chip_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "case ( control_status_2 ) \n   6'h3d : begin\n     clk_18 = tx_15\n     data_1 = reg_15\n     core_17 <= tx_13;\n   end\n   6'h39 : begin\n     err_5 <= hw_12\n     hw_5 <= tx_1\n     fsm_13 = err_20;\n   end\n   default : begin \n     cfg_7 <= auth_6\n     tx_10 <= hw_7\n     cfg_19 = rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_1) ( control_status_2 ) == ( 6'h3d ) |-> clk_18 == tx_15 && data_1 == reg_15 && core_17 == tx_13 ; endproperty \n property name; @(negedge clk_gen_1) ( control_status_2 ) == ( 6'h39 ) |-> err_5 == hw_12 && hw_5 == tx_1 && fsm_13 == err_20 ; endproperty \n property name; ( control_status_2 ) != 6'h3d && @(negedge clk_gen_1) ( control_status_2 ) != 6'h39  |-> cfg_7 == auth_6 && tx_10 == hw_7 && cfg_19 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "case ( control_register_status_4 ) \n   7'bx0x0xx1 : begin\n     cfg_18 <= data_13\n     data_14 <= sig_20;\n   end\n   7'b0xx0xx0 : begin\n     rst_18 = chip_4\n     cfg_16 <= sig_3;\n   end\n   default : begin \n     rx_8 <= core_18\n     hw_16 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( control_register_status_4 ) == ( 7'bx0x0xx1 ) |-> cfg_18 == data_13 && data_14 == sig_20 ; endproperty \n property name; @(posedge sys_clk_5) ( control_register_status_4 ) == ( 7'b0xx0xx0 ) |-> rst_18 == chip_4 && cfg_16 == sig_3 ; endproperty \n property name; ( control_register_status_4 ) != 7'bx0x0xx1 && @(posedge sys_clk_5) ( control_register_status_4 ) != 7'b0xx0xx0  |-> rx_8 == core_18 && hw_16 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( start_address_15 ) \n   5'b1010x : begin\n     reg_5 = fsm_8\n     tx_17 <= cfg_9\n     chip_5 <= clk_12;\n   end\n   default : begin \n     auth_11 = cfg_12\n     chip_7 = sig_14\n     chip_7 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_10) ( start_address_15 ) == ( 5'b1010x ) |-> reg_5 == fsm_8 && tx_17 == cfg_9 && chip_5 == clk_12 ; endproperty \n property name; @(posedge clk_enable_10) ( start_address_15 ) != 5'b1010x  |-> auth_11 == cfg_12 && chip_7 == sig_14 && chip_7 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "case ( input_status_register_18 ) \n   7'bxxx11xx : begin\n     cfg_2 = auth_12\n     auth_20 = rx_17;\n   end\n   7'b1101xxx : begin\n     data_6 <= fsm_7\n     auth_9 <= auth_16;\n   end\n   fsm_6 : begin\n     tx_9 <= rx_2\n     tx_4 = err_11;\n   end\n   default : begin \n     clk_14 = hw_17\n     hw_6 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_3) ( input_status_register_18 ) == ( 7'bxxx11xx ) |-> cfg_2 == auth_12 && auth_20 == rx_17 ; endproperty \n property name; @(posedge clk_signal_3) ( input_status_register_18 ) == ( 7'b1101xxx ) |-> data_6 == fsm_7 && auth_9 == auth_16 ; endproperty \n property name; @(posedge clk_signal_3) ( input_status_register_18 ) == ( fsm_6 ) |-> tx_9 == rx_2 && tx_4 == err_11 ; endproperty \n property name; ( input_status_register_18 ) != 7'bxxx11xx && ( input_status_register_18 ) != 7'b1101xxx && @(posedge clk_signal_3) ( input_status_register_18 ) != fsm_6  |-> clk_14 == hw_17 && hw_6 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "case ( control_status_19 ) \n   3'bx11 : begin\n     rst_14 = cfg_2\n     cfg_12 <= auth_4\n     core_16 = reg_9;\n   end\n   default : begin \n     rx_4 = rx_2\n     rx_3 = chip_11\n     err_4 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_12) ( control_status_19 ) == ( 3'bx11 ) |-> rst_14 == cfg_2 && cfg_12 == auth_4 && core_16 == reg_9 ; endproperty \n property name; @(posedge async_clk_12) ( control_status_19 ) != 3'bx11  |-> rx_4 == rx_2 && rx_3 == chip_11 && err_4 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "case ( control_input_9 ) \n   chip : begin\n     hw_15 <= rx_19\n     fsm_8 <= clk_1;\n   end\n   5'bx1000 : begin\n     rx_15 = tx_17\n     auth_17 <= sig_4;\n   end\n   default : begin \n     clk_10 = chip_19\n     cfg_20 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( control_input_9 ) == ( chip ) |-> hw_15 == rx_19 && fsm_8 == clk_1 ; endproperty \n property name; @(posedge sys_clk_3) ( control_input_9 ) == ( 5'bx1000 ) |-> rx_15 == tx_17 && auth_17 == sig_4 ; endproperty \n property name; ( control_input_9 ) != chip && @(posedge sys_clk_3) ( control_input_9 ) != 5'bx1000  |-> clk_10 == chip_19 && cfg_20 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( command_status_19 ) \n   7'b1111x11 : begin\n     core_10 = rx_10\n     core_15 <= clk_13\n     rst_5 <= data_15;\n   end\n   7'bx101x0x : begin\n     err_9 <= fsm_17\n     chip_5 <= clk_16\n     tx_4 = core_16;\n   end\n   6'bxxx00x : begin\n     chip_12 = chip_17\n     data_14 = cfg_8\n     fsm_18 <= err_14;\n   end\n   default : begin \n     cfg_18 <= err_8\n     rx_1 <= reg_13\n     fsm_7 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_12) ( command_status_19 ) == ( 7'b1111x11 ) |-> core_10 == rx_10 && core_15 == clk_13 && rst_5 == data_15 ; endproperty \n property name; @(negedge clk_enable_12) ( command_status_19 ) == ( 7'bx101x0x ) |-> err_9 == fsm_17 && chip_5 == clk_16 && tx_4 == core_16 ; endproperty \n property name; @(negedge clk_enable_12) ( command_status_19 ) == ( 6'bxxx00x ) |-> chip_12 == chip_17 && data_14 == cfg_8 && fsm_18 == err_14 ; endproperty \n property name; ( command_status_19 ) != 7'b1111x11 && ( command_status_19 ) != 7'bx101x0x && @(negedge clk_enable_12) ( command_status_19 ) != 6'bxxx00x  |-> cfg_18 == err_8 && rx_1 == reg_13 && fsm_7 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_12"
    },
    {
        "Code": "case ( instruction_6 ) \n   6'bx00111 : begin\n     reg_18 = auth_14\n     data_1 = hw_17\n     core_17 <= sig_6;\n   end\n   default : begin \n     reg_2 = auth_8\n     auth_3 <= core_16\n     rst_17 = clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_20) ( instruction_6 ) == ( 6'bx00111 ) |-> reg_18 == auth_14 && data_1 == hw_17 && core_17 == sig_6 ; endproperty \n property name; @(posedge clk_enable_20) ( instruction_6 ) != 6'bx00111  |-> reg_2 == auth_8 && auth_3 == core_16 && rst_17 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "case ( output_buffer_14 ) \n   7'b1010010 : begin\n     cfg_12 = fsm_5\n     clk_14 <= reg_16;\n   end\n   default : begin \n     clk_6 = clk_14\n     sig_6 = chip_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_14) ( output_buffer_14 ) == ( 7'b1010010 ) |-> cfg_12 == fsm_5 && clk_14 == reg_16 ; endproperty \n property name; @(posedge clk_reset_14) ( output_buffer_14 ) != 7'b1010010  |-> clk_6 == clk_14 && sig_6 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "case ( operation_code_20 ) \n   6'b011001 : begin\n     rst_3 <= core_8\n     auth_2 = err_5;\n   end\n   5'bx1000 : begin\n     tx_18 <= chip_3\n     fsm_6 = clk_11;\n   end\n   3'bx0x : begin\n     fsm_18 = reg_6\n     data_20 <= chip_13;\n   end\n   default : begin \n     chip_16 <= rst_1\n     hw_6 <= core_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_9) ( operation_code_20 ) == ( 6'b011001 ) |-> rst_3 == core_8 && auth_2 == err_5 ; endproperty \n property name; @(negedge clock_ctrl_9) ( operation_code_20 ) == ( 5'bx1000 ) |-> tx_18 == chip_3 && fsm_6 == clk_11 ; endproperty \n property name; @(negedge clock_ctrl_9) ( operation_code_20 ) == ( 3'bx0x ) |-> fsm_18 == reg_6 && data_20 == chip_13 ; endproperty \n property name; ( operation_code_20 ) != 6'b011001 && ( operation_code_20 ) != 5'bx1000 && @(negedge clock_ctrl_9) ( operation_code_20 ) != 3'bx0x  |-> chip_16 == rst_1 && hw_6 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "case ( address_19 ) \n   4'h9 : begin\n     chip_5 = rx_18\n     clk_14 = tx_8\n     err_11 <= data_5;\n   end\n   default : begin \n     rst_12 <= hw_15\n     hw_16 <= tx_20\n     data_9 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_18) ( address_19 ) == ( 4'h9 ) |-> chip_5 == rx_18 && clk_14 == tx_8 && err_11 == data_5 ; endproperty \n property name; @(posedge core_clock_18) ( address_19 ) != 4'h9  |-> rst_12 == hw_15 && hw_16 == tx_20 && data_9 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "case ( output_control_18 ) \n   7'h19 : begin\n     reg_1 <= sig_8\n     reg_12 = auth_19;\n   end\n   6'h15 : begin\n     core_6 <= core_1\n     reg_5 = sig_1;\n   end\n   6'b100xx1 : begin\n     data_15 = cfg_5\n     cfg_7 <= core_14;\n   end\n   default : begin \n     fsm_15 <= hw_11\n     rst_3 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_15) ( output_control_18 ) == ( 7'h19 ) |-> reg_1 == sig_8 && reg_12 == auth_19 ; endproperty \n property name; @(posedge clk_signal_15) ( output_control_18 ) == ( 6'h15 ) |-> core_6 == core_1 && reg_5 == sig_1 ; endproperty \n property name; @(posedge clk_signal_15) ( output_control_18 ) == ( 6'b100xx1 ) |-> data_15 == cfg_5 && cfg_7 == core_14 ; endproperty \n property name; ( output_control_18 ) != 7'h19 && ( output_control_18 ) != 6'h15 && @(posedge clk_signal_15) ( output_control_18 ) != 6'b100xx1  |-> fsm_15 == hw_11 && rst_3 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_15"
    },
    {
        "Code": "case ( input_ready_11 ) \n   6'hf : begin\n     data_3 <= rst_9\n     clk_3 = core_12\n     auth_13 = cfg_5;\n   end\n   7'b00x11x0 : begin\n     clk_14 = reg_12\n     sig_9 <= fsm_17\n     err_1 = err_6;\n   end\n   7'b1000101 : begin\n     rst_2 <= cfg_7\n     rst_5 = reg_3\n     cfg_18 = core_11;\n   end\n   default : begin \n     err_12 = rst_10\n     clk_13 = hw_17\n     auth_4 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_14) ( input_ready_11 ) == ( 6'hf ) |-> data_3 == rst_9 && clk_3 == core_12 && auth_13 == cfg_5 ; endproperty \n property name; @(negedge clk_gen_14) ( input_ready_11 ) == ( 7'b00x11x0 ) |-> clk_14 == reg_12 && sig_9 == fsm_17 && err_1 == err_6 ; endproperty \n property name; @(negedge clk_gen_14) ( input_ready_11 ) == ( 7'b1000101 ) |-> rst_2 == cfg_7 && rst_5 == reg_3 && cfg_18 == core_11 ; endproperty \n property name; ( input_ready_11 ) != 6'hf && ( input_ready_11 ) != 7'b00x11x0 && @(negedge clk_gen_14) ( input_ready_11 ) != 7'b1000101  |-> err_12 == rst_10 && clk_13 == hw_17 && auth_4 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "case ( read_data_7 ) \n   7'b00x01x1 : begin\n     tx_10 = tx_19\n     cfg_9 = core_1\n     core_3 = core_10;\n   end\n   6'h25 : begin\n     sig_16 <= chip_14\n     fsm_3 <= rx_11\n     chip_19 <= clk_4;\n   end\n   default : begin \n     reg_3 <= clk_12\n     auth_12 = chip_13\n     data_11 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_15) ( read_data_7 ) == ( 7'b00x01x1 ) |-> tx_10 == tx_19 && cfg_9 == core_1 && core_3 == core_10 ; endproperty \n property name; @(posedge clock_div_15) ( read_data_7 ) == ( 6'h25 ) |-> sig_16 == chip_14 && fsm_3 == rx_11 && chip_19 == clk_4 ; endproperty \n property name; ( read_data_7 ) != 7'b00x01x1 && @(posedge clock_div_15) ( read_data_7 ) != 6'h25  |-> reg_3 == clk_12 && auth_12 == chip_13 && data_11 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   5'bx0111 : begin\n     err_11 = fsm_12\n     auth_2 <= tx_1\n     rx_15 <= sig_6;\n   end\n   5'b11110 : begin\n     reg_4 = core_16\n     cfg_7 = err_19\n     sig_18 = auth_3;\n   end\n   7'b10xxx0x : begin\n     chip_5 = tx_10\n     core_18 <= err_1\n     data_6 = core_1;\n   end\n   default : begin \n     chip_8 = chip_17\n     fsm_15 = hw_2\n     reg_6 <= chip_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_20) ( output_register_status_15 ) == ( 5'bx0111 ) |-> err_11 == fsm_12 && auth_2 == tx_1 && rx_15 == sig_6 ; endproperty \n property name; @(posedge clock_ctrl_20) ( output_register_status_15 ) == ( 5'b11110 ) |-> reg_4 == core_16 && cfg_7 == err_19 && sig_18 == auth_3 ; endproperty \n property name; @(posedge clock_ctrl_20) ( output_register_status_15 ) == ( 7'b10xxx0x ) |-> chip_5 == tx_10 && core_18 == err_1 && data_6 == core_1 ; endproperty \n property name; ( output_register_status_15 ) != 5'bx0111 && ( output_register_status_15 ) != 5'b11110 && @(posedge clock_ctrl_20) ( output_register_status_15 ) != 7'b10xxx0x  |-> chip_8 == chip_17 && fsm_15 == hw_2 && reg_6 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   6'bxx1x00 : begin\n     fsm_18 <= sig_11\n     cfg_8 <= fsm_7\n     clk_15 = hw_9;\n   end\n   default : begin \n     reg_3 <= rst_15\n     cfg_9 = fsm_14\n     chip_10 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( control_register_status_status_20 ) == ( 6'bxx1x00 ) |-> fsm_18 == sig_11 && cfg_8 == fsm_7 && clk_15 == hw_9 ; endproperty \n property name; @(posedge clk_gen_20) ( control_register_status_status_20 ) != 6'bxx1x00  |-> reg_3 == rst_15 && cfg_9 == fsm_14 && chip_10 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( ready_output_3 ) \n   7'b00010x1 : begin\n     hw_15 <= reg_12\n     hw_2 <= hw_17\n     rx_3 <= tx_10;\n   end\n   6'bxxx1x1 : begin\n     tx_18 <= data_1\n     err_17 <= core_11\n     rst_19 <= rst_2;\n   end\n   default : begin \n     cfg_14 = err_9\n     fsm_17 = auth_1\n     tx_14 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_17) ( ready_output_3 ) == ( 7'b00010x1 ) |-> hw_15 == reg_12 && hw_2 == hw_17 && rx_3 == tx_10 ; endproperty \n property name; @(negedge bus_clock_17) ( ready_output_3 ) == ( 6'bxxx1x1 ) |-> tx_18 == data_1 && err_17 == core_11 && rst_19 == rst_2 ; endproperty \n property name; ( ready_output_3 ) != 7'b00010x1 && @(negedge bus_clock_17) ( ready_output_3 ) != 6'bxxx1x1  |-> cfg_14 == err_9 && fsm_17 == auth_1 && tx_14 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "case ( transfer_complete_20 ) \n   7'hc : begin\n     tx_6 = clk_20\n     fsm_8 = cfg_7\n     rx_5 = auth_18;\n   end\n   7'b101xxx0 : begin\n     data_2 <= tx_19\n     clk_6 <= core_7\n     rx_7 <= cfg_3;\n   end\n   default : begin \n     sig_14 = err_5\n     clk_11 <= data_17\n     cfg_16 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_5) ( transfer_complete_20 ) == ( 7'hc ) |-> tx_6 == clk_20 && fsm_8 == cfg_7 && rx_5 == auth_18 ; endproperty \n property name; @(posedge clk_out_5) ( transfer_complete_20 ) == ( 7'b101xxx0 ) |-> data_2 == tx_19 && clk_6 == core_7 && rx_7 == cfg_3 ; endproperty \n property name; ( transfer_complete_20 ) != 7'hc && @(posedge clk_out_5) ( transfer_complete_20 ) != 7'b101xxx0  |-> sig_14 == err_5 && clk_11 == data_17 && cfg_16 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'bxx11x00 : begin\n     auth_2 = err_10\n     core_10 <= core_3;\n   end\n   default : begin \n     reg_5 = err_11\n     core_12 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_15) ( control_register_status_11 ) == ( 7'bxx11x00 ) |-> auth_2 == err_10 && core_10 == core_3 ; endproperty \n property name; @(negedge main_clk_15) ( control_register_status_11 ) != 7'bxx11x00  |-> reg_5 == err_11 && core_12 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "case ( end_address_7 ) \n   7'bx010x11 : begin\n     reg_1 <= data_11\n     cfg_18 <= data_16;\n   end\n   7'b11x01x0 : begin\n     rst_19 <= fsm_10\n     clk_8 = chip_4;\n   end\n   default : begin \n     chip_3 <= err_1\n     auth_10 = sig_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( end_address_7 ) == ( 7'bx010x11 ) |-> reg_1 == data_11 && cfg_18 == data_16 ; endproperty \n property name; @(negedge clk_reset_4) ( end_address_7 ) == ( 7'b11x01x0 ) |-> rst_19 == fsm_10 && clk_8 == chip_4 ; endproperty \n property name; ( end_address_7 ) != 7'bx010x11 && @(negedge clk_reset_4) ( end_address_7 ) != 7'b11x01x0  |-> chip_3 == err_1 && auth_10 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( status_control_4 ) \n   6'bxxxx0x : begin\n     data_12 = clk_13\n     sig_5 <= rst_18\n     tx_10 <= auth_11;\n   end\n   default : begin \n     fsm_10 <= clk_20\n     fsm_9 = err_6\n     data_19 = core_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_3) ( status_control_4 ) == ( 6'bxxxx0x ) |-> data_12 == clk_13 && sig_5 == rst_18 && tx_10 == auth_11 ; endproperty \n property name; @(posedge main_clk_3) ( status_control_4 ) != 6'bxxxx0x  |-> fsm_10 == clk_20 && fsm_9 == err_6 && data_19 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "case ( flag_control_status_19 ) \n   7'b00xxx11 : begin\n     hw_9 <= reg_11\n     hw_3 = auth_4;\n   end\n   6'b0xx101 : begin\n     rx_8 = chip_8\n     fsm_11 <= data_6;\n   end\n   6'b111x1x : begin\n     clk_18 = tx_20\n     rst_1 = fsm_1;\n   end\n   default : begin \n     data_2 <= fsm_19\n     reg_17 <= rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_20) ( flag_control_status_19 ) == ( 7'b00xxx11 ) |-> hw_9 == reg_11 && hw_3 == auth_4 ; endproperty \n property name; @(negedge async_clk_20) ( flag_control_status_19 ) == ( 6'b0xx101 ) |-> rx_8 == chip_8 && fsm_11 == data_6 ; endproperty \n property name; @(negedge async_clk_20) ( flag_control_status_19 ) == ( 6'b111x1x ) |-> clk_18 == tx_20 && rst_1 == fsm_1 ; endproperty \n property name; ( flag_control_status_19 ) != 7'b00xxx11 && ( flag_control_status_19 ) != 6'b0xx101 && @(negedge async_clk_20) ( flag_control_status_19 ) != 6'b111x1x  |-> data_2 == fsm_19 && reg_17 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "case ( instruction_register_3 ) \n   7'b11xx101 : begin\n     err_2 <= chip_20\n     chip_8 <= hw_8\n     tx_20 = fsm_17;\n   end\n   5'bx0x00 : begin\n     tx_8 = data_13\n     cfg_19 <= cfg_3\n     core_19 = fsm_18;\n   end\n   default : begin \n     hw_17 <= auth_1\n     cfg_20 <= err_4\n     chip_14 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( instruction_register_3 ) == ( 7'b11xx101 ) |-> err_2 == chip_20 && chip_8 == hw_8 && tx_20 == fsm_17 ; endproperty \n property name; @(posedge core_clock_16) ( instruction_register_3 ) == ( 5'bx0x00 ) |-> tx_8 == data_13 && cfg_19 == cfg_3 && core_19 == fsm_18 ; endproperty \n property name; ( instruction_register_3 ) != 7'b11xx101 && @(posedge core_clock_16) ( instruction_register_3 ) != 5'bx0x00  |-> hw_17 == auth_1 && cfg_20 == err_4 && chip_14 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( start_bit_1 ) \n   7'b00x0xx1 : begin\n     tx_7 = clk_3\n     data_2 <= cfg_20\n     sig_18 = core_20;\n   end\n   default : begin \n     err_17 = data_8\n     sig_3 <= cfg_7\n     data_13 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_7) ( start_bit_1 ) == ( 7'b00x0xx1 ) |-> tx_7 == clk_3 && data_2 == cfg_20 && sig_18 == core_20 ; endproperty \n property name; @(posedge clk_enable_7) ( start_bit_1 ) != 7'b00x0xx1  |-> err_17 == data_8 && sig_3 == cfg_7 && data_13 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "case ( input_ready_1 ) \n   6'h23 : begin\n     err_10 <= tx_15\n     clk_6 = rst_15;\n   end\n   default : begin \n     err_9 <= tx_1\n     clk_9 = clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_19) ( input_ready_1 ) == ( 6'h23 ) |-> err_10 == tx_15 && clk_6 == rst_15 ; endproperty \n property name; @(negedge clk_osc_19) ( input_ready_1 ) != 6'h23  |-> err_9 == tx_1 && clk_9 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "case ( read_data_13 ) \n   4'b000x : begin\n     rst_7 <= data_10\n     core_15 <= clk_5;\n   end\n   7'b0111000 : begin\n     data_16 <= clk_20\n     chip_10 = hw_10;\n   end\n   4'b11x1 : begin\n     cfg_13 <= cfg_2\n     sig_13 <= fsm_18;\n   end\n   default : begin \n     err_6 = data_16\n     reg_12 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_7) ( read_data_13 ) == ( 4'b000x ) |-> rst_7 == data_10 && core_15 == clk_5 ; endproperty \n property name; @(negedge sys_clk_7) ( read_data_13 ) == ( 7'b0111000 ) |-> data_16 == clk_20 && chip_10 == hw_10 ; endproperty \n property name; @(negedge sys_clk_7) ( read_data_13 ) == ( 4'b11x1 ) |-> cfg_13 == cfg_2 && sig_13 == fsm_18 ; endproperty \n property name; ( read_data_13 ) != 4'b000x && ( read_data_13 ) != 7'b0111000 && @(negedge sys_clk_7) ( read_data_13 ) != 4'b11x1  |-> err_6 == data_16 && reg_12 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "case ( address_register_19 ) \n   7'b0010000 : begin\n     tx_20 <= err_7\n     clk_9 = clk_2\n     rst_17 = chip_9;\n   end\n   7'bxxx11xx : begin\n     rst_6 = clk_14\n     reg_18 = tx_14\n     auth_6 <= cfg_8;\n   end\n   7'bx011111 : begin\n     sig_11 <= data_11\n     rx_18 <= clk_19\n     auth_3 <= sig_10;\n   end\n   default : begin \n     data_10 <= core_16\n     reg_5 <= rx_15\n     clk_20 <= hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_9) ( address_register_19 ) == ( 7'b0010000 ) |-> tx_20 == err_7 && clk_9 == clk_2 && rst_17 == chip_9 ; endproperty \n property name; @(negedge clk_in_9) ( address_register_19 ) == ( 7'bxxx11xx ) |-> rst_6 == clk_14 && reg_18 == tx_14 && auth_6 == cfg_8 ; endproperty \n property name; @(negedge clk_in_9) ( address_register_19 ) == ( 7'bx011111 ) |-> sig_11 == data_11 && rx_18 == clk_19 && auth_3 == sig_10 ; endproperty \n property name; ( address_register_19 ) != 7'b0010000 && ( address_register_19 ) != 7'bxxx11xx && @(negedge clk_in_9) ( address_register_19 ) != 7'bx011111  |-> data_10 == core_16 && reg_5 == rx_15 && clk_20 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "case ( status_register_buffer_17 ) \n   7'bx11xxxx : begin\n     auth_15 <= sig_3\n     err_18 = tx_20\n     cfg_4 = err_12;\n   end\n   fsm_6 : begin\n     data_9 = chip_20\n     sig_5 = rst_7\n     fsm_1 <= chip_16;\n   end\n   default : begin \n     fsm_19 = core_7\n     clk_18 <= core_8\n     clk_9 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_17) ( status_register_buffer_17 ) == ( 7'bx11xxxx ) |-> auth_15 == sig_3 && err_18 == tx_20 && cfg_4 == err_12 ; endproperty \n property name; @(negedge ref_clk_17) ( status_register_buffer_17 ) == ( fsm_6 ) |-> data_9 == chip_20 && sig_5 == rst_7 && fsm_1 == chip_16 ; endproperty \n property name; ( status_register_buffer_17 ) != 7'bx11xxxx && @(negedge ref_clk_17) ( status_register_buffer_17 ) != fsm_6  |-> fsm_19 == core_7 && clk_18 == core_8 && clk_9 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_17"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   7'bx11xxxx : begin\n     hw_19 = hw_13\n     err_4 = chip_11;\n   end\n   7'b1000010 : begin\n     cfg_4 = clk_2\n     reg_11 <= clk_14;\n   end\n   default : begin \n     core_18 = clk_17\n     err_19 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_2) ( output_status_register_3 ) == ( 7'bx11xxxx ) |-> hw_19 == hw_13 && err_4 == chip_11 ; endproperty \n property name; @(posedge pll_clk_2) ( output_status_register_3 ) == ( 7'b1000010 ) |-> cfg_4 == clk_2 && reg_11 == clk_14 ; endproperty \n property name; ( output_status_register_3 ) != 7'bx11xxxx && @(posedge pll_clk_2) ( output_status_register_3 ) != 7'b1000010  |-> core_18 == clk_17 && err_19 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "case ( counter_11 ) \n   7'b1x11001 : begin\n     data_8 <= data_10\n     reg_11 = auth_10;\n   end\n   6'h5 : begin\n     tx_8 <= clk_17\n     clk_16 = rx_4;\n   end\n   7'bxx1xxx1 : begin\n     hw_17 = hw_11\n     sig_1 = sig_7;\n   end\n   default : begin \n     hw_12 <= clk_9\n     data_14 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( counter_11 ) == ( 7'b1x11001 ) |-> data_8 == data_10 && reg_11 == auth_10 ; endproperty \n property name; @(posedge pll_clk_8) ( counter_11 ) == ( 6'h5 ) |-> tx_8 == clk_17 && clk_16 == rx_4 ; endproperty \n property name; @(posedge pll_clk_8) ( counter_11 ) == ( 7'bxx1xxx1 ) |-> hw_17 == hw_11 && sig_1 == sig_7 ; endproperty \n property name; ( counter_11 ) != 7'b1x11001 && ( counter_11 ) != 6'h5 && @(posedge pll_clk_8) ( counter_11 ) != 7'bxx1xxx1  |-> hw_12 == clk_9 && data_14 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'b10xxx11 : begin\n     reg_10 = data_19\n     err_15 = err_16\n     auth_1 = cfg_11;\n   end\n   default : begin \n     err_7 <= rst_4\n     reg_8 = reg_15\n     err_3 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_7) ( control_word_2 ) == ( 7'b10xxx11 ) |-> reg_10 == data_19 && err_15 == err_16 && auth_1 == cfg_11 ; endproperty \n property name; @(posedge clock_ctrl_7) ( control_word_2 ) != 7'b10xxx11  |-> err_7 == rst_4 && reg_8 == reg_15 && err_3 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "case ( status_register_13 ) \n   7'b11xx010 : begin\n     chip_6 <= cfg_20\n     clk_5 <= auth_13\n     data_2 = auth_4;\n   end\n   6'b1xx011 : begin\n     auth_18 <= sig_17\n     reg_15 = auth_12\n     clk_9 <= rst_2;\n   end\n   default : begin \n     sig_13 <= clk_12\n     data_6 = core_7\n     hw_3 = rst_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_16) ( status_register_13 ) == ( 7'b11xx010 ) |-> chip_6 == cfg_20 && clk_5 == auth_13 && data_2 == auth_4 ; endproperty \n property name; @(posedge ref_clk_16) ( status_register_13 ) == ( 6'b1xx011 ) |-> auth_18 == sig_17 && reg_15 == auth_12 && clk_9 == rst_2 ; endproperty \n property name; ( status_register_13 ) != 7'b11xx010 && @(posedge ref_clk_16) ( status_register_13 ) != 6'b1xx011  |-> sig_13 == clk_12 && data_6 == core_7 && hw_3 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "case ( output_status_12 ) \n   7'bxx011x1 : begin\n     cfg_17 = fsm_11\n     clk_3 = clk_20;\n   end\n   7'bxx1x00x : begin\n     hw_7 <= hw_8\n     rst_5 = sig_12;\n   end\n   6'bx0xx10 : begin\n     sig_4 <= clk_14\n     rst_7 = auth_6;\n   end\n   default : begin \n     rst_6 <= sig_8\n     chip_10 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_9) ( output_status_12 ) == ( 7'bxx011x1 ) |-> cfg_17 == fsm_11 && clk_3 == clk_20 ; endproperty \n property name; @(negedge clk_osc_9) ( output_status_12 ) == ( 7'bxx1x00x ) |-> hw_7 == hw_8 && rst_5 == sig_12 ; endproperty \n property name; @(negedge clk_osc_9) ( output_status_12 ) == ( 6'bx0xx10 ) |-> sig_4 == clk_14 && rst_7 == auth_6 ; endproperty \n property name; ( output_status_12 ) != 7'bxx011x1 && ( output_status_12 ) != 7'bxx1x00x && @(negedge clk_osc_9) ( output_status_12 ) != 6'bx0xx10  |-> rst_6 == sig_8 && chip_10 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "case ( error_flag_9 ) \n   7'b100x101 : begin\n     rst_3 = sig_10\n     core_7 = cfg_1\n     core_10 = fsm_13;\n   end\n   default : begin \n     tx_20 = tx_1\n     hw_7 = data_2\n     clk_13 = rst_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( error_flag_9 ) == ( 7'b100x101 ) |-> rst_3 == sig_10 && core_7 == cfg_1 && core_10 == fsm_13 ; endproperty \n property name; @(posedge pll_clk_6) ( error_flag_9 ) != 7'b100x101  |-> tx_20 == tx_1 && hw_7 == data_2 && clk_13 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'h7a : begin\n     core_11 <= rst_11\n     reg_7 <= err_5\n     fsm_18 = cfg_1;\n   end\n   err_5 : begin\n     rx_5 = auth_17\n     rx_12 <= sig_2\n     sig_9 = reg_12;\n   end\n   clk_2 : begin\n     tx_12 = clk_2\n     hw_7 <= reg_2\n     core_16 = core_19;\n   end\n   default : begin \n     hw_14 = cfg_7\n     core_3 <= tx_10\n     err_12 = tx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_10) ( acknowledge_5 ) == ( 7'h7a ) |-> core_11 == rst_11 && reg_7 == err_5 && fsm_18 == cfg_1 ; endproperty \n property name; @(posedge fast_clk_10) ( acknowledge_5 ) == ( err_5 ) |-> rx_5 == auth_17 && rx_12 == sig_2 && sig_9 == reg_12 ; endproperty \n property name; @(posedge fast_clk_10) ( acknowledge_5 ) == ( clk_2 ) |-> tx_12 == clk_2 && hw_7 == reg_2 && core_16 == core_19 ; endproperty \n property name; ( acknowledge_5 ) != 7'h7a && ( acknowledge_5 ) != err_5 && @(posedge fast_clk_10) ( acknowledge_5 ) != clk_2  |-> hw_14 == cfg_7 && core_3 == tx_10 && err_12 == tx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "case ( error_status_6 ) \n   7'b1xx011x : begin\n     tx_15 = data_2\n     rx_12 = rx_18;\n   end\n   default : begin \n     rst_14 <= cfg_17\n     sig_16 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_12) ( error_status_6 ) == ( 7'b1xx011x ) |-> tx_15 == data_2 && rx_12 == rx_18 ; endproperty \n property name; @(posedge sys_clk_12) ( error_status_6 ) != 7'b1xx011x  |-> rst_14 == cfg_17 && sig_16 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_12"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   6'b0xxxxx : begin\n     sig_18 <= fsm_17\n     clk_16 = hw_13\n     auth_3 = fsm_16;\n   end\n   default : begin \n     fsm_8 = core_3\n     data_6 <= err_6\n     cfg_11 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_9) ( control_input_status_9 ) == ( 6'b0xxxxx ) |-> sig_18 == fsm_17 && clk_16 == hw_13 && auth_3 == fsm_16 ; endproperty \n property name; @(posedge async_clk_9) ( control_input_status_9 ) != 6'b0xxxxx  |-> fsm_8 == core_3 && data_6 == err_6 && cfg_11 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_9"
    },
    {
        "Code": "case ( data_status_register_18 ) \n   6'b0xxx1x : begin\n     err_8 <= clk_6\n     clk_18 = err_15\n     tx_14 <= fsm_6;\n   end\n   7'b1x01001 : begin\n     hw_5 <= auth_4\n     sig_13 <= cfg_19\n     core_18 <= rx_3;\n   end\n   7'h31 : begin\n     fsm_7 = cfg_17\n     sig_17 = rx_1\n     rx_13 = tx_2;\n   end\n   default : begin \n     auth_13 = tx_8\n     hw_15 = fsm_7\n     err_17 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_10) ( data_status_register_18 ) == ( 6'b0xxx1x ) |-> err_8 == clk_6 && clk_18 == err_15 && tx_14 == fsm_6 ; endproperty \n property name; @(posedge sys_clk_10) ( data_status_register_18 ) == ( 7'b1x01001 ) |-> hw_5 == auth_4 && sig_13 == cfg_19 && core_18 == rx_3 ; endproperty \n property name; @(posedge sys_clk_10) ( data_status_register_18 ) == ( 7'h31 ) |-> fsm_7 == cfg_17 && sig_17 == rx_1 && rx_13 == tx_2 ; endproperty \n property name; ( data_status_register_18 ) != 6'b0xxx1x && ( data_status_register_18 ) != 7'b1x01001 && @(posedge sys_clk_10) ( data_status_register_18 ) != 7'h31  |-> auth_13 == tx_8 && hw_15 == fsm_7 && err_17 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "case ( data_status_register_status_17 ) \n   core_6 : begin\n     hw_16 = chip_4\n     rst_18 = rst_3\n     chip_9 = data_7;\n   end\n   7'b10x110x : begin\n     tx_19 = chip_17\n     auth_18 <= hw_2\n     fsm_2 <= auth_4;\n   end\n   default : begin \n     hw_14 <= chip_13\n     chip_6 <= auth_14\n     rst_7 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( data_status_register_status_17 ) == ( core_6 ) |-> hw_16 == chip_4 && rst_18 == rst_3 && chip_9 == data_7 ; endproperty \n property name; @(negedge ref_clk_12) ( data_status_register_status_17 ) == ( 7'b10x110x ) |-> tx_19 == chip_17 && auth_18 == hw_2 && fsm_2 == auth_4 ; endproperty \n property name; ( data_status_register_status_17 ) != core_6 && @(negedge ref_clk_12) ( data_status_register_status_17 ) != 7'b10x110x  |-> hw_14 == chip_13 && chip_6 == auth_14 && rst_7 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( input_buffer_status_15 ) \n   7'b1x0x01x : begin\n     hw_8 <= cfg_20\n     data_1 = clk_9;\n   end\n   7'b0111x11 : begin\n     chip_14 <= err_1\n     hw_5 <= cfg_9;\n   end\n   6'h28 : begin\n     data_9 <= auth_14\n     data_2 = data_19;\n   end\n   default : begin \n     data_20 = fsm_17\n     core_12 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_13) ( input_buffer_status_15 ) == ( 7'b1x0x01x ) |-> hw_8 == cfg_20 && data_1 == clk_9 ; endproperty \n property name; @(posedge fast_clk_13) ( input_buffer_status_15 ) == ( 7'b0111x11 ) |-> chip_14 == err_1 && hw_5 == cfg_9 ; endproperty \n property name; @(posedge fast_clk_13) ( input_buffer_status_15 ) == ( 6'h28 ) |-> data_9 == auth_14 && data_2 == data_19 ; endproperty \n property name; ( input_buffer_status_15 ) != 7'b1x0x01x && ( input_buffer_status_15 ) != 7'b0111x11 && @(posedge fast_clk_13) ( input_buffer_status_15 ) != 6'h28  |-> data_20 == fsm_17 && core_12 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_13"
    },
    {
        "Code": "case ( counter_11 ) \n   7'b10xx011 : begin\n     chip_9 = hw_14\n     hw_12 = tx_14\n     rst_20 = core_10;\n   end\n   default : begin \n     tx_8 <= core_19\n     tx_4 = err_13\n     tx_10 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_1) ( counter_11 ) == ( 7'b10xx011 ) |-> chip_9 == hw_14 && hw_12 == tx_14 && rst_20 == core_10 ; endproperty \n property name; @(posedge clk_enable_1) ( counter_11 ) != 7'b10xx011  |-> tx_8 == core_19 && tx_4 == err_13 && tx_10 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "case ( start_bit_16 ) \n   7'b1011x11 : begin\n     chip_14 <= hw_7\n     rst_13 = chip_17\n     data_16 <= fsm_6;\n   end\n   core_8 : begin\n     auth_12 = hw_15\n     chip_10 = auth_19\n     err_13 <= core_6;\n   end\n   default : begin \n     clk_16 <= err_15\n     sig_14 <= reg_17\n     fsm_20 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( start_bit_16 ) == ( 7'b1011x11 ) |-> chip_14 == hw_7 && rst_13 == chip_17 && data_16 == fsm_6 ; endproperty \n property name; @(negedge pll_clk_8) ( start_bit_16 ) == ( core_8 ) |-> auth_12 == hw_15 && chip_10 == auth_19 && err_13 == core_6 ; endproperty \n property name; ( start_bit_16 ) != 7'b1011x11 && @(negedge pll_clk_8) ( start_bit_16 ) != core_8  |-> clk_16 == err_15 && sig_14 == reg_17 && fsm_20 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( result_register_9 ) \n   6'b000001 : begin\n     clk_4 <= rx_15\n     sig_19 <= rst_6\n     core_15 <= rst_14;\n   end\n   4'b00x1 : begin\n     err_5 <= sig_10\n     cfg_12 = auth_2\n     tx_17 <= core_5;\n   end\n   default : begin \n     chip_7 <= hw_16\n     auth_15 = rx_16\n     core_1 = rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_19) ( result_register_9 ) == ( 6'b000001 ) |-> clk_4 == rx_15 && sig_19 == rst_6 && core_15 == rst_14 ; endproperty \n property name; @(negedge clk_signal_19) ( result_register_9 ) == ( 4'b00x1 ) |-> err_5 == sig_10 && cfg_12 == auth_2 && tx_17 == core_5 ; endproperty \n property name; ( result_register_9 ) != 6'b000001 && @(negedge clk_signal_19) ( result_register_9 ) != 4'b00x1  |-> chip_7 == hw_16 && auth_15 == rx_16 && core_1 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "case ( flag_status_11 ) \n   4'bx000 : begin\n     hw_19 = auth_18\n     err_17 = auth_6;\n   end\n   6'bxx0101 : begin\n     reg_10 = hw_20\n     auth_4 <= tx_14;\n   end\n   default : begin \n     auth_3 = core_15\n     auth_7 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_19) ( flag_status_11 ) == ( 4'bx000 ) |-> hw_19 == auth_18 && err_17 == auth_6 ; endproperty \n property name; @(negedge bus_clock_19) ( flag_status_11 ) == ( 6'bxx0101 ) |-> reg_10 == hw_20 && auth_4 == tx_14 ; endproperty \n property name; ( flag_status_11 ) != 4'bx000 && @(negedge bus_clock_19) ( flag_status_11 ) != 6'bxx0101  |-> auth_3 == core_15 && auth_7 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   6'b011xx1 : begin\n     err_16 = reg_2\n     tx_15 <= cfg_17;\n   end\n   2'h0 : begin\n     rx_11 = cfg_5\n     clk_19 = reg_6;\n   end\n   default : begin \n     rst_17 <= reg_4\n     sig_6 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( status_register_status_1 ) == ( 6'b011xx1 ) |-> err_16 == reg_2 && tx_15 == cfg_17 ; endproperty \n property name; @(negedge clk_signal_11) ( status_register_status_1 ) == ( 2'h0 ) |-> rx_11 == cfg_5 && clk_19 == reg_6 ; endproperty \n property name; ( status_register_status_1 ) != 6'b011xx1 && @(negedge clk_signal_11) ( status_register_status_1 ) != 2'h0  |-> rst_17 == reg_4 && sig_6 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( write_enable_20 ) \n   6'b11xx1x : begin\n     reg_19 = core_13\n     auth_10 = core_4;\n   end\n   6'b0x0x1x : begin\n     tx_4 <= err_19\n     rx_7 = cfg_14;\n   end\n   6'h1d : begin\n     sig_2 <= sig_17\n     tx_16 <= core_16;\n   end\n   default : begin \n     rx_20 <= clk_9\n     clk_6 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_5) ( write_enable_20 ) == ( 6'b11xx1x ) |-> reg_19 == core_13 && auth_10 == core_4 ; endproperty \n property name; @(posedge clk_out_5) ( write_enable_20 ) == ( 6'b0x0x1x ) |-> tx_4 == err_19 && rx_7 == cfg_14 ; endproperty \n property name; @(posedge clk_out_5) ( write_enable_20 ) == ( 6'h1d ) |-> sig_2 == sig_17 && tx_16 == core_16 ; endproperty \n property name; ( write_enable_20 ) != 6'b11xx1x && ( write_enable_20 ) != 6'b0x0x1x && @(posedge clk_out_5) ( write_enable_20 ) != 6'h1d  |-> rx_20 == clk_9 && clk_6 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "case ( input_register_6 ) \n   6'b101001 : begin\n     cfg_19 <= chip_20\n     auth_11 = auth_15\n     chip_7 <= chip_14;\n   end\n   5'hxx : begin\n     sig_4 = sig_18\n     tx_20 = hw_15\n     sig_19 = tx_13;\n   end\n   default : begin \n     tx_17 <= sig_13\n     auth_20 <= core_12\n     chip_2 <= sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_6) ( input_register_6 ) == ( 6'b101001 ) |-> cfg_19 == chip_20 && auth_11 == auth_15 && chip_7 == chip_14 ; endproperty \n property name; @(posedge mem_clock_6) ( input_register_6 ) == ( 5'hxx ) |-> sig_4 == sig_18 && tx_20 == hw_15 && sig_19 == tx_13 ; endproperty \n property name; ( input_register_6 ) != 6'b101001 && @(posedge mem_clock_6) ( input_register_6 ) != 5'hxx  |-> tx_17 == sig_13 && auth_20 == core_12 && chip_2 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "case ( read_enable_12 ) \n   5'bxxx1x : begin\n     clk_12 = err_3\n     cfg_6 <= sig_16;\n   end\n   6'bxx0xx0 : begin\n     hw_3 = core_2\n     auth_20 = err_17;\n   end\n   default : begin \n     rst_10 <= err_2\n     clk_9 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_11) ( read_enable_12 ) == ( 5'bxxx1x ) |-> clk_12 == err_3 && cfg_6 == sig_16 ; endproperty \n property name; @(posedge clk_in_11) ( read_enable_12 ) == ( 6'bxx0xx0 ) |-> hw_3 == core_2 && auth_20 == err_17 ; endproperty \n property name; ( read_enable_12 ) != 5'bxxx1x && @(posedge clk_in_11) ( read_enable_12 ) != 6'bxx0xx0  |-> rst_10 == err_2 && clk_9 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_11"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   7'bx1xxx1x : begin\n     hw_16 = data_13\n     data_14 <= err_10\n     data_6 = chip_17;\n   end\n   default : begin \n     cfg_20 = tx_6\n     err_11 = reg_4\n     hw_17 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( control_register_status_6 ) == ( 7'bx1xxx1x ) |-> hw_16 == data_13 && data_14 == err_10 && data_6 == chip_17 ; endproperty \n property name; @(negedge clk_enable_13) ( control_register_status_6 ) != 7'bx1xxx1x  |-> cfg_20 == tx_6 && err_11 == reg_4 && hw_17 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( counter_5 ) \n   5'b0x100 : begin\n     clk_9 <= tx_7\n     chip_7 = chip_6\n     auth_13 <= err_20;\n   end\n   7'bx101010 : begin\n     clk_20 <= reg_7\n     sig_18 = tx_12\n     reg_15 = data_15;\n   end\n   cfg_8 : begin\n     auth_4 = rst_17\n     err_5 <= rst_11\n     err_4 <= hw_20;\n   end\n   default : begin \n     rx_2 <= auth_7\n     data_10 = sig_19\n     tx_19 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( counter_5 ) == ( 5'b0x100 ) |-> clk_9 == tx_7 && chip_7 == chip_6 && auth_13 == err_20 ; endproperty \n property name; @(negedge ref_clk_1) ( counter_5 ) == ( 7'bx101010 ) |-> clk_20 == reg_7 && sig_18 == tx_12 && reg_15 == data_15 ; endproperty \n property name; @(negedge ref_clk_1) ( counter_5 ) == ( cfg_8 ) |-> auth_4 == rst_17 && err_5 == rst_11 && err_4 == hw_20 ; endproperty \n property name; ( counter_5 ) != 5'b0x100 && ( counter_5 ) != 7'bx101010 && @(negedge ref_clk_1) ( counter_5 ) != cfg_8  |-> rx_2 == auth_7 && data_10 == sig_19 && tx_19 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   5'h5 : begin\n     fsm_16 = err_9\n     sig_19 = auth_5;\n   end\n   7'b0110x00 : begin\n     reg_8 <= clk_13\n     tx_18 <= rx_15;\n   end\n   7'b00xx10x : begin\n     sig_15 = fsm_10\n     tx_3 = clk_5;\n   end\n   default : begin \n     err_17 <= reg_16\n     tx_20 = fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( control_register_status_6 ) == ( 5'h5 ) |-> fsm_16 == err_9 && sig_19 == auth_5 ; endproperty \n property name; @(posedge ref_clk_13) ( control_register_status_6 ) == ( 7'b0110x00 ) |-> reg_8 == clk_13 && tx_18 == rx_15 ; endproperty \n property name; @(posedge ref_clk_13) ( control_register_status_6 ) == ( 7'b00xx10x ) |-> sig_15 == fsm_10 && tx_3 == clk_5 ; endproperty \n property name; ( control_register_status_6 ) != 5'h5 && ( control_register_status_6 ) != 7'b0110x00 && @(posedge ref_clk_13) ( control_register_status_6 ) != 7'b00xx10x  |-> err_17 == reg_16 && tx_20 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( data_buffer_3 ) \n   6'b101001 : begin\n     core_9 <= rst_7\n     sig_15 = reg_8;\n   end\n   7'bx1x01x0 : begin\n     hw_20 = auth_7\n     tx_17 <= hw_13;\n   end\n   7'b101xxx0 : begin\n     sig_13 = rst_19\n     chip_3 = chip_10;\n   end\n   default : begin \n     chip_4 = rx_15\n     core_18 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_15) ( data_buffer_3 ) == ( 6'b101001 ) |-> core_9 == rst_7 && sig_15 == reg_8 ; endproperty \n property name; @(negedge mem_clock_15) ( data_buffer_3 ) == ( 7'bx1x01x0 ) |-> hw_20 == auth_7 && tx_17 == hw_13 ; endproperty \n property name; @(negedge mem_clock_15) ( data_buffer_3 ) == ( 7'b101xxx0 ) |-> sig_13 == rst_19 && chip_3 == chip_10 ; endproperty \n property name; ( data_buffer_3 ) != 6'b101001 && ( data_buffer_3 ) != 7'bx1x01x0 && @(negedge mem_clock_15) ( data_buffer_3 ) != 7'b101xxx0  |-> chip_4 == rx_15 && core_18 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'h6x : begin\n     core_14 <= auth_20\n     hw_10 <= err_2\n     tx_9 <= rst_2;\n   end\n   4'b0001 : begin\n     clk_3 = fsm_6\n     cfg_3 = auth_14\n     err_5 <= tx_2;\n   end\n   4'b0x10 : begin\n     rst_13 = reg_8\n     rx_8 = chip_18\n     err_19 = cfg_11;\n   end\n   default : begin \n     reg_16 <= cfg_15\n     tx_15 <= rst_8\n     core_10 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_12) ( control_status_buffer_2 ) == ( 7'h6x ) |-> core_14 == auth_20 && hw_10 == err_2 && tx_9 == rst_2 ; endproperty \n property name; @(negedge clk_in_12) ( control_status_buffer_2 ) == ( 4'b0001 ) |-> clk_3 == fsm_6 && cfg_3 == auth_14 && err_5 == tx_2 ; endproperty \n property name; @(negedge clk_in_12) ( control_status_buffer_2 ) == ( 4'b0x10 ) |-> rst_13 == reg_8 && rx_8 == chip_18 && err_19 == cfg_11 ; endproperty \n property name; ( control_status_buffer_2 ) != 7'h6x && ( control_status_buffer_2 ) != 4'b0001 && @(negedge clk_in_12) ( control_status_buffer_2 ) != 4'b0x10  |-> reg_16 == cfg_15 && tx_15 == rst_8 && core_10 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "case ( read_data_6 ) \n   5'b1x01x : begin\n     data_10 = auth_15\n     rst_19 <= rst_6\n     core_9 = err_18;\n   end\n   7'b111xxx1 : begin\n     fsm_4 = data_7\n     cfg_9 <= rst_15\n     data_3 = data_8;\n   end\n   default : begin \n     cfg_1 = hw_1\n     cfg_17 = rst_4\n     chip_2 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_1) ( read_data_6 ) == ( 5'b1x01x ) |-> data_10 == auth_15 && rst_19 == rst_6 && core_9 == err_18 ; endproperty \n property name; @(posedge clock_source_1) ( read_data_6 ) == ( 7'b111xxx1 ) |-> fsm_4 == data_7 && cfg_9 == rst_15 && data_3 == data_8 ; endproperty \n property name; ( read_data_6 ) != 5'b1x01x && @(posedge clock_source_1) ( read_data_6 ) != 7'b111xxx1  |-> cfg_1 == hw_1 && cfg_17 == rst_4 && chip_2 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_1"
    },
    {
        "Code": "case ( instruction_buffer_18 ) \n   7'bx01x000 : begin\n     tx_19 <= auth_4\n     tx_16 = data_14;\n   end\n   default : begin \n     chip_7 = fsm_12\n     fsm_4 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_11) ( instruction_buffer_18 ) == ( 7'bx01x000 ) |-> tx_19 == auth_4 && tx_16 == data_14 ; endproperty \n property name; @(posedge pll_clk_11) ( instruction_buffer_18 ) != 7'bx01x000  |-> chip_7 == fsm_12 && fsm_4 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_11"
    },
    {
        "Code": "case ( control_flag_register_8 ) \n   5'b10x00 : begin\n     hw_9 <= chip_18\n     rx_6 <= rst_7\n     rx_2 = cfg_6;\n   end\n   7'bx0xxx1x : begin\n     hw_16 = rx_4\n     err_14 <= chip_14\n     clk_18 = tx_16;\n   end\n   default : begin \n     sig_7 = auth_8\n     sig_13 <= fsm_10\n     rx_14 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_7) ( control_flag_register_8 ) == ( 5'b10x00 ) |-> hw_9 == chip_18 && rx_6 == rst_7 && rx_2 == cfg_6 ; endproperty \n property name; @(negedge pll_clk_7) ( control_flag_register_8 ) == ( 7'bx0xxx1x ) |-> hw_16 == rx_4 && err_14 == chip_14 && clk_18 == tx_16 ; endproperty \n property name; ( control_flag_register_8 ) != 5'b10x00 && @(negedge pll_clk_7) ( control_flag_register_8 ) != 7'bx0xxx1x  |-> sig_7 == auth_8 && sig_13 == fsm_10 && rx_14 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "case ( acknowledge_10 ) \n   7'bx11110x : begin\n     core_7 = data_12\n     tx_9 <= cfg_4\n     rst_19 <= err_13;\n   end\n   default : begin \n     rst_1 = reg_19\n     rst_3 <= rx_12\n     clk_15 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_11) ( acknowledge_10 ) == ( 7'bx11110x ) |-> core_7 == data_12 && tx_9 == cfg_4 && rst_19 == err_13 ; endproperty \n property name; @(negedge bus_clock_11) ( acknowledge_10 ) != 7'bx11110x  |-> rst_1 == reg_19 && rst_3 == rx_12 && clk_15 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_11"
    },
    {
        "Code": "case ( control_flag_register_10 ) \n   7'b010101x : begin\n     core_6 <= chip_19\n     err_9 <= clk_3;\n   end\n   clk_3 : begin\n     rx_7 = tx_1\n     cfg_12 = reg_7;\n   end\n   5'bx1000 : begin\n     fsm_15 = clk_2\n     chip_17 = data_17;\n   end\n   default : begin \n     core_2 <= cfg_11\n     clk_5 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( control_flag_register_10 ) == ( 7'b010101x ) |-> core_6 == chip_19 && err_9 == clk_3 ; endproperty \n property name; @(posedge ref_clk_12) ( control_flag_register_10 ) == ( clk_3 ) |-> rx_7 == tx_1 && cfg_12 == reg_7 ; endproperty \n property name; @(posedge ref_clk_12) ( control_flag_register_10 ) == ( 5'bx1000 ) |-> fsm_15 == clk_2 && chip_17 == data_17 ; endproperty \n property name; ( control_flag_register_10 ) != 7'b010101x && ( control_flag_register_10 ) != clk_3 && @(posedge ref_clk_12) ( control_flag_register_10 ) != 5'bx1000  |-> core_2 == cfg_11 && clk_5 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( interrupt_enable_8 ) \n   7'bx11x1x1 : begin\n     rst_18 = err_7\n     hw_8 <= data_16\n     cfg_6 <= auth_1;\n   end\n   7'b1x01x0x : begin\n     tx_15 <= cfg_7\n     tx_18 = tx_3\n     err_16 = clk_4;\n   end\n   7'bxx0x0xx : begin\n     reg_15 = reg_7\n     fsm_1 = auth_19\n     tx_14 <= rst_8;\n   end\n   default : begin \n     tx_19 = fsm_16\n     fsm_11 <= sig_6\n     tx_19 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_16) ( interrupt_enable_8 ) == ( 7'bx11x1x1 ) |-> rst_18 == err_7 && hw_8 == data_16 && cfg_6 == auth_1 ; endproperty \n property name; @(negedge clk_signal_16) ( interrupt_enable_8 ) == ( 7'b1x01x0x ) |-> tx_15 == cfg_7 && tx_18 == tx_3 && err_16 == clk_4 ; endproperty \n property name; @(negedge clk_signal_16) ( interrupt_enable_8 ) == ( 7'bxx0x0xx ) |-> reg_15 == reg_7 && fsm_1 == auth_19 && tx_14 == rst_8 ; endproperty \n property name; ( interrupt_enable_8 ) != 7'bx11x1x1 && ( interrupt_enable_8 ) != 7'b1x01x0x && @(negedge clk_signal_16) ( interrupt_enable_8 ) != 7'bxx0x0xx  |-> tx_19 == fsm_16 && fsm_11 == sig_6 && tx_19 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "case ( interrupt_request_13 ) \n   7'hxb : begin\n     reg_4 <= cfg_3\n     sig_12 <= rst_9;\n   end\n   7'h5a : begin\n     auth_17 <= cfg_8\n     cfg_19 = reg_18;\n   end\n   6'h23 : begin\n     core_18 = sig_18\n     core_14 <= hw_11;\n   end\n   default : begin \n     data_11 = clk_9\n     rx_4 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( interrupt_request_13 ) == ( 7'hxb ) |-> reg_4 == cfg_3 && sig_12 == rst_9 ; endproperty \n property name; @(posedge clk_enable_3) ( interrupt_request_13 ) == ( 7'h5a ) |-> auth_17 == cfg_8 && cfg_19 == reg_18 ; endproperty \n property name; @(posedge clk_enable_3) ( interrupt_request_13 ) == ( 6'h23 ) |-> core_18 == sig_18 && core_14 == hw_11 ; endproperty \n property name; ( interrupt_request_13 ) != 7'hxb && ( interrupt_request_13 ) != 7'h5a && @(posedge clk_enable_3) ( interrupt_request_13 ) != 6'h23  |-> data_11 == clk_9 && rx_4 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( interrupt_control_status_13 ) \n   6'bx1x00x : begin\n     err_17 <= err_15\n     chip_3 = sig_14\n     hw_12 = tx_3;\n   end\n   7'b1x01001 : begin\n     auth_17 <= rx_3\n     fsm_9 = err_6\n     auth_14 = core_1;\n   end\n   7'b11x11x1 : begin\n     chip_2 = auth_18\n     fsm_15 <= fsm_3\n     rst_11 = hw_13;\n   end\n   default : begin \n     core_17 <= rx_2\n     fsm_13 <= reg_4\n     cfg_5 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_8) ( interrupt_control_status_13 ) == ( 6'bx1x00x ) |-> err_17 == err_15 && chip_3 == sig_14 && hw_12 == tx_3 ; endproperty \n property name; @(negedge pll_clk_8) ( interrupt_control_status_13 ) == ( 7'b1x01001 ) |-> auth_17 == rx_3 && fsm_9 == err_6 && auth_14 == core_1 ; endproperty \n property name; @(negedge pll_clk_8) ( interrupt_control_status_13 ) == ( 7'b11x11x1 ) |-> chip_2 == auth_18 && fsm_15 == fsm_3 && rst_11 == hw_13 ; endproperty \n property name; ( interrupt_control_status_13 ) != 6'bx1x00x && ( interrupt_control_status_13 ) != 7'b1x01001 && @(negedge pll_clk_8) ( interrupt_control_status_13 ) != 7'b11x11x1  |-> core_17 == rx_2 && fsm_13 == reg_4 && cfg_5 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "case ( valid_input_20 ) \n   auth : begin\n     chip_10 = chip_17\n     reg_15 = auth_20\n     core_13 <= core_11;\n   end\n   default : begin \n     chip_11 = clk_9\n     cfg_12 <= sig_20\n     rst_6 <= fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( valid_input_20 ) == ( auth ) |-> chip_10 == chip_17 && reg_15 == auth_20 && core_13 == core_11 ; endproperty \n property name; @(negedge bus_clock_10) ( valid_input_20 ) != auth  |-> chip_11 == clk_9 && cfg_12 == sig_20 && rst_6 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   5'b11x0x : begin\n     rx_19 = cfg_10\n     rst_5 <= rx_5;\n   end\n   6'b111x11 : begin\n     fsm_9 = core_16\n     sig_6 = chip_11;\n   end\n   6'b0x0x0x : begin\n     rst_15 <= data_12\n     tx_7 = rx_14;\n   end\n   default : begin \n     sig_11 <= reg_15\n     clk_15 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( status_output_buffer_18 ) == ( 5'b11x0x ) |-> rx_19 == cfg_10 && rst_5 == rx_5 ; endproperty \n property name; @(posedge mem_clock_10) ( status_output_buffer_18 ) == ( 6'b111x11 ) |-> fsm_9 == core_16 && sig_6 == chip_11 ; endproperty \n property name; @(posedge mem_clock_10) ( status_output_buffer_18 ) == ( 6'b0x0x0x ) |-> rst_15 == data_12 && tx_7 == rx_14 ; endproperty \n property name; ( status_output_buffer_18 ) != 5'b11x0x && ( status_output_buffer_18 ) != 6'b111x11 && @(posedge mem_clock_10) ( status_output_buffer_18 ) != 6'b0x0x0x  |-> sig_11 == reg_15 && clk_15 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( acknowledge_signal_4 ) \n   7'b10x1100 : begin\n     hw_6 = chip_9\n     err_19 = clk_3;\n   end\n   default : begin \n     tx_18 = chip_4\n     rx_20 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( acknowledge_signal_4 ) == ( 7'b10x1100 ) |-> hw_6 == chip_9 && err_19 == clk_3 ; endproperty \n property name; @(posedge clk_reset_3) ( acknowledge_signal_4 ) != 7'b10x1100  |-> tx_18 == chip_4 && rx_20 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( command_register_18 ) \n   7'b10x110x : begin\n     err_3 = cfg_16\n     cfg_6 = fsm_16;\n   end\n   7'b0101110 : begin\n     rst_3 <= hw_12\n     core_12 = sig_20;\n   end\n   default : begin \n     cfg_19 = reg_4\n     tx_1 = rx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_9) ( command_register_18 ) == ( 7'b10x110x ) |-> err_3 == cfg_16 && cfg_6 == fsm_16 ; endproperty \n property name; @(posedge mem_clock_9) ( command_register_18 ) == ( 7'b0101110 ) |-> rst_3 == hw_12 && core_12 == sig_20 ; endproperty \n property name; ( command_register_18 ) != 7'b10x110x && @(posedge mem_clock_9) ( command_register_18 ) != 7'b0101110  |-> cfg_19 == reg_4 && tx_1 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "case ( ready_signal_6 ) \n   7'h71 : begin\n     reg_14 <= core_7\n     auth_1 <= chip_9\n     sig_3 <= reg_11;\n   end\n   7'bx1xxxx0 : begin\n     data_3 <= reg_2\n     sig_19 = rst_6\n     cfg_8 = tx_15;\n   end\n   7'bx0011xx : begin\n     data_1 <= err_8\n     chip_15 <= sig_20\n     data_16 <= fsm_8;\n   end\n   default : begin \n     err_15 <= tx_14\n     clk_19 <= core_11\n     chip_18 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_10) ( ready_signal_6 ) == ( 7'h71 ) |-> reg_14 == core_7 && auth_1 == chip_9 && sig_3 == reg_11 ; endproperty \n property name; @(posedge clk_reset_10) ( ready_signal_6 ) == ( 7'bx1xxxx0 ) |-> data_3 == reg_2 && sig_19 == rst_6 && cfg_8 == tx_15 ; endproperty \n property name; @(posedge clk_reset_10) ( ready_signal_6 ) == ( 7'bx0011xx ) |-> data_1 == err_8 && chip_15 == sig_20 && data_16 == fsm_8 ; endproperty \n property name; ( ready_signal_6 ) != 7'h71 && ( ready_signal_6 ) != 7'bx1xxxx0 && @(posedge clk_reset_10) ( ready_signal_6 ) != 7'bx0011xx  |-> err_15 == tx_14 && clk_19 == core_11 && chip_18 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_10"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'h7c : begin\n     data_4 = sig_7\n     auth_5 <= core_8;\n   end\n   7'b11x0xxx : begin\n     rst_4 <= data_19\n     core_10 = err_3;\n   end\n   7'b00010x0 : begin\n     fsm_6 <= core_15\n     chip_4 = fsm_7;\n   end\n   default : begin \n     sig_6 = auth_19\n     fsm_16 = rx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( read_data_9 ) == ( 7'h7c ) |-> data_4 == sig_7 && auth_5 == core_8 ; endproperty \n property name; @(posedge sys_clk_7) ( read_data_9 ) == ( 7'b11x0xxx ) |-> rst_4 == data_19 && core_10 == err_3 ; endproperty \n property name; @(posedge sys_clk_7) ( read_data_9 ) == ( 7'b00010x0 ) |-> fsm_6 == core_15 && chip_4 == fsm_7 ; endproperty \n property name; ( read_data_9 ) != 7'h7c && ( read_data_9 ) != 7'b11x0xxx && @(posedge sys_clk_7) ( read_data_9 ) != 7'b00010x0  |-> sig_6 == auth_19 && fsm_16 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( ready_output_3 ) \n   7'b00xx01x : begin\n     rx_14 = hw_5\n     auth_6 = reg_1;\n   end\n   default : begin \n     tx_7 = data_11\n     reg_15 <= clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_10) ( ready_output_3 ) == ( 7'b00xx01x ) |-> rx_14 == hw_5 && auth_6 == reg_1 ; endproperty \n property name; @(negedge main_clk_10) ( ready_output_3 ) != 7'b00xx01x  |-> tx_7 == data_11 && reg_15 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'bxx0100x : begin\n     tx_16 = reg_17\n     auth_6 <= auth_18;\n   end\n   7'b1xx0xxx : begin\n     err_19 = tx_6\n     hw_12 <= sig_4;\n   end\n   7'b110x1x0 : begin\n     hw_3 <= auth_1\n     err_12 = rx_19;\n   end\n   default : begin \n     clk_13 = sig_10\n     rst_3 <= chip_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_18) ( input_buffer_status_11 ) == ( 7'bxx0100x ) |-> tx_16 == reg_17 && auth_6 == auth_18 ; endproperty \n property name; @(negedge pll_clk_18) ( input_buffer_status_11 ) == ( 7'b1xx0xxx ) |-> err_19 == tx_6 && hw_12 == sig_4 ; endproperty \n property name; @(negedge pll_clk_18) ( input_buffer_status_11 ) == ( 7'b110x1x0 ) |-> hw_3 == auth_1 && err_12 == rx_19 ; endproperty \n property name; ( input_buffer_status_11 ) != 7'bxx0100x && ( input_buffer_status_11 ) != 7'b1xx0xxx && @(negedge pll_clk_18) ( input_buffer_status_11 ) != 7'b110x1x0  |-> clk_13 == sig_10 && rst_3 == chip_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "case ( error_status_2 ) \n   7'h31 : begin\n     err_19 <= cfg_13\n     rx_1 <= fsm_17\n     clk_14 <= reg_17;\n   end\n   7'b1000010 : begin\n     data_1 <= chip_20\n     cfg_19 <= cfg_4\n     reg_5 = rst_9;\n   end\n   4'b11xx : begin\n     auth_18 <= hw_15\n     clk_16 = cfg_18\n     core_7 = data_16;\n   end\n   default : begin \n     hw_8 <= tx_7\n     chip_5 = chip_2\n     hw_2 = auth_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_1) ( error_status_2 ) == ( 7'h31 ) |-> err_19 == cfg_13 && rx_1 == fsm_17 && clk_14 == reg_17 ; endproperty \n property name; @(negedge clock_source_1) ( error_status_2 ) == ( 7'b1000010 ) |-> data_1 == chip_20 && cfg_19 == cfg_4 && reg_5 == rst_9 ; endproperty \n property name; @(negedge clock_source_1) ( error_status_2 ) == ( 4'b11xx ) |-> auth_18 == hw_15 && clk_16 == cfg_18 && core_7 == data_16 ; endproperty \n property name; ( error_status_2 ) != 7'h31 && ( error_status_2 ) != 7'b1000010 && @(negedge clock_source_1) ( error_status_2 ) != 4'b11xx  |-> hw_8 == tx_7 && chip_5 == chip_2 && hw_2 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "case ( instruction_13 ) \n   4'b0xxx : begin\n     sig_20 = core_19\n     tx_20 = err_1\n     clk_11 = data_5;\n   end\n   default : begin \n     rx_12 <= fsm_3\n     auth_15 = rx_20\n     rx_18 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( instruction_13 ) == ( 4'b0xxx ) |-> sig_20 == core_19 && tx_20 == err_1 && clk_11 == data_5 ; endproperty \n property name; @(negedge bus_clock_10) ( instruction_13 ) != 4'b0xxx  |-> rx_12 == fsm_3 && auth_15 == rx_20 && rx_18 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( output_data_11 ) \n   7'bxx00x1x : begin\n     hw_17 = cfg_15\n     err_15 = hw_5\n     auth_2 = sig_17;\n   end\n   default : begin \n     sig_16 = hw_11\n     sig_9 = rx_17\n     cfg_2 = core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( output_data_11 ) == ( 7'bxx00x1x ) |-> hw_17 == cfg_15 && err_15 == hw_5 && auth_2 == sig_17 ; endproperty \n property name; @(negedge clk_in_4) ( output_data_11 ) != 7'bxx00x1x  |-> sig_16 == hw_11 && sig_9 == rx_17 && cfg_2 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'b110x001 : begin\n     hw_14 = rx_20\n     fsm_6 <= hw_11;\n   end\n   default : begin \n     chip_11 <= err_6\n     hw_12 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_13) ( control_data_8 ) == ( 7'b110x001 ) |-> hw_14 == rx_20 && fsm_6 == hw_11 ; endproperty \n property name; @(negedge pll_clk_13) ( control_data_8 ) != 7'b110x001  |-> chip_11 == err_6 && hw_12 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "case ( output_register_14 ) \n   7'h41 : begin\n     clk_18 = auth_16\n     cfg_7 = hw_4;\n   end\n   7'b00x001x : begin\n     clk_14 <= sig_7\n     cfg_16 = tx_20;\n   end\n   7'b01100x1 : begin\n     rx_16 = rst_12\n     auth_20 <= clk_7;\n   end\n   default : begin \n     fsm_6 <= core_13\n     cfg_14 <= err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( output_register_14 ) == ( 7'h41 ) |-> clk_18 == auth_16 && cfg_7 == hw_4 ; endproperty \n property name; @(negedge core_clock_13) ( output_register_14 ) == ( 7'b00x001x ) |-> clk_14 == sig_7 && cfg_16 == tx_20 ; endproperty \n property name; @(negedge core_clock_13) ( output_register_14 ) == ( 7'b01100x1 ) |-> rx_16 == rst_12 && auth_20 == clk_7 ; endproperty \n property name; ( output_register_14 ) != 7'h41 && ( output_register_14 ) != 7'b00x001x && @(negedge core_clock_13) ( output_register_14 ) != 7'b01100x1  |-> fsm_6 == core_13 && cfg_14 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( command_word_18 ) \n   7'b0x00100 : begin\n     rx_20 = cfg_14\n     tx_19 <= tx_7\n     chip_16 = hw_20;\n   end\n   clk_1 : begin\n     sig_5 <= rst_2\n     auth_2 <= data_1\n     chip_8 <= hw_4;\n   end\n   7'b1xxx0xx : begin\n     err_14 <= chip_11\n     err_12 <= rst_15\n     cfg_3 = auth_3;\n   end\n   default : begin \n     core_6 = chip_15\n     tx_20 = hw_8\n     tx_13 <= auth_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_13) ( command_word_18 ) == ( 7'b0x00100 ) |-> rx_20 == cfg_14 && tx_19 == tx_7 && chip_16 == hw_20 ; endproperty \n property name; @(negedge fast_clk_13) ( command_word_18 ) == ( clk_1 ) |-> sig_5 == rst_2 && auth_2 == data_1 && chip_8 == hw_4 ; endproperty \n property name; @(negedge fast_clk_13) ( command_word_18 ) == ( 7'b1xxx0xx ) |-> err_14 == chip_11 && err_12 == rst_15 && cfg_3 == auth_3 ; endproperty \n property name; ( command_word_18 ) != 7'b0x00100 && ( command_word_18 ) != clk_1 && @(negedge fast_clk_13) ( command_word_18 ) != 7'b1xxx0xx  |-> core_6 == chip_15 && tx_20 == hw_8 && tx_13 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   5'bx111x : begin\n     clk_17 = err_15\n     chip_7 <= err_8\n     sig_8 <= core_20;\n   end\n   7'h1a : begin\n     data_8 = auth_16\n     rst_5 <= rx_7\n     err_19 <= chip_1;\n   end\n   default : begin \n     rx_14 <= rx_5\n     rx_3 <= rst_16\n     core_8 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_11) ( instruction_buffer_5 ) == ( 5'bx111x ) |-> clk_17 == err_15 && chip_7 == err_8 && sig_8 == core_20 ; endproperty \n property name; @(negedge main_clk_11) ( instruction_buffer_5 ) == ( 7'h1a ) |-> data_8 == auth_16 && rst_5 == rx_7 && err_19 == chip_1 ; endproperty \n property name; ( instruction_buffer_5 ) != 5'bx111x && @(negedge main_clk_11) ( instruction_buffer_5 ) != 7'h1a  |-> rx_14 == rx_5 && rx_3 == rst_16 && core_8 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_11"
    },
    {
        "Code": "case ( control_register_6 ) \n   7'bx0x1xxx : begin\n     tx_16 <= chip_6\n     err_13 = err_14;\n   end\n   default : begin \n     clk_20 <= auth_18\n     chip_5 = clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_15) ( control_register_6 ) == ( 7'bx0x1xxx ) |-> tx_16 == chip_6 && err_13 == err_14 ; endproperty \n property name; @(negedge fast_clk_15) ( control_register_6 ) != 7'bx0x1xxx  |-> clk_20 == auth_18 && chip_5 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_15"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'h53 : begin\n     auth_13 <= hw_14\n     clk_2 = auth_15\n     err_16 <= core_10;\n   end\n   4'b1111 : begin\n     data_9 = sig_2\n     tx_20 = err_20\n     hw_9 = fsm_11;\n   end\n   7'bx101xxx : begin\n     reg_14 = reg_10\n     sig_9 <= fsm_17\n     tx_3 = hw_18;\n   end\n   default : begin \n     rx_19 <= sig_4\n     sig_4 = fsm_9\n     rx_19 <= tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( data_status_17 ) == ( 7'h53 ) |-> auth_13 == hw_14 && clk_2 == auth_15 && err_16 == core_10 ; endproperty \n property name; @(posedge clock_div_9) ( data_status_17 ) == ( 4'b1111 ) |-> data_9 == sig_2 && tx_20 == err_20 && hw_9 == fsm_11 ; endproperty \n property name; @(posedge clock_div_9) ( data_status_17 ) == ( 7'bx101xxx ) |-> reg_14 == reg_10 && sig_9 == fsm_17 && tx_3 == hw_18 ; endproperty \n property name; ( data_status_17 ) != 7'h53 && ( data_status_17 ) != 4'b1111 && @(posedge clock_div_9) ( data_status_17 ) != 7'bx101xxx  |-> rx_19 == sig_4 && sig_4 == fsm_9 && rx_19 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( control_buffer_3 ) \n   6'bx01001 : begin\n     tx_9 <= sig_3\n     tx_19 <= core_5\n     fsm_9 <= auth_10;\n   end\n   default : begin \n     clk_20 <= hw_1\n     auth_3 = core_6\n     hw_19 <= fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_19) ( control_buffer_3 ) == ( 6'bx01001 ) |-> tx_9 == sig_3 && tx_19 == core_5 && fsm_9 == auth_10 ; endproperty \n property name; @(negedge clk_signal_19) ( control_buffer_3 ) != 6'bx01001  |-> clk_20 == hw_1 && auth_3 == core_6 && hw_19 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "case ( operation_status_3 ) \n   5'b00111 : begin\n     auth_1 <= clk_11\n     err_4 = chip_13;\n   end\n   7'b1101x10 : begin\n     hw_4 <= hw_14\n     tx_3 <= auth_10;\n   end\n   chip : begin\n     cfg_19 = fsm_12\n     fsm_2 = cfg_11;\n   end\n   default : begin \n     rst_20 = clk_8\n     chip_2 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_4) ( operation_status_3 ) == ( 5'b00111 ) |-> auth_1 == clk_11 && err_4 == chip_13 ; endproperty \n property name; @(negedge main_clk_4) ( operation_status_3 ) == ( 7'b1101x10 ) |-> hw_4 == hw_14 && tx_3 == auth_10 ; endproperty \n property name; @(negedge main_clk_4) ( operation_status_3 ) == ( chip ) |-> cfg_19 == fsm_12 && fsm_2 == cfg_11 ; endproperty \n property name; ( operation_status_3 ) != 5'b00111 && ( operation_status_3 ) != 7'b1101x10 && @(negedge main_clk_4) ( operation_status_3 ) != chip  |-> rst_20 == clk_8 && chip_2 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "case ( error_flag_20 ) \n   6'h16 : begin\n     fsm_2 = clk_1\n     err_15 = reg_18;\n   end\n   6'b010x0x : begin\n     sig_2 <= tx_3\n     fsm_5 = tx_8;\n   end\n   default : begin \n     reg_4 = core_16\n     tx_17 <= chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_6) ( error_flag_20 ) == ( 6'h16 ) |-> fsm_2 == clk_1 && err_15 == reg_18 ; endproperty \n property name; @(posedge mem_clock_6) ( error_flag_20 ) == ( 6'b010x0x ) |-> sig_2 == tx_3 && fsm_5 == tx_8 ; endproperty \n property name; ( error_flag_20 ) != 6'h16 && @(posedge mem_clock_6) ( error_flag_20 ) != 6'b010x0x  |-> reg_4 == core_16 && tx_17 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "case ( ready_signal_14 ) \n   7'bx110x01 : begin\n     core_3 = auth_3\n     rx_12 <= err_3\n     err_5 <= core_16;\n   end\n   7'b0000110 : begin\n     data_19 = err_13\n     sig_2 <= sig_1\n     data_14 = sig_8;\n   end\n   default : begin \n     err_15 = hw_16\n     hw_16 = data_13\n     tx_4 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_16) ( ready_signal_14 ) == ( 7'bx110x01 ) |-> core_3 == auth_3 && rx_12 == err_3 && err_5 == core_16 ; endproperty \n property name; @(negedge clock_source_16) ( ready_signal_14 ) == ( 7'b0000110 ) |-> data_19 == err_13 && sig_2 == sig_1 && data_14 == sig_8 ; endproperty \n property name; ( ready_signal_14 ) != 7'bx110x01 && @(negedge clock_source_16) ( ready_signal_14 ) != 7'b0000110  |-> err_15 == hw_16 && hw_16 == data_13 && tx_4 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_16"
    },
    {
        "Code": "case ( mode_register_19 ) \n   2'bx0 : begin\n     fsm_3 = rst_8\n     err_9 <= cfg_19;\n   end\n   default : begin \n     reg_19 = rst_9\n     tx_8 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( mode_register_19 ) == ( 2'bx0 ) |-> fsm_3 == rst_8 && err_9 == cfg_19 ; endproperty \n property name; @(posedge clk_osc_2) ( mode_register_19 ) != 2'bx0  |-> reg_19 == rst_9 && tx_8 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( data_out_2 ) \n   3'bxx1 : begin\n     tx_3 = clk_4\n     reg_15 <= rx_3\n     clk_10 = hw_14;\n   end\n   default : begin \n     chip_17 <= rst_17\n     rst_10 = cfg_14\n     hw_14 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_5) ( data_out_2 ) == ( 3'bxx1 ) |-> tx_3 == clk_4 && reg_15 == rx_3 && clk_10 == hw_14 ; endproperty \n property name; @(posedge clk_enable_5) ( data_out_2 ) != 3'bxx1  |-> chip_17 == rst_17 && rst_10 == cfg_14 && hw_14 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "case ( read_data_18 ) \n   7'bx01x000 : begin\n     fsm_4 = rx_18\n     cfg_12 = rx_1\n     reg_20 = rx_17;\n   end\n   5'b11xx1 : begin\n     data_9 = chip_13\n     hw_5 <= fsm_1\n     fsm_17 <= auth_16;\n   end\n   7'bxx1xxx0 : begin\n     reg_17 = core_9\n     fsm_7 <= reg_8\n     auth_2 = sig_16;\n   end\n   default : begin \n     hw_18 = cfg_3\n     cfg_6 = chip_3\n     data_11 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_9) ( read_data_18 ) == ( 7'bx01x000 ) |-> fsm_4 == rx_18 && cfg_12 == rx_1 && reg_20 == rx_17 ; endproperty \n property name; @(negedge clock_ctrl_9) ( read_data_18 ) == ( 5'b11xx1 ) |-> data_9 == chip_13 && hw_5 == fsm_1 && fsm_17 == auth_16 ; endproperty \n property name; @(negedge clock_ctrl_9) ( read_data_18 ) == ( 7'bxx1xxx0 ) |-> reg_17 == core_9 && fsm_7 == reg_8 && auth_2 == sig_16 ; endproperty \n property name; ( read_data_18 ) != 7'bx01x000 && ( read_data_18 ) != 5'b11xx1 && @(negedge clock_ctrl_9) ( read_data_18 ) != 7'bxx1xxx0  |-> hw_18 == cfg_3 && cfg_6 == chip_3 && data_11 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   6'h22 : begin\n     reg_2 = core_9\n     tx_2 = fsm_10;\n   end\n   default : begin \n     hw_7 = chip_12\n     reg_12 = err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( input_status_register_8 ) == ( 6'h22 ) |-> reg_2 == core_9 && tx_2 == fsm_10 ; endproperty \n property name; @(posedge clk_out_4) ( input_status_register_8 ) != 6'h22  |-> hw_7 == chip_12 && reg_12 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( counter_2 ) \n   7'b0101000 : begin\n     auth_14 = tx_4\n     err_9 <= rx_14\n     rst_12 <= clk_14;\n   end\n   default : begin \n     rx_7 <= cfg_9\n     rx_7 <= chip_13\n     data_1 = auth_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( counter_2 ) == ( 7'b0101000 ) |-> auth_14 == tx_4 && err_9 == rx_14 && rst_12 == clk_14 ; endproperty \n property name; @(negedge ref_clk_9) ( counter_2 ) != 7'b0101000  |-> rx_7 == cfg_9 && rx_7 == chip_13 && data_1 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( input_data_11 ) \n   6'bxx0x01 : begin\n     cfg_11 <= chip_1\n     data_8 <= hw_16;\n   end\n   7'b01xxxx0 : begin\n     sig_1 <= reg_19\n     sig_12 <= sig_20;\n   end\n   7'b1x1000x : begin\n     auth_1 <= chip_5\n     hw_17 <= sig_7;\n   end\n   default : begin \n     hw_2 = hw_20\n     fsm_9 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_5) ( input_data_11 ) == ( 6'bxx0x01 ) |-> cfg_11 == chip_1 && data_8 == hw_16 ; endproperty \n property name; @(posedge clock_source_5) ( input_data_11 ) == ( 7'b01xxxx0 ) |-> sig_1 == reg_19 && sig_12 == sig_20 ; endproperty \n property name; @(posedge clock_source_5) ( input_data_11 ) == ( 7'b1x1000x ) |-> auth_1 == chip_5 && hw_17 == sig_7 ; endproperty \n property name; ( input_data_11 ) != 6'bxx0x01 && ( input_data_11 ) != 7'b01xxxx0 && @(posedge clock_source_5) ( input_data_11 ) != 7'b1x1000x  |-> hw_2 == hw_20 && fsm_9 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_5"
    },
    {
        "Code": "case ( address_register_5 ) \n   6'b0xx001 : begin\n     fsm_8 = reg_3\n     chip_12 <= rx_12\n     sig_9 <= tx_7;\n   end\n   core_6 : begin\n     core_18 <= data_18\n     core_16 = tx_13\n     core_11 <= sig_8;\n   end\n   6'bxx100x : begin\n     auth_10 = chip_15\n     rx_17 <= err_19\n     err_20 <= tx_1;\n   end\n   default : begin \n     fsm_15 = chip_17\n     auth_11 = sig_20\n     err_4 <= clk_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_17) ( address_register_5 ) == ( 6'b0xx001 ) |-> fsm_8 == reg_3 && chip_12 == rx_12 && sig_9 == tx_7 ; endproperty \n property name; @(negedge clock_source_17) ( address_register_5 ) == ( core_6 ) |-> core_18 == data_18 && core_16 == tx_13 && core_11 == sig_8 ; endproperty \n property name; @(negedge clock_source_17) ( address_register_5 ) == ( 6'bxx100x ) |-> auth_10 == chip_15 && rx_17 == err_19 && err_20 == tx_1 ; endproperty \n property name; ( address_register_5 ) != 6'b0xx001 && ( address_register_5 ) != core_6 && @(negedge clock_source_17) ( address_register_5 ) != 6'bxx100x  |-> fsm_15 == chip_17 && auth_11 == sig_20 && err_4 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_17"
    },
    {
        "Code": "case ( data_out_3 ) \n   7'b00x0111 : begin\n     err_8 <= core_13\n     fsm_5 <= cfg_19\n     sig_19 <= auth_11;\n   end\n   6'b010110 : begin\n     cfg_7 = auth_16\n     rx_9 <= reg_13\n     hw_18 <= rst_17;\n   end\n   default : begin \n     hw_19 <= reg_9\n     rx_13 <= sig_16\n     rst_20 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_10) ( data_out_3 ) == ( 7'b00x0111 ) |-> err_8 == core_13 && fsm_5 == cfg_19 && sig_19 == auth_11 ; endproperty \n property name; @(negedge clk_enable_10) ( data_out_3 ) == ( 6'b010110 ) |-> cfg_7 == auth_16 && rx_9 == reg_13 && hw_18 == rst_17 ; endproperty \n property name; ( data_out_3 ) != 7'b00x0111 && @(negedge clk_enable_10) ( data_out_3 ) != 6'b010110  |-> hw_19 == reg_9 && rx_13 == sig_16 && rst_20 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_10"
    },
    {
        "Code": "case ( status_control_5 ) \n   6'h20 : begin\n     sig_2 = hw_3\n     hw_12 <= reg_2\n     chip_7 = core_9;\n   end\n   7'h12 : begin\n     rx_17 <= clk_3\n     err_17 <= fsm_11\n     clk_6 <= err_8;\n   end\n   7'b0x1011x : begin\n     clk_4 = cfg_6\n     sig_5 = rst_12\n     sig_11 = cfg_15;\n   end\n   default : begin \n     rx_8 <= rst_9\n     rst_2 = data_4\n     hw_10 <= cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( status_control_5 ) == ( 6'h20 ) |-> sig_2 == hw_3 && hw_12 == reg_2 && chip_7 == core_9 ; endproperty \n property name; @(posedge async_clk_1) ( status_control_5 ) == ( 7'h12 ) |-> rx_17 == clk_3 && err_17 == fsm_11 && clk_6 == err_8 ; endproperty \n property name; @(posedge async_clk_1) ( status_control_5 ) == ( 7'b0x1011x ) |-> clk_4 == cfg_6 && sig_5 == rst_12 && sig_11 == cfg_15 ; endproperty \n property name; ( status_control_5 ) != 6'h20 && ( status_control_5 ) != 7'h12 && @(posedge async_clk_1) ( status_control_5 ) != 7'b0x1011x  |-> rx_8 == rst_9 && rst_2 == data_4 && hw_10 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( control_output_6 ) \n   6'bx001xx : begin\n     chip_2 <= rst_16\n     clk_1 <= reg_15\n     auth_18 <= fsm_13;\n   end\n   rst_10 : begin\n     rst_1 <= data_11\n     rx_15 = hw_6\n     chip_10 <= data_6;\n   end\n   6'b1010xx : begin\n     clk_7 = clk_8\n     auth_14 = cfg_20\n     tx_8 <= tx_1;\n   end\n   default : begin \n     chip_4 <= data_10\n     hw_13 <= rx_3\n     data_16 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( control_output_6 ) == ( 6'bx001xx ) |-> chip_2 == rst_16 && clk_1 == reg_15 && auth_18 == fsm_13 ; endproperty \n property name; @(posedge cpu_clock_15) ( control_output_6 ) == ( rst_10 ) |-> rst_1 == data_11 && rx_15 == hw_6 && chip_10 == data_6 ; endproperty \n property name; @(posedge cpu_clock_15) ( control_output_6 ) == ( 6'b1010xx ) |-> clk_7 == clk_8 && auth_14 == cfg_20 && tx_8 == tx_1 ; endproperty \n property name; ( control_output_6 ) != 6'bx001xx && ( control_output_6 ) != rst_10 && @(posedge cpu_clock_15) ( control_output_6 ) != 6'b1010xx  |-> chip_4 == data_10 && hw_13 == rx_3 && data_16 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   7'b1x0xx0x : begin\n     err_5 <= hw_5\n     core_20 <= tx_6;\n   end\n   7'h7x : begin\n     clk_17 = rst_2\n     err_14 <= err_16;\n   end\n   default : begin \n     clk_11 <= cfg_7\n     data_5 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_2) ( output_buffer_11 ) == ( 7'b1x0xx0x ) |-> err_5 == hw_5 && core_20 == tx_6 ; endproperty \n property name; @(posedge main_clk_2) ( output_buffer_11 ) == ( 7'h7x ) |-> clk_17 == rst_2 && err_14 == err_16 ; endproperty \n property name; ( output_buffer_11 ) != 7'b1x0xx0x && @(posedge main_clk_2) ( output_buffer_11 ) != 7'h7x  |-> clk_11 == cfg_7 && data_5 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "case ( read_enable_13 ) \n   6'b10x10x : begin\n     core_12 = chip_4\n     core_17 <= chip_8;\n   end\n   7'h50 : begin\n     reg_16 <= hw_5\n     rst_18 = data_14;\n   end\n   default : begin \n     sig_1 <= core_12\n     clk_6 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( read_enable_13 ) == ( 6'b10x10x ) |-> core_12 == chip_4 && core_17 == chip_8 ; endproperty \n property name; @(posedge clk_signal_2) ( read_enable_13 ) == ( 7'h50 ) |-> reg_16 == hw_5 && rst_18 == data_14 ; endproperty \n property name; ( read_enable_13 ) != 6'b10x10x && @(posedge clk_signal_2) ( read_enable_13 ) != 7'h50  |-> sig_1 == core_12 && clk_6 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   7'h2f : begin\n     data_15 <= rx_12\n     reg_13 = chip_15;\n   end\n   4'b00x0 : begin\n     data_10 <= sig_17\n     rx_6 = core_14;\n   end\n   7'b1100x01 : begin\n     sig_15 = rst_10\n     hw_14 <= reg_20;\n   end\n   default : begin \n     tx_7 <= err_4\n     rst_1 <= hw_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_14) ( interrupt_control_status_8 ) == ( 7'h2f ) |-> data_15 == rx_12 && reg_13 == chip_15 ; endproperty \n property name; @(posedge main_clk_14) ( interrupt_control_status_8 ) == ( 4'b00x0 ) |-> data_10 == sig_17 && rx_6 == core_14 ; endproperty \n property name; @(posedge main_clk_14) ( interrupt_control_status_8 ) == ( 7'b1100x01 ) |-> sig_15 == rst_10 && hw_14 == reg_20 ; endproperty \n property name; ( interrupt_control_status_8 ) != 7'h2f && ( interrupt_control_status_8 ) != 4'b00x0 && @(posedge main_clk_14) ( interrupt_control_status_8 ) != 7'b1100x01  |-> tx_7 == err_4 && rst_1 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   7'h4x : begin\n     tx_3 <= fsm_14\n     err_6 = cfg_10\n     data_10 = auth_12;\n   end\n   7'h38 : begin\n     fsm_8 <= clk_7\n     core_7 = clk_5\n     chip_20 = hw_7;\n   end\n   core_16 : begin\n     rst_5 = rx_7\n     hw_20 <= reg_16\n     reg_19 = tx_17;\n   end\n   default : begin \n     hw_8 <= core_7\n     chip_18 <= chip_13\n     chip_19 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_2) ( flag_control_status_11 ) == ( 7'h4x ) |-> tx_3 == fsm_14 && err_6 == cfg_10 && data_10 == auth_12 ; endproperty \n property name; @(posedge pll_clk_2) ( flag_control_status_11 ) == ( 7'h38 ) |-> fsm_8 == clk_7 && core_7 == clk_5 && chip_20 == hw_7 ; endproperty \n property name; @(posedge pll_clk_2) ( flag_control_status_11 ) == ( core_16 ) |-> rst_5 == rx_7 && hw_20 == reg_16 && reg_19 == tx_17 ; endproperty \n property name; ( flag_control_status_11 ) != 7'h4x && ( flag_control_status_11 ) != 7'h38 && @(posedge pll_clk_2) ( flag_control_status_11 ) != core_16  |-> hw_8 == core_7 && chip_18 == chip_13 && chip_19 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'bx1x1x11 : begin\n     fsm_13 = rst_16\n     err_13 = clk_3\n     rst_2 = chip_2;\n   end\n   6'b00xx10 : begin\n     data_19 <= sig_20\n     tx_16 <= hw_5\n     data_11 <= tx_6;\n   end\n   7'bx0111x0 : begin\n     sig_18 <= rst_19\n     clk_9 <= reg_3\n     clk_13 <= rx_14;\n   end\n   default : begin \n     cfg_10 <= err_20\n     rst_13 = clk_4\n     tx_7 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_11) ( control_register_status_status_14 ) == ( 7'bx1x1x11 ) |-> fsm_13 == rst_16 && err_13 == clk_3 && rst_2 == chip_2 ; endproperty \n property name; @(posedge mem_clock_11) ( control_register_status_status_14 ) == ( 6'b00xx10 ) |-> data_19 == sig_20 && tx_16 == hw_5 && data_11 == tx_6 ; endproperty \n property name; @(posedge mem_clock_11) ( control_register_status_status_14 ) == ( 7'bx0111x0 ) |-> sig_18 == rst_19 && clk_9 == reg_3 && clk_13 == rx_14 ; endproperty \n property name; ( control_register_status_status_14 ) != 7'bx1x1x11 && ( control_register_status_status_14 ) != 6'b00xx10 && @(posedge mem_clock_11) ( control_register_status_status_14 ) != 7'bx0111x0  |-> cfg_10 == err_20 && rst_13 == clk_4 && tx_7 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "case ( valid_input_16 ) \n   7'bx011110 : begin\n     tx_19 <= auth_3\n     fsm_6 = core_10;\n   end\n   5'b0x000 : begin\n     rx_7 = fsm_3\n     reg_8 <= auth_14;\n   end\n   7'b00xxx0x : begin\n     auth_6 <= cfg_12\n     chip_10 = clk_20;\n   end\n   default : begin \n     reg_13 = rx_20\n     fsm_13 = cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( valid_input_16 ) == ( 7'bx011110 ) |-> tx_19 == auth_3 && fsm_6 == core_10 ; endproperty \n property name; @(posedge clk_out_12) ( valid_input_16 ) == ( 5'b0x000 ) |-> rx_7 == fsm_3 && reg_8 == auth_14 ; endproperty \n property name; @(posedge clk_out_12) ( valid_input_16 ) == ( 7'b00xxx0x ) |-> auth_6 == cfg_12 && chip_10 == clk_20 ; endproperty \n property name; ( valid_input_16 ) != 7'bx011110 && ( valid_input_16 ) != 5'b0x000 && @(posedge clk_out_12) ( valid_input_16 ) != 7'b00xxx0x  |-> reg_13 == rx_20 && fsm_13 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( data_register_11 ) \n   7'h3a : begin\n     rst_12 = core_8\n     cfg_10 <= err_1;\n   end\n   default : begin \n     rst_4 <= rst_11\n     err_1 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_12) ( data_register_11 ) == ( 7'h3a ) |-> rst_12 == core_8 && cfg_10 == err_1 ; endproperty \n property name; @(negedge async_clk_12) ( data_register_11 ) != 7'h3a  |-> rst_4 == rst_11 && err_1 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "case ( control_flag_16 ) \n   data_1 : begin\n     sig_20 = core_3\n     rx_19 <= chip_15\n     tx_20 = cfg_16;\n   end\n   7'bxx0xxx0 : begin\n     core_13 = chip_19\n     err_5 = err_4\n     auth_17 = hw_4;\n   end\n   default : begin \n     chip_15 <= sig_7\n     chip_18 <= rx_13\n     data_20 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( control_flag_16 ) == ( data_1 ) |-> sig_20 == core_3 && rx_19 == chip_15 && tx_20 == cfg_16 ; endproperty \n property name; @(negedge bus_clock_13) ( control_flag_16 ) == ( 7'bxx0xxx0 ) |-> core_13 == chip_19 && err_5 == err_4 && auth_17 == hw_4 ; endproperty \n property name; ( control_flag_16 ) != data_1 && @(negedge bus_clock_13) ( control_flag_16 ) != 7'bxx0xxx0  |-> chip_15 == sig_7 && chip_18 == rx_13 && data_20 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( control_flag_register_2 ) \n   6'h2x : begin\n     chip_13 <= tx_4\n     core_10 = data_8\n     reg_6 <= clk_5;\n   end\n   7'b0111000 : begin\n     reg_18 <= clk_7\n     fsm_18 = err_14\n     cfg_15 <= cfg_16;\n   end\n   5'bx0x00 : begin\n     rx_8 <= fsm_2\n     rst_15 = clk_17\n     auth_7 <= hw_3;\n   end\n   default : begin \n     cfg_18 = chip_17\n     err_8 <= rx_19\n     reg_11 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_15) ( control_flag_register_2 ) == ( 6'h2x ) |-> chip_13 == tx_4 && core_10 == data_8 && reg_6 == clk_5 ; endproperty \n property name; @(negedge fast_clk_15) ( control_flag_register_2 ) == ( 7'b0111000 ) |-> reg_18 == clk_7 && fsm_18 == err_14 && cfg_15 == cfg_16 ; endproperty \n property name; @(negedge fast_clk_15) ( control_flag_register_2 ) == ( 5'bx0x00 ) |-> rx_8 == fsm_2 && rst_15 == clk_17 && auth_7 == hw_3 ; endproperty \n property name; ( control_flag_register_2 ) != 6'h2x && ( control_flag_register_2 ) != 7'b0111000 && @(negedge fast_clk_15) ( control_flag_register_2 ) != 5'bx0x00  |-> cfg_18 == chip_17 && err_8 == rx_19 && reg_11 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_15"
    },
    {
        "Code": "case ( flag_control_12 ) \n   7'bxx1101x : begin\n     chip_2 <= rst_3\n     clk_5 = reg_17\n     cfg_7 = core_18;\n   end\n   7'b11x01x0 : begin\n     reg_15 <= hw_1\n     cfg_11 = clk_20\n     err_16 <= chip_15;\n   end\n   7'b101011x : begin\n     reg_16 <= clk_9\n     err_2 = chip_18\n     rst_4 <= sig_4;\n   end\n   default : begin \n     reg_9 <= auth_20\n     fsm_2 <= hw_10\n     chip_20 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( flag_control_12 ) == ( 7'bxx1101x ) |-> chip_2 == rst_3 && clk_5 == reg_17 && cfg_7 == core_18 ; endproperty \n property name; @(negedge ref_clk_16) ( flag_control_12 ) == ( 7'b11x01x0 ) |-> reg_15 == hw_1 && cfg_11 == clk_20 && err_16 == chip_15 ; endproperty \n property name; @(negedge ref_clk_16) ( flag_control_12 ) == ( 7'b101011x ) |-> reg_16 == clk_9 && err_2 == chip_18 && rst_4 == sig_4 ; endproperty \n property name; ( flag_control_12 ) != 7'bxx1101x && ( flag_control_12 ) != 7'b11x01x0 && @(negedge ref_clk_16) ( flag_control_12 ) != 7'b101011x  |-> reg_9 == auth_20 && fsm_2 == hw_10 && chip_20 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( flag_control_7 ) \n   7'bxxx1x1x : begin\n     rx_13 <= cfg_7\n     err_18 <= rx_9\n     sig_4 <= clk_19;\n   end\n   6'b010100 : begin\n     core_3 = err_16\n     data_11 <= rx_4\n     hw_9 = fsm_13;\n   end\n   7'bxx1101x : begin\n     auth_6 <= chip_6\n     hw_7 <= auth_16\n     fsm_12 = clk_11;\n   end\n   default : begin \n     fsm_14 = rst_6\n     hw_11 <= chip_19\n     core_13 <= core_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_11) ( flag_control_7 ) == ( 7'bxxx1x1x ) |-> rx_13 == cfg_7 && err_18 == rx_9 && sig_4 == clk_19 ; endproperty \n property name; @(posedge bus_clock_11) ( flag_control_7 ) == ( 6'b010100 ) |-> core_3 == err_16 && data_11 == rx_4 && hw_9 == fsm_13 ; endproperty \n property name; @(posedge bus_clock_11) ( flag_control_7 ) == ( 7'bxx1101x ) |-> auth_6 == chip_6 && hw_7 == auth_16 && fsm_12 == clk_11 ; endproperty \n property name; ( flag_control_7 ) != 7'bxxx1x1x && ( flag_control_7 ) != 6'b010100 && @(posedge bus_clock_11) ( flag_control_7 ) != 7'bxx1101x  |-> fsm_14 == rst_6 && hw_11 == chip_19 && core_13 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "case ( start_signal_6 ) \n   cfg_9 : begin\n     fsm_19 <= core_6\n     chip_15 <= err_7;\n   end\n   7'bxxx1x01 : begin\n     fsm_8 = rst_14\n     tx_5 = rst_10;\n   end\n   7'b10011x1 : begin\n     err_17 <= sig_5\n     chip_20 <= core_9;\n   end\n   default : begin \n     rx_15 <= auth_20\n     auth_5 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_7) ( start_signal_6 ) == ( cfg_9 ) |-> fsm_19 == core_6 && chip_15 == err_7 ; endproperty \n property name; @(negedge sys_clk_7) ( start_signal_6 ) == ( 7'bxxx1x01 ) |-> fsm_8 == rst_14 && tx_5 == rst_10 ; endproperty \n property name; @(negedge sys_clk_7) ( start_signal_6 ) == ( 7'b10011x1 ) |-> err_17 == sig_5 && chip_20 == core_9 ; endproperty \n property name; ( start_signal_6 ) != cfg_9 && ( start_signal_6 ) != 7'bxxx1x01 && @(negedge sys_clk_7) ( start_signal_6 ) != 7'b10011x1  |-> rx_15 == auth_20 && auth_5 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "case ( input_ready_14 ) \n   7'b1000x0x : begin\n     sig_16 = core_19\n     err_5 = rst_7;\n   end\n   default : begin \n     tx_15 = chip_2\n     tx_4 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( input_ready_14 ) == ( 7'b1000x0x ) |-> sig_16 == core_19 && err_5 == rst_7 ; endproperty \n property name; @(posedge clock_div_4) ( input_ready_14 ) != 7'b1000x0x  |-> tx_15 == chip_2 && tx_4 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( control_buffer_7 ) \n   5'b01111 : begin\n     auth_1 = auth_2\n     rst_12 = fsm_19\n     reg_8 = clk_4;\n   end\n   7'bxx1x1xx : begin\n     cfg_4 <= data_2\n     reg_18 <= err_3\n     data_1 = reg_17;\n   end\n   7'b0011xxx : begin\n     err_14 <= data_10\n     cfg_11 = sig_19\n     cfg_15 <= sig_5;\n   end\n   default : begin \n     rst_13 = tx_7\n     hw_5 = hw_15\n     auth_16 = reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_9) ( control_buffer_7 ) == ( 5'b01111 ) |-> auth_1 == auth_2 && rst_12 == fsm_19 && reg_8 == clk_4 ; endproperty \n property name; @(negedge async_clk_9) ( control_buffer_7 ) == ( 7'bxx1x1xx ) |-> cfg_4 == data_2 && reg_18 == err_3 && data_1 == reg_17 ; endproperty \n property name; @(negedge async_clk_9) ( control_buffer_7 ) == ( 7'b0011xxx ) |-> err_14 == data_10 && cfg_11 == sig_19 && cfg_15 == sig_5 ; endproperty \n property name; ( control_buffer_7 ) != 5'b01111 && ( control_buffer_7 ) != 7'bxx1x1xx && @(negedge async_clk_9) ( control_buffer_7 ) != 7'b0011xxx  |-> rst_13 == tx_7 && hw_5 == hw_15 && auth_16 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_9"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   7'h44 : begin\n     rst_5 = reg_12\n     data_2 <= reg_15;\n   end\n   default : begin \n     reg_15 = hw_13\n     fsm_10 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_9) ( data_buffer_20 ) == ( 7'h44 ) |-> rst_5 == reg_12 && data_2 == reg_15 ; endproperty \n property name; @(negedge mem_clock_9) ( data_buffer_20 ) != 7'h44  |-> reg_15 == hw_13 && fsm_10 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "case ( interrupt_control_20 ) \n   7'b0x101x0 : begin\n     reg_10 <= core_7\n     tx_12 = reg_19\n     sig_4 <= err_7;\n   end\n   7'b10x01xx : begin\n     sig_2 <= auth_13\n     auth_14 <= rx_7\n     core_1 = fsm_10;\n   end\n   default : begin \n     auth_6 = core_20\n     err_6 <= cfg_12\n     hw_9 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_11) ( interrupt_control_20 ) == ( 7'b0x101x0 ) |-> reg_10 == core_7 && tx_12 == reg_19 && sig_4 == err_7 ; endproperty \n property name; @(negedge clock_source_11) ( interrupt_control_20 ) == ( 7'b10x01xx ) |-> sig_2 == auth_13 && auth_14 == rx_7 && core_1 == fsm_10 ; endproperty \n property name; ( interrupt_control_20 ) != 7'b0x101x0 && @(negedge clock_source_11) ( interrupt_control_20 ) != 7'b10x01xx  |-> auth_6 == core_20 && err_6 == cfg_12 && hw_9 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "case ( control_register_status_12 ) \n   7'bx1xxx0x : begin\n     reg_4 = tx_16\n     data_6 <= auth_10\n     rx_6 <= data_14;\n   end\n   7'h6x : begin\n     chip_17 <= hw_13\n     rx_12 <= hw_1\n     tx_17 = fsm_13;\n   end\n   5'bx00x1 : begin\n     err_11 = rst_14\n     clk_18 <= clk_20\n     chip_12 = rst_11;\n   end\n   default : begin \n     rst_13 <= clk_17\n     auth_7 = reg_16\n     sig_1 <= data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_4) ( control_register_status_12 ) == ( 7'bx1xxx0x ) |-> reg_4 == tx_16 && data_6 == auth_10 && rx_6 == data_14 ; endproperty \n property name; @(negedge clk_out_4) ( control_register_status_12 ) == ( 7'h6x ) |-> chip_17 == hw_13 && rx_12 == hw_1 && tx_17 == fsm_13 ; endproperty \n property name; @(negedge clk_out_4) ( control_register_status_12 ) == ( 5'bx00x1 ) |-> err_11 == rst_14 && clk_18 == clk_20 && chip_12 == rst_11 ; endproperty \n property name; ( control_register_status_12 ) != 7'bx1xxx0x && ( control_register_status_12 ) != 7'h6x && @(negedge clk_out_4) ( control_register_status_12 ) != 5'bx00x1  |-> rst_13 == clk_17 && auth_7 == reg_16 && sig_1 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_4"
    },
    {
        "Code": "case ( error_flag_5 ) \n   3'b0xx : begin\n     clk_14 <= hw_3\n     reg_15 <= fsm_1\n     sig_4 <= rx_16;\n   end\n   default : begin \n     tx_18 = err_13\n     tx_12 = cfg_8\n     rx_14 <= core_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_20) ( error_flag_5 ) == ( 3'b0xx ) |-> clk_14 == hw_3 && reg_15 == fsm_1 && sig_4 == rx_16 ; endproperty \n property name; @(negedge mem_clock_20) ( error_flag_5 ) != 3'b0xx  |-> tx_18 == err_13 && tx_12 == cfg_8 && rx_14 == core_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'b0111x00 : begin\n     err_12 = sig_6\n     rst_8 = cfg_12;\n   end\n   default : begin \n     err_16 <= hw_6\n     sig_1 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( instruction_16 ) == ( 7'b0111x00 ) |-> err_12 == sig_6 && rst_8 == cfg_12 ; endproperty \n property name; @(posedge clock_div_14) ( instruction_16 ) != 7'b0111x00  |-> err_16 == hw_6 && sig_1 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( output_register_status_16 ) \n   6'bxx01x1 : begin\n     auth_3 <= tx_6\n     cfg_14 = fsm_12;\n   end\n   5'b1x001 : begin\n     err_16 <= tx_18\n     err_2 <= tx_1;\n   end\n   default : begin \n     auth_11 <= hw_19\n     core_6 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_6) ( output_register_status_16 ) == ( 6'bxx01x1 ) |-> auth_3 == tx_6 && cfg_14 == fsm_12 ; endproperty \n property name; @(posedge ref_clk_6) ( output_register_status_16 ) == ( 5'b1x001 ) |-> err_16 == tx_18 && err_2 == tx_1 ; endproperty \n property name; ( output_register_status_16 ) != 6'bxx01x1 && @(posedge ref_clk_6) ( output_register_status_16 ) != 5'b1x001  |-> auth_11 == hw_19 && core_6 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "case ( output_buffer_status_1 ) \n   7'b10xxx0x : begin\n     tx_15 = sig_18\n     hw_17 <= reg_11;\n   end\n   default : begin \n     tx_19 = sig_16\n     fsm_3 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_16) ( output_buffer_status_1 ) == ( 7'b10xxx0x ) |-> tx_15 == sig_18 && hw_17 == reg_11 ; endproperty \n property name; @(posedge sys_clk_16) ( output_buffer_status_1 ) != 7'b10xxx0x  |-> tx_19 == sig_16 && fsm_3 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "case ( flag_register_16 ) \n   6'hf : begin\n     cfg_16 = err_7\n     rx_4 <= err_3;\n   end\n   default : begin \n     sig_1 <= data_11\n     data_16 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_14) ( flag_register_16 ) == ( 6'hf ) |-> cfg_16 == err_7 && rx_4 == err_3 ; endproperty \n property name; @(negedge clk_out_14) ( flag_register_16 ) != 6'hf  |-> sig_1 == data_11 && data_16 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "case ( flag_status_19 ) \n   7'b11x1010 : begin\n     reg_7 <= rx_20\n     data_15 <= data_2;\n   end\n   7'b0xx1x0x : begin\n     core_10 <= reg_9\n     reg_17 = reg_5;\n   end\n   default : begin \n     rst_19 <= rx_4\n     reg_12 = err_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_14) ( flag_status_19 ) == ( 7'b11x1010 ) |-> reg_7 == rx_20 && data_15 == data_2 ; endproperty \n property name; @(negedge sys_clk_14) ( flag_status_19 ) == ( 7'b0xx1x0x ) |-> core_10 == reg_9 && reg_17 == reg_5 ; endproperty \n property name; ( flag_status_19 ) != 7'b11x1010 && @(negedge sys_clk_14) ( flag_status_19 ) != 7'b0xx1x0x  |-> rst_19 == rx_4 && reg_12 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "case ( data_register_status_11 ) \n   6'bxx1x00 : begin\n     cfg_12 = sig_4\n     chip_13 <= rx_6\n     hw_18 = reg_18;\n   end\n   default : begin \n     tx_9 = tx_13\n     clk_7 = err_8\n     reg_16 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_20) ( data_register_status_11 ) == ( 6'bxx1x00 ) |-> cfg_12 == sig_4 && chip_13 == rx_6 && hw_18 == reg_18 ; endproperty \n property name; @(negedge async_clk_20) ( data_register_status_11 ) != 6'bxx1x00  |-> tx_9 == tx_13 && clk_7 == err_8 && reg_16 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "case ( data_out_20 ) \n   5'bxxx10 : begin\n     chip_14 <= tx_4\n     reg_12 <= rst_1\n     auth_5 <= err_7;\n   end\n   7'b110x0xx : begin\n     cfg_4 = rx_10\n     hw_1 = rx_13\n     hw_13 <= data_20;\n   end\n   7'b0x1x0xx : begin\n     rst_15 <= err_2\n     chip_12 <= clk_15\n     reg_17 = core_5;\n   end\n   default : begin \n     tx_8 <= tx_16\n     tx_19 <= fsm_11\n     tx_15 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( data_out_20 ) == ( 5'bxxx10 ) |-> chip_14 == tx_4 && reg_12 == rst_1 && auth_5 == err_7 ; endproperty \n property name; @(negedge clock_source_15) ( data_out_20 ) == ( 7'b110x0xx ) |-> cfg_4 == rx_10 && hw_1 == rx_13 && hw_13 == data_20 ; endproperty \n property name; @(negedge clock_source_15) ( data_out_20 ) == ( 7'b0x1x0xx ) |-> rst_15 == err_2 && chip_12 == clk_15 && reg_17 == core_5 ; endproperty \n property name; ( data_out_20 ) != 5'bxxx10 && ( data_out_20 ) != 7'b110x0xx && @(negedge clock_source_15) ( data_out_20 ) != 7'b0x1x0xx  |-> tx_8 == tx_16 && tx_19 == fsm_11 && tx_15 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( status_register_12 ) \n   6'b100010 : begin\n     rst_15 = rx_18\n     chip_17 = fsm_10\n     auth_20 <= clk_18;\n   end\n   default : begin \n     fsm_5 <= tx_6\n     rst_5 <= data_16\n     clk_16 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_18) ( status_register_12 ) == ( 6'b100010 ) |-> rst_15 == rx_18 && chip_17 == fsm_10 && auth_20 == clk_18 ; endproperty \n property name; @(posedge pll_clk_18) ( status_register_12 ) != 6'b100010  |-> fsm_5 == tx_6 && rst_5 == data_16 && clk_16 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_18"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'b1xxxx1x : begin\n     hw_9 = data_10\n     data_20 = rst_11\n     clk_3 <= data_5;\n   end\n   7'bxx0x1x0 : begin\n     chip_2 <= core_5\n     clk_10 = reg_1\n     fsm_12 <= rx_17;\n   end\n   6'b111x01 : begin\n     fsm_20 <= chip_15\n     err_7 = hw_20\n     rx_14 = data_12;\n   end\n   default : begin \n     auth_4 <= reg_18\n     chip_10 <= cfg_17\n     fsm_3 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( read_enable_6 ) == ( 7'b1xxxx1x ) |-> hw_9 == data_10 && data_20 == rst_11 && clk_3 == data_5 ; endproperty \n property name; @(posedge core_clock_19) ( read_enable_6 ) == ( 7'bxx0x1x0 ) |-> chip_2 == core_5 && clk_10 == reg_1 && fsm_12 == rx_17 ; endproperty \n property name; @(posedge core_clock_19) ( read_enable_6 ) == ( 6'b111x01 ) |-> fsm_20 == chip_15 && err_7 == hw_20 && rx_14 == data_12 ; endproperty \n property name; ( read_enable_6 ) != 7'b1xxxx1x && ( read_enable_6 ) != 7'bxx0x1x0 && @(posedge core_clock_19) ( read_enable_6 ) != 6'b111x01  |-> auth_4 == reg_18 && chip_10 == cfg_17 && fsm_3 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( address_register_6 ) \n   7'h7e : begin\n     err_12 = err_16\n     core_3 = chip_5;\n   end\n   7'h40 : begin\n     tx_20 = hw_3\n     rx_14 = auth_16;\n   end\n   7'bxx011x1 : begin\n     core_2 = cfg_3\n     hw_8 = core_20;\n   end\n   default : begin \n     data_20 <= err_11\n     sig_1 = err_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( address_register_6 ) == ( 7'h7e ) |-> err_12 == err_16 && core_3 == chip_5 ; endproperty \n property name; @(posedge clk_in_2) ( address_register_6 ) == ( 7'h40 ) |-> tx_20 == hw_3 && rx_14 == auth_16 ; endproperty \n property name; @(posedge clk_in_2) ( address_register_6 ) == ( 7'bxx011x1 ) |-> core_2 == cfg_3 && hw_8 == core_20 ; endproperty \n property name; ( address_register_6 ) != 7'h7e && ( address_register_6 ) != 7'h40 && @(posedge clk_in_2) ( address_register_6 ) != 7'bxx011x1  |-> data_20 == err_11 && sig_1 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( control_status_4 ) \n   7'bxxxxx1x : begin\n     err_1 = chip_19\n     clk_9 <= clk_3\n     fsm_5 = rst_2;\n   end\n   default : begin \n     hw_7 = rst_15\n     auth_18 = reg_20\n     chip_2 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_7) ( control_status_4 ) == ( 7'bxxxxx1x ) |-> err_1 == chip_19 && clk_9 == clk_3 && fsm_5 == rst_2 ; endproperty \n property name; @(negedge clock_source_7) ( control_status_4 ) != 7'bxxxxx1x  |-> hw_7 == rst_15 && auth_18 == reg_20 && chip_2 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "case ( write_complete_15 ) \n   7'b0111010 : begin\n     cfg_20 = rst_15\n     chip_19 <= chip_4\n     cfg_1 <= sig_6;\n   end\n   default : begin \n     sig_20 = core_17\n     err_17 <= chip_20\n     core_15 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_11) ( write_complete_15 ) == ( 7'b0111010 ) |-> cfg_20 == rst_15 && chip_19 == chip_4 && cfg_1 == sig_6 ; endproperty \n property name; @(posedge fast_clk_11) ( write_complete_15 ) != 7'b0111010  |-> sig_20 == core_17 && err_17 == chip_20 && core_15 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "case ( data_status_register_19 ) \n   6'b010110 : begin\n     fsm_2 = core_18\n     clk_8 <= reg_6;\n   end\n   5'h18 : begin\n     fsm_18 <= auth_10\n     tx_1 = sig_19;\n   end\n   5'h5 : begin\n     reg_10 = rst_15\n     hw_4 = data_13;\n   end\n   default : begin \n     auth_4 = reg_5\n     reg_6 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_15) ( data_status_register_19 ) == ( 6'b010110 ) |-> fsm_2 == core_18 && clk_8 == reg_6 ; endproperty \n property name; @(posedge fast_clk_15) ( data_status_register_19 ) == ( 5'h18 ) |-> fsm_18 == auth_10 && tx_1 == sig_19 ; endproperty \n property name; @(posedge fast_clk_15) ( data_status_register_19 ) == ( 5'h5 ) |-> reg_10 == rst_15 && hw_4 == data_13 ; endproperty \n property name; ( data_status_register_19 ) != 6'b010110 && ( data_status_register_19 ) != 5'h18 && @(posedge fast_clk_15) ( data_status_register_19 ) != 5'h5  |-> auth_4 == reg_5 && reg_6 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "case ( end_address_15 ) \n   7'h12 : begin\n     err_13 <= fsm_1\n     clk_5 <= data_13;\n   end\n   7'b0xxxx01 : begin\n     tx_11 = sig_13\n     core_9 = err_20;\n   end\n   default : begin \n     reg_6 <= data_2\n     fsm_15 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_12) ( end_address_15 ) == ( 7'h12 ) |-> err_13 == fsm_1 && clk_5 == data_13 ; endproperty \n property name; @(posedge cpu_clock_12) ( end_address_15 ) == ( 7'b0xxxx01 ) |-> tx_11 == sig_13 && core_9 == err_20 ; endproperty \n property name; ( end_address_15 ) != 7'h12 && @(posedge cpu_clock_12) ( end_address_15 ) != 7'b0xxxx01  |-> reg_6 == data_2 && fsm_15 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'b101101x : begin\n     rst_15 <= sig_1\n     rst_12 <= err_18\n     rst_9 <= hw_12;\n   end\n   7'b1010111 : begin\n     hw_10 = hw_8\n     reg_8 = clk_16\n     rx_7 <= clk_2;\n   end\n   6'h38 : begin\n     tx_1 <= sig_2\n     hw_2 = fsm_19\n     tx_18 <= data_14;\n   end\n   default : begin \n     core_15 = rst_8\n     hw_15 <= rx_5\n     rst_11 <= cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_8) ( read_enable_6 ) == ( 7'b101101x ) |-> rst_15 == sig_1 && rst_12 == err_18 && rst_9 == hw_12 ; endproperty \n property name; @(negedge mem_clock_8) ( read_enable_6 ) == ( 7'b1010111 ) |-> hw_10 == hw_8 && reg_8 == clk_16 && rx_7 == clk_2 ; endproperty \n property name; @(negedge mem_clock_8) ( read_enable_6 ) == ( 6'h38 ) |-> tx_1 == sig_2 && hw_2 == fsm_19 && tx_18 == data_14 ; endproperty \n property name; ( read_enable_6 ) != 7'b101101x && ( read_enable_6 ) != 7'b1010111 && @(negedge mem_clock_8) ( read_enable_6 ) != 6'h38  |-> core_15 == rst_8 && hw_15 == rx_5 && rst_11 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "case ( data_status_6 ) \n   6'h14 : begin\n     tx_2 <= auth_5\n     rx_13 = data_17;\n   end\n   7'bx10xx0x : begin\n     err_9 = core_8\n     tx_6 = clk_3;\n   end\n   default : begin \n     sig_17 <= reg_5\n     rx_20 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_5) ( data_status_6 ) == ( 6'h14 ) |-> tx_2 == auth_5 && rx_13 == data_17 ; endproperty \n property name; @(posedge clk_in_5) ( data_status_6 ) == ( 7'bx10xx0x ) |-> err_9 == core_8 && tx_6 == clk_3 ; endproperty \n property name; ( data_status_6 ) != 6'h14 && @(posedge clk_in_5) ( data_status_6 ) != 7'bx10xx0x  |-> sig_17 == reg_5 && rx_20 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "case ( input_register_18 ) \n   7'bxxx000x : begin\n     tx_10 = core_8\n     clk_16 = sig_20;\n   end\n   default : begin \n     rx_16 = cfg_5\n     rst_10 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_3) ( input_register_18 ) == ( 7'bxxx000x ) |-> tx_10 == core_8 && clk_16 == sig_20 ; endproperty \n property name; @(negedge main_clk_3) ( input_register_18 ) != 7'bxxx000x  |-> rx_16 == cfg_5 && rst_10 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "case ( control_flag_11 ) \n   7'b100111x : begin\n     clk_14 = data_15\n     fsm_10 <= reg_12\n     fsm_12 <= auth_7;\n   end\n   4'bxxxx : begin\n     rst_7 = tx_7\n     fsm_16 <= tx_2\n     auth_12 = rx_11;\n   end\n   6'b0x1100 : begin\n     cfg_17 <= tx_1\n     cfg_13 <= rx_12\n     tx_3 <= rx_7;\n   end\n   default : begin \n     reg_16 = rst_13\n     clk_7 <= err_6\n     err_6 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_8) ( control_flag_11 ) == ( 7'b100111x ) |-> clk_14 == data_15 && fsm_10 == reg_12 && fsm_12 == auth_7 ; endproperty \n property name; @(posedge clk_reset_8) ( control_flag_11 ) == ( 4'bxxxx ) |-> rst_7 == tx_7 && fsm_16 == tx_2 && auth_12 == rx_11 ; endproperty \n property name; @(posedge clk_reset_8) ( control_flag_11 ) == ( 6'b0x1100 ) |-> cfg_17 == tx_1 && cfg_13 == rx_12 && tx_3 == rx_7 ; endproperty \n property name; ( control_flag_11 ) != 7'b100111x && ( control_flag_11 ) != 4'bxxxx && @(posedge clk_reset_8) ( control_flag_11 ) != 6'b0x1100  |-> reg_16 == rst_13 && clk_7 == err_6 && err_6 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "case ( control_data_9 ) \n   7'bxxxx1x1 : begin\n     reg_15 <= auth_6\n     err_14 <= sig_8;\n   end\n   default : begin \n     data_8 <= chip_15\n     cfg_10 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( control_data_9 ) == ( 7'bxxxx1x1 ) |-> reg_15 == auth_6 && err_14 == sig_8 ; endproperty \n property name; @(posedge fast_clk_2) ( control_data_9 ) != 7'bxxxx1x1  |-> data_8 == chip_15 && cfg_10 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( data_buffer_2 ) \n   7'bxxxxx11 : begin\n     core_12 <= fsm_6\n     core_1 <= hw_15;\n   end\n   5'b11001 : begin\n     clk_17 = rx_15\n     auth_7 <= rx_13;\n   end\n   7'bxx00x1x : begin\n     rx_10 = cfg_16\n     data_6 <= data_16;\n   end\n   default : begin \n     fsm_12 = fsm_5\n     core_11 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_9) ( data_buffer_2 ) == ( 7'bxxxxx11 ) |-> core_12 == fsm_6 && core_1 == hw_15 ; endproperty \n property name; @(posedge ref_clk_9) ( data_buffer_2 ) == ( 5'b11001 ) |-> clk_17 == rx_15 && auth_7 == rx_13 ; endproperty \n property name; @(posedge ref_clk_9) ( data_buffer_2 ) == ( 7'bxx00x1x ) |-> rx_10 == cfg_16 && data_6 == data_16 ; endproperty \n property name; ( data_buffer_2 ) != 7'bxxxxx11 && ( data_buffer_2 ) != 5'b11001 && @(posedge ref_clk_9) ( data_buffer_2 ) != 7'bxx00x1x  |-> fsm_12 == fsm_5 && core_11 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "case ( input_data_6 ) \n   6'b010110 : begin\n     data_17 <= sig_18\n     chip_1 <= cfg_13;\n   end\n   default : begin \n     clk_19 <= chip_14\n     err_12 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_19) ( input_data_6 ) == ( 6'b010110 ) |-> data_17 == sig_18 && chip_1 == cfg_13 ; endproperty \n property name; @(posedge main_clk_19) ( input_data_6 ) != 6'b010110  |-> clk_19 == chip_14 && err_12 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "case ( output_data_5 ) \n   7'b00x0001 : begin\n     data_20 <= err_15\n     tx_12 <= rx_5;\n   end\n   err_5 : begin\n     cfg_11 = tx_14\n     auth_10 = core_20;\n   end\n   default : begin \n     data_18 = hw_4\n     data_3 = fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( output_data_5 ) == ( 7'b00x0001 ) |-> data_20 == err_15 && tx_12 == rx_5 ; endproperty \n property name; @(posedge main_clk_7) ( output_data_5 ) == ( err_5 ) |-> cfg_11 == tx_14 && auth_10 == core_20 ; endproperty \n property name; ( output_data_5 ) != 7'b00x0001 && @(posedge main_clk_7) ( output_data_5 ) != err_5  |-> data_18 == hw_4 && data_3 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( input_status_19 ) \n   7'bx1x1xxx : begin\n     chip_17 <= hw_14\n     clk_2 <= clk_11\n     tx_20 = data_12;\n   end\n   7'b00x111x : begin\n     cfg_10 <= auth_3\n     tx_4 <= clk_3\n     rx_8 = cfg_4;\n   end\n   7'bxxxx101 : begin\n     hw_19 <= hw_5\n     hw_7 = rx_6\n     rst_7 <= rst_18;\n   end\n   default : begin \n     rx_17 = fsm_15\n     clk_17 = rst_15\n     rx_4 <= tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_10) ( input_status_19 ) == ( 7'bx1x1xxx ) |-> chip_17 == hw_14 && clk_2 == clk_11 && tx_20 == data_12 ; endproperty \n property name; @(negedge main_clk_10) ( input_status_19 ) == ( 7'b00x111x ) |-> cfg_10 == auth_3 && tx_4 == clk_3 && rx_8 == cfg_4 ; endproperty \n property name; @(negedge main_clk_10) ( input_status_19 ) == ( 7'bxxxx101 ) |-> hw_19 == hw_5 && hw_7 == rx_6 && rst_7 == rst_18 ; endproperty \n property name; ( input_status_19 ) != 7'bx1x1xxx && ( input_status_19 ) != 7'b00x111x && @(negedge main_clk_10) ( input_status_19 ) != 7'bxxxx101  |-> rx_17 == fsm_15 && clk_17 == rst_15 && rx_4 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "case ( output_control_1 ) \n   6'h2d : begin\n     sig_19 = data_5\n     fsm_10 = tx_9\n     chip_3 <= err_2;\n   end\n   6'b000x01 : begin\n     data_11 <= core_8\n     rst_12 <= core_15\n     err_16 = core_19;\n   end\n   4'b1011 : begin\n     cfg_1 <= core_2\n     cfg_3 <= cfg_16\n     rst_11 <= rst_9;\n   end\n   default : begin \n     hw_8 <= tx_20\n     hw_5 <= core_16\n     rst_16 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_11) ( output_control_1 ) == ( 6'h2d ) |-> sig_19 == data_5 && fsm_10 == tx_9 && chip_3 == err_2 ; endproperty \n property name; @(negedge clk_reset_11) ( output_control_1 ) == ( 6'b000x01 ) |-> data_11 == core_8 && rst_12 == core_15 && err_16 == core_19 ; endproperty \n property name; @(negedge clk_reset_11) ( output_control_1 ) == ( 4'b1011 ) |-> cfg_1 == core_2 && cfg_3 == cfg_16 && rst_11 == rst_9 ; endproperty \n property name; ( output_control_1 ) != 6'h2d && ( output_control_1 ) != 6'b000x01 && @(negedge clk_reset_11) ( output_control_1 ) != 4'b1011  |-> hw_8 == tx_20 && hw_5 == core_16 && rst_16 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "case ( output_status_4 ) \n   4'b01x0 : begin\n     clk_18 = sig_20\n     data_6 <= rx_18\n     err_8 <= cfg_18;\n   end\n   7'b1011110 : begin\n     tx_9 <= tx_17\n     fsm_13 <= reg_2\n     tx_16 = reg_11;\n   end\n   default : begin \n     rx_13 = hw_7\n     auth_9 = rst_18\n     core_16 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_1) ( output_status_4 ) == ( 4'b01x0 ) |-> clk_18 == sig_20 && data_6 == rx_18 && err_8 == cfg_18 ; endproperty \n property name; @(negedge clk_osc_1) ( output_status_4 ) == ( 7'b1011110 ) |-> tx_9 == tx_17 && fsm_13 == reg_2 && tx_16 == reg_11 ; endproperty \n property name; ( output_status_4 ) != 4'b01x0 && @(negedge clk_osc_1) ( output_status_4 ) != 7'b1011110  |-> rx_13 == hw_7 && auth_9 == rst_18 && core_16 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_1"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   6'b1x1xx0 : begin\n     fsm_20 = rx_7\n     rst_4 = sig_6;\n   end\n   7'b1011100 : begin\n     sig_2 = clk_4\n     hw_11 = rst_2;\n   end\n   7'bx01x10x : begin\n     fsm_17 = core_7\n     core_9 = clk_20;\n   end\n   default : begin \n     hw_7 = auth_12\n     reg_12 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_12) ( ready_signal_19 ) == ( 6'b1x1xx0 ) |-> fsm_20 == rx_7 && rst_4 == sig_6 ; endproperty \n property name; @(posedge clk_reset_12) ( ready_signal_19 ) == ( 7'b1011100 ) |-> sig_2 == clk_4 && hw_11 == rst_2 ; endproperty \n property name; @(posedge clk_reset_12) ( ready_signal_19 ) == ( 7'bx01x10x ) |-> fsm_17 == core_7 && core_9 == clk_20 ; endproperty \n property name; ( ready_signal_19 ) != 6'b1x1xx0 && ( ready_signal_19 ) != 7'b1011100 && @(posedge clk_reset_12) ( ready_signal_19 ) != 7'bx01x10x  |-> hw_7 == auth_12 && reg_12 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'h13 : begin\n     chip_2 <= clk_10\n     tx_14 <= auth_10;\n   end\n   7'bx0x0xx1 : begin\n     core_10 <= auth_12\n     fsm_20 = core_5;\n   end\n   default : begin \n     fsm_2 = chip_14\n     core_8 <= chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_9) ( flag_register_3 ) == ( 7'h13 ) |-> chip_2 == clk_10 && tx_14 == auth_10 ; endproperty \n property name; @(negedge cpu_clock_9) ( flag_register_3 ) == ( 7'bx0x0xx1 ) |-> core_10 == auth_12 && fsm_20 == core_5 ; endproperty \n property name; ( flag_register_3 ) != 7'h13 && @(negedge cpu_clock_9) ( flag_register_3 ) != 7'bx0x0xx1  |-> fsm_2 == chip_14 && core_8 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "case ( start_address_15 ) \n   7'bxx10xxx : begin\n     clk_15 = rst_16\n     tx_11 = tx_1;\n   end\n   default : begin \n     chip_16 = core_17\n     data_4 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_14) ( start_address_15 ) == ( 7'bxx10xxx ) |-> clk_15 == rst_16 && tx_11 == tx_1 ; endproperty \n property name; @(posedge ref_clk_14) ( start_address_15 ) != 7'bxx10xxx  |-> chip_16 == core_17 && data_4 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "case ( input_status_9 ) \n   7'b1xx0x0x : begin\n     tx_11 <= cfg_1\n     auth_5 = fsm_3;\n   end\n   default : begin \n     chip_20 = sig_4\n     chip_2 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_3) ( input_status_9 ) == ( 7'b1xx0x0x ) |-> tx_11 == cfg_1 && auth_5 == fsm_3 ; endproperty \n property name; @(negedge cpu_clock_3) ( input_status_9 ) != 7'b1xx0x0x  |-> chip_20 == sig_4 && chip_2 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "case ( read_enable_14 ) \n   6'b101000 : begin\n     rst_6 <= clk_6\n     sig_6 <= hw_9;\n   end\n   5'bx101x : begin\n     core_8 <= err_18\n     reg_12 <= cfg_11;\n   end\n   default : begin \n     core_6 = rst_20\n     cfg_10 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_13) ( read_enable_14 ) == ( 6'b101000 ) |-> rst_6 == clk_6 && sig_6 == hw_9 ; endproperty \n property name; @(negedge main_clk_13) ( read_enable_14 ) == ( 5'bx101x ) |-> core_8 == err_18 && reg_12 == cfg_11 ; endproperty \n property name; ( read_enable_14 ) != 6'b101000 && @(negedge main_clk_13) ( read_enable_14 ) != 5'bx101x  |-> core_6 == rst_20 && cfg_10 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_13"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   sig_10 : begin\n     data_13 <= err_14\n     core_3 <= rx_5;\n   end\n   5'h1d : begin\n     auth_14 = cfg_3\n     clk_17 = rx_7;\n   end\n   default : begin \n     sig_3 <= core_3\n     data_9 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_10) ( interrupt_enable_9 ) == ( sig_10 ) |-> data_13 == err_14 && core_3 == rx_5 ; endproperty \n property name; @(posedge bus_clock_10) ( interrupt_enable_9 ) == ( 5'h1d ) |-> auth_14 == cfg_3 && clk_17 == rx_7 ; endproperty \n property name; ( interrupt_enable_9 ) != sig_10 && @(posedge bus_clock_10) ( interrupt_enable_9 ) != 5'h1d  |-> sig_3 == core_3 && data_9 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "case ( read_data_12 ) \n   6'h1c : begin\n     cfg_9 = rst_8\n     auth_5 = err_19;\n   end\n   7'h1b : begin\n     data_4 <= sig_7\n     cfg_5 = clk_16;\n   end\n   default : begin \n     tx_12 = auth_4\n     chip_19 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_20) ( read_data_12 ) == ( 6'h1c ) |-> cfg_9 == rst_8 && auth_5 == err_19 ; endproperty \n property name; @(posedge clock_ctrl_20) ( read_data_12 ) == ( 7'h1b ) |-> data_4 == sig_7 && cfg_5 == clk_16 ; endproperty \n property name; ( read_data_12 ) != 6'h1c && @(posedge clock_ctrl_20) ( read_data_12 ) != 7'h1b  |-> tx_12 == auth_4 && chip_19 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "case ( address_register_3 ) \n   7'b001xxxx : begin\n     tx_15 <= err_15\n     chip_10 = chip_20;\n   end\n   default : begin \n     chip_11 = chip_15\n     rst_6 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_6) ( address_register_3 ) == ( 7'b001xxxx ) |-> tx_15 == err_15 && chip_10 == chip_20 ; endproperty \n property name; @(posedge clk_gen_6) ( address_register_3 ) != 7'b001xxxx  |-> chip_11 == chip_15 && rst_6 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "case ( control_flag_register_9 ) \n   7'b0xxxx0x : begin\n     core_8 = tx_11\n     rst_19 = reg_19\n     auth_7 <= tx_1;\n   end\n   7'b0xx11xx : begin\n     auth_20 = rx_17\n     core_14 = tx_20\n     clk_19 = auth_5;\n   end\n   5'b10010 : begin\n     rst_16 <= hw_11\n     cfg_2 <= fsm_11\n     reg_17 = rx_9;\n   end\n   default : begin \n     clk_17 <= rst_18\n     data_6 = rx_18\n     rst_14 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_18) ( control_flag_register_9 ) == ( 7'b0xxxx0x ) |-> core_8 == tx_11 && rst_19 == reg_19 && auth_7 == tx_1 ; endproperty \n property name; @(negedge clock_div_18) ( control_flag_register_9 ) == ( 7'b0xx11xx ) |-> auth_20 == rx_17 && core_14 == tx_20 && clk_19 == auth_5 ; endproperty \n property name; @(negedge clock_div_18) ( control_flag_register_9 ) == ( 5'b10010 ) |-> rst_16 == hw_11 && cfg_2 == fsm_11 && reg_17 == rx_9 ; endproperty \n property name; ( control_flag_register_9 ) != 7'b0xxxx0x && ( control_flag_register_9 ) != 7'b0xx11xx && @(negedge clock_div_18) ( control_flag_register_9 ) != 5'b10010  |-> clk_17 == rst_18 && data_6 == rx_18 && rst_14 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_18"
    },
    {
        "Code": "case ( control_flag_18 ) \n   7'b1xx011x : begin\n     chip_13 = rst_10\n     auth_8 <= fsm_7\n     sig_1 <= tx_11;\n   end\n   6'b111011 : begin\n     rst_15 = hw_4\n     rst_17 = rst_14\n     core_19 = err_7;\n   end\n   default : begin \n     cfg_8 = clk_19\n     clk_14 <= cfg_1\n     auth_2 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_20) ( control_flag_18 ) == ( 7'b1xx011x ) |-> chip_13 == rst_10 && auth_8 == fsm_7 && sig_1 == tx_11 ; endproperty \n property name; @(posedge pll_clk_20) ( control_flag_18 ) == ( 6'b111011 ) |-> rst_15 == hw_4 && rst_17 == rst_14 && core_19 == err_7 ; endproperty \n property name; ( control_flag_18 ) != 7'b1xx011x && @(posedge pll_clk_20) ( control_flag_18 ) != 6'b111011  |-> cfg_8 == clk_19 && clk_14 == cfg_1 && auth_2 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   7'b000x0x0 : begin\n     clk_15 <= rx_14\n     fsm_6 <= clk_2\n     rx_17 = auth_7;\n   end\n   6'b010001 : begin\n     err_7 = err_5\n     reg_18 <= rst_9\n     core_2 <= reg_3;\n   end\n   default : begin \n     core_7 = core_4\n     err_1 <= rst_15\n     core_17 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_3) ( busy_signal_13 ) == ( 7'b000x0x0 ) |-> clk_15 == rx_14 && fsm_6 == clk_2 && rx_17 == auth_7 ; endproperty \n property name; @(posedge mem_clock_3) ( busy_signal_13 ) == ( 6'b010001 ) |-> err_7 == err_5 && reg_18 == rst_9 && core_2 == reg_3 ; endproperty \n property name; ( busy_signal_13 ) != 7'b000x0x0 && @(posedge mem_clock_3) ( busy_signal_13 ) != 6'b010001  |-> core_7 == core_4 && err_1 == rst_15 && core_17 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "case ( input_data_19 ) \n   7'h44 : begin\n     rst_15 <= rst_20\n     rx_6 = err_9\n     reg_12 = fsm_11;\n   end\n   default : begin \n     reg_1 <= chip_4\n     err_3 = reg_16\n     hw_18 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_4) ( input_data_19 ) == ( 7'h44 ) |-> rst_15 == rst_20 && rx_6 == err_9 && reg_12 == fsm_11 ; endproperty \n property name; @(negedge bus_clock_4) ( input_data_19 ) != 7'h44  |-> reg_1 == chip_4 && err_3 == reg_16 && hw_18 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "case ( busy_signal_10 ) \n   7'bx00xxxx : begin\n     chip_1 <= reg_18\n     data_14 <= cfg_14;\n   end\n   6'b0x1100 : begin\n     fsm_15 = tx_1\n     tx_12 <= tx_15;\n   end\n   default : begin \n     data_20 <= rx_17\n     rx_5 = sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_7) ( busy_signal_10 ) == ( 7'bx00xxxx ) |-> chip_1 == reg_18 && data_14 == cfg_14 ; endproperty \n property name; @(posedge async_clk_7) ( busy_signal_10 ) == ( 6'b0x1100 ) |-> fsm_15 == tx_1 && tx_12 == tx_15 ; endproperty \n property name; ( busy_signal_10 ) != 7'bx00xxxx && @(posedge async_clk_7) ( busy_signal_10 ) != 6'b0x1100  |-> data_20 == rx_17 && rx_5 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "case ( output_register_5 ) \n   7'b0000000 : begin\n     hw_8 = clk_19\n     cfg_1 = cfg_12\n     sig_20 = core_7;\n   end\n   5'b00x01 : begin\n     cfg_11 <= fsm_8\n     reg_9 <= cfg_16\n     data_9 <= auth_13;\n   end\n   7'b0xxxxx0 : begin\n     rx_8 <= hw_5\n     rst_17 = tx_8\n     fsm_7 <= err_14;\n   end\n   default : begin \n     reg_14 <= rst_7\n     tx_18 = fsm_5\n     reg_1 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_4) ( output_register_5 ) == ( 7'b0000000 ) |-> hw_8 == clk_19 && cfg_1 == cfg_12 && sig_20 == core_7 ; endproperty \n property name; @(negedge clock_source_4) ( output_register_5 ) == ( 5'b00x01 ) |-> cfg_11 == fsm_8 && reg_9 == cfg_16 && data_9 == auth_13 ; endproperty \n property name; @(negedge clock_source_4) ( output_register_5 ) == ( 7'b0xxxxx0 ) |-> rx_8 == hw_5 && rst_17 == tx_8 && fsm_7 == err_14 ; endproperty \n property name; ( output_register_5 ) != 7'b0000000 && ( output_register_5 ) != 5'b00x01 && @(negedge clock_source_4) ( output_register_5 ) != 7'b0xxxxx0  |-> reg_14 == rst_7 && tx_18 == fsm_5 && reg_1 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "case ( transfer_complete_5 ) \n   4'b0x11 : begin\n     tx_19 = chip_15\n     reg_4 <= cfg_9\n     fsm_19 = chip_1;\n   end\n   default : begin \n     clk_4 = core_17\n     data_16 <= clk_13\n     sig_13 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( transfer_complete_5 ) == ( 4'b0x11 ) |-> tx_19 == chip_15 && reg_4 == cfg_9 && fsm_19 == chip_1 ; endproperty \n property name; @(posedge ref_clk_7) ( transfer_complete_5 ) != 4'b0x11  |-> clk_4 == core_17 && data_16 == clk_13 && sig_13 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( data_register_status_13 ) \n   6'b0x1011 : begin\n     sig_8 = data_1\n     rx_17 <= rx_13\n     hw_19 <= hw_2;\n   end\n   4'bxxxx : begin\n     reg_1 = rst_9\n     hw_4 = cfg_1\n     cfg_7 = hw_14;\n   end\n   default : begin \n     err_19 = cfg_12\n     hw_9 <= sig_19\n     err_8 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_2) ( data_register_status_13 ) == ( 6'b0x1011 ) |-> sig_8 == data_1 && rx_17 == rx_13 && hw_19 == hw_2 ; endproperty \n property name; @(posedge cpu_clock_2) ( data_register_status_13 ) == ( 4'bxxxx ) |-> reg_1 == rst_9 && hw_4 == cfg_1 && cfg_7 == hw_14 ; endproperty \n property name; ( data_register_status_13 ) != 6'b0x1011 && @(posedge cpu_clock_2) ( data_register_status_13 ) != 4'bxxxx  |-> err_19 == cfg_12 && hw_9 == sig_19 && err_8 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "case ( data_control_status_20 ) \n   7'b0xxx001 : begin\n     chip_8 = rx_17\n     data_3 <= rst_11\n     clk_14 <= rst_2;\n   end\n   default : begin \n     tx_9 = fsm_10\n     clk_10 <= data_12\n     auth_16 = rx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( data_control_status_20 ) == ( 7'b0xxx001 ) |-> chip_8 == rx_17 && data_3 == rst_11 && clk_14 == rst_2 ; endproperty \n property name; @(posedge clk_enable_13) ( data_control_status_20 ) != 7'b0xxx001  |-> tx_9 == fsm_10 && clk_10 == data_12 && auth_16 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( command_status_7 ) \n   6'b011110 : begin\n     data_16 = fsm_11\n     cfg_4 <= cfg_13;\n   end\n   6'b00xx1x : begin\n     reg_9 <= rx_5\n     clk_3 = data_4;\n   end\n   default : begin \n     rst_15 <= clk_7\n     core_2 = rst_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( command_status_7 ) == ( 6'b011110 ) |-> data_16 == fsm_11 && cfg_4 == cfg_13 ; endproperty \n property name; @(posedge ref_clk_12) ( command_status_7 ) == ( 6'b00xx1x ) |-> reg_9 == rx_5 && clk_3 == data_4 ; endproperty \n property name; ( command_status_7 ) != 6'b011110 && @(posedge ref_clk_12) ( command_status_7 ) != 6'b00xx1x  |-> rst_15 == clk_7 && core_2 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( status_register_status_11 ) \n   7'bx111111 : begin\n     rx_7 <= auth_14\n     tx_15 = tx_6;\n   end\n   5'h15 : begin\n     err_5 = err_2\n     rx_10 = cfg_2;\n   end\n   5'b0xx00 : begin\n     tx_12 = cfg_14\n     rst_3 <= auth_4;\n   end\n   default : begin \n     rx_17 <= data_6\n     clk_17 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( status_register_status_11 ) == ( 7'bx111111 ) |-> rx_7 == auth_14 && tx_15 == tx_6 ; endproperty \n property name; @(posedge mem_clock_8) ( status_register_status_11 ) == ( 5'h15 ) |-> err_5 == err_2 && rx_10 == cfg_2 ; endproperty \n property name; @(posedge mem_clock_8) ( status_register_status_11 ) == ( 5'b0xx00 ) |-> tx_12 == cfg_14 && rst_3 == auth_4 ; endproperty \n property name; ( status_register_status_11 ) != 7'bx111111 && ( status_register_status_11 ) != 5'h15 && @(posedge mem_clock_8) ( status_register_status_11 ) != 5'b0xx00  |-> rx_17 == data_6 && clk_17 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( control_word_19 ) \n   6'bx0x010 : begin\n     hw_4 <= data_8\n     sig_17 = err_15;\n   end\n   7'h19 : begin\n     rx_3 <= rx_7\n     err_12 = sig_13;\n   end\n   default : begin \n     err_11 = err_7\n     auth_20 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_1) ( control_word_19 ) == ( 6'bx0x010 ) |-> hw_4 == data_8 && sig_17 == err_15 ; endproperty \n property name; @(negedge clock_source_1) ( control_word_19 ) == ( 7'h19 ) |-> rx_3 == rx_7 && err_12 == sig_13 ; endproperty \n property name; ( control_word_19 ) != 6'bx0x010 && @(negedge clock_source_1) ( control_word_19 ) != 7'h19  |-> err_11 == err_7 && auth_20 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "case ( output_register_status_20 ) \n   6'b0x1011 : begin\n     rx_1 <= tx_8\n     chip_12 <= reg_9\n     reg_14 = auth_1;\n   end\n   5'bx0110 : begin\n     tx_18 = hw_8\n     auth_6 <= sig_12\n     rst_1 <= reg_3;\n   end\n   7'bx0xx001 : begin\n     rst_5 = err_9\n     rst_13 = tx_5\n     rx_11 = cfg_8;\n   end\n   default : begin \n     fsm_6 <= rst_8\n     data_10 = clk_20\n     reg_13 = clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_12) ( output_register_status_20 ) == ( 6'b0x1011 ) |-> rx_1 == tx_8 && chip_12 == reg_9 && reg_14 == auth_1 ; endproperty \n property name; @(negedge clk_reset_12) ( output_register_status_20 ) == ( 5'bx0110 ) |-> tx_18 == hw_8 && auth_6 == sig_12 && rst_1 == reg_3 ; endproperty \n property name; @(negedge clk_reset_12) ( output_register_status_20 ) == ( 7'bx0xx001 ) |-> rst_5 == err_9 && rst_13 == tx_5 && rx_11 == cfg_8 ; endproperty \n property name; ( output_register_status_20 ) != 6'b0x1011 && ( output_register_status_20 ) != 5'bx0110 && @(negedge clk_reset_12) ( output_register_status_20 ) != 7'bx0xx001  |-> fsm_6 == rst_8 && data_10 == clk_20 && reg_13 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_12"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   5'h2 : begin\n     err_14 <= core_3\n     chip_13 <= hw_6;\n   end\n   6'b0xxx0x : begin\n     fsm_14 = rst_9\n     tx_5 <= hw_14;\n   end\n   7'bxx1xx1x : begin\n     auth_9 <= auth_1\n     clk_3 <= hw_17;\n   end\n   default : begin \n     data_5 = tx_18\n     sig_14 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_9) ( transfer_complete_11 ) == ( 5'h2 ) |-> err_14 == core_3 && chip_13 == hw_6 ; endproperty \n property name; @(posedge async_clk_9) ( transfer_complete_11 ) == ( 6'b0xxx0x ) |-> fsm_14 == rst_9 && tx_5 == hw_14 ; endproperty \n property name; @(posedge async_clk_9) ( transfer_complete_11 ) == ( 7'bxx1xx1x ) |-> auth_9 == auth_1 && clk_3 == hw_17 ; endproperty \n property name; ( transfer_complete_11 ) != 5'h2 && ( transfer_complete_11 ) != 6'b0xxx0x && @(posedge async_clk_9) ( transfer_complete_11 ) != 7'bxx1xx1x  |-> data_5 == tx_18 && sig_14 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_9"
    },
    {
        "Code": "case ( read_enable_16 ) \n   7'bxxx0101 : begin\n     rx_8 = data_8\n     core_3 <= err_6\n     clk_20 = cfg_15;\n   end\n   default : begin \n     clk_6 <= core_19\n     data_15 = reg_11\n     sig_9 = auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_15) ( read_enable_16 ) == ( 7'bxxx0101 ) |-> rx_8 == data_8 && core_3 == err_6 && clk_20 == cfg_15 ; endproperty \n property name; @(negedge mem_clock_15) ( read_enable_16 ) != 7'bxxx0101  |-> clk_6 == core_19 && data_15 == reg_11 && sig_9 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "case ( control_register_13 ) \n   6'bx1xxxx : begin\n     hw_18 <= reg_8\n     core_16 = err_4\n     data_5 = rst_10;\n   end\n   sig_12 : begin\n     reg_3 = hw_11\n     rst_19 = rst_12\n     hw_3 <= err_15;\n   end\n   7'bxx01011 : begin\n     hw_17 <= fsm_10\n     clk_10 = err_20\n     core_1 = clk_14;\n   end\n   default : begin \n     reg_20 <= auth_4\n     data_14 = sig_15\n     clk_6 = rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( control_register_13 ) == ( 6'bx1xxxx ) |-> hw_18 == reg_8 && core_16 == err_4 && data_5 == rst_10 ; endproperty \n property name; @(posedge sys_clk_3) ( control_register_13 ) == ( sig_12 ) |-> reg_3 == hw_11 && rst_19 == rst_12 && hw_3 == err_15 ; endproperty \n property name; @(posedge sys_clk_3) ( control_register_13 ) == ( 7'bxx01011 ) |-> hw_17 == fsm_10 && clk_10 == err_20 && core_1 == clk_14 ; endproperty \n property name; ( control_register_13 ) != 6'bx1xxxx && ( control_register_13 ) != sig_12 && @(posedge sys_clk_3) ( control_register_13 ) != 7'bxx01011  |-> reg_20 == auth_4 && data_14 == sig_15 && clk_6 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( instruction_buffer_3 ) \n   7'b00x0000 : begin\n     clk_6 = sig_18\n     err_8 = auth_18;\n   end\n   7'b1x0x101 : begin\n     reg_5 <= clk_10\n     cfg_3 = data_6;\n   end\n   default : begin \n     err_5 = tx_15\n     auth_10 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( instruction_buffer_3 ) == ( 7'b00x0000 ) |-> clk_6 == sig_18 && err_8 == auth_18 ; endproperty \n property name; @(posedge clk_reset_1) ( instruction_buffer_3 ) == ( 7'b1x0x101 ) |-> reg_5 == clk_10 && cfg_3 == data_6 ; endproperty \n property name; ( instruction_buffer_3 ) != 7'b00x0000 && @(posedge clk_reset_1) ( instruction_buffer_3 ) != 7'b1x0x101  |-> err_5 == tx_15 && auth_10 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( control_input_14 ) \n   4'b01xx : begin\n     err_19 = rx_20\n     reg_19 <= cfg_8\n     data_16 = data_3;\n   end\n   default : begin \n     rx_18 <= cfg_4\n     sig_19 = core_13\n     tx_19 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_10) ( control_input_14 ) == ( 4'b01xx ) |-> err_19 == rx_20 && reg_19 == cfg_8 && data_16 == data_3 ; endproperty \n property name; @(negedge pll_clk_10) ( control_input_14 ) != 4'b01xx  |-> rx_18 == cfg_4 && sig_19 == core_13 && tx_19 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_10"
    },
    {
        "Code": "case ( control_status_buffer_4 ) \n   7'h63 : begin\n     chip_15 = chip_12\n     cfg_4 <= reg_7\n     auth_15 <= data_8;\n   end\n   5'b10100 : begin\n     auth_10 = rst_12\n     rx_11 = clk_14\n     fsm_14 <= rx_9;\n   end\n   default : begin \n     data_11 = fsm_9\n     err_8 = fsm_9\n     reg_19 = reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( control_status_buffer_4 ) == ( 7'h63 ) |-> chip_15 == chip_12 && cfg_4 == reg_7 && auth_15 == data_8 ; endproperty \n property name; @(posedge clk_gen_12) ( control_status_buffer_4 ) == ( 5'b10100 ) |-> auth_10 == rst_12 && rx_11 == clk_14 && fsm_14 == rx_9 ; endproperty \n property name; ( control_status_buffer_4 ) != 7'h63 && @(posedge clk_gen_12) ( control_status_buffer_4 ) != 5'b10100  |-> data_11 == fsm_9 && err_8 == fsm_9 && reg_19 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( operation_code_19 ) \n   core_16 : begin\n     hw_6 = chip_4\n     rx_9 = rst_17\n     auth_12 = reg_19;\n   end\n   default : begin \n     hw_2 = cfg_18\n     reg_2 = tx_17\n     err_17 = clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_3) ( operation_code_19 ) == ( core_16 ) |-> hw_6 == chip_4 && rx_9 == rst_17 && auth_12 == reg_19 ; endproperty \n property name; @(negedge clock_div_3) ( operation_code_19 ) != core_16  |-> hw_2 == cfg_18 && reg_2 == tx_17 && err_17 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   6'bx00001 : begin\n     rx_12 <= rst_4\n     rst_13 <= sig_8\n     data_1 <= sig_2;\n   end\n   6'bx1xx00 : begin\n     core_9 = fsm_16\n     sig_14 <= hw_5\n     err_2 = chip_17;\n   end\n   default : begin \n     rst_7 <= reg_11\n     fsm_16 = hw_14\n     err_8 = auth_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_7) ( control_register_status_status_11 ) == ( 6'bx00001 ) |-> rx_12 == rst_4 && rst_13 == sig_8 && data_1 == sig_2 ; endproperty \n property name; @(negedge cpu_clock_7) ( control_register_status_status_11 ) == ( 6'bx1xx00 ) |-> core_9 == fsm_16 && sig_14 == hw_5 && err_2 == chip_17 ; endproperty \n property name; ( control_register_status_status_11 ) != 6'bx00001 && @(negedge cpu_clock_7) ( control_register_status_status_11 ) != 6'bx1xx00  |-> rst_7 == reg_11 && fsm_16 == hw_14 && err_8 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_7"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   chip : begin\n     core_16 <= data_5\n     chip_7 = rx_10\n     fsm_17 <= err_4;\n   end\n   7'bx0111x1 : begin\n     auth_8 <= tx_10\n     reg_1 = data_17\n     data_18 <= tx_17;\n   end\n   7'bxx1x1xx : begin\n     cfg_11 = hw_4\n     cfg_13 = data_11\n     hw_16 = cfg_3;\n   end\n   default : begin \n     cfg_3 <= sig_15\n     hw_8 = fsm_7\n     cfg_9 <= reg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( acknowledge_signal_13 ) == ( chip ) |-> core_16 == data_5 && chip_7 == rx_10 && fsm_17 == err_4 ; endproperty \n property name; @(posedge clk_osc_8) ( acknowledge_signal_13 ) == ( 7'bx0111x1 ) |-> auth_8 == tx_10 && reg_1 == data_17 && data_18 == tx_17 ; endproperty \n property name; @(posedge clk_osc_8) ( acknowledge_signal_13 ) == ( 7'bxx1x1xx ) |-> cfg_11 == hw_4 && cfg_13 == data_11 && hw_16 == cfg_3 ; endproperty \n property name; ( acknowledge_signal_13 ) != chip && ( acknowledge_signal_13 ) != 7'bx0111x1 && @(posedge clk_osc_8) ( acknowledge_signal_13 ) != 7'bxx1x1xx  |-> cfg_3 == sig_15 && hw_8 == fsm_7 && cfg_9 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   7'b1x01xx0 : begin\n     chip_10 = rst_7\n     err_7 <= err_15\n     data_10 = fsm_4;\n   end\n   7'b0x1xxxx : begin\n     rx_3 = auth_9\n     hw_6 <= hw_19\n     hw_5 = err_19;\n   end\n   7'bxx1x00x : begin\n     data_11 <= reg_17\n     hw_15 <= rst_3\n     reg_18 = auth_8;\n   end\n   default : begin \n     auth_11 = err_7\n     hw_16 <= core_8\n     tx_10 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_16) ( input_status_register_17 ) == ( 7'b1x01xx0 ) |-> chip_10 == rst_7 && err_7 == err_15 && data_10 == fsm_4 ; endproperty \n property name; @(posedge clk_signal_16) ( input_status_register_17 ) == ( 7'b0x1xxxx ) |-> rx_3 == auth_9 && hw_6 == hw_19 && hw_5 == err_19 ; endproperty \n property name; @(posedge clk_signal_16) ( input_status_register_17 ) == ( 7'bxx1x00x ) |-> data_11 == reg_17 && hw_15 == rst_3 && reg_18 == auth_8 ; endproperty \n property name; ( input_status_register_17 ) != 7'b1x01xx0 && ( input_status_register_17 ) != 7'b0x1xxxx && @(posedge clk_signal_16) ( input_status_register_17 ) != 7'bxx1x00x  |-> auth_11 == err_7 && hw_16 == core_8 && tx_10 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "case ( data_control_status_19 ) \n   7'bx101x00 : begin\n     core_14 = auth_19\n     err_19 = sig_7\n     cfg_14 <= fsm_15;\n   end\n   7'b00xx01x : begin\n     sig_1 <= core_10\n     hw_2 <= reg_17\n     err_12 = rst_19;\n   end\n   7'b11x0010 : begin\n     auth_15 <= rx_16\n     chip_19 = reg_8\n     fsm_13 <= data_5;\n   end\n   default : begin \n     err_4 = clk_15\n     auth_9 = auth_13\n     sig_6 <= clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_7) ( data_control_status_19 ) == ( 7'bx101x00 ) |-> core_14 == auth_19 && err_19 == sig_7 && cfg_14 == fsm_15 ; endproperty \n property name; @(negedge ref_clk_7) ( data_control_status_19 ) == ( 7'b00xx01x ) |-> sig_1 == core_10 && hw_2 == reg_17 && err_12 == rst_19 ; endproperty \n property name; @(negedge ref_clk_7) ( data_control_status_19 ) == ( 7'b11x0010 ) |-> auth_15 == rx_16 && chip_19 == reg_8 && fsm_13 == data_5 ; endproperty \n property name; ( data_control_status_19 ) != 7'bx101x00 && ( data_control_status_19 ) != 7'b00xx01x && @(negedge ref_clk_7) ( data_control_status_19 ) != 7'b11x0010  |-> err_4 == clk_15 && auth_9 == auth_13 && sig_6 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "case ( output_status_register_15 ) \n   rx_1 : begin\n     clk_8 = clk_2\n     sig_12 <= hw_15\n     rx_19 <= data_10;\n   end\n   4'h0 : begin\n     sig_20 = clk_3\n     reg_7 <= err_17\n     chip_8 <= sig_6;\n   end\n   5'h7 : begin\n     data_2 <= sig_9\n     rx_18 = cfg_3\n     hw_8 <= reg_9;\n   end\n   default : begin \n     clk_7 <= chip_19\n     sig_1 = core_9\n     fsm_15 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_16) ( output_status_register_15 ) == ( rx_1 ) |-> clk_8 == clk_2 && sig_12 == hw_15 && rx_19 == data_10 ; endproperty \n property name; @(posedge clk_in_16) ( output_status_register_15 ) == ( 4'h0 ) |-> sig_20 == clk_3 && reg_7 == err_17 && chip_8 == sig_6 ; endproperty \n property name; @(posedge clk_in_16) ( output_status_register_15 ) == ( 5'h7 ) |-> data_2 == sig_9 && rx_18 == cfg_3 && hw_8 == reg_9 ; endproperty \n property name; ( output_status_register_15 ) != rx_1 && ( output_status_register_15 ) != 4'h0 && @(posedge clk_in_16) ( output_status_register_15 ) != 5'h7  |-> clk_7 == chip_19 && sig_1 == core_9 && fsm_15 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_16"
    },
    {
        "Code": "case ( start_address_20 ) \n   7'b001xxxx : begin\n     fsm_1 = fsm_10\n     sig_16 <= rst_20\n     tx_9 <= data_7;\n   end\n   7'b001xxx1 : begin\n     chip_7 <= tx_3\n     auth_7 <= sig_4\n     reg_5 <= chip_12;\n   end\n   7'bxx1xx1x : begin\n     rst_2 = rx_19\n     reg_17 = rx_11\n     reg_12 = tx_17;\n   end\n   default : begin \n     clk_14 <= hw_19\n     fsm_9 <= err_10\n     rst_10 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_19) ( start_address_20 ) == ( 7'b001xxxx ) |-> fsm_1 == fsm_10 && sig_16 == rst_20 && tx_9 == data_7 ; endproperty \n property name; @(posedge mem_clock_19) ( start_address_20 ) == ( 7'b001xxx1 ) |-> chip_7 == tx_3 && auth_7 == sig_4 && reg_5 == chip_12 ; endproperty \n property name; @(posedge mem_clock_19) ( start_address_20 ) == ( 7'bxx1xx1x ) |-> rst_2 == rx_19 && reg_17 == rx_11 && reg_12 == tx_17 ; endproperty \n property name; ( start_address_20 ) != 7'b001xxxx && ( start_address_20 ) != 7'b001xxx1 && @(posedge mem_clock_19) ( start_address_20 ) != 7'bxx1xx1x  |-> clk_14 == hw_19 && fsm_9 == err_10 && rst_10 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "case ( error_flag_8 ) \n   6'b0011x1 : begin\n     cfg_16 = reg_18\n     auth_16 <= chip_8\n     reg_15 <= core_16;\n   end\n   6'b011010 : begin\n     rst_1 <= hw_20\n     rst_14 = fsm_2\n     data_5 = core_13;\n   end\n   default : begin \n     core_16 = data_10\n     hw_15 = clk_12\n     rst_10 = reg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( error_flag_8 ) == ( 6'b0011x1 ) |-> cfg_16 == reg_18 && auth_16 == chip_8 && reg_15 == core_16 ; endproperty \n property name; @(negedge clk_signal_20) ( error_flag_8 ) == ( 6'b011010 ) |-> rst_1 == hw_20 && rst_14 == fsm_2 && data_5 == core_13 ; endproperty \n property name; ( error_flag_8 ) != 6'b0011x1 && @(negedge clk_signal_20) ( error_flag_8 ) != 6'b011010  |-> core_16 == data_10 && hw_15 == clk_12 && rst_10 == reg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( address_status_11 ) \n   6'h9 : begin\n     chip_2 <= rst_1\n     data_14 <= rst_17\n     rx_19 <= cfg_18;\n   end\n   6'b010001 : begin\n     clk_7 <= cfg_3\n     sig_16 <= cfg_13\n     fsm_14 = rst_9;\n   end\n   default : begin \n     sig_6 = reg_9\n     sig_5 = auth_2\n     tx_13 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_19) ( address_status_11 ) == ( 6'h9 ) |-> chip_2 == rst_1 && data_14 == rst_17 && rx_19 == cfg_18 ; endproperty \n property name; @(negedge async_clk_19) ( address_status_11 ) == ( 6'b010001 ) |-> clk_7 == cfg_3 && sig_16 == cfg_13 && fsm_14 == rst_9 ; endproperty \n property name; ( address_status_11 ) != 6'h9 && @(negedge async_clk_19) ( address_status_11 ) != 6'b010001  |-> sig_6 == reg_9 && sig_5 == auth_2 && tx_13 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   6'bx00110 : begin\n     tx_1 = sig_5\n     sig_12 <= rst_19\n     rst_11 = auth_16;\n   end\n   default : begin \n     chip_10 <= rx_20\n     reg_15 <= auth_20\n     reg_13 <= cfg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( interrupt_flag_13 ) == ( 6'bx00110 ) |-> tx_1 == sig_5 && sig_12 == rst_19 && rst_11 == auth_16 ; endproperty \n property name; @(negedge fast_clk_16) ( interrupt_flag_13 ) != 6'bx00110  |-> chip_10 == rx_20 && reg_15 == auth_20 && reg_13 == cfg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( address_register_17 ) \n   6'bxxx110 : begin\n     cfg_18 <= auth_5\n     sig_12 = err_6;\n   end\n   default : begin \n     clk_5 = core_8\n     tx_11 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( address_register_17 ) == ( 6'bxxx110 ) |-> cfg_18 == auth_5 && sig_12 == err_6 ; endproperty \n property name; @(negedge sys_clk_1) ( address_register_17 ) != 6'bxxx110  |-> clk_5 == core_8 && tx_11 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( command_status_13 ) \n   7'b0111xx1 : begin\n     fsm_7 = core_8\n     fsm_19 = chip_15;\n   end\n   6'b0x1011 : begin\n     cfg_1 = rx_14\n     auth_8 <= reg_20;\n   end\n   default : begin \n     clk_15 = data_7\n     cfg_5 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_8) ( command_status_13 ) == ( 7'b0111xx1 ) |-> fsm_7 == core_8 && fsm_19 == chip_15 ; endproperty \n property name; @(posedge mem_clock_8) ( command_status_13 ) == ( 6'b0x1011 ) |-> cfg_1 == rx_14 && auth_8 == reg_20 ; endproperty \n property name; ( command_status_13 ) != 7'b0111xx1 && @(posedge mem_clock_8) ( command_status_13 ) != 6'b0x1011  |-> clk_15 == data_7 && cfg_5 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "case ( data_register_19 ) \n   6'b1xx0xx : begin\n     rst_16 <= rx_18\n     auth_11 <= reg_4\n     core_2 = reg_9;\n   end\n   7'bx0xxxx1 : begin\n     core_15 = auth_17\n     tx_6 = hw_19\n     cfg_19 <= fsm_3;\n   end\n   7'b10xx101 : begin\n     rst_19 <= rst_13\n     core_16 = hw_4\n     chip_15 <= reg_14;\n   end\n   default : begin \n     cfg_11 <= reg_12\n     auth_2 <= cfg_12\n     reg_11 = chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_7) ( data_register_19 ) == ( 6'b1xx0xx ) |-> rst_16 == rx_18 && auth_11 == reg_4 && core_2 == reg_9 ; endproperty \n property name; @(posedge clk_osc_7) ( data_register_19 ) == ( 7'bx0xxxx1 ) |-> core_15 == auth_17 && tx_6 == hw_19 && cfg_19 == fsm_3 ; endproperty \n property name; @(posedge clk_osc_7) ( data_register_19 ) == ( 7'b10xx101 ) |-> rst_19 == rst_13 && core_16 == hw_4 && chip_15 == reg_14 ; endproperty \n property name; ( data_register_19 ) != 6'b1xx0xx && ( data_register_19 ) != 7'bx0xxxx1 && @(posedge clk_osc_7) ( data_register_19 ) != 7'b10xx101  |-> cfg_11 == reg_12 && auth_2 == cfg_12 && reg_11 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_7"
    },
    {
        "Code": "case ( operation_status_19 ) \n   4'h4 : begin\n     cfg_4 = auth_15\n     clk_19 = fsm_4;\n   end\n   default : begin \n     clk_3 <= fsm_19\n     core_5 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( operation_status_19 ) == ( 4'h4 ) |-> cfg_4 == auth_15 && clk_19 == fsm_4 ; endproperty \n property name; @(negedge core_clock_2) ( operation_status_19 ) != 4'h4  |-> clk_3 == fsm_19 && core_5 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( interrupt_control_status_12 ) \n   7'b00x0001 : begin\n     hw_1 <= rst_18\n     fsm_2 <= core_5;\n   end\n   5'b00111 : begin\n     clk_8 <= chip_7\n     rst_11 = err_16;\n   end\n   5'h19 : begin\n     core_1 = sig_17\n     clk_17 <= data_7;\n   end\n   default : begin \n     cfg_16 = reg_1\n     core_14 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( interrupt_control_status_12 ) == ( 7'b00x0001 ) |-> hw_1 == rst_18 && fsm_2 == core_5 ; endproperty \n property name; @(posedge clk_signal_12) ( interrupt_control_status_12 ) == ( 5'b00111 ) |-> clk_8 == chip_7 && rst_11 == err_16 ; endproperty \n property name; @(posedge clk_signal_12) ( interrupt_control_status_12 ) == ( 5'h19 ) |-> core_1 == sig_17 && clk_17 == data_7 ; endproperty \n property name; ( interrupt_control_status_12 ) != 7'b00x0001 && ( interrupt_control_status_12 ) != 5'b00111 && @(posedge clk_signal_12) ( interrupt_control_status_12 ) != 5'h19  |-> cfg_16 == reg_1 && core_14 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( flag_status_18 ) \n   7'h7a : begin\n     auth_12 = hw_11\n     rx_3 <= tx_19;\n   end\n   default : begin \n     auth_11 <= core_12\n     reg_14 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_17) ( flag_status_18 ) == ( 7'h7a ) |-> auth_12 == hw_11 && rx_3 == tx_19 ; endproperty \n property name; @(negedge main_clk_17) ( flag_status_18 ) != 7'h7a  |-> auth_11 == core_12 && reg_14 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_17"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'b0110101 : begin\n     err_1 <= reg_2\n     chip_14 = auth_2;\n   end\n   default : begin \n     hw_1 <= cfg_19\n     reg_14 = clk_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_14) ( status_output_buffer_6 ) == ( 7'b0110101 ) |-> err_1 == reg_2 && chip_14 == auth_2 ; endproperty \n property name; @(posedge clk_signal_14) ( status_output_buffer_6 ) != 7'b0110101  |-> hw_1 == cfg_19 && reg_14 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "case ( end_address_16 ) \n   7'b1x0x1x0 : begin\n     data_2 = sig_16\n     fsm_9 = hw_13\n     tx_15 = cfg_6;\n   end\n   5'bxx110 : begin\n     fsm_20 <= rst_11\n     rx_18 = auth_12\n     auth_8 <= chip_9;\n   end\n   7'b1x1x001 : begin\n     data_9 = sig_6\n     tx_3 = chip_12\n     sig_14 <= reg_10;\n   end\n   default : begin \n     auth_15 = core_2\n     sig_7 <= chip_11\n     rx_20 = auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_20) ( end_address_16 ) == ( 7'b1x0x1x0 ) |-> data_2 == sig_16 && fsm_9 == hw_13 && tx_15 == cfg_6 ; endproperty \n property name; @(posedge clk_signal_20) ( end_address_16 ) == ( 5'bxx110 ) |-> fsm_20 == rst_11 && rx_18 == auth_12 && auth_8 == chip_9 ; endproperty \n property name; @(posedge clk_signal_20) ( end_address_16 ) == ( 7'b1x1x001 ) |-> data_9 == sig_6 && tx_3 == chip_12 && sig_14 == reg_10 ; endproperty \n property name; ( end_address_16 ) != 7'b1x0x1x0 && ( end_address_16 ) != 5'bxx110 && @(posedge clk_signal_20) ( end_address_16 ) != 7'b1x1x001  |-> auth_15 == core_2 && sig_7 == chip_11 && rx_20 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "case ( control_data_2 ) \n   7'b0011101 : begin\n     reg_4 = hw_19\n     reg_17 <= hw_16;\n   end\n   default : begin \n     sig_7 <= fsm_13\n     clk_13 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_5) ( control_data_2 ) == ( 7'b0011101 ) |-> reg_4 == hw_19 && reg_17 == hw_16 ; endproperty \n property name; @(posedge fast_clk_5) ( control_data_2 ) != 7'b0011101  |-> sig_7 == fsm_13 && clk_13 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "case ( command_word_9 ) \n   6'bx1101x : begin\n     cfg_11 <= err_3\n     fsm_5 = fsm_7;\n   end\n   default : begin \n     core_13 <= fsm_20\n     core_14 = clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( command_word_9 ) == ( 6'bx1101x ) |-> cfg_11 == err_3 && fsm_5 == fsm_7 ; endproperty \n property name; @(negedge clk_gen_9) ( command_word_9 ) != 6'bx1101x  |-> core_13 == fsm_20 && core_14 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( address_17 ) \n   6'b001x10 : begin\n     rx_7 = err_5\n     chip_6 <= sig_7;\n   end\n   default : begin \n     reg_5 = cfg_17\n     hw_11 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_6) ( address_17 ) == ( 6'b001x10 ) |-> rx_7 == err_5 && chip_6 == sig_7 ; endproperty \n property name; @(negedge sys_clk_6) ( address_17 ) != 6'b001x10  |-> reg_5 == cfg_17 && hw_11 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_6"
    },
    {
        "Code": "case ( control_register_3 ) \n   6'bx10100 : begin\n     reg_8 <= err_7\n     cfg_3 = data_5;\n   end\n   3'b10x : begin\n     chip_8 <= hw_13\n     sig_10 <= reg_18;\n   end\n   default : begin \n     sig_17 <= rst_8\n     rx_5 = cfg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_5) ( control_register_3 ) == ( 6'bx10100 ) |-> reg_8 == err_7 && cfg_3 == data_5 ; endproperty \n property name; @(negedge mem_clock_5) ( control_register_3 ) == ( 3'b10x ) |-> chip_8 == hw_13 && sig_10 == reg_18 ; endproperty \n property name; ( control_register_3 ) != 6'bx10100 && @(negedge mem_clock_5) ( control_register_3 ) != 3'b10x  |-> sig_17 == rst_8 && rx_5 == cfg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "case ( interrupt_control_status_5 ) \n   7'h36 : begin\n     err_3 <= chip_8\n     fsm_13 = reg_14\n     auth_15 = fsm_8;\n   end\n   7'bx1x1x0x : begin\n     rx_2 <= fsm_14\n     chip_7 = auth_13\n     reg_7 = cfg_19;\n   end\n   default : begin \n     fsm_14 = tx_10\n     clk_1 = fsm_7\n     tx_15 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( interrupt_control_status_5 ) == ( 7'h36 ) |-> err_3 == chip_8 && fsm_13 == reg_14 && auth_15 == fsm_8 ; endproperty \n property name; @(posedge clk_out_1) ( interrupt_control_status_5 ) == ( 7'bx1x1x0x ) |-> rx_2 == fsm_14 && chip_7 == auth_13 && reg_7 == cfg_19 ; endproperty \n property name; ( interrupt_control_status_5 ) != 7'h36 && @(posedge clk_out_1) ( interrupt_control_status_5 ) != 7'bx1x1x0x  |-> fsm_14 == tx_10 && clk_1 == fsm_7 && tx_15 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( output_status_2 ) \n   6'h3e : begin\n     sig_5 <= reg_5\n     reg_10 = data_10;\n   end\n   data_20 : begin\n     core_11 = cfg_4\n     rx_19 = rst_20;\n   end\n   5'h7 : begin\n     reg_8 <= rx_17\n     hw_15 <= rst_14;\n   end\n   default : begin \n     chip_19 = err_2\n     rx_2 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( output_status_2 ) == ( 6'h3e ) |-> sig_5 == reg_5 && reg_10 == data_10 ; endproperty \n property name; @(negedge clock_ctrl_19) ( output_status_2 ) == ( data_20 ) |-> core_11 == cfg_4 && rx_19 == rst_20 ; endproperty \n property name; @(negedge clock_ctrl_19) ( output_status_2 ) == ( 5'h7 ) |-> reg_8 == rx_17 && hw_15 == rst_14 ; endproperty \n property name; ( output_status_2 ) != 6'h3e && ( output_status_2 ) != data_20 && @(negedge clock_ctrl_19) ( output_status_2 ) != 5'h7  |-> chip_19 == err_2 && rx_2 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( data_register_16 ) \n   7'bxx01xxx : begin\n     core_2 <= auth_9\n     hw_2 = rx_8\n     core_15 <= rx_5;\n   end\n   7'b00xxx11 : begin\n     fsm_11 <= fsm_16\n     chip_19 = fsm_6\n     chip_7 <= tx_13;\n   end\n   default : begin \n     sig_15 <= hw_13\n     core_17 <= chip_2\n     rx_20 = hw_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( data_register_16 ) == ( 7'bxx01xxx ) |-> core_2 == auth_9 && hw_2 == rx_8 && core_15 == rx_5 ; endproperty \n property name; @(negedge main_clk_7) ( data_register_16 ) == ( 7'b00xxx11 ) |-> fsm_11 == fsm_16 && chip_19 == fsm_6 && chip_7 == tx_13 ; endproperty \n property name; ( data_register_16 ) != 7'bxx01xxx && @(negedge main_clk_7) ( data_register_16 ) != 7'b00xxx11  |-> sig_15 == hw_13 && core_17 == chip_2 && rx_20 == hw_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( start_bit_1 ) \n   fsm_15 : begin\n     sig_6 <= core_7\n     core_11 <= auth_1;\n   end\n   default : begin \n     rst_12 <= fsm_10\n     auth_20 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_5) ( start_bit_1 ) == ( fsm_15 ) |-> sig_6 == core_7 && core_11 == auth_1 ; endproperty \n property name; @(negedge async_clk_5) ( start_bit_1 ) != fsm_15  |-> rst_12 == fsm_10 && auth_20 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "case ( control_flag_register_14 ) \n   6'b000x11 : begin\n     sig_13 = reg_19\n     auth_17 <= chip_17;\n   end\n   7'bxxxx11x : begin\n     tx_7 <= core_8\n     tx_13 <= tx_5;\n   end\n   default : begin \n     fsm_8 = auth_17\n     cfg_14 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( control_flag_register_14 ) == ( 6'b000x11 ) |-> sig_13 == reg_19 && auth_17 == chip_17 ; endproperty \n property name; @(negedge clk_gen_16) ( control_flag_register_14 ) == ( 7'bxxxx11x ) |-> tx_7 == core_8 && tx_13 == tx_5 ; endproperty \n property name; ( control_flag_register_14 ) != 6'b000x11 && @(negedge clk_gen_16) ( control_flag_register_14 ) != 7'bxxxx11x  |-> fsm_8 == auth_17 && cfg_14 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( flag_control_status_10 ) \n   6'b000101 : begin\n     hw_3 = auth_7\n     core_17 = clk_9\n     fsm_5 <= hw_7;\n   end\n   7'b1110101 : begin\n     fsm_6 = core_12\n     rx_9 <= core_2\n     reg_14 <= chip_10;\n   end\n   7'bxxxxx01 : begin\n     rst_8 = auth_19\n     err_18 <= sig_8\n     tx_4 = rst_14;\n   end\n   default : begin \n     tx_10 = auth_12\n     hw_2 <= data_7\n     sig_1 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( flag_control_status_10 ) == ( 6'b000101 ) |-> hw_3 == auth_7 && core_17 == clk_9 && fsm_5 == hw_7 ; endproperty \n property name; @(negedge clk_out_20) ( flag_control_status_10 ) == ( 7'b1110101 ) |-> fsm_6 == core_12 && rx_9 == core_2 && reg_14 == chip_10 ; endproperty \n property name; @(negedge clk_out_20) ( flag_control_status_10 ) == ( 7'bxxxxx01 ) |-> rst_8 == auth_19 && err_18 == sig_8 && tx_4 == rst_14 ; endproperty \n property name; ( flag_control_status_10 ) != 6'b000101 && ( flag_control_status_10 ) != 7'b1110101 && @(negedge clk_out_20) ( flag_control_status_10 ) != 7'bxxxxx01  |-> tx_10 == auth_12 && hw_2 == data_7 && sig_1 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( instruction_register_8 ) \n   6'b010x0x : begin\n     sig_17 <= rst_8\n     core_13 <= fsm_8\n     data_7 <= auth_4;\n   end\n   default : begin \n     auth_19 <= core_19\n     clk_10 <= chip_6\n     clk_10 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_7) ( instruction_register_8 ) == ( 6'b010x0x ) |-> sig_17 == rst_8 && core_13 == fsm_8 && data_7 == auth_4 ; endproperty \n property name; @(posedge clk_in_7) ( instruction_register_8 ) != 6'b010x0x  |-> auth_19 == core_19 && clk_10 == chip_6 && clk_10 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "case ( data_control_status_16 ) \n   7'b1xx0xxx : begin\n     reg_11 = auth_11\n     reg_15 = fsm_5;\n   end\n   7'h25 : begin\n     auth_14 = auth_15\n     core_18 <= err_6;\n   end\n   7'bx11xx01 : begin\n     sig_2 <= hw_19\n     chip_11 = rst_6;\n   end\n   default : begin \n     rx_17 <= rst_9\n     reg_19 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_5) ( data_control_status_16 ) == ( 7'b1xx0xxx ) |-> reg_11 == auth_11 && reg_15 == fsm_5 ; endproperty \n property name; @(posedge clk_out_5) ( data_control_status_16 ) == ( 7'h25 ) |-> auth_14 == auth_15 && core_18 == err_6 ; endproperty \n property name; @(posedge clk_out_5) ( data_control_status_16 ) == ( 7'bx11xx01 ) |-> sig_2 == hw_19 && chip_11 == rst_6 ; endproperty \n property name; ( data_control_status_16 ) != 7'b1xx0xxx && ( data_control_status_16 ) != 7'h25 && @(posedge clk_out_5) ( data_control_status_16 ) != 7'bx11xx01  |-> rx_17 == rst_9 && reg_19 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   7'h6e : begin\n     tx_16 = chip_7\n     tx_10 <= fsm_12\n     chip_13 = rx_4;\n   end\n   7'h32 : begin\n     fsm_6 <= tx_1\n     fsm_8 = cfg_9\n     fsm_11 <= clk_1;\n   end\n   default : begin \n     err_5 = reg_5\n     rx_19 = tx_13\n     hw_9 = sig_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_6) ( control_buffer_12 ) == ( 7'h6e ) |-> tx_16 == chip_7 && tx_10 == fsm_12 && chip_13 == rx_4 ; endproperty \n property name; @(posedge fast_clk_6) ( control_buffer_12 ) == ( 7'h32 ) |-> fsm_6 == tx_1 && fsm_8 == cfg_9 && fsm_11 == clk_1 ; endproperty \n property name; ( control_buffer_12 ) != 7'h6e && @(posedge fast_clk_6) ( control_buffer_12 ) != 7'h32  |-> err_5 == reg_5 && rx_19 == tx_13 && hw_9 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   4'h9 : begin\n     hw_4 = auth_5\n     hw_18 <= fsm_19\n     data_3 = rst_11;\n   end\n   7'bx1xx0xx : begin\n     fsm_6 <= err_6\n     chip_19 = sig_5\n     data_18 <= chip_5;\n   end\n   default : begin \n     data_20 <= rx_11\n     fsm_11 <= hw_18\n     core_3 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_4) ( busy_signal_16 ) == ( 4'h9 ) |-> hw_4 == auth_5 && hw_18 == fsm_19 && data_3 == rst_11 ; endproperty \n property name; @(posedge clock_source_4) ( busy_signal_16 ) == ( 7'bx1xx0xx ) |-> fsm_6 == err_6 && chip_19 == sig_5 && data_18 == chip_5 ; endproperty \n property name; ( busy_signal_16 ) != 4'h9 && @(posedge clock_source_4) ( busy_signal_16 ) != 7'bx1xx0xx  |-> data_20 == rx_11 && fsm_11 == hw_18 && core_3 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_4"
    },
    {
        "Code": "case ( status_flag_16 ) \n   5'bxx110 : begin\n     rst_4 <= hw_12\n     reg_18 = reg_9\n     err_13 <= data_19;\n   end\n   default : begin \n     data_1 = clk_6\n     tx_17 <= fsm_15\n     tx_6 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( status_flag_16 ) == ( 5'bxx110 ) |-> rst_4 == hw_12 && reg_18 == reg_9 && err_13 == data_19 ; endproperty \n property name; @(negedge pll_clk_6) ( status_flag_16 ) != 5'bxx110  |-> data_1 == clk_6 && tx_17 == fsm_15 && tx_6 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( status_control_16 ) \n   7'b1010010 : begin\n     fsm_2 <= auth_11\n     data_9 = data_20\n     rst_6 = clk_11;\n   end\n   7'b0011x11 : begin\n     reg_13 <= err_12\n     fsm_19 <= rx_6\n     core_16 = rst_18;\n   end\n   7'bx0x01x1 : begin\n     rx_9 = chip_15\n     tx_3 <= cfg_8\n     tx_14 = rx_8;\n   end\n   default : begin \n     core_10 = sig_14\n     fsm_1 = clk_20\n     hw_14 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_5) ( status_control_16 ) == ( 7'b1010010 ) |-> fsm_2 == auth_11 && data_9 == data_20 && rst_6 == clk_11 ; endproperty \n property name; @(negedge cpu_clock_5) ( status_control_16 ) == ( 7'b0011x11 ) |-> reg_13 == err_12 && fsm_19 == rx_6 && core_16 == rst_18 ; endproperty \n property name; @(negedge cpu_clock_5) ( status_control_16 ) == ( 7'bx0x01x1 ) |-> rx_9 == chip_15 && tx_3 == cfg_8 && tx_14 == rx_8 ; endproperty \n property name; ( status_control_16 ) != 7'b1010010 && ( status_control_16 ) != 7'b0011x11 && @(negedge cpu_clock_5) ( status_control_16 ) != 7'bx0x01x1  |-> core_10 == sig_14 && fsm_1 == clk_20 && hw_14 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "case ( command_word_8 ) \n   7'b0x1xx0x : begin\n     reg_20 <= data_14\n     hw_20 = err_9\n     err_10 = sig_10;\n   end\n   6'b1xxx0x : begin\n     err_6 <= sig_16\n     auth_18 = rx_14\n     sig_18 = sig_11;\n   end\n   default : begin \n     data_2 <= auth_13\n     rst_14 = tx_6\n     fsm_3 = auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_19) ( command_word_8 ) == ( 7'b0x1xx0x ) |-> reg_20 == data_14 && hw_20 == err_9 && err_10 == sig_10 ; endproperty \n property name; @(posedge main_clk_19) ( command_word_8 ) == ( 6'b1xxx0x ) |-> err_6 == sig_16 && auth_18 == rx_14 && sig_18 == sig_11 ; endproperty \n property name; ( command_word_8 ) != 7'b0x1xx0x && @(posedge main_clk_19) ( command_word_8 ) != 6'b1xxx0x  |-> data_2 == auth_13 && rst_14 == tx_6 && fsm_3 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   5'hc : begin\n     tx_12 <= err_18\n     chip_8 <= auth_12;\n   end\n   default : begin \n     sig_4 = sig_13\n     rst_12 <= sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( control_buffer_16 ) == ( 5'hc ) |-> tx_12 == err_18 && chip_8 == auth_12 ; endproperty \n property name; @(negedge ref_clk_1) ( control_buffer_16 ) != 5'hc  |-> sig_4 == sig_13 && rst_12 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'b1xxx1x1 : begin\n     clk_10 = fsm_5\n     hw_15 = rx_4;\n   end\n   7'bx11x01x : begin\n     fsm_15 = clk_18\n     sig_10 = fsm_1;\n   end\n   default : begin \n     tx_15 <= sig_4\n     clk_19 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_13) ( data_status_12 ) == ( 7'b1xxx1x1 ) |-> clk_10 == fsm_5 && hw_15 == rx_4 ; endproperty \n property name; @(negedge core_clock_13) ( data_status_12 ) == ( 7'bx11x01x ) |-> fsm_15 == clk_18 && sig_10 == fsm_1 ; endproperty \n property name; ( data_status_12 ) != 7'b1xxx1x1 && @(negedge core_clock_13) ( data_status_12 ) != 7'bx11x01x  |-> tx_15 == sig_4 && clk_19 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "case ( ready_signal_1 ) \n   6'b1x1111 : begin\n     tx_6 = chip_19\n     reg_6 = rx_20\n     err_12 <= core_12;\n   end\n   7'b1x100x0 : begin\n     auth_12 <= rst_13\n     err_3 <= fsm_11\n     err_2 = sig_3;\n   end\n   5'bxx01x : begin\n     tx_18 <= core_13\n     sig_17 <= fsm_6\n     clk_11 <= reg_2;\n   end\n   default : begin \n     chip_18 = hw_2\n     auth_15 = chip_1\n     core_10 <= fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( ready_signal_1 ) == ( 6'b1x1111 ) |-> tx_6 == chip_19 && reg_6 == rx_20 && err_12 == core_12 ; endproperty \n property name; @(posedge clk_gen_17) ( ready_signal_1 ) == ( 7'b1x100x0 ) |-> auth_12 == rst_13 && err_3 == fsm_11 && err_2 == sig_3 ; endproperty \n property name; @(posedge clk_gen_17) ( ready_signal_1 ) == ( 5'bxx01x ) |-> tx_18 == core_13 && sig_17 == fsm_6 && clk_11 == reg_2 ; endproperty \n property name; ( ready_signal_1 ) != 6'b1x1111 && ( ready_signal_1 ) != 7'b1x100x0 && @(posedge clk_gen_17) ( ready_signal_1 ) != 5'bxx01x  |-> chip_18 == hw_2 && auth_15 == chip_1 && core_10 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( data_control_2 ) \n   5'bxx11x : begin\n     rx_17 <= data_12\n     chip_20 = rx_15\n     chip_6 = reg_1;\n   end\n   4'b000x : begin\n     data_10 = rx_11\n     data_5 = cfg_10\n     reg_6 = rst_2;\n   end\n   default : begin \n     sig_4 = clk_13\n     auth_9 <= sig_4\n     chip_13 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_8) ( data_control_2 ) == ( 5'bxx11x ) |-> rx_17 == data_12 && chip_20 == rx_15 && chip_6 == reg_1 ; endproperty \n property name; @(negedge clk_out_8) ( data_control_2 ) == ( 4'b000x ) |-> data_10 == rx_11 && data_5 == cfg_10 && reg_6 == rst_2 ; endproperty \n property name; ( data_control_2 ) != 5'bxx11x && @(negedge clk_out_8) ( data_control_2 ) != 4'b000x  |-> sig_4 == clk_13 && auth_9 == sig_4 && chip_13 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "case ( data_ready_9 ) \n   5'b1x010 : begin\n     reg_4 <= err_5\n     core_8 = data_14\n     core_17 <= data_2;\n   end\n   7'bx11x01x : begin\n     hw_16 = auth_14\n     hw_1 <= err_10\n     core_12 <= auth_19;\n   end\n   4'bxx10 : begin\n     rst_20 = clk_12\n     rst_5 <= hw_6\n     core_7 <= rx_17;\n   end\n   default : begin \n     err_9 = sig_9\n     core_5 = sig_16\n     core_4 <= fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_15) ( data_ready_9 ) == ( 5'b1x010 ) |-> reg_4 == err_5 && core_8 == data_14 && core_17 == data_2 ; endproperty \n property name; @(posedge clock_ctrl_15) ( data_ready_9 ) == ( 7'bx11x01x ) |-> hw_16 == auth_14 && hw_1 == err_10 && core_12 == auth_19 ; endproperty \n property name; @(posedge clock_ctrl_15) ( data_ready_9 ) == ( 4'bxx10 ) |-> rst_20 == clk_12 && rst_5 == hw_6 && core_7 == rx_17 ; endproperty \n property name; ( data_ready_9 ) != 5'b1x010 && ( data_ready_9 ) != 7'bx11x01x && @(posedge clock_ctrl_15) ( data_ready_9 ) != 4'bxx10  |-> err_9 == sig_9 && core_5 == sig_16 && core_4 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_15"
    },
    {
        "Code": "case ( instruction_14 ) \n   5'b1x0xx : begin\n     reg_10 = data_18\n     err_15 <= data_8;\n   end\n   5'b00110 : begin\n     tx_11 <= sig_4\n     chip_12 <= reg_20;\n   end\n   default : begin \n     err_17 <= fsm_20\n     fsm_16 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( instruction_14 ) == ( 5'b1x0xx ) |-> reg_10 == data_18 && err_15 == data_8 ; endproperty \n property name; @(posedge mem_clock_13) ( instruction_14 ) == ( 5'b00110 ) |-> tx_11 == sig_4 && chip_12 == reg_20 ; endproperty \n property name; ( instruction_14 ) != 5'b1x0xx && @(posedge mem_clock_13) ( instruction_14 ) != 5'b00110  |-> err_17 == fsm_20 && fsm_16 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( control_output_5 ) \n   5'b01001 : begin\n     clk_1 = data_7\n     auth_7 <= core_20;\n   end\n   7'bxx0x0x1 : begin\n     rst_17 <= sig_7\n     fsm_14 <= tx_6;\n   end\n   6'b00100x : begin\n     rst_1 = tx_5\n     cfg_20 = data_2;\n   end\n   default : begin \n     err_1 <= chip_7\n     chip_18 = tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( control_output_5 ) == ( 5'b01001 ) |-> clk_1 == data_7 && auth_7 == core_20 ; endproperty \n property name; @(negedge bus_clock_10) ( control_output_5 ) == ( 7'bxx0x0x1 ) |-> rst_17 == sig_7 && fsm_14 == tx_6 ; endproperty \n property name; @(negedge bus_clock_10) ( control_output_5 ) == ( 6'b00100x ) |-> rst_1 == tx_5 && cfg_20 == data_2 ; endproperty \n property name; ( control_output_5 ) != 5'b01001 && ( control_output_5 ) != 7'bxx0x0x1 && @(negedge bus_clock_10) ( control_output_5 ) != 6'b00100x  |-> err_1 == chip_7 && chip_18 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( control_buffer_13 ) \n   7'bx01x0xx : begin\n     sig_4 = err_8\n     chip_9 <= auth_17\n     err_18 = core_18;\n   end\n   6'bxx0xxx : begin\n     hw_11 <= cfg_10\n     reg_4 <= err_17\n     data_11 = core_13;\n   end\n   7'b0xx1xxx : begin\n     rst_10 = reg_13\n     reg_5 <= core_3\n     rx_13 <= fsm_4;\n   end\n   default : begin \n     cfg_7 = sig_15\n     chip_4 <= rst_14\n     rx_17 <= core_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_17) ( control_buffer_13 ) == ( 7'bx01x0xx ) |-> sig_4 == err_8 && chip_9 == auth_17 && err_18 == core_18 ; endproperty \n property name; @(posedge clock_ctrl_17) ( control_buffer_13 ) == ( 6'bxx0xxx ) |-> hw_11 == cfg_10 && reg_4 == err_17 && data_11 == core_13 ; endproperty \n property name; @(posedge clock_ctrl_17) ( control_buffer_13 ) == ( 7'b0xx1xxx ) |-> rst_10 == reg_13 && reg_5 == core_3 && rx_13 == fsm_4 ; endproperty \n property name; ( control_buffer_13 ) != 7'bx01x0xx && ( control_buffer_13 ) != 6'bxx0xxx && @(posedge clock_ctrl_17) ( control_buffer_13 ) != 7'b0xx1xxx  |-> cfg_7 == sig_15 && chip_4 == rst_14 && rx_17 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "case ( output_buffer_3 ) \n   data_16 : begin\n     reg_11 = core_19\n     data_6 = reg_3;\n   end\n   sig_3 : begin\n     sig_15 = cfg_19\n     chip_16 <= rst_15;\n   end\n   default : begin \n     cfg_14 <= rst_18\n     data_9 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( output_buffer_3 ) == ( data_16 ) |-> reg_11 == core_19 && data_6 == reg_3 ; endproperty \n property name; @(negedge clock_div_13) ( output_buffer_3 ) == ( sig_3 ) |-> sig_15 == cfg_19 && chip_16 == rst_15 ; endproperty \n property name; ( output_buffer_3 ) != data_16 && @(negedge clock_div_13) ( output_buffer_3 ) != sig_3  |-> cfg_14 == rst_18 && data_9 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( ready_output_5 ) \n   7'b0x01010 : begin\n     clk_11 = hw_18\n     hw_16 <= hw_4;\n   end\n   6'b000011 : begin\n     fsm_7 = err_16\n     clk_16 <= hw_10;\n   end\n   default : begin \n     sig_4 = core_18\n     sig_8 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( ready_output_5 ) == ( 7'b0x01010 ) |-> clk_11 == hw_18 && hw_16 == hw_4 ; endproperty \n property name; @(posedge clk_in_1) ( ready_output_5 ) == ( 6'b000011 ) |-> fsm_7 == err_16 && clk_16 == hw_10 ; endproperty \n property name; ( ready_output_5 ) != 7'b0x01010 && @(posedge clk_in_1) ( ready_output_5 ) != 6'b000011  |-> sig_4 == core_18 && sig_8 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   3'h2 : begin\n     core_11 = fsm_12\n     tx_5 = rst_3\n     tx_4 <= hw_7;\n   end\n   3'b100 : begin\n     tx_16 <= rx_2\n     data_2 <= reg_12\n     rx_18 = rst_17;\n   end\n   default : begin \n     rst_3 = fsm_1\n     core_10 = clk_3\n     tx_6 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_17) ( data_status_register_4 ) == ( 3'h2 ) |-> core_11 == fsm_12 && tx_5 == rst_3 && tx_4 == hw_7 ; endproperty \n property name; @(posedge cpu_clock_17) ( data_status_register_4 ) == ( 3'b100 ) |-> tx_16 == rx_2 && data_2 == reg_12 && rx_18 == rst_17 ; endproperty \n property name; ( data_status_register_4 ) != 3'h2 && @(posedge cpu_clock_17) ( data_status_register_4 ) != 3'b100  |-> rst_3 == fsm_1 && core_10 == clk_3 && tx_6 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "case ( status_register_buffer_9 ) \n   reg_18 : begin\n     reg_7 <= tx_12\n     fsm_10 <= data_13;\n   end\n   5'bxxx0x : begin\n     rst_18 <= cfg_8\n     data_14 = chip_2;\n   end\n   5'h1b : begin\n     auth_12 <= reg_11\n     reg_2 = cfg_14;\n   end\n   default : begin \n     auth_13 <= data_6\n     chip_16 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_17) ( status_register_buffer_9 ) == ( reg_18 ) |-> reg_7 == tx_12 && fsm_10 == data_13 ; endproperty \n property name; @(posedge clock_ctrl_17) ( status_register_buffer_9 ) == ( 5'bxxx0x ) |-> rst_18 == cfg_8 && data_14 == chip_2 ; endproperty \n property name; @(posedge clock_ctrl_17) ( status_register_buffer_9 ) == ( 5'h1b ) |-> auth_12 == reg_11 && reg_2 == cfg_14 ; endproperty \n property name; ( status_register_buffer_9 ) != reg_18 && ( status_register_buffer_9 ) != 5'bxxx0x && @(posedge clock_ctrl_17) ( status_register_buffer_9 ) != 5'h1b  |-> auth_13 == data_6 && chip_16 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "case ( status_buffer_10 ) \n   7'bxxxx101 : begin\n     core_5 = fsm_3\n     cfg_14 = core_15;\n   end\n   core_8 : begin\n     sig_14 = fsm_20\n     sig_17 <= chip_1;\n   end\n   6'h27 : begin\n     chip_12 <= hw_17\n     reg_16 = cfg_15;\n   end\n   default : begin \n     err_15 = clk_20\n     reg_12 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_3) ( status_buffer_10 ) == ( 7'bxxxx101 ) |-> core_5 == fsm_3 && cfg_14 == core_15 ; endproperty \n property name; @(negedge clk_in_3) ( status_buffer_10 ) == ( core_8 ) |-> sig_14 == fsm_20 && sig_17 == chip_1 ; endproperty \n property name; @(negedge clk_in_3) ( status_buffer_10 ) == ( 6'h27 ) |-> chip_12 == hw_17 && reg_16 == cfg_15 ; endproperty \n property name; ( status_buffer_10 ) != 7'bxxxx101 && ( status_buffer_10 ) != core_8 && @(negedge clk_in_3) ( status_buffer_10 ) != 6'h27  |-> err_15 == clk_20 && reg_12 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "case ( start_address_18 ) \n   6'bx0x010 : begin\n     core_2 <= tx_11\n     fsm_19 = rst_11;\n   end\n   7'b010101x : begin\n     sig_3 <= err_7\n     core_6 <= data_18;\n   end\n   7'h64 : begin\n     core_7 = err_10\n     data_2 <= tx_1;\n   end\n   default : begin \n     core_15 = rx_6\n     err_15 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_16) ( start_address_18 ) == ( 6'bx0x010 ) |-> core_2 == tx_11 && fsm_19 == rst_11 ; endproperty \n property name; @(posedge async_clk_16) ( start_address_18 ) == ( 7'b010101x ) |-> sig_3 == err_7 && core_6 == data_18 ; endproperty \n property name; @(posedge async_clk_16) ( start_address_18 ) == ( 7'h64 ) |-> core_7 == err_10 && data_2 == tx_1 ; endproperty \n property name; ( start_address_18 ) != 6'bx0x010 && ( start_address_18 ) != 7'b010101x && @(posedge async_clk_16) ( start_address_18 ) != 7'h64  |-> core_15 == rx_6 && err_15 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "case ( enable_5 ) \n   7'bxx1111x : begin\n     sig_9 <= cfg_3\n     core_11 <= tx_2;\n   end\n   err_1 : begin\n     core_17 = err_10\n     data_14 <= cfg_14;\n   end\n   default : begin \n     chip_8 = sig_20\n     fsm_15 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_1) ( enable_5 ) == ( 7'bxx1111x ) |-> sig_9 == cfg_3 && core_11 == tx_2 ; endproperty \n property name; @(posedge mem_clock_1) ( enable_5 ) == ( err_1 ) |-> core_17 == err_10 && data_14 == cfg_14 ; endproperty \n property name; ( enable_5 ) != 7'bxx1111x && @(posedge mem_clock_1) ( enable_5 ) != err_1  |-> chip_8 == sig_20 && fsm_15 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "case ( control_data_13 ) \n   core_16 : begin\n     auth_4 <= auth_14\n     fsm_1 = hw_5;\n   end\n   5'b01011 : begin\n     fsm_6 <= fsm_17\n     clk_2 = data_8;\n   end\n   7'b1xxx1x1 : begin\n     cfg_8 = cfg_19\n     clk_15 <= chip_7;\n   end\n   default : begin \n     tx_11 = rst_3\n     err_18 <= core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_16) ( control_data_13 ) == ( core_16 ) |-> auth_4 == auth_14 && fsm_1 == hw_5 ; endproperty \n property name; @(posedge clk_out_16) ( control_data_13 ) == ( 5'b01011 ) |-> fsm_6 == fsm_17 && clk_2 == data_8 ; endproperty \n property name; @(posedge clk_out_16) ( control_data_13 ) == ( 7'b1xxx1x1 ) |-> cfg_8 == cfg_19 && clk_15 == chip_7 ; endproperty \n property name; ( control_data_13 ) != core_16 && ( control_data_13 ) != 5'b01011 && @(posedge clk_out_16) ( control_data_13 ) != 7'b1xxx1x1  |-> tx_11 == rst_3 && err_18 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "case ( end_address_12 ) \n   7'bx01x0x1 : begin\n     reg_1 <= err_15\n     core_10 = reg_13;\n   end\n   6'bx110xx : begin\n     core_4 <= core_5\n     rx_19 = auth_2;\n   end\n   default : begin \n     rx_16 = tx_18\n     core_20 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_7) ( end_address_12 ) == ( 7'bx01x0x1 ) |-> reg_1 == err_15 && core_10 == reg_13 ; endproperty \n property name; @(negedge pll_clk_7) ( end_address_12 ) == ( 6'bx110xx ) |-> core_4 == core_5 && rx_19 == auth_2 ; endproperty \n property name; ( end_address_12 ) != 7'bx01x0x1 && @(negedge pll_clk_7) ( end_address_12 ) != 6'bx110xx  |-> rx_16 == tx_18 && core_20 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "case ( start_address_10 ) \n   7'bxxx0xxx : begin\n     rx_10 = core_18\n     clk_15 <= rst_20;\n   end\n   4'b1xxx : begin\n     err_1 <= clk_11\n     chip_5 <= clk_9;\n   end\n   default : begin \n     rst_11 = err_2\n     fsm_12 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_17) ( start_address_10 ) == ( 7'bxxx0xxx ) |-> rx_10 == core_18 && clk_15 == rst_20 ; endproperty \n property name; @(negedge async_clk_17) ( start_address_10 ) == ( 4'b1xxx ) |-> err_1 == clk_11 && chip_5 == clk_9 ; endproperty \n property name; ( start_address_10 ) != 7'bxxx0xxx && @(negedge async_clk_17) ( start_address_10 ) != 4'b1xxx  |-> rst_11 == err_2 && fsm_12 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_17"
    },
    {
        "Code": "case ( control_register_status_status_5 ) \n   7'h62 : begin\n     reg_7 <= chip_16\n     reg_6 = tx_4;\n   end\n   7'b11100xx : begin\n     chip_9 = clk_8\n     fsm_20 = rst_17;\n   end\n   default : begin \n     hw_4 <= tx_15\n     cfg_3 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( control_register_status_status_5 ) == ( 7'h62 ) |-> reg_7 == chip_16 && reg_6 == tx_4 ; endproperty \n property name; @(negedge cpu_clock_17) ( control_register_status_status_5 ) == ( 7'b11100xx ) |-> chip_9 == clk_8 && fsm_20 == rst_17 ; endproperty \n property name; ( control_register_status_status_5 ) != 7'h62 && @(negedge cpu_clock_17) ( control_register_status_status_5 ) != 7'b11100xx  |-> hw_4 == tx_15 && cfg_3 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'h20 : begin\n     cfg_7 <= cfg_5\n     err_17 <= rx_6;\n   end\n   default : begin \n     data_20 = sig_4\n     auth_20 <= data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_17) ( control_data_18 ) == ( 7'h20 ) |-> cfg_7 == cfg_5 && err_17 == rx_6 ; endproperty \n property name; @(posedge core_clock_17) ( control_data_18 ) != 7'h20  |-> data_20 == sig_4 && auth_20 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_17"
    },
    {
        "Code": "case ( control_register_8 ) \n   7'bx101x00 : begin\n     clk_20 <= sig_13\n     err_6 = clk_14;\n   end\n   default : begin \n     rst_9 = fsm_8\n     rst_13 <= rst_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_4) ( control_register_8 ) == ( 7'bx101x00 ) |-> clk_20 == sig_13 && err_6 == clk_14 ; endproperty \n property name; @(negedge sys_clk_4) ( control_register_8 ) != 7'bx101x00  |-> rst_9 == fsm_8 && rst_13 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "case ( control_buffer_5 ) \n   7'b10xx010 : begin\n     hw_13 = tx_4\n     auth_20 <= data_15;\n   end\n   7'bxx000x0 : begin\n     fsm_19 <= auth_16\n     core_11 <= tx_17;\n   end\n   6'bxxx110 : begin\n     reg_7 = core_14\n     chip_9 <= data_8;\n   end\n   default : begin \n     cfg_13 <= core_13\n     auth_5 <= clk_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_13) ( control_buffer_5 ) == ( 7'b10xx010 ) |-> hw_13 == tx_4 && auth_20 == data_15 ; endproperty \n property name; @(posedge bus_clock_13) ( control_buffer_5 ) == ( 7'bxx000x0 ) |-> fsm_19 == auth_16 && core_11 == tx_17 ; endproperty \n property name; @(posedge bus_clock_13) ( control_buffer_5 ) == ( 6'bxxx110 ) |-> reg_7 == core_14 && chip_9 == data_8 ; endproperty \n property name; ( control_buffer_5 ) != 7'b10xx010 && ( control_buffer_5 ) != 7'bxx000x0 && @(posedge bus_clock_13) ( control_buffer_5 ) != 6'bxxx110  |-> cfg_13 == core_13 && auth_5 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "case ( input_buffer_status_14 ) \n   7'bxxxxx1x : begin\n     clk_12 <= fsm_12\n     rx_17 = chip_17;\n   end\n   6'b110x10 : begin\n     reg_19 = err_7\n     err_12 <= chip_5;\n   end\n   5'b1x1x1 : begin\n     fsm_11 = reg_14\n     core_11 <= hw_1;\n   end\n   default : begin \n     clk_11 <= hw_15\n     err_19 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( input_buffer_status_14 ) == ( 7'bxxxxx1x ) |-> clk_12 == fsm_12 && rx_17 == chip_17 ; endproperty \n property name; @(negedge clk_gen_7) ( input_buffer_status_14 ) == ( 6'b110x10 ) |-> reg_19 == err_7 && err_12 == chip_5 ; endproperty \n property name; @(negedge clk_gen_7) ( input_buffer_status_14 ) == ( 5'b1x1x1 ) |-> fsm_11 == reg_14 && core_11 == hw_1 ; endproperty \n property name; ( input_buffer_status_14 ) != 7'bxxxxx1x && ( input_buffer_status_14 ) != 6'b110x10 && @(negedge clk_gen_7) ( input_buffer_status_14 ) != 5'b1x1x1  |-> clk_11 == hw_15 && err_19 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( flag_register_10 ) \n   7'b111010x : begin\n     sig_5 <= err_13\n     hw_3 = fsm_6;\n   end\n   default : begin \n     err_12 <= clk_4\n     sig_11 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( flag_register_10 ) == ( 7'b111010x ) |-> sig_5 == err_13 && hw_3 == fsm_6 ; endproperty \n property name; @(posedge core_clock_13) ( flag_register_10 ) != 7'b111010x  |-> err_12 == clk_4 && sig_11 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( end_address_20 ) \n   7'bxx0xxx1 : begin\n     reg_20 = core_7\n     data_16 <= reg_15;\n   end\n   default : begin \n     chip_2 = fsm_7\n     rx_14 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( end_address_20 ) == ( 7'bxx0xxx1 ) |-> reg_20 == core_7 && data_16 == reg_15 ; endproperty \n property name; @(negedge clk_reset_14) ( end_address_20 ) != 7'bxx0xxx1  |-> chip_2 == fsm_7 && rx_14 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( data_buffer_10 ) \n   7'b111001x : begin\n     fsm_17 <= cfg_12\n     chip_11 <= core_1;\n   end\n   5'b0x1x1 : begin\n     reg_7 <= core_8\n     chip_20 <= reg_4;\n   end\n   default : begin \n     data_10 <= auth_19\n     tx_4 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_12) ( data_buffer_10 ) == ( 7'b111001x ) |-> fsm_17 == cfg_12 && chip_11 == core_1 ; endproperty \n property name; @(negedge clock_source_12) ( data_buffer_10 ) == ( 5'b0x1x1 ) |-> reg_7 == core_8 && chip_20 == reg_4 ; endproperty \n property name; ( data_buffer_10 ) != 7'b111001x && @(negedge clock_source_12) ( data_buffer_10 ) != 5'b0x1x1  |-> data_10 == auth_19 && tx_4 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "case ( command_status_10 ) \n   5'b1010x : begin\n     reg_7 <= cfg_16\n     err_13 = chip_9\n     rx_13 <= err_9;\n   end\n   6'bx1001x : begin\n     sig_3 = core_9\n     tx_4 <= err_12\n     core_11 <= rx_15;\n   end\n   7'b0111001 : begin\n     cfg_4 <= fsm_12\n     data_16 = tx_17\n     chip_17 = sig_11;\n   end\n   default : begin \n     rx_11 = rx_13\n     sig_14 <= sig_3\n     err_4 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_1) ( command_status_10 ) == ( 5'b1010x ) |-> reg_7 == cfg_16 && err_13 == chip_9 && rx_13 == err_9 ; endproperty \n property name; @(negedge pll_clk_1) ( command_status_10 ) == ( 6'bx1001x ) |-> sig_3 == core_9 && tx_4 == err_12 && core_11 == rx_15 ; endproperty \n property name; @(negedge pll_clk_1) ( command_status_10 ) == ( 7'b0111001 ) |-> cfg_4 == fsm_12 && data_16 == tx_17 && chip_17 == sig_11 ; endproperty \n property name; ( command_status_10 ) != 5'b1010x && ( command_status_10 ) != 6'bx1001x && @(negedge pll_clk_1) ( command_status_10 ) != 7'b0111001  |-> rx_11 == rx_13 && sig_14 == sig_3 && err_4 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "case ( data_in_11 ) \n   7'b0x0101x : begin\n     tx_18 <= auth_16\n     sig_17 <= auth_10\n     chip_2 = rx_13;\n   end\n   7'b0x1x000 : begin\n     hw_8 = fsm_12\n     fsm_15 = reg_2\n     chip_16 = auth_6;\n   end\n   4'b1x1x : begin\n     reg_20 <= core_19\n     cfg_3 = chip_3\n     err_18 <= cfg_20;\n   end\n   default : begin \n     err_7 = core_11\n     data_1 <= chip_20\n     tx_2 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_9) ( data_in_11 ) == ( 7'b0x0101x ) |-> tx_18 == auth_16 && sig_17 == auth_10 && chip_2 == rx_13 ; endproperty \n property name; @(negedge clk_in_9) ( data_in_11 ) == ( 7'b0x1x000 ) |-> hw_8 == fsm_12 && fsm_15 == reg_2 && chip_16 == auth_6 ; endproperty \n property name; @(negedge clk_in_9) ( data_in_11 ) == ( 4'b1x1x ) |-> reg_20 == core_19 && cfg_3 == chip_3 && err_18 == cfg_20 ; endproperty \n property name; ( data_in_11 ) != 7'b0x0101x && ( data_in_11 ) != 7'b0x1x000 && @(negedge clk_in_9) ( data_in_11 ) != 4'b1x1x  |-> err_7 == core_11 && data_1 == chip_20 && tx_2 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "case ( start_address_4 ) \n   7'b1xx111x : begin\n     tx_3 = tx_11\n     auth_5 <= clk_6;\n   end\n   7'hc : begin\n     auth_13 = chip_18\n     rst_7 = err_7;\n   end\n   7'b01000xx : begin\n     clk_13 <= rst_18\n     rst_17 = auth_11;\n   end\n   default : begin \n     rx_6 <= hw_19\n     rx_3 <= fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_11) ( start_address_4 ) == ( 7'b1xx111x ) |-> tx_3 == tx_11 && auth_5 == clk_6 ; endproperty \n property name; @(negedge ref_clk_11) ( start_address_4 ) == ( 7'hc ) |-> auth_13 == chip_18 && rst_7 == err_7 ; endproperty \n property name; @(negedge ref_clk_11) ( start_address_4 ) == ( 7'b01000xx ) |-> clk_13 == rst_18 && rst_17 == auth_11 ; endproperty \n property name; ( start_address_4 ) != 7'b1xx111x && ( start_address_4 ) != 7'hc && @(negedge ref_clk_11) ( start_address_4 ) != 7'b01000xx  |-> rx_6 == hw_19 && rx_3 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "case ( data_status_register_status_9 ) \n   6'b01x101 : begin\n     clk_14 <= rst_15\n     fsm_19 <= chip_8;\n   end\n   7'bx01x011 : begin\n     err_16 = data_9\n     rx_2 <= tx_18;\n   end\n   6'bx00001 : begin\n     data_19 = err_18\n     hw_16 = tx_9;\n   end\n   default : begin \n     data_14 = tx_4\n     err_17 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_16) ( data_status_register_status_9 ) == ( 6'b01x101 ) |-> clk_14 == rst_15 && fsm_19 == chip_8 ; endproperty \n property name; @(negedge pll_clk_16) ( data_status_register_status_9 ) == ( 7'bx01x011 ) |-> err_16 == data_9 && rx_2 == tx_18 ; endproperty \n property name; @(negedge pll_clk_16) ( data_status_register_status_9 ) == ( 6'bx00001 ) |-> data_19 == err_18 && hw_16 == tx_9 ; endproperty \n property name; ( data_status_register_status_9 ) != 6'b01x101 && ( data_status_register_status_9 ) != 7'bx01x011 && @(negedge pll_clk_16) ( data_status_register_status_9 ) != 6'bx00001  |-> data_14 == tx_4 && err_17 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "case ( input_buffer_status_18 ) \n   fsm_20 : begin\n     err_15 = rx_13\n     sig_14 = err_3;\n   end\n   default : begin \n     sig_11 = hw_15\n     err_3 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_4) ( input_buffer_status_18 ) == ( fsm_20 ) |-> err_15 == rx_13 && sig_14 == err_3 ; endproperty \n property name; @(negedge clk_signal_4) ( input_buffer_status_18 ) != fsm_20  |-> sig_11 == hw_15 && err_3 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "case ( control_output_4 ) \n   4'h1 : begin\n     chip_5 = core_12\n     rst_12 <= tx_11;\n   end\n   sig_3 : begin\n     reg_17 = auth_19\n     sig_2 <= err_1;\n   end\n   7'b0001001 : begin\n     tx_14 <= sig_17\n     cfg_9 = hw_20;\n   end\n   default : begin \n     sig_4 <= tx_10\n     cfg_5 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_10) ( control_output_4 ) == ( 4'h1 ) |-> chip_5 == core_12 && rst_12 == tx_11 ; endproperty \n property name; @(posedge async_clk_10) ( control_output_4 ) == ( sig_3 ) |-> reg_17 == auth_19 && sig_2 == err_1 ; endproperty \n property name; @(posedge async_clk_10) ( control_output_4 ) == ( 7'b0001001 ) |-> tx_14 == sig_17 && cfg_9 == hw_20 ; endproperty \n property name; ( control_output_4 ) != 4'h1 && ( control_output_4 ) != sig_3 && @(posedge async_clk_10) ( control_output_4 ) != 7'b0001001  |-> sig_4 == tx_10 && cfg_5 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "case ( result_register_16 ) \n   7'b1x0x1xx : begin\n     fsm_11 <= core_5\n     core_12 <= data_11\n     chip_7 = rx_12;\n   end\n   default : begin \n     data_12 <= auth_12\n     hw_14 = tx_2\n     rst_5 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_11) ( result_register_16 ) == ( 7'b1x0x1xx ) |-> fsm_11 == core_5 && core_12 == data_11 && chip_7 == rx_12 ; endproperty \n property name; @(negedge clock_div_11) ( result_register_16 ) != 7'b1x0x1xx  |-> data_12 == auth_12 && hw_14 == tx_2 && rst_5 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "case ( data_buffer_18 ) \n   7'h3c : begin\n     core_4 <= auth_7\n     core_7 <= core_12\n     hw_12 <= chip_18;\n   end\n   default : begin \n     chip_7 <= tx_6\n     rst_7 = auth_19\n     clk_6 = auth_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_3) ( data_buffer_18 ) == ( 7'h3c ) |-> core_4 == auth_7 && core_7 == core_12 && hw_12 == chip_18 ; endproperty \n property name; @(posedge clk_osc_3) ( data_buffer_18 ) != 7'h3c  |-> chip_7 == tx_6 && rst_7 == auth_19 && clk_6 == auth_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "case ( status_register_status_8 ) \n   7'b0100110 : begin\n     hw_19 <= auth_5\n     fsm_10 <= core_20\n     cfg_7 = sig_3;\n   end\n   7'h33 : begin\n     cfg_17 = chip_2\n     fsm_18 = hw_9\n     hw_6 <= clk_14;\n   end\n   7'b1111101 : begin\n     core_7 = clk_9\n     chip_16 = fsm_3\n     auth_16 = rst_1;\n   end\n   default : begin \n     rx_17 = fsm_14\n     tx_3 = fsm_11\n     cfg_1 <= tx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_12) ( status_register_status_8 ) == ( 7'b0100110 ) |-> hw_19 == auth_5 && fsm_10 == core_20 && cfg_7 == sig_3 ; endproperty \n property name; @(posedge sys_clk_12) ( status_register_status_8 ) == ( 7'h33 ) |-> cfg_17 == chip_2 && fsm_18 == hw_9 && hw_6 == clk_14 ; endproperty \n property name; @(posedge sys_clk_12) ( status_register_status_8 ) == ( 7'b1111101 ) |-> core_7 == clk_9 && chip_16 == fsm_3 && auth_16 == rst_1 ; endproperty \n property name; ( status_register_status_8 ) != 7'b0100110 && ( status_register_status_8 ) != 7'h33 && @(posedge sys_clk_12) ( status_register_status_8 ) != 7'b1111101  |-> rx_17 == fsm_14 && tx_3 == fsm_11 && cfg_1 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_12"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   5'b0x0xx : begin\n     sig_11 <= chip_12\n     auth_4 = fsm_2;\n   end\n   default : begin \n     reg_10 <= auth_3\n     rx_9 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( input_status_register_13 ) == ( 5'b0x0xx ) |-> sig_11 == chip_12 && auth_4 == fsm_2 ; endproperty \n property name; @(posedge clk_reset_18) ( input_status_register_13 ) != 5'b0x0xx  |-> reg_10 == auth_3 && rx_9 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   core_6 : begin\n     core_20 <= tx_5\n     auth_5 <= fsm_15;\n   end\n   default : begin \n     clk_4 = cfg_2\n     sig_15 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_19) ( busy_signal_6 ) == ( core_6 ) |-> core_20 == tx_5 && auth_5 == fsm_15 ; endproperty \n property name; @(negedge clk_out_19) ( busy_signal_6 ) != core_6  |-> clk_4 == cfg_2 && sig_15 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "case ( data_status_register_status_15 ) \n   4'h1 : begin\n     rx_10 = tx_20\n     tx_11 = sig_7;\n   end\n   7'hx : begin\n     err_10 <= data_5\n     auth_11 <= reg_17;\n   end\n   5'b0x1xx : begin\n     reg_6 <= chip_13\n     hw_5 <= data_13;\n   end\n   default : begin \n     clk_12 <= data_8\n     rx_17 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_19) ( data_status_register_status_15 ) == ( 4'h1 ) |-> rx_10 == tx_20 && tx_11 == sig_7 ; endproperty \n property name; @(negedge cpu_clock_19) ( data_status_register_status_15 ) == ( 7'hx ) |-> err_10 == data_5 && auth_11 == reg_17 ; endproperty \n property name; @(negedge cpu_clock_19) ( data_status_register_status_15 ) == ( 5'b0x1xx ) |-> reg_6 == chip_13 && hw_5 == data_13 ; endproperty \n property name; ( data_status_register_status_15 ) != 4'h1 && ( data_status_register_status_15 ) != 7'hx && @(negedge cpu_clock_19) ( data_status_register_status_15 ) != 5'b0x1xx  |-> clk_12 == data_8 && rx_17 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "case ( status_buffer_4 ) \n   7'b1001000 : begin\n     err_15 <= rst_1\n     data_3 <= clk_18;\n   end\n   7'b1100101 : begin\n     hw_4 = err_17\n     cfg_12 = tx_18;\n   end\n   default : begin \n     rst_2 <= fsm_16\n     rx_20 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_10) ( status_buffer_4 ) == ( 7'b1001000 ) |-> err_15 == rst_1 && data_3 == clk_18 ; endproperty \n property name; @(posedge cpu_clock_10) ( status_buffer_4 ) == ( 7'b1100101 ) |-> hw_4 == err_17 && cfg_12 == tx_18 ; endproperty \n property name; ( status_buffer_4 ) != 7'b1001000 && @(posedge cpu_clock_10) ( status_buffer_4 ) != 7'b1100101  |-> rst_2 == fsm_16 && rx_20 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'b111111x : begin\n     cfg_2 <= rst_19\n     tx_11 <= data_20\n     clk_18 <= err_19;\n   end\n   default : begin \n     sig_3 = data_5\n     fsm_6 <= hw_6\n     hw_6 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_15) ( status_flag_8 ) == ( 7'b111111x ) |-> cfg_2 == rst_19 && tx_11 == data_20 && clk_18 == err_19 ; endproperty \n property name; @(posedge mem_clock_15) ( status_flag_8 ) != 7'b111111x  |-> sig_3 == data_5 && fsm_6 == hw_6 && hw_6 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_15"
    },
    {
        "Code": "case ( command_word_13 ) \n   6'bxxxxx0 : begin\n     auth_14 = cfg_9\n     auth_18 = fsm_5\n     reg_18 = rx_4;\n   end\n   default : begin \n     data_11 = err_11\n     cfg_10 = data_5\n     hw_9 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_20) ( command_word_13 ) == ( 6'bxxxxx0 ) |-> auth_14 == cfg_9 && auth_18 == fsm_5 && reg_18 == rx_4 ; endproperty \n property name; @(negedge fast_clk_20) ( command_word_13 ) != 6'bxxxxx0  |-> data_11 == err_11 && cfg_10 == data_5 && hw_9 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   7'b0111011 : begin\n     reg_18 <= core_14\n     tx_4 <= tx_14;\n   end\n   7'b01x10x1 : begin\n     data_12 = tx_12\n     rst_6 = data_20;\n   end\n   6'b1xx00x : begin\n     cfg_19 = core_20\n     core_6 <= reg_2;\n   end\n   default : begin \n     cfg_8 = core_11\n     auth_17 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_17) ( status_register_status_20 ) == ( 7'b0111011 ) |-> reg_18 == core_14 && tx_4 == tx_14 ; endproperty \n property name; @(negedge clk_in_17) ( status_register_status_20 ) == ( 7'b01x10x1 ) |-> data_12 == tx_12 && rst_6 == data_20 ; endproperty \n property name; @(negedge clk_in_17) ( status_register_status_20 ) == ( 6'b1xx00x ) |-> cfg_19 == core_20 && core_6 == reg_2 ; endproperty \n property name; ( status_register_status_20 ) != 7'b0111011 && ( status_register_status_20 ) != 7'b01x10x1 && @(negedge clk_in_17) ( status_register_status_20 ) != 6'b1xx00x  |-> cfg_8 == core_11 && auth_17 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "case ( data_out_6 ) \n   7'h7d : begin\n     sig_15 = clk_1\n     hw_16 = auth_20\n     reg_14 <= err_1;\n   end\n   default : begin \n     data_4 <= auth_19\n     chip_9 <= sig_5\n     fsm_4 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_14) ( data_out_6 ) == ( 7'h7d ) |-> sig_15 == clk_1 && hw_16 == auth_20 && reg_14 == err_1 ; endproperty \n property name; @(posedge clk_signal_14) ( data_out_6 ) != 7'h7d  |-> data_4 == auth_19 && chip_9 == sig_5 && fsm_4 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   6'b011x01 : begin\n     chip_2 <= auth_3\n     hw_2 <= rst_11\n     rx_6 <= rst_14;\n   end\n   default : begin \n     hw_7 = chip_20\n     clk_4 <= rst_18\n     hw_3 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_4) ( instruction_buffer_8 ) == ( 6'b011x01 ) |-> chip_2 == auth_3 && hw_2 == rst_11 && rx_6 == rst_14 ; endproperty \n property name; @(negedge bus_clock_4) ( instruction_buffer_8 ) != 6'b011x01  |-> hw_7 == chip_20 && clk_4 == rst_18 && hw_3 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "case ( enable_2 ) \n   5'b1x1x1 : begin\n     auth_15 <= tx_20\n     hw_4 = chip_3\n     cfg_15 = err_11;\n   end\n   default : begin \n     data_4 <= err_15\n     rst_12 <= err_6\n     err_17 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_7) ( enable_2 ) == ( 5'b1x1x1 ) |-> auth_15 == tx_20 && hw_4 == chip_3 && cfg_15 == err_11 ; endproperty \n property name; @(negedge main_clk_7) ( enable_2 ) != 5'b1x1x1  |-> data_4 == err_15 && rst_12 == err_6 && err_17 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "case ( write_enable_12 ) \n   7'b11x01x0 : begin\n     clk_9 <= data_4\n     auth_16 = rst_9\n     hw_20 = chip_18;\n   end\n   7'bx1x01x0 : begin\n     err_19 = sig_7\n     clk_17 <= data_15\n     auth_5 = cfg_1;\n   end\n   7'b1000100 : begin\n     rx_12 = chip_9\n     rst_6 = rst_7\n     tx_14 <= cfg_16;\n   end\n   default : begin \n     reg_4 = fsm_19\n     cfg_8 <= chip_5\n     auth_9 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_7) ( write_enable_12 ) == ( 7'b11x01x0 ) |-> clk_9 == data_4 && auth_16 == rst_9 && hw_20 == chip_18 ; endproperty \n property name; @(negedge bus_clock_7) ( write_enable_12 ) == ( 7'bx1x01x0 ) |-> err_19 == sig_7 && clk_17 == data_15 && auth_5 == cfg_1 ; endproperty \n property name; @(negedge bus_clock_7) ( write_enable_12 ) == ( 7'b1000100 ) |-> rx_12 == chip_9 && rst_6 == rst_7 && tx_14 == cfg_16 ; endproperty \n property name; ( write_enable_12 ) != 7'b11x01x0 && ( write_enable_12 ) != 7'bx1x01x0 && @(negedge bus_clock_7) ( write_enable_12 ) != 7'b1000100  |-> reg_4 == fsm_19 && cfg_8 == chip_5 && auth_9 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   reg_11 : begin\n     core_17 = tx_19\n     tx_1 = sig_14;\n   end\n   default : begin \n     auth_2 = cfg_7\n     clk_16 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_6) ( interrupt_enable_9 ) == ( reg_11 ) |-> core_17 == tx_19 && tx_1 == sig_14 ; endproperty \n property name; @(negedge clock_source_6) ( interrupt_enable_9 ) != reg_11  |-> auth_2 == cfg_7 && clk_16 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_6"
    },
    {
        "Code": "case ( operation_status_20 ) \n   7'b1101000 : begin\n     hw_3 = cfg_17\n     tx_19 = cfg_1\n     auth_18 <= chip_16;\n   end\n   7'b010101x : begin\n     cfg_4 <= err_1\n     rx_7 = hw_15\n     clk_10 <= reg_20;\n   end\n   6'bx00xxx : begin\n     cfg_11 = data_11\n     core_1 <= err_4\n     fsm_3 = data_15;\n   end\n   default : begin \n     clk_17 = fsm_17\n     fsm_11 = err_10\n     auth_4 <= err_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( operation_status_20 ) == ( 7'b1101000 ) |-> hw_3 == cfg_17 && tx_19 == cfg_1 && auth_18 == chip_16 ; endproperty \n property name; @(posedge clock_ctrl_4) ( operation_status_20 ) == ( 7'b010101x ) |-> cfg_4 == err_1 && rx_7 == hw_15 && clk_10 == reg_20 ; endproperty \n property name; @(posedge clock_ctrl_4) ( operation_status_20 ) == ( 6'bx00xxx ) |-> cfg_11 == data_11 && core_1 == err_4 && fsm_3 == data_15 ; endproperty \n property name; ( operation_status_20 ) != 7'b1101000 && ( operation_status_20 ) != 7'b010101x && @(posedge clock_ctrl_4) ( operation_status_20 ) != 6'bx00xxx  |-> clk_17 == fsm_17 && fsm_11 == err_10 && auth_4 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'bxxx1001 : begin\n     err_4 <= clk_12\n     clk_17 = fsm_17\n     core_8 <= sig_18;\n   end\n   5'b000x0 : begin\n     auth_2 <= hw_1\n     cfg_11 = fsm_10\n     data_19 = cfg_4;\n   end\n   default : begin \n     rst_6 <= cfg_15\n     reg_19 <= rst_18\n     rst_15 <= tx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( output_data_19 ) == ( 7'bxxx1001 ) |-> err_4 == clk_12 && clk_17 == fsm_17 && core_8 == sig_18 ; endproperty \n property name; @(posedge main_clk_7) ( output_data_19 ) == ( 5'b000x0 ) |-> auth_2 == hw_1 && cfg_11 == fsm_10 && data_19 == cfg_4 ; endproperty \n property name; ( output_data_19 ) != 7'bxxx1001 && @(posedge main_clk_7) ( output_data_19 ) != 5'b000x0  |-> rst_6 == cfg_15 && reg_19 == rst_18 && rst_15 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   3'bxx0 : begin\n     reg_6 = rst_20\n     chip_5 = tx_5;\n   end\n   default : begin \n     hw_1 = chip_2\n     rst_12 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( input_status_register_10 ) == ( 3'bxx0 ) |-> reg_6 == rst_20 && chip_5 == tx_5 ; endproperty \n property name; @(negedge main_clk_20) ( input_status_register_10 ) != 3'bxx0  |-> hw_1 == chip_2 && rst_12 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( control_signal_18 ) \n   5'b011x1 : begin\n     reg_12 <= hw_10\n     err_18 = err_15;\n   end\n   6'bxx0x11 : begin\n     rst_4 <= cfg_9\n     sig_9 <= data_3;\n   end\n   default : begin \n     core_4 = chip_17\n     core_18 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_14) ( control_signal_18 ) == ( 5'b011x1 ) |-> reg_12 == hw_10 && err_18 == err_15 ; endproperty \n property name; @(negedge clk_reset_14) ( control_signal_18 ) == ( 6'bxx0x11 ) |-> rst_4 == cfg_9 && sig_9 == data_3 ; endproperty \n property name; ( control_signal_18 ) != 5'b011x1 && @(negedge clk_reset_14) ( control_signal_18 ) != 6'bxx0x11  |-> core_4 == chip_17 && core_18 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "case ( ready_output_13 ) \n   6'bx01xx1 : begin\n     chip_7 = fsm_5\n     reg_1 = rx_13\n     reg_10 <= sig_8;\n   end\n   7'bx1xxxx0 : begin\n     rst_8 <= reg_15\n     auth_11 <= rx_12\n     err_10 <= chip_3;\n   end\n   7'b0000110 : begin\n     data_6 <= hw_4\n     cfg_2 = fsm_17\n     clk_5 <= tx_9;\n   end\n   default : begin \n     reg_20 <= fsm_14\n     fsm_4 <= sig_17\n     tx_11 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_4) ( ready_output_13 ) == ( 6'bx01xx1 ) |-> chip_7 == fsm_5 && reg_1 == rx_13 && reg_10 == sig_8 ; endproperty \n property name; @(negedge async_clk_4) ( ready_output_13 ) == ( 7'bx1xxxx0 ) |-> rst_8 == reg_15 && auth_11 == rx_12 && err_10 == chip_3 ; endproperty \n property name; @(negedge async_clk_4) ( ready_output_13 ) == ( 7'b0000110 ) |-> data_6 == hw_4 && cfg_2 == fsm_17 && clk_5 == tx_9 ; endproperty \n property name; ( ready_output_13 ) != 6'bx01xx1 && ( ready_output_13 ) != 7'bx1xxxx0 && @(negedge async_clk_4) ( ready_output_13 ) != 7'b0000110  |-> reg_20 == fsm_14 && fsm_4 == sig_17 && tx_11 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_4"
    },
    {
        "Code": "case ( error_flag_4 ) \n   7'bxxx1x01 : begin\n     rx_19 = clk_15\n     core_16 <= chip_12\n     rst_16 = clk_18;\n   end\n   default : begin \n     auth_5 = sig_17\n     tx_1 = rst_3\n     cfg_9 <= auth_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( error_flag_4 ) == ( 7'bxxx1x01 ) |-> rx_19 == clk_15 && core_16 == chip_12 && rst_16 == clk_18 ; endproperty \n property name; @(negedge clk_enable_4) ( error_flag_4 ) != 7'bxxx1x01  |-> auth_5 == sig_17 && tx_1 == rst_3 && cfg_9 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( status_control_15 ) \n   7'h35 : begin\n     cfg_14 <= tx_4\n     sig_13 = core_6;\n   end\n   5'b1x1x1 : begin\n     reg_20 = rx_1\n     core_10 = auth_1;\n   end\n   default : begin \n     fsm_3 <= rst_8\n     clk_14 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_16) ( status_control_15 ) == ( 7'h35 ) |-> cfg_14 == tx_4 && sig_13 == core_6 ; endproperty \n property name; @(posedge clk_osc_16) ( status_control_15 ) == ( 5'b1x1x1 ) |-> reg_20 == rx_1 && core_10 == auth_1 ; endproperty \n property name; ( status_control_15 ) != 7'h35 && @(posedge clk_osc_16) ( status_control_15 ) != 5'b1x1x1  |-> fsm_3 == rst_8 && clk_14 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_16"
    },
    {
        "Code": "case ( output_status_register_10 ) \n   7'b0000110 : begin\n     sig_3 = data_7\n     fsm_7 = reg_19;\n   end\n   7'b11xx0x1 : begin\n     err_10 <= reg_7\n     rx_9 <= rx_5;\n   end\n   default : begin \n     hw_4 = clk_14\n     chip_5 <= hw_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( output_status_register_10 ) == ( 7'b0000110 ) |-> sig_3 == data_7 && fsm_7 == reg_19 ; endproperty \n property name; @(posedge clk_signal_13) ( output_status_register_10 ) == ( 7'b11xx0x1 ) |-> err_10 == reg_7 && rx_9 == rx_5 ; endproperty \n property name; ( output_status_register_10 ) != 7'b0000110 && @(posedge clk_signal_13) ( output_status_register_10 ) != 7'b11xx0x1  |-> hw_4 == clk_14 && chip_5 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   7'b1001000 : begin\n     tx_1 = rst_12\n     core_19 = auth_17\n     reg_17 = sig_1;\n   end\n   7'b1001xx1 : begin\n     clk_14 = tx_5\n     data_8 = fsm_17\n     chip_9 = fsm_20;\n   end\n   6'bxxxx10 : begin\n     core_2 = core_5\n     tx_2 <= cfg_3\n     core_3 <= cfg_10;\n   end\n   default : begin \n     rst_15 <= hw_10\n     cfg_12 <= rx_18\n     tx_12 = auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_1) ( status_output_buffer_9 ) == ( 7'b1001000 ) |-> tx_1 == rst_12 && core_19 == auth_17 && reg_17 == sig_1 ; endproperty \n property name; @(posedge clk_gen_1) ( status_output_buffer_9 ) == ( 7'b1001xx1 ) |-> clk_14 == tx_5 && data_8 == fsm_17 && chip_9 == fsm_20 ; endproperty \n property name; @(posedge clk_gen_1) ( status_output_buffer_9 ) == ( 6'bxxxx10 ) |-> core_2 == core_5 && tx_2 == cfg_3 && core_3 == cfg_10 ; endproperty \n property name; ( status_output_buffer_9 ) != 7'b1001000 && ( status_output_buffer_9 ) != 7'b1001xx1 && @(posedge clk_gen_1) ( status_output_buffer_9 ) != 6'bxxxx10  |-> rst_15 == hw_10 && cfg_12 == rx_18 && tx_12 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "case ( control_word_19 ) \n   7'h54 : begin\n     rx_12 = sig_13\n     reg_19 <= cfg_9\n     rx_17 <= tx_13;\n   end\n   7'bx0x1xxx : begin\n     rx_7 <= chip_10\n     core_19 = reg_13\n     rx_3 <= err_6;\n   end\n   default : begin \n     clk_6 <= chip_13\n     auth_15 = clk_12\n     rx_8 <= tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_19) ( control_word_19 ) == ( 7'h54 ) |-> rx_12 == sig_13 && reg_19 == cfg_9 && rx_17 == tx_13 ; endproperty \n property name; @(posedge clk_reset_19) ( control_word_19 ) == ( 7'bx0x1xxx ) |-> rx_7 == chip_10 && core_19 == reg_13 && rx_3 == err_6 ; endproperty \n property name; ( control_word_19 ) != 7'h54 && @(posedge clk_reset_19) ( control_word_19 ) != 7'bx0x1xxx  |-> clk_6 == chip_13 && auth_15 == clk_12 && rx_8 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "case ( status_register_9 ) \n   7'b1x11x1x : begin\n     auth_8 = data_19\n     cfg_1 <= rst_9;\n   end\n   6'b0x0x00 : begin\n     rx_10 = fsm_12\n     chip_1 <= data_12;\n   end\n   default : begin \n     core_8 = data_11\n     hw_6 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_19) ( status_register_9 ) == ( 7'b1x11x1x ) |-> auth_8 == data_19 && cfg_1 == rst_9 ; endproperty \n property name; @(posedge clk_in_19) ( status_register_9 ) == ( 6'b0x0x00 ) |-> rx_10 == fsm_12 && chip_1 == data_12 ; endproperty \n property name; ( status_register_9 ) != 7'b1x11x1x && @(posedge clk_in_19) ( status_register_9 ) != 6'b0x0x00  |-> core_8 == data_11 && hw_6 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_19"
    },
    {
        "Code": "case ( end_address_13 ) \n   6'bxx11xx : begin\n     rx_9 <= rst_18\n     fsm_2 <= rx_11\n     cfg_10 = reg_15;\n   end\n   7'b1xx0011 : begin\n     err_13 = hw_20\n     auth_13 <= err_2\n     err_20 = reg_6;\n   end\n   6'b00xxx1 : begin\n     clk_17 = clk_3\n     tx_12 = fsm_4\n     sig_3 = reg_12;\n   end\n   default : begin \n     rx_18 = reg_20\n     tx_19 <= reg_13\n     core_14 = data_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_20) ( end_address_13 ) == ( 6'bxx11xx ) |-> rx_9 == rst_18 && fsm_2 == rx_11 && cfg_10 == reg_15 ; endproperty \n property name; @(negedge clk_in_20) ( end_address_13 ) == ( 7'b1xx0011 ) |-> err_13 == hw_20 && auth_13 == err_2 && err_20 == reg_6 ; endproperty \n property name; @(negedge clk_in_20) ( end_address_13 ) == ( 6'b00xxx1 ) |-> clk_17 == clk_3 && tx_12 == fsm_4 && sig_3 == reg_12 ; endproperty \n property name; ( end_address_13 ) != 6'bxx11xx && ( end_address_13 ) != 7'b1xx0011 && @(negedge clk_in_20) ( end_address_13 ) != 6'b00xxx1  |-> rx_18 == reg_20 && tx_19 == reg_13 && core_14 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_20"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   7'bxx00101 : begin\n     hw_17 = fsm_19\n     tx_3 = hw_3\n     reg_5 <= reg_14;\n   end\n   7'b010010x : begin\n     auth_7 <= reg_13\n     tx_1 <= fsm_7\n     sig_1 = clk_16;\n   end\n   default : begin \n     auth_17 = chip_7\n     core_3 <= core_17\n     clk_14 = core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_12) ( acknowledge_17 ) == ( 7'bxx00101 ) |-> hw_17 == fsm_19 && tx_3 == hw_3 && reg_5 == reg_14 ; endproperty \n property name; @(negedge clk_signal_12) ( acknowledge_17 ) == ( 7'b010010x ) |-> auth_7 == reg_13 && tx_1 == fsm_7 && sig_1 == clk_16 ; endproperty \n property name; ( acknowledge_17 ) != 7'bxx00101 && @(negedge clk_signal_12) ( acknowledge_17 ) != 7'b010010x  |-> auth_17 == chip_7 && core_3 == core_17 && clk_14 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "case ( data_status_15 ) \n   6'h15 : begin\n     core_8 = tx_6\n     clk_8 = hw_20;\n   end\n   default : begin \n     chip_3 <= rx_10\n     rst_20 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( data_status_15 ) == ( 6'h15 ) |-> core_8 == tx_6 && clk_8 == hw_20 ; endproperty \n property name; @(negedge clk_gen_5) ( data_status_15 ) != 6'h15  |-> chip_3 == rx_10 && rst_20 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( data_status_10 ) \n   7'h3c : begin\n     err_4 <= clk_11\n     sig_13 = err_9\n     err_7 = auth_16;\n   end\n   5'b10100 : begin\n     fsm_4 = tx_17\n     rx_13 = rx_2\n     tx_10 = rx_6;\n   end\n   3'bx0x : begin\n     core_9 <= clk_13\n     chip_1 <= hw_13\n     rst_14 <= rst_3;\n   end\n   default : begin \n     fsm_7 <= hw_11\n     auth_5 <= rst_16\n     data_9 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( data_status_10 ) == ( 7'h3c ) |-> err_4 == clk_11 && sig_13 == err_9 && err_7 == auth_16 ; endproperty \n property name; @(negedge clock_source_18) ( data_status_10 ) == ( 5'b10100 ) |-> fsm_4 == tx_17 && rx_13 == rx_2 && tx_10 == rx_6 ; endproperty \n property name; @(negedge clock_source_18) ( data_status_10 ) == ( 3'bx0x ) |-> core_9 == clk_13 && chip_1 == hw_13 && rst_14 == rst_3 ; endproperty \n property name; ( data_status_10 ) != 7'h3c && ( data_status_10 ) != 5'b10100 && @(negedge clock_source_18) ( data_status_10 ) != 3'bx0x  |-> fsm_7 == hw_11 && auth_5 == rst_16 && data_9 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( interrupt_request_4 ) \n   5'b11x11 : begin\n     hw_19 <= hw_9\n     fsm_5 = data_20\n     cfg_17 <= auth_12;\n   end\n   7'b010110x : begin\n     tx_4 = clk_6\n     fsm_19 = sig_17\n     sig_9 = sig_6;\n   end\n   default : begin \n     err_13 = rx_4\n     data_5 <= fsm_12\n     rst_5 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_19) ( interrupt_request_4 ) == ( 5'b11x11 ) |-> hw_19 == hw_9 && fsm_5 == data_20 && cfg_17 == auth_12 ; endproperty \n property name; @(negedge clk_signal_19) ( interrupt_request_4 ) == ( 7'b010110x ) |-> tx_4 == clk_6 && fsm_19 == sig_17 && sig_9 == sig_6 ; endproperty \n property name; ( interrupt_request_4 ) != 5'b11x11 && @(negedge clk_signal_19) ( interrupt_request_4 ) != 7'b010110x  |-> err_13 == rx_4 && data_5 == fsm_12 && rst_5 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "case ( flag_control_status_10 ) \n   7'b11xx1x0 : begin\n     core_4 <= data_19\n     rx_15 = chip_7\n     fsm_10 = chip_9;\n   end\n   5'bxx0xx : begin\n     fsm_9 <= err_4\n     fsm_17 <= cfg_7\n     rst_16 = chip_12;\n   end\n   default : begin \n     hw_2 = rst_19\n     rx_16 = rst_17\n     rst_12 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_8) ( flag_control_status_10 ) == ( 7'b11xx1x0 ) |-> core_4 == data_19 && rx_15 == chip_7 && fsm_10 == chip_9 ; endproperty \n property name; @(negedge sys_clk_8) ( flag_control_status_10 ) == ( 5'bxx0xx ) |-> fsm_9 == err_4 && fsm_17 == cfg_7 && rst_16 == chip_12 ; endproperty \n property name; ( flag_control_status_10 ) != 7'b11xx1x0 && @(negedge sys_clk_8) ( flag_control_status_10 ) != 5'bxx0xx  |-> hw_2 == rst_19 && rx_16 == rst_17 && rst_12 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "case ( input_status_20 ) \n   4'b1x11 : begin\n     rst_10 = sig_4\n     auth_16 <= fsm_7\n     clk_15 = chip_12;\n   end\n   5'h8 : begin\n     rx_18 = tx_7\n     cfg_15 = err_8\n     err_12 <= fsm_13;\n   end\n   default : begin \n     rst_14 = reg_17\n     hw_12 = auth_13\n     fsm_9 <= reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_5) ( input_status_20 ) == ( 4'b1x11 ) |-> rst_10 == sig_4 && auth_16 == fsm_7 && clk_15 == chip_12 ; endproperty \n property name; @(posedge clk_in_5) ( input_status_20 ) == ( 5'h8 ) |-> rx_18 == tx_7 && cfg_15 == err_8 && err_12 == fsm_13 ; endproperty \n property name; ( input_status_20 ) != 4'b1x11 && @(posedge clk_in_5) ( input_status_20 ) != 5'h8  |-> rst_14 == reg_17 && hw_12 == auth_13 && fsm_9 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "case ( status_buffer_5 ) \n   5'bxx001 : begin\n     rx_11 = data_20\n     reg_5 <= reg_6\n     rst_15 <= core_7;\n   end\n   7'b00111xx : begin\n     core_5 = fsm_17\n     reg_11 = data_1\n     cfg_15 = rst_12;\n   end\n   default : begin \n     core_12 = rst_18\n     fsm_18 = rx_17\n     data_3 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_20) ( status_buffer_5 ) == ( 5'bxx001 ) |-> rx_11 == data_20 && reg_5 == reg_6 && rst_15 == core_7 ; endproperty \n property name; @(posedge pll_clk_20) ( status_buffer_5 ) == ( 7'b00111xx ) |-> core_5 == fsm_17 && reg_11 == data_1 && cfg_15 == rst_12 ; endproperty \n property name; ( status_buffer_5 ) != 5'bxx001 && @(posedge pll_clk_20) ( status_buffer_5 ) != 7'b00111xx  |-> core_12 == rst_18 && fsm_18 == rx_17 && data_3 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "case ( instruction_6 ) \n   5'h1 : begin\n     auth_12 = tx_6\n     rst_5 <= reg_3;\n   end\n   5'h6 : begin\n     rx_7 = hw_4\n     rx_2 <= cfg_15;\n   end\n   default : begin \n     cfg_4 <= clk_8\n     chip_4 = sig_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_17) ( instruction_6 ) == ( 5'h1 ) |-> auth_12 == tx_6 && rst_5 == reg_3 ; endproperty \n property name; @(posedge clock_ctrl_17) ( instruction_6 ) == ( 5'h6 ) |-> rx_7 == hw_4 && rx_2 == cfg_15 ; endproperty \n property name; ( instruction_6 ) != 5'h1 && @(posedge clock_ctrl_17) ( instruction_6 ) != 5'h6  |-> cfg_4 == clk_8 && chip_4 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "case ( output_data_16 ) \n   7'bxxx1x11 : begin\n     chip_10 <= hw_5\n     auth_20 = rst_5\n     fsm_8 = rst_12;\n   end\n   default : begin \n     clk_3 = sig_6\n     reg_3 <= sig_3\n     chip_4 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_19) ( output_data_16 ) == ( 7'bxxx1x11 ) |-> chip_10 == hw_5 && auth_20 == rst_5 && fsm_8 == rst_12 ; endproperty \n property name; @(negedge mem_clock_19) ( output_data_16 ) != 7'bxxx1x11  |-> clk_3 == sig_6 && reg_3 == sig_3 && chip_4 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "case ( data_register_status_1 ) \n   7'b00x11x0 : begin\n     auth_14 <= fsm_12\n     auth_19 <= rx_15\n     sig_3 <= core_16;\n   end\n   default : begin \n     data_13 = rx_20\n     rst_20 = tx_6\n     clk_1 <= err_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_20) ( data_register_status_1 ) == ( 7'b00x11x0 ) |-> auth_14 == fsm_12 && auth_19 == rx_15 && sig_3 == core_16 ; endproperty \n property name; @(posedge ref_clk_20) ( data_register_status_1 ) != 7'b00x11x0  |-> data_13 == rx_20 && rst_20 == tx_6 && clk_1 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "case ( input_ready_14 ) \n   6'b101000 : begin\n     sig_10 <= auth_9\n     hw_4 = cfg_2;\n   end\n   7'b1011111 : begin\n     tx_13 <= auth_19\n     fsm_12 = chip_8;\n   end\n   default : begin \n     rst_6 = cfg_8\n     reg_1 <= err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_16) ( input_ready_14 ) == ( 6'b101000 ) |-> sig_10 == auth_9 && hw_4 == cfg_2 ; endproperty \n property name; @(negedge cpu_clock_16) ( input_ready_14 ) == ( 7'b1011111 ) |-> tx_13 == auth_19 && fsm_12 == chip_8 ; endproperty \n property name; ( input_ready_14 ) != 6'b101000 && @(negedge cpu_clock_16) ( input_ready_14 ) != 7'b1011111  |-> rst_6 == cfg_8 && reg_1 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "case ( valid_input_7 ) \n   7'b011x1x1 : begin\n     rx_7 <= sig_11\n     rx_6 <= hw_12;\n   end\n   6'b00x1xx : begin\n     tx_7 <= rx_12\n     clk_11 <= core_7;\n   end\n   6'b1x1000 : begin\n     rx_5 = clk_6\n     core_17 <= rst_8;\n   end\n   default : begin \n     tx_8 <= fsm_18\n     sig_20 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_14) ( valid_input_7 ) == ( 7'b011x1x1 ) |-> rx_7 == sig_11 && rx_6 == hw_12 ; endproperty \n property name; @(negedge clock_source_14) ( valid_input_7 ) == ( 6'b00x1xx ) |-> tx_7 == rx_12 && clk_11 == core_7 ; endproperty \n property name; @(negedge clock_source_14) ( valid_input_7 ) == ( 6'b1x1000 ) |-> rx_5 == clk_6 && core_17 == rst_8 ; endproperty \n property name; ( valid_input_7 ) != 7'b011x1x1 && ( valid_input_7 ) != 6'b00x1xx && @(negedge clock_source_14) ( valid_input_7 ) != 6'b1x1000  |-> tx_8 == fsm_18 && sig_20 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_14"
    },
    {
        "Code": "case ( control_signal_12 ) \n   7'b0x0101x : begin\n     hw_3 <= tx_2\n     data_17 = cfg_10;\n   end\n   default : begin \n     hw_17 = auth_12\n     hw_17 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( control_signal_12 ) == ( 7'b0x0101x ) |-> hw_3 == tx_2 && data_17 == cfg_10 ; endproperty \n property name; @(posedge fast_clk_2) ( control_signal_12 ) != 7'b0x0101x  |-> hw_17 == auth_12 && hw_17 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( interrupt_control_status_9 ) \n   7'b1011x11 : begin\n     auth_12 <= tx_18\n     sig_4 = chip_9\n     clk_15 = sig_6;\n   end\n   7'h69 : begin\n     rst_11 <= err_20\n     tx_1 <= reg_3\n     reg_20 = fsm_7;\n   end\n   default : begin \n     clk_11 <= clk_16\n     err_2 = rx_5\n     chip_8 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( interrupt_control_status_9 ) == ( 7'b1011x11 ) |-> auth_12 == tx_18 && sig_4 == chip_9 && clk_15 == sig_6 ; endproperty \n property name; @(posedge ref_clk_12) ( interrupt_control_status_9 ) == ( 7'h69 ) |-> rst_11 == err_20 && tx_1 == reg_3 && reg_20 == fsm_7 ; endproperty \n property name; ( interrupt_control_status_9 ) != 7'b1011x11 && @(posedge ref_clk_12) ( interrupt_control_status_9 ) != 7'h69  |-> clk_11 == clk_16 && err_2 == rx_5 && chip_8 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( status_output_13 ) \n   7'b0x101xx : begin\n     cfg_19 <= core_6\n     rst_14 = tx_18;\n   end\n   7'bx11xxxx : begin\n     core_7 <= reg_4\n     clk_5 = cfg_7;\n   end\n   default : begin \n     reg_12 = fsm_15\n     auth_4 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_12) ( status_output_13 ) == ( 7'b0x101xx ) |-> cfg_19 == core_6 && rst_14 == tx_18 ; endproperty \n property name; @(negedge clk_enable_12) ( status_output_13 ) == ( 7'bx11xxxx ) |-> core_7 == reg_4 && clk_5 == cfg_7 ; endproperty \n property name; ( status_output_13 ) != 7'b0x101xx && @(negedge clk_enable_12) ( status_output_13 ) != 7'bx11xxxx  |-> reg_12 == fsm_15 && auth_4 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_12"
    },
    {
        "Code": "case ( address_status_18 ) \n   7'b1011111 : begin\n     err_18 <= sig_4\n     rx_1 <= rx_2\n     fsm_15 <= hw_16;\n   end\n   data_15 : begin\n     chip_16 = cfg_8\n     core_15 = core_11\n     cfg_3 <= err_19;\n   end\n   err_13 : begin\n     sig_19 <= fsm_4\n     fsm_18 = core_10\n     data_15 <= chip_1;\n   end\n   default : begin \n     clk_12 <= data_11\n     cfg_18 = hw_11\n     err_7 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_6) ( address_status_18 ) == ( 7'b1011111 ) |-> err_18 == sig_4 && rx_1 == rx_2 && fsm_15 == hw_16 ; endproperty \n property name; @(posedge clk_enable_6) ( address_status_18 ) == ( data_15 ) |-> chip_16 == cfg_8 && core_15 == core_11 && cfg_3 == err_19 ; endproperty \n property name; @(posedge clk_enable_6) ( address_status_18 ) == ( err_13 ) |-> sig_19 == fsm_4 && fsm_18 == core_10 && data_15 == chip_1 ; endproperty \n property name; ( address_status_18 ) != 7'b1011111 && ( address_status_18 ) != data_15 && @(posedge clk_enable_6) ( address_status_18 ) != err_13  |-> clk_12 == data_11 && cfg_18 == hw_11 && err_7 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_6"
    },
    {
        "Code": "case ( ready_output_14 ) \n   7'b11010x0 : begin\n     sig_14 = sig_12\n     core_8 = rst_5\n     rx_10 = reg_10;\n   end\n   4'b1xxx : begin\n     core_10 <= core_17\n     hw_7 <= core_18\n     tx_6 = clk_8;\n   end\n   default : begin \n     cfg_8 = fsm_17\n     tx_18 <= err_7\n     tx_15 = core_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_3) ( ready_output_14 ) == ( 7'b11010x0 ) |-> sig_14 == sig_12 && core_8 == rst_5 && rx_10 == reg_10 ; endproperty \n property name; @(posedge ref_clk_3) ( ready_output_14 ) == ( 4'b1xxx ) |-> core_10 == core_17 && hw_7 == core_18 && tx_6 == clk_8 ; endproperty \n property name; ( ready_output_14 ) != 7'b11010x0 && @(posedge ref_clk_3) ( ready_output_14 ) != 4'b1xxx  |-> cfg_8 == fsm_17 && tx_18 == err_7 && tx_15 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "case ( counter_5 ) \n   5'h1x : begin\n     reg_12 = hw_7\n     auth_12 = err_11;\n   end\n   default : begin \n     data_16 = rx_10\n     auth_6 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_5) ( counter_5 ) == ( 5'h1x ) |-> reg_12 == hw_7 && auth_12 == err_11 ; endproperty \n property name; @(posedge clk_reset_5) ( counter_5 ) != 5'h1x  |-> data_16 == rx_10 && auth_6 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "case ( interrupt_request_2 ) \n   5'b0xxx0 : begin\n     rx_4 <= err_1\n     rx_14 = err_9;\n   end\n   default : begin \n     hw_20 <= rst_1\n     tx_9 <= fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_7) ( interrupt_request_2 ) == ( 5'b0xxx0 ) |-> rx_4 == err_1 && rx_14 == err_9 ; endproperty \n property name; @(negedge clk_out_7) ( interrupt_request_2 ) != 5'b0xxx0  |-> hw_20 == rst_1 && tx_9 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_7"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   5'b11x11 : begin\n     chip_3 = reg_1\n     sig_7 = chip_1\n     rst_12 <= hw_13;\n   end\n   7'b1001000 : begin\n     err_6 <= rst_6\n     hw_1 <= core_8\n     rx_12 <= core_3;\n   end\n   7'bxxxxx01 : begin\n     hw_11 <= tx_16\n     core_15 <= fsm_19\n     fsm_12 = core_17;\n   end\n   default : begin \n     hw_17 = auth_20\n     chip_16 <= chip_20\n     auth_20 = auth_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( status_register_status_1 ) == ( 5'b11x11 ) |-> chip_3 == reg_1 && sig_7 == chip_1 && rst_12 == hw_13 ; endproperty \n property name; @(posedge mem_clock_14) ( status_register_status_1 ) == ( 7'b1001000 ) |-> err_6 == rst_6 && hw_1 == core_8 && rx_12 == core_3 ; endproperty \n property name; @(posedge mem_clock_14) ( status_register_status_1 ) == ( 7'bxxxxx01 ) |-> hw_11 == tx_16 && core_15 == fsm_19 && fsm_12 == core_17 ; endproperty \n property name; ( status_register_status_1 ) != 5'b11x11 && ( status_register_status_1 ) != 7'b1001000 && @(posedge mem_clock_14) ( status_register_status_1 ) != 7'bxxxxx01  |-> hw_17 == auth_20 && chip_16 == chip_20 && auth_20 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( data_status_7 ) \n   7'bx1xxxxx : begin\n     rst_18 = chip_3\n     auth_17 <= cfg_20;\n   end\n   default : begin \n     reg_17 <= auth_17\n     fsm_20 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( data_status_7 ) == ( 7'bx1xxxxx ) |-> rst_18 == chip_3 && auth_17 == cfg_20 ; endproperty \n property name; @(negedge clk_out_6) ( data_status_7 ) != 7'bx1xxxxx  |-> reg_17 == auth_17 && fsm_20 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( instruction_register_20 ) \n   6'b10x000 : begin\n     tx_13 <= rst_11\n     sig_13 = fsm_8;\n   end\n   7'h78 : begin\n     rst_5 = fsm_10\n     core_17 <= hw_6;\n   end\n   default : begin \n     data_10 = sig_4\n     tx_12 = rx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_20) ( instruction_register_20 ) == ( 6'b10x000 ) |-> tx_13 == rst_11 && sig_13 == fsm_8 ; endproperty \n property name; @(posedge ref_clk_20) ( instruction_register_20 ) == ( 7'h78 ) |-> rst_5 == fsm_10 && core_17 == hw_6 ; endproperty \n property name; ( instruction_register_20 ) != 6'b10x000 && @(posedge ref_clk_20) ( instruction_register_20 ) != 7'h78  |-> data_10 == sig_4 && tx_12 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'bx1x0x1x : begin\n     tx_12 = auth_2\n     clk_7 <= auth_17;\n   end\n   4'b0110 : begin\n     core_14 = rst_2\n     rst_5 <= clk_20;\n   end\n   default : begin \n     chip_13 <= core_13\n     rst_19 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( control_register_status_11 ) == ( 7'bx1x0x1x ) |-> tx_12 == auth_2 && clk_7 == auth_17 ; endproperty \n property name; @(posedge clk_out_4) ( control_register_status_11 ) == ( 4'b0110 ) |-> core_14 == rst_2 && rst_5 == clk_20 ; endproperty \n property name; ( control_register_status_11 ) != 7'bx1x0x1x && @(posedge clk_out_4) ( control_register_status_11 ) != 4'b0110  |-> chip_13 == core_13 && rst_19 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( instruction_register_17 ) \n   7'b0000010 : begin\n     core_1 <= rx_14\n     err_13 = core_8\n     hw_9 = fsm_2;\n   end\n   5'b11111 : begin\n     chip_4 <= reg_10\n     auth_1 = data_6\n     data_7 = rx_12;\n   end\n   default : begin \n     tx_14 = core_6\n     hw_5 = data_15\n     rx_2 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_20) ( instruction_register_17 ) == ( 7'b0000010 ) |-> core_1 == rx_14 && err_13 == core_8 && hw_9 == fsm_2 ; endproperty \n property name; @(posedge clock_div_20) ( instruction_register_17 ) == ( 5'b11111 ) |-> chip_4 == reg_10 && auth_1 == data_6 && data_7 == rx_12 ; endproperty \n property name; ( instruction_register_17 ) != 7'b0000010 && @(posedge clock_div_20) ( instruction_register_17 ) != 5'b11111  |-> tx_14 == core_6 && hw_5 == data_15 && rx_2 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_20"
    },
    {
        "Code": "case ( data_buffer_status_14 ) \n   7'b01x10x1 : begin\n     rx_20 = reg_16\n     rx_16 <= data_20;\n   end\n   7'bx1xxx0x : begin\n     core_3 <= rst_1\n     sig_7 = hw_4;\n   end\n   6'b0xx1x1 : begin\n     reg_4 = fsm_3\n     sig_4 <= hw_10;\n   end\n   default : begin \n     tx_20 = fsm_13\n     clk_2 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( data_buffer_status_14 ) == ( 7'b01x10x1 ) |-> rx_20 == reg_16 && rx_16 == data_20 ; endproperty \n property name; @(posedge clk_out_12) ( data_buffer_status_14 ) == ( 7'bx1xxx0x ) |-> core_3 == rst_1 && sig_7 == hw_4 ; endproperty \n property name; @(posedge clk_out_12) ( data_buffer_status_14 ) == ( 6'b0xx1x1 ) |-> reg_4 == fsm_3 && sig_4 == hw_10 ; endproperty \n property name; ( data_buffer_status_14 ) != 7'b01x10x1 && ( data_buffer_status_14 ) != 7'bx1xxx0x && @(posedge clk_out_12) ( data_buffer_status_14 ) != 6'b0xx1x1  |-> tx_20 == fsm_13 && clk_2 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( ready_register_5 ) \n   7'bx0x0xxx : begin\n     tx_5 <= sig_12\n     rst_16 = clk_9\n     rst_2 = clk_19;\n   end\n   7'b010x01x : begin\n     core_7 = sig_10\n     cfg_9 = auth_15\n     hw_11 <= fsm_7;\n   end\n   7'b1100011 : begin\n     rst_19 <= sig_15\n     fsm_17 = rst_7\n     chip_18 <= sig_13;\n   end\n   default : begin \n     tx_14 = err_13\n     tx_6 = chip_3\n     chip_13 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( ready_register_5 ) == ( 7'bx0x0xxx ) |-> tx_5 == sig_12 && rst_16 == clk_9 && rst_2 == clk_19 ; endproperty \n property name; @(posedge clk_in_18) ( ready_register_5 ) == ( 7'b010x01x ) |-> core_7 == sig_10 && cfg_9 == auth_15 && hw_11 == fsm_7 ; endproperty \n property name; @(posedge clk_in_18) ( ready_register_5 ) == ( 7'b1100011 ) |-> rst_19 == sig_15 && fsm_17 == rst_7 && chip_18 == sig_13 ; endproperty \n property name; ( ready_register_5 ) != 7'bx0x0xxx && ( ready_register_5 ) != 7'b010x01x && @(posedge clk_in_18) ( ready_register_5 ) != 7'b1100011  |-> tx_14 == err_13 && tx_6 == chip_3 && chip_13 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( input_buffer_5 ) \n   7'b1100x11 : begin\n     clk_13 <= err_10\n     data_1 = tx_8;\n   end\n   2'h1 : begin\n     rx_7 = rx_20\n     fsm_19 = data_10;\n   end\n   default : begin \n     rst_17 <= fsm_5\n     rst_3 = reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_20) ( input_buffer_5 ) == ( 7'b1100x11 ) |-> clk_13 == err_10 && data_1 == tx_8 ; endproperty \n property name; @(posedge clk_osc_20) ( input_buffer_5 ) == ( 2'h1 ) |-> rx_7 == rx_20 && fsm_19 == data_10 ; endproperty \n property name; ( input_buffer_5 ) != 7'b1100x11 && @(posedge clk_osc_20) ( input_buffer_5 ) != 2'h1  |-> rst_17 == fsm_5 && rst_3 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "case ( write_complete_7 ) \n   7'b10xx111 : begin\n     clk_15 = clk_12\n     rx_13 <= core_5\n     data_19 <= chip_14;\n   end\n   cfg_3 : begin\n     tx_19 = cfg_6\n     tx_13 <= auth_10\n     data_12 = core_13;\n   end\n   default : begin \n     cfg_16 <= rx_9\n     core_8 <= err_13\n     rx_17 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_7) ( write_complete_7 ) == ( 7'b10xx111 ) |-> clk_15 == clk_12 && rx_13 == core_5 && data_19 == chip_14 ; endproperty \n property name; @(negedge mem_clock_7) ( write_complete_7 ) == ( cfg_3 ) |-> tx_19 == cfg_6 && tx_13 == auth_10 && data_12 == core_13 ; endproperty \n property name; ( write_complete_7 ) != 7'b10xx111 && @(negedge mem_clock_7) ( write_complete_7 ) != cfg_3  |-> cfg_16 == rx_9 && core_8 == err_13 && rx_17 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_7"
    },
    {
        "Code": "case ( control_flag_register_18 ) \n   7'b0x1011x : begin\n     tx_6 = hw_6\n     err_9 = cfg_9;\n   end\n   default : begin \n     chip_7 = fsm_3\n     rx_4 <= fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_2) ( control_flag_register_18 ) == ( 7'b0x1011x ) |-> tx_6 == hw_6 && err_9 == cfg_9 ; endproperty \n property name; @(negedge clock_source_2) ( control_flag_register_18 ) != 7'b0x1011x  |-> chip_7 == fsm_3 && rx_4 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "case ( instruction_9 ) \n   7'bx1xxxxx : begin\n     sig_5 <= tx_16\n     sig_2 <= chip_5\n     data_20 <= err_15;\n   end\n   3'bx00 : begin\n     chip_9 = chip_15\n     reg_9 = core_7\n     rx_20 = sig_11;\n   end\n   default : begin \n     hw_17 = auth_13\n     clk_6 = core_19\n     chip_10 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( instruction_9 ) == ( 7'bx1xxxxx ) |-> sig_5 == tx_16 && sig_2 == chip_5 && data_20 == err_15 ; endproperty \n property name; @(posedge async_clk_11) ( instruction_9 ) == ( 3'bx00 ) |-> chip_9 == chip_15 && reg_9 == core_7 && rx_20 == sig_11 ; endproperty \n property name; ( instruction_9 ) != 7'bx1xxxxx && @(posedge async_clk_11) ( instruction_9 ) != 3'bx00  |-> hw_17 == auth_13 && clk_6 == core_19 && chip_10 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( control_data_18 ) \n   6'h36 : begin\n     reg_14 <= cfg_3\n     fsm_13 <= chip_2\n     clk_4 <= cfg_6;\n   end\n   7'h25 : begin\n     rx_6 = sig_14\n     rst_4 <= core_11\n     auth_10 = data_4;\n   end\n   6'b0x0x1x : begin\n     rx_18 = data_1\n     rx_14 <= fsm_2\n     clk_9 <= data_6;\n   end\n   default : begin \n     hw_1 <= fsm_17\n     rst_8 <= rx_16\n     rx_1 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_6) ( control_data_18 ) == ( 6'h36 ) |-> reg_14 == cfg_3 && fsm_13 == chip_2 && clk_4 == cfg_6 ; endproperty \n property name; @(posedge ref_clk_6) ( control_data_18 ) == ( 7'h25 ) |-> rx_6 == sig_14 && rst_4 == core_11 && auth_10 == data_4 ; endproperty \n property name; @(posedge ref_clk_6) ( control_data_18 ) == ( 6'b0x0x1x ) |-> rx_18 == data_1 && rx_14 == fsm_2 && clk_9 == data_6 ; endproperty \n property name; ( control_data_18 ) != 6'h36 && ( control_data_18 ) != 7'h25 && @(posedge ref_clk_6) ( control_data_18 ) != 6'b0x0x1x  |-> hw_1 == fsm_17 && rst_8 == rx_16 && rx_1 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "case ( acknowledge_8 ) \n   7'b1x11001 : begin\n     err_11 <= hw_3\n     cfg_1 = chip_3\n     data_10 <= cfg_17;\n   end\n   7'bx0x1x1x : begin\n     core_14 <= tx_6\n     err_5 = auth_4\n     fsm_6 <= sig_3;\n   end\n   default : begin \n     clk_11 <= rst_1\n     rst_11 <= tx_1\n     cfg_15 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( acknowledge_8 ) == ( 7'b1x11001 ) |-> err_11 == hw_3 && cfg_1 == chip_3 && data_10 == cfg_17 ; endproperty \n property name; @(negedge ref_clk_18) ( acknowledge_8 ) == ( 7'bx0x1x1x ) |-> core_14 == tx_6 && err_5 == auth_4 && fsm_6 == sig_3 ; endproperty \n property name; ( acknowledge_8 ) != 7'b1x11001 && @(negedge ref_clk_18) ( acknowledge_8 ) != 7'bx0x1x1x  |-> clk_11 == rst_1 && rst_11 == tx_1 && cfg_15 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( control_status_buffer_12 ) \n   4'bxx01 : begin\n     sig_4 <= hw_5\n     chip_9 = sig_9;\n   end\n   7'b10x1x00 : begin\n     clk_9 = cfg_20\n     cfg_7 <= err_4;\n   end\n   6'bxxxx1x : begin\n     rst_5 = tx_17\n     hw_1 <= chip_6;\n   end\n   default : begin \n     clk_11 = auth_6\n     data_5 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_11) ( control_status_buffer_12 ) == ( 4'bxx01 ) |-> sig_4 == hw_5 && chip_9 == sig_9 ; endproperty \n property name; @(posedge clk_reset_11) ( control_status_buffer_12 ) == ( 7'b10x1x00 ) |-> clk_9 == cfg_20 && cfg_7 == err_4 ; endproperty \n property name; @(posedge clk_reset_11) ( control_status_buffer_12 ) == ( 6'bxxxx1x ) |-> rst_5 == tx_17 && hw_1 == chip_6 ; endproperty \n property name; ( control_status_buffer_12 ) != 4'bxx01 && ( control_status_buffer_12 ) != 7'b10x1x00 && @(posedge clk_reset_11) ( control_status_buffer_12 ) != 6'bxxxx1x  |-> clk_11 == auth_6 && data_5 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "case ( control_register_15 ) \n   7'b1x0x1x1 : begin\n     rst_13 = reg_11\n     hw_6 = reg_4;\n   end\n   default : begin \n     reg_6 = core_14\n     clk_20 = reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_19) ( control_register_15 ) == ( 7'b1x0x1x1 ) |-> rst_13 == reg_11 && hw_6 == reg_4 ; endproperty \n property name; @(negedge clk_gen_19) ( control_register_15 ) != 7'b1x0x1x1  |-> reg_6 == core_14 && clk_20 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_19"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'b0101100 : begin\n     fsm_11 <= fsm_18\n     auth_3 <= auth_4;\n   end\n   7'bx1xx0xx : begin\n     rst_5 <= err_15\n     clk_7 = reg_14;\n   end\n   err_1 : begin\n     cfg_6 <= auth_20\n     sig_18 = hw_19;\n   end\n   default : begin \n     fsm_13 <= clk_15\n     reg_10 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_20) ( control_data_8 ) == ( 7'b0101100 ) |-> fsm_11 == fsm_18 && auth_3 == auth_4 ; endproperty \n property name; @(posedge clk_enable_20) ( control_data_8 ) == ( 7'bx1xx0xx ) |-> rst_5 == err_15 && clk_7 == reg_14 ; endproperty \n property name; @(posedge clk_enable_20) ( control_data_8 ) == ( err_1 ) |-> cfg_6 == auth_20 && sig_18 == hw_19 ; endproperty \n property name; ( control_data_8 ) != 7'b0101100 && ( control_data_8 ) != 7'bx1xx0xx && @(posedge clk_enable_20) ( control_data_8 ) != err_1  |-> fsm_13 == clk_15 && reg_10 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "case ( address_status_9 ) \n   7'bx11110x : begin\n     chip_13 = rst_5\n     tx_10 <= err_3;\n   end\n   default : begin \n     fsm_18 = err_17\n     err_8 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( address_status_9 ) == ( 7'bx11110x ) |-> chip_13 == rst_5 && tx_10 == err_3 ; endproperty \n property name; @(posedge ref_clk_7) ( address_status_9 ) != 7'bx11110x  |-> fsm_18 == err_17 && err_8 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( output_buffer_status_10 ) \n   7'bx1xx00x : begin\n     err_7 = cfg_3\n     data_8 = chip_12;\n   end\n   7'h4c : begin\n     hw_16 = hw_17\n     auth_11 <= hw_14;\n   end\n   6'b0xxx1x : begin\n     clk_9 <= hw_20\n     clk_5 = sig_15;\n   end\n   default : begin \n     hw_3 = hw_5\n     fsm_4 = reg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_18) ( output_buffer_status_10 ) == ( 7'bx1xx00x ) |-> err_7 == cfg_3 && data_8 == chip_12 ; endproperty \n property name; @(negedge clk_out_18) ( output_buffer_status_10 ) == ( 7'h4c ) |-> hw_16 == hw_17 && auth_11 == hw_14 ; endproperty \n property name; @(negedge clk_out_18) ( output_buffer_status_10 ) == ( 6'b0xxx1x ) |-> clk_9 == hw_20 && clk_5 == sig_15 ; endproperty \n property name; ( output_buffer_status_10 ) != 7'bx1xx00x && ( output_buffer_status_10 ) != 7'h4c && @(negedge clk_out_18) ( output_buffer_status_10 ) != 6'b0xxx1x  |-> hw_3 == hw_5 && fsm_4 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "case ( result_register_18 ) \n   7'bx01x011 : begin\n     tx_19 <= err_16\n     fsm_1 <= chip_12\n     rst_12 <= chip_18;\n   end\n   5'b0x00x : begin\n     clk_3 = sig_14\n     err_12 <= hw_13\n     hw_6 = sig_8;\n   end\n   tx_16 : begin\n     err_4 <= cfg_17\n     fsm_17 <= core_15\n     data_3 = data_4;\n   end\n   default : begin \n     rx_9 <= reg_3\n     tx_14 = core_6\n     chip_20 <= sig_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_4) ( result_register_18 ) == ( 7'bx01x011 ) |-> tx_19 == err_16 && fsm_1 == chip_12 && rst_12 == chip_18 ; endproperty \n property name; @(posedge async_clk_4) ( result_register_18 ) == ( 5'b0x00x ) |-> clk_3 == sig_14 && err_12 == hw_13 && hw_6 == sig_8 ; endproperty \n property name; @(posedge async_clk_4) ( result_register_18 ) == ( tx_16 ) |-> err_4 == cfg_17 && fsm_17 == core_15 && data_3 == data_4 ; endproperty \n property name; ( result_register_18 ) != 7'bx01x011 && ( result_register_18 ) != 5'b0x00x && @(posedge async_clk_4) ( result_register_18 ) != tx_16  |-> rx_9 == reg_3 && tx_14 == core_6 && chip_20 == sig_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_4"
    },
    {
        "Code": "case ( control_register_status_status_5 ) \n   6'b1xx011 : begin\n     tx_13 = chip_6\n     chip_5 = hw_19\n     sig_15 <= err_5;\n   end\n   6'h2x : begin\n     auth_19 = reg_11\n     rx_8 = hw_9\n     fsm_2 = cfg_12;\n   end\n   4'h5 : begin\n     tx_15 = chip_8\n     data_18 <= hw_7\n     fsm_1 = clk_10;\n   end\n   default : begin \n     hw_7 = cfg_20\n     rx_20 = clk_14\n     core_17 = rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_16) ( control_register_status_status_5 ) == ( 6'b1xx011 ) |-> tx_13 == chip_6 && chip_5 == hw_19 && sig_15 == err_5 ; endproperty \n property name; @(negedge async_clk_16) ( control_register_status_status_5 ) == ( 6'h2x ) |-> auth_19 == reg_11 && rx_8 == hw_9 && fsm_2 == cfg_12 ; endproperty \n property name; @(negedge async_clk_16) ( control_register_status_status_5 ) == ( 4'h5 ) |-> tx_15 == chip_8 && data_18 == hw_7 && fsm_1 == clk_10 ; endproperty \n property name; ( control_register_status_status_5 ) != 6'b1xx011 && ( control_register_status_status_5 ) != 6'h2x && @(negedge async_clk_16) ( control_register_status_status_5 ) != 4'h5  |-> hw_7 == cfg_20 && rx_20 == clk_14 && core_17 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'h65 : begin\n     cfg_5 <= data_12\n     clk_3 <= core_11\n     tx_6 <= chip_14;\n   end\n   5'b01010 : begin\n     data_3 <= core_13\n     auth_19 <= clk_13\n     auth_14 <= reg_9;\n   end\n   default : begin \n     sig_6 <= core_14\n     hw_19 <= core_2\n     rx_5 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( control_valid_3 ) == ( 7'h65 ) |-> cfg_5 == data_12 && clk_3 == core_11 && tx_6 == chip_14 ; endproperty \n property name; @(posedge clk_gen_3) ( control_valid_3 ) == ( 5'b01010 ) |-> data_3 == core_13 && auth_19 == clk_13 && auth_14 == reg_9 ; endproperty \n property name; ( control_valid_3 ) != 7'h65 && @(posedge clk_gen_3) ( control_valid_3 ) != 5'b01010  |-> sig_6 == core_14 && hw_19 == core_2 && rx_5 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( control_register_20 ) \n   rx_18 : begin\n     rx_16 <= auth_13\n     auth_18 <= sig_18\n     data_20 = hw_7;\n   end\n   default : begin \n     core_18 <= data_3\n     rst_4 <= hw_11\n     core_11 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( control_register_20 ) == ( rx_18 ) |-> rx_16 == auth_13 && auth_18 == sig_18 && data_20 == hw_7 ; endproperty \n property name; @(negedge clk_osc_16) ( control_register_20 ) != rx_18  |-> core_18 == data_3 && rst_4 == hw_11 && core_11 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( control_valid_2 ) \n   5'bx0xxx : begin\n     hw_1 = auth_2\n     rst_10 <= reg_12\n     hw_9 <= auth_14;\n   end\n   6'b010000 : begin\n     fsm_9 <= reg_8\n     sig_10 <= reg_19\n     chip_7 <= data_12;\n   end\n   default : begin \n     rst_9 = tx_5\n     hw_14 = chip_7\n     tx_11 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( control_valid_2 ) == ( 5'bx0xxx ) |-> hw_1 == auth_2 && rst_10 == reg_12 && hw_9 == auth_14 ; endproperty \n property name; @(negedge clk_enable_3) ( control_valid_2 ) == ( 6'b010000 ) |-> fsm_9 == reg_8 && sig_10 == reg_19 && chip_7 == data_12 ; endproperty \n property name; ( control_valid_2 ) != 5'bx0xxx && @(negedge clk_enable_3) ( control_valid_2 ) != 6'b010000  |-> rst_9 == tx_5 && hw_14 == chip_7 && tx_11 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( instruction_19 ) \n   7'bx101x1x : begin\n     chip_18 <= rx_2\n     fsm_20 <= hw_14\n     chip_4 = rx_11;\n   end\n   6'bx110x0 : begin\n     rst_20 = err_20\n     fsm_9 <= data_11\n     reg_6 <= clk_16;\n   end\n   default : begin \n     rx_8 <= chip_10\n     tx_20 <= core_8\n     rst_5 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_9) ( instruction_19 ) == ( 7'bx101x1x ) |-> chip_18 == rx_2 && fsm_20 == hw_14 && chip_4 == rx_11 ; endproperty \n property name; @(posedge main_clk_9) ( instruction_19 ) == ( 6'bx110x0 ) |-> rst_20 == err_20 && fsm_9 == data_11 && reg_6 == clk_16 ; endproperty \n property name; ( instruction_19 ) != 7'bx101x1x && @(posedge main_clk_9) ( instruction_19 ) != 6'bx110x0  |-> rx_8 == chip_10 && tx_20 == core_8 && rst_5 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "case ( status_register_buffer_15 ) \n   7'b1001001 : begin\n     chip_13 <= cfg_14\n     sig_9 <= hw_20;\n   end\n   default : begin \n     tx_11 <= core_15\n     tx_8 = sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_15) ( status_register_buffer_15 ) == ( 7'b1001001 ) |-> chip_13 == cfg_14 && sig_9 == hw_20 ; endproperty \n property name; @(negedge clk_out_15) ( status_register_buffer_15 ) != 7'b1001001  |-> tx_11 == core_15 && tx_8 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "case ( control_input_8 ) \n   7'b0100100 : begin\n     clk_14 <= rst_20\n     fsm_9 = sig_2;\n   end\n   6'b1xxx0x : begin\n     fsm_12 <= hw_11\n     data_11 <= hw_17;\n   end\n   default : begin \n     hw_2 = clk_16\n     hw_9 <= chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( control_input_8 ) == ( 7'b0100100 ) |-> clk_14 == rst_20 && fsm_9 == sig_2 ; endproperty \n property name; @(posedge clk_in_12) ( control_input_8 ) == ( 6'b1xxx0x ) |-> fsm_12 == hw_11 && data_11 == hw_17 ; endproperty \n property name; ( control_input_8 ) != 7'b0100100 && @(posedge clk_in_12) ( control_input_8 ) != 6'b1xxx0x  |-> hw_2 == clk_16 && hw_9 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( command_status_15 ) \n   7'b01x00xx : begin\n     core_2 <= clk_9\n     tx_10 <= cfg_10;\n   end\n   default : begin \n     rst_9 = cfg_4\n     clk_1 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_7) ( command_status_15 ) == ( 7'b01x00xx ) |-> core_2 == clk_9 && tx_10 == cfg_10 ; endproperty \n property name; @(posedge clk_signal_7) ( command_status_15 ) != 7'b01x00xx  |-> rst_9 == cfg_4 && clk_1 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "case ( data_buffer_7 ) \n   7'b0x001x0 : begin\n     rx_4 <= auth_2\n     tx_16 = tx_3\n     data_9 = err_13;\n   end\n   rx_4 : begin\n     clk_5 <= cfg_13\n     rx_10 = hw_20\n     auth_16 <= cfg_15;\n   end\n   7'bx100000 : begin\n     err_5 <= tx_17\n     rst_19 <= tx_13\n     sig_13 = auth_11;\n   end\n   default : begin \n     err_12 <= clk_1\n     chip_9 <= cfg_8\n     sig_6 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_12) ( data_buffer_7 ) == ( 7'b0x001x0 ) |-> rx_4 == auth_2 && tx_16 == tx_3 && data_9 == err_13 ; endproperty \n property name; @(posedge clock_ctrl_12) ( data_buffer_7 ) == ( rx_4 ) |-> clk_5 == cfg_13 && rx_10 == hw_20 && auth_16 == cfg_15 ; endproperty \n property name; @(posedge clock_ctrl_12) ( data_buffer_7 ) == ( 7'bx100000 ) |-> err_5 == tx_17 && rst_19 == tx_13 && sig_13 == auth_11 ; endproperty \n property name; ( data_buffer_7 ) != 7'b0x001x0 && ( data_buffer_7 ) != rx_4 && @(posedge clock_ctrl_12) ( data_buffer_7 ) != 7'bx100000  |-> err_12 == clk_1 && chip_9 == cfg_8 && sig_6 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_12"
    },
    {
        "Code": "case ( data_buffer_11 ) \n   6'b0100xx : begin\n     data_11 = clk_12\n     clk_16 = hw_6;\n   end\n   7'b01x0xx1 : begin\n     reg_13 <= auth_5\n     tx_11 <= core_12;\n   end\n   default : begin \n     err_4 <= chip_15\n     sig_12 <= reg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( data_buffer_11 ) == ( 6'b0100xx ) |-> data_11 == clk_12 && clk_16 == hw_6 ; endproperty \n property name; @(posedge clk_out_1) ( data_buffer_11 ) == ( 7'b01x0xx1 ) |-> reg_13 == auth_5 && tx_11 == core_12 ; endproperty \n property name; ( data_buffer_11 ) != 6'b0100xx && @(posedge clk_out_1) ( data_buffer_11 ) != 7'b01x0xx1  |-> err_4 == chip_15 && sig_12 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( output_data_10 ) \n   5'bxx0x1 : begin\n     sig_8 <= err_8\n     core_10 <= rst_7\n     rst_9 = auth_12;\n   end\n   default : begin \n     cfg_3 <= auth_18\n     clk_13 <= reg_20\n     err_20 = core_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( output_data_10 ) == ( 5'bxx0x1 ) |-> sig_8 == err_8 && core_10 == rst_7 && rst_9 == auth_12 ; endproperty \n property name; @(negedge clk_out_11) ( output_data_10 ) != 5'bxx0x1  |-> cfg_3 == auth_18 && clk_13 == reg_20 && err_20 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( enable_18 ) \n   7'b1011001 : begin\n     clk_2 = clk_19\n     fsm_11 <= data_8;\n   end\n   7'bxxx0xxx : begin\n     cfg_19 <= err_2\n     rx_10 = reg_19;\n   end\n   6'b1x0xx0 : begin\n     cfg_10 <= tx_7\n     chip_13 = err_4;\n   end\n   default : begin \n     rst_1 <= clk_4\n     fsm_19 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_1) ( enable_18 ) == ( 7'b1011001 ) |-> clk_2 == clk_19 && fsm_11 == data_8 ; endproperty \n property name; @(posedge clk_enable_1) ( enable_18 ) == ( 7'bxxx0xxx ) |-> cfg_19 == err_2 && rx_10 == reg_19 ; endproperty \n property name; @(posedge clk_enable_1) ( enable_18 ) == ( 6'b1x0xx0 ) |-> cfg_10 == tx_7 && chip_13 == err_4 ; endproperty \n property name; ( enable_18 ) != 7'b1011001 && ( enable_18 ) != 7'bxxx0xxx && @(posedge clk_enable_1) ( enable_18 ) != 6'b1x0xx0  |-> rst_1 == clk_4 && fsm_19 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "case ( end_address_11 ) \n   6'bxx1x00 : begin\n     reg_9 = clk_17\n     rx_15 <= reg_13;\n   end\n   7'h2c : begin\n     hw_10 = rx_5\n     err_14 <= fsm_20;\n   end\n   7'bxx01xxx : begin\n     reg_18 = cfg_10\n     rst_5 = sig_20;\n   end\n   default : begin \n     chip_16 = rst_2\n     core_20 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( end_address_11 ) == ( 6'bxx1x00 ) |-> reg_9 == clk_17 && rx_15 == reg_13 ; endproperty \n property name; @(negedge clk_out_6) ( end_address_11 ) == ( 7'h2c ) |-> hw_10 == rx_5 && err_14 == fsm_20 ; endproperty \n property name; @(negedge clk_out_6) ( end_address_11 ) == ( 7'bxx01xxx ) |-> reg_18 == cfg_10 && rst_5 == sig_20 ; endproperty \n property name; ( end_address_11 ) != 6'bxx1x00 && ( end_address_11 ) != 7'h2c && @(negedge clk_out_6) ( end_address_11 ) != 7'bxx01xxx  |-> chip_16 == rst_2 && core_20 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( write_complete_18 ) \n   7'b0100010 : begin\n     data_20 <= chip_14\n     auth_20 <= hw_6;\n   end\n   3'b111 : begin\n     reg_1 = sig_11\n     auth_15 <= chip_2;\n   end\n   6'h2d : begin\n     data_5 = hw_10\n     sig_1 = tx_16;\n   end\n   default : begin \n     sig_11 = core_5\n     err_18 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( write_complete_18 ) == ( 7'b0100010 ) |-> data_20 == chip_14 && auth_20 == hw_6 ; endproperty \n property name; @(posedge cpu_clock_16) ( write_complete_18 ) == ( 3'b111 ) |-> reg_1 == sig_11 && auth_15 == chip_2 ; endproperty \n property name; @(posedge cpu_clock_16) ( write_complete_18 ) == ( 6'h2d ) |-> data_5 == hw_10 && sig_1 == tx_16 ; endproperty \n property name; ( write_complete_18 ) != 7'b0100010 && ( write_complete_18 ) != 3'b111 && @(posedge cpu_clock_16) ( write_complete_18 ) != 6'h2d  |-> sig_11 == core_5 && err_18 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( ready_output_8 ) \n   4'hx : begin\n     data_16 = rst_11\n     err_7 <= chip_16\n     tx_15 <= cfg_5;\n   end\n   5'bx0000 : begin\n     clk_19 = core_10\n     sig_12 = core_3\n     clk_14 <= reg_8;\n   end\n   6'b00x101 : begin\n     rst_20 <= core_18\n     cfg_4 <= cfg_17\n     data_1 = rst_7;\n   end\n   default : begin \n     tx_11 <= sig_5\n     auth_1 = rst_20\n     reg_19 = sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_19) ( ready_output_8 ) == ( 4'hx ) |-> data_16 == rst_11 && err_7 == chip_16 && tx_15 == cfg_5 ; endproperty \n property name; @(negedge main_clk_19) ( ready_output_8 ) == ( 5'bx0000 ) |-> clk_19 == core_10 && sig_12 == core_3 && clk_14 == reg_8 ; endproperty \n property name; @(negedge main_clk_19) ( ready_output_8 ) == ( 6'b00x101 ) |-> rst_20 == core_18 && cfg_4 == cfg_17 && data_1 == rst_7 ; endproperty \n property name; ( ready_output_8 ) != 4'hx && ( ready_output_8 ) != 5'bx0000 && @(negedge main_clk_19) ( ready_output_8 ) != 6'b00x101  |-> tx_11 == sig_5 && auth_1 == rst_20 && reg_19 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "case ( status_control_18 ) \n   7'h10 : begin\n     rst_19 = data_14\n     rst_17 = data_9;\n   end\n   7'b110x001 : begin\n     hw_16 = rst_16\n     tx_2 = chip_19;\n   end\n   7'b1111110 : begin\n     auth_9 = core_13\n     clk_7 = err_13;\n   end\n   default : begin \n     hw_20 <= data_10\n     sig_20 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_19) ( status_control_18 ) == ( 7'h10 ) |-> rst_19 == data_14 && rst_17 == data_9 ; endproperty \n property name; @(negedge clock_div_19) ( status_control_18 ) == ( 7'b110x001 ) |-> hw_16 == rst_16 && tx_2 == chip_19 ; endproperty \n property name; @(negedge clock_div_19) ( status_control_18 ) == ( 7'b1111110 ) |-> auth_9 == core_13 && clk_7 == err_13 ; endproperty \n property name; ( status_control_18 ) != 7'h10 && ( status_control_18 ) != 7'b110x001 && @(negedge clock_div_19) ( status_control_18 ) != 7'b1111110  |-> hw_20 == data_10 && sig_20 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_19"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   7'h1x : begin\n     hw_5 <= err_10\n     clk_8 = rx_18;\n   end\n   7'b1xx0x0x : begin\n     fsm_7 <= fsm_13\n     err_5 <= chip_2;\n   end\n   7'h20 : begin\n     err_2 = tx_11\n     core_7 <= reg_17;\n   end\n   default : begin \n     sig_11 = sig_17\n     err_12 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_20) ( output_buffer_status_2 ) == ( 7'h1x ) |-> hw_5 == err_10 && clk_8 == rx_18 ; endproperty \n property name; @(posedge clk_gen_20) ( output_buffer_status_2 ) == ( 7'b1xx0x0x ) |-> fsm_7 == fsm_13 && err_5 == chip_2 ; endproperty \n property name; @(posedge clk_gen_20) ( output_buffer_status_2 ) == ( 7'h20 ) |-> err_2 == tx_11 && core_7 == reg_17 ; endproperty \n property name; ( output_buffer_status_2 ) != 7'h1x && ( output_buffer_status_2 ) != 7'b1xx0x0x && @(posedge clk_gen_20) ( output_buffer_status_2 ) != 7'h20  |-> sig_11 == sig_17 && err_12 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "case ( input_buffer_6 ) \n   7'b00xx01x : begin\n     rst_11 = clk_1\n     sig_14 <= reg_9;\n   end\n   7'b0x10x11 : begin\n     data_10 <= core_11\n     fsm_6 = data_3;\n   end\n   6'b111100 : begin\n     err_15 <= chip_12\n     clk_8 <= core_8;\n   end\n   default : begin \n     reg_17 = tx_9\n     fsm_13 <= core_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( input_buffer_6 ) == ( 7'b00xx01x ) |-> rst_11 == clk_1 && sig_14 == reg_9 ; endproperty \n property name; @(negedge clk_gen_9) ( input_buffer_6 ) == ( 7'b0x10x11 ) |-> data_10 == core_11 && fsm_6 == data_3 ; endproperty \n property name; @(negedge clk_gen_9) ( input_buffer_6 ) == ( 6'b111100 ) |-> err_15 == chip_12 && clk_8 == core_8 ; endproperty \n property name; ( input_buffer_6 ) != 7'b00xx01x && ( input_buffer_6 ) != 7'b0x10x11 && @(negedge clk_gen_9) ( input_buffer_6 ) != 6'b111100  |-> reg_17 == tx_9 && fsm_13 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( data_register_status_6 ) \n   6'b100010 : begin\n     reg_19 <= err_20\n     chip_19 = rx_2;\n   end\n   6'h15 : begin\n     err_12 <= reg_15\n     fsm_10 = chip_4;\n   end\n   default : begin \n     auth_8 = auth_2\n     clk_2 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( data_register_status_6 ) == ( 6'b100010 ) |-> reg_19 == err_20 && chip_19 == rx_2 ; endproperty \n property name; @(negedge clock_source_19) ( data_register_status_6 ) == ( 6'h15 ) |-> err_12 == reg_15 && fsm_10 == chip_4 ; endproperty \n property name; ( data_register_status_6 ) != 6'b100010 && @(negedge clock_source_19) ( data_register_status_6 ) != 6'h15  |-> auth_8 == auth_2 && clk_2 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( control_status_buffer_12 ) \n   rx_17 : begin\n     hw_11 = cfg_7\n     chip_5 <= cfg_3\n     reg_19 = hw_17;\n   end\n   7'h41 : begin\n     rx_16 = err_4\n     rx_13 <= err_1\n     rst_3 = err_12;\n   end\n   5'bxxxx0 : begin\n     clk_20 = rx_7\n     tx_9 <= hw_3\n     sig_2 = clk_6;\n   end\n   default : begin \n     err_15 = err_11\n     reg_2 = cfg_18\n     rst_17 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_7) ( control_status_buffer_12 ) == ( rx_17 ) |-> hw_11 == cfg_7 && chip_5 == cfg_3 && reg_19 == hw_17 ; endproperty \n property name; @(posedge pll_clk_7) ( control_status_buffer_12 ) == ( 7'h41 ) |-> rx_16 == err_4 && rx_13 == err_1 && rst_3 == err_12 ; endproperty \n property name; @(posedge pll_clk_7) ( control_status_buffer_12 ) == ( 5'bxxxx0 ) |-> clk_20 == rx_7 && tx_9 == hw_3 && sig_2 == clk_6 ; endproperty \n property name; ( control_status_buffer_12 ) != rx_17 && ( control_status_buffer_12 ) != 7'h41 && @(posedge pll_clk_7) ( control_status_buffer_12 ) != 5'bxxxx0  |-> err_15 == err_11 && reg_2 == cfg_18 && rst_17 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_7"
    },
    {
        "Code": "case ( data_status_register_9 ) \n   4'b1x1x : begin\n     chip_9 = sig_15\n     rx_11 <= clk_2;\n   end\n   7'bx11110x : begin\n     rx_15 = tx_20\n     err_14 <= err_8;\n   end\n   default : begin \n     clk_11 = rx_14\n     cfg_5 <= data_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( data_status_register_9 ) == ( 4'b1x1x ) |-> chip_9 == sig_15 && rx_11 == clk_2 ; endproperty \n property name; @(posedge clk_osc_19) ( data_status_register_9 ) == ( 7'bx11110x ) |-> rx_15 == tx_20 && err_14 == err_8 ; endproperty \n property name; ( data_status_register_9 ) != 4'b1x1x && @(posedge clk_osc_19) ( data_status_register_9 ) != 7'bx11110x  |-> clk_11 == rx_14 && cfg_5 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( flag_register_16 ) \n   7'b11x01x0 : begin\n     err_7 = auth_4\n     rx_15 = data_2;\n   end\n   7'bx1xxxx0 : begin\n     clk_15 = cfg_10\n     clk_17 = chip_7;\n   end\n   5'b0x00x : begin\n     auth_10 <= auth_11\n     tx_8 <= auth_18;\n   end\n   default : begin \n     fsm_1 <= err_11\n     hw_12 = err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( flag_register_16 ) == ( 7'b11x01x0 ) |-> err_7 == auth_4 && rx_15 == data_2 ; endproperty \n property name; @(negedge async_clk_6) ( flag_register_16 ) == ( 7'bx1xxxx0 ) |-> clk_15 == cfg_10 && clk_17 == chip_7 ; endproperty \n property name; @(negedge async_clk_6) ( flag_register_16 ) == ( 5'b0x00x ) |-> auth_10 == auth_11 && tx_8 == auth_18 ; endproperty \n property name; ( flag_register_16 ) != 7'b11x01x0 && ( flag_register_16 ) != 7'bx1xxxx0 && @(negedge async_clk_6) ( flag_register_16 ) != 5'b0x00x  |-> fsm_1 == err_11 && hw_12 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( control_register_status_status_15 ) \n   7'bx00x001 : begin\n     data_10 = cfg_5\n     auth_12 = fsm_17;\n   end\n   tx_17 : begin\n     auth_13 = cfg_10\n     rst_20 = core_17;\n   end\n   default : begin \n     fsm_11 <= rx_8\n     cfg_17 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( control_register_status_status_15 ) == ( 7'bx00x001 ) |-> data_10 == cfg_5 && auth_12 == fsm_17 ; endproperty \n property name; @(posedge pll_clk_17) ( control_register_status_status_15 ) == ( tx_17 ) |-> auth_13 == cfg_10 && rst_20 == core_17 ; endproperty \n property name; ( control_register_status_status_15 ) != 7'bx00x001 && @(posedge pll_clk_17) ( control_register_status_status_15 ) != tx_17  |-> fsm_11 == rx_8 && cfg_17 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( mode_register_11 ) \n   5'b11101 : begin\n     cfg_16 <= tx_17\n     chip_7 <= data_20\n     fsm_12 = chip_18;\n   end\n   6'b01xxxx : begin\n     err_12 = cfg_6\n     hw_3 = chip_6\n     chip_16 = core_3;\n   end\n   default : begin \n     chip_15 <= tx_2\n     hw_5 = rx_19\n     fsm_3 <= reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_9) ( mode_register_11 ) == ( 5'b11101 ) |-> cfg_16 == tx_17 && chip_7 == data_20 && fsm_12 == chip_18 ; endproperty \n property name; @(posedge main_clk_9) ( mode_register_11 ) == ( 6'b01xxxx ) |-> err_12 == cfg_6 && hw_3 == chip_6 && chip_16 == core_3 ; endproperty \n property name; ( mode_register_11 ) != 5'b11101 && @(posedge main_clk_9) ( mode_register_11 ) != 6'b01xxxx  |-> chip_15 == tx_2 && hw_5 == rx_19 && fsm_3 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "case ( flag_status_8 ) \n   6'bx00xxx : begin\n     data_5 <= rst_10\n     rx_14 = err_16;\n   end\n   default : begin \n     rx_1 <= hw_1\n     clk_4 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( flag_status_8 ) == ( 6'bx00xxx ) |-> data_5 == rst_10 && rx_14 == err_16 ; endproperty \n property name; @(negedge clk_out_1) ( flag_status_8 ) != 6'bx00xxx  |-> rx_1 == hw_1 && clk_4 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   7'h4f : begin\n     clk_15 <= data_20\n     data_1 = core_18;\n   end\n   7'b101xxx1 : begin\n     hw_2 = hw_15\n     hw_11 = clk_11;\n   end\n   7'b101xxx0 : begin\n     sig_19 = core_3\n     data_7 = fsm_5;\n   end\n   default : begin \n     fsm_4 <= tx_14\n     reg_8 <= auth_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( transfer_complete_18 ) == ( 7'h4f ) |-> clk_15 == data_20 && data_1 == core_18 ; endproperty \n property name; @(posedge mem_clock_13) ( transfer_complete_18 ) == ( 7'b101xxx1 ) |-> hw_2 == hw_15 && hw_11 == clk_11 ; endproperty \n property name; @(posedge mem_clock_13) ( transfer_complete_18 ) == ( 7'b101xxx0 ) |-> sig_19 == core_3 && data_7 == fsm_5 ; endproperty \n property name; ( transfer_complete_18 ) != 7'h4f && ( transfer_complete_18 ) != 7'b101xxx1 && @(posedge mem_clock_13) ( transfer_complete_18 ) != 7'b101xxx0  |-> fsm_4 == tx_14 && reg_8 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( data_control_status_5 ) \n   7'b0x0xxxx : begin\n     data_2 <= tx_4\n     sig_14 = rx_9;\n   end\n   default : begin \n     auth_19 = auth_13\n     err_13 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( data_control_status_5 ) == ( 7'b0x0xxxx ) |-> data_2 == tx_4 && sig_14 == rx_9 ; endproperty \n property name; @(posedge cpu_clock_15) ( data_control_status_5 ) != 7'b0x0xxxx  |-> auth_19 == auth_13 && err_13 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( command_status_4 ) \n   5'bxx101 : begin\n     reg_13 <= chip_19\n     fsm_5 = hw_19\n     hw_1 = cfg_18;\n   end\n   default : begin \n     chip_9 <= rx_19\n     reg_1 <= err_8\n     clk_16 = chip_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( command_status_4 ) == ( 5'bxx101 ) |-> reg_13 == chip_19 && fsm_5 == hw_19 && hw_1 == cfg_18 ; endproperty \n property name; @(posedge clk_osc_5) ( command_status_4 ) != 5'bxx101  |-> chip_9 == rx_19 && reg_1 == err_8 && clk_16 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   5'h1c : begin\n     clk_2 <= data_3\n     hw_4 <= sig_14\n     clk_11 <= auth_10;\n   end\n   6'b111111 : begin\n     tx_1 = rx_18\n     core_12 <= auth_20\n     rx_9 = rx_3;\n   end\n   7'b1000011 : begin\n     data_9 <= sig_19\n     cfg_11 = rst_4\n     rst_15 = clk_12;\n   end\n   default : begin \n     data_11 = rst_18\n     cfg_3 = clk_11\n     rx_16 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_20) ( acknowledge_signal_13 ) == ( 5'h1c ) |-> clk_2 == data_3 && hw_4 == sig_14 && clk_11 == auth_10 ; endproperty \n property name; @(negedge clk_gen_20) ( acknowledge_signal_13 ) == ( 6'b111111 ) |-> tx_1 == rx_18 && core_12 == auth_20 && rx_9 == rx_3 ; endproperty \n property name; @(negedge clk_gen_20) ( acknowledge_signal_13 ) == ( 7'b1000011 ) |-> data_9 == sig_19 && cfg_11 == rst_4 && rst_15 == clk_12 ; endproperty \n property name; ( acknowledge_signal_13 ) != 5'h1c && ( acknowledge_signal_13 ) != 6'b111111 && @(negedge clk_gen_20) ( acknowledge_signal_13 ) != 7'b1000011  |-> data_11 == rst_18 && cfg_3 == clk_11 && rx_16 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_20"
    },
    {
        "Code": "case ( transfer_complete_4 ) \n   7'b11x100x : begin\n     fsm_18 = clk_4\n     data_5 = chip_11;\n   end\n   5'b1101x : begin\n     data_12 = chip_6\n     core_17 = data_14;\n   end\n   default : begin \n     clk_7 = clk_11\n     auth_9 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( transfer_complete_4 ) == ( 7'b11x100x ) |-> fsm_18 == clk_4 && data_5 == chip_11 ; endproperty \n property name; @(posedge clk_in_15) ( transfer_complete_4 ) == ( 5'b1101x ) |-> data_12 == chip_6 && core_17 == data_14 ; endproperty \n property name; ( transfer_complete_4 ) != 7'b11x100x && @(posedge clk_in_15) ( transfer_complete_4 ) != 5'b1101x  |-> clk_7 == clk_11 && auth_9 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( data_in_7 ) \n   7'bxx0x111 : begin\n     rx_6 <= core_1\n     rx_13 = auth_4;\n   end\n   default : begin \n     rst_2 <= sig_8\n     clk_12 <= rx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( data_in_7 ) == ( 7'bxx0x111 ) |-> rx_6 == core_1 && rx_13 == auth_4 ; endproperty \n property name; @(negedge clk_osc_6) ( data_in_7 ) != 7'bxx0x111  |-> rst_2 == sig_8 && clk_12 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( interrupt_flag_1 ) \n   7'b0x101x0 : begin\n     clk_3 <= data_15\n     clk_4 <= sig_19;\n   end\n   default : begin \n     rx_9 <= fsm_4\n     core_9 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_13) ( interrupt_flag_1 ) == ( 7'b0x101x0 ) |-> clk_3 == data_15 && clk_4 == sig_19 ; endproperty \n property name; @(posedge clk_gen_13) ( interrupt_flag_1 ) != 7'b0x101x0  |-> rx_9 == fsm_4 && core_9 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_13"
    },
    {
        "Code": "case ( data_status_1 ) \n   6'bx01xx1 : begin\n     reg_16 <= sig_5\n     hw_10 = sig_10\n     hw_11 = rx_6;\n   end\n   default : begin \n     core_7 <= chip_19\n     sig_5 <= auth_16\n     core_13 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_16) ( data_status_1 ) == ( 6'bx01xx1 ) |-> reg_16 == sig_5 && hw_10 == sig_10 && hw_11 == rx_6 ; endproperty \n property name; @(posedge clock_div_16) ( data_status_1 ) != 6'bx01xx1  |-> core_7 == chip_19 && sig_5 == auth_16 && core_13 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "case ( data_ready_11 ) \n   5'b00001 : begin\n     err_1 <= rx_13\n     core_6 = fsm_16;\n   end\n   default : begin \n     auth_3 = clk_3\n     data_20 <= tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_17) ( data_ready_11 ) == ( 5'b00001 ) |-> err_1 == rx_13 && core_6 == fsm_16 ; endproperty \n property name; @(negedge main_clk_17) ( data_ready_11 ) != 5'b00001  |-> auth_3 == clk_3 && data_20 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_17"
    },
    {
        "Code": "case ( control_status_13 ) \n   err_13 : begin\n     fsm_19 <= hw_7\n     rx_13 = data_2;\n   end\n   default : begin \n     cfg_15 <= auth_18\n     tx_14 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_10) ( control_status_13 ) == ( err_13 ) |-> fsm_19 == hw_7 && rx_13 == data_2 ; endproperty \n property name; @(posedge bus_clock_10) ( control_status_13 ) != err_13  |-> cfg_15 == auth_18 && tx_14 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "case ( address_5 ) \n   7'b11xx1x0 : begin\n     sig_5 = tx_10\n     core_11 <= rst_17;\n   end\n   7'b1x11x00 : begin\n     chip_14 <= rx_4\n     chip_3 = fsm_8;\n   end\n   5'hf : begin\n     core_1 = core_15\n     cfg_15 = chip_7;\n   end\n   default : begin \n     fsm_15 = chip_6\n     chip_4 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_7) ( address_5 ) == ( 7'b11xx1x0 ) |-> sig_5 == tx_10 && core_11 == rst_17 ; endproperty \n property name; @(posedge clock_div_7) ( address_5 ) == ( 7'b1x11x00 ) |-> chip_14 == rx_4 && chip_3 == fsm_8 ; endproperty \n property name; @(posedge clock_div_7) ( address_5 ) == ( 5'hf ) |-> core_1 == core_15 && cfg_15 == chip_7 ; endproperty \n property name; ( address_5 ) != 7'b11xx1x0 && ( address_5 ) != 7'b1x11x00 && @(posedge clock_div_7) ( address_5 ) != 5'hf  |-> fsm_15 == chip_6 && chip_4 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "case ( interrupt_flag_4 ) \n   7'b1001011 : begin\n     hw_14 = rst_18\n     auth_2 <= rst_10\n     sig_7 = fsm_14;\n   end\n   7'h8 : begin\n     reg_18 <= rx_9\n     fsm_17 = reg_16\n     auth_19 <= err_15;\n   end\n   default : begin \n     chip_5 = tx_7\n     cfg_13 <= sig_7\n     reg_14 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_16) ( interrupt_flag_4 ) == ( 7'b1001011 ) |-> hw_14 == rst_18 && auth_2 == rst_10 && sig_7 == fsm_14 ; endproperty \n property name; @(posedge main_clk_16) ( interrupt_flag_4 ) == ( 7'h8 ) |-> reg_18 == rx_9 && fsm_17 == reg_16 && auth_19 == err_15 ; endproperty \n property name; ( interrupt_flag_4 ) != 7'b1001011 && @(posedge main_clk_16) ( interrupt_flag_4 ) != 7'h8  |-> chip_5 == tx_7 && cfg_13 == sig_7 && reg_14 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "case ( write_complete_19 ) \n   7'b0x1xx1x : begin\n     reg_10 = clk_6\n     auth_13 <= fsm_10\n     rst_2 <= auth_14;\n   end\n   7'b0x1x110 : begin\n     tx_12 = hw_5\n     clk_1 = err_17\n     data_15 <= hw_20;\n   end\n   5'b1x11x : begin\n     data_5 <= rx_15\n     sig_14 = fsm_1\n     rst_20 <= sig_11;\n   end\n   default : begin \n     hw_2 <= clk_17\n     core_14 = hw_13\n     clk_9 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_4) ( write_complete_19 ) == ( 7'b0x1xx1x ) |-> reg_10 == clk_6 && auth_13 == fsm_10 && rst_2 == auth_14 ; endproperty \n property name; @(negedge clk_out_4) ( write_complete_19 ) == ( 7'b0x1x110 ) |-> tx_12 == hw_5 && clk_1 == err_17 && data_15 == hw_20 ; endproperty \n property name; @(negedge clk_out_4) ( write_complete_19 ) == ( 5'b1x11x ) |-> data_5 == rx_15 && sig_14 == fsm_1 && rst_20 == sig_11 ; endproperty \n property name; ( write_complete_19 ) != 7'b0x1xx1x && ( write_complete_19 ) != 7'b0x1x110 && @(negedge clk_out_4) ( write_complete_19 ) != 5'b1x11x  |-> hw_2 == clk_17 && core_14 == hw_13 && clk_9 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_4"
    },
    {
        "Code": "case ( instruction_register_12 ) \n   6'bxx0xx0 : begin\n     sig_17 = rx_9\n     auth_15 = rst_18;\n   end\n   6'h33 : begin\n     fsm_15 <= reg_19\n     reg_2 <= auth_5;\n   end\n   6'h34 : begin\n     fsm_17 = rx_1\n     reg_14 = core_18;\n   end\n   default : begin \n     rx_14 = data_11\n     err_14 <= fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_20) ( instruction_register_12 ) == ( 6'bxx0xx0 ) |-> sig_17 == rx_9 && auth_15 == rst_18 ; endproperty \n property name; @(posedge sys_clk_20) ( instruction_register_12 ) == ( 6'h33 ) |-> fsm_15 == reg_19 && reg_2 == auth_5 ; endproperty \n property name; @(posedge sys_clk_20) ( instruction_register_12 ) == ( 6'h34 ) |-> fsm_17 == rx_1 && reg_14 == core_18 ; endproperty \n property name; ( instruction_register_12 ) != 6'bxx0xx0 && ( instruction_register_12 ) != 6'h33 && @(posedge sys_clk_20) ( instruction_register_12 ) != 6'h34  |-> rx_14 == data_11 && err_14 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "case ( interrupt_flag_17 ) \n   6'b1xx11x : begin\n     data_11 <= fsm_19\n     fsm_6 = hw_1;\n   end\n   7'b00x111x : begin\n     rst_11 <= err_16\n     cfg_14 <= auth_2;\n   end\n   default : begin \n     reg_17 <= data_4\n     sig_11 <= hw_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( interrupt_flag_17 ) == ( 6'b1xx11x ) |-> data_11 == fsm_19 && fsm_6 == hw_1 ; endproperty \n property name; @(posedge clock_div_17) ( interrupt_flag_17 ) == ( 7'b00x111x ) |-> rst_11 == err_16 && cfg_14 == auth_2 ; endproperty \n property name; ( interrupt_flag_17 ) != 6'b1xx11x && @(posedge clock_div_17) ( interrupt_flag_17 ) != 7'b00x111x  |-> reg_17 == data_4 && sig_11 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( flag_status_2 ) \n   7'bxx0xxx0 : begin\n     data_5 = tx_15\n     hw_19 <= rx_7;\n   end\n   7'b0011001 : begin\n     core_1 <= fsm_15\n     rst_14 = chip_8;\n   end\n   default : begin \n     data_18 <= sig_5\n     rst_4 <= data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_10) ( flag_status_2 ) == ( 7'bxx0xxx0 ) |-> data_5 == tx_15 && hw_19 == rx_7 ; endproperty \n property name; @(negedge ref_clk_10) ( flag_status_2 ) == ( 7'b0011001 ) |-> core_1 == fsm_15 && rst_14 == chip_8 ; endproperty \n property name; ( flag_status_2 ) != 7'bxx0xxx0 && @(negedge ref_clk_10) ( flag_status_2 ) != 7'b0011001  |-> data_18 == sig_5 && rst_4 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "case ( control_output_17 ) \n   cfg_8 : begin\n     cfg_18 = clk_3\n     rst_2 = tx_2\n     sig_14 <= rx_18;\n   end\n   6'bxx1x1x : begin\n     core_14 <= rst_13\n     fsm_16 <= cfg_7\n     chip_19 = core_12;\n   end\n   5'hb : begin\n     reg_5 = hw_18\n     err_13 = cfg_17\n     clk_2 <= chip_11;\n   end\n   default : begin \n     tx_7 <= fsm_6\n     auth_6 <= auth_11\n     hw_6 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( control_output_17 ) == ( cfg_8 ) |-> cfg_18 == clk_3 && rst_2 == tx_2 && sig_14 == rx_18 ; endproperty \n property name; @(negedge bus_clock_10) ( control_output_17 ) == ( 6'bxx1x1x ) |-> core_14 == rst_13 && fsm_16 == cfg_7 && chip_19 == core_12 ; endproperty \n property name; @(negedge bus_clock_10) ( control_output_17 ) == ( 5'hb ) |-> reg_5 == hw_18 && err_13 == cfg_17 && clk_2 == chip_11 ; endproperty \n property name; ( control_output_17 ) != cfg_8 && ( control_output_17 ) != 6'bxx1x1x && @(negedge bus_clock_10) ( control_output_17 ) != 5'hb  |-> tx_7 == fsm_6 && auth_6 == auth_11 && hw_6 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'b010101x : begin\n     data_9 = auth_5\n     auth_18 = auth_14\n     cfg_13 <= sig_5;\n   end\n   default : begin \n     rx_20 <= auth_1\n     rst_10 <= auth_9\n     chip_13 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( status_output_buffer_4 ) == ( 7'b010101x ) |-> data_9 == auth_5 && auth_18 == auth_14 && cfg_13 == sig_5 ; endproperty \n property name; @(negedge ref_clk_9) ( status_output_buffer_4 ) != 7'b010101x  |-> rx_20 == auth_1 && rst_10 == auth_9 && chip_13 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( mode_register_6 ) \n   4'bx00x : begin\n     sig_15 <= fsm_7\n     reg_2 <= rx_6\n     cfg_4 = fsm_1;\n   end\n   7'h74 : begin\n     err_4 = data_8\n     core_5 <= err_11\n     tx_5 <= cfg_18;\n   end\n   default : begin \n     fsm_20 = cfg_14\n     data_18 = sig_2\n     clk_20 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_10) ( mode_register_6 ) == ( 4'bx00x ) |-> sig_15 == fsm_7 && reg_2 == rx_6 && cfg_4 == fsm_1 ; endproperty \n property name; @(posedge sys_clk_10) ( mode_register_6 ) == ( 7'h74 ) |-> err_4 == data_8 && core_5 == err_11 && tx_5 == cfg_18 ; endproperty \n property name; ( mode_register_6 ) != 4'bx00x && @(posedge sys_clk_10) ( mode_register_6 ) != 7'h74  |-> fsm_20 == cfg_14 && data_18 == sig_2 && clk_20 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "case ( control_status_9 ) \n   6'bxx00x0 : begin\n     data_17 = fsm_16\n     cfg_18 = reg_10\n     sig_11 <= chip_18;\n   end\n   7'bxxxx101 : begin\n     auth_1 = chip_15\n     err_16 <= rst_6\n     reg_7 <= auth_20;\n   end\n   sig_10 : begin\n     rst_17 = fsm_15\n     err_11 = sig_16\n     auth_17 = cfg_19;\n   end\n   default : begin \n     fsm_10 <= err_13\n     sig_6 = data_6\n     chip_12 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_15) ( control_status_9 ) == ( 6'bxx00x0 ) |-> data_17 == fsm_16 && cfg_18 == reg_10 && sig_11 == chip_18 ; endproperty \n property name; @(posedge sys_clk_15) ( control_status_9 ) == ( 7'bxxxx101 ) |-> auth_1 == chip_15 && err_16 == rst_6 && reg_7 == auth_20 ; endproperty \n property name; @(posedge sys_clk_15) ( control_status_9 ) == ( sig_10 ) |-> rst_17 == fsm_15 && err_11 == sig_16 && auth_17 == cfg_19 ; endproperty \n property name; ( control_status_9 ) != 6'bxx00x0 && ( control_status_9 ) != 7'bxxxx101 && @(posedge sys_clk_15) ( control_status_9 ) != sig_10  |-> fsm_10 == err_13 && sig_6 == data_6 && chip_12 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "case ( data_in_14 ) \n   7'b1xx0011 : begin\n     err_6 <= auth_17\n     tx_11 = data_11\n     rx_13 <= clk_19;\n   end\n   7'h36 : begin\n     data_16 = chip_18\n     data_13 <= auth_11\n     reg_16 <= cfg_19;\n   end\n   6'h29 : begin\n     auth_2 <= sig_5\n     clk_17 = core_5\n     auth_19 = err_12;\n   end\n   default : begin \n     cfg_8 <= cfg_15\n     core_3 <= fsm_15\n     cfg_19 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( data_in_14 ) == ( 7'b1xx0011 ) |-> err_6 == auth_17 && tx_11 == data_11 && rx_13 == clk_19 ; endproperty \n property name; @(negedge clock_ctrl_10) ( data_in_14 ) == ( 7'h36 ) |-> data_16 == chip_18 && data_13 == auth_11 && reg_16 == cfg_19 ; endproperty \n property name; @(negedge clock_ctrl_10) ( data_in_14 ) == ( 6'h29 ) |-> auth_2 == sig_5 && clk_17 == core_5 && auth_19 == err_12 ; endproperty \n property name; ( data_in_14 ) != 7'b1xx0011 && ( data_in_14 ) != 7'h36 && @(negedge clock_ctrl_10) ( data_in_14 ) != 6'h29  |-> cfg_8 == cfg_15 && core_3 == fsm_15 && cfg_19 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   5'bxxxxx : begin\n     rx_18 <= reg_7\n     reg_20 <= auth_16;\n   end\n   default : begin \n     sig_8 <= reg_2\n     core_6 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_18) ( interrupt_control_status_18 ) == ( 5'bxxxxx ) |-> rx_18 == reg_7 && reg_20 == auth_16 ; endproperty \n property name; @(negedge clk_enable_18) ( interrupt_control_status_18 ) != 5'bxxxxx  |-> sig_8 == reg_2 && core_6 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "case ( input_buffer_status_20 ) \n   7'h67 : begin\n     clk_10 <= rst_14\n     reg_20 <= fsm_5;\n   end\n   default : begin \n     err_11 = clk_9\n     cfg_13 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_11) ( input_buffer_status_20 ) == ( 7'h67 ) |-> clk_10 == rst_14 && reg_20 == fsm_5 ; endproperty \n property name; @(negedge cpu_clock_11) ( input_buffer_status_20 ) != 7'h67  |-> err_11 == clk_9 && cfg_13 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   4'h0 : begin\n     tx_4 = cfg_18\n     rx_4 = chip_7;\n   end\n   default : begin \n     fsm_10 <= fsm_13\n     reg_2 = chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( output_register_status_4 ) == ( 4'h0 ) |-> tx_4 == cfg_18 && rx_4 == chip_7 ; endproperty \n property name; @(posedge clock_source_3) ( output_register_status_4 ) != 4'h0  |-> fsm_10 == fsm_13 && reg_2 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( output_control_17 ) \n   6'bxx0101 : begin\n     rx_14 = reg_5\n     err_11 <= rst_4;\n   end\n   7'b0111001 : begin\n     sig_13 <= sig_17\n     core_12 <= reg_16;\n   end\n   7'bxx01xxx : begin\n     fsm_11 = auth_5\n     reg_2 <= rx_8;\n   end\n   default : begin \n     hw_13 <= err_20\n     auth_16 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( output_control_17 ) == ( 6'bxx0101 ) |-> rx_14 == reg_5 && err_11 == rst_4 ; endproperty \n property name; @(negedge clock_source_18) ( output_control_17 ) == ( 7'b0111001 ) |-> sig_13 == sig_17 && core_12 == reg_16 ; endproperty \n property name; @(negedge clock_source_18) ( output_control_17 ) == ( 7'bxx01xxx ) |-> fsm_11 == auth_5 && reg_2 == rx_8 ; endproperty \n property name; ( output_control_17 ) != 6'bxx0101 && ( output_control_17 ) != 7'b0111001 && @(negedge clock_source_18) ( output_control_17 ) != 7'bxx01xxx  |-> hw_13 == err_20 && auth_16 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( instruction_register_18 ) \n   7'b0001010 : begin\n     core_17 <= clk_13\n     fsm_18 <= core_14;\n   end\n   4'b1x0x : begin\n     rst_13 = sig_3\n     err_9 <= fsm_9;\n   end\n   default : begin \n     rx_18 = fsm_19\n     reg_6 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( instruction_register_18 ) == ( 7'b0001010 ) |-> core_17 == clk_13 && fsm_18 == core_14 ; endproperty \n property name; @(negedge clk_signal_5) ( instruction_register_18 ) == ( 4'b1x0x ) |-> rst_13 == sig_3 && err_9 == fsm_9 ; endproperty \n property name; ( instruction_register_18 ) != 7'b0001010 && @(negedge clk_signal_5) ( instruction_register_18 ) != 4'b1x0x  |-> rx_18 == fsm_19 && reg_6 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( instruction_register_8 ) \n   7'h7a : begin\n     err_8 <= err_20\n     data_12 = cfg_6;\n   end\n   default : begin \n     hw_14 = auth_16\n     clk_6 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_2) ( instruction_register_8 ) == ( 7'h7a ) |-> err_8 == err_20 && data_12 == cfg_6 ; endproperty \n property name; @(negedge clk_osc_2) ( instruction_register_8 ) != 7'h7a  |-> hw_14 == auth_16 && clk_6 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   5'b00x00 : begin\n     core_19 = reg_2\n     sig_6 <= fsm_11;\n   end\n   3'h1 : begin\n     sig_18 <= err_8\n     rx_19 <= tx_4;\n   end\n   default : begin \n     core_15 = data_9\n     core_1 = clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( output_buffer_status_18 ) == ( 5'b00x00 ) |-> core_19 == reg_2 && sig_6 == fsm_11 ; endproperty \n property name; @(negedge clk_out_6) ( output_buffer_status_18 ) == ( 3'h1 ) |-> sig_18 == err_8 && rx_19 == tx_4 ; endproperty \n property name; ( output_buffer_status_18 ) != 5'b00x00 && @(negedge clk_out_6) ( output_buffer_status_18 ) != 3'h1  |-> core_15 == data_9 && core_1 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( control_register_2 ) \n   7'b1x01x1x : begin\n     rst_9 <= cfg_19\n     hw_17 = rst_16\n     err_15 = core_9;\n   end\n   7'b0x00x10 : begin\n     err_3 <= cfg_10\n     tx_1 = chip_4\n     reg_2 <= tx_14;\n   end\n   default : begin \n     sig_14 <= chip_7\n     sig_3 = core_20\n     auth_3 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_12) ( control_register_2 ) == ( 7'b1x01x1x ) |-> rst_9 == cfg_19 && hw_17 == rst_16 && err_15 == core_9 ; endproperty \n property name; @(negedge clk_enable_12) ( control_register_2 ) == ( 7'b0x00x10 ) |-> err_3 == cfg_10 && tx_1 == chip_4 && reg_2 == tx_14 ; endproperty \n property name; ( control_register_2 ) != 7'b1x01x1x && @(negedge clk_enable_12) ( control_register_2 ) != 7'b0x00x10  |-> sig_14 == chip_7 && sig_3 == core_20 && auth_3 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_12"
    },
    {
        "Code": "case ( control_input_status_7 ) \n   6'b00x101 : begin\n     reg_18 <= sig_2\n     reg_13 <= core_8\n     data_9 = reg_16;\n   end\n   6'b101110 : begin\n     fsm_3 <= reg_8\n     cfg_4 <= auth_1\n     cfg_16 = data_2;\n   end\n   6'b001011 : begin\n     tx_3 = cfg_20\n     fsm_20 <= cfg_19\n     tx_1 <= core_4;\n   end\n   default : begin \n     auth_15 = tx_20\n     cfg_15 = chip_6\n     rst_8 = rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_16) ( control_input_status_7 ) == ( 6'b00x101 ) |-> reg_18 == sig_2 && reg_13 == core_8 && data_9 == reg_16 ; endproperty \n property name; @(posedge sys_clk_16) ( control_input_status_7 ) == ( 6'b101110 ) |-> fsm_3 == reg_8 && cfg_4 == auth_1 && cfg_16 == data_2 ; endproperty \n property name; @(posedge sys_clk_16) ( control_input_status_7 ) == ( 6'b001011 ) |-> tx_3 == cfg_20 && fsm_20 == cfg_19 && tx_1 == core_4 ; endproperty \n property name; ( control_input_status_7 ) != 6'b00x101 && ( control_input_status_7 ) != 6'b101110 && @(posedge sys_clk_16) ( control_input_status_7 ) != 6'b001011  |-> auth_15 == tx_20 && cfg_15 == chip_6 && rst_8 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "case ( read_enable_1 ) \n   7'b10xx010 : begin\n     rst_15 <= core_3\n     sig_13 = core_8;\n   end\n   6'b111011 : begin\n     data_13 = sig_8\n     cfg_8 = fsm_2;\n   end\n   7'b111x11x : begin\n     rx_8 <= sig_7\n     err_1 <= clk_13;\n   end\n   default : begin \n     cfg_10 <= rst_14\n     rst_17 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_5) ( read_enable_1 ) == ( 7'b10xx010 ) |-> rst_15 == core_3 && sig_13 == core_8 ; endproperty \n property name; @(negedge bus_clock_5) ( read_enable_1 ) == ( 6'b111011 ) |-> data_13 == sig_8 && cfg_8 == fsm_2 ; endproperty \n property name; @(negedge bus_clock_5) ( read_enable_1 ) == ( 7'b111x11x ) |-> rx_8 == sig_7 && err_1 == clk_13 ; endproperty \n property name; ( read_enable_1 ) != 7'b10xx010 && ( read_enable_1 ) != 6'b111011 && @(negedge bus_clock_5) ( read_enable_1 ) != 7'b111x11x  |-> cfg_10 == rst_14 && rst_17 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "case ( control_status_15 ) \n   7'b1xx0000 : begin\n     fsm_10 = data_15\n     core_9 = data_7\n     hw_11 <= clk_13;\n   end\n   6'h2b : begin\n     rst_8 <= reg_16\n     clk_5 <= tx_14\n     sig_5 <= cfg_16;\n   end\n   rx_14 : begin\n     auth_9 = chip_8\n     rx_20 = reg_5\n     rst_5 <= reg_8;\n   end\n   default : begin \n     cfg_13 = rst_8\n     clk_13 = err_2\n     chip_2 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_6) ( control_status_15 ) == ( 7'b1xx0000 ) |-> fsm_10 == data_15 && core_9 == data_7 && hw_11 == clk_13 ; endproperty \n property name; @(negedge clk_signal_6) ( control_status_15 ) == ( 6'h2b ) |-> rst_8 == reg_16 && clk_5 == tx_14 && sig_5 == cfg_16 ; endproperty \n property name; @(negedge clk_signal_6) ( control_status_15 ) == ( rx_14 ) |-> auth_9 == chip_8 && rx_20 == reg_5 && rst_5 == reg_8 ; endproperty \n property name; ( control_status_15 ) != 7'b1xx0000 && ( control_status_15 ) != 6'h2b && @(negedge clk_signal_6) ( control_status_15 ) != rx_14  |-> cfg_13 == rst_8 && clk_13 == err_2 && chip_2 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   7'b001xxx1 : begin\n     fsm_3 <= rst_17\n     core_14 <= cfg_10;\n   end\n   6'h21 : begin\n     sig_17 = clk_3\n     data_13 <= rst_8;\n   end\n   default : begin \n     err_8 = rx_16\n     auth_7 <= sig_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_15) ( instruction_register_19 ) == ( 7'b001xxx1 ) |-> fsm_3 == rst_17 && core_14 == cfg_10 ; endproperty \n property name; @(posedge fast_clk_15) ( instruction_register_19 ) == ( 6'h21 ) |-> sig_17 == clk_3 && data_13 == rst_8 ; endproperty \n property name; ( instruction_register_19 ) != 7'b001xxx1 && @(posedge fast_clk_15) ( instruction_register_19 ) != 6'h21  |-> err_8 == rx_16 && auth_7 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'ha : begin\n     core_7 = sig_15\n     sig_3 = core_3;\n   end\n   default : begin \n     auth_20 = err_5\n     fsm_5 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_15) ( status_register_buffer_11 ) == ( 6'ha ) |-> core_7 == sig_15 && sig_3 == core_3 ; endproperty \n property name; @(negedge async_clk_15) ( status_register_buffer_11 ) != 6'ha  |-> auth_20 == err_5 && fsm_5 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "case ( input_data_14 ) \n   7'b11x100x : begin\n     chip_19 = data_18\n     tx_10 <= cfg_2\n     chip_6 = cfg_5;\n   end\n   7'bx000100 : begin\n     tx_18 = core_8\n     clk_13 = sig_2\n     data_10 = rst_7;\n   end\n   default : begin \n     chip_8 <= fsm_1\n     data_8 <= chip_20\n     reg_14 = err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_2) ( input_data_14 ) == ( 7'b11x100x ) |-> chip_19 == data_18 && tx_10 == cfg_2 && chip_6 == cfg_5 ; endproperty \n property name; @(negedge pll_clk_2) ( input_data_14 ) == ( 7'bx000100 ) |-> tx_18 == core_8 && clk_13 == sig_2 && data_10 == rst_7 ; endproperty \n property name; ( input_data_14 ) != 7'b11x100x && @(negedge pll_clk_2) ( input_data_14 ) != 7'bx000100  |-> chip_8 == fsm_1 && data_8 == chip_20 && reg_14 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "case ( interrupt_control_17 ) \n   6'bx00100 : begin\n     fsm_5 = rx_1\n     rst_10 = data_4;\n   end\n   6'b1x1000 : begin\n     core_8 = clk_14\n     reg_18 = reg_11;\n   end\n   default : begin \n     hw_19 <= err_6\n     tx_18 <= fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( interrupt_control_17 ) == ( 6'bx00100 ) |-> fsm_5 == rx_1 && rst_10 == data_4 ; endproperty \n property name; @(negedge clk_osc_15) ( interrupt_control_17 ) == ( 6'b1x1000 ) |-> core_8 == clk_14 && reg_18 == reg_11 ; endproperty \n property name; ( interrupt_control_17 ) != 6'bx00100 && @(negedge clk_osc_15) ( interrupt_control_17 ) != 6'b1x1000  |-> hw_19 == err_6 && tx_18 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( ready_signal_1 ) \n   7'h50 : begin\n     reg_8 = cfg_10\n     sig_18 <= rst_4\n     sig_5 = hw_10;\n   end\n   7'bxxx0x0x : begin\n     rx_7 <= reg_17\n     tx_7 <= err_18\n     chip_7 = tx_11;\n   end\n   default : begin \n     sig_13 = data_10\n     fsm_11 <= fsm_8\n     reg_7 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_20) ( ready_signal_1 ) == ( 7'h50 ) |-> reg_8 == cfg_10 && sig_18 == rst_4 && sig_5 == hw_10 ; endproperty \n property name; @(posedge main_clk_20) ( ready_signal_1 ) == ( 7'bxxx0x0x ) |-> rx_7 == reg_17 && tx_7 == err_18 && chip_7 == tx_11 ; endproperty \n property name; ( ready_signal_1 ) != 7'h50 && @(posedge main_clk_20) ( ready_signal_1 ) != 7'bxxx0x0x  |-> sig_13 == data_10 && fsm_11 == fsm_8 && reg_7 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "case ( output_status_5 ) \n   7'h31 : begin\n     cfg_19 <= err_19\n     reg_19 = data_12\n     rx_9 <= sig_7;\n   end\n   default : begin \n     clk_2 <= core_9\n     data_7 <= rst_4\n     data_11 <= rx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_9) ( output_status_5 ) == ( 7'h31 ) |-> cfg_19 == err_19 && reg_19 == data_12 && rx_9 == sig_7 ; endproperty \n property name; @(negedge clock_source_9) ( output_status_5 ) != 7'h31  |-> clk_2 == core_9 && data_7 == rst_4 && data_11 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "case ( interrupt_enable_18 ) \n   7'bx101xxx : begin\n     tx_5 <= err_13\n     clk_18 = cfg_5\n     data_9 <= rst_1;\n   end\n   default : begin \n     tx_4 = fsm_6\n     reg_14 <= reg_11\n     sig_15 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_9) ( interrupt_enable_18 ) == ( 7'bx101xxx ) |-> tx_5 == err_13 && clk_18 == cfg_5 && data_9 == rst_1 ; endproperty \n property name; @(negedge clk_enable_9) ( interrupt_enable_18 ) != 7'bx101xxx  |-> tx_4 == fsm_6 && reg_14 == reg_11 && sig_15 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "case ( control_data_19 ) \n   6'bxx0x01 : begin\n     sig_15 = core_6\n     err_12 <= chip_9\n     core_16 <= core_19;\n   end\n   default : begin \n     chip_12 <= sig_20\n     hw_2 <= reg_11\n     clk_12 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_14) ( control_data_19 ) == ( 6'bxx0x01 ) |-> sig_15 == core_6 && err_12 == chip_9 && core_16 == core_19 ; endproperty \n property name; @(negedge bus_clock_14) ( control_data_19 ) != 6'bxx0x01  |-> chip_12 == sig_20 && hw_2 == reg_11 && clk_12 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_14"
    },
    {
        "Code": "case ( output_buffer_status_12 ) \n   3'b1x1 : begin\n     tx_17 <= hw_2\n     clk_14 = data_19;\n   end\n   6'bxx1x01 : begin\n     data_12 <= cfg_19\n     core_1 = chip_14;\n   end\n   7'h2 : begin\n     auth_15 = rst_20\n     rx_11 <= data_18;\n   end\n   default : begin \n     tx_3 = err_4\n     fsm_12 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_1) ( output_buffer_status_12 ) == ( 3'b1x1 ) |-> tx_17 == hw_2 && clk_14 == data_19 ; endproperty \n property name; @(posedge clock_div_1) ( output_buffer_status_12 ) == ( 6'bxx1x01 ) |-> data_12 == cfg_19 && core_1 == chip_14 ; endproperty \n property name; @(posedge clock_div_1) ( output_buffer_status_12 ) == ( 7'h2 ) |-> auth_15 == rst_20 && rx_11 == data_18 ; endproperty \n property name; ( output_buffer_status_12 ) != 3'b1x1 && ( output_buffer_status_12 ) != 6'bxx1x01 && @(posedge clock_div_1) ( output_buffer_status_12 ) != 7'h2  |-> tx_3 == err_4 && fsm_12 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_1"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   5'bx0x01 : begin\n     fsm_1 <= rx_7\n     rx_15 <= sig_3\n     fsm_10 = rx_2;\n   end\n   7'h61 : begin\n     tx_11 = chip_17\n     cfg_11 <= rst_15\n     rx_11 = auth_9;\n   end\n   7'b1xx11x1 : begin\n     auth_15 <= err_1\n     chip_5 = clk_10\n     reg_11 <= err_3;\n   end\n   default : begin \n     fsm_19 <= reg_16\n     rx_9 = fsm_7\n     core_6 <= core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( data_buffer_20 ) == ( 5'bx0x01 ) |-> fsm_1 == rx_7 && rx_15 == sig_3 && fsm_10 == rx_2 ; endproperty \n property name; @(negedge clk_gen_4) ( data_buffer_20 ) == ( 7'h61 ) |-> tx_11 == chip_17 && cfg_11 == rst_15 && rx_11 == auth_9 ; endproperty \n property name; @(negedge clk_gen_4) ( data_buffer_20 ) == ( 7'b1xx11x1 ) |-> auth_15 == err_1 && chip_5 == clk_10 && reg_11 == err_3 ; endproperty \n property name; ( data_buffer_20 ) != 5'bx0x01 && ( data_buffer_20 ) != 7'h61 && @(negedge clk_gen_4) ( data_buffer_20 ) != 7'b1xx11x1  |-> fsm_19 == reg_16 && rx_9 == fsm_7 && core_6 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( control_data_1 ) \n   6'b000101 : begin\n     tx_6 <= data_14\n     rst_19 = err_15\n     chip_11 = core_19;\n   end\n   default : begin \n     rst_16 <= clk_12\n     reg_8 <= rst_19\n     err_19 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( control_data_1 ) == ( 6'b000101 ) |-> tx_6 == data_14 && rst_19 == err_15 && chip_11 == core_19 ; endproperty \n property name; @(negedge sys_clk_2) ( control_data_1 ) != 6'b000101  |-> rst_16 == clk_12 && reg_8 == rst_19 && err_19 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( control_valid_14 ) \n   7'b01x0010 : begin\n     core_19 <= rx_19\n     sig_17 <= rx_7\n     cfg_20 <= reg_2;\n   end\n   5'b01xxx : begin\n     fsm_14 <= err_13\n     core_15 <= data_7\n     cfg_18 = chip_11;\n   end\n   default : begin \n     tx_19 <= fsm_17\n     rx_18 <= cfg_7\n     rx_1 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_7) ( control_valid_14 ) == ( 7'b01x0010 ) |-> core_19 == rx_19 && sig_17 == rx_7 && cfg_20 == reg_2 ; endproperty \n property name; @(posedge pll_clk_7) ( control_valid_14 ) == ( 5'b01xxx ) |-> fsm_14 == err_13 && core_15 == data_7 && cfg_18 == chip_11 ; endproperty \n property name; ( control_valid_14 ) != 7'b01x0010 && @(posedge pll_clk_7) ( control_valid_14 ) != 5'b01xxx  |-> tx_19 == fsm_17 && rx_18 == cfg_7 && rx_1 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_7"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   2'b11 : begin\n     err_3 <= reg_13\n     chip_11 = core_4\n     core_10 <= cfg_1;\n   end\n   6'bxxx110 : begin\n     core_12 <= reg_14\n     tx_9 <= err_9\n     cfg_9 <= cfg_18;\n   end\n   default : begin \n     data_18 <= hw_1\n     reg_17 = auth_13\n     data_5 = err_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_6) ( control_input_status_16 ) == ( 2'b11 ) |-> err_3 == reg_13 && chip_11 == core_4 && core_10 == cfg_1 ; endproperty \n property name; @(negedge mem_clock_6) ( control_input_status_16 ) == ( 6'bxxx110 ) |-> core_12 == reg_14 && tx_9 == err_9 && cfg_9 == cfg_18 ; endproperty \n property name; ( control_input_status_16 ) != 2'b11 && @(negedge mem_clock_6) ( control_input_status_16 ) != 6'bxxx110  |-> data_18 == hw_1 && reg_17 == auth_13 && data_5 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "case ( output_buffer_4 ) \n   6'b100100 : begin\n     clk_4 <= data_16\n     rx_8 <= data_6\n     err_13 <= tx_14;\n   end\n   7'bx0x1x0x : begin\n     clk_14 = err_7\n     auth_16 = core_5\n     core_8 <= rst_9;\n   end\n   7'b10x000x : begin\n     tx_19 = auth_12\n     rst_14 = data_9\n     tx_7 <= sig_17;\n   end\n   default : begin \n     clk_11 = clk_11\n     err_3 <= core_8\n     data_5 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_15) ( output_buffer_4 ) == ( 6'b100100 ) |-> clk_4 == data_16 && rx_8 == data_6 && err_13 == tx_14 ; endproperty \n property name; @(negedge cpu_clock_15) ( output_buffer_4 ) == ( 7'bx0x1x0x ) |-> clk_14 == err_7 && auth_16 == core_5 && core_8 == rst_9 ; endproperty \n property name; @(negedge cpu_clock_15) ( output_buffer_4 ) == ( 7'b10x000x ) |-> tx_19 == auth_12 && rst_14 == data_9 && tx_7 == sig_17 ; endproperty \n property name; ( output_buffer_4 ) != 6'b100100 && ( output_buffer_4 ) != 7'bx0x1x0x && @(negedge cpu_clock_15) ( output_buffer_4 ) != 7'b10x000x  |-> clk_11 == clk_11 && err_3 == core_8 && data_5 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_15"
    },
    {
        "Code": "case ( output_data_6 ) \n   7'b1010010 : begin\n     chip_2 = tx_6\n     auth_12 = cfg_14;\n   end\n   7'b1000100 : begin\n     err_16 = reg_5\n     sig_9 = cfg_3;\n   end\n   default : begin \n     cfg_16 = auth_17\n     chip_12 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_9) ( output_data_6 ) == ( 7'b1010010 ) |-> chip_2 == tx_6 && auth_12 == cfg_14 ; endproperty \n property name; @(posedge clock_div_9) ( output_data_6 ) == ( 7'b1000100 ) |-> err_16 == reg_5 && sig_9 == cfg_3 ; endproperty \n property name; ( output_data_6 ) != 7'b1010010 && @(posedge clock_div_9) ( output_data_6 ) != 7'b1000100  |-> cfg_16 == auth_17 && chip_12 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "case ( data_register_status_9 ) \n   6'b1x0x00 : begin\n     sig_14 <= clk_20\n     rst_3 <= clk_7;\n   end\n   default : begin \n     tx_20 <= hw_19\n     auth_19 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( data_register_status_9 ) == ( 6'b1x0x00 ) |-> sig_14 == clk_20 && rst_3 == clk_7 ; endproperty \n property name; @(posedge bus_clock_16) ( data_register_status_9 ) != 6'b1x0x00  |-> tx_20 == hw_19 && auth_19 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( data_status_16 ) \n   5'h14 : begin\n     err_9 = chip_15\n     data_17 <= clk_18\n     rst_18 <= auth_2;\n   end\n   default : begin \n     tx_12 <= data_9\n     data_8 = rx_18\n     cfg_4 <= cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_17) ( data_status_16 ) == ( 5'h14 ) |-> err_9 == chip_15 && data_17 == clk_18 && rst_18 == auth_2 ; endproperty \n property name; @(posedge sys_clk_17) ( data_status_16 ) != 5'h14  |-> tx_12 == data_9 && data_8 == rx_18 && cfg_4 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_17"
    },
    {
        "Code": "case ( acknowledge_signal_2 ) \n   7'b110x0xx : begin\n     cfg_2 <= reg_3\n     data_6 <= reg_2;\n   end\n   6'bx0xx0x : begin\n     cfg_3 <= data_18\n     chip_12 = data_2;\n   end\n   default : begin \n     tx_8 = auth_19\n     rx_11 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_2) ( acknowledge_signal_2 ) == ( 7'b110x0xx ) |-> cfg_2 == reg_3 && data_6 == reg_2 ; endproperty \n property name; @(posedge clk_reset_2) ( acknowledge_signal_2 ) == ( 6'bx0xx0x ) |-> cfg_3 == data_18 && chip_12 == data_2 ; endproperty \n property name; ( acknowledge_signal_2 ) != 7'b110x0xx && @(posedge clk_reset_2) ( acknowledge_signal_2 ) != 6'bx0xx0x  |-> tx_8 == auth_19 && rx_11 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "case ( control_input_status_18 ) \n   fsm_20 : begin\n     fsm_2 = hw_16\n     chip_15 <= clk_17\n     hw_2 = reg_1;\n   end\n   7'b10011x1 : begin\n     cfg_15 <= fsm_3\n     sig_7 <= fsm_17\n     tx_11 = tx_7;\n   end\n   default : begin \n     rst_2 = fsm_14\n     hw_3 <= auth_3\n     fsm_8 = rx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_5) ( control_input_status_18 ) == ( fsm_20 ) |-> fsm_2 == hw_16 && chip_15 == clk_17 && hw_2 == reg_1 ; endproperty \n property name; @(posedge clk_in_5) ( control_input_status_18 ) == ( 7'b10011x1 ) |-> cfg_15 == fsm_3 && sig_7 == fsm_17 && tx_11 == tx_7 ; endproperty \n property name; ( control_input_status_18 ) != fsm_20 && @(posedge clk_in_5) ( control_input_status_18 ) != 7'b10011x1  |-> rst_2 == fsm_14 && hw_3 == auth_3 && fsm_8 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "case ( write_complete_2 ) \n   7'b001x0xx : begin\n     cfg_1 = tx_13\n     rx_2 <= err_12\n     tx_19 = rst_8;\n   end\n   6'b01x100 : begin\n     clk_20 = chip_13\n     reg_15 <= core_8\n     fsm_8 = tx_16;\n   end\n   6'bx1x1x0 : begin\n     core_20 <= rx_15\n     rst_7 <= auth_13\n     tx_20 <= fsm_11;\n   end\n   default : begin \n     err_9 = cfg_20\n     data_5 = clk_13\n     tx_13 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_13) ( write_complete_2 ) == ( 7'b001x0xx ) |-> cfg_1 == tx_13 && rx_2 == err_12 && tx_19 == rst_8 ; endproperty \n property name; @(posedge clock_ctrl_13) ( write_complete_2 ) == ( 6'b01x100 ) |-> clk_20 == chip_13 && reg_15 == core_8 && fsm_8 == tx_16 ; endproperty \n property name; @(posedge clock_ctrl_13) ( write_complete_2 ) == ( 6'bx1x1x0 ) |-> core_20 == rx_15 && rst_7 == auth_13 && tx_20 == fsm_11 ; endproperty \n property name; ( write_complete_2 ) != 7'b001x0xx && ( write_complete_2 ) != 6'b01x100 && @(posedge clock_ctrl_13) ( write_complete_2 ) != 6'bx1x1x0  |-> err_9 == cfg_20 && data_5 == clk_13 && tx_13 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "case ( mode_register_4 ) \n   7'b0xx0xx1 : begin\n     reg_6 <= auth_6\n     sig_13 <= data_2;\n   end\n   default : begin \n     hw_7 = rx_4\n     tx_3 <= err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_10) ( mode_register_4 ) == ( 7'b0xx0xx1 ) |-> reg_6 == auth_6 && sig_13 == data_2 ; endproperty \n property name; @(negedge cpu_clock_10) ( mode_register_4 ) != 7'b0xx0xx1  |-> hw_7 == rx_4 && tx_3 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_10"
    },
    {
        "Code": "case ( control_buffer_3 ) \n   7'h3d : begin\n     chip_8 <= rx_19\n     rst_12 <= tx_5\n     tx_4 <= auth_4;\n   end\n   default : begin \n     core_2 <= sig_19\n     hw_12 <= sig_7\n     clk_15 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_20) ( control_buffer_3 ) == ( 7'h3d ) |-> chip_8 == rx_19 && rst_12 == tx_5 && tx_4 == auth_4 ; endproperty \n property name; @(posedge pll_clk_20) ( control_buffer_3 ) != 7'h3d  |-> core_2 == sig_19 && hw_12 == sig_7 && clk_15 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "case ( command_word_18 ) \n   clk_8 : begin\n     clk_15 <= auth_20\n     reg_19 = data_12;\n   end\n   default : begin \n     fsm_15 = core_18\n     rst_20 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_13) ( command_word_18 ) == ( clk_8 ) |-> clk_15 == auth_20 && reg_19 == data_12 ; endproperty \n property name; @(negedge clk_out_13) ( command_word_18 ) != clk_8  |-> fsm_15 == core_18 && rst_20 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "case ( start_signal_17 ) \n   7'bx01x000 : begin\n     sig_14 <= tx_1\n     chip_5 = fsm_8\n     auth_1 = auth_15;\n   end\n   5'b0000x : begin\n     err_9 <= chip_1\n     sig_18 = cfg_19\n     tx_2 = core_4;\n   end\n   7'b0000x01 : begin\n     reg_13 = clk_14\n     cfg_8 = cfg_18\n     rst_18 <= hw_3;\n   end\n   default : begin \n     fsm_3 <= rx_17\n     chip_8 = sig_8\n     data_1 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_13) ( start_signal_17 ) == ( 7'bx01x000 ) |-> sig_14 == tx_1 && chip_5 == fsm_8 && auth_1 == auth_15 ; endproperty \n property name; @(negedge cpu_clock_13) ( start_signal_17 ) == ( 5'b0000x ) |-> err_9 == chip_1 && sig_18 == cfg_19 && tx_2 == core_4 ; endproperty \n property name; @(negedge cpu_clock_13) ( start_signal_17 ) == ( 7'b0000x01 ) |-> reg_13 == clk_14 && cfg_8 == cfg_18 && rst_18 == hw_3 ; endproperty \n property name; ( start_signal_17 ) != 7'bx01x000 && ( start_signal_17 ) != 5'b0000x && @(negedge cpu_clock_13) ( start_signal_17 ) != 7'b0000x01  |-> fsm_3 == rx_17 && chip_8 == sig_8 && data_1 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "case ( write_enable_5 ) \n   6'b00x101 : begin\n     data_6 = err_1\n     clk_14 = sig_16\n     tx_8 = sig_12;\n   end\n   6'b001x10 : begin\n     hw_7 = core_10\n     cfg_3 <= hw_19\n     chip_10 <= core_19;\n   end\n   default : begin \n     auth_6 <= core_6\n     err_18 = err_14\n     clk_5 <= err_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( write_enable_5 ) == ( 6'b00x101 ) |-> data_6 == err_1 && clk_14 == sig_16 && tx_8 == sig_12 ; endproperty \n property name; @(posedge clk_gen_15) ( write_enable_5 ) == ( 6'b001x10 ) |-> hw_7 == core_10 && cfg_3 == hw_19 && chip_10 == core_19 ; endproperty \n property name; ( write_enable_5 ) != 6'b00x101 && @(posedge clk_gen_15) ( write_enable_5 ) != 6'b001x10  |-> auth_6 == core_6 && err_18 == err_14 && clk_5 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   7'bx1x01x0 : begin\n     sig_7 <= clk_5\n     sig_5 <= auth_20\n     rx_14 = rx_6;\n   end\n   7'h2b : begin\n     data_12 <= rx_20\n     reg_17 = tx_20\n     data_17 <= rst_1;\n   end\n   7'b00x0x1x : begin\n     cfg_19 = reg_14\n     tx_16 <= auth_11\n     rx_15 = cfg_9;\n   end\n   default : begin \n     tx_14 <= sig_18\n     rst_11 <= tx_15\n     err_18 = chip_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_8) ( instruction_buffer_11 ) == ( 7'bx1x01x0 ) |-> sig_7 == clk_5 && sig_5 == auth_20 && rx_14 == rx_6 ; endproperty \n property name; @(posedge fast_clk_8) ( instruction_buffer_11 ) == ( 7'h2b ) |-> data_12 == rx_20 && reg_17 == tx_20 && data_17 == rst_1 ; endproperty \n property name; @(posedge fast_clk_8) ( instruction_buffer_11 ) == ( 7'b00x0x1x ) |-> cfg_19 == reg_14 && tx_16 == auth_11 && rx_15 == cfg_9 ; endproperty \n property name; ( instruction_buffer_11 ) != 7'bx1x01x0 && ( instruction_buffer_11 ) != 7'h2b && @(posedge fast_clk_8) ( instruction_buffer_11 ) != 7'b00x0x1x  |-> tx_14 == sig_18 && rst_11 == tx_15 && err_18 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_8"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   5'bx110x : begin\n     core_9 = sig_20\n     rx_5 <= clk_2\n     rx_10 = cfg_13;\n   end\n   5'b0xx00 : begin\n     hw_12 <= hw_1\n     sig_6 = auth_16\n     tx_7 <= err_17;\n   end\n   default : begin \n     err_5 = data_1\n     reg_4 = err_6\n     hw_17 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_15) ( interrupt_request_20 ) == ( 5'bx110x ) |-> core_9 == sig_20 && rx_5 == clk_2 && rx_10 == cfg_13 ; endproperty \n property name; @(posedge clk_gen_15) ( interrupt_request_20 ) == ( 5'b0xx00 ) |-> hw_12 == hw_1 && sig_6 == auth_16 && tx_7 == err_17 ; endproperty \n property name; ( interrupt_request_20 ) != 5'bx110x && @(posedge clk_gen_15) ( interrupt_request_20 ) != 5'b0xx00  |-> err_5 == data_1 && reg_4 == err_6 && hw_17 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "case ( command_word_9 ) \n   7'b1x000xx : begin\n     fsm_6 = sig_1\n     tx_9 <= hw_16\n     err_12 = hw_8;\n   end\n   default : begin \n     auth_15 <= hw_2\n     core_13 = rx_1\n     rx_7 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( command_word_9 ) == ( 7'b1x000xx ) |-> fsm_6 == sig_1 && tx_9 == hw_16 && err_12 == hw_8 ; endproperty \n property name; @(posedge clk_reset_18) ( command_word_9 ) != 7'b1x000xx  |-> auth_15 == hw_2 && core_13 == rx_1 && rx_7 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( control_output_7 ) \n   7'bxxxx01x : begin\n     chip_10 = err_7\n     clk_15 <= hw_5\n     core_4 = tx_10;\n   end\n   default : begin \n     fsm_5 <= fsm_1\n     rst_14 <= sig_3\n     sig_19 <= err_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( control_output_7 ) == ( 7'bxxxx01x ) |-> chip_10 == err_7 && clk_15 == hw_5 && core_4 == tx_10 ; endproperty \n property name; @(posedge clk_reset_20) ( control_output_7 ) != 7'bxxxx01x  |-> fsm_5 == fsm_1 && rst_14 == sig_3 && sig_19 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   5'bxxx10 : begin\n     hw_16 <= auth_15\n     hw_4 = cfg_9;\n   end\n   7'b1xx011x : begin\n     rx_16 = rx_9\n     chip_3 <= data_11;\n   end\n   default : begin \n     data_4 <= data_18\n     err_8 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_7) ( flag_control_status_11 ) == ( 5'bxxx10 ) |-> hw_16 == auth_15 && hw_4 == cfg_9 ; endproperty \n property name; @(negedge clock_source_7) ( flag_control_status_11 ) == ( 7'b1xx011x ) |-> rx_16 == rx_9 && chip_3 == data_11 ; endproperty \n property name; ( flag_control_status_11 ) != 5'bxxx10 && @(negedge clock_source_7) ( flag_control_status_11 ) != 7'b1xx011x  |-> data_4 == data_18 && err_8 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "case ( data_buffer_18 ) \n   7'b1x00010 : begin\n     hw_1 <= auth_6\n     clk_19 = fsm_1;\n   end\n   6'h18 : begin\n     err_6 = sig_2\n     rx_15 <= core_7;\n   end\n   default : begin \n     chip_19 <= rx_1\n     hw_19 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_14) ( data_buffer_18 ) == ( 7'b1x00010 ) |-> hw_1 == auth_6 && clk_19 == fsm_1 ; endproperty \n property name; @(negedge main_clk_14) ( data_buffer_18 ) == ( 6'h18 ) |-> err_6 == sig_2 && rx_15 == core_7 ; endproperty \n property name; ( data_buffer_18 ) != 7'b1x00010 && @(negedge main_clk_14) ( data_buffer_18 ) != 6'h18  |-> chip_19 == rx_1 && hw_19 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_14"
    },
    {
        "Code": "case ( flag_control_status_12 ) \n   6'h14 : begin\n     rst_1 <= hw_3\n     sig_15 = clk_3\n     core_4 <= data_5;\n   end\n   6'b000101 : begin\n     tx_11 = chip_19\n     err_1 = tx_7\n     hw_5 <= cfg_18;\n   end\n   7'b00xx0xx : begin\n     rst_17 <= fsm_13\n     data_14 = rx_18\n     rst_10 <= cfg_1;\n   end\n   default : begin \n     core_19 = sig_5\n     data_7 = sig_12\n     auth_20 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_4) ( flag_control_status_12 ) == ( 6'h14 ) |-> rst_1 == hw_3 && sig_15 == clk_3 && core_4 == data_5 ; endproperty \n property name; @(posedge core_clock_4) ( flag_control_status_12 ) == ( 6'b000101 ) |-> tx_11 == chip_19 && err_1 == tx_7 && hw_5 == cfg_18 ; endproperty \n property name; @(posedge core_clock_4) ( flag_control_status_12 ) == ( 7'b00xx0xx ) |-> rst_17 == fsm_13 && data_14 == rx_18 && rst_10 == cfg_1 ; endproperty \n property name; ( flag_control_status_12 ) != 6'h14 && ( flag_control_status_12 ) != 6'b000101 && @(posedge core_clock_4) ( flag_control_status_12 ) != 7'b00xx0xx  |-> core_19 == sig_5 && data_7 == sig_12 && auth_20 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "case ( command_register_1 ) \n   6'b0x1xxx : begin\n     clk_8 = reg_12\n     rx_15 = rst_12\n     chip_9 = auth_15;\n   end\n   6'h36 : begin\n     data_2 = sig_9\n     tx_4 <= hw_10\n     sig_15 <= cfg_17;\n   end\n   4'b01xx : begin\n     reg_5 = hw_9\n     chip_5 = sig_14\n     auth_18 <= reg_4;\n   end\n   default : begin \n     fsm_9 = rst_13\n     clk_9 <= cfg_15\n     err_11 <= data_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_18) ( command_register_1 ) == ( 6'b0x1xxx ) |-> clk_8 == reg_12 && rx_15 == rst_12 && chip_9 == auth_15 ; endproperty \n property name; @(posedge clk_out_18) ( command_register_1 ) == ( 6'h36 ) |-> data_2 == sig_9 && tx_4 == hw_10 && sig_15 == cfg_17 ; endproperty \n property name; @(posedge clk_out_18) ( command_register_1 ) == ( 4'b01xx ) |-> reg_5 == hw_9 && chip_5 == sig_14 && auth_18 == reg_4 ; endproperty \n property name; ( command_register_1 ) != 6'b0x1xxx && ( command_register_1 ) != 6'h36 && @(posedge clk_out_18) ( command_register_1 ) != 4'b01xx  |-> fsm_9 == rst_13 && clk_9 == cfg_15 && err_11 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   7'h55 : begin\n     err_12 <= core_3\n     fsm_2 <= hw_11;\n   end\n   default : begin \n     hw_4 <= err_13\n     clk_13 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_12) ( instruction_buffer_11 ) == ( 7'h55 ) |-> err_12 == core_3 && fsm_2 == hw_11 ; endproperty \n property name; @(negedge fast_clk_12) ( instruction_buffer_11 ) != 7'h55  |-> hw_4 == err_13 && clk_13 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   6'b000110 : begin\n     auth_7 = rx_12\n     clk_17 <= cfg_14;\n   end\n   7'b0x1xx0x : begin\n     data_18 = reg_14\n     core_17 <= core_7;\n   end\n   default : begin \n     chip_15 <= cfg_20\n     hw_17 = hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( acknowledge_19 ) == ( 6'b000110 ) |-> auth_7 == rx_12 && clk_17 == cfg_14 ; endproperty \n property name; @(negedge clk_gen_5) ( acknowledge_19 ) == ( 7'b0x1xx0x ) |-> data_18 == reg_14 && core_17 == core_7 ; endproperty \n property name; ( acknowledge_19 ) != 6'b000110 && @(negedge clk_gen_5) ( acknowledge_19 ) != 7'b0x1xx0x  |-> chip_15 == cfg_20 && hw_17 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( mode_register_5 ) \n   7'h4f : begin\n     reg_8 <= clk_6\n     rx_18 = rst_10;\n   end\n   5'b0x01x : begin\n     rx_13 = auth_16\n     chip_2 = err_2;\n   end\n   default : begin \n     core_1 <= fsm_12\n     err_20 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_8) ( mode_register_5 ) == ( 7'h4f ) |-> reg_8 == clk_6 && rx_18 == rst_10 ; endproperty \n property name; @(posedge clk_out_8) ( mode_register_5 ) == ( 5'b0x01x ) |-> rx_13 == auth_16 && chip_2 == err_2 ; endproperty \n property name; ( mode_register_5 ) != 7'h4f && @(posedge clk_out_8) ( mode_register_5 ) != 5'b0x01x  |-> core_1 == fsm_12 && err_20 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "case ( data_status_4 ) \n   data_12 : begin\n     tx_9 <= auth_6\n     chip_2 = tx_11;\n   end\n   5'b01x1x : begin\n     cfg_7 <= data_9\n     reg_10 <= rx_18;\n   end\n   default : begin \n     cfg_19 <= cfg_20\n     cfg_5 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_10) ( data_status_4 ) == ( data_12 ) |-> tx_9 == auth_6 && chip_2 == tx_11 ; endproperty \n property name; @(posedge clk_gen_10) ( data_status_4 ) == ( 5'b01x1x ) |-> cfg_7 == data_9 && reg_10 == rx_18 ; endproperty \n property name; ( data_status_4 ) != data_12 && @(posedge clk_gen_10) ( data_status_4 ) != 5'b01x1x  |-> cfg_19 == cfg_20 && cfg_5 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   6'bx1xx00 : begin\n     fsm_15 <= rst_2\n     cfg_9 = auth_20;\n   end\n   3'bxx0 : begin\n     data_12 <= rst_8\n     hw_20 <= hw_10;\n   end\n   default : begin \n     auth_6 = chip_7\n     core_4 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_12) ( control_buffer_16 ) == ( 6'bx1xx00 ) |-> fsm_15 == rst_2 && cfg_9 == auth_20 ; endproperty \n property name; @(negedge clk_in_12) ( control_buffer_16 ) == ( 3'bxx0 ) |-> data_12 == rst_8 && hw_20 == hw_10 ; endproperty \n property name; ( control_buffer_16 ) != 6'bx1xx00 && @(negedge clk_in_12) ( control_buffer_16 ) != 3'bxx0  |-> auth_6 == chip_7 && core_4 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "case ( control_valid_13 ) \n   7'h12 : begin\n     reg_10 = data_17\n     fsm_14 <= auth_8\n     rx_13 = sig_7;\n   end\n   default : begin \n     tx_4 = data_7\n     cfg_18 = sig_17\n     rst_18 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( control_valid_13 ) == ( 7'h12 ) |-> reg_10 == data_17 && fsm_14 == auth_8 && rx_13 == sig_7 ; endproperty \n property name; @(negedge core_clock_17) ( control_valid_13 ) != 7'h12  |-> tx_4 == data_7 && cfg_18 == sig_17 && rst_18 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( operation_status_12 ) \n   7'bx11xxxx : begin\n     clk_17 = rst_8\n     auth_11 <= chip_8;\n   end\n   7'h6e : begin\n     tx_13 = sig_15\n     tx_10 <= tx_6;\n   end\n   default : begin \n     clk_1 <= sig_19\n     cfg_12 = rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_3) ( operation_status_12 ) == ( 7'bx11xxxx ) |-> clk_17 == rst_8 && auth_11 == chip_8 ; endproperty \n property name; @(posedge bus_clock_3) ( operation_status_12 ) == ( 7'h6e ) |-> tx_13 == sig_15 && tx_10 == tx_6 ; endproperty \n property name; ( operation_status_12 ) != 7'bx11xxxx && @(posedge bus_clock_3) ( operation_status_12 ) != 7'h6e  |-> clk_1 == sig_19 && cfg_12 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   2'b11 : begin\n     core_19 <= core_9\n     reg_10 <= data_18\n     hw_3 = core_6;\n   end\n   7'bx1x01x0 : begin\n     tx_6 <= hw_10\n     clk_14 = cfg_19\n     core_16 <= err_3;\n   end\n   6'h36 : begin\n     tx_2 = sig_12\n     reg_20 = hw_12\n     chip_18 <= hw_16;\n   end\n   default : begin \n     tx_5 = auth_14\n     reg_9 <= rst_4\n     rst_20 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_1) ( busy_signal_7 ) == ( 2'b11 ) |-> core_19 == core_9 && reg_10 == data_18 && hw_3 == core_6 ; endproperty \n property name; @(posedge core_clock_1) ( busy_signal_7 ) == ( 7'bx1x01x0 ) |-> tx_6 == hw_10 && clk_14 == cfg_19 && core_16 == err_3 ; endproperty \n property name; @(posedge core_clock_1) ( busy_signal_7 ) == ( 6'h36 ) |-> tx_2 == sig_12 && reg_20 == hw_12 && chip_18 == hw_16 ; endproperty \n property name; ( busy_signal_7 ) != 2'b11 && ( busy_signal_7 ) != 7'bx1x01x0 && @(posedge core_clock_1) ( busy_signal_7 ) != 6'h36  |-> tx_5 == auth_14 && reg_9 == rst_4 && rst_20 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   6'h1a : begin\n     chip_13 = rst_18\n     rx_13 = rst_10\n     data_6 <= rx_12;\n   end\n   5'hc : begin\n     clk_7 <= core_2\n     rst_5 <= clk_18\n     auth_1 = core_5;\n   end\n   6'h37 : begin\n     rst_4 <= chip_12\n     err_7 <= data_17\n     sig_17 = reg_7;\n   end\n   default : begin \n     sig_2 <= err_17\n     tx_13 = clk_16\n     core_5 <= data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( interrupt_request_16 ) == ( 6'h1a ) |-> chip_13 == rst_18 && rx_13 == rst_10 && data_6 == rx_12 ; endproperty \n property name; @(negedge clk_gen_9) ( interrupt_request_16 ) == ( 5'hc ) |-> clk_7 == core_2 && rst_5 == clk_18 && auth_1 == core_5 ; endproperty \n property name; @(negedge clk_gen_9) ( interrupt_request_16 ) == ( 6'h37 ) |-> rst_4 == chip_12 && err_7 == data_17 && sig_17 == reg_7 ; endproperty \n property name; ( interrupt_request_16 ) != 6'h1a && ( interrupt_request_16 ) != 5'hc && @(negedge clk_gen_9) ( interrupt_request_16 ) != 6'h37  |-> sig_2 == err_17 && tx_13 == clk_16 && core_5 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( data_status_register_status_4 ) \n   6'h3a : begin\n     rx_7 = data_20\n     fsm_14 <= tx_18\n     fsm_18 = tx_4;\n   end\n   default : begin \n     err_10 = chip_19\n     core_13 <= reg_12\n     cfg_4 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( data_status_register_status_4 ) == ( 6'h3a ) |-> rx_7 == data_20 && fsm_14 == tx_18 && fsm_18 == tx_4 ; endproperty \n property name; @(negedge clk_reset_7) ( data_status_register_status_4 ) != 6'h3a  |-> err_10 == chip_19 && core_13 == reg_12 && cfg_4 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( interrupt_enable_17 ) \n   6'bx1x10x : begin\n     auth_6 = chip_4\n     hw_16 = auth_13\n     auth_4 <= cfg_8;\n   end\n   default : begin \n     cfg_20 <= core_14\n     rx_12 <= chip_15\n     rx_12 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( interrupt_enable_17 ) == ( 6'bx1x10x ) |-> auth_6 == chip_4 && hw_16 == auth_13 && auth_4 == cfg_8 ; endproperty \n property name; @(posedge cpu_clock_15) ( interrupt_enable_17 ) != 6'bx1x10x  |-> cfg_20 == core_14 && rx_12 == chip_15 && rx_12 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( start_bit_17 ) \n   7'bxx0xx0x : begin\n     rx_20 = tx_16\n     reg_18 = rx_8\n     tx_13 = chip_10;\n   end\n   7'b01x0110 : begin\n     err_11 <= hw_1\n     chip_14 = auth_14\n     reg_9 <= rx_3;\n   end\n   default : begin \n     auth_19 = chip_6\n     data_3 = fsm_4\n     rx_11 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( start_bit_17 ) == ( 7'bxx0xx0x ) |-> rx_20 == tx_16 && reg_18 == rx_8 && tx_13 == chip_10 ; endproperty \n property name; @(negedge clk_gen_9) ( start_bit_17 ) == ( 7'b01x0110 ) |-> err_11 == hw_1 && chip_14 == auth_14 && reg_9 == rx_3 ; endproperty \n property name; ( start_bit_17 ) != 7'bxx0xx0x && @(negedge clk_gen_9) ( start_bit_17 ) != 7'b01x0110  |-> auth_19 == chip_6 && data_3 == fsm_4 && rx_11 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( command_register_11 ) \n   6'h9 : begin\n     auth_10 = hw_5\n     err_17 = clk_2;\n   end\n   default : begin \n     reg_8 <= sig_16\n     auth_14 = reg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_9) ( command_register_11 ) == ( 6'h9 ) |-> auth_10 == hw_5 && err_17 == clk_2 ; endproperty \n property name; @(negedge clk_enable_9) ( command_register_11 ) != 6'h9  |-> reg_8 == sig_16 && auth_14 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "case ( control_flag_6 ) \n   7'b1x11xxx : begin\n     err_5 = hw_8\n     clk_13 = auth_9;\n   end\n   default : begin \n     cfg_20 = clk_13\n     sig_6 = cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( control_flag_6 ) == ( 7'b1x11xxx ) |-> err_5 == hw_8 && clk_13 == auth_9 ; endproperty \n property name; @(negedge clk_signal_5) ( control_flag_6 ) != 7'b1x11xxx  |-> cfg_20 == clk_13 && sig_6 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( acknowledge_3 ) \n   3'b0x0 : begin\n     rst_7 <= rst_14\n     err_20 = rx_13;\n   end\n   sig_3 : begin\n     fsm_8 <= core_9\n     err_5 = cfg_15;\n   end\n   7'b010x1x1 : begin\n     rst_15 = core_2\n     chip_8 = fsm_3;\n   end\n   default : begin \n     data_14 = rx_10\n     hw_6 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( acknowledge_3 ) == ( 3'b0x0 ) |-> rst_7 == rst_14 && err_20 == rx_13 ; endproperty \n property name; @(posedge clk_out_1) ( acknowledge_3 ) == ( sig_3 ) |-> fsm_8 == core_9 && err_5 == cfg_15 ; endproperty \n property name; @(posedge clk_out_1) ( acknowledge_3 ) == ( 7'b010x1x1 ) |-> rst_15 == core_2 && chip_8 == fsm_3 ; endproperty \n property name; ( acknowledge_3 ) != 3'b0x0 && ( acknowledge_3 ) != sig_3 && @(posedge clk_out_1) ( acknowledge_3 ) != 7'b010x1x1  |-> data_14 == rx_10 && hw_6 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( interrupt_control_7 ) \n   6'b111011 : begin\n     chip_5 <= err_11\n     tx_16 <= reg_12\n     clk_8 <= hw_14;\n   end\n   7'bx11xxxx : begin\n     clk_18 <= rx_4\n     auth_12 <= clk_2\n     fsm_11 <= rx_5;\n   end\n   default : begin \n     rx_2 <= clk_14\n     sig_12 = core_8\n     auth_20 <= cfg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( interrupt_control_7 ) == ( 6'b111011 ) |-> chip_5 == err_11 && tx_16 == reg_12 && clk_8 == hw_14 ; endproperty \n property name; @(negedge clk_gen_11) ( interrupt_control_7 ) == ( 7'bx11xxxx ) |-> clk_18 == rx_4 && auth_12 == clk_2 && fsm_11 == rx_5 ; endproperty \n property name; ( interrupt_control_7 ) != 6'b111011 && @(negedge clk_gen_11) ( interrupt_control_7 ) != 7'bx11xxxx  |-> rx_2 == clk_14 && sig_12 == core_8 && auth_20 == cfg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( valid_input_6 ) \n   5'h4 : begin\n     rx_6 = err_12\n     hw_13 <= rst_2\n     rx_13 = clk_11;\n   end\n   7'bx1xxxx0 : begin\n     err_2 <= auth_3\n     sig_17 = sig_12\n     auth_18 <= auth_15;\n   end\n   default : begin \n     reg_12 = data_2\n     data_6 <= err_5\n     reg_17 = tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_18) ( valid_input_6 ) == ( 5'h4 ) |-> rx_6 == err_12 && hw_13 == rst_2 && rx_13 == clk_11 ; endproperty \n property name; @(posedge fast_clk_18) ( valid_input_6 ) == ( 7'bx1xxxx0 ) |-> err_2 == auth_3 && sig_17 == sig_12 && auth_18 == auth_15 ; endproperty \n property name; ( valid_input_6 ) != 5'h4 && @(posedge fast_clk_18) ( valid_input_6 ) != 7'bx1xxxx0  |-> reg_12 == data_2 && data_6 == err_5 && reg_17 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "case ( ready_register_14 ) \n   6'bxx0110 : begin\n     tx_17 <= chip_11\n     data_4 <= auth_19\n     cfg_17 <= core_10;\n   end\n   7'h19 : begin\n     rx_12 = chip_6\n     core_15 = rx_11\n     cfg_18 = data_14;\n   end\n   default : begin \n     rx_15 = tx_1\n     cfg_8 <= data_2\n     rst_13 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_14) ( ready_register_14 ) == ( 6'bxx0110 ) |-> tx_17 == chip_11 && data_4 == auth_19 && cfg_17 == core_10 ; endproperty \n property name; @(negedge clock_source_14) ( ready_register_14 ) == ( 7'h19 ) |-> rx_12 == chip_6 && core_15 == rx_11 && cfg_18 == data_14 ; endproperty \n property name; ( ready_register_14 ) != 6'bxx0110 && @(negedge clock_source_14) ( ready_register_14 ) != 7'h19  |-> rx_15 == tx_1 && cfg_8 == data_2 && rst_13 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_14"
    },
    {
        "Code": "case ( control_flag_11 ) \n   6'bx0xx10 : begin\n     rx_7 <= data_19\n     auth_17 = clk_1\n     fsm_7 <= data_1;\n   end\n   default : begin \n     core_8 = cfg_2\n     sig_6 <= rst_9\n     fsm_14 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( control_flag_11 ) == ( 6'bx0xx10 ) |-> rx_7 == data_19 && auth_17 == clk_1 && fsm_7 == data_1 ; endproperty \n property name; @(negedge clk_out_6) ( control_flag_11 ) != 6'bx0xx10  |-> core_8 == cfg_2 && sig_6 == rst_9 && fsm_14 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   5'bxx001 : begin\n     rst_17 = rx_18\n     cfg_11 <= data_1\n     core_6 = sig_1;\n   end\n   5'h15 : begin\n     auth_7 = rst_5\n     tx_20 = sig_19\n     core_18 = fsm_13;\n   end\n   default : begin \n     sig_17 = core_18\n     rst_13 <= core_7\n     tx_6 <= err_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( output_buffer_20 ) == ( 5'bxx001 ) |-> rst_17 == rx_18 && cfg_11 == data_1 && core_6 == sig_1 ; endproperty \n property name; @(negedge mem_clock_4) ( output_buffer_20 ) == ( 5'h15 ) |-> auth_7 == rst_5 && tx_20 == sig_19 && core_18 == fsm_13 ; endproperty \n property name; ( output_buffer_20 ) != 5'bxx001 && @(negedge mem_clock_4) ( output_buffer_20 ) != 5'h15  |-> sig_17 == core_18 && rst_13 == core_7 && tx_6 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( status_buffer_18 ) \n   7'b1x1x0xx : begin\n     sig_6 = core_12\n     fsm_17 = err_17;\n   end\n   default : begin \n     clk_11 = rst_8\n     rst_9 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( status_buffer_18 ) == ( 7'b1x1x0xx ) |-> sig_6 == core_12 && fsm_17 == err_17 ; endproperty \n property name; @(negedge core_clock_17) ( status_buffer_18 ) != 7'b1x1x0xx  |-> clk_11 == rst_8 && rst_9 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( operation_status_7 ) \n   5'bx1x01 : begin\n     chip_11 = rx_2\n     rst_18 <= fsm_9\n     fsm_4 <= rx_6;\n   end\n   default : begin \n     reg_17 = hw_2\n     rx_3 = clk_7\n     clk_1 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_19) ( operation_status_7 ) == ( 5'bx1x01 ) |-> chip_11 == rx_2 && rst_18 == fsm_9 && fsm_4 == rx_6 ; endproperty \n property name; @(posedge cpu_clock_19) ( operation_status_7 ) != 5'bx1x01  |-> reg_17 == hw_2 && rx_3 == clk_7 && clk_1 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "case ( instruction_buffer_12 ) \n   5'h19 : begin\n     fsm_10 = fsm_18\n     core_6 <= sig_10\n     err_5 <= cfg_15;\n   end\n   5'b11100 : begin\n     rx_20 = rst_2\n     rx_18 = clk_15\n     clk_6 = cfg_2;\n   end\n   default : begin \n     cfg_18 = cfg_6\n     hw_6 <= core_9\n     core_5 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_17) ( instruction_buffer_12 ) == ( 5'h19 ) |-> fsm_10 == fsm_18 && core_6 == sig_10 && err_5 == cfg_15 ; endproperty \n property name; @(posedge clk_out_17) ( instruction_buffer_12 ) == ( 5'b11100 ) |-> rx_20 == rst_2 && rx_18 == clk_15 && clk_6 == cfg_2 ; endproperty \n property name; ( instruction_buffer_12 ) != 5'h19 && @(posedge clk_out_17) ( instruction_buffer_12 ) != 5'b11100  |-> cfg_18 == cfg_6 && hw_6 == core_9 && core_5 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_17"
    },
    {
        "Code": "case ( end_address_9 ) \n   6'b1101x1 : begin\n     hw_19 = chip_8\n     data_3 <= rst_13\n     core_16 <= reg_3;\n   end\n   7'b0x10x11 : begin\n     chip_15 = hw_9\n     clk_20 = rx_7\n     sig_18 <= fsm_10;\n   end\n   6'bx010x1 : begin\n     rst_1 <= data_8\n     tx_14 = err_2\n     chip_12 <= err_20;\n   end\n   default : begin \n     tx_9 = data_20\n     tx_12 = rx_14\n     cfg_18 <= hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( end_address_9 ) == ( 6'b1101x1 ) |-> hw_19 == chip_8 && data_3 == rst_13 && core_16 == reg_3 ; endproperty \n property name; @(posedge fast_clk_2) ( end_address_9 ) == ( 7'b0x10x11 ) |-> chip_15 == hw_9 && clk_20 == rx_7 && sig_18 == fsm_10 ; endproperty \n property name; @(posedge fast_clk_2) ( end_address_9 ) == ( 6'bx010x1 ) |-> rst_1 == data_8 && tx_14 == err_2 && chip_12 == err_20 ; endproperty \n property name; ( end_address_9 ) != 6'b1101x1 && ( end_address_9 ) != 7'b0x10x11 && @(posedge fast_clk_2) ( end_address_9 ) != 6'bx010x1  |-> tx_9 == data_20 && tx_12 == rx_14 && cfg_18 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'b0xx101x : begin\n     clk_12 = rx_13\n     rx_3 <= fsm_16;\n   end\n   7'b0111011 : begin\n     data_17 <= clk_11\n     core_1 = hw_18;\n   end\n   7'hxb : begin\n     sig_10 <= sig_4\n     core_19 <= err_9;\n   end\n   default : begin \n     hw_7 = chip_3\n     core_6 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_14) ( control_register_status_status_20 ) == ( 7'b0xx101x ) |-> clk_12 == rx_13 && rx_3 == fsm_16 ; endproperty \n property name; @(negedge mem_clock_14) ( control_register_status_status_20 ) == ( 7'b0111011 ) |-> data_17 == clk_11 && core_1 == hw_18 ; endproperty \n property name; @(negedge mem_clock_14) ( control_register_status_status_20 ) == ( 7'hxb ) |-> sig_10 == sig_4 && core_19 == err_9 ; endproperty \n property name; ( control_register_status_status_20 ) != 7'b0xx101x && ( control_register_status_status_20 ) != 7'b0111011 && @(negedge mem_clock_14) ( control_register_status_status_20 ) != 7'hxb  |-> hw_7 == chip_3 && core_6 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "case ( ready_output_15 ) \n   6'b1xx0xx : begin\n     auth_10 = chip_6\n     auth_6 = fsm_3\n     sig_17 = rx_7;\n   end\n   7'bxxxxx1x : begin\n     hw_8 = rst_14\n     rst_12 <= hw_19\n     chip_13 = data_15;\n   end\n   default : begin \n     data_17 = data_17\n     core_13 = auth_4\n     hw_4 <= err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( ready_output_15 ) == ( 6'b1xx0xx ) |-> auth_10 == chip_6 && auth_6 == fsm_3 && sig_17 == rx_7 ; endproperty \n property name; @(negedge async_clk_8) ( ready_output_15 ) == ( 7'bxxxxx1x ) |-> hw_8 == rst_14 && rst_12 == hw_19 && chip_13 == data_15 ; endproperty \n property name; ( ready_output_15 ) != 6'b1xx0xx && @(negedge async_clk_8) ( ready_output_15 ) != 7'bxxxxx1x  |-> data_17 == data_17 && core_13 == auth_4 && hw_4 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( control_flag_3 ) \n   sig_3 : begin\n     cfg_11 = rx_10\n     tx_15 <= data_1\n     cfg_8 = rx_11;\n   end\n   7'b0xxx000 : begin\n     reg_3 = auth_14\n     tx_3 = fsm_15\n     rx_16 = fsm_1;\n   end\n   7'hd : begin\n     clk_12 <= sig_12\n     reg_17 <= err_6\n     hw_16 = reg_4;\n   end\n   default : begin \n     core_5 = core_5\n     reg_12 <= reg_14\n     err_12 = reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( control_flag_3 ) == ( sig_3 ) |-> cfg_11 == rx_10 && tx_15 == data_1 && cfg_8 == rx_11 ; endproperty \n property name; @(negedge core_clock_4) ( control_flag_3 ) == ( 7'b0xxx000 ) |-> reg_3 == auth_14 && tx_3 == fsm_15 && rx_16 == fsm_1 ; endproperty \n property name; @(negedge core_clock_4) ( control_flag_3 ) == ( 7'hd ) |-> clk_12 == sig_12 && reg_17 == err_6 && hw_16 == reg_4 ; endproperty \n property name; ( control_flag_3 ) != sig_3 && ( control_flag_3 ) != 7'b0xxx000 && @(negedge core_clock_4) ( control_flag_3 ) != 7'hd  |-> core_5 == core_5 && reg_12 == reg_14 && err_12 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( data_control_19 ) \n   7'b0111001 : begin\n     reg_14 = core_14\n     err_12 <= data_10\n     core_15 <= hw_12;\n   end\n   6'bxxxxx1 : begin\n     tx_18 <= clk_5\n     sig_4 <= auth_19\n     tx_15 = reg_7;\n   end\n   default : begin \n     chip_20 = auth_1\n     tx_7 = auth_8\n     tx_13 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( data_control_19 ) == ( 7'b0111001 ) |-> reg_14 == core_14 && err_12 == data_10 && core_15 == hw_12 ; endproperty \n property name; @(negedge clk_gen_4) ( data_control_19 ) == ( 6'bxxxxx1 ) |-> tx_18 == clk_5 && sig_4 == auth_19 && tx_15 == reg_7 ; endproperty \n property name; ( data_control_19 ) != 7'b0111001 && @(negedge clk_gen_4) ( data_control_19 ) != 6'bxxxxx1  |-> chip_20 == auth_1 && tx_7 == auth_8 && tx_13 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( ready_output_2 ) \n   7'b00x01x1 : begin\n     err_3 = reg_8\n     fsm_14 = core_13\n     data_8 <= reg_3;\n   end\n   6'b1101x1 : begin\n     core_1 = auth_19\n     clk_15 = rx_6\n     core_5 <= clk_1;\n   end\n   6'b1x1100 : begin\n     auth_10 = hw_17\n     clk_13 <= data_4\n     chip_12 = err_4;\n   end\n   default : begin \n     core_6 <= rst_15\n     err_12 <= reg_10\n     fsm_16 = clk_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( ready_output_2 ) == ( 7'b00x01x1 ) |-> err_3 == reg_8 && fsm_14 == core_13 && data_8 == reg_3 ; endproperty \n property name; @(posedge cpu_clock_1) ( ready_output_2 ) == ( 6'b1101x1 ) |-> core_1 == auth_19 && clk_15 == rx_6 && core_5 == clk_1 ; endproperty \n property name; @(posedge cpu_clock_1) ( ready_output_2 ) == ( 6'b1x1100 ) |-> auth_10 == hw_17 && clk_13 == data_4 && chip_12 == err_4 ; endproperty \n property name; ( ready_output_2 ) != 7'b00x01x1 && ( ready_output_2 ) != 6'b1101x1 && @(posedge cpu_clock_1) ( ready_output_2 ) != 6'b1x1100  |-> core_6 == rst_15 && err_12 == reg_10 && fsm_16 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( operation_code_16 ) \n   7'hf : begin\n     clk_7 = hw_2\n     err_8 = tx_18\n     clk_19 <= rst_3;\n   end\n   7'b11111x0 : begin\n     auth_17 = err_17\n     rx_8 = fsm_10\n     reg_10 = clk_4;\n   end\n   default : begin \n     rx_15 = clk_19\n     auth_13 = hw_16\n     core_20 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_13) ( operation_code_16 ) == ( 7'hf ) |-> clk_7 == hw_2 && err_8 == tx_18 && clk_19 == rst_3 ; endproperty \n property name; @(negedge clk_enable_13) ( operation_code_16 ) == ( 7'b11111x0 ) |-> auth_17 == err_17 && rx_8 == fsm_10 && reg_10 == clk_4 ; endproperty \n property name; ( operation_code_16 ) != 7'hf && @(negedge clk_enable_13) ( operation_code_16 ) != 7'b11111x0  |-> rx_15 == clk_19 && auth_13 == hw_16 && core_20 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "case ( data_control_3 ) \n   7'bx00100x : begin\n     chip_7 = rst_10\n     err_11 <= clk_4\n     err_7 <= hw_18;\n   end\n   6'b111001 : begin\n     hw_9 <= cfg_20\n     chip_1 = rx_12\n     reg_2 = auth_2;\n   end\n   default : begin \n     err_8 = hw_16\n     err_15 <= reg_17\n     core_15 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_9) ( data_control_3 ) == ( 7'bx00100x ) |-> chip_7 == rst_10 && err_11 == clk_4 && err_7 == hw_18 ; endproperty \n property name; @(negedge clk_in_9) ( data_control_3 ) == ( 6'b111001 ) |-> hw_9 == cfg_20 && chip_1 == rx_12 && reg_2 == auth_2 ; endproperty \n property name; ( data_control_3 ) != 7'bx00100x && @(negedge clk_in_9) ( data_control_3 ) != 6'b111001  |-> err_8 == hw_16 && err_15 == reg_17 && core_15 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "case ( data_register_16 ) \n   7'b0000001 : begin\n     cfg_9 = core_12\n     data_13 = tx_19;\n   end\n   default : begin \n     fsm_18 = hw_1\n     sig_18 = core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_8) ( data_register_16 ) == ( 7'b0000001 ) |-> cfg_9 == core_12 && data_13 == tx_19 ; endproperty \n property name; @(posedge cpu_clock_8) ( data_register_16 ) != 7'b0000001  |-> fsm_18 == hw_1 && sig_18 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "case ( interrupt_control_9 ) \n   7'h30 : begin\n     err_5 = err_8\n     data_8 = tx_7;\n   end\n   7'h62 : begin\n     chip_17 <= err_4\n     clk_18 <= err_12;\n   end\n   default : begin \n     core_19 = auth_19\n     chip_12 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_6) ( interrupt_control_9 ) == ( 7'h30 ) |-> err_5 == err_8 && data_8 == tx_7 ; endproperty \n property name; @(posedge clk_in_6) ( interrupt_control_9 ) == ( 7'h62 ) |-> chip_17 == err_4 && clk_18 == err_12 ; endproperty \n property name; ( interrupt_control_9 ) != 7'h30 && @(posedge clk_in_6) ( interrupt_control_9 ) != 7'h62  |-> core_19 == auth_19 && chip_12 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "case ( data_status_11 ) \n   5'h1 : begin\n     tx_14 <= sig_8\n     auth_12 = err_6;\n   end\n   5'b01001 : begin\n     chip_9 = tx_7\n     fsm_17 = reg_16;\n   end\n   7'h3a : begin\n     chip_2 <= sig_5\n     hw_19 <= tx_19;\n   end\n   default : begin \n     core_2 = chip_14\n     rx_7 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( data_status_11 ) == ( 5'h1 ) |-> tx_14 == sig_8 && auth_12 == err_6 ; endproperty \n property name; @(negedge main_clk_16) ( data_status_11 ) == ( 5'b01001 ) |-> chip_9 == tx_7 && fsm_17 == reg_16 ; endproperty \n property name; @(negedge main_clk_16) ( data_status_11 ) == ( 7'h3a ) |-> chip_2 == sig_5 && hw_19 == tx_19 ; endproperty \n property name; ( data_status_11 ) != 5'h1 && ( data_status_11 ) != 5'b01001 && @(negedge main_clk_16) ( data_status_11 ) != 7'h3a  |-> core_2 == chip_14 && rx_7 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( error_flag_7 ) \n   5'h6 : begin\n     data_16 = data_17\n     tx_8 <= err_15;\n   end\n   7'b10xx111 : begin\n     clk_8 = rst_17\n     tx_19 = reg_9;\n   end\n   default : begin \n     auth_7 <= rx_7\n     auth_19 <= data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( error_flag_7 ) == ( 5'h6 ) |-> data_16 == data_17 && tx_8 == err_15 ; endproperty \n property name; @(posedge clock_ctrl_16) ( error_flag_7 ) == ( 7'b10xx111 ) |-> clk_8 == rst_17 && tx_19 == reg_9 ; endproperty \n property name; ( error_flag_7 ) != 5'h6 && @(posedge clock_ctrl_16) ( error_flag_7 ) != 7'b10xx111  |-> auth_7 == rx_7 && auth_19 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'b0000001 : begin\n     sig_6 <= reg_10\n     clk_16 = core_10\n     rx_20 <= auth_3;\n   end\n   default : begin \n     clk_19 = sig_11\n     core_8 = hw_1\n     sig_4 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_7) ( instruction_buffer_8 ) == ( 7'b0000001 ) |-> sig_6 == reg_10 && clk_16 == core_10 && rx_20 == auth_3 ; endproperty \n property name; @(negedge clk_enable_7) ( instruction_buffer_8 ) != 7'b0000001  |-> clk_19 == sig_11 && core_8 == hw_1 && sig_4 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "case ( input_ready_9 ) \n   7'b1x0x1x1 : begin\n     sig_8 = hw_9\n     fsm_11 <= err_3\n     reg_20 = sig_2;\n   end\n   6'hd : begin\n     err_17 = clk_14\n     fsm_17 = err_10\n     tx_18 = auth_14;\n   end\n   default : begin \n     fsm_5 = fsm_7\n     err_4 <= clk_6\n     fsm_2 = clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_16) ( input_ready_9 ) == ( 7'b1x0x1x1 ) |-> sig_8 == hw_9 && fsm_11 == err_3 && reg_20 == sig_2 ; endproperty \n property name; @(negedge clock_div_16) ( input_ready_9 ) == ( 6'hd ) |-> err_17 == clk_14 && fsm_17 == err_10 && tx_18 == auth_14 ; endproperty \n property name; ( input_ready_9 ) != 7'b1x0x1x1 && @(negedge clock_div_16) ( input_ready_9 ) != 6'hd  |-> fsm_5 == fsm_7 && err_4 == clk_6 && fsm_2 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "case ( write_complete_6 ) \n   6'h10 : begin\n     cfg_9 <= clk_3\n     cfg_13 = hw_4;\n   end\n   7'bx1x0x00 : begin\n     sig_7 = chip_17\n     core_20 = auth_13;\n   end\n   default : begin \n     tx_11 <= hw_3\n     reg_12 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_8) ( write_complete_6 ) == ( 6'h10 ) |-> cfg_9 == clk_3 && cfg_13 == hw_4 ; endproperty \n property name; @(negedge clk_gen_8) ( write_complete_6 ) == ( 7'bx1x0x00 ) |-> sig_7 == chip_17 && core_20 == auth_13 ; endproperty \n property name; ( write_complete_6 ) != 6'h10 && @(negedge clk_gen_8) ( write_complete_6 ) != 7'bx1x0x00  |-> tx_11 == hw_3 && reg_12 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "case ( control_signal_14 ) \n   7'b0xx11xx : begin\n     auth_17 <= data_4\n     rx_20 = auth_19;\n   end\n   6'b0xx1x1 : begin\n     auth_14 <= tx_2\n     chip_8 = cfg_11;\n   end\n   7'b0011xxx : begin\n     reg_13 = core_9\n     rst_3 = sig_10;\n   end\n   default : begin \n     hw_13 <= rx_3\n     reg_17 = auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_14) ( control_signal_14 ) == ( 7'b0xx11xx ) |-> auth_17 == data_4 && rx_20 == auth_19 ; endproperty \n property name; @(posedge core_clock_14) ( control_signal_14 ) == ( 6'b0xx1x1 ) |-> auth_14 == tx_2 && chip_8 == cfg_11 ; endproperty \n property name; @(posedge core_clock_14) ( control_signal_14 ) == ( 7'b0011xxx ) |-> reg_13 == core_9 && rst_3 == sig_10 ; endproperty \n property name; ( control_signal_14 ) != 7'b0xx11xx && ( control_signal_14 ) != 6'b0xx1x1 && @(posedge core_clock_14) ( control_signal_14 ) != 7'b0011xxx  |-> hw_13 == rx_3 && reg_17 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "case ( ready_output_19 ) \n   4'b11x1 : begin\n     err_12 = data_4\n     data_1 <= tx_20;\n   end\n   reg_9 : begin\n     chip_8 <= clk_19\n     clk_10 = auth_5;\n   end\n   default : begin \n     tx_4 <= data_1\n     sig_5 = tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( ready_output_19 ) == ( 4'b11x1 ) |-> err_12 == data_4 && data_1 == tx_20 ; endproperty \n property name; @(posedge clock_ctrl_3) ( ready_output_19 ) == ( reg_9 ) |-> chip_8 == clk_19 && clk_10 == auth_5 ; endproperty \n property name; ( ready_output_19 ) != 4'b11x1 && @(posedge clock_ctrl_3) ( ready_output_19 ) != reg_9  |-> tx_4 == data_1 && sig_5 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( ready_output_2 ) \n   7'b110x00x : begin\n     hw_2 = fsm_15\n     data_6 <= reg_7;\n   end\n   default : begin \n     clk_6 <= rx_7\n     chip_11 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_6) ( ready_output_2 ) == ( 7'b110x00x ) |-> hw_2 == fsm_15 && data_6 == reg_7 ; endproperty \n property name; @(posedge clock_ctrl_6) ( ready_output_2 ) != 7'b110x00x  |-> clk_6 == rx_7 && chip_11 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "case ( control_register_status_17 ) \n   6'bxx0x0x : begin\n     reg_8 = err_16\n     hw_14 <= cfg_14;\n   end\n   5'b01xxx : begin\n     cfg_4 = fsm_18\n     auth_15 <= hw_1;\n   end\n   default : begin \n     chip_12 = err_19\n     fsm_17 <= core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( control_register_status_17 ) == ( 6'bxx0x0x ) |-> reg_8 == err_16 && hw_14 == cfg_14 ; endproperty \n property name; @(posedge clk_reset_20) ( control_register_status_17 ) == ( 5'b01xxx ) |-> cfg_4 == fsm_18 && auth_15 == hw_1 ; endproperty \n property name; ( control_register_status_17 ) != 6'bxx0x0x && @(posedge clk_reset_20) ( control_register_status_17 ) != 5'b01xxx  |-> chip_12 == err_19 && fsm_17 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( enable_2 ) \n   6'b1011xx : begin\n     tx_5 = fsm_7\n     rst_20 <= chip_13;\n   end\n   7'b0xxxxx1 : begin\n     data_12 = chip_16\n     hw_15 <= reg_2;\n   end\n   6'bxx11xx : begin\n     err_20 <= err_16\n     data_3 = err_19;\n   end\n   default : begin \n     auth_9 <= fsm_15\n     reg_2 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_10) ( enable_2 ) == ( 6'b1011xx ) |-> tx_5 == fsm_7 && rst_20 == chip_13 ; endproperty \n property name; @(negedge async_clk_10) ( enable_2 ) == ( 7'b0xxxxx1 ) |-> data_12 == chip_16 && hw_15 == reg_2 ; endproperty \n property name; @(negedge async_clk_10) ( enable_2 ) == ( 6'bxx11xx ) |-> err_20 == err_16 && data_3 == err_19 ; endproperty \n property name; ( enable_2 ) != 6'b1011xx && ( enable_2 ) != 7'b0xxxxx1 && @(negedge async_clk_10) ( enable_2 ) != 6'bxx11xx  |-> auth_9 == fsm_15 && reg_2 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "case ( operation_code_16 ) \n   7'h5f : begin\n     rst_13 = cfg_20\n     auth_10 <= fsm_1\n     tx_9 = chip_5;\n   end\n   7'h5d : begin\n     clk_5 = sig_3\n     hw_14 <= reg_12\n     data_2 = rx_19;\n   end\n   default : begin \n     tx_17 <= core_6\n     cfg_9 <= rx_6\n     err_18 = err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_20) ( operation_code_16 ) == ( 7'h5f ) |-> rst_13 == cfg_20 && auth_10 == fsm_1 && tx_9 == chip_5 ; endproperty \n property name; @(posedge async_clk_20) ( operation_code_16 ) == ( 7'h5d ) |-> clk_5 == sig_3 && hw_14 == reg_12 && data_2 == rx_19 ; endproperty \n property name; ( operation_code_16 ) != 7'h5f && @(posedge async_clk_20) ( operation_code_16 ) != 7'h5d  |-> tx_17 == core_6 && cfg_9 == rx_6 && err_18 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "case ( interrupt_flag_15 ) \n   7'h63 : begin\n     auth_12 = tx_4\n     hw_7 <= chip_1;\n   end\n   default : begin \n     reg_10 = rst_6\n     fsm_12 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( interrupt_flag_15 ) == ( 7'h63 ) |-> auth_12 == tx_4 && hw_7 == chip_1 ; endproperty \n property name; @(negedge ref_clk_12) ( interrupt_flag_15 ) != 7'h63  |-> reg_10 == rst_6 && fsm_12 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   7'b110xxxx : begin\n     sig_14 = sig_17\n     cfg_13 = clk_13;\n   end\n   default : begin \n     data_3 <= tx_8\n     reg_16 = fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_7) ( status_register_buffer_5 ) == ( 7'b110xxxx ) |-> sig_14 == sig_17 && cfg_13 == clk_13 ; endproperty \n property name; @(negedge clock_div_7) ( status_register_buffer_5 ) != 7'b110xxxx  |-> data_3 == tx_8 && reg_16 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "case ( control_status_11 ) \n   5'b01xx0 : begin\n     data_6 <= sig_3\n     tx_1 <= rx_3;\n   end\n   4'b101x : begin\n     hw_3 <= clk_12\n     tx_10 <= clk_19;\n   end\n   default : begin \n     err_7 <= rst_6\n     fsm_2 = core_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( control_status_11 ) == ( 5'b01xx0 ) |-> data_6 == sig_3 && tx_1 == rx_3 ; endproperty \n property name; @(posedge clk_gen_17) ( control_status_11 ) == ( 4'b101x ) |-> hw_3 == clk_12 && tx_10 == clk_19 ; endproperty \n property name; ( control_status_11 ) != 5'b01xx0 && @(posedge clk_gen_17) ( control_status_11 ) != 4'b101x  |-> err_7 == rst_6 && fsm_2 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( start_signal_6 ) \n   6'b110xxx : begin\n     err_12 <= fsm_17\n     rst_10 = cfg_5;\n   end\n   5'h1e : begin\n     chip_1 = data_18\n     data_10 = tx_4;\n   end\n   default : begin \n     data_2 <= reg_5\n     data_2 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( start_signal_6 ) == ( 6'b110xxx ) |-> err_12 == fsm_17 && rst_10 == cfg_5 ; endproperty \n property name; @(negedge clock_source_3) ( start_signal_6 ) == ( 5'h1e ) |-> chip_1 == data_18 && data_10 == tx_4 ; endproperty \n property name; ( start_signal_6 ) != 6'b110xxx && @(negedge clock_source_3) ( start_signal_6 ) != 5'h1e  |-> data_2 == reg_5 && data_2 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( control_signal_9 ) \n   7'bx10x00x : begin\n     err_17 <= auth_9\n     hw_2 = hw_11\n     rx_4 <= fsm_18;\n   end\n   7'b010x10x : begin\n     core_13 <= rst_5\n     clk_1 = auth_10\n     reg_17 <= hw_19;\n   end\n   7'bx101010 : begin\n     chip_8 <= hw_17\n     fsm_17 <= clk_15\n     cfg_18 = chip_3;\n   end\n   default : begin \n     auth_19 <= tx_19\n     rx_14 = tx_2\n     sig_20 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( control_signal_9 ) == ( 7'bx10x00x ) |-> err_17 == auth_9 && hw_2 == hw_11 && rx_4 == fsm_18 ; endproperty \n property name; @(negedge clk_enable_19) ( control_signal_9 ) == ( 7'b010x10x ) |-> core_13 == rst_5 && clk_1 == auth_10 && reg_17 == hw_19 ; endproperty \n property name; @(negedge clk_enable_19) ( control_signal_9 ) == ( 7'bx101010 ) |-> chip_8 == hw_17 && fsm_17 == clk_15 && cfg_18 == chip_3 ; endproperty \n property name; ( control_signal_9 ) != 7'bx10x00x && ( control_signal_9 ) != 7'b010x10x && @(negedge clk_enable_19) ( control_signal_9 ) != 7'bx101010  |-> auth_19 == tx_19 && rx_14 == tx_2 && sig_20 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( error_flag_19 ) \n   5'b0x000 : begin\n     hw_1 <= hw_11\n     chip_11 = core_3;\n   end\n   6'hx : begin\n     core_12 = rst_6\n     core_9 <= hw_5;\n   end\n   default : begin \n     rx_1 = fsm_5\n     core_14 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_8) ( error_flag_19 ) == ( 5'b0x000 ) |-> hw_1 == hw_11 && chip_11 == core_3 ; endproperty \n property name; @(posedge core_clock_8) ( error_flag_19 ) == ( 6'hx ) |-> core_12 == rst_6 && core_9 == hw_5 ; endproperty \n property name; ( error_flag_19 ) != 5'b0x000 && @(posedge core_clock_8) ( error_flag_19 ) != 6'hx  |-> rx_1 == fsm_5 && core_14 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "case ( output_control_20 ) \n   7'b1101xxx : begin\n     sig_3 <= cfg_20\n     sig_19 <= sig_15\n     sig_13 <= sig_20;\n   end\n   7'b1001011 : begin\n     reg_1 = clk_11\n     data_18 <= core_15\n     reg_14 = clk_3;\n   end\n   default : begin \n     hw_10 <= err_3\n     data_6 = rx_18\n     auth_10 <= auth_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( output_control_20 ) == ( 7'b1101xxx ) |-> sig_3 == cfg_20 && sig_19 == sig_15 && sig_13 == sig_20 ; endproperty \n property name; @(negedge clk_out_2) ( output_control_20 ) == ( 7'b1001011 ) |-> reg_1 == clk_11 && data_18 == core_15 && reg_14 == clk_3 ; endproperty \n property name; ( output_control_20 ) != 7'b1101xxx && @(negedge clk_out_2) ( output_control_20 ) != 7'b1001011  |-> hw_10 == err_3 && data_6 == rx_18 && auth_10 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   6'hxb : begin\n     err_14 = hw_7\n     auth_1 <= tx_12\n     core_20 = auth_6;\n   end\n   5'h12 : begin\n     fsm_1 = reg_6\n     hw_1 = hw_8\n     rx_18 = err_13;\n   end\n   4'b1001 : begin\n     err_17 <= hw_13\n     rst_9 <= hw_16\n     auth_20 <= rst_16;\n   end\n   default : begin \n     cfg_5 <= cfg_20\n     err_2 <= chip_3\n     fsm_14 = auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_17) ( input_buffer_status_11 ) == ( 6'hxb ) |-> err_14 == hw_7 && auth_1 == tx_12 && core_20 == auth_6 ; endproperty \n property name; @(posedge clk_out_17) ( input_buffer_status_11 ) == ( 5'h12 ) |-> fsm_1 == reg_6 && hw_1 == hw_8 && rx_18 == err_13 ; endproperty \n property name; @(posedge clk_out_17) ( input_buffer_status_11 ) == ( 4'b1001 ) |-> err_17 == hw_13 && rst_9 == hw_16 && auth_20 == rst_16 ; endproperty \n property name; ( input_buffer_status_11 ) != 6'hxb && ( input_buffer_status_11 ) != 5'h12 && @(posedge clk_out_17) ( input_buffer_status_11 ) != 4'b1001  |-> cfg_5 == cfg_20 && err_2 == chip_3 && fsm_14 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_17"
    },
    {
        "Code": "case ( ready_register_4 ) \n   6'bx10111 : begin\n     fsm_19 <= rx_2\n     sig_15 = core_9\n     rst_13 = fsm_2;\n   end\n   default : begin \n     sig_20 = err_15\n     auth_2 <= cfg_16\n     core_11 = fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( ready_register_4 ) == ( 6'bx10111 ) |-> fsm_19 == rx_2 && sig_15 == core_9 && rst_13 == fsm_2 ; endproperty \n property name; @(posedge pll_clk_16) ( ready_register_4 ) != 6'bx10111  |-> sig_20 == err_15 && auth_2 == cfg_16 && core_11 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( input_ready_19 ) \n   5'hxx : begin\n     err_18 = cfg_17\n     rst_8 <= chip_8\n     tx_13 <= sig_12;\n   end\n   5'bxx1xx : begin\n     clk_3 <= sig_15\n     err_17 <= auth_13\n     hw_16 <= reg_12;\n   end\n   5'h1f : begin\n     auth_18 <= chip_10\n     fsm_19 <= tx_1\n     reg_3 <= err_9;\n   end\n   default : begin \n     auth_12 <= hw_20\n     cfg_19 <= rst_20\n     core_19 = chip_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_19) ( input_ready_19 ) == ( 5'hxx ) |-> err_18 == cfg_17 && rst_8 == chip_8 && tx_13 == sig_12 ; endproperty \n property name; @(negedge clk_osc_19) ( input_ready_19 ) == ( 5'bxx1xx ) |-> clk_3 == sig_15 && err_17 == auth_13 && hw_16 == reg_12 ; endproperty \n property name; @(negedge clk_osc_19) ( input_ready_19 ) == ( 5'h1f ) |-> auth_18 == chip_10 && fsm_19 == tx_1 && reg_3 == err_9 ; endproperty \n property name; ( input_ready_19 ) != 5'hxx && ( input_ready_19 ) != 5'bxx1xx && @(negedge clk_osc_19) ( input_ready_19 ) != 5'h1f  |-> auth_12 == hw_20 && cfg_19 == rst_20 && core_19 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "case ( input_buffer_19 ) \n   7'h3d : begin\n     clk_1 <= err_18\n     cfg_11 = core_5;\n   end\n   6'b1xxxxx : begin\n     tx_11 <= auth_5\n     clk_16 = cfg_16;\n   end\n   default : begin \n     sig_1 = data_15\n     reg_18 <= rx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_2) ( input_buffer_19 ) == ( 7'h3d ) |-> clk_1 == err_18 && cfg_11 == core_5 ; endproperty \n property name; @(posedge pll_clk_2) ( input_buffer_19 ) == ( 6'b1xxxxx ) |-> tx_11 == auth_5 && clk_16 == cfg_16 ; endproperty \n property name; ( input_buffer_19 ) != 7'h3d && @(posedge pll_clk_2) ( input_buffer_19 ) != 6'b1xxxxx  |-> sig_1 == data_15 && reg_18 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "case ( status_buffer_17 ) \n   5'bx001x : begin\n     clk_15 <= reg_2\n     rst_10 <= err_7;\n   end\n   7'bx100110 : begin\n     chip_20 <= hw_7\n     rx_11 <= fsm_15;\n   end\n   default : begin \n     chip_6 = core_6\n     cfg_6 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( status_buffer_17 ) == ( 5'bx001x ) |-> clk_15 == reg_2 && rst_10 == err_7 ; endproperty \n property name; @(negedge clk_gen_4) ( status_buffer_17 ) == ( 7'bx100110 ) |-> chip_20 == hw_7 && rx_11 == fsm_15 ; endproperty \n property name; ( status_buffer_17 ) != 5'bx001x && @(negedge clk_gen_4) ( status_buffer_17 ) != 7'bx100110  |-> chip_6 == core_6 && cfg_6 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( data_status_register_20 ) \n   6'bx101x0 : begin\n     rx_7 <= sig_6\n     fsm_2 = chip_5\n     clk_4 = data_10;\n   end\n   6'hxb : begin\n     chip_12 = err_4\n     hw_9 = clk_1\n     tx_20 <= fsm_12;\n   end\n   default : begin \n     chip_3 = chip_16\n     rx_19 <= fsm_7\n     cfg_8 <= auth_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( data_status_register_20 ) == ( 6'bx101x0 ) |-> rx_7 == sig_6 && fsm_2 == chip_5 && clk_4 == data_10 ; endproperty \n property name; @(posedge clk_osc_8) ( data_status_register_20 ) == ( 6'hxb ) |-> chip_12 == err_4 && hw_9 == clk_1 && tx_20 == fsm_12 ; endproperty \n property name; ( data_status_register_20 ) != 6'bx101x0 && @(posedge clk_osc_8) ( data_status_register_20 ) != 6'hxb  |-> chip_3 == chip_16 && rx_19 == fsm_7 && cfg_8 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( control_input_status_15 ) \n   5'b1x001 : begin\n     cfg_7 = reg_18\n     rst_2 = rst_6;\n   end\n   7'b111x11x : begin\n     rst_9 <= hw_4\n     chip_2 <= rst_12;\n   end\n   default : begin \n     hw_16 = chip_8\n     clk_20 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_13) ( control_input_status_15 ) == ( 5'b1x001 ) |-> cfg_7 == reg_18 && rst_2 == rst_6 ; endproperty \n property name; @(posedge clk_signal_13) ( control_input_status_15 ) == ( 7'b111x11x ) |-> rst_9 == hw_4 && chip_2 == rst_12 ; endproperty \n property name; ( control_input_status_15 ) != 5'b1x001 && @(posedge clk_signal_13) ( control_input_status_15 ) != 7'b111x11x  |-> hw_16 == chip_8 && clk_20 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   5'b11010 : begin\n     tx_4 <= fsm_7\n     core_16 <= hw_5;\n   end\n   7'b010101x : begin\n     rst_13 <= err_4\n     err_13 <= fsm_18;\n   end\n   default : begin \n     chip_16 = hw_13\n     reg_9 = rx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_4) ( interrupt_request_16 ) == ( 5'b11010 ) |-> tx_4 == fsm_7 && core_16 == hw_5 ; endproperty \n property name; @(negedge ref_clk_4) ( interrupt_request_16 ) == ( 7'b010101x ) |-> rst_13 == err_4 && err_13 == fsm_18 ; endproperty \n property name; ( interrupt_request_16 ) != 5'b11010 && @(negedge ref_clk_4) ( interrupt_request_16 ) != 7'b010101x  |-> chip_16 == hw_13 && reg_9 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_4"
    },
    {
        "Code": "case ( data_buffer_status_12 ) \n   6'bx0x0xx : begin\n     hw_20 = rst_12\n     fsm_7 = cfg_1;\n   end\n   7'b1001100 : begin\n     data_13 = clk_9\n     fsm_1 = sig_5;\n   end\n   default : begin \n     err_9 = sig_4\n     data_19 <= core_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_9) ( data_buffer_status_12 ) == ( 6'bx0x0xx ) |-> hw_20 == rst_12 && fsm_7 == cfg_1 ; endproperty \n property name; @(posedge fast_clk_9) ( data_buffer_status_12 ) == ( 7'b1001100 ) |-> data_13 == clk_9 && fsm_1 == sig_5 ; endproperty \n property name; ( data_buffer_status_12 ) != 6'bx0x0xx && @(posedge fast_clk_9) ( data_buffer_status_12 ) != 7'b1001100  |-> err_9 == sig_4 && data_19 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_9"
    },
    {
        "Code": "case ( address_register_16 ) \n   6'h35 : begin\n     rx_1 = tx_4\n     data_8 <= rst_2\n     reg_8 = err_8;\n   end\n   4'h7 : begin\n     fsm_6 <= reg_12\n     reg_1 = hw_14\n     reg_14 <= data_20;\n   end\n   5'he : begin\n     hw_13 <= hw_19\n     clk_18 <= auth_10\n     cfg_5 = tx_9;\n   end\n   default : begin \n     cfg_20 <= err_2\n     clk_20 <= err_5\n     cfg_11 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( address_register_16 ) == ( 6'h35 ) |-> rx_1 == tx_4 && data_8 == rst_2 && reg_8 == err_8 ; endproperty \n property name; @(posedge ref_clk_13) ( address_register_16 ) == ( 4'h7 ) |-> fsm_6 == reg_12 && reg_1 == hw_14 && reg_14 == data_20 ; endproperty \n property name; @(posedge ref_clk_13) ( address_register_16 ) == ( 5'he ) |-> hw_13 == hw_19 && clk_18 == auth_10 && cfg_5 == tx_9 ; endproperty \n property name; ( address_register_16 ) != 6'h35 && ( address_register_16 ) != 4'h7 && @(posedge ref_clk_13) ( address_register_16 ) != 5'he  |-> cfg_20 == err_2 && clk_20 == err_5 && cfg_11 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( address_10 ) \n   7'bx0x01x0 : begin\n     sig_3 = reg_11\n     chip_7 <= rx_12;\n   end\n   7'h76 : begin\n     sig_16 = auth_4\n     auth_17 <= rx_16;\n   end\n   default : begin \n     core_7 <= err_12\n     auth_20 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( address_10 ) == ( 7'bx0x01x0 ) |-> sig_3 == reg_11 && chip_7 == rx_12 ; endproperty \n property name; @(negedge ref_clk_18) ( address_10 ) == ( 7'h76 ) |-> sig_16 == auth_4 && auth_17 == rx_16 ; endproperty \n property name; ( address_10 ) != 7'bx0x01x0 && @(negedge ref_clk_18) ( address_10 ) != 7'h76  |-> core_7 == err_12 && auth_20 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'h33 : begin\n     cfg_12 <= chip_12\n     rx_4 = chip_16\n     auth_15 = chip_2;\n   end\n   7'h6d : begin\n     tx_20 <= err_5\n     sig_15 <= rx_6\n     reg_13 = hw_3;\n   end\n   default : begin \n     fsm_11 <= tx_20\n     cfg_15 = hw_19\n     auth_20 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( transfer_complete_11 ) == ( 6'h33 ) |-> cfg_12 == chip_12 && rx_4 == chip_16 && auth_15 == chip_2 ; endproperty \n property name; @(negedge clk_signal_1) ( transfer_complete_11 ) == ( 7'h6d ) |-> tx_20 == err_5 && sig_15 == rx_6 && reg_13 == hw_3 ; endproperty \n property name; ( transfer_complete_11 ) != 6'h33 && @(negedge clk_signal_1) ( transfer_complete_11 ) != 7'h6d  |-> fsm_11 == tx_20 && cfg_15 == hw_19 && auth_20 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( read_data_10 ) \n   7'bx0xxxx1 : begin\n     cfg_15 <= reg_14\n     clk_10 = rx_12\n     hw_19 = clk_13;\n   end\n   7'bx01x0xx : begin\n     tx_15 = clk_2\n     fsm_9 = fsm_14\n     fsm_7 <= tx_11;\n   end\n   5'b10x00 : begin\n     fsm_18 = clk_6\n     cfg_18 <= err_17\n     sig_16 = data_2;\n   end\n   default : begin \n     sig_7 = sig_3\n     chip_16 = auth_1\n     reg_13 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_11) ( read_data_10 ) == ( 7'bx0xxxx1 ) |-> cfg_15 == reg_14 && clk_10 == rx_12 && hw_19 == clk_13 ; endproperty \n property name; @(negedge clock_source_11) ( read_data_10 ) == ( 7'bx01x0xx ) |-> tx_15 == clk_2 && fsm_9 == fsm_14 && fsm_7 == tx_11 ; endproperty \n property name; @(negedge clock_source_11) ( read_data_10 ) == ( 5'b10x00 ) |-> fsm_18 == clk_6 && cfg_18 == err_17 && sig_16 == data_2 ; endproperty \n property name; ( read_data_10 ) != 7'bx0xxxx1 && ( read_data_10 ) != 7'bx01x0xx && @(negedge clock_source_11) ( read_data_10 ) != 5'b10x00  |-> sig_7 == sig_3 && chip_16 == auth_1 && reg_13 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   6'h8 : begin\n     reg_1 <= rx_14\n     auth_11 = clk_14\n     hw_14 <= reg_7;\n   end\n   7'b10x011x : begin\n     sig_6 = chip_8\n     rst_11 <= rst_6\n     hw_11 = chip_14;\n   end\n   7'b1xx01xx : begin\n     tx_15 <= rst_2\n     core_20 = core_13\n     sig_14 = auth_2;\n   end\n   default : begin \n     chip_10 <= tx_7\n     fsm_4 = auth_3\n     data_4 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_1) ( output_buffer_status_16 ) == ( 6'h8 ) |-> reg_1 == rx_14 && auth_11 == clk_14 && hw_14 == reg_7 ; endproperty \n property name; @(negedge fast_clk_1) ( output_buffer_status_16 ) == ( 7'b10x011x ) |-> sig_6 == chip_8 && rst_11 == rst_6 && hw_11 == chip_14 ; endproperty \n property name; @(negedge fast_clk_1) ( output_buffer_status_16 ) == ( 7'b1xx01xx ) |-> tx_15 == rst_2 && core_20 == core_13 && sig_14 == auth_2 ; endproperty \n property name; ( output_buffer_status_16 ) != 6'h8 && ( output_buffer_status_16 ) != 7'b10x011x && @(negedge fast_clk_1) ( output_buffer_status_16 ) != 7'b1xx01xx  |-> chip_10 == tx_7 && fsm_4 == auth_3 && data_4 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "case ( flag_register_13 ) \n   7'b10x1010 : begin\n     rx_7 = tx_12\n     cfg_16 <= fsm_5;\n   end\n   4'h1 : begin\n     tx_16 = err_19\n     rx_6 = sig_6;\n   end\n   default : begin \n     clk_2 = tx_1\n     tx_20 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_7) ( flag_register_13 ) == ( 7'b10x1010 ) |-> rx_7 == tx_12 && cfg_16 == fsm_5 ; endproperty \n property name; @(posedge fast_clk_7) ( flag_register_13 ) == ( 4'h1 ) |-> tx_16 == err_19 && rx_6 == sig_6 ; endproperty \n property name; ( flag_register_13 ) != 7'b10x1010 && @(posedge fast_clk_7) ( flag_register_13 ) != 4'h1  |-> clk_2 == tx_1 && tx_20 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_7"
    },
    {
        "Code": "case ( status_buffer_2 ) \n   2'h1 : begin\n     core_3 <= chip_10\n     data_11 <= reg_1;\n   end\n   default : begin \n     clk_16 = auth_19\n     cfg_18 <= fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_14) ( status_buffer_2 ) == ( 2'h1 ) |-> core_3 == chip_10 && data_11 == reg_1 ; endproperty \n property name; @(posedge sys_clk_14) ( status_buffer_2 ) != 2'h1  |-> clk_16 == auth_19 && cfg_18 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "case ( error_flag_8 ) \n   5'hf : begin\n     rst_19 <= core_20\n     hw_16 = fsm_2\n     hw_11 = chip_15;\n   end\n   default : begin \n     sig_17 = rst_20\n     cfg_7 <= chip_8\n     fsm_5 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( error_flag_8 ) == ( 5'hf ) |-> rst_19 == core_20 && hw_16 == fsm_2 && hw_11 == chip_15 ; endproperty \n property name; @(posedge clock_div_18) ( error_flag_8 ) != 5'hf  |-> sig_17 == rst_20 && cfg_7 == chip_8 && fsm_5 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( status_register_5 ) \n   7'b0000001 : begin\n     chip_13 <= data_1\n     chip_9 <= clk_3;\n   end\n   6'b11xx10 : begin\n     fsm_2 = core_19\n     reg_8 = fsm_8;\n   end\n   default : begin \n     fsm_15 = reg_14\n     chip_19 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( status_register_5 ) == ( 7'b0000001 ) |-> chip_13 == data_1 && chip_9 == clk_3 ; endproperty \n property name; @(posedge clock_div_18) ( status_register_5 ) == ( 6'b11xx10 ) |-> fsm_2 == core_19 && reg_8 == fsm_8 ; endproperty \n property name; ( status_register_5 ) != 7'b0000001 && @(posedge clock_div_18) ( status_register_5 ) != 6'b11xx10  |-> fsm_15 == reg_14 && chip_19 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( input_register_6 ) \n   7'b1xx0000 : begin\n     sig_1 <= hw_4\n     tx_17 = fsm_7;\n   end\n   7'b11x0010 : begin\n     auth_17 <= chip_4\n     fsm_8 = rst_16;\n   end\n   default : begin \n     core_3 = fsm_17\n     sig_10 <= rst_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_19) ( input_register_6 ) == ( 7'b1xx0000 ) |-> sig_1 == hw_4 && tx_17 == fsm_7 ; endproperty \n property name; @(posedge main_clk_19) ( input_register_6 ) == ( 7'b11x0010 ) |-> auth_17 == chip_4 && fsm_8 == rst_16 ; endproperty \n property name; ( input_register_6 ) != 7'b1xx0000 && @(posedge main_clk_19) ( input_register_6 ) != 7'b11x0010  |-> core_3 == fsm_17 && sig_10 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "case ( output_control_6 ) \n   7'h4c : begin\n     err_9 = rst_13\n     clk_2 <= err_13\n     clk_18 = rx_9;\n   end\n   default : begin \n     data_7 <= data_17\n     cfg_15 <= err_5\n     sig_18 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_6) ( output_control_6 ) == ( 7'h4c ) |-> err_9 == rst_13 && clk_2 == err_13 && clk_18 == rx_9 ; endproperty \n property name; @(negedge clk_reset_6) ( output_control_6 ) != 7'h4c  |-> data_7 == data_17 && cfg_15 == err_5 && sig_18 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "case ( control_input_9 ) \n   core_14 : begin\n     data_14 = sig_5\n     tx_8 <= err_18;\n   end\n   5'b00111 : begin\n     rx_10 = auth_18\n     rx_18 = auth_6;\n   end\n   default : begin \n     sig_19 <= hw_12\n     rst_3 <= rst_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( control_input_9 ) == ( core_14 ) |-> data_14 == sig_5 && tx_8 == err_18 ; endproperty \n property name; @(posedge clock_ctrl_3) ( control_input_9 ) == ( 5'b00111 ) |-> rx_10 == auth_18 && rx_18 == auth_6 ; endproperty \n property name; ( control_input_9 ) != core_14 && @(posedge clock_ctrl_3) ( control_input_9 ) != 5'b00111  |-> sig_19 == hw_12 && rst_3 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   6'b1x0xx0 : begin\n     clk_8 <= hw_13\n     sig_12 = rx_5\n     chip_19 <= rst_5;\n   end\n   default : begin \n     clk_19 <= reg_16\n     auth_3 = chip_15\n     hw_19 = tx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_15) ( output_register_status_6 ) == ( 6'b1x0xx0 ) |-> clk_8 == hw_13 && sig_12 == rx_5 && chip_19 == rst_5 ; endproperty \n property name; @(posedge clock_source_15) ( output_register_status_6 ) != 6'b1x0xx0  |-> clk_19 == reg_16 && auth_3 == chip_15 && hw_19 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "case ( output_buffer_1 ) \n   7'b10xx0x0 : begin\n     reg_7 = err_7\n     hw_4 = fsm_16\n     tx_15 <= reg_5;\n   end\n   6'b101110 : begin\n     cfg_1 = data_5\n     sig_13 = auth_2\n     sig_14 = rx_13;\n   end\n   default : begin \n     hw_11 <= err_14\n     data_16 = err_11\n     reg_13 = rx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( output_buffer_1 ) == ( 7'b10xx0x0 ) |-> reg_7 == err_7 && hw_4 == fsm_16 && tx_15 == reg_5 ; endproperty \n property name; @(posedge clock_div_4) ( output_buffer_1 ) == ( 6'b101110 ) |-> cfg_1 == data_5 && sig_13 == auth_2 && sig_14 == rx_13 ; endproperty \n property name; ( output_buffer_1 ) != 7'b10xx0x0 && @(posedge clock_div_4) ( output_buffer_1 ) != 6'b101110  |-> hw_11 == err_14 && data_16 == err_11 && reg_13 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( command_word_17 ) \n   7'b0011x11 : begin\n     clk_4 = cfg_15\n     auth_19 = core_20\n     clk_2 = rst_9;\n   end\n   7'b0x0xx1x : begin\n     auth_5 = sig_9\n     tx_12 <= reg_8\n     cfg_17 <= auth_2;\n   end\n   default : begin \n     tx_15 = reg_10\n     tx_11 = core_10\n     chip_7 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_16) ( command_word_17 ) == ( 7'b0011x11 ) |-> clk_4 == cfg_15 && auth_19 == core_20 && clk_2 == rst_9 ; endproperty \n property name; @(negedge core_clock_16) ( command_word_17 ) == ( 7'b0x0xx1x ) |-> auth_5 == sig_9 && tx_12 == reg_8 && cfg_17 == auth_2 ; endproperty \n property name; ( command_word_17 ) != 7'b0011x11 && @(negedge core_clock_16) ( command_word_17 ) != 7'b0x0xx1x  |-> tx_15 == reg_10 && tx_11 == core_10 && chip_7 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_16"
    },
    {
        "Code": "case ( data_buffer_4 ) \n   6'b101110 : begin\n     sig_6 = reg_2\n     clk_9 <= data_18;\n   end\n   7'bx011100 : begin\n     clk_19 = tx_15\n     hw_8 <= fsm_2;\n   end\n   default : begin \n     cfg_5 <= cfg_7\n     err_5 <= sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_18) ( data_buffer_4 ) == ( 6'b101110 ) |-> sig_6 == reg_2 && clk_9 == data_18 ; endproperty \n property name; @(negedge sys_clk_18) ( data_buffer_4 ) == ( 7'bx011100 ) |-> clk_19 == tx_15 && hw_8 == fsm_2 ; endproperty \n property name; ( data_buffer_4 ) != 6'b101110 && @(negedge sys_clk_18) ( data_buffer_4 ) != 7'bx011100  |-> cfg_5 == cfg_7 && err_5 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "case ( output_status_register_12 ) \n   5'bx0110 : begin\n     hw_1 <= core_4\n     rst_15 = fsm_11\n     hw_11 <= rst_8;\n   end\n   7'b0xx1x0x : begin\n     reg_14 <= sig_19\n     tx_10 = rx_12\n     chip_8 = err_7;\n   end\n   default : begin \n     hw_2 = core_6\n     tx_4 = fsm_15\n     tx_14 = sig_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( output_status_register_12 ) == ( 5'bx0110 ) |-> hw_1 == core_4 && rst_15 == fsm_11 && hw_11 == rst_8 ; endproperty \n property name; @(posedge clk_osc_2) ( output_status_register_12 ) == ( 7'b0xx1x0x ) |-> reg_14 == sig_19 && tx_10 == rx_12 && chip_8 == err_7 ; endproperty \n property name; ( output_status_register_12 ) != 5'bx0110 && @(posedge clk_osc_2) ( output_status_register_12 ) != 7'b0xx1x0x  |-> hw_2 == core_6 && tx_4 == fsm_15 && tx_14 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( error_status_1 ) \n   7'b0x0x1x1 : begin\n     fsm_20 <= rst_20\n     core_16 = err_11\n     reg_10 <= cfg_15;\n   end\n   default : begin \n     sig_15 = chip_14\n     auth_16 <= err_13\n     reg_1 <= err_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_1) ( error_status_1 ) == ( 7'b0x0x1x1 ) |-> fsm_20 == rst_20 && core_16 == err_11 && reg_10 == cfg_15 ; endproperty \n property name; @(negedge core_clock_1) ( error_status_1 ) != 7'b0x0x1x1  |-> sig_15 == chip_14 && auth_16 == err_13 && reg_1 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   6'hx : begin\n     cfg_11 = reg_13\n     core_16 <= cfg_4\n     auth_3 <= cfg_13;\n   end\n   7'h6b : begin\n     sig_7 <= rst_12\n     rx_6 <= rst_20\n     data_9 <= cfg_7;\n   end\n   default : begin \n     sig_1 = chip_18\n     chip_1 <= auth_15\n     cfg_15 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_12) ( interrupt_enable_1 ) == ( 6'hx ) |-> cfg_11 == reg_13 && core_16 == cfg_4 && auth_3 == cfg_13 ; endproperty \n property name; @(posedge clk_reset_12) ( interrupt_enable_1 ) == ( 7'h6b ) |-> sig_7 == rst_12 && rx_6 == rst_20 && data_9 == cfg_7 ; endproperty \n property name; ( interrupt_enable_1 ) != 6'hx && @(posedge clk_reset_12) ( interrupt_enable_1 ) != 7'h6b  |-> sig_1 == chip_18 && chip_1 == auth_15 && cfg_15 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "case ( status_output_buffer_1 ) \n   7'bxx1xx10 : begin\n     reg_16 <= err_1\n     tx_1 <= rx_8\n     fsm_10 = auth_8;\n   end\n   7'h63 : begin\n     rst_15 <= err_14\n     fsm_1 <= hw_4\n     core_15 = reg_11;\n   end\n   6'h0 : begin\n     fsm_20 = hw_2\n     tx_15 = tx_10\n     chip_16 <= data_4;\n   end\n   default : begin \n     reg_2 <= clk_13\n     clk_3 <= hw_10\n     rx_13 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_9) ( status_output_buffer_1 ) == ( 7'bxx1xx10 ) |-> reg_16 == err_1 && tx_1 == rx_8 && fsm_10 == auth_8 ; endproperty \n property name; @(posedge clock_ctrl_9) ( status_output_buffer_1 ) == ( 7'h63 ) |-> rst_15 == err_14 && fsm_1 == hw_4 && core_15 == reg_11 ; endproperty \n property name; @(posedge clock_ctrl_9) ( status_output_buffer_1 ) == ( 6'h0 ) |-> fsm_20 == hw_2 && tx_15 == tx_10 && chip_16 == data_4 ; endproperty \n property name; ( status_output_buffer_1 ) != 7'bxx1xx10 && ( status_output_buffer_1 ) != 7'h63 && @(posedge clock_ctrl_9) ( status_output_buffer_1 ) != 6'h0  |-> reg_2 == clk_13 && clk_3 == hw_10 && rx_13 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "case ( input_data_20 ) \n   7'b0x00xxx : begin\n     fsm_20 = chip_4\n     auth_1 <= clk_10\n     err_6 = sig_11;\n   end\n   default : begin \n     hw_2 <= sig_9\n     hw_11 <= hw_9\n     sig_9 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_6) ( input_data_20 ) == ( 7'b0x00xxx ) |-> fsm_20 == chip_4 && auth_1 == clk_10 && err_6 == sig_11 ; endproperty \n property name; @(posedge pll_clk_6) ( input_data_20 ) != 7'b0x00xxx  |-> hw_2 == sig_9 && hw_11 == hw_9 && sig_9 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "case ( input_data_20 ) \n   7'b10xxx0x : begin\n     core_19 <= auth_2\n     data_9 = sig_8\n     rx_9 = data_13;\n   end\n   6'bx1x1x0 : begin\n     cfg_16 <= chip_11\n     sig_10 = fsm_6\n     err_14 <= core_12;\n   end\n   default : begin \n     hw_7 <= cfg_17\n     err_3 <= auth_15\n     auth_6 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_15) ( input_data_20 ) == ( 7'b10xxx0x ) |-> core_19 == auth_2 && data_9 == sig_8 && rx_9 == data_13 ; endproperty \n property name; @(posedge clk_enable_15) ( input_data_20 ) == ( 6'bx1x1x0 ) |-> cfg_16 == chip_11 && sig_10 == fsm_6 && err_14 == core_12 ; endproperty \n property name; ( input_data_20 ) != 7'b10xxx0x && @(posedge clk_enable_15) ( input_data_20 ) != 6'bx1x1x0  |-> hw_7 == cfg_17 && err_3 == auth_15 && auth_6 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "case ( status_output_buffer_1 ) \n   7'b111000x : begin\n     chip_2 <= core_18\n     chip_15 <= auth_13;\n   end\n   7'bx010x11 : begin\n     auth_16 = tx_20\n     auth_14 = core_5;\n   end\n   7'h1a : begin\n     data_15 = fsm_15\n     tx_16 = clk_8;\n   end\n   default : begin \n     data_1 = err_11\n     err_4 <= rx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( status_output_buffer_1 ) == ( 7'b111000x ) |-> chip_2 == core_18 && chip_15 == auth_13 ; endproperty \n property name; @(negedge ref_clk_12) ( status_output_buffer_1 ) == ( 7'bx010x11 ) |-> auth_16 == tx_20 && auth_14 == core_5 ; endproperty \n property name; @(negedge ref_clk_12) ( status_output_buffer_1 ) == ( 7'h1a ) |-> data_15 == fsm_15 && tx_16 == clk_8 ; endproperty \n property name; ( status_output_buffer_1 ) != 7'b111000x && ( status_output_buffer_1 ) != 7'bx010x11 && @(negedge ref_clk_12) ( status_output_buffer_1 ) != 7'h1a  |-> data_1 == err_11 && err_4 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( address_register_4 ) \n   7'b0001010 : begin\n     sig_20 <= err_17\n     err_3 <= core_10;\n   end\n   7'b1100x1x : begin\n     hw_6 <= rst_4\n     rst_15 <= sig_5;\n   end\n   default : begin \n     err_16 <= rst_1\n     fsm_6 <= data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_8) ( address_register_4 ) == ( 7'b0001010 ) |-> sig_20 == err_17 && err_3 == core_10 ; endproperty \n property name; @(negedge clock_div_8) ( address_register_4 ) == ( 7'b1100x1x ) |-> hw_6 == rst_4 && rst_15 == sig_5 ; endproperty \n property name; ( address_register_4 ) != 7'b0001010 && @(negedge clock_div_8) ( address_register_4 ) != 7'b1100x1x  |-> err_16 == rst_1 && fsm_6 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "case ( operation_code_17 ) \n   6'h38 : begin\n     fsm_11 = rx_5\n     hw_9 = reg_20\n     err_18 = auth_3;\n   end\n   7'hxx : begin\n     core_8 <= fsm_8\n     clk_13 = sig_12\n     chip_11 <= fsm_3;\n   end\n   7'h72 : begin\n     auth_15 = sig_15\n     rst_16 = err_5\n     core_19 = err_9;\n   end\n   default : begin \n     chip_13 = data_18\n     core_5 = data_17\n     hw_6 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( operation_code_17 ) == ( 6'h38 ) |-> fsm_11 == rx_5 && hw_9 == reg_20 && err_18 == auth_3 ; endproperty \n property name; @(posedge clk_in_1) ( operation_code_17 ) == ( 7'hxx ) |-> core_8 == fsm_8 && clk_13 == sig_12 && chip_11 == fsm_3 ; endproperty \n property name; @(posedge clk_in_1) ( operation_code_17 ) == ( 7'h72 ) |-> auth_15 == sig_15 && rst_16 == err_5 && core_19 == err_9 ; endproperty \n property name; ( operation_code_17 ) != 6'h38 && ( operation_code_17 ) != 7'hxx && @(posedge clk_in_1) ( operation_code_17 ) != 7'h72  |-> chip_13 == data_18 && core_5 == data_17 && hw_6 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( control_input_14 ) \n   7'b1x1001x : begin\n     core_18 <= reg_3\n     tx_5 = fsm_7;\n   end\n   4'b0111 : begin\n     cfg_2 = hw_3\n     data_1 = auth_4;\n   end\n   6'bxx1xxx : begin\n     fsm_1 <= hw_19\n     err_2 <= rst_11;\n   end\n   default : begin \n     reg_6 = rst_8\n     cfg_16 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_15) ( control_input_14 ) == ( 7'b1x1001x ) |-> core_18 == reg_3 && tx_5 == fsm_7 ; endproperty \n property name; @(negedge clk_reset_15) ( control_input_14 ) == ( 4'b0111 ) |-> cfg_2 == hw_3 && data_1 == auth_4 ; endproperty \n property name; @(negedge clk_reset_15) ( control_input_14 ) == ( 6'bxx1xxx ) |-> fsm_1 == hw_19 && err_2 == rst_11 ; endproperty \n property name; ( control_input_14 ) != 7'b1x1001x && ( control_input_14 ) != 4'b0111 && @(negedge clk_reset_15) ( control_input_14 ) != 6'bxx1xxx  |-> reg_6 == rst_8 && cfg_16 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "case ( control_register_7 ) \n   7'bx00xx1x : begin\n     err_6 <= hw_3\n     fsm_14 = cfg_6\n     clk_19 = rst_12;\n   end\n   6'h2 : begin\n     data_5 <= err_13\n     reg_1 <= fsm_7\n     hw_13 <= reg_16;\n   end\n   default : begin \n     tx_2 = sig_18\n     sig_19 = core_11\n     auth_5 = clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_15) ( control_register_7 ) == ( 7'bx00xx1x ) |-> err_6 == hw_3 && fsm_14 == cfg_6 && clk_19 == rst_12 ; endproperty \n property name; @(posedge fast_clk_15) ( control_register_7 ) == ( 6'h2 ) |-> data_5 == err_13 && reg_1 == fsm_7 && hw_13 == reg_16 ; endproperty \n property name; ( control_register_7 ) != 7'bx00xx1x && @(posedge fast_clk_15) ( control_register_7 ) != 6'h2  |-> tx_2 == sig_18 && sig_19 == core_11 && auth_5 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "case ( input_register_12 ) \n   7'bxx11x00 : begin\n     reg_17 = core_17\n     auth_3 = sig_6;\n   end\n   7'b0110xx0 : begin\n     rx_11 <= err_11\n     cfg_14 = tx_15;\n   end\n   6'b0x110x : begin\n     fsm_1 = clk_5\n     rx_19 = reg_7;\n   end\n   default : begin \n     rst_14 = data_11\n     data_16 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_7) ( input_register_12 ) == ( 7'bxx11x00 ) |-> reg_17 == core_17 && auth_3 == sig_6 ; endproperty \n property name; @(negedge clk_in_7) ( input_register_12 ) == ( 7'b0110xx0 ) |-> rx_11 == err_11 && cfg_14 == tx_15 ; endproperty \n property name; @(negedge clk_in_7) ( input_register_12 ) == ( 6'b0x110x ) |-> fsm_1 == clk_5 && rx_19 == reg_7 ; endproperty \n property name; ( input_register_12 ) != 7'bxx11x00 && ( input_register_12 ) != 7'b0110xx0 && @(negedge clk_in_7) ( input_register_12 ) != 6'b0x110x  |-> rst_14 == data_11 && data_16 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_7"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'h7e : begin\n     cfg_1 <= fsm_14\n     rx_1 = sig_13;\n   end\n   default : begin \n     tx_11 = chip_18\n     data_11 <= auth_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_18) ( interrupt_control_status_17 ) == ( 7'h7e ) |-> cfg_1 == fsm_14 && rx_1 == sig_13 ; endproperty \n property name; @(posedge mem_clock_18) ( interrupt_control_status_17 ) != 7'h7e  |-> tx_11 == chip_18 && data_11 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "case ( instruction_11 ) \n   5'b0x1xx : begin\n     hw_11 = rx_7\n     err_14 <= core_18\n     core_10 = fsm_2;\n   end\n   7'bxx0x1x0 : begin\n     fsm_6 <= rst_17\n     core_12 = auth_16\n     cfg_5 = data_7;\n   end\n   7'bx0x1xx1 : begin\n     reg_9 = auth_1\n     rx_8 = err_10\n     tx_7 <= auth_11;\n   end\n   default : begin \n     fsm_3 = err_17\n     cfg_20 = fsm_13\n     auth_14 <= reg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_1) ( instruction_11 ) == ( 5'b0x1xx ) |-> hw_11 == rx_7 && err_14 == core_18 && core_10 == fsm_2 ; endproperty \n property name; @(posedge clk_out_1) ( instruction_11 ) == ( 7'bxx0x1x0 ) |-> fsm_6 == rst_17 && core_12 == auth_16 && cfg_5 == data_7 ; endproperty \n property name; @(posedge clk_out_1) ( instruction_11 ) == ( 7'bx0x1xx1 ) |-> reg_9 == auth_1 && rx_8 == err_10 && tx_7 == auth_11 ; endproperty \n property name; ( instruction_11 ) != 5'b0x1xx && ( instruction_11 ) != 7'bxx0x1x0 && @(posedge clk_out_1) ( instruction_11 ) != 7'bx0x1xx1  |-> fsm_3 == err_17 && cfg_20 == fsm_13 && auth_14 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "case ( instruction_buffer_2 ) \n   3'bx10 : begin\n     core_6 <= rst_7\n     hw_16 <= reg_15\n     tx_7 <= rx_3;\n   end\n   default : begin \n     core_13 = auth_18\n     rst_3 = hw_11\n     core_19 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_11) ( instruction_buffer_2 ) == ( 3'bx10 ) |-> core_6 == rst_7 && hw_16 == reg_15 && tx_7 == rx_3 ; endproperty \n property name; @(posedge clk_signal_11) ( instruction_buffer_2 ) != 3'bx10  |-> core_13 == auth_18 && rst_3 == hw_11 && core_19 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   7'h3b : begin\n     rx_20 <= err_16\n     err_3 = fsm_3\n     fsm_4 = err_18;\n   end\n   7'bxxx000x : begin\n     sig_11 = core_20\n     clk_12 <= chip_6\n     rx_1 = rx_4;\n   end\n   default : begin \n     rx_14 = tx_8\n     cfg_12 <= rst_9\n     tx_13 <= rx_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_2) ( control_input_status_8 ) == ( 7'h3b ) |-> rx_20 == err_16 && err_3 == fsm_3 && fsm_4 == err_18 ; endproperty \n property name; @(negedge mem_clock_2) ( control_input_status_8 ) == ( 7'bxxx000x ) |-> sig_11 == core_20 && clk_12 == chip_6 && rx_1 == rx_4 ; endproperty \n property name; ( control_input_status_8 ) != 7'h3b && @(negedge mem_clock_2) ( control_input_status_8 ) != 7'bxxx000x  |-> rx_14 == tx_8 && cfg_12 == rst_9 && tx_13 == rx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_2"
    },
    {
        "Code": "case ( control_status_buffer_16 ) \n   7'b1x101x1 : begin\n     rx_6 = hw_19\n     tx_9 = tx_2;\n   end\n   7'bx1xx011 : begin\n     tx_5 <= tx_4\n     rst_19 <= chip_13;\n   end\n   default : begin \n     sig_14 <= fsm_10\n     fsm_13 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_4) ( control_status_buffer_16 ) == ( 7'b1x101x1 ) |-> rx_6 == hw_19 && tx_9 == tx_2 ; endproperty \n property name; @(negedge clock_ctrl_4) ( control_status_buffer_16 ) == ( 7'bx1xx011 ) |-> tx_5 == tx_4 && rst_19 == chip_13 ; endproperty \n property name; ( control_status_buffer_16 ) != 7'b1x101x1 && @(negedge clock_ctrl_4) ( control_status_buffer_16 ) != 7'bx1xx011  |-> sig_14 == fsm_10 && fsm_13 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "case ( interrupt_control_10 ) \n   5'h4 : begin\n     rx_2 <= fsm_1\n     reg_9 = sig_5;\n   end\n   7'h64 : begin\n     data_16 = cfg_9\n     rst_4 = err_5;\n   end\n   default : begin \n     core_3 <= err_13\n     tx_17 <= hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( interrupt_control_10 ) == ( 5'h4 ) |-> rx_2 == fsm_1 && reg_9 == sig_5 ; endproperty \n property name; @(negedge clk_enable_15) ( interrupt_control_10 ) == ( 7'h64 ) |-> data_16 == cfg_9 && rst_4 == err_5 ; endproperty \n property name; ( interrupt_control_10 ) != 5'h4 && @(negedge clk_enable_15) ( interrupt_control_10 ) != 7'h64  |-> core_3 == err_13 && tx_17 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   core_19 : begin\n     err_5 <= tx_18\n     cfg_12 <= err_4\n     chip_9 = tx_5;\n   end\n   7'bxx000x0 : begin\n     rx_13 <= clk_16\n     rst_11 <= data_4\n     chip_20 <= rst_9;\n   end\n   default : begin \n     cfg_2 = err_19\n     chip_8 = hw_2\n     tx_11 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_13) ( interrupt_control_19 ) == ( core_19 ) |-> err_5 == tx_18 && cfg_12 == err_4 && chip_9 == tx_5 ; endproperty \n property name; @(posedge bus_clock_13) ( interrupt_control_19 ) == ( 7'bxx000x0 ) |-> rx_13 == clk_16 && rst_11 == data_4 && chip_20 == rst_9 ; endproperty \n property name; ( interrupt_control_19 ) != core_19 && @(posedge bus_clock_13) ( interrupt_control_19 ) != 7'bxx000x0  |-> cfg_2 == err_19 && chip_8 == hw_2 && tx_11 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   7'b110x1x0 : begin\n     chip_2 <= clk_10\n     err_6 = cfg_2;\n   end\n   6'b1x0x00 : begin\n     rx_19 = data_1\n     auth_4 <= auth_9;\n   end\n   default : begin \n     auth_16 = sig_6\n     rst_4 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_15) ( ready_signal_5 ) == ( 7'b110x1x0 ) |-> chip_2 == clk_10 && err_6 == cfg_2 ; endproperty \n property name; @(posedge cpu_clock_15) ( ready_signal_5 ) == ( 6'b1x0x00 ) |-> rx_19 == data_1 && auth_4 == auth_9 ; endproperty \n property name; ( ready_signal_5 ) != 7'b110x1x0 && @(posedge cpu_clock_15) ( ready_signal_5 ) != 6'b1x0x00  |-> auth_16 == sig_6 && rst_4 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "case ( instruction_8 ) \n   7'h7x : begin\n     auth_18 <= clk_9\n     data_9 <= fsm_4;\n   end\n   6'h11 : begin\n     data_14 = data_8\n     sig_5 <= hw_6;\n   end\n   default : begin \n     clk_14 = rx_17\n     auth_2 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_18) ( instruction_8 ) == ( 7'h7x ) |-> auth_18 == clk_9 && data_9 == fsm_4 ; endproperty \n property name; @(posedge clock_ctrl_18) ( instruction_8 ) == ( 6'h11 ) |-> data_14 == data_8 && sig_5 == hw_6 ; endproperty \n property name; ( instruction_8 ) != 7'h7x && @(posedge clock_ctrl_18) ( instruction_8 ) != 6'h11  |-> clk_14 == rx_17 && auth_2 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "case ( input_status_register_7 ) \n   7'b01xx0x1 : begin\n     tx_10 <= reg_7\n     err_14 = rx_8;\n   end\n   default : begin \n     cfg_12 <= rst_1\n     chip_5 = sig_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_18) ( input_status_register_7 ) == ( 7'b01xx0x1 ) |-> tx_10 == reg_7 && err_14 == rx_8 ; endproperty \n property name; @(posedge bus_clock_18) ( input_status_register_7 ) != 7'b01xx0x1  |-> cfg_12 == rst_1 && chip_5 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "case ( start_address_9 ) \n   6'bx110xx : begin\n     fsm_19 <= hw_16\n     err_17 <= fsm_16\n     rst_6 <= rx_16;\n   end\n   4'b000x : begin\n     chip_20 = sig_14\n     rx_13 = auth_11\n     err_7 <= hw_15;\n   end\n   7'h5e : begin\n     fsm_10 <= chip_1\n     auth_13 <= hw_6\n     clk_2 <= hw_19;\n   end\n   default : begin \n     rx_19 <= err_16\n     rst_5 <= clk_1\n     hw_3 = cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_19) ( start_address_9 ) == ( 6'bx110xx ) |-> fsm_19 == hw_16 && err_17 == fsm_16 && rst_6 == rx_16 ; endproperty \n property name; @(negedge ref_clk_19) ( start_address_9 ) == ( 4'b000x ) |-> chip_20 == sig_14 && rx_13 == auth_11 && err_7 == hw_15 ; endproperty \n property name; @(negedge ref_clk_19) ( start_address_9 ) == ( 7'h5e ) |-> fsm_10 == chip_1 && auth_13 == hw_6 && clk_2 == hw_19 ; endproperty \n property name; ( start_address_9 ) != 6'bx110xx && ( start_address_9 ) != 4'b000x && @(negedge ref_clk_19) ( start_address_9 ) != 7'h5e  |-> rx_19 == err_16 && rst_5 == clk_1 && hw_3 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "case ( input_register_17 ) \n   4'b1x11 : begin\n     reg_20 <= auth_7\n     tx_16 <= rst_11;\n   end\n   5'b0x110 : begin\n     cfg_4 <= err_16\n     chip_5 = tx_5;\n   end\n   reg_10 : begin\n     fsm_5 = rx_18\n     data_7 = fsm_14;\n   end\n   default : begin \n     hw_10 <= reg_14\n     err_15 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_14) ( input_register_17 ) == ( 4'b1x11 ) |-> reg_20 == auth_7 && tx_16 == rst_11 ; endproperty \n property name; @(posedge pll_clk_14) ( input_register_17 ) == ( 5'b0x110 ) |-> cfg_4 == err_16 && chip_5 == tx_5 ; endproperty \n property name; @(posedge pll_clk_14) ( input_register_17 ) == ( reg_10 ) |-> fsm_5 == rx_18 && data_7 == fsm_14 ; endproperty \n property name; ( input_register_17 ) != 4'b1x11 && ( input_register_17 ) != 5'b0x110 && @(posedge pll_clk_14) ( input_register_17 ) != reg_10  |-> hw_10 == reg_14 && err_15 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "case ( ready_output_20 ) \n   5'b1x1x1 : begin\n     rx_16 <= sig_5\n     cfg_12 <= fsm_10;\n   end\n   default : begin \n     cfg_9 = hw_4\n     rst_11 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( ready_output_20 ) == ( 5'b1x1x1 ) |-> rx_16 == sig_5 && cfg_12 == fsm_10 ; endproperty \n property name; @(posedge clk_in_12) ( ready_output_20 ) != 5'b1x1x1  |-> cfg_9 == hw_4 && rst_11 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( input_status_9 ) \n   7'b111xxx1 : begin\n     auth_14 <= data_5\n     auth_1 <= reg_10;\n   end\n   default : begin \n     chip_20 = data_15\n     clk_10 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_18) ( input_status_9 ) == ( 7'b111xxx1 ) |-> auth_14 == data_5 && auth_1 == reg_10 ; endproperty \n property name; @(negedge fast_clk_18) ( input_status_9 ) != 7'b111xxx1  |-> chip_20 == data_15 && clk_10 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "case ( data_buffer_8 ) \n   7'b10100x1 : begin\n     clk_2 = cfg_11\n     err_13 = reg_17;\n   end\n   6'h7 : begin\n     auth_7 = hw_20\n     fsm_3 <= sig_12;\n   end\n   6'b10x10x : begin\n     cfg_16 <= rx_12\n     hw_9 <= sig_4;\n   end\n   default : begin \n     tx_7 = hw_7\n     sig_20 <= rst_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_18) ( data_buffer_8 ) == ( 7'b10100x1 ) |-> clk_2 == cfg_11 && err_13 == reg_17 ; endproperty \n property name; @(posedge clk_out_18) ( data_buffer_8 ) == ( 6'h7 ) |-> auth_7 == hw_20 && fsm_3 == sig_12 ; endproperty \n property name; @(posedge clk_out_18) ( data_buffer_8 ) == ( 6'b10x10x ) |-> cfg_16 == rx_12 && hw_9 == sig_4 ; endproperty \n property name; ( data_buffer_8 ) != 7'b10100x1 && ( data_buffer_8 ) != 6'h7 && @(posedge clk_out_18) ( data_buffer_8 ) != 6'b10x10x  |-> tx_7 == hw_7 && sig_20 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "case ( output_status_register_20 ) \n   6'hd : begin\n     data_8 <= tx_17\n     cfg_9 <= core_10;\n   end\n   7'b0xx1xxx : begin\n     auth_19 <= rx_14\n     core_20 = hw_11;\n   end\n   5'b11x11 : begin\n     fsm_19 = err_13\n     cfg_8 = chip_2;\n   end\n   default : begin \n     cfg_15 = sig_19\n     cfg_6 <= rst_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_15) ( output_status_register_20 ) == ( 6'hd ) |-> data_8 == tx_17 && cfg_9 == core_10 ; endproperty \n property name; @(negedge clock_source_15) ( output_status_register_20 ) == ( 7'b0xx1xxx ) |-> auth_19 == rx_14 && core_20 == hw_11 ; endproperty \n property name; @(negedge clock_source_15) ( output_status_register_20 ) == ( 5'b11x11 ) |-> fsm_19 == err_13 && cfg_8 == chip_2 ; endproperty \n property name; ( output_status_register_20 ) != 6'hd && ( output_status_register_20 ) != 7'b0xx1xxx && @(negedge clock_source_15) ( output_status_register_20 ) != 5'b11x11  |-> cfg_15 == sig_19 && cfg_6 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "case ( status_buffer_1 ) \n   7'h29 : begin\n     err_10 <= auth_1\n     rx_20 <= tx_16;\n   end\n   7'b0011x11 : begin\n     auth_10 = err_2\n     reg_2 <= core_5;\n   end\n   default : begin \n     sig_6 <= rst_6\n     fsm_7 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_10) ( status_buffer_1 ) == ( 7'h29 ) |-> err_10 == auth_1 && rx_20 == tx_16 ; endproperty \n property name; @(negedge clk_out_10) ( status_buffer_1 ) == ( 7'b0011x11 ) |-> auth_10 == err_2 && reg_2 == core_5 ; endproperty \n property name; ( status_buffer_1 ) != 7'h29 && @(negedge clk_out_10) ( status_buffer_1 ) != 7'b0011x11  |-> sig_6 == rst_6 && fsm_7 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "case ( status_flag_19 ) \n   6'b0110x1 : begin\n     reg_14 <= tx_17\n     reg_9 = core_9\n     rx_19 = cfg_10;\n   end\n   7'bxxx0xxx : begin\n     fsm_9 = fsm_1\n     hw_16 = chip_5\n     core_1 = data_10;\n   end\n   5'h4 : begin\n     fsm_6 <= rx_20\n     auth_8 = hw_6\n     data_7 <= core_7;\n   end\n   default : begin \n     cfg_15 = auth_5\n     hw_6 = err_15\n     rst_1 <= clk_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( status_flag_19 ) == ( 6'b0110x1 ) |-> reg_14 == tx_17 && reg_9 == core_9 && rx_19 == cfg_10 ; endproperty \n property name; @(posedge core_clock_13) ( status_flag_19 ) == ( 7'bxxx0xxx ) |-> fsm_9 == fsm_1 && hw_16 == chip_5 && core_1 == data_10 ; endproperty \n property name; @(posedge core_clock_13) ( status_flag_19 ) == ( 5'h4 ) |-> fsm_6 == rx_20 && auth_8 == hw_6 && data_7 == core_7 ; endproperty \n property name; ( status_flag_19 ) != 6'b0110x1 && ( status_flag_19 ) != 7'bxxx0xxx && @(posedge core_clock_13) ( status_flag_19 ) != 5'h4  |-> cfg_15 == auth_5 && hw_6 == err_15 && rst_1 == clk_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( flag_register_4 ) \n   6'b0x0xx1 : begin\n     sig_8 = data_15\n     hw_18 = hw_13\n     hw_16 <= tx_6;\n   end\n   err_8 : begin\n     clk_16 <= data_19\n     fsm_2 = tx_3\n     sig_13 <= fsm_9;\n   end\n   7'b1x01001 : begin\n     core_9 = rx_6\n     chip_20 = chip_19\n     hw_14 <= sig_18;\n   end\n   default : begin \n     core_17 = chip_6\n     rx_14 <= core_20\n     sig_16 <= err_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( flag_register_4 ) == ( 6'b0x0xx1 ) |-> sig_8 == data_15 && hw_18 == hw_13 && hw_16 == tx_6 ; endproperty \n property name; @(posedge clock_div_8) ( flag_register_4 ) == ( err_8 ) |-> clk_16 == data_19 && fsm_2 == tx_3 && sig_13 == fsm_9 ; endproperty \n property name; @(posedge clock_div_8) ( flag_register_4 ) == ( 7'b1x01001 ) |-> core_9 == rx_6 && chip_20 == chip_19 && hw_14 == sig_18 ; endproperty \n property name; ( flag_register_4 ) != 6'b0x0xx1 && ( flag_register_4 ) != err_8 && @(posedge clock_div_8) ( flag_register_4 ) != 7'b1x01001  |-> core_17 == chip_6 && rx_14 == core_20 && sig_16 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'b0x01001 : begin\n     clk_13 <= clk_4\n     clk_19 = core_8\n     reg_7 <= reg_20;\n   end\n   7'bxxxxxxx : begin\n     rx_11 = tx_20\n     tx_18 <= rx_16\n     hw_10 = err_3;\n   end\n   7'bx111111 : begin\n     sig_16 <= fsm_7\n     auth_15 = auth_20\n     core_17 <= chip_4;\n   end\n   default : begin \n     chip_8 <= rst_12\n     fsm_2 <= auth_13\n     rst_16 = data_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_7) ( input_buffer_status_3 ) == ( 7'b0x01001 ) |-> clk_13 == clk_4 && clk_19 == core_8 && reg_7 == reg_20 ; endproperty \n property name; @(posedge ref_clk_7) ( input_buffer_status_3 ) == ( 7'bxxxxxxx ) |-> rx_11 == tx_20 && tx_18 == rx_16 && hw_10 == err_3 ; endproperty \n property name; @(posedge ref_clk_7) ( input_buffer_status_3 ) == ( 7'bx111111 ) |-> sig_16 == fsm_7 && auth_15 == auth_20 && core_17 == chip_4 ; endproperty \n property name; ( input_buffer_status_3 ) != 7'b0x01001 && ( input_buffer_status_3 ) != 7'bxxxxxxx && @(posedge ref_clk_7) ( input_buffer_status_3 ) != 7'bx111111  |-> chip_8 == rst_12 && fsm_2 == auth_13 && rst_16 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_7"
    },
    {
        "Code": "case ( operation_code_7 ) \n   7'bx1xx00x : begin\n     cfg_5 = reg_17\n     rst_14 <= cfg_3;\n   end\n   7'b1xx011x : begin\n     err_2 <= cfg_15\n     core_18 = rx_5;\n   end\n   7'b1x0x1xx : begin\n     rx_9 <= rx_4\n     clk_4 = err_9;\n   end\n   default : begin \n     reg_3 = fsm_17\n     cfg_7 = reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( operation_code_7 ) == ( 7'bx1xx00x ) |-> cfg_5 == reg_17 && rst_14 == cfg_3 ; endproperty \n property name; @(posedge clock_div_18) ( operation_code_7 ) == ( 7'b1xx011x ) |-> err_2 == cfg_15 && core_18 == rx_5 ; endproperty \n property name; @(posedge clock_div_18) ( operation_code_7 ) == ( 7'b1x0x1xx ) |-> rx_9 == rx_4 && clk_4 == err_9 ; endproperty \n property name; ( operation_code_7 ) != 7'bx1xx00x && ( operation_code_7 ) != 7'b1xx011x && @(posedge clock_div_18) ( operation_code_7 ) != 7'b1x0x1xx  |-> reg_3 == fsm_17 && cfg_7 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( control_input_6 ) \n   7'bxx1x0x1 : begin\n     cfg_9 = cfg_20\n     data_1 <= data_19\n     chip_20 = chip_5;\n   end\n   default : begin \n     hw_9 <= data_7\n     cfg_2 <= sig_15\n     rx_4 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_7) ( control_input_6 ) == ( 7'bxx1x0x1 ) |-> cfg_9 == cfg_20 && data_1 == data_19 && chip_20 == chip_5 ; endproperty \n property name; @(negedge clk_in_7) ( control_input_6 ) != 7'bxx1x0x1  |-> hw_9 == data_7 && cfg_2 == sig_15 && rx_4 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_7"
    },
    {
        "Code": "case ( enable_7 ) \n   7'bx00xx1x : begin\n     auth_1 = reg_13\n     core_12 <= clk_5;\n   end\n   7'b10xx0x0 : begin\n     tx_17 = tx_14\n     rx_1 <= clk_19;\n   end\n   default : begin \n     fsm_9 <= reg_17\n     tx_11 <= reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( enable_7 ) == ( 7'bx00xx1x ) |-> auth_1 == reg_13 && core_12 == clk_5 ; endproperty \n property name; @(posedge sys_clk_7) ( enable_7 ) == ( 7'b10xx0x0 ) |-> tx_17 == tx_14 && rx_1 == clk_19 ; endproperty \n property name; ( enable_7 ) != 7'bx00xx1x && @(posedge sys_clk_7) ( enable_7 ) != 7'b10xx0x0  |-> fsm_9 == reg_17 && tx_11 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( mode_register_15 ) \n   7'b10x10xx : begin\n     err_16 <= rx_8\n     rst_13 <= tx_7;\n   end\n   7'bx0x1xxx : begin\n     fsm_3 <= hw_17\n     hw_15 = auth_4;\n   end\n   default : begin \n     sig_18 <= sig_11\n     core_16 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( mode_register_15 ) == ( 7'b10x10xx ) |-> err_16 == rx_8 && rst_13 == tx_7 ; endproperty \n property name; @(posedge core_clock_16) ( mode_register_15 ) == ( 7'bx0x1xxx ) |-> fsm_3 == hw_17 && hw_15 == auth_4 ; endproperty \n property name; ( mode_register_15 ) != 7'b10x10xx && @(posedge core_clock_16) ( mode_register_15 ) != 7'bx0x1xxx  |-> sig_18 == sig_11 && core_16 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( control_output_10 ) \n   7'bxx1xx10 : begin\n     rst_9 <= hw_8\n     tx_19 = data_12\n     fsm_1 <= cfg_13;\n   end\n   5'h12 : begin\n     data_9 = err_6\n     clk_16 <= rx_12\n     auth_5 <= auth_19;\n   end\n   default : begin \n     hw_14 = rx_3\n     sig_5 <= hw_18\n     auth_8 <= clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_11) ( control_output_10 ) == ( 7'bxx1xx10 ) |-> rst_9 == hw_8 && tx_19 == data_12 && fsm_1 == cfg_13 ; endproperty \n property name; @(negedge clk_enable_11) ( control_output_10 ) == ( 5'h12 ) |-> data_9 == err_6 && clk_16 == rx_12 && auth_5 == auth_19 ; endproperty \n property name; ( control_output_10 ) != 7'bxx1xx10 && @(negedge clk_enable_11) ( control_output_10 ) != 5'h12  |-> hw_14 == rx_3 && sig_5 == hw_18 && auth_8 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "case ( valid_input_9 ) \n   6'h1e : begin\n     hw_5 <= core_4\n     fsm_20 = rx_9\n     sig_11 <= clk_14;\n   end\n   6'bxx0x0x : begin\n     clk_9 = fsm_11\n     rx_5 <= chip_1\n     err_9 <= rx_3;\n   end\n   core_14 : begin\n     rx_17 <= clk_16\n     chip_2 <= hw_15\n     reg_4 = hw_8;\n   end\n   default : begin \n     hw_3 = chip_2\n     core_18 = sig_2\n     sig_16 <= fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_14) ( valid_input_9 ) == ( 6'h1e ) |-> hw_5 == core_4 && fsm_20 == rx_9 && sig_11 == clk_14 ; endproperty \n property name; @(posedge clk_enable_14) ( valid_input_9 ) == ( 6'bxx0x0x ) |-> clk_9 == fsm_11 && rx_5 == chip_1 && err_9 == rx_3 ; endproperty \n property name; @(posedge clk_enable_14) ( valid_input_9 ) == ( core_14 ) |-> rx_17 == clk_16 && chip_2 == hw_15 && reg_4 == hw_8 ; endproperty \n property name; ( valid_input_9 ) != 6'h1e && ( valid_input_9 ) != 6'bxx0x0x && @(posedge clk_enable_14) ( valid_input_9 ) != core_14  |-> hw_3 == chip_2 && core_18 == sig_2 && sig_16 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "case ( error_status_17 ) \n   7'b000xxx1 : begin\n     auth_18 = tx_14\n     core_3 = auth_10;\n   end\n   5'b101x0 : begin\n     rst_4 <= core_18\n     clk_14 = tx_4;\n   end\n   6'b011x01 : begin\n     hw_11 = fsm_19\n     err_14 = fsm_16;\n   end\n   default : begin \n     cfg_5 = data_20\n     core_12 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_16) ( error_status_17 ) == ( 7'b000xxx1 ) |-> auth_18 == tx_14 && core_3 == auth_10 ; endproperty \n property name; @(posedge clock_div_16) ( error_status_17 ) == ( 5'b101x0 ) |-> rst_4 == core_18 && clk_14 == tx_4 ; endproperty \n property name; @(posedge clock_div_16) ( error_status_17 ) == ( 6'b011x01 ) |-> hw_11 == fsm_19 && err_14 == fsm_16 ; endproperty \n property name; ( error_status_17 ) != 7'b000xxx1 && ( error_status_17 ) != 5'b101x0 && @(posedge clock_div_16) ( error_status_17 ) != 6'b011x01  |-> cfg_5 == data_20 && core_12 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   7'h5 : begin\n     core_3 = auth_5\n     tx_4 <= fsm_1\n     chip_9 <= hw_1;\n   end\n   default : begin \n     cfg_16 <= cfg_18\n     auth_9 = chip_10\n     hw_4 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_8) ( data_buffer_status_2 ) == ( 7'h5 ) |-> core_3 == auth_5 && tx_4 == fsm_1 && chip_9 == hw_1 ; endproperty \n property name; @(posedge async_clk_8) ( data_buffer_status_2 ) != 7'h5  |-> cfg_16 == cfg_18 && auth_9 == chip_10 && hw_4 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "case ( output_control_4 ) \n   7'b000x0x0 : begin\n     err_16 <= rst_7\n     clk_17 <= core_5;\n   end\n   6'b001101 : begin\n     tx_4 = clk_11\n     chip_18 <= fsm_6;\n   end\n   7'b1001x01 : begin\n     data_1 = reg_16\n     tx_2 = tx_16;\n   end\n   default : begin \n     sig_8 = data_16\n     err_4 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_12) ( output_control_4 ) == ( 7'b000x0x0 ) |-> err_16 == rst_7 && clk_17 == core_5 ; endproperty \n property name; @(negedge core_clock_12) ( output_control_4 ) == ( 6'b001101 ) |-> tx_4 == clk_11 && chip_18 == fsm_6 ; endproperty \n property name; @(negedge core_clock_12) ( output_control_4 ) == ( 7'b1001x01 ) |-> data_1 == reg_16 && tx_2 == tx_16 ; endproperty \n property name; ( output_control_4 ) != 7'b000x0x0 && ( output_control_4 ) != 6'b001101 && @(negedge core_clock_12) ( output_control_4 ) != 7'b1001x01  |-> sig_8 == data_16 && err_4 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_12"
    },
    {
        "Code": "case ( interrupt_request_10 ) \n   reg_10 : begin\n     clk_10 <= sig_17\n     err_3 = fsm_1;\n   end\n   7'h0 : begin\n     reg_7 <= rst_1\n     err_4 <= reg_1;\n   end\n   default : begin \n     chip_1 = chip_3\n     cfg_12 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_9) ( interrupt_request_10 ) == ( reg_10 ) |-> clk_10 == sig_17 && err_3 == fsm_1 ; endproperty \n property name; @(negedge clock_ctrl_9) ( interrupt_request_10 ) == ( 7'h0 ) |-> reg_7 == rst_1 && err_4 == reg_1 ; endproperty \n property name; ( interrupt_request_10 ) != reg_10 && @(negedge clock_ctrl_9) ( interrupt_request_10 ) != 7'h0  |-> chip_1 == chip_3 && cfg_12 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "case ( data_control_9 ) \n   6'b1x1xxx : begin\n     rst_11 <= err_17\n     chip_1 = fsm_14;\n   end\n   default : begin \n     rst_9 = fsm_9\n     fsm_17 <= reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_5) ( data_control_9 ) == ( 6'b1x1xxx ) |-> rst_11 == err_17 && chip_1 == fsm_14 ; endproperty \n property name; @(negedge mem_clock_5) ( data_control_9 ) != 6'b1x1xxx  |-> rst_9 == fsm_9 && fsm_17 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "case ( start_bit_12 ) \n   5'b0x110 : begin\n     core_7 = rst_20\n     cfg_4 <= rx_13;\n   end\n   6'b100x0x : begin\n     clk_9 <= hw_16\n     data_20 = data_16;\n   end\n   6'bx1x00x : begin\n     hw_9 <= err_4\n     core_16 <= sig_4;\n   end\n   default : begin \n     hw_16 <= cfg_16\n     rst_18 = reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( start_bit_12 ) == ( 5'b0x110 ) |-> core_7 == rst_20 && cfg_4 == rx_13 ; endproperty \n property name; @(posedge clk_reset_20) ( start_bit_12 ) == ( 6'b100x0x ) |-> clk_9 == hw_16 && data_20 == data_16 ; endproperty \n property name; @(posedge clk_reset_20) ( start_bit_12 ) == ( 6'bx1x00x ) |-> hw_9 == err_4 && core_16 == sig_4 ; endproperty \n property name; ( start_bit_12 ) != 5'b0x110 && ( start_bit_12 ) != 6'b100x0x && @(posedge clk_reset_20) ( start_bit_12 ) != 6'bx1x00x  |-> hw_16 == cfg_16 && rst_18 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( interrupt_control_15 ) \n   7'bx10x0xx : begin\n     err_6 = cfg_9\n     fsm_3 <= cfg_14\n     data_16 <= cfg_15;\n   end\n   7'b0010100 : begin\n     rst_2 <= sig_2\n     chip_18 = data_2\n     rx_5 <= reg_7;\n   end\n   default : begin \n     rx_10 <= auth_5\n     cfg_18 = auth_13\n     reg_7 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( interrupt_control_15 ) == ( 7'bx10x0xx ) |-> err_6 == cfg_9 && fsm_3 == cfg_14 && data_16 == cfg_15 ; endproperty \n property name; @(posedge clk_gen_12) ( interrupt_control_15 ) == ( 7'b0010100 ) |-> rst_2 == sig_2 && chip_18 == data_2 && rx_5 == reg_7 ; endproperty \n property name; ( interrupt_control_15 ) != 7'bx10x0xx && @(posedge clk_gen_12) ( interrupt_control_15 ) != 7'b0010100  |-> rx_10 == auth_5 && cfg_18 == auth_13 && reg_7 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( control_output_5 ) \n   6'b1x1001 : begin\n     tx_16 = cfg_3\n     cfg_9 <= rst_14\n     chip_19 <= clk_12;\n   end\n   default : begin \n     reg_7 = fsm_15\n     core_8 <= fsm_9\n     reg_2 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( control_output_5 ) == ( 6'b1x1001 ) |-> tx_16 == cfg_3 && cfg_9 == rst_14 && chip_19 == clk_12 ; endproperty \n property name; @(negedge clock_ctrl_19) ( control_output_5 ) != 6'b1x1001  |-> reg_7 == fsm_15 && core_8 == fsm_9 && reg_2 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( data_control_19 ) \n   core_7 : begin\n     chip_16 = sig_16\n     rx_19 = fsm_7\n     chip_15 = fsm_15;\n   end\n   default : begin \n     core_15 = reg_17\n     reg_5 = core_16\n     chip_19 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( data_control_19 ) == ( core_7 ) |-> chip_16 == sig_16 && rx_19 == fsm_7 && chip_15 == fsm_15 ; endproperty \n property name; @(posedge core_clock_19) ( data_control_19 ) != core_7  |-> core_15 == reg_17 && reg_5 == core_16 && chip_19 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( output_register_status_18 ) \n   6'bx1011x : begin\n     clk_16 <= fsm_18\n     tx_10 = cfg_17;\n   end\n   default : begin \n     fsm_2 = chip_4\n     auth_3 = rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_18) ( output_register_status_18 ) == ( 6'bx1011x ) |-> clk_16 == fsm_18 && tx_10 == cfg_17 ; endproperty \n property name; @(negedge clk_osc_18) ( output_register_status_18 ) != 6'bx1011x  |-> fsm_2 == chip_4 && auth_3 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   7'b11000xx : begin\n     rst_2 = data_6\n     err_4 <= sig_13\n     err_6 = rst_12;\n   end\n   default : begin \n     cfg_15 <= sig_5\n     tx_15 = fsm_8\n     rst_11 = clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_10) ( data_control_status_11 ) == ( 7'b11000xx ) |-> rst_2 == data_6 && err_4 == sig_13 && err_6 == rst_12 ; endproperty \n property name; @(posedge core_clock_10) ( data_control_status_11 ) != 7'b11000xx  |-> cfg_15 == sig_5 && tx_15 == fsm_8 && rst_11 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_10"
    },
    {
        "Code": "case ( control_valid_20 ) \n   6'b1011xx : begin\n     auth_14 = core_7\n     sig_19 = sig_7;\n   end\n   5'bx0x0x : begin\n     auth_5 <= rst_15\n     auth_9 <= tx_13;\n   end\n   3'b00x : begin\n     core_12 <= sig_11\n     reg_11 = cfg_17;\n   end\n   default : begin \n     rst_10 = err_3\n     sig_4 <= tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_3) ( control_valid_20 ) == ( 6'b1011xx ) |-> auth_14 == core_7 && sig_19 == sig_7 ; endproperty \n property name; @(negedge clk_reset_3) ( control_valid_20 ) == ( 5'bx0x0x ) |-> auth_5 == rst_15 && auth_9 == tx_13 ; endproperty \n property name; @(negedge clk_reset_3) ( control_valid_20 ) == ( 3'b00x ) |-> core_12 == sig_11 && reg_11 == cfg_17 ; endproperty \n property name; ( control_valid_20 ) != 6'b1011xx && ( control_valid_20 ) != 5'bx0x0x && @(negedge clk_reset_3) ( control_valid_20 ) != 3'b00x  |-> rst_10 == err_3 && sig_4 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   rx_13 : begin\n     auth_15 <= clk_14\n     fsm_5 = core_12\n     chip_17 = chip_3;\n   end\n   7'h1f : begin\n     hw_16 <= clk_18\n     cfg_13 <= clk_16\n     data_1 = err_5;\n   end\n   default : begin \n     auth_1 <= sig_17\n     rst_15 <= auth_10\n     chip_10 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( ready_signal_5 ) == ( rx_13 ) |-> auth_15 == clk_14 && fsm_5 == core_12 && chip_17 == chip_3 ; endproperty \n property name; @(posedge bus_clock_8) ( ready_signal_5 ) == ( 7'h1f ) |-> hw_16 == clk_18 && cfg_13 == clk_16 && data_1 == err_5 ; endproperty \n property name; ( ready_signal_5 ) != rx_13 && @(posedge bus_clock_8) ( ready_signal_5 ) != 7'h1f  |-> auth_1 == sig_17 && rst_15 == auth_10 && chip_10 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( control_word_1 ) \n   5'b0x1xx : begin\n     rst_19 = reg_5\n     cfg_14 = sig_15;\n   end\n   6'b011100 : begin\n     core_14 <= fsm_5\n     cfg_15 <= clk_12;\n   end\n   clk_18 : begin\n     rx_4 <= rst_12\n     auth_16 = core_13;\n   end\n   default : begin \n     clk_11 = rst_2\n     auth_15 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_13) ( control_word_1 ) == ( 5'b0x1xx ) |-> rst_19 == reg_5 && cfg_14 == sig_15 ; endproperty \n property name; @(posedge clock_source_13) ( control_word_1 ) == ( 6'b011100 ) |-> core_14 == fsm_5 && cfg_15 == clk_12 ; endproperty \n property name; @(posedge clock_source_13) ( control_word_1 ) == ( clk_18 ) |-> rx_4 == rst_12 && auth_16 == core_13 ; endproperty \n property name; ( control_word_1 ) != 5'b0x1xx && ( control_word_1 ) != 6'b011100 && @(posedge clock_source_13) ( control_word_1 ) != clk_18  |-> clk_11 == rst_2 && auth_15 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "case ( status_output_buffer_17 ) \n   6'b001x10 : begin\n     clk_2 = clk_14\n     reg_14 <= reg_15\n     sig_3 = auth_16;\n   end\n   default : begin \n     tx_15 <= cfg_16\n     core_6 = chip_19\n     clk_11 <= cfg_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_4) ( status_output_buffer_17 ) == ( 6'b001x10 ) |-> clk_2 == clk_14 && reg_14 == reg_15 && sig_3 == auth_16 ; endproperty \n property name; @(posedge ref_clk_4) ( status_output_buffer_17 ) != 6'b001x10  |-> tx_15 == cfg_16 && core_6 == chip_19 && clk_11 == cfg_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "case ( address_17 ) \n   6'b00xxx0 : begin\n     hw_6 <= fsm_4\n     err_1 <= chip_15;\n   end\n   7'b0110x00 : begin\n     chip_4 = clk_5\n     rst_3 = auth_17;\n   end\n   6'bx01x11 : begin\n     reg_15 <= cfg_15\n     fsm_8 = fsm_7;\n   end\n   default : begin \n     cfg_1 <= auth_12\n     sig_6 = core_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_10) ( address_17 ) == ( 6'b00xxx0 ) |-> hw_6 == fsm_4 && err_1 == chip_15 ; endproperty \n property name; @(posedge clock_ctrl_10) ( address_17 ) == ( 7'b0110x00 ) |-> chip_4 == clk_5 && rst_3 == auth_17 ; endproperty \n property name; @(posedge clock_ctrl_10) ( address_17 ) == ( 6'bx01x11 ) |-> reg_15 == cfg_15 && fsm_8 == fsm_7 ; endproperty \n property name; ( address_17 ) != 6'b00xxx0 && ( address_17 ) != 7'b0110x00 && @(posedge clock_ctrl_10) ( address_17 ) != 6'bx01x11  |-> cfg_1 == auth_12 && sig_6 == core_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "case ( status_buffer_6 ) \n   7'b0010000 : begin\n     err_4 = tx_7\n     err_9 <= fsm_17;\n   end\n   default : begin \n     cfg_8 = rx_4\n     fsm_11 = err_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_17) ( status_buffer_6 ) == ( 7'b0010000 ) |-> err_4 == tx_7 && err_9 == fsm_17 ; endproperty \n property name; @(negedge clk_enable_17) ( status_buffer_6 ) != 7'b0010000  |-> cfg_8 == rx_4 && fsm_11 == err_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "case ( mode_register_6 ) \n   7'b101011x : begin\n     auth_18 <= rst_17\n     err_13 = fsm_11\n     tx_18 = clk_3;\n   end\n   7'bx0xx11x : begin\n     reg_12 <= clk_4\n     data_8 <= clk_8\n     rx_14 <= reg_10;\n   end\n   default : begin \n     sig_17 <= err_1\n     chip_17 <= fsm_19\n     rx_4 <= cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_20) ( mode_register_6 ) == ( 7'b101011x ) |-> auth_18 == rst_17 && err_13 == fsm_11 && tx_18 == clk_3 ; endproperty \n property name; @(negedge cpu_clock_20) ( mode_register_6 ) == ( 7'bx0xx11x ) |-> reg_12 == clk_4 && data_8 == clk_8 && rx_14 == reg_10 ; endproperty \n property name; ( mode_register_6 ) != 7'b101011x && @(negedge cpu_clock_20) ( mode_register_6 ) != 7'bx0xx11x  |-> sig_17 == err_1 && chip_17 == fsm_19 && rx_4 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_20"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   6'h2c : begin\n     rx_11 = rx_15\n     hw_5 = clk_18\n     clk_5 = hw_20;\n   end\n   default : begin \n     sig_15 = tx_18\n     rx_14 = data_19\n     rst_10 <= rst_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_13) ( transfer_complete_3 ) == ( 6'h2c ) |-> rx_11 == rx_15 && hw_5 == clk_18 && clk_5 == hw_20 ; endproperty \n property name; @(posedge pll_clk_13) ( transfer_complete_3 ) != 6'h2c  |-> sig_15 == tx_18 && rx_14 == data_19 && rst_10 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_13"
    },
    {
        "Code": "case ( data_out_8 ) \n   6'hx : begin\n     data_1 = hw_6\n     reg_19 <= fsm_4;\n   end\n   6'b100101 : begin\n     sig_12 = cfg_9\n     chip_19 = auth_2;\n   end\n   default : begin \n     rx_7 = data_3\n     reg_16 <= reg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( data_out_8 ) == ( 6'hx ) |-> data_1 == hw_6 && reg_19 == fsm_4 ; endproperty \n property name; @(negedge ref_clk_18) ( data_out_8 ) == ( 6'b100101 ) |-> sig_12 == cfg_9 && chip_19 == auth_2 ; endproperty \n property name; ( data_out_8 ) != 6'hx && @(negedge ref_clk_18) ( data_out_8 ) != 6'b100101  |-> rx_7 == data_3 && reg_16 == reg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( flag_control_status_18 ) \n   6'h2 : begin\n     rst_15 = chip_7\n     clk_8 = data_3\n     rx_17 <= fsm_20;\n   end\n   default : begin \n     auth_11 = chip_6\n     core_20 = err_6\n     rx_9 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_10) ( flag_control_status_18 ) == ( 6'h2 ) |-> rst_15 == chip_7 && clk_8 == data_3 && rx_17 == fsm_20 ; endproperty \n property name; @(negedge clk_gen_10) ( flag_control_status_18 ) != 6'h2  |-> auth_11 == chip_6 && core_20 == err_6 && rx_9 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "case ( start_bit_12 ) \n   6'h20 : begin\n     hw_8 <= auth_6\n     rst_17 <= hw_15\n     data_7 = err_9;\n   end\n   6'bx1111x : begin\n     rst_10 = chip_14\n     core_10 = reg_3\n     cfg_15 <= auth_14;\n   end\n   default : begin \n     sig_8 <= core_9\n     rst_18 <= core_19\n     auth_3 <= rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_16) ( start_bit_12 ) == ( 6'h20 ) |-> hw_8 == auth_6 && rst_17 == hw_15 && data_7 == err_9 ; endproperty \n property name; @(posedge mem_clock_16) ( start_bit_12 ) == ( 6'bx1111x ) |-> rst_10 == chip_14 && core_10 == reg_3 && cfg_15 == auth_14 ; endproperty \n property name; ( start_bit_12 ) != 6'h20 && @(posedge mem_clock_16) ( start_bit_12 ) != 6'bx1111x  |-> sig_8 == core_9 && rst_18 == core_19 && auth_3 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "case ( interrupt_enable_18 ) \n   7'b10x0110 : begin\n     core_1 = core_18\n     reg_15 <= data_5;\n   end\n   6'b1100xx : begin\n     tx_11 <= chip_1\n     reg_8 <= reg_10;\n   end\n   6'b1x0001 : begin\n     cfg_17 = rst_13\n     reg_20 <= sig_14;\n   end\n   default : begin \n     chip_7 <= clk_4\n     cfg_7 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( interrupt_enable_18 ) == ( 7'b10x0110 ) |-> core_1 == core_18 && reg_15 == data_5 ; endproperty \n property name; @(negedge clk_enable_19) ( interrupt_enable_18 ) == ( 6'b1100xx ) |-> tx_11 == chip_1 && reg_8 == reg_10 ; endproperty \n property name; @(negedge clk_enable_19) ( interrupt_enable_18 ) == ( 6'b1x0001 ) |-> cfg_17 == rst_13 && reg_20 == sig_14 ; endproperty \n property name; ( interrupt_enable_18 ) != 7'b10x0110 && ( interrupt_enable_18 ) != 6'b1100xx && @(negedge clk_enable_19) ( interrupt_enable_18 ) != 6'b1x0001  |-> chip_7 == clk_4 && cfg_7 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( valid_input_15 ) \n   6'bxx0100 : begin\n     core_20 = auth_6\n     err_17 = sig_19;\n   end\n   default : begin \n     core_16 <= data_13\n     rst_7 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_5) ( valid_input_15 ) == ( 6'bxx0100 ) |-> core_20 == auth_6 && err_17 == sig_19 ; endproperty \n property name; @(negedge clock_source_5) ( valid_input_15 ) != 6'bxx0100  |-> core_16 == data_13 && rst_7 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "case ( data_register_status_2 ) \n   7'b0101xxx : begin\n     hw_6 <= data_6\n     clk_5 <= clk_15;\n   end\n   7'b1110000 : begin\n     cfg_15 <= rst_19\n     sig_7 = cfg_17;\n   end\n   default : begin \n     sig_2 = data_9\n     data_10 <= core_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_6) ( data_register_status_2 ) == ( 7'b0101xxx ) |-> hw_6 == data_6 && clk_5 == clk_15 ; endproperty \n property name; @(posedge clk_gen_6) ( data_register_status_2 ) == ( 7'b1110000 ) |-> cfg_15 == rst_19 && sig_7 == cfg_17 ; endproperty \n property name; ( data_register_status_2 ) != 7'b0101xxx && @(posedge clk_gen_6) ( data_register_status_2 ) != 7'b1110000  |-> sig_2 == data_9 && data_10 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   6'b010110 : begin\n     clk_14 <= chip_7\n     sig_12 <= clk_4\n     rx_18 <= auth_16;\n   end\n   default : begin \n     err_3 = tx_20\n     auth_18 <= clk_5\n     rst_19 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_19) ( output_buffer_status_2 ) == ( 6'b010110 ) |-> clk_14 == chip_7 && sig_12 == clk_4 && rx_18 == auth_16 ; endproperty \n property name; @(negedge pll_clk_19) ( output_buffer_status_2 ) != 6'b010110  |-> err_3 == tx_20 && auth_18 == clk_5 && rst_19 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "case ( result_register_18 ) \n   7'b1111110 : begin\n     hw_10 = reg_18\n     chip_12 = rst_1\n     chip_19 = tx_15;\n   end\n   6'bx0x110 : begin\n     err_6 <= data_6\n     clk_18 = auth_7\n     reg_20 = chip_10;\n   end\n   default : begin \n     tx_19 = clk_6\n     err_11 = clk_4\n     hw_13 = fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( result_register_18 ) == ( 7'b1111110 ) |-> hw_10 == reg_18 && chip_12 == rst_1 && chip_19 == tx_15 ; endproperty \n property name; @(negedge clk_signal_20) ( result_register_18 ) == ( 6'bx0x110 ) |-> err_6 == data_6 && clk_18 == auth_7 && reg_20 == chip_10 ; endproperty \n property name; ( result_register_18 ) != 7'b1111110 && @(negedge clk_signal_20) ( result_register_18 ) != 6'bx0x110  |-> tx_19 == clk_6 && err_11 == clk_4 && hw_13 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( data_status_6 ) \n   5'b0010x : begin\n     clk_14 <= sig_4\n     reg_12 <= chip_7\n     cfg_10 = fsm_16;\n   end\n   default : begin \n     clk_1 = data_18\n     err_8 <= chip_18\n     clk_8 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_19) ( data_status_6 ) == ( 5'b0010x ) |-> clk_14 == sig_4 && reg_12 == chip_7 && cfg_10 == fsm_16 ; endproperty \n property name; @(posedge clk_enable_19) ( data_status_6 ) != 5'b0010x  |-> clk_1 == data_18 && err_8 == chip_18 && clk_8 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "case ( input_ready_9 ) \n   7'h30 : begin\n     sig_7 = clk_12\n     rst_20 <= core_13;\n   end\n   default : begin \n     fsm_13 <= clk_16\n     hw_3 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( input_ready_9 ) == ( 7'h30 ) |-> sig_7 == clk_12 && rst_20 == core_13 ; endproperty \n property name; @(negedge cpu_clock_1) ( input_ready_9 ) != 7'h30  |-> fsm_13 == clk_16 && hw_3 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( error_flag_2 ) \n   core_16 : begin\n     hw_17 <= sig_3\n     auth_18 <= err_15;\n   end\n   7'b0xxxx0x : begin\n     auth_2 = cfg_14\n     chip_2 <= clk_4;\n   end\n   default : begin \n     data_11 <= rst_17\n     fsm_9 <= data_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_17) ( error_flag_2 ) == ( core_16 ) |-> hw_17 == sig_3 && auth_18 == err_15 ; endproperty \n property name; @(posedge async_clk_17) ( error_flag_2 ) == ( 7'b0xxxx0x ) |-> auth_2 == cfg_14 && chip_2 == clk_4 ; endproperty \n property name; ( error_flag_2 ) != core_16 && @(posedge async_clk_17) ( error_flag_2 ) != 7'b0xxxx0x  |-> data_11 == rst_17 && fsm_9 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "case ( status_flag_13 ) \n   6'b0x1100 : begin\n     data_17 = clk_12\n     core_20 <= chip_14\n     data_16 <= clk_20;\n   end\n   7'h47 : begin\n     auth_17 = rx_9\n     cfg_5 = clk_19\n     sig_11 = fsm_6;\n   end\n   7'bxxxx010 : begin\n     hw_10 = chip_6\n     auth_14 = err_18\n     chip_7 = hw_8;\n   end\n   default : begin \n     chip_3 = sig_20\n     fsm_11 = err_15\n     reg_3 <= core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_8) ( status_flag_13 ) == ( 6'b0x1100 ) |-> data_17 == clk_12 && core_20 == chip_14 && data_16 == clk_20 ; endproperty \n property name; @(posedge clk_reset_8) ( status_flag_13 ) == ( 7'h47 ) |-> auth_17 == rx_9 && cfg_5 == clk_19 && sig_11 == fsm_6 ; endproperty \n property name; @(posedge clk_reset_8) ( status_flag_13 ) == ( 7'bxxxx010 ) |-> hw_10 == chip_6 && auth_14 == err_18 && chip_7 == hw_8 ; endproperty \n property name; ( status_flag_13 ) != 6'b0x1100 && ( status_flag_13 ) != 7'h47 && @(posedge clk_reset_8) ( status_flag_13 ) != 7'bxxxx010  |-> chip_3 == sig_20 && fsm_11 == err_15 && reg_3 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "case ( control_input_16 ) \n   6'b01100x : begin\n     chip_5 = core_2\n     data_12 <= err_19\n     clk_3 = rx_4;\n   end\n   3'bx1x : begin\n     chip_11 <= hw_7\n     rx_7 <= chip_17\n     tx_9 <= hw_6;\n   end\n   7'bxx00x1x : begin\n     core_15 = fsm_7\n     rst_19 = rst_1\n     chip_18 = reg_2;\n   end\n   default : begin \n     tx_4 = auth_1\n     err_10 <= sig_5\n     sig_4 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_20) ( control_input_16 ) == ( 6'b01100x ) |-> chip_5 == core_2 && data_12 == err_19 && clk_3 == rx_4 ; endproperty \n property name; @(posedge cpu_clock_20) ( control_input_16 ) == ( 3'bx1x ) |-> chip_11 == hw_7 && rx_7 == chip_17 && tx_9 == hw_6 ; endproperty \n property name; @(posedge cpu_clock_20) ( control_input_16 ) == ( 7'bxx00x1x ) |-> core_15 == fsm_7 && rst_19 == rst_1 && chip_18 == reg_2 ; endproperty \n property name; ( control_input_16 ) != 6'b01100x && ( control_input_16 ) != 3'bx1x && @(posedge cpu_clock_20) ( control_input_16 ) != 7'bxx00x1x  |-> tx_4 == auth_1 && err_10 == sig_5 && sig_4 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "case ( input_status_8 ) \n   7'b11011xx : begin\n     hw_1 = hw_20\n     reg_11 = tx_12;\n   end\n   default : begin \n     data_11 <= data_11\n     data_8 <= fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( input_status_8 ) == ( 7'b11011xx ) |-> hw_1 == hw_20 && reg_11 == tx_12 ; endproperty \n property name; @(posedge fast_clk_12) ( input_status_8 ) != 7'b11011xx  |-> data_11 == data_11 && data_8 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( control_input_status_18 ) \n   7'bxxx0101 : begin\n     sig_16 <= err_2\n     reg_9 = fsm_8;\n   end\n   default : begin \n     reg_17 = err_20\n     fsm_14 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_5) ( control_input_status_18 ) == ( 7'bxxx0101 ) |-> sig_16 == err_2 && reg_9 == fsm_8 ; endproperty \n property name; @(posedge clock_ctrl_5) ( control_input_status_18 ) != 7'bxxx0101  |-> reg_17 == err_20 && fsm_14 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   7'bx011111 : begin\n     data_18 = auth_3\n     hw_9 <= rst_19;\n   end\n   default : begin \n     fsm_20 = tx_12\n     data_11 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_9) ( transfer_complete_18 ) == ( 7'bx011111 ) |-> data_18 == auth_3 && hw_9 == rst_19 ; endproperty \n property name; @(negedge core_clock_9) ( transfer_complete_18 ) != 7'bx011111  |-> fsm_20 == tx_12 && data_11 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "case ( operation_status_4 ) \n   7'h10 : begin\n     cfg_5 <= chip_17\n     rx_2 <= tx_8;\n   end\n   default : begin \n     auth_20 = core_3\n     tx_15 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_6) ( operation_status_4 ) == ( 7'h10 ) |-> cfg_5 == chip_17 && rx_2 == tx_8 ; endproperty \n property name; @(negedge clk_gen_6) ( operation_status_4 ) != 7'h10  |-> auth_20 == core_3 && tx_15 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   7'bxx1x10x : begin\n     cfg_11 <= chip_13\n     rst_12 = rst_15\n     cfg_20 <= core_12;\n   end\n   7'bx101010 : begin\n     auth_10 = reg_12\n     err_6 <= rst_19\n     core_16 <= hw_2;\n   end\n   7'bxxx1x0x : begin\n     rx_2 = data_3\n     err_5 = reg_10\n     sig_18 <= sig_6;\n   end\n   default : begin \n     chip_4 = chip_6\n     sig_6 = tx_2\n     cfg_7 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_14) ( data_status_register_status_12 ) == ( 7'bxx1x10x ) |-> cfg_11 == chip_13 && rst_12 == rst_15 && cfg_20 == core_12 ; endproperty \n property name; @(negedge ref_clk_14) ( data_status_register_status_12 ) == ( 7'bx101010 ) |-> auth_10 == reg_12 && err_6 == rst_19 && core_16 == hw_2 ; endproperty \n property name; @(negedge ref_clk_14) ( data_status_register_status_12 ) == ( 7'bxxx1x0x ) |-> rx_2 == data_3 && err_5 == reg_10 && sig_18 == sig_6 ; endproperty \n property name; ( data_status_register_status_12 ) != 7'bxx1x10x && ( data_status_register_status_12 ) != 7'bx101010 && @(negedge ref_clk_14) ( data_status_register_status_12 ) != 7'bxxx1x0x  |-> chip_4 == chip_6 && sig_6 == tx_2 && cfg_7 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "case ( write_complete_2 ) \n   7'bx00101x : begin\n     tx_11 <= core_5\n     chip_19 = chip_8;\n   end\n   default : begin \n     clk_12 <= sig_14\n     hw_5 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_4) ( write_complete_2 ) == ( 7'bx00101x ) |-> tx_11 == core_5 && chip_19 == chip_8 ; endproperty \n property name; @(negedge clk_gen_4) ( write_complete_2 ) != 7'bx00101x  |-> clk_12 == sig_14 && hw_5 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "case ( data_in_3 ) \n   7'b0001010 : begin\n     tx_7 = err_9\n     chip_17 <= rst_15;\n   end\n   7'b101xxx0 : begin\n     clk_17 <= rst_14\n     chip_18 = sig_9;\n   end\n   data_6 : begin\n     cfg_1 <= clk_10\n     hw_5 <= hw_15;\n   end\n   default : begin \n     rst_19 = rst_11\n     auth_20 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_13) ( data_in_3 ) == ( 7'b0001010 ) |-> tx_7 == err_9 && chip_17 == rst_15 ; endproperty \n property name; @(negedge cpu_clock_13) ( data_in_3 ) == ( 7'b101xxx0 ) |-> clk_17 == rst_14 && chip_18 == sig_9 ; endproperty \n property name; @(negedge cpu_clock_13) ( data_in_3 ) == ( data_6 ) |-> cfg_1 == clk_10 && hw_5 == hw_15 ; endproperty \n property name; ( data_in_3 ) != 7'b0001010 && ( data_in_3 ) != 7'b101xxx0 && @(negedge cpu_clock_13) ( data_in_3 ) != data_6  |-> rst_19 == rst_11 && auth_20 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "case ( control_register_status_2 ) \n   5'b01111 : begin\n     rx_14 <= fsm_7\n     clk_8 <= reg_7\n     cfg_20 = clk_15;\n   end\n   default : begin \n     clk_18 = clk_13\n     data_19 = hw_7\n     rx_12 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_6) ( control_register_status_2 ) == ( 5'b01111 ) |-> rx_14 == fsm_7 && clk_8 == reg_7 && cfg_20 == clk_15 ; endproperty \n property name; @(negedge clock_ctrl_6) ( control_register_status_2 ) != 5'b01111  |-> clk_18 == clk_13 && data_19 == hw_7 && rx_12 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   7'bx10xx0x : begin\n     core_20 <= data_14\n     core_14 = fsm_12;\n   end\n   5'b0x100 : begin\n     fsm_16 <= chip_17\n     clk_5 <= err_9;\n   end\n   7'bx1000x0 : begin\n     data_19 = fsm_1\n     rst_17 = reg_5;\n   end\n   default : begin \n     chip_14 = sig_4\n     chip_16 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_3) ( status_output_buffer_15 ) == ( 7'bx10xx0x ) |-> core_20 == data_14 && core_14 == fsm_12 ; endproperty \n property name; @(negedge clk_signal_3) ( status_output_buffer_15 ) == ( 5'b0x100 ) |-> fsm_16 == chip_17 && clk_5 == err_9 ; endproperty \n property name; @(negedge clk_signal_3) ( status_output_buffer_15 ) == ( 7'bx1000x0 ) |-> data_19 == fsm_1 && rst_17 == reg_5 ; endproperty \n property name; ( status_output_buffer_15 ) != 7'bx10xx0x && ( status_output_buffer_15 ) != 5'b0x100 && @(negedge clk_signal_3) ( status_output_buffer_15 ) != 7'bx1000x0  |-> chip_14 == sig_4 && chip_16 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_3"
    },
    {
        "Code": "case ( status_flag_8 ) \n   6'b0x110x : begin\n     fsm_10 <= clk_5\n     fsm_4 <= tx_15\n     fsm_11 = data_20;\n   end\n   6'bxx01x1 : begin\n     core_7 <= auth_15\n     core_2 <= rst_13\n     clk_7 <= auth_13;\n   end\n   7'b111x11x : begin\n     clk_10 <= sig_18\n     reg_6 = tx_6\n     reg_15 <= tx_9;\n   end\n   default : begin \n     rx_19 = clk_16\n     auth_10 = hw_14\n     fsm_3 = core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( status_flag_8 ) == ( 6'b0x110x ) |-> fsm_10 == clk_5 && fsm_4 == tx_15 && fsm_11 == data_20 ; endproperty \n property name; @(posedge clk_in_1) ( status_flag_8 ) == ( 6'bxx01x1 ) |-> core_7 == auth_15 && core_2 == rst_13 && clk_7 == auth_13 ; endproperty \n property name; @(posedge clk_in_1) ( status_flag_8 ) == ( 7'b111x11x ) |-> clk_10 == sig_18 && reg_6 == tx_6 && reg_15 == tx_9 ; endproperty \n property name; ( status_flag_8 ) != 6'b0x110x && ( status_flag_8 ) != 6'bxx01x1 && @(posedge clk_in_1) ( status_flag_8 ) != 7'b111x11x  |-> rx_19 == clk_16 && auth_10 == hw_14 && fsm_3 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( mode_register_16 ) \n   6'bx110xx : begin\n     err_6 <= hw_18\n     rx_10 <= clk_19;\n   end\n   cfg_1 : begin\n     tx_14 <= fsm_9\n     fsm_11 <= auth_12;\n   end\n   default : begin \n     clk_2 = reg_18\n     hw_2 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( mode_register_16 ) == ( 6'bx110xx ) |-> err_6 == hw_18 && rx_10 == clk_19 ; endproperty \n property name; @(negedge clk_enable_3) ( mode_register_16 ) == ( cfg_1 ) |-> tx_14 == fsm_9 && fsm_11 == auth_12 ; endproperty \n property name; ( mode_register_16 ) != 6'bx110xx && @(negedge clk_enable_3) ( mode_register_16 ) != cfg_1  |-> clk_2 == reg_18 && hw_2 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( address_17 ) \n   5'h1e : begin\n     core_7 <= err_9\n     reg_17 = chip_8;\n   end\n   7'b1xxx1xx : begin\n     tx_5 <= chip_13\n     core_8 = sig_8;\n   end\n   7'b01x0110 : begin\n     cfg_4 = core_11\n     fsm_10 = cfg_19;\n   end\n   default : begin \n     chip_16 <= err_2\n     err_10 <= chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_4) ( address_17 ) == ( 5'h1e ) |-> core_7 == err_9 && reg_17 == chip_8 ; endproperty \n property name; @(negedge clock_source_4) ( address_17 ) == ( 7'b1xxx1xx ) |-> tx_5 == chip_13 && core_8 == sig_8 ; endproperty \n property name; @(negedge clock_source_4) ( address_17 ) == ( 7'b01x0110 ) |-> cfg_4 == core_11 && fsm_10 == cfg_19 ; endproperty \n property name; ( address_17 ) != 5'h1e && ( address_17 ) != 7'b1xxx1xx && @(negedge clock_source_4) ( address_17 ) != 7'b01x0110  |-> chip_16 == err_2 && err_10 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "case ( output_buffer_6 ) \n   6'h9 : begin\n     reg_20 = tx_11\n     cfg_13 <= fsm_19;\n   end\n   default : begin \n     hw_2 = core_4\n     rx_11 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_8) ( output_buffer_6 ) == ( 6'h9 ) |-> reg_20 == tx_11 && cfg_13 == fsm_19 ; endproperty \n property name; @(negedge cpu_clock_8) ( output_buffer_6 ) != 6'h9  |-> hw_2 == core_4 && rx_11 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "case ( instruction_7 ) \n   7'b0x000x1 : begin\n     auth_1 = fsm_17\n     chip_2 <= fsm_15;\n   end\n   7'bx1xx1xx : begin\n     chip_1 <= rx_17\n     hw_9 = cfg_11;\n   end\n   5'b10101 : begin\n     sig_6 <= fsm_20\n     auth_19 <= reg_9;\n   end\n   default : begin \n     hw_8 = fsm_11\n     cfg_20 = core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_10) ( instruction_7 ) == ( 7'b0x000x1 ) |-> auth_1 == fsm_17 && chip_2 == fsm_15 ; endproperty \n property name; @(negedge clk_gen_10) ( instruction_7 ) == ( 7'bx1xx1xx ) |-> chip_1 == rx_17 && hw_9 == cfg_11 ; endproperty \n property name; @(negedge clk_gen_10) ( instruction_7 ) == ( 5'b10101 ) |-> sig_6 == fsm_20 && auth_19 == reg_9 ; endproperty \n property name; ( instruction_7 ) != 7'b0x000x1 && ( instruction_7 ) != 7'bx1xx1xx && @(negedge clk_gen_10) ( instruction_7 ) != 5'b10101  |-> hw_8 == fsm_11 && cfg_20 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "case ( output_data_3 ) \n   5'b10101 : begin\n     core_18 <= fsm_16\n     reg_10 <= cfg_7;\n   end\n   7'h78 : begin\n     data_11 <= auth_17\n     hw_2 <= err_2;\n   end\n   default : begin \n     tx_8 = rst_3\n     data_20 = data_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_9) ( output_data_3 ) == ( 5'b10101 ) |-> core_18 == fsm_16 && reg_10 == cfg_7 ; endproperty \n property name; @(negedge core_clock_9) ( output_data_3 ) == ( 7'h78 ) |-> data_11 == auth_17 && hw_2 == err_2 ; endproperty \n property name; ( output_data_3 ) != 5'b10101 && @(negedge core_clock_9) ( output_data_3 ) != 7'h78  |-> tx_8 == rst_3 && data_20 == data_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "case ( read_enable_18 ) \n   7'b1x01100 : begin\n     cfg_3 = rx_3\n     hw_2 = data_19;\n   end\n   7'b1100001 : begin\n     chip_4 <= tx_14\n     core_9 = err_8;\n   end\n   default : begin \n     auth_8 <= cfg_16\n     sig_12 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( read_enable_18 ) == ( 7'b1x01100 ) |-> cfg_3 == rx_3 && hw_2 == data_19 ; endproperty \n property name; @(posedge clk_osc_15) ( read_enable_18 ) == ( 7'b1100001 ) |-> chip_4 == tx_14 && core_9 == err_8 ; endproperty \n property name; ( read_enable_18 ) != 7'b1x01100 && @(posedge clk_osc_15) ( read_enable_18 ) != 7'b1100001  |-> auth_8 == cfg_16 && sig_12 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( command_register_14 ) \n   2'b1x : begin\n     clk_2 = reg_18\n     fsm_12 <= chip_11;\n   end\n   6'b1xxxx1 : begin\n     reg_14 = data_5\n     sig_10 = err_4;\n   end\n   7'h37 : begin\n     rx_19 <= rst_17\n     tx_12 = sig_12;\n   end\n   default : begin \n     sig_19 = data_20\n     tx_1 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_11) ( command_register_14 ) == ( 2'b1x ) |-> clk_2 == reg_18 && fsm_12 == chip_11 ; endproperty \n property name; @(negedge main_clk_11) ( command_register_14 ) == ( 6'b1xxxx1 ) |-> reg_14 == data_5 && sig_10 == err_4 ; endproperty \n property name; @(negedge main_clk_11) ( command_register_14 ) == ( 7'h37 ) |-> rx_19 == rst_17 && tx_12 == sig_12 ; endproperty \n property name; ( command_register_14 ) != 2'b1x && ( command_register_14 ) != 6'b1xxxx1 && @(negedge main_clk_11) ( command_register_14 ) != 7'h37  |-> sig_19 == data_20 && tx_1 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_11"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   7'b1101xxx : begin\n     hw_9 = rst_12\n     fsm_17 <= tx_8\n     err_4 = tx_19;\n   end\n   7'b0001001 : begin\n     data_2 = auth_10\n     reg_12 <= clk_16\n     fsm_20 <= rx_10;\n   end\n   reg_5 : begin\n     auth_2 <= clk_14\n     rx_3 = err_14\n     tx_10 <= data_12;\n   end\n   default : begin \n     hw_10 <= cfg_11\n     sig_17 <= fsm_17\n     err_20 <= data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_2) ( data_buffer_status_5 ) == ( 7'b1101xxx ) |-> hw_9 == rst_12 && fsm_17 == tx_8 && err_4 == tx_19 ; endproperty \n property name; @(negedge clk_reset_2) ( data_buffer_status_5 ) == ( 7'b0001001 ) |-> data_2 == auth_10 && reg_12 == clk_16 && fsm_20 == rx_10 ; endproperty \n property name; @(negedge clk_reset_2) ( data_buffer_status_5 ) == ( reg_5 ) |-> auth_2 == clk_14 && rx_3 == err_14 && tx_10 == data_12 ; endproperty \n property name; ( data_buffer_status_5 ) != 7'b1101xxx && ( data_buffer_status_5 ) != 7'b0001001 && @(negedge clk_reset_2) ( data_buffer_status_5 ) != reg_5  |-> hw_10 == cfg_11 && sig_17 == fsm_17 && err_20 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "case ( control_input_status_13 ) \n   7'bx101xxx : begin\n     fsm_19 <= core_2\n     rst_6 <= err_10;\n   end\n   5'b1100x : begin\n     clk_10 = chip_12\n     core_19 = cfg_1;\n   end\n   default : begin \n     data_5 <= err_1\n     err_4 <= cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_20) ( control_input_status_13 ) == ( 7'bx101xxx ) |-> fsm_19 == core_2 && rst_6 == err_10 ; endproperty \n property name; @(negedge clk_reset_20) ( control_input_status_13 ) == ( 5'b1100x ) |-> clk_10 == chip_12 && core_19 == cfg_1 ; endproperty \n property name; ( control_input_status_13 ) != 7'bx101xxx && @(negedge clk_reset_20) ( control_input_status_13 ) != 5'b1100x  |-> data_5 == err_1 && err_4 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "case ( command_register_7 ) \n   7'h5 : begin\n     core_8 <= hw_12\n     hw_17 <= reg_9\n     err_10 <= cfg_18;\n   end\n   default : begin \n     cfg_7 <= auth_6\n     chip_11 <= hw_2\n     cfg_15 = sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_16) ( command_register_7 ) == ( 7'h5 ) |-> core_8 == hw_12 && hw_17 == reg_9 && err_10 == cfg_18 ; endproperty \n property name; @(negedge clk_reset_16) ( command_register_7 ) != 7'h5  |-> cfg_7 == auth_6 && chip_11 == hw_2 && cfg_15 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "case ( control_input_status_5 ) \n   5'ha : begin\n     chip_13 <= err_10\n     cfg_2 = data_14\n     rst_8 <= sig_6;\n   end\n   3'b01x : begin\n     auth_10 = rx_13\n     tx_16 = hw_8\n     core_18 <= fsm_19;\n   end\n   default : begin \n     core_13 <= fsm_20\n     auth_1 = core_2\n     rx_10 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_19) ( control_input_status_5 ) == ( 5'ha ) |-> chip_13 == err_10 && cfg_2 == data_14 && rst_8 == sig_6 ; endproperty \n property name; @(posedge async_clk_19) ( control_input_status_5 ) == ( 3'b01x ) |-> auth_10 == rx_13 && tx_16 == hw_8 && core_18 == fsm_19 ; endproperty \n property name; ( control_input_status_5 ) != 5'ha && @(posedge async_clk_19) ( control_input_status_5 ) != 3'b01x  |-> core_13 == fsm_20 && auth_1 == core_2 && rx_10 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "case ( address_status_1 ) \n   6'b1100xx : begin\n     hw_1 = reg_13\n     chip_14 = data_1;\n   end\n   7'bxx0x0xx : begin\n     auth_10 = rx_14\n     fsm_4 <= rx_2;\n   end\n   7'h5 : begin\n     rst_8 = hw_17\n     reg_14 = chip_15;\n   end\n   default : begin \n     rx_3 <= err_3\n     hw_7 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( address_status_1 ) == ( 6'b1100xx ) |-> hw_1 == reg_13 && chip_14 == data_1 ; endproperty \n property name; @(posedge pll_clk_17) ( address_status_1 ) == ( 7'bxx0x0xx ) |-> auth_10 == rx_14 && fsm_4 == rx_2 ; endproperty \n property name; @(posedge pll_clk_17) ( address_status_1 ) == ( 7'h5 ) |-> rst_8 == hw_17 && reg_14 == chip_15 ; endproperty \n property name; ( address_status_1 ) != 6'b1100xx && ( address_status_1 ) != 7'bxx0x0xx && @(posedge pll_clk_17) ( address_status_1 ) != 7'h5  |-> rx_3 == err_3 && hw_7 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( input_data_5 ) \n   7'b0x1x000 : begin\n     fsm_5 <= data_5\n     core_18 <= cfg_6\n     chip_12 <= data_9;\n   end\n   7'b00xxx11 : begin\n     hw_19 = clk_18\n     clk_9 = reg_8\n     auth_18 <= data_13;\n   end\n   default : begin \n     clk_5 <= reg_16\n     chip_15 <= tx_19\n     chip_10 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( input_data_5 ) == ( 7'b0x1x000 ) |-> fsm_5 == data_5 && core_18 == cfg_6 && chip_12 == data_9 ; endproperty \n property name; @(negedge clock_source_3) ( input_data_5 ) == ( 7'b00xxx11 ) |-> hw_19 == clk_18 && clk_9 == reg_8 && auth_18 == data_13 ; endproperty \n property name; ( input_data_5 ) != 7'b0x1x000 && @(negedge clock_source_3) ( input_data_5 ) != 7'b00xxx11  |-> clk_5 == reg_16 && chip_15 == tx_19 && chip_10 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( acknowledge_signal_8 ) \n   7'b1100110 : begin\n     fsm_19 <= clk_11\n     clk_17 = reg_1\n     sig_19 = clk_14;\n   end\n   6'h31 : begin\n     cfg_19 <= fsm_18\n     clk_1 = sig_18\n     core_4 <= hw_9;\n   end\n   7'b10x1100 : begin\n     chip_10 <= core_11\n     core_8 = hw_18\n     chip_11 <= auth_1;\n   end\n   default : begin \n     cfg_17 <= data_20\n     cfg_13 = data_14\n     rst_19 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_20) ( acknowledge_signal_8 ) == ( 7'b1100110 ) |-> fsm_19 == clk_11 && clk_17 == reg_1 && sig_19 == clk_14 ; endproperty \n property name; @(negedge clock_div_20) ( acknowledge_signal_8 ) == ( 6'h31 ) |-> cfg_19 == fsm_18 && clk_1 == sig_18 && core_4 == hw_9 ; endproperty \n property name; @(negedge clock_div_20) ( acknowledge_signal_8 ) == ( 7'b10x1100 ) |-> chip_10 == core_11 && core_8 == hw_18 && chip_11 == auth_1 ; endproperty \n property name; ( acknowledge_signal_8 ) != 7'b1100110 && ( acknowledge_signal_8 ) != 6'h31 && @(negedge clock_div_20) ( acknowledge_signal_8 ) != 7'b10x1100  |-> cfg_17 == data_20 && cfg_13 == data_14 && rst_19 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "case ( end_address_3 ) \n   5'h1d : begin\n     hw_14 <= core_6\n     rst_17 <= clk_14;\n   end\n   default : begin \n     data_14 = data_10\n     cfg_19 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_5) ( end_address_3 ) == ( 5'h1d ) |-> hw_14 == core_6 && rst_17 == clk_14 ; endproperty \n property name; @(negedge clock_ctrl_5) ( end_address_3 ) != 5'h1d  |-> data_14 == data_10 && cfg_19 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "case ( operation_code_8 ) \n   7'bxx0xxx1 : begin\n     chip_17 = clk_6\n     auth_7 <= sig_5;\n   end\n   5'bx01x0 : begin\n     cfg_8 = chip_2\n     auth_17 = reg_12;\n   end\n   default : begin \n     tx_3 <= auth_17\n     sig_19 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_14) ( operation_code_8 ) == ( 7'bxx0xxx1 ) |-> chip_17 == clk_6 && auth_7 == sig_5 ; endproperty \n property name; @(negedge clock_div_14) ( operation_code_8 ) == ( 5'bx01x0 ) |-> cfg_8 == chip_2 && auth_17 == reg_12 ; endproperty \n property name; ( operation_code_8 ) != 7'bxx0xxx1 && @(negedge clock_div_14) ( operation_code_8 ) != 5'bx01x0  |-> tx_3 == auth_17 && sig_19 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_14"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   7'h4b : begin\n     rx_18 <= clk_10\n     tx_19 <= auth_14;\n   end\n   default : begin \n     rx_12 = reg_17\n     reg_3 = rst_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_11) ( interrupt_request_6 ) == ( 7'h4b ) |-> rx_18 == clk_10 && tx_19 == auth_14 ; endproperty \n property name; @(posedge main_clk_11) ( interrupt_request_6 ) != 7'h4b  |-> rx_12 == reg_17 && reg_3 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   6'hb : begin\n     core_20 <= err_10\n     chip_16 <= hw_2;\n   end\n   default : begin \n     tx_6 = rst_18\n     cfg_16 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_18) ( interrupt_request_17 ) == ( 6'hb ) |-> core_20 == err_10 && chip_16 == hw_2 ; endproperty \n property name; @(negedge clk_out_18) ( interrupt_request_17 ) != 6'hb  |-> tx_6 == rst_18 && cfg_16 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "case ( control_register_status_3 ) \n   7'b0xxx000 : begin\n     reg_6 = clk_11\n     fsm_10 <= reg_4\n     tx_19 <= fsm_16;\n   end\n   7'h65 : begin\n     fsm_2 <= fsm_18\n     sig_10 <= err_13\n     cfg_11 = data_9;\n   end\n   default : begin \n     hw_14 = err_6\n     hw_9 <= clk_4\n     rx_16 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( control_register_status_3 ) == ( 7'b0xxx000 ) |-> reg_6 == clk_11 && fsm_10 == reg_4 && tx_19 == fsm_16 ; endproperty \n property name; @(posedge core_clock_20) ( control_register_status_3 ) == ( 7'h65 ) |-> fsm_2 == fsm_18 && sig_10 == err_13 && cfg_11 == data_9 ; endproperty \n property name; ( control_register_status_3 ) != 7'b0xxx000 && @(posedge core_clock_20) ( control_register_status_3 ) != 7'h65  |-> hw_14 == err_6 && hw_9 == clk_4 && rx_16 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( interrupt_enable_6 ) \n   6'b001101 : begin\n     core_11 = clk_5\n     reg_6 <= core_8;\n   end\n   5'b0xxx0 : begin\n     core_15 <= hw_20\n     cfg_13 <= data_12;\n   end\n   default : begin \n     chip_3 <= core_5\n     sig_17 = rst_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_9) ( interrupt_enable_6 ) == ( 6'b001101 ) |-> core_11 == clk_5 && reg_6 == core_8 ; endproperty \n property name; @(posedge clk_reset_9) ( interrupt_enable_6 ) == ( 5'b0xxx0 ) |-> core_15 == hw_20 && cfg_13 == data_12 ; endproperty \n property name; ( interrupt_enable_6 ) != 6'b001101 && @(posedge clk_reset_9) ( interrupt_enable_6 ) != 5'b0xxx0  |-> chip_3 == core_5 && sig_17 == rst_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_9"
    },
    {
        "Code": "case ( input_data_12 ) \n   5'b0001x : begin\n     fsm_10 <= chip_14\n     chip_5 <= hw_4\n     hw_9 <= err_1;\n   end\n   7'h4d : begin\n     hw_1 <= clk_18\n     clk_13 = clk_19\n     rx_9 <= data_20;\n   end\n   6'b1100xx : begin\n     cfg_8 <= data_14\n     clk_20 <= clk_9\n     chip_18 = sig_6;\n   end\n   default : begin \n     err_4 <= data_5\n     err_2 <= rst_17\n     fsm_19 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_15) ( input_data_12 ) == ( 5'b0001x ) |-> fsm_10 == chip_14 && chip_5 == hw_4 && hw_9 == err_1 ; endproperty \n property name; @(posedge clk_osc_15) ( input_data_12 ) == ( 7'h4d ) |-> hw_1 == clk_18 && clk_13 == clk_19 && rx_9 == data_20 ; endproperty \n property name; @(posedge clk_osc_15) ( input_data_12 ) == ( 6'b1100xx ) |-> cfg_8 == data_14 && clk_20 == clk_9 && chip_18 == sig_6 ; endproperty \n property name; ( input_data_12 ) != 5'b0001x && ( input_data_12 ) != 7'h4d && @(posedge clk_osc_15) ( input_data_12 ) != 6'b1100xx  |-> err_4 == data_5 && err_2 == rst_17 && fsm_19 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "case ( control_signal_14 ) \n   7'b1x1x0xx : begin\n     auth_8 = data_7\n     reg_11 <= err_14;\n   end\n   7'b011xx10 : begin\n     clk_17 <= cfg_18\n     sig_14 = err_12;\n   end\n   default : begin \n     cfg_8 <= data_20\n     core_17 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_11) ( control_signal_14 ) == ( 7'b1x1x0xx ) |-> auth_8 == data_7 && reg_11 == err_14 ; endproperty \n property name; @(posedge clk_signal_11) ( control_signal_14 ) == ( 7'b011xx10 ) |-> clk_17 == cfg_18 && sig_14 == err_12 ; endproperty \n property name; ( control_signal_14 ) != 7'b1x1x0xx && @(posedge clk_signal_11) ( control_signal_14 ) != 7'b011xx10  |-> cfg_8 == data_20 && core_17 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "case ( instruction_buffer_12 ) \n   7'bx00xxxx : begin\n     cfg_6 = fsm_13\n     hw_15 = chip_9\n     core_18 <= rx_3;\n   end\n   default : begin \n     core_14 = fsm_3\n     chip_16 <= core_8\n     fsm_11 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_7) ( instruction_buffer_12 ) == ( 7'bx00xxxx ) |-> cfg_6 == fsm_13 && hw_15 == chip_9 && core_18 == rx_3 ; endproperty \n property name; @(posedge clk_out_7) ( instruction_buffer_12 ) != 7'bx00xxxx  |-> core_14 == fsm_3 && chip_16 == core_8 && fsm_11 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_7"
    },
    {
        "Code": "case ( error_status_3 ) \n   7'b0110101 : begin\n     sig_6 <= auth_20\n     fsm_20 = tx_19\n     data_5 = hw_19;\n   end\n   7'h25 : begin\n     reg_10 <= data_11\n     reg_1 = hw_2\n     auth_7 = auth_1;\n   end\n   7'bxxxx0x0 : begin\n     auth_16 = clk_11\n     clk_16 <= tx_4\n     tx_9 = sig_20;\n   end\n   default : begin \n     auth_19 = cfg_17\n     core_13 <= tx_20\n     clk_6 <= cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( error_status_3 ) == ( 7'b0110101 ) |-> sig_6 == auth_20 && fsm_20 == tx_19 && data_5 == hw_19 ; endproperty \n property name; @(posedge clock_ctrl_16) ( error_status_3 ) == ( 7'h25 ) |-> reg_10 == data_11 && reg_1 == hw_2 && auth_7 == auth_1 ; endproperty \n property name; @(posedge clock_ctrl_16) ( error_status_3 ) == ( 7'bxxxx0x0 ) |-> auth_16 == clk_11 && clk_16 == tx_4 && tx_9 == sig_20 ; endproperty \n property name; ( error_status_3 ) != 7'b0110101 && ( error_status_3 ) != 7'h25 && @(posedge clock_ctrl_16) ( error_status_3 ) != 7'bxxxx0x0  |-> auth_19 == cfg_17 && core_13 == tx_20 && clk_6 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( control_buffer_10 ) \n   7'bxxx1x11 : begin\n     data_11 = tx_10\n     fsm_1 <= sig_11\n     cfg_10 = sig_3;\n   end\n   4'h1 : begin\n     cfg_8 <= err_12\n     core_14 = err_5\n     chip_16 <= sig_13;\n   end\n   default : begin \n     tx_19 = core_20\n     core_3 = tx_18\n     auth_16 <= data_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_12) ( control_buffer_10 ) == ( 7'bxxx1x11 ) |-> data_11 == tx_10 && fsm_1 == sig_11 && cfg_10 == sig_3 ; endproperty \n property name; @(negedge pll_clk_12) ( control_buffer_10 ) == ( 4'h1 ) |-> cfg_8 == err_12 && core_14 == err_5 && chip_16 == sig_13 ; endproperty \n property name; ( control_buffer_10 ) != 7'bxxx1x11 && @(negedge pll_clk_12) ( control_buffer_10 ) != 4'h1  |-> tx_19 == core_20 && core_3 == tx_18 && auth_16 == data_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "case ( input_ready_1 ) \n   6'b011xx1 : begin\n     data_6 <= fsm_3\n     clk_13 <= fsm_8;\n   end\n   6'b100010 : begin\n     clk_17 = fsm_16\n     err_8 <= hw_5;\n   end\n   default : begin \n     fsm_12 <= auth_5\n     hw_9 = data_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_7) ( input_ready_1 ) == ( 6'b011xx1 ) |-> data_6 == fsm_3 && clk_13 == fsm_8 ; endproperty \n property name; @(posedge bus_clock_7) ( input_ready_1 ) == ( 6'b100010 ) |-> clk_17 == fsm_16 && err_8 == hw_5 ; endproperty \n property name; ( input_ready_1 ) != 6'b011xx1 && @(posedge bus_clock_7) ( input_ready_1 ) != 6'b100010  |-> fsm_12 == auth_5 && hw_9 == data_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "case ( output_buffer_10 ) \n   7'b01x000x : begin\n     data_2 <= hw_8\n     auth_15 <= tx_9;\n   end\n   7'b0xxxxx1 : begin\n     clk_19 <= hw_1\n     data_4 <= clk_20;\n   end\n   default : begin \n     chip_6 = reg_9\n     hw_14 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_8) ( output_buffer_10 ) == ( 7'b01x000x ) |-> data_2 == hw_8 && auth_15 == tx_9 ; endproperty \n property name; @(posedge ref_clk_8) ( output_buffer_10 ) == ( 7'b0xxxxx1 ) |-> clk_19 == hw_1 && data_4 == clk_20 ; endproperty \n property name; ( output_buffer_10 ) != 7'b01x000x && @(posedge ref_clk_8) ( output_buffer_10 ) != 7'b0xxxxx1  |-> chip_6 == reg_9 && hw_14 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "case ( control_signal_17 ) \n   7'b101xxx1 : begin\n     err_6 = err_7\n     data_8 <= rst_12;\n   end\n   default : begin \n     data_9 = fsm_20\n     core_18 <= core_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_5) ( control_signal_17 ) == ( 7'b101xxx1 ) |-> err_6 == err_7 && data_8 == rst_12 ; endproperty \n property name; @(negedge ref_clk_5) ( control_signal_17 ) != 7'b101xxx1  |-> data_9 == fsm_20 && core_18 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_5"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'b00xxx0x : begin\n     err_12 <= rx_20\n     rst_11 = sig_1\n     rst_5 <= rst_9;\n   end\n   5'b10011 : begin\n     chip_15 <= core_4\n     rx_19 = err_19\n     tx_10 = err_10;\n   end\n   5'b10101 : begin\n     chip_17 <= sig_5\n     cfg_9 <= chip_8\n     data_19 <= fsm_18;\n   end\n   default : begin \n     chip_10 <= cfg_13\n     auth_2 = fsm_1\n     rst_14 = clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_15) ( read_data_9 ) == ( 7'b00xxx0x ) |-> err_12 == rx_20 && rst_11 == sig_1 && rst_5 == rst_9 ; endproperty \n property name; @(posedge clk_out_15) ( read_data_9 ) == ( 5'b10011 ) |-> chip_15 == core_4 && rx_19 == err_19 && tx_10 == err_10 ; endproperty \n property name; @(posedge clk_out_15) ( read_data_9 ) == ( 5'b10101 ) |-> chip_17 == sig_5 && cfg_9 == chip_8 && data_19 == fsm_18 ; endproperty \n property name; ( read_data_9 ) != 7'b00xxx0x && ( read_data_9 ) != 5'b10011 && @(posedge clk_out_15) ( read_data_9 ) != 5'b10101  |-> chip_10 == cfg_13 && auth_2 == fsm_1 && rst_14 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "case ( data_out_4 ) \n   6'h26 : begin\n     rx_1 <= sig_3\n     sig_20 = fsm_12\n     sig_1 <= chip_5;\n   end\n   3'b010 : begin\n     tx_7 <= core_11\n     chip_13 <= cfg_1\n     hw_7 <= fsm_11;\n   end\n   default : begin \n     fsm_16 <= cfg_20\n     cfg_17 <= sig_9\n     fsm_17 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_12) ( data_out_4 ) == ( 6'h26 ) |-> rx_1 == sig_3 && sig_20 == fsm_12 && sig_1 == chip_5 ; endproperty \n property name; @(negedge clk_reset_12) ( data_out_4 ) == ( 3'b010 ) |-> tx_7 == core_11 && chip_13 == cfg_1 && hw_7 == fsm_11 ; endproperty \n property name; ( data_out_4 ) != 6'h26 && @(negedge clk_reset_12) ( data_out_4 ) != 3'b010  |-> fsm_16 == cfg_20 && cfg_17 == sig_9 && fsm_17 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_12"
    },
    {
        "Code": "case ( read_enable_18 ) \n   7'bxxx0x0x : begin\n     reg_7 <= core_8\n     sig_6 <= rx_13;\n   end\n   7'b11xx110 : begin\n     tx_4 <= rst_17\n     core_18 <= cfg_5;\n   end\n   5'b01010 : begin\n     auth_9 = cfg_10\n     cfg_19 = err_7;\n   end\n   default : begin \n     auth_8 <= cfg_18\n     rx_13 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( read_enable_18 ) == ( 7'bxxx0x0x ) |-> reg_7 == core_8 && sig_6 == rx_13 ; endproperty \n property name; @(posedge clk_signal_2) ( read_enable_18 ) == ( 7'b11xx110 ) |-> tx_4 == rst_17 && core_18 == cfg_5 ; endproperty \n property name; @(posedge clk_signal_2) ( read_enable_18 ) == ( 5'b01010 ) |-> auth_9 == cfg_10 && cfg_19 == err_7 ; endproperty \n property name; ( read_enable_18 ) != 7'bxxx0x0x && ( read_enable_18 ) != 7'b11xx110 && @(posedge clk_signal_2) ( read_enable_18 ) != 5'b01010  |-> auth_8 == cfg_18 && rx_13 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( control_register_status_status_7 ) \n   7'bx0111x0 : begin\n     cfg_13 = chip_18\n     sig_20 = hw_20\n     rst_10 = core_14;\n   end\n   default : begin \n     auth_7 = hw_12\n     chip_6 = rst_5\n     data_20 = data_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_18) ( control_register_status_status_7 ) == ( 7'bx0111x0 ) |-> cfg_13 == chip_18 && sig_20 == hw_20 && rst_10 == core_14 ; endproperty \n property name; @(posedge ref_clk_18) ( control_register_status_status_7 ) != 7'bx0111x0  |-> auth_7 == hw_12 && chip_6 == rst_5 && data_20 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "case ( control_valid_18 ) \n   sig_10 : begin\n     rst_9 <= tx_12\n     chip_16 <= tx_13\n     sig_5 <= err_10;\n   end\n   7'b10x1000 : begin\n     rx_16 <= rx_1\n     reg_9 <= rx_15\n     fsm_1 <= clk_20;\n   end\n   default : begin \n     clk_12 = auth_6\n     hw_18 = auth_8\n     data_20 <= hw_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_6) ( control_valid_18 ) == ( sig_10 ) |-> rst_9 == tx_12 && chip_16 == tx_13 && sig_5 == err_10 ; endproperty \n property name; @(posedge ref_clk_6) ( control_valid_18 ) == ( 7'b10x1000 ) |-> rx_16 == rx_1 && reg_9 == rx_15 && fsm_1 == clk_20 ; endproperty \n property name; ( control_valid_18 ) != sig_10 && @(posedge ref_clk_6) ( control_valid_18 ) != 7'b10x1000  |-> clk_12 == auth_6 && hw_18 == auth_8 && data_20 == hw_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "case ( status_flag_8 ) \n   5'h15 : begin\n     reg_10 <= rst_18\n     sig_16 = tx_14;\n   end\n   7'b1011110 : begin\n     hw_5 <= rx_7\n     core_19 = auth_14;\n   end\n   default : begin \n     reg_11 = tx_4\n     core_8 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( status_flag_8 ) == ( 5'h15 ) |-> reg_10 == rst_18 && sig_16 == tx_14 ; endproperty \n property name; @(posedge mem_clock_10) ( status_flag_8 ) == ( 7'b1011110 ) |-> hw_5 == rx_7 && core_19 == auth_14 ; endproperty \n property name; ( status_flag_8 ) != 5'h15 && @(posedge mem_clock_10) ( status_flag_8 ) != 7'b1011110  |-> reg_11 == tx_4 && core_8 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( read_enable_16 ) \n   7'h2f : begin\n     fsm_7 <= hw_8\n     hw_16 = rx_11\n     hw_5 <= sig_10;\n   end\n   default : begin \n     cfg_18 <= tx_8\n     clk_4 = core_19\n     chip_7 = fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_10) ( read_enable_16 ) == ( 7'h2f ) |-> fsm_7 == hw_8 && hw_16 == rx_11 && hw_5 == sig_10 ; endproperty \n property name; @(posedge bus_clock_10) ( read_enable_16 ) != 7'h2f  |-> cfg_18 == tx_8 && clk_4 == core_19 && chip_7 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   7'b10110x1 : begin\n     reg_6 <= rst_13\n     rx_17 <= fsm_9\n     sig_4 = sig_16;\n   end\n   7'b10xx111 : begin\n     auth_13 <= hw_16\n     fsm_7 = fsm_10\n     rst_5 = hw_8;\n   end\n   7'b1000011 : begin\n     data_16 = clk_1\n     rst_1 = data_11\n     clk_9 <= chip_9;\n   end\n   default : begin \n     rx_16 <= hw_15\n     cfg_4 = auth_6\n     tx_11 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_18) ( data_buffer_17 ) == ( 7'b10110x1 ) |-> reg_6 == rst_13 && rx_17 == fsm_9 && sig_4 == sig_16 ; endproperty \n property name; @(negedge cpu_clock_18) ( data_buffer_17 ) == ( 7'b10xx111 ) |-> auth_13 == hw_16 && fsm_7 == fsm_10 && rst_5 == hw_8 ; endproperty \n property name; @(negedge cpu_clock_18) ( data_buffer_17 ) == ( 7'b1000011 ) |-> data_16 == clk_1 && rst_1 == data_11 && clk_9 == chip_9 ; endproperty \n property name; ( data_buffer_17 ) != 7'b10110x1 && ( data_buffer_17 ) != 7'b10xx111 && @(negedge cpu_clock_18) ( data_buffer_17 ) != 7'b1000011  |-> rx_16 == hw_15 && cfg_4 == auth_6 && tx_11 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'bx011x00 : begin\n     cfg_12 = hw_5\n     tx_13 <= rx_1\n     rx_4 = rst_11;\n   end\n   7'bxx11x00 : begin\n     reg_2 = chip_20\n     clk_16 = clk_13\n     reg_17 <= err_14;\n   end\n   7'bx000100 : begin\n     fsm_20 <= reg_11\n     auth_20 <= data_5\n     err_1 <= data_18;\n   end\n   default : begin \n     err_17 = hw_1\n     core_2 <= reg_10\n     chip_20 = sig_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( input_buffer_status_11 ) == ( 7'bx011x00 ) |-> cfg_12 == hw_5 && tx_13 == rx_1 && rx_4 == rst_11 ; endproperty \n property name; @(posedge core_clock_3) ( input_buffer_status_11 ) == ( 7'bxx11x00 ) |-> reg_2 == chip_20 && clk_16 == clk_13 && reg_17 == err_14 ; endproperty \n property name; @(posedge core_clock_3) ( input_buffer_status_11 ) == ( 7'bx000100 ) |-> fsm_20 == reg_11 && auth_20 == data_5 && err_1 == data_18 ; endproperty \n property name; ( input_buffer_status_11 ) != 7'bx011x00 && ( input_buffer_status_11 ) != 7'bxx11x00 && @(posedge core_clock_3) ( input_buffer_status_11 ) != 7'bx000100  |-> err_17 == hw_1 && core_2 == reg_10 && chip_20 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( output_status_2 ) \n   5'bxx1xx : begin\n     sig_10 <= rx_17\n     hw_1 <= rx_6\n     core_4 = rx_10;\n   end\n   7'b00x110x : begin\n     hw_6 <= core_12\n     data_13 = clk_13\n     reg_10 <= hw_10;\n   end\n   default : begin \n     hw_10 = sig_16\n     chip_1 = chip_14\n     fsm_8 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_2) ( output_status_2 ) == ( 5'bxx1xx ) |-> sig_10 == rx_17 && hw_1 == rx_6 && core_4 == rx_10 ; endproperty \n property name; @(posedge clk_signal_2) ( output_status_2 ) == ( 7'b00x110x ) |-> hw_6 == core_12 && data_13 == clk_13 && reg_10 == hw_10 ; endproperty \n property name; ( output_status_2 ) != 5'bxx1xx && @(posedge clk_signal_2) ( output_status_2 ) != 7'b00x110x  |-> hw_10 == sig_16 && chip_1 == chip_14 && fsm_8 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "case ( read_enable_4 ) \n   tx_11 : begin\n     auth_9 = err_19\n     chip_12 = rst_14;\n   end\n   7'bx1xx00x : begin\n     data_16 <= chip_18\n     clk_12 = core_6;\n   end\n   default : begin \n     reg_7 = fsm_12\n     err_1 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( read_enable_4 ) == ( tx_11 ) |-> auth_9 == err_19 && chip_12 == rst_14 ; endproperty \n property name; @(posedge pll_clk_16) ( read_enable_4 ) == ( 7'bx1xx00x ) |-> data_16 == chip_18 && clk_12 == core_6 ; endproperty \n property name; ( read_enable_4 ) != tx_11 && @(posedge pll_clk_16) ( read_enable_4 ) != 7'bx1xx00x  |-> reg_7 == fsm_12 && err_1 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( data_control_18 ) \n   6'b1xx001 : begin\n     rst_10 = rst_19\n     rx_4 <= fsm_13\n     err_4 <= hw_12;\n   end\n   default : begin \n     rst_12 = core_15\n     data_6 = cfg_12\n     core_5 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( data_control_18 ) == ( 6'b1xx001 ) |-> rst_10 == rst_19 && rx_4 == fsm_13 && err_4 == hw_12 ; endproperty \n property name; @(negedge clk_signal_1) ( data_control_18 ) != 6'b1xx001  |-> rst_12 == core_15 && data_6 == cfg_12 && core_5 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( status_buffer_9 ) \n   7'h9 : begin\n     auth_2 <= err_4\n     cfg_6 = chip_2\n     cfg_17 = core_9;\n   end\n   default : begin \n     data_17 <= clk_15\n     fsm_2 <= sig_2\n     rx_16 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( status_buffer_9 ) == ( 7'h9 ) |-> auth_2 == err_4 && cfg_6 == chip_2 && cfg_17 == core_9 ; endproperty \n property name; @(negedge main_clk_16) ( status_buffer_9 ) != 7'h9  |-> data_17 == clk_15 && fsm_2 == sig_2 && rx_16 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( data_status_20 ) \n   6'bx01xxx : begin\n     err_6 <= sig_20\n     tx_19 = reg_19\n     fsm_13 <= err_2;\n   end\n   7'b010101x : begin\n     reg_2 <= fsm_10\n     hw_3 <= core_16\n     cfg_11 <= tx_17;\n   end\n   7'bx11100x : begin\n     fsm_3 <= core_11\n     auth_3 <= cfg_1\n     hw_16 = hw_2;\n   end\n   default : begin \n     data_8 <= cfg_13\n     rst_11 <= core_4\n     fsm_4 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_11) ( data_status_20 ) == ( 6'bx01xxx ) |-> err_6 == sig_20 && tx_19 == reg_19 && fsm_13 == err_2 ; endproperty \n property name; @(negedge clk_in_11) ( data_status_20 ) == ( 7'b010101x ) |-> reg_2 == fsm_10 && hw_3 == core_16 && cfg_11 == tx_17 ; endproperty \n property name; @(negedge clk_in_11) ( data_status_20 ) == ( 7'bx11100x ) |-> fsm_3 == core_11 && auth_3 == cfg_1 && hw_16 == hw_2 ; endproperty \n property name; ( data_status_20 ) != 6'bx01xxx && ( data_status_20 ) != 7'b010101x && @(negedge clk_in_11) ( data_status_20 ) != 7'bx11100x  |-> data_8 == cfg_13 && rst_11 == core_4 && fsm_4 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_11"
    },
    {
        "Code": "case ( status_control_6 ) \n   6'b110010 : begin\n     sig_10 = err_7\n     reg_1 = clk_8\n     reg_6 <= rst_20;\n   end\n   default : begin \n     data_5 = reg_7\n     cfg_14 = chip_19\n     clk_11 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( status_control_6 ) == ( 6'b110010 ) |-> sig_10 == err_7 && reg_1 == clk_8 && reg_6 == rst_20 ; endproperty \n property name; @(negedge clk_gen_9) ( status_control_6 ) != 6'b110010  |-> data_5 == reg_7 && cfg_14 == chip_19 && clk_11 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( input_status_register_2 ) \n   4'bxxxx : begin\n     chip_7 = chip_15\n     reg_20 <= tx_15;\n   end\n   default : begin \n     tx_5 <= tx_3\n     chip_20 = reg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_3) ( input_status_register_2 ) == ( 4'bxxxx ) |-> chip_7 == chip_15 && reg_20 == tx_15 ; endproperty \n property name; @(negedge clock_ctrl_3) ( input_status_register_2 ) != 4'bxxxx  |-> tx_5 == tx_3 && chip_20 == reg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "case ( acknowledge_6 ) \n   sig_19 : begin\n     rst_18 = data_18\n     err_4 <= hw_1;\n   end\n   default : begin \n     auth_2 <= rst_6\n     tx_20 <= chip_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_8) ( acknowledge_6 ) == ( sig_19 ) |-> rst_18 == data_18 && err_4 == hw_1 ; endproperty \n property name; @(negedge main_clk_8) ( acknowledge_6 ) != sig_19  |-> auth_2 == rst_6 && tx_20 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "case ( start_bit_18 ) \n   7'b11011xx : begin\n     chip_14 = rst_9\n     clk_10 = clk_9;\n   end\n   7'b01x10x0 : begin\n     hw_18 <= auth_5\n     clk_6 = hw_10;\n   end\n   default : begin \n     core_12 = reg_19\n     reg_17 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_8) ( start_bit_18 ) == ( 7'b11011xx ) |-> chip_14 == rst_9 && clk_10 == clk_9 ; endproperty \n property name; @(negedge clk_reset_8) ( start_bit_18 ) == ( 7'b01x10x0 ) |-> hw_18 == auth_5 && clk_6 == hw_10 ; endproperty \n property name; ( start_bit_18 ) != 7'b11011xx && @(negedge clk_reset_8) ( start_bit_18 ) != 7'b01x10x0  |-> core_12 == reg_19 && reg_17 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "case ( operation_status_7 ) \n   4'b01xx : begin\n     sig_7 = hw_2\n     rx_2 = tx_9\n     data_17 <= clk_1;\n   end\n   7'b0x000x0 : begin\n     data_14 = data_16\n     err_6 = tx_19\n     clk_17 = fsm_16;\n   end\n   6'bx10xxx : begin\n     rx_10 <= clk_9\n     sig_10 = err_13\n     tx_15 = data_4;\n   end\n   default : begin \n     clk_20 = sig_16\n     core_9 <= reg_4\n     err_7 <= core_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( operation_status_7 ) == ( 4'b01xx ) |-> sig_7 == hw_2 && rx_2 == tx_9 && data_17 == clk_1 ; endproperty \n property name; @(negedge clk_gen_16) ( operation_status_7 ) == ( 7'b0x000x0 ) |-> data_14 == data_16 && err_6 == tx_19 && clk_17 == fsm_16 ; endproperty \n property name; @(negedge clk_gen_16) ( operation_status_7 ) == ( 6'bx10xxx ) |-> rx_10 == clk_9 && sig_10 == err_13 && tx_15 == data_4 ; endproperty \n property name; ( operation_status_7 ) != 4'b01xx && ( operation_status_7 ) != 7'b0x000x0 && @(negedge clk_gen_16) ( operation_status_7 ) != 6'bx10xxx  |-> clk_20 == sig_16 && core_9 == reg_4 && err_7 == core_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( command_register_18 ) \n   5'b1x0xx : begin\n     reg_17 <= data_1\n     tx_12 <= hw_19\n     cfg_8 = hw_8;\n   end\n   6'b111001 : begin\n     core_15 <= core_18\n     auth_15 = hw_4\n     rst_3 = clk_17;\n   end\n   default : begin \n     err_4 = clk_8\n     rx_15 = hw_10\n     auth_11 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( command_register_18 ) == ( 5'b1x0xx ) |-> reg_17 == data_1 && tx_12 == hw_19 && cfg_8 == hw_8 ; endproperty \n property name; @(posedge clock_div_4) ( command_register_18 ) == ( 6'b111001 ) |-> core_15 == core_18 && auth_15 == hw_4 && rst_3 == clk_17 ; endproperty \n property name; ( command_register_18 ) != 5'b1x0xx && @(posedge clock_div_4) ( command_register_18 ) != 6'b111001  |-> err_4 == clk_8 && rx_15 == hw_10 && auth_11 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'bxx11x00 : begin\n     err_18 = clk_1\n     rx_1 = chip_4;\n   end\n   7'b0101110 : begin\n     core_19 <= rx_3\n     sig_7 = rst_2;\n   end\n   default : begin \n     reg_5 <= sig_12\n     cfg_12 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_16) ( data_status_register_14 ) == ( 7'bxx11x00 ) |-> err_18 == clk_1 && rx_1 == chip_4 ; endproperty \n property name; @(posedge clock_source_16) ( data_status_register_14 ) == ( 7'b0101110 ) |-> core_19 == rx_3 && sig_7 == rst_2 ; endproperty \n property name; ( data_status_register_14 ) != 7'bxx11x00 && @(posedge clock_source_16) ( data_status_register_14 ) != 7'b0101110  |-> reg_5 == sig_12 && cfg_12 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_16"
    },
    {
        "Code": "case ( output_register_16 ) \n   7'bx1xx0x0 : begin\n     sig_4 <= core_11\n     fsm_1 = tx_6\n     err_17 = err_12;\n   end\n   default : begin \n     chip_10 <= rst_2\n     tx_14 = fsm_11\n     clk_7 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_3) ( output_register_16 ) == ( 7'bx1xx0x0 ) |-> sig_4 == core_11 && fsm_1 == tx_6 && err_17 == err_12 ; endproperty \n property name; @(posedge clk_signal_3) ( output_register_16 ) != 7'bx1xx0x0  |-> chip_10 == rst_2 && tx_14 == fsm_11 && clk_7 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "case ( output_buffer_status_17 ) \n   6'b010010 : begin\n     hw_18 <= core_10\n     sig_12 <= err_2;\n   end\n   rx_13 : begin\n     rx_15 <= core_9\n     data_20 <= rst_4;\n   end\n   6'b11xx10 : begin\n     rst_5 <= fsm_10\n     cfg_5 <= data_4;\n   end\n   default : begin \n     core_8 = hw_7\n     cfg_2 <= rx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_14) ( output_buffer_status_17 ) == ( 6'b010010 ) |-> hw_18 == core_10 && sig_12 == err_2 ; endproperty \n property name; @(negedge clk_enable_14) ( output_buffer_status_17 ) == ( rx_13 ) |-> rx_15 == core_9 && data_20 == rst_4 ; endproperty \n property name; @(negedge clk_enable_14) ( output_buffer_status_17 ) == ( 6'b11xx10 ) |-> rst_5 == fsm_10 && cfg_5 == data_4 ; endproperty \n property name; ( output_buffer_status_17 ) != 6'b010010 && ( output_buffer_status_17 ) != rx_13 && @(negedge clk_enable_14) ( output_buffer_status_17 ) != 6'b11xx10  |-> core_8 == hw_7 && cfg_2 == rx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "case ( data_control_status_12 ) \n   7'bx100100 : begin\n     rx_3 <= cfg_12\n     auth_1 <= hw_6;\n   end\n   default : begin \n     tx_12 = cfg_18\n     hw_1 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_6) ( data_control_status_12 ) == ( 7'bx100100 ) |-> rx_3 == cfg_12 && auth_1 == hw_6 ; endproperty \n property name; @(negedge sys_clk_6) ( data_control_status_12 ) != 7'bx100100  |-> tx_12 == cfg_18 && hw_1 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_6"
    },
    {
        "Code": "case ( control_input_status_6 ) \n   5'bxxxx1 : begin\n     sig_8 <= tx_3\n     err_16 = core_20;\n   end\n   default : begin \n     tx_7 <= core_19\n     rx_16 <= reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_20) ( control_input_status_6 ) == ( 5'bxxxx1 ) |-> sig_8 == tx_3 && err_16 == core_20 ; endproperty \n property name; @(posedge pll_clk_20) ( control_input_status_6 ) != 5'bxxxx1  |-> tx_7 == core_19 && rx_16 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "case ( control_input_status_11 ) \n   7'b01000xx : begin\n     sig_17 <= clk_20\n     data_4 <= clk_17;\n   end\n   7'b1x11001 : begin\n     sig_20 <= core_18\n     reg_15 = reg_13;\n   end\n   default : begin \n     sig_11 = core_11\n     rx_9 <= auth_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_9) ( control_input_status_11 ) == ( 7'b01000xx ) |-> sig_17 == clk_20 && data_4 == clk_17 ; endproperty \n property name; @(posedge clk_osc_9) ( control_input_status_11 ) == ( 7'b1x11001 ) |-> sig_20 == core_18 && reg_15 == reg_13 ; endproperty \n property name; ( control_input_status_11 ) != 7'b01000xx && @(posedge clk_osc_9) ( control_input_status_11 ) != 7'b1x11001  |-> sig_11 == core_11 && rx_9 == auth_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "case ( address_7 ) \n   7'bxx0x1x0 : begin\n     data_10 <= sig_4\n     chip_13 <= sig_18\n     sig_1 <= core_9;\n   end\n   5'b00111 : begin\n     reg_18 = hw_9\n     chip_8 = data_7\n     sig_5 = data_4;\n   end\n   default : begin \n     hw_18 = tx_13\n     cfg_9 = rx_19\n     auth_11 <= reg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_16) ( address_7 ) == ( 7'bxx0x1x0 ) |-> data_10 == sig_4 && chip_13 == sig_18 && sig_1 == core_9 ; endproperty \n property name; @(posedge mem_clock_16) ( address_7 ) == ( 5'b00111 ) |-> reg_18 == hw_9 && chip_8 == data_7 && sig_5 == data_4 ; endproperty \n property name; ( address_7 ) != 7'bxx0x1x0 && @(posedge mem_clock_16) ( address_7 ) != 5'b00111  |-> hw_18 == tx_13 && cfg_9 == rx_19 && auth_11 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "case ( command_word_19 ) \n   7'bx110111 : begin\n     cfg_2 = chip_3\n     clk_12 = err_13;\n   end\n   7'b0x10101 : begin\n     fsm_1 <= rx_14\n     rst_6 = reg_7;\n   end\n   default : begin \n     auth_9 = fsm_12\n     core_9 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_18) ( command_word_19 ) == ( 7'bx110111 ) |-> cfg_2 == chip_3 && clk_12 == err_13 ; endproperty \n property name; @(posedge core_clock_18) ( command_word_19 ) == ( 7'b0x10101 ) |-> fsm_1 == rx_14 && rst_6 == reg_7 ; endproperty \n property name; ( command_word_19 ) != 7'bx110111 && @(posedge core_clock_18) ( command_word_19 ) != 7'b0x10101  |-> auth_9 == fsm_12 && core_9 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "case ( interrupt_enable_7 ) \n   7'bx10x1xx : begin\n     auth_12 <= hw_1\n     data_12 <= core_18\n     cfg_14 = tx_12;\n   end\n   7'b0xxx001 : begin\n     reg_18 <= auth_7\n     fsm_12 <= rst_3\n     chip_2 <= rx_1;\n   end\n   default : begin \n     fsm_11 = hw_7\n     hw_19 = chip_15\n     rx_16 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( interrupt_enable_7 ) == ( 7'bx10x1xx ) |-> auth_12 == hw_1 && data_12 == core_18 && cfg_14 == tx_12 ; endproperty \n property name; @(posedge clock_div_4) ( interrupt_enable_7 ) == ( 7'b0xxx001 ) |-> reg_18 == auth_7 && fsm_12 == rst_3 && chip_2 == rx_1 ; endproperty \n property name; ( interrupt_enable_7 ) != 7'bx10x1xx && @(posedge clock_div_4) ( interrupt_enable_7 ) != 7'b0xxx001  |-> fsm_11 == hw_7 && hw_19 == chip_15 && rx_16 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( data_buffer_status_20 ) \n   7'h1c : begin\n     err_4 = err_1\n     cfg_6 <= chip_2;\n   end\n   4'b0001 : begin\n     data_14 <= tx_16\n     fsm_3 = data_9;\n   end\n   default : begin \n     rst_12 = chip_1\n     cfg_18 = chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_16) ( data_buffer_status_20 ) == ( 7'h1c ) |-> err_4 == err_1 && cfg_6 == chip_2 ; endproperty \n property name; @(negedge fast_clk_16) ( data_buffer_status_20 ) == ( 4'b0001 ) |-> data_14 == tx_16 && fsm_3 == data_9 ; endproperty \n property name; ( data_buffer_status_20 ) != 7'h1c && @(negedge fast_clk_16) ( data_buffer_status_20 ) != 4'b0001  |-> rst_12 == chip_1 && cfg_18 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_16"
    },
    {
        "Code": "case ( input_register_8 ) \n   6'b1xxxxx : begin\n     sig_19 <= chip_14\n     core_10 = chip_2\n     sig_8 <= auth_20;\n   end\n   5'b01110 : begin\n     rx_3 = auth_9\n     clk_12 = sig_11\n     fsm_6 = rx_20;\n   end\n   6'b1xx1xx : begin\n     rx_9 = tx_6\n     rx_5 = data_2\n     rx_2 <= cfg_18;\n   end\n   default : begin \n     auth_3 = core_11\n     cfg_12 <= cfg_7\n     err_10 = err_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_8) ( input_register_8 ) == ( 6'b1xxxxx ) |-> sig_19 == chip_14 && core_10 == chip_2 && sig_8 == auth_20 ; endproperty \n property name; @(posedge fast_clk_8) ( input_register_8 ) == ( 5'b01110 ) |-> rx_3 == auth_9 && clk_12 == sig_11 && fsm_6 == rx_20 ; endproperty \n property name; @(posedge fast_clk_8) ( input_register_8 ) == ( 6'b1xx1xx ) |-> rx_9 == tx_6 && rx_5 == data_2 && rx_2 == cfg_18 ; endproperty \n property name; ( input_register_8 ) != 6'b1xxxxx && ( input_register_8 ) != 5'b01110 && @(posedge fast_clk_8) ( input_register_8 ) != 6'b1xx1xx  |-> auth_3 == core_11 && cfg_12 == cfg_7 && err_10 == err_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_8"
    },
    {
        "Code": "case ( operation_code_20 ) \n   5'bx1x01 : begin\n     cfg_16 <= rst_14\n     err_3 <= chip_19\n     hw_20 = auth_4;\n   end\n   default : begin \n     cfg_3 = chip_7\n     auth_20 <= clk_2\n     tx_17 = cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_20) ( operation_code_20 ) == ( 5'bx1x01 ) |-> cfg_16 == rst_14 && err_3 == chip_19 && hw_20 == auth_4 ; endproperty \n property name; @(posedge clk_osc_20) ( operation_code_20 ) != 5'bx1x01  |-> cfg_3 == chip_7 && auth_20 == clk_2 && tx_17 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   5'h4 : begin\n     cfg_20 <= hw_9\n     reg_20 <= tx_18\n     cfg_15 <= reg_17;\n   end\n   5'b01111 : begin\n     err_12 = rst_9\n     rst_14 <= chip_15\n     chip_3 = sig_6;\n   end\n   default : begin \n     data_3 <= fsm_12\n     core_14 = core_13\n     rst_3 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_14) ( data_status_register_status_20 ) == ( 5'h4 ) |-> cfg_20 == hw_9 && reg_20 == tx_18 && cfg_15 == reg_17 ; endproperty \n property name; @(posedge clock_ctrl_14) ( data_status_register_status_20 ) == ( 5'b01111 ) |-> err_12 == rst_9 && rst_14 == chip_15 && chip_3 == sig_6 ; endproperty \n property name; ( data_status_register_status_20 ) != 5'h4 && @(posedge clock_ctrl_14) ( data_status_register_status_20 ) != 5'b01111  |-> data_3 == fsm_12 && core_14 == core_13 && rst_3 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "case ( status_register_buffer_20 ) \n   7'h4a : begin\n     fsm_7 = tx_4\n     data_16 <= tx_12\n     err_20 <= rst_6;\n   end\n   6'b110x0x : begin\n     hw_11 <= hw_17\n     cfg_16 = data_19\n     fsm_19 <= data_7;\n   end\n   5'b0x01x : begin\n     rx_7 <= rst_8\n     rst_7 = hw_9\n     sig_10 = reg_5;\n   end\n   default : begin \n     clk_2 <= core_12\n     auth_5 <= rx_5\n     tx_7 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_1) ( status_register_buffer_20 ) == ( 7'h4a ) |-> fsm_7 == tx_4 && data_16 == tx_12 && err_20 == rst_6 ; endproperty \n property name; @(negedge clk_gen_1) ( status_register_buffer_20 ) == ( 6'b110x0x ) |-> hw_11 == hw_17 && cfg_16 == data_19 && fsm_19 == data_7 ; endproperty \n property name; @(negedge clk_gen_1) ( status_register_buffer_20 ) == ( 5'b0x01x ) |-> rx_7 == rst_8 && rst_7 == hw_9 && sig_10 == reg_5 ; endproperty \n property name; ( status_register_buffer_20 ) != 7'h4a && ( status_register_buffer_20 ) != 6'b110x0x && @(negedge clk_gen_1) ( status_register_buffer_20 ) != 5'b0x01x  |-> clk_2 == core_12 && auth_5 == rx_5 && tx_7 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "case ( input_buffer_19 ) \n   rx_13 : begin\n     chip_6 <= auth_6\n     rx_11 <= reg_18\n     err_20 <= fsm_11;\n   end\n   data_12 : begin\n     fsm_1 <= err_3\n     rst_14 <= hw_4\n     sig_8 <= clk_17;\n   end\n   5'bx01x0 : begin\n     fsm_9 = clk_10\n     clk_13 <= cfg_18\n     chip_2 = chip_20;\n   end\n   default : begin \n     data_4 = clk_3\n     fsm_20 = sig_14\n     auth_12 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( input_buffer_19 ) == ( rx_13 ) |-> chip_6 == auth_6 && rx_11 == reg_18 && err_20 == fsm_11 ; endproperty \n property name; @(negedge clk_reset_13) ( input_buffer_19 ) == ( data_12 ) |-> fsm_1 == err_3 && rst_14 == hw_4 && sig_8 == clk_17 ; endproperty \n property name; @(negedge clk_reset_13) ( input_buffer_19 ) == ( 5'bx01x0 ) |-> fsm_9 == clk_10 && clk_13 == cfg_18 && chip_2 == chip_20 ; endproperty \n property name; ( input_buffer_19 ) != rx_13 && ( input_buffer_19 ) != data_12 && @(negedge clk_reset_13) ( input_buffer_19 ) != 5'bx01x0  |-> data_4 == clk_3 && fsm_20 == sig_14 && auth_12 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( output_buffer_6 ) \n   6'bx01001 : begin\n     data_13 = data_18\n     data_16 = err_19\n     cfg_8 <= err_4;\n   end\n   5'bx1000 : begin\n     auth_10 <= auth_13\n     reg_8 = clk_17\n     hw_12 <= rx_20;\n   end\n   default : begin \n     rx_4 = tx_3\n     fsm_4 = clk_18\n     chip_4 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_5) ( output_buffer_6 ) == ( 6'bx01001 ) |-> data_13 == data_18 && data_16 == err_19 && cfg_8 == err_4 ; endproperty \n property name; @(negedge clk_out_5) ( output_buffer_6 ) == ( 5'bx1000 ) |-> auth_10 == auth_13 && reg_8 == clk_17 && hw_12 == rx_20 ; endproperty \n property name; ( output_buffer_6 ) != 6'bx01001 && @(negedge clk_out_5) ( output_buffer_6 ) != 5'bx1000  |-> rx_4 == tx_3 && fsm_4 == clk_18 && chip_4 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   7'b10x0xxx : begin\n     chip_19 <= hw_1\n     clk_19 <= chip_3\n     err_20 <= rst_19;\n   end\n   5'b0011x : begin\n     reg_15 = sig_15\n     rst_13 <= chip_14\n     hw_13 <= chip_13;\n   end\n   5'b01x01 : begin\n     rst_3 <= tx_1\n     rst_17 <= data_6\n     tx_20 <= hw_18;\n   end\n   default : begin \n     err_6 = reg_20\n     rx_8 <= rst_6\n     cfg_5 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_17) ( ready_signal_17 ) == ( 7'b10x0xxx ) |-> chip_19 == hw_1 && clk_19 == chip_3 && err_20 == rst_19 ; endproperty \n property name; @(negedge clk_out_17) ( ready_signal_17 ) == ( 5'b0011x ) |-> reg_15 == sig_15 && rst_13 == chip_14 && hw_13 == chip_13 ; endproperty \n property name; @(negedge clk_out_17) ( ready_signal_17 ) == ( 5'b01x01 ) |-> rst_3 == tx_1 && rst_17 == data_6 && tx_20 == hw_18 ; endproperty \n property name; ( ready_signal_17 ) != 7'b10x0xxx && ( ready_signal_17 ) != 5'b0011x && @(negedge clk_out_17) ( ready_signal_17 ) != 5'b01x01  |-> err_6 == reg_20 && rx_8 == rst_6 && cfg_5 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "case ( status_flag_17 ) \n   4'bxx00 : begin\n     cfg_18 = fsm_19\n     rst_20 <= chip_1;\n   end\n   default : begin \n     clk_11 <= err_4\n     reg_9 <= sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_16) ( status_flag_17 ) == ( 4'bxx00 ) |-> cfg_18 == fsm_19 && rst_20 == chip_1 ; endproperty \n property name; @(negedge clk_in_16) ( status_flag_17 ) != 4'bxx00  |-> clk_11 == err_4 && reg_9 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_16"
    },
    {
        "Code": "case ( address_9 ) \n   6'bxx0xx0 : begin\n     rx_1 <= tx_1\n     reg_4 = err_7\n     sig_13 <= rx_8;\n   end\n   6'b000x11 : begin\n     sig_20 = cfg_6\n     reg_16 <= reg_17\n     core_7 <= clk_15;\n   end\n   default : begin \n     cfg_7 = core_3\n     sig_9 <= data_17\n     clk_3 <= fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_17) ( address_9 ) == ( 6'bxx0xx0 ) |-> rx_1 == tx_1 && reg_4 == err_7 && sig_13 == rx_8 ; endproperty \n property name; @(posedge clk_in_17) ( address_9 ) == ( 6'b000x11 ) |-> sig_20 == cfg_6 && reg_16 == reg_17 && core_7 == clk_15 ; endproperty \n property name; ( address_9 ) != 6'bxx0xx0 && @(posedge clk_in_17) ( address_9 ) != 6'b000x11  |-> cfg_7 == core_3 && sig_9 == data_17 && clk_3 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   7'b11xx010 : begin\n     cfg_6 <= fsm_13\n     data_12 = reg_14\n     auth_9 <= clk_10;\n   end\n   7'b0000001 : begin\n     fsm_6 <= sig_17\n     auth_6 <= auth_13\n     sig_3 = rx_1;\n   end\n   6'b1x1x10 : begin\n     cfg_9 = tx_11\n     sig_20 = sig_15\n     tx_6 = tx_10;\n   end\n   default : begin \n     chip_9 <= reg_13\n     clk_11 = rst_3\n     err_16 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_17) ( interrupt_flag_8 ) == ( 7'b11xx010 ) |-> cfg_6 == fsm_13 && data_12 == reg_14 && auth_9 == clk_10 ; endproperty \n property name; @(posedge clock_ctrl_17) ( interrupt_flag_8 ) == ( 7'b0000001 ) |-> fsm_6 == sig_17 && auth_6 == auth_13 && sig_3 == rx_1 ; endproperty \n property name; @(posedge clock_ctrl_17) ( interrupt_flag_8 ) == ( 6'b1x1x10 ) |-> cfg_9 == tx_11 && sig_20 == sig_15 && tx_6 == tx_10 ; endproperty \n property name; ( interrupt_flag_8 ) != 7'b11xx010 && ( interrupt_flag_8 ) != 7'b0000001 && @(posedge clock_ctrl_17) ( interrupt_flag_8 ) != 6'b1x1x10  |-> chip_9 == reg_13 && clk_11 == rst_3 && err_16 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   6'bx1001x : begin\n     rx_10 <= auth_10\n     core_10 = rx_12;\n   end\n   default : begin \n     core_20 = sig_10\n     fsm_1 = hw_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_1) ( data_control_status_2 ) == ( 6'bx1001x ) |-> rx_10 == auth_10 && core_10 == rx_12 ; endproperty \n property name; @(posedge clk_signal_1) ( data_control_status_2 ) != 6'bx1001x  |-> core_20 == sig_10 && fsm_1 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_1"
    },
    {
        "Code": "case ( output_data_1 ) \n   6'bxxx00x : begin\n     fsm_18 <= data_20\n     clk_17 <= sig_1\n     hw_1 <= tx_5;\n   end\n   7'h3d : begin\n     rst_9 <= sig_3\n     data_14 <= rst_4\n     rx_20 <= err_12;\n   end\n   5'bxxx1x : begin\n     chip_15 <= data_15\n     cfg_18 <= tx_3\n     cfg_6 = data_1;\n   end\n   default : begin \n     rst_18 <= data_3\n     chip_4 = fsm_2\n     rst_4 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_3) ( output_data_1 ) == ( 6'bxxx00x ) |-> fsm_18 == data_20 && clk_17 == sig_1 && hw_1 == tx_5 ; endproperty \n property name; @(negedge bus_clock_3) ( output_data_1 ) == ( 7'h3d ) |-> rst_9 == sig_3 && data_14 == rst_4 && rx_20 == err_12 ; endproperty \n property name; @(negedge bus_clock_3) ( output_data_1 ) == ( 5'bxxx1x ) |-> chip_15 == data_15 && cfg_18 == tx_3 && cfg_6 == data_1 ; endproperty \n property name; ( output_data_1 ) != 6'bxxx00x && ( output_data_1 ) != 7'h3d && @(negedge bus_clock_3) ( output_data_1 ) != 5'bxxx1x  |-> rst_18 == data_3 && chip_4 == fsm_2 && rst_4 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_3"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   7'b1x1111x : begin\n     reg_13 <= fsm_16\n     err_20 = rst_6;\n   end\n   4'b0xx1 : begin\n     core_4 <= rx_8\n     auth_12 = sig_17;\n   end\n   7'h9 : begin\n     err_19 <= cfg_2\n     tx_7 <= auth_20;\n   end\n   default : begin \n     sig_9 <= data_20\n     core_5 = cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_14) ( data_status_register_2 ) == ( 7'b1x1111x ) |-> reg_13 == fsm_16 && err_20 == rst_6 ; endproperty \n property name; @(posedge clk_in_14) ( data_status_register_2 ) == ( 4'b0xx1 ) |-> core_4 == rx_8 && auth_12 == sig_17 ; endproperty \n property name; @(posedge clk_in_14) ( data_status_register_2 ) == ( 7'h9 ) |-> err_19 == cfg_2 && tx_7 == auth_20 ; endproperty \n property name; ( data_status_register_2 ) != 7'b1x1111x && ( data_status_register_2 ) != 4'b0xx1 && @(posedge clk_in_14) ( data_status_register_2 ) != 7'h9  |-> sig_9 == data_20 && core_5 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_14"
    },
    {
        "Code": "case ( status_output_11 ) \n   7'bxx1x0x1 : begin\n     auth_4 = core_19\n     err_10 = sig_20\n     fsm_14 <= core_13;\n   end\n   7'b1011001 : begin\n     err_13 <= sig_13\n     tx_1 <= rst_12\n     rst_1 <= data_19;\n   end\n   6'b01000x : begin\n     hw_7 = chip_19\n     data_1 = core_14\n     chip_1 = clk_17;\n   end\n   default : begin \n     hw_4 <= rst_18\n     rst_6 <= err_4\n     fsm_7 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_19) ( status_output_11 ) == ( 7'bxx1x0x1 ) |-> auth_4 == core_19 && err_10 == sig_20 && fsm_14 == core_13 ; endproperty \n property name; @(negedge clk_out_19) ( status_output_11 ) == ( 7'b1011001 ) |-> err_13 == sig_13 && tx_1 == rst_12 && rst_1 == data_19 ; endproperty \n property name; @(negedge clk_out_19) ( status_output_11 ) == ( 6'b01000x ) |-> hw_7 == chip_19 && data_1 == core_14 && chip_1 == clk_17 ; endproperty \n property name; ( status_output_11 ) != 7'bxx1x0x1 && ( status_output_11 ) != 7'b1011001 && @(negedge clk_out_19) ( status_output_11 ) != 6'b01000x  |-> hw_4 == rst_18 && rst_6 == err_4 && fsm_7 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "case ( instruction_register_16 ) \n   6'b101x1x : begin\n     err_8 <= tx_9\n     err_6 <= data_15;\n   end\n   6'b1x0xx0 : begin\n     cfg_2 = core_15\n     cfg_16 <= data_17;\n   end\n   7'bx0111x1 : begin\n     cfg_14 = rst_4\n     reg_18 = err_20;\n   end\n   default : begin \n     fsm_5 = core_18\n     clk_20 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_17) ( instruction_register_16 ) == ( 6'b101x1x ) |-> err_8 == tx_9 && err_6 == data_15 ; endproperty \n property name; @(posedge bus_clock_17) ( instruction_register_16 ) == ( 6'b1x0xx0 ) |-> cfg_2 == core_15 && cfg_16 == data_17 ; endproperty \n property name; @(posedge bus_clock_17) ( instruction_register_16 ) == ( 7'bx0111x1 ) |-> cfg_14 == rst_4 && reg_18 == err_20 ; endproperty \n property name; ( instruction_register_16 ) != 6'b101x1x && ( instruction_register_16 ) != 6'b1x0xx0 && @(posedge bus_clock_17) ( instruction_register_16 ) != 7'bx0111x1  |-> fsm_5 == core_18 && clk_20 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "case ( data_ready_6 ) \n   6'h1 : begin\n     reg_20 = data_1\n     clk_11 <= reg_15\n     chip_6 <= err_10;\n   end\n   default : begin \n     reg_11 = reg_3\n     auth_19 <= tx_18\n     auth_15 <= cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_11) ( data_ready_6 ) == ( 6'h1 ) |-> reg_20 == data_1 && clk_11 == reg_15 && chip_6 == err_10 ; endproperty \n property name; @(negedge clk_gen_11) ( data_ready_6 ) != 6'h1  |-> reg_11 == reg_3 && auth_19 == tx_18 && auth_15 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "case ( control_input_15 ) \n   7'b0111x0x : begin\n     clk_5 = auth_12\n     core_7 = rx_2;\n   end\n   7'h74 : begin\n     core_9 = sig_6\n     clk_11 <= data_3;\n   end\n   default : begin \n     fsm_3 = err_5\n     data_8 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( control_input_15 ) == ( 7'b0111x0x ) |-> clk_5 == auth_12 && core_7 == rx_2 ; endproperty \n property name; @(posedge clk_out_12) ( control_input_15 ) == ( 7'h74 ) |-> core_9 == sig_6 && clk_11 == data_3 ; endproperty \n property name; ( control_input_15 ) != 7'b0111x0x && @(posedge clk_out_12) ( control_input_15 ) != 7'h74  |-> fsm_3 == err_5 && data_8 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   7'b1111x11 : begin\n     chip_20 = clk_8\n     rst_16 <= data_19;\n   end\n   auth : begin\n     core_11 <= tx_8\n     tx_12 = data_10;\n   end\n   default : begin \n     reg_16 = chip_6\n     chip_10 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_12) ( output_buffer_status_16 ) == ( 7'b1111x11 ) |-> chip_20 == clk_8 && rst_16 == data_19 ; endproperty \n property name; @(posedge bus_clock_12) ( output_buffer_status_16 ) == ( auth ) |-> core_11 == tx_8 && tx_12 == data_10 ; endproperty \n property name; ( output_buffer_status_16 ) != 7'b1111x11 && @(posedge bus_clock_12) ( output_buffer_status_16 ) != auth  |-> reg_16 == chip_6 && chip_10 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "case ( output_control_13 ) \n   6'b010101 : begin\n     cfg_11 <= reg_11\n     data_12 = cfg_14;\n   end\n   default : begin \n     tx_14 = hw_7\n     auth_5 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_16) ( output_control_13 ) == ( 6'b010101 ) |-> cfg_11 == reg_11 && data_12 == cfg_14 ; endproperty \n property name; @(posedge clock_div_16) ( output_control_13 ) != 6'b010101  |-> tx_14 == hw_7 && auth_5 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "case ( status_register_16 ) \n   7'bx00x001 : begin\n     rst_5 <= reg_10\n     rst_9 = auth_20\n     rx_6 = rx_8;\n   end\n   5'b11101 : begin\n     clk_9 = cfg_11\n     hw_2 <= err_4\n     auth_8 <= tx_6;\n   end\n   default : begin \n     cfg_11 <= cfg_14\n     auth_1 = data_20\n     hw_17 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_2) ( status_register_16 ) == ( 7'bx00x001 ) |-> rst_5 == reg_10 && rst_9 == auth_20 && rx_6 == rx_8 ; endproperty \n property name; @(posedge mem_clock_2) ( status_register_16 ) == ( 5'b11101 ) |-> clk_9 == cfg_11 && hw_2 == err_4 && auth_8 == tx_6 ; endproperty \n property name; ( status_register_16 ) != 7'bx00x001 && @(posedge mem_clock_2) ( status_register_16 ) != 5'b11101  |-> cfg_11 == cfg_14 && auth_1 == data_20 && hw_17 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "case ( ready_register_17 ) \n   2'h2 : begin\n     reg_1 <= cfg_16\n     data_19 <= auth_3\n     hw_15 <= rx_9;\n   end\n   7'bxx01011 : begin\n     chip_4 = chip_17\n     cfg_8 <= core_1\n     sig_15 = sig_3;\n   end\n   default : begin \n     sig_18 = hw_10\n     auth_16 = core_3\n     reg_20 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_1) ( ready_register_17 ) == ( 2'h2 ) |-> reg_1 == cfg_16 && data_19 == auth_3 && hw_15 == rx_9 ; endproperty \n property name; @(posedge clk_in_1) ( ready_register_17 ) == ( 7'bxx01011 ) |-> chip_4 == chip_17 && cfg_8 == core_1 && sig_15 == sig_3 ; endproperty \n property name; ( ready_register_17 ) != 2'h2 && @(posedge clk_in_1) ( ready_register_17 ) != 7'bxx01011  |-> sig_18 == hw_10 && auth_16 == core_3 && reg_20 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "case ( mode_register_3 ) \n   5'bxx01x : begin\n     auth_10 = reg_5\n     fsm_11 <= chip_13\n     err_2 = auth_16;\n   end\n   7'bxx0x100 : begin\n     sig_16 <= auth_6\n     tx_18 <= tx_14\n     rst_19 <= data_3;\n   end\n   rst_10 : begin\n     data_19 = rx_13\n     clk_9 = auth_8\n     err_10 = hw_20;\n   end\n   default : begin \n     rst_6 <= cfg_5\n     chip_19 = fsm_15\n     sig_2 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_8) ( mode_register_3 ) == ( 5'bxx01x ) |-> auth_10 == reg_5 && fsm_11 == chip_13 && err_2 == auth_16 ; endproperty \n property name; @(negedge cpu_clock_8) ( mode_register_3 ) == ( 7'bxx0x100 ) |-> sig_16 == auth_6 && tx_18 == tx_14 && rst_19 == data_3 ; endproperty \n property name; @(negedge cpu_clock_8) ( mode_register_3 ) == ( rst_10 ) |-> data_19 == rx_13 && clk_9 == auth_8 && err_10 == hw_20 ; endproperty \n property name; ( mode_register_3 ) != 5'bxx01x && ( mode_register_3 ) != 7'bxx0x100 && @(negedge cpu_clock_8) ( mode_register_3 ) != rst_10  |-> rst_6 == cfg_5 && chip_19 == fsm_15 && sig_2 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "case ( input_buffer_status_17 ) \n   7'b1x10010 : begin\n     data_12 <= auth_3\n     cfg_20 <= auth_15;\n   end\n   5'bxxx1x : begin\n     tx_20 = reg_9\n     fsm_12 <= fsm_15;\n   end\n   4'bx0xx : begin\n     auth_11 <= rst_18\n     err_10 = chip_18;\n   end\n   default : begin \n     sig_19 = rx_4\n     data_14 = data_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_16) ( input_buffer_status_17 ) == ( 7'b1x10010 ) |-> data_12 == auth_3 && cfg_20 == auth_15 ; endproperty \n property name; @(negedge clk_enable_16) ( input_buffer_status_17 ) == ( 5'bxxx1x ) |-> tx_20 == reg_9 && fsm_12 == fsm_15 ; endproperty \n property name; @(negedge clk_enable_16) ( input_buffer_status_17 ) == ( 4'bx0xx ) |-> auth_11 == rst_18 && err_10 == chip_18 ; endproperty \n property name; ( input_buffer_status_17 ) != 7'b1x10010 && ( input_buffer_status_17 ) != 5'bxxx1x && @(negedge clk_enable_16) ( input_buffer_status_17 ) != 4'bx0xx  |-> sig_19 == rx_4 && data_14 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_16"
    },
    {
        "Code": "case ( output_data_5 ) \n   6'b00100x : begin\n     rst_9 <= tx_7\n     core_5 <= data_11\n     hw_12 = tx_1;\n   end\n   7'b0xxx010 : begin\n     fsm_8 = rx_6\n     cfg_10 <= sig_9\n     fsm_10 <= reg_12;\n   end\n   default : begin \n     rx_17 = data_16\n     rst_13 = core_13\n     chip_20 <= reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_12) ( output_data_5 ) == ( 6'b00100x ) |-> rst_9 == tx_7 && core_5 == data_11 && hw_12 == tx_1 ; endproperty \n property name; @(negedge clk_gen_12) ( output_data_5 ) == ( 7'b0xxx010 ) |-> fsm_8 == rx_6 && cfg_10 == sig_9 && fsm_10 == reg_12 ; endproperty \n property name; ( output_data_5 ) != 6'b00100x && @(negedge clk_gen_12) ( output_data_5 ) != 7'b0xxx010  |-> rx_17 == data_16 && rst_13 == core_13 && chip_20 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "case ( counter_9 ) \n   err_9 : begin\n     cfg_2 <= sig_8\n     err_7 = clk_20\n     hw_2 = clk_6;\n   end\n   6'h2x : begin\n     auth_11 <= data_8\n     auth_12 <= clk_12\n     fsm_9 = auth_7;\n   end\n   7'b0xxx1xx : begin\n     clk_4 <= fsm_13\n     tx_17 <= data_11\n     clk_17 = clk_18;\n   end\n   default : begin \n     core_5 = reg_20\n     hw_19 <= tx_12\n     rst_9 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_15) ( counter_9 ) == ( err_9 ) |-> cfg_2 == sig_8 && err_7 == clk_20 && hw_2 == clk_6 ; endproperty \n property name; @(posedge async_clk_15) ( counter_9 ) == ( 6'h2x ) |-> auth_11 == data_8 && auth_12 == clk_12 && fsm_9 == auth_7 ; endproperty \n property name; @(posedge async_clk_15) ( counter_9 ) == ( 7'b0xxx1xx ) |-> clk_4 == fsm_13 && tx_17 == data_11 && clk_17 == clk_18 ; endproperty \n property name; ( counter_9 ) != err_9 && ( counter_9 ) != 6'h2x && @(posedge async_clk_15) ( counter_9 ) != 7'b0xxx1xx  |-> core_5 == reg_20 && hw_19 == tx_12 && rst_9 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "case ( control_word_18 ) \n   7'h5d : begin\n     cfg_16 <= auth_1\n     data_19 <= tx_9;\n   end\n   7'b0x1xx0x : begin\n     reg_16 <= chip_7\n     reg_14 <= reg_1;\n   end\n   default : begin \n     fsm_20 = err_11\n     clk_16 = clk_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_6) ( control_word_18 ) == ( 7'h5d ) |-> cfg_16 == auth_1 && data_19 == tx_9 ; endproperty \n property name; @(posedge clk_in_6) ( control_word_18 ) == ( 7'b0x1xx0x ) |-> reg_16 == chip_7 && reg_14 == reg_1 ; endproperty \n property name; ( control_word_18 ) != 7'h5d && @(posedge clk_in_6) ( control_word_18 ) != 7'b0x1xx0x  |-> fsm_20 == err_11 && clk_16 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "case ( write_enable_11 ) \n   6'b10100x : begin\n     cfg_8 <= rx_19\n     fsm_1 <= sig_4;\n   end\n   7'h2d : begin\n     rst_20 = fsm_8\n     err_12 = reg_7;\n   end\n   default : begin \n     auth_10 <= auth_6\n     hw_1 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_9) ( write_enable_11 ) == ( 6'b10100x ) |-> cfg_8 == rx_19 && fsm_1 == sig_4 ; endproperty \n property name; @(posedge clk_signal_9) ( write_enable_11 ) == ( 7'h2d ) |-> rst_20 == fsm_8 && err_12 == reg_7 ; endproperty \n property name; ( write_enable_11 ) != 6'b10100x && @(posedge clk_signal_9) ( write_enable_11 ) != 7'h2d  |-> auth_10 == auth_6 && hw_1 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "case ( ready_register_7 ) \n   7'bx1011xx : begin\n     reg_13 <= clk_16\n     sig_2 <= clk_15\n     core_18 <= err_20;\n   end\n   default : begin \n     clk_18 <= chip_7\n     chip_1 = sig_9\n     rx_4 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( ready_register_7 ) == ( 7'bx1011xx ) |-> reg_13 == clk_16 && sig_2 == clk_15 && core_18 == err_20 ; endproperty \n property name; @(negedge core_clock_8) ( ready_register_7 ) != 7'bx1011xx  |-> clk_18 == chip_7 && chip_1 == sig_9 && rx_4 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( control_flag_15 ) \n   5'b011x1 : begin\n     core_5 <= auth_16\n     rx_11 = fsm_15\n     cfg_16 = reg_15;\n   end\n   7'bx1xxx1x : begin\n     fsm_7 <= data_7\n     rx_5 = sig_12\n     tx_7 <= hw_1;\n   end\n   reg_1 : begin\n     core_11 <= sig_10\n     err_12 = tx_16\n     auth_19 <= rx_14;\n   end\n   default : begin \n     core_7 = rx_16\n     fsm_10 = data_15\n     sig_5 <= hw_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_8) ( control_flag_15 ) == ( 5'b011x1 ) |-> core_5 == auth_16 && rx_11 == fsm_15 && cfg_16 == reg_15 ; endproperty \n property name; @(negedge clock_div_8) ( control_flag_15 ) == ( 7'bx1xxx1x ) |-> fsm_7 == data_7 && rx_5 == sig_12 && tx_7 == hw_1 ; endproperty \n property name; @(negedge clock_div_8) ( control_flag_15 ) == ( reg_1 ) |-> core_11 == sig_10 && err_12 == tx_16 && auth_19 == rx_14 ; endproperty \n property name; ( control_flag_15 ) != 5'b011x1 && ( control_flag_15 ) != 7'bx1xxx1x && @(negedge clock_div_8) ( control_flag_15 ) != reg_1  |-> core_7 == rx_16 && fsm_10 == data_15 && sig_5 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "case ( control_register_status_status_12 ) \n   5'h8 : begin\n     err_20 <= hw_17\n     cfg_9 <= cfg_4;\n   end\n   default : begin \n     data_3 = err_19\n     auth_15 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_4) ( control_register_status_status_12 ) == ( 5'h8 ) |-> err_20 == hw_17 && cfg_9 == cfg_4 ; endproperty \n property name; @(posedge bus_clock_4) ( control_register_status_status_12 ) != 5'h8  |-> data_3 == err_19 && auth_15 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_4"
    },
    {
        "Code": "case ( input_buffer_9 ) \n   4'hf : begin\n     auth_14 <= auth_17\n     chip_9 = cfg_3;\n   end\n   default : begin \n     err_16 = cfg_1\n     rx_3 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_11) ( input_buffer_9 ) == ( 4'hf ) |-> auth_14 == auth_17 && chip_9 == cfg_3 ; endproperty \n property name; @(posedge bus_clock_11) ( input_buffer_9 ) != 4'hf  |-> err_16 == cfg_1 && rx_3 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "case ( flag_control_status_13 ) \n   4'hd : begin\n     data_1 <= err_9\n     tx_10 <= rst_7;\n   end\n   4'b10xx : begin\n     sig_20 <= reg_17\n     clk_6 = fsm_3;\n   end\n   7'b111011x : begin\n     tx_5 <= rx_9\n     reg_13 <= rx_17;\n   end\n   default : begin \n     fsm_3 <= reg_18\n     clk_3 = rx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_16) ( flag_control_status_13 ) == ( 4'hd ) |-> data_1 == err_9 && tx_10 == rst_7 ; endproperty \n property name; @(posedge clk_osc_16) ( flag_control_status_13 ) == ( 4'b10xx ) |-> sig_20 == reg_17 && clk_6 == fsm_3 ; endproperty \n property name; @(posedge clk_osc_16) ( flag_control_status_13 ) == ( 7'b111011x ) |-> tx_5 == rx_9 && reg_13 == rx_17 ; endproperty \n property name; ( flag_control_status_13 ) != 4'hd && ( flag_control_status_13 ) != 4'b10xx && @(posedge clk_osc_16) ( flag_control_status_13 ) != 7'b111011x  |-> fsm_3 == reg_18 && clk_3 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_16"
    },
    {
        "Code": "case ( input_data_3 ) \n   7'h1e : begin\n     core_16 <= sig_16\n     clk_6 = core_9;\n   end\n   6'b0x1000 : begin\n     sig_14 = sig_5\n     hw_10 = chip_17;\n   end\n   7'bx01xxx0 : begin\n     clk_15 = reg_2\n     fsm_14 = fsm_4;\n   end\n   default : begin \n     auth_10 = fsm_3\n     chip_6 <= fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_20) ( input_data_3 ) == ( 7'h1e ) |-> core_16 == sig_16 && clk_6 == core_9 ; endproperty \n property name; @(posedge async_clk_20) ( input_data_3 ) == ( 6'b0x1000 ) |-> sig_14 == sig_5 && hw_10 == chip_17 ; endproperty \n property name; @(posedge async_clk_20) ( input_data_3 ) == ( 7'bx01xxx0 ) |-> clk_15 == reg_2 && fsm_14 == fsm_4 ; endproperty \n property name; ( input_data_3 ) != 7'h1e && ( input_data_3 ) != 6'b0x1000 && @(posedge async_clk_20) ( input_data_3 ) != 7'bx01xxx0  |-> auth_10 == fsm_3 && chip_6 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "case ( error_flag_8 ) \n   7'b0011x00 : begin\n     rx_14 = data_3\n     hw_1 = err_16;\n   end\n   default : begin \n     reg_1 = cfg_17\n     chip_12 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_18) ( error_flag_8 ) == ( 7'b0011x00 ) |-> rx_14 == data_3 && hw_1 == err_16 ; endproperty \n property name; @(posedge clk_osc_18) ( error_flag_8 ) != 7'b0011x00  |-> reg_1 == cfg_17 && chip_12 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "case ( output_data_17 ) \n   7'h7a : begin\n     cfg_16 = chip_12\n     hw_7 = auth_19;\n   end\n   7'b01x10x0 : begin\n     data_19 = hw_18\n     cfg_2 = hw_19;\n   end\n   default : begin \n     auth_14 = err_10\n     clk_5 <= err_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( output_data_17 ) == ( 7'h7a ) |-> cfg_16 == chip_12 && hw_7 == auth_19 ; endproperty \n property name; @(posedge async_clk_11) ( output_data_17 ) == ( 7'b01x10x0 ) |-> data_19 == hw_18 && cfg_2 == hw_19 ; endproperty \n property name; ( output_data_17 ) != 7'h7a && @(posedge async_clk_11) ( output_data_17 ) != 7'b01x10x0  |-> auth_14 == err_10 && clk_5 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( data_out_13 ) \n   7'b0110100 : begin\n     chip_12 <= auth_15\n     clk_16 = sig_12;\n   end\n   default : begin \n     chip_14 <= sig_19\n     rx_17 = fsm_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_4) ( data_out_13 ) == ( 7'b0110100 ) |-> chip_12 == auth_15 && clk_16 == sig_12 ; endproperty \n property name; @(negedge mem_clock_4) ( data_out_13 ) != 7'b0110100  |-> chip_14 == sig_19 && rx_17 == fsm_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "case ( output_buffer_status_10 ) \n   7'bxxx0101 : begin\n     tx_9 = rx_15\n     tx_18 = chip_18;\n   end\n   7'b1xx1x11 : begin\n     rx_7 <= tx_10\n     chip_12 <= sig_16;\n   end\n   default : begin \n     cfg_18 = hw_1\n     clk_6 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_2) ( output_buffer_status_10 ) == ( 7'bxxx0101 ) |-> tx_9 == rx_15 && tx_18 == chip_18 ; endproperty \n property name; @(negedge clk_in_2) ( output_buffer_status_10 ) == ( 7'b1xx1x11 ) |-> rx_7 == tx_10 && chip_12 == sig_16 ; endproperty \n property name; ( output_buffer_status_10 ) != 7'bxxx0101 && @(negedge clk_in_2) ( output_buffer_status_10 ) != 7'b1xx1x11  |-> cfg_18 == hw_1 && clk_6 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   7'bxxxx0xx : begin\n     clk_1 <= auth_18\n     core_17 = rst_7;\n   end\n   default : begin \n     rx_18 = chip_20\n     fsm_5 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_17) ( status_register_status_13 ) == ( 7'bxxxx0xx ) |-> clk_1 == auth_18 && core_17 == rst_7 ; endproperty \n property name; @(posedge clk_enable_17) ( status_register_status_13 ) != 7'bxxxx0xx  |-> rx_18 == chip_20 && fsm_5 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_17"
    },
    {
        "Code": "case ( instruction_buffer_15 ) \n   6'b1x1001 : begin\n     sig_17 = core_15\n     clk_9 = auth_20\n     cfg_8 = auth_6;\n   end\n   7'b0x1111x : begin\n     core_16 <= data_18\n     auth_8 = fsm_19\n     rx_5 <= fsm_9;\n   end\n   7'h77 : begin\n     auth_5 = chip_3\n     tx_15 <= core_10\n     cfg_9 = core_3;\n   end\n   default : begin \n     err_2 = core_13\n     fsm_20 = chip_14\n     cfg_20 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_13) ( instruction_buffer_15 ) == ( 6'b1x1001 ) |-> sig_17 == core_15 && clk_9 == auth_20 && cfg_8 == auth_6 ; endproperty \n property name; @(posedge mem_clock_13) ( instruction_buffer_15 ) == ( 7'b0x1111x ) |-> core_16 == data_18 && auth_8 == fsm_19 && rx_5 == fsm_9 ; endproperty \n property name; @(posedge mem_clock_13) ( instruction_buffer_15 ) == ( 7'h77 ) |-> auth_5 == chip_3 && tx_15 == core_10 && cfg_9 == core_3 ; endproperty \n property name; ( instruction_buffer_15 ) != 6'b1x1001 && ( instruction_buffer_15 ) != 7'b0x1111x && @(posedge mem_clock_13) ( instruction_buffer_15 ) != 7'h77  |-> err_2 == core_13 && fsm_20 == chip_14 && cfg_20 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "case ( control_register_9 ) \n   7'b100x0x0 : begin\n     data_11 = tx_11\n     clk_19 <= cfg_4\n     clk_1 <= rx_18;\n   end\n   6'h1 : begin\n     sig_13 = sig_4\n     rx_12 = sig_12\n     cfg_7 <= rst_7;\n   end\n   7'b1x01000 : begin\n     rst_9 <= auth_13\n     auth_7 = cfg_5\n     chip_11 = fsm_4;\n   end\n   default : begin \n     core_12 <= clk_3\n     cfg_1 = clk_6\n     clk_6 <= clk_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_10) ( control_register_9 ) == ( 7'b100x0x0 ) |-> data_11 == tx_11 && clk_19 == cfg_4 && clk_1 == rx_18 ; endproperty \n property name; @(negedge clock_div_10) ( control_register_9 ) == ( 6'h1 ) |-> sig_13 == sig_4 && rx_12 == sig_12 && cfg_7 == rst_7 ; endproperty \n property name; @(negedge clock_div_10) ( control_register_9 ) == ( 7'b1x01000 ) |-> rst_9 == auth_13 && auth_7 == cfg_5 && chip_11 == fsm_4 ; endproperty \n property name; ( control_register_9 ) != 7'b100x0x0 && ( control_register_9 ) != 6'h1 && @(negedge clock_div_10) ( control_register_9 ) != 7'b1x01000  |-> core_12 == clk_3 && cfg_1 == clk_6 && clk_6 == clk_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "case ( input_buffer_13 ) \n   7'b0x0xx1x : begin\n     auth_16 = reg_9\n     data_15 = reg_4;\n   end\n   7'bx001101 : begin\n     tx_19 = clk_9\n     reg_18 = clk_13;\n   end\n   6'h3c : begin\n     rst_5 = err_11\n     core_2 = rst_10;\n   end\n   default : begin \n     sig_2 = fsm_15\n     core_17 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( input_buffer_13 ) == ( 7'b0x0xx1x ) |-> auth_16 == reg_9 && data_15 == reg_4 ; endproperty \n property name; @(negedge core_clock_2) ( input_buffer_13 ) == ( 7'bx001101 ) |-> tx_19 == clk_9 && reg_18 == clk_13 ; endproperty \n property name; @(negedge core_clock_2) ( input_buffer_13 ) == ( 6'h3c ) |-> rst_5 == err_11 && core_2 == rst_10 ; endproperty \n property name; ( input_buffer_13 ) != 7'b0x0xx1x && ( input_buffer_13 ) != 7'bx001101 && @(negedge core_clock_2) ( input_buffer_13 ) != 6'h3c  |-> sig_2 == fsm_15 && core_17 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( result_register_18 ) \n   7'b0x1xxxx : begin\n     tx_3 = fsm_5\n     data_7 <= err_16;\n   end\n   default : begin \n     data_2 = core_11\n     clk_20 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( result_register_18 ) == ( 7'b0x1xxxx ) |-> tx_3 == fsm_5 && data_7 == err_16 ; endproperty \n property name; @(posedge pll_clk_9) ( result_register_18 ) != 7'b0x1xxxx  |-> data_2 == core_11 && clk_20 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( control_output_11 ) \n   6'b1x1xx0 : begin\n     err_17 <= clk_6\n     rx_19 <= core_12;\n   end\n   6'b001001 : begin\n     auth_7 <= err_8\n     data_18 = rst_9;\n   end\n   default : begin \n     auth_6 <= tx_16\n     reg_12 = core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_1) ( control_output_11 ) == ( 6'b1x1xx0 ) |-> err_17 == clk_6 && rx_19 == core_12 ; endproperty \n property name; @(negedge main_clk_1) ( control_output_11 ) == ( 6'b001001 ) |-> auth_7 == err_8 && data_18 == rst_9 ; endproperty \n property name; ( control_output_11 ) != 6'b1x1xx0 && @(negedge main_clk_1) ( control_output_11 ) != 6'b001001  |-> auth_6 == tx_16 && reg_12 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_1"
    },
    {
        "Code": "case ( address_18 ) \n   4'hf : begin\n     fsm_2 <= clk_16\n     core_19 = clk_5;\n   end\n   default : begin \n     sig_1 <= auth_9\n     fsm_16 = rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_14) ( address_18 ) == ( 4'hf ) |-> fsm_2 == clk_16 && core_19 == clk_5 ; endproperty \n property name; @(negedge clk_signal_14) ( address_18 ) != 4'hf  |-> sig_1 == auth_9 && fsm_16 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_14"
    },
    {
        "Code": "case ( start_bit_7 ) \n   7'h65 : begin\n     rx_9 = err_7\n     rst_15 <= chip_8;\n   end\n   default : begin \n     tx_19 <= rx_1\n     rst_2 = reg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_15) ( start_bit_7 ) == ( 7'h65 ) |-> rx_9 == err_7 && rst_15 == chip_8 ; endproperty \n property name; @(posedge pll_clk_15) ( start_bit_7 ) != 7'h65  |-> tx_19 == rx_1 && rst_2 == reg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_15"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   5'b10111 : begin\n     rst_6 <= err_19\n     fsm_7 = cfg_8\n     err_5 <= hw_6;\n   end\n   7'hf : begin\n     hw_19 <= clk_13\n     err_14 <= cfg_12\n     core_16 <= tx_9;\n   end\n   5'h1d : begin\n     cfg_19 = clk_17\n     core_12 <= core_13\n     err_15 = rx_1;\n   end\n   default : begin \n     rst_18 <= core_15\n     hw_11 <= fsm_12\n     data_15 <= core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_13) ( ready_signal_3 ) == ( 5'b10111 ) |-> rst_6 == err_19 && fsm_7 == cfg_8 && err_5 == hw_6 ; endproperty \n property name; @(negedge ref_clk_13) ( ready_signal_3 ) == ( 7'hf ) |-> hw_19 == clk_13 && err_14 == cfg_12 && core_16 == tx_9 ; endproperty \n property name; @(negedge ref_clk_13) ( ready_signal_3 ) == ( 5'h1d ) |-> cfg_19 == clk_17 && core_12 == core_13 && err_15 == rx_1 ; endproperty \n property name; ( ready_signal_3 ) != 5'b10111 && ( ready_signal_3 ) != 7'hf && @(negedge ref_clk_13) ( ready_signal_3 ) != 5'h1d  |-> rst_18 == core_15 && hw_11 == fsm_12 && data_15 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "case ( enable_3 ) \n   7'b01x10x0 : begin\n     sig_20 <= fsm_8\n     rst_19 <= err_12;\n   end\n   default : begin \n     core_6 = hw_20\n     fsm_20 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_5) ( enable_3 ) == ( 7'b01x10x0 ) |-> sig_20 == fsm_8 && rst_19 == err_12 ; endproperty \n property name; @(negedge clk_osc_5) ( enable_3 ) != 7'b01x10x0  |-> core_6 == hw_20 && fsm_20 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "case ( input_data_18 ) \n   7'b1x0x01x : begin\n     auth_20 <= data_20\n     auth_18 <= err_8\n     data_5 <= sig_8;\n   end\n   default : begin \n     tx_16 <= core_3\n     chip_8 <= sig_5\n     chip_7 = clk_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_5) ( input_data_18 ) == ( 7'b1x0x01x ) |-> auth_20 == data_20 && auth_18 == err_8 && data_5 == sig_8 ; endproperty \n property name; @(negedge clock_source_5) ( input_data_18 ) != 7'b1x0x01x  |-> tx_16 == core_3 && chip_8 == sig_5 && chip_7 == clk_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "case ( data_out_19 ) \n   5'b00011 : begin\n     tx_13 <= core_15\n     cfg_12 = sig_14\n     rx_20 = fsm_4;\n   end\n   6'h2b : begin\n     rx_13 = tx_8\n     reg_19 = core_14\n     auth_11 = core_11;\n   end\n   rx_18 : begin\n     rst_13 = auth_16\n     chip_20 = chip_9\n     core_9 <= cfg_10;\n   end\n   default : begin \n     rst_15 = cfg_17\n     sig_3 <= auth_6\n     rst_7 <= fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_8) ( data_out_19 ) == ( 5'b00011 ) |-> tx_13 == core_15 && cfg_12 == sig_14 && rx_20 == fsm_4 ; endproperty \n property name; @(posedge bus_clock_8) ( data_out_19 ) == ( 6'h2b ) |-> rx_13 == tx_8 && reg_19 == core_14 && auth_11 == core_11 ; endproperty \n property name; @(posedge bus_clock_8) ( data_out_19 ) == ( rx_18 ) |-> rst_13 == auth_16 && chip_20 == chip_9 && core_9 == cfg_10 ; endproperty \n property name; ( data_out_19 ) != 5'b00011 && ( data_out_19 ) != 6'h2b && @(posedge bus_clock_8) ( data_out_19 ) != rx_18  |-> rst_15 == cfg_17 && sig_3 == auth_6 && rst_7 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "case ( transfer_complete_17 ) \n   7'bxx00101 : begin\n     auth_5 = rst_2\n     cfg_1 <= rst_3\n     tx_15 = reg_13;\n   end\n   7'b110xxx0 : begin\n     hw_7 = reg_16\n     core_11 = data_11\n     sig_6 = sig_2;\n   end\n   default : begin \n     rx_8 = rx_3\n     rx_1 <= rx_8\n     clk_17 <= clk_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( transfer_complete_17 ) == ( 7'bxx00101 ) |-> auth_5 == rst_2 && cfg_1 == rst_3 && tx_15 == reg_13 ; endproperty \n property name; @(negedge core_clock_15) ( transfer_complete_17 ) == ( 7'b110xxx0 ) |-> hw_7 == reg_16 && core_11 == data_11 && sig_6 == sig_2 ; endproperty \n property name; ( transfer_complete_17 ) != 7'bxx00101 && @(negedge core_clock_15) ( transfer_complete_17 ) != 7'b110xxx0  |-> rx_8 == rx_3 && rx_1 == rx_8 && clk_17 == clk_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( data_register_13 ) \n   7'b01xxxx0 : begin\n     hw_10 <= chip_9\n     tx_8 = tx_11;\n   end\n   7'h40 : begin\n     cfg_10 = chip_1\n     hw_4 = core_9;\n   end\n   7'b01x000x : begin\n     tx_5 <= sig_18\n     fsm_10 = rst_6;\n   end\n   default : begin \n     data_9 = chip_3\n     reg_10 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_14) ( data_register_13 ) == ( 7'b01xxxx0 ) |-> hw_10 == chip_9 && tx_8 == tx_11 ; endproperty \n property name; @(negedge clk_gen_14) ( data_register_13 ) == ( 7'h40 ) |-> cfg_10 == chip_1 && hw_4 == core_9 ; endproperty \n property name; @(negedge clk_gen_14) ( data_register_13 ) == ( 7'b01x000x ) |-> tx_5 == sig_18 && fsm_10 == rst_6 ; endproperty \n property name; ( data_register_13 ) != 7'b01xxxx0 && ( data_register_13 ) != 7'h40 && @(negedge clk_gen_14) ( data_register_13 ) != 7'b01x000x  |-> data_9 == chip_3 && reg_10 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   6'b010010 : begin\n     sig_8 = tx_14\n     auth_2 <= sig_12;\n   end\n   default : begin \n     sig_9 <= data_14\n     sig_13 <= rst_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_17) ( input_buffer_status_3 ) == ( 6'b010010 ) |-> sig_8 == tx_14 && auth_2 == sig_12 ; endproperty \n property name; @(posedge ref_clk_17) ( input_buffer_status_3 ) != 6'b010010  |-> sig_9 == data_14 && sig_13 == rst_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "case ( data_buffer_status_7 ) \n   6'bxxx1xx : begin\n     tx_7 = chip_9\n     core_13 <= chip_19;\n   end\n   7'bx0xx000 : begin\n     err_15 = data_5\n     tx_3 <= core_5;\n   end\n   default : begin \n     auth_13 = rx_19\n     core_3 <= rst_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_8) ( data_buffer_status_7 ) == ( 6'bxxx1xx ) |-> tx_7 == chip_9 && core_13 == chip_19 ; endproperty \n property name; @(negedge clock_div_8) ( data_buffer_status_7 ) == ( 7'bx0xx000 ) |-> err_15 == data_5 && tx_3 == core_5 ; endproperty \n property name; ( data_buffer_status_7 ) != 6'bxxx1xx && @(negedge clock_div_8) ( data_buffer_status_7 ) != 7'bx0xx000  |-> auth_13 == rx_19 && core_3 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "case ( input_ready_3 ) \n   5'bxx10x : begin\n     rx_6 <= clk_18\n     cfg_8 = tx_11;\n   end\n   6'b0x1xxx : begin\n     reg_1 = hw_13\n     rx_17 = auth_14;\n   end\n   6'bx00x0x : begin\n     err_7 <= fsm_1\n     data_8 = chip_15;\n   end\n   default : begin \n     clk_14 = clk_6\n     auth_11 <= clk_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_20) ( input_ready_3 ) == ( 5'bxx10x ) |-> rx_6 == clk_18 && cfg_8 == tx_11 ; endproperty \n property name; @(negedge core_clock_20) ( input_ready_3 ) == ( 6'b0x1xxx ) |-> reg_1 == hw_13 && rx_17 == auth_14 ; endproperty \n property name; @(negedge core_clock_20) ( input_ready_3 ) == ( 6'bx00x0x ) |-> err_7 == fsm_1 && data_8 == chip_15 ; endproperty \n property name; ( input_ready_3 ) != 5'bxx10x && ( input_ready_3 ) != 6'b0x1xxx && @(negedge core_clock_20) ( input_ready_3 ) != 6'bx00x0x  |-> clk_14 == clk_6 && auth_11 == clk_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "case ( control_register_5 ) \n   err_9 : begin\n     sig_18 <= chip_19\n     clk_13 <= sig_17;\n   end\n   5'bxx1xx : begin\n     cfg_15 = clk_7\n     clk_15 = core_11;\n   end\n   default : begin \n     core_12 = err_8\n     chip_14 <= cfg_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_15) ( control_register_5 ) == ( err_9 ) |-> sig_18 == chip_19 && clk_13 == sig_17 ; endproperty \n property name; @(posedge clk_out_15) ( control_register_5 ) == ( 5'bxx1xx ) |-> cfg_15 == clk_7 && clk_15 == core_11 ; endproperty \n property name; ( control_register_5 ) != err_9 && @(posedge clk_out_15) ( control_register_5 ) != 5'bxx1xx  |-> core_12 == err_8 && chip_14 == cfg_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "case ( data_status_register_18 ) \n   5'b01x01 : begin\n     hw_2 <= tx_14\n     core_9 <= tx_20;\n   end\n   7'b0011xx0 : begin\n     hw_18 = sig_3\n     rst_19 <= sig_15;\n   end\n   7'h5b : begin\n     chip_6 <= cfg_18\n     auth_7 <= core_13;\n   end\n   default : begin \n     tx_12 <= err_20\n     rst_13 = rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_3) ( data_status_register_18 ) == ( 5'b01x01 ) |-> hw_2 == tx_14 && core_9 == tx_20 ; endproperty \n property name; @(negedge mem_clock_3) ( data_status_register_18 ) == ( 7'b0011xx0 ) |-> hw_18 == sig_3 && rst_19 == sig_15 ; endproperty \n property name; @(negedge mem_clock_3) ( data_status_register_18 ) == ( 7'h5b ) |-> chip_6 == cfg_18 && auth_7 == core_13 ; endproperty \n property name; ( data_status_register_18 ) != 5'b01x01 && ( data_status_register_18 ) != 7'b0011xx0 && @(negedge mem_clock_3) ( data_status_register_18 ) != 7'h5b  |-> tx_12 == err_20 && rst_13 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'bx0x0xx1 : begin\n     fsm_18 <= chip_7\n     fsm_2 = rx_12\n     tx_19 = err_19;\n   end\n   7'bx110x01 : begin\n     auth_13 = chip_15\n     clk_19 <= tx_11\n     tx_7 <= rx_13;\n   end\n   5'b00x00 : begin\n     reg_1 = data_19\n     err_16 = data_5\n     data_1 = hw_15;\n   end\n   default : begin \n     rx_19 <= tx_7\n     cfg_17 = reg_8\n     clk_6 = rst_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_9) ( control_register_status_status_20 ) == ( 7'bx0x0xx1 ) |-> fsm_18 == chip_7 && fsm_2 == rx_12 && tx_19 == err_19 ; endproperty \n property name; @(negedge clock_div_9) ( control_register_status_status_20 ) == ( 7'bx110x01 ) |-> auth_13 == chip_15 && clk_19 == tx_11 && tx_7 == rx_13 ; endproperty \n property name; @(negedge clock_div_9) ( control_register_status_status_20 ) == ( 5'b00x00 ) |-> reg_1 == data_19 && err_16 == data_5 && data_1 == hw_15 ; endproperty \n property name; ( control_register_status_status_20 ) != 7'bx0x0xx1 && ( control_register_status_status_20 ) != 7'bx110x01 && @(negedge clock_div_9) ( control_register_status_status_20 ) != 5'b00x00  |-> rx_19 == tx_7 && cfg_17 == reg_8 && clk_6 == rst_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "case ( output_buffer_17 ) \n   5'b00x01 : begin\n     rst_6 = rx_18\n     cfg_8 = rx_1\n     fsm_13 = sig_18;\n   end\n   6'h3 : begin\n     sig_6 = fsm_16\n     auth_16 <= hw_5\n     rx_14 = clk_16;\n   end\n   6'bxx1x01 : begin\n     data_6 = tx_19\n     data_15 <= sig_17\n     data_18 = reg_3;\n   end\n   default : begin \n     clk_15 = chip_11\n     sig_12 <= cfg_15\n     cfg_17 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( output_buffer_17 ) == ( 5'b00x01 ) |-> rst_6 == rx_18 && cfg_8 == rx_1 && fsm_13 == sig_18 ; endproperty \n property name; @(negedge cpu_clock_17) ( output_buffer_17 ) == ( 6'h3 ) |-> sig_6 == fsm_16 && auth_16 == hw_5 && rx_14 == clk_16 ; endproperty \n property name; @(negedge cpu_clock_17) ( output_buffer_17 ) == ( 6'bxx1x01 ) |-> data_6 == tx_19 && data_15 == sig_17 && data_18 == reg_3 ; endproperty \n property name; ( output_buffer_17 ) != 5'b00x01 && ( output_buffer_17 ) != 6'h3 && @(negedge cpu_clock_17) ( output_buffer_17 ) != 6'bxx1x01  |-> clk_15 == chip_11 && sig_12 == cfg_15 && cfg_17 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( data_status_13 ) \n   7'h63 : begin\n     core_12 = chip_13\n     err_7 <= err_13;\n   end\n   default : begin \n     auth_2 <= err_16\n     hw_4 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_6) ( data_status_13 ) == ( 7'h63 ) |-> core_12 == chip_13 && err_7 == err_13 ; endproperty \n property name; @(posedge clock_ctrl_6) ( data_status_13 ) != 7'h63  |-> auth_2 == err_16 && hw_4 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   6'bx1111x : begin\n     sig_19 = chip_9\n     sig_18 = data_11\n     sig_1 <= clk_1;\n   end\n   7'h47 : begin\n     data_2 <= err_14\n     auth_6 <= cfg_18\n     auth_14 = reg_16;\n   end\n   default : begin \n     clk_12 <= core_14\n     cfg_18 <= sig_18\n     chip_9 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( data_buffer_14 ) == ( 6'bx1111x ) |-> sig_19 == chip_9 && sig_18 == data_11 && sig_1 == clk_1 ; endproperty \n property name; @(negedge main_clk_20) ( data_buffer_14 ) == ( 7'h47 ) |-> data_2 == err_14 && auth_6 == cfg_18 && auth_14 == reg_16 ; endproperty \n property name; ( data_buffer_14 ) != 6'bx1111x && @(negedge main_clk_20) ( data_buffer_14 ) != 7'h47  |-> clk_12 == core_14 && cfg_18 == sig_18 && chip_9 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( operation_code_14 ) \n   7'b11x1x0x : begin\n     core_18 <= core_11\n     tx_5 <= core_5\n     rx_9 <= data_15;\n   end\n   default : begin \n     rx_11 <= reg_13\n     auth_3 <= hw_13\n     err_20 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_7) ( operation_code_14 ) == ( 7'b11x1x0x ) |-> core_18 == core_11 && tx_5 == core_5 && rx_9 == data_15 ; endproperty \n property name; @(posedge clk_enable_7) ( operation_code_14 ) != 7'b11x1x0x  |-> rx_11 == reg_13 && auth_3 == hw_13 && err_20 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "case ( data_in_3 ) \n   7'b101xxx0 : begin\n     core_10 <= hw_4\n     cfg_16 <= data_9\n     data_15 <= rx_20;\n   end\n   3'b11x : begin\n     auth_2 = rst_11\n     sig_6 <= chip_20\n     cfg_4 <= clk_9;\n   end\n   6'b0x010x : begin\n     clk_8 = tx_12\n     rx_17 = data_20\n     hw_18 = chip_2;\n   end\n   default : begin \n     core_5 = reg_19\n     reg_1 <= rst_16\n     sig_15 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( data_in_3 ) == ( 7'b101xxx0 ) |-> core_10 == hw_4 && cfg_16 == data_9 && data_15 == rx_20 ; endproperty \n property name; @(negedge clk_gen_16) ( data_in_3 ) == ( 3'b11x ) |-> auth_2 == rst_11 && sig_6 == chip_20 && cfg_4 == clk_9 ; endproperty \n property name; @(negedge clk_gen_16) ( data_in_3 ) == ( 6'b0x010x ) |-> clk_8 == tx_12 && rx_17 == data_20 && hw_18 == chip_2 ; endproperty \n property name; ( data_in_3 ) != 7'b101xxx0 && ( data_in_3 ) != 3'b11x && @(negedge clk_gen_16) ( data_in_3 ) != 6'b0x010x  |-> core_5 == reg_19 && reg_1 == rst_16 && sig_15 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( control_register_13 ) \n   7'bx0x1x11 : begin\n     core_20 = cfg_1\n     auth_1 <= err_4;\n   end\n   data_16 : begin\n     rx_5 = chip_10\n     clk_14 <= data_18;\n   end\n   6'b010000 : begin\n     rx_9 = cfg_6\n     tx_9 <= core_12;\n   end\n   default : begin \n     data_12 = core_2\n     fsm_8 = cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_9) ( control_register_13 ) == ( 7'bx0x1x11 ) |-> core_20 == cfg_1 && auth_1 == err_4 ; endproperty \n property name; @(negedge clock_div_9) ( control_register_13 ) == ( data_16 ) |-> rx_5 == chip_10 && clk_14 == data_18 ; endproperty \n property name; @(negedge clock_div_9) ( control_register_13 ) == ( 6'b010000 ) |-> rx_9 == cfg_6 && tx_9 == core_12 ; endproperty \n property name; ( control_register_13 ) != 7'bx0x1x11 && ( control_register_13 ) != data_16 && @(negedge clock_div_9) ( control_register_13 ) != 6'b010000  |-> data_12 == core_2 && fsm_8 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   6'b011001 : begin\n     data_13 = auth_9\n     cfg_15 = rst_13\n     sig_19 <= fsm_17;\n   end\n   7'bxx1111x : begin\n     rst_1 = core_8\n     rst_18 = core_17\n     core_15 = chip_1;\n   end\n   default : begin \n     rx_12 = rst_15\n     rst_2 <= core_10\n     hw_18 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( data_buffer_6 ) == ( 6'b011001 ) |-> data_13 == auth_9 && cfg_15 == rst_13 && sig_19 == fsm_17 ; endproperty \n property name; @(posedge mem_clock_17) ( data_buffer_6 ) == ( 7'bxx1111x ) |-> rst_1 == core_8 && rst_18 == core_17 && core_15 == chip_1 ; endproperty \n property name; ( data_buffer_6 ) != 6'b011001 && @(posedge mem_clock_17) ( data_buffer_6 ) != 7'bxx1111x  |-> rx_12 == rst_15 && rst_2 == core_10 && hw_18 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   7'b01x0100 : begin\n     sig_4 <= clk_10\n     data_2 <= cfg_7\n     rx_20 <= chip_3;\n   end\n   default : begin \n     tx_5 <= core_10\n     reg_1 = tx_9\n     reg_3 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( acknowledge_signal_20 ) == ( 7'b01x0100 ) |-> sig_4 == clk_10 && data_2 == cfg_7 && rx_20 == chip_3 ; endproperty \n property name; @(posedge sys_clk_3) ( acknowledge_signal_20 ) != 7'b01x0100  |-> tx_5 == core_10 && reg_1 == tx_9 && reg_3 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( valid_input_17 ) \n   7'bx101010 : begin\n     reg_9 <= rst_17\n     chip_4 <= core_17;\n   end\n   6'bxx0x01 : begin\n     core_13 = fsm_16\n     rst_19 = data_9;\n   end\n   7'b0x10000 : begin\n     clk_11 <= clk_16\n     clk_14 = chip_7;\n   end\n   default : begin \n     reg_10 <= rx_10\n     rx_5 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( valid_input_17 ) == ( 7'bx101010 ) |-> reg_9 == rst_17 && chip_4 == core_17 ; endproperty \n property name; @(posedge clock_ctrl_16) ( valid_input_17 ) == ( 6'bxx0x01 ) |-> core_13 == fsm_16 && rst_19 == data_9 ; endproperty \n property name; @(posedge clock_ctrl_16) ( valid_input_17 ) == ( 7'b0x10000 ) |-> clk_11 == clk_16 && clk_14 == chip_7 ; endproperty \n property name; ( valid_input_17 ) != 7'bx101010 && ( valid_input_17 ) != 6'bxx0x01 && @(posedge clock_ctrl_16) ( valid_input_17 ) != 7'b0x10000  |-> reg_10 == rx_10 && rx_5 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( data_control_19 ) \n   4'bx101 : begin\n     chip_18 <= auth_15\n     clk_12 = cfg_1;\n   end\n   7'b001x0xx : begin\n     hw_18 = err_3\n     clk_17 = reg_16;\n   end\n   7'b110xxx0 : begin\n     fsm_8 = reg_13\n     fsm_19 = fsm_15;\n   end\n   default : begin \n     data_3 = clk_19\n     cfg_16 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_3) ( data_control_19 ) == ( 4'bx101 ) |-> chip_18 == auth_15 && clk_12 == cfg_1 ; endproperty \n property name; @(posedge clk_osc_3) ( data_control_19 ) == ( 7'b001x0xx ) |-> hw_18 == err_3 && clk_17 == reg_16 ; endproperty \n property name; @(posedge clk_osc_3) ( data_control_19 ) == ( 7'b110xxx0 ) |-> fsm_8 == reg_13 && fsm_19 == fsm_15 ; endproperty \n property name; ( data_control_19 ) != 4'bx101 && ( data_control_19 ) != 7'b001x0xx && @(posedge clk_osc_3) ( data_control_19 ) != 7'b110xxx0  |-> data_3 == clk_19 && cfg_16 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "case ( input_register_1 ) \n   7'h14 : begin\n     rst_15 = auth_19\n     core_18 <= core_12;\n   end\n   5'b0x100 : begin\n     clk_11 <= tx_4\n     auth_2 <= tx_16;\n   end\n   default : begin \n     cfg_9 <= chip_1\n     chip_20 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( input_register_1 ) == ( 7'h14 ) |-> rst_15 == auth_19 && core_18 == core_12 ; endproperty \n property name; @(posedge core_clock_13) ( input_register_1 ) == ( 5'b0x100 ) |-> clk_11 == tx_4 && auth_2 == tx_16 ; endproperty \n property name; ( input_register_1 ) != 7'h14 && @(posedge core_clock_13) ( input_register_1 ) != 5'b0x100  |-> cfg_9 == chip_1 && chip_20 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   7'h5b : begin\n     reg_5 <= data_16\n     rst_19 = cfg_15;\n   end\n   default : begin \n     reg_20 <= reg_19\n     clk_2 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( acknowledge_signal_13 ) == ( 7'h5b ) |-> reg_5 == data_16 && rst_19 == cfg_15 ; endproperty \n property name; @(negedge ref_clk_9) ( acknowledge_signal_13 ) != 7'h5b  |-> reg_20 == reg_19 && clk_2 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'h46 : begin\n     data_18 <= core_5\n     reg_11 = core_17\n     err_3 = rx_4;\n   end\n   default : begin \n     chip_18 <= sig_9\n     cfg_10 = tx_11\n     cfg_2 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_15) ( control_flag_9 ) == ( 7'h46 ) |-> data_18 == core_5 && reg_11 == core_17 && err_3 == rx_4 ; endproperty \n property name; @(negedge clk_signal_15) ( control_flag_9 ) != 7'h46  |-> chip_18 == sig_9 && cfg_10 == tx_11 && cfg_2 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_15"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   4'b11xx : begin\n     cfg_4 = data_10\n     err_4 = chip_16;\n   end\n   default : begin \n     core_14 <= hw_8\n     cfg_20 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( control_buffer_4 ) == ( 4'b11xx ) |-> cfg_4 == data_10 && err_4 == chip_16 ; endproperty \n property name; @(posedge clock_div_8) ( control_buffer_4 ) != 4'b11xx  |-> core_14 == hw_8 && cfg_20 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   5'bxx10x : begin\n     hw_1 <= hw_20\n     sig_20 = core_2;\n   end\n   default : begin \n     tx_6 = rst_17\n     sig_10 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_1) ( interrupt_flag_8 ) == ( 5'bxx10x ) |-> hw_1 == hw_20 && sig_20 == core_2 ; endproperty \n property name; @(posedge mem_clock_1) ( interrupt_flag_8 ) != 5'bxx10x  |-> tx_6 == rst_17 && sig_10 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "case ( enable_20 ) \n   auth : begin\n     auth_7 <= rst_18\n     cfg_3 <= hw_3\n     core_9 = cfg_20;\n   end\n   default : begin \n     sig_15 = reg_15\n     tx_17 = core_5\n     core_4 <= rst_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_4) ( enable_20 ) == ( auth ) |-> auth_7 == rst_18 && cfg_3 == hw_3 && core_9 == cfg_20 ; endproperty \n property name; @(negedge sys_clk_4) ( enable_20 ) != auth  |-> sig_15 == reg_15 && tx_17 == core_5 && core_4 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "case ( control_data_6 ) \n   6'h3d : begin\n     core_7 <= auth_7\n     fsm_13 = auth_8\n     tx_2 <= data_19;\n   end\n   7'b0x1111x : begin\n     reg_2 <= reg_18\n     hw_12 <= tx_10\n     err_16 = err_18;\n   end\n   6'b11x1xx : begin\n     clk_10 <= tx_3\n     sig_12 = rst_2\n     hw_5 <= rst_1;\n   end\n   default : begin \n     auth_19 <= sig_7\n     tx_9 = clk_4\n     data_15 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_8) ( control_data_6 ) == ( 6'h3d ) |-> core_7 == auth_7 && fsm_13 == auth_8 && tx_2 == data_19 ; endproperty \n property name; @(negedge clock_source_8) ( control_data_6 ) == ( 7'b0x1111x ) |-> reg_2 == reg_18 && hw_12 == tx_10 && err_16 == err_18 ; endproperty \n property name; @(negedge clock_source_8) ( control_data_6 ) == ( 6'b11x1xx ) |-> clk_10 == tx_3 && sig_12 == rst_2 && hw_5 == rst_1 ; endproperty \n property name; ( control_data_6 ) != 6'h3d && ( control_data_6 ) != 7'b0x1111x && @(negedge clock_source_8) ( control_data_6 ) != 6'b11x1xx  |-> auth_19 == sig_7 && tx_9 == clk_4 && data_15 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_8"
    },
    {
        "Code": "case ( instruction_1 ) \n   7'bx101xxx : begin\n     err_7 <= tx_11\n     rst_14 = reg_1;\n   end\n   6'bx01x1x : begin\n     reg_20 <= hw_11\n     tx_3 = reg_2;\n   end\n   3'b110 : begin\n     cfg_3 = rx_8\n     auth_12 = reg_5;\n   end\n   default : begin \n     rx_6 <= reg_6\n     rx_19 = err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_4) ( instruction_1 ) == ( 7'bx101xxx ) |-> err_7 == tx_11 && rst_14 == reg_1 ; endproperty \n property name; @(negedge cpu_clock_4) ( instruction_1 ) == ( 6'bx01x1x ) |-> reg_20 == hw_11 && tx_3 == reg_2 ; endproperty \n property name; @(negedge cpu_clock_4) ( instruction_1 ) == ( 3'b110 ) |-> cfg_3 == rx_8 && auth_12 == reg_5 ; endproperty \n property name; ( instruction_1 ) != 7'bx101xxx && ( instruction_1 ) != 6'bx01x1x && @(negedge cpu_clock_4) ( instruction_1 ) != 3'b110  |-> rx_6 == reg_6 && rx_19 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "case ( error_status_11 ) \n   6'h22 : begin\n     data_6 <= reg_12\n     cfg_15 = core_13;\n   end\n   default : begin \n     chip_2 <= hw_8\n     rst_3 <= tx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_17) ( error_status_11 ) == ( 6'h22 ) |-> data_6 == reg_12 && cfg_15 == core_13 ; endproperty \n property name; @(negedge pll_clk_17) ( error_status_11 ) != 6'h22  |-> chip_2 == hw_8 && rst_3 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_17"
    },
    {
        "Code": "case ( start_address_14 ) \n   7'b0x0xxxx : begin\n     cfg_20 = tx_4\n     chip_8 = err_5;\n   end\n   7'b0xx1011 : begin\n     cfg_3 = core_11\n     err_19 = tx_5;\n   end\n   default : begin \n     fsm_15 <= hw_2\n     rx_19 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_20) ( start_address_14 ) == ( 7'b0x0xxxx ) |-> cfg_20 == tx_4 && chip_8 == err_5 ; endproperty \n property name; @(negedge ref_clk_20) ( start_address_14 ) == ( 7'b0xx1011 ) |-> cfg_3 == core_11 && err_19 == tx_5 ; endproperty \n property name; ( start_address_14 ) != 7'b0x0xxxx && @(negedge ref_clk_20) ( start_address_14 ) != 7'b0xx1011  |-> fsm_15 == hw_2 && rx_19 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_20"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   7'b1xxx10x : begin\n     cfg_13 = data_5\n     sig_15 = reg_2;\n   end\n   6'bxx1xxx : begin\n     rx_9 <= reg_6\n     rst_3 <= sig_11;\n   end\n   5'b00111 : begin\n     fsm_15 = chip_8\n     reg_16 <= err_9;\n   end\n   default : begin \n     clk_7 = tx_11\n     auth_15 <= core_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_20) ( control_register_status_status_11 ) == ( 7'b1xxx10x ) |-> cfg_13 == data_5 && sig_15 == reg_2 ; endproperty \n property name; @(negedge pll_clk_20) ( control_register_status_status_11 ) == ( 6'bxx1xxx ) |-> rx_9 == reg_6 && rst_3 == sig_11 ; endproperty \n property name; @(negedge pll_clk_20) ( control_register_status_status_11 ) == ( 5'b00111 ) |-> fsm_15 == chip_8 && reg_16 == err_9 ; endproperty \n property name; ( control_register_status_status_11 ) != 7'b1xxx10x && ( control_register_status_status_11 ) != 6'bxx1xxx && @(negedge pll_clk_20) ( control_register_status_status_11 ) != 5'b00111  |-> clk_7 == tx_11 && auth_15 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "case ( data_status_6 ) \n   7'b1x00010 : begin\n     sig_16 = err_20\n     rst_20 = sig_9;\n   end\n   default : begin \n     hw_14 = rst_13\n     clk_19 <= chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( data_status_6 ) == ( 7'b1x00010 ) |-> sig_16 == err_20 && rst_20 == sig_9 ; endproperty \n property name; @(negedge clk_out_2) ( data_status_6 ) != 7'b1x00010  |-> hw_14 == rst_13 && clk_19 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   5'h1x : begin\n     tx_20 <= auth_14\n     auth_6 <= clk_13\n     clk_3 <= data_10;\n   end\n   6'bxxxx10 : begin\n     hw_4 <= reg_6\n     clk_20 <= sig_15\n     hw_15 <= auth_12;\n   end\n   default : begin \n     reg_11 = data_5\n     hw_9 = err_2\n     fsm_13 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_10) ( control_buffer_4 ) == ( 5'h1x ) |-> tx_20 == auth_14 && auth_6 == clk_13 && clk_3 == data_10 ; endproperty \n property name; @(posedge clk_out_10) ( control_buffer_4 ) == ( 6'bxxxx10 ) |-> hw_4 == reg_6 && clk_20 == sig_15 && hw_15 == auth_12 ; endproperty \n property name; ( control_buffer_4 ) != 5'h1x && @(posedge clk_out_10) ( control_buffer_4 ) != 6'bxxxx10  |-> reg_11 == data_5 && hw_9 == err_2 && fsm_13 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_10"
    },
    {
        "Code": "case ( control_input_status_17 ) \n   7'b0010101 : begin\n     cfg_18 = core_18\n     cfg_11 <= rst_9;\n   end\n   default : begin \n     data_11 = core_7\n     auth_18 = hw_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_14) ( control_input_status_17 ) == ( 7'b0010101 ) |-> cfg_18 == core_18 && cfg_11 == rst_9 ; endproperty \n property name; @(negedge mem_clock_14) ( control_input_status_17 ) != 7'b0010101  |-> data_11 == core_7 && auth_18 == hw_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "case ( data_control_status_16 ) \n   7'b00101x0 : begin\n     cfg_7 <= clk_1\n     err_12 <= data_18\n     core_2 <= sig_10;\n   end\n   7'b1x0110x : begin\n     reg_15 = clk_4\n     tx_10 = auth_12\n     fsm_17 <= chip_1;\n   end\n   7'h25 : begin\n     chip_5 = cfg_20\n     cfg_11 = fsm_9\n     data_9 <= reg_14;\n   end\n   default : begin \n     data_14 <= hw_6\n     auth_4 = hw_19\n     core_10 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_11) ( data_control_status_16 ) == ( 7'b00101x0 ) |-> cfg_7 == clk_1 && err_12 == data_18 && core_2 == sig_10 ; endproperty \n property name; @(posedge clk_signal_11) ( data_control_status_16 ) == ( 7'b1x0110x ) |-> reg_15 == clk_4 && tx_10 == auth_12 && fsm_17 == chip_1 ; endproperty \n property name; @(posedge clk_signal_11) ( data_control_status_16 ) == ( 7'h25 ) |-> chip_5 == cfg_20 && cfg_11 == fsm_9 && data_9 == reg_14 ; endproperty \n property name; ( data_control_status_16 ) != 7'b00101x0 && ( data_control_status_16 ) != 7'b1x0110x && @(posedge clk_signal_11) ( data_control_status_16 ) != 7'h25  |-> data_14 == hw_6 && auth_4 == hw_19 && core_10 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "case ( input_ready_19 ) \n   6'b1x1111 : begin\n     reg_1 <= sig_14\n     rst_12 <= chip_19\n     sig_3 <= auth_11;\n   end\n   default : begin \n     cfg_18 = tx_16\n     cfg_13 <= data_2\n     reg_6 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_3) ( input_ready_19 ) == ( 6'b1x1111 ) |-> reg_1 == sig_14 && rst_12 == chip_19 && sig_3 == auth_11 ; endproperty \n property name; @(posedge async_clk_3) ( input_ready_19 ) != 6'b1x1111  |-> cfg_18 == tx_16 && cfg_13 == data_2 && reg_6 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_3"
    },
    {
        "Code": "case ( start_signal_8 ) \n   6'b0x1xxx : begin\n     hw_6 = clk_15\n     cfg_11 = clk_13\n     reg_10 = clk_1;\n   end\n   5'bx1x01 : begin\n     auth_20 = chip_19\n     err_10 <= reg_16\n     clk_10 = rst_15;\n   end\n   default : begin \n     fsm_10 <= cfg_17\n     rst_8 <= fsm_14\n     fsm_5 <= hw_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_2) ( start_signal_8 ) == ( 6'b0x1xxx ) |-> hw_6 == clk_15 && cfg_11 == clk_13 && reg_10 == clk_1 ; endproperty \n property name; @(negedge fast_clk_2) ( start_signal_8 ) == ( 5'bx1x01 ) |-> auth_20 == chip_19 && err_10 == reg_16 && clk_10 == rst_15 ; endproperty \n property name; ( start_signal_8 ) != 6'b0x1xxx && @(negedge fast_clk_2) ( start_signal_8 ) != 5'bx1x01  |-> fsm_10 == cfg_17 && rst_8 == fsm_14 && fsm_5 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "case ( control_register_14 ) \n   7'bxx0100x : begin\n     auth_1 = chip_4\n     fsm_7 = reg_8\n     core_9 <= chip_3;\n   end\n   fsm_6 : begin\n     hw_17 = reg_7\n     tx_5 = data_11\n     sig_18 = rst_5;\n   end\n   default : begin \n     err_2 = data_6\n     chip_17 = rx_8\n     auth_15 <= sig_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( control_register_14 ) == ( 7'bxx0100x ) |-> auth_1 == chip_4 && fsm_7 == reg_8 && core_9 == chip_3 ; endproperty \n property name; @(posedge clk_osc_19) ( control_register_14 ) == ( fsm_6 ) |-> hw_17 == reg_7 && tx_5 == data_11 && sig_18 == rst_5 ; endproperty \n property name; ( control_register_14 ) != 7'bxx0100x && @(posedge clk_osc_19) ( control_register_14 ) != fsm_6  |-> err_2 == data_6 && chip_17 == rx_8 && auth_15 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( data_status_register_5 ) \n   6'b0x0x10 : begin\n     hw_10 <= clk_5\n     err_11 = clk_19\n     tx_8 <= tx_5;\n   end\n   6'bx1xxxx : begin\n     fsm_12 = fsm_17\n     sig_12 <= chip_6\n     auth_12 <= hw_18;\n   end\n   6'h27 : begin\n     sig_5 = auth_13\n     err_9 <= fsm_16\n     reg_12 = cfg_3;\n   end\n   default : begin \n     err_12 <= hw_7\n     core_9 = err_3\n     core_7 <= tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_12) ( data_status_register_5 ) == ( 6'b0x0x10 ) |-> hw_10 == clk_5 && err_11 == clk_19 && tx_8 == tx_5 ; endproperty \n property name; @(negedge clock_div_12) ( data_status_register_5 ) == ( 6'bx1xxxx ) |-> fsm_12 == fsm_17 && sig_12 == chip_6 && auth_12 == hw_18 ; endproperty \n property name; @(negedge clock_div_12) ( data_status_register_5 ) == ( 6'h27 ) |-> sig_5 == auth_13 && err_9 == fsm_16 && reg_12 == cfg_3 ; endproperty \n property name; ( data_status_register_5 ) != 6'b0x0x10 && ( data_status_register_5 ) != 6'bx1xxxx && @(negedge clock_div_12) ( data_status_register_5 ) != 6'h27  |-> err_12 == hw_7 && core_9 == err_3 && core_7 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "case ( interrupt_request_15 ) \n   5'bx1111 : begin\n     rx_15 = err_2\n     rx_1 <= data_8;\n   end\n   7'h38 : begin\n     rx_4 <= err_11\n     rst_1 <= sig_15;\n   end\n   5'bxx001 : begin\n     hw_1 <= reg_13\n     rst_10 = hw_11;\n   end\n   default : begin \n     err_17 <= reg_18\n     auth_5 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_5) ( interrupt_request_15 ) == ( 5'bx1111 ) |-> rx_15 == err_2 && rx_1 == data_8 ; endproperty \n property name; @(posedge clk_enable_5) ( interrupt_request_15 ) == ( 7'h38 ) |-> rx_4 == err_11 && rst_1 == sig_15 ; endproperty \n property name; @(posedge clk_enable_5) ( interrupt_request_15 ) == ( 5'bxx001 ) |-> hw_1 == reg_13 && rst_10 == hw_11 ; endproperty \n property name; ( interrupt_request_15 ) != 5'bx1111 && ( interrupt_request_15 ) != 7'h38 && @(posedge clk_enable_5) ( interrupt_request_15 ) != 5'bxx001  |-> err_17 == reg_18 && auth_5 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "case ( data_register_16 ) \n   5'bx0x0x : begin\n     fsm_4 = auth_5\n     fsm_6 <= tx_7\n     tx_4 <= auth_1;\n   end\n   default : begin \n     rst_12 <= rx_9\n     rx_18 = reg_3\n     chip_1 <= cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_7) ( data_register_16 ) == ( 5'bx0x0x ) |-> fsm_4 == auth_5 && fsm_6 == tx_7 && tx_4 == auth_1 ; endproperty \n property name; @(negedge clk_gen_7) ( data_register_16 ) != 5'bx0x0x  |-> rst_12 == rx_9 && rx_18 == reg_3 && chip_1 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "case ( interrupt_request_11 ) \n   7'bx0x1x11 : begin\n     tx_14 <= cfg_3\n     fsm_10 = clk_5\n     rst_17 <= auth_14;\n   end\n   6'hf : begin\n     chip_10 = reg_5\n     clk_17 <= chip_5\n     hw_10 = reg_8;\n   end\n   7'b0xx1011 : begin\n     sig_9 <= tx_18\n     chip_17 = chip_8\n     data_8 <= reg_16;\n   end\n   default : begin \n     rx_15 <= sig_12\n     tx_20 = err_14\n     tx_2 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_18) ( interrupt_request_11 ) == ( 7'bx0x1x11 ) |-> tx_14 == cfg_3 && fsm_10 == clk_5 && rst_17 == auth_14 ; endproperty \n property name; @(posedge main_clk_18) ( interrupt_request_11 ) == ( 6'hf ) |-> chip_10 == reg_5 && clk_17 == chip_5 && hw_10 == reg_8 ; endproperty \n property name; @(posedge main_clk_18) ( interrupt_request_11 ) == ( 7'b0xx1011 ) |-> sig_9 == tx_18 && chip_17 == chip_8 && data_8 == reg_16 ; endproperty \n property name; ( interrupt_request_11 ) != 7'bx0x1x11 && ( interrupt_request_11 ) != 6'hf && @(posedge main_clk_18) ( interrupt_request_11 ) != 7'b0xx1011  |-> rx_15 == sig_12 && tx_20 == err_14 && tx_2 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "case ( data_register_18 ) \n   7'b00x001x : begin\n     cfg_20 <= clk_17\n     chip_8 = auth_18\n     cfg_18 <= rx_7;\n   end\n   5'h9 : begin\n     cfg_14 = core_2\n     rst_20 = core_15\n     rst_5 <= core_12;\n   end\n   default : begin \n     tx_11 <= auth_5\n     auth_13 = sig_2\n     fsm_16 = cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_16) ( data_register_18 ) == ( 7'b00x001x ) |-> cfg_20 == clk_17 && chip_8 == auth_18 && cfg_18 == rx_7 ; endproperty \n property name; @(negedge clk_out_16) ( data_register_18 ) == ( 5'h9 ) |-> cfg_14 == core_2 && rst_20 == core_15 && rst_5 == core_12 ; endproperty \n property name; ( data_register_18 ) != 7'b00x001x && @(negedge clk_out_16) ( data_register_18 ) != 5'h9  |-> tx_11 == auth_5 && auth_13 == sig_2 && fsm_16 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "case ( status_control_7 ) \n   6'b1x1000 : begin\n     reg_17 <= cfg_5\n     data_4 <= chip_7\n     rx_16 = core_12;\n   end\n   5'b01011 : begin\n     core_17 = cfg_17\n     clk_3 = chip_18\n     data_5 <= err_4;\n   end\n   default : begin \n     core_16 <= rx_8\n     fsm_18 <= clk_2\n     hw_16 = clk_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( status_control_7 ) == ( 6'b1x1000 ) |-> reg_17 == cfg_5 && data_4 == chip_7 && rx_16 == core_12 ; endproperty \n property name; @(posedge core_clock_6) ( status_control_7 ) == ( 5'b01011 ) |-> core_17 == cfg_17 && clk_3 == chip_18 && data_5 == err_4 ; endproperty \n property name; ( status_control_7 ) != 6'b1x1000 && @(posedge core_clock_6) ( status_control_7 ) != 5'b01011  |-> core_16 == rx_8 && fsm_18 == clk_2 && hw_16 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( output_status_14 ) \n   7'b0xx1011 : begin\n     cfg_2 = chip_5\n     data_11 = rst_10\n     sig_12 <= auth_1;\n   end\n   7'h70 : begin\n     core_2 <= fsm_20\n     tx_5 = tx_11\n     tx_12 = sig_6;\n   end\n   default : begin \n     clk_12 = core_15\n     sig_11 <= rx_1\n     tx_11 <= hw_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_8) ( output_status_14 ) == ( 7'b0xx1011 ) |-> cfg_2 == chip_5 && data_11 == rst_10 && sig_12 == auth_1 ; endproperty \n property name; @(negedge main_clk_8) ( output_status_14 ) == ( 7'h70 ) |-> core_2 == fsm_20 && tx_5 == tx_11 && tx_12 == sig_6 ; endproperty \n property name; ( output_status_14 ) != 7'b0xx1011 && @(negedge main_clk_8) ( output_status_14 ) != 7'h70  |-> clk_12 == core_15 && sig_11 == rx_1 && tx_11 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "case ( control_input_10 ) \n   6'bx00111 : begin\n     data_8 <= data_1\n     rst_8 <= sig_9;\n   end\n   6'b111x11 : begin\n     core_18 = chip_15\n     data_16 <= rst_3;\n   end\n   5'b1111x : begin\n     tx_3 <= err_2\n     cfg_18 <= err_12;\n   end\n   default : begin \n     sig_7 <= auth_19\n     hw_12 <= hw_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( control_input_10 ) == ( 6'bx00111 ) |-> data_8 == data_1 && rst_8 == sig_9 ; endproperty \n property name; @(negedge clk_in_1) ( control_input_10 ) == ( 6'b111x11 ) |-> core_18 == chip_15 && data_16 == rst_3 ; endproperty \n property name; @(negedge clk_in_1) ( control_input_10 ) == ( 5'b1111x ) |-> tx_3 == err_2 && cfg_18 == err_12 ; endproperty \n property name; ( control_input_10 ) != 6'bx00111 && ( control_input_10 ) != 6'b111x11 && @(negedge clk_in_1) ( control_input_10 ) != 5'b1111x  |-> sig_7 == auth_19 && hw_12 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( control_word_1 ) \n   5'b111x0 : begin\n     rx_6 = clk_14\n     rx_18 <= sig_20\n     clk_19 = sig_5;\n   end\n   7'h40 : begin\n     cfg_11 = err_18\n     chip_12 = err_5\n     cfg_14 <= rst_10;\n   end\n   default : begin \n     tx_6 <= data_14\n     tx_18 = cfg_2\n     hw_10 <= data_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( control_word_1 ) == ( 5'b111x0 ) |-> rx_6 == clk_14 && rx_18 == sig_20 && clk_19 == sig_5 ; endproperty \n property name; @(negedge async_clk_7) ( control_word_1 ) == ( 7'h40 ) |-> cfg_11 == err_18 && chip_12 == err_5 && cfg_14 == rst_10 ; endproperty \n property name; ( control_word_1 ) != 5'b111x0 && @(negedge async_clk_7) ( control_word_1 ) != 7'h40  |-> tx_6 == data_14 && tx_18 == cfg_2 && hw_10 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( write_complete_10 ) \n   4'bxxx0 : begin\n     err_17 <= hw_6\n     reg_17 <= rst_2;\n   end\n   default : begin \n     rst_17 = cfg_2\n     auth_2 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_4) ( write_complete_10 ) == ( 4'bxxx0 ) |-> err_17 == hw_6 && reg_17 == rst_2 ; endproperty \n property name; @(posedge sys_clk_4) ( write_complete_10 ) != 4'bxxx0  |-> rst_17 == cfg_2 && auth_2 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "case ( data_status_register_3 ) \n   7'b0111100 : begin\n     clk_7 = err_10\n     rx_14 <= chip_12\n     auth_5 <= sig_8;\n   end\n   default : begin \n     tx_1 <= tx_3\n     fsm_19 = data_18\n     rx_15 <= fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( data_status_register_3 ) == ( 7'b0111100 ) |-> clk_7 == err_10 && rx_14 == chip_12 && auth_5 == sig_8 ; endproperty \n property name; @(posedge clk_osc_5) ( data_status_register_3 ) != 7'b0111100  |-> tx_1 == tx_3 && fsm_19 == data_18 && rx_15 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( input_register_12 ) \n   7'b00x0000 : begin\n     cfg_14 = clk_1\n     hw_2 = rst_3;\n   end\n   7'bx0xxx1x : begin\n     sig_20 <= auth_4\n     reg_12 <= chip_13;\n   end\n   default : begin \n     data_20 <= chip_20\n     reg_10 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( input_register_12 ) == ( 7'b00x0000 ) |-> cfg_14 == clk_1 && hw_2 == rst_3 ; endproperty \n property name; @(negedge clk_reset_7) ( input_register_12 ) == ( 7'bx0xxx1x ) |-> sig_20 == auth_4 && reg_12 == chip_13 ; endproperty \n property name; ( input_register_12 ) != 7'b00x0000 && @(negedge clk_reset_7) ( input_register_12 ) != 7'bx0xxx1x  |-> data_20 == chip_20 && reg_10 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( acknowledge_signal_3 ) \n   7'b111111x : begin\n     auth_4 = cfg_12\n     reg_16 <= fsm_1;\n   end\n   default : begin \n     hw_10 = clk_6\n     auth_7 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( acknowledge_signal_3 ) == ( 7'b111111x ) |-> auth_4 == cfg_12 && reg_16 == fsm_1 ; endproperty \n property name; @(posedge clk_osc_14) ( acknowledge_signal_3 ) != 7'b111111x  |-> hw_10 == clk_6 && auth_7 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   5'bx1111 : begin\n     cfg_6 <= chip_20\n     reg_7 <= chip_16\n     rst_7 <= core_1;\n   end\n   7'h75 : begin\n     chip_4 = rst_2\n     clk_8 = data_3\n     core_15 <= sig_18;\n   end\n   7'b11x1x00 : begin\n     sig_10 = fsm_6\n     fsm_17 = err_14\n     hw_3 = hw_19;\n   end\n   default : begin \n     core_17 <= cfg_11\n     chip_20 <= err_13\n     cfg_16 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( busy_signal_13 ) == ( 5'bx1111 ) |-> cfg_6 == chip_20 && reg_7 == chip_16 && rst_7 == core_1 ; endproperty \n property name; @(posedge clk_out_3) ( busy_signal_13 ) == ( 7'h75 ) |-> chip_4 == rst_2 && clk_8 == data_3 && core_15 == sig_18 ; endproperty \n property name; @(posedge clk_out_3) ( busy_signal_13 ) == ( 7'b11x1x00 ) |-> sig_10 == fsm_6 && fsm_17 == err_14 && hw_3 == hw_19 ; endproperty \n property name; ( busy_signal_13 ) != 5'bx1111 && ( busy_signal_13 ) != 7'h75 && @(posedge clk_out_3) ( busy_signal_13 ) != 7'b11x1x00  |-> core_17 == cfg_11 && chip_20 == err_13 && cfg_16 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( start_signal_5 ) \n   7'h52 : begin\n     auth_20 <= data_16\n     chip_10 = err_11;\n   end\n   6'h13 : begin\n     core_5 = cfg_16\n     rst_7 <= reg_18;\n   end\n   7'b00xxx0x : begin\n     core_10 = rx_16\n     chip_12 = sig_20;\n   end\n   default : begin \n     sig_11 <= sig_1\n     rst_6 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( start_signal_5 ) == ( 7'h52 ) |-> auth_20 == data_16 && chip_10 == err_11 ; endproperty \n property name; @(posedge async_clk_18) ( start_signal_5 ) == ( 6'h13 ) |-> core_5 == cfg_16 && rst_7 == reg_18 ; endproperty \n property name; @(posedge async_clk_18) ( start_signal_5 ) == ( 7'b00xxx0x ) |-> core_10 == rx_16 && chip_12 == sig_20 ; endproperty \n property name; ( start_signal_5 ) != 7'h52 && ( start_signal_5 ) != 6'h13 && @(posedge async_clk_18) ( start_signal_5 ) != 7'b00xxx0x  |-> sig_11 == sig_1 && rst_6 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( address_status_3 ) \n   5'b01x01 : begin\n     hw_5 = data_3\n     rx_5 = auth_5;\n   end\n   7'bxx0xxxx : begin\n     chip_10 <= err_3\n     core_17 <= rx_8;\n   end\n   default : begin \n     clk_5 <= core_17\n     fsm_5 <= chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_15) ( address_status_3 ) == ( 5'b01x01 ) |-> hw_5 == data_3 && rx_5 == auth_5 ; endproperty \n property name; @(negedge main_clk_15) ( address_status_3 ) == ( 7'bxx0xxxx ) |-> chip_10 == err_3 && core_17 == rx_8 ; endproperty \n property name; ( address_status_3 ) != 5'b01x01 && @(negedge main_clk_15) ( address_status_3 ) != 7'bxx0xxxx  |-> clk_5 == core_17 && fsm_5 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   7'bx100000 : begin\n     err_7 <= tx_16\n     rst_8 <= rst_5;\n   end\n   7'b00010x1 : begin\n     data_4 = reg_2\n     hw_14 <= rx_1;\n   end\n   7'b0111010 : begin\n     cfg_6 = err_8\n     rx_16 = sig_4;\n   end\n   default : begin \n     cfg_2 <= rst_2\n     auth_18 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_11) ( busy_signal_6 ) == ( 7'bx100000 ) |-> err_7 == tx_16 && rst_8 == rst_5 ; endproperty \n property name; @(posedge cpu_clock_11) ( busy_signal_6 ) == ( 7'b00010x1 ) |-> data_4 == reg_2 && hw_14 == rx_1 ; endproperty \n property name; @(posedge cpu_clock_11) ( busy_signal_6 ) == ( 7'b0111010 ) |-> cfg_6 == err_8 && rx_16 == sig_4 ; endproperty \n property name; ( busy_signal_6 ) != 7'bx100000 && ( busy_signal_6 ) != 7'b00010x1 && @(posedge cpu_clock_11) ( busy_signal_6 ) != 7'b0111010  |-> cfg_2 == rst_2 && auth_18 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "case ( flag_control_status_3 ) \n   5'b0x011 : begin\n     core_15 <= rst_19\n     fsm_15 = sig_16\n     fsm_18 = chip_2;\n   end\n   default : begin \n     data_8 = err_7\n     chip_14 <= reg_4\n     reg_15 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_1) ( flag_control_status_3 ) == ( 5'b0x011 ) |-> core_15 == rst_19 && fsm_15 == sig_16 && fsm_18 == chip_2 ; endproperty \n property name; @(posedge bus_clock_1) ( flag_control_status_3 ) != 5'b0x011  |-> data_8 == err_7 && chip_14 == reg_4 && reg_15 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "case ( control_data_14 ) \n   7'b0xx11xx : begin\n     fsm_7 <= clk_18\n     rx_9 <= clk_4\n     clk_9 = tx_2;\n   end\n   4'b101x : begin\n     cfg_6 = err_4\n     clk_10 = cfg_14\n     core_18 = sig_16;\n   end\n   default : begin \n     cfg_17 <= cfg_12\n     cfg_19 = data_11\n     auth_18 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( control_data_14 ) == ( 7'b0xx11xx ) |-> fsm_7 == clk_18 && rx_9 == clk_4 && clk_9 == tx_2 ; endproperty \n property name; @(posedge pll_clk_9) ( control_data_14 ) == ( 4'b101x ) |-> cfg_6 == err_4 && clk_10 == cfg_14 && core_18 == sig_16 ; endproperty \n property name; ( control_data_14 ) != 7'b0xx11xx && @(posedge pll_clk_9) ( control_data_14 ) != 4'b101x  |-> cfg_17 == cfg_12 && cfg_19 == data_11 && auth_18 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( address_register_3 ) \n   7'h3a : begin\n     err_1 = sig_3\n     chip_12 <= rst_15;\n   end\n   default : begin \n     fsm_18 = chip_4\n     chip_5 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_6) ( address_register_3 ) == ( 7'h3a ) |-> err_1 == sig_3 && chip_12 == rst_15 ; endproperty \n property name; @(posedge clk_in_6) ( address_register_3 ) != 7'h3a  |-> fsm_18 == chip_4 && chip_5 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "case ( valid_input_18 ) \n   7'b1101111 : begin\n     cfg_11 <= core_19\n     data_12 <= data_13;\n   end\n   7'h50 : begin\n     core_1 <= cfg_6\n     tx_18 = err_17;\n   end\n   default : begin \n     fsm_6 <= rx_15\n     sig_3 = tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_4) ( valid_input_18 ) == ( 7'b1101111 ) |-> cfg_11 == core_19 && data_12 == data_13 ; endproperty \n property name; @(negedge fast_clk_4) ( valid_input_18 ) == ( 7'h50 ) |-> core_1 == cfg_6 && tx_18 == err_17 ; endproperty \n property name; ( valid_input_18 ) != 7'b1101111 && @(negedge fast_clk_4) ( valid_input_18 ) != 7'h50  |-> fsm_6 == rx_15 && sig_3 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "case ( ready_output_9 ) \n   7'b0x101xx : begin\n     core_6 <= tx_18\n     tx_14 <= err_17;\n   end\n   6'h2f : begin\n     reg_7 = auth_17\n     clk_10 <= auth_8;\n   end\n   6'b0xx1xx : begin\n     tx_16 <= err_10\n     err_19 <= cfg_15;\n   end\n   default : begin \n     chip_4 = cfg_12\n     rst_11 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_17) ( ready_output_9 ) == ( 7'b0x101xx ) |-> core_6 == tx_18 && tx_14 == err_17 ; endproperty \n property name; @(negedge clk_reset_17) ( ready_output_9 ) == ( 6'h2f ) |-> reg_7 == auth_17 && clk_10 == auth_8 ; endproperty \n property name; @(negedge clk_reset_17) ( ready_output_9 ) == ( 6'b0xx1xx ) |-> tx_16 == err_10 && err_19 == cfg_15 ; endproperty \n property name; ( ready_output_9 ) != 7'b0x101xx && ( ready_output_9 ) != 6'h2f && @(negedge clk_reset_17) ( ready_output_9 ) != 6'b0xx1xx  |-> chip_4 == cfg_12 && rst_11 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "case ( interrupt_control_status_9 ) \n   6'b001x10 : begin\n     clk_7 <= core_9\n     cfg_4 = err_20;\n   end\n   7'bxx1101x : begin\n     core_4 <= hw_4\n     auth_10 = reg_10;\n   end\n   5'h10 : begin\n     sig_10 <= rst_18\n     clk_19 <= err_6;\n   end\n   default : begin \n     cfg_9 <= rx_8\n     fsm_9 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_12) ( interrupt_control_status_9 ) == ( 6'b001x10 ) |-> clk_7 == core_9 && cfg_4 == err_20 ; endproperty \n property name; @(posedge clock_source_12) ( interrupt_control_status_9 ) == ( 7'bxx1101x ) |-> core_4 == hw_4 && auth_10 == reg_10 ; endproperty \n property name; @(posedge clock_source_12) ( interrupt_control_status_9 ) == ( 5'h10 ) |-> sig_10 == rst_18 && clk_19 == err_6 ; endproperty \n property name; ( interrupt_control_status_9 ) != 6'b001x10 && ( interrupt_control_status_9 ) != 7'bxx1101x && @(posedge clock_source_12) ( interrupt_control_status_9 ) != 5'h10  |-> cfg_9 == rx_8 && fsm_9 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   6'b111011 : begin\n     chip_17 = clk_9\n     reg_16 <= rx_16\n     rx_3 <= fsm_17;\n   end\n   default : begin \n     tx_18 = data_16\n     sig_13 <= cfg_16\n     tx_1 = reg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_6) ( interrupt_control_status_10 ) == ( 6'b111011 ) |-> chip_17 == clk_9 && reg_16 == rx_16 && rx_3 == fsm_17 ; endproperty \n property name; @(negedge clk_gen_6) ( interrupt_control_status_10 ) != 6'b111011  |-> tx_18 == data_16 && sig_13 == cfg_16 && tx_1 == reg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "case ( status_buffer_4 ) \n   7'b111111x : begin\n     data_4 <= auth_7\n     fsm_19 = core_12;\n   end\n   7'b0xxxxxx : begin\n     cfg_12 = rst_10\n     rx_1 <= rst_20;\n   end\n   6'b110001 : begin\n     data_19 <= core_10\n     cfg_5 <= cfg_14;\n   end\n   default : begin \n     reg_17 <= chip_10\n     clk_2 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_2) ( status_buffer_4 ) == ( 7'b111111x ) |-> data_4 == auth_7 && fsm_19 == core_12 ; endproperty \n property name; @(negedge clk_reset_2) ( status_buffer_4 ) == ( 7'b0xxxxxx ) |-> cfg_12 == rst_10 && rx_1 == rst_20 ; endproperty \n property name; @(negedge clk_reset_2) ( status_buffer_4 ) == ( 6'b110001 ) |-> data_19 == core_10 && cfg_5 == cfg_14 ; endproperty \n property name; ( status_buffer_4 ) != 7'b111111x && ( status_buffer_4 ) != 7'b0xxxxxx && @(negedge clk_reset_2) ( status_buffer_4 ) != 6'b110001  |-> reg_17 == chip_10 && clk_2 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "case ( data_register_status_4 ) \n   6'b10x010 : begin\n     auth_18 <= sig_18\n     hw_4 <= chip_20\n     reg_19 <= core_13;\n   end\n   default : begin \n     err_14 <= cfg_13\n     rst_4 = tx_2\n     tx_7 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_20) ( data_register_status_4 ) == ( 6'b10x010 ) |-> auth_18 == sig_18 && hw_4 == chip_20 && reg_19 == core_13 ; endproperty \n property name; @(negedge bus_clock_20) ( data_register_status_4 ) != 6'b10x010  |-> err_14 == cfg_13 && rst_4 == tx_2 && tx_7 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'bx1x0xx0 : begin\n     hw_10 <= data_12\n     sig_12 <= fsm_14;\n   end\n   6'bx00110 : begin\n     chip_16 = chip_15\n     hw_15 <= rst_14;\n   end\n   default : begin \n     fsm_9 <= err_2\n     cfg_17 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_10) ( input_buffer_status_11 ) == ( 7'bx1x0xx0 ) |-> hw_10 == data_12 && sig_12 == fsm_14 ; endproperty \n property name; @(negedge clk_signal_10) ( input_buffer_status_11 ) == ( 6'bx00110 ) |-> chip_16 == chip_15 && hw_15 == rst_14 ; endproperty \n property name; ( input_buffer_status_11 ) != 7'bx1x0xx0 && @(negedge clk_signal_10) ( input_buffer_status_11 ) != 6'bx00110  |-> fsm_9 == err_2 && cfg_17 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "case ( output_status_1 ) \n   7'b0111111 : begin\n     clk_10 = hw_13\n     tx_1 = cfg_7;\n   end\n   6'bx1011x : begin\n     err_18 <= sig_5\n     core_17 <= fsm_9;\n   end\n   7'h4x : begin\n     core_2 <= sig_10\n     sig_15 <= err_4;\n   end\n   default : begin \n     rst_10 = core_13\n     data_17 <= chip_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( output_status_1 ) == ( 7'b0111111 ) |-> clk_10 == hw_13 && tx_1 == cfg_7 ; endproperty \n property name; @(posedge clk_osc_19) ( output_status_1 ) == ( 6'bx1011x ) |-> err_18 == sig_5 && core_17 == fsm_9 ; endproperty \n property name; @(posedge clk_osc_19) ( output_status_1 ) == ( 7'h4x ) |-> core_2 == sig_10 && sig_15 == err_4 ; endproperty \n property name; ( output_status_1 ) != 7'b0111111 && ( output_status_1 ) != 6'bx1011x && @(posedge clk_osc_19) ( output_status_1 ) != 7'h4x  |-> rst_10 == core_13 && data_17 == chip_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( data_control_status_13 ) \n   6'h3c : begin\n     clk_16 <= rx_9\n     clk_6 <= hw_1;\n   end\n   7'bxxx1101 : begin\n     reg_6 <= fsm_14\n     rst_7 <= rx_13;\n   end\n   default : begin \n     data_16 = tx_9\n     data_20 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_7) ( data_control_status_13 ) == ( 6'h3c ) |-> clk_16 == rx_9 && clk_6 == hw_1 ; endproperty \n property name; @(posedge async_clk_7) ( data_control_status_13 ) == ( 7'bxxx1101 ) |-> reg_6 == fsm_14 && rst_7 == rx_13 ; endproperty \n property name; ( data_control_status_13 ) != 6'h3c && @(posedge async_clk_7) ( data_control_status_13 ) != 7'bxxx1101  |-> data_16 == tx_9 && data_20 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "case ( write_complete_3 ) \n   6'b0011xx : begin\n     reg_3 = sig_5\n     rst_7 <= hw_17\n     tx_4 <= chip_6;\n   end\n   5'b0xx00 : begin\n     auth_6 <= clk_2\n     sig_8 <= err_5\n     auth_14 = core_8;\n   end\n   default : begin \n     chip_20 <= rx_1\n     fsm_2 <= rst_2\n     fsm_19 = hw_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( write_complete_3 ) == ( 6'b0011xx ) |-> reg_3 == sig_5 && rst_7 == hw_17 && tx_4 == chip_6 ; endproperty \n property name; @(negedge clk_gen_15) ( write_complete_3 ) == ( 5'b0xx00 ) |-> auth_6 == clk_2 && sig_8 == err_5 && auth_14 == core_8 ; endproperty \n property name; ( write_complete_3 ) != 6'b0011xx && @(negedge clk_gen_15) ( write_complete_3 ) != 5'b0xx00  |-> chip_20 == rx_1 && fsm_2 == rst_2 && fsm_19 == hw_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( input_buffer_5 ) \n   7'b1001011 : begin\n     tx_12 <= rx_11\n     core_19 = rst_17\n     core_18 <= rst_7;\n   end\n   7'h76 : begin\n     data_5 <= cfg_2\n     fsm_2 = rst_3\n     clk_1 <= rx_6;\n   end\n   6'b110xxx : begin\n     tx_14 = cfg_17\n     clk_12 <= hw_5\n     reg_18 = rx_5;\n   end\n   default : begin \n     cfg_15 <= hw_3\n     hw_16 <= rx_17\n     chip_11 <= tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_19) ( input_buffer_5 ) == ( 7'b1001011 ) |-> tx_12 == rx_11 && core_19 == rst_17 && core_18 == rst_7 ; endproperty \n property name; @(negedge clk_in_19) ( input_buffer_5 ) == ( 7'h76 ) |-> data_5 == cfg_2 && fsm_2 == rst_3 && clk_1 == rx_6 ; endproperty \n property name; @(negedge clk_in_19) ( input_buffer_5 ) == ( 6'b110xxx ) |-> tx_14 == cfg_17 && clk_12 == hw_5 && reg_18 == rx_5 ; endproperty \n property name; ( input_buffer_5 ) != 7'b1001011 && ( input_buffer_5 ) != 7'h76 && @(negedge clk_in_19) ( input_buffer_5 ) != 6'b110xxx  |-> cfg_15 == hw_3 && hw_16 == rx_17 && chip_11 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "case ( control_register_status_12 ) \n   3'b10x : begin\n     data_5 <= chip_20\n     core_12 = data_16;\n   end\n   7'b0001001 : begin\n     sig_16 <= fsm_7\n     reg_5 = hw_18;\n   end\n   7'b1x0x101 : begin\n     reg_2 = hw_3\n     rx_18 = sig_10;\n   end\n   default : begin \n     core_8 <= err_17\n     err_20 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_13) ( control_register_status_12 ) == ( 3'b10x ) |-> data_5 == chip_20 && core_12 == data_16 ; endproperty \n property name; @(negedge main_clk_13) ( control_register_status_12 ) == ( 7'b0001001 ) |-> sig_16 == fsm_7 && reg_5 == hw_18 ; endproperty \n property name; @(negedge main_clk_13) ( control_register_status_12 ) == ( 7'b1x0x101 ) |-> reg_2 == hw_3 && rx_18 == sig_10 ; endproperty \n property name; ( control_register_status_12 ) != 3'b10x && ( control_register_status_12 ) != 7'b0001001 && @(negedge main_clk_13) ( control_register_status_12 ) != 7'b1x0x101  |-> core_8 == err_17 && err_20 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_13"
    },
    {
        "Code": "case ( input_status_12 ) \n   5'h1c : begin\n     hw_8 <= rst_17\n     chip_10 <= tx_10\n     core_14 = sig_20;\n   end\n   7'bxxx1x1x : begin\n     rst_20 = rx_16\n     tx_15 <= core_7\n     chip_14 <= rst_12;\n   end\n   default : begin \n     rx_19 = auth_2\n     reg_5 = rx_10\n     tx_4 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_4) ( input_status_12 ) == ( 5'h1c ) |-> hw_8 == rst_17 && chip_10 == tx_10 && core_14 == sig_20 ; endproperty \n property name; @(posedge clk_reset_4) ( input_status_12 ) == ( 7'bxxx1x1x ) |-> rst_20 == rx_16 && tx_15 == core_7 && chip_14 == rst_12 ; endproperty \n property name; ( input_status_12 ) != 5'h1c && @(posedge clk_reset_4) ( input_status_12 ) != 7'bxxx1x1x  |-> rx_19 == auth_2 && reg_5 == rx_10 && tx_4 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_4"
    },
    {
        "Code": "case ( data_register_15 ) \n   5'h1c : begin\n     tx_1 = sig_8\n     rst_19 <= reg_7\n     rst_13 <= cfg_19;\n   end\n   clk_3 : begin\n     sig_14 <= err_18\n     rx_19 <= cfg_10\n     sig_1 <= clk_6;\n   end\n   core_16 : begin\n     rst_2 <= auth_3\n     clk_18 <= sig_7\n     sig_9 = data_19;\n   end\n   default : begin \n     chip_18 = core_12\n     tx_10 = rx_8\n     hw_5 = auth_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_9) ( data_register_15 ) == ( 5'h1c ) |-> tx_1 == sig_8 && rst_19 == reg_7 && rst_13 == cfg_19 ; endproperty \n property name; @(negedge mem_clock_9) ( data_register_15 ) == ( clk_3 ) |-> sig_14 == err_18 && rx_19 == cfg_10 && sig_1 == clk_6 ; endproperty \n property name; @(negedge mem_clock_9) ( data_register_15 ) == ( core_16 ) |-> rst_2 == auth_3 && clk_18 == sig_7 && sig_9 == data_19 ; endproperty \n property name; ( data_register_15 ) != 5'h1c && ( data_register_15 ) != clk_3 && @(negedge mem_clock_9) ( data_register_15 ) != core_16  |-> chip_18 == core_12 && tx_10 == rx_8 && hw_5 == auth_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "case ( control_status_19 ) \n   7'b000xxx1 : begin\n     auth_9 <= fsm_5\n     data_1 = auth_4;\n   end\n   default : begin \n     err_16 = auth_6\n     reg_18 = auth_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_14) ( control_status_19 ) == ( 7'b000xxx1 ) |-> auth_9 == fsm_5 && data_1 == auth_4 ; endproperty \n property name; @(posedge clk_gen_14) ( control_status_19 ) != 7'b000xxx1  |-> err_16 == auth_6 && reg_18 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_14"
    },
    {
        "Code": "case ( start_signal_19 ) \n   5'b10x10 : begin\n     reg_10 = reg_8\n     err_6 <= rst_4;\n   end\n   default : begin \n     tx_1 = clk_6\n     cfg_14 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_16) ( start_signal_19 ) == ( 5'b10x10 ) |-> reg_10 == reg_8 && err_6 == rst_4 ; endproperty \n property name; @(posedge clk_out_16) ( start_signal_19 ) != 5'b10x10  |-> tx_1 == clk_6 && cfg_14 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "case ( ready_register_14 ) \n   6'bx1111x : begin\n     tx_17 <= chip_2\n     core_4 = rst_10;\n   end\n   default : begin \n     hw_17 <= data_1\n     rx_1 <= fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_14) ( ready_register_14 ) == ( 6'bx1111x ) |-> tx_17 == chip_2 && core_4 == rst_10 ; endproperty \n property name; @(negedge clk_osc_14) ( ready_register_14 ) != 6'bx1111x  |-> hw_17 == data_1 && rx_1 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_14"
    },
    {
        "Code": "case ( data_control_status_7 ) \n   rx_9 : begin\n     rx_3 = hw_3\n     cfg_11 = reg_15;\n   end\n   default : begin \n     rst_4 <= clk_19\n     reg_5 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_19) ( data_control_status_7 ) == ( rx_9 ) |-> rx_3 == hw_3 && cfg_11 == reg_15 ; endproperty \n property name; @(negedge fast_clk_19) ( data_control_status_7 ) != rx_9  |-> rst_4 == clk_19 && reg_5 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "case ( flag_control_status_2 ) \n   5'h6 : begin\n     rx_20 <= data_1\n     tx_7 <= clk_10\n     hw_13 = tx_1;\n   end\n   6'b1010xx : begin\n     core_12 <= clk_18\n     rst_15 <= hw_11\n     core_11 <= rx_19;\n   end\n   default : begin \n     clk_9 = tx_13\n     sig_9 = fsm_20\n     clk_1 <= err_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( flag_control_status_2 ) == ( 5'h6 ) |-> rx_20 == data_1 && tx_7 == clk_10 && hw_13 == tx_1 ; endproperty \n property name; @(negedge clock_ctrl_13) ( flag_control_status_2 ) == ( 6'b1010xx ) |-> core_12 == clk_18 && rst_15 == hw_11 && core_11 == rx_19 ; endproperty \n property name; ( flag_control_status_2 ) != 5'h6 && @(negedge clock_ctrl_13) ( flag_control_status_2 ) != 6'b1010xx  |-> clk_9 == tx_13 && sig_9 == fsm_20 && clk_1 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( data_register_status_3 ) \n   6'h24 : begin\n     rst_8 = core_9\n     cfg_6 = reg_7\n     auth_4 = sig_13;\n   end\n   7'b100x0x0 : begin\n     rst_18 <= rx_6\n     err_10 <= cfg_7\n     clk_16 <= err_7;\n   end\n   default : begin \n     clk_1 <= rx_1\n     err_9 = sig_16\n     data_17 <= hw_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( data_register_status_3 ) == ( 6'h24 ) |-> rst_8 == core_9 && cfg_6 == reg_7 && auth_4 == sig_13 ; endproperty \n property name; @(negedge async_clk_6) ( data_register_status_3 ) == ( 7'b100x0x0 ) |-> rst_18 == rx_6 && err_10 == cfg_7 && clk_16 == err_7 ; endproperty \n property name; ( data_register_status_3 ) != 6'h24 && @(negedge async_clk_6) ( data_register_status_3 ) != 7'b100x0x0  |-> clk_1 == rx_1 && err_9 == sig_16 && data_17 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( flag_register_11 ) \n   7'bxx0xxx0 : begin\n     tx_4 = hw_5\n     rx_1 <= clk_9\n     fsm_14 <= fsm_17;\n   end\n   core_14 : begin\n     cfg_15 = sig_13\n     reg_7 <= rst_16\n     rx_13 = core_13;\n   end\n   6'bxx0xxx : begin\n     err_14 = data_1\n     reg_4 = clk_8\n     auth_18 <= sig_6;\n   end\n   default : begin \n     cfg_17 = rst_3\n     err_12 = core_3\n     cfg_18 = cfg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_4) ( flag_register_11 ) == ( 7'bxx0xxx0 ) |-> tx_4 == hw_5 && rx_1 == clk_9 && fsm_14 == fsm_17 ; endproperty \n property name; @(posedge main_clk_4) ( flag_register_11 ) == ( core_14 ) |-> cfg_15 == sig_13 && reg_7 == rst_16 && rx_13 == core_13 ; endproperty \n property name; @(posedge main_clk_4) ( flag_register_11 ) == ( 6'bxx0xxx ) |-> err_14 == data_1 && reg_4 == clk_8 && auth_18 == sig_6 ; endproperty \n property name; ( flag_register_11 ) != 7'bxx0xxx0 && ( flag_register_11 ) != core_14 && @(posedge main_clk_4) ( flag_register_11 ) != 6'bxx0xxx  |-> cfg_17 == rst_3 && err_12 == core_3 && cfg_18 == cfg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "case ( error_status_14 ) \n   6'h1f : begin\n     hw_13 = data_15\n     tx_2 = core_10\n     rx_8 <= reg_4;\n   end\n   7'bxxx011x : begin\n     rst_9 = cfg_7\n     fsm_1 <= rst_3\n     auth_19 <= data_2;\n   end\n   default : begin \n     core_10 <= clk_20\n     rx_14 = fsm_10\n     fsm_8 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( error_status_14 ) == ( 6'h1f ) |-> hw_13 == data_15 && tx_2 == core_10 && rx_8 == reg_4 ; endproperty \n property name; @(posedge clk_gen_12) ( error_status_14 ) == ( 7'bxxx011x ) |-> rst_9 == cfg_7 && fsm_1 == rst_3 && auth_19 == data_2 ; endproperty \n property name; ( error_status_14 ) != 6'h1f && @(posedge clk_gen_12) ( error_status_14 ) != 7'bxxx011x  |-> core_10 == clk_20 && rx_14 == fsm_10 && fsm_8 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'b01100x1 : begin\n     clk_10 <= core_6\n     tx_12 = fsm_2\n     chip_10 = clk_3;\n   end\n   7'bx1xxx0x : begin\n     rx_3 = err_6\n     core_20 <= sig_10\n     clk_20 = reg_16;\n   end\n   default : begin \n     reg_9 <= sig_16\n     core_13 = core_1\n     reg_11 = auth_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_4) ( status_output_buffer_2 ) == ( 7'b01100x1 ) |-> clk_10 == core_6 && tx_12 == fsm_2 && chip_10 == clk_3 ; endproperty \n property name; @(posedge clock_ctrl_4) ( status_output_buffer_2 ) == ( 7'bx1xxx0x ) |-> rx_3 == err_6 && core_20 == sig_10 && clk_20 == reg_16 ; endproperty \n property name; ( status_output_buffer_2 ) != 7'b01100x1 && @(posedge clock_ctrl_4) ( status_output_buffer_2 ) != 7'bx1xxx0x  |-> reg_9 == sig_16 && core_13 == core_1 && reg_11 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "case ( address_status_17 ) \n   5'h1d : begin\n     err_2 <= clk_12\n     tx_8 <= err_14\n     err_5 <= chip_12;\n   end\n   7'h0 : begin\n     tx_5 <= chip_5\n     cfg_19 = data_15\n     core_7 = sig_2;\n   end\n   default : begin \n     hw_8 = fsm_4\n     err_6 = reg_6\n     rx_15 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_8) ( address_status_17 ) == ( 5'h1d ) |-> err_2 == clk_12 && tx_8 == err_14 && err_5 == chip_12 ; endproperty \n property name; @(negedge clock_ctrl_8) ( address_status_17 ) == ( 7'h0 ) |-> tx_5 == chip_5 && cfg_19 == data_15 && core_7 == sig_2 ; endproperty \n property name; ( address_status_17 ) != 5'h1d && @(negedge clock_ctrl_8) ( address_status_17 ) != 7'h0  |-> hw_8 == fsm_4 && err_6 == reg_6 && rx_15 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "case ( data_register_14 ) \n   6'bxx1x0x : begin\n     core_13 <= reg_3\n     clk_9 = hw_10\n     clk_3 = clk_8;\n   end\n   7'bx001100 : begin\n     rx_10 <= rst_5\n     auth_11 <= cfg_12\n     tx_1 = data_3;\n   end\n   7'hf : begin\n     cfg_4 <= core_14\n     fsm_20 = rst_4\n     reg_5 <= chip_19;\n   end\n   default : begin \n     hw_17 = reg_19\n     clk_2 = rx_13\n     fsm_11 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_19) ( data_register_14 ) == ( 6'bxx1x0x ) |-> core_13 == reg_3 && clk_9 == hw_10 && clk_3 == clk_8 ; endproperty \n property name; @(posedge clock_div_19) ( data_register_14 ) == ( 7'bx001100 ) |-> rx_10 == rst_5 && auth_11 == cfg_12 && tx_1 == data_3 ; endproperty \n property name; @(posedge clock_div_19) ( data_register_14 ) == ( 7'hf ) |-> cfg_4 == core_14 && fsm_20 == rst_4 && reg_5 == chip_19 ; endproperty \n property name; ( data_register_14 ) != 6'bxx1x0x && ( data_register_14 ) != 7'bx001100 && @(posedge clock_div_19) ( data_register_14 ) != 7'hf  |-> hw_17 == reg_19 && clk_2 == rx_13 && fsm_11 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_19"
    },
    {
        "Code": "case ( end_address_8 ) \n   7'b0110xx0 : begin\n     clk_4 <= err_11\n     rst_13 <= sig_8\n     data_2 <= cfg_11;\n   end\n   default : begin \n     fsm_6 = tx_1\n     reg_17 = hw_13\n     auth_7 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_20) ( end_address_8 ) == ( 7'b0110xx0 ) |-> clk_4 == err_11 && rst_13 == sig_8 && data_2 == cfg_11 ; endproperty \n property name; @(posedge core_clock_20) ( end_address_8 ) != 7'b0110xx0  |-> fsm_6 == tx_1 && reg_17 == hw_13 && auth_7 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'b0x101x0 : begin\n     cfg_5 <= core_16\n     fsm_10 = data_5;\n   end\n   6'b111100 : begin\n     data_3 = data_15\n     err_13 <= reg_3;\n   end\n   default : begin \n     core_12 <= reg_4\n     auth_4 <= fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_10) ( control_flag_register_20 ) == ( 7'b0x101x0 ) |-> cfg_5 == core_16 && fsm_10 == data_5 ; endproperty \n property name; @(negedge ref_clk_10) ( control_flag_register_20 ) == ( 6'b111100 ) |-> data_3 == data_15 && err_13 == reg_3 ; endproperty \n property name; ( control_flag_register_20 ) != 7'b0x101x0 && @(negedge ref_clk_10) ( control_flag_register_20 ) != 6'b111100  |-> core_12 == reg_4 && auth_4 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "case ( output_buffer_status_8 ) \n   7'bxx0100x : begin\n     tx_19 = err_3\n     auth_19 = cfg_3\n     reg_10 <= cfg_4;\n   end\n   5'b1xx11 : begin\n     err_15 = clk_20\n     reg_11 <= sig_10\n     clk_5 <= rst_14;\n   end\n   7'b1100001 : begin\n     fsm_12 = reg_8\n     tx_4 <= rx_18\n     err_19 = chip_10;\n   end\n   default : begin \n     data_10 = rst_9\n     err_12 <= rx_10\n     cfg_18 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_6) ( output_buffer_status_8 ) == ( 7'bxx0100x ) |-> tx_19 == err_3 && auth_19 == cfg_3 && reg_10 == cfg_4 ; endproperty \n property name; @(negedge clock_source_6) ( output_buffer_status_8 ) == ( 5'b1xx11 ) |-> err_15 == clk_20 && reg_11 == sig_10 && clk_5 == rst_14 ; endproperty \n property name; @(negedge clock_source_6) ( output_buffer_status_8 ) == ( 7'b1100001 ) |-> fsm_12 == reg_8 && tx_4 == rx_18 && err_19 == chip_10 ; endproperty \n property name; ( output_buffer_status_8 ) != 7'bxx0100x && ( output_buffer_status_8 ) != 5'b1xx11 && @(negedge clock_source_6) ( output_buffer_status_8 ) != 7'b1100001  |-> data_10 == rst_9 && err_12 == rx_10 && cfg_18 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_6"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   6'h3a : begin\n     err_12 <= fsm_6\n     rst_4 <= sig_13;\n   end\n   6'b1xxx0x : begin\n     err_20 = rst_10\n     rst_11 = rx_2;\n   end\n   default : begin \n     reg_20 = reg_8\n     cfg_5 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_1) ( status_output_buffer_13 ) == ( 6'h3a ) |-> err_12 == fsm_6 && rst_4 == sig_13 ; endproperty \n property name; @(negedge clock_source_1) ( status_output_buffer_13 ) == ( 6'b1xxx0x ) |-> err_20 == rst_10 && rst_11 == rx_2 ; endproperty \n property name; ( status_output_buffer_13 ) != 6'h3a && @(negedge clock_source_1) ( status_output_buffer_13 ) != 6'b1xxx0x  |-> reg_20 == reg_8 && cfg_5 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   7'bx11x1xx : begin\n     data_9 = hw_2\n     chip_8 <= clk_9;\n   end\n   default : begin \n     err_15 <= data_6\n     tx_20 = data_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_4) ( status_register_status_7 ) == ( 7'bx11x1xx ) |-> data_9 == hw_2 && chip_8 == clk_9 ; endproperty \n property name; @(posedge clock_div_4) ( status_register_status_7 ) != 7'bx11x1xx  |-> err_15 == data_6 && tx_20 == data_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "case ( control_status_buffer_3 ) \n   6'bxx0100 : begin\n     sig_11 <= chip_6\n     rst_12 = data_9\n     data_17 <= cfg_15;\n   end\n   default : begin \n     rx_1 <= cfg_18\n     clk_5 <= sig_7\n     err_20 <= rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_11) ( control_status_buffer_3 ) == ( 6'bxx0100 ) |-> sig_11 == chip_6 && rst_12 == data_9 && data_17 == cfg_15 ; endproperty \n property name; @(posedge clk_signal_11) ( control_status_buffer_3 ) != 6'bxx0100  |-> rx_1 == cfg_18 && clk_5 == sig_7 && err_20 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "case ( command_register_18 ) \n   6'b000011 : begin\n     err_13 <= fsm_8\n     tx_7 = reg_12\n     err_17 = clk_2;\n   end\n   7'b00x01x1 : begin\n     fsm_5 <= fsm_19\n     tx_17 = chip_20\n     rst_3 = hw_18;\n   end\n   7'bx0x0xx1 : begin\n     core_15 = hw_19\n     sig_2 = sig_4\n     tx_14 <= err_4;\n   end\n   default : begin \n     data_15 <= core_15\n     err_1 = data_1\n     reg_19 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_13) ( command_register_18 ) == ( 6'b000011 ) |-> err_13 == fsm_8 && tx_7 == reg_12 && err_17 == clk_2 ; endproperty \n property name; @(posedge pll_clk_13) ( command_register_18 ) == ( 7'b00x01x1 ) |-> fsm_5 == fsm_19 && tx_17 == chip_20 && rst_3 == hw_18 ; endproperty \n property name; @(posedge pll_clk_13) ( command_register_18 ) == ( 7'bx0x0xx1 ) |-> core_15 == hw_19 && sig_2 == sig_4 && tx_14 == err_4 ; endproperty \n property name; ( command_register_18 ) != 6'b000011 && ( command_register_18 ) != 7'b00x01x1 && @(posedge pll_clk_13) ( command_register_18 ) != 7'bx0x0xx1  |-> data_15 == core_15 && err_1 == data_1 && reg_19 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_13"
    },
    {
        "Code": "case ( data_in_18 ) \n   7'b10xxxxx : begin\n     rst_5 <= core_14\n     chip_16 <= chip_2\n     hw_6 <= cfg_13;\n   end\n   7'h13 : begin\n     sig_16 <= rx_14\n     rx_18 = hw_14\n     hw_3 = fsm_9;\n   end\n   7'b0xxxxx1 : begin\n     reg_2 = sig_5\n     tx_19 = tx_18\n     core_7 <= sig_14;\n   end\n   default : begin \n     hw_2 = sig_13\n     cfg_3 = cfg_14\n     err_12 = rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_18) ( data_in_18 ) == ( 7'b10xxxxx ) |-> rst_5 == core_14 && chip_16 == chip_2 && hw_6 == cfg_13 ; endproperty \n property name; @(negedge mem_clock_18) ( data_in_18 ) == ( 7'h13 ) |-> sig_16 == rx_14 && rx_18 == hw_14 && hw_3 == fsm_9 ; endproperty \n property name; @(negedge mem_clock_18) ( data_in_18 ) == ( 7'b0xxxxx1 ) |-> reg_2 == sig_5 && tx_19 == tx_18 && core_7 == sig_14 ; endproperty \n property name; ( data_in_18 ) != 7'b10xxxxx && ( data_in_18 ) != 7'h13 && @(negedge mem_clock_18) ( data_in_18 ) != 7'b0xxxxx1  |-> hw_2 == sig_13 && cfg_3 == cfg_14 && err_12 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   7'h60 : begin\n     auth_6 = rst_14\n     rst_4 <= sig_4;\n   end\n   4'b01x0 : begin\n     sig_16 = cfg_12\n     rx_14 <= core_8;\n   end\n   default : begin \n     core_19 = tx_13\n     data_6 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_4) ( instruction_register_19 ) == ( 7'h60 ) |-> auth_6 == rst_14 && rst_4 == sig_4 ; endproperty \n property name; @(negedge bus_clock_4) ( instruction_register_19 ) == ( 4'b01x0 ) |-> sig_16 == cfg_12 && rx_14 == core_8 ; endproperty \n property name; ( instruction_register_19 ) != 7'h60 && @(negedge bus_clock_4) ( instruction_register_19 ) != 4'b01x0  |-> core_19 == tx_13 && data_6 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "case ( data_ready_5 ) \n   4'b010x : begin\n     data_3 = cfg_2\n     fsm_19 = fsm_10\n     hw_4 = data_17;\n   end\n   5'b1x1x1 : begin\n     sig_4 = core_9\n     clk_18 = chip_1\n     auth_11 <= chip_15;\n   end\n   6'b11x1xx : begin\n     reg_13 = core_3\n     core_19 = reg_10\n     chip_10 = data_6;\n   end\n   default : begin \n     core_1 = err_13\n     data_4 <= hw_16\n     clk_12 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_16) ( data_ready_5 ) == ( 4'b010x ) |-> data_3 == cfg_2 && fsm_19 == fsm_10 && hw_4 == data_17 ; endproperty \n property name; @(posedge clk_out_16) ( data_ready_5 ) == ( 5'b1x1x1 ) |-> sig_4 == core_9 && clk_18 == chip_1 && auth_11 == chip_15 ; endproperty \n property name; @(posedge clk_out_16) ( data_ready_5 ) == ( 6'b11x1xx ) |-> reg_13 == core_3 && core_19 == reg_10 && chip_10 == data_6 ; endproperty \n property name; ( data_ready_5 ) != 4'b010x && ( data_ready_5 ) != 5'b1x1x1 && @(posedge clk_out_16) ( data_ready_5 ) != 6'b11x1xx  |-> core_1 == err_13 && data_4 == hw_16 && clk_12 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "case ( control_register_status_status_10 ) \n   5'b0x011 : begin\n     fsm_20 <= sig_10\n     cfg_1 <= hw_9\n     err_3 <= hw_8;\n   end\n   7'b1111x11 : begin\n     core_10 = chip_18\n     fsm_8 = auth_15\n     tx_16 = core_13;\n   end\n   7'b1001x00 : begin\n     chip_8 <= tx_19\n     auth_2 <= rx_20\n     reg_2 = err_15;\n   end\n   default : begin \n     err_20 = tx_16\n     cfg_4 <= reg_2\n     clk_9 = auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_2) ( control_register_status_status_10 ) == ( 5'b0x011 ) |-> fsm_20 == sig_10 && cfg_1 == hw_9 && err_3 == hw_8 ; endproperty \n property name; @(posedge ref_clk_2) ( control_register_status_status_10 ) == ( 7'b1111x11 ) |-> core_10 == chip_18 && fsm_8 == auth_15 && tx_16 == core_13 ; endproperty \n property name; @(posedge ref_clk_2) ( control_register_status_status_10 ) == ( 7'b1001x00 ) |-> chip_8 == tx_19 && auth_2 == rx_20 && reg_2 == err_15 ; endproperty \n property name; ( control_register_status_status_10 ) != 5'b0x011 && ( control_register_status_status_10 ) != 7'b1111x11 && @(posedge ref_clk_2) ( control_register_status_status_10 ) != 7'b1001x00  |-> err_20 == tx_16 && cfg_4 == reg_2 && clk_9 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_2"
    },
    {
        "Code": "case ( output_status_19 ) \n   6'b000x1x : begin\n     reg_12 <= clk_2\n     chip_8 <= tx_17\n     reg_14 <= rx_2;\n   end\n   default : begin \n     data_18 <= clk_12\n     rst_17 <= chip_16\n     chip_14 = tx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_7) ( output_status_19 ) == ( 6'b000x1x ) |-> reg_12 == clk_2 && chip_8 == tx_17 && reg_14 == rx_2 ; endproperty \n property name; @(posedge pll_clk_7) ( output_status_19 ) != 6'b000x1x  |-> data_18 == clk_12 && rst_17 == chip_16 && chip_14 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_7"
    },
    {
        "Code": "case ( interrupt_flag_1 ) \n   7'b0110x11 : begin\n     cfg_20 = err_16\n     tx_7 = auth_4;\n   end\n   6'h21 : begin\n     fsm_9 = err_15\n     sig_10 = fsm_10;\n   end\n   default : begin \n     hw_13 = cfg_10\n     reg_9 <= rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( interrupt_flag_1 ) == ( 7'b0110x11 ) |-> cfg_20 == err_16 && tx_7 == auth_4 ; endproperty \n property name; @(negedge async_clk_7) ( interrupt_flag_1 ) == ( 6'h21 ) |-> fsm_9 == err_15 && sig_10 == fsm_10 ; endproperty \n property name; ( interrupt_flag_1 ) != 7'b0110x11 && @(negedge async_clk_7) ( interrupt_flag_1 ) != 6'h21  |-> hw_13 == cfg_10 && reg_9 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( result_register_11 ) \n   6'b011x0x : begin\n     data_5 <= tx_2\n     chip_2 = hw_15;\n   end\n   6'b101x1x : begin\n     auth_17 <= core_13\n     data_12 <= auth_4;\n   end\n   4'b11xx : begin\n     tx_8 = auth_16\n     rx_18 = cfg_10;\n   end\n   default : begin \n     core_5 = reg_3\n     auth_9 <= sig_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_1) ( result_register_11 ) == ( 6'b011x0x ) |-> data_5 == tx_2 && chip_2 == hw_15 ; endproperty \n property name; @(negedge sys_clk_1) ( result_register_11 ) == ( 6'b101x1x ) |-> auth_17 == core_13 && data_12 == auth_4 ; endproperty \n property name; @(negedge sys_clk_1) ( result_register_11 ) == ( 4'b11xx ) |-> tx_8 == auth_16 && rx_18 == cfg_10 ; endproperty \n property name; ( result_register_11 ) != 6'b011x0x && ( result_register_11 ) != 6'b101x1x && @(negedge sys_clk_1) ( result_register_11 ) != 4'b11xx  |-> core_5 == reg_3 && auth_9 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "case ( data_status_register_status_5 ) \n   tx_17 : begin\n     reg_9 <= auth_9\n     sig_4 = fsm_20\n     rx_14 = rst_6;\n   end\n   default : begin \n     cfg_11 = core_3\n     rst_8 = clk_12\n     reg_1 = fsm_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( data_status_register_status_5 ) == ( tx_17 ) |-> reg_9 == auth_9 && sig_4 == fsm_20 && rx_14 == rst_6 ; endproperty \n property name; @(negedge clk_in_1) ( data_status_register_status_5 ) != tx_17  |-> cfg_11 == core_3 && rst_8 == clk_12 && reg_1 == fsm_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( input_buffer_status_18 ) \n   7'b00x0xx1 : begin\n     reg_6 = data_3\n     chip_20 <= auth_9;\n   end\n   7'b0001001 : begin\n     core_10 = err_1\n     hw_6 <= err_4;\n   end\n   default : begin \n     fsm_19 = hw_17\n     err_2 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_20) ( input_buffer_status_18 ) == ( 7'b00x0xx1 ) |-> reg_6 == data_3 && chip_20 == auth_9 ; endproperty \n property name; @(negedge clk_osc_20) ( input_buffer_status_18 ) == ( 7'b0001001 ) |-> core_10 == err_1 && hw_6 == err_4 ; endproperty \n property name; ( input_buffer_status_18 ) != 7'b00x0xx1 && @(negedge clk_osc_20) ( input_buffer_status_18 ) != 7'b0001001  |-> fsm_19 == hw_17 && err_2 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'bxx10x10 : begin\n     reg_5 = err_20\n     rx_18 <= fsm_7;\n   end\n   6'b101001 : begin\n     tx_7 = cfg_16\n     err_14 = reg_11;\n   end\n   5'b0xxx0 : begin\n     cfg_5 = tx_6\n     tx_18 = rx_6;\n   end\n   default : begin \n     rst_8 = tx_13\n     sig_12 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( valid_input_4 ) == ( 7'bxx10x10 ) |-> reg_5 == err_20 && rx_18 == fsm_7 ; endproperty \n property name; @(negedge mem_clock_10) ( valid_input_4 ) == ( 6'b101001 ) |-> tx_7 == cfg_16 && err_14 == reg_11 ; endproperty \n property name; @(negedge mem_clock_10) ( valid_input_4 ) == ( 5'b0xxx0 ) |-> cfg_5 == tx_6 && tx_18 == rx_6 ; endproperty \n property name; ( valid_input_4 ) != 7'bxx10x10 && ( valid_input_4 ) != 6'b101001 && @(negedge mem_clock_10) ( valid_input_4 ) != 5'b0xxx0  |-> rst_8 == tx_13 && sig_12 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( control_flag_3 ) \n   7'h29 : begin\n     data_11 = rx_19\n     rst_5 <= tx_8\n     hw_7 <= cfg_17;\n   end\n   4'b011x : begin\n     core_8 <= reg_8\n     reg_20 = cfg_19\n     chip_18 <= err_8;\n   end\n   default : begin \n     chip_14 <= reg_18\n     tx_6 = chip_9\n     clk_14 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( control_flag_3 ) == ( 7'h29 ) |-> data_11 == rx_19 && rst_5 == tx_8 && hw_7 == cfg_17 ; endproperty \n property name; @(posedge pll_clk_8) ( control_flag_3 ) == ( 4'b011x ) |-> core_8 == reg_8 && reg_20 == cfg_19 && chip_18 == err_8 ; endproperty \n property name; ( control_flag_3 ) != 7'h29 && @(posedge pll_clk_8) ( control_flag_3 ) != 4'b011x  |-> chip_14 == reg_18 && tx_6 == chip_9 && clk_14 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( acknowledge_signal_7 ) \n   6'b0xxx0x : begin\n     sig_11 = cfg_6\n     reg_20 = tx_14\n     core_1 = auth_2;\n   end\n   default : begin \n     hw_15 = data_17\n     auth_3 = cfg_15\n     cfg_19 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( acknowledge_signal_7 ) == ( 6'b0xxx0x ) |-> sig_11 == cfg_6 && reg_20 == tx_14 && core_1 == auth_2 ; endproperty \n property name; @(negedge clk_signal_1) ( acknowledge_signal_7 ) != 6'b0xxx0x  |-> hw_15 == data_17 && auth_3 == cfg_15 && cfg_19 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   7'bx00110x : begin\n     cfg_8 <= data_14\n     core_11 <= sig_20\n     hw_16 <= sig_3;\n   end\n   6'b010x1x : begin\n     auth_8 = hw_19\n     auth_10 = reg_15\n     auth_5 <= rst_10;\n   end\n   default : begin \n     fsm_17 <= clk_9\n     err_16 <= rx_11\n     err_10 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_5) ( acknowledge_14 ) == ( 7'bx00110x ) |-> cfg_8 == data_14 && core_11 == sig_20 && hw_16 == sig_3 ; endproperty \n property name; @(negedge clock_ctrl_5) ( acknowledge_14 ) == ( 6'b010x1x ) |-> auth_8 == hw_19 && auth_10 == reg_15 && auth_5 == rst_10 ; endproperty \n property name; ( acknowledge_14 ) != 7'bx00110x && @(negedge clock_ctrl_5) ( acknowledge_14 ) != 6'b010x1x  |-> fsm_17 == clk_9 && err_16 == rx_11 && err_10 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "case ( acknowledge_13 ) \n   5'h7 : begin\n     sig_16 = fsm_1\n     auth_11 = hw_5;\n   end\n   3'b0x0 : begin\n     clk_19 <= fsm_9\n     chip_4 <= reg_14;\n   end\n   default : begin \n     auth_3 <= reg_8\n     reg_19 <= reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_4) ( acknowledge_13 ) == ( 5'h7 ) |-> sig_16 == fsm_1 && auth_11 == hw_5 ; endproperty \n property name; @(posedge sys_clk_4) ( acknowledge_13 ) == ( 3'b0x0 ) |-> clk_19 == fsm_9 && chip_4 == reg_14 ; endproperty \n property name; ( acknowledge_13 ) != 5'h7 && @(posedge sys_clk_4) ( acknowledge_13 ) != 3'b0x0  |-> auth_3 == reg_8 && reg_19 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'b01xx111 : begin\n     sig_8 = reg_16\n     rx_13 <= chip_14;\n   end\n   5'b0011x : begin\n     core_14 = core_8\n     rst_16 = data_10;\n   end\n   default : begin \n     rx_14 = hw_15\n     cfg_15 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_1) ( status_flag_8 ) == ( 7'b01xx111 ) |-> sig_8 == reg_16 && rx_13 == chip_14 ; endproperty \n property name; @(negedge clk_out_1) ( status_flag_8 ) == ( 5'b0011x ) |-> core_14 == core_8 && rst_16 == data_10 ; endproperty \n property name; ( status_flag_8 ) != 7'b01xx111 && @(negedge clk_out_1) ( status_flag_8 ) != 5'b0011x  |-> rx_14 == hw_15 && cfg_15 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "case ( address_status_3 ) \n   7'b011xx00 : begin\n     rst_6 = data_19\n     reg_9 = auth_1;\n   end\n   5'b0x110 : begin\n     err_2 = core_7\n     err_20 = fsm_15;\n   end\n   7'b01x0100 : begin\n     err_16 = tx_20\n     chip_7 <= rst_14;\n   end\n   default : begin \n     rst_1 = rst_16\n     data_1 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_12) ( address_status_3 ) == ( 7'b011xx00 ) |-> rst_6 == data_19 && reg_9 == auth_1 ; endproperty \n property name; @(negedge mem_clock_12) ( address_status_3 ) == ( 5'b0x110 ) |-> err_2 == core_7 && err_20 == fsm_15 ; endproperty \n property name; @(negedge mem_clock_12) ( address_status_3 ) == ( 7'b01x0100 ) |-> err_16 == tx_20 && chip_7 == rst_14 ; endproperty \n property name; ( address_status_3 ) != 7'b011xx00 && ( address_status_3 ) != 5'b0x110 && @(negedge mem_clock_12) ( address_status_3 ) != 7'b01x0100  |-> rst_1 == rst_16 && data_1 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "case ( instruction_1 ) \n   6'b10x010 : begin\n     chip_16 = sig_1\n     fsm_8 = tx_10;\n   end\n   default : begin \n     fsm_18 <= fsm_3\n     clk_8 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_7) ( instruction_1 ) == ( 6'b10x010 ) |-> chip_16 == sig_1 && fsm_8 == tx_10 ; endproperty \n property name; @(negedge clk_osc_7) ( instruction_1 ) != 6'b10x010  |-> fsm_18 == fsm_3 && clk_8 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "case ( control_register_2 ) \n   7'b1x10xxx : begin\n     reg_2 = core_19\n     auth_17 <= err_6;\n   end\n   7'b000xxx1 : begin\n     tx_11 <= sig_5\n     cfg_12 <= auth_12;\n   end\n   5'hb : begin\n     chip_1 = sig_15\n     sig_19 = cfg_20;\n   end\n   default : begin \n     err_9 <= data_17\n     data_9 <= auth_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( control_register_2 ) == ( 7'b1x10xxx ) |-> reg_2 == core_19 && auth_17 == err_6 ; endproperty \n property name; @(posedge bus_clock_5) ( control_register_2 ) == ( 7'b000xxx1 ) |-> tx_11 == sig_5 && cfg_12 == auth_12 ; endproperty \n property name; @(posedge bus_clock_5) ( control_register_2 ) == ( 5'hb ) |-> chip_1 == sig_15 && sig_19 == cfg_20 ; endproperty \n property name; ( control_register_2 ) != 7'b1x10xxx && ( control_register_2 ) != 7'b000xxx1 && @(posedge bus_clock_5) ( control_register_2 ) != 5'hb  |-> err_9 == data_17 && data_9 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( input_data_2 ) \n   7'b10x011x : begin\n     chip_6 = rx_1\n     chip_15 = err_9;\n   end\n   7'bxxxxxxx : begin\n     sig_10 <= clk_5\n     core_13 <= sig_6;\n   end\n   5'b10x00 : begin\n     tx_4 <= rx_19\n     tx_6 = fsm_13;\n   end\n   default : begin \n     data_9 <= data_10\n     err_20 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_10) ( input_data_2 ) == ( 7'b10x011x ) |-> chip_6 == rx_1 && chip_15 == err_9 ; endproperty \n property name; @(negedge sys_clk_10) ( input_data_2 ) == ( 7'bxxxxxxx ) |-> sig_10 == clk_5 && core_13 == sig_6 ; endproperty \n property name; @(negedge sys_clk_10) ( input_data_2 ) == ( 5'b10x00 ) |-> tx_4 == rx_19 && tx_6 == fsm_13 ; endproperty \n property name; ( input_data_2 ) != 7'b10x011x && ( input_data_2 ) != 7'bxxxxxxx && @(negedge sys_clk_10) ( input_data_2 ) != 5'b10x00  |-> data_9 == data_10 && err_20 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_10"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'h25 : begin\n     data_15 <= reg_15\n     chip_19 <= chip_9\n     fsm_3 = chip_1;\n   end\n   7'b1x0x110 : begin\n     sig_6 <= reg_8\n     err_19 <= auth_19\n     hw_8 <= data_18;\n   end\n   default : begin \n     fsm_6 = reg_2\n     sig_4 = data_8\n     tx_15 = cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_8) ( control_register_status_11 ) == ( 7'h25 ) |-> data_15 == reg_15 && chip_19 == chip_9 && fsm_3 == chip_1 ; endproperty \n property name; @(posedge clk_signal_8) ( control_register_status_11 ) == ( 7'b1x0x110 ) |-> sig_6 == reg_8 && err_19 == auth_19 && hw_8 == data_18 ; endproperty \n property name; ( control_register_status_11 ) != 7'h25 && @(posedge clk_signal_8) ( control_register_status_11 ) != 7'b1x0x110  |-> fsm_6 == reg_2 && sig_4 == data_8 && tx_15 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "case ( status_control_18 ) \n   7'h59 : begin\n     sig_9 <= chip_17\n     fsm_10 = hw_7\n     hw_10 = rst_10;\n   end\n   7'bx1xxx0x : begin\n     chip_7 = chip_13\n     sig_15 <= reg_5\n     reg_14 <= rx_18;\n   end\n   6'b0101x1 : begin\n     reg_3 <= err_2\n     tx_17 = reg_19\n     err_13 = cfg_16;\n   end\n   default : begin \n     rx_1 = auth_9\n     chip_1 <= auth_5\n     clk_19 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( status_control_18 ) == ( 7'h59 ) |-> sig_9 == chip_17 && fsm_10 == hw_7 && hw_10 == rst_10 ; endproperty \n property name; @(posedge async_clk_18) ( status_control_18 ) == ( 7'bx1xxx0x ) |-> chip_7 == chip_13 && sig_15 == reg_5 && reg_14 == rx_18 ; endproperty \n property name; @(posedge async_clk_18) ( status_control_18 ) == ( 6'b0101x1 ) |-> reg_3 == err_2 && tx_17 == reg_19 && err_13 == cfg_16 ; endproperty \n property name; ( status_control_18 ) != 7'h59 && ( status_control_18 ) != 7'bx1xxx0x && @(posedge async_clk_18) ( status_control_18 ) != 6'b0101x1  |-> rx_1 == auth_9 && chip_1 == auth_5 && clk_19 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( output_status_16 ) \n   rx_1 : begin\n     sig_8 = rst_16\n     reg_9 = fsm_4;\n   end\n   7'b1001000 : begin\n     tx_1 = err_19\n     data_8 = data_4;\n   end\n   6'h14 : begin\n     core_12 <= auth_18\n     reg_13 <= core_8;\n   end\n   default : begin \n     sig_19 = tx_11\n     tx_20 <= rx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_3) ( output_status_16 ) == ( rx_1 ) |-> sig_8 == rst_16 && reg_9 == fsm_4 ; endproperty \n property name; @(posedge clk_enable_3) ( output_status_16 ) == ( 7'b1001000 ) |-> tx_1 == err_19 && data_8 == data_4 ; endproperty \n property name; @(posedge clk_enable_3) ( output_status_16 ) == ( 6'h14 ) |-> core_12 == auth_18 && reg_13 == core_8 ; endproperty \n property name; ( output_status_16 ) != rx_1 && ( output_status_16 ) != 7'b1001000 && @(posedge clk_enable_3) ( output_status_16 ) != 6'h14  |-> sig_19 == tx_11 && tx_20 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "case ( write_complete_10 ) \n   5'bx0x01 : begin\n     rst_4 = core_9\n     tx_19 <= reg_2\n     data_1 = tx_13;\n   end\n   6'b1xxxx1 : begin\n     cfg_14 = clk_14\n     sig_6 = fsm_12\n     clk_13 <= cfg_1;\n   end\n   default : begin \n     chip_17 <= rst_7\n     hw_16 <= err_7\n     reg_7 <= core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_18) ( write_complete_10 ) == ( 5'bx0x01 ) |-> rst_4 == core_9 && tx_19 == reg_2 && data_1 == tx_13 ; endproperty \n property name; @(posedge clk_reset_18) ( write_complete_10 ) == ( 6'b1xxxx1 ) |-> cfg_14 == clk_14 && sig_6 == fsm_12 && clk_13 == cfg_1 ; endproperty \n property name; ( write_complete_10 ) != 5'bx0x01 && @(posedge clk_reset_18) ( write_complete_10 ) != 6'b1xxxx1  |-> chip_17 == rst_7 && hw_16 == err_7 && reg_7 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   7'bx1111xx : begin\n     auth_12 = clk_19\n     core_20 = chip_10;\n   end\n   7'b1xxxxx1 : begin\n     rst_5 <= tx_20\n     cfg_10 <= clk_13;\n   end\n   default : begin \n     rx_15 = hw_7\n     hw_2 <= err_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( control_buffer_4 ) == ( 7'bx1111xx ) |-> auth_12 == clk_19 && core_20 == chip_10 ; endproperty \n property name; @(negedge ref_clk_16) ( control_buffer_4 ) == ( 7'b1xxxxx1 ) |-> rst_5 == tx_20 && cfg_10 == clk_13 ; endproperty \n property name; ( control_buffer_4 ) != 7'bx1111xx && @(negedge ref_clk_16) ( control_buffer_4 ) != 7'b1xxxxx1  |-> rx_15 == hw_7 && hw_2 == err_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( start_address_6 ) \n   7'b0010000 : begin\n     auth_1 <= fsm_3\n     auth_14 = cfg_18\n     data_20 = hw_7;\n   end\n   6'b110x10 : begin\n     clk_8 = err_3\n     rst_9 <= hw_9\n     err_15 <= cfg_2;\n   end\n   6'b0x010x : begin\n     chip_2 <= tx_17\n     auth_7 = core_12\n     sig_10 = auth_19;\n   end\n   default : begin \n     chip_7 <= rst_11\n     tx_2 <= err_6\n     reg_9 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_5) ( start_address_6 ) == ( 7'b0010000 ) |-> auth_1 == fsm_3 && auth_14 == cfg_18 && data_20 == hw_7 ; endproperty \n property name; @(posedge clk_osc_5) ( start_address_6 ) == ( 6'b110x10 ) |-> clk_8 == err_3 && rst_9 == hw_9 && err_15 == cfg_2 ; endproperty \n property name; @(posedge clk_osc_5) ( start_address_6 ) == ( 6'b0x010x ) |-> chip_2 == tx_17 && auth_7 == core_12 && sig_10 == auth_19 ; endproperty \n property name; ( start_address_6 ) != 7'b0010000 && ( start_address_6 ) != 6'b110x10 && @(posedge clk_osc_5) ( start_address_6 ) != 6'b0x010x  |-> chip_7 == rst_11 && tx_2 == err_6 && reg_9 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "case ( command_status_3 ) \n   err_12 : begin\n     chip_16 = fsm_10\n     chip_12 <= auth_19;\n   end\n   7'b0x1xxxx : begin\n     reg_8 <= core_7\n     fsm_16 = data_10;\n   end\n   7'bx1x0xxx : begin\n     tx_10 <= clk_18\n     data_9 <= hw_9;\n   end\n   default : begin \n     hw_19 = tx_13\n     rx_9 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_5) ( command_status_3 ) == ( err_12 ) |-> chip_16 == fsm_10 && chip_12 == auth_19 ; endproperty \n property name; @(posedge ref_clk_5) ( command_status_3 ) == ( 7'b0x1xxxx ) |-> reg_8 == core_7 && fsm_16 == data_10 ; endproperty \n property name; @(posedge ref_clk_5) ( command_status_3 ) == ( 7'bx1x0xxx ) |-> tx_10 == clk_18 && data_9 == hw_9 ; endproperty \n property name; ( command_status_3 ) != err_12 && ( command_status_3 ) != 7'b0x1xxxx && @(posedge ref_clk_5) ( command_status_3 ) != 7'bx1x0xxx  |-> hw_19 == tx_13 && rx_9 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "case ( control_flag_register_15 ) \n   7'b1xxxxxx : begin\n     tx_11 = chip_8\n     hw_16 = tx_12\n     reg_6 <= rx_3;\n   end\n   core_15 : begin\n     data_12 = rst_12\n     reg_5 <= fsm_7\n     cfg_16 = core_13;\n   end\n   default : begin \n     clk_8 = err_7\n     fsm_12 <= rx_8\n     rx_12 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( control_flag_register_15 ) == ( 7'b1xxxxxx ) |-> tx_11 == chip_8 && hw_16 == tx_12 && reg_6 == rx_3 ; endproperty \n property name; @(posedge clk_enable_13) ( control_flag_register_15 ) == ( core_15 ) |-> data_12 == rst_12 && reg_5 == fsm_7 && cfg_16 == core_13 ; endproperty \n property name; ( control_flag_register_15 ) != 7'b1xxxxxx && @(posedge clk_enable_13) ( control_flag_register_15 ) != core_15  |-> clk_8 == err_7 && fsm_12 == rx_8 && rx_12 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( data_out_16 ) \n   7'b0x00xxx : begin\n     hw_15 = tx_2\n     hw_8 = cfg_5;\n   end\n   7'b1100011 : begin\n     chip_3 <= cfg_6\n     rx_18 = rst_7;\n   end\n   6'b111xx0 : begin\n     err_8 <= auth_15\n     cfg_9 <= clk_4;\n   end\n   default : begin \n     clk_20 <= tx_3\n     data_3 <= sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_19) ( data_out_16 ) == ( 7'b0x00xxx ) |-> hw_15 == tx_2 && hw_8 == cfg_5 ; endproperty \n property name; @(posedge clk_signal_19) ( data_out_16 ) == ( 7'b1100011 ) |-> chip_3 == cfg_6 && rx_18 == rst_7 ; endproperty \n property name; @(posedge clk_signal_19) ( data_out_16 ) == ( 6'b111xx0 ) |-> err_8 == auth_15 && cfg_9 == clk_4 ; endproperty \n property name; ( data_out_16 ) != 7'b0x00xxx && ( data_out_16 ) != 7'b1100011 && @(posedge clk_signal_19) ( data_out_16 ) != 6'b111xx0  |-> clk_20 == tx_3 && data_3 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "case ( output_register_status_8 ) \n   6'bxx11xx : begin\n     sig_17 <= hw_18\n     fsm_14 <= rst_5;\n   end\n   default : begin \n     err_17 = err_15\n     core_20 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( output_register_status_8 ) == ( 6'bxx11xx ) |-> sig_17 == hw_18 && fsm_14 == rst_5 ; endproperty \n property name; @(posedge cpu_clock_4) ( output_register_status_8 ) != 6'bxx11xx  |-> err_17 == err_15 && core_20 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( control_flag_7 ) \n   7'bxx11x00 : begin\n     rx_20 <= data_4\n     data_13 <= clk_18;\n   end\n   default : begin \n     data_3 <= hw_3\n     reg_17 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_6) ( control_flag_7 ) == ( 7'bxx11x00 ) |-> rx_20 == data_4 && data_13 == clk_18 ; endproperty \n property name; @(posedge clk_osc_6) ( control_flag_7 ) != 7'bxx11x00  |-> data_3 == hw_3 && reg_17 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_6"
    },
    {
        "Code": "case ( output_buffer_10 ) \n   6'bx01x11 : begin\n     rst_18 <= data_1\n     fsm_19 <= sig_16\n     auth_2 = core_6;\n   end\n   6'h38 : begin\n     core_16 = core_17\n     rx_16 <= cfg_18\n     sig_9 <= hw_16;\n   end\n   default : begin \n     hw_10 <= hw_10\n     reg_15 <= reg_19\n     reg_17 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_5) ( output_buffer_10 ) == ( 6'bx01x11 ) |-> rst_18 == data_1 && fsm_19 == sig_16 && auth_2 == core_6 ; endproperty \n property name; @(negedge clk_out_5) ( output_buffer_10 ) == ( 6'h38 ) |-> core_16 == core_17 && rx_16 == cfg_18 && sig_9 == hw_16 ; endproperty \n property name; ( output_buffer_10 ) != 6'bx01x11 && @(negedge clk_out_5) ( output_buffer_10 ) != 6'h38  |-> hw_10 == hw_10 && reg_15 == reg_19 && reg_17 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "case ( input_register_17 ) \n   7'b010000x : begin\n     reg_20 = tx_19\n     core_14 = fsm_3;\n   end\n   7'b0x101xx : begin\n     chip_4 <= core_8\n     data_7 = fsm_16;\n   end\n   6'b10010x : begin\n     data_2 = rst_14\n     rst_3 <= fsm_7;\n   end\n   default : begin \n     err_7 = hw_19\n     data_9 = cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_11) ( input_register_17 ) == ( 7'b010000x ) |-> reg_20 == tx_19 && core_14 == fsm_3 ; endproperty \n property name; @(posedge main_clk_11) ( input_register_17 ) == ( 7'b0x101xx ) |-> chip_4 == core_8 && data_7 == fsm_16 ; endproperty \n property name; @(posedge main_clk_11) ( input_register_17 ) == ( 6'b10010x ) |-> data_2 == rst_14 && rst_3 == fsm_7 ; endproperty \n property name; ( input_register_17 ) != 7'b010000x && ( input_register_17 ) != 7'b0x101xx && @(posedge main_clk_11) ( input_register_17 ) != 6'b10010x  |-> err_7 == hw_19 && data_9 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   5'b0x011 : begin\n     hw_6 <= clk_1\n     data_5 <= hw_4;\n   end\n   7'b0x0x000 : begin\n     tx_6 = cfg_17\n     clk_14 = auth_13;\n   end\n   default : begin \n     chip_18 <= hw_13\n     chip_3 <= core_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_17) ( interrupt_control_19 ) == ( 5'b0x011 ) |-> hw_6 == clk_1 && data_5 == hw_4 ; endproperty \n property name; @(posedge clock_div_17) ( interrupt_control_19 ) == ( 7'b0x0x000 ) |-> tx_6 == cfg_17 && clk_14 == auth_13 ; endproperty \n property name; ( interrupt_control_19 ) != 5'b0x011 && @(posedge clock_div_17) ( interrupt_control_19 ) != 7'b0x0x000  |-> chip_18 == hw_13 && chip_3 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "case ( output_buffer_status_5 ) \n   6'bx1x00x : begin\n     rst_11 <= rx_11\n     err_20 = fsm_18\n     sig_15 <= clk_16;\n   end\n   7'b110111x : begin\n     auth_11 = cfg_11\n     chip_15 <= core_15\n     core_19 = core_5;\n   end\n   default : begin \n     sig_11 <= hw_19\n     reg_4 = err_5\n     err_6 = err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_5) ( output_buffer_status_5 ) == ( 6'bx1x00x ) |-> rst_11 == rx_11 && err_20 == fsm_18 && sig_15 == clk_16 ; endproperty \n property name; @(negedge sys_clk_5) ( output_buffer_status_5 ) == ( 7'b110111x ) |-> auth_11 == cfg_11 && chip_15 == core_15 && core_19 == core_5 ; endproperty \n property name; ( output_buffer_status_5 ) != 6'bx1x00x && @(negedge sys_clk_5) ( output_buffer_status_5 ) != 7'b110111x  |-> sig_11 == hw_19 && reg_4 == err_5 && err_6 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   4'b00x1 : begin\n     rst_1 <= rst_3\n     err_6 = fsm_1\n     cfg_19 = core_7;\n   end\n   7'b10110x1 : begin\n     clk_8 = rst_5\n     hw_15 = cfg_11\n     core_10 = auth_18;\n   end\n   tx_16 : begin\n     tx_6 <= cfg_9\n     reg_6 = data_9\n     sig_10 = reg_11;\n   end\n   default : begin \n     data_20 = fsm_11\n     fsm_18 = clk_20\n     rx_20 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( control_status_buffer_8 ) == ( 4'b00x1 ) |-> rst_1 == rst_3 && err_6 == fsm_1 && cfg_19 == core_7 ; endproperty \n property name; @(posedge ref_clk_12) ( control_status_buffer_8 ) == ( 7'b10110x1 ) |-> clk_8 == rst_5 && hw_15 == cfg_11 && core_10 == auth_18 ; endproperty \n property name; @(posedge ref_clk_12) ( control_status_buffer_8 ) == ( tx_16 ) |-> tx_6 == cfg_9 && reg_6 == data_9 && sig_10 == reg_11 ; endproperty \n property name; ( control_status_buffer_8 ) != 4'b00x1 && ( control_status_buffer_8 ) != 7'b10110x1 && @(posedge ref_clk_12) ( control_status_buffer_8 ) != tx_16  |-> data_20 == fsm_11 && fsm_18 == clk_20 && rx_20 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( control_valid_4 ) \n   5'h1c : begin\n     rx_13 = chip_7\n     auth_4 <= tx_3;\n   end\n   6'h28 : begin\n     core_2 <= core_13\n     core_16 <= core_1;\n   end\n   7'b0x01xxx : begin\n     chip_10 <= rst_16\n     chip_19 <= data_16;\n   end\n   default : begin \n     cfg_17 = auth_7\n     fsm_2 = auth_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_16) ( control_valid_4 ) == ( 5'h1c ) |-> rx_13 == chip_7 && auth_4 == tx_3 ; endproperty \n property name; @(posedge core_clock_16) ( control_valid_4 ) == ( 6'h28 ) |-> core_2 == core_13 && core_16 == core_1 ; endproperty \n property name; @(posedge core_clock_16) ( control_valid_4 ) == ( 7'b0x01xxx ) |-> chip_10 == rst_16 && chip_19 == data_16 ; endproperty \n property name; ( control_valid_4 ) != 5'h1c && ( control_valid_4 ) != 6'h28 && @(posedge core_clock_16) ( control_valid_4 ) != 7'b0x01xxx  |-> cfg_17 == auth_7 && fsm_2 == auth_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "case ( flag_control_19 ) \n   6'b1x1100 : begin\n     core_6 <= tx_18\n     cfg_14 = auth_17;\n   end\n   2'h0 : begin\n     core_15 <= auth_9\n     auth_6 <= hw_16;\n   end\n   default : begin \n     rx_13 = auth_6\n     clk_11 <= reg_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_10) ( flag_control_19 ) == ( 6'b1x1100 ) |-> core_6 == tx_18 && cfg_14 == auth_17 ; endproperty \n property name; @(negedge clk_gen_10) ( flag_control_19 ) == ( 2'h0 ) |-> core_15 == auth_9 && auth_6 == hw_16 ; endproperty \n property name; ( flag_control_19 ) != 6'b1x1100 && @(negedge clk_gen_10) ( flag_control_19 ) != 2'h0  |-> rx_13 == auth_6 && clk_11 == reg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "case ( status_output_17 ) \n   6'bxxx1xx : begin\n     data_8 <= tx_8\n     hw_7 <= err_17\n     tx_7 <= auth_9;\n   end\n   6'b111100 : begin\n     rst_6 <= data_18\n     rx_19 <= rx_6\n     reg_14 <= chip_2;\n   end\n   7'bxx0xx11 : begin\n     rx_17 <= sig_20\n     cfg_13 <= reg_20\n     clk_8 = sig_11;\n   end\n   default : begin \n     tx_6 <= sig_7\n     hw_14 <= err_5\n     clk_14 <= rst_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_19) ( status_output_17 ) == ( 6'bxxx1xx ) |-> data_8 == tx_8 && hw_7 == err_17 && tx_7 == auth_9 ; endproperty \n property name; @(posedge pll_clk_19) ( status_output_17 ) == ( 6'b111100 ) |-> rst_6 == data_18 && rx_19 == rx_6 && reg_14 == chip_2 ; endproperty \n property name; @(posedge pll_clk_19) ( status_output_17 ) == ( 7'bxx0xx11 ) |-> rx_17 == sig_20 && cfg_13 == reg_20 && clk_8 == sig_11 ; endproperty \n property name; ( status_output_17 ) != 6'bxxx1xx && ( status_output_17 ) != 6'b111100 && @(posedge pll_clk_19) ( status_output_17 ) != 7'bxx0xx11  |-> tx_6 == sig_7 && hw_14 == err_5 && clk_14 == rst_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "case ( control_register_status_5 ) \n   2'h2 : begin\n     rst_11 = tx_1\n     tx_17 = cfg_10\n     tx_11 <= fsm_12;\n   end\n   7'b1xx011x : begin\n     clk_6 = cfg_6\n     hw_4 = tx_14\n     fsm_1 = err_18;\n   end\n   7'b01100x1 : begin\n     chip_4 <= data_19\n     clk_19 = tx_16\n     err_15 <= sig_8;\n   end\n   default : begin \n     data_16 = hw_9\n     reg_18 = err_15\n     core_17 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_18) ( control_register_status_5 ) == ( 2'h2 ) |-> rst_11 == tx_1 && tx_17 == cfg_10 && tx_11 == fsm_12 ; endproperty \n property name; @(posedge clk_signal_18) ( control_register_status_5 ) == ( 7'b1xx011x ) |-> clk_6 == cfg_6 && hw_4 == tx_14 && fsm_1 == err_18 ; endproperty \n property name; @(posedge clk_signal_18) ( control_register_status_5 ) == ( 7'b01100x1 ) |-> chip_4 == data_19 && clk_19 == tx_16 && err_15 == sig_8 ; endproperty \n property name; ( control_register_status_5 ) != 2'h2 && ( control_register_status_5 ) != 7'b1xx011x && @(posedge clk_signal_18) ( control_register_status_5 ) != 7'b01100x1  |-> data_16 == hw_9 && reg_18 == err_15 && core_17 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "case ( control_word_2 ) \n   5'b01110 : begin\n     reg_2 <= hw_17\n     rst_14 = tx_14;\n   end\n   5'hf : begin\n     clk_13 = err_9\n     hw_11 = clk_1;\n   end\n   default : begin \n     core_16 <= hw_1\n     rx_1 <= clk_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_14) ( control_word_2 ) == ( 5'b01110 ) |-> reg_2 == hw_17 && rst_14 == tx_14 ; endproperty \n property name; @(posedge ref_clk_14) ( control_word_2 ) == ( 5'hf ) |-> clk_13 == err_9 && hw_11 == clk_1 ; endproperty \n property name; ( control_word_2 ) != 5'b01110 && @(posedge ref_clk_14) ( control_word_2 ) != 5'hf  |-> core_16 == hw_1 && rx_1 == clk_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "case ( interrupt_request_3 ) \n   7'b0x001x0 : begin\n     data_14 = cfg_14\n     data_16 = rx_8\n     err_20 = cfg_8;\n   end\n   default : begin \n     tx_10 <= cfg_15\n     tx_9 <= rx_19\n     chip_17 <= reg_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_17) ( interrupt_request_3 ) == ( 7'b0x001x0 ) |-> data_14 == cfg_14 && data_16 == rx_8 && err_20 == cfg_8 ; endproperty \n property name; @(negedge async_clk_17) ( interrupt_request_3 ) != 7'b0x001x0  |-> tx_10 == cfg_15 && tx_9 == rx_19 && chip_17 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_17"
    },
    {
        "Code": "case ( instruction_17 ) \n   6'bx1011x : begin\n     tx_16 = fsm_14\n     clk_16 = chip_3;\n   end\n   7'b100x101 : begin\n     sig_18 = err_3\n     clk_5 <= rst_12;\n   end\n   7'b0x000x1 : begin\n     hw_10 <= reg_12\n     cfg_3 <= chip_8;\n   end\n   default : begin \n     rx_2 = rst_11\n     chip_13 = rx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_8) ( instruction_17 ) == ( 6'bx1011x ) |-> tx_16 == fsm_14 && clk_16 == chip_3 ; endproperty \n property name; @(negedge clk_out_8) ( instruction_17 ) == ( 7'b100x101 ) |-> sig_18 == err_3 && clk_5 == rst_12 ; endproperty \n property name; @(negedge clk_out_8) ( instruction_17 ) == ( 7'b0x000x1 ) |-> hw_10 == reg_12 && cfg_3 == chip_8 ; endproperty \n property name; ( instruction_17 ) != 6'bx1011x && ( instruction_17 ) != 7'b100x101 && @(negedge clk_out_8) ( instruction_17 ) != 7'b0x000x1  |-> rx_2 == rst_11 && chip_13 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "case ( end_address_2 ) \n   5'b000xx : begin\n     core_14 = rx_18\n     tx_12 = auth_10\n     data_13 <= clk_2;\n   end\n   7'b01x10x1 : begin\n     cfg_6 = clk_14\n     err_16 = data_20\n     tx_9 <= data_6;\n   end\n   default : begin \n     auth_3 <= auth_1\n     err_17 <= clk_3\n     hw_3 <= err_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( end_address_2 ) == ( 5'b000xx ) |-> core_14 == rx_18 && tx_12 == auth_10 && data_13 == clk_2 ; endproperty \n property name; @(posedge clk_osc_11) ( end_address_2 ) == ( 7'b01x10x1 ) |-> cfg_6 == clk_14 && err_16 == data_20 && tx_9 == data_6 ; endproperty \n property name; ( end_address_2 ) != 5'b000xx && @(posedge clk_osc_11) ( end_address_2 ) != 7'b01x10x1  |-> auth_3 == auth_1 && err_17 == clk_3 && hw_3 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( input_buffer_status_5 ) \n   7'b10100x1 : begin\n     rst_20 <= clk_10\n     fsm_13 = chip_9\n     sig_11 = reg_10;\n   end\n   default : begin \n     clk_6 = rst_12\n     sig_15 = sig_1\n     fsm_6 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_20) ( input_buffer_status_5 ) == ( 7'b10100x1 ) |-> rst_20 == clk_10 && fsm_13 == chip_9 && sig_11 == reg_10 ; endproperty \n property name; @(negedge ref_clk_20) ( input_buffer_status_5 ) != 7'b10100x1  |-> clk_6 == rst_12 && sig_15 == sig_1 && fsm_6 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_20"
    },
    {
        "Code": "case ( result_register_8 ) \n   7'b1xx1xxx : begin\n     sig_4 = rst_6\n     err_8 = err_4\n     sig_8 <= clk_6;\n   end\n   7'b1x01x10 : begin\n     tx_6 <= cfg_4\n     cfg_17 = fsm_3\n     fsm_5 = data_7;\n   end\n   default : begin \n     rx_1 <= tx_19\n     rst_6 = data_11\n     err_19 <= rst_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( result_register_8 ) == ( 7'b1xx1xxx ) |-> sig_4 == rst_6 && err_8 == err_4 && sig_8 == clk_6 ; endproperty \n property name; @(posedge cpu_clock_3) ( result_register_8 ) == ( 7'b1x01x10 ) |-> tx_6 == cfg_4 && cfg_17 == fsm_3 && fsm_5 == data_7 ; endproperty \n property name; ( result_register_8 ) != 7'b1xx1xxx && @(posedge cpu_clock_3) ( result_register_8 ) != 7'b1x01x10  |-> rx_1 == tx_19 && rst_6 == data_11 && err_19 == rst_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'b010010x : begin\n     cfg_13 <= err_3\n     sig_5 <= data_12\n     chip_7 = fsm_4;\n   end\n   3'h1 : begin\n     clk_10 = err_17\n     tx_5 = core_14\n     data_2 <= rx_12;\n   end\n   default : begin \n     core_5 = chip_15\n     err_6 = data_4\n     err_9 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( data_status_register_status_6 ) == ( 7'b010010x ) |-> cfg_13 == err_3 && sig_5 == data_12 && chip_7 == fsm_4 ; endproperty \n property name; @(posedge clk_in_4) ( data_status_register_status_6 ) == ( 3'h1 ) |-> clk_10 == err_17 && tx_5 == core_14 && data_2 == rx_12 ; endproperty \n property name; ( data_status_register_status_6 ) != 7'b010010x && @(posedge clk_in_4) ( data_status_register_status_6 ) != 3'h1  |-> core_5 == chip_15 && err_6 == data_4 && err_9 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( flag_status_11 ) \n   7'bx10x0xx : begin\n     hw_2 = rx_1\n     core_5 = clk_9;\n   end\n   3'b110 : begin\n     reg_10 = clk_16\n     data_15 = tx_4;\n   end\n   default : begin \n     data_9 <= data_3\n     hw_15 = auth_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_9) ( flag_status_11 ) == ( 7'bx10x0xx ) |-> hw_2 == rx_1 && core_5 == clk_9 ; endproperty \n property name; @(posedge clk_gen_9) ( flag_status_11 ) == ( 3'b110 ) |-> reg_10 == clk_16 && data_15 == tx_4 ; endproperty \n property name; ( flag_status_11 ) != 7'bx10x0xx && @(posedge clk_gen_9) ( flag_status_11 ) != 3'b110  |-> data_9 == data_3 && hw_15 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "case ( status_output_buffer_19 ) \n   7'h2e : begin\n     hw_6 = clk_3\n     fsm_18 <= clk_17\n     err_7 <= reg_17;\n   end\n   default : begin \n     err_18 = data_11\n     reg_8 <= tx_9\n     chip_17 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_10) ( status_output_buffer_19 ) == ( 7'h2e ) |-> hw_6 == clk_3 && fsm_18 == clk_17 && err_7 == reg_17 ; endproperty \n property name; @(posedge clock_source_10) ( status_output_buffer_19 ) != 7'h2e  |-> err_18 == data_11 && reg_8 == tx_9 && chip_17 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "case ( control_valid_5 ) \n   7'bx0x1x0x : begin\n     data_6 = chip_8\n     core_17 = rx_16\n     data_11 = auth_2;\n   end\n   default : begin \n     clk_1 = cfg_15\n     reg_4 <= fsm_9\n     reg_18 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( control_valid_5 ) == ( 7'bx0x1x0x ) |-> data_6 == chip_8 && core_17 == rx_16 && data_11 == auth_2 ; endproperty \n property name; @(negedge pll_clk_6) ( control_valid_5 ) != 7'bx0x1x0x  |-> clk_1 == cfg_15 && reg_4 == fsm_9 && reg_18 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( output_data_10 ) \n   7'b00x0x1x : begin\n     hw_2 <= tx_18\n     reg_6 = data_14;\n   end\n   7'bxxxxx1x : begin\n     sig_5 <= reg_14\n     cfg_1 <= err_20;\n   end\n   5'b0x01x : begin\n     rst_12 <= chip_1\n     rst_13 <= core_3;\n   end\n   default : begin \n     tx_16 <= fsm_17\n     tx_8 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_15) ( output_data_10 ) == ( 7'b00x0x1x ) |-> hw_2 == tx_18 && reg_6 == data_14 ; endproperty \n property name; @(posedge fast_clk_15) ( output_data_10 ) == ( 7'bxxxxx1x ) |-> sig_5 == reg_14 && cfg_1 == err_20 ; endproperty \n property name; @(posedge fast_clk_15) ( output_data_10 ) == ( 5'b0x01x ) |-> rst_12 == chip_1 && rst_13 == core_3 ; endproperty \n property name; ( output_data_10 ) != 7'b00x0x1x && ( output_data_10 ) != 7'bxxxxx1x && @(posedge fast_clk_15) ( output_data_10 ) != 5'b0x01x  |-> tx_16 == fsm_17 && tx_8 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "case ( control_register_status_status_12 ) \n   7'bx1xx011 : begin\n     core_4 <= rx_10\n     rst_6 = chip_5\n     rx_11 <= err_3;\n   end\n   6'h17 : begin\n     rst_12 <= chip_17\n     chip_2 <= clk_20\n     fsm_6 = sig_16;\n   end\n   default : begin \n     data_14 = rx_20\n     rst_16 <= auth_8\n     cfg_16 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_19) ( control_register_status_status_12 ) == ( 7'bx1xx011 ) |-> core_4 == rx_10 && rst_6 == chip_5 && rx_11 == err_3 ; endproperty \n property name; @(negedge fast_clk_19) ( control_register_status_status_12 ) == ( 6'h17 ) |-> rst_12 == chip_17 && chip_2 == clk_20 && fsm_6 == sig_16 ; endproperty \n property name; ( control_register_status_status_12 ) != 7'bx1xx011 && @(negedge fast_clk_19) ( control_register_status_status_12 ) != 6'h17  |-> data_14 == rx_20 && rst_16 == auth_8 && cfg_16 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "case ( read_data_16 ) \n   6'b0x0xx0 : begin\n     auth_16 <= cfg_5\n     rst_10 = rst_3;\n   end\n   7'b0x01001 : begin\n     cfg_3 <= err_4\n     fsm_18 <= sig_10;\n   end\n   default : begin \n     chip_18 = sig_15\n     data_10 = tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( read_data_16 ) == ( 6'b0x0xx0 ) |-> auth_16 == cfg_5 && rst_10 == rst_3 ; endproperty \n property name; @(posedge async_clk_11) ( read_data_16 ) == ( 7'b0x01001 ) |-> cfg_3 == err_4 && fsm_18 == sig_10 ; endproperty \n property name; ( read_data_16 ) != 6'b0x0xx0 && @(posedge async_clk_11) ( read_data_16 ) != 7'b0x01001  |-> chip_18 == sig_15 && data_10 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( control_flag_register_15 ) \n   5'b00x1x : begin\n     auth_10 <= tx_8\n     fsm_4 = rst_7;\n   end\n   7'b1xx11xx : begin\n     hw_6 <= chip_14\n     tx_4 = tx_12;\n   end\n   default : begin \n     hw_7 = fsm_13\n     auth_9 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_15) ( control_flag_register_15 ) == ( 5'b00x1x ) |-> auth_10 == tx_8 && fsm_4 == rst_7 ; endproperty \n property name; @(posedge bus_clock_15) ( control_flag_register_15 ) == ( 7'b1xx11xx ) |-> hw_6 == chip_14 && tx_4 == tx_12 ; endproperty \n property name; ( control_flag_register_15 ) != 5'b00x1x && @(posedge bus_clock_15) ( control_flag_register_15 ) != 7'b1xx11xx  |-> hw_7 == fsm_13 && auth_9 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "case ( interrupt_request_5 ) \n   5'hxb : begin\n     core_14 <= hw_3\n     clk_5 = err_10;\n   end\n   7'h67 : begin\n     tx_17 <= sig_5\n     tx_6 <= err_5;\n   end\n   7'bxxx0x1x : begin\n     tx_5 <= sig_12\n     rx_10 <= data_17;\n   end\n   default : begin \n     rx_14 = hw_18\n     tx_2 <= reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_12) ( interrupt_request_5 ) == ( 5'hxb ) |-> core_14 == hw_3 && clk_5 == err_10 ; endproperty \n property name; @(posedge clock_ctrl_12) ( interrupt_request_5 ) == ( 7'h67 ) |-> tx_17 == sig_5 && tx_6 == err_5 ; endproperty \n property name; @(posedge clock_ctrl_12) ( interrupt_request_5 ) == ( 7'bxxx0x1x ) |-> tx_5 == sig_12 && rx_10 == data_17 ; endproperty \n property name; ( interrupt_request_5 ) != 5'hxb && ( interrupt_request_5 ) != 7'h67 && @(posedge clock_ctrl_12) ( interrupt_request_5 ) != 7'bxxx0x1x  |-> rx_14 == hw_18 && tx_2 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_12"
    },
    {
        "Code": "case ( data_out_9 ) \n   6'bxxx0xx : begin\n     data_19 <= cfg_1\n     tx_14 <= rst_16;\n   end\n   7'bx1000x0 : begin\n     core_8 = core_7\n     auth_2 <= core_12;\n   end\n   5'b01011 : begin\n     clk_15 = auth_20\n     hw_17 = cfg_5;\n   end\n   default : begin \n     cfg_2 <= data_16\n     chip_4 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( data_out_9 ) == ( 6'bxxx0xx ) |-> data_19 == cfg_1 && tx_14 == rst_16 ; endproperty \n property name; @(negedge clock_ctrl_17) ( data_out_9 ) == ( 7'bx1000x0 ) |-> core_8 == core_7 && auth_2 == core_12 ; endproperty \n property name; @(negedge clock_ctrl_17) ( data_out_9 ) == ( 5'b01011 ) |-> clk_15 == auth_20 && hw_17 == cfg_5 ; endproperty \n property name; ( data_out_9 ) != 6'bxxx0xx && ( data_out_9 ) != 7'bx1000x0 && @(negedge clock_ctrl_17) ( data_out_9 ) != 5'b01011  |-> cfg_2 == data_16 && chip_4 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( status_control_13 ) \n   6'b111110 : begin\n     sig_20 = data_16\n     cfg_16 = tx_3\n     clk_7 = tx_9;\n   end\n   7'bx0x1x0x : begin\n     rst_6 <= core_8\n     reg_9 = chip_1\n     clk_18 = fsm_20;\n   end\n   7'bx11xx01 : begin\n     sig_8 = hw_17\n     tx_12 = cfg_7\n     rx_4 = auth_5;\n   end\n   default : begin \n     clk_13 = sig_20\n     err_2 <= rst_1\n     fsm_10 = chip_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( status_control_13 ) == ( 6'b111110 ) |-> sig_20 == data_16 && cfg_16 == tx_3 && clk_7 == tx_9 ; endproperty \n property name; @(negedge clk_gen_16) ( status_control_13 ) == ( 7'bx0x1x0x ) |-> rst_6 == core_8 && reg_9 == chip_1 && clk_18 == fsm_20 ; endproperty \n property name; @(negedge clk_gen_16) ( status_control_13 ) == ( 7'bx11xx01 ) |-> sig_8 == hw_17 && tx_12 == cfg_7 && rx_4 == auth_5 ; endproperty \n property name; ( status_control_13 ) != 6'b111110 && ( status_control_13 ) != 7'bx0x1x0x && @(negedge clk_gen_16) ( status_control_13 ) != 7'bx11xx01  |-> clk_13 == sig_20 && err_2 == rst_1 && fsm_10 == chip_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   2'bx0 : begin\n     reg_8 = chip_18\n     core_8 <= auth_17;\n   end\n   6'bx1x0xx : begin\n     data_9 = auth_14\n     data_15 = rst_6;\n   end\n   core_16 : begin\n     fsm_6 <= core_2\n     data_5 = err_10;\n   end\n   default : begin \n     rst_6 = rx_18\n     fsm_7 = rst_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( control_flag_register_17 ) == ( 2'bx0 ) |-> reg_8 == chip_18 && core_8 == auth_17 ; endproperty \n property name; @(negedge clk_gen_16) ( control_flag_register_17 ) == ( 6'bx1x0xx ) |-> data_9 == auth_14 && data_15 == rst_6 ; endproperty \n property name; @(negedge clk_gen_16) ( control_flag_register_17 ) == ( core_16 ) |-> fsm_6 == core_2 && data_5 == err_10 ; endproperty \n property name; ( control_flag_register_17 ) != 2'bx0 && ( control_flag_register_17 ) != 6'bx1x0xx && @(negedge clk_gen_16) ( control_flag_register_17 ) != core_16  |-> rst_6 == rx_18 && fsm_7 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( error_flag_18 ) \n   7'b0x1xx0x : begin\n     rx_6 = sig_8\n     hw_9 <= err_5;\n   end\n   5'b10010 : begin\n     cfg_1 = rst_5\n     clk_2 <= reg_16;\n   end\n   7'bx0011xx : begin\n     clk_14 = auth_4\n     cfg_6 = reg_2;\n   end\n   default : begin \n     hw_2 = chip_16\n     auth_2 <= reg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_3) ( error_flag_18 ) == ( 7'b0x1xx0x ) |-> rx_6 == sig_8 && hw_9 == err_5 ; endproperty \n property name; @(negedge ref_clk_3) ( error_flag_18 ) == ( 5'b10010 ) |-> cfg_1 == rst_5 && clk_2 == reg_16 ; endproperty \n property name; @(negedge ref_clk_3) ( error_flag_18 ) == ( 7'bx0011xx ) |-> clk_14 == auth_4 && cfg_6 == reg_2 ; endproperty \n property name; ( error_flag_18 ) != 7'b0x1xx0x && ( error_flag_18 ) != 5'b10010 && @(negedge ref_clk_3) ( error_flag_18 ) != 7'bx0011xx  |-> hw_2 == chip_16 && auth_2 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'b00001x1 : begin\n     sig_10 = core_12\n     auth_11 = data_5;\n   end\n   7'b1011x11 : begin\n     sig_3 <= tx_16\n     rst_1 = err_4;\n   end\n   default : begin \n     tx_9 <= hw_20\n     auth_7 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_3) ( status_output_buffer_2 ) == ( 7'b00001x1 ) |-> sig_10 == core_12 && auth_11 == data_5 ; endproperty \n property name; @(negedge clk_signal_3) ( status_output_buffer_2 ) == ( 7'b1011x11 ) |-> sig_3 == tx_16 && rst_1 == err_4 ; endproperty \n property name; ( status_output_buffer_2 ) != 7'b00001x1 && @(negedge clk_signal_3) ( status_output_buffer_2 ) != 7'b1011x11  |-> tx_9 == hw_20 && auth_7 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_3"
    },
    {
        "Code": "case ( data_ready_1 ) \n   7'bxx000x0 : begin\n     cfg_16 <= auth_18\n     rst_7 <= reg_3\n     chip_16 <= hw_15;\n   end\n   7'bxxx000x : begin\n     tx_16 <= auth_11\n     cfg_20 <= sig_2\n     rst_13 <= rx_19;\n   end\n   default : begin \n     hw_4 <= rst_8\n     err_3 <= sig_18\n     core_5 <= data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_18) ( data_ready_1 ) == ( 7'bxx000x0 ) |-> cfg_16 == auth_18 && rst_7 == reg_3 && chip_16 == hw_15 ; endproperty \n property name; @(posedge async_clk_18) ( data_ready_1 ) == ( 7'bxxx000x ) |-> tx_16 == auth_11 && cfg_20 == sig_2 && rst_13 == rx_19 ; endproperty \n property name; ( data_ready_1 ) != 7'bxx000x0 && @(posedge async_clk_18) ( data_ready_1 ) != 7'bxxx000x  |-> hw_4 == rst_8 && err_3 == sig_18 && core_5 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "case ( output_register_2 ) \n   6'b1xxx10 : begin\n     cfg_9 <= fsm_14\n     chip_11 <= reg_14;\n   end\n   default : begin \n     hw_20 <= err_15\n     core_8 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( output_register_2 ) == ( 6'b1xxx10 ) |-> cfg_9 == fsm_14 && chip_11 == reg_14 ; endproperty \n property name; @(posedge clk_gen_17) ( output_register_2 ) != 6'b1xxx10  |-> hw_20 == err_15 && core_8 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( control_status_buffer_6 ) \n   7'b11x1010 : begin\n     clk_6 <= clk_2\n     core_16 <= auth_4;\n   end\n   3'b001 : begin\n     reg_6 = data_17\n     cfg_20 <= cfg_12;\n   end\n   7'h24 : begin\n     cfg_15 <= hw_18\n     core_3 <= auth_11;\n   end\n   default : begin \n     sig_1 = rx_8\n     sig_17 = tx_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_3) ( control_status_buffer_6 ) == ( 7'b11x1010 ) |-> clk_6 == clk_2 && core_16 == auth_4 ; endproperty \n property name; @(posedge bus_clock_3) ( control_status_buffer_6 ) == ( 3'b001 ) |-> reg_6 == data_17 && cfg_20 == cfg_12 ; endproperty \n property name; @(posedge bus_clock_3) ( control_status_buffer_6 ) == ( 7'h24 ) |-> cfg_15 == hw_18 && core_3 == auth_11 ; endproperty \n property name; ( control_status_buffer_6 ) != 7'b11x1010 && ( control_status_buffer_6 ) != 3'b001 && @(posedge bus_clock_3) ( control_status_buffer_6 ) != 7'h24  |-> sig_1 == rx_8 && sig_17 == tx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "case ( output_status_18 ) \n   7'b110011x : begin\n     cfg_7 <= hw_19\n     rst_20 <= fsm_16;\n   end\n   7'h5 : begin\n     core_17 = sig_9\n     hw_15 <= cfg_11;\n   end\n   default : begin \n     fsm_3 <= fsm_13\n     clk_18 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_16) ( output_status_18 ) == ( 7'b110011x ) |-> cfg_7 == hw_19 && rst_20 == fsm_16 ; endproperty \n property name; @(posedge clock_ctrl_16) ( output_status_18 ) == ( 7'h5 ) |-> core_17 == sig_9 && hw_15 == cfg_11 ; endproperty \n property name; ( output_status_18 ) != 7'b110011x && @(posedge clock_ctrl_16) ( output_status_18 ) != 7'h5  |-> fsm_3 == fsm_13 && clk_18 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "case ( address_9 ) \n   7'h1e : begin\n     data_6 = cfg_14\n     tx_7 = rst_2\n     cfg_8 = hw_13;\n   end\n   7'bxxx011x : begin\n     auth_2 = core_13\n     clk_19 <= data_15\n     chip_5 = rst_12;\n   end\n   default : begin \n     cfg_17 = core_16\n     reg_8 <= core_14\n     clk_20 <= cfg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_3) ( address_9 ) == ( 7'h1e ) |-> data_6 == cfg_14 && tx_7 == rst_2 && cfg_8 == hw_13 ; endproperty \n property name; @(negedge clk_in_3) ( address_9 ) == ( 7'bxxx011x ) |-> auth_2 == core_13 && clk_19 == data_15 && chip_5 == rst_12 ; endproperty \n property name; ( address_9 ) != 7'h1e && @(negedge clk_in_3) ( address_9 ) != 7'bxxx011x  |-> cfg_17 == core_16 && reg_8 == core_14 && clk_20 == cfg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "case ( control_data_5 ) \n   7'bxx0xx0x : begin\n     fsm_13 <= rst_12\n     tx_18 = fsm_15;\n   end\n   default : begin \n     chip_6 <= hw_14\n     err_17 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_16) ( control_data_5 ) == ( 7'bxx0xx0x ) |-> fsm_13 == rst_12 && tx_18 == fsm_15 ; endproperty \n property name; @(negedge clk_signal_16) ( control_data_5 ) != 7'bxx0xx0x  |-> chip_6 == hw_14 && err_17 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "case ( input_status_1 ) \n   6'h1d : begin\n     chip_13 = sig_14\n     tx_13 = err_4\n     rx_5 = reg_11;\n   end\n   default : begin \n     fsm_20 <= reg_3\n     auth_14 <= tx_10\n     err_2 = rx_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( input_status_1 ) == ( 6'h1d ) |-> chip_13 == sig_14 && tx_13 == err_4 && rx_5 == reg_11 ; endproperty \n property name; @(negedge ref_clk_9) ( input_status_1 ) != 6'h1d  |-> fsm_20 == reg_3 && auth_14 == tx_10 && err_2 == rx_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( control_input_18 ) \n   3'h3 : begin\n     sig_5 <= clk_6\n     reg_10 <= sig_20;\n   end\n   7'b10x1000 : begin\n     sig_18 <= data_3\n     core_7 = fsm_16;\n   end\n   7'h5x : begin\n     rx_7 <= clk_9\n     fsm_10 = data_15;\n   end\n   default : begin \n     sig_13 = fsm_19\n     rx_14 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( control_input_18 ) == ( 3'h3 ) |-> sig_5 == clk_6 && reg_10 == sig_20 ; endproperty \n property name; @(posedge core_clock_6) ( control_input_18 ) == ( 7'b10x1000 ) |-> sig_18 == data_3 && core_7 == fsm_16 ; endproperty \n property name; @(posedge core_clock_6) ( control_input_18 ) == ( 7'h5x ) |-> rx_7 == clk_9 && fsm_10 == data_15 ; endproperty \n property name; ( control_input_18 ) != 3'h3 && ( control_input_18 ) != 7'b10x1000 && @(posedge core_clock_6) ( control_input_18 ) != 7'h5x  |-> sig_13 == fsm_19 && rx_14 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   6'b0xx0x0 : begin\n     data_3 <= sig_13\n     core_14 <= tx_9;\n   end\n   6'b1xx011 : begin\n     sig_8 = cfg_14\n     fsm_15 <= clk_1;\n   end\n   default : begin \n     core_18 = tx_18\n     tx_2 <= err_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_20) ( status_register_status_6 ) == ( 6'b0xx0x0 ) |-> data_3 == sig_13 && core_14 == tx_9 ; endproperty \n property name; @(negedge clock_source_20) ( status_register_status_6 ) == ( 6'b1xx011 ) |-> sig_8 == cfg_14 && fsm_15 == clk_1 ; endproperty \n property name; ( status_register_status_6 ) != 6'b0xx0x0 && @(negedge clock_source_20) ( status_register_status_6 ) != 6'b1xx011  |-> core_18 == tx_18 && tx_2 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "case ( input_buffer_status_14 ) \n   7'b011xx00 : begin\n     err_15 <= hw_9\n     rst_20 <= clk_3;\n   end\n   rx_17 : begin\n     reg_12 = tx_5\n     auth_20 = auth_4;\n   end\n   7'b0x1x0xx : begin\n     rx_11 = tx_8\n     sig_14 = err_18;\n   end\n   default : begin \n     auth_7 = chip_1\n     reg_17 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( input_buffer_status_14 ) == ( 7'b011xx00 ) |-> err_15 == hw_9 && rst_20 == clk_3 ; endproperty \n property name; @(posedge clk_in_18) ( input_buffer_status_14 ) == ( rx_17 ) |-> reg_12 == tx_5 && auth_20 == auth_4 ; endproperty \n property name; @(posedge clk_in_18) ( input_buffer_status_14 ) == ( 7'b0x1x0xx ) |-> rx_11 == tx_8 && sig_14 == err_18 ; endproperty \n property name; ( input_buffer_status_14 ) != 7'b011xx00 && ( input_buffer_status_14 ) != rx_17 && @(posedge clk_in_18) ( input_buffer_status_14 ) != 7'b0x1x0xx  |-> auth_7 == chip_1 && reg_17 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( status_register_16 ) \n   7'b0x1x000 : begin\n     auth_4 = fsm_18\n     fsm_19 <= cfg_4;\n   end\n   7'bx011111 : begin\n     tx_13 = hw_11\n     rst_8 <= chip_20;\n   end\n   7'bx0xxx1x : begin\n     err_20 <= clk_18\n     fsm_15 = fsm_5;\n   end\n   default : begin \n     fsm_8 <= sig_11\n     err_15 <= cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_6) ( status_register_16 ) == ( 7'b0x1x000 ) |-> auth_4 == fsm_18 && fsm_19 == cfg_4 ; endproperty \n property name; @(negedge core_clock_6) ( status_register_16 ) == ( 7'bx011111 ) |-> tx_13 == hw_11 && rst_8 == chip_20 ; endproperty \n property name; @(negedge core_clock_6) ( status_register_16 ) == ( 7'bx0xxx1x ) |-> err_20 == clk_18 && fsm_15 == fsm_5 ; endproperty \n property name; ( status_register_16 ) != 7'b0x1x000 && ( status_register_16 ) != 7'bx011111 && @(negedge core_clock_6) ( status_register_16 ) != 7'bx0xxx1x  |-> fsm_8 == sig_11 && err_15 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "case ( start_bit_20 ) \n   7'b0xxxxx1 : begin\n     tx_8 = data_19\n     reg_19 = data_11\n     rst_1 = auth_7;\n   end\n   7'h4x : begin\n     clk_12 <= hw_11\n     reg_10 = fsm_6\n     hw_6 <= rx_11;\n   end\n   default : begin \n     rst_10 <= sig_3\n     rst_2 <= sig_12\n     fsm_12 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_18) ( start_bit_20 ) == ( 7'b0xxxxx1 ) |-> tx_8 == data_19 && reg_19 == data_11 && rst_1 == auth_7 ; endproperty \n property name; @(negedge bus_clock_18) ( start_bit_20 ) == ( 7'h4x ) |-> clk_12 == hw_11 && reg_10 == fsm_6 && hw_6 == rx_11 ; endproperty \n property name; ( start_bit_20 ) != 7'b0xxxxx1 && @(negedge bus_clock_18) ( start_bit_20 ) != 7'h4x  |-> rst_10 == sig_3 && rst_2 == sig_12 && fsm_12 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "case ( input_status_register_1 ) \n   7'b01x0100 : begin\n     reg_3 <= rst_16\n     reg_19 = tx_4\n     data_8 = auth_11;\n   end\n   4'b11x0 : begin\n     core_10 <= core_2\n     hw_5 = clk_17\n     rx_11 = chip_2;\n   end\n   rx_9 : begin\n     err_10 = chip_5\n     rx_10 <= core_3\n     hw_12 <= hw_8;\n   end\n   default : begin \n     tx_3 <= reg_15\n     rst_8 <= sig_20\n     err_3 = core_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_19) ( input_status_register_1 ) == ( 7'b01x0100 ) |-> reg_3 == rst_16 && reg_19 == tx_4 && data_8 == auth_11 ; endproperty \n property name; @(negedge clock_ctrl_19) ( input_status_register_1 ) == ( 4'b11x0 ) |-> core_10 == core_2 && hw_5 == clk_17 && rx_11 == chip_2 ; endproperty \n property name; @(negedge clock_ctrl_19) ( input_status_register_1 ) == ( rx_9 ) |-> err_10 == chip_5 && rx_10 == core_3 && hw_12 == hw_8 ; endproperty \n property name; ( input_status_register_1 ) != 7'b01x0100 && ( input_status_register_1 ) != 4'b11x0 && @(negedge clock_ctrl_19) ( input_status_register_1 ) != rx_9  |-> tx_3 == reg_15 && rst_8 == sig_20 && err_3 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "case ( control_input_3 ) \n   7'b00x0010 : begin\n     fsm_17 <= fsm_20\n     err_4 = err_14\n     cfg_5 = hw_9;\n   end\n   7'h73 : begin\n     err_20 = chip_11\n     clk_9 <= fsm_13\n     reg_16 = sig_8;\n   end\n   6'bx000x0 : begin\n     sig_16 = rx_14\n     auth_3 = hw_6\n     data_6 <= sig_9;\n   end\n   default : begin \n     fsm_15 = chip_9\n     sig_5 = sig_7\n     hw_17 = chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_13) ( control_input_3 ) == ( 7'b00x0010 ) |-> fsm_17 == fsm_20 && err_4 == err_14 && cfg_5 == hw_9 ; endproperty \n property name; @(negedge cpu_clock_13) ( control_input_3 ) == ( 7'h73 ) |-> err_20 == chip_11 && clk_9 == fsm_13 && reg_16 == sig_8 ; endproperty \n property name; @(negedge cpu_clock_13) ( control_input_3 ) == ( 6'bx000x0 ) |-> sig_16 == rx_14 && auth_3 == hw_6 && data_6 == sig_9 ; endproperty \n property name; ( control_input_3 ) != 7'b00x0010 && ( control_input_3 ) != 7'h73 && @(negedge cpu_clock_13) ( control_input_3 ) != 6'bx000x0  |-> fsm_15 == chip_9 && sig_5 == sig_7 && hw_17 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "case ( status_control_7 ) \n   6'bx00x0x : begin\n     cfg_9 <= reg_3\n     chip_9 <= rx_9\n     auth_10 <= clk_19;\n   end\n   7'bx0xx11x : begin\n     fsm_14 <= fsm_13\n     hw_17 <= tx_1\n     sig_11 = rx_10;\n   end\n   default : begin \n     data_13 <= auth_15\n     fsm_18 = data_2\n     data_9 = auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_7) ( status_control_7 ) == ( 6'bx00x0x ) |-> cfg_9 == reg_3 && chip_9 == rx_9 && auth_10 == clk_19 ; endproperty \n property name; @(posedge clk_in_7) ( status_control_7 ) == ( 7'bx0xx11x ) |-> fsm_14 == fsm_13 && hw_17 == tx_1 && sig_11 == rx_10 ; endproperty \n property name; ( status_control_7 ) != 6'bx00x0x && @(posedge clk_in_7) ( status_control_7 ) != 7'bx0xx11x  |-> data_13 == auth_15 && fsm_18 == data_2 && data_9 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "case ( operation_status_16 ) \n   7'b0x1x0xx : begin\n     core_11 <= tx_3\n     chip_3 <= core_10\n     fsm_13 <= reg_13;\n   end\n   7'b010x10x : begin\n     rx_15 <= reg_14\n     rx_8 <= cfg_7\n     clk_8 = data_18;\n   end\n   default : begin \n     sig_7 = auth_3\n     sig_17 <= chip_17\n     clk_9 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( operation_status_16 ) == ( 7'b0x1x0xx ) |-> core_11 == tx_3 && chip_3 == core_10 && fsm_13 == reg_13 ; endproperty \n property name; @(posedge clk_in_2) ( operation_status_16 ) == ( 7'b010x10x ) |-> rx_15 == reg_14 && rx_8 == cfg_7 && clk_8 == data_18 ; endproperty \n property name; ( operation_status_16 ) != 7'b0x1x0xx && @(posedge clk_in_2) ( operation_status_16 ) != 7'b010x10x  |-> sig_7 == auth_3 && sig_17 == chip_17 && clk_9 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( operation_status_9 ) \n   6'h2f : begin\n     rx_11 = sig_16\n     auth_15 <= reg_18\n     cfg_13 <= tx_13;\n   end\n   7'b1001xx1 : begin\n     core_16 <= chip_5\n     rst_5 = err_9\n     fsm_17 <= sig_9;\n   end\n   6'b011000 : begin\n     chip_10 = clk_20\n     rst_6 <= core_4\n     auth_20 = rx_9;\n   end\n   default : begin \n     rst_16 <= rst_7\n     auth_18 = fsm_1\n     hw_16 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( operation_status_9 ) == ( 6'h2f ) |-> rx_11 == sig_16 && auth_15 == reg_18 && cfg_13 == tx_13 ; endproperty \n property name; @(posedge bus_clock_5) ( operation_status_9 ) == ( 7'b1001xx1 ) |-> core_16 == chip_5 && rst_5 == err_9 && fsm_17 == sig_9 ; endproperty \n property name; @(posedge bus_clock_5) ( operation_status_9 ) == ( 6'b011000 ) |-> chip_10 == clk_20 && rst_6 == core_4 && auth_20 == rx_9 ; endproperty \n property name; ( operation_status_9 ) != 6'h2f && ( operation_status_9 ) != 7'b1001xx1 && @(posedge bus_clock_5) ( operation_status_9 ) != 6'b011000  |-> rst_16 == rst_7 && auth_18 == fsm_1 && hw_16 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( status_register_20 ) \n   7'bx1111xx : begin\n     tx_10 = err_8\n     clk_11 = clk_10\n     clk_7 = auth_14;\n   end\n   7'bxx1xxxx : begin\n     sig_18 = sig_12\n     rx_5 <= reg_4\n     err_12 <= clk_5;\n   end\n   7'bxx1x000 : begin\n     err_10 = chip_10\n     core_9 <= err_13\n     cfg_17 <= rst_17;\n   end\n   default : begin \n     cfg_15 = core_7\n     reg_15 = rx_20\n     rst_12 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_11) ( status_register_20 ) == ( 7'bx1111xx ) |-> tx_10 == err_8 && clk_11 == clk_10 && clk_7 == auth_14 ; endproperty \n property name; @(posedge clk_gen_11) ( status_register_20 ) == ( 7'bxx1xxxx ) |-> sig_18 == sig_12 && rx_5 == reg_4 && err_12 == clk_5 ; endproperty \n property name; @(posedge clk_gen_11) ( status_register_20 ) == ( 7'bxx1x000 ) |-> err_10 == chip_10 && core_9 == err_13 && cfg_17 == rst_17 ; endproperty \n property name; ( status_register_20 ) != 7'bx1111xx && ( status_register_20 ) != 7'bxx1xxxx && @(posedge clk_gen_11) ( status_register_20 ) != 7'bxx1x000  |-> cfg_15 == core_7 && reg_15 == rx_20 && rst_12 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   4'bx0xx : begin\n     auth_3 = hw_8\n     tx_17 <= rst_10\n     data_1 = core_4;\n   end\n   default : begin \n     fsm_3 = rst_16\n     tx_11 <= reg_3\n     auth_8 <= rst_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_9) ( status_register_buffer_10 ) == ( 4'bx0xx ) |-> auth_3 == hw_8 && tx_17 == rst_10 && data_1 == core_4 ; endproperty \n property name; @(posedge clk_signal_9) ( status_register_buffer_10 ) != 4'bx0xx  |-> fsm_3 == rst_16 && tx_11 == reg_3 && auth_8 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "case ( input_status_2 ) \n   5'b11000 : begin\n     chip_15 = hw_1\n     fsm_10 = clk_18\n     fsm_8 = chip_16;\n   end\n   7'h54 : begin\n     tx_13 <= hw_4\n     clk_14 <= reg_11\n     tx_12 = core_10;\n   end\n   default : begin \n     auth_15 = fsm_4\n     data_13 = core_16\n     core_16 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_4) ( input_status_2 ) == ( 5'b11000 ) |-> chip_15 == hw_1 && fsm_10 == clk_18 && fsm_8 == chip_16 ; endproperty \n property name; @(negedge clock_ctrl_4) ( input_status_2 ) == ( 7'h54 ) |-> tx_13 == hw_4 && clk_14 == reg_11 && tx_12 == core_10 ; endproperty \n property name; ( input_status_2 ) != 5'b11000 && @(negedge clock_ctrl_4) ( input_status_2 ) != 7'h54  |-> auth_15 == fsm_4 && data_13 == core_16 && core_16 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "case ( status_output_18 ) \n   7'b01xxxx0 : begin\n     fsm_9 <= core_12\n     clk_14 <= rx_11;\n   end\n   reg_9 : begin\n     hw_17 = hw_19\n     rst_19 = clk_17;\n   end\n   7'b111111x : begin\n     hw_7 = fsm_3\n     fsm_2 <= auth_13;\n   end\n   default : begin \n     chip_15 <= rst_16\n     chip_2 = err_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_19) ( status_output_18 ) == ( 7'b01xxxx0 ) |-> fsm_9 == core_12 && clk_14 == rx_11 ; endproperty \n property name; @(negedge mem_clock_19) ( status_output_18 ) == ( reg_9 ) |-> hw_17 == hw_19 && rst_19 == clk_17 ; endproperty \n property name; @(negedge mem_clock_19) ( status_output_18 ) == ( 7'b111111x ) |-> hw_7 == fsm_3 && fsm_2 == auth_13 ; endproperty \n property name; ( status_output_18 ) != 7'b01xxxx0 && ( status_output_18 ) != reg_9 && @(negedge mem_clock_19) ( status_output_18 ) != 7'b111111x  |-> chip_15 == rst_16 && chip_2 == err_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "case ( output_buffer_status_13 ) \n   7'h35 : begin\n     fsm_5 = data_11\n     cfg_4 = clk_12;\n   end\n   7'h24 : begin\n     chip_12 = data_2\n     core_5 <= fsm_2;\n   end\n   default : begin \n     err_7 <= tx_8\n     cfg_14 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_12) ( output_buffer_status_13 ) == ( 7'h35 ) |-> fsm_5 == data_11 && cfg_4 == clk_12 ; endproperty \n property name; @(posedge cpu_clock_12) ( output_buffer_status_13 ) == ( 7'h24 ) |-> chip_12 == data_2 && core_5 == fsm_2 ; endproperty \n property name; ( output_buffer_status_13 ) != 7'h35 && @(posedge cpu_clock_12) ( output_buffer_status_13 ) != 7'h24  |-> err_7 == tx_8 && cfg_14 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "case ( transfer_complete_14 ) \n   7'b1x10xxx : begin\n     rst_7 <= rst_3\n     sig_17 <= reg_14\n     rst_4 <= cfg_4;\n   end\n   6'b01100x : begin\n     auth_5 = data_14\n     rst_11 = reg_18\n     chip_15 = hw_5;\n   end\n   default : begin \n     hw_16 <= core_16\n     rst_12 = clk_11\n     err_17 = cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( transfer_complete_14 ) == ( 7'b1x10xxx ) |-> rst_7 == rst_3 && sig_17 == reg_14 && rst_4 == cfg_4 ; endproperty \n property name; @(posedge async_clk_11) ( transfer_complete_14 ) == ( 6'b01100x ) |-> auth_5 == data_14 && rst_11 == reg_18 && chip_15 == hw_5 ; endproperty \n property name; ( transfer_complete_14 ) != 7'b1x10xxx && @(posedge async_clk_11) ( transfer_complete_14 ) != 6'b01100x  |-> hw_16 == core_16 && rst_12 == clk_11 && err_17 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( write_complete_18 ) \n   5'b11x11 : begin\n     fsm_11 = err_6\n     rx_19 <= sig_2;\n   end\n   7'b10x1000 : begin\n     tx_18 = cfg_12\n     chip_8 = auth_1;\n   end\n   default : begin \n     fsm_6 = auth_8\n     tx_8 = hw_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_4) ( write_complete_18 ) == ( 5'b11x11 ) |-> fsm_11 == err_6 && rx_19 == sig_2 ; endproperty \n property name; @(posedge clk_out_4) ( write_complete_18 ) == ( 7'b10x1000 ) |-> tx_18 == cfg_12 && chip_8 == auth_1 ; endproperty \n property name; ( write_complete_18 ) != 5'b11x11 && @(posedge clk_out_4) ( write_complete_18 ) != 7'b10x1000  |-> fsm_6 == auth_8 && tx_8 == hw_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "case ( error_flag_11 ) \n   7'b0111100 : begin\n     cfg_18 = auth_4\n     core_1 <= clk_8;\n   end\n   5'b1010x : begin\n     cfg_13 = chip_14\n     hw_11 <= core_16;\n   end\n   default : begin \n     core_18 <= chip_7\n     core_5 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_11) ( error_flag_11 ) == ( 7'b0111100 ) |-> cfg_18 == auth_4 && core_1 == clk_8 ; endproperty \n property name; @(posedge clk_out_11) ( error_flag_11 ) == ( 5'b1010x ) |-> cfg_13 == chip_14 && hw_11 == core_16 ; endproperty \n property name; ( error_flag_11 ) != 7'b0111100 && @(posedge clk_out_11) ( error_flag_11 ) != 5'b1010x  |-> core_18 == chip_7 && core_5 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "case ( control_input_10 ) \n   6'b100x01 : begin\n     data_13 <= data_14\n     core_2 <= err_12;\n   end\n   default : begin \n     sig_12 = rst_4\n     auth_19 = err_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_6) ( control_input_10 ) == ( 6'b100x01 ) |-> data_13 == data_14 && core_2 == err_12 ; endproperty \n property name; @(posedge clock_ctrl_6) ( control_input_10 ) != 6'b100x01  |-> sig_12 == rst_4 && auth_19 == err_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "case ( input_buffer_6 ) \n   2'b01 : begin\n     fsm_15 = auth_3\n     sig_13 <= reg_15;\n   end\n   6'ha : begin\n     sig_17 = hw_5\n     sig_5 <= tx_3;\n   end\n   default : begin \n     cfg_7 = cfg_4\n     cfg_5 <= auth_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_14) ( input_buffer_6 ) == ( 2'b01 ) |-> fsm_15 == auth_3 && sig_13 == reg_15 ; endproperty \n property name; @(negedge mem_clock_14) ( input_buffer_6 ) == ( 6'ha ) |-> sig_17 == hw_5 && sig_5 == tx_3 ; endproperty \n property name; ( input_buffer_6 ) != 2'b01 && @(negedge mem_clock_14) ( input_buffer_6 ) != 6'ha  |-> cfg_7 == cfg_4 && cfg_5 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "case ( data_status_13 ) \n   4'b10xx : begin\n     chip_11 = rx_16\n     rst_12 = data_1;\n   end\n   7'h16 : begin\n     chip_20 = chip_2\n     rst_11 <= tx_3;\n   end\n   default : begin \n     rx_17 <= clk_2\n     tx_18 <= fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_7) ( data_status_13 ) == ( 4'b10xx ) |-> chip_11 == rx_16 && rst_12 == data_1 ; endproperty \n property name; @(posedge main_clk_7) ( data_status_13 ) == ( 7'h16 ) |-> chip_20 == chip_2 && rst_11 == tx_3 ; endproperty \n property name; ( data_status_13 ) != 4'b10xx && @(posedge main_clk_7) ( data_status_13 ) != 7'h16  |-> rx_17 == clk_2 && tx_18 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "case ( operation_code_15 ) \n   6'bx1011x : begin\n     err_17 <= auth_1\n     cfg_18 = core_6;\n   end\n   default : begin \n     rx_16 <= rst_14\n     chip_16 = tx_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_12) ( operation_code_15 ) == ( 6'bx1011x ) |-> err_17 == auth_1 && cfg_18 == core_6 ; endproperty \n property name; @(negedge clk_out_12) ( operation_code_15 ) != 6'bx1011x  |-> rx_16 == rst_14 && chip_16 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "case ( control_status_3 ) \n   7'bx110111 : begin\n     err_17 <= err_12\n     clk_3 = rst_1;\n   end\n   6'h3 : begin\n     chip_20 <= rst_20\n     cfg_9 <= hw_3;\n   end\n   7'b0100xxx : begin\n     data_15 = reg_13\n     rst_2 <= cfg_3;\n   end\n   default : begin \n     core_11 = rst_7\n     rx_11 = fsm_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_10) ( control_status_3 ) == ( 7'bx110111 ) |-> err_17 == err_12 && clk_3 == rst_1 ; endproperty \n property name; @(negedge clk_in_10) ( control_status_3 ) == ( 6'h3 ) |-> chip_20 == rst_20 && cfg_9 == hw_3 ; endproperty \n property name; @(negedge clk_in_10) ( control_status_3 ) == ( 7'b0100xxx ) |-> data_15 == reg_13 && rst_2 == cfg_3 ; endproperty \n property name; ( control_status_3 ) != 7'bx110111 && ( control_status_3 ) != 6'h3 && @(negedge clk_in_10) ( control_status_3 ) != 7'b0100xxx  |-> core_11 == rst_7 && rx_11 == fsm_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "case ( instruction_register_10 ) \n   5'hf : begin\n     rx_9 = reg_6\n     rst_18 = fsm_3\n     auth_19 <= sig_12;\n   end\n   5'b101x0 : begin\n     data_14 = auth_17\n     reg_4 <= reg_3\n     clk_16 = core_13;\n   end\n   default : begin \n     err_19 <= auth_20\n     err_10 <= rst_17\n     cfg_18 = rx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( instruction_register_10 ) == ( 5'hf ) |-> rx_9 == reg_6 && rst_18 == fsm_3 && auth_19 == sig_12 ; endproperty \n property name; @(posedge ref_clk_13) ( instruction_register_10 ) == ( 5'b101x0 ) |-> data_14 == auth_17 && reg_4 == reg_3 && clk_16 == core_13 ; endproperty \n property name; ( instruction_register_10 ) != 5'hf && @(posedge ref_clk_13) ( instruction_register_10 ) != 5'b101x0  |-> err_19 == auth_20 && err_10 == rst_17 && cfg_18 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( address_status_7 ) \n   7'bxx0x100 : begin\n     rst_1 <= hw_4\n     reg_19 = cfg_3;\n   end\n   6'b011x0x : begin\n     err_10 = rst_17\n     core_9 = fsm_15;\n   end\n   default : begin \n     err_18 <= chip_9\n     core_1 <= reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_17) ( address_status_7 ) == ( 7'bxx0x100 ) |-> rst_1 == hw_4 && reg_19 == cfg_3 ; endproperty \n property name; @(negedge clk_osc_17) ( address_status_7 ) == ( 6'b011x0x ) |-> err_10 == rst_17 && core_9 == fsm_15 ; endproperty \n property name; ( address_status_7 ) != 7'bxx0x100 && @(negedge clk_osc_17) ( address_status_7 ) != 6'b011x0x  |-> err_18 == chip_9 && core_1 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   6'b0xxxxx : begin\n     chip_17 <= rst_15\n     cfg_19 <= hw_19;\n   end\n   6'bxxxxxx : begin\n     hw_4 <= rx_8\n     auth_16 <= core_17;\n   end\n   6'h9 : begin\n     hw_9 = auth_4\n     sig_20 = fsm_2;\n   end\n   default : begin \n     rst_4 <= chip_14\n     fsm_16 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_17) ( output_register_status_6 ) == ( 6'b0xxxxx ) |-> chip_17 == rst_15 && cfg_19 == hw_19 ; endproperty \n property name; @(negedge pll_clk_17) ( output_register_status_6 ) == ( 6'bxxxxxx ) |-> hw_4 == rx_8 && auth_16 == core_17 ; endproperty \n property name; @(negedge pll_clk_17) ( output_register_status_6 ) == ( 6'h9 ) |-> hw_9 == auth_4 && sig_20 == fsm_2 ; endproperty \n property name; ( output_register_status_6 ) != 6'b0xxxxx && ( output_register_status_6 ) != 6'bxxxxxx && @(negedge pll_clk_17) ( output_register_status_6 ) != 6'h9  |-> rst_4 == chip_14 && fsm_16 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_17"
    },
    {
        "Code": "case ( flag_control_status_1 ) \n   7'bx00110x : begin\n     rx_12 = auth_15\n     reg_2 = tx_2\n     err_10 = fsm_14;\n   end\n   7'b010xx10 : begin\n     tx_8 <= data_7\n     rst_2 <= sig_9\n     rx_16 <= rx_8;\n   end\n   default : begin \n     reg_6 = sig_15\n     err_6 = hw_12\n     chip_10 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_7) ( flag_control_status_1 ) == ( 7'bx00110x ) |-> rx_12 == auth_15 && reg_2 == tx_2 && err_10 == fsm_14 ; endproperty \n property name; @(negedge clk_osc_7) ( flag_control_status_1 ) == ( 7'b010xx10 ) |-> tx_8 == data_7 && rst_2 == sig_9 && rx_16 == rx_8 ; endproperty \n property name; ( flag_control_status_1 ) != 7'bx00110x && @(negedge clk_osc_7) ( flag_control_status_1 ) != 7'b010xx10  |-> reg_6 == sig_15 && err_6 == hw_12 && chip_10 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "case ( control_word_2 ) \n   5'b10xx1 : begin\n     chip_9 = auth_5\n     rst_5 <= cfg_8\n     err_15 = core_4;\n   end\n   default : begin \n     rx_4 <= auth_12\n     hw_11 = core_20\n     chip_1 = err_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_10) ( control_word_2 ) == ( 5'b10xx1 ) |-> chip_9 == auth_5 && rst_5 == cfg_8 && err_15 == core_4 ; endproperty \n property name; @(negedge main_clk_10) ( control_word_2 ) != 5'b10xx1  |-> rx_4 == auth_12 && hw_11 == core_20 && chip_1 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'b1100110 : begin\n     hw_19 <= tx_2\n     clk_9 <= cfg_6;\n   end\n   7'b1001011 : begin\n     chip_16 = rx_3\n     chip_14 <= tx_15;\n   end\n   7'ha : begin\n     sig_15 <= chip_5\n     fsm_18 = auth_8;\n   end\n   default : begin \n     fsm_2 <= chip_18\n     fsm_19 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( control_status_buffer_2 ) == ( 7'b1100110 ) |-> hw_19 == tx_2 && clk_9 == cfg_6 ; endproperty \n property name; @(posedge clk_osc_11) ( control_status_buffer_2 ) == ( 7'b1001011 ) |-> chip_16 == rx_3 && chip_14 == tx_15 ; endproperty \n property name; @(posedge clk_osc_11) ( control_status_buffer_2 ) == ( 7'ha ) |-> sig_15 == chip_5 && fsm_18 == auth_8 ; endproperty \n property name; ( control_status_buffer_2 ) != 7'b1100110 && ( control_status_buffer_2 ) != 7'b1001011 && @(posedge clk_osc_11) ( control_status_buffer_2 ) != 7'ha  |-> fsm_2 == chip_18 && fsm_19 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( output_status_19 ) \n   7'b1x11x00 : begin\n     sig_16 <= fsm_1\n     err_11 = auth_12;\n   end\n   7'h1e : begin\n     clk_10 = cfg_17\n     core_18 = cfg_15;\n   end\n   6'bxx10xx : begin\n     rst_17 = rx_14\n     data_5 = core_5;\n   end\n   default : begin \n     fsm_16 <= fsm_16\n     cfg_15 = sig_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_9) ( output_status_19 ) == ( 7'b1x11x00 ) |-> sig_16 == fsm_1 && err_11 == auth_12 ; endproperty \n property name; @(negedge clk_enable_9) ( output_status_19 ) == ( 7'h1e ) |-> clk_10 == cfg_17 && core_18 == cfg_15 ; endproperty \n property name; @(negedge clk_enable_9) ( output_status_19 ) == ( 6'bxx10xx ) |-> rst_17 == rx_14 && data_5 == core_5 ; endproperty \n property name; ( output_status_19 ) != 7'b1x11x00 && ( output_status_19 ) != 7'h1e && @(negedge clk_enable_9) ( output_status_19 ) != 6'bxx10xx  |-> fsm_16 == fsm_16 && cfg_15 == sig_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "case ( control_input_19 ) \n   7'h64 : begin\n     hw_15 <= rst_3\n     hw_10 = auth_17\n     sig_11 = sig_13;\n   end\n   7'b0101101 : begin\n     clk_17 = chip_5\n     fsm_7 <= tx_6\n     err_5 <= sig_1;\n   end\n   default : begin \n     tx_8 <= chip_18\n     sig_12 = hw_8\n     tx_13 = tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_16) ( control_input_19 ) == ( 7'h64 ) |-> hw_15 == rst_3 && hw_10 == auth_17 && sig_11 == sig_13 ; endproperty \n property name; @(negedge async_clk_16) ( control_input_19 ) == ( 7'b0101101 ) |-> clk_17 == chip_5 && fsm_7 == tx_6 && err_5 == sig_1 ; endproperty \n property name; ( control_input_19 ) != 7'h64 && @(negedge async_clk_16) ( control_input_19 ) != 7'b0101101  |-> tx_8 == chip_18 && sig_12 == hw_8 && tx_13 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'b1111101 : begin\n     auth_14 <= err_4\n     sig_10 <= fsm_6;\n   end\n   7'bxxx0100 : begin\n     fsm_14 <= rst_13\n     rst_11 <= err_1;\n   end\n   6'b00xx1x : begin\n     data_6 = chip_20\n     sig_20 = rx_10;\n   end\n   default : begin \n     chip_1 = err_18\n     reg_9 <= reg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_15) ( read_data_9 ) == ( 7'b1111101 ) |-> auth_14 == err_4 && sig_10 == fsm_6 ; endproperty \n property name; @(negedge mem_clock_15) ( read_data_9 ) == ( 7'bxxx0100 ) |-> fsm_14 == rst_13 && rst_11 == err_1 ; endproperty \n property name; @(negedge mem_clock_15) ( read_data_9 ) == ( 6'b00xx1x ) |-> data_6 == chip_20 && sig_20 == rx_10 ; endproperty \n property name; ( read_data_9 ) != 7'b1111101 && ( read_data_9 ) != 7'bxxx0100 && @(negedge mem_clock_15) ( read_data_9 ) != 6'b00xx1x  |-> chip_1 == err_18 && reg_9 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "case ( output_status_14 ) \n   6'h34 : begin\n     tx_9 = rst_15\n     data_4 = auth_8;\n   end\n   7'bxxx1x01 : begin\n     core_18 = data_10\n     err_1 = fsm_17;\n   end\n   7'b110011x : begin\n     sig_9 = sig_19\n     hw_11 <= rx_7;\n   end\n   default : begin \n     rx_8 <= sig_4\n     cfg_14 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( output_status_14 ) == ( 6'h34 ) |-> tx_9 == rst_15 && data_4 == auth_8 ; endproperty \n property name; @(posedge core_clock_3) ( output_status_14 ) == ( 7'bxxx1x01 ) |-> core_18 == data_10 && err_1 == fsm_17 ; endproperty \n property name; @(posedge core_clock_3) ( output_status_14 ) == ( 7'b110011x ) |-> sig_9 == sig_19 && hw_11 == rx_7 ; endproperty \n property name; ( output_status_14 ) != 6'h34 && ( output_status_14 ) != 7'bxxx1x01 && @(posedge core_clock_3) ( output_status_14 ) != 7'b110011x  |-> rx_8 == sig_4 && cfg_14 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( address_status_7 ) \n   7'bx110111 : begin\n     auth_16 <= tx_9\n     tx_2 <= hw_11\n     tx_5 = rst_2;\n   end\n   4'ha : begin\n     clk_19 = sig_4\n     auth_7 = reg_1\n     hw_3 = reg_7;\n   end\n   rx_16 : begin\n     sig_11 <= auth_14\n     tx_17 <= rx_16\n     clk_10 = reg_8;\n   end\n   default : begin \n     fsm_7 = auth_5\n     auth_17 = rx_15\n     cfg_14 = core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_12) ( address_status_7 ) == ( 7'bx110111 ) |-> auth_16 == tx_9 && tx_2 == hw_11 && tx_5 == rst_2 ; endproperty \n property name; @(posedge core_clock_12) ( address_status_7 ) == ( 4'ha ) |-> clk_19 == sig_4 && auth_7 == reg_1 && hw_3 == reg_7 ; endproperty \n property name; @(posedge core_clock_12) ( address_status_7 ) == ( rx_16 ) |-> sig_11 == auth_14 && tx_17 == rx_16 && clk_10 == reg_8 ; endproperty \n property name; ( address_status_7 ) != 7'bx110111 && ( address_status_7 ) != 4'ha && @(posedge core_clock_12) ( address_status_7 ) != rx_16  |-> fsm_7 == auth_5 && auth_17 == rx_15 && cfg_14 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "case ( output_register_8 ) \n   6'bx0x000 : begin\n     hw_10 = sig_2\n     fsm_10 <= rx_15\n     cfg_20 = rst_19;\n   end\n   default : begin \n     err_6 <= fsm_12\n     hw_5 <= cfg_14\n     tx_16 = rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( output_register_8 ) == ( 6'bx0x000 ) |-> hw_10 == sig_2 && fsm_10 == rx_15 && cfg_20 == rst_19 ; endproperty \n property name; @(negedge cpu_clock_17) ( output_register_8 ) != 6'bx0x000  |-> err_6 == fsm_12 && hw_5 == cfg_14 && tx_16 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( data_buffer_16 ) \n   7'b1xx0xxx : begin\n     rst_10 <= sig_14\n     clk_11 <= tx_4;\n   end\n   5'bx1x1x : begin\n     reg_9 <= rx_6\n     data_2 <= err_3;\n   end\n   default : begin \n     core_2 = hw_19\n     chip_3 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_20) ( data_buffer_16 ) == ( 7'b1xx0xxx ) |-> rst_10 == sig_14 && clk_11 == tx_4 ; endproperty \n property name; @(posedge fast_clk_20) ( data_buffer_16 ) == ( 5'bx1x1x ) |-> reg_9 == rx_6 && data_2 == err_3 ; endproperty \n property name; ( data_buffer_16 ) != 7'b1xx0xxx && @(posedge fast_clk_20) ( data_buffer_16 ) != 5'bx1x1x  |-> core_2 == hw_19 && chip_3 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_20"
    },
    {
        "Code": "case ( enable_8 ) \n   6'b0xxxxx : begin\n     rst_8 = fsm_11\n     core_14 <= fsm_17;\n   end\n   6'b0x0x1x : begin\n     cfg_10 = rst_7\n     data_6 = hw_4;\n   end\n   7'b111001x : begin\n     auth_2 <= fsm_2\n     rst_11 = clk_16;\n   end\n   default : begin \n     hw_14 <= clk_14\n     reg_10 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_1) ( enable_8 ) == ( 6'b0xxxxx ) |-> rst_8 == fsm_11 && core_14 == fsm_17 ; endproperty \n property name; @(posedge ref_clk_1) ( enable_8 ) == ( 6'b0x0x1x ) |-> cfg_10 == rst_7 && data_6 == hw_4 ; endproperty \n property name; @(posedge ref_clk_1) ( enable_8 ) == ( 7'b111001x ) |-> auth_2 == fsm_2 && rst_11 == clk_16 ; endproperty \n property name; ( enable_8 ) != 6'b0xxxxx && ( enable_8 ) != 6'b0x0x1x && @(posedge ref_clk_1) ( enable_8 ) != 7'b111001x  |-> hw_14 == clk_14 && reg_10 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "case ( read_enable_4 ) \n   6'b110010 : begin\n     tx_8 = hw_17\n     rx_14 = rst_17\n     tx_18 = rst_1;\n   end\n   default : begin \n     reg_2 <= sig_17\n     tx_3 <= hw_8\n     sig_13 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( read_enable_4 ) == ( 6'b110010 ) |-> tx_8 == hw_17 && rx_14 == rst_17 && tx_18 == rst_1 ; endproperty \n property name; @(posedge mem_clock_10) ( read_enable_4 ) != 6'b110010  |-> reg_2 == sig_17 && tx_3 == hw_8 && sig_13 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( output_status_register_1 ) \n   7'hxb : begin\n     hw_4 <= clk_20\n     clk_9 = auth_10;\n   end\n   default : begin \n     cfg_14 <= auth_9\n     data_19 <= data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_17) ( output_status_register_1 ) == ( 7'hxb ) |-> hw_4 == clk_20 && clk_9 == auth_10 ; endproperty \n property name; @(negedge clock_div_17) ( output_status_register_1 ) != 7'hxb  |-> cfg_14 == auth_9 && data_19 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_17"
    },
    {
        "Code": "case ( counter_8 ) \n   6'bx1x00x : begin\n     hw_8 <= data_10\n     core_9 = clk_11;\n   end\n   7'bx100000 : begin\n     rst_3 = chip_15\n     fsm_18 <= reg_3;\n   end\n   default : begin \n     cfg_11 = cfg_11\n     core_19 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( counter_8 ) == ( 6'bx1x00x ) |-> hw_8 == data_10 && core_9 == clk_11 ; endproperty \n property name; @(negedge clk_osc_16) ( counter_8 ) == ( 7'bx100000 ) |-> rst_3 == chip_15 && fsm_18 == reg_3 ; endproperty \n property name; ( counter_8 ) != 6'bx1x00x && @(negedge clk_osc_16) ( counter_8 ) != 7'bx100000  |-> cfg_11 == cfg_11 && core_19 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( output_status_register_1 ) \n   5'b10011 : begin\n     data_8 = rx_12\n     cfg_5 <= sig_20\n     rst_4 <= cfg_9;\n   end\n   6'bxxx00x : begin\n     hw_1 = core_10\n     data_2 = tx_12\n     sig_2 <= tx_6;\n   end\n   7'b01x0xx1 : begin\n     tx_1 = err_12\n     core_11 <= core_2\n     auth_9 <= clk_10;\n   end\n   default : begin \n     cfg_19 <= rst_2\n     fsm_10 = err_7\n     clk_10 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( output_status_register_1 ) == ( 5'b10011 ) |-> data_8 == rx_12 && cfg_5 == sig_20 && rst_4 == cfg_9 ; endproperty \n property name; @(posedge clk_signal_12) ( output_status_register_1 ) == ( 6'bxxx00x ) |-> hw_1 == core_10 && data_2 == tx_12 && sig_2 == tx_6 ; endproperty \n property name; @(posedge clk_signal_12) ( output_status_register_1 ) == ( 7'b01x0xx1 ) |-> tx_1 == err_12 && core_11 == core_2 && auth_9 == clk_10 ; endproperty \n property name; ( output_status_register_1 ) != 5'b10011 && ( output_status_register_1 ) != 6'bxxx00x && @(posedge clk_signal_12) ( output_status_register_1 ) != 7'b01x0xx1  |-> cfg_19 == rst_2 && fsm_10 == err_7 && clk_10 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( result_register_3 ) \n   7'h1 : begin\n     rst_6 <= err_15\n     data_3 <= hw_11;\n   end\n   7'bx0xx000 : begin\n     auth_6 = cfg_18\n     reg_16 = hw_9;\n   end\n   default : begin \n     sig_20 <= core_20\n     sig_4 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( result_register_3 ) == ( 7'h1 ) |-> rst_6 == err_15 && data_3 == hw_11 ; endproperty \n property name; @(posedge pll_clk_16) ( result_register_3 ) == ( 7'bx0xx000 ) |-> auth_6 == cfg_18 && reg_16 == hw_9 ; endproperty \n property name; ( result_register_3 ) != 7'h1 && @(posedge pll_clk_16) ( result_register_3 ) != 7'bx0xx000  |-> sig_20 == core_20 && sig_4 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   6'b0x0x00 : begin\n     data_4 <= auth_15\n     fsm_11 <= chip_2;\n   end\n   default : begin \n     hw_13 = reg_5\n     sig_8 <= hw_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( ready_signal_3 ) == ( 6'b0x0x00 ) |-> data_4 == auth_15 && fsm_11 == chip_2 ; endproperty \n property name; @(posedge clk_reset_1) ( ready_signal_3 ) != 6'b0x0x00  |-> hw_13 == reg_5 && sig_8 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( acknowledge_2 ) \n   6'bx1111x : begin\n     auth_13 = core_15\n     err_19 <= tx_18;\n   end\n   6'h3c : begin\n     clk_6 <= fsm_16\n     reg_11 <= fsm_17;\n   end\n   default : begin \n     sig_20 <= auth_8\n     data_11 <= chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_12) ( acknowledge_2 ) == ( 6'bx1111x ) |-> auth_13 == core_15 && err_19 == tx_18 ; endproperty \n property name; @(negedge clock_div_12) ( acknowledge_2 ) == ( 6'h3c ) |-> clk_6 == fsm_16 && reg_11 == fsm_17 ; endproperty \n property name; ( acknowledge_2 ) != 6'bx1111x && @(negedge clock_div_12) ( acknowledge_2 ) != 6'h3c  |-> sig_20 == auth_8 && data_11 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "case ( data_in_17 ) \n   7'b11x100x : begin\n     chip_4 = rx_3\n     data_13 = err_18;\n   end\n   7'b0x0xx1x : begin\n     core_16 <= rx_7\n     hw_9 <= reg_13;\n   end\n   default : begin \n     data_7 <= data_9\n     err_14 <= auth_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_19) ( data_in_17 ) == ( 7'b11x100x ) |-> chip_4 == rx_3 && data_13 == err_18 ; endproperty \n property name; @(negedge clk_out_19) ( data_in_17 ) == ( 7'b0x0xx1x ) |-> core_16 == rx_7 && hw_9 == reg_13 ; endproperty \n property name; ( data_in_17 ) != 7'b11x100x && @(negedge clk_out_19) ( data_in_17 ) != 7'b0x0xx1x  |-> data_7 == data_9 && err_14 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'b1010x11 : begin\n     reg_2 <= err_8\n     rst_13 <= data_16;\n   end\n   default : begin \n     tx_1 = core_14\n     reg_7 = sig_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_15) ( control_output_8 ) == ( 7'b1010x11 ) |-> reg_2 == err_8 && rst_13 == data_16 ; endproperty \n property name; @(posedge clock_div_15) ( control_output_8 ) != 7'b1010x11  |-> tx_1 == core_14 && reg_7 == sig_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "case ( interrupt_control_status_1 ) \n   7'bx101x0x : begin\n     sig_20 = tx_15\n     core_13 = rst_11;\n   end\n   7'bx1x1x11 : begin\n     reg_4 = tx_17\n     clk_3 <= err_17;\n   end\n   7'bxx0001x : begin\n     core_15 = auth_17\n     auth_12 = cfg_9;\n   end\n   default : begin \n     err_8 <= sig_18\n     chip_16 <= tx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_14) ( interrupt_control_status_1 ) == ( 7'bx101x0x ) |-> sig_20 == tx_15 && core_13 == rst_11 ; endproperty \n property name; @(negedge clock_div_14) ( interrupt_control_status_1 ) == ( 7'bx1x1x11 ) |-> reg_4 == tx_17 && clk_3 == err_17 ; endproperty \n property name; @(negedge clock_div_14) ( interrupt_control_status_1 ) == ( 7'bxx0001x ) |-> core_15 == auth_17 && auth_12 == cfg_9 ; endproperty \n property name; ( interrupt_control_status_1 ) != 7'bx101x0x && ( interrupt_control_status_1 ) != 7'bx1x1x11 && @(negedge clock_div_14) ( interrupt_control_status_1 ) != 7'bxx0001x  |-> err_8 == sig_18 && chip_16 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_14"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   5'b01x1x : begin\n     tx_17 <= rst_1\n     rx_17 <= tx_19\n     cfg_11 <= rst_10;\n   end\n   5'bx101x : begin\n     sig_19 <= data_12\n     sig_10 <= clk_11\n     hw_20 <= rst_18;\n   end\n   default : begin \n     hw_10 = hw_2\n     sig_13 = clk_16\n     hw_4 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_6) ( input_buffer_status_12 ) == ( 5'b01x1x ) |-> tx_17 == rst_1 && rx_17 == tx_19 && cfg_11 == rst_10 ; endproperty \n property name; @(posedge clock_source_6) ( input_buffer_status_12 ) == ( 5'bx101x ) |-> sig_19 == data_12 && sig_10 == clk_11 && hw_20 == rst_18 ; endproperty \n property name; ( input_buffer_status_12 ) != 5'b01x1x && @(posedge clock_source_6) ( input_buffer_status_12 ) != 5'bx101x  |-> hw_10 == hw_2 && sig_13 == clk_16 && hw_4 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_6"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   7'b0xxxx0x : begin\n     err_8 <= fsm_17\n     tx_16 <= hw_5;\n   end\n   default : begin \n     auth_6 = core_9\n     rx_15 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_17) ( status_register_status_19 ) == ( 7'b0xxxx0x ) |-> err_8 == fsm_17 && tx_16 == hw_5 ; endproperty \n property name; @(negedge clk_gen_17) ( status_register_status_19 ) != 7'b0xxxx0x  |-> auth_6 == core_9 && rx_15 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_17"
    },
    {
        "Code": "case ( status_buffer_1 ) \n   7'bx11xxx1 : begin\n     clk_16 = data_4\n     core_13 <= data_11;\n   end\n   7'bxxxx1x0 : begin\n     sig_8 <= tx_11\n     sig_19 <= clk_18;\n   end\n   rx_13 : begin\n     chip_2 = data_2\n     rx_10 = hw_7;\n   end\n   default : begin \n     cfg_5 <= data_20\n     reg_10 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_17) ( status_buffer_1 ) == ( 7'bx11xxx1 ) |-> clk_16 == data_4 && core_13 == data_11 ; endproperty \n property name; @(negedge bus_clock_17) ( status_buffer_1 ) == ( 7'bxxxx1x0 ) |-> sig_8 == tx_11 && sig_19 == clk_18 ; endproperty \n property name; @(negedge bus_clock_17) ( status_buffer_1 ) == ( rx_13 ) |-> chip_2 == data_2 && rx_10 == hw_7 ; endproperty \n property name; ( status_buffer_1 ) != 7'bx11xxx1 && ( status_buffer_1 ) != 7'bxxxx1x0 && @(negedge bus_clock_17) ( status_buffer_1 ) != rx_13  |-> cfg_5 == data_20 && reg_10 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "case ( control_flag_12 ) \n   7'b1000101 : begin\n     clk_10 <= reg_2\n     chip_6 = sig_6;\n   end\n   default : begin \n     err_13 = hw_3\n     auth_14 <= hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_20) ( control_flag_12 ) == ( 7'b1000101 ) |-> clk_10 == reg_2 && chip_6 == sig_6 ; endproperty \n property name; @(posedge cpu_clock_20) ( control_flag_12 ) != 7'b1000101  |-> err_13 == hw_3 && auth_14 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "case ( start_bit_17 ) \n   6'bx10x1x : begin\n     tx_19 = tx_11\n     auth_18 <= reg_2;\n   end\n   7'h16 : begin\n     reg_3 <= rst_4\n     rx_18 = clk_7;\n   end\n   default : begin \n     clk_11 <= fsm_6\n     rst_11 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_14) ( start_bit_17 ) == ( 6'bx10x1x ) |-> tx_19 == tx_11 && auth_18 == reg_2 ; endproperty \n property name; @(posedge clock_div_14) ( start_bit_17 ) == ( 7'h16 ) |-> reg_3 == rst_4 && rx_18 == clk_7 ; endproperty \n property name; ( start_bit_17 ) != 6'bx10x1x && @(posedge clock_div_14) ( start_bit_17 ) != 7'h16  |-> clk_11 == fsm_6 && rst_11 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "case ( read_data_8 ) \n   5'h1 : begin\n     fsm_2 = err_19\n     data_18 = hw_3;\n   end\n   7'b11xx010 : begin\n     rx_16 <= err_14\n     rst_12 = data_10;\n   end\n   default : begin \n     chip_15 <= clk_19\n     data_3 = rst_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_9) ( read_data_8 ) == ( 5'h1 ) |-> fsm_2 == err_19 && data_18 == hw_3 ; endproperty \n property name; @(posedge async_clk_9) ( read_data_8 ) == ( 7'b11xx010 ) |-> rx_16 == err_14 && rst_12 == data_10 ; endproperty \n property name; ( read_data_8 ) != 5'h1 && @(posedge async_clk_9) ( read_data_8 ) != 7'b11xx010  |-> chip_15 == clk_19 && data_3 == rst_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_9"
    },
    {
        "Code": "case ( data_out_4 ) \n   4'b0100 : begin\n     tx_20 <= sig_13\n     rx_18 <= data_13;\n   end\n   4'b00xx : begin\n     sig_7 = sig_5\n     rx_8 <= fsm_11;\n   end\n   7'bxxxx01x : begin\n     hw_20 <= sig_8\n     err_5 = chip_4;\n   end\n   default : begin \n     core_4 <= rst_16\n     auth_20 <= rx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_18) ( data_out_4 ) == ( 4'b0100 ) |-> tx_20 == sig_13 && rx_18 == data_13 ; endproperty \n property name; @(negedge clk_osc_18) ( data_out_4 ) == ( 4'b00xx ) |-> sig_7 == sig_5 && rx_8 == fsm_11 ; endproperty \n property name; @(negedge clk_osc_18) ( data_out_4 ) == ( 7'bxxxx01x ) |-> hw_20 == sig_8 && err_5 == chip_4 ; endproperty \n property name; ( data_out_4 ) != 4'b0100 && ( data_out_4 ) != 4'b00xx && @(negedge clk_osc_18) ( data_out_4 ) != 7'bxxxx01x  |-> core_4 == rst_16 && auth_20 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "case ( acknowledge_signal_17 ) \n   7'bxxx1101 : begin\n     data_18 = err_15\n     cfg_18 = auth_9;\n   end\n   6'b0x1x11 : begin\n     fsm_7 <= sig_20\n     data_15 <= sig_3;\n   end\n   default : begin \n     data_2 = hw_2\n     chip_19 <= tx_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_5) ( acknowledge_signal_17 ) == ( 7'bxxx1101 ) |-> data_18 == err_15 && cfg_18 == auth_9 ; endproperty \n property name; @(negedge clk_out_5) ( acknowledge_signal_17 ) == ( 6'b0x1x11 ) |-> fsm_7 == sig_20 && data_15 == sig_3 ; endproperty \n property name; ( acknowledge_signal_17 ) != 7'bxxx1101 && @(negedge clk_out_5) ( acknowledge_signal_17 ) != 6'b0x1x11  |-> data_2 == hw_2 && chip_19 == tx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "case ( flag_register_5 ) \n   7'b01x1010 : begin\n     hw_13 <= cfg_1\n     err_3 <= chip_18;\n   end\n   default : begin \n     core_20 <= chip_5\n     chip_12 <= hw_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_9) ( flag_register_5 ) == ( 7'b01x1010 ) |-> hw_13 == cfg_1 && err_3 == chip_18 ; endproperty \n property name; @(negedge sys_clk_9) ( flag_register_5 ) != 7'b01x1010  |-> core_20 == chip_5 && chip_12 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "case ( flag_register_18 ) \n   7'bx0x1x1x : begin\n     chip_6 <= chip_3\n     chip_2 = chip_4\n     reg_17 <= rst_15;\n   end\n   2'b01 : begin\n     core_19 = auth_14\n     cfg_17 = data_15\n     rx_19 = tx_1;\n   end\n   5'bxx000 : begin\n     hw_15 <= fsm_3\n     clk_4 = rst_19\n     tx_11 = sig_7;\n   end\n   default : begin \n     cfg_8 <= rx_6\n     cfg_15 <= rx_2\n     tx_3 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_3) ( flag_register_18 ) == ( 7'bx0x1x1x ) |-> chip_6 == chip_3 && chip_2 == chip_4 && reg_17 == rst_15 ; endproperty \n property name; @(negedge clock_ctrl_3) ( flag_register_18 ) == ( 2'b01 ) |-> core_19 == auth_14 && cfg_17 == data_15 && rx_19 == tx_1 ; endproperty \n property name; @(negedge clock_ctrl_3) ( flag_register_18 ) == ( 5'bxx000 ) |-> hw_15 == fsm_3 && clk_4 == rst_19 && tx_11 == sig_7 ; endproperty \n property name; ( flag_register_18 ) != 7'bx0x1x1x && ( flag_register_18 ) != 2'b01 && @(negedge clock_ctrl_3) ( flag_register_18 ) != 5'bxx000  |-> cfg_8 == rx_6 && cfg_15 == rx_2 && tx_3 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   6'b110xxx : begin\n     fsm_9 <= err_2\n     chip_2 = clk_9\n     sig_9 = err_17;\n   end\n   default : begin \n     sig_12 <= tx_15\n     cfg_3 <= data_3\n     hw_17 <= chip_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_15) ( output_status_register_3 ) == ( 6'b110xxx ) |-> fsm_9 == err_2 && chip_2 == clk_9 && sig_9 == err_17 ; endproperty \n property name; @(posedge sys_clk_15) ( output_status_register_3 ) != 6'b110xxx  |-> sig_12 == tx_15 && cfg_3 == data_3 && hw_17 == chip_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "case ( control_data_5 ) \n   6'b00x101 : begin\n     fsm_11 = sig_7\n     cfg_11 <= tx_20\n     reg_16 <= chip_13;\n   end\n   6'h38 : begin\n     sig_15 <= auth_17\n     auth_12 <= reg_7\n     err_15 = clk_8;\n   end\n   7'bx0xxx1x : begin\n     sig_1 <= fsm_8\n     clk_2 = cfg_9\n     tx_18 <= data_5;\n   end\n   default : begin \n     data_15 <= reg_12\n     sig_7 <= hw_9\n     hw_13 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( control_data_5 ) == ( 6'b00x101 ) |-> fsm_11 == sig_7 && cfg_11 == tx_20 && reg_16 == chip_13 ; endproperty \n property name; @(negedge async_clk_6) ( control_data_5 ) == ( 6'h38 ) |-> sig_15 == auth_17 && auth_12 == reg_7 && err_15 == clk_8 ; endproperty \n property name; @(negedge async_clk_6) ( control_data_5 ) == ( 7'bx0xxx1x ) |-> sig_1 == fsm_8 && clk_2 == cfg_9 && tx_18 == data_5 ; endproperty \n property name; ( control_data_5 ) != 6'b00x101 && ( control_data_5 ) != 6'h38 && @(negedge async_clk_6) ( control_data_5 ) != 7'bx0xxx1x  |-> data_15 == reg_12 && sig_7 == hw_9 && hw_13 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( read_enable_5 ) \n   sig_3 : begin\n     auth_12 = data_19\n     clk_7 <= fsm_10\n     core_5 <= core_1;\n   end\n   default : begin \n     err_6 <= tx_4\n     rst_1 = sig_11\n     rx_15 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_17) ( read_enable_5 ) == ( sig_3 ) |-> auth_12 == data_19 && clk_7 == fsm_10 && core_5 == core_1 ; endproperty \n property name; @(posedge mem_clock_17) ( read_enable_5 ) != sig_3  |-> err_6 == tx_4 && rst_1 == sig_11 && rx_15 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   5'b0000x : begin\n     cfg_8 <= chip_6\n     auth_15 <= clk_14\n     fsm_8 <= fsm_18;\n   end\n   default : begin \n     sig_12 = rst_6\n     rx_4 <= clk_10\n     sig_15 = fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_20) ( status_register_buffer_5 ) == ( 5'b0000x ) |-> cfg_8 == chip_6 && auth_15 == clk_14 && fsm_8 == fsm_18 ; endproperty \n property name; @(posedge ref_clk_20) ( status_register_buffer_5 ) != 5'b0000x  |-> sig_12 == rst_6 && rx_4 == clk_10 && sig_15 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "case ( command_word_11 ) \n   6'hxb : begin\n     cfg_9 = hw_16\n     chip_7 = fsm_3\n     tx_1 = rx_11;\n   end\n   6'b010100 : begin\n     sig_4 <= fsm_6\n     err_4 = clk_18\n     cfg_10 <= sig_8;\n   end\n   7'bxxx1xxx : begin\n     fsm_18 = reg_2\n     err_12 = reg_15\n     chip_14 <= hw_17;\n   end\n   default : begin \n     fsm_16 <= cfg_15\n     tx_10 <= rst_18\n     reg_7 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_3) ( command_word_11 ) == ( 6'hxb ) |-> cfg_9 == hw_16 && chip_7 == fsm_3 && tx_1 == rx_11 ; endproperty \n property name; @(posedge clk_out_3) ( command_word_11 ) == ( 6'b010100 ) |-> sig_4 == fsm_6 && err_4 == clk_18 && cfg_10 == sig_8 ; endproperty \n property name; @(posedge clk_out_3) ( command_word_11 ) == ( 7'bxxx1xxx ) |-> fsm_18 == reg_2 && err_12 == reg_15 && chip_14 == hw_17 ; endproperty \n property name; ( command_word_11 ) != 6'hxb && ( command_word_11 ) != 6'b010100 && @(posedge clk_out_3) ( command_word_11 ) != 7'bxxx1xxx  |-> fsm_16 == cfg_15 && tx_10 == rst_18 && reg_7 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "case ( ready_output_4 ) \n   6'b1x1xx0 : begin\n     chip_20 = fsm_8\n     err_12 <= auth_12;\n   end\n   7'b11xx1x0 : begin\n     hw_11 <= rx_8\n     rst_15 = reg_9;\n   end\n   5'b1010x : begin\n     chip_6 <= rst_3\n     err_7 <= tx_2;\n   end\n   default : begin \n     reg_8 = rst_10\n     cfg_19 <= auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_12) ( ready_output_4 ) == ( 6'b1x1xx0 ) |-> chip_20 == fsm_8 && err_12 == auth_12 ; endproperty \n property name; @(posedge clk_in_12) ( ready_output_4 ) == ( 7'b11xx1x0 ) |-> hw_11 == rx_8 && rst_15 == reg_9 ; endproperty \n property name; @(posedge clk_in_12) ( ready_output_4 ) == ( 5'b1010x ) |-> chip_6 == rst_3 && err_7 == tx_2 ; endproperty \n property name; ( ready_output_4 ) != 6'b1x1xx0 && ( ready_output_4 ) != 7'b11xx1x0 && @(posedge clk_in_12) ( ready_output_4 ) != 5'b1010x  |-> reg_8 == rst_10 && cfg_19 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "case ( control_status_buffer_6 ) \n   6'h34 : begin\n     fsm_19 = auth_12\n     chip_4 <= fsm_2\n     chip_12 <= rst_11;\n   end\n   6'bx110x0 : begin\n     sig_11 <= sig_5\n     err_4 <= tx_19\n     tx_10 = hw_19;\n   end\n   default : begin \n     chip_16 <= hw_16\n     clk_15 = cfg_2\n     data_20 <= sig_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_12) ( control_status_buffer_6 ) == ( 6'h34 ) |-> fsm_19 == auth_12 && chip_4 == fsm_2 && chip_12 == rst_11 ; endproperty \n property name; @(negedge clk_enable_12) ( control_status_buffer_6 ) == ( 6'bx110x0 ) |-> sig_11 == sig_5 && err_4 == tx_19 && tx_10 == hw_19 ; endproperty \n property name; ( control_status_buffer_6 ) != 6'h34 && @(negedge clk_enable_12) ( control_status_buffer_6 ) != 6'bx110x0  |-> chip_16 == hw_16 && clk_15 == cfg_2 && data_20 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_12"
    },
    {
        "Code": "case ( flag_control_status_7 ) \n   7'h4d : begin\n     rst_16 = clk_11\n     fsm_6 = fsm_5;\n   end\n   3'b1x1 : begin\n     tx_16 = chip_12\n     tx_4 <= tx_14;\n   end\n   6'bxxx0xx : begin\n     err_11 <= chip_10\n     tx_19 = hw_5;\n   end\n   default : begin \n     rst_5 <= cfg_7\n     cfg_17 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_12) ( flag_control_status_7 ) == ( 7'h4d ) |-> rst_16 == clk_11 && fsm_6 == fsm_5 ; endproperty \n property name; @(posedge cpu_clock_12) ( flag_control_status_7 ) == ( 3'b1x1 ) |-> tx_16 == chip_12 && tx_4 == tx_14 ; endproperty \n property name; @(posedge cpu_clock_12) ( flag_control_status_7 ) == ( 6'bxxx0xx ) |-> err_11 == chip_10 && tx_19 == hw_5 ; endproperty \n property name; ( flag_control_status_7 ) != 7'h4d && ( flag_control_status_7 ) != 3'b1x1 && @(posedge cpu_clock_12) ( flag_control_status_7 ) != 6'bxxx0xx  |-> rst_5 == cfg_7 && cfg_17 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "case ( status_register_buffer_18 ) \n   7'b0000110 : begin\n     data_19 <= sig_5\n     chip_18 <= cfg_7\n     fsm_8 <= reg_18;\n   end\n   7'b00111x0 : begin\n     rx_14 <= rst_17\n     rx_8 = sig_6\n     tx_12 <= fsm_20;\n   end\n   7'h4x : begin\n     rx_10 = rx_7\n     fsm_7 = err_11\n     err_18 = clk_18;\n   end\n   default : begin \n     auth_18 = tx_10\n     sig_3 <= hw_12\n     tx_13 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_18) ( status_register_buffer_18 ) == ( 7'b0000110 ) |-> data_19 == sig_5 && chip_18 == cfg_7 && fsm_8 == reg_18 ; endproperty \n property name; @(negedge clk_signal_18) ( status_register_buffer_18 ) == ( 7'b00111x0 ) |-> rx_14 == rst_17 && rx_8 == sig_6 && tx_12 == fsm_20 ; endproperty \n property name; @(negedge clk_signal_18) ( status_register_buffer_18 ) == ( 7'h4x ) |-> rx_10 == rx_7 && fsm_7 == err_11 && err_18 == clk_18 ; endproperty \n property name; ( status_register_buffer_18 ) != 7'b0000110 && ( status_register_buffer_18 ) != 7'b00111x0 && @(negedge clk_signal_18) ( status_register_buffer_18 ) != 7'h4x  |-> auth_18 == tx_10 && sig_3 == hw_12 && tx_13 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'b1101xxx : begin\n     clk_11 <= rst_16\n     clk_12 <= data_17;\n   end\n   default : begin \n     data_7 <= rx_2\n     rx_14 <= fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_9) ( flag_control_16 ) == ( 7'b1101xxx ) |-> clk_11 == rst_16 && clk_12 == data_17 ; endproperty \n property name; @(posedge clk_osc_9) ( flag_control_16 ) != 7'b1101xxx  |-> data_7 == rx_2 && rx_14 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "case ( control_register_status_17 ) \n   7'h2b : begin\n     reg_3 = chip_16\n     auth_7 = data_11;\n   end\n   7'h4d : begin\n     err_9 <= fsm_2\n     auth_12 = sig_13;\n   end\n   default : begin \n     sig_17 <= clk_17\n     rst_14 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_19) ( control_register_status_17 ) == ( 7'h2b ) |-> reg_3 == chip_16 && auth_7 == data_11 ; endproperty \n property name; @(negedge main_clk_19) ( control_register_status_17 ) == ( 7'h4d ) |-> err_9 == fsm_2 && auth_12 == sig_13 ; endproperty \n property name; ( control_register_status_17 ) != 7'h2b && @(negedge main_clk_19) ( control_register_status_17 ) != 7'h4d  |-> sig_17 == clk_17 && rst_14 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "case ( instruction_5 ) \n   6'b0x1x0x : begin\n     err_16 <= hw_15\n     rst_7 <= auth_14;\n   end\n   7'h2d : begin\n     clk_11 = data_1\n     rx_9 = rst_13;\n   end\n   6'b0x0xx0 : begin\n     chip_2 <= rx_18\n     reg_15 <= fsm_6;\n   end\n   default : begin \n     data_12 <= data_4\n     cfg_3 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_10) ( instruction_5 ) == ( 6'b0x1x0x ) |-> err_16 == hw_15 && rst_7 == auth_14 ; endproperty \n property name; @(negedge clk_gen_10) ( instruction_5 ) == ( 7'h2d ) |-> clk_11 == data_1 && rx_9 == rst_13 ; endproperty \n property name; @(negedge clk_gen_10) ( instruction_5 ) == ( 6'b0x0xx0 ) |-> chip_2 == rx_18 && reg_15 == fsm_6 ; endproperty \n property name; ( instruction_5 ) != 6'b0x1x0x && ( instruction_5 ) != 7'h2d && @(negedge clk_gen_10) ( instruction_5 ) != 6'b0x0xx0  |-> data_12 == data_4 && cfg_3 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "case ( data_register_status_18 ) \n   7'b101x001 : begin\n     reg_15 <= tx_11\n     reg_18 <= err_18;\n   end\n   default : begin \n     sig_14 = chip_1\n     chip_13 = fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_20) ( data_register_status_18 ) == ( 7'b101x001 ) |-> reg_15 == tx_11 && reg_18 == err_18 ; endproperty \n property name; @(negedge clk_enable_20) ( data_register_status_18 ) != 7'b101x001  |-> sig_14 == chip_1 && chip_13 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_20"
    },
    {
        "Code": "case ( flag_register_18 ) \n   7'h5e : begin\n     rx_13 = data_1\n     tx_5 <= cfg_1\n     sig_18 <= reg_15;\n   end\n   5'b0x000 : begin\n     rx_14 = chip_10\n     cfg_18 <= core_5\n     rst_11 <= err_8;\n   end\n   default : begin \n     rst_19 <= fsm_7\n     rst_18 <= fsm_8\n     sig_8 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_6) ( flag_register_18 ) == ( 7'h5e ) |-> rx_13 == data_1 && tx_5 == cfg_1 && sig_18 == reg_15 ; endproperty \n property name; @(negedge core_clock_6) ( flag_register_18 ) == ( 5'b0x000 ) |-> rx_14 == chip_10 && cfg_18 == core_5 && rst_11 == err_8 ; endproperty \n property name; ( flag_register_18 ) != 7'h5e && @(negedge core_clock_6) ( flag_register_18 ) != 5'b0x000  |-> rst_19 == fsm_7 && rst_18 == fsm_8 && sig_8 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "case ( error_status_19 ) \n   7'bx01x0xx : begin\n     clk_14 <= reg_10\n     reg_13 = err_5;\n   end\n   7'b0110x00 : begin\n     auth_3 = auth_8\n     auth_15 <= core_12;\n   end\n   default : begin \n     chip_15 <= core_13\n     cfg_14 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_5) ( error_status_19 ) == ( 7'bx01x0xx ) |-> clk_14 == reg_10 && reg_13 == err_5 ; endproperty \n property name; @(negedge clock_ctrl_5) ( error_status_19 ) == ( 7'b0110x00 ) |-> auth_3 == auth_8 && auth_15 == core_12 ; endproperty \n property name; ( error_status_19 ) != 7'bx01x0xx && @(negedge clock_ctrl_5) ( error_status_19 ) != 7'b0110x00  |-> chip_15 == core_13 && cfg_14 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "case ( read_data_1 ) \n   7'bx011110 : begin\n     fsm_20 = err_12\n     rx_12 <= data_19\n     rst_15 <= reg_5;\n   end\n   default : begin \n     reg_19 <= hw_15\n     tx_6 <= err_16\n     auth_4 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_18) ( read_data_1 ) == ( 7'bx011110 ) |-> fsm_20 == err_12 && rx_12 == data_19 && rst_15 == reg_5 ; endproperty \n property name; @(posedge clk_enable_18) ( read_data_1 ) != 7'bx011110  |-> reg_19 == hw_15 && tx_6 == err_16 && auth_4 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "case ( enable_16 ) \n   5'b01011 : begin\n     cfg_14 = reg_12\n     cfg_9 = cfg_5;\n   end\n   7'h3d : begin\n     auth_10 = clk_7\n     core_18 <= data_7;\n   end\n   default : begin \n     sig_13 = auth_13\n     fsm_6 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( enable_16 ) == ( 5'b01011 ) |-> cfg_14 == reg_12 && cfg_9 == cfg_5 ; endproperty \n property name; @(posedge sys_clk_7) ( enable_16 ) == ( 7'h3d ) |-> auth_10 == clk_7 && core_18 == data_7 ; endproperty \n property name; ( enable_16 ) != 5'b01011 && @(posedge sys_clk_7) ( enable_16 ) != 7'h3d  |-> sig_13 == auth_13 && fsm_6 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( data_register_7 ) \n   7'b11100xx : begin\n     sig_4 <= clk_5\n     data_17 <= tx_20\n     sig_17 = rx_11;\n   end\n   7'bxx1xxxx : begin\n     sig_16 = rst_6\n     core_20 <= chip_19\n     hw_12 <= auth_6;\n   end\n   7'bx00110x : begin\n     rx_15 <= cfg_19\n     reg_12 <= rst_14\n     rst_12 = data_3;\n   end\n   default : begin \n     rx_18 <= sig_12\n     data_5 <= clk_3\n     err_9 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( data_register_7 ) == ( 7'b11100xx ) |-> sig_4 == clk_5 && data_17 == tx_20 && sig_17 == rx_11 ; endproperty \n property name; @(posedge cpu_clock_4) ( data_register_7 ) == ( 7'bxx1xxxx ) |-> sig_16 == rst_6 && core_20 == chip_19 && hw_12 == auth_6 ; endproperty \n property name; @(posedge cpu_clock_4) ( data_register_7 ) == ( 7'bx00110x ) |-> rx_15 == cfg_19 && reg_12 == rst_14 && rst_12 == data_3 ; endproperty \n property name; ( data_register_7 ) != 7'b11100xx && ( data_register_7 ) != 7'bxx1xxxx && @(posedge cpu_clock_4) ( data_register_7 ) != 7'bx00110x  |-> rx_18 == sig_12 && data_5 == clk_3 && err_9 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( status_register_3 ) \n   4'h4 : begin\n     cfg_1 <= sig_16\n     data_17 = rst_14;\n   end\n   default : begin \n     data_12 <= data_8\n     hw_1 <= hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( status_register_3 ) == ( 4'h4 ) |-> cfg_1 == sig_16 && data_17 == rst_14 ; endproperty \n property name; @(negedge core_clock_15) ( status_register_3 ) != 4'h4  |-> data_12 == data_8 && hw_1 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( start_signal_6 ) \n   rx_16 : begin\n     rst_3 <= data_1\n     auth_17 <= rx_4;\n   end\n   7'bxx1x1xx : begin\n     rst_13 <= cfg_19\n     chip_12 = cfg_13;\n   end\n   default : begin \n     err_10 <= hw_15\n     clk_4 = reg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( start_signal_6 ) == ( rx_16 ) |-> rst_3 == data_1 && auth_17 == rx_4 ; endproperty \n property name; @(posedge mem_clock_4) ( start_signal_6 ) == ( 7'bxx1x1xx ) |-> rst_13 == cfg_19 && chip_12 == cfg_13 ; endproperty \n property name; ( start_signal_6 ) != rx_16 && @(posedge mem_clock_4) ( start_signal_6 ) != 7'bxx1x1xx  |-> err_10 == hw_15 && clk_4 == reg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   7'b010x000 : begin\n     auth_12 = tx_9\n     chip_4 = tx_17\n     fsm_5 <= data_2;\n   end\n   7'bxx1xxx0 : begin\n     err_9 = tx_10\n     tx_18 = sig_2\n     fsm_2 <= rst_19;\n   end\n   7'hx : begin\n     clk_12 <= hw_16\n     sig_4 = rx_19\n     err_1 = data_5;\n   end\n   default : begin \n     clk_20 <= auth_12\n     auth_4 = data_6\n     hw_1 <= err_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_8) ( data_buffer_status_13 ) == ( 7'b010x000 ) |-> auth_12 == tx_9 && chip_4 == tx_17 && fsm_5 == data_2 ; endproperty \n property name; @(posedge clock_source_8) ( data_buffer_status_13 ) == ( 7'bxx1xxx0 ) |-> err_9 == tx_10 && tx_18 == sig_2 && fsm_2 == rst_19 ; endproperty \n property name; @(posedge clock_source_8) ( data_buffer_status_13 ) == ( 7'hx ) |-> clk_12 == hw_16 && sig_4 == rx_19 && err_1 == data_5 ; endproperty \n property name; ( data_buffer_status_13 ) != 7'b010x000 && ( data_buffer_status_13 ) != 7'bxx1xxx0 && @(posedge clock_source_8) ( data_buffer_status_13 ) != 7'hx  |-> clk_20 == auth_12 && auth_4 == data_6 && hw_1 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "case ( control_output_19 ) \n   2'b0x : begin\n     fsm_15 = core_15\n     rx_8 = fsm_16\n     fsm_4 = reg_3;\n   end\n   default : begin \n     err_1 <= chip_8\n     fsm_3 <= fsm_10\n     hw_14 = hw_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_15) ( control_output_19 ) == ( 2'b0x ) |-> fsm_15 == core_15 && rx_8 == fsm_16 && fsm_4 == reg_3 ; endproperty \n property name; @(negedge clk_gen_15) ( control_output_19 ) != 2'b0x  |-> err_1 == chip_8 && fsm_3 == fsm_10 && hw_14 == hw_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "case ( valid_input_10 ) \n   6'b000011 : begin\n     data_9 <= data_10\n     tx_5 = rst_3\n     clk_3 = err_1;\n   end\n   default : begin \n     reg_17 = rx_11\n     auth_4 = fsm_9\n     cfg_3 <= tx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_9) ( valid_input_10 ) == ( 6'b000011 ) |-> data_9 == data_10 && tx_5 == rst_3 && clk_3 == err_1 ; endproperty \n property name; @(negedge clk_reset_9) ( valid_input_10 ) != 6'b000011  |-> reg_17 == rx_11 && auth_4 == fsm_9 && cfg_3 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_9"
    },
    {
        "Code": "case ( input_ready_14 ) \n   7'bx01x000 : begin\n     fsm_8 <= tx_18\n     err_9 <= core_11;\n   end\n   default : begin \n     core_10 <= cfg_8\n     chip_18 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( input_ready_14 ) == ( 7'bx01x000 ) |-> fsm_8 == tx_18 && err_9 == core_11 ; endproperty \n property name; @(negedge cpu_clock_17) ( input_ready_14 ) != 7'bx01x000  |-> core_10 == cfg_8 && chip_18 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( status_register_19 ) \n   7'h73 : begin\n     auth_14 = rst_10\n     clk_1 = err_17;\n   end\n   default : begin \n     rst_14 <= data_10\n     rx_3 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_17) ( status_register_19 ) == ( 7'h73 ) |-> auth_14 == rst_10 && clk_1 == err_17 ; endproperty \n property name; @(posedge clk_gen_17) ( status_register_19 ) != 7'h73  |-> rst_14 == data_10 && rx_3 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "case ( operation_status_8 ) \n   7'ha : begin\n     hw_5 = clk_12\n     sig_20 <= err_6\n     reg_2 <= hw_16;\n   end\n   5'bx1000 : begin\n     rx_1 <= sig_10\n     reg_18 = sig_7\n     hw_9 = tx_17;\n   end\n   default : begin \n     data_17 <= fsm_7\n     cfg_13 <= fsm_10\n     sig_19 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_5) ( operation_status_8 ) == ( 7'ha ) |-> hw_5 == clk_12 && sig_20 == err_6 && reg_2 == hw_16 ; endproperty \n property name; @(posedge clk_out_5) ( operation_status_8 ) == ( 5'bx1000 ) |-> rx_1 == sig_10 && reg_18 == sig_7 && hw_9 == tx_17 ; endproperty \n property name; ( operation_status_8 ) != 7'ha && @(posedge clk_out_5) ( operation_status_8 ) != 5'bx1000  |-> data_17 == fsm_7 && cfg_13 == fsm_10 && sig_19 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "case ( result_register_10 ) \n   7'bx10x0xx : begin\n     err_3 <= clk_6\n     hw_5 <= reg_14;\n   end\n   6'b111x01 : begin\n     tx_4 <= rst_5\n     data_13 <= rst_12;\n   end\n   default : begin \n     fsm_15 = rst_1\n     data_18 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_12) ( result_register_10 ) == ( 7'bx10x0xx ) |-> err_3 == clk_6 && hw_5 == reg_14 ; endproperty \n property name; @(posedge cpu_clock_12) ( result_register_10 ) == ( 6'b111x01 ) |-> tx_4 == rst_5 && data_13 == rst_12 ; endproperty \n property name; ( result_register_10 ) != 7'bx10x0xx && @(posedge cpu_clock_12) ( result_register_10 ) != 6'b111x01  |-> fsm_15 == rst_1 && data_18 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "case ( output_register_status_7 ) \n   7'h43 : begin\n     chip_4 = clk_2\n     sig_2 = tx_12;\n   end\n   7'b1000100 : begin\n     rx_6 <= rx_20\n     clk_10 = core_5;\n   end\n   6'bx10xxx : begin\n     rx_14 <= err_13\n     chip_1 = auth_20;\n   end\n   default : begin \n     rst_14 = err_17\n     rst_13 = reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_9) ( output_register_status_7 ) == ( 7'h43 ) |-> chip_4 == clk_2 && sig_2 == tx_12 ; endproperty \n property name; @(posedge clk_enable_9) ( output_register_status_7 ) == ( 7'b1000100 ) |-> rx_6 == rx_20 && clk_10 == core_5 ; endproperty \n property name; @(posedge clk_enable_9) ( output_register_status_7 ) == ( 6'bx10xxx ) |-> rx_14 == err_13 && chip_1 == auth_20 ; endproperty \n property name; ( output_register_status_7 ) != 7'h43 && ( output_register_status_7 ) != 7'b1000100 && @(posedge clk_enable_9) ( output_register_status_7 ) != 6'bx10xxx  |-> rst_14 == err_17 && rst_13 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "case ( counter_5 ) \n   7'bx101x00 : begin\n     clk_16 = err_8\n     hw_11 = auth_5\n     tx_16 = rst_7;\n   end\n   2'h3 : begin\n     fsm_1 <= auth_15\n     cfg_13 <= err_18\n     auth_14 <= tx_5;\n   end\n   7'b0x1xx0x : begin\n     rst_9 = sig_4\n     rst_20 <= auth_8\n     sig_15 <= clk_4;\n   end\n   default : begin \n     tx_13 = clk_5\n     cfg_8 = chip_11\n     fsm_20 = cfg_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_15) ( counter_5 ) == ( 7'bx101x00 ) |-> clk_16 == err_8 && hw_11 == auth_5 && tx_16 == rst_7 ; endproperty \n property name; @(negedge clk_out_15) ( counter_5 ) == ( 2'h3 ) |-> fsm_1 == auth_15 && cfg_13 == err_18 && auth_14 == tx_5 ; endproperty \n property name; @(negedge clk_out_15) ( counter_5 ) == ( 7'b0x1xx0x ) |-> rst_9 == sig_4 && rst_20 == auth_8 && sig_15 == clk_4 ; endproperty \n property name; ( counter_5 ) != 7'bx101x00 && ( counter_5 ) != 2'h3 && @(negedge clk_out_15) ( counter_5 ) != 7'b0x1xx0x  |-> tx_13 == clk_5 && cfg_8 == chip_11 && fsm_20 == cfg_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "case ( start_signal_10 ) \n   7'bxx0xxx1 : begin\n     cfg_1 = sig_4\n     tx_10 <= chip_1;\n   end\n   5'b10x11 : begin\n     hw_3 <= auth_7\n     core_16 <= hw_6;\n   end\n   default : begin \n     rx_12 = clk_15\n     auth_14 = fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( start_signal_10 ) == ( 7'bxx0xxx1 ) |-> cfg_1 == sig_4 && tx_10 == chip_1 ; endproperty \n property name; @(posedge clk_enable_16) ( start_signal_10 ) == ( 5'b10x11 ) |-> hw_3 == auth_7 && core_16 == hw_6 ; endproperty \n property name; ( start_signal_10 ) != 7'bxx0xxx1 && @(posedge clk_enable_16) ( start_signal_10 ) != 5'b10x11  |-> rx_12 == clk_15 && auth_14 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( data_in_17 ) \n   6'b10100x : begin\n     auth_15 = fsm_20\n     chip_3 <= rst_6;\n   end\n   7'b1010x00 : begin\n     core_2 = core_12\n     core_8 <= hw_3;\n   end\n   default : begin \n     rx_20 = core_9\n     rx_2 = auth_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_20) ( data_in_17 ) == ( 6'b10100x ) |-> auth_15 == fsm_20 && chip_3 == rst_6 ; endproperty \n property name; @(posedge async_clk_20) ( data_in_17 ) == ( 7'b1010x00 ) |-> core_2 == core_12 && core_8 == hw_3 ; endproperty \n property name; ( data_in_17 ) != 6'b10100x && @(posedge async_clk_20) ( data_in_17 ) != 7'b1010x00  |-> rx_20 == core_9 && rx_2 == auth_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   5'b01001 : begin\n     cfg_3 <= cfg_4\n     clk_20 <= core_11\n     rst_15 = hw_4;\n   end\n   7'b11xx010 : begin\n     sig_18 = core_2\n     reg_18 = tx_14\n     err_4 <= reg_17;\n   end\n   7'bx0x1xxx : begin\n     data_13 = data_14\n     sig_4 <= rx_11\n     auth_20 <= core_13;\n   end\n   default : begin \n     tx_20 <= cfg_20\n     core_2 <= fsm_10\n     cfg_9 <= cfg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_11) ( input_buffer_status_3 ) == ( 5'b01001 ) |-> cfg_3 == cfg_4 && clk_20 == core_11 && rst_15 == hw_4 ; endproperty \n property name; @(posedge cpu_clock_11) ( input_buffer_status_3 ) == ( 7'b11xx010 ) |-> sig_18 == core_2 && reg_18 == tx_14 && err_4 == reg_17 ; endproperty \n property name; @(posedge cpu_clock_11) ( input_buffer_status_3 ) == ( 7'bx0x1xxx ) |-> data_13 == data_14 && sig_4 == rx_11 && auth_20 == core_13 ; endproperty \n property name; ( input_buffer_status_3 ) != 5'b01001 && ( input_buffer_status_3 ) != 7'b11xx010 && @(posedge cpu_clock_11) ( input_buffer_status_3 ) != 7'bx0x1xxx  |-> tx_20 == cfg_20 && core_2 == fsm_10 && cfg_9 == cfg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "case ( output_buffer_16 ) \n   5'bx1x01 : begin\n     auth_9 = hw_16\n     fsm_5 <= clk_1\n     tx_19 = rx_8;\n   end\n   default : begin \n     rx_4 = err_2\n     rst_13 = hw_20\n     hw_14 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_1) ( output_buffer_16 ) == ( 5'bx1x01 ) |-> auth_9 == hw_16 && fsm_5 == clk_1 && tx_19 == rx_8 ; endproperty \n property name; @(negedge clock_div_1) ( output_buffer_16 ) != 5'bx1x01  |-> rx_4 == err_2 && rst_13 == hw_20 && hw_14 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_1"
    },
    {
        "Code": "case ( flag_register_6 ) \n   7'b000x0x0 : begin\n     hw_9 <= fsm_13\n     rst_17 <= reg_2;\n   end\n   6'b1xx11x : begin\n     rst_10 <= err_5\n     auth_2 <= hw_3;\n   end\n   4'b0xx1 : begin\n     sig_7 <= err_14\n     err_15 <= sig_4;\n   end\n   default : begin \n     hw_8 <= chip_5\n     chip_2 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_1) ( flag_register_6 ) == ( 7'b000x0x0 ) |-> hw_9 == fsm_13 && rst_17 == reg_2 ; endproperty \n property name; @(negedge bus_clock_1) ( flag_register_6 ) == ( 6'b1xx11x ) |-> rst_10 == err_5 && auth_2 == hw_3 ; endproperty \n property name; @(negedge bus_clock_1) ( flag_register_6 ) == ( 4'b0xx1 ) |-> sig_7 == err_14 && err_15 == sig_4 ; endproperty \n property name; ( flag_register_6 ) != 7'b000x0x0 && ( flag_register_6 ) != 6'b1xx11x && @(negedge bus_clock_1) ( flag_register_6 ) != 4'b0xx1  |-> hw_8 == chip_5 && chip_2 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_1"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'b11xx110 : begin\n     hw_11 <= tx_16\n     rst_12 <= cfg_4;\n   end\n   3'h3 : begin\n     auth_10 = reg_3\n     chip_10 <= chip_7;\n   end\n   default : begin \n     reg_9 = chip_14\n     data_6 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_16) ( control_status_buffer_2 ) == ( 7'b11xx110 ) |-> hw_11 == tx_16 && rst_12 == cfg_4 ; endproperty \n property name; @(posedge clk_signal_16) ( control_status_buffer_2 ) == ( 3'h3 ) |-> auth_10 == reg_3 && chip_10 == chip_7 ; endproperty \n property name; ( control_status_buffer_2 ) != 7'b11xx110 && @(posedge clk_signal_16) ( control_status_buffer_2 ) != 3'h3  |-> reg_9 == chip_14 && data_6 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "case ( interrupt_control_4 ) \n   4'bx1xx : begin\n     rx_7 <= cfg_20\n     fsm_19 <= core_10\n     rx_6 <= clk_19;\n   end\n   5'b0x100 : begin\n     tx_4 = clk_18\n     reg_14 = data_18\n     auth_8 = cfg_13;\n   end\n   5'b00111 : begin\n     chip_12 = err_17\n     data_1 <= core_7\n     data_17 = cfg_3;\n   end\n   default : begin \n     tx_6 <= fsm_17\n     fsm_8 <= tx_1\n     hw_15 = rst_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_17) ( interrupt_control_4 ) == ( 4'bx1xx ) |-> rx_7 == cfg_20 && fsm_19 == core_10 && rx_6 == clk_19 ; endproperty \n property name; @(negedge core_clock_17) ( interrupt_control_4 ) == ( 5'b0x100 ) |-> tx_4 == clk_18 && reg_14 == data_18 && auth_8 == cfg_13 ; endproperty \n property name; @(negedge core_clock_17) ( interrupt_control_4 ) == ( 5'b00111 ) |-> chip_12 == err_17 && data_1 == core_7 && data_17 == cfg_3 ; endproperty \n property name; ( interrupt_control_4 ) != 4'bx1xx && ( interrupt_control_4 ) != 5'b0x100 && @(negedge core_clock_17) ( interrupt_control_4 ) != 5'b00111  |-> tx_6 == fsm_17 && fsm_8 == tx_1 && hw_15 == rst_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "case ( valid_input_1 ) \n   7'b0x1xxxx : begin\n     err_14 <= rst_11\n     clk_13 = err_11;\n   end\n   default : begin \n     tx_16 <= err_8\n     data_7 <= auth_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_3) ( valid_input_1 ) == ( 7'b0x1xxxx ) |-> err_14 == rst_11 && clk_13 == err_11 ; endproperty \n property name; @(negedge main_clk_3) ( valid_input_1 ) != 7'b0x1xxxx  |-> tx_16 == err_8 && data_7 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   5'hc : begin\n     data_17 = cfg_19\n     data_1 <= fsm_17;\n   end\n   7'b1x01xx0 : begin\n     data_5 <= data_13\n     cfg_10 <= chip_14;\n   end\n   default : begin \n     core_15 = fsm_14\n     hw_19 = chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_5) ( control_status_buffer_8 ) == ( 5'hc ) |-> data_17 == cfg_19 && data_1 == fsm_17 ; endproperty \n property name; @(negedge clock_div_5) ( control_status_buffer_8 ) == ( 7'b1x01xx0 ) |-> data_5 == data_13 && cfg_10 == chip_14 ; endproperty \n property name; ( control_status_buffer_8 ) != 5'hc && @(negedge clock_div_5) ( control_status_buffer_8 ) != 7'b1x01xx0  |-> core_15 == fsm_14 && hw_19 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_5"
    },
    {
        "Code": "case ( status_output_8 ) \n   4'b1000 : begin\n     rx_20 <= hw_5\n     reg_13 = rx_2\n     chip_11 = clk_13;\n   end\n   7'h75 : begin\n     clk_16 <= cfg_15\n     rx_15 = tx_14\n     clk_1 <= cfg_13;\n   end\n   5'h5 : begin\n     data_11 = auth_12\n     cfg_7 <= err_10\n     clk_20 = sig_18;\n   end\n   default : begin \n     cfg_1 <= sig_8\n     err_14 <= clk_17\n     chip_12 = hw_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_6) ( status_output_8 ) == ( 4'b1000 ) |-> rx_20 == hw_5 && reg_13 == rx_2 && chip_11 == clk_13 ; endproperty \n property name; @(posedge ref_clk_6) ( status_output_8 ) == ( 7'h75 ) |-> clk_16 == cfg_15 && rx_15 == tx_14 && clk_1 == cfg_13 ; endproperty \n property name; @(posedge ref_clk_6) ( status_output_8 ) == ( 5'h5 ) |-> data_11 == auth_12 && cfg_7 == err_10 && clk_20 == sig_18 ; endproperty \n property name; ( status_output_8 ) != 4'b1000 && ( status_output_8 ) != 7'h75 && @(posedge ref_clk_6) ( status_output_8 ) != 5'h5  |-> cfg_1 == sig_8 && err_14 == clk_17 && chip_12 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "case ( output_status_register_5 ) \n   4'bxx1x : begin\n     tx_12 <= fsm_6\n     tx_3 <= sig_10;\n   end\n   6'bx0xx0x : begin\n     reg_2 <= err_5\n     tx_10 <= cfg_6;\n   end\n   default : begin \n     cfg_13 = data_15\n     data_13 <= tx_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_1) ( output_status_register_5 ) == ( 4'bxx1x ) |-> tx_12 == fsm_6 && tx_3 == sig_10 ; endproperty \n property name; @(negedge main_clk_1) ( output_status_register_5 ) == ( 6'bx0xx0x ) |-> reg_2 == err_5 && tx_10 == cfg_6 ; endproperty \n property name; ( output_status_register_5 ) != 4'bxx1x && @(negedge main_clk_1) ( output_status_register_5 ) != 6'bx0xx0x  |-> cfg_13 == data_15 && data_13 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_1"
    },
    {
        "Code": "case ( data_in_2 ) \n   6'b111011 : begin\n     cfg_18 <= auth_2\n     rx_8 = sig_5;\n   end\n   default : begin \n     tx_2 <= sig_6\n     clk_2 = auth_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( data_in_2 ) == ( 6'b111011 ) |-> cfg_18 == auth_2 && rx_8 == sig_5 ; endproperty \n property name; @(posedge ref_clk_13) ( data_in_2 ) != 6'b111011  |-> tx_2 == sig_6 && clk_2 == auth_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( error_flag_10 ) \n   7'b111x11x : begin\n     reg_19 <= fsm_14\n     clk_8 <= chip_19\n     rst_6 = hw_20;\n   end\n   4'bxx0x : begin\n     core_16 <= tx_13\n     tx_4 <= chip_4\n     rx_16 <= reg_10;\n   end\n   default : begin \n     rx_20 <= sig_17\n     rst_17 <= data_12\n     sig_3 <= rst_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_7) ( error_flag_10 ) == ( 7'b111x11x ) |-> reg_19 == fsm_14 && clk_8 == chip_19 && rst_6 == hw_20 ; endproperty \n property name; @(posedge async_clk_7) ( error_flag_10 ) == ( 4'bxx0x ) |-> core_16 == tx_13 && tx_4 == chip_4 && rx_16 == reg_10 ; endproperty \n property name; ( error_flag_10 ) != 7'b111x11x && @(posedge async_clk_7) ( error_flag_10 ) != 4'bxx0x  |-> rx_20 == sig_17 && rst_17 == data_12 && sig_3 == rst_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'h77 : begin\n     hw_6 <= tx_18\n     chip_5 = sig_13\n     rst_6 <= auth_13;\n   end\n   5'b111x0 : begin\n     rx_12 = clk_18\n     data_8 = err_19\n     reg_3 <= tx_3;\n   end\n   5'h15 : begin\n     err_16 = reg_15\n     core_14 <= reg_11\n     reg_19 = tx_15;\n   end\n   default : begin \n     auth_3 = chip_1\n     hw_4 = cfg_4\n     data_12 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_1) ( status_output_buffer_4 ) == ( 7'h77 ) |-> hw_6 == tx_18 && chip_5 == sig_13 && rst_6 == auth_13 ; endproperty \n property name; @(posedge async_clk_1) ( status_output_buffer_4 ) == ( 5'b111x0 ) |-> rx_12 == clk_18 && data_8 == err_19 && reg_3 == tx_3 ; endproperty \n property name; @(posedge async_clk_1) ( status_output_buffer_4 ) == ( 5'h15 ) |-> err_16 == reg_15 && core_14 == reg_11 && reg_19 == tx_15 ; endproperty \n property name; ( status_output_buffer_4 ) != 7'h77 && ( status_output_buffer_4 ) != 5'b111x0 && @(posedge async_clk_1) ( status_output_buffer_4 ) != 5'h15  |-> auth_3 == chip_1 && hw_4 == cfg_4 && data_12 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "case ( flag_control_status_14 ) \n   7'b10xxx01 : begin\n     rx_17 <= reg_18\n     clk_16 <= clk_7\n     core_1 <= sig_12;\n   end\n   default : begin \n     cfg_12 <= reg_17\n     fsm_10 <= data_5\n     err_16 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_10) ( flag_control_status_14 ) == ( 7'b10xxx01 ) |-> rx_17 == reg_18 && clk_16 == clk_7 && core_1 == sig_12 ; endproperty \n property name; @(negedge ref_clk_10) ( flag_control_status_14 ) != 7'b10xxx01  |-> cfg_12 == reg_17 && fsm_10 == data_5 && err_16 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   reg_11 : begin\n     hw_5 = rst_11\n     data_12 = auth_13;\n   end\n   default : begin \n     rx_8 = rx_15\n     auth_5 = chip_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_6) ( output_buffer_9 ) == ( reg_11 ) |-> hw_5 == rst_11 && data_12 == auth_13 ; endproperty \n property name; @(negedge ref_clk_6) ( output_buffer_9 ) != reg_11  |-> rx_8 == rx_15 && auth_5 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   5'b10x00 : begin\n     err_7 = err_10\n     reg_1 <= core_16;\n   end\n   6'b1x1100 : begin\n     rst_11 = sig_16\n     data_10 = chip_20;\n   end\n   7'b0x1xx0x : begin\n     data_3 = cfg_13\n     tx_17 = sig_2;\n   end\n   default : begin \n     auth_1 <= reg_12\n     fsm_18 <= cfg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_16) ( input_status_register_12 ) == ( 5'b10x00 ) |-> err_7 == err_10 && reg_1 == core_16 ; endproperty \n property name; @(negedge main_clk_16) ( input_status_register_12 ) == ( 6'b1x1100 ) |-> rst_11 == sig_16 && data_10 == chip_20 ; endproperty \n property name; @(negedge main_clk_16) ( input_status_register_12 ) == ( 7'b0x1xx0x ) |-> data_3 == cfg_13 && tx_17 == sig_2 ; endproperty \n property name; ( input_status_register_12 ) != 5'b10x00 && ( input_status_register_12 ) != 6'b1x1100 && @(negedge main_clk_16) ( input_status_register_12 ) != 7'b0x1xx0x  |-> auth_1 == reg_12 && fsm_18 == cfg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'bx01xxx0 : begin\n     sig_19 <= chip_8\n     rst_14 = reg_19\n     rx_12 = fsm_5;\n   end\n   err_4 : begin\n     rx_9 <= core_10\n     fsm_13 <= rst_9\n     err_20 = reg_8;\n   end\n   default : begin \n     chip_1 = fsm_11\n     sig_15 = reg_17\n     clk_9 = auth_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_15) ( data_status_register_14 ) == ( 7'bx01xxx0 ) |-> sig_19 == chip_8 && rst_14 == reg_19 && rx_12 == fsm_5 ; endproperty \n property name; @(posedge ref_clk_15) ( data_status_register_14 ) == ( err_4 ) |-> rx_9 == core_10 && fsm_13 == rst_9 && err_20 == reg_8 ; endproperty \n property name; ( data_status_register_14 ) != 7'bx01xxx0 && @(posedge ref_clk_15) ( data_status_register_14 ) != err_4  |-> chip_1 == fsm_11 && sig_15 == reg_17 && clk_9 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "case ( address_status_5 ) \n   7'b00xxx01 : begin\n     cfg_13 = hw_14\n     cfg_7 = reg_5;\n   end\n   7'b01xxxx0 : begin\n     auth_5 = clk_7\n     rst_12 <= data_1;\n   end\n   default : begin \n     fsm_4 <= sig_11\n     rst_11 = auth_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_5) ( address_status_5 ) == ( 7'b00xxx01 ) |-> cfg_13 == hw_14 && cfg_7 == reg_5 ; endproperty \n property name; @(posedge fast_clk_5) ( address_status_5 ) == ( 7'b01xxxx0 ) |-> auth_5 == clk_7 && rst_12 == data_1 ; endproperty \n property name; ( address_status_5 ) != 7'b00xxx01 && @(posedge fast_clk_5) ( address_status_5 ) != 7'b01xxxx0  |-> fsm_4 == sig_11 && rst_11 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'b1101xxx : begin\n     rx_6 = fsm_15\n     auth_8 = hw_14\n     hw_19 = fsm_10;\n   end\n   5'bxx010 : begin\n     hw_9 <= rx_18\n     cfg_6 = tx_6\n     rx_10 = clk_19;\n   end\n   fsm_2 : begin\n     core_9 = core_4\n     reg_1 <= chip_12\n     cfg_9 = reg_17;\n   end\n   default : begin \n     err_10 <= sig_4\n     core_3 <= tx_10\n     cfg_20 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_4) ( interrupt_control_status_10 ) == ( 7'b1101xxx ) |-> rx_6 == fsm_15 && auth_8 == hw_14 && hw_19 == fsm_10 ; endproperty \n property name; @(negedge clk_osc_4) ( interrupt_control_status_10 ) == ( 5'bxx010 ) |-> hw_9 == rx_18 && cfg_6 == tx_6 && rx_10 == clk_19 ; endproperty \n property name; @(negedge clk_osc_4) ( interrupt_control_status_10 ) == ( fsm_2 ) |-> core_9 == core_4 && reg_1 == chip_12 && cfg_9 == reg_17 ; endproperty \n property name; ( interrupt_control_status_10 ) != 7'b1101xxx && ( interrupt_control_status_10 ) != 5'bxx010 && @(negedge clk_osc_4) ( interrupt_control_status_10 ) != fsm_2  |-> err_10 == sig_4 && core_3 == tx_10 && cfg_20 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "case ( interrupt_control_8 ) \n   4'b0110 : begin\n     fsm_14 = rst_20\n     chip_18 <= sig_4\n     data_3 <= rst_4;\n   end\n   6'bxxxxxx : begin\n     core_4 = auth_10\n     chip_15 <= err_14\n     hw_8 <= cfg_13;\n   end\n   default : begin \n     tx_5 <= err_11\n     tx_2 <= chip_17\n     tx_18 <= data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_4) ( interrupt_control_8 ) == ( 4'b0110 ) |-> fsm_14 == rst_20 && chip_18 == sig_4 && data_3 == rst_4 ; endproperty \n property name; @(negedge fast_clk_4) ( interrupt_control_8 ) == ( 6'bxxxxxx ) |-> core_4 == auth_10 && chip_15 == err_14 && hw_8 == cfg_13 ; endproperty \n property name; ( interrupt_control_8 ) != 4'b0110 && @(negedge fast_clk_4) ( interrupt_control_8 ) != 6'bxxxxxx  |-> tx_5 == err_11 && tx_2 == chip_17 && tx_18 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "case ( data_ready_1 ) \n   7'b100xx0x : begin\n     hw_18 = rx_4\n     auth_11 = chip_6;\n   end\n   7'b1000010 : begin\n     tx_3 <= clk_7\n     err_14 <= data_5;\n   end\n   7'h2c : begin\n     err_11 <= tx_11\n     clk_20 = chip_4;\n   end\n   default : begin \n     hw_10 = tx_1\n     chip_20 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_14) ( data_ready_1 ) == ( 7'b100xx0x ) |-> hw_18 == rx_4 && auth_11 == chip_6 ; endproperty \n property name; @(posedge sys_clk_14) ( data_ready_1 ) == ( 7'b1000010 ) |-> tx_3 == clk_7 && err_14 == data_5 ; endproperty \n property name; @(posedge sys_clk_14) ( data_ready_1 ) == ( 7'h2c ) |-> err_11 == tx_11 && clk_20 == chip_4 ; endproperty \n property name; ( data_ready_1 ) != 7'b100xx0x && ( data_ready_1 ) != 7'b1000010 && @(posedge sys_clk_14) ( data_ready_1 ) != 7'h2c  |-> hw_10 == tx_1 && chip_20 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   7'b0xx0xx0 : begin\n     rst_12 <= tx_20\n     rx_2 <= data_1;\n   end\n   default : begin \n     rx_3 <= clk_2\n     sig_3 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_11) ( status_output_buffer_12 ) == ( 7'b0xx0xx0 ) |-> rst_12 == tx_20 && rx_2 == data_1 ; endproperty \n property name; @(negedge async_clk_11) ( status_output_buffer_12 ) != 7'b0xx0xx0  |-> rx_3 == clk_2 && sig_3 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   4'bxxx0 : begin\n     fsm_1 = rst_19\n     sig_18 <= data_13\n     sig_15 = core_10;\n   end\n   default : begin \n     chip_19 = chip_11\n     err_15 = tx_12\n     tx_13 <= reg_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( data_buffer_6 ) == ( 4'bxxx0 ) |-> fsm_1 == rst_19 && sig_18 == data_13 && sig_15 == core_10 ; endproperty \n property name; @(negedge ref_clk_12) ( data_buffer_6 ) != 4'bxxx0  |-> chip_19 == chip_11 && err_15 == tx_12 && tx_13 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( control_register_status_status_13 ) \n   6'b11x1xx : begin\n     sig_9 <= reg_6\n     chip_18 <= err_9\n     data_2 <= sig_15;\n   end\n   3'b0x1 : begin\n     sig_2 <= auth_4\n     clk_8 = core_7\n     data_3 <= hw_16;\n   end\n   default : begin \n     fsm_12 = core_16\n     clk_7 <= cfg_5\n     fsm_12 = data_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_3) ( control_register_status_status_13 ) == ( 6'b11x1xx ) |-> sig_9 == reg_6 && chip_18 == err_9 && data_2 == sig_15 ; endproperty \n property name; @(posedge clock_div_3) ( control_register_status_status_13 ) == ( 3'b0x1 ) |-> sig_2 == auth_4 && clk_8 == core_7 && data_3 == hw_16 ; endproperty \n property name; ( control_register_status_status_13 ) != 6'b11x1xx && @(posedge clock_div_3) ( control_register_status_status_13 ) != 3'b0x1  |-> fsm_12 == core_16 && clk_7 == cfg_5 && fsm_12 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "case ( output_buffer_status_17 ) \n   7'bx1x0x00 : begin\n     hw_10 = data_3\n     err_4 <= chip_3\n     sig_4 = hw_15;\n   end\n   7'bx101x1x : begin\n     err_8 = reg_8\n     hw_3 = core_19\n     rx_2 = chip_5;\n   end\n   default : begin \n     sig_15 <= auth_11\n     err_12 <= tx_18\n     chip_16 <= data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_14) ( output_buffer_status_17 ) == ( 7'bx1x0x00 ) |-> hw_10 == data_3 && err_4 == chip_3 && sig_4 == hw_15 ; endproperty \n property name; @(negedge cpu_clock_14) ( output_buffer_status_17 ) == ( 7'bx101x1x ) |-> err_8 == reg_8 && hw_3 == core_19 && rx_2 == chip_5 ; endproperty \n property name; ( output_buffer_status_17 ) != 7'bx1x0x00 && @(negedge cpu_clock_14) ( output_buffer_status_17 ) != 7'bx101x1x  |-> sig_15 == auth_11 && err_12 == tx_18 && chip_16 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "case ( interrupt_flag_1 ) \n   6'b110010 : begin\n     clk_11 = sig_13\n     tx_13 <= auth_18;\n   end\n   6'bx10x1x : begin\n     cfg_7 <= rst_2\n     sig_10 <= fsm_19;\n   end\n   5'b1x1xx : begin\n     auth_12 <= data_16\n     reg_15 = auth_8;\n   end\n   default : begin \n     auth_9 = tx_19\n     auth_17 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_11) ( interrupt_flag_1 ) == ( 6'b110010 ) |-> clk_11 == sig_13 && tx_13 == auth_18 ; endproperty \n property name; @(negedge clk_osc_11) ( interrupt_flag_1 ) == ( 6'bx10x1x ) |-> cfg_7 == rst_2 && sig_10 == fsm_19 ; endproperty \n property name; @(negedge clk_osc_11) ( interrupt_flag_1 ) == ( 5'b1x1xx ) |-> auth_12 == data_16 && reg_15 == auth_8 ; endproperty \n property name; ( interrupt_flag_1 ) != 6'b110010 && ( interrupt_flag_1 ) != 6'bx10x1x && @(negedge clk_osc_11) ( interrupt_flag_1 ) != 5'b1x1xx  |-> auth_9 == tx_19 && auth_17 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   7'bxxx1x11 : begin\n     err_2 <= auth_15\n     data_1 <= tx_6\n     core_9 <= core_13;\n   end\n   7'bxxx0xx1 : begin\n     fsm_10 = rst_20\n     sig_1 = clk_18\n     chip_9 = rx_6;\n   end\n   5'hc : begin\n     rx_9 <= clk_10\n     err_9 <= err_6\n     auth_10 = sig_11;\n   end\n   default : begin \n     fsm_18 = auth_20\n     core_3 <= core_6\n     rst_16 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( data_buffer_20 ) == ( 7'bxxx1x11 ) |-> err_2 == auth_15 && data_1 == tx_6 && core_9 == core_13 ; endproperty \n property name; @(posedge sys_clk_7) ( data_buffer_20 ) == ( 7'bxxx0xx1 ) |-> fsm_10 == rst_20 && sig_1 == clk_18 && chip_9 == rx_6 ; endproperty \n property name; @(posedge sys_clk_7) ( data_buffer_20 ) == ( 5'hc ) |-> rx_9 == clk_10 && err_9 == err_6 && auth_10 == sig_11 ; endproperty \n property name; ( data_buffer_20 ) != 7'bxxx1x11 && ( data_buffer_20 ) != 7'bxxx0xx1 && @(posedge sys_clk_7) ( data_buffer_20 ) != 5'hc  |-> fsm_18 == auth_20 && core_3 == core_6 && rst_16 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( enable_6 ) \n   5'h17 : begin\n     hw_2 <= sig_1\n     cfg_3 <= cfg_6\n     hw_7 = clk_14;\n   end\n   default : begin \n     cfg_7 = clk_20\n     tx_17 <= clk_4\n     tx_7 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_9) ( enable_6 ) == ( 5'h17 ) |-> hw_2 == sig_1 && cfg_3 == cfg_6 && hw_7 == clk_14 ; endproperty \n property name; @(posedge pll_clk_9) ( enable_6 ) != 5'h17  |-> cfg_7 == clk_20 && tx_17 == clk_4 && tx_7 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "case ( enable_20 ) \n   7'b01x0110 : begin\n     clk_19 = rst_11\n     hw_14 = data_5\n     data_11 <= core_20;\n   end\n   7'b00x01x1 : begin\n     err_20 <= auth_6\n     auth_5 <= reg_1\n     core_14 = sig_20;\n   end\n   7'h7f : begin\n     auth_17 <= reg_16\n     err_7 = auth_18\n     fsm_18 <= rst_9;\n   end\n   default : begin \n     data_13 <= data_4\n     core_20 <= tx_9\n     rx_15 <= rx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_5) ( enable_20 ) == ( 7'b01x0110 ) |-> clk_19 == rst_11 && hw_14 == data_5 && data_11 == core_20 ; endproperty \n property name; @(posedge clk_signal_5) ( enable_20 ) == ( 7'b00x01x1 ) |-> err_20 == auth_6 && auth_5 == reg_1 && core_14 == sig_20 ; endproperty \n property name; @(posedge clk_signal_5) ( enable_20 ) == ( 7'h7f ) |-> auth_17 == reg_16 && err_7 == auth_18 && fsm_18 == rst_9 ; endproperty \n property name; ( enable_20 ) != 7'b01x0110 && ( enable_20 ) != 7'b00x01x1 && @(posedge clk_signal_5) ( enable_20 ) != 7'h7f  |-> data_13 == data_4 && core_20 == tx_9 && rx_15 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "case ( write_complete_10 ) \n   3'b101 : begin\n     err_14 = sig_9\n     auth_18 <= tx_20\n     cfg_15 = core_17;\n   end\n   7'b00xx0x0 : begin\n     sig_18 <= auth_9\n     fsm_10 = err_4\n     reg_4 <= tx_15;\n   end\n   5'h1e : begin\n     err_19 <= rx_5\n     rst_4 <= sig_8\n     sig_6 = data_8;\n   end\n   default : begin \n     rx_13 <= reg_11\n     chip_7 = chip_5\n     err_13 <= clk_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_20) ( write_complete_10 ) == ( 3'b101 ) |-> err_14 == sig_9 && auth_18 == tx_20 && cfg_15 == core_17 ; endproperty \n property name; @(negedge mem_clock_20) ( write_complete_10 ) == ( 7'b00xx0x0 ) |-> sig_18 == auth_9 && fsm_10 == err_4 && reg_4 == tx_15 ; endproperty \n property name; @(negedge mem_clock_20) ( write_complete_10 ) == ( 5'h1e ) |-> err_19 == rx_5 && rst_4 == sig_8 && sig_6 == data_8 ; endproperty \n property name; ( write_complete_10 ) != 3'b101 && ( write_complete_10 ) != 7'b00xx0x0 && @(negedge mem_clock_20) ( write_complete_10 ) != 5'h1e  |-> rx_13 == reg_11 && chip_7 == chip_5 && err_13 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "case ( output_data_13 ) \n   7'b0000001 : begin\n     rx_4 = data_11\n     cfg_9 <= data_5\n     clk_15 <= auth_9;\n   end\n   7'b01x00xx : begin\n     cfg_4 <= err_8\n     sig_9 <= sig_17\n     rst_17 = cfg_12;\n   end\n   6'b01xxxx : begin\n     sig_6 <= rst_20\n     reg_17 = auth_19\n     fsm_11 <= data_10;\n   end\n   default : begin \n     hw_15 = sig_4\n     chip_14 <= reg_18\n     sig_14 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_5) ( output_data_13 ) == ( 7'b0000001 ) |-> rx_4 == data_11 && cfg_9 == data_5 && clk_15 == auth_9 ; endproperty \n property name; @(posedge clk_reset_5) ( output_data_13 ) == ( 7'b01x00xx ) |-> cfg_4 == err_8 && sig_9 == sig_17 && rst_17 == cfg_12 ; endproperty \n property name; @(posedge clk_reset_5) ( output_data_13 ) == ( 6'b01xxxx ) |-> sig_6 == rst_20 && reg_17 == auth_19 && fsm_11 == data_10 ; endproperty \n property name; ( output_data_13 ) != 7'b0000001 && ( output_data_13 ) != 7'b01x00xx && @(posedge clk_reset_5) ( output_data_13 ) != 6'b01xxxx  |-> hw_15 == sig_4 && chip_14 == reg_18 && sig_14 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "case ( flag_register_19 ) \n   6'b101x1x : begin\n     tx_7 <= tx_5\n     sig_18 <= sig_9;\n   end\n   default : begin \n     hw_15 = err_8\n     reg_8 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_7) ( flag_register_19 ) == ( 6'b101x1x ) |-> tx_7 == tx_5 && sig_18 == sig_9 ; endproperty \n property name; @(posedge fast_clk_7) ( flag_register_19 ) != 6'b101x1x  |-> hw_15 == err_8 && reg_8 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_7"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   5'b011x1 : begin\n     hw_5 <= cfg_6\n     auth_18 = reg_4\n     core_18 <= reg_3;\n   end\n   5'bx10x1 : begin\n     chip_15 <= data_7\n     sig_8 = clk_10\n     core_4 = chip_9;\n   end\n   6'b110010 : begin\n     hw_12 = auth_15\n     auth_17 = reg_13\n     rst_7 <= rx_20;\n   end\n   default : begin \n     rx_4 <= data_20\n     hw_16 = auth_4\n     core_19 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_10) ( data_status_register_16 ) == ( 5'b011x1 ) |-> hw_5 == cfg_6 && auth_18 == reg_4 && core_18 == reg_3 ; endproperty \n property name; @(posedge main_clk_10) ( data_status_register_16 ) == ( 5'bx10x1 ) |-> chip_15 == data_7 && sig_8 == clk_10 && core_4 == chip_9 ; endproperty \n property name; @(posedge main_clk_10) ( data_status_register_16 ) == ( 6'b110010 ) |-> hw_12 == auth_15 && auth_17 == reg_13 && rst_7 == rx_20 ; endproperty \n property name; ( data_status_register_16 ) != 5'b011x1 && ( data_status_register_16 ) != 5'bx10x1 && @(posedge main_clk_10) ( data_status_register_16 ) != 6'b110010  |-> rx_4 == data_20 && hw_16 == auth_4 && core_19 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "case ( status_output_15 ) \n   7'b110111x : begin\n     chip_18 <= rx_17\n     data_11 <= err_8\n     fsm_17 = rst_13;\n   end\n   6'b1x1x10 : begin\n     chip_15 = clk_6\n     hw_5 <= tx_18\n     clk_19 = rst_8;\n   end\n   cfg_8 : begin\n     core_10 = fsm_5\n     rx_15 <= clk_18\n     tx_5 = clk_2;\n   end\n   default : begin \n     reg_9 = chip_8\n     cfg_3 <= reg_9\n     fsm_2 = rx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_9) ( status_output_15 ) == ( 7'b110111x ) |-> chip_18 == rx_17 && data_11 == err_8 && fsm_17 == rst_13 ; endproperty \n property name; @(negedge clk_reset_9) ( status_output_15 ) == ( 6'b1x1x10 ) |-> chip_15 == clk_6 && hw_5 == tx_18 && clk_19 == rst_8 ; endproperty \n property name; @(negedge clk_reset_9) ( status_output_15 ) == ( cfg_8 ) |-> core_10 == fsm_5 && rx_15 == clk_18 && tx_5 == clk_2 ; endproperty \n property name; ( status_output_15 ) != 7'b110111x && ( status_output_15 ) != 6'b1x1x10 && @(negedge clk_reset_9) ( status_output_15 ) != cfg_8  |-> reg_9 == chip_8 && cfg_3 == reg_9 && fsm_2 == rx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_9"
    },
    {
        "Code": "case ( address_status_12 ) \n   7'b11000xx : begin\n     clk_10 = err_5\n     chip_18 <= tx_19\n     err_20 = cfg_17;\n   end\n   4'h9 : begin\n     data_17 = clk_13\n     hw_4 <= chip_3\n     data_14 <= sig_1;\n   end\n   default : begin \n     fsm_10 = hw_1\n     data_15 <= auth_18\n     cfg_1 = tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( address_status_12 ) == ( 7'b11000xx ) |-> clk_10 == err_5 && chip_18 == tx_19 && err_20 == cfg_17 ; endproperty \n property name; @(posedge ref_clk_10) ( address_status_12 ) == ( 4'h9 ) |-> data_17 == clk_13 && hw_4 == chip_3 && data_14 == sig_1 ; endproperty \n property name; ( address_status_12 ) != 7'b11000xx && @(posedge ref_clk_10) ( address_status_12 ) != 4'h9  |-> fsm_10 == hw_1 && data_15 == auth_18 && cfg_1 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( status_buffer_7 ) \n   7'b110x0x0 : begin\n     sig_2 <= reg_20\n     err_11 = chip_6\n     reg_3 <= reg_13;\n   end\n   7'bxxx0101 : begin\n     auth_6 = rx_2\n     data_9 = sig_16\n     err_12 = sig_18;\n   end\n   7'b0101101 : begin\n     hw_17 = data_20\n     rst_9 = cfg_4\n     sig_6 = chip_3;\n   end\n   default : begin \n     rst_10 = fsm_12\n     auth_8 = sig_11\n     cfg_15 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_10) ( status_buffer_7 ) == ( 7'b110x0x0 ) |-> sig_2 == reg_20 && err_11 == chip_6 && reg_3 == reg_13 ; endproperty \n property name; @(negedge ref_clk_10) ( status_buffer_7 ) == ( 7'bxxx0101 ) |-> auth_6 == rx_2 && data_9 == sig_16 && err_12 == sig_18 ; endproperty \n property name; @(negedge ref_clk_10) ( status_buffer_7 ) == ( 7'b0101101 ) |-> hw_17 == data_20 && rst_9 == cfg_4 && sig_6 == chip_3 ; endproperty \n property name; ( status_buffer_7 ) != 7'b110x0x0 && ( status_buffer_7 ) != 7'bxxx0101 && @(negedge ref_clk_10) ( status_buffer_7 ) != 7'b0101101  |-> rst_10 == fsm_12 && auth_8 == sig_11 && cfg_15 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "case ( control_status_12 ) \n   7'bx1x1x11 : begin\n     auth_6 = chip_20\n     clk_3 <= sig_3\n     reg_4 <= tx_7;\n   end\n   default : begin \n     cfg_8 <= rx_9\n     chip_17 = reg_3\n     tx_12 = hw_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_1) ( control_status_12 ) == ( 7'bx1x1x11 ) |-> auth_6 == chip_20 && clk_3 == sig_3 && reg_4 == tx_7 ; endproperty \n property name; @(negedge clk_signal_1) ( control_status_12 ) != 7'bx1x1x11  |-> cfg_8 == rx_9 && chip_17 == reg_3 && tx_12 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "case ( busy_signal_18 ) \n   4'hd : begin\n     clk_10 = err_11\n     core_6 <= rst_17;\n   end\n   default : begin \n     clk_3 <= cfg_20\n     fsm_13 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_20) ( busy_signal_18 ) == ( 4'hd ) |-> clk_10 == err_11 && core_6 == rst_17 ; endproperty \n property name; @(negedge fast_clk_20) ( busy_signal_18 ) != 4'hd  |-> clk_3 == cfg_20 && fsm_13 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "case ( output_register_status_19 ) \n   4'b0100 : begin\n     fsm_17 = hw_20\n     reg_13 = tx_14\n     clk_2 = fsm_14;\n   end\n   3'h5 : begin\n     clk_11 <= sig_19\n     cfg_5 = tx_4\n     reg_11 <= tx_9;\n   end\n   6'b11xxxx : begin\n     fsm_2 = chip_20\n     err_2 <= reg_18\n     core_1 = chip_8;\n   end\n   default : begin \n     data_6 <= cfg_5\n     sig_9 = hw_8\n     clk_16 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( output_register_status_19 ) == ( 4'b0100 ) |-> fsm_17 == hw_20 && reg_13 == tx_14 && clk_2 == fsm_14 ; endproperty \n property name; @(posedge clk_gen_3) ( output_register_status_19 ) == ( 3'h5 ) |-> clk_11 == sig_19 && cfg_5 == tx_4 && reg_11 == tx_9 ; endproperty \n property name; @(posedge clk_gen_3) ( output_register_status_19 ) == ( 6'b11xxxx ) |-> fsm_2 == chip_20 && err_2 == reg_18 && core_1 == chip_8 ; endproperty \n property name; ( output_register_status_19 ) != 4'b0100 && ( output_register_status_19 ) != 3'h5 && @(posedge clk_gen_3) ( output_register_status_19 ) != 6'b11xxxx  |-> data_6 == cfg_5 && sig_9 == hw_8 && clk_16 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( data_status_register_status_14 ) \n   6'bx0xx00 : begin\n     cfg_8 <= clk_19\n     data_11 = rx_18;\n   end\n   default : begin \n     fsm_17 <= rst_6\n     auth_19 = rst_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( data_status_register_status_14 ) == ( 6'bx0xx00 ) |-> cfg_8 == clk_19 && data_11 == rx_18 ; endproperty \n property name; @(posedge ref_clk_10) ( data_status_register_status_14 ) != 6'bx0xx00  |-> fsm_17 == rst_6 && auth_19 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'b00101x0 : begin\n     data_2 <= reg_11\n     cfg_8 = chip_14;\n   end\n   7'h19 : begin\n     err_7 <= core_8\n     tx_7 <= cfg_14;\n   end\n   default : begin \n     rx_11 = rst_3\n     fsm_17 = tx_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_10) ( valid_input_4 ) == ( 7'b00101x0 ) |-> data_2 == reg_11 && cfg_8 == chip_14 ; endproperty \n property name; @(negedge clk_gen_10) ( valid_input_4 ) == ( 7'h19 ) |-> err_7 == core_8 && tx_7 == cfg_14 ; endproperty \n property name; ( valid_input_4 ) != 7'b00101x0 && @(negedge clk_gen_10) ( valid_input_4 ) != 7'h19  |-> rx_11 == rst_3 && fsm_17 == tx_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "case ( control_register_20 ) \n   7'b0x00100 : begin\n     tx_8 = data_7\n     clk_13 = cfg_10\n     auth_9 <= fsm_13;\n   end\n   6'bx10x1x : begin\n     cfg_5 <= clk_1\n     rx_17 <= rx_7\n     clk_3 <= fsm_2;\n   end\n   default : begin \n     rx_6 <= rx_16\n     fsm_13 <= fsm_20\n     rx_6 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_2) ( control_register_20 ) == ( 7'b0x00100 ) |-> tx_8 == data_7 && clk_13 == cfg_10 && auth_9 == fsm_13 ; endproperty \n property name; @(posedge fast_clk_2) ( control_register_20 ) == ( 6'bx10x1x ) |-> cfg_5 == clk_1 && rx_17 == rx_7 && clk_3 == fsm_2 ; endproperty \n property name; ( control_register_20 ) != 7'b0x00100 && @(posedge fast_clk_2) ( control_register_20 ) != 6'bx10x1x  |-> rx_6 == rx_16 && fsm_13 == fsm_20 && rx_6 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "case ( instruction_7 ) \n   5'h1x : begin\n     rx_9 <= tx_12\n     hw_8 <= data_19;\n   end\n   6'h1c : begin\n     fsm_4 = err_18\n     chip_14 = fsm_8;\n   end\n   default : begin \n     reg_1 <= cfg_20\n     core_12 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_3) ( instruction_7 ) == ( 5'h1x ) |-> rx_9 == tx_12 && hw_8 == data_19 ; endproperty \n property name; @(posedge core_clock_3) ( instruction_7 ) == ( 6'h1c ) |-> fsm_4 == err_18 && chip_14 == fsm_8 ; endproperty \n property name; ( instruction_7 ) != 5'h1x && @(posedge core_clock_3) ( instruction_7 ) != 6'h1c  |-> reg_1 == cfg_20 && core_12 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   7'b1000011 : begin\n     cfg_5 <= rst_6\n     core_1 <= chip_2\n     clk_13 <= auth_3;\n   end\n   default : begin \n     hw_14 <= err_5\n     sig_9 = tx_20\n     rx_20 = rst_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_20) ( input_buffer_8 ) == ( 7'b1000011 ) |-> cfg_5 == rst_6 && core_1 == chip_2 && clk_13 == auth_3 ; endproperty \n property name; @(negedge main_clk_20) ( input_buffer_8 ) != 7'b1000011  |-> hw_14 == err_5 && sig_9 == tx_20 && rx_20 == rst_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "case ( output_register_status_7 ) \n   7'b1101111 : begin\n     clk_5 <= reg_1\n     err_1 = fsm_7\n     hw_17 <= chip_8;\n   end\n   5'bx1x10 : begin\n     data_10 = auth_16\n     clk_12 <= tx_11\n     reg_14 = err_17;\n   end\n   5'b1xx11 : begin\n     auth_18 = rx_15\n     reg_13 = chip_5\n     cfg_8 <= hw_14;\n   end\n   default : begin \n     data_4 <= core_6\n     err_18 = cfg_2\n     fsm_5 = clk_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_19) ( output_register_status_7 ) == ( 7'b1101111 ) |-> clk_5 == reg_1 && err_1 == fsm_7 && hw_17 == chip_8 ; endproperty \n property name; @(posedge pll_clk_19) ( output_register_status_7 ) == ( 5'bx1x10 ) |-> data_10 == auth_16 && clk_12 == tx_11 && reg_14 == err_17 ; endproperty \n property name; @(posedge pll_clk_19) ( output_register_status_7 ) == ( 5'b1xx11 ) |-> auth_18 == rx_15 && reg_13 == chip_5 && cfg_8 == hw_14 ; endproperty \n property name; ( output_register_status_7 ) != 7'b1101111 && ( output_register_status_7 ) != 5'bx1x10 && @(posedge pll_clk_19) ( output_register_status_7 ) != 5'b1xx11  |-> data_4 == core_6 && err_18 == cfg_2 && fsm_5 == clk_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   5'bxx000 : begin\n     sig_16 <= clk_13\n     fsm_2 = fsm_6;\n   end\n   fsm_15 : begin\n     rx_5 = reg_9\n     data_14 = sig_14;\n   end\n   default : begin \n     chip_1 = cfg_6\n     auth_14 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( acknowledge_signal_20 ) == ( 5'bxx000 ) |-> sig_16 == clk_13 && fsm_2 == fsm_6 ; endproperty \n property name; @(negedge cpu_clock_1) ( acknowledge_signal_20 ) == ( fsm_15 ) |-> rx_5 == reg_9 && data_14 == sig_14 ; endproperty \n property name; ( acknowledge_signal_20 ) != 5'bxx000 && @(negedge cpu_clock_1) ( acknowledge_signal_20 ) != fsm_15  |-> chip_1 == cfg_6 && auth_14 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( error_status_10 ) \n   7'b0100xxx : begin\n     data_17 = auth_3\n     fsm_7 <= data_5\n     chip_15 = err_9;\n   end\n   7'h38 : begin\n     tx_14 <= chip_4\n     err_14 <= chip_2\n     fsm_14 <= cfg_7;\n   end\n   5'b00011 : begin\n     clk_14 = rst_7\n     reg_11 = hw_11\n     chip_14 = sig_17;\n   end\n   default : begin \n     chip_2 = clk_18\n     core_4 = rst_11\n     reg_2 <= err_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_7) ( error_status_10 ) == ( 7'b0100xxx ) |-> data_17 == auth_3 && fsm_7 == data_5 && chip_15 == err_9 ; endproperty \n property name; @(negedge clock_source_7) ( error_status_10 ) == ( 7'h38 ) |-> tx_14 == chip_4 && err_14 == chip_2 && fsm_14 == cfg_7 ; endproperty \n property name; @(negedge clock_source_7) ( error_status_10 ) == ( 5'b00011 ) |-> clk_14 == rst_7 && reg_11 == hw_11 && chip_14 == sig_17 ; endproperty \n property name; ( error_status_10 ) != 7'b0100xxx && ( error_status_10 ) != 7'h38 && @(negedge clock_source_7) ( error_status_10 ) != 5'b00011  |-> chip_2 == clk_18 && core_4 == rst_11 && reg_2 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "case ( command_word_12 ) \n   6'bx0xxx0 : begin\n     rst_18 <= clk_5\n     rst_17 <= reg_16\n     err_9 = tx_11;\n   end\n   default : begin \n     reg_8 <= err_4\n     rst_4 = tx_1\n     tx_19 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_20) ( command_word_12 ) == ( 6'bx0xxx0 ) |-> rst_18 == clk_5 && rst_17 == reg_16 && err_9 == tx_11 ; endproperty \n property name; @(negedge clk_out_20) ( command_word_12 ) != 6'bx0xxx0  |-> reg_8 == err_4 && rst_4 == tx_1 && tx_19 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   6'h22 : begin\n     cfg_13 <= reg_18\n     reg_12 <= auth_19\n     core_14 = cfg_12;\n   end\n   data_12 : begin\n     err_4 = fsm_15\n     auth_11 <= tx_15\n     hw_1 = rx_8;\n   end\n   default : begin \n     fsm_14 = hw_10\n     core_6 = reg_6\n     fsm_14 <= rst_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_16) ( interrupt_request_20 ) == ( 6'h22 ) |-> cfg_13 == reg_18 && reg_12 == auth_19 && core_14 == cfg_12 ; endproperty \n property name; @(negedge sys_clk_16) ( interrupt_request_20 ) == ( data_12 ) |-> err_4 == fsm_15 && auth_11 == tx_15 && hw_1 == rx_8 ; endproperty \n property name; ( interrupt_request_20 ) != 6'h22 && @(negedge sys_clk_16) ( interrupt_request_20 ) != data_12  |-> fsm_14 == hw_10 && core_6 == reg_6 && fsm_14 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_16"
    },
    {
        "Code": "case ( operation_status_12 ) \n   5'bx1111 : begin\n     clk_13 <= clk_12\n     hw_2 = rx_5;\n   end\n   7'b0x101xx : begin\n     core_6 <= data_2\n     auth_2 = rst_6;\n   end\n   default : begin \n     clk_8 = clk_14\n     reg_15 <= sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_2) ( operation_status_12 ) == ( 5'bx1111 ) |-> clk_13 == clk_12 && hw_2 == rx_5 ; endproperty \n property name; @(negedge core_clock_2) ( operation_status_12 ) == ( 7'b0x101xx ) |-> core_6 == data_2 && auth_2 == rst_6 ; endproperty \n property name; ( operation_status_12 ) != 5'bx1111 && @(negedge core_clock_2) ( operation_status_12 ) != 7'b0x101xx  |-> clk_8 == clk_14 && reg_15 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "case ( control_input_2 ) \n   sig_3 : begin\n     hw_14 <= cfg_19\n     rst_4 = tx_18\n     auth_3 <= chip_3;\n   end\n   4'b1x0x : begin\n     err_14 = cfg_14\n     cfg_12 <= fsm_5\n     sig_20 <= reg_4;\n   end\n   default : begin \n     tx_2 = rst_14\n     chip_11 <= sig_20\n     reg_6 <= err_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_13) ( control_input_2 ) == ( sig_3 ) |-> hw_14 == cfg_19 && rst_4 == tx_18 && auth_3 == chip_3 ; endproperty \n property name; @(posedge pll_clk_13) ( control_input_2 ) == ( 4'b1x0x ) |-> err_14 == cfg_14 && cfg_12 == fsm_5 && sig_20 == reg_4 ; endproperty \n property name; ( control_input_2 ) != sig_3 && @(posedge pll_clk_13) ( control_input_2 ) != 4'b1x0x  |-> tx_2 == rst_14 && chip_11 == sig_20 && reg_6 == err_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_13"
    },
    {
        "Code": "case ( write_complete_3 ) \n   6'bx00xxx : begin\n     rst_8 <= tx_17\n     cfg_3 = reg_8;\n   end\n   7'b0101101 : begin\n     reg_13 <= rx_1\n     chip_5 <= cfg_11;\n   end\n   default : begin \n     chip_4 = data_16\n     err_8 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_6) ( write_complete_3 ) == ( 6'bx00xxx ) |-> rst_8 == tx_17 && cfg_3 == reg_8 ; endproperty \n property name; @(negedge fast_clk_6) ( write_complete_3 ) == ( 7'b0101101 ) |-> reg_13 == rx_1 && chip_5 == cfg_11 ; endproperty \n property name; ( write_complete_3 ) != 6'bx00xxx && @(negedge fast_clk_6) ( write_complete_3 ) != 7'b0101101  |-> chip_4 == data_16 && err_8 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_6"
    },
    {
        "Code": "case ( data_status_11 ) \n   clk_1 : begin\n     err_18 <= clk_9\n     rst_2 = reg_10;\n   end\n   data_15 : begin\n     core_3 <= reg_20\n     fsm_20 <= tx_12;\n   end\n   7'bx01x10x : begin\n     err_1 = tx_17\n     cfg_9 <= rst_20;\n   end\n   default : begin \n     rx_10 <= rx_14\n     sig_17 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_9) ( data_status_11 ) == ( clk_1 ) |-> err_18 == clk_9 && rst_2 == reg_10 ; endproperty \n property name; @(negedge clock_div_9) ( data_status_11 ) == ( data_15 ) |-> core_3 == reg_20 && fsm_20 == tx_12 ; endproperty \n property name; @(negedge clock_div_9) ( data_status_11 ) == ( 7'bx01x10x ) |-> err_1 == tx_17 && cfg_9 == rst_20 ; endproperty \n property name; ( data_status_11 ) != clk_1 && ( data_status_11 ) != data_15 && @(negedge clock_div_9) ( data_status_11 ) != 7'bx01x10x  |-> rx_10 == rx_14 && sig_17 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   cfg_4 : begin\n     sig_1 = rst_16\n     core_1 = chip_4;\n   end\n   default : begin \n     sig_10 = core_11\n     reg_12 = err_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_3) ( instruction_register_11 ) == ( cfg_4 ) |-> sig_1 == rst_16 && core_1 == chip_4 ; endproperty \n property name; @(negedge core_clock_3) ( instruction_register_11 ) != cfg_4  |-> sig_10 == core_11 && reg_12 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "case ( status_control_7 ) \n   5'bx1x01 : begin\n     chip_8 = reg_18\n     err_19 = sig_14\n     core_10 = clk_15;\n   end\n   7'hx : begin\n     clk_6 = cfg_12\n     auth_13 = core_20\n     core_7 = auth_7;\n   end\n   7'bx010111 : begin\n     core_13 <= chip_3\n     sig_17 <= data_12\n     tx_20 <= data_15;\n   end\n   default : begin \n     tx_16 = auth_6\n     hw_17 <= clk_13\n     auth_18 <= cfg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_1) ( status_control_7 ) == ( 5'bx1x01 ) |-> chip_8 == reg_18 && err_19 == sig_14 && core_10 == clk_15 ; endproperty \n property name; @(negedge clock_source_1) ( status_control_7 ) == ( 7'hx ) |-> clk_6 == cfg_12 && auth_13 == core_20 && core_7 == auth_7 ; endproperty \n property name; @(negedge clock_source_1) ( status_control_7 ) == ( 7'bx010111 ) |-> core_13 == chip_3 && sig_17 == data_12 && tx_20 == data_15 ; endproperty \n property name; ( status_control_7 ) != 5'bx1x01 && ( status_control_7 ) != 7'hx && @(negedge clock_source_1) ( status_control_7 ) != 7'bx010111  |-> tx_16 == auth_6 && hw_17 == clk_13 && auth_18 == cfg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "case ( control_register_4 ) \n   err_1 : begin\n     hw_5 = auth_8\n     data_16 = rx_9\n     chip_2 <= err_16;\n   end\n   7'bxxxx01x : begin\n     fsm_11 = hw_1\n     reg_20 <= fsm_9\n     fsm_20 <= chip_3;\n   end\n   default : begin \n     hw_18 = fsm_12\n     clk_10 = tx_2\n     reg_17 = sig_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_4) ( control_register_4 ) == ( err_1 ) |-> hw_5 == auth_8 && data_16 == rx_9 && chip_2 == err_16 ; endproperty \n property name; @(posedge sys_clk_4) ( control_register_4 ) == ( 7'bxxxx01x ) |-> fsm_11 == hw_1 && reg_20 == fsm_9 && fsm_20 == chip_3 ; endproperty \n property name; ( control_register_4 ) != err_1 && @(posedge sys_clk_4) ( control_register_4 ) != 7'bxxxx01x  |-> hw_18 == fsm_12 && clk_10 == tx_2 && reg_17 == sig_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "case ( interrupt_control_14 ) \n   6'h13 : begin\n     rx_4 = fsm_10\n     auth_1 <= reg_20\n     rst_14 = tx_7;\n   end\n   6'b1xx001 : begin\n     chip_7 = clk_14\n     cfg_16 <= rst_3\n     err_12 = data_20;\n   end\n   default : begin \n     clk_10 <= rx_1\n     cfg_6 <= sig_2\n     reg_7 = core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_18) ( interrupt_control_14 ) == ( 6'h13 ) |-> rx_4 == fsm_10 && auth_1 == reg_20 && rst_14 == tx_7 ; endproperty \n property name; @(posedge clk_osc_18) ( interrupt_control_14 ) == ( 6'b1xx001 ) |-> chip_7 == clk_14 && cfg_16 == rst_3 && err_12 == data_20 ; endproperty \n property name; ( interrupt_control_14 ) != 6'h13 && @(posedge clk_osc_18) ( interrupt_control_14 ) != 6'b1xx001  |-> clk_10 == rx_1 && cfg_6 == sig_2 && reg_7 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "case ( output_control_2 ) \n   err_8 : begin\n     fsm_15 = auth_1\n     chip_20 <= tx_20\n     auth_13 <= rx_19;\n   end\n   7'b1110101 : begin\n     hw_16 <= auth_5\n     fsm_6 <= cfg_19\n     data_15 = err_12;\n   end\n   7'b0x00xxx : begin\n     hw_18 = err_10\n     clk_16 <= err_3\n     tx_7 <= rst_7;\n   end\n   default : begin \n     core_1 <= clk_15\n     tx_10 = rst_10\n     data_16 <= chip_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_8) ( output_control_2 ) == ( err_8 ) |-> fsm_15 == auth_1 && chip_20 == tx_20 && auth_13 == rx_19 ; endproperty \n property name; @(negedge core_clock_8) ( output_control_2 ) == ( 7'b1110101 ) |-> hw_16 == auth_5 && fsm_6 == cfg_19 && data_15 == err_12 ; endproperty \n property name; @(negedge core_clock_8) ( output_control_2 ) == ( 7'b0x00xxx ) |-> hw_18 == err_10 && clk_16 == err_3 && tx_7 == rst_7 ; endproperty \n property name; ( output_control_2 ) != err_8 && ( output_control_2 ) != 7'b1110101 && @(negedge core_clock_8) ( output_control_2 ) != 7'b0x00xxx  |-> core_1 == clk_15 && tx_10 == rst_10 && data_16 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "case ( control_register_status_status_10 ) \n   7'b1x11x1x : begin\n     rx_10 <= clk_18\n     cfg_15 <= cfg_11;\n   end\n   7'bx00x0x0 : begin\n     core_12 <= chip_19\n     hw_9 = rst_19;\n   end\n   default : begin \n     reg_18 <= reg_3\n     rx_15 <= tx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_16) ( control_register_status_status_10 ) == ( 7'b1x11x1x ) |-> rx_10 == clk_18 && cfg_15 == cfg_11 ; endproperty \n property name; @(negedge clk_osc_16) ( control_register_status_status_10 ) == ( 7'bx00x0x0 ) |-> core_12 == chip_19 && hw_9 == rst_19 ; endproperty \n property name; ( control_register_status_status_10 ) != 7'b1x11x1x && @(negedge clk_osc_16) ( control_register_status_status_10 ) != 7'bx00x0x0  |-> reg_18 == reg_3 && rx_15 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "case ( status_register_20 ) \n   6'b0x0x00 : begin\n     cfg_5 = reg_5\n     sig_9 = reg_14\n     reg_2 = rx_18;\n   end\n   tx_16 : begin\n     rst_12 <= chip_19\n     sig_20 <= core_8\n     chip_18 = reg_19;\n   end\n   6'bx1100x : begin\n     sig_17 = tx_16\n     rx_12 = fsm_20\n     chip_12 = data_15;\n   end\n   default : begin \n     core_7 <= core_3\n     sig_14 = rx_19\n     reg_16 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_2) ( status_register_20 ) == ( 6'b0x0x00 ) |-> cfg_5 == reg_5 && sig_9 == reg_14 && reg_2 == rx_18 ; endproperty \n property name; @(posedge clock_source_2) ( status_register_20 ) == ( tx_16 ) |-> rst_12 == chip_19 && sig_20 == core_8 && chip_18 == reg_19 ; endproperty \n property name; @(posedge clock_source_2) ( status_register_20 ) == ( 6'bx1100x ) |-> sig_17 == tx_16 && rx_12 == fsm_20 && chip_12 == data_15 ; endproperty \n property name; ( status_register_20 ) != 6'b0x0x00 && ( status_register_20 ) != tx_16 && @(posedge clock_source_2) ( status_register_20 ) != 6'bx1100x  |-> core_7 == core_3 && sig_14 == rx_19 && reg_16 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "case ( error_flag_13 ) \n   7'bx0010x1 : begin\n     reg_4 <= clk_18\n     sig_20 <= rx_8;\n   end\n   default : begin \n     chip_6 = data_6\n     err_12 <= auth_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_10) ( error_flag_13 ) == ( 7'bx0010x1 ) |-> reg_4 == clk_18 && sig_20 == rx_8 ; endproperty \n property name; @(posedge clock_div_10) ( error_flag_13 ) != 7'bx0010x1  |-> chip_6 == data_6 && err_12 == auth_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_10"
    },
    {
        "Code": "case ( valid_input_14 ) \n   7'h52 : begin\n     reg_13 = rx_17\n     rst_14 = tx_14\n     rst_20 = rst_18;\n   end\n   default : begin \n     clk_11 = hw_18\n     clk_11 = clk_4\n     cfg_5 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_14) ( valid_input_14 ) == ( 7'h52 ) |-> reg_13 == rx_17 && rst_14 == tx_14 && rst_20 == rst_18 ; endproperty \n property name; @(negedge mem_clock_14) ( valid_input_14 ) != 7'h52  |-> clk_11 == hw_18 && clk_11 == clk_4 && cfg_5 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "case ( address_status_10 ) \n   5'b0010x : begin\n     clk_17 = rst_5\n     rx_5 = err_16\n     clk_12 <= rx_20;\n   end\n   7'b0x101xx : begin\n     err_7 = hw_17\n     reg_15 = hw_7\n     clk_13 = err_9;\n   end\n   default : begin \n     core_5 <= data_14\n     rst_17 = cfg_19\n     rst_12 <= tx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_9) ( address_status_10 ) == ( 5'b0010x ) |-> clk_17 == rst_5 && rx_5 == err_16 && clk_12 == rx_20 ; endproperty \n property name; @(posedge core_clock_9) ( address_status_10 ) == ( 7'b0x101xx ) |-> err_7 == hw_17 && reg_15 == hw_7 && clk_13 == err_9 ; endproperty \n property name; ( address_status_10 ) != 5'b0010x && @(posedge core_clock_9) ( address_status_10 ) != 7'b0x101xx  |-> core_5 == data_14 && rst_17 == cfg_19 && rst_12 == tx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_9"
    },
    {
        "Code": "case ( ready_register_19 ) \n   cfg_4 : begin\n     rx_13 <= cfg_13\n     err_1 <= tx_14;\n   end\n   6'bx00110 : begin\n     chip_1 <= auth_5\n     data_14 = rst_9;\n   end\n   7'h6a : begin\n     clk_18 <= tx_1\n     core_18 <= sig_1;\n   end\n   default : begin \n     clk_10 = hw_18\n     auth_11 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_15) ( ready_register_19 ) == ( cfg_4 ) |-> rx_13 == cfg_13 && err_1 == tx_14 ; endproperty \n property name; @(posedge pll_clk_15) ( ready_register_19 ) == ( 6'bx00110 ) |-> chip_1 == auth_5 && data_14 == rst_9 ; endproperty \n property name; @(posedge pll_clk_15) ( ready_register_19 ) == ( 7'h6a ) |-> clk_18 == tx_1 && core_18 == sig_1 ; endproperty \n property name; ( ready_register_19 ) != cfg_4 && ( ready_register_19 ) != 6'bx00110 && @(posedge pll_clk_15) ( ready_register_19 ) != 7'h6a  |-> clk_10 == hw_18 && auth_11 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_15"
    },
    {
        "Code": "case ( output_data_2 ) \n   7'h27 : begin\n     cfg_7 = rx_19\n     core_18 = fsm_4;\n   end\n   6'bxx11xx : begin\n     rst_16 <= data_5\n     auth_15 = cfg_13;\n   end\n   5'b10111 : begin\n     rx_5 = hw_20\n     auth_19 <= hw_7;\n   end\n   default : begin \n     auth_4 = sig_7\n     tx_1 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( output_data_2 ) == ( 7'h27 ) |-> cfg_7 == rx_19 && core_18 == fsm_4 ; endproperty \n property name; @(posedge clk_in_2) ( output_data_2 ) == ( 6'bxx11xx ) |-> rst_16 == data_5 && auth_15 == cfg_13 ; endproperty \n property name; @(posedge clk_in_2) ( output_data_2 ) == ( 5'b10111 ) |-> rx_5 == hw_20 && auth_19 == hw_7 ; endproperty \n property name; ( output_data_2 ) != 7'h27 && ( output_data_2 ) != 6'bxx11xx && @(posedge clk_in_2) ( output_data_2 ) != 5'b10111  |-> auth_4 == sig_7 && tx_1 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( input_register_13 ) \n   6'b010000 : begin\n     auth_20 <= err_7\n     auth_13 <= auth_6\n     clk_18 = reg_6;\n   end\n   5'bxx101 : begin\n     rx_11 = data_10\n     core_13 = auth_2\n     rx_9 = clk_4;\n   end\n   7'bxx1xxx0 : begin\n     rx_2 <= rx_15\n     rx_8 <= chip_18\n     hw_4 <= fsm_20;\n   end\n   default : begin \n     core_18 = data_18\n     hw_19 <= clk_16\n     core_18 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_4) ( input_register_13 ) == ( 6'b010000 ) |-> auth_20 == err_7 && auth_13 == auth_6 && clk_18 == reg_6 ; endproperty \n property name; @(posedge mem_clock_4) ( input_register_13 ) == ( 5'bxx101 ) |-> rx_11 == data_10 && core_13 == auth_2 && rx_9 == clk_4 ; endproperty \n property name; @(posedge mem_clock_4) ( input_register_13 ) == ( 7'bxx1xxx0 ) |-> rx_2 == rx_15 && rx_8 == chip_18 && hw_4 == fsm_20 ; endproperty \n property name; ( input_register_13 ) != 6'b010000 && ( input_register_13 ) != 5'bxx101 && @(posedge mem_clock_4) ( input_register_13 ) != 7'bxx1xxx0  |-> core_18 == data_18 && hw_19 == clk_16 && core_18 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "case ( control_register_19 ) \n   7'bx00x0x0 : begin\n     sig_1 <= fsm_13\n     data_2 <= clk_13;\n   end\n   7'h42 : begin\n     tx_17 <= reg_5\n     chip_12 = rx_5;\n   end\n   core_15 : begin\n     data_8 = clk_11\n     fsm_14 <= sig_12;\n   end\n   default : begin \n     rx_17 <= rst_2\n     fsm_11 <= reg_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_17) ( control_register_19 ) == ( 7'bx00x0x0 ) |-> sig_1 == fsm_13 && data_2 == clk_13 ; endproperty \n property name; @(negedge clock_ctrl_17) ( control_register_19 ) == ( 7'h42 ) |-> tx_17 == reg_5 && chip_12 == rx_5 ; endproperty \n property name; @(negedge clock_ctrl_17) ( control_register_19 ) == ( core_15 ) |-> data_8 == clk_11 && fsm_14 == sig_12 ; endproperty \n property name; ( control_register_19 ) != 7'bx00x0x0 && ( control_register_19 ) != 7'h42 && @(negedge clock_ctrl_17) ( control_register_19 ) != core_15  |-> rx_17 == rst_2 && fsm_11 == reg_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "case ( status_register_19 ) \n   7'bx101x11 : begin\n     chip_8 <= err_12\n     data_3 <= hw_10;\n   end\n   default : begin \n     fsm_2 = auth_4\n     core_8 = reg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_11) ( status_register_19 ) == ( 7'bx101x11 ) |-> chip_8 == err_12 && data_3 == hw_10 ; endproperty \n property name; @(negedge clock_ctrl_11) ( status_register_19 ) != 7'bx101x11  |-> fsm_2 == auth_4 && core_8 == reg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'b10x0x10 : begin\n     rst_15 = chip_2\n     fsm_18 = tx_12;\n   end\n   7'b1xxx1xx : begin\n     cfg_17 <= rx_12\n     rst_16 = chip_5;\n   end\n   7'b0xx0xx0 : begin\n     cfg_11 = hw_9\n     rx_13 <= rst_7;\n   end\n   default : begin \n     cfg_13 = err_1\n     chip_18 <= reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_10) ( control_data_18 ) == ( 7'b10x0x10 ) |-> rst_15 == chip_2 && fsm_18 == tx_12 ; endproperty \n property name; @(negedge clock_ctrl_10) ( control_data_18 ) == ( 7'b1xxx1xx ) |-> cfg_17 == rx_12 && rst_16 == chip_5 ; endproperty \n property name; @(negedge clock_ctrl_10) ( control_data_18 ) == ( 7'b0xx0xx0 ) |-> cfg_11 == hw_9 && rx_13 == rst_7 ; endproperty \n property name; ( control_data_18 ) != 7'b10x0x10 && ( control_data_18 ) != 7'b1xxx1xx && @(negedge clock_ctrl_10) ( control_data_18 ) != 7'b0xx0xx0  |-> cfg_13 == err_1 && chip_18 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "case ( interrupt_control_5 ) \n   7'b1001011 : begin\n     clk_2 = cfg_9\n     clk_17 <= data_4\n     data_1 <= rst_3;\n   end\n   7'hf : begin\n     data_7 = reg_6\n     sig_15 <= reg_3\n     auth_3 <= tx_2;\n   end\n   7'h47 : begin\n     sig_5 = auth_17\n     rst_13 = auth_1\n     hw_1 = err_1;\n   end\n   default : begin \n     fsm_18 = core_10\n     chip_6 <= err_5\n     rst_19 <= fsm_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_9) ( interrupt_control_5 ) == ( 7'b1001011 ) |-> clk_2 == cfg_9 && clk_17 == data_4 && data_1 == rst_3 ; endproperty \n property name; @(negedge ref_clk_9) ( interrupt_control_5 ) == ( 7'hf ) |-> data_7 == reg_6 && sig_15 == reg_3 && auth_3 == tx_2 ; endproperty \n property name; @(negedge ref_clk_9) ( interrupt_control_5 ) == ( 7'h47 ) |-> sig_5 == auth_17 && rst_13 == auth_1 && hw_1 == err_1 ; endproperty \n property name; ( interrupt_control_5 ) != 7'b1001011 && ( interrupt_control_5 ) != 7'hf && @(negedge ref_clk_9) ( interrupt_control_5 ) != 7'h47  |-> fsm_18 == core_10 && chip_6 == err_5 && rst_19 == fsm_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "case ( read_enable_3 ) \n   3'b100 : begin\n     rst_19 <= chip_9\n     reg_1 = rst_15\n     sig_9 <= rx_4;\n   end\n   4'hc : begin\n     hw_11 <= hw_7\n     err_6 = reg_16\n     hw_17 <= cfg_19;\n   end\n   default : begin \n     chip_16 <= err_20\n     cfg_9 <= chip_7\n     core_9 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_5) ( read_enable_3 ) == ( 3'b100 ) |-> rst_19 == chip_9 && reg_1 == rst_15 && sig_9 == rx_4 ; endproperty \n property name; @(posedge clock_source_5) ( read_enable_3 ) == ( 4'hc ) |-> hw_11 == hw_7 && err_6 == reg_16 && hw_17 == cfg_19 ; endproperty \n property name; ( read_enable_3 ) != 3'b100 && @(posedge clock_source_5) ( read_enable_3 ) != 4'hc  |-> chip_16 == err_20 && cfg_9 == chip_7 && core_9 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_5"
    },
    {
        "Code": "case ( command_word_13 ) \n   7'h1b : begin\n     sig_17 <= rx_2\n     chip_6 = auth_15;\n   end\n   6'b001011 : begin\n     sig_14 <= rx_19\n     cfg_14 <= cfg_1;\n   end\n   7'b0x00x10 : begin\n     sig_11 = hw_18\n     reg_10 = core_4;\n   end\n   default : begin \n     auth_6 <= sig_9\n     rst_2 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_4) ( command_word_13 ) == ( 7'h1b ) |-> sig_17 == rx_2 && chip_6 == auth_15 ; endproperty \n property name; @(negedge async_clk_4) ( command_word_13 ) == ( 6'b001011 ) |-> sig_14 == rx_19 && cfg_14 == cfg_1 ; endproperty \n property name; @(negedge async_clk_4) ( command_word_13 ) == ( 7'b0x00x10 ) |-> sig_11 == hw_18 && reg_10 == core_4 ; endproperty \n property name; ( command_word_13 ) != 7'h1b && ( command_word_13 ) != 6'b001011 && @(negedge async_clk_4) ( command_word_13 ) != 7'b0x00x10  |-> auth_6 == sig_9 && rst_2 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_4"
    },
    {
        "Code": "case ( flag_control_3 ) \n   7'bxx1xx1x : begin\n     core_12 <= auth_7\n     cfg_18 <= hw_19\n     reg_16 <= core_10;\n   end\n   default : begin \n     auth_5 = reg_15\n     rx_2 = hw_4\n     err_10 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_15) ( flag_control_3 ) == ( 7'bxx1xx1x ) |-> core_12 == auth_7 && cfg_18 == hw_19 && reg_16 == core_10 ; endproperty \n property name; @(posedge ref_clk_15) ( flag_control_3 ) != 7'bxx1xx1x  |-> auth_5 == reg_15 && rx_2 == hw_4 && err_10 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "case ( flag_status_3 ) \n   7'h4c : begin\n     rst_10 = clk_5\n     fsm_12 <= tx_6\n     core_11 = reg_15;\n   end\n   7'bxxx1101 : begin\n     cfg_20 <= hw_5\n     core_8 <= rx_11\n     auth_1 <= fsm_7;\n   end\n   default : begin \n     cfg_13 = fsm_14\n     reg_14 = cfg_17\n     reg_17 <= core_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_20) ( flag_status_3 ) == ( 7'h4c ) |-> rst_10 == clk_5 && fsm_12 == tx_6 && core_11 == reg_15 ; endproperty \n property name; @(posedge async_clk_20) ( flag_status_3 ) == ( 7'bxxx1101 ) |-> cfg_20 == hw_5 && core_8 == rx_11 && auth_1 == fsm_7 ; endproperty \n property name; ( flag_status_3 ) != 7'h4c && @(posedge async_clk_20) ( flag_status_3 ) != 7'bxxx1101  |-> cfg_13 == fsm_14 && reg_14 == cfg_17 && reg_17 == core_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "case ( instruction_8 ) \n   7'b01101x0 : begin\n     rx_4 = err_1\n     cfg_15 = core_5\n     data_17 <= chip_9;\n   end\n   default : begin \n     clk_6 <= rst_7\n     cfg_4 <= clk_19\n     err_1 = data_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_8) ( instruction_8 ) == ( 7'b01101x0 ) |-> rx_4 == err_1 && cfg_15 == core_5 && data_17 == chip_9 ; endproperty \n property name; @(posedge clk_signal_8) ( instruction_8 ) != 7'b01101x0  |-> clk_6 == rst_7 && cfg_4 == clk_19 && err_1 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "case ( operation_code_10 ) \n   6'b0xxxxx : begin\n     cfg_12 <= cfg_8\n     core_4 <= err_9\n     err_2 = auth_17;\n   end\n   7'h5d : begin\n     tx_5 = auth_11\n     err_6 <= clk_4\n     hw_13 <= hw_7;\n   end\n   5'h2 : begin\n     sig_16 = err_12\n     auth_3 = err_19\n     rst_11 = data_5;\n   end\n   default : begin \n     fsm_5 = reg_15\n     rx_10 <= sig_8\n     sig_12 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_18) ( operation_code_10 ) == ( 6'b0xxxxx ) |-> cfg_12 == cfg_8 && core_4 == err_9 && err_2 == auth_17 ; endproperty \n property name; @(negedge fast_clk_18) ( operation_code_10 ) == ( 7'h5d ) |-> tx_5 == auth_11 && err_6 == clk_4 && hw_13 == hw_7 ; endproperty \n property name; @(negedge fast_clk_18) ( operation_code_10 ) == ( 5'h2 ) |-> sig_16 == err_12 && auth_3 == err_19 && rst_11 == data_5 ; endproperty \n property name; ( operation_code_10 ) != 6'b0xxxxx && ( operation_code_10 ) != 7'h5d && @(negedge fast_clk_18) ( operation_code_10 ) != 5'h2  |-> fsm_5 == reg_15 && rx_10 == sig_8 && sig_12 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "case ( data_in_12 ) \n   7'h25 : begin\n     tx_12 = rx_14\n     err_20 = sig_2\n     auth_18 <= cfg_4;\n   end\n   6'b001x10 : begin\n     sig_20 = chip_15\n     auth_16 <= core_20\n     sig_12 <= sig_11;\n   end\n   5'b1111x : begin\n     auth_8 = core_10\n     err_10 = fsm_2\n     core_19 <= clk_17;\n   end\n   default : begin \n     cfg_1 <= sig_10\n     fsm_6 = chip_5\n     data_6 <= rx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_14) ( data_in_12 ) == ( 7'h25 ) |-> tx_12 == rx_14 && err_20 == sig_2 && auth_18 == cfg_4 ; endproperty \n property name; @(negedge clk_enable_14) ( data_in_12 ) == ( 6'b001x10 ) |-> sig_20 == chip_15 && auth_16 == core_20 && sig_12 == sig_11 ; endproperty \n property name; @(negedge clk_enable_14) ( data_in_12 ) == ( 5'b1111x ) |-> auth_8 == core_10 && err_10 == fsm_2 && core_19 == clk_17 ; endproperty \n property name; ( data_in_12 ) != 7'h25 && ( data_in_12 ) != 6'b001x10 && @(negedge clk_enable_14) ( data_in_12 ) != 5'b1111x  |-> cfg_1 == sig_10 && fsm_6 == chip_5 && data_6 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "case ( busy_signal_4 ) \n   4'b1111 : begin\n     hw_15 = chip_15\n     cfg_16 = fsm_3\n     clk_9 = hw_5;\n   end\n   default : begin \n     hw_13 <= fsm_17\n     rx_16 <= tx_13\n     rst_16 = rx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_14) ( busy_signal_4 ) == ( 4'b1111 ) |-> hw_15 == chip_15 && cfg_16 == fsm_3 && clk_9 == hw_5 ; endproperty \n property name; @(posedge clk_out_14) ( busy_signal_4 ) != 4'b1111  |-> hw_13 == fsm_17 && rx_16 == tx_13 && rst_16 == rx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "case ( input_register_16 ) \n   5'b1111x : begin\n     hw_6 = tx_19\n     clk_12 = cfg_12\n     data_14 = data_16;\n   end\n   default : begin \n     fsm_1 <= data_10\n     chip_7 <= chip_20\n     fsm_10 = auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( input_register_16 ) == ( 5'b1111x ) |-> hw_6 == tx_19 && clk_12 == cfg_12 && data_14 == data_16 ; endproperty \n property name; @(posedge clock_ctrl_3) ( input_register_16 ) != 5'b1111x  |-> fsm_1 == data_10 && chip_7 == chip_20 && fsm_10 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( control_register_1 ) \n   7'bx100110 : begin\n     cfg_14 = tx_7\n     cfg_17 = chip_17;\n   end\n   default : begin \n     hw_11 <= rx_3\n     data_15 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_15) ( control_register_1 ) == ( 7'bx100110 ) |-> cfg_14 == tx_7 && cfg_17 == chip_17 ; endproperty \n property name; @(negedge clk_out_15) ( control_register_1 ) != 7'bx100110  |-> hw_11 == rx_3 && data_15 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "case ( control_flag_4 ) \n   6'bx10111 : begin\n     sig_3 <= rst_17\n     auth_2 = fsm_4;\n   end\n   6'b011111 : begin\n     data_10 <= err_4\n     hw_1 <= sig_7;\n   end\n   default : begin \n     clk_2 = rst_6\n     core_6 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( control_flag_4 ) == ( 6'bx10111 ) |-> sig_3 == rst_17 && auth_2 == fsm_4 ; endproperty \n property name; @(negedge pll_clk_6) ( control_flag_4 ) == ( 6'b011111 ) |-> data_10 == err_4 && hw_1 == sig_7 ; endproperty \n property name; ( control_flag_4 ) != 6'bx10111 && @(negedge pll_clk_6) ( control_flag_4 ) != 6'b011111  |-> clk_2 == rst_6 && core_6 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( data_status_register_status_2 ) \n   err_1 : begin\n     rst_4 = reg_12\n     sig_10 = sig_20;\n   end\n   default : begin \n     reg_13 <= data_18\n     fsm_1 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( data_status_register_status_2 ) == ( err_1 ) |-> rst_4 == reg_12 && sig_10 == sig_20 ; endproperty \n property name; @(negedge clock_source_3) ( data_status_register_status_2 ) != err_1  |-> reg_13 == data_18 && fsm_1 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   5'b11111 : begin\n     cfg_16 <= rst_16\n     auth_18 = reg_7;\n   end\n   6'h17 : begin\n     chip_18 <= cfg_6\n     cfg_7 = hw_16;\n   end\n   6'b0x1xxx : begin\n     chip_20 = tx_7\n     err_3 = cfg_9;\n   end\n   default : begin \n     hw_14 = sig_14\n     fsm_5 <= fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( busy_signal_7 ) == ( 5'b11111 ) |-> cfg_16 == rst_16 && auth_18 == reg_7 ; endproperty \n property name; @(posedge bus_clock_5) ( busy_signal_7 ) == ( 6'h17 ) |-> chip_18 == cfg_6 && cfg_7 == hw_16 ; endproperty \n property name; @(posedge bus_clock_5) ( busy_signal_7 ) == ( 6'b0x1xxx ) |-> chip_20 == tx_7 && err_3 == cfg_9 ; endproperty \n property name; ( busy_signal_7 ) != 5'b11111 && ( busy_signal_7 ) != 6'h17 && @(posedge bus_clock_5) ( busy_signal_7 ) != 6'b0x1xxx  |-> hw_14 == sig_14 && fsm_5 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( control_valid_12 ) \n   7'b01x1xxx : begin\n     hw_4 = sig_4\n     rst_14 = data_4;\n   end\n   6'b100xx1 : begin\n     hw_15 = fsm_8\n     reg_7 = core_14;\n   end\n   default : begin \n     data_10 <= fsm_9\n     sig_10 = hw_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( control_valid_12 ) == ( 7'b01x1xxx ) |-> hw_4 == sig_4 && rst_14 == data_4 ; endproperty \n property name; @(negedge async_clk_6) ( control_valid_12 ) == ( 6'b100xx1 ) |-> hw_15 == fsm_8 && reg_7 == core_14 ; endproperty \n property name; ( control_valid_12 ) != 7'b01x1xxx && @(negedge async_clk_6) ( control_valid_12 ) != 6'b100xx1  |-> data_10 == fsm_9 && sig_10 == hw_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( read_enable_14 ) \n   5'b11x0x : begin\n     tx_15 <= reg_8\n     auth_13 = err_15;\n   end\n   4'b1111 : begin\n     core_10 <= rst_8\n     err_20 = auth_4;\n   end\n   default : begin \n     chip_12 = fsm_5\n     reg_12 = err_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_15) ( read_enable_14 ) == ( 5'b11x0x ) |-> tx_15 == reg_8 && auth_13 == err_15 ; endproperty \n property name; @(negedge mem_clock_15) ( read_enable_14 ) == ( 4'b1111 ) |-> core_10 == rst_8 && err_20 == auth_4 ; endproperty \n property name; ( read_enable_14 ) != 5'b11x0x && @(negedge mem_clock_15) ( read_enable_14 ) != 4'b1111  |-> chip_12 == fsm_5 && reg_12 == err_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "case ( data_register_3 ) \n   7'bx101xxx : begin\n     data_3 = auth_7\n     auth_1 <= data_15\n     auth_19 <= err_17;\n   end\n   default : begin \n     hw_7 = chip_11\n     core_5 = clk_6\n     fsm_20 <= core_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_13) ( data_register_3 ) == ( 7'bx101xxx ) |-> data_3 == auth_7 && auth_1 == data_15 && auth_19 == err_17 ; endproperty \n property name; @(posedge ref_clk_13) ( data_register_3 ) != 7'bx101xxx  |-> hw_7 == chip_11 && core_5 == clk_6 && fsm_20 == core_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "case ( interrupt_control_10 ) \n   6'b0x1011 : begin\n     err_5 = sig_4\n     hw_2 <= rst_12\n     hw_5 = cfg_9;\n   end\n   7'h58 : begin\n     data_14 <= err_13\n     rst_5 = rx_7\n     chip_8 <= auth_7;\n   end\n   default : begin \n     err_18 <= auth_10\n     chip_3 <= tx_13\n     sig_16 = chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_13) ( interrupt_control_10 ) == ( 6'b0x1011 ) |-> err_5 == sig_4 && hw_2 == rst_12 && hw_5 == cfg_9 ; endproperty \n property name; @(posedge clk_osc_13) ( interrupt_control_10 ) == ( 7'h58 ) |-> data_14 == err_13 && rst_5 == rx_7 && chip_8 == auth_7 ; endproperty \n property name; ( interrupt_control_10 ) != 6'b0x1011 && @(posedge clk_osc_13) ( interrupt_control_10 ) != 7'h58  |-> err_18 == auth_10 && chip_3 == tx_13 && sig_16 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   4'hf : begin\n     chip_2 = core_3\n     rst_20 <= data_17;\n   end\n   6'b10010x : begin\n     cfg_2 = chip_12\n     clk_18 <= reg_14;\n   end\n   5'bx1x01 : begin\n     chip_3 = rx_11\n     rst_1 = cfg_15;\n   end\n   default : begin \n     sig_7 = rx_15\n     err_19 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_15) ( control_buffer_19 ) == ( 4'hf ) |-> chip_2 == core_3 && rst_20 == data_17 ; endproperty \n property name; @(negedge async_clk_15) ( control_buffer_19 ) == ( 6'b10010x ) |-> cfg_2 == chip_12 && clk_18 == reg_14 ; endproperty \n property name; @(negedge async_clk_15) ( control_buffer_19 ) == ( 5'bx1x01 ) |-> chip_3 == rx_11 && rst_1 == cfg_15 ; endproperty \n property name; ( control_buffer_19 ) != 4'hf && ( control_buffer_19 ) != 6'b10010x && @(negedge async_clk_15) ( control_buffer_19 ) != 5'bx1x01  |-> sig_7 == rx_15 && err_19 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "case ( control_status_5 ) \n   5'bx0000 : begin\n     err_16 <= data_4\n     cfg_3 <= core_8\n     core_5 <= auth_15;\n   end\n   default : begin \n     fsm_13 <= sig_6\n     cfg_14 <= cfg_12\n     auth_8 <= sig_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_8) ( control_status_5 ) == ( 5'bx0000 ) |-> err_16 == data_4 && cfg_3 == core_8 && core_5 == auth_15 ; endproperty \n property name; @(posedge clk_reset_8) ( control_status_5 ) != 5'bx0000  |-> fsm_13 == sig_6 && cfg_14 == cfg_12 && auth_8 == sig_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "case ( interrupt_enable_16 ) \n   7'b11xx110 : begin\n     hw_16 <= rx_11\n     core_13 = auth_5;\n   end\n   5'bx1x01 : begin\n     err_16 <= rx_3\n     chip_4 = clk_5;\n   end\n   default : begin \n     fsm_14 = cfg_9\n     chip_17 <= cfg_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_18) ( interrupt_enable_16 ) == ( 7'b11xx110 ) |-> hw_16 == rx_11 && core_13 == auth_5 ; endproperty \n property name; @(posedge clock_div_18) ( interrupt_enable_16 ) == ( 5'bx1x01 ) |-> err_16 == rx_3 && chip_4 == clk_5 ; endproperty \n property name; ( interrupt_enable_16 ) != 7'b11xx110 && @(posedge clock_div_18) ( interrupt_enable_16 ) != 5'bx1x01  |-> fsm_14 == cfg_9 && chip_17 == cfg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "case ( start_address_13 ) \n   7'h25 : begin\n     rx_6 <= core_16\n     chip_14 = tx_17\n     reg_14 = rst_9;\n   end\n   6'b111110 : begin\n     rst_1 <= auth_7\n     hw_17 = cfg_1\n     sig_13 <= reg_7;\n   end\n   default : begin \n     auth_2 = clk_14\n     data_10 = clk_12\n     clk_8 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( start_address_13 ) == ( 7'h25 ) |-> rx_6 == core_16 && chip_14 == tx_17 && reg_14 == rst_9 ; endproperty \n property name; @(posedge pll_clk_8) ( start_address_13 ) == ( 6'b111110 ) |-> rst_1 == auth_7 && hw_17 == cfg_1 && sig_13 == reg_7 ; endproperty \n property name; ( start_address_13 ) != 7'h25 && @(posedge pll_clk_8) ( start_address_13 ) != 6'b111110  |-> auth_2 == clk_14 && data_10 == clk_12 && clk_8 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( transfer_complete_14 ) \n   7'bx1x1x0x : begin\n     sig_10 = rst_17\n     cfg_1 = sig_14;\n   end\n   default : begin \n     err_9 <= data_1\n     clk_19 <= fsm_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_5) ( transfer_complete_14 ) == ( 7'bx1x1x0x ) |-> sig_10 == rst_17 && cfg_1 == sig_14 ; endproperty \n property name; @(posedge bus_clock_5) ( transfer_complete_14 ) != 7'bx1x1x0x  |-> err_9 == data_1 && clk_19 == fsm_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "case ( data_status_15 ) \n   4'bx0xx : begin\n     chip_1 = rst_8\n     data_10 = sig_8\n     reg_15 <= tx_4;\n   end\n   6'h1e : begin\n     tx_20 = core_16\n     data_6 = rx_3\n     rst_17 <= data_19;\n   end\n   default : begin \n     auth_1 = tx_9\n     core_13 <= hw_4\n     err_11 <= cfg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_7) ( data_status_15 ) == ( 4'bx0xx ) |-> chip_1 == rst_8 && data_10 == sig_8 && reg_15 == tx_4 ; endproperty \n property name; @(negedge clock_div_7) ( data_status_15 ) == ( 6'h1e ) |-> tx_20 == core_16 && data_6 == rx_3 && rst_17 == data_19 ; endproperty \n property name; ( data_status_15 ) != 4'bx0xx && @(negedge clock_div_7) ( data_status_15 ) != 6'h1e  |-> auth_1 == tx_9 && core_13 == hw_4 && err_11 == cfg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   3'b001 : begin\n     core_12 <= chip_5\n     fsm_1 = rx_10\n     data_19 = fsm_5;\n   end\n   default : begin \n     rx_1 = rx_17\n     hw_4 <= core_15\n     reg_3 <= rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_17) ( status_output_buffer_9 ) == ( 3'b001 ) |-> core_12 == chip_5 && fsm_1 == rx_10 && data_19 == fsm_5 ; endproperty \n property name; @(negedge sys_clk_17) ( status_output_buffer_9 ) != 3'b001  |-> rx_1 == rx_17 && hw_4 == core_15 && reg_3 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_17"
    },
    {
        "Code": "case ( error_status_1 ) \n   5'bx10x1 : begin\n     tx_6 = sig_20\n     err_14 = rx_13;\n   end\n   7'h3f : begin\n     auth_18 <= core_17\n     err_18 = sig_19;\n   end\n   default : begin \n     data_9 = rx_3\n     tx_20 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_10) ( error_status_1 ) == ( 5'bx10x1 ) |-> tx_6 == sig_20 && err_14 == rx_13 ; endproperty \n property name; @(negedge cpu_clock_10) ( error_status_1 ) == ( 7'h3f ) |-> auth_18 == core_17 && err_18 == sig_19 ; endproperty \n property name; ( error_status_1 ) != 5'bx10x1 && @(negedge cpu_clock_10) ( error_status_1 ) != 7'h3f  |-> data_9 == rx_3 && tx_20 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_10"
    },
    {
        "Code": "case ( input_status_4 ) \n   7'hxx : begin\n     clk_19 = reg_20\n     reg_12 = cfg_11\n     data_11 = clk_18;\n   end\n   7'b1110x0x : begin\n     cfg_10 = clk_5\n     fsm_17 <= clk_2\n     auth_5 = tx_14;\n   end\n   7'bx010111 : begin\n     auth_3 <= rx_6\n     tx_10 = tx_12\n     sig_12 <= core_6;\n   end\n   default : begin \n     cfg_17 <= hw_2\n     data_19 = data_17\n     data_2 <= sig_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_16) ( input_status_4 ) == ( 7'hxx ) |-> clk_19 == reg_20 && reg_12 == cfg_11 && data_11 == clk_18 ; endproperty \n property name; @(negedge bus_clock_16) ( input_status_4 ) == ( 7'b1110x0x ) |-> cfg_10 == clk_5 && fsm_17 == clk_2 && auth_5 == tx_14 ; endproperty \n property name; @(negedge bus_clock_16) ( input_status_4 ) == ( 7'bx010111 ) |-> auth_3 == rx_6 && tx_10 == tx_12 && sig_12 == core_6 ; endproperty \n property name; ( input_status_4 ) != 7'hxx && ( input_status_4 ) != 7'b1110x0x && @(negedge bus_clock_16) ( input_status_4 ) != 7'bx010111  |-> cfg_17 == hw_2 && data_19 == data_17 && data_2 == sig_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'bx11x01x : begin\n     data_9 <= fsm_8\n     rst_8 = err_13\n     cfg_12 = clk_17;\n   end\n   6'b100xx1 : begin\n     core_8 <= err_16\n     hw_20 = sig_18\n     core_11 = core_9;\n   end\n   6'b00xxx1 : begin\n     clk_4 = auth_12\n     data_12 = sig_10\n     rx_12 <= auth_18;\n   end\n   default : begin \n     clk_17 <= hw_8\n     clk_19 = hw_12\n     clk_20 <= chip_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_17) ( data_status_register_status_6 ) == ( 7'bx11x01x ) |-> data_9 == fsm_8 && rst_8 == err_13 && cfg_12 == clk_17 ; endproperty \n property name; @(posedge cpu_clock_17) ( data_status_register_status_6 ) == ( 6'b100xx1 ) |-> core_8 == err_16 && hw_20 == sig_18 && core_11 == core_9 ; endproperty \n property name; @(posedge cpu_clock_17) ( data_status_register_status_6 ) == ( 6'b00xxx1 ) |-> clk_4 == auth_12 && data_12 == sig_10 && rx_12 == auth_18 ; endproperty \n property name; ( data_status_register_status_6 ) != 7'bx11x01x && ( data_status_register_status_6 ) != 6'b100xx1 && @(posedge cpu_clock_17) ( data_status_register_status_6 ) != 6'b00xxx1  |-> clk_17 == hw_8 && clk_19 == hw_12 && clk_20 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "case ( data_status_20 ) \n   4'b1000 : begin\n     tx_5 = core_5\n     chip_20 <= hw_10;\n   end\n   6'bx10x01 : begin\n     core_9 = rst_4\n     sig_12 <= reg_7;\n   end\n   5'bx01x0 : begin\n     core_7 = hw_9\n     hw_12 <= cfg_10;\n   end\n   default : begin \n     auth_6 = cfg_4\n     hw_20 <= fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_8) ( data_status_20 ) == ( 4'b1000 ) |-> tx_5 == core_5 && chip_20 == hw_10 ; endproperty \n property name; @(posedge clk_signal_8) ( data_status_20 ) == ( 6'bx10x01 ) |-> core_9 == rst_4 && sig_12 == reg_7 ; endproperty \n property name; @(posedge clk_signal_8) ( data_status_20 ) == ( 5'bx01x0 ) |-> core_7 == hw_9 && hw_12 == cfg_10 ; endproperty \n property name; ( data_status_20 ) != 4'b1000 && ( data_status_20 ) != 6'bx10x01 && @(posedge clk_signal_8) ( data_status_20 ) != 5'bx01x0  |-> auth_6 == cfg_4 && hw_20 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "case ( counter_10 ) \n   2'h2 : begin\n     cfg_8 = hw_12\n     fsm_20 = chip_2;\n   end\n   rx_14 : begin\n     err_1 <= rst_4\n     err_7 <= sig_11;\n   end\n   7'h74 : begin\n     core_7 = chip_12\n     auth_2 <= data_2;\n   end\n   default : begin \n     reg_2 = core_7\n     reg_18 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_19) ( counter_10 ) == ( 2'h2 ) |-> cfg_8 == hw_12 && fsm_20 == chip_2 ; endproperty \n property name; @(posedge clk_signal_19) ( counter_10 ) == ( rx_14 ) |-> err_1 == rst_4 && err_7 == sig_11 ; endproperty \n property name; @(posedge clk_signal_19) ( counter_10 ) == ( 7'h74 ) |-> core_7 == chip_12 && auth_2 == data_2 ; endproperty \n property name; ( counter_10 ) != 2'h2 && ( counter_10 ) != rx_14 && @(posedge clk_signal_19) ( counter_10 ) != 7'h74  |-> reg_2 == core_7 && reg_18 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "case ( status_register_buffer_9 ) \n   6'h32 : begin\n     sig_1 <= sig_17\n     fsm_20 <= tx_1\n     cfg_5 = tx_20;\n   end\n   default : begin \n     cfg_2 = err_13\n     rx_9 = data_18\n     cfg_17 = reg_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( status_register_buffer_9 ) == ( 6'h32 ) |-> sig_1 == sig_17 && fsm_20 == tx_1 && cfg_5 == tx_20 ; endproperty \n property name; @(posedge clock_ctrl_3) ( status_register_buffer_9 ) != 6'h32  |-> cfg_2 == err_13 && rx_9 == data_18 && cfg_17 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( input_data_5 ) \n   reg_1 : begin\n     core_17 = fsm_6\n     chip_8 <= chip_6;\n   end\n   7'b00x001x : begin\n     hw_6 <= reg_5\n     chip_12 <= rst_8;\n   end\n   default : begin \n     core_18 = rx_7\n     auth_15 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( input_data_5 ) == ( reg_1 ) |-> core_17 == fsm_6 && chip_8 == chip_6 ; endproperty \n property name; @(negedge pll_clk_6) ( input_data_5 ) == ( 7'b00x001x ) |-> hw_6 == reg_5 && chip_12 == rst_8 ; endproperty \n property name; ( input_data_5 ) != reg_1 && @(negedge pll_clk_6) ( input_data_5 ) != 7'b00x001x  |-> core_18 == rx_7 && auth_15 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( end_address_14 ) \n   6'bx1011x : begin\n     chip_11 = core_15\n     sig_16 = err_12;\n   end\n   default : begin \n     auth_8 <= rst_5\n     chip_17 = hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_19) ( end_address_14 ) == ( 6'bx1011x ) |-> chip_11 == core_15 && sig_16 == err_12 ; endproperty \n property name; @(posedge async_clk_19) ( end_address_14 ) != 6'bx1011x  |-> auth_8 == rst_5 && chip_17 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "case ( ready_output_9 ) \n   2'h3 : begin\n     sig_15 = rst_7\n     core_8 = fsm_2\n     sig_12 <= sig_2;\n   end\n   5'b1x0xx : begin\n     auth_9 <= auth_7\n     core_16 <= chip_3\n     clk_1 = clk_18;\n   end\n   7'b00x001x : begin\n     tx_17 = data_10\n     fsm_15 = rx_15\n     auth_17 = cfg_8;\n   end\n   default : begin \n     data_2 <= fsm_14\n     rst_5 <= rx_11\n     rx_2 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_4) ( ready_output_9 ) == ( 2'h3 ) |-> sig_15 == rst_7 && core_8 == fsm_2 && sig_12 == sig_2 ; endproperty \n property name; @(negedge pll_clk_4) ( ready_output_9 ) == ( 5'b1x0xx ) |-> auth_9 == auth_7 && core_16 == chip_3 && clk_1 == clk_18 ; endproperty \n property name; @(negedge pll_clk_4) ( ready_output_9 ) == ( 7'b00x001x ) |-> tx_17 == data_10 && fsm_15 == rx_15 && auth_17 == cfg_8 ; endproperty \n property name; ( ready_output_9 ) != 2'h3 && ( ready_output_9 ) != 5'b1x0xx && @(negedge pll_clk_4) ( ready_output_9 ) != 7'b00x001x  |-> data_2 == fsm_14 && rst_5 == rx_11 && rx_2 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   6'b001x10 : begin\n     auth_18 <= reg_9\n     auth_1 = data_3;\n   end\n   7'bx00x1xx : begin\n     rx_18 <= cfg_9\n     rx_12 = chip_6;\n   end\n   6'h2x : begin\n     clk_4 = fsm_10\n     data_9 <= hw_1;\n   end\n   default : begin \n     rst_10 <= fsm_16\n     err_9 <= auth_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_9) ( interrupt_enable_1 ) == ( 6'b001x10 ) |-> auth_18 == reg_9 && auth_1 == data_3 ; endproperty \n property name; @(negedge clk_gen_9) ( interrupt_enable_1 ) == ( 7'bx00x1xx ) |-> rx_18 == cfg_9 && rx_12 == chip_6 ; endproperty \n property name; @(negedge clk_gen_9) ( interrupt_enable_1 ) == ( 6'h2x ) |-> clk_4 == fsm_10 && data_9 == hw_1 ; endproperty \n property name; ( interrupt_enable_1 ) != 6'b001x10 && ( interrupt_enable_1 ) != 7'bx00x1xx && @(negedge clk_gen_9) ( interrupt_enable_1 ) != 6'h2x  |-> rst_10 == fsm_16 && err_9 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "case ( data_control_11 ) \n   5'b00100 : begin\n     hw_9 <= hw_11\n     tx_18 = core_5;\n   end\n   default : begin \n     clk_1 = tx_8\n     core_19 = fsm_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_1) ( data_control_11 ) == ( 5'b00100 ) |-> hw_9 == hw_11 && tx_18 == core_5 ; endproperty \n property name; @(negedge clk_osc_1) ( data_control_11 ) != 5'b00100  |-> clk_1 == tx_8 && core_19 == fsm_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_1"
    },
    {
        "Code": "case ( status_output_17 ) \n   7'bxxxx0x0 : begin\n     auth_8 = reg_1\n     core_7 <= core_12\n     core_20 <= tx_9;\n   end\n   default : begin \n     rst_10 = fsm_9\n     sig_13 = auth_4\n     fsm_17 <= fsm_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( status_output_17 ) == ( 7'bxxxx0x0 ) |-> auth_8 == reg_1 && core_7 == core_12 && core_20 == tx_9 ; endproperty \n property name; @(posedge clk_osc_19) ( status_output_17 ) != 7'bxxxx0x0  |-> rst_10 == fsm_9 && sig_13 == auth_4 && fsm_17 == fsm_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( counter_12 ) \n   6'bxxx0xx : begin\n     core_11 = hw_16\n     cfg_7 = reg_1\n     auth_2 <= core_17;\n   end\n   6'bxx1x10 : begin\n     core_5 = hw_3\n     data_6 = reg_18\n     data_18 <= fsm_4;\n   end\n   default : begin \n     clk_3 = rx_20\n     hw_4 = cfg_10\n     err_10 = cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_10) ( counter_12 ) == ( 6'bxxx0xx ) |-> core_11 == hw_16 && cfg_7 == reg_1 && auth_2 == core_17 ; endproperty \n property name; @(posedge clock_ctrl_10) ( counter_12 ) == ( 6'bxx1x10 ) |-> core_5 == hw_3 && data_6 == reg_18 && data_18 == fsm_4 ; endproperty \n property name; ( counter_12 ) != 6'bxxx0xx && @(posedge clock_ctrl_10) ( counter_12 ) != 6'bxx1x10  |-> clk_3 == rx_20 && hw_4 == cfg_10 && err_10 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "case ( control_flag_register_1 ) \n   6'bxx1x0x : begin\n     err_12 = core_11\n     rst_20 = reg_16;\n   end\n   default : begin \n     hw_2 <= hw_5\n     cfg_8 = core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_15) ( control_flag_register_1 ) == ( 6'bxx1x0x ) |-> err_12 == core_11 && rst_20 == reg_16 ; endproperty \n property name; @(posedge clock_ctrl_15) ( control_flag_register_1 ) != 6'bxx1x0x  |-> hw_2 == hw_5 && cfg_8 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_15"
    },
    {
        "Code": "case ( write_complete_4 ) \n   6'b0x0x10 : begin\n     auth_3 = chip_11\n     clk_3 <= core_2;\n   end\n   5'h4 : begin\n     hw_15 = data_20\n     fsm_2 <= hw_19;\n   end\n   default : begin \n     hw_13 <= clk_15\n     data_13 = sig_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_15) ( write_complete_4 ) == ( 6'b0x0x10 ) |-> auth_3 == chip_11 && clk_3 == core_2 ; endproperty \n property name; @(negedge clk_osc_15) ( write_complete_4 ) == ( 5'h4 ) |-> hw_15 == data_20 && fsm_2 == hw_19 ; endproperty \n property name; ( write_complete_4 ) != 6'b0x0x10 && @(negedge clk_osc_15) ( write_complete_4 ) != 5'h4  |-> hw_13 == clk_15 && data_13 == sig_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "case ( input_ready_6 ) \n   5'b01111 : begin\n     chip_13 <= err_7\n     fsm_13 = clk_13\n     clk_4 <= auth_9;\n   end\n   7'b1000001 : begin\n     reg_14 = core_18\n     fsm_17 <= err_15\n     data_10 = sig_1;\n   end\n   7'h66 : begin\n     err_2 = reg_5\n     err_19 <= rst_12\n     fsm_7 = fsm_11;\n   end\n   default : begin \n     reg_18 = auth_6\n     chip_15 <= reg_16\n     data_20 <= reg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_5) ( input_ready_6 ) == ( 5'b01111 ) |-> chip_13 == err_7 && fsm_13 == clk_13 && clk_4 == auth_9 ; endproperty \n property name; @(negedge pll_clk_5) ( input_ready_6 ) == ( 7'b1000001 ) |-> reg_14 == core_18 && fsm_17 == err_15 && data_10 == sig_1 ; endproperty \n property name; @(negedge pll_clk_5) ( input_ready_6 ) == ( 7'h66 ) |-> err_2 == reg_5 && err_19 == rst_12 && fsm_7 == fsm_11 ; endproperty \n property name; ( input_ready_6 ) != 5'b01111 && ( input_ready_6 ) != 7'b1000001 && @(negedge pll_clk_5) ( input_ready_6 ) != 7'h66  |-> reg_18 == auth_6 && chip_15 == reg_16 && data_20 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "case ( instruction_register_14 ) \n   5'b11100 : begin\n     data_12 = tx_6\n     clk_8 = sig_9\n     auth_12 = chip_10;\n   end\n   7'bxxx1xxx : begin\n     cfg_18 <= reg_15\n     fsm_18 <= hw_7\n     tx_10 = rx_9;\n   end\n   default : begin \n     err_4 = rst_11\n     rx_19 = rst_1\n     fsm_11 = auth_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_14) ( instruction_register_14 ) == ( 5'b11100 ) |-> data_12 == tx_6 && clk_8 == sig_9 && auth_12 == chip_10 ; endproperty \n property name; @(posedge sys_clk_14) ( instruction_register_14 ) == ( 7'bxxx1xxx ) |-> cfg_18 == reg_15 && fsm_18 == hw_7 && tx_10 == rx_9 ; endproperty \n property name; ( instruction_register_14 ) != 5'b11100 && @(posedge sys_clk_14) ( instruction_register_14 ) != 7'bxxx1xxx  |-> err_4 == rst_11 && rx_19 == rst_1 && fsm_11 == auth_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "case ( output_register_9 ) \n   7'bx0xxx0x : begin\n     sig_10 = tx_14\n     rst_9 = core_11;\n   end\n   default : begin \n     fsm_14 = hw_5\n     clk_3 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( output_register_9 ) == ( 7'bx0xxx0x ) |-> sig_10 == tx_14 && rst_9 == core_11 ; endproperty \n property name; @(negedge fast_clk_11) ( output_register_9 ) != 7'bx0xxx0x  |-> fsm_14 == hw_5 && clk_3 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( ready_signal_14 ) \n   6'b101x1x : begin\n     fsm_6 = rx_14\n     tx_8 <= rx_4;\n   end\n   default : begin \n     reg_4 = clk_15\n     rx_10 = hw_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_3) ( ready_signal_14 ) == ( 6'b101x1x ) |-> fsm_6 == rx_14 && tx_8 == rx_4 ; endproperty \n property name; @(negedge core_clock_3) ( ready_signal_14 ) != 6'b101x1x  |-> reg_4 == clk_15 && rx_10 == hw_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "case ( counter_10 ) \n   4'b0x11 : begin\n     err_9 <= sig_7\n     data_17 = reg_17;\n   end\n   7'b00x0xx1 : begin\n     auth_20 = core_3\n     core_1 <= rst_13;\n   end\n   default : begin \n     reg_19 <= clk_20\n     rst_16 = err_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_14) ( counter_10 ) == ( 4'b0x11 ) |-> err_9 == sig_7 && data_17 == reg_17 ; endproperty \n property name; @(posedge cpu_clock_14) ( counter_10 ) == ( 7'b00x0xx1 ) |-> auth_20 == core_3 && core_1 == rst_13 ; endproperty \n property name; ( counter_10 ) != 4'b0x11 && @(posedge cpu_clock_14) ( counter_10 ) != 7'b00x0xx1  |-> reg_19 == clk_20 && rst_16 == err_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   7'b0xx1111 : begin\n     cfg_8 = rst_11\n     data_13 <= chip_14\n     cfg_14 = clk_16;\n   end\n   7'bx0x1x0x : begin\n     sig_6 <= reg_14\n     rx_7 = cfg_12\n     auth_9 <= rx_4;\n   end\n   sig_12 : begin\n     auth_7 <= reg_6\n     rx_5 <= data_6\n     err_18 = clk_6;\n   end\n   default : begin \n     err_19 <= fsm_17\n     cfg_16 = tx_18\n     cfg_7 <= rst_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( data_buffer_status_5 ) == ( 7'b0xx1111 ) |-> cfg_8 == rst_11 && data_13 == chip_14 && cfg_14 == clk_16 ; endproperty \n property name; @(negedge mem_clock_17) ( data_buffer_status_5 ) == ( 7'bx0x1x0x ) |-> sig_6 == reg_14 && rx_7 == cfg_12 && auth_9 == rx_4 ; endproperty \n property name; @(negedge mem_clock_17) ( data_buffer_status_5 ) == ( sig_12 ) |-> auth_7 == reg_6 && rx_5 == data_6 && err_18 == clk_6 ; endproperty \n property name; ( data_buffer_status_5 ) != 7'b0xx1111 && ( data_buffer_status_5 ) != 7'bx0x1x0x && @(negedge mem_clock_17) ( data_buffer_status_5 ) != sig_12  |-> err_19 == fsm_17 && cfg_16 == tx_18 && cfg_7 == rst_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( status_output_11 ) \n   7'bxxxx11x : begin\n     core_13 = rx_7\n     fsm_7 = rst_16;\n   end\n   5'b01100 : begin\n     auth_16 <= hw_14\n     chip_15 = chip_13;\n   end\n   6'b000100 : begin\n     chip_3 = data_4\n     fsm_20 = core_2;\n   end\n   default : begin \n     rst_12 <= chip_11\n     hw_9 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_12) ( status_output_11 ) == ( 7'bxxxx11x ) |-> core_13 == rx_7 && fsm_7 == rst_16 ; endproperty \n property name; @(posedge clk_signal_12) ( status_output_11 ) == ( 5'b01100 ) |-> auth_16 == hw_14 && chip_15 == chip_13 ; endproperty \n property name; @(posedge clk_signal_12) ( status_output_11 ) == ( 6'b000100 ) |-> chip_3 == data_4 && fsm_20 == core_2 ; endproperty \n property name; ( status_output_11 ) != 7'bxxxx11x && ( status_output_11 ) != 5'b01100 && @(posedge clk_signal_12) ( status_output_11 ) != 6'b000100  |-> rst_12 == chip_11 && hw_9 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "case ( input_status_register_2 ) \n   5'bx1101 : begin\n     core_7 = cfg_18\n     data_17 = sig_16\n     hw_11 = core_15;\n   end\n   7'b00111x0 : begin\n     reg_8 = cfg_11\n     core_14 <= clk_13\n     auth_3 = rst_19;\n   end\n   default : begin \n     data_7 = hw_11\n     reg_7 = clk_17\n     cfg_2 = core_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_1) ( input_status_register_2 ) == ( 5'bx1101 ) |-> core_7 == cfg_18 && data_17 == sig_16 && hw_11 == core_15 ; endproperty \n property name; @(negedge cpu_clock_1) ( input_status_register_2 ) == ( 7'b00111x0 ) |-> reg_8 == cfg_11 && core_14 == clk_13 && auth_3 == rst_19 ; endproperty \n property name; ( input_status_register_2 ) != 5'bx1101 && @(negedge cpu_clock_1) ( input_status_register_2 ) != 7'b00111x0  |-> data_7 == hw_11 && reg_7 == clk_17 && cfg_2 == core_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "case ( interrupt_flag_15 ) \n   7'b00010x0 : begin\n     fsm_16 <= data_1\n     err_3 = data_17;\n   end\n   sig_19 : begin\n     core_15 <= tx_20\n     core_14 <= rst_20;\n   end\n   default : begin \n     rst_20 = data_20\n     hw_3 <= fsm_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_8) ( interrupt_flag_15 ) == ( 7'b00010x0 ) |-> fsm_16 == data_1 && err_3 == data_17 ; endproperty \n property name; @(negedge clock_div_8) ( interrupt_flag_15 ) == ( sig_19 ) |-> core_15 == tx_20 && core_14 == rst_20 ; endproperty \n property name; ( interrupt_flag_15 ) != 7'b00010x0 && @(negedge clock_div_8) ( interrupt_flag_15 ) != sig_19  |-> rst_20 == data_20 && hw_3 == fsm_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   7'b00x110x : begin\n     err_20 <= core_1\n     reg_7 <= auth_19;\n   end\n   6'b111x11 : begin\n     err_19 = err_5\n     data_8 <= sig_17;\n   end\n   4'hd : begin\n     clk_6 = rx_7\n     chip_18 <= clk_9;\n   end\n   default : begin \n     err_16 <= fsm_7\n     tx_16 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_1) ( ready_signal_3 ) == ( 7'b00x110x ) |-> err_20 == core_1 && reg_7 == auth_19 ; endproperty \n property name; @(negedge clk_in_1) ( ready_signal_3 ) == ( 6'b111x11 ) |-> err_19 == err_5 && data_8 == sig_17 ; endproperty \n property name; @(negedge clk_in_1) ( ready_signal_3 ) == ( 4'hd ) |-> clk_6 == rx_7 && chip_18 == clk_9 ; endproperty \n property name; ( ready_signal_3 ) != 7'b00x110x && ( ready_signal_3 ) != 6'b111x11 && @(negedge clk_in_1) ( ready_signal_3 ) != 4'hd  |-> err_16 == fsm_7 && tx_16 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "case ( mode_register_20 ) \n   5'bxxx1x : begin\n     rx_20 <= auth_15\n     err_2 <= sig_2\n     err_6 <= tx_17;\n   end\n   default : begin \n     chip_9 = rst_12\n     hw_16 = rst_6\n     sig_17 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( mode_register_20 ) == ( 5'bxxx1x ) |-> rx_20 == auth_15 && err_2 == sig_2 && err_6 == tx_17 ; endproperty \n property name; @(posedge clk_osc_14) ( mode_register_20 ) != 5'bxxx1x  |-> chip_9 == rst_12 && hw_16 == rst_6 && sig_17 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( data_register_status_1 ) \n   5'b1x11x : begin\n     chip_1 = tx_18\n     reg_2 <= clk_19\n     rst_18 <= rst_1;\n   end\n   default : begin \n     reg_7 = data_20\n     auth_18 = cfg_5\n     core_15 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_12) ( data_register_status_1 ) == ( 5'b1x11x ) |-> chip_1 == tx_18 && reg_2 == clk_19 && rst_18 == rst_1 ; endproperty \n property name; @(negedge clock_ctrl_12) ( data_register_status_1 ) != 5'b1x11x  |-> reg_7 == data_20 && auth_18 == cfg_5 && core_15 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "case ( error_flag_3 ) \n   5'b00x1x : begin\n     cfg_6 = rst_11\n     auth_12 = core_2\n     tx_5 <= hw_3;\n   end\n   default : begin \n     rst_19 = rx_8\n     data_7 = rx_20\n     data_5 <= hw_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_15) ( error_flag_3 ) == ( 5'b00x1x ) |-> cfg_6 == rst_11 && auth_12 == core_2 && tx_5 == hw_3 ; endproperty \n property name; @(posedge clk_in_15) ( error_flag_3 ) != 5'b00x1x  |-> rst_19 == rx_8 && data_7 == rx_20 && data_5 == hw_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "case ( input_register_2 ) \n   7'bxxxx01x : begin\n     hw_12 <= hw_15\n     auth_19 <= core_15\n     clk_10 <= auth_16;\n   end\n   6'bxxxxxx : begin\n     cfg_10 = auth_20\n     auth_13 = rst_3\n     err_9 = chip_1;\n   end\n   7'h48 : begin\n     fsm_12 <= err_2\n     rx_13 <= reg_10\n     data_16 <= tx_9;\n   end\n   default : begin \n     core_19 = rst_13\n     core_20 <= rx_19\n     core_8 = hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_10) ( input_register_2 ) == ( 7'bxxxx01x ) |-> hw_12 == hw_15 && auth_19 == core_15 && clk_10 == auth_16 ; endproperty \n property name; @(negedge async_clk_10) ( input_register_2 ) == ( 6'bxxxxxx ) |-> cfg_10 == auth_20 && auth_13 == rst_3 && err_9 == chip_1 ; endproperty \n property name; @(negedge async_clk_10) ( input_register_2 ) == ( 7'h48 ) |-> fsm_12 == err_2 && rx_13 == reg_10 && data_16 == tx_9 ; endproperty \n property name; ( input_register_2 ) != 7'bxxxx01x && ( input_register_2 ) != 6'bxxxxxx && @(negedge async_clk_10) ( input_register_2 ) != 7'h48  |-> core_19 == rst_13 && core_20 == rx_19 && core_8 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "case ( instruction_13 ) \n   7'bxxx0x1x : begin\n     sig_3 = hw_15\n     reg_10 <= sig_17\n     data_2 <= reg_5;\n   end\n   7'bxxx0010 : begin\n     core_4 = chip_8\n     chip_15 <= auth_6\n     core_8 = hw_16;\n   end\n   7'b11xx110 : begin\n     rst_3 <= clk_5\n     rx_18 <= core_7\n     rx_13 = hw_6;\n   end\n   default : begin \n     rst_1 <= err_20\n     tx_3 = rx_4\n     chip_9 <= err_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_7) ( instruction_13 ) == ( 7'bxxx0x1x ) |-> sig_3 == hw_15 && reg_10 == sig_17 && data_2 == reg_5 ; endproperty \n property name; @(negedge core_clock_7) ( instruction_13 ) == ( 7'bxxx0010 ) |-> core_4 == chip_8 && chip_15 == auth_6 && core_8 == hw_16 ; endproperty \n property name; @(negedge core_clock_7) ( instruction_13 ) == ( 7'b11xx110 ) |-> rst_3 == clk_5 && rx_18 == core_7 && rx_13 == hw_6 ; endproperty \n property name; ( instruction_13 ) != 7'bxxx0x1x && ( instruction_13 ) != 7'bxxx0010 && @(negedge core_clock_7) ( instruction_13 ) != 7'b11xx110  |-> rst_1 == err_20 && tx_3 == rx_4 && chip_9 == err_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   5'b10x11 : begin\n     hw_12 = reg_18\n     err_12 <= cfg_20\n     core_6 = clk_8;\n   end\n   7'bxx0xx0x : begin\n     fsm_4 <= sig_9\n     tx_4 <= core_1\n     fsm_10 = cfg_8;\n   end\n   default : begin \n     rx_18 = fsm_19\n     rx_16 <= hw_3\n     rx_5 <= err_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_15) ( acknowledge_5 ) == ( 5'b10x11 ) |-> hw_12 == reg_18 && err_12 == cfg_20 && core_6 == clk_8 ; endproperty \n property name; @(posedge sys_clk_15) ( acknowledge_5 ) == ( 7'bxx0xx0x ) |-> fsm_4 == sig_9 && tx_4 == core_1 && fsm_10 == cfg_8 ; endproperty \n property name; ( acknowledge_5 ) != 5'b10x11 && @(posedge sys_clk_15) ( acknowledge_5 ) != 7'bxx0xx0x  |-> rx_18 == fsm_19 && rx_16 == hw_3 && rx_5 == err_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   7'b1101110 : begin\n     clk_18 <= hw_3\n     reg_20 <= data_15;\n   end\n   default : begin \n     clk_5 = tx_7\n     data_11 <= clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_20) ( input_status_register_17 ) == ( 7'b1101110 ) |-> clk_18 == hw_3 && reg_20 == data_15 ; endproperty \n property name; @(negedge clk_signal_20) ( input_status_register_17 ) != 7'b1101110  |-> clk_5 == tx_7 && data_11 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "case ( acknowledge_signal_10 ) \n   6'b0xx001 : begin\n     fsm_19 <= chip_14\n     core_7 <= tx_19\n     rx_20 <= clk_9;\n   end\n   4'bxx01 : begin\n     chip_10 = rx_2\n     auth_4 <= sig_4\n     reg_11 <= reg_17;\n   end\n   6'h11 : begin\n     rst_11 = data_3\n     core_19 = clk_18\n     core_4 <= reg_9;\n   end\n   default : begin \n     chip_8 = reg_13\n     auth_3 = reg_14\n     clk_16 <= auth_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_8) ( acknowledge_signal_10 ) == ( 6'b0xx001 ) |-> fsm_19 == chip_14 && core_7 == tx_19 && rx_20 == clk_9 ; endproperty \n property name; @(negedge ref_clk_8) ( acknowledge_signal_10 ) == ( 4'bxx01 ) |-> chip_10 == rx_2 && auth_4 == sig_4 && reg_11 == reg_17 ; endproperty \n property name; @(negedge ref_clk_8) ( acknowledge_signal_10 ) == ( 6'h11 ) |-> rst_11 == data_3 && core_19 == clk_18 && core_4 == reg_9 ; endproperty \n property name; ( acknowledge_signal_10 ) != 6'b0xx001 && ( acknowledge_signal_10 ) != 4'bxx01 && @(negedge ref_clk_8) ( acknowledge_signal_10 ) != 6'h11  |-> chip_8 == reg_13 && auth_3 == reg_14 && clk_16 == auth_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "case ( flag_control_18 ) \n   7'bx0xxx1x : begin\n     auth_3 = clk_5\n     chip_20 = hw_5\n     data_13 <= sig_3;\n   end\n   5'b01011 : begin\n     cfg_9 <= hw_13\n     clk_6 = core_19\n     rst_1 = rst_5;\n   end\n   default : begin \n     clk_7 <= cfg_9\n     sig_6 <= hw_7\n     rx_10 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_5) ( flag_control_18 ) == ( 7'bx0xxx1x ) |-> auth_3 == clk_5 && chip_20 == hw_5 && data_13 == sig_3 ; endproperty \n property name; @(posedge ref_clk_5) ( flag_control_18 ) == ( 5'b01011 ) |-> cfg_9 == hw_13 && clk_6 == core_19 && rst_1 == rst_5 ; endproperty \n property name; ( flag_control_18 ) != 7'bx0xxx1x && @(posedge ref_clk_5) ( flag_control_18 ) != 5'b01011  |-> clk_7 == cfg_9 && sig_6 == hw_7 && rx_10 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "case ( control_word_16 ) \n   6'b1xx00x : begin\n     clk_6 = err_9\n     cfg_14 <= data_20\n     rst_10 = tx_1;\n   end\n   default : begin \n     fsm_5 <= err_4\n     core_13 = clk_1\n     rx_2 = chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( control_word_16 ) == ( 6'b1xx00x ) |-> clk_6 == err_9 && cfg_14 == data_20 && rst_10 == tx_1 ; endproperty \n property name; @(posedge clock_div_12) ( control_word_16 ) != 6'b1xx00x  |-> fsm_5 == err_4 && core_13 == clk_1 && rx_2 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( status_output_15 ) \n   6'b001000 : begin\n     core_6 <= rst_19\n     core_16 <= core_14;\n   end\n   default : begin \n     clk_11 <= sig_9\n     reg_19 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_19) ( status_output_15 ) == ( 6'b001000 ) |-> core_6 == rst_19 && core_16 == core_14 ; endproperty \n property name; @(posedge clock_ctrl_19) ( status_output_15 ) != 6'b001000  |-> clk_11 == sig_9 && reg_19 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "case ( control_status_buffer_9 ) \n   rx_16 : begin\n     err_18 <= rx_11\n     sig_17 <= rx_12\n     auth_12 = tx_13;\n   end\n   7'h1e : begin\n     cfg_17 = cfg_8\n     sig_20 = chip_19\n     sig_16 <= cfg_20;\n   end\n   7'h4b : begin\n     fsm_3 = tx_8\n     rst_10 = cfg_18\n     data_17 = data_18;\n   end\n   default : begin \n     core_8 = rx_5\n     auth_1 = hw_17\n     err_8 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_13) ( control_status_buffer_9 ) == ( rx_16 ) |-> err_18 == rx_11 && sig_17 == rx_12 && auth_12 == tx_13 ; endproperty \n property name; @(posedge bus_clock_13) ( control_status_buffer_9 ) == ( 7'h1e ) |-> cfg_17 == cfg_8 && sig_20 == chip_19 && sig_16 == cfg_20 ; endproperty \n property name; @(posedge bus_clock_13) ( control_status_buffer_9 ) == ( 7'h4b ) |-> fsm_3 == tx_8 && rst_10 == cfg_18 && data_17 == data_18 ; endproperty \n property name; ( control_status_buffer_9 ) != rx_16 && ( control_status_buffer_9 ) != 7'h1e && @(posedge bus_clock_13) ( control_status_buffer_9 ) != 7'h4b  |-> core_8 == rx_5 && auth_1 == hw_17 && err_8 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "case ( input_status_register_11 ) \n   7'bx110x01 : begin\n     sig_4 = rx_1\n     tx_1 <= tx_7\n     auth_2 = rst_8;\n   end\n   default : begin \n     chip_2 = reg_14\n     rx_6 <= tx_3\n     core_7 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_11) ( input_status_register_11 ) == ( 7'bx110x01 ) |-> sig_4 == rx_1 && tx_1 == tx_7 && auth_2 == rst_8 ; endproperty \n property name; @(posedge clk_in_11) ( input_status_register_11 ) != 7'bx110x01  |-> chip_2 == reg_14 && rx_6 == tx_3 && core_7 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_11"
    },
    {
        "Code": "case ( input_buffer_status_8 ) \n   7'b1x1xxxx : begin\n     err_12 <= fsm_9\n     rst_16 <= data_2;\n   end\n   default : begin \n     reg_7 = data_15\n     reg_6 <= rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_11) ( input_buffer_status_8 ) == ( 7'b1x1xxxx ) |-> err_12 == fsm_9 && rst_16 == data_2 ; endproperty \n property name; @(negedge fast_clk_11) ( input_buffer_status_8 ) != 7'b1x1xxxx  |-> reg_7 == data_15 && reg_6 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "case ( input_status_register_5 ) \n   7'bx0x1x1x : begin\n     core_8 <= chip_5\n     sig_11 <= data_3\n     core_10 <= rx_20;\n   end\n   6'h3a : begin\n     tx_3 = clk_1\n     data_18 = chip_12\n     rst_10 <= rst_18;\n   end\n   default : begin \n     chip_16 = err_6\n     core_6 <= cfg_3\n     err_5 = auth_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( input_status_register_5 ) == ( 7'bx0x1x1x ) |-> core_8 == chip_5 && sig_11 == data_3 && core_10 == rx_20 ; endproperty \n property name; @(posedge clk_osc_2) ( input_status_register_5 ) == ( 6'h3a ) |-> tx_3 == clk_1 && data_18 == chip_12 && rst_10 == rst_18 ; endproperty \n property name; ( input_status_register_5 ) != 7'bx0x1x1x && @(posedge clk_osc_2) ( input_status_register_5 ) != 6'h3a  |-> chip_16 == err_6 && core_6 == cfg_3 && err_5 == auth_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( flag_status_8 ) \n   5'bx111x : begin\n     tx_5 <= hw_13\n     data_16 = auth_7;\n   end\n   5'bxx1x0 : begin\n     rx_18 <= reg_14\n     chip_4 <= clk_20;\n   end\n   default : begin \n     err_13 = core_8\n     fsm_5 = clk_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_19) ( flag_status_8 ) == ( 5'bx111x ) |-> tx_5 == hw_13 && data_16 == auth_7 ; endproperty \n property name; @(negedge clock_source_19) ( flag_status_8 ) == ( 5'bxx1x0 ) |-> rx_18 == reg_14 && chip_4 == clk_20 ; endproperty \n property name; ( flag_status_8 ) != 5'bx111x && @(negedge clock_source_19) ( flag_status_8 ) != 5'bxx1x0  |-> err_13 == core_8 && fsm_5 == clk_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   4'bx1xx : begin\n     rx_13 = rst_1\n     auth_14 = err_13\n     reg_8 = sig_13;\n   end\n   7'h79 : begin\n     rst_4 <= hw_18\n     err_17 <= core_8\n     rx_14 <= clk_10;\n   end\n   default : begin \n     fsm_5 = hw_2\n     fsm_15 <= reg_5\n     core_7 = sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( status_output_buffer_6 ) == ( 4'bx1xx ) |-> rx_13 == rst_1 && auth_14 == err_13 && reg_8 == sig_13 ; endproperty \n property name; @(negedge clock_source_3) ( status_output_buffer_6 ) == ( 7'h79 ) |-> rst_4 == hw_18 && err_17 == core_8 && rx_14 == clk_10 ; endproperty \n property name; ( status_output_buffer_6 ) != 4'bx1xx && @(negedge clock_source_3) ( status_output_buffer_6 ) != 7'h79  |-> fsm_5 == hw_2 && fsm_15 == reg_5 && core_7 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( status_control_14 ) \n   7'b1000001 : begin\n     data_10 <= tx_17\n     core_7 <= auth_20;\n   end\n   7'bx0xxxx1 : begin\n     hw_1 <= reg_7\n     hw_10 = rx_13;\n   end\n   default : begin \n     rst_19 <= reg_8\n     fsm_18 <= clk_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_17) ( status_control_14 ) == ( 7'b1000001 ) |-> data_10 == tx_17 && core_7 == auth_20 ; endproperty \n property name; @(posedge cpu_clock_17) ( status_control_14 ) == ( 7'bx0xxxx1 ) |-> hw_1 == reg_7 && hw_10 == rx_13 ; endproperty \n property name; ( status_control_14 ) != 7'b1000001 && @(posedge cpu_clock_17) ( status_control_14 ) != 7'bx0xxxx1  |-> rst_19 == reg_8 && fsm_18 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'b0011x11 : begin\n     tx_1 = hw_7\n     clk_15 <= hw_9\n     chip_11 = auth_7;\n   end\n   7'b1xxxxxx : begin\n     reg_5 = err_12\n     clk_3 <= fsm_8\n     cfg_6 = rst_6;\n   end\n   7'bxxxx100 : begin\n     tx_20 <= err_8\n     rx_8 <= tx_13\n     reg_19 <= data_15;\n   end\n   default : begin \n     err_13 <= chip_8\n     rst_11 <= clk_16\n     core_6 <= err_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_1) ( control_data_18 ) == ( 7'b0011x11 ) |-> tx_1 == hw_7 && clk_15 == hw_9 && chip_11 == auth_7 ; endproperty \n property name; @(posedge pll_clk_1) ( control_data_18 ) == ( 7'b1xxxxxx ) |-> reg_5 == err_12 && clk_3 == fsm_8 && cfg_6 == rst_6 ; endproperty \n property name; @(posedge pll_clk_1) ( control_data_18 ) == ( 7'bxxxx100 ) |-> tx_20 == err_8 && rx_8 == tx_13 && reg_19 == data_15 ; endproperty \n property name; ( control_data_18 ) != 7'b0011x11 && ( control_data_18 ) != 7'b1xxxxxx && @(posedge pll_clk_1) ( control_data_18 ) != 7'bxxxx100  |-> err_13 == chip_8 && rst_11 == clk_16 && core_6 == err_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "case ( mode_register_16 ) \n   6'b110000 : begin\n     sig_5 <= cfg_2\n     sig_8 <= sig_11\n     err_13 = cfg_18;\n   end\n   5'b101xx : begin\n     fsm_14 <= err_10\n     auth_20 <= reg_2\n     rx_4 <= sig_18;\n   end\n   default : begin \n     err_15 = tx_13\n     reg_14 = reg_8\n     core_20 <= err_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( mode_register_16 ) == ( 6'b110000 ) |-> sig_5 == cfg_2 && sig_8 == sig_11 && err_13 == cfg_18 ; endproperty \n property name; @(posedge clk_osc_2) ( mode_register_16 ) == ( 5'b101xx ) |-> fsm_14 == err_10 && auth_20 == reg_2 && rx_4 == sig_18 ; endproperty \n property name; ( mode_register_16 ) != 6'b110000 && @(posedge clk_osc_2) ( mode_register_16 ) != 5'b101xx  |-> err_15 == tx_13 && reg_14 == reg_8 && core_20 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( control_register_status_4 ) \n   chip : begin\n     fsm_1 = cfg_7\n     rx_8 = auth_10\n     tx_18 = chip_8;\n   end\n   default : begin \n     data_19 <= reg_18\n     reg_14 <= auth_11\n     sig_13 = rx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_14) ( control_register_status_4 ) == ( chip ) |-> fsm_1 == cfg_7 && rx_8 == auth_10 && tx_18 == chip_8 ; endproperty \n property name; @(posedge clk_osc_14) ( control_register_status_4 ) != chip  |-> data_19 == reg_18 && reg_14 == auth_11 && sig_13 == rx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'b110011x : begin\n     tx_19 = tx_17\n     data_6 <= reg_6\n     hw_15 <= clk_11;\n   end\n   5'bxxxx0 : begin\n     sig_6 <= auth_14\n     core_9 <= clk_7\n     rst_2 <= clk_14;\n   end\n   default : begin \n     sig_16 = reg_2\n     reg_16 <= rst_11\n     cfg_7 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_12) ( control_register_status_status_14 ) == ( 7'b110011x ) |-> tx_19 == tx_17 && data_6 == reg_6 && hw_15 == clk_11 ; endproperty \n property name; @(negedge clock_ctrl_12) ( control_register_status_status_14 ) == ( 5'bxxxx0 ) |-> sig_6 == auth_14 && core_9 == clk_7 && rst_2 == clk_14 ; endproperty \n property name; ( control_register_status_status_14 ) != 7'b110011x && @(negedge clock_ctrl_12) ( control_register_status_status_14 ) != 5'bxxxx0  |-> sig_16 == reg_2 && reg_16 == rst_11 && cfg_7 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "case ( interrupt_control_status_9 ) \n   6'bxxxx0x : begin\n     chip_10 <= reg_9\n     clk_6 = clk_13;\n   end\n   7'hxx : begin\n     rx_18 = core_15\n     data_14 = err_8;\n   end\n   4'b1011 : begin\n     reg_15 = rx_5\n     reg_19 = reg_5;\n   end\n   default : begin \n     reg_1 <= data_8\n     clk_9 = tx_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_18) ( interrupt_control_status_9 ) == ( 6'bxxxx0x ) |-> chip_10 == reg_9 && clk_6 == clk_13 ; endproperty \n property name; @(negedge ref_clk_18) ( interrupt_control_status_9 ) == ( 7'hxx ) |-> rx_18 == core_15 && data_14 == err_8 ; endproperty \n property name; @(negedge ref_clk_18) ( interrupt_control_status_9 ) == ( 4'b1011 ) |-> reg_15 == rx_5 && reg_19 == reg_5 ; endproperty \n property name; ( interrupt_control_status_9 ) != 6'bxxxx0x && ( interrupt_control_status_9 ) != 7'hxx && @(negedge ref_clk_18) ( interrupt_control_status_9 ) != 4'b1011  |-> reg_1 == data_8 && clk_9 == tx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "case ( status_flag_2 ) \n   7'b11x0010 : begin\n     rx_2 <= data_18\n     rx_11 = tx_13\n     reg_9 = hw_3;\n   end\n   default : begin \n     reg_3 = rx_3\n     core_6 <= clk_4\n     tx_5 <= rst_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_9) ( status_flag_2 ) == ( 7'b11x0010 ) |-> rx_2 == data_18 && rx_11 == tx_13 && reg_9 == hw_3 ; endproperty \n property name; @(negedge clk_signal_9) ( status_flag_2 ) != 7'b11x0010  |-> reg_3 == rx_3 && core_6 == clk_4 && tx_5 == rst_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   7'b1x10010 : begin\n     hw_6 = core_3\n     tx_18 <= hw_16;\n   end\n   6'hc : begin\n     fsm_4 <= clk_1\n     auth_11 <= hw_14;\n   end\n   5'b01x0x : begin\n     data_3 <= rst_9\n     rst_15 = rst_5;\n   end\n   default : begin \n     chip_8 = clk_6\n     sig_9 = rst_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_7) ( busy_signal_13 ) == ( 7'b1x10010 ) |-> hw_6 == core_3 && tx_18 == hw_16 ; endproperty \n property name; @(negedge async_clk_7) ( busy_signal_13 ) == ( 6'hc ) |-> fsm_4 == clk_1 && auth_11 == hw_14 ; endproperty \n property name; @(negedge async_clk_7) ( busy_signal_13 ) == ( 5'b01x0x ) |-> data_3 == rst_9 && rst_15 == rst_5 ; endproperty \n property name; ( busy_signal_13 ) != 7'b1x10010 && ( busy_signal_13 ) != 6'hc && @(negedge async_clk_7) ( busy_signal_13 ) != 5'b01x0x  |-> chip_8 == clk_6 && sig_9 == rst_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   7'b10x1100 : begin\n     chip_13 <= chip_3\n     chip_16 <= rst_1;\n   end\n   6'b001x10 : begin\n     rx_9 = fsm_14\n     core_9 = clk_9;\n   end\n   default : begin \n     reg_4 = cfg_6\n     hw_7 = data_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( acknowledge_17 ) == ( 7'b10x1100 ) |-> chip_13 == chip_3 && chip_16 == rst_1 ; endproperty \n property name; @(posedge clk_gen_12) ( acknowledge_17 ) == ( 6'b001x10 ) |-> rx_9 == fsm_14 && core_9 == clk_9 ; endproperty \n property name; ( acknowledge_17 ) != 7'b10x1100 && @(posedge clk_gen_12) ( acknowledge_17 ) != 6'b001x10  |-> reg_4 == cfg_6 && hw_7 == data_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( status_register_12 ) \n   7'b101011x : begin\n     hw_18 = rst_19\n     core_7 <= chip_18;\n   end\n   7'b00x111x : begin\n     fsm_18 = err_16\n     tx_11 = fsm_3;\n   end\n   6'bx1x1x0 : begin\n     err_18 = rx_1\n     hw_5 = chip_11;\n   end\n   default : begin \n     auth_6 <= data_9\n     reg_16 <= sig_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_3) ( status_register_12 ) == ( 7'b101011x ) |-> hw_18 == rst_19 && core_7 == chip_18 ; endproperty \n property name; @(negedge clk_enable_3) ( status_register_12 ) == ( 7'b00x111x ) |-> fsm_18 == err_16 && tx_11 == fsm_3 ; endproperty \n property name; @(negedge clk_enable_3) ( status_register_12 ) == ( 6'bx1x1x0 ) |-> err_18 == rx_1 && hw_5 == chip_11 ; endproperty \n property name; ( status_register_12 ) != 7'b101011x && ( status_register_12 ) != 7'b00x111x && @(negedge clk_enable_3) ( status_register_12 ) != 6'bx1x1x0  |-> auth_6 == data_9 && reg_16 == sig_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'bxx1111x : begin\n     fsm_5 <= cfg_13\n     reg_20 <= rx_10\n     auth_9 <= rst_13;\n   end\n   default : begin \n     rst_6 <= rst_8\n     fsm_11 <= cfg_20\n     cfg_8 = data_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_9) ( instruction_buffer_8 ) == ( 7'bxx1111x ) |-> fsm_5 == cfg_13 && reg_20 == rx_10 && auth_9 == rst_13 ; endproperty \n property name; @(posedge clk_gen_9) ( instruction_buffer_8 ) != 7'bxx1111x  |-> rst_6 == rst_8 && fsm_11 == cfg_20 && cfg_8 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "case ( data_register_20 ) \n   4'b00x1 : begin\n     cfg_6 = reg_17\n     rst_19 = core_11;\n   end\n   7'bxxx1xx1 : begin\n     chip_14 = core_8\n     rx_1 = rst_18;\n   end\n   5'h18 : begin\n     tx_9 = hw_18\n     auth_18 = fsm_18;\n   end\n   default : begin \n     reg_3 <= fsm_2\n     rst_15 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_14) ( data_register_20 ) == ( 4'b00x1 ) |-> cfg_6 == reg_17 && rst_19 == core_11 ; endproperty \n property name; @(posedge clk_out_14) ( data_register_20 ) == ( 7'bxxx1xx1 ) |-> chip_14 == core_8 && rx_1 == rst_18 ; endproperty \n property name; @(posedge clk_out_14) ( data_register_20 ) == ( 5'h18 ) |-> tx_9 == hw_18 && auth_18 == fsm_18 ; endproperty \n property name; ( data_register_20 ) != 4'b00x1 && ( data_register_20 ) != 7'bxxx1xx1 && @(posedge clk_out_14) ( data_register_20 ) != 5'h18  |-> reg_3 == fsm_2 && rst_15 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "case ( flag_control_status_8 ) \n   6'b011110 : begin\n     err_2 <= reg_4\n     core_16 <= fsm_17\n     clk_14 <= fsm_8;\n   end\n   default : begin \n     err_14 <= cfg_14\n     rx_2 = rx_12\n     sig_4 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_5) ( flag_control_status_8 ) == ( 6'b011110 ) |-> err_2 == reg_4 && core_16 == fsm_17 && clk_14 == fsm_8 ; endproperty \n property name; @(negedge clk_in_5) ( flag_control_status_8 ) != 6'b011110  |-> err_14 == cfg_14 && rx_2 == rx_12 && sig_4 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "case ( error_status_8 ) \n   4'b1111 : begin\n     sig_14 = reg_9\n     fsm_8 <= chip_8\n     reg_18 <= sig_15;\n   end\n   7'b010x10x : begin\n     sig_1 = rst_19\n     rst_2 <= tx_16\n     rx_2 = sig_19;\n   end\n   7'b001x0xx : begin\n     core_3 <= sig_13\n     core_5 <= fsm_6\n     clk_2 = hw_20;\n   end\n   default : begin \n     tx_10 = clk_11\n     data_9 <= rx_20\n     err_18 = cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( error_status_8 ) == ( 4'b1111 ) |-> sig_14 == reg_9 && fsm_8 == chip_8 && reg_18 == sig_15 ; endproperty \n property name; @(posedge cpu_clock_3) ( error_status_8 ) == ( 7'b010x10x ) |-> sig_1 == rst_19 && rst_2 == tx_16 && rx_2 == sig_19 ; endproperty \n property name; @(posedge cpu_clock_3) ( error_status_8 ) == ( 7'b001x0xx ) |-> core_3 == sig_13 && core_5 == fsm_6 && clk_2 == hw_20 ; endproperty \n property name; ( error_status_8 ) != 4'b1111 && ( error_status_8 ) != 7'b010x10x && @(posedge cpu_clock_3) ( error_status_8 ) != 7'b001x0xx  |-> tx_10 == clk_11 && data_9 == rx_20 && err_18 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( start_signal_20 ) \n   7'b0101000 : begin\n     rst_18 = cfg_2\n     reg_14 <= fsm_16\n     tx_7 <= chip_5;\n   end\n   5'b1100x : begin\n     rst_2 = fsm_1\n     reg_7 = core_9\n     reg_15 <= sig_8;\n   end\n   6'b1x1x10 : begin\n     hw_12 <= rx_16\n     rx_20 = clk_6\n     clk_17 = cfg_9;\n   end\n   default : begin \n     chip_9 <= hw_12\n     data_1 <= data_20\n     data_2 = data_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_12) ( start_signal_20 ) == ( 7'b0101000 ) |-> rst_18 == cfg_2 && reg_14 == fsm_16 && tx_7 == chip_5 ; endproperty \n property name; @(posedge clock_ctrl_12) ( start_signal_20 ) == ( 5'b1100x ) |-> rst_2 == fsm_1 && reg_7 == core_9 && reg_15 == sig_8 ; endproperty \n property name; @(posedge clock_ctrl_12) ( start_signal_20 ) == ( 6'b1x1x10 ) |-> hw_12 == rx_16 && rx_20 == clk_6 && clk_17 == cfg_9 ; endproperty \n property name; ( start_signal_20 ) != 7'b0101000 && ( start_signal_20 ) != 5'b1100x && @(posedge clock_ctrl_12) ( start_signal_20 ) != 6'b1x1x10  |-> chip_9 == hw_12 && data_1 == data_20 && data_2 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_12"
    },
    {
        "Code": "case ( instruction_buffer_4 ) \n   5'b01010 : begin\n     reg_1 <= reg_18\n     data_17 <= chip_6;\n   end\n   3'b11x : begin\n     chip_15 = auth_14\n     clk_20 = tx_8;\n   end\n   7'b10x10xx : begin\n     reg_11 <= rst_3\n     tx_20 <= clk_7;\n   end\n   default : begin \n     sig_2 <= chip_20\n     rx_12 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_14) ( instruction_buffer_4 ) == ( 5'b01010 ) |-> reg_1 == reg_18 && data_17 == chip_6 ; endproperty \n property name; @(negedge fast_clk_14) ( instruction_buffer_4 ) == ( 3'b11x ) |-> chip_15 == auth_14 && clk_20 == tx_8 ; endproperty \n property name; @(negedge fast_clk_14) ( instruction_buffer_4 ) == ( 7'b10x10xx ) |-> reg_11 == rst_3 && tx_20 == clk_7 ; endproperty \n property name; ( instruction_buffer_4 ) != 5'b01010 && ( instruction_buffer_4 ) != 3'b11x && @(negedge fast_clk_14) ( instruction_buffer_4 ) != 7'b10x10xx  |-> sig_2 == chip_20 && rx_12 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   5'b01x1x : begin\n     clk_5 <= auth_13\n     sig_8 = sig_13;\n   end\n   7'b1011x10 : begin\n     rx_8 = hw_2\n     err_19 = data_16;\n   end\n   6'b100x01 : begin\n     rst_20 <= err_4\n     cfg_9 <= err_6;\n   end\n   default : begin \n     auth_14 <= fsm_3\n     reg_9 = chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_5) ( acknowledge_19 ) == ( 5'b01x1x ) |-> clk_5 == auth_13 && sig_8 == sig_13 ; endproperty \n property name; @(posedge fast_clk_5) ( acknowledge_19 ) == ( 7'b1011x10 ) |-> rx_8 == hw_2 && err_19 == data_16 ; endproperty \n property name; @(posedge fast_clk_5) ( acknowledge_19 ) == ( 6'b100x01 ) |-> rst_20 == err_4 && cfg_9 == err_6 ; endproperty \n property name; ( acknowledge_19 ) != 5'b01x1x && ( acknowledge_19 ) != 7'b1011x10 && @(posedge fast_clk_5) ( acknowledge_19 ) != 6'b100x01  |-> auth_14 == fsm_3 && reg_9 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "case ( acknowledge_2 ) \n   7'h5x : begin\n     core_19 <= reg_10\n     chip_10 <= fsm_11;\n   end\n   5'b000xx : begin\n     tx_6 <= data_4\n     cfg_13 <= auth_17;\n   end\n   default : begin \n     sig_9 <= rst_7\n     auth_14 = rst_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_19) ( acknowledge_2 ) == ( 7'h5x ) |-> core_19 == reg_10 && chip_10 == fsm_11 ; endproperty \n property name; @(posedge clk_osc_19) ( acknowledge_2 ) == ( 5'b000xx ) |-> tx_6 == data_4 && cfg_13 == auth_17 ; endproperty \n property name; ( acknowledge_2 ) != 7'h5x && @(posedge clk_osc_19) ( acknowledge_2 ) != 5'b000xx  |-> sig_9 == rst_7 && auth_14 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "case ( status_register_buffer_20 ) \n   7'b0101000 : begin\n     tx_6 <= rst_12\n     cfg_5 = rst_2;\n   end\n   default : begin \n     auth_12 = reg_11\n     reg_2 = core_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_9) ( status_register_buffer_20 ) == ( 7'b0101000 ) |-> tx_6 == rst_12 && cfg_5 == rst_2 ; endproperty \n property name; @(posedge core_clock_9) ( status_register_buffer_20 ) != 7'b0101000  |-> auth_12 == reg_11 && reg_2 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_9"
    },
    {
        "Code": "case ( output_register_status_19 ) \n   5'bx11xx : begin\n     sig_13 = data_15\n     auth_9 = rst_15;\n   end\n   default : begin \n     data_2 = chip_13\n     chip_2 = chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_13) ( output_register_status_19 ) == ( 5'bx11xx ) |-> sig_13 == data_15 && auth_9 == rst_15 ; endproperty \n property name; @(negedge clock_div_13) ( output_register_status_19 ) != 5'bx11xx  |-> data_2 == chip_13 && chip_2 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   7'b00010x0 : begin\n     chip_17 = hw_9\n     auth_7 = clk_17\n     cfg_2 <= reg_3;\n   end\n   default : begin \n     cfg_8 = auth_1\n     rx_8 = rx_7\n     hw_5 <= tx_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_4) ( output_buffer_status_2 ) == ( 7'b00010x0 ) |-> chip_17 == hw_9 && auth_7 == clk_17 && cfg_2 == reg_3 ; endproperty \n property name; @(negedge pll_clk_4) ( output_buffer_status_2 ) != 7'b00010x0  |-> cfg_8 == auth_1 && rx_8 == rx_7 && hw_5 == tx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "case ( status_control_14 ) \n   6'b010x0x : begin\n     sig_14 = reg_9\n     cfg_17 <= clk_2\n     tx_18 = tx_20;\n   end\n   default : begin \n     auth_17 = tx_4\n     clk_19 <= chip_2\n     data_18 = fsm_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_17) ( status_control_14 ) == ( 6'b010x0x ) |-> sig_14 == reg_9 && cfg_17 == clk_2 && tx_18 == tx_20 ; endproperty \n property name; @(posedge clock_ctrl_17) ( status_control_14 ) != 6'b010x0x  |-> auth_17 == tx_4 && clk_19 == chip_2 && data_18 == fsm_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "case ( flag_control_13 ) \n   7'h38 : begin\n     core_5 <= chip_9\n     rx_2 = auth_14\n     tx_8 <= tx_16;\n   end\n   7'bxx000x0 : begin\n     err_19 <= err_10\n     hw_7 = err_6\n     data_8 <= reg_7;\n   end\n   5'b10100 : begin\n     reg_3 <= cfg_9\n     hw_8 <= tx_2\n     sig_15 = rst_16;\n   end\n   default : begin \n     tx_9 = hw_15\n     sig_19 = tx_5\n     auth_18 = rx_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_16) ( flag_control_13 ) == ( 7'h38 ) |-> core_5 == chip_9 && rx_2 == auth_14 && tx_8 == tx_16 ; endproperty \n property name; @(negedge ref_clk_16) ( flag_control_13 ) == ( 7'bxx000x0 ) |-> err_19 == err_10 && hw_7 == err_6 && data_8 == reg_7 ; endproperty \n property name; @(negedge ref_clk_16) ( flag_control_13 ) == ( 5'b10100 ) |-> reg_3 == cfg_9 && hw_8 == tx_2 && sig_15 == rst_16 ; endproperty \n property name; ( flag_control_13 ) != 7'h38 && ( flag_control_13 ) != 7'bxx000x0 && @(negedge ref_clk_16) ( flag_control_13 ) != 5'b10100  |-> tx_9 == hw_15 && sig_19 == tx_5 && auth_18 == rx_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "case ( error_status_2 ) \n   7'b1010x11 : begin\n     chip_8 = core_5\n     chip_3 = cfg_10;\n   end\n   7'b0101101 : begin\n     sig_2 = data_6\n     fsm_17 <= cfg_16;\n   end\n   7'b0x10000 : begin\n     tx_9 = chip_5\n     auth_4 = tx_3;\n   end\n   default : begin \n     err_18 = cfg_9\n     tx_3 <= reg_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_12) ( error_status_2 ) == ( 7'b1010x11 ) |-> chip_8 == core_5 && chip_3 == cfg_10 ; endproperty \n property name; @(negedge mem_clock_12) ( error_status_2 ) == ( 7'b0101101 ) |-> sig_2 == data_6 && fsm_17 == cfg_16 ; endproperty \n property name; @(negedge mem_clock_12) ( error_status_2 ) == ( 7'b0x10000 ) |-> tx_9 == chip_5 && auth_4 == tx_3 ; endproperty \n property name; ( error_status_2 ) != 7'b1010x11 && ( error_status_2 ) != 7'b0101101 && @(negedge mem_clock_12) ( error_status_2 ) != 7'b0x10000  |-> err_18 == cfg_9 && tx_3 == reg_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "case ( transfer_complete_10 ) \n   7'b01x000x : begin\n     fsm_1 <= core_20\n     chip_19 <= reg_1;\n   end\n   7'hx : begin\n     rst_6 <= rx_8\n     cfg_14 <= data_3;\n   end\n   default : begin \n     clk_8 = rst_2\n     cfg_17 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( transfer_complete_10 ) == ( 7'b01x000x ) |-> fsm_1 == core_20 && chip_19 == reg_1 ; endproperty \n property name; @(posedge ref_clk_19) ( transfer_complete_10 ) == ( 7'hx ) |-> rst_6 == rx_8 && cfg_14 == data_3 ; endproperty \n property name; ( transfer_complete_10 ) != 7'b01x000x && @(posedge ref_clk_19) ( transfer_complete_10 ) != 7'hx  |-> clk_8 == rst_2 && cfg_17 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( data_out_8 ) \n   6'bx1101x : begin\n     cfg_7 <= rx_10\n     data_8 <= data_4\n     rst_18 = core_15;\n   end\n   7'b1011x10 : begin\n     rst_11 = clk_17\n     hw_11 <= hw_18\n     chip_3 <= rst_6;\n   end\n   default : begin \n     auth_8 = fsm_9\n     fsm_14 <= tx_6\n     reg_1 <= chip_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_10) ( data_out_8 ) == ( 6'bx1101x ) |-> cfg_7 == rx_10 && data_8 == data_4 && rst_18 == core_15 ; endproperty \n property name; @(posedge clk_enable_10) ( data_out_8 ) == ( 7'b1011x10 ) |-> rst_11 == clk_17 && hw_11 == hw_18 && chip_3 == rst_6 ; endproperty \n property name; ( data_out_8 ) != 6'bx1101x && @(posedge clk_enable_10) ( data_out_8 ) != 7'b1011x10  |-> auth_8 == fsm_9 && fsm_14 == tx_6 && reg_1 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "case ( acknowledge_9 ) \n   6'h1f : begin\n     fsm_20 <= tx_3\n     data_9 = fsm_11\n     rst_5 <= chip_20;\n   end\n   data_15 : begin\n     sig_18 = rst_16\n     reg_16 <= hw_12\n     err_16 <= fsm_19;\n   end\n   default : begin \n     hw_8 = chip_13\n     hw_11 <= hw_4\n     chip_11 <= hw_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( acknowledge_9 ) == ( 6'h1f ) |-> fsm_20 == tx_3 && data_9 == fsm_11 && rst_5 == chip_20 ; endproperty \n property name; @(posedge clk_osc_2) ( acknowledge_9 ) == ( data_15 ) |-> sig_18 == rst_16 && reg_16 == hw_12 && err_16 == fsm_19 ; endproperty \n property name; ( acknowledge_9 ) != 6'h1f && @(posedge clk_osc_2) ( acknowledge_9 ) != data_15  |-> hw_8 == chip_13 && hw_11 == hw_4 && chip_11 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   6'h27 : begin\n     fsm_5 <= tx_1\n     sig_9 = rx_16\n     rst_5 = sig_17;\n   end\n   7'b1001000 : begin\n     rst_8 <= clk_6\n     rst_4 = chip_14\n     rx_4 <= err_15;\n   end\n   default : begin \n     reg_2 <= sig_16\n     err_16 = cfg_14\n     tx_17 = core_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( instruction_buffer_11 ) == ( 6'h27 ) |-> fsm_5 == tx_1 && sig_9 == rx_16 && rst_5 == sig_17 ; endproperty \n property name; @(posedge clk_osc_11) ( instruction_buffer_11 ) == ( 7'b1001000 ) |-> rst_8 == clk_6 && rst_4 == chip_14 && rx_4 == err_15 ; endproperty \n property name; ( instruction_buffer_11 ) != 6'h27 && @(posedge clk_osc_11) ( instruction_buffer_11 ) != 7'b1001000  |-> reg_2 == sig_16 && err_16 == cfg_14 && tx_17 == core_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( output_status_14 ) \n   7'bx010x00 : begin\n     rst_17 <= auth_18\n     reg_9 = sig_14;\n   end\n   core_20 : begin\n     fsm_8 = tx_15\n     cfg_7 = sig_9;\n   end\n   default : begin \n     rst_6 = hw_10\n     data_16 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_2) ( output_status_14 ) == ( 7'bx010x00 ) |-> rst_17 == auth_18 && reg_9 == sig_14 ; endproperty \n property name; @(posedge clk_osc_2) ( output_status_14 ) == ( core_20 ) |-> fsm_8 == tx_15 && cfg_7 == sig_9 ; endproperty \n property name; ( output_status_14 ) != 7'bx010x00 && @(posedge clk_osc_2) ( output_status_14 ) != core_20  |-> rst_6 == hw_10 && data_16 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "case ( read_data_5 ) \n   4'b101x : begin\n     err_2 = rst_18\n     data_7 <= tx_11\n     rx_19 = core_18;\n   end\n   7'b0x0x000 : begin\n     auth_4 <= rx_3\n     tx_8 = err_10\n     core_4 <= rx_20;\n   end\n   6'bxxxx10 : begin\n     tx_18 = reg_1\n     clk_5 <= hw_14\n     clk_11 <= cfg_18;\n   end\n   default : begin \n     auth_7 = chip_3\n     hw_10 = core_1\n     hw_17 <= fsm_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_10) ( read_data_5 ) == ( 4'b101x ) |-> err_2 == rst_18 && data_7 == tx_11 && rx_19 == core_18 ; endproperty \n property name; @(negedge ref_clk_10) ( read_data_5 ) == ( 7'b0x0x000 ) |-> auth_4 == rx_3 && tx_8 == err_10 && core_4 == rx_20 ; endproperty \n property name; @(negedge ref_clk_10) ( read_data_5 ) == ( 6'bxxxx10 ) |-> tx_18 == reg_1 && clk_5 == hw_14 && clk_11 == cfg_18 ; endproperty \n property name; ( read_data_5 ) != 4'b101x && ( read_data_5 ) != 7'b0x0x000 && @(negedge ref_clk_10) ( read_data_5 ) != 6'bxxxx10  |-> auth_7 == chip_3 && hw_10 == core_1 && hw_17 == fsm_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "case ( flag_control_status_20 ) \n   6'b011111 : begin\n     cfg_9 = clk_3\n     rx_14 <= rst_9\n     core_13 <= chip_10;\n   end\n   tx_16 : begin\n     chip_5 = auth_17\n     sig_3 = rst_5\n     fsm_12 = cfg_15;\n   end\n   default : begin \n     rx_2 = core_14\n     reg_20 = rst_8\n     err_20 <= auth_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_1) ( flag_control_status_20 ) == ( 6'b011111 ) |-> cfg_9 == clk_3 && rx_14 == rst_9 && core_13 == chip_10 ; endproperty \n property name; @(posedge cpu_clock_1) ( flag_control_status_20 ) == ( tx_16 ) |-> chip_5 == auth_17 && sig_3 == rst_5 && fsm_12 == cfg_15 ; endproperty \n property name; ( flag_control_status_20 ) != 6'b011111 && @(posedge cpu_clock_1) ( flag_control_status_20 ) != tx_16  |-> rx_2 == core_14 && reg_20 == rst_8 && err_20 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   5'b1x001 : begin\n     reg_12 <= chip_4\n     err_11 <= fsm_20\n     cfg_7 <= chip_19;\n   end\n   7'b00x0010 : begin\n     rx_16 = hw_15\n     err_7 = chip_7\n     data_16 = auth_12;\n   end\n   default : begin \n     rst_4 <= sig_1\n     cfg_20 <= fsm_3\n     err_6 <= sig_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_13) ( interrupt_control_status_15 ) == ( 5'b1x001 ) |-> reg_12 == chip_4 && err_11 == fsm_20 && cfg_7 == chip_19 ; endproperty \n property name; @(negedge ref_clk_13) ( interrupt_control_status_15 ) == ( 7'b00x0010 ) |-> rx_16 == hw_15 && err_7 == chip_7 && data_16 == auth_12 ; endproperty \n property name; ( interrupt_control_status_15 ) != 5'b1x001 && @(negedge ref_clk_13) ( interrupt_control_status_15 ) != 7'b00x0010  |-> rst_4 == sig_1 && cfg_20 == fsm_3 && err_6 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "case ( result_register_12 ) \n   7'bx00x1xx : begin\n     clk_17 = fsm_13\n     rx_13 = chip_18\n     sig_2 = data_15;\n   end\n   default : begin \n     rx_16 <= hw_4\n     cfg_8 = core_12\n     clk_13 = tx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_1) ( result_register_12 ) == ( 7'bx00x1xx ) |-> clk_17 == fsm_13 && rx_13 == chip_18 && sig_2 == data_15 ; endproperty \n property name; @(posedge mem_clock_1) ( result_register_12 ) != 7'bx00x1xx  |-> rx_16 == hw_4 && cfg_8 == core_12 && clk_13 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "case ( flag_control_18 ) \n   3'b1x1 : begin\n     auth_15 = tx_6\n     core_16 = auth_9;\n   end\n   7'b0110001 : begin\n     reg_2 = tx_16\n     rst_18 = fsm_14;\n   end\n   7'bxx1xx1x : begin\n     reg_8 <= core_1\n     chip_2 <= rx_15;\n   end\n   default : begin \n     rst_10 <= cfg_13\n     chip_5 <= reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( flag_control_18 ) == ( 3'b1x1 ) |-> auth_15 == tx_6 && core_16 == auth_9 ; endproperty \n property name; @(posedge core_clock_13) ( flag_control_18 ) == ( 7'b0110001 ) |-> reg_2 == tx_16 && rst_18 == fsm_14 ; endproperty \n property name; @(posedge core_clock_13) ( flag_control_18 ) == ( 7'bxx1xx1x ) |-> reg_8 == core_1 && chip_2 == rx_15 ; endproperty \n property name; ( flag_control_18 ) != 3'b1x1 && ( flag_control_18 ) != 7'b0110001 && @(posedge core_clock_13) ( flag_control_18 ) != 7'bxx1xx1x  |-> rst_10 == cfg_13 && chip_5 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( output_status_1 ) \n   7'b1101101 : begin\n     clk_20 <= auth_19\n     cfg_1 = tx_2;\n   end\n   7'h1c : begin\n     auth_18 = tx_17\n     reg_19 <= tx_11;\n   end\n   7'b0010100 : begin\n     fsm_18 = reg_6\n     sig_12 = core_12;\n   end\n   default : begin \n     err_11 <= cfg_4\n     hw_16 <= core_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_18) ( output_status_1 ) == ( 7'b1101101 ) |-> clk_20 == auth_19 && cfg_1 == tx_2 ; endproperty \n property name; @(negedge fast_clk_18) ( output_status_1 ) == ( 7'h1c ) |-> auth_18 == tx_17 && reg_19 == tx_11 ; endproperty \n property name; @(negedge fast_clk_18) ( output_status_1 ) == ( 7'b0010100 ) |-> fsm_18 == reg_6 && sig_12 == core_12 ; endproperty \n property name; ( output_status_1 ) != 7'b1101101 && ( output_status_1 ) != 7'h1c && @(negedge fast_clk_18) ( output_status_1 ) != 7'b0010100  |-> err_11 == cfg_4 && hw_16 == core_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "case ( output_status_register_4 ) \n   5'h7 : begin\n     hw_3 <= cfg_7\n     cfg_14 <= err_3\n     data_17 <= cfg_17;\n   end\n   default : begin \n     hw_4 <= data_12\n     tx_4 <= data_1\n     rx_13 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_6) ( output_status_register_4 ) == ( 5'h7 ) |-> hw_3 == cfg_7 && cfg_14 == err_3 && data_17 == cfg_17 ; endproperty \n property name; @(posedge cpu_clock_6) ( output_status_register_4 ) != 5'h7  |-> hw_4 == data_12 && tx_4 == data_1 && rx_13 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "case ( instruction_2 ) \n   4'bx000 : begin\n     core_18 <= rst_19\n     sig_15 = fsm_1;\n   end\n   7'hc : begin\n     rx_12 = hw_1\n     err_4 = fsm_4;\n   end\n   default : begin \n     rx_14 = chip_20\n     auth_9 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_8) ( instruction_2 ) == ( 4'bx000 ) |-> core_18 == rst_19 && sig_15 == fsm_1 ; endproperty \n property name; @(posedge clock_div_8) ( instruction_2 ) == ( 7'hc ) |-> rx_12 == hw_1 && err_4 == fsm_4 ; endproperty \n property name; ( instruction_2 ) != 4'bx000 && @(posedge clock_div_8) ( instruction_2 ) != 7'hc  |-> rx_14 == chip_20 && auth_9 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   7'b1x10x0x : begin\n     cfg_19 <= rx_8\n     err_10 <= hw_14\n     fsm_12 = fsm_8;\n   end\n   default : begin \n     rx_7 <= auth_13\n     chip_4 <= clk_10\n     fsm_18 <= sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_15) ( interrupt_control_11 ) == ( 7'b1x10x0x ) |-> cfg_19 == rx_8 && err_10 == hw_14 && fsm_12 == fsm_8 ; endproperty \n property name; @(negedge clock_ctrl_15) ( interrupt_control_11 ) != 7'b1x10x0x  |-> rx_7 == auth_13 && chip_4 == clk_10 && fsm_18 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "case ( data_status_6 ) \n   5'b01001 : begin\n     err_16 <= clk_7\n     rx_10 <= clk_8;\n   end\n   4'h8 : begin\n     cfg_8 = hw_11\n     hw_6 <= core_20;\n   end\n   4'b1x1x : begin\n     err_5 = err_18\n     err_10 <= fsm_14;\n   end\n   default : begin \n     rst_13 = core_16\n     core_20 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_7) ( data_status_6 ) == ( 5'b01001 ) |-> err_16 == clk_7 && rx_10 == clk_8 ; endproperty \n property name; @(posedge clk_in_7) ( data_status_6 ) == ( 4'h8 ) |-> cfg_8 == hw_11 && hw_6 == core_20 ; endproperty \n property name; @(posedge clk_in_7) ( data_status_6 ) == ( 4'b1x1x ) |-> err_5 == err_18 && err_10 == fsm_14 ; endproperty \n property name; ( data_status_6 ) != 5'b01001 && ( data_status_6 ) != 4'h8 && @(posedge clk_in_7) ( data_status_6 ) != 4'b1x1x  |-> rst_13 == core_16 && core_20 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "case ( command_word_15 ) \n   7'b11x01x0 : begin\n     sig_18 <= clk_8\n     auth_1 = tx_1;\n   end\n   6'b1100xx : begin\n     err_13 = hw_3\n     reg_20 <= tx_14;\n   end\n   7'bx101x0x : begin\n     sig_4 = core_10\n     clk_3 <= auth_4;\n   end\n   default : begin \n     fsm_15 = sig_5\n     data_20 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_6) ( command_word_15 ) == ( 7'b11x01x0 ) |-> sig_18 == clk_8 && auth_1 == tx_1 ; endproperty \n property name; @(posedge cpu_clock_6) ( command_word_15 ) == ( 6'b1100xx ) |-> err_13 == hw_3 && reg_20 == tx_14 ; endproperty \n property name; @(posedge cpu_clock_6) ( command_word_15 ) == ( 7'bx101x0x ) |-> sig_4 == core_10 && clk_3 == auth_4 ; endproperty \n property name; ( command_word_15 ) != 7'b11x01x0 && ( command_word_15 ) != 6'b1100xx && @(posedge cpu_clock_6) ( command_word_15 ) != 7'bx101x0x  |-> fsm_15 == sig_5 && data_20 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "case ( data_out_7 ) \n   4'b1xxx : begin\n     fsm_11 <= hw_10\n     clk_10 = auth_9\n     auth_18 <= hw_18;\n   end\n   default : begin \n     core_16 <= rx_8\n     reg_8 <= rst_10\n     sig_13 = sig_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_1) ( data_out_7 ) == ( 4'b1xxx ) |-> fsm_11 == hw_10 && clk_10 == auth_9 && auth_18 == hw_18 ; endproperty \n property name; @(negedge async_clk_1) ( data_out_7 ) != 4'b1xxx  |-> core_16 == rx_8 && reg_8 == rst_10 && sig_13 == sig_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "case ( control_register_status_status_15 ) \n   5'bxx010 : begin\n     core_7 = cfg_15\n     chip_17 <= tx_6\n     clk_17 = reg_8;\n   end\n   7'b110x0x0 : begin\n     fsm_13 <= cfg_2\n     fsm_1 <= fsm_2\n     data_12 <= reg_12;\n   end\n   6'bx01xxx : begin\n     hw_6 <= rx_17\n     rst_6 = rst_3\n     reg_20 = rx_18;\n   end\n   default : begin \n     sig_1 <= auth_14\n     tx_8 <= sig_17\n     sig_12 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_8) ( control_register_status_status_15 ) == ( 5'bxx010 ) |-> core_7 == cfg_15 && chip_17 == tx_6 && clk_17 == reg_8 ; endproperty \n property name; @(posedge pll_clk_8) ( control_register_status_status_15 ) == ( 7'b110x0x0 ) |-> fsm_13 == cfg_2 && fsm_1 == fsm_2 && data_12 == reg_12 ; endproperty \n property name; @(posedge pll_clk_8) ( control_register_status_status_15 ) == ( 6'bx01xxx ) |-> hw_6 == rx_17 && rst_6 == rst_3 && reg_20 == rx_18 ; endproperty \n property name; ( control_register_status_status_15 ) != 5'bxx010 && ( control_register_status_status_15 ) != 7'b110x0x0 && @(posedge pll_clk_8) ( control_register_status_status_15 ) != 6'bx01xxx  |-> sig_1 == auth_14 && tx_8 == sig_17 && sig_12 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "case ( input_buffer_16 ) \n   6'b1xxxx1 : begin\n     sig_16 <= sig_10\n     hw_15 = clk_1;\n   end\n   7'bxxxxx1x : begin\n     core_8 <= rx_11\n     auth_19 <= hw_19;\n   end\n   7'bx001111 : begin\n     chip_14 <= auth_15\n     cfg_20 <= sig_6;\n   end\n   default : begin \n     hw_8 <= data_17\n     clk_16 <= data_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_3) ( input_buffer_16 ) == ( 6'b1xxxx1 ) |-> sig_16 == sig_10 && hw_15 == clk_1 ; endproperty \n property name; @(negedge cpu_clock_3) ( input_buffer_16 ) == ( 7'bxxxxx1x ) |-> core_8 == rx_11 && auth_19 == hw_19 ; endproperty \n property name; @(negedge cpu_clock_3) ( input_buffer_16 ) == ( 7'bx001111 ) |-> chip_14 == auth_15 && cfg_20 == sig_6 ; endproperty \n property name; ( input_buffer_16 ) != 6'b1xxxx1 && ( input_buffer_16 ) != 7'bxxxxx1x && @(negedge cpu_clock_3) ( input_buffer_16 ) != 7'bx001111  |-> hw_8 == data_17 && clk_16 == data_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "case ( command_status_19 ) \n   4'h5 : begin\n     hw_5 <= reg_15\n     rx_19 = core_6;\n   end\n   6'b111011 : begin\n     auth_13 <= rst_18\n     cfg_1 = clk_8;\n   end\n   7'b00xx01x : begin\n     chip_12 = hw_19\n     sig_11 = err_19;\n   end\n   default : begin \n     rst_8 <= hw_20\n     core_20 = chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_14) ( command_status_19 ) == ( 4'h5 ) |-> hw_5 == reg_15 && rx_19 == core_6 ; endproperty \n property name; @(posedge clock_source_14) ( command_status_19 ) == ( 6'b111011 ) |-> auth_13 == rst_18 && cfg_1 == clk_8 ; endproperty \n property name; @(posedge clock_source_14) ( command_status_19 ) == ( 7'b00xx01x ) |-> chip_12 == hw_19 && sig_11 == err_19 ; endproperty \n property name; ( command_status_19 ) != 4'h5 && ( command_status_19 ) != 6'b111011 && @(posedge clock_source_14) ( command_status_19 ) != 7'b00xx01x  |-> rst_8 == hw_20 && core_20 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "case ( error_status_14 ) \n   rx_17 : begin\n     tx_18 <= reg_3\n     reg_16 <= auth_6;\n   end\n   4'b0001 : begin\n     rx_6 <= tx_15\n     err_8 <= reg_4;\n   end\n   7'b1101110 : begin\n     tx_1 = core_10\n     cfg_11 = fsm_9;\n   end\n   default : begin \n     clk_13 = data_19\n     err_6 <= cfg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_1) ( error_status_14 ) == ( rx_17 ) |-> tx_18 == reg_3 && reg_16 == auth_6 ; endproperty \n property name; @(posedge clk_enable_1) ( error_status_14 ) == ( 4'b0001 ) |-> rx_6 == tx_15 && err_8 == reg_4 ; endproperty \n property name; @(posedge clk_enable_1) ( error_status_14 ) == ( 7'b1101110 ) |-> tx_1 == core_10 && cfg_11 == fsm_9 ; endproperty \n property name; ( error_status_14 ) != rx_17 && ( error_status_14 ) != 4'b0001 && @(posedge clk_enable_1) ( error_status_14 ) != 7'b1101110  |-> clk_13 == data_19 && err_6 == cfg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "case ( input_ready_1 ) \n   7'bx00x000 : begin\n     rst_18 = reg_5\n     clk_16 = core_18;\n   end\n   6'bx01010 : begin\n     data_10 <= rst_9\n     tx_4 = rst_4;\n   end\n   default : begin \n     err_18 <= auth_5\n     core_7 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( input_ready_1 ) == ( 7'bx00x000 ) |-> rst_18 == reg_5 && clk_16 == core_18 ; endproperty \n property name; @(posedge core_clock_13) ( input_ready_1 ) == ( 6'bx01010 ) |-> data_10 == rst_9 && tx_4 == rst_4 ; endproperty \n property name; ( input_ready_1 ) != 7'bx00x000 && @(posedge core_clock_13) ( input_ready_1 ) != 6'bx01010  |-> err_18 == auth_5 && core_7 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( read_data_3 ) \n   6'bxxxxx1 : begin\n     sig_5 = hw_19\n     rx_7 <= fsm_16;\n   end\n   cfg_8 : begin\n     rst_12 <= sig_10\n     core_3 = cfg_11;\n   end\n   7'bx101x00 : begin\n     reg_9 = hw_7\n     tx_4 = rx_15;\n   end\n   default : begin \n     rst_1 <= clk_13\n     auth_1 <= chip_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_13) ( read_data_3 ) == ( 6'bxxxxx1 ) |-> sig_5 == hw_19 && rx_7 == fsm_16 ; endproperty \n property name; @(negedge async_clk_13) ( read_data_3 ) == ( cfg_8 ) |-> rst_12 == sig_10 && core_3 == cfg_11 ; endproperty \n property name; @(negedge async_clk_13) ( read_data_3 ) == ( 7'bx101x00 ) |-> reg_9 == hw_7 && tx_4 == rx_15 ; endproperty \n property name; ( read_data_3 ) != 6'bxxxxx1 && ( read_data_3 ) != cfg_8 && @(negedge async_clk_13) ( read_data_3 ) != 7'bx101x00  |-> rst_1 == clk_13 && auth_1 == chip_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   fsm_2 : begin\n     fsm_1 = hw_12\n     rx_13 = clk_17;\n   end\n   default : begin \n     cfg_4 <= err_5\n     hw_16 <= core_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_12) ( data_status_register_2 ) == ( fsm_2 ) |-> fsm_1 == hw_12 && rx_13 == clk_17 ; endproperty \n property name; @(posedge mem_clock_12) ( data_status_register_2 ) != fsm_2  |-> cfg_4 == err_5 && hw_16 == core_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_12"
    },
    {
        "Code": "case ( status_output_3 ) \n   7'bxx1111x : begin\n     fsm_14 = rst_7\n     chip_13 <= rx_18;\n   end\n   default : begin \n     err_2 <= fsm_14\n     hw_1 = sig_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_1) ( status_output_3 ) == ( 7'bxx1111x ) |-> fsm_14 == rst_7 && chip_13 == rx_18 ; endproperty \n property name; @(posedge main_clk_1) ( status_output_3 ) != 7'bxx1111x  |-> err_2 == fsm_14 && hw_1 == sig_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_1"
    },
    {
        "Code": "case ( write_complete_20 ) \n   7'b0x000x0 : begin\n     sig_11 <= rst_4\n     err_10 = core_1\n     auth_9 = data_19;\n   end\n   7'b11101x1 : begin\n     data_9 <= hw_8\n     tx_5 = err_1\n     tx_4 = auth_17;\n   end\n   7'b10x1010 : begin\n     rx_2 <= data_14\n     clk_17 <= tx_16\n     err_18 = data_4;\n   end\n   default : begin \n     err_17 <= chip_1\n     cfg_6 <= rst_19\n     rx_12 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_18) ( write_complete_20 ) == ( 7'b0x000x0 ) |-> sig_11 == rst_4 && err_10 == core_1 && auth_9 == data_19 ; endproperty \n property name; @(posedge clk_gen_18) ( write_complete_20 ) == ( 7'b11101x1 ) |-> data_9 == hw_8 && tx_5 == err_1 && tx_4 == auth_17 ; endproperty \n property name; @(posedge clk_gen_18) ( write_complete_20 ) == ( 7'b10x1010 ) |-> rx_2 == data_14 && clk_17 == tx_16 && err_18 == data_4 ; endproperty \n property name; ( write_complete_20 ) != 7'b0x000x0 && ( write_complete_20 ) != 7'b11101x1 && @(posedge clk_gen_18) ( write_complete_20 ) != 7'b10x1010  |-> err_17 == chip_1 && cfg_6 == rst_19 && rx_12 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "case ( control_register_2 ) \n   7'h50 : begin\n     rst_2 = fsm_8\n     reg_16 = core_10\n     auth_19 = auth_2;\n   end\n   6'b010000 : begin\n     hw_15 <= auth_14\n     cfg_10 <= reg_8\n     fsm_18 <= auth_16;\n   end\n   7'b1x01001 : begin\n     hw_18 <= sig_19\n     err_18 = rx_3\n     data_16 = data_13;\n   end\n   default : begin \n     rst_10 = rx_17\n     chip_6 = hw_11\n     auth_3 = chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_10) ( control_register_2 ) == ( 7'h50 ) |-> rst_2 == fsm_8 && reg_16 == core_10 && auth_19 == auth_2 ; endproperty \n property name; @(posedge sys_clk_10) ( control_register_2 ) == ( 6'b010000 ) |-> hw_15 == auth_14 && cfg_10 == reg_8 && fsm_18 == auth_16 ; endproperty \n property name; @(posedge sys_clk_10) ( control_register_2 ) == ( 7'b1x01001 ) |-> hw_18 == sig_19 && err_18 == rx_3 && data_16 == data_13 ; endproperty \n property name; ( control_register_2 ) != 7'h50 && ( control_register_2 ) != 6'b010000 && @(posedge sys_clk_10) ( control_register_2 ) != 7'b1x01001  |-> rst_10 == rx_17 && chip_6 == hw_11 && auth_3 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "case ( status_register_16 ) \n   5'b00011 : begin\n     clk_15 <= hw_15\n     err_1 <= chip_17;\n   end\n   7'bx01xxx0 : begin\n     clk_12 = data_1\n     reg_19 <= clk_18;\n   end\n   default : begin \n     reg_8 <= chip_6\n     rx_8 <= rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_7) ( status_register_16 ) == ( 5'b00011 ) |-> clk_15 == hw_15 && err_1 == chip_17 ; endproperty \n property name; @(negedge ref_clk_7) ( status_register_16 ) == ( 7'bx01xxx0 ) |-> clk_12 == data_1 && reg_19 == clk_18 ; endproperty \n property name; ( status_register_16 ) != 5'b00011 && @(negedge ref_clk_7) ( status_register_16 ) != 7'bx01xxx0  |-> reg_8 == chip_6 && rx_8 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "case ( interrupt_control_20 ) \n   7'bx1x0xx0 : begin\n     rst_9 = rx_3\n     reg_18 <= rx_13;\n   end\n   default : begin \n     reg_7 <= chip_7\n     rst_17 = chip_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_10) ( interrupt_control_20 ) == ( 7'bx1x0xx0 ) |-> rst_9 == rx_3 && reg_18 == rx_13 ; endproperty \n property name; @(posedge mem_clock_10) ( interrupt_control_20 ) != 7'bx1x0xx0  |-> reg_7 == chip_7 && rst_17 == chip_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "case ( operation_status_13 ) \n   4'bx01x : begin\n     hw_3 <= data_1\n     reg_4 <= fsm_14;\n   end\n   default : begin \n     clk_8 = clk_3\n     sig_8 <= hw_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_16) ( operation_status_13 ) == ( 4'bx01x ) |-> hw_3 == data_1 && reg_4 == fsm_14 ; endproperty \n property name; @(posedge bus_clock_16) ( operation_status_13 ) != 4'bx01x  |-> clk_8 == clk_3 && sig_8 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "case ( interrupt_control_5 ) \n   7'h78 : begin\n     clk_9 <= chip_3\n     hw_10 = sig_13\n     auth_11 = sig_16;\n   end\n   default : begin \n     data_15 = fsm_16\n     fsm_10 <= tx_14\n     cfg_16 <= tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_14) ( interrupt_control_5 ) == ( 7'h78 ) |-> clk_9 == chip_3 && hw_10 == sig_13 && auth_11 == sig_16 ; endproperty \n property name; @(posedge mem_clock_14) ( interrupt_control_5 ) != 7'h78  |-> data_15 == fsm_16 && fsm_10 == tx_14 && cfg_16 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "case ( instruction_register_6 ) \n   7'b101x001 : begin\n     data_3 = err_7\n     reg_13 = rx_12;\n   end\n   6'h1a : begin\n     core_8 = chip_14\n     err_5 = auth_20;\n   end\n   default : begin \n     clk_18 <= hw_18\n     reg_19 <= rx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_9) ( instruction_register_6 ) == ( 7'b101x001 ) |-> data_3 == err_7 && reg_13 == rx_12 ; endproperty \n property name; @(posedge mem_clock_9) ( instruction_register_6 ) == ( 6'h1a ) |-> core_8 == chip_14 && err_5 == auth_20 ; endproperty \n property name; ( instruction_register_6 ) != 7'b101x001 && @(posedge mem_clock_9) ( instruction_register_6 ) != 6'h1a  |-> clk_18 == hw_18 && reg_19 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "case ( ready_output_15 ) \n   7'b11000xx : begin\n     hw_20 <= cfg_7\n     rst_20 <= clk_6;\n   end\n   default : begin \n     cfg_4 = hw_2\n     sig_9 = err_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_8) ( ready_output_15 ) == ( 7'b11000xx ) |-> hw_20 == cfg_7 && rst_20 == clk_6 ; endproperty \n property name; @(negedge clock_ctrl_8) ( ready_output_15 ) != 7'b11000xx  |-> cfg_4 == hw_2 && sig_9 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "case ( start_bit_5 ) \n   5'bx1x1x : begin\n     fsm_17 <= core_17\n     core_8 <= rst_5;\n   end\n   7'h36 : begin\n     auth_1 = chip_7\n     chip_11 <= cfg_7;\n   end\n   default : begin \n     err_9 <= rx_7\n     clk_7 <= core_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_6) ( start_bit_5 ) == ( 5'bx1x1x ) |-> fsm_17 == core_17 && core_8 == rst_5 ; endproperty \n property name; @(negedge bus_clock_6) ( start_bit_5 ) == ( 7'h36 ) |-> auth_1 == chip_7 && chip_11 == cfg_7 ; endproperty \n property name; ( start_bit_5 ) != 5'bx1x1x && @(negedge bus_clock_6) ( start_bit_5 ) != 7'h36  |-> err_9 == rx_7 && clk_7 == core_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_6"
    },
    {
        "Code": "case ( start_bit_3 ) \n   7'bx110x01 : begin\n     cfg_18 = chip_14\n     core_14 = tx_6\n     cfg_16 = core_6;\n   end\n   7'b11000xx : begin\n     chip_20 <= data_19\n     hw_14 <= auth_20\n     rst_7 = chip_1;\n   end\n   7'b1100110 : begin\n     sig_17 <= rx_2\n     clk_9 = cfg_12\n     sig_10 <= err_10;\n   end\n   default : begin \n     core_19 = rst_9\n     hw_17 = rst_12\n     reg_8 <= fsm_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_19) ( start_bit_3 ) == ( 7'bx110x01 ) |-> cfg_18 == chip_14 && core_14 == tx_6 && cfg_16 == core_6 ; endproperty \n property name; @(posedge core_clock_19) ( start_bit_3 ) == ( 7'b11000xx ) |-> chip_20 == data_19 && hw_14 == auth_20 && rst_7 == chip_1 ; endproperty \n property name; @(posedge core_clock_19) ( start_bit_3 ) == ( 7'b1100110 ) |-> sig_17 == rx_2 && clk_9 == cfg_12 && sig_10 == err_10 ; endproperty \n property name; ( start_bit_3 ) != 7'bx110x01 && ( start_bit_3 ) != 7'b11000xx && @(posedge core_clock_19) ( start_bit_3 ) != 7'b1100110  |-> core_19 == rst_9 && hw_17 == rst_12 && reg_8 == fsm_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "case ( result_register_9 ) \n   7'b0x10000 : begin\n     tx_14 <= reg_7\n     rx_9 <= rx_13\n     chip_5 <= data_2;\n   end\n   3'h0 : begin\n     rx_16 <= hw_5\n     err_20 <= fsm_20\n     core_12 <= chip_20;\n   end\n   default : begin \n     tx_16 = cfg_7\n     data_9 <= tx_18\n     reg_15 = clk_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_2) ( result_register_9 ) == ( 7'b0x10000 ) |-> tx_14 == reg_7 && rx_9 == rx_13 && chip_5 == data_2 ; endproperty \n property name; @(negedge clk_signal_2) ( result_register_9 ) == ( 3'h0 ) |-> rx_16 == hw_5 && err_20 == fsm_20 && core_12 == chip_20 ; endproperty \n property name; ( result_register_9 ) != 7'b0x10000 && @(negedge clk_signal_2) ( result_register_9 ) != 3'h0  |-> tx_16 == cfg_7 && data_9 == tx_18 && reg_15 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "case ( address_4 ) \n   7'h43 : begin\n     cfg_17 <= hw_17\n     auth_6 <= auth_15;\n   end\n   default : begin \n     rx_16 = chip_12\n     err_5 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_15) ( address_4 ) == ( 7'h43 ) |-> cfg_17 == hw_17 && auth_6 == auth_15 ; endproperty \n property name; @(posedge clk_out_15) ( address_4 ) != 7'h43  |-> rx_16 == chip_12 && err_5 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   6'b10x010 : begin\n     reg_16 = auth_16\n     rst_12 <= cfg_2\n     clk_20 <= rx_8;\n   end\n   7'bxxx10xx : begin\n     hw_20 <= chip_7\n     reg_19 <= rst_11\n     chip_13 = rx_4;\n   end\n   default : begin \n     err_1 = sig_3\n     auth_15 <= hw_2\n     cfg_14 <= data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_10) ( acknowledge_5 ) == ( 6'b10x010 ) |-> reg_16 == auth_16 && rst_12 == cfg_2 && clk_20 == rx_8 ; endproperty \n property name; @(posedge clk_in_10) ( acknowledge_5 ) == ( 7'bxxx10xx ) |-> hw_20 == chip_7 && reg_19 == rst_11 && chip_13 == rx_4 ; endproperty \n property name; ( acknowledge_5 ) != 6'b10x010 && @(posedge clk_in_10) ( acknowledge_5 ) != 7'bxxx10xx  |-> err_1 == sig_3 && auth_15 == hw_2 && cfg_14 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "case ( data_register_status_10 ) \n   6'bx1010x : begin\n     sig_20 = auth_18\n     sig_1 = tx_4;\n   end\n   7'bxx00x1x : begin\n     hw_16 = sig_7\n     core_15 = err_10;\n   end\n   6'h37 : begin\n     rst_18 <= rx_20\n     core_20 <= cfg_10;\n   end\n   default : begin \n     fsm_3 <= rst_17\n     fsm_4 = clk_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_10) ( data_register_status_10 ) == ( 6'bx1010x ) |-> sig_20 == auth_18 && sig_1 == tx_4 ; endproperty \n property name; @(posedge ref_clk_10) ( data_register_status_10 ) == ( 7'bxx00x1x ) |-> hw_16 == sig_7 && core_15 == err_10 ; endproperty \n property name; @(posedge ref_clk_10) ( data_register_status_10 ) == ( 6'h37 ) |-> rst_18 == rx_20 && core_20 == cfg_10 ; endproperty \n property name; ( data_register_status_10 ) != 6'bx1010x && ( data_register_status_10 ) != 7'bxx00x1x && @(posedge ref_clk_10) ( data_register_status_10 ) != 6'h37  |-> fsm_3 == rst_17 && fsm_4 == clk_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "case ( output_status_register_18 ) \n   7'bxx10xxx : begin\n     auth_9 = fsm_15\n     clk_20 <= rx_13;\n   end\n   7'bx1000x0 : begin\n     core_6 <= core_18\n     sig_12 <= err_7;\n   end\n   5'bxx101 : begin\n     chip_11 <= data_8\n     sig_2 = hw_17;\n   end\n   default : begin \n     core_12 <= data_4\n     rx_7 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_20) ( output_status_register_18 ) == ( 7'bxx10xxx ) |-> auth_9 == fsm_15 && clk_20 == rx_13 ; endproperty \n property name; @(posedge clk_out_20) ( output_status_register_18 ) == ( 7'bx1000x0 ) |-> core_6 == core_18 && sig_12 == err_7 ; endproperty \n property name; @(posedge clk_out_20) ( output_status_register_18 ) == ( 5'bxx101 ) |-> chip_11 == data_8 && sig_2 == hw_17 ; endproperty \n property name; ( output_status_register_18 ) != 7'bxx10xxx && ( output_status_register_18 ) != 7'bx1000x0 && @(posedge clk_out_20) ( output_status_register_18 ) != 5'bxx101  |-> core_12 == data_4 && rx_7 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "case ( data_status_register_status_4 ) \n   2'bxx : begin\n     err_20 <= chip_14\n     hw_4 <= rst_4\n     rst_17 = cfg_2;\n   end\n   7'h7f : begin\n     cfg_12 = chip_11\n     tx_2 <= chip_6\n     sig_3 <= sig_19;\n   end\n   4'bx1x1 : begin\n     rst_12 = rst_6\n     rst_3 <= cfg_9\n     err_1 <= tx_11;\n   end\n   default : begin \n     reg_5 = reg_16\n     tx_10 = tx_1\n     cfg_9 <= tx_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( data_status_register_status_4 ) == ( 2'bxx ) |-> err_20 == chip_14 && hw_4 == rst_4 && rst_17 == cfg_2 ; endproperty \n property name; @(posedge ref_clk_19) ( data_status_register_status_4 ) == ( 7'h7f ) |-> cfg_12 == chip_11 && tx_2 == chip_6 && sig_3 == sig_19 ; endproperty \n property name; @(posedge ref_clk_19) ( data_status_register_status_4 ) == ( 4'bx1x1 ) |-> rst_12 == rst_6 && rst_3 == cfg_9 && err_1 == tx_11 ; endproperty \n property name; ( data_status_register_status_4 ) != 2'bxx && ( data_status_register_status_4 ) != 7'h7f && @(posedge ref_clk_19) ( data_status_register_status_4 ) != 4'bx1x1  |-> reg_5 == reg_16 && tx_10 == tx_1 && cfg_9 == tx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( acknowledge_15 ) \n   4'bx01x : begin\n     auth_11 = rx_2\n     core_2 = rx_7;\n   end\n   7'b10x000x : begin\n     core_3 = data_16\n     err_3 = sig_6;\n   end\n   default : begin \n     cfg_11 = chip_4\n     tx_4 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( acknowledge_15 ) == ( 4'bx01x ) |-> auth_11 == rx_2 && core_2 == rx_7 ; endproperty \n property name; @(negedge clock_source_3) ( acknowledge_15 ) == ( 7'b10x000x ) |-> core_3 == data_16 && err_3 == sig_6 ; endproperty \n property name; ( acknowledge_15 ) != 4'bx01x && @(negedge clock_source_3) ( acknowledge_15 ) != 7'b10x000x  |-> cfg_11 == chip_4 && tx_4 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( flag_register_12 ) \n   7'bxx10xxx : begin\n     cfg_12 <= rx_1\n     hw_9 = fsm_17\n     chip_18 = err_9;\n   end\n   default : begin \n     chip_4 <= auth_11\n     auth_8 <= auth_3\n     data_3 = rx_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( flag_register_12 ) == ( 7'bxx10xxx ) |-> cfg_12 == rx_1 && hw_9 == fsm_17 && chip_18 == err_9 ; endproperty \n property name; @(posedge clk_enable_13) ( flag_register_12 ) != 7'bxx10xxx  |-> chip_4 == auth_11 && auth_8 == auth_3 && data_3 == rx_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'b100x101 : begin\n     rx_18 <= err_15\n     core_10 = rst_5\n     rx_12 = auth_16;\n   end\n   7'b00xx01x : begin\n     err_16 = sig_12\n     auth_20 <= auth_15\n     rx_15 = hw_17;\n   end\n   default : begin \n     core_2 = fsm_1\n     err_7 <= core_18\n     tx_10 <= sig_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_5) ( output_status_20 ) == ( 7'b100x101 ) |-> rx_18 == err_15 && core_10 == rst_5 && rx_12 == auth_16 ; endproperty \n property name; @(negedge pll_clk_5) ( output_status_20 ) == ( 7'b00xx01x ) |-> err_16 == sig_12 && auth_20 == auth_15 && rx_15 == hw_17 ; endproperty \n property name; ( output_status_20 ) != 7'b100x101 && @(negedge pll_clk_5) ( output_status_20 ) != 7'b00xx01x  |-> core_2 == fsm_1 && err_7 == core_18 && tx_10 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "case ( data_out_1 ) \n   7'b11xx0x1 : begin\n     fsm_15 = auth_3\n     err_12 <= clk_19\n     clk_12 = sig_7;\n   end\n   default : begin \n     core_14 = data_12\n     cfg_16 = err_14\n     sig_7 = auth_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_16) ( data_out_1 ) == ( 7'b11xx0x1 ) |-> fsm_15 == auth_3 && err_12 == clk_19 && clk_12 == sig_7 ; endproperty \n property name; @(posedge fast_clk_16) ( data_out_1 ) != 7'b11xx0x1  |-> core_14 == data_12 && cfg_16 == err_14 && sig_7 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_16"
    },
    {
        "Code": "case ( command_status_14 ) \n   5'b011x1 : begin\n     data_13 = reg_9\n     cfg_17 = tx_10\n     core_18 = rx_19;\n   end\n   default : begin \n     hw_9 = chip_13\n     err_2 = fsm_1\n     core_17 = rx_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_5) ( command_status_14 ) == ( 5'b011x1 ) |-> data_13 == reg_9 && cfg_17 == tx_10 && core_18 == rx_19 ; endproperty \n property name; @(negedge clock_source_5) ( command_status_14 ) != 5'b011x1  |-> hw_9 == chip_13 && err_2 == fsm_1 && core_17 == rx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "case ( control_register_status_status_2 ) \n   6'bx10xxx : begin\n     auth_20 <= core_7\n     cfg_3 <= data_2;\n   end\n   3'b0x0 : begin\n     rst_7 = fsm_12\n     core_10 = clk_18;\n   end\n   default : begin \n     fsm_7 <= clk_17\n     rst_8 = tx_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_7) ( control_register_status_status_2 ) == ( 6'bx10xxx ) |-> auth_20 == core_7 && cfg_3 == data_2 ; endproperty \n property name; @(posedge bus_clock_7) ( control_register_status_status_2 ) == ( 3'b0x0 ) |-> rst_7 == fsm_12 && core_10 == clk_18 ; endproperty \n property name; ( control_register_status_status_2 ) != 6'bx10xxx && @(posedge bus_clock_7) ( control_register_status_status_2 ) != 3'b0x0  |-> fsm_7 == clk_17 && rst_8 == tx_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "case ( status_register_14 ) \n   7'b1x100x0 : begin\n     reg_8 <= data_20\n     reg_5 = cfg_3\n     tx_4 = fsm_14;\n   end\n   default : begin \n     err_17 = hw_15\n     reg_15 <= tx_7\n     err_9 <= rst_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( status_register_14 ) == ( 7'b1x100x0 ) |-> reg_8 == data_20 && reg_5 == cfg_3 && tx_4 == fsm_14 ; endproperty \n property name; @(posedge core_clock_13) ( status_register_14 ) != 7'b1x100x0  |-> err_17 == hw_15 && reg_15 == tx_7 && err_9 == rst_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( instruction_buffer_10 ) \n   7'b001xxx1 : begin\n     rx_11 <= clk_18\n     auth_17 = tx_15;\n   end\n   default : begin \n     cfg_14 = sig_2\n     chip_19 = hw_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_6) ( instruction_buffer_10 ) == ( 7'b001xxx1 ) |-> rx_11 == clk_18 && auth_17 == tx_15 ; endproperty \n property name; @(posedge clk_out_6) ( instruction_buffer_10 ) != 7'b001xxx1  |-> cfg_14 == sig_2 && chip_19 == hw_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_6"
    },
    {
        "Code": "case ( ready_signal_18 ) \n   6'bx01001 : begin\n     chip_17 <= sig_6\n     rx_4 <= auth_3;\n   end\n   default : begin \n     err_15 = chip_12\n     fsm_6 <= rx_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( ready_signal_18 ) == ( 6'bx01001 ) |-> chip_17 == sig_6 && rx_4 == auth_3 ; endproperty \n property name; @(posedge clk_in_4) ( ready_signal_18 ) != 6'bx01001  |-> err_15 == chip_12 && fsm_6 == rx_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'b00010x1 : begin\n     err_5 <= core_19\n     reg_13 <= fsm_14;\n   end\n   default : begin \n     hw_2 = sig_9\n     tx_1 <= tx_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_8) ( status_output_buffer_2 ) == ( 7'b00010x1 ) |-> err_5 == core_19 && reg_13 == fsm_14 ; endproperty \n property name; @(posedge clock_source_8) ( status_output_buffer_2 ) != 7'b00010x1  |-> hw_2 == sig_9 && tx_1 == tx_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "case ( flag_register_2 ) \n   6'bxxx0x1 : begin\n     hw_2 = rx_19\n     data_11 <= hw_13\n     rx_1 <= sig_20;\n   end\n   6'b100101 : begin\n     fsm_1 = auth_10\n     cfg_1 = rx_2\n     data_6 <= reg_15;\n   end\n   default : begin \n     chip_8 <= core_18\n     tx_16 = chip_13\n     err_8 = rst_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_20) ( flag_register_2 ) == ( 6'bxxx0x1 ) |-> hw_2 == rx_19 && data_11 == hw_13 && rx_1 == sig_20 ; endproperty \n property name; @(negedge fast_clk_20) ( flag_register_2 ) == ( 6'b100101 ) |-> fsm_1 == auth_10 && cfg_1 == rx_2 && data_6 == reg_15 ; endproperty \n property name; ( flag_register_2 ) != 6'bxxx0x1 && @(negedge fast_clk_20) ( flag_register_2 ) != 6'b100101  |-> chip_8 == core_18 && tx_16 == chip_13 && err_8 == rst_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   7'b0xxxx01 : begin\n     rst_14 = err_4\n     tx_14 <= hw_19;\n   end\n   default : begin \n     cfg_1 = clk_11\n     auth_18 = core_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_11) ( input_buffer_8 ) == ( 7'b0xxxx01 ) |-> rst_14 == err_4 && tx_14 == hw_19 ; endproperty \n property name; @(negedge sys_clk_11) ( input_buffer_8 ) != 7'b0xxxx01  |-> cfg_1 == clk_11 && auth_18 == core_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_11"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   7'b1x0x1xx : begin\n     chip_4 = clk_5\n     data_9 = chip_6;\n   end\n   5'bxx00x : begin\n     sig_4 <= rst_16\n     cfg_6 <= hw_18;\n   end\n   default : begin \n     auth_9 = rst_9\n     fsm_14 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( ready_signal_7 ) == ( 7'b1x0x1xx ) |-> chip_4 == clk_5 && data_9 == chip_6 ; endproperty \n property name; @(negedge core_clock_15) ( ready_signal_7 ) == ( 5'bxx00x ) |-> sig_4 == rst_16 && cfg_6 == hw_18 ; endproperty \n property name; ( ready_signal_7 ) != 7'b1x0x1xx && @(negedge core_clock_15) ( ready_signal_7 ) != 5'bxx00x  |-> auth_9 == rst_9 && fsm_14 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( input_data_12 ) \n   6'hxb : begin\n     data_13 = hw_3\n     data_9 <= cfg_1;\n   end\n   6'h27 : begin\n     auth_8 = err_5\n     core_6 = auth_18;\n   end\n   7'bx0xx000 : begin\n     hw_9 <= core_3\n     hw_20 <= core_1;\n   end\n   default : begin \n     reg_1 <= sig_18\n     data_16 = fsm_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_4) ( input_data_12 ) == ( 6'hxb ) |-> data_13 == hw_3 && data_9 == cfg_1 ; endproperty \n property name; @(negedge sys_clk_4) ( input_data_12 ) == ( 6'h27 ) |-> auth_8 == err_5 && core_6 == auth_18 ; endproperty \n property name; @(negedge sys_clk_4) ( input_data_12 ) == ( 7'bx0xx000 ) |-> hw_9 == core_3 && hw_20 == core_1 ; endproperty \n property name; ( input_data_12 ) != 6'hxb && ( input_data_12 ) != 6'h27 && @(negedge sys_clk_4) ( input_data_12 ) != 7'bx0xx000  |-> reg_1 == sig_18 && data_16 == fsm_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "case ( input_status_register_1 ) \n   6'bx0xxxx : begin\n     data_13 = clk_15\n     fsm_2 <= hw_3\n     auth_9 = rst_5;\n   end\n   default : begin \n     fsm_17 = fsm_20\n     err_7 = core_5\n     core_15 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_13) ( input_status_register_1 ) == ( 6'bx0xxxx ) |-> data_13 == clk_15 && fsm_2 == hw_3 && auth_9 == rst_5 ; endproperty \n property name; @(posedge fast_clk_13) ( input_status_register_1 ) != 6'bx0xxxx  |-> fsm_17 == fsm_20 && err_7 == core_5 && core_15 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_13"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'bx1x1x1x : begin\n     sig_12 <= rst_11\n     data_18 <= core_7\n     sig_19 = fsm_13;\n   end\n   7'bx0xx0xx : begin\n     data_10 = tx_1\n     data_8 <= rst_8\n     err_10 <= fsm_12;\n   end\n   7'bx01x0x1 : begin\n     data_17 = cfg_20\n     tx_11 <= hw_17\n     auth_14 <= chip_6;\n   end\n   default : begin \n     hw_10 = fsm_16\n     rx_12 = err_11\n     cfg_18 <= hw_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( status_output_buffer_6 ) == ( 7'bx1x1x1x ) |-> sig_12 == rst_11 && data_18 == core_7 && sig_19 == fsm_13 ; endproperty \n property name; @(negedge clk_reset_4) ( status_output_buffer_6 ) == ( 7'bx0xx0xx ) |-> data_10 == tx_1 && data_8 == rst_8 && err_10 == fsm_12 ; endproperty \n property name; @(negedge clk_reset_4) ( status_output_buffer_6 ) == ( 7'bx01x0x1 ) |-> data_17 == cfg_20 && tx_11 == hw_17 && auth_14 == chip_6 ; endproperty \n property name; ( status_output_buffer_6 ) != 7'bx1x1x1x && ( status_output_buffer_6 ) != 7'bx0xx0xx && @(negedge clk_reset_4) ( status_output_buffer_6 ) != 7'bx01x0x1  |-> hw_10 == fsm_16 && rx_12 == err_11 && cfg_18 == hw_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( address_register_7 ) \n   reg_10 : begin\n     auth_15 <= data_7\n     hw_5 = cfg_15\n     sig_18 <= rst_1;\n   end\n   6'h1c : begin\n     rst_5 = rx_12\n     cfg_3 <= chip_14\n     rx_10 <= auth_3;\n   end\n   3'b0xx : begin\n     err_7 <= clk_3\n     rst_10 <= hw_14\n     rst_18 <= core_14;\n   end\n   default : begin \n     core_12 <= rst_16\n     cfg_9 = data_4\n     reg_2 <= tx_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_20) ( address_register_7 ) == ( reg_10 ) |-> auth_15 == data_7 && hw_5 == cfg_15 && sig_18 == rst_1 ; endproperty \n property name; @(negedge sys_clk_20) ( address_register_7 ) == ( 6'h1c ) |-> rst_5 == rx_12 && cfg_3 == chip_14 && rx_10 == auth_3 ; endproperty \n property name; @(negedge sys_clk_20) ( address_register_7 ) == ( 3'b0xx ) |-> err_7 == clk_3 && rst_10 == hw_14 && rst_18 == core_14 ; endproperty \n property name; ( address_register_7 ) != reg_10 && ( address_register_7 ) != 6'h1c && @(negedge sys_clk_20) ( address_register_7 ) != 3'b0xx  |-> core_12 == rst_16 && cfg_9 == data_4 && reg_2 == tx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_20"
    },
    {
        "Code": "case ( ready_output_4 ) \n   7'b1101000 : begin\n     core_12 <= rx_19\n     clk_5 = fsm_19;\n   end\n   default : begin \n     err_10 <= core_1\n     fsm_8 = core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( ready_output_4 ) == ( 7'b1101000 ) |-> core_12 == rx_19 && clk_5 == fsm_19 ; endproperty \n property name; @(negedge fast_clk_5) ( ready_output_4 ) != 7'b1101000  |-> err_10 == core_1 && fsm_8 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( status_register_status_16 ) \n   5'b0010x : begin\n     clk_20 <= cfg_8\n     sig_2 = data_10\n     core_10 = err_18;\n   end\n   7'b1001x10 : begin\n     sig_5 = rx_20\n     err_15 <= rx_8\n     cfg_12 <= auth_16;\n   end\n   6'b0x1000 : begin\n     chip_9 = sig_14\n     cfg_4 <= fsm_3\n     reg_4 <= err_10;\n   end\n   default : begin \n     fsm_16 = tx_16\n     err_10 <= sig_13\n     data_19 <= rx_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_18) ( status_register_status_16 ) == ( 5'b0010x ) |-> clk_20 == cfg_8 && sig_2 == data_10 && core_10 == err_18 ; endproperty \n property name; @(negedge main_clk_18) ( status_register_status_16 ) == ( 7'b1001x10 ) |-> sig_5 == rx_20 && err_15 == rx_8 && cfg_12 == auth_16 ; endproperty \n property name; @(negedge main_clk_18) ( status_register_status_16 ) == ( 6'b0x1000 ) |-> chip_9 == sig_14 && cfg_4 == fsm_3 && reg_4 == err_10 ; endproperty \n property name; ( status_register_status_16 ) != 5'b0010x && ( status_register_status_16 ) != 7'b1001x10 && @(negedge main_clk_18) ( status_register_status_16 ) != 6'b0x1000  |-> fsm_16 == tx_16 && err_10 == sig_13 && data_19 == rx_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_18"
    },
    {
        "Code": "case ( flag_register_1 ) \n   6'b111010 : begin\n     rx_19 = chip_10\n     auth_7 = clk_16\n     fsm_1 <= sig_12;\n   end\n   5'bx01x0 : begin\n     sig_16 = hw_11\n     cfg_4 = fsm_17\n     tx_7 <= core_2;\n   end\n   default : begin \n     core_15 <= chip_17\n     rst_12 = cfg_16\n     rst_6 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_20) ( flag_register_1 ) == ( 6'b111010 ) |-> rx_19 == chip_10 && auth_7 == clk_16 && fsm_1 == sig_12 ; endproperty \n property name; @(negedge clock_ctrl_20) ( flag_register_1 ) == ( 5'bx01x0 ) |-> sig_16 == hw_11 && cfg_4 == fsm_17 && tx_7 == core_2 ; endproperty \n property name; ( flag_register_1 ) != 6'b111010 && @(negedge clock_ctrl_20) ( flag_register_1 ) != 5'bx01x0  |-> core_15 == chip_17 && rst_12 == cfg_16 && rst_6 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "case ( control_signal_20 ) \n   6'b111010 : begin\n     fsm_12 <= core_14\n     rx_19 <= core_20;\n   end\n   7'b1x1xxxx : begin\n     chip_11 <= reg_9\n     sig_9 <= hw_10;\n   end\n   7'b1xxx1x1 : begin\n     rx_2 = cfg_8\n     rx_10 <= hw_17;\n   end\n   default : begin \n     err_16 <= data_3\n     tx_19 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_16) ( control_signal_20 ) == ( 6'b111010 ) |-> fsm_12 == core_14 && rx_19 == core_20 ; endproperty \n property name; @(negedge async_clk_16) ( control_signal_20 ) == ( 7'b1x1xxxx ) |-> chip_11 == reg_9 && sig_9 == hw_10 ; endproperty \n property name; @(negedge async_clk_16) ( control_signal_20 ) == ( 7'b1xxx1x1 ) |-> rx_2 == cfg_8 && rx_10 == hw_17 ; endproperty \n property name; ( control_signal_20 ) != 6'b111010 && ( control_signal_20 ) != 7'b1x1xxxx && @(negedge async_clk_16) ( control_signal_20 ) != 7'b1xxx1x1  |-> err_16 == data_3 && tx_19 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "case ( command_register_11 ) \n   7'bxx0xxx1 : begin\n     rst_9 = auth_3\n     fsm_7 <= rst_18\n     chip_20 <= data_8;\n   end\n   default : begin \n     rst_20 = sig_1\n     rx_3 = chip_4\n     cfg_1 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_13) ( command_register_11 ) == ( 7'bxx0xxx1 ) |-> rst_9 == auth_3 && fsm_7 == rst_18 && chip_20 == data_8 ; endproperty \n property name; @(negedge clock_source_13) ( command_register_11 ) != 7'bxx0xxx1  |-> rst_20 == sig_1 && rx_3 == chip_4 && cfg_1 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "case ( data_ready_13 ) \n   5'b01x01 : begin\n     auth_10 <= tx_2\n     clk_10 = err_18;\n   end\n   6'b1x0xxx : begin\n     fsm_20 = core_11\n     rx_7 <= cfg_2;\n   end\n   3'b00x : begin\n     core_2 = clk_12\n     sig_7 = cfg_18;\n   end\n   default : begin \n     sig_8 <= hw_13\n     core_14 = err_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_8) ( data_ready_13 ) == ( 5'b01x01 ) |-> auth_10 == tx_2 && clk_10 == err_18 ; endproperty \n property name; @(negedge async_clk_8) ( data_ready_13 ) == ( 6'b1x0xxx ) |-> fsm_20 == core_11 && rx_7 == cfg_2 ; endproperty \n property name; @(negedge async_clk_8) ( data_ready_13 ) == ( 3'b00x ) |-> core_2 == clk_12 && sig_7 == cfg_18 ; endproperty \n property name; ( data_ready_13 ) != 5'b01x01 && ( data_ready_13 ) != 6'b1x0xxx && @(negedge async_clk_8) ( data_ready_13 ) != 3'b00x  |-> sig_8 == hw_13 && core_14 == err_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "case ( status_control_16 ) \n   6'b1x110x : begin\n     rst_3 <= fsm_13\n     hw_9 <= tx_12;\n   end\n   6'bx01100 : begin\n     err_14 = chip_19\n     rst_2 = reg_20;\n   end\n   default : begin \n     sig_6 <= tx_11\n     err_2 = err_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_17) ( status_control_16 ) == ( 6'b1x110x ) |-> rst_3 == fsm_13 && hw_9 == tx_12 ; endproperty \n property name; @(negedge clk_enable_17) ( status_control_16 ) == ( 6'bx01100 ) |-> err_14 == chip_19 && rst_2 == reg_20 ; endproperty \n property name; ( status_control_16 ) != 6'b1x110x && @(negedge clk_enable_17) ( status_control_16 ) != 6'bx01100  |-> sig_6 == tx_11 && err_2 == err_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "case ( start_signal_5 ) \n   6'b000x1x : begin\n     hw_16 = fsm_5\n     hw_9 = cfg_20;\n   end\n   6'bx1101x : begin\n     data_19 = rst_11\n     tx_11 <= reg_2;\n   end\n   default : begin \n     reg_12 <= rst_19\n     fsm_8 <= fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_2) ( start_signal_5 ) == ( 6'b000x1x ) |-> hw_16 == fsm_5 && hw_9 == cfg_20 ; endproperty \n property name; @(negedge sys_clk_2) ( start_signal_5 ) == ( 6'bx1101x ) |-> data_19 == rst_11 && tx_11 == reg_2 ; endproperty \n property name; ( start_signal_5 ) != 6'b000x1x && @(negedge sys_clk_2) ( start_signal_5 ) != 6'bx1101x  |-> reg_12 == rst_19 && fsm_8 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "case ( instruction_2 ) \n   6'b1xxx10 : begin\n     core_5 = clk_9\n     cfg_13 <= cfg_7\n     rx_6 <= core_19;\n   end\n   reg_9 : begin\n     core_15 <= tx_13\n     cfg_16 <= hw_18\n     rx_1 = rst_15;\n   end\n   default : begin \n     auth_14 <= fsm_3\n     err_5 <= data_12\n     hw_5 <= err_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( instruction_2 ) == ( 6'b1xxx10 ) |-> core_5 == clk_9 && cfg_13 == cfg_7 && rx_6 == core_19 ; endproperty \n property name; @(negedge clk_signal_8) ( instruction_2 ) == ( reg_9 ) |-> core_15 == tx_13 && cfg_16 == hw_18 && rx_1 == rst_15 ; endproperty \n property name; ( instruction_2 ) != 6'b1xxx10 && @(negedge clk_signal_8) ( instruction_2 ) != reg_9  |-> auth_14 == fsm_3 && err_5 == data_12 && hw_5 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   5'b10xx1 : begin\n     tx_16 <= tx_6\n     hw_9 = hw_11\n     sig_10 = sig_8;\n   end\n   default : begin \n     reg_13 = err_6\n     rst_8 = sig_5\n     auth_16 <= sig_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_13) ( control_input_status_9 ) == ( 5'b10xx1 ) |-> tx_16 == tx_6 && hw_9 == hw_11 && sig_10 == sig_8 ; endproperty \n property name; @(negedge clk_in_13) ( control_input_status_9 ) != 5'b10xx1  |-> reg_13 == err_6 && rst_8 == sig_5 && auth_16 == sig_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "case ( control_register_status_status_19 ) \n   6'bxx0100 : begin\n     hw_12 = data_1\n     hw_9 = hw_3;\n   end\n   7'h5f : begin\n     err_14 = auth_5\n     cfg_20 <= sig_12;\n   end\n   default : begin \n     auth_2 = auth_2\n     rst_12 = tx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_11) ( control_register_status_status_19 ) == ( 6'bxx0100 ) |-> hw_12 == data_1 && hw_9 == hw_3 ; endproperty \n property name; @(posedge clock_ctrl_11) ( control_register_status_status_19 ) == ( 7'h5f ) |-> err_14 == auth_5 && cfg_20 == sig_12 ; endproperty \n property name; ( control_register_status_status_19 ) != 6'bxx0100 && @(posedge clock_ctrl_11) ( control_register_status_status_19 ) != 7'h5f  |-> auth_2 == auth_2 && rst_12 == tx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "case ( output_register_7 ) \n   7'b1x00010 : begin\n     cfg_14 = tx_17\n     data_6 <= reg_7;\n   end\n   7'b0101100 : begin\n     auth_16 = tx_11\n     clk_13 = hw_7;\n   end\n   default : begin \n     auth_10 = sig_12\n     chip_8 <= hw_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_6) ( output_register_7 ) == ( 7'b1x00010 ) |-> cfg_14 == tx_17 && data_6 == reg_7 ; endproperty \n property name; @(posedge clk_gen_6) ( output_register_7 ) == ( 7'b0101100 ) |-> auth_16 == tx_11 && clk_13 == hw_7 ; endproperty \n property name; ( output_register_7 ) != 7'b1x00010 && @(posedge clk_gen_6) ( output_register_7 ) != 7'b0101100  |-> auth_10 == sig_12 && chip_8 == hw_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "case ( status_buffer_11 ) \n   7'b110x001 : begin\n     clk_15 <= rx_9\n     rst_5 <= rx_20\n     reg_9 = sig_19;\n   end\n   6'b0x0x00 : begin\n     err_5 = chip_6\n     auth_14 = rst_8\n     auth_5 = data_10;\n   end\n   3'h0 : begin\n     hw_19 = auth_2\n     auth_1 <= data_16\n     hw_3 <= sig_13;\n   end\n   default : begin \n     err_11 <= auth_20\n     fsm_15 <= cfg_4\n     cfg_12 = fsm_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_8) ( status_buffer_11 ) == ( 7'b110x001 ) |-> clk_15 == rx_9 && rst_5 == rx_20 && reg_9 == sig_19 ; endproperty \n property name; @(posedge clk_in_8) ( status_buffer_11 ) == ( 6'b0x0x00 ) |-> err_5 == chip_6 && auth_14 == rst_8 && auth_5 == data_10 ; endproperty \n property name; @(posedge clk_in_8) ( status_buffer_11 ) == ( 3'h0 ) |-> hw_19 == auth_2 && auth_1 == data_16 && hw_3 == sig_13 ; endproperty \n property name; ( status_buffer_11 ) != 7'b110x001 && ( status_buffer_11 ) != 6'b0x0x00 && @(posedge clk_in_8) ( status_buffer_11 ) != 3'h0  |-> err_11 == auth_20 && fsm_15 == cfg_4 && cfg_12 == fsm_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   cfg_12 : begin\n     tx_7 = core_10\n     err_7 <= rst_12\n     err_19 = reg_1;\n   end\n   7'bx0x0x0x : begin\n     hw_17 <= reg_13\n     core_2 = rx_10\n     reg_8 = sig_12;\n   end\n   7'bxxx1x1x : begin\n     clk_4 = core_1\n     cfg_18 <= auth_3\n     err_4 <= fsm_4;\n   end\n   default : begin \n     core_1 = data_1\n     tx_20 = sig_18\n     fsm_16 <= data_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( status_output_buffer_15 ) == ( cfg_12 ) |-> tx_7 == core_10 && err_7 == rst_12 && err_19 == reg_1 ; endproperty \n property name; @(negedge core_clock_15) ( status_output_buffer_15 ) == ( 7'bx0x0x0x ) |-> hw_17 == reg_13 && core_2 == rx_10 && reg_8 == sig_12 ; endproperty \n property name; @(negedge core_clock_15) ( status_output_buffer_15 ) == ( 7'bxxx1x1x ) |-> clk_4 == core_1 && cfg_18 == auth_3 && err_4 == fsm_4 ; endproperty \n property name; ( status_output_buffer_15 ) != cfg_12 && ( status_output_buffer_15 ) != 7'bx0x0x0x && @(negedge core_clock_15) ( status_output_buffer_15 ) != 7'bxxx1x1x  |-> core_1 == data_1 && tx_20 == sig_18 && fsm_16 == data_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( start_bit_11 ) \n   7'b0101000 : begin\n     rx_18 <= sig_18\n     tx_10 <= clk_10\n     auth_2 = core_11;\n   end\n   default : begin \n     sig_14 = chip_15\n     rx_13 <= tx_12\n     auth_3 <= sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_7) ( start_bit_11 ) == ( 7'b0101000 ) |-> rx_18 == sig_18 && tx_10 == clk_10 && auth_2 == core_11 ; endproperty \n property name; @(negedge fast_clk_7) ( start_bit_11 ) != 7'b0101000  |-> sig_14 == chip_15 && rx_13 == tx_12 && auth_3 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "case ( output_register_19 ) \n   5'bxx0x1 : begin\n     tx_10 <= err_6\n     chip_11 <= data_13\n     clk_6 <= rst_16;\n   end\n   4'b001x : begin\n     sig_10 = chip_10\n     auth_10 <= cfg_1\n     cfg_6 = rx_11;\n   end\n   default : begin \n     clk_9 = reg_9\n     rst_13 <= hw_10\n     cfg_17 <= reg_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_10) ( output_register_19 ) == ( 5'bxx0x1 ) |-> tx_10 == err_6 && chip_11 == data_13 && clk_6 == rst_16 ; endproperty \n property name; @(negedge clk_osc_10) ( output_register_19 ) == ( 4'b001x ) |-> sig_10 == chip_10 && auth_10 == cfg_1 && cfg_6 == rx_11 ; endproperty \n property name; ( output_register_19 ) != 5'bxx0x1 && @(negedge clk_osc_10) ( output_register_19 ) != 4'b001x  |-> clk_9 == reg_9 && rst_13 == hw_10 && cfg_17 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "case ( data_status_16 ) \n   7'b100x101 : begin\n     err_5 = data_17\n     rst_18 = fsm_20;\n   end\n   default : begin \n     clk_9 = cfg_1\n     tx_1 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_5) ( data_status_16 ) == ( 7'b100x101 ) |-> err_5 == data_17 && rst_18 == fsm_20 ; endproperty \n property name; @(posedge async_clk_5) ( data_status_16 ) != 7'b100x101  |-> clk_9 == cfg_1 && tx_1 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "case ( control_signal_20 ) \n   4'b0101 : begin\n     tx_17 <= core_17\n     clk_2 = data_5\n     err_11 <= rst_14;\n   end\n   5'b0xx10 : begin\n     sig_16 = tx_5\n     sig_20 <= tx_4\n     sig_9 = clk_12;\n   end\n   default : begin \n     fsm_1 = core_2\n     reg_4 <= fsm_16\n     rst_4 = auth_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_18) ( control_signal_20 ) == ( 4'b0101 ) |-> tx_17 == core_17 && clk_2 == data_5 && err_11 == rst_14 ; endproperty \n property name; @(negedge mem_clock_18) ( control_signal_20 ) == ( 5'b0xx10 ) |-> sig_16 == tx_5 && sig_20 == tx_4 && sig_9 == clk_12 ; endproperty \n property name; ( control_signal_20 ) != 4'b0101 && @(negedge mem_clock_18) ( control_signal_20 ) != 5'b0xx10  |-> fsm_1 == core_2 && reg_4 == fsm_16 && rst_4 == auth_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "case ( output_control_13 ) \n   7'h63 : begin\n     reg_7 = data_14\n     rx_14 <= sig_6;\n   end\n   6'bxx0x11 : begin\n     sig_12 <= chip_17\n     rx_17 <= cfg_16;\n   end\n   default : begin \n     rst_8 = rx_3\n     cfg_8 <= rx_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_18) ( output_control_13 ) == ( 7'h63 ) |-> reg_7 == data_14 && rx_14 == sig_6 ; endproperty \n property name; @(posedge clock_source_18) ( output_control_13 ) == ( 6'bxx0x11 ) |-> sig_12 == chip_17 && rx_17 == cfg_16 ; endproperty \n property name; ( output_control_13 ) != 7'h63 && @(posedge clock_source_18) ( output_control_13 ) != 6'bxx0x11  |-> rst_8 == rx_3 && cfg_8 == rx_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "case ( data_out_11 ) \n   6'b011110 : begin\n     auth_20 <= sig_16\n     reg_15 <= err_13\n     err_5 = auth_7;\n   end\n   2'b11 : begin\n     rx_17 <= data_14\n     clk_1 <= cfg_6\n     err_17 <= data_15;\n   end\n   7'he : begin\n     reg_1 = sig_3\n     err_3 = hw_11\n     core_4 <= fsm_6;\n   end\n   default : begin \n     fsm_10 <= auth_12\n     chip_14 <= rst_18\n     auth_12 = data_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_15) ( data_out_11 ) == ( 6'b011110 ) |-> auth_20 == sig_16 && reg_15 == err_13 && err_5 == auth_7 ; endproperty \n property name; @(negedge clock_ctrl_15) ( data_out_11 ) == ( 2'b11 ) |-> rx_17 == data_14 && clk_1 == cfg_6 && err_17 == data_15 ; endproperty \n property name; @(negedge clock_ctrl_15) ( data_out_11 ) == ( 7'he ) |-> reg_1 == sig_3 && err_3 == hw_11 && core_4 == fsm_6 ; endproperty \n property name; ( data_out_11 ) != 6'b011110 && ( data_out_11 ) != 2'b11 && @(negedge clock_ctrl_15) ( data_out_11 ) != 7'he  |-> fsm_10 == auth_12 && chip_14 == rst_18 && auth_12 == data_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "case ( status_flag_6 ) \n   6'bx01011 : begin\n     rx_13 <= err_17\n     tx_1 = clk_17;\n   end\n   7'b1xx0xxx : begin\n     err_18 <= err_9\n     cfg_9 = hw_11;\n   end\n   5'h7 : begin\n     rx_19 = rst_15\n     sig_19 <= err_14;\n   end\n   default : begin \n     fsm_16 = auth_6\n     cfg_1 = hw_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_1) ( status_flag_6 ) == ( 6'bx01011 ) |-> rx_13 == err_17 && tx_1 == clk_17 ; endproperty \n property name; @(negedge ref_clk_1) ( status_flag_6 ) == ( 7'b1xx0xxx ) |-> err_18 == err_9 && cfg_9 == hw_11 ; endproperty \n property name; @(negedge ref_clk_1) ( status_flag_6 ) == ( 5'h7 ) |-> rx_19 == rst_15 && sig_19 == err_14 ; endproperty \n property name; ( status_flag_6 ) != 6'bx01011 && ( status_flag_6 ) != 7'b1xx0xxx && @(negedge ref_clk_1) ( status_flag_6 ) != 5'h7  |-> fsm_16 == auth_6 && cfg_1 == hw_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "case ( input_status_register_7 ) \n   6'b0xxx0x : begin\n     auth_12 <= chip_12\n     rx_6 <= sig_8\n     sig_1 <= core_2;\n   end\n   7'bxx11010 : begin\n     cfg_12 = err_6\n     rst_13 <= chip_9\n     hw_9 = core_17;\n   end\n   7'bx101x1x : begin\n     fsm_5 = core_19\n     auth_20 = hw_5\n     data_4 <= data_19;\n   end\n   default : begin \n     rx_7 = reg_10\n     cfg_4 = chip_6\n     clk_10 = sig_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_4) ( input_status_register_7 ) == ( 6'b0xxx0x ) |-> auth_12 == chip_12 && rx_6 == sig_8 && sig_1 == core_2 ; endproperty \n property name; @(posedge main_clk_4) ( input_status_register_7 ) == ( 7'bxx11010 ) |-> cfg_12 == err_6 && rst_13 == chip_9 && hw_9 == core_17 ; endproperty \n property name; @(posedge main_clk_4) ( input_status_register_7 ) == ( 7'bx101x1x ) |-> fsm_5 == core_19 && auth_20 == hw_5 && data_4 == data_19 ; endproperty \n property name; ( input_status_register_7 ) != 6'b0xxx0x && ( input_status_register_7 ) != 7'bxx11010 && @(posedge main_clk_4) ( input_status_register_7 ) != 7'bx101x1x  |-> rx_7 == reg_10 && cfg_4 == chip_6 && clk_10 == sig_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "case ( start_signal_18 ) \n   data_12 : begin\n     auth_9 = rst_20\n     fsm_4 <= auth_15;\n   end\n   3'h7 : begin\n     err_10 = sig_19\n     err_13 = auth_13;\n   end\n   default : begin \n     rst_6 = clk_12\n     tx_14 <= data_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_16) ( start_signal_18 ) == ( data_12 ) |-> auth_9 == rst_20 && fsm_4 == auth_15 ; endproperty \n property name; @(posedge mem_clock_16) ( start_signal_18 ) == ( 3'h7 ) |-> err_10 == sig_19 && err_13 == auth_13 ; endproperty \n property name; ( start_signal_18 ) != data_12 && @(posedge mem_clock_16) ( start_signal_18 ) != 3'h7  |-> rst_6 == clk_12 && tx_14 == data_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "case ( data_in_10 ) \n   6'b0011x1 : begin\n     tx_17 <= clk_12\n     rst_2 <= data_7\n     auth_14 <= fsm_2;\n   end\n   6'b010110 : begin\n     reg_14 = err_4\n     sig_18 <= rx_4\n     cfg_20 = auth_20;\n   end\n   default : begin \n     clk_1 = hw_3\n     err_12 <= rx_9\n     err_9 <= tx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_9) ( data_in_10 ) == ( 6'b0011x1 ) |-> tx_17 == clk_12 && rst_2 == data_7 && auth_14 == fsm_2 ; endproperty \n property name; @(negedge clock_ctrl_9) ( data_in_10 ) == ( 6'b010110 ) |-> reg_14 == err_4 && sig_18 == rx_4 && cfg_20 == auth_20 ; endproperty \n property name; ( data_in_10 ) != 6'b0011x1 && @(negedge clock_ctrl_9) ( data_in_10 ) != 6'b010110  |-> clk_1 == hw_3 && err_12 == rx_9 && err_9 == tx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "case ( instruction_buffer_20 ) \n   6'b01xxx0 : begin\n     data_5 = chip_19\n     core_13 <= cfg_14\n     sig_5 = tx_3;\n   end\n   6'bx0xx1x : begin\n     tx_2 <= reg_4\n     fsm_14 <= auth_2\n     core_18 <= core_3;\n   end\n   default : begin \n     auth_12 <= sig_11\n     core_10 = fsm_3\n     rst_1 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_19) ( instruction_buffer_20 ) == ( 6'b01xxx0 ) |-> data_5 == chip_19 && core_13 == cfg_14 && sig_5 == tx_3 ; endproperty \n property name; @(posedge clk_in_19) ( instruction_buffer_20 ) == ( 6'bx0xx1x ) |-> tx_2 == reg_4 && fsm_14 == auth_2 && core_18 == core_3 ; endproperty \n property name; ( instruction_buffer_20 ) != 6'b01xxx0 && @(posedge clk_in_19) ( instruction_buffer_20 ) != 6'bx0xx1x  |-> auth_12 == sig_11 && core_10 == fsm_3 && rst_1 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_19"
    },
    {
        "Code": "case ( input_data_11 ) \n   7'h4f : begin\n     tx_1 <= data_16\n     sig_12 <= tx_6\n     clk_17 = hw_6;\n   end\n   6'b10x000 : begin\n     rx_11 <= chip_13\n     chip_15 = core_8\n     core_6 <= fsm_2;\n   end\n   default : begin \n     clk_11 <= err_13\n     data_10 = hw_4\n     auth_11 = reg_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_7) ( input_data_11 ) == ( 7'h4f ) |-> tx_1 == data_16 && sig_12 == tx_6 && clk_17 == hw_6 ; endproperty \n property name; @(negedge ref_clk_7) ( input_data_11 ) == ( 6'b10x000 ) |-> rx_11 == chip_13 && chip_15 == core_8 && core_6 == fsm_2 ; endproperty \n property name; ( input_data_11 ) != 7'h4f && @(negedge ref_clk_7) ( input_data_11 ) != 6'b10x000  |-> clk_11 == err_13 && data_10 == hw_4 && auth_11 == reg_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "case ( status_control_2 ) \n   7'h9 : begin\n     rst_15 = rst_2\n     fsm_6 = sig_1;\n   end\n   default : begin \n     tx_6 = tx_5\n     rst_3 = rx_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_15) ( status_control_2 ) == ( 7'h9 ) |-> rst_15 == rst_2 && fsm_6 == sig_1 ; endproperty \n property name; @(negedge clk_enable_15) ( status_control_2 ) != 7'h9  |-> tx_6 == tx_5 && rst_3 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "case ( acknowledge_signal_3 ) \n   6'bxx00x0 : begin\n     clk_17 <= cfg_13\n     sig_10 <= tx_15\n     fsm_9 = chip_7;\n   end\n   default : begin \n     reg_18 = hw_20\n     rst_5 <= tx_19\n     core_4 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_7) ( acknowledge_signal_3 ) == ( 6'bxx00x0 ) |-> clk_17 == cfg_13 && sig_10 == tx_15 && fsm_9 == chip_7 ; endproperty \n property name; @(posedge sys_clk_7) ( acknowledge_signal_3 ) != 6'bxx00x0  |-> reg_18 == hw_20 && rst_5 == tx_19 && core_4 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "case ( input_data_14 ) \n   6'b0xxx00 : begin\n     fsm_12 = fsm_10\n     auth_14 <= clk_14;\n   end\n   7'h25 : begin\n     tx_18 = core_7\n     hw_7 = tx_7;\n   end\n   6'h2x : begin\n     tx_11 <= auth_11\n     rst_3 = auth_19;\n   end\n   default : begin \n     hw_10 <= rst_12\n     reg_1 = rx_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_8) ( input_data_14 ) == ( 6'b0xxx00 ) |-> fsm_12 == fsm_10 && auth_14 == clk_14 ; endproperty \n property name; @(negedge clk_out_8) ( input_data_14 ) == ( 7'h25 ) |-> tx_18 == core_7 && hw_7 == tx_7 ; endproperty \n property name; @(negedge clk_out_8) ( input_data_14 ) == ( 6'h2x ) |-> tx_11 == auth_11 && rst_3 == auth_19 ; endproperty \n property name; ( input_data_14 ) != 6'b0xxx00 && ( input_data_14 ) != 7'h25 && @(negedge clk_out_8) ( input_data_14 ) != 6'h2x  |-> hw_10 == rst_12 && reg_1 == rx_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "case ( read_data_19 ) \n   5'b01x0x : begin\n     rx_9 <= err_6\n     fsm_13 = rx_18;\n   end\n   5'bxx110 : begin\n     chip_18 <= fsm_16\n     reg_9 = cfg_14;\n   end\n   default : begin \n     core_11 = reg_9\n     chip_15 <= tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_18) ( read_data_19 ) == ( 5'b01x0x ) |-> rx_9 == err_6 && fsm_13 == rx_18 ; endproperty \n property name; @(posedge clk_enable_18) ( read_data_19 ) == ( 5'bxx110 ) |-> chip_18 == fsm_16 && reg_9 == cfg_14 ; endproperty \n property name; ( read_data_19 ) != 5'b01x0x && @(posedge clk_enable_18) ( read_data_19 ) != 5'bxx110  |-> core_11 == reg_9 && chip_15 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "case ( control_flag_register_8 ) \n   7'bxx1x0xx : begin\n     hw_6 = tx_11\n     core_4 = core_5\n     fsm_18 <= tx_7;\n   end\n   default : begin \n     hw_7 <= fsm_3\n     chip_6 = rst_2\n     chip_6 <= auth_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_9) ( control_flag_register_8 ) == ( 7'bxx1x0xx ) |-> hw_6 == tx_11 && core_4 == core_5 && fsm_18 == tx_7 ; endproperty \n property name; @(negedge clock_ctrl_9) ( control_flag_register_8 ) != 7'bxx1x0xx  |-> hw_7 == fsm_3 && chip_6 == rst_2 && chip_6 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "case ( command_register_16 ) \n   rst_4 : begin\n     reg_6 = data_11\n     sig_1 = chip_17\n     err_2 <= rst_20;\n   end\n   default : begin \n     core_8 <= rx_15\n     fsm_18 = reg_19\n     reg_8 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_9) ( command_register_16 ) == ( rst_4 ) |-> reg_6 == data_11 && sig_1 == chip_17 && err_2 == rst_20 ; endproperty \n property name; @(negedge fast_clk_9) ( command_register_16 ) != rst_4  |-> core_8 == rx_15 && fsm_18 == reg_19 && reg_8 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_9"
    },
    {
        "Code": "case ( control_flag_9 ) \n   6'bx1xx0x : begin\n     rx_9 <= rst_13\n     chip_20 = auth_13\n     rst_16 = fsm_9;\n   end\n   7'b00011x0 : begin\n     data_14 <= fsm_5\n     data_6 <= core_2\n     hw_5 <= tx_1;\n   end\n   7'b01xx010 : begin\n     auth_1 <= rx_12\n     chip_14 <= reg_1\n     rst_1 <= err_6;\n   end\n   default : begin \n     sig_5 = reg_4\n     chip_11 = chip_10\n     auth_8 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_16) ( control_flag_9 ) == ( 6'bx1xx0x ) |-> rx_9 == rst_13 && chip_20 == auth_13 && rst_16 == fsm_9 ; endproperty \n property name; @(posedge clk_enable_16) ( control_flag_9 ) == ( 7'b00011x0 ) |-> data_14 == fsm_5 && data_6 == core_2 && hw_5 == tx_1 ; endproperty \n property name; @(posedge clk_enable_16) ( control_flag_9 ) == ( 7'b01xx010 ) |-> auth_1 == rx_12 && chip_14 == reg_1 && rst_1 == err_6 ; endproperty \n property name; ( control_flag_9 ) != 6'bx1xx0x && ( control_flag_9 ) != 7'b00011x0 && @(posedge clk_enable_16) ( control_flag_9 ) != 7'b01xx010  |-> sig_5 == reg_4 && chip_11 == chip_10 && auth_8 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "case ( start_address_15 ) \n   7'b00x111x : begin\n     hw_16 = sig_13\n     err_1 = chip_4;\n   end\n   reg_9 : begin\n     fsm_6 <= tx_5\n     hw_15 = sig_19;\n   end\n   7'b1011x11 : begin\n     fsm_14 <= data_20\n     core_6 = auth_3;\n   end\n   default : begin \n     clk_5 <= core_9\n     rx_19 = core_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_9) ( start_address_15 ) == ( 7'b00x111x ) |-> hw_16 == sig_13 && err_1 == chip_4 ; endproperty \n property name; @(posedge core_clock_9) ( start_address_15 ) == ( reg_9 ) |-> fsm_6 == tx_5 && hw_15 == sig_19 ; endproperty \n property name; @(posedge core_clock_9) ( start_address_15 ) == ( 7'b1011x11 ) |-> fsm_14 == data_20 && core_6 == auth_3 ; endproperty \n property name; ( start_address_15 ) != 7'b00x111x && ( start_address_15 ) != reg_9 && @(posedge core_clock_9) ( start_address_15 ) != 7'b1011x11  |-> clk_5 == core_9 && rx_19 == core_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_9"
    },
    {
        "Code": "case ( transfer_complete_12 ) \n   6'bx10110 : begin\n     tx_7 = fsm_17\n     data_5 <= core_15\n     rx_5 <= data_14;\n   end\n   7'b1110110 : begin\n     cfg_12 <= auth_3\n     err_14 <= rst_14\n     auth_15 = hw_20;\n   end\n   default : begin \n     fsm_1 = sig_2\n     sig_6 = core_12\n     hw_14 = reg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_17) ( transfer_complete_12 ) == ( 6'bx10110 ) |-> tx_7 == fsm_17 && data_5 == core_15 && rx_5 == data_14 ; endproperty \n property name; @(negedge clk_osc_17) ( transfer_complete_12 ) == ( 7'b1110110 ) |-> cfg_12 == auth_3 && err_14 == rst_14 && auth_15 == hw_20 ; endproperty \n property name; ( transfer_complete_12 ) != 6'bx10110 && @(negedge clk_osc_17) ( transfer_complete_12 ) != 7'b1110110  |-> fsm_1 == sig_2 && sig_6 == core_12 && hw_14 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "case ( control_flag_register_2 ) \n   4'b0011 : begin\n     hw_5 = reg_14\n     hw_11 <= err_7;\n   end\n   5'b01xxx : begin\n     reg_12 <= rx_1\n     chip_6 = fsm_13;\n   end\n   default : begin \n     reg_16 = hw_3\n     sig_7 <= clk_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_13) ( control_flag_register_2 ) == ( 4'b0011 ) |-> hw_5 == reg_14 && hw_11 == err_7 ; endproperty \n property name; @(posedge clk_osc_13) ( control_flag_register_2 ) == ( 5'b01xxx ) |-> reg_12 == rx_1 && chip_6 == fsm_13 ; endproperty \n property name; ( control_flag_register_2 ) != 4'b0011 && @(posedge clk_osc_13) ( control_flag_register_2 ) != 5'b01xxx  |-> reg_16 == hw_3 && sig_7 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "case ( interrupt_control_2 ) \n   rx_1 : begin\n     tx_10 = err_18\n     sig_11 = sig_9;\n   end\n   default : begin \n     err_19 <= tx_6\n     tx_5 <= fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_11) ( interrupt_control_2 ) == ( rx_1 ) |-> tx_10 == err_18 && sig_11 == sig_9 ; endproperty \n property name; @(negedge clk_out_11) ( interrupt_control_2 ) != rx_1  |-> err_19 == tx_6 && tx_5 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "case ( data_out_4 ) \n   6'bxx11x1 : begin\n     chip_4 = clk_19\n     hw_2 = sig_10;\n   end\n   default : begin \n     chip_17 <= clk_11\n     err_13 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_1) ( data_out_4 ) == ( 6'bxx11x1 ) |-> chip_4 == clk_19 && hw_2 == sig_10 ; endproperty \n property name; @(negedge clk_gen_1) ( data_out_4 ) != 6'bxx11x1  |-> chip_17 == clk_11 && err_13 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "case ( start_address_5 ) \n   7'bx1011xx : begin\n     auth_9 <= auth_20\n     rst_1 <= chip_20\n     auth_10 = data_8;\n   end\n   default : begin \n     reg_16 = chip_18\n     hw_3 = auth_16\n     hw_1 = auth_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_8) ( start_address_5 ) == ( 7'bx1011xx ) |-> auth_9 == auth_20 && rst_1 == chip_20 && auth_10 == data_8 ; endproperty \n property name; @(posedge clock_ctrl_8) ( start_address_5 ) != 7'bx1011xx  |-> reg_16 == chip_18 && hw_3 == auth_16 && hw_1 == auth_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "case ( end_address_11 ) \n   6'b0000x1 : begin\n     rx_13 <= err_13\n     tx_15 = chip_1;\n   end\n   3'b011 : begin\n     reg_5 = cfg_15\n     core_9 = auth_11;\n   end\n   7'b1xx0011 : begin\n     auth_19 = sig_5\n     clk_16 = clk_18;\n   end\n   default : begin \n     cfg_8 = reg_6\n     rst_17 = data_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_4) ( end_address_11 ) == ( 6'b0000x1 ) |-> rx_13 == err_13 && tx_15 == chip_1 ; endproperty \n property name; @(posedge clk_signal_4) ( end_address_11 ) == ( 3'b011 ) |-> reg_5 == cfg_15 && core_9 == auth_11 ; endproperty \n property name; @(posedge clk_signal_4) ( end_address_11 ) == ( 7'b1xx0011 ) |-> auth_19 == sig_5 && clk_16 == clk_18 ; endproperty \n property name; ( end_address_11 ) != 6'b0000x1 && ( end_address_11 ) != 3'b011 && @(posedge clk_signal_4) ( end_address_11 ) != 7'b1xx0011  |-> cfg_8 == reg_6 && rst_17 == data_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "case ( flag_register_11 ) \n   7'h7a : begin\n     tx_7 <= rst_10\n     reg_4 <= rx_10\n     hw_16 = auth_2;\n   end\n   7'bxxx0100 : begin\n     reg_18 <= chip_19\n     chip_8 <= auth_5\n     err_19 <= hw_19;\n   end\n   7'b1x01xx1 : begin\n     err_6 = hw_9\n     hw_20 = sig_20\n     rst_12 <= clk_4;\n   end\n   default : begin \n     rst_13 <= rst_8\n     tx_11 <= err_12\n     sig_13 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_3) ( flag_register_11 ) == ( 7'h7a ) |-> tx_7 == rst_10 && reg_4 == rx_10 && hw_16 == auth_2 ; endproperty \n property name; @(negedge clk_osc_3) ( flag_register_11 ) == ( 7'bxxx0100 ) |-> reg_18 == chip_19 && chip_8 == auth_5 && err_19 == hw_19 ; endproperty \n property name; @(negedge clk_osc_3) ( flag_register_11 ) == ( 7'b1x01xx1 ) |-> err_6 == hw_9 && hw_20 == sig_20 && rst_12 == clk_4 ; endproperty \n property name; ( flag_register_11 ) != 7'h7a && ( flag_register_11 ) != 7'bxxx0100 && @(negedge clk_osc_3) ( flag_register_11 ) != 7'b1x01xx1  |-> rst_13 == rst_8 && tx_11 == err_12 && sig_13 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "case ( start_signal_15 ) \n   7'h0 : begin\n     tx_8 <= err_3\n     clk_12 = fsm_1\n     chip_16 = reg_11;\n   end\n   4'b000x : begin\n     fsm_14 <= rx_6\n     core_10 <= rx_1\n     reg_18 = cfg_6;\n   end\n   default : begin \n     hw_20 <= tx_14\n     sig_1 <= rx_4\n     tx_3 = core_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_12) ( start_signal_15 ) == ( 7'h0 ) |-> tx_8 == err_3 && clk_12 == fsm_1 && chip_16 == reg_11 ; endproperty \n property name; @(posedge clk_gen_12) ( start_signal_15 ) == ( 4'b000x ) |-> fsm_14 == rx_6 && core_10 == rx_1 && reg_18 == cfg_6 ; endproperty \n property name; ( start_signal_15 ) != 7'h0 && @(posedge clk_gen_12) ( start_signal_15 ) != 4'b000x  |-> hw_20 == tx_14 && sig_1 == rx_4 && tx_3 == core_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   6'bx11000 : begin\n     rx_5 = rx_20\n     data_19 = core_13\n     tx_2 = fsm_12;\n   end\n   4'b0100 : begin\n     auth_18 = clk_19\n     hw_1 = fsm_1\n     cfg_5 <= tx_13;\n   end\n   default : begin \n     data_9 = rst_12\n     clk_5 = err_6\n     rx_2 <= cfg_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_20) ( data_buffer_status_13 ) == ( 6'bx11000 ) |-> rx_5 == rx_20 && data_19 == core_13 && tx_2 == fsm_12 ; endproperty \n property name; @(posedge clk_reset_20) ( data_buffer_status_13 ) == ( 4'b0100 ) |-> auth_18 == clk_19 && hw_1 == fsm_1 && cfg_5 == tx_13 ; endproperty \n property name; ( data_buffer_status_13 ) != 6'bx11000 && @(posedge clk_reset_20) ( data_buffer_status_13 ) != 4'b0100  |-> data_9 == rst_12 && clk_5 == err_6 && rx_2 == cfg_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "case ( address_register_4 ) \n   4'h0 : begin\n     chip_18 = clk_6\n     auth_7 = fsm_16;\n   end\n   5'b11xx1 : begin\n     chip_9 <= reg_19\n     tx_9 = cfg_1;\n   end\n   6'h6 : begin\n     auth_19 = fsm_19\n     fsm_10 <= hw_20;\n   end\n   default : begin \n     auth_17 <= rx_16\n     reg_18 = sig_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_5) ( address_register_4 ) == ( 4'h0 ) |-> chip_18 == clk_6 && auth_7 == fsm_16 ; endproperty \n property name; @(posedge clk_signal_5) ( address_register_4 ) == ( 5'b11xx1 ) |-> chip_9 == reg_19 && tx_9 == cfg_1 ; endproperty \n property name; @(posedge clk_signal_5) ( address_register_4 ) == ( 6'h6 ) |-> auth_19 == fsm_19 && fsm_10 == hw_20 ; endproperty \n property name; ( address_register_4 ) != 4'h0 && ( address_register_4 ) != 5'b11xx1 && @(posedge clk_signal_5) ( address_register_4 ) != 6'h6  |-> auth_17 == rx_16 && reg_18 == sig_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "case ( error_status_5 ) \n   7'b0110110 : begin\n     auth_6 = core_14\n     reg_4 = err_9\n     fsm_9 <= tx_11;\n   end\n   4'bx101 : begin\n     err_11 = sig_14\n     rst_19 = data_13\n     rx_4 = rst_12;\n   end\n   7'b11xxx0x : begin\n     cfg_18 <= sig_16\n     sig_13 <= clk_11\n     fsm_17 <= sig_4;\n   end\n   default : begin \n     cfg_17 <= auth_18\n     hw_3 = fsm_4\n     cfg_19 = core_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( error_status_5 ) == ( 7'b0110110 ) |-> auth_6 == core_14 && reg_4 == err_9 && fsm_9 == tx_11 ; endproperty \n property name; @(negedge clk_out_2) ( error_status_5 ) == ( 4'bx101 ) |-> err_11 == sig_14 && rst_19 == data_13 && rx_4 == rst_12 ; endproperty \n property name; @(negedge clk_out_2) ( error_status_5 ) == ( 7'b11xxx0x ) |-> cfg_18 == sig_16 && sig_13 == clk_11 && fsm_17 == sig_4 ; endproperty \n property name; ( error_status_5 ) != 7'b0110110 && ( error_status_5 ) != 4'bx101 && @(negedge clk_out_2) ( error_status_5 ) != 7'b11xxx0x  |-> cfg_17 == auth_18 && hw_3 == fsm_4 && cfg_19 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( status_control_15 ) \n   6'bxxx110 : begin\n     hw_13 <= auth_12\n     data_19 <= fsm_19\n     data_5 = auth_6;\n   end\n   7'b1x1x1xx : begin\n     sig_10 = auth_14\n     cfg_7 = data_8\n     rst_6 <= clk_7;\n   end\n   7'b11000xx : begin\n     reg_18 = clk_11\n     core_14 <= core_8\n     cfg_15 = err_16;\n   end\n   default : begin \n     data_1 <= fsm_14\n     tx_9 <= rst_12\n     sig_20 <= chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( status_control_15 ) == ( 6'bxxx110 ) |-> hw_13 == auth_12 && data_19 == fsm_19 && data_5 == auth_6 ; endproperty \n property name; @(negedge clk_in_4) ( status_control_15 ) == ( 7'b1x1x1xx ) |-> sig_10 == auth_14 && cfg_7 == data_8 && rst_6 == clk_7 ; endproperty \n property name; @(negedge clk_in_4) ( status_control_15 ) == ( 7'b11000xx ) |-> reg_18 == clk_11 && core_14 == core_8 && cfg_15 == err_16 ; endproperty \n property name; ( status_control_15 ) != 6'bxxx110 && ( status_control_15 ) != 7'b1x1x1xx && @(negedge clk_in_4) ( status_control_15 ) != 7'b11000xx  |-> data_1 == fsm_14 && tx_9 == rst_12 && sig_20 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( input_buffer_status_7 ) \n   6'b11xxxx : begin\n     rx_8 = core_9\n     sig_14 <= hw_2\n     tx_9 <= cfg_6;\n   end\n   default : begin \n     rst_5 <= rx_1\n     cfg_10 = core_13\n     rst_16 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_3) ( input_buffer_status_7 ) == ( 6'b11xxxx ) |-> rx_8 == core_9 && sig_14 == hw_2 && tx_9 == cfg_6 ; endproperty \n property name; @(posedge sys_clk_3) ( input_buffer_status_7 ) != 6'b11xxxx  |-> rst_5 == rx_1 && cfg_10 == core_13 && rst_16 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "case ( flag_control_4 ) \n   6'h2d : begin\n     tx_16 = rst_14\n     rx_9 = clk_9;\n   end\n   7'h2f : begin\n     data_10 = fsm_12\n     cfg_4 = tx_14;\n   end\n   6'b0x010x : begin\n     sig_2 <= err_12\n     rst_13 <= rst_1;\n   end\n   default : begin \n     err_2 <= hw_3\n     err_2 <= chip_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_1) ( flag_control_4 ) == ( 6'h2d ) |-> tx_16 == rst_14 && rx_9 == clk_9 ; endproperty \n property name; @(posedge clock_div_1) ( flag_control_4 ) == ( 7'h2f ) |-> data_10 == fsm_12 && cfg_4 == tx_14 ; endproperty \n property name; @(posedge clock_div_1) ( flag_control_4 ) == ( 6'b0x010x ) |-> sig_2 == err_12 && rst_13 == rst_1 ; endproperty \n property name; ( flag_control_4 ) != 6'h2d && ( flag_control_4 ) != 7'h2f && @(posedge clock_div_1) ( flag_control_4 ) != 6'b0x010x  |-> err_2 == hw_3 && err_2 == chip_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_1"
    },
    {
        "Code": "case ( command_status_8 ) \n   7'bx0xx001 : begin\n     reg_15 = cfg_7\n     core_6 <= chip_16;\n   end\n   7'b0xxx00x : begin\n     fsm_14 <= auth_6\n     sig_20 = data_14;\n   end\n   default : begin \n     fsm_9 <= tx_3\n     core_20 <= sig_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_4) ( command_status_8 ) == ( 7'bx0xx001 ) |-> reg_15 == cfg_7 && core_6 == chip_16 ; endproperty \n property name; @(negedge clk_signal_4) ( command_status_8 ) == ( 7'b0xxx00x ) |-> fsm_14 == auth_6 && sig_20 == data_14 ; endproperty \n property name; ( command_status_8 ) != 7'bx0xx001 && @(negedge clk_signal_4) ( command_status_8 ) != 7'b0xxx00x  |-> fsm_9 == tx_3 && core_20 == sig_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "case ( control_status_16 ) \n   6'b1xx11x : begin\n     data_1 <= err_6\n     cfg_10 = clk_5;\n   end\n   7'bxxx11xx : begin\n     fsm_2 <= rst_19\n     rst_10 = err_1;\n   end\n   default : begin \n     rx_19 = data_3\n     chip_12 = chip_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_20) ( control_status_16 ) == ( 6'b1xx11x ) |-> data_1 == err_6 && cfg_10 == clk_5 ; endproperty \n property name; @(posedge clk_out_20) ( control_status_16 ) == ( 7'bxxx11xx ) |-> fsm_2 == rst_19 && rst_10 == err_1 ; endproperty \n property name; ( control_status_16 ) != 6'b1xx11x && @(posedge clk_out_20) ( control_status_16 ) != 7'bxxx11xx  |-> rx_19 == data_3 && chip_12 == chip_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "case ( input_register_14 ) \n   7'b1xx00xx : begin\n     chip_1 = cfg_6\n     clk_2 <= clk_20;\n   end\n   default : begin \n     err_10 = hw_7\n     rx_9 <= chip_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_6) ( input_register_14 ) == ( 7'b1xx00xx ) |-> chip_1 == cfg_6 && clk_2 == clk_20 ; endproperty \n property name; @(negedge clk_osc_6) ( input_register_14 ) != 7'b1xx00xx  |-> err_10 == hw_7 && rx_9 == chip_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "case ( data_status_16 ) \n   4'b0100 : begin\n     cfg_15 <= sig_2\n     data_13 = auth_7;\n   end\n   default : begin \n     clk_5 <= err_8\n     reg_2 = fsm_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_17) ( data_status_16 ) == ( 4'b0100 ) |-> cfg_15 == sig_2 && data_13 == auth_7 ; endproperty \n property name; @(negedge cpu_clock_17) ( data_status_16 ) != 4'b0100  |-> clk_5 == err_8 && reg_2 == fsm_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   7'h2 : begin\n     cfg_9 = rx_19\n     rx_15 = auth_17;\n   end\n   5'he : begin\n     auth_16 = clk_8\n     hw_2 = sig_15;\n   end\n   default : begin \n     cfg_5 = core_14\n     tx_19 = cfg_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_14) ( acknowledge_signal_20 ) == ( 7'h2 ) |-> cfg_9 == rx_19 && rx_15 == auth_17 ; endproperty \n property name; @(posedge clk_out_14) ( acknowledge_signal_20 ) == ( 5'he ) |-> auth_16 == clk_8 && hw_2 == sig_15 ; endproperty \n property name; ( acknowledge_signal_20 ) != 7'h2 && @(posedge clk_out_14) ( acknowledge_signal_20 ) != 5'he  |-> cfg_5 == core_14 && tx_19 == cfg_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "case ( data_control_status_17 ) \n   5'b11001 : begin\n     clk_20 <= reg_7\n     hw_7 <= cfg_5;\n   end\n   7'b11xx010 : begin\n     chip_7 <= reg_20\n     data_19 = rx_3;\n   end\n   default : begin \n     data_6 <= chip_5\n     hw_15 <= chip_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( data_control_status_17 ) == ( 5'b11001 ) |-> clk_20 == reg_7 && hw_7 == cfg_5 ; endproperty \n property name; @(posedge core_clock_13) ( data_control_status_17 ) == ( 7'b11xx010 ) |-> chip_7 == reg_20 && data_19 == rx_3 ; endproperty \n property name; ( data_control_status_17 ) != 5'b11001 && @(posedge core_clock_13) ( data_control_status_17 ) != 7'b11xx010  |-> data_6 == chip_5 && hw_15 == chip_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( operation_code_5 ) \n   7'bx00x1xx : begin\n     fsm_2 = chip_20\n     data_5 <= clk_11\n     rst_11 = core_4;\n   end\n   6'bxxx010 : begin\n     sig_8 = clk_16\n     rst_2 <= rx_7\n     reg_6 <= rx_9;\n   end\n   default : begin \n     tx_8 = clk_15\n     auth_7 <= err_6\n     clk_12 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_6) ( operation_code_5 ) == ( 7'bx00x1xx ) |-> fsm_2 == chip_20 && data_5 == clk_11 && rst_11 == core_4 ; endproperty \n property name; @(posedge clock_ctrl_6) ( operation_code_5 ) == ( 6'bxxx010 ) |-> sig_8 == clk_16 && rst_2 == rx_7 && reg_6 == rx_9 ; endproperty \n property name; ( operation_code_5 ) != 7'bx00x1xx && @(posedge clock_ctrl_6) ( operation_code_5 ) != 6'bxxx010  |-> tx_8 == clk_15 && auth_7 == err_6 && clk_12 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "case ( control_register_status_status_7 ) \n   7'b10xx0x0 : begin\n     core_20 = cfg_17\n     data_11 = hw_13\n     reg_17 <= chip_17;\n   end\n   6'h14 : begin\n     sig_14 <= sig_15\n     sig_11 = sig_17\n     data_18 <= rst_3;\n   end\n   7'b0x00xxx : begin\n     sig_2 = clk_7\n     rst_13 = cfg_19\n     clk_9 = sig_10;\n   end\n   default : begin \n     rx_10 <= err_3\n     clk_17 <= data_20\n     hw_20 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_4) ( control_register_status_status_7 ) == ( 7'b10xx0x0 ) |-> core_20 == cfg_17 && data_11 == hw_13 && reg_17 == chip_17 ; endproperty \n property name; @(negedge core_clock_4) ( control_register_status_status_7 ) == ( 6'h14 ) |-> sig_14 == sig_15 && sig_11 == sig_17 && data_18 == rst_3 ; endproperty \n property name; @(negedge core_clock_4) ( control_register_status_status_7 ) == ( 7'b0x00xxx ) |-> sig_2 == clk_7 && rst_13 == cfg_19 && clk_9 == sig_10 ; endproperty \n property name; ( control_register_status_status_7 ) != 7'b10xx0x0 && ( control_register_status_status_7 ) != 6'h14 && @(negedge core_clock_4) ( control_register_status_status_7 ) != 7'b0x00xxx  |-> rx_10 == err_3 && clk_17 == data_20 && hw_20 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "case ( valid_input_11 ) \n   7'bxxxx0xx : begin\n     err_1 = chip_13\n     reg_6 <= chip_6\n     rst_19 = core_4;\n   end\n   7'bxxx0100 : begin\n     rx_8 <= data_14\n     reg_9 = tx_19\n     rx_6 <= cfg_5;\n   end\n   7'b0x1xxxx : begin\n     chip_10 = cfg_7\n     rx_9 <= auth_10\n     rst_13 <= reg_14;\n   end\n   default : begin \n     chip_17 <= rst_6\n     chip_2 = hw_13\n     tx_15 = clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_3) ( valid_input_11 ) == ( 7'bxxxx0xx ) |-> err_1 == chip_13 && reg_6 == chip_6 && rst_19 == core_4 ; endproperty \n property name; @(posedge clock_source_3) ( valid_input_11 ) == ( 7'bxxx0100 ) |-> rx_8 == data_14 && reg_9 == tx_19 && rx_6 == cfg_5 ; endproperty \n property name; @(posedge clock_source_3) ( valid_input_11 ) == ( 7'b0x1xxxx ) |-> chip_10 == cfg_7 && rx_9 == auth_10 && rst_13 == reg_14 ; endproperty \n property name; ( valid_input_11 ) != 7'bxxxx0xx && ( valid_input_11 ) != 7'bxxx0100 && @(posedge clock_source_3) ( valid_input_11 ) != 7'b0x1xxxx  |-> chip_17 == rst_6 && chip_2 == hw_13 && tx_15 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "case ( data_ready_16 ) \n   7'b0101000 : begin\n     chip_15 <= sig_1\n     clk_16 <= fsm_19\n     core_11 <= sig_7;\n   end\n   6'b110000 : begin\n     auth_16 = clk_17\n     tx_6 = hw_15\n     auth_9 <= err_3;\n   end\n   default : begin \n     tx_8 <= sig_10\n     fsm_12 = rx_1\n     cfg_17 = data_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_20) ( data_ready_16 ) == ( 7'b0101000 ) |-> chip_15 == sig_1 && clk_16 == fsm_19 && core_11 == sig_7 ; endproperty \n property name; @(negedge fast_clk_20) ( data_ready_16 ) == ( 6'b110000 ) |-> auth_16 == clk_17 && tx_6 == hw_15 && auth_9 == err_3 ; endproperty \n property name; ( data_ready_16 ) != 7'b0101000 && @(negedge fast_clk_20) ( data_ready_16 ) != 6'b110000  |-> tx_8 == sig_10 && fsm_12 == rx_1 && cfg_17 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "case ( input_data_18 ) \n   6'h3 : begin\n     tx_1 <= chip_4\n     err_17 = clk_8;\n   end\n   7'b1100111 : begin\n     reg_13 <= reg_1\n     chip_3 <= core_11;\n   end\n   default : begin \n     tx_20 = clk_13\n     err_11 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_2) ( input_data_18 ) == ( 6'h3 ) |-> tx_1 == chip_4 && err_17 == clk_8 ; endproperty \n property name; @(posedge clk_in_2) ( input_data_18 ) == ( 7'b1100111 ) |-> reg_13 == reg_1 && chip_3 == core_11 ; endproperty \n property name; ( input_data_18 ) != 6'h3 && @(posedge clk_in_2) ( input_data_18 ) != 7'b1100111  |-> tx_20 == clk_13 && err_11 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   7'b0101100 : begin\n     core_3 <= clk_17\n     rst_1 = reg_1;\n   end\n   4'bx0xx : begin\n     hw_19 = err_13\n     cfg_9 <= chip_15;\n   end\n   default : begin \n     rst_18 = hw_7\n     rx_17 = tx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_9) ( status_register_status_7 ) == ( 7'b0101100 ) |-> core_3 == clk_17 && rst_1 == reg_1 ; endproperty \n property name; @(posedge sys_clk_9) ( status_register_status_7 ) == ( 4'bx0xx ) |-> hw_19 == err_13 && cfg_9 == chip_15 ; endproperty \n property name; ( status_register_status_7 ) != 7'b0101100 && @(posedge sys_clk_9) ( status_register_status_7 ) != 4'bx0xx  |-> rst_18 == hw_7 && rx_17 == tx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "case ( control_output_2 ) \n   7'b111xx00 : begin\n     clk_13 <= err_16\n     clk_11 = auth_18;\n   end\n   6'bxxxxx0 : begin\n     fsm_20 <= rx_15\n     rx_6 <= fsm_5;\n   end\n   3'h6 : begin\n     clk_9 = sig_6\n     sig_2 = rst_20;\n   end\n   default : begin \n     data_4 <= err_3\n     cfg_2 <= reg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_6) ( control_output_2 ) == ( 7'b111xx00 ) |-> clk_13 == err_16 && clk_11 == auth_18 ; endproperty \n property name; @(negedge clock_div_6) ( control_output_2 ) == ( 6'bxxxxx0 ) |-> fsm_20 == rx_15 && rx_6 == fsm_5 ; endproperty \n property name; @(negedge clock_div_6) ( control_output_2 ) == ( 3'h6 ) |-> clk_9 == sig_6 && sig_2 == rst_20 ; endproperty \n property name; ( control_output_2 ) != 7'b111xx00 && ( control_output_2 ) != 6'bxxxxx0 && @(negedge clock_div_6) ( control_output_2 ) != 3'h6  |-> data_4 == err_3 && cfg_2 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "case ( ready_register_11 ) \n   6'b111xx0 : begin\n     hw_2 <= err_19\n     hw_19 = cfg_9\n     err_7 <= hw_1;\n   end\n   default : begin \n     sig_8 <= cfg_17\n     core_12 = clk_9\n     err_18 <= rst_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_11) ( ready_register_11 ) == ( 6'b111xx0 ) |-> hw_2 == err_19 && hw_19 == cfg_9 && err_7 == hw_1 ; endproperty \n property name; @(negedge clk_in_11) ( ready_register_11 ) != 6'b111xx0  |-> sig_8 == cfg_17 && core_12 == clk_9 && err_18 == rst_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_11"
    },
    {
        "Code": "case ( end_address_20 ) \n   7'h76 : begin\n     auth_5 = err_16\n     core_2 = reg_5\n     sig_3 = cfg_8;\n   end\n   7'b1xxxx10 : begin\n     fsm_16 = sig_16\n     clk_2 <= reg_14\n     tx_10 = reg_20;\n   end\n   default : begin \n     chip_19 <= rx_10\n     hw_12 <= auth_13\n     tx_1 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_5) ( end_address_20 ) == ( 7'h76 ) |-> auth_5 == err_16 && core_2 == reg_5 && sig_3 == cfg_8 ; endproperty \n property name; @(posedge clk_enable_5) ( end_address_20 ) == ( 7'b1xxxx10 ) |-> fsm_16 == sig_16 && clk_2 == reg_14 && tx_10 == reg_20 ; endproperty \n property name; ( end_address_20 ) != 7'h76 && @(posedge clk_enable_5) ( end_address_20 ) != 7'b1xxxx10  |-> chip_19 == rx_10 && hw_12 == auth_13 && tx_1 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "case ( control_register_status_status_18 ) \n   7'b1xxx1x1 : begin\n     sig_10 <= sig_18\n     chip_6 <= fsm_4;\n   end\n   7'b0x1011x : begin\n     rx_14 = sig_16\n     reg_7 = tx_20;\n   end\n   7'b1x01xx0 : begin\n     tx_12 = data_4\n     data_13 <= fsm_7;\n   end\n   default : begin \n     reg_11 <= cfg_20\n     sig_7 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_18) ( control_register_status_status_18 ) == ( 7'b1xxx1x1 ) |-> sig_10 == sig_18 && chip_6 == fsm_4 ; endproperty \n property name; @(negedge pll_clk_18) ( control_register_status_status_18 ) == ( 7'b0x1011x ) |-> rx_14 == sig_16 && reg_7 == tx_20 ; endproperty \n property name; @(negedge pll_clk_18) ( control_register_status_status_18 ) == ( 7'b1x01xx0 ) |-> tx_12 == data_4 && data_13 == fsm_7 ; endproperty \n property name; ( control_register_status_status_18 ) != 7'b1xxx1x1 && ( control_register_status_status_18 ) != 7'b0x1011x && @(negedge pll_clk_18) ( control_register_status_status_18 ) != 7'b1x01xx0  |-> reg_11 == cfg_20 && sig_7 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "case ( status_register_7 ) \n   7'b1x00010 : begin\n     data_13 = err_14\n     fsm_19 = core_3\n     tx_5 <= hw_10;\n   end\n   7'h47 : begin\n     data_4 = rst_16\n     data_20 <= core_1\n     tx_2 <= rx_16;\n   end\n   7'b0000010 : begin\n     auth_18 <= rst_8\n     cfg_6 = cfg_16\n     reg_19 = clk_4;\n   end\n   default : begin \n     reg_20 = tx_12\n     data_11 <= fsm_16\n     hw_3 = rx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_8) ( status_register_7 ) == ( 7'b1x00010 ) |-> data_13 == err_14 && fsm_19 == core_3 && tx_5 == hw_10 ; endproperty \n property name; @(negedge clk_signal_8) ( status_register_7 ) == ( 7'h47 ) |-> data_4 == rst_16 && data_20 == core_1 && tx_2 == rx_16 ; endproperty \n property name; @(negedge clk_signal_8) ( status_register_7 ) == ( 7'b0000010 ) |-> auth_18 == rst_8 && cfg_6 == cfg_16 && reg_19 == clk_4 ; endproperty \n property name; ( status_register_7 ) != 7'b1x00010 && ( status_register_7 ) != 7'h47 && @(negedge clk_signal_8) ( status_register_7 ) != 7'b0000010  |-> reg_20 == tx_12 && data_11 == fsm_16 && hw_3 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "case ( data_ready_8 ) \n   5'h1d : begin\n     tx_13 <= auth_12\n     rx_7 <= data_17;\n   end\n   6'b1100xx : begin\n     clk_8 = hw_3\n     chip_9 = data_10;\n   end\n   7'bxx1xxxx : begin\n     fsm_7 = rst_16\n     cfg_5 = tx_4;\n   end\n   default : begin \n     hw_13 <= core_9\n     clk_13 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_12) ( data_ready_8 ) == ( 5'h1d ) |-> tx_13 == auth_12 && rx_7 == data_17 ; endproperty \n property name; @(posedge clock_source_12) ( data_ready_8 ) == ( 6'b1100xx ) |-> clk_8 == hw_3 && chip_9 == data_10 ; endproperty \n property name; @(posedge clock_source_12) ( data_ready_8 ) == ( 7'bxx1xxxx ) |-> fsm_7 == rst_16 && cfg_5 == tx_4 ; endproperty \n property name; ( data_ready_8 ) != 5'h1d && ( data_ready_8 ) != 6'b1100xx && @(posedge clock_source_12) ( data_ready_8 ) != 7'bxx1xxxx  |-> hw_13 == core_9 && clk_13 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "case ( control_status_5 ) \n   7'b11101x1 : begin\n     auth_18 <= sig_1\n     sig_6 <= core_6\n     tx_17 <= core_14;\n   end\n   6'b011000 : begin\n     core_20 <= sig_9\n     fsm_5 <= rx_10\n     rst_18 = clk_4;\n   end\n   fsm_20 : begin\n     rst_16 = chip_6\n     sig_11 = core_17\n     clk_16 <= auth_12;\n   end\n   default : begin \n     chip_20 = rst_14\n     data_1 <= core_15\n     rst_15 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_4) ( control_status_5 ) == ( 7'b11101x1 ) |-> auth_18 == sig_1 && sig_6 == core_6 && tx_17 == core_14 ; endproperty \n property name; @(negedge clk_in_4) ( control_status_5 ) == ( 6'b011000 ) |-> core_20 == sig_9 && fsm_5 == rx_10 && rst_18 == clk_4 ; endproperty \n property name; @(negedge clk_in_4) ( control_status_5 ) == ( fsm_20 ) |-> rst_16 == chip_6 && sig_11 == core_17 && clk_16 == auth_12 ; endproperty \n property name; ( control_status_5 ) != 7'b11101x1 && ( control_status_5 ) != 6'b011000 && @(negedge clk_in_4) ( control_status_5 ) != fsm_20  |-> chip_20 == rst_14 && data_1 == core_15 && rst_15 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "case ( data_buffer_1 ) \n   7'h56 : begin\n     rx_13 = tx_4\n     cfg_7 = rx_12;\n   end\n   6'b10010x : begin\n     reg_12 <= rst_15\n     chip_11 = core_6;\n   end\n   default : begin \n     core_11 <= clk_9\n     cfg_2 = data_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_8) ( data_buffer_1 ) == ( 7'h56 ) |-> rx_13 == tx_4 && cfg_7 == rx_12 ; endproperty \n property name; @(posedge core_clock_8) ( data_buffer_1 ) == ( 6'b10010x ) |-> reg_12 == rst_15 && chip_11 == core_6 ; endproperty \n property name; ( data_buffer_1 ) != 7'h56 && @(posedge core_clock_8) ( data_buffer_1 ) != 6'b10010x  |-> core_11 == clk_9 && cfg_2 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "case ( data_status_11 ) \n   5'bx01xx : begin\n     rx_2 <= data_14\n     rst_2 <= core_18\n     auth_2 <= rst_6;\n   end\n   7'b0111xx1 : begin\n     clk_5 = cfg_19\n     fsm_8 <= rx_14\n     err_19 <= fsm_12;\n   end\n   4'b11x0 : begin\n     data_2 = cfg_16\n     clk_10 <= fsm_17\n     hw_10 = cfg_18;\n   end\n   default : begin \n     rst_7 <= reg_6\n     cfg_5 <= chip_8\n     auth_3 = hw_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_14) ( data_status_11 ) == ( 5'bx01xx ) |-> rx_2 == data_14 && rst_2 == core_18 && auth_2 == rst_6 ; endproperty \n property name; @(negedge bus_clock_14) ( data_status_11 ) == ( 7'b0111xx1 ) |-> clk_5 == cfg_19 && fsm_8 == rx_14 && err_19 == fsm_12 ; endproperty \n property name; @(negedge bus_clock_14) ( data_status_11 ) == ( 4'b11x0 ) |-> data_2 == cfg_16 && clk_10 == fsm_17 && hw_10 == cfg_18 ; endproperty \n property name; ( data_status_11 ) != 5'bx01xx && ( data_status_11 ) != 7'b0111xx1 && @(negedge bus_clock_14) ( data_status_11 ) != 4'b11x0  |-> rst_7 == reg_6 && cfg_5 == chip_8 && auth_3 == hw_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_14"
    },
    {
        "Code": "case ( control_word_12 ) \n   cfg_8 : begin\n     err_2 = data_9\n     rst_10 = err_18;\n   end\n   default : begin \n     clk_10 <= err_9\n     err_10 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_2) ( control_word_12 ) == ( cfg_8 ) |-> err_2 == data_9 && rst_10 == err_18 ; endproperty \n property name; @(negedge cpu_clock_2) ( control_word_12 ) != cfg_8  |-> clk_10 == err_9 && err_10 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "case ( data_register_19 ) \n   7'b0101001 : begin\n     chip_12 <= hw_18\n     rx_15 <= err_2;\n   end\n   default : begin \n     hw_12 <= cfg_19\n     sig_6 <= clk_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_10) ( data_register_19 ) == ( 7'b0101001 ) |-> chip_12 == hw_18 && rx_15 == err_2 ; endproperty \n property name; @(posedge main_clk_10) ( data_register_19 ) != 7'b0101001  |-> hw_12 == cfg_19 && sig_6 == clk_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   6'b010100 : begin\n     sig_5 <= err_16\n     reg_12 = tx_4;\n   end\n   reg_1 : begin\n     cfg_14 = hw_6\n     rst_2 = rst_12;\n   end\n   default : begin \n     rst_3 = sig_12\n     auth_7 <= err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_5) ( data_status_register_4 ) == ( 6'b010100 ) |-> sig_5 == err_16 && reg_12 == tx_4 ; endproperty \n property name; @(posedge pll_clk_5) ( data_status_register_4 ) == ( reg_1 ) |-> cfg_14 == hw_6 && rst_2 == rst_12 ; endproperty \n property name; ( data_status_register_4 ) != 6'b010100 && @(posedge pll_clk_5) ( data_status_register_4 ) != reg_1  |-> rst_3 == sig_12 && auth_7 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_5"
    },
    {
        "Code": "case ( control_input_9 ) \n   7'b0110x00 : begin\n     rst_6 <= data_4\n     data_16 = cfg_15\n     chip_4 = data_6;\n   end\n   6'h32 : begin\n     core_19 <= chip_3\n     chip_1 = hw_8\n     tx_15 = auth_2;\n   end\n   7'b1110x0x : begin\n     clk_2 <= rx_4\n     data_12 = data_10\n     data_9 = reg_6;\n   end\n   default : begin \n     chip_14 = rst_5\n     auth_8 = fsm_6\n     chip_5 = clk_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( control_input_9 ) == ( 7'b0110x00 ) |-> rst_6 == data_4 && data_16 == cfg_15 && chip_4 == data_6 ; endproperty \n property name; @(negedge pll_clk_6) ( control_input_9 ) == ( 6'h32 ) |-> core_19 == chip_3 && chip_1 == hw_8 && tx_15 == auth_2 ; endproperty \n property name; @(negedge pll_clk_6) ( control_input_9 ) == ( 7'b1110x0x ) |-> clk_2 == rx_4 && data_12 == data_10 && data_9 == reg_6 ; endproperty \n property name; ( control_input_9 ) != 7'b0110x00 && ( control_input_9 ) != 6'h32 && @(negedge pll_clk_6) ( control_input_9 ) != 7'b1110x0x  |-> chip_14 == rst_5 && auth_8 == fsm_6 && chip_5 == clk_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( ready_signal_13 ) \n   5'b1x1xx : begin\n     sig_16 = rx_18\n     core_16 <= clk_7;\n   end\n   data_6 : begin\n     core_7 <= reg_17\n     cfg_13 <= core_1;\n   end\n   7'bx1x0xx0 : begin\n     clk_1 = auth_8\n     hw_13 <= data_4;\n   end\n   default : begin \n     clk_10 = err_20\n     data_20 <= reg_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_6) ( ready_signal_13 ) == ( 5'b1x1xx ) |-> sig_16 == rx_18 && core_16 == clk_7 ; endproperty \n property name; @(posedge core_clock_6) ( ready_signal_13 ) == ( data_6 ) |-> core_7 == reg_17 && cfg_13 == core_1 ; endproperty \n property name; @(posedge core_clock_6) ( ready_signal_13 ) == ( 7'bx1x0xx0 ) |-> clk_1 == auth_8 && hw_13 == data_4 ; endproperty \n property name; ( ready_signal_13 ) != 5'b1x1xx && ( ready_signal_13 ) != data_6 && @(posedge core_clock_6) ( ready_signal_13 ) != 7'bx1x0xx0  |-> clk_10 == err_20 && data_20 == reg_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'b101xxx1 : begin\n     auth_19 = tx_1\n     err_2 = clk_13;\n   end\n   7'h60 : begin\n     auth_1 = auth_20\n     data_12 <= rst_11;\n   end\n   7'b0x101xx : begin\n     err_17 = sig_3\n     err_20 = err_8;\n   end\n   default : begin \n     sig_3 = sig_4\n     err_9 = core_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_7) ( status_register_buffer_11 ) == ( 7'b101xxx1 ) |-> auth_19 == tx_1 && err_2 == clk_13 ; endproperty \n property name; @(negedge clk_reset_7) ( status_register_buffer_11 ) == ( 7'h60 ) |-> auth_1 == auth_20 && data_12 == rst_11 ; endproperty \n property name; @(negedge clk_reset_7) ( status_register_buffer_11 ) == ( 7'b0x101xx ) |-> err_17 == sig_3 && err_20 == err_8 ; endproperty \n property name; ( status_register_buffer_11 ) != 7'b101xxx1 && ( status_register_buffer_11 ) != 7'h60 && @(negedge clk_reset_7) ( status_register_buffer_11 ) != 7'b0x101xx  |-> sig_3 == sig_4 && err_9 == core_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   6'b1x0001 : begin\n     rst_7 <= auth_16\n     reg_6 <= hw_5\n     tx_20 <= cfg_16;\n   end\n   default : begin \n     hw_2 = sig_11\n     auth_15 = rx_10\n     hw_12 <= clk_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( interrupt_control_11 ) == ( 6'b1x0001 ) |-> rst_7 == auth_16 && reg_6 == hw_5 && tx_20 == cfg_16 ; endproperty \n property name; @(negedge pll_clk_3) ( interrupt_control_11 ) != 6'b1x0001  |-> hw_2 == sig_11 && auth_15 == rx_10 && hw_12 == clk_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( interrupt_control_status_3 ) \n   4'b010x : begin\n     core_10 = reg_16\n     reg_6 = core_16\n     reg_14 = err_2;\n   end\n   7'bx100011 : begin\n     auth_12 = cfg_1\n     hw_19 = auth_5\n     sig_16 <= chip_6;\n   end\n   5'h8 : begin\n     rst_17 <= sig_15\n     fsm_11 = cfg_9\n     err_17 = rx_2;\n   end\n   default : begin \n     reg_7 <= rx_14\n     cfg_14 <= rx_3\n     hw_5 <= tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_17) ( interrupt_control_status_3 ) == ( 4'b010x ) |-> core_10 == reg_16 && reg_6 == core_16 && reg_14 == err_2 ; endproperty \n property name; @(posedge ref_clk_17) ( interrupt_control_status_3 ) == ( 7'bx100011 ) |-> auth_12 == cfg_1 && hw_19 == auth_5 && sig_16 == chip_6 ; endproperty \n property name; @(posedge ref_clk_17) ( interrupt_control_status_3 ) == ( 5'h8 ) |-> rst_17 == sig_15 && fsm_11 == cfg_9 && err_17 == rx_2 ; endproperty \n property name; ( interrupt_control_status_3 ) != 4'b010x && ( interrupt_control_status_3 ) != 7'bx100011 && @(posedge ref_clk_17) ( interrupt_control_status_3 ) != 5'h8  |-> reg_7 == rx_14 && cfg_14 == rx_3 && hw_5 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "case ( status_register_buffer_19 ) \n   5'b1010x : begin\n     auth_5 = fsm_8\n     rst_14 = chip_12;\n   end\n   5'b10100 : begin\n     rst_13 = rst_15\n     data_16 = chip_19;\n   end\n   5'b00x01 : begin\n     chip_10 <= cfg_1\n     err_2 <= tx_9;\n   end\n   default : begin \n     tx_8 <= core_1\n     err_14 <= sig_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( status_register_buffer_19 ) == ( 5'b1010x ) |-> auth_5 == fsm_8 && rst_14 == chip_12 ; endproperty \n property name; @(negedge clk_out_2) ( status_register_buffer_19 ) == ( 5'b10100 ) |-> rst_13 == rst_15 && data_16 == chip_19 ; endproperty \n property name; @(negedge clk_out_2) ( status_register_buffer_19 ) == ( 5'b00x01 ) |-> chip_10 == cfg_1 && err_2 == tx_9 ; endproperty \n property name; ( status_register_buffer_19 ) != 5'b1010x && ( status_register_buffer_19 ) != 5'b10100 && @(negedge clk_out_2) ( status_register_buffer_19 ) != 5'b00x01  |-> tx_8 == core_1 && err_14 == sig_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( interrupt_enable_17 ) \n   7'b1xxxx0x : begin\n     core_4 <= clk_16\n     fsm_16 <= hw_15\n     fsm_13 <= rx_11;\n   end\n   6'bxx1000 : begin\n     clk_8 <= core_17\n     auth_19 = hw_12\n     chip_13 <= clk_7;\n   end\n   default : begin \n     fsm_14 <= tx_3\n     hw_10 = err_8\n     fsm_2 = data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_14) ( interrupt_enable_17 ) == ( 7'b1xxxx0x ) |-> core_4 == clk_16 && fsm_16 == hw_15 && fsm_13 == rx_11 ; endproperty \n property name; @(posedge clock_ctrl_14) ( interrupt_enable_17 ) == ( 6'bxx1000 ) |-> clk_8 == core_17 && auth_19 == hw_12 && chip_13 == clk_7 ; endproperty \n property name; ( interrupt_enable_17 ) != 7'b1xxxx0x && @(posedge clock_ctrl_14) ( interrupt_enable_17 ) != 6'bxx1000  |-> fsm_14 == tx_3 && hw_10 == err_8 && fsm_2 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "case ( output_register_5 ) \n   5'b0000x : begin\n     core_19 = reg_8\n     hw_7 = rst_2;\n   end\n   default : begin \n     auth_7 = fsm_19\n     chip_9 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_8) ( output_register_5 ) == ( 5'b0000x ) |-> core_19 == reg_8 && hw_7 == rst_2 ; endproperty \n property name; @(posedge clk_osc_8) ( output_register_5 ) != 5'b0000x  |-> auth_7 == fsm_19 && chip_9 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   7'b1001xx1 : begin\n     err_14 = core_14\n     reg_1 = rst_18;\n   end\n   5'h14 : begin\n     core_12 = rx_10\n     chip_5 <= rx_11;\n   end\n   7'b0011xxx : begin\n     clk_16 = tx_7\n     rx_17 = chip_2;\n   end\n   default : begin \n     data_4 <= auth_16\n     auth_12 <= rx_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_16) ( interrupt_flag_8 ) == ( 7'b1001xx1 ) |-> err_14 == core_14 && reg_1 == rst_18 ; endproperty \n property name; @(posedge clk_signal_16) ( interrupt_flag_8 ) == ( 5'h14 ) |-> core_12 == rx_10 && chip_5 == rx_11 ; endproperty \n property name; @(posedge clk_signal_16) ( interrupt_flag_8 ) == ( 7'b0011xxx ) |-> clk_16 == tx_7 && rx_17 == chip_2 ; endproperty \n property name; ( interrupt_flag_8 ) != 7'b1001xx1 && ( interrupt_flag_8 ) != 5'h14 && @(posedge clk_signal_16) ( interrupt_flag_8 ) != 7'b0011xxx  |-> data_4 == auth_16 && auth_12 == rx_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "case ( interrupt_control_status_11 ) \n   6'bx1100x : begin\n     rst_14 <= clk_3\n     core_14 <= fsm_20\n     err_14 = reg_1;\n   end\n   5'b0110x : begin\n     clk_8 = fsm_8\n     cfg_16 = sig_7\n     data_3 <= cfg_17;\n   end\n   5'h7 : begin\n     clk_19 = tx_8\n     hw_2 <= rx_17\n     reg_13 = auth_19;\n   end\n   default : begin \n     chip_20 <= cfg_19\n     err_16 <= cfg_18\n     core_1 = fsm_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_7) ( interrupt_control_status_11 ) == ( 6'bx1100x ) |-> rst_14 == clk_3 && core_14 == fsm_20 && err_14 == reg_1 ; endproperty \n property name; @(posedge clk_in_7) ( interrupt_control_status_11 ) == ( 5'b0110x ) |-> clk_8 == fsm_8 && cfg_16 == sig_7 && data_3 == cfg_17 ; endproperty \n property name; @(posedge clk_in_7) ( interrupt_control_status_11 ) == ( 5'h7 ) |-> clk_19 == tx_8 && hw_2 == rx_17 && reg_13 == auth_19 ; endproperty \n property name; ( interrupt_control_status_11 ) != 6'bx1100x && ( interrupt_control_status_11 ) != 5'b0110x && @(posedge clk_in_7) ( interrupt_control_status_11 ) != 5'h7  |-> chip_20 == cfg_19 && err_16 == cfg_18 && core_1 == fsm_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "case ( control_buffer_14 ) \n   2'b0x : begin\n     tx_17 = sig_13\n     clk_18 <= auth_16\n     fsm_3 = fsm_9;\n   end\n   default : begin \n     hw_7 <= fsm_7\n     rx_9 <= core_19\n     cfg_16 = chip_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_2) ( control_buffer_14 ) == ( 2'b0x ) |-> tx_17 == sig_13 && clk_18 == auth_16 && fsm_3 == fsm_9 ; endproperty \n property name; @(negedge main_clk_2) ( control_buffer_14 ) != 2'b0x  |-> hw_7 == fsm_7 && rx_9 == core_19 && cfg_16 == chip_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "case ( ready_register_16 ) \n   7'bxxxx0x0 : begin\n     rst_1 <= auth_5\n     rx_7 <= fsm_4\n     data_1 = clk_2;\n   end\n   default : begin \n     rst_8 = rst_4\n     chip_14 <= sig_12\n     clk_15 <= chip_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_3) ( ready_register_16 ) == ( 7'bxxxx0x0 ) |-> rst_1 == auth_5 && rx_7 == fsm_4 && data_1 == clk_2 ; endproperty \n property name; @(posedge clk_gen_3) ( ready_register_16 ) != 7'bxxxx0x0  |-> rst_8 == rst_4 && chip_14 == sig_12 && clk_15 == chip_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "case ( input_ready_20 ) \n   4'bxx1x : begin\n     rx_17 = data_10\n     err_9 <= rst_9\n     hw_16 <= reg_4;\n   end\n   7'h57 : begin\n     sig_19 <= chip_19\n     chip_13 <= reg_14\n     hw_4 = hw_2;\n   end\n   7'bxxxx1x0 : begin\n     err_7 <= core_10\n     rst_11 = reg_6\n     tx_18 = reg_5;\n   end\n   default : begin \n     tx_6 <= tx_18\n     clk_8 <= data_15\n     core_16 <= rx_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_9) ( input_ready_20 ) == ( 4'bxx1x ) |-> rx_17 == data_10 && err_9 == rst_9 && hw_16 == reg_4 ; endproperty \n property name; @(posedge clk_gen_9) ( input_ready_20 ) == ( 7'h57 ) |-> sig_19 == chip_19 && chip_13 == reg_14 && hw_4 == hw_2 ; endproperty \n property name; @(posedge clk_gen_9) ( input_ready_20 ) == ( 7'bxxxx1x0 ) |-> err_7 == core_10 && rst_11 == reg_6 && tx_18 == reg_5 ; endproperty \n property name; ( input_ready_20 ) != 4'bxx1x && ( input_ready_20 ) != 7'h57 && @(posedge clk_gen_9) ( input_ready_20 ) != 7'bxxxx1x0  |-> tx_6 == tx_18 && clk_8 == data_15 && core_16 == rx_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "case ( data_control_16 ) \n   7'h6b : begin\n     core_4 <= cfg_1\n     err_11 = rx_15\n     clk_5 = rst_18;\n   end\n   6'bxx1x1x : begin\n     rst_16 = rx_19\n     err_4 = core_7\n     core_16 = core_1;\n   end\n   5'b1010x : begin\n     fsm_6 <= data_3\n     sig_11 = hw_19\n     err_15 <= err_5;\n   end\n   default : begin \n     hw_5 <= clk_6\n     sig_2 = chip_12\n     rx_5 = data_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_20) ( data_control_16 ) == ( 7'h6b ) |-> core_4 == cfg_1 && err_11 == rx_15 && clk_5 == rst_18 ; endproperty \n property name; @(posedge clk_osc_20) ( data_control_16 ) == ( 6'bxx1x1x ) |-> rst_16 == rx_19 && err_4 == core_7 && core_16 == core_1 ; endproperty \n property name; @(posedge clk_osc_20) ( data_control_16 ) == ( 5'b1010x ) |-> fsm_6 == data_3 && sig_11 == hw_19 && err_15 == err_5 ; endproperty \n property name; ( data_control_16 ) != 7'h6b && ( data_control_16 ) != 6'bxx1x1x && @(posedge clk_osc_20) ( data_control_16 ) != 5'b1010x  |-> hw_5 == clk_6 && sig_2 == chip_12 && rx_5 == data_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "case ( control_flag_16 ) \n   clk_8 : begin\n     rst_15 = data_18\n     err_9 <= fsm_2;\n   end\n   5'b1x1xx : begin\n     sig_14 <= fsm_7\n     reg_15 = cfg_17;\n   end\n   default : begin \n     reg_12 <= fsm_9\n     cfg_12 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_11) ( control_flag_16 ) == ( clk_8 ) |-> rst_15 == data_18 && err_9 == fsm_2 ; endproperty \n property name; @(posedge clk_enable_11) ( control_flag_16 ) == ( 5'b1x1xx ) |-> sig_14 == fsm_7 && reg_15 == cfg_17 ; endproperty \n property name; ( control_flag_16 ) != clk_8 && @(posedge clk_enable_11) ( control_flag_16 ) != 5'b1x1xx  |-> reg_12 == fsm_9 && cfg_12 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "case ( error_status_13 ) \n   auth : begin\n     cfg_3 <= core_3\n     hw_16 <= tx_11;\n   end\n   7'b110111x : begin\n     cfg_15 <= chip_13\n     core_20 <= sig_11;\n   end\n   default : begin \n     rst_14 = sig_2\n     err_1 <= core_16;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_osc_9) ( error_status_13 ) == ( auth ) |-> cfg_3 == core_3 && hw_16 == tx_11 ; endproperty \n property name; @(negedge clk_osc_9) ( error_status_13 ) == ( 7'b110111x ) |-> cfg_15 == chip_13 && core_20 == sig_11 ; endproperty \n property name; ( error_status_13 ) != auth && @(negedge clk_osc_9) ( error_status_13 ) != 7'b110111x  |-> rst_14 == sig_2 && err_1 == core_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "case ( instruction_register_9 ) \n   7'b0x01010 : begin\n     core_14 = rst_13\n     clk_11 = rst_9\n     reg_6 = auth_7;\n   end\n   default : begin \n     rst_11 <= sig_5\n     err_13 <= reg_5\n     fsm_15 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_div_3) ( instruction_register_9 ) == ( 7'b0x01010 ) |-> core_14 == rst_13 && clk_11 == rst_9 && reg_6 == auth_7 ; endproperty \n property name; @(negedge clock_div_3) ( instruction_register_9 ) != 7'b0x01010  |-> rst_11 == sig_5 && err_13 == reg_5 && fsm_15 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   6'h2x : begin\n     data_15 = tx_11\n     fsm_20 <= auth_19\n     cfg_8 = rx_18;\n   end\n   7'bx0xx0xx : begin\n     reg_2 <= cfg_6\n     core_14 <= clk_12\n     rst_18 = hw_9;\n   end\n   5'bxx110 : begin\n     hw_16 <= fsm_6\n     rx_13 = clk_17\n     core_6 <= sig_17;\n   end\n   default : begin \n     rst_11 = sig_7\n     auth_14 <= hw_16\n     sig_14 <= core_15;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_3) ( status_register_status_6 ) == ( 6'h2x ) |-> data_15 == tx_11 && fsm_20 == auth_19 && cfg_8 == rx_18 ; endproperty \n property name; @(posedge fast_clk_3) ( status_register_status_6 ) == ( 7'bx0xx0xx ) |-> reg_2 == cfg_6 && core_14 == clk_12 && rst_18 == hw_9 ; endproperty \n property name; @(posedge fast_clk_3) ( status_register_status_6 ) == ( 5'bxx110 ) |-> hw_16 == fsm_6 && rx_13 == clk_17 && core_6 == sig_17 ; endproperty \n property name; ( status_register_status_6 ) != 6'h2x && ( status_register_status_6 ) != 7'bx0xx0xx && @(posedge fast_clk_3) ( status_register_status_6 ) != 5'bxx110  |-> rst_11 == sig_7 && auth_14 == hw_16 && sig_14 == core_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "case ( status_buffer_11 ) \n   7'b0x1111x : begin\n     reg_3 <= hw_14\n     clk_4 <= chip_6;\n   end\n   default : begin \n     sig_8 <= rst_3\n     chip_12 <= chip_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_13) ( status_buffer_11 ) == ( 7'b0x1111x ) |-> reg_3 == hw_14 && clk_4 == chip_6 ; endproperty \n property name; @(negedge mem_clock_13) ( status_buffer_11 ) != 7'b0x1111x  |-> sig_8 == rst_3 && chip_12 == chip_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "case ( instruction_12 ) \n   rx_1 : begin\n     hw_15 = hw_7\n     auth_19 <= core_15\n     cfg_19 = data_3;\n   end\n   3'b0x1 : begin\n     core_14 <= fsm_9\n     data_6 = rx_16\n     hw_8 = reg_15;\n   end\n   default : begin \n     err_9 = reg_13\n     auth_10 <= rst_4\n     tx_6 = clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_14) ( instruction_12 ) == ( rx_1 ) |-> hw_15 == hw_7 && auth_19 == core_15 && cfg_19 == data_3 ; endproperty \n property name; @(negedge fast_clk_14) ( instruction_12 ) == ( 3'b0x1 ) |-> core_14 == fsm_9 && data_6 == rx_16 && hw_8 == reg_15 ; endproperty \n property name; ( instruction_12 ) != rx_1 && @(negedge fast_clk_14) ( instruction_12 ) != 3'b0x1  |-> err_9 == reg_13 && auth_10 == rst_4 && tx_6 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'bx111000 : begin\n     auth_14 <= hw_3\n     clk_10 <= hw_8\n     data_13 <= err_8;\n   end\n   default : begin \n     chip_3 = clk_10\n     sig_11 <= rx_16\n     err_7 = hw_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_11) ( instruction_buffer_8 ) == ( 7'bx111000 ) |-> auth_14 == hw_3 && clk_10 == hw_8 && data_13 == err_8 ; endproperty \n property name; @(negedge clk_signal_11) ( instruction_buffer_8 ) != 7'bx111000  |-> chip_3 == clk_10 && sig_11 == rx_16 && err_7 == hw_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "case ( data_control_16 ) \n   6'h33 : begin\n     hw_18 <= auth_9\n     cfg_5 <= cfg_2\n     auth_18 <= sig_5;\n   end\n   7'b01xxxx0 : begin\n     cfg_17 = cfg_6\n     chip_8 = rst_6\n     rst_5 <= rst_11;\n   end\n   default : begin \n     core_8 <= err_12\n     err_16 <= tx_20\n     auth_9 = chip_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_5) ( data_control_16 ) == ( 6'h33 ) |-> hw_18 == auth_9 && cfg_5 == cfg_2 && auth_18 == sig_5 ; endproperty \n property name; @(posedge clk_in_5) ( data_control_16 ) == ( 7'b01xxxx0 ) |-> cfg_17 == cfg_6 && chip_8 == rst_6 && rst_5 == rst_11 ; endproperty \n property name; ( data_control_16 ) != 6'h33 && @(posedge clk_in_5) ( data_control_16 ) != 7'b01xxxx0  |-> core_8 == err_12 && err_16 == tx_20 && auth_9 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "case ( enable_1 ) \n   7'b1xxx1x1 : begin\n     rst_5 = data_4\n     chip_14 <= auth_10\n     err_20 <= clk_3;\n   end\n   6'bxxxxx1 : begin\n     core_5 <= cfg_7\n     reg_12 = data_8\n     hw_16 = cfg_13;\n   end\n   default : begin \n     auth_20 <= chip_15\n     clk_9 = err_10\n     clk_7 <= rst_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_2) ( enable_1 ) == ( 7'b1xxx1x1 ) |-> rst_5 == data_4 && chip_14 == auth_10 && err_20 == clk_3 ; endproperty \n property name; @(negedge clk_out_2) ( enable_1 ) == ( 6'bxxxxx1 ) |-> core_5 == cfg_7 && reg_12 == data_8 && hw_16 == cfg_13 ; endproperty \n property name; ( enable_1 ) != 7'b1xxx1x1 && @(negedge clk_out_2) ( enable_1 ) != 6'bxxxxx1  |-> auth_20 == chip_15 && clk_9 == err_10 && clk_7 == rst_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "case ( read_data_12 ) \n   7'b1x01000 : begin\n     rst_18 = rx_17\n     clk_1 <= tx_4;\n   end\n   default : begin \n     chip_6 = sig_16\n     core_14 <= cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_11) ( read_data_12 ) == ( 7'b1x01000 ) |-> rst_18 == rx_17 && clk_1 == tx_4 ; endproperty \n property name; @(posedge ref_clk_11) ( read_data_12 ) != 7'b1x01000  |-> chip_6 == sig_16 && core_14 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'b01100x1 : begin\n     tx_10 <= rx_17\n     sig_20 = rx_13\n     rx_19 <= clk_9;\n   end\n   default : begin \n     reg_11 = tx_19\n     core_11 = rx_15\n     tx_5 <= data_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_17) ( control_data_8 ) == ( 7'b01100x1 ) |-> tx_10 == rx_17 && sig_20 == rx_13 && rx_19 == clk_9 ; endproperty \n property name; @(posedge pll_clk_17) ( control_data_8 ) != 7'b01100x1  |-> reg_11 == tx_19 && core_11 == rx_15 && tx_5 == data_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "case ( flag_control_status_6 ) \n   6'b1xxx10 : begin\n     auth_4 = rx_9\n     fsm_6 = core_2;\n   end\n   3'b101 : begin\n     rst_17 <= data_20\n     clk_19 <= reg_15;\n   end\n   5'bxx1x0 : begin\n     rst_6 = fsm_17\n     data_8 = rx_3;\n   end\n   default : begin \n     rx_15 <= cfg_14\n     chip_5 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( flag_control_status_6 ) == ( 6'b1xxx10 ) |-> auth_4 == rx_9 && fsm_6 == core_2 ; endproperty \n property name; @(posedge cpu_clock_16) ( flag_control_status_6 ) == ( 3'b101 ) |-> rst_17 == data_20 && clk_19 == reg_15 ; endproperty \n property name; @(posedge cpu_clock_16) ( flag_control_status_6 ) == ( 5'bxx1x0 ) |-> rst_6 == fsm_17 && data_8 == rx_3 ; endproperty \n property name; ( flag_control_status_6 ) != 6'b1xxx10 && ( flag_control_status_6 ) != 3'b101 && @(posedge cpu_clock_16) ( flag_control_status_6 ) != 5'bxx1x0  |-> rx_15 == cfg_14 && chip_5 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( mode_register_2 ) \n   7'b111xx00 : begin\n     reg_11 = fsm_10\n     rx_4 = fsm_16\n     rst_16 = hw_5;\n   end\n   default : begin \n     core_1 <= rst_3\n     fsm_16 <= clk_16\n     auth_13 = fsm_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_18) ( mode_register_2 ) == ( 7'b111xx00 ) |-> reg_11 == fsm_10 && rx_4 == fsm_16 && rst_16 == hw_5 ; endproperty \n property name; @(negedge cpu_clock_18) ( mode_register_2 ) != 7'b111xx00  |-> core_1 == rst_3 && fsm_16 == clk_16 && auth_13 == fsm_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "case ( status_output_buffer_8 ) \n   6'bxx1000 : begin\n     cfg_7 = hw_18\n     clk_1 = fsm_1;\n   end\n   7'bxxxx01x : begin\n     tx_8 <= data_17\n     rst_18 <= cfg_14;\n   end\n   default : begin \n     auth_19 = reg_7\n     data_16 <= data_10;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_16) ( status_output_buffer_8 ) == ( 6'bxx1000 ) |-> cfg_7 == hw_18 && clk_1 == fsm_1 ; endproperty \n property name; @(negedge bus_clock_16) ( status_output_buffer_8 ) == ( 7'bxxxx01x ) |-> tx_8 == data_17 && rst_18 == cfg_14 ; endproperty \n property name; ( status_output_buffer_8 ) != 6'bxx1000 && @(negedge bus_clock_16) ( status_output_buffer_8 ) != 7'bxxxx01x  |-> auth_19 == reg_7 && data_16 == data_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'b00x11x0 : begin\n     chip_8 = data_13\n     data_3 = core_14;\n   end\n   default : begin \n     err_9 <= clk_20\n     reg_17 <= hw_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_12) ( valid_input_4 ) == ( 7'b00x11x0 ) |-> chip_8 == data_13 && data_3 == core_14 ; endproperty \n property name; @(posedge ref_clk_12) ( valid_input_4 ) != 7'b00x11x0  |-> err_9 == clk_20 && reg_17 == hw_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "case ( output_control_10 ) \n   6'b110010 : begin\n     clk_5 <= sig_20\n     reg_20 <= rst_10;\n   end\n   5'h1c : begin\n     fsm_16 = clk_10\n     auth_5 = err_20;\n   end\n   6'bxxx110 : begin\n     sig_9 = cfg_9\n     chip_6 = data_17;\n   end\n   default : begin \n     reg_19 = sig_3\n     chip_8 <= auth_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_11) ( output_control_10 ) == ( 6'b110010 ) |-> clk_5 == sig_20 && reg_20 == rst_10 ; endproperty \n property name; @(posedge async_clk_11) ( output_control_10 ) == ( 5'h1c ) |-> fsm_16 == clk_10 && auth_5 == err_20 ; endproperty \n property name; @(posedge async_clk_11) ( output_control_10 ) == ( 6'bxxx110 ) |-> sig_9 == cfg_9 && chip_6 == data_17 ; endproperty \n property name; ( output_control_10 ) != 6'b110010 && ( output_control_10 ) != 5'h1c && @(posedge async_clk_11) ( output_control_10 ) != 6'bxxx110  |-> reg_19 == sig_3 && chip_8 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "case ( acknowledge_signal_16 ) \n   7'bx0x0xxx : begin\n     tx_13 = rx_3\n     tx_4 <= reg_9;\n   end\n   3'h5 : begin\n     rx_11 <= data_3\n     data_5 <= rst_6;\n   end\n   7'b1x01x1x : begin\n     sig_18 <= auth_18\n     cfg_8 = auth_6;\n   end\n   default : begin \n     clk_3 <= reg_14\n     data_19 = tx_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( acknowledge_signal_16 ) == ( 7'bx0x0xxx ) |-> tx_13 == rx_3 && tx_4 == reg_9 ; endproperty \n property name; @(posedge fast_clk_12) ( acknowledge_signal_16 ) == ( 3'h5 ) |-> rx_11 == data_3 && data_5 == rst_6 ; endproperty \n property name; @(posedge fast_clk_12) ( acknowledge_signal_16 ) == ( 7'b1x01x1x ) |-> sig_18 == auth_18 && cfg_8 == auth_6 ; endproperty \n property name; ( acknowledge_signal_16 ) != 7'bx0x0xxx && ( acknowledge_signal_16 ) != 3'h5 && @(posedge fast_clk_12) ( acknowledge_signal_16 ) != 7'b1x01x1x  |-> clk_3 == reg_14 && data_19 == tx_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( data_register_status_13 ) \n   5'bxxx0x : begin\n     reg_4 <= fsm_6\n     rst_10 <= fsm_4\n     chip_13 <= auth_20;\n   end\n   default : begin \n     rx_5 = rx_10\n     auth_20 <= tx_18\n     clk_3 = fsm_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_3) ( data_register_status_13 ) == ( 5'bxxx0x ) |-> reg_4 == fsm_6 && rst_10 == fsm_4 && chip_13 == auth_20 ; endproperty \n property name; @(posedge clk_reset_3) ( data_register_status_13 ) != 5'bxxx0x  |-> rx_5 == rx_10 && auth_20 == tx_18 && clk_3 == fsm_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "case ( write_enable_6 ) \n   7'bx0xx0xx : begin\n     core_5 = core_14\n     hw_11 = core_6;\n   end\n   default : begin \n     core_14 <= rx_18\n     tx_3 <= rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_12) ( write_enable_6 ) == ( 7'bx0xx0xx ) |-> core_5 == core_14 && hw_11 == core_6 ; endproperty \n property name; @(posedge clk_osc_12) ( write_enable_6 ) != 7'bx0xx0xx  |-> core_14 == rx_18 && tx_3 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "case ( flag_control_3 ) \n   3'bxx0 : begin\n     chip_10 = chip_8\n     data_13 = hw_18\n     core_19 = core_5;\n   end\n   default : begin \n     rst_17 = core_17\n     fsm_20 <= chip_7\n     tx_5 <= cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_15) ( flag_control_3 ) == ( 3'bxx0 ) |-> chip_10 == chip_8 && data_13 == hw_18 && core_19 == core_5 ; endproperty \n property name; @(posedge core_clock_15) ( flag_control_3 ) != 3'bxx0  |-> rst_17 == core_17 && fsm_20 == chip_7 && tx_5 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "case ( control_signal_15 ) \n   7'b00x0111 : begin\n     auth_13 = hw_4\n     core_17 <= chip_11\n     chip_4 <= reg_18;\n   end\n   7'bx0xxx0x : begin\n     clk_8 <= clk_3\n     err_13 = hw_18\n     rst_7 <= auth_3;\n   end\n   6'b0x11x0 : begin\n     rx_10 = clk_12\n     cfg_15 = reg_5\n     rst_18 = clk_18;\n   end\n   default : begin \n     chip_15 = auth_18\n     rx_6 <= err_2\n     hw_20 = fsm_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_5) ( control_signal_15 ) == ( 7'b00x0111 ) |-> auth_13 == hw_4 && core_17 == chip_11 && chip_4 == reg_18 ; endproperty \n property name; @(negedge clk_signal_5) ( control_signal_15 ) == ( 7'bx0xxx0x ) |-> clk_8 == clk_3 && err_13 == hw_18 && rst_7 == auth_3 ; endproperty \n property name; @(negedge clk_signal_5) ( control_signal_15 ) == ( 6'b0x11x0 ) |-> rx_10 == clk_12 && cfg_15 == reg_5 && rst_18 == clk_18 ; endproperty \n property name; ( control_signal_15 ) != 7'b00x0111 && ( control_signal_15 ) != 7'bx0xxx0x && @(negedge clk_signal_5) ( control_signal_15 ) != 6'b0x11x0  |-> chip_15 == auth_18 && rx_6 == err_2 && hw_20 == fsm_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "case ( mode_register_9 ) \n   cfg_4 : begin\n     err_9 = rx_19\n     data_2 = fsm_18;\n   end\n   7'h37 : begin\n     cfg_15 <= tx_18\n     tx_17 = hw_16;\n   end\n   default : begin \n     cfg_19 <= auth_15\n     sig_14 = tx_20;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_13) ( mode_register_9 ) == ( cfg_4 ) |-> err_9 == rx_19 && data_2 == fsm_18 ; endproperty \n property name; @(posedge clock_div_13) ( mode_register_9 ) == ( 7'h37 ) |-> cfg_15 == tx_18 && tx_17 == hw_16 ; endproperty \n property name; ( mode_register_9 ) != cfg_4 && @(posedge clock_div_13) ( mode_register_9 ) != 7'h37  |-> cfg_19 == auth_15 && sig_14 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "case ( input_status_register_18 ) \n   7'h7f : begin\n     sig_15 = cfg_20\n     fsm_2 = reg_12;\n   end\n   6'bxxxxxx : begin\n     rst_7 = rst_11\n     reg_18 <= clk_18;\n   end\n   7'bx00x1xx : begin\n     rst_16 = hw_20\n     err_4 <= cfg_5;\n   end\n   default : begin \n     chip_11 = chip_8\n     hw_5 = data_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_12) ( input_status_register_18 ) == ( 7'h7f ) |-> sig_15 == cfg_20 && fsm_2 == reg_12 ; endproperty \n property name; @(negedge clk_out_12) ( input_status_register_18 ) == ( 6'bxxxxxx ) |-> rst_7 == rst_11 && reg_18 == clk_18 ; endproperty \n property name; @(negedge clk_out_12) ( input_status_register_18 ) == ( 7'bx00x1xx ) |-> rst_16 == hw_20 && err_4 == cfg_5 ; endproperty \n property name; ( input_status_register_18 ) != 7'h7f && ( input_status_register_18 ) != 6'bxxxxxx && @(negedge clk_out_12) ( input_status_register_18 ) != 7'bx00x1xx  |-> chip_11 == chip_8 && hw_5 == data_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   7'b1111x11 : begin\n     reg_17 = chip_14\n     data_18 <= core_7;\n   end\n   cfg_8 : begin\n     data_9 <= rst_7\n     reg_6 = reg_8;\n   end\n   default : begin \n     auth_15 <= cfg_8\n     rx_1 = tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_5) ( control_status_buffer_8 ) == ( 7'b1111x11 ) |-> reg_17 == chip_14 && data_18 == core_7 ; endproperty \n property name; @(posedge async_clk_5) ( control_status_buffer_8 ) == ( cfg_8 ) |-> data_9 == rst_7 && reg_6 == reg_8 ; endproperty \n property name; ( control_status_buffer_8 ) != 7'b1111x11 && @(posedge async_clk_5) ( control_status_buffer_8 ) != cfg_8  |-> auth_15 == cfg_8 && rx_1 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "case ( result_register_3 ) \n   7'b01xx010 : begin\n     reg_6 = sig_8\n     chip_19 = err_2\n     chip_2 = sig_19;\n   end\n   7'b00x0x0x : begin\n     clk_6 = data_20\n     rst_9 <= sig_2\n     hw_15 = cfg_2;\n   end\n   4'b1000 : begin\n     chip_9 <= tx_18\n     err_14 <= tx_9\n     clk_19 = reg_2;\n   end\n   default : begin \n     cfg_20 <= err_17\n     reg_16 <= reg_11\n     rx_11 <= err_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_17) ( result_register_3 ) == ( 7'b01xx010 ) |-> reg_6 == sig_8 && chip_19 == err_2 && chip_2 == sig_19 ; endproperty \n property name; @(negedge bus_clock_17) ( result_register_3 ) == ( 7'b00x0x0x ) |-> clk_6 == data_20 && rst_9 == sig_2 && hw_15 == cfg_2 ; endproperty \n property name; @(negedge bus_clock_17) ( result_register_3 ) == ( 4'b1000 ) |-> chip_9 == tx_18 && err_14 == tx_9 && clk_19 == reg_2 ; endproperty \n property name; ( result_register_3 ) != 7'b01xx010 && ( result_register_3 ) != 7'b00x0x0x && @(negedge bus_clock_17) ( result_register_3 ) != 4'b1000  |-> cfg_20 == err_17 && reg_16 == reg_11 && rx_11 == err_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "case ( acknowledge_signal_11 ) \n   7'h61 : begin\n     sig_12 <= cfg_5\n     err_9 = fsm_11\n     data_15 <= cfg_9;\n   end\n   7'h4c : begin\n     core_6 = hw_20\n     cfg_4 <= tx_19\n     err_1 = chip_4;\n   end\n   default : begin \n     tx_3 <= fsm_13\n     core_17 <= sig_2\n     fsm_1 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_8) ( acknowledge_signal_11 ) == ( 7'h61 ) |-> sig_12 == cfg_5 && err_9 == fsm_11 && data_15 == cfg_9 ; endproperty \n property name; @(negedge fast_clk_8) ( acknowledge_signal_11 ) == ( 7'h4c ) |-> core_6 == hw_20 && cfg_4 == tx_19 && err_1 == chip_4 ; endproperty \n property name; ( acknowledge_signal_11 ) != 7'h61 && @(negedge fast_clk_8) ( acknowledge_signal_11 ) != 7'h4c  |-> tx_3 == fsm_13 && core_17 == sig_2 && fsm_1 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "case ( error_flag_9 ) \n   5'bxx011 : begin\n     data_15 = clk_19\n     err_4 = tx_17\n     rx_2 = reg_1;\n   end\n   5'bx1x1x : begin\n     rst_11 = chip_13\n     core_11 = reg_3\n     cfg_13 = reg_4;\n   end\n   default : begin \n     rx_4 = reg_20\n     fsm_14 = data_1\n     chip_15 <= chip_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_5) ( error_flag_9 ) == ( 5'bxx011 ) |-> data_15 == clk_19 && err_4 == tx_17 && rx_2 == reg_1 ; endproperty \n property name; @(negedge clk_in_5) ( error_flag_9 ) == ( 5'bx1x1x ) |-> rst_11 == chip_13 && core_11 == reg_3 && cfg_13 == reg_4 ; endproperty \n property name; ( error_flag_9 ) != 5'bxx011 && @(negedge clk_in_5) ( error_flag_9 ) != 5'bx1x1x  |-> rx_4 == reg_20 && fsm_14 == data_1 && chip_15 == chip_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "case ( input_status_register_16 ) \n   7'b0x10000 : begin\n     chip_15 = core_11\n     rx_16 = data_5\n     auth_5 = auth_9;\n   end\n   7'b1100x01 : begin\n     reg_17 = rx_8\n     fsm_5 = auth_1\n     fsm_9 <= core_2;\n   end\n   7'b100x0x0 : begin\n     err_9 = auth_15\n     rst_19 = reg_8\n     err_16 <= err_4;\n   end\n   default : begin \n     clk_1 <= auth_3\n     chip_9 <= cfg_14\n     cfg_11 = cfg_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_div_12) ( input_status_register_16 ) == ( 7'b0x10000 ) |-> chip_15 == core_11 && rx_16 == data_5 && auth_5 == auth_9 ; endproperty \n property name; @(posedge clock_div_12) ( input_status_register_16 ) == ( 7'b1100x01 ) |-> reg_17 == rx_8 && fsm_5 == auth_1 && fsm_9 == core_2 ; endproperty \n property name; @(posedge clock_div_12) ( input_status_register_16 ) == ( 7'b100x0x0 ) |-> err_9 == auth_15 && rst_19 == reg_8 && err_16 == err_4 ; endproperty \n property name; ( input_status_register_16 ) != 7'b0x10000 && ( input_status_register_16 ) != 7'b1100x01 && @(posedge clock_div_12) ( input_status_register_16 ) != 7'b100x0x0  |-> clk_1 == auth_3 && chip_9 == cfg_14 && cfg_11 == cfg_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "case ( error_flag_6 ) \n   7'b01100x1 : begin\n     chip_8 <= hw_4\n     reg_12 = tx_20\n     sig_2 <= hw_10;\n   end\n   6'b1x1100 : begin\n     sig_15 <= auth_4\n     clk_4 = data_7\n     core_16 = rst_1;\n   end\n   tx_2 : begin\n     tx_6 <= tx_19\n     core_14 = reg_11\n     reg_3 <= hw_16;\n   end\n   default : begin \n     cfg_17 = sig_18\n     cfg_16 = reg_17\n     data_5 <= clk_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_2) ( error_flag_6 ) == ( 7'b01100x1 ) |-> chip_8 == hw_4 && reg_12 == tx_20 && sig_2 == hw_10 ; endproperty \n property name; @(posedge core_clock_2) ( error_flag_6 ) == ( 6'b1x1100 ) |-> sig_15 == auth_4 && clk_4 == data_7 && core_16 == rst_1 ; endproperty \n property name; @(posedge core_clock_2) ( error_flag_6 ) == ( tx_2 ) |-> tx_6 == tx_19 && core_14 == reg_11 && reg_3 == hw_16 ; endproperty \n property name; ( error_flag_6 ) != 7'b01100x1 && ( error_flag_6 ) != 6'b1x1100 && @(posedge core_clock_2) ( error_flag_6 ) != tx_2  |-> cfg_17 == sig_18 && cfg_16 == reg_17 && data_5 == clk_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "case ( data_out_15 ) \n   7'b1100101 : begin\n     rx_7 <= reg_20\n     data_11 = fsm_17;\n   end\n   6'b11x1xx : begin\n     tx_19 = auth_16\n     core_5 <= rst_1;\n   end\n   default : begin \n     tx_1 <= cfg_14\n     auth_18 = data_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_5) ( data_out_15 ) == ( 7'b1100101 ) |-> rx_7 == reg_20 && data_11 == fsm_17 ; endproperty \n property name; @(negedge clk_gen_5) ( data_out_15 ) == ( 6'b11x1xx ) |-> tx_19 == auth_16 && core_5 == rst_1 ; endproperty \n property name; ( data_out_15 ) != 7'b1100101 && @(negedge clk_gen_5) ( data_out_15 ) != 6'b11x1xx  |-> tx_1 == cfg_14 && auth_18 == data_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_5"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'bxx0xxx : begin\n     sig_16 <= rst_7\n     sig_14 <= reg_3;\n   end\n   6'bx00001 : begin\n     err_11 = hw_19\n     tx_7 <= err_7;\n   end\n   7'bx1xxxx0 : begin\n     chip_19 <= rx_19\n     clk_8 <= cfg_17;\n   end\n   default : begin \n     rx_9 = tx_15\n     clk_15 <= cfg_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_5) ( data_out_6 ) == ( 6'bxx0xxx ) |-> sig_16 == rst_7 && sig_14 == reg_3 ; endproperty \n property name; @(negedge fast_clk_5) ( data_out_6 ) == ( 6'bx00001 ) |-> err_11 == hw_19 && tx_7 == err_7 ; endproperty \n property name; @(negedge fast_clk_5) ( data_out_6 ) == ( 7'bx1xxxx0 ) |-> chip_19 == rx_19 && clk_8 == cfg_17 ; endproperty \n property name; ( data_out_6 ) != 6'bxx0xxx && ( data_out_6 ) != 6'bx00001 && @(negedge fast_clk_5) ( data_out_6 ) != 7'bx1xxxx0  |-> rx_9 == tx_15 && clk_15 == cfg_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "case ( error_status_14 ) \n   7'bx1x0xxx : begin\n     rst_14 = data_16\n     clk_5 = rx_12;\n   end\n   default : begin \n     err_19 <= err_13\n     data_16 <= fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_19) ( error_status_14 ) == ( 7'bx1x0xxx ) |-> rst_14 == data_16 && clk_5 == rx_12 ; endproperty \n property name; @(negedge clk_enable_19) ( error_status_14 ) != 7'bx1x0xxx  |-> err_19 == err_13 && data_16 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "case ( input_buffer_13 ) \n   3'b000 : begin\n     auth_15 = err_15\n     chip_17 <= core_3;\n   end\n   7'b010000x : begin\n     rx_6 = hw_12\n     fsm_18 = rx_8;\n   end\n   default : begin \n     clk_11 = chip_6\n     err_12 = core_12;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_8) ( input_buffer_13 ) == ( 3'b000 ) |-> auth_15 == err_15 && chip_17 == core_3 ; endproperty \n property name; @(negedge clk_in_8) ( input_buffer_13 ) == ( 7'b010000x ) |-> rx_6 == hw_12 && fsm_18 == rx_8 ; endproperty \n property name; ( input_buffer_13 ) != 3'b000 && @(negedge clk_in_8) ( input_buffer_13 ) != 7'b010000x  |-> clk_11 == chip_6 && err_12 == core_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "case ( input_buffer_status_5 ) \n   4'b110x : begin\n     reg_3 <= clk_17\n     auth_20 = clk_4;\n   end\n   6'b1xxxx1 : begin\n     data_19 <= cfg_4\n     tx_10 <= reg_18;\n   end\n   default : begin \n     sig_15 = rst_1\n     chip_11 <= reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_3) ( input_buffer_status_5 ) == ( 4'b110x ) |-> reg_3 == clk_17 && auth_20 == clk_4 ; endproperty \n property name; @(posedge clock_ctrl_3) ( input_buffer_status_5 ) == ( 6'b1xxxx1 ) |-> data_19 == cfg_4 && tx_10 == reg_18 ; endproperty \n property name; ( input_buffer_status_5 ) != 4'b110x && @(posedge clock_ctrl_3) ( input_buffer_status_5 ) != 6'b1xxxx1  |-> sig_15 == rst_1 && chip_11 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   3'b1x1 : begin\n     hw_12 <= chip_9\n     fsm_13 = core_18;\n   end\n   default : begin \n     sig_1 <= err_9\n     hw_6 <= tx_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_4) ( input_status_register_10 ) == ( 3'b1x1 ) |-> hw_12 == chip_9 && fsm_13 == core_18 ; endproperty \n property name; @(posedge clk_in_4) ( input_status_register_10 ) != 3'b1x1  |-> sig_1 == err_9 && hw_6 == tx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "case ( control_data_13 ) \n   7'b10x0xxx : begin\n     tx_17 = hw_11\n     chip_11 <= auth_18;\n   end\n   default : begin \n     clk_2 = cfg_19\n     core_19 <= rst_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_14) ( control_data_13 ) == ( 7'b10x0xxx ) |-> tx_17 == hw_11 && chip_11 == auth_18 ; endproperty \n property name; @(posedge core_clock_14) ( control_data_13 ) != 7'b10x0xxx  |-> clk_2 == cfg_19 && core_19 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   6'h3a : begin\n     chip_1 <= chip_13\n     hw_8 = fsm_18;\n   end\n   default : begin \n     clk_15 = reg_3\n     fsm_7 = core_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( busy_signal_8 ) == ( 6'h3a ) |-> chip_1 == chip_13 && hw_8 == fsm_18 ; endproperty \n property name; @(negedge bus_clock_13) ( busy_signal_8 ) != 6'h3a  |-> clk_15 == reg_3 && fsm_7 == core_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( output_buffer_status_3 ) \n   7'b0000000 : begin\n     fsm_18 = tx_3\n     auth_13 <= chip_4;\n   end\n   5'b10100 : begin\n     err_18 <= fsm_8\n     tx_2 <= rst_8;\n   end\n   7'b10x011x : begin\n     fsm_20 = err_9\n     cfg_17 = err_12;\n   end\n   default : begin \n     sig_4 <= cfg_8\n     core_7 <= tx_20;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_10) ( output_buffer_status_3 ) == ( 7'b0000000 ) |-> fsm_18 == tx_3 && auth_13 == chip_4 ; endproperty \n property name; @(negedge bus_clock_10) ( output_buffer_status_3 ) == ( 5'b10100 ) |-> err_18 == fsm_8 && tx_2 == rst_8 ; endproperty \n property name; @(negedge bus_clock_10) ( output_buffer_status_3 ) == ( 7'b10x011x ) |-> fsm_20 == err_9 && cfg_17 == err_12 ; endproperty \n property name; ( output_buffer_status_3 ) != 7'b0000000 && ( output_buffer_status_3 ) != 5'b10100 && @(negedge bus_clock_10) ( output_buffer_status_3 ) != 7'b10x011x  |-> sig_4 == cfg_8 && core_7 == tx_20; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "case ( output_data_1 ) \n   7'b10x0x10 : begin\n     data_3 <= data_16\n     auth_10 <= tx_1;\n   end\n   6'b1x0x11 : begin\n     tx_8 <= tx_4\n     reg_1 <= hw_16;\n   end\n   7'h50 : begin\n     chip_4 <= data_12\n     rx_19 <= sig_6;\n   end\n   default : begin \n     hw_11 <= chip_5\n     auth_13 = rx_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_13) ( output_data_1 ) == ( 7'b10x0x10 ) |-> data_3 == data_16 && auth_10 == tx_1 ; endproperty \n property name; @(posedge async_clk_13) ( output_data_1 ) == ( 6'b1x0x11 ) |-> tx_8 == tx_4 && reg_1 == hw_16 ; endproperty \n property name; @(posedge async_clk_13) ( output_data_1 ) == ( 7'h50 ) |-> chip_4 == data_12 && rx_19 == sig_6 ; endproperty \n property name; ( output_data_1 ) != 7'b10x0x10 && ( output_data_1 ) != 6'b1x0x11 && @(posedge async_clk_13) ( output_data_1 ) != 7'h50  |-> hw_11 == chip_5 && auth_13 == rx_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   6'b1x0000 : begin\n     chip_4 <= fsm_15\n     rst_8 <= rst_14\n     reg_1 <= err_11;\n   end\n   3'b01x : begin\n     rx_1 = cfg_14\n     rx_11 = auth_13\n     err_12 = clk_13;\n   end\n   default : begin \n     rst_5 = rst_1\n     cfg_18 = clk_14\n     data_15 <= clk_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_20) ( output_register_status_5 ) == ( 6'b1x0000 ) |-> chip_4 == fsm_15 && rst_8 == rst_14 && reg_1 == err_11 ; endproperty \n property name; @(negedge clk_reset_20) ( output_register_status_5 ) == ( 3'b01x ) |-> rx_1 == cfg_14 && rx_11 == auth_13 && err_12 == clk_13 ; endproperty \n property name; ( output_register_status_5 ) != 6'b1x0000 && @(negedge clk_reset_20) ( output_register_status_5 ) != 3'b01x  |-> rst_5 == rst_1 && cfg_18 == clk_14 && data_15 == clk_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "case ( status_register_buffer_6 ) \n   7'h3e : begin\n     fsm_11 = fsm_13\n     core_12 <= hw_18;\n   end\n   5'bxx0xx : begin\n     rst_4 <= tx_1\n     data_13 <= auth_17;\n   end\n   6'b110x10 : begin\n     data_14 <= data_10\n     data_19 = reg_20;\n   end\n   default : begin \n     err_4 <= sig_16\n     auth_10 = err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_3) ( status_register_buffer_6 ) == ( 7'h3e ) |-> fsm_11 == fsm_13 && core_12 == hw_18 ; endproperty \n property name; @(posedge clk_osc_3) ( status_register_buffer_6 ) == ( 5'bxx0xx ) |-> rst_4 == tx_1 && data_13 == auth_17 ; endproperty \n property name; @(posedge clk_osc_3) ( status_register_buffer_6 ) == ( 6'b110x10 ) |-> data_14 == data_10 && data_19 == reg_20 ; endproperty \n property name; ( status_register_buffer_6 ) != 7'h3e && ( status_register_buffer_6 ) != 5'bxx0xx && @(posedge clk_osc_3) ( status_register_buffer_6 ) != 6'b110x10  |-> err_4 == sig_16 && auth_10 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "case ( control_data_6 ) \n   7'b1xx111x : begin\n     cfg_10 = reg_9\n     fsm_6 <= fsm_2;\n   end\n   default : begin \n     tx_9 <= auth_15\n     tx_3 = auth_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge bus_clock_13) ( control_data_6 ) == ( 7'b1xx111x ) |-> cfg_10 == reg_9 && fsm_6 == fsm_2 ; endproperty \n property name; @(negedge bus_clock_13) ( control_data_6 ) != 7'b1xx111x  |-> tx_9 == auth_15 && tx_3 == auth_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "case ( input_buffer_status_17 ) \n   7'h53 : begin\n     cfg_10 <= err_13\n     reg_9 = tx_6\n     data_13 = reg_4;\n   end\n   6'h10 : begin\n     rx_6 <= data_7\n     rx_5 = rx_7\n     data_12 <= core_18;\n   end\n   default : begin \n     chip_20 = cfg_2\n     chip_5 = tx_20\n     tx_2 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_13) ( input_buffer_status_17 ) == ( 7'h53 ) |-> cfg_10 == err_13 && reg_9 == tx_6 && data_13 == reg_4 ; endproperty \n property name; @(posedge core_clock_13) ( input_buffer_status_17 ) == ( 6'h10 ) |-> rx_6 == data_7 && rx_5 == rx_7 && data_12 == core_18 ; endproperty \n property name; ( input_buffer_status_17 ) != 7'h53 && @(posedge core_clock_13) ( input_buffer_status_17 ) != 6'h10  |-> chip_20 == cfg_2 && chip_5 == tx_20 && tx_2 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "case ( control_output_3 ) \n   7'h29 : begin\n     clk_11 <= fsm_20\n     auth_18 = hw_15;\n   end\n   7'b11xx110 : begin\n     auth_19 <= reg_9\n     clk_6 <= rst_7;\n   end\n   default : begin \n     cfg_19 <= tx_18\n     rst_3 <= reg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_10) ( control_output_3 ) == ( 7'h29 ) |-> clk_11 == fsm_20 && auth_18 == hw_15 ; endproperty \n property name; @(negedge mem_clock_10) ( control_output_3 ) == ( 7'b11xx110 ) |-> auth_19 == reg_9 && clk_6 == rst_7 ; endproperty \n property name; ( control_output_3 ) != 7'h29 && @(negedge mem_clock_10) ( control_output_3 ) != 7'b11xx110  |-> cfg_19 == tx_18 && rst_3 == reg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "case ( end_address_18 ) \n   2'h3 : begin\n     clk_5 = core_10\n     data_7 = cfg_5;\n   end\n   default : begin \n     rx_4 = rx_8\n     clk_9 = err_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_5) ( end_address_18 ) == ( 2'h3 ) |-> clk_5 == core_10 && data_7 == cfg_5 ; endproperty \n property name; @(posedge main_clk_5) ( end_address_18 ) != 2'h3  |-> rx_4 == rx_8 && clk_9 == err_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "case ( output_buffer_2 ) \n   6'h2f : begin\n     cfg_4 <= chip_6\n     core_2 = sig_2\n     hw_13 <= err_19;\n   end\n   default : begin \n     cfg_18 = clk_8\n     auth_8 <= sig_18\n     reg_14 <= auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_3) ( output_buffer_2 ) == ( 6'h2f ) |-> cfg_4 == chip_6 && core_2 == sig_2 && hw_13 == err_19 ; endproperty \n property name; @(negedge pll_clk_3) ( output_buffer_2 ) != 6'h2f  |-> cfg_18 == clk_8 && auth_8 == sig_18 && reg_14 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "case ( address_register_10 ) \n   7'bx00x0x0 : begin\n     sig_8 <= sig_5\n     clk_19 = rst_15;\n   end\n   default : begin \n     rst_18 <= hw_2\n     tx_7 = rst_19;\n   end\nendcase",
        "Assertion": "property name; @(negedge core_clock_15) ( address_register_10 ) == ( 7'bx00x0x0 ) |-> sig_8 == sig_5 && clk_19 == rst_15 ; endproperty \n property name; @(negedge core_clock_15) ( address_register_10 ) != 7'bx00x0x0  |-> rst_18 == hw_2 && tx_7 == rst_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "case ( command_register_4 ) \n   6'h29 : begin\n     core_11 = auth_5\n     hw_5 <= rx_8;\n   end\n   4'b0xx1 : begin\n     sig_10 = chip_15\n     err_16 <= sig_13;\n   end\n   data_1 : begin\n     auth_1 <= clk_13\n     data_14 = rx_9;\n   end\n   default : begin \n     err_11 = rst_8\n     auth_14 <= tx_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_source_17) ( command_register_4 ) == ( 6'h29 ) |-> core_11 == auth_5 && hw_5 == rx_8 ; endproperty \n property name; @(posedge clock_source_17) ( command_register_4 ) == ( 4'b0xx1 ) |-> sig_10 == chip_15 && err_16 == sig_13 ; endproperty \n property name; @(posedge clock_source_17) ( command_register_4 ) == ( data_1 ) |-> auth_1 == clk_13 && data_14 == rx_9 ; endproperty \n property name; ( command_register_4 ) != 6'h29 && ( command_register_4 ) != 4'b0xx1 && @(posedge clock_source_17) ( command_register_4 ) != data_1  |-> err_11 == rst_8 && auth_14 == tx_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_17"
    },
    {
        "Code": "case ( control_valid_12 ) \n   6'bx01xxx : begin\n     err_8 = hw_7\n     chip_4 <= auth_13\n     clk_10 <= cfg_12;\n   end\n   default : begin \n     core_8 = hw_15\n     sig_4 = hw_2\n     sig_8 = sig_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_5) ( control_valid_12 ) == ( 6'bx01xxx ) |-> err_8 == hw_7 && chip_4 == auth_13 && clk_10 == cfg_12 ; endproperty \n property name; @(posedge ref_clk_5) ( control_valid_12 ) != 6'bx01xxx  |-> core_8 == hw_15 && sig_4 == hw_2 && sig_8 == sig_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "case ( input_status_4 ) \n   6'b00xxx0 : begin\n     rx_5 <= reg_20\n     chip_6 = chip_10\n     auth_4 <= data_10;\n   end\n   7'b1xx1xxx : begin\n     sig_10 <= core_16\n     reg_18 <= tx_13\n     cfg_9 = data_3;\n   end\n   default : begin \n     rx_20 <= tx_6\n     reg_8 <= core_8\n     cfg_10 = cfg_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_4) ( input_status_4 ) == ( 6'b00xxx0 ) |-> rx_5 == reg_20 && chip_6 == chip_10 && auth_4 == data_10 ; endproperty \n property name; @(posedge cpu_clock_4) ( input_status_4 ) == ( 7'b1xx1xxx ) |-> sig_10 == core_16 && reg_18 == tx_13 && cfg_9 == data_3 ; endproperty \n property name; ( input_status_4 ) != 6'b00xxx0 && @(posedge cpu_clock_4) ( input_status_4 ) != 7'b1xx1xxx  |-> rx_20 == tx_6 && reg_8 == core_8 && cfg_10 == cfg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "case ( output_control_15 ) \n   7'b01x0xx1 : begin\n     sig_11 = hw_5\n     rx_7 <= err_7\n     hw_11 = rst_8;\n   end\n   7'b1xx11x1 : begin\n     err_18 <= err_1\n     tx_12 <= sig_6\n     reg_8 = rx_15;\n   end\n   4'bxxx0 : begin\n     fsm_17 = clk_19\n     reg_4 = fsm_10\n     data_3 = rst_19;\n   end\n   default : begin \n     clk_10 <= tx_14\n     rx_18 <= tx_15\n     chip_18 <= cfg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge sys_clk_5) ( output_control_15 ) == ( 7'b01x0xx1 ) |-> sig_11 == hw_5 && rx_7 == err_7 && hw_11 == rst_8 ; endproperty \n property name; @(posedge sys_clk_5) ( output_control_15 ) == ( 7'b1xx11x1 ) |-> err_18 == err_1 && tx_12 == sig_6 && reg_8 == rx_15 ; endproperty \n property name; @(posedge sys_clk_5) ( output_control_15 ) == ( 4'bxxx0 ) |-> fsm_17 == clk_19 && reg_4 == fsm_10 && data_3 == rst_19 ; endproperty \n property name; ( output_control_15 ) != 7'b01x0xx1 && ( output_control_15 ) != 7'b1xx11x1 && @(posedge sys_clk_5) ( output_control_15 ) != 4'bxxx0  |-> clk_10 == tx_14 && rx_18 == tx_15 && chip_18 == cfg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "case ( command_register_19 ) \n   7'bx1xxxx0 : begin\n     fsm_18 <= reg_19\n     hw_18 <= clk_7;\n   end\n   7'b011xx00 : begin\n     data_8 = fsm_10\n     auth_8 = hw_19;\n   end\n   default : begin \n     tx_7 = chip_7\n     auth_16 = sig_6;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_signal_20) ( command_register_19 ) == ( 7'bx1xxxx0 ) |-> fsm_18 == reg_19 && hw_18 == clk_7 ; endproperty \n property name; @(posedge clk_signal_20) ( command_register_19 ) == ( 7'b011xx00 ) |-> data_8 == fsm_10 && auth_8 == hw_19 ; endproperty \n property name; ( command_register_19 ) != 7'bx1xxxx0 && @(posedge clk_signal_20) ( command_register_19 ) != 7'b011xx00  |-> tx_7 == chip_7 && auth_16 == sig_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   6'b1xx00x : begin\n     hw_5 <= sig_15\n     reg_7 = rx_14\n     rst_7 = auth_10;\n   end\n   default : begin \n     err_16 <= chip_2\n     cfg_13 = reg_7\n     clk_2 <= hw_17;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_3) ( status_register_status_20 ) == ( 6'b1xx00x ) |-> hw_5 == sig_15 && reg_7 == rx_14 && rst_7 == auth_10 ; endproperty \n property name; @(negedge ref_clk_3) ( status_register_status_20 ) != 6'b1xx00x  |-> err_16 == chip_2 && cfg_13 == reg_7 && clk_2 == hw_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "case ( command_register_20 ) \n   7'b100111x : begin\n     core_13 <= rst_15\n     fsm_9 = clk_6\n     core_17 = clk_2;\n   end\n   5'b0x01x : begin\n     cfg_16 = err_15\n     err_19 <= rst_3\n     tx_18 <= cfg_18;\n   end\n   default : begin \n     sig_8 = reg_19\n     chip_20 = reg_11\n     tx_20 <= err_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_enable_13) ( command_register_20 ) == ( 7'b100111x ) |-> core_13 == rst_15 && fsm_9 == clk_6 && core_17 == clk_2 ; endproperty \n property name; @(posedge clk_enable_13) ( command_register_20 ) == ( 5'b0x01x ) |-> cfg_16 == err_15 && err_19 == rst_3 && tx_18 == cfg_18 ; endproperty \n property name; ( command_register_20 ) != 7'b100111x && @(posedge clk_enable_13) ( command_register_20 ) != 5'b0x01x  |-> sig_8 == reg_19 && chip_20 == reg_11 && tx_20 == err_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "case ( status_flag_18 ) \n   3'b001 : begin\n     err_4 = cfg_11\n     hw_4 <= clk_10;\n   end\n   default : begin \n     auth_1 <= rx_4\n     reg_14 <= rx_13;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_gen_11) ( status_flag_18 ) == ( 3'b001 ) |-> err_4 == cfg_11 && hw_4 == clk_10 ; endproperty \n property name; @(posedge clk_gen_11) ( status_flag_18 ) != 3'b001  |-> auth_1 == rx_4 && reg_14 == rx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   7'bx101x0x : begin\n     clk_14 <= core_12\n     err_6 <= data_1\n     reg_4 = cfg_20;\n   end\n   5'bx111x : begin\n     reg_7 = clk_2\n     rx_14 = data_16\n     chip_14 <= tx_17;\n   end\n   5'bx1xx1 : begin\n     rst_10 <= sig_20\n     err_8 = tx_20\n     auth_9 <= err_1;\n   end\n   default : begin \n     rst_2 = data_10\n     sig_10 <= sig_15\n     auth_5 = auth_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_20) ( interrupt_flag_13 ) == ( 7'bx101x0x ) |-> clk_14 == core_12 && err_6 == data_1 && reg_4 == cfg_20 ; endproperty \n property name; @(negedge clk_enable_20) ( interrupt_flag_13 ) == ( 5'bx111x ) |-> reg_7 == clk_2 && rx_14 == data_16 && chip_14 == tx_17 ; endproperty \n property name; @(negedge clk_enable_20) ( interrupt_flag_13 ) == ( 5'bx1xx1 ) |-> rst_10 == sig_20 && err_8 == tx_20 && auth_9 == err_1 ; endproperty \n property name; ( interrupt_flag_13 ) != 7'bx101x0x && ( interrupt_flag_13 ) != 5'bx111x && @(negedge clk_enable_20) ( interrupt_flag_13 ) != 5'bx1xx1  |-> rst_2 == data_10 && sig_10 == sig_15 && auth_5 == auth_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_20"
    },
    {
        "Code": "case ( read_enable_13 ) \n   6'b1x1xxx : begin\n     hw_4 = sig_15\n     hw_7 = rst_4\n     rst_8 = sig_3;\n   end\n   6'h3d : begin\n     hw_14 = rx_1\n     err_11 <= err_8\n     reg_6 <= data_11;\n   end\n   6'b1xxx10 : begin\n     tx_9 = data_15\n     rx_11 = chip_15\n     reg_3 = rst_7;\n   end\n   default : begin \n     hw_12 = clk_20\n     sig_12 <= cfg_13\n     auth_20 = chip_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge sys_clk_7) ( read_enable_13 ) == ( 6'b1x1xxx ) |-> hw_4 == sig_15 && hw_7 == rst_4 && rst_8 == sig_3 ; endproperty \n property name; @(negedge sys_clk_7) ( read_enable_13 ) == ( 6'h3d ) |-> hw_14 == rx_1 && err_11 == err_8 && reg_6 == data_11 ; endproperty \n property name; @(negedge sys_clk_7) ( read_enable_13 ) == ( 6'b1xxx10 ) |-> tx_9 == data_15 && rx_11 == chip_15 && reg_3 == rst_7 ; endproperty \n property name; ( read_enable_13 ) != 6'b1x1xxx && ( read_enable_13 ) != 6'h3d && @(negedge sys_clk_7) ( read_enable_13 ) != 6'b1xxx10  |-> hw_12 == clk_20 && sig_12 == cfg_13 && auth_20 == chip_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "case ( ready_register_2 ) \n   7'h34 : begin\n     err_8 <= fsm_1\n     clk_7 <= err_20\n     hw_18 <= hw_10;\n   end\n   6'bx0xx10 : begin\n     data_9 = core_20\n     tx_13 = auth_5\n     err_17 <= err_4;\n   end\n   6'bx01xxx : begin\n     hw_17 = hw_14\n     tx_19 = cfg_17\n     clk_18 = data_1;\n   end\n   default : begin \n     chip_12 <= auth_12\n     rx_9 = tx_17\n     core_6 = reg_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_17) ( ready_register_2 ) == ( 7'h34 ) |-> err_8 == fsm_1 && clk_7 == err_20 && hw_18 == hw_10 ; endproperty \n property name; @(negedge clock_source_17) ( ready_register_2 ) == ( 6'bx0xx10 ) |-> data_9 == core_20 && tx_13 == auth_5 && err_17 == err_4 ; endproperty \n property name; @(negedge clock_source_17) ( ready_register_2 ) == ( 6'bx01xxx ) |-> hw_17 == hw_14 && tx_19 == cfg_17 && clk_18 == data_1 ; endproperty \n property name; ( ready_register_2 ) != 7'h34 && ( ready_register_2 ) != 6'bx0xx10 && @(negedge clock_source_17) ( ready_register_2 ) != 6'bx01xxx  |-> chip_12 == auth_12 && rx_9 == tx_17 && core_6 == reg_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_17"
    },
    {
        "Code": "case ( start_address_15 ) \n   7'h6d : begin\n     tx_14 <= clk_20\n     reg_8 <= core_14\n     fsm_5 <= tx_3;\n   end\n   default : begin \n     tx_8 <= hw_9\n     tx_5 = rst_10\n     clk_3 <= data_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_15) ( start_address_15 ) == ( 7'h6d ) |-> tx_14 == clk_20 && reg_8 == core_14 && fsm_5 == tx_3 ; endproperty \n property name; @(posedge main_clk_15) ( start_address_15 ) != 7'h6d  |-> tx_8 == hw_9 && tx_5 == rst_10 && clk_3 == data_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "case ( interrupt_flag_18 ) \n   7'hd : begin\n     core_17 <= reg_4\n     tx_14 = core_16;\n   end\n   default : begin \n     clk_16 = clk_20\n     err_11 = sig_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_6) ( interrupt_flag_18 ) == ( 7'hd ) |-> core_17 == reg_4 && tx_14 == core_16 ; endproperty \n property name; @(negedge async_clk_6) ( interrupt_flag_18 ) != 7'hd  |-> clk_16 == clk_20 && err_11 == sig_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'b1xx11x1 : begin\n     auth_16 <= hw_14\n     core_9 = auth_8;\n   end\n   6'bx01xxx : begin\n     tx_5 = reg_5\n     sig_18 <= rst_12;\n   end\n   6'b1x1xxx : begin\n     core_20 <= reg_13\n     clk_7 = data_19;\n   end\n   default : begin \n     reg_10 <= chip_18\n     core_4 = err_11;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( instruction_16 ) == ( 7'b1xx11x1 ) |-> auth_16 == hw_14 && core_9 == auth_8 ; endproperty \n property name; @(posedge clk_out_12) ( instruction_16 ) == ( 6'bx01xxx ) |-> tx_5 == reg_5 && sig_18 == rst_12 ; endproperty \n property name; @(posedge clk_out_12) ( instruction_16 ) == ( 6'b1x1xxx ) |-> core_20 == reg_13 && clk_7 == data_19 ; endproperty \n property name; ( instruction_16 ) != 7'b1xx11x1 && ( instruction_16 ) != 6'bx01xxx && @(posedge clk_out_12) ( instruction_16 ) != 6'b1x1xxx  |-> reg_10 == chip_18 && core_4 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   4'b0100 : begin\n     cfg_14 = fsm_18\n     cfg_17 <= tx_9;\n   end\n   6'bx10x01 : begin\n     tx_17 <= sig_17\n     rx_18 = core_3;\n   end\n   6'b00x000 : begin\n     data_6 = chip_2\n     rx_20 = sig_6;\n   end\n   default : begin \n     fsm_15 = auth_12\n     auth_5 = fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_11) ( interrupt_flag_8 ) == ( 4'b0100 ) |-> cfg_14 == fsm_18 && cfg_17 == tx_9 ; endproperty \n property name; @(negedge async_clk_11) ( interrupt_flag_8 ) == ( 6'bx10x01 ) |-> tx_17 == sig_17 && rx_18 == core_3 ; endproperty \n property name; @(negedge async_clk_11) ( interrupt_flag_8 ) == ( 6'b00x000 ) |-> data_6 == chip_2 && rx_20 == sig_6 ; endproperty \n property name; ( interrupt_flag_8 ) != 4'b0100 && ( interrupt_flag_8 ) != 6'bx10x01 && @(negedge async_clk_11) ( interrupt_flag_8 ) != 6'b00x000  |-> fsm_15 == auth_12 && auth_5 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "case ( start_signal_1 ) \n   6'b1x1100 : begin\n     data_6 = rst_12\n     auth_3 <= err_18;\n   end\n   default : begin \n     reg_13 = cfg_14\n     sig_8 <= tx_14;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_9) ( start_signal_1 ) == ( 6'b1x1100 ) |-> data_6 == rst_12 && auth_3 == err_18 ; endproperty \n property name; @(posedge cpu_clock_9) ( start_signal_1 ) != 6'b1x1100  |-> reg_13 == cfg_14 && sig_8 == tx_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "case ( read_data_6 ) \n   7'b110x0x0 : begin\n     clk_3 = err_11\n     sig_1 = fsm_16;\n   end\n   6'b0x1100 : begin\n     rx_10 = core_16\n     data_16 <= fsm_2;\n   end\n   default : begin \n     cfg_7 <= rst_11\n     auth_10 <= err_16;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_reset_1) ( read_data_6 ) == ( 7'b110x0x0 ) |-> clk_3 == err_11 && sig_1 == fsm_16 ; endproperty \n property name; @(posedge clk_reset_1) ( read_data_6 ) == ( 6'b0x1100 ) |-> rx_10 == core_16 && data_16 == fsm_2 ; endproperty \n property name; ( read_data_6 ) != 7'b110x0x0 && @(posedge clk_reset_1) ( read_data_6 ) != 6'b0x1100  |-> cfg_7 == rst_11 && auth_10 == err_16; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'bxxxx1x0 : begin\n     cfg_7 <= reg_13\n     rx_5 = rx_6;\n   end\n   7'b1x0xx0x : begin\n     sig_19 = core_2\n     sig_10 <= rst_9;\n   end\n   7'bxxx0x0x : begin\n     chip_5 = rx_10\n     rx_13 <= tx_18;\n   end\n   default : begin \n     chip_4 = rst_7\n     clk_17 <= sig_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_14) ( control_status_buffer_2 ) == ( 7'bxxxx1x0 ) |-> cfg_7 == reg_13 && rx_5 == rx_6 ; endproperty \n property name; @(posedge clk_in_14) ( control_status_buffer_2 ) == ( 7'b1x0xx0x ) |-> sig_19 == core_2 && sig_10 == rst_9 ; endproperty \n property name; @(posedge clk_in_14) ( control_status_buffer_2 ) == ( 7'bxxx0x0x ) |-> chip_5 == rx_10 && rx_13 == tx_18 ; endproperty \n property name; ( control_status_buffer_2 ) != 7'bxxxx1x0 && ( control_status_buffer_2 ) != 7'b1x0xx0x && @(posedge clk_in_14) ( control_status_buffer_2 ) != 7'bxxx0x0x  |-> chip_4 == rst_7 && clk_17 == sig_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_14"
    },
    {
        "Code": "case ( data_ready_2 ) \n   7'b0xxx010 : begin\n     data_18 = err_3\n     tx_1 = data_13;\n   end\n   default : begin \n     reg_11 = core_14\n     data_7 = cfg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clock_ctrl_13) ( data_ready_2 ) == ( 7'b0xxx010 ) |-> data_18 == err_3 && tx_1 == data_13 ; endproperty \n property name; @(posedge clock_ctrl_13) ( data_ready_2 ) != 7'b0xxx010  |-> reg_11 == core_14 && data_7 == cfg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "case ( status_output_4 ) \n   6'b0xxx0x : begin\n     rx_12 = rst_17\n     fsm_16 <= err_8;\n   end\n   6'b1x1100 : begin\n     err_3 <= clk_4\n     rx_16 = chip_15;\n   end\n   6'b1xxx10 : begin\n     data_19 = hw_20\n     cfg_11 = rst_10;\n   end\n   default : begin \n     err_5 <= clk_1\n     reg_5 <= err_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_3) ( status_output_4 ) == ( 6'b0xxx0x ) |-> rx_12 == rst_17 && fsm_16 == err_8 ; endproperty \n property name; @(negedge clock_ctrl_3) ( status_output_4 ) == ( 6'b1x1100 ) |-> err_3 == clk_4 && rx_16 == chip_15 ; endproperty \n property name; @(negedge clock_ctrl_3) ( status_output_4 ) == ( 6'b1xxx10 ) |-> data_19 == hw_20 && cfg_11 == rst_10 ; endproperty \n property name; ( status_output_4 ) != 6'b0xxx0x && ( status_output_4 ) != 6'b1x1100 && @(negedge clock_ctrl_3) ( status_output_4 ) != 6'b1xxx10  |-> err_5 == clk_1 && reg_5 == err_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "case ( interrupt_flag_19 ) \n   5'bxxx10 : begin\n     rst_15 <= cfg_15\n     reg_1 = rx_7;\n   end\n   default : begin \n     auth_14 <= sig_6\n     auth_19 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_4) ( interrupt_flag_19 ) == ( 5'bxxx10 ) |-> rst_15 == cfg_15 && reg_1 == rx_7 ; endproperty \n property name; @(negedge clock_source_4) ( interrupt_flag_19 ) != 5'bxxx10  |-> auth_14 == sig_6 && auth_19 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   7'h2c : begin\n     core_20 = err_19\n     fsm_2 = data_17\n     clk_19 = rx_7;\n   end\n   7'bx11xx01 : begin\n     rx_8 = auth_17\n     err_11 <= rst_1\n     sig_2 = data_1;\n   end\n   7'b010x000 : begin\n     err_10 = rst_18\n     clk_20 = chip_17\n     data_15 <= chip_6;\n   end\n   default : begin \n     data_6 <= auth_14\n     data_17 <= reg_9\n     reg_5 = err_5;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_3) ( data_status_register_status_10 ) == ( 7'h2c ) |-> core_20 == err_19 && fsm_2 == data_17 && clk_19 == rx_7 ; endproperty \n property name; @(negedge clock_source_3) ( data_status_register_status_10 ) == ( 7'bx11xx01 ) |-> rx_8 == auth_17 && err_11 == rst_1 && sig_2 == data_1 ; endproperty \n property name; @(negedge clock_source_3) ( data_status_register_status_10 ) == ( 7'b010x000 ) |-> err_10 == rst_18 && clk_20 == chip_17 && data_15 == chip_6 ; endproperty \n property name; ( data_status_register_status_10 ) != 7'h2c && ( data_status_register_status_10 ) != 7'bx11xx01 && @(negedge clock_source_3) ( data_status_register_status_10 ) != 7'b010x000  |-> data_6 == auth_14 && data_17 == reg_9 && reg_5 == err_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "case ( control_status_12 ) \n   7'b1x11x1x : begin\n     auth_16 <= err_15\n     clk_10 <= rst_19;\n   end\n   default : begin \n     reg_15 <= rst_8\n     hw_15 = fsm_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_17) ( control_status_12 ) == ( 7'b1x11x1x ) |-> auth_16 == err_15 && clk_10 == rst_19 ; endproperty \n property name; @(negedge clk_gen_17) ( control_status_12 ) != 7'b1x11x1x  |-> reg_15 == rst_8 && hw_15 == fsm_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_17"
    },
    {
        "Code": "case ( control_valid_7 ) \n   7'b0x00x10 : begin\n     rx_20 = core_3\n     rx_19 <= chip_2\n     data_15 <= clk_18;\n   end\n   clk_8 : begin\n     rst_20 <= reg_19\n     fsm_3 = clk_10\n     tx_3 <= rx_4;\n   end\n   default : begin \n     fsm_11 <= hw_10\n     auth_18 = rx_10\n     err_13 <= hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_12) ( control_valid_7 ) == ( 7'b0x00x10 ) |-> rx_20 == core_3 && rx_19 == chip_2 && data_15 == clk_18 ; endproperty \n property name; @(negedge clk_enable_12) ( control_valid_7 ) == ( clk_8 ) |-> rst_20 == reg_19 && fsm_3 == clk_10 && tx_3 == rx_4 ; endproperty \n property name; ( control_valid_7 ) != 7'b0x00x10 && @(negedge clk_enable_12) ( control_valid_7 ) != clk_8  |-> fsm_11 == hw_10 && auth_18 == rx_10 && err_13 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_12"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   7'b1010010 : begin\n     fsm_3 = reg_9\n     err_6 <= rx_16;\n   end\n   default : begin \n     fsm_11 = auth_15\n     sig_16 <= auth_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_4) ( input_status_register_13 ) == ( 7'b1010010 ) |-> fsm_3 == reg_9 && err_6 == rx_16 ; endproperty \n property name; @(negedge clk_reset_4) ( input_status_register_13 ) != 7'b1010010  |-> fsm_11 == auth_15 && sig_16 == auth_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "case ( operation_status_16 ) \n   rx_18 : begin\n     chip_19 = hw_7\n     rst_17 <= clk_13;\n   end\n   default : begin \n     hw_11 = rst_10\n     chip_8 = hw_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_6) ( operation_status_16 ) == ( rx_18 ) |-> chip_19 == hw_7 && rst_17 == clk_13 ; endproperty \n property name; @(negedge cpu_clock_6) ( operation_status_16 ) != rx_18  |-> hw_11 == rst_10 && chip_8 == hw_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "case ( data_buffer_status_3 ) \n   6'b1010xx : begin\n     reg_18 <= data_17\n     fsm_2 = sig_7;\n   end\n   7'b1xx1xxx : begin\n     fsm_6 = core_11\n     cfg_6 <= tx_13;\n   end\n   default : begin \n     rx_16 = fsm_3\n     auth_13 <= data_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_enable_4) ( data_buffer_status_3 ) == ( 6'b1010xx ) |-> reg_18 == data_17 && fsm_2 == sig_7 ; endproperty \n property name; @(negedge clk_enable_4) ( data_buffer_status_3 ) == ( 7'b1xx1xxx ) |-> fsm_6 == core_11 && cfg_6 == tx_13 ; endproperty \n property name; ( data_buffer_status_3 ) != 6'b1010xx && @(negedge clk_enable_4) ( data_buffer_status_3 ) != 7'b1xx1xxx  |-> rx_16 == fsm_3 && auth_13 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "case ( input_ready_16 ) \n   7'bx0x0xx1 : begin\n     sig_7 = clk_2\n     chip_5 <= fsm_10;\n   end\n   7'h78 : begin\n     rst_10 = sig_4\n     cfg_18 = tx_12;\n   end\n   default : begin \n     sig_17 = chip_13\n     err_17 <= reg_18;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_12) ( input_ready_16 ) == ( 7'bx0x0xx1 ) |-> sig_7 == clk_2 && chip_5 == fsm_10 ; endproperty \n property name; @(posedge fast_clk_12) ( input_ready_16 ) == ( 7'h78 ) |-> rst_10 == sig_4 && cfg_18 == tx_12 ; endproperty \n property name; ( input_ready_16 ) != 7'bx0x0xx1 && @(posedge fast_clk_12) ( input_ready_16 ) != 7'h78  |-> sig_17 == chip_13 && err_17 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "case ( transfer_complete_20 ) \n   7'bx10x00x : begin\n     sig_14 <= auth_19\n     sig_3 = core_16;\n   end\n   4'b0x10 : begin\n     reg_13 <= rst_3\n     sig_2 <= rst_14;\n   end\n   7'b011x00x : begin\n     hw_6 = fsm_14\n     chip_13 = sig_10;\n   end\n   default : begin \n     auth_12 <= chip_6\n     clk_17 <= rx_4;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_20) ( transfer_complete_20 ) == ( 7'bx10x00x ) |-> sig_14 == auth_19 && sig_3 == core_16 ; endproperty \n property name; @(negedge clk_reset_20) ( transfer_complete_20 ) == ( 4'b0x10 ) |-> reg_13 == rst_3 && sig_2 == rst_14 ; endproperty \n property name; @(negedge clk_reset_20) ( transfer_complete_20 ) == ( 7'b011x00x ) |-> hw_6 == fsm_14 && chip_13 == sig_10 ; endproperty \n property name; ( transfer_complete_20 ) != 7'bx10x00x && ( transfer_complete_20 ) != 4'b0x10 && @(negedge clk_reset_20) ( transfer_complete_20 ) != 7'b011x00x  |-> auth_12 == chip_6 && clk_17 == rx_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "case ( control_data_15 ) \n   6'h3d : begin\n     hw_7 <= err_19\n     hw_16 = sig_12;\n   end\n   data_12 : begin\n     core_12 = auth_17\n     cfg_17 <= chip_5;\n   end\n   default : begin \n     chip_16 <= chip_1\n     rst_8 <= chip_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_10) ( control_data_15 ) == ( 6'h3d ) |-> hw_7 == err_19 && hw_16 == sig_12 ; endproperty \n property name; @(posedge clk_osc_10) ( control_data_15 ) == ( data_12 ) |-> core_12 == auth_17 && cfg_17 == chip_5 ; endproperty \n property name; ( control_data_15 ) != 6'h3d && @(posedge clk_osc_10) ( control_data_15 ) != data_12  |-> chip_16 == chip_1 && rst_8 == chip_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "case ( output_register_1 ) \n   6'b110001 : begin\n     fsm_14 <= hw_1\n     data_12 = auth_7\n     reg_4 = reg_17;\n   end\n   7'bxxx11xx : begin\n     chip_15 = sig_14\n     rx_2 <= chip_13\n     data_2 <= tx_12;\n   end\n   default : begin \n     sig_18 <= rx_12\n     chip_7 <= clk_12\n     rst_18 = auth_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge cpu_clock_12) ( output_register_1 ) == ( 6'b110001 ) |-> fsm_14 == hw_1 && data_12 == auth_7 && reg_4 == reg_17 ; endproperty \n property name; @(negedge cpu_clock_12) ( output_register_1 ) == ( 7'bxxx11xx ) |-> chip_15 == sig_14 && rx_2 == chip_13 && data_2 == tx_12 ; endproperty \n property name; ( output_register_1 ) != 6'b110001 && @(negedge cpu_clock_12) ( output_register_1 ) != 7'bxxx11xx  |-> sig_18 == rx_12 && chip_7 == clk_12 && rst_18 == auth_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_12"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   5'b11111 : begin\n     sig_2 = clk_8\n     tx_3 = fsm_15\n     err_18 <= reg_6;\n   end\n   default : begin \n     hw_20 = err_8\n     data_17 <= hw_7\n     core_12 <= hw_15;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_in_14) ( data_status_register_status_20 ) == ( 5'b11111 ) |-> sig_2 == clk_8 && tx_3 == fsm_15 && err_18 == reg_6 ; endproperty \n property name; @(negedge clk_in_14) ( data_status_register_status_20 ) != 5'b11111  |-> hw_20 == err_8 && data_17 == hw_7 && core_12 == hw_15; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "case ( data_status_register_status_13 ) \n   5'bxx011 : begin\n     err_15 <= rx_10\n     chip_3 <= rx_17;\n   end\n   core_7 : begin\n     clk_3 = tx_8\n     reg_20 = tx_19;\n   end\n   7'bx0x01xx : begin\n     fsm_8 <= clk_19\n     rx_5 = tx_20;\n   end\n   default : begin \n     chip_15 <= chip_8\n     cfg_17 = data_3;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_3) ( data_status_register_status_13 ) == ( 5'bxx011 ) |-> err_15 == rx_10 && chip_3 == rx_17 ; endproperty \n property name; @(posedge cpu_clock_3) ( data_status_register_status_13 ) == ( core_7 ) |-> clk_3 == tx_8 && reg_20 == tx_19 ; endproperty \n property name; @(posedge cpu_clock_3) ( data_status_register_status_13 ) == ( 7'bx0x01xx ) |-> fsm_8 == clk_19 && rx_5 == tx_20 ; endproperty \n property name; ( data_status_register_status_13 ) != 5'bxx011 && ( data_status_register_status_13 ) != core_7 && @(posedge cpu_clock_3) ( data_status_register_status_13 ) != 7'bx0x01xx  |-> chip_15 == chip_8 && cfg_17 == data_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "case ( interrupt_enable_20 ) \n   5'b11101 : begin\n     chip_19 <= rx_7\n     fsm_19 = cfg_14;\n   end\n   default : begin \n     fsm_5 = sig_8\n     tx_5 <= reg_9;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_reset_13) ( interrupt_enable_20 ) == ( 5'b11101 ) |-> chip_19 == rx_7 && fsm_19 == cfg_14 ; endproperty \n property name; @(negedge clk_reset_13) ( interrupt_enable_20 ) != 5'b11101  |-> fsm_5 == sig_8 && tx_5 == reg_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "case ( ready_register_3 ) \n   7'b011x1x1 : begin\n     auth_6 = hw_13\n     tx_10 = core_1;\n   end\n   default : begin \n     chip_13 <= auth_17\n     reg_2 <= chip_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_6) ( ready_register_3 ) == ( 7'b011x1x1 ) |-> auth_6 == hw_13 && tx_10 == core_1 ; endproperty \n property name; @(negedge ref_clk_6) ( ready_register_3 ) != 7'b011x1x1  |-> chip_13 == auth_17 && reg_2 == chip_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "case ( status_buffer_2 ) \n   2'b01 : begin\n     rst_5 <= reg_5\n     fsm_13 = err_5\n     sig_6 <= cfg_1;\n   end\n   7'b0111001 : begin\n     cfg_14 = tx_3\n     fsm_5 = rst_9\n     core_2 = hw_20;\n   end\n   default : begin \n     rx_5 <= sig_12\n     data_2 <= reg_4\n     data_5 <= rx_9;\n   end\nendcase",
        "Assertion": "property name; @(posedge async_clk_12) ( status_buffer_2 ) == ( 2'b01 ) |-> rst_5 == reg_5 && fsm_13 == err_5 && sig_6 == cfg_1 ; endproperty \n property name; @(posedge async_clk_12) ( status_buffer_2 ) == ( 7'b0111001 ) |-> cfg_14 == tx_3 && fsm_5 == rst_9 && core_2 == hw_20 ; endproperty \n property name; ( status_buffer_2 ) != 2'b01 && @(posedge async_clk_12) ( status_buffer_2 ) != 7'b0111001  |-> rx_5 == sig_12 && data_2 == reg_4 && data_5 == rx_9; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "case ( flag_status_19 ) \n   5'b10x11 : begin\n     clk_13 <= data_6\n     sig_15 <= fsm_9\n     auth_19 <= auth_12;\n   end\n   7'b1xxxx0x : begin\n     rx_15 = reg_5\n     reg_9 = err_18\n     hw_10 = tx_13;\n   end\n   7'b1101001 : begin\n     hw_2 <= data_18\n     err_17 = auth_13\n     data_13 <= rx_3;\n   end\n   default : begin \n     cfg_20 = reg_4\n     rst_20 = sig_4\n     clk_5 = reg_1;\n   end\nendcase",
        "Assertion": "property name; @(posedge ref_clk_19) ( flag_status_19 ) == ( 5'b10x11 ) |-> clk_13 == data_6 && sig_15 == fsm_9 && auth_19 == auth_12 ; endproperty \n property name; @(posedge ref_clk_19) ( flag_status_19 ) == ( 7'b1xxxx0x ) |-> rx_15 == reg_5 && reg_9 == err_18 && hw_10 == tx_13 ; endproperty \n property name; @(posedge ref_clk_19) ( flag_status_19 ) == ( 7'b1101001 ) |-> hw_2 == data_18 && err_17 == auth_13 && data_13 == rx_3 ; endproperty \n property name; ( flag_status_19 ) != 5'b10x11 && ( flag_status_19 ) != 7'b1xxxx0x && @(posedge ref_clk_19) ( flag_status_19 ) != 7'b1101001  |-> cfg_20 == reg_4 && rst_20 == sig_4 && clk_5 == reg_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "case ( data_out_19 ) \n   7'b11xxx0x : begin\n     data_7 <= sig_10\n     rx_9 = auth_18\n     auth_13 = auth_1;\n   end\n   6'b111110 : begin\n     clk_9 = auth_15\n     rx_1 <= tx_1\n     auth_5 = cfg_5;\n   end\n   default : begin \n     fsm_18 = err_14\n     cfg_7 = fsm_17\n     chip_7 = data_7;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_ctrl_13) ( data_out_19 ) == ( 7'b11xxx0x ) |-> data_7 == sig_10 && rx_9 == auth_18 && auth_13 == auth_1 ; endproperty \n property name; @(negedge clock_ctrl_13) ( data_out_19 ) == ( 6'b111110 ) |-> clk_9 == auth_15 && rx_1 == tx_1 && auth_5 == cfg_5 ; endproperty \n property name; ( data_out_19 ) != 7'b11xxx0x && @(negedge clock_ctrl_13) ( data_out_19 ) != 6'b111110  |-> fsm_18 == err_14 && cfg_7 == fsm_17 && chip_7 == data_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "case ( write_enable_6 ) \n   7'b0110110 : begin\n     rst_7 = core_8\n     rst_8 = fsm_20;\n   end\n   7'b000100x : begin\n     hw_15 <= err_9\n     chip_5 <= sig_9;\n   end\n   default : begin \n     data_15 = reg_20\n     err_17 = auth_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_6) ( write_enable_6 ) == ( 7'b0110110 ) |-> rst_7 == core_8 && rst_8 == fsm_20 ; endproperty \n property name; @(negedge pll_clk_6) ( write_enable_6 ) == ( 7'b000100x ) |-> hw_15 == err_9 && chip_5 == sig_9 ; endproperty \n property name; ( write_enable_6 ) != 7'b0110110 && @(negedge pll_clk_6) ( write_enable_6 ) != 7'b000100x  |-> data_15 == reg_20 && err_17 == auth_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "case ( status_register_2 ) \n   7'bx11110x : begin\n     sig_12 <= rx_12\n     data_13 = chip_7\n     core_15 = reg_2;\n   end\n   default : begin \n     reg_20 <= fsm_18\n     fsm_9 = fsm_17\n     auth_7 = err_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_12) ( status_register_2 ) == ( 7'bx11110x ) |-> sig_12 == rx_12 && data_13 == chip_7 && core_15 == reg_2 ; endproperty \n property name; @(negedge ref_clk_12) ( status_register_2 ) != 7'bx11110x  |-> reg_20 == fsm_18 && fsm_9 == fsm_17 && auth_7 == err_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "case ( busy_signal_9 ) \n   7'bx0010x1 : begin\n     tx_5 = sig_8\n     err_16 = sig_13;\n   end\n   7'b11x11x1 : begin\n     tx_11 = hw_5\n     data_7 <= data_11;\n   end\n   default : begin \n     data_16 = rx_17\n     core_6 = reg_5;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_16) ( busy_signal_9 ) == ( 7'bx0010x1 ) |-> tx_5 == sig_8 && err_16 == sig_13 ; endproperty \n property name; @(posedge pll_clk_16) ( busy_signal_9 ) == ( 7'b11x11x1 ) |-> tx_11 == hw_5 && data_7 == data_11 ; endproperty \n property name; ( busy_signal_9 ) != 7'bx0010x1 && @(posedge pll_clk_16) ( busy_signal_9 ) != 7'b11x11x1  |-> data_16 == rx_17 && core_6 == reg_5; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "case ( start_signal_7 ) \n   7'bx1xxxx0 : begin\n     sig_19 = rx_16\n     data_6 = core_1;\n   end\n   7'b11x0111 : begin\n     clk_11 = fsm_14\n     core_20 = rx_2;\n   end\n   default : begin \n     core_6 <= clk_16\n     rx_20 <= core_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_18) ( start_signal_7 ) == ( 7'bx1xxxx0 ) |-> sig_19 == rx_16 && data_6 == core_1 ; endproperty \n property name; @(posedge clk_in_18) ( start_signal_7 ) == ( 7'b11x0111 ) |-> clk_11 == fsm_14 && core_20 == rx_2 ; endproperty \n property name; ( start_signal_7 ) != 7'bx1xxxx0 && @(posedge clk_in_18) ( start_signal_7 ) != 7'b11x0111  |-> core_6 == clk_16 && rx_20 == core_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "case ( counter_5 ) \n   5'b0x110 : begin\n     sig_19 = auth_11\n     fsm_17 <= reg_1\n     sig_13 = rx_8;\n   end\n   default : begin \n     chip_19 <= rx_2\n     fsm_18 <= core_4\n     auth_3 <= reg_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_16) ( counter_5 ) == ( 5'b0x110 ) |-> sig_19 == auth_11 && fsm_17 == reg_1 && sig_13 == rx_8 ; endproperty \n property name; @(negedge clk_out_16) ( counter_5 ) != 5'b0x110  |-> chip_19 == rx_2 && fsm_18 == core_4 && auth_3 == reg_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "case ( data_register_13 ) \n   7'hf : begin\n     tx_19 <= clk_17\n     data_8 = rst_9\n     reg_12 = rx_2;\n   end\n   7'h67 : begin\n     auth_17 <= sig_17\n     sig_15 = rst_17\n     core_19 = clk_11;\n   end\n   7'h60 : begin\n     chip_13 = reg_16\n     rx_6 = fsm_1\n     fsm_4 = chip_6;\n   end\n   default : begin \n     clk_4 <= auth_15\n     chip_9 = reg_2\n     hw_1 <= auth_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge fast_clk_8) ( data_register_13 ) == ( 7'hf ) |-> tx_19 == clk_17 && data_8 == rst_9 && reg_12 == rx_2 ; endproperty \n property name; @(negedge fast_clk_8) ( data_register_13 ) == ( 7'h67 ) |-> auth_17 == sig_17 && sig_15 == rst_17 && core_19 == clk_11 ; endproperty \n property name; @(negedge fast_clk_8) ( data_register_13 ) == ( 7'h60 ) |-> chip_13 == reg_16 && rx_6 == fsm_1 && fsm_4 == chip_6 ; endproperty \n property name; ( data_register_13 ) != 7'hf && ( data_register_13 ) != 7'h67 && @(negedge fast_clk_8) ( data_register_13 ) != 7'h60  |-> clk_4 == auth_15 && chip_9 == reg_2 && hw_1 == auth_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "case ( control_status_buffer_19 ) \n   6'b0000x1 : begin\n     hw_11 = fsm_16\n     cfg_4 = rst_16\n     rx_14 <= fsm_3;\n   end\n   7'bx1x1x1x : begin\n     rst_7 <= rst_2\n     core_19 <= rx_16\n     data_20 = tx_20;\n   end\n   7'b00xx0x0 : begin\n     rx_2 = data_17\n     rx_10 <= rx_19\n     hw_12 = rst_3;\n   end\n   default : begin \n     cfg_5 = tx_16\n     cfg_14 = reg_6\n     tx_7 <= data_14;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_out_6) ( control_status_buffer_19 ) == ( 6'b0000x1 ) |-> hw_11 == fsm_16 && cfg_4 == rst_16 && rx_14 == fsm_3 ; endproperty \n property name; @(negedge clk_out_6) ( control_status_buffer_19 ) == ( 7'bx1x1x1x ) |-> rst_7 == rst_2 && core_19 == rx_16 && data_20 == tx_20 ; endproperty \n property name; @(negedge clk_out_6) ( control_status_buffer_19 ) == ( 7'b00xx0x0 ) |-> rx_2 == data_17 && rx_10 == rx_19 && hw_12 == rst_3 ; endproperty \n property name; ( control_status_buffer_19 ) != 6'b0000x1 && ( control_status_buffer_19 ) != 7'bx1x1x1x && @(negedge clk_out_6) ( control_status_buffer_19 ) != 7'b00xx0x0  |-> cfg_5 == tx_16 && cfg_14 == reg_6 && tx_7 == data_14; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "case ( control_flag_register_9 ) \n   7'bxx011x1 : begin\n     chip_12 = clk_20\n     err_3 = tx_3\n     err_13 <= auth_9;\n   end\n   2'bxx : begin\n     hw_19 <= tx_4\n     cfg_3 <= sig_2\n     rst_19 = reg_5;\n   end\n   7'bxx10x10 : begin\n     chip_13 <= data_1\n     hw_16 = sig_20\n     sig_3 <= clk_15;\n   end\n   default : begin \n     rx_20 = core_14\n     data_15 <= fsm_19\n     data_19 <= auth_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_osc_11) ( control_flag_register_9 ) == ( 7'bxx011x1 ) |-> chip_12 == clk_20 && err_3 == tx_3 && err_13 == auth_9 ; endproperty \n property name; @(posedge clk_osc_11) ( control_flag_register_9 ) == ( 2'bxx ) |-> hw_19 == tx_4 && cfg_3 == sig_2 && rst_19 == reg_5 ; endproperty \n property name; @(posedge clk_osc_11) ( control_flag_register_9 ) == ( 7'bxx10x10 ) |-> chip_13 == data_1 && hw_16 == sig_20 && sig_3 == clk_15 ; endproperty \n property name; ( control_flag_register_9 ) != 7'bxx011x1 && ( control_flag_register_9 ) != 2'bxx && @(posedge clk_osc_11) ( control_flag_register_9 ) != 7'bxx10x10  |-> rx_20 == core_14 && data_15 == fsm_19 && data_19 == auth_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "case ( start_address_7 ) \n   7'b1010x00 : begin\n     rx_2 <= chip_18\n     data_1 <= sig_8\n     rx_14 = cfg_16;\n   end\n   default : begin \n     tx_1 <= rx_10\n     reg_7 <= err_9\n     cfg_1 = tx_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_signal_10) ( start_address_7 ) == ( 7'b1010x00 ) |-> rx_2 == chip_18 && data_1 == sig_8 && rx_14 == cfg_16 ; endproperty \n property name; @(negedge clk_signal_10) ( start_address_7 ) != 7'b1010x00  |-> tx_1 == rx_10 && reg_7 == err_9 && cfg_1 == tx_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "case ( acknowledge_16 ) \n   4'b001x : begin\n     fsm_6 = tx_5\n     cfg_11 <= clk_1;\n   end\n   4'h3 : begin\n     data_19 = chip_16\n     fsm_15 <= data_2;\n   end\n   default : begin \n     cfg_20 <= clk_10\n     core_11 = reg_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge fast_clk_20) ( acknowledge_16 ) == ( 4'b001x ) |-> fsm_6 == tx_5 && cfg_11 == clk_1 ; endproperty \n property name; @(posedge fast_clk_20) ( acknowledge_16 ) == ( 4'h3 ) |-> data_19 == chip_16 && fsm_15 == data_2 ; endproperty \n property name; ( acknowledge_16 ) != 4'b001x && @(posedge fast_clk_20) ( acknowledge_16 ) != 4'h3  |-> cfg_20 == clk_10 && core_11 == reg_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_20"
    },
    {
        "Code": "case ( enable_14 ) \n   7'h6f : begin\n     reg_8 = reg_3\n     data_2 <= fsm_14\n     clk_7 = clk_19;\n   end\n   default : begin \n     chip_8 = tx_8\n     core_3 = reg_10\n     clk_2 = sig_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge bus_clock_17) ( enable_14 ) == ( 7'h6f ) |-> reg_8 == reg_3 && data_2 == fsm_14 && clk_7 == clk_19 ; endproperty \n property name; @(posedge bus_clock_17) ( enable_14 ) != 7'h6f  |-> chip_8 == tx_8 && core_3 == reg_10 && clk_2 == sig_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'bx00x000 : begin\n     tx_6 = clk_2\n     reg_10 = sig_13;\n   end\n   default : begin \n     rx_10 = reg_16\n     tx_17 <= auth_19;\n   end\nendcase",
        "Assertion": "property name; @(posedge core_clock_1) ( output_register_4 ) == ( 7'bx00x000 ) |-> tx_6 == clk_2 && reg_10 == sig_13 ; endproperty \n property name; @(posedge core_clock_1) ( output_register_4 ) != 7'bx00x000  |-> rx_10 == reg_16 && tx_17 == auth_19; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "case ( status_flag_5 ) \n   6'b0110x1 : begin\n     reg_20 = auth_13\n     data_16 <= auth_11\n     core_1 = reg_8;\n   end\n   default : begin \n     rx_20 <= clk_4\n     hw_2 <= chip_4\n     hw_14 = data_13;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( status_flag_5 ) == ( 6'b0110x1 ) |-> reg_20 == auth_13 && data_16 == auth_11 && core_1 == reg_8 ; endproperty \n property name; @(negedge mem_clock_17) ( status_flag_5 ) != 6'b0110x1  |-> rx_20 == clk_4 && hw_2 == chip_4 && hw_14 == data_13; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( address_status_19 ) \n   7'bx00101x : begin\n     fsm_8 = auth_7\n     err_19 <= clk_6\n     err_2 = chip_9;\n   end\n   7'bxx1xx10 : begin\n     tx_20 <= tx_13\n     rx_4 = auth_18\n     reg_18 <= rx_17;\n   end\n   default : begin \n     cfg_2 = cfg_18\n     chip_19 = hw_8\n     cfg_5 = rst_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_9) ( address_status_19 ) == ( 7'bx00101x ) |-> fsm_8 == auth_7 && err_19 == clk_6 && err_2 == chip_9 ; endproperty \n property name; @(posedge main_clk_9) ( address_status_19 ) == ( 7'bxx1xx10 ) |-> tx_20 == tx_13 && rx_4 == auth_18 && reg_18 == rx_17 ; endproperty \n property name; ( address_status_19 ) != 7'bx00101x && @(posedge main_clk_9) ( address_status_19 ) != 7'bxx1xx10  |-> cfg_2 == cfg_18 && chip_19 == hw_8 && cfg_5 == rst_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "case ( enable_13 ) \n   6'bx101x0 : begin\n     rx_1 = clk_14\n     rst_17 <= rst_18\n     reg_14 <= hw_4;\n   end\n   7'bx10x00x : begin\n     rst_12 = clk_18\n     core_19 <= clk_4\n     err_5 <= auth_13;\n   end\n   7'h5f : begin\n     fsm_20 <= reg_20\n     cfg_18 = auth_17\n     cfg_19 <= fsm_2;\n   end\n   default : begin \n     core_12 = clk_20\n     tx_16 <= hw_7\n     chip_15 <= chip_7;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_out_12) ( enable_13 ) == ( 6'bx101x0 ) |-> rx_1 == clk_14 && rst_17 == rst_18 && reg_14 == hw_4 ; endproperty \n property name; @(posedge clk_out_12) ( enable_13 ) == ( 7'bx10x00x ) |-> rst_12 == clk_18 && core_19 == clk_4 && err_5 == auth_13 ; endproperty \n property name; @(posedge clk_out_12) ( enable_13 ) == ( 7'h5f ) |-> fsm_20 == reg_20 && cfg_18 == auth_17 && cfg_19 == fsm_2 ; endproperty \n property name; ( enable_13 ) != 6'bx101x0 && ( enable_13 ) != 7'bx10x00x && @(posedge clk_out_12) ( enable_13 ) != 7'h5f  |-> core_12 == clk_20 && tx_16 == hw_7 && chip_15 == chip_7; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "case ( control_input_status_14 ) \n   7'b1010111 : begin\n     err_13 = tx_10\n     data_13 = core_6\n     hw_2 = auth_14;\n   end\n   7'bx0x01x0 : begin\n     chip_11 <= clk_1\n     sig_15 = rst_4\n     core_4 = chip_4;\n   end\n   default : begin \n     err_12 <= cfg_3\n     cfg_4 = rx_15\n     cfg_10 <= cfg_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_17) ( control_input_status_14 ) == ( 7'b1010111 ) |-> err_13 == tx_10 && data_13 == core_6 && hw_2 == auth_14 ; endproperty \n property name; @(negedge mem_clock_17) ( control_input_status_14 ) == ( 7'bx0x01x0 ) |-> chip_11 == clk_1 && sig_15 == rst_4 && core_4 == chip_4 ; endproperty \n property name; ( control_input_status_14 ) != 7'b1010111 && @(negedge mem_clock_17) ( control_input_status_14 ) != 7'bx0x01x0  |-> err_12 == cfg_3 && cfg_4 == rx_15 && cfg_10 == cfg_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "case ( error_status_2 ) \n   7'bxxx11xx : begin\n     rst_14 = fsm_9\n     rx_4 <= tx_20;\n   end\n   4'b1111 : begin\n     auth_16 <= tx_15\n     clk_12 <= cfg_3;\n   end\n   default : begin \n     sig_11 <= clk_2\n     rx_18 <= clk_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge async_clk_16) ( error_status_2 ) == ( 7'bxxx11xx ) |-> rst_14 == fsm_9 && rx_4 == tx_20 ; endproperty \n property name; @(negedge async_clk_16) ( error_status_2 ) == ( 4'b1111 ) |-> auth_16 == tx_15 && clk_12 == cfg_3 ; endproperty \n property name; ( error_status_2 ) != 7'bxxx11xx && @(negedge async_clk_16) ( error_status_2 ) != 4'b1111  |-> sig_11 == clk_2 && rx_18 == clk_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   7'h76 : begin\n     core_16 = cfg_11\n     core_14 = rst_9\n     cfg_9 <= clk_12;\n   end\n   6'b0x0x1x : begin\n     rx_14 = data_9\n     auth_18 = err_15\n     err_5 <= clk_19;\n   end\n   default : begin \n     data_18 <= rst_16\n     auth_5 = core_1\n     err_7 <= chip_17;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_20) ( status_register_buffer_4 ) == ( 7'h76 ) |-> core_16 == cfg_11 && core_14 == rst_9 && cfg_9 == clk_12 ; endproperty \n property name; @(posedge clk_in_20) ( status_register_buffer_4 ) == ( 6'b0x0x1x ) |-> rx_14 == data_9 && auth_18 == err_15 && err_5 == clk_19 ; endproperty \n property name; ( status_register_buffer_4 ) != 7'h76 && @(posedge clk_in_20) ( status_register_buffer_4 ) != 6'b0x0x1x  |-> data_18 == rst_16 && auth_5 == core_1 && err_7 == chip_17; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_20"
    },
    {
        "Code": "case ( output_register_11 ) \n   5'bx110x : begin\n     hw_20 = cfg_10\n     fsm_11 = tx_11;\n   end\n   default : begin \n     data_10 <= rst_2\n     core_12 <= rst_4;\n   end\nendcase",
        "Assertion": "property name; @(posedge pll_clk_1) ( output_register_11 ) == ( 5'bx110x ) |-> hw_20 == cfg_10 && fsm_11 == tx_11 ; endproperty \n property name; @(posedge pll_clk_1) ( output_register_11 ) != 5'bx110x  |-> data_10 == rst_2 && core_12 == rst_4; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "case ( input_status_8 ) \n   7'b0010110 : begin\n     cfg_6 = chip_10\n     sig_19 <= reg_20\n     rst_18 <= reg_15;\n   end\n   6'bx10101 : begin\n     hw_16 <= clk_1\n     err_20 <= fsm_16\n     hw_17 <= data_8;\n   end\n   5'b10010 : begin\n     auth_13 = rst_3\n     tx_2 <= auth_16\n     err_13 = tx_20;\n   end\n   default : begin \n     fsm_15 <= data_15\n     hw_4 = hw_3\n     fsm_11 <= clk_18;\n   end\nendcase",
        "Assertion": "property name; @(negedge main_clk_3) ( input_status_8 ) == ( 7'b0010110 ) |-> cfg_6 == chip_10 && sig_19 == reg_20 && rst_18 == reg_15 ; endproperty \n property name; @(negedge main_clk_3) ( input_status_8 ) == ( 6'bx10101 ) |-> hw_16 == clk_1 && err_20 == fsm_16 && hw_17 == data_8 ; endproperty \n property name; @(negedge main_clk_3) ( input_status_8 ) == ( 5'b10010 ) |-> auth_13 == rst_3 && tx_2 == auth_16 && err_13 == tx_20 ; endproperty \n property name; ( input_status_8 ) != 7'b0010110 && ( input_status_8 ) != 6'bx10101 && @(negedge main_clk_3) ( input_status_8 ) != 5'b10010  |-> fsm_15 == data_15 && hw_4 == hw_3 && fsm_11 == clk_18; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "case ( command_register_2 ) \n   7'bx1x01x0 : begin\n     hw_1 <= rst_15\n     tx_6 <= clk_16;\n   end\n   6'h3e : begin\n     fsm_6 <= sig_2\n     data_5 <= data_8;\n   end\n   7'bxx1xxxx : begin\n     cfg_15 <= sig_8\n     err_19 <= reg_19;\n   end\n   default : begin \n     clk_9 <= chip_20\n     data_4 = clk_2;\n   end\nendcase",
        "Assertion": "property name; @(negedge ref_clk_11) ( command_register_2 ) == ( 7'bx1x01x0 ) |-> hw_1 == rst_15 && tx_6 == clk_16 ; endproperty \n property name; @(negedge ref_clk_11) ( command_register_2 ) == ( 6'h3e ) |-> fsm_6 == sig_2 && data_5 == data_8 ; endproperty \n property name; @(negedge ref_clk_11) ( command_register_2 ) == ( 7'bxx1xxxx ) |-> cfg_15 == sig_8 && err_19 == reg_19 ; endproperty \n property name; ( command_register_2 ) != 7'bx1x01x0 && ( command_register_2 ) != 6'h3e && @(negedge ref_clk_11) ( command_register_2 ) != 7'bxx1xxxx  |-> clk_9 == chip_20 && data_4 == clk_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   5'bx110x : begin\n     core_20 = fsm_8\n     fsm_11 <= auth_17;\n   end\n   default : begin \n     clk_6 = rx_11\n     tx_14 <= core_8;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_18) ( transfer_complete_3 ) == ( 5'bx110x ) |-> core_20 == fsm_8 && fsm_11 == auth_17 ; endproperty \n property name; @(negedge clock_source_18) ( transfer_complete_3 ) != 5'bx110x  |-> clk_6 == rx_11 && tx_14 == core_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "case ( control_register_14 ) \n   7'b10x110x : begin\n     rst_5 = chip_2\n     tx_11 <= fsm_4;\n   end\n   default : begin \n     tx_10 = rx_17\n     hw_3 <= cfg_11;\n   end\nendcase",
        "Assertion": "property name; @(negedge mem_clock_16) ( control_register_14 ) == ( 7'b10x110x ) |-> rst_5 == chip_2 && tx_11 == fsm_4 ; endproperty \n property name; @(negedge mem_clock_16) ( control_register_14 ) != 7'b10x110x  |-> tx_10 == rx_17 && hw_3 == cfg_11; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "case ( data_status_register_18 ) \n   7'bxx1xxx1 : begin\n     hw_8 = reg_7\n     fsm_9 = reg_16;\n   end\n   default : begin \n     err_18 <= data_11\n     chip_17 <= clk_12;\n   end\nendcase",
        "Assertion": "property name; @(posedge mem_clock_20) ( data_status_register_18 ) == ( 7'bxx1xxx1 ) |-> hw_8 == reg_7 && fsm_9 == reg_16 ; endproperty \n property name; @(posedge mem_clock_20) ( data_status_register_18 ) != 7'bxx1xxx1  |-> err_18 == data_11 && chip_17 == clk_12; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "case ( interrupt_request_12 ) \n   6'ha : begin\n     tx_20 <= reg_15\n     tx_13 = hw_19\n     fsm_12 = sig_5;\n   end\n   7'b00xxx00 : begin\n     rst_4 <= fsm_14\n     tx_3 = sig_3\n     fsm_15 = fsm_1;\n   end\n   7'b1xxx0xx : begin\n     core_1 = rx_7\n     auth_6 = chip_3\n     chip_5 = err_8;\n   end\n   default : begin \n     hw_6 <= clk_10\n     hw_14 <= sig_2\n     rx_10 = hw_6;\n   end\nendcase",
        "Assertion": "property name; @(negedge clk_gen_16) ( interrupt_request_12 ) == ( 6'ha ) |-> tx_20 == reg_15 && tx_13 == hw_19 && fsm_12 == sig_5 ; endproperty \n property name; @(negedge clk_gen_16) ( interrupt_request_12 ) == ( 7'b00xxx00 ) |-> rst_4 == fsm_14 && tx_3 == sig_3 && fsm_15 == fsm_1 ; endproperty \n property name; @(negedge clk_gen_16) ( interrupt_request_12 ) == ( 7'b1xxx0xx ) |-> core_1 == rx_7 && auth_6 == chip_3 && chip_5 == err_8 ; endproperty \n property name; ( interrupt_request_12 ) != 6'ha && ( interrupt_request_12 ) != 7'b00xxx00 && @(negedge clk_gen_16) ( interrupt_request_12 ) != 7'b1xxx0xx  |-> hw_6 == clk_10 && hw_14 == sig_2 && rx_10 == hw_6; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "case ( interrupt_control_status_7 ) \n   6'b0110x1 : begin\n     rx_19 = data_20\n     rst_6 = tx_13;\n   end\n   reg_5 : begin\n     fsm_12 <= rx_4\n     hw_12 = err_15;\n   end\n   7'b00xxx11 : begin\n     fsm_13 = tx_17\n     reg_3 = rst_19;\n   end\n   default : begin \n     tx_11 = auth_10\n     err_11 = fsm_2;\n   end\nendcase",
        "Assertion": "property name; @(posedge cpu_clock_16) ( interrupt_control_status_7 ) == ( 6'b0110x1 ) |-> rx_19 == data_20 && rst_6 == tx_13 ; endproperty \n property name; @(posedge cpu_clock_16) ( interrupt_control_status_7 ) == ( reg_5 ) |-> fsm_12 == rx_4 && hw_12 == err_15 ; endproperty \n property name; @(posedge cpu_clock_16) ( interrupt_control_status_7 ) == ( 7'b00xxx11 ) |-> fsm_13 == tx_17 && reg_3 == rst_19 ; endproperty \n property name; ( interrupt_control_status_7 ) != 6'b0110x1 && ( interrupt_control_status_7 ) != reg_5 && @(posedge cpu_clock_16) ( interrupt_control_status_7 ) != 7'b00xxx11  |-> tx_11 == auth_10 && err_11 == fsm_2; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   7'b110x001 : begin\n     tx_19 <= auth_19\n     data_15 = hw_5\n     cfg_16 = reg_16;\n   end\n   7'h30 : begin\n     err_7 = err_12\n     fsm_10 <= hw_9\n     rx_13 <= tx_18;\n   end\n   7'bx0xxx1x : begin\n     auth_10 = clk_15\n     cfg_2 = tx_7\n     core_8 = chip_2;\n   end\n   default : begin \n     fsm_15 = fsm_17\n     tx_11 <= rst_17\n     hw_4 = rst_1;\n   end\nendcase",
        "Assertion": "property name; @(negedge clock_source_17) ( output_buffer_status_18 ) == ( 7'b110x001 ) |-> tx_19 == auth_19 && data_15 == hw_5 && cfg_16 == reg_16 ; endproperty \n property name; @(negedge clock_source_17) ( output_buffer_status_18 ) == ( 7'h30 ) |-> err_7 == err_12 && fsm_10 == hw_9 && rx_13 == tx_18 ; endproperty \n property name; @(negedge clock_source_17) ( output_buffer_status_18 ) == ( 7'bx0xxx1x ) |-> auth_10 == clk_15 && cfg_2 == tx_7 && core_8 == chip_2 ; endproperty \n property name; ( output_buffer_status_18 ) != 7'b110x001 && ( output_buffer_status_18 ) != 7'h30 && @(negedge clock_source_17) ( output_buffer_status_18 ) != 7'bx0xxx1x  |-> fsm_15 == fsm_17 && tx_11 == rst_17 && hw_4 == rst_1; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_17"
    },
    {
        "Code": "case ( data_status_register_7 ) \n   7'b01xxx01 : begin\n     cfg_7 <= clk_12\n     rx_2 <= auth_9;\n   end\n   default : begin \n     chip_9 = fsm_16\n     fsm_11 = reg_8;\n   end\nendcase",
        "Assertion": "property name; @(posedge clk_in_14) ( data_status_register_7 ) == ( 7'b01xxx01 ) |-> cfg_7 == clk_12 && rx_2 == auth_9 ; endproperty \n property name; @(posedge clk_in_14) ( data_status_register_7 ) != 7'b01xxx01  |-> chip_9 == fsm_16 && fsm_11 == reg_8; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_14"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   7'bx101010 : begin\n     rx_12 = hw_14\n     rst_10 = data_17;\n   end\n   default : begin \n     clk_5 <= reg_10\n     err_2 = auth_10;\n   end\nendcase",
        "Assertion": "property name; @(posedge main_clk_8) ( ready_signal_17 ) == ( 7'bx101010 ) |-> rx_12 == hw_14 && rst_10 == data_17 ; endproperty \n property name; @(posedge main_clk_8) ( ready_signal_17 ) != 7'bx101010  |-> clk_5 == reg_10 && err_2 == auth_10; endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "case ( data_status_register_1 ) \n   sig_10 : begin\n     reg_20 <= rx_6\n     data_2 = rst_13\n     err_14 <= fsm_14;\n   end\n   3'h7 : begin\n     err_5 = fsm_19\n     core_15 = reg_3\n     fsm_9 <= tx_11;\n   end\n   default : begin \n     rst_6 <= core_11\n     tx_18 = rx_20\n     err_7 = clk_3;\n   end\nendcase",
        "Assertion": "property name; @(negedge pll_clk_1) ( data_status_register_1 ) == ( sig_10 ) |-> reg_20 == rx_6 && data_2 == rst_13 && err_14 == fsm_14 ; endproperty \n property name; @(negedge pll_clk_1) ( data_status_register_1 ) == ( 3'h7 ) |-> err_5 == fsm_19 && core_15 == reg_3 && fsm_9 == tx_11 ; endproperty \n property name; ( data_status_register_1 ) != sig_10 && @(negedge pll_clk_1) ( data_status_register_1 ) != 3'h7  |-> rst_6 == core_11 && tx_18 == rx_20 && err_7 == clk_3; endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    }
]