INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:00:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.821ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.998ns (32.408%)  route 4.167ns (67.592%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1839, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X10Y189        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=24, routed)          0.423     1.185    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X11Y188        LUT5 (Prop_lut5_I0_O)        0.043     1.228 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.228    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X11Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.485 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.485    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X11Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.534 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.534    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X11Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.583 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.583    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X11Y191        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.687 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[0]
                         net (fo=4, routed)           0.230     1.917    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_7
    SLICE_X10Y190        LUT3 (Prop_lut3_I0_O)        0.120     2.037 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=38, routed)          0.666     2.703    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X12Y194        LUT6 (Prop_lut6_I2_O)        0.043     2.746 r  lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_2/O
                         net (fo=1, routed)           0.410     3.155    lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_2_n_0
    SLICE_X12Y195        LUT5 (Prop_lut5_I0_O)        0.043     3.198 r  lsq1/handshake_lsq_lsq1_core/dataReg[8]_i_1/O
                         net (fo=2, routed)           0.237     3.435    load2/data_tehb/control/lsq1_ldData_0[1]
    SLICE_X13Y195        LUT3 (Prop_lut3_I2_O)        0.043     3.478 r  load2/data_tehb/control/level4_c1[11]_i_2/O
                         net (fo=7, routed)           0.527     4.005    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[11]
    SLICE_X14Y198        LUT6 (Prop_lut6_I3_O)        0.043     4.048 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5/O
                         net (fo=3, routed)           0.114     4.162    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5_n_0
    SLICE_X14Y198        LUT5 (Prop_lut5_I4_O)        0.043     4.205 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.240     4.445    load1/data_tehb/control/ltOp_carry__2
    SLICE_X14Y196        LUT3 (Prop_lut3_I1_O)        0.043     4.488 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.488    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X14Y196        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.661 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.661    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.783 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.330     5.113    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[9][0]
    SLICE_X13Y197        LUT2 (Prop_lut2_I0_O)        0.133     5.246 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.246    addf0/operator/p_1_in[0]
    SLICE_X13Y197        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     5.478 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.330     5.808    addf0/operator/RightShifterComponent/O[1]
    SLICE_X12Y197        LUT4 (Prop_lut4_I1_O)        0.118     5.926 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.195     6.121    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0
    SLICE_X13Y199        LUT5 (Prop_lut5_I0_O)        0.043     6.164 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.196     6.360    lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_4_n_0
    SLICE_X12Y201        LUT3 (Prop_lut3_I1_O)        0.043     6.403 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=8, routed)           0.270     6.673    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y202        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1839, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y202        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X15Y202        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 -2.821    




