{"Source Block": ["oh/src/common/hdl/oh_memory_sp.v@74:86@HdlStmProcess", "   reg [DW-1:0]        ram    [DEPTH-1:0];  \n   reg [DW-1:0]        dout;\n   integer \t       i;\n   \n   //read port (one cycle latency)\n   always @ (posedge clk)\n     if(en & ~sleep & ~shutdown)       \n       dout[DW-1:0] <= ram[addr[AW-1:0]];\n\n   //write port\n   always @ (posedge clk)\n     for(i=0;i<DW;i=i+1)\t   \n       if(en & wem[i] & we & ~sleep & ~shutdown)\t       \n"], "Clone Blocks": [["oh/src/common/hdl/oh_memory_dp.v@39:51", "   reg [DW-1:0]        ram    [MD-1:0];  \n   reg [DW-1:0]        rd_dout;\n   integer \t       i;\n   \n   //read port\n   always @ (posedge rd_clk)\n     if(rd_en)       \n       rd_dout[DW-1:0] <= ram[rd_addr[AW-1:0]];\n   \n   //write port\n   always @(posedge wr_clk)    \n     for (i=0;i<DW;i=i+1)\n       if (wr_en & wr_wem[i]) \n"], ["oh/src/common/hdl/oh_memory_sp.v@79:92", "   always @ (posedge clk)\n     if(en & ~sleep & ~shutdown)       \n       dout[DW-1:0] <= ram[addr[AW-1:0]];\n\n   //write port\n   always @ (posedge clk)\n     for(i=0;i<DW;i=i+1)\t   \n       if(en & wem[i] & we & ~sleep & ~shutdown)\t       \n \t ram[addr[AW-1:0]][i] <= din[i]; \n`endif\n  \nendmodule // oh_memory_sp\n\n\n"]], "Diff Content": {"Delete": [[80, "     if(en & ~sleep & ~shutdown)       \n"]], "Add": [[80, "     if(en)       \n"]]}}