{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530846651905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530846651905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 11:10:51 2018 " "Processing started: Fri Jul 06 11:10:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530846651905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530846651905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ip_ram -c ip_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off ip_ram -c ip_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530846651905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1530846652258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ip_ram/rtl/ram_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ip_ram/rtl/ram_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_rw " "Found entity 1: ram_rw" {  } { { "../rtl/ram_rw.v" "" { Text "E:/Verilog/ip_ram/rtl/ram_rw.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530846652304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530846652304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ip_ram/rtl/ip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ip_ram/rtl/ip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530846652306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530846652306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Found entity 1: ram_1port" {  } { { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530846652308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530846652308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_ram " "Elaborating entity \"ip_ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530846652331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rw ram_rw:u_ram_rw " "Elaborating entity \"ram_rw\" for hierarchy \"ram_rw:u_ram_rw\"" {  } { { "../rtl/ip_ram.v" "u_ram_rw" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1port ram_1port:u_ram_1port " "Elaborating entity \"ram_1port\" for hierarchy \"ram_1port:u_ram_1port\"" {  } { { "../rtl/ip_ram.v" "u_ram_1port" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_1port:u_ram_1port\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram_1port.v" "altsyncram_component" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846652864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846652896 ""}  } { { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530846652896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01g1 " "Found entity 1: altsyncram_01g1" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530846653017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530846653017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01g1 ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated " "Elaborating entity \"altsyncram_01g1\" for hierarchy \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530846653018 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[0\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[1\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[2\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[3\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[4\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[5\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[6\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[7\] " "Synthesized away node \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_01g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_01g1.tdf" "" { Text "E:/Verilog/ip_ram/par/db/altsyncram_01g1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/edasoft/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/ram_1port.v" "" { Text "E:/Verilog/ip_ram/par/ipcore/ram_1port.v" 88 0 0 } } { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846653375 "|ip_ram|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_01g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1530846653375 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1530846653375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530846654171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530846654575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846654575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_clk " "No output dependent on input pin \"sys_clk\"" {  } { { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846654926 "|ip_ram|sys_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_rst_n " "No output dependent on input pin \"sys_rst_n\"" {  } { { "../rtl/ip_ram.v" "" { Text "E:/Verilog/ip_ram/rtl/ip_ram.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530846654926 "|ip_ram|sys_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530846654926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530846654928 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530846654928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530846654928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530846654948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 11:10:54 2018 " "Processing ended: Fri Jul 06 11:10:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530846654948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530846654948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530846654948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530846654948 ""}
