// Seed: 603815874
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4
);
  wire id_6, id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output logic id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    output tri1 id_9,
    output tri0 id_10,
    output wand id_11,
    output supply1 id_12,
    input supply1 id_13
);
  always #1 if (("" / 1)) id_3 <= ~id_5;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_5,
      id_9,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
