{"vcs1":{"timestamp_begin":1682305901.370970031, "rt":0.89, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1682305902.292034023, "rt":1.27, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682305903.589904037, "rt":1.87, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682305901.084196143}
{"VCS_COMP_START_TIME": 1682305901.084196143}
{"VCS_COMP_END_TIME": 1682305906.252539944}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340968}}
{"stitch_vcselab": {"peak_mem": 238988}}
