## A PFD-CP Type-II ∆Σ Fractional-N Phase Locked Loop (PLL) Clock Multiplier Layout in IHP SG13G2 Process

### 1. Members (Department of Electronic and Telecommunication Engineering, University of Moratuwa)

- Yasiru Amarasinghe
- Nilasi Methsarani
- Nimesh Kavinda
- Avishka Herath
- Manimohan Thiriloganathan
- Hansa Marasinghe
- Upeksha Dilhara
- Instructor: Kithmin Wickremasinghe (MASc).
- Supervisor: Dr. Subramaniam Thayaparan (PhD).

### 2. Overview of the Project: