<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p817" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_817{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_817{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_817{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_817{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_817{left:165px;bottom:1022px;letter-spacing:-0.15px;}
#t6_817{left:236px;bottom:1022px;letter-spacing:-0.11px;}
#t7_817{left:248px;bottom:1005px;letter-spacing:-0.11px;}
#t8_817{left:248px;bottom:988px;letter-spacing:-0.11px;}
#t9_817{left:248px;bottom:972px;letter-spacing:-0.12px;}
#ta_817{left:236px;bottom:955px;letter-spacing:-0.12px;}
#tb_817{left:236px;bottom:938px;letter-spacing:-0.11px;}
#tc_817{left:236px;bottom:921px;letter-spacing:-0.11px;}
#td_817{left:236px;bottom:904px;letter-spacing:-0.11px;}
#te_817{left:236px;bottom:888px;letter-spacing:-0.11px;}
#tf_817{left:236px;bottom:871px;letter-spacing:-0.12px;}
#tg_817{left:236px;bottom:851px;letter-spacing:-0.15px;}
#th_817{left:236px;bottom:834px;letter-spacing:-0.11px;}
#ti_817{left:165px;bottom:810px;letter-spacing:-0.12px;}
#tj_817{left:103px;bottom:785px;letter-spacing:-0.16px;}
#tk_817{left:165px;bottom:785px;letter-spacing:-0.16px;}
#tl_817{left:236px;bottom:785px;letter-spacing:-0.12px;}
#tm_817{left:165px;bottom:761px;letter-spacing:-0.15px;}
#tn_817{left:236px;bottom:761px;letter-spacing:-0.13px;}
#to_817{left:236px;bottom:744px;letter-spacing:-0.12px;}
#tp_817{left:236px;bottom:727px;letter-spacing:-0.11px;}
#tq_817{left:236px;bottom:710px;letter-spacing:-0.11px;}
#tr_817{left:236px;bottom:694px;letter-spacing:-0.11px;}
#ts_817{left:236px;bottom:677px;letter-spacing:-0.11px;}
#tt_817{left:236px;bottom:660px;letter-spacing:-0.12px;}
#tu_817{left:236px;bottom:643px;letter-spacing:-0.11px;}
#tv_817{left:236px;bottom:626px;letter-spacing:-0.11px;}
#tw_817{left:236px;bottom:609px;letter-spacing:-0.12px;}
#tx_817{left:236px;bottom:593px;letter-spacing:-0.11px;}
#ty_817{left:236px;bottom:576px;letter-spacing:-0.1px;}
#tz_817{left:236px;bottom:559px;letter-spacing:-0.11px;}
#t10_817{left:236px;bottom:542px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_817{left:236px;bottom:525px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_817{left:236px;bottom:509px;letter-spacing:-0.11px;}
#t13_817{left:236px;bottom:492px;letter-spacing:-0.11px;}
#t14_817{left:236px;bottom:475px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_817{left:236px;bottom:458px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_817{left:236px;bottom:441px;letter-spacing:-0.12px;}
#t17_817{left:236px;bottom:425px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_817{left:236px;bottom:408px;letter-spacing:-0.12px;}
#t19_817{left:236px;bottom:391px;letter-spacing:-0.13px;}
#t1a_817{left:236px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_817{left:236px;bottom:357px;letter-spacing:-0.13px;}
#t1c_817{left:236px;bottom:341px;letter-spacing:-0.11px;}
#t1d_817{left:236px;bottom:324px;letter-spacing:-0.11px;}
#t1e_817{left:236px;bottom:307px;letter-spacing:-0.11px;}
#t1f_817{left:236px;bottom:290px;letter-spacing:-0.11px;}
#t1g_817{left:236px;bottom:273px;letter-spacing:-0.13px;}
#t1h_817{left:236px;bottom:257px;letter-spacing:-0.11px;}
#t1i_817{left:236px;bottom:240px;letter-spacing:-0.13px;}
#t1j_817{left:236px;bottom:223px;letter-spacing:-0.13px;}
#t1k_817{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1l_817{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1m_817{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1n_817{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1o_817{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_817{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_817{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_817{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_817{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_817{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s6_817{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_817{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts817" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg817Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg817" style="-webkit-user-select: none;"><object width="935" height="1210" data="817/817.svg" type="image/svg+xml" id="pdf817" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_817" class="t s1_817">CPUID—CPU Identification </span>
<span id="t2_817" class="t s2_817">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_817" class="t s1_817">Vol. 2A </span><span id="t4_817" class="t s1_817">3-221 </span>
<span id="t5_817" class="t s3_817">EDX </span><span id="t6_817" class="t s3_817">Bits 07-00: Bitmap of supported hardware feedback interface capabilities. </span>
<span id="t7_817" class="t s3_817">0 = When set to 1, indicates support for performance capability reporting. </span>
<span id="t8_817" class="t s3_817">1 = When set to 1, indicates support for energy efficiency capability reporting. </span>
<span id="t9_817" class="t s3_817">2-7 = Reserved </span>
<span id="ta_817" class="t s3_817">Bits 11-08: Enumerates the size of the hardware feedback interface structure in number of 4 KB pages; </span>
<span id="tb_817" class="t s3_817">add one to the return value to get the result. </span>
<span id="tc_817" class="t s3_817">Bits 31-16: Index (starting at 0) of this logical processor's row in the hardware feedback interface struc- </span>
<span id="td_817" class="t s3_817">ture. Note that on some parts the index may be same for multiple logical processors. On some parts the </span>
<span id="te_817" class="t s3_817">indices may not be contiguous, i.e., there may be unused rows in the hardware feedback interface struc- </span>
<span id="tf_817" class="t s3_817">ture. </span>
<span id="tg_817" class="t s4_817">NOTE: </span>
<span id="th_817" class="t s3_817">Bits 0 and 1 will always be set together. </span>
<span id="ti_817" class="t s5_817">Structured Extended Feature Flags Enumeration Leaf (Initial EAX Value = 07H, ECX = 0) </span>
<span id="tj_817" class="t s3_817">07H </span><span id="tk_817" class="t s3_817">EAX </span><span id="tl_817" class="t s3_817">Bits 31-00: Reports the maximum input value for supported leaf 7 sub-leaves. </span>
<span id="tm_817" class="t s3_817">EBX </span><span id="tn_817" class="t s3_817">Bit 00: FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1. </span>
<span id="to_817" class="t s3_817">Bit 01: IA32_TSC_ADJUST MSR is supported if 1. </span>
<span id="tp_817" class="t s3_817">Bit 02: SGX. Supports Intel® Software Guard Extensions (Intel® SGX Extensions) if 1. </span>
<span id="tq_817" class="t s3_817">Bit 03: BMI1. </span>
<span id="tr_817" class="t s3_817">Bit 04: HLE. </span>
<span id="ts_817" class="t s3_817">Bit 05: AVX2. Supports Intel® Advanced Vector Extensions 2 (Intel® AVX2) if 1. </span>
<span id="tt_817" class="t s3_817">Bit 06: FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on x87 exceptions if 1. </span>
<span id="tu_817" class="t s3_817">Bit 07: SMEP. Supports Supervisor-Mode Execution Prevention if 1. </span>
<span id="tv_817" class="t s3_817">Bit 08: BMI2. </span>
<span id="tw_817" class="t s3_817">Bit 09: Supports Enhanced REP MOVSB/STOSB if 1. </span>
<span id="tx_817" class="t s3_817">Bit 10: INVPCID. If 1, supports INVPCID instruction for system software that manages process-context </span>
<span id="ty_817" class="t s3_817">identifiers. </span>
<span id="tz_817" class="t s3_817">Bit 11: RTM. </span>
<span id="t10_817" class="t s3_817">Bit 12: RDT-M. Supports Intel® Resource Director Technology (Intel® RDT) Monitoring capability if 1. </span>
<span id="t11_817" class="t s3_817">Bit 13: Deprecates FPU CS and FPU DS values if 1. </span>
<span id="t12_817" class="t s3_817">Bit 14: MPX. Supports Intel® Memory Protection Extensions if 1. </span>
<span id="t13_817" class="t s3_817">Bit 15: RDT-A. Supports Intel® Resource Director Technology (Intel® RDT) Allocation capability if 1. </span>
<span id="t14_817" class="t s3_817">Bit 16: AVX512F. </span>
<span id="t15_817" class="t s3_817">Bit 17: AVX512DQ. </span>
<span id="t16_817" class="t s3_817">Bit 18: RDSEED. </span>
<span id="t17_817" class="t s3_817">Bit 19: ADX. </span>
<span id="t18_817" class="t s3_817">Bit 20: SMAP. Supports Supervisor-Mode Access Prevention (and the CLAC/STAC instructions) if 1. </span>
<span id="t19_817" class="t s3_817">Bit 21: AVX512_IFMA. </span>
<span id="t1a_817" class="t s3_817">Bit 22: Reserved. </span>
<span id="t1b_817" class="t s3_817">Bit 23: CLFLUSHOPT. </span>
<span id="t1c_817" class="t s3_817">Bit 24: CLWB. </span>
<span id="t1d_817" class="t s3_817">Bit 25: Intel Processor Trace. </span>
<span id="t1e_817" class="t s3_817">Bit 26: AVX512PF. (Intel® Xeon Phi™ only.) </span>
<span id="t1f_817" class="t s3_817">Bit 27: AVX512ER. (Intel® Xeon Phi™ only.) </span>
<span id="t1g_817" class="t s3_817">Bit 28: AVX512CD. </span>
<span id="t1h_817" class="t s3_817">Bit 29: SHA. supports Intel® Secure Hash Algorithm Extensions (Intel® SHA Extensions) if 1. </span>
<span id="t1i_817" class="t s3_817">Bit 30: AVX512BW. </span>
<span id="t1j_817" class="t s3_817">Bit 31: AVX512VL. </span>
<span id="t1k_817" class="t s6_817">Table 3-8. </span><span id="t1l_817" class="t s6_817">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1m_817" class="t s7_817">Initial EAX </span>
<span id="t1n_817" class="t s7_817">Value </span><span id="t1o_817" class="t s7_817">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
