vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/pkg/risc_v2_pkg.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/verif/top/risc_v2_sb.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/pkg/risc_v2_isa_pkg.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/writeback/risc_v2_wb.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/memory/risc_v2_memory.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/fetch/risc_v2_pc.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/fetch/risc_v2_if.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/fetch/risc_v2_fetch.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/execute/risc_v2_div.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/execute/risc_v2_div_cfg.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/execute/risc_v2_alu.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/execute/risc_v2_excute.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/decode/risc_v2_reg_file.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/decode/risc_v2_decoder.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/decode/risc_v2_decode.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/risc_v2_core.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/rtl/risc_v2_top.vhd
vhdl2019 work /home/cafecafe/Documents/git/risc_v2/src/verif/top/tb_risc_v2_top.vhd
