Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sat Nov 16 14:11:20 2024
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: write_count_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_count_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  write_count_reg[12]/CK (DFF_X1)        0.0000     0.0000 r
  write_count_reg[12]/Q (DFF_X1)         0.0631     0.0631 r
  U4921/ZN (OAI21_X1)                    0.0201     0.0832 f
  write_count_reg[12]/D (DFF_X1)         0.0000     0.0832 f
  data arrival time                                 0.0832

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  write_count_reg[12]/CK (DFF_X1)        0.0000     0.0500 r
  library hold time                      0.0006     0.0506
  data required time                                0.0506
  -----------------------------------------------------------
  data required time                                0.0506
  data arrival time                                -0.0832
  -----------------------------------------------------------
  slack (MET)                                       0.0326


1
