# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/arm/tegra/nvidia,tegra30-mc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra30 MC(Memory Controller)

maintainers:
  - Hiroshi DOYU <hdoyu@nvidia.com>
description: test

properties:
  compatible:
    items:
      - const: nvidia,tegra30-mc
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  clocks: {}
  clock-names:
    items:
      - const: mc
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  '#iommu-cells':
    const: 0x1
examples:
  - |
    memory-controller {
      compatible = "nvidia,tegra30-mc";
      reg = <0x7000f000 0x010
             0x7000f03c 0x1b4
             0x7000f200 0x028
             0x7000f284 0x17c>;
      interrupts = <0 77 0x04>;
    };
historical: |+
  NVIDIA Tegra30 MC(Memory Controller)

  Required properties:
  - compatible : "nvidia,tegra30-mc"
  - reg : Should contain 4 register ranges(address and length); see the
    example below. Note that the MC registers are interleaved with the
    SMMU registers, and hence must be represented as multiple ranges.
  - interrupts : Should contain MC General interrupt.

...
