// Seed: 2899250253
`celldefine
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3
);
  logic id_4;
endmodule
`timescale 1ps / 1ps
`define pp_4 0
