// Seed: 753860106
module module_0;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  assign module_2.type_0 = 0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg id_3;
  xor primCall (id_2, id_3, id_4);
  id_4 :
  assert property (@(posedge id_1) 1)
  else begin : LABEL_0
    if (id_1) begin : LABEL_0
      id_4 <= id_1;
    end
    id_3 <= id_3;
  end
  module_0 modCall_1 ();
  always @(1 or posedge id_1 == id_1) id_4 = id_1;
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    inout supply0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10
);
  wire id_12;
  wire id_13;
  wor  id_14;
  module_0 modCall_1 ();
  assign id_1 = id_5;
  wire id_15;
  always @(id_14) begin : LABEL_0
    assert (1);
  end
  assign id_12 = id_12;
endmodule
