# Reading E:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ControlUnit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:46 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 00:52:46 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:55 on May 30,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase2/ControlUnit_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit_Tb
# -- Compiling architecture Stimulus of ControlUnit_Tb
# -- Loading entity ControlUnit
# End time: 00:52:55 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.controlunit_tb(stimulus)
# vsim work.controlunit_tb(stimulus) 
# Start time: 00:52:58 on May 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controlunit_tb(stimulus)
# Loading work.controlunit(behavioral)
add wave -position end  sim:/controlunit_tb/s_ALUOp
add wave -position end  sim:/controlunit_tb/s_ALUSrc
add wave -position end  sim:/controlunit_tb/s_CLK
add wave -position end  sim:/controlunit_tb/s_EnPC
add wave -position end  sim:/controlunit_tb/s_Func
add wave -position end  sim:/controlunit_tb/s_MemToReg
add wave -position end  sim:/controlunit_tb/s_MemWr
add wave -position end  sim:/controlunit_tb/s_Opcode
add wave -position end  sim:/controlunit_tb/s_RI
add wave -position end  sim:/controlunit_tb/s_RegDst
add wave -position end  sim:/controlunit_tb/s_RegWr
add wave -position end  sim:/controlunit_tb/s_ResetIn
add wave -position end  sim:/controlunit_tb/s_ResetOut
run
# End time: 02:28:24 on May 30,2020, Elapsed time: 1:35:26
# Errors: 0, Warnings: 0
