###############################################################################
#
# IAR ANSI C/C++ Compiler V8.22.1.15669/W32 for ARM       28/Dec/2020  22:13:55
# Copyright 1999-2018 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        F:\nano\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.c
#    Command line =  
#        -f C:\Users\ADMINI~1\AppData\Local\Temp\EWF9FB.tmp
#        (F:\nano\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.c -D
#        USE_HAL_DRIVER -D STM32F103xE -D MKS_ROBIN -D MARLIN -D __arm__ -D
#        USE_MKS_WIFI --preprocess=s F:\nano\EWARM\mksRobinLite\List -lC
#        F:\nano\EWARM\mksRobinLite\List -lA F:\nano\EWARM\mksRobinLite\List
#        --diag_suppress Pa050 -o F:\nano\EWARM\mksRobinLite\Obj --no_unroll
#        --no_inline --no_tbaa --no_scheduling --debug --endian=little
#        --cpu=Cortex-M3 -e --char_is_signed --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0\arm\INC\c\DLib_Config_Full.h" -I F:\nano\EWARM/../Inc\ -I
#        F:\nano\EWARM/../Src\ -I
#        F:\nano\EWARM/../Drivers/STM32F1xx_HAL_Driver/Inc\ -I
#        F:\nano\EWARM/../Drivers/STM32F1xx_HAL_Driver/Inc/Legacy\ -I
#        F:\nano\EWARM/../Drivers/STM32F10x_StdPeriph_Driver/Inc\ -I
#        F:\nano\EWARM/../Drivers/CMSIS/Device/ST/STM32F1xx/Include\ -I
#        F:\nano\EWARM/../Drivers/CMSIS/Include\ -I
#        F:\nano\EWARM/../Drivers/BSP/STM32MKS-3dPrinter\ -I
#        F:\nano\EWARM/../Drivers/BSP/Components/Common\ -I
#        F:\nano\EWARM/../Drivers/BSP/Components/l6474\ -I
#        F:\nano\EWARM/../Drivers/BSP/Components/at24cxx\ -I
#        F:\nano\EWARM/../Drivers/BSP/Components/w25qxx\ -I
#        F:\nano\EWARM/../Drivers/BSP/MotorControl\ -I
#        F:\nano\EWARM/../Middlewares/Third_Party/FatFs/src\ -I
#        F:\nano\EWARM/../Middlewares/Third_Party/FatFs/src/drivers\ -I
#        F:\nano\EWARM/../Middlewares/Third_Party/Marlin\ -I
#        F:\nano\EWARM/../Middlewares/Third_Party/u8glib_arm_v1.17/src\ -I
#        F:\nano\EWARM/../Middlewares/arduino\ -I
#        F:\nano\EWARM/../Middlewares/arduino/avr\ -I
#        F:\nano\EWARM/../Inc/Logo\ -Om --use_c++_inline -I "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench 8.0\arm\CMSIS\Core\Include\" -I
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0\arm\CMSIS\DSP\Include\")
#    Locale       =  C
#    List file    =  F:\nano\EWARM\mksRobinLite\List\stm32f1xx_hal_rcc.lst
#    Object file  =  F:\nano\EWARM\mksRobinLite\Obj\stm32f1xx_hal_rcc.o
#
###############################################################################

F:\nano\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f1xx_hal_rcc.c
      4            * @author  MCD Application Team
      5            * @version V1.0.4
      6            * @date    29-April-2016
      7            * @brief   RCC HAL module driver.
      8            *          This file provides firmware functions to manage the following 
      9            *          functionalities of the Reset and Clock Control (RCC) peripheral:
     10            *           + Initialization and de-initialization functions
     11            *           + Peripheral Control functions
     12            *       
     13            @verbatim                
     14            ==============================================================================
     15                                ##### RCC specific features #####
     16            ==============================================================================
     17              [..]  
     18                After reset the device is running from Internal High Speed oscillator
     19                (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
     20                and all peripherals are off except internal SRAM, Flash and JTAG.
     21                (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
     22                    all peripherals mapped on these buses are running at HSI speed.
     23                (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
     24                (+) All GPIOs are in input floating state, except the JTAG pins which
     25                    are assigned to be used for debug purpose.
     26              [..] Once the device started from reset, the user application has to:
     27                (+) Configure the clock source to be used to drive the System clock
     28                    (if the application needs higher frequency/performance)
     29                (+) Configure the System clock frequency and Flash settings  
     30                (+) Configure the AHB and APB buses prescalers
     31                (+) Enable the clock for the peripheral(s) to be used
     32                (+) Configure the clock source(s) for peripherals whose clocks are not
     33                    derived from the System clock (I2S, RTC, ADC, USB OTG FS) 
     34          
     35                                ##### RCC Limitations #####
     36            ==============================================================================
     37              [..]  
     38                A delay between an RCC peripheral clock enable and the effective peripheral 
     39                enabling should be taken into account in order to manage the peripheral read/write 
     40                from/to registers.
     41                (+) This delay depends on the peripheral mapping.
     42                  (++) AHB & APB peripherals, 1 dummy read is necessary
     43          
     44              [..]  
     45                Workarounds:
     46                (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
     47                    inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
     48          
     49            @endverbatim
     50            ******************************************************************************
     51            * @attention
     52            *
     53            * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
     54            *
     55            * Redistribution and use in source and binary forms, with or without modification,
     56            * are permitted provided that the following conditions are met:
     57            *   1. Redistributions of source code must retain the above copyright notice,
     58            *      this list of conditions and the following disclaimer.
     59            *   2. Redistributions in binary form must reproduce the above copyright notice,
     60            *      this list of conditions and the following disclaimer in the documentation
     61            *      and/or other materials provided with the distribution.
     62            *   3. Neither the name of STMicroelectronics nor the names of its contributors
     63            *      may be used to endorse or promote products derived from this software
     64            *      without specific prior written permission.
     65            *
     66            * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
     67            * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     68            * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     69            * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
     70            * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     71            * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     72            * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
     73            * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     74            * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     75            * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     76            *
     77            ******************************************************************************  
     78          */
     79            
     80          /* Includes ------------------------------------------------------------------*/
     81          #include "stm32f1xx_hal.h"
     82          
     83          /** @addtogroup STM32F1xx_HAL_Driver
     84            * @{
     85            */
     86          
     87          /** @defgroup RCC RCC
     88          * @brief RCC HAL module driver
     89            * @{
     90            */
     91          
     92          #ifdef HAL_RCC_MODULE_ENABLED
     93          
     94          /* Private typedef -----------------------------------------------------------*/
     95          /* Private define ------------------------------------------------------------*/
     96          /** @defgroup RCC_Private_Constants RCC Private Constants
     97           * @{
     98           */
     99          /* Bits position in  in the CFGR register */
    100          #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
    101          #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
    102          #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
    103          /**
    104            * @}
    105            */
    106          /* Private macro -------------------------------------------------------------*/
    107          /** @defgroup RCC_Private_Macros RCC Private Macros
    108            * @{
    109            */
    110          
    111          #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
    112          #define MCO1_GPIO_PORT        GPIOA
    113          #define MCO1_PIN              GPIO_PIN_8
    114          
    115          /**
    116            * @}
    117            */
    118          
    119          /* Private variables ---------------------------------------------------------*/
    120          /** @defgroup RCC_Private_Variables RCC Private Variables
    121            * @{
    122            */
    123          /**
    124            * @}
    125            */
    126          
    127          /* Private function prototypes -----------------------------------------------*/
    128          /* Exported functions ---------------------------------------------------------*/
    129          
    130          /** @defgroup RCC_Exported_Functions RCC Exported Functions
    131            * @{
    132            */
    133          
    134          /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
    135            *  @brief    Initialization and Configuration functions 
    136            *
    137            @verbatim    
    138            ===============================================================================
    139                     ##### Initialization and de-initialization functions #####
    140            ===============================================================================
    141              [..]
    142                This section provides functions allowing to configure the internal/external oscillators
    143                (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
    144                and APB2).
    145          
    146              [..] Internal/external clock and PLL configuration
    147                (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
    148                    the PLL as System clock source.
    149                (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
    150                    clock source.
    151          
    152                (#) HSE (high-speed external), 4 to 24 MHz (STM32F100xx) or 4 to 16 MHz (STM32F101x/STM32F102x/STM32F103x) or 3 to 25 MHz (STM32F105x/STM32F107x)  crystal oscillator used directly or
    153                    through the PLL as System clock source. Can be used also as RTC clock source.
    154          
    155                (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
    156          
    157                (#) PLL (clocked by HSI or HSE), featuring different output clocks:
    158                  (++) The first output is used to generate the high speed system clock (up to 72 MHz for STM32F10xxx or up to 24 MHz for STM32F100xx)
    159                  (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
    160          
    161                (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
    162                    and if a HSE clock failure occurs(HSE used directly or through PLL as System 
    163                    clock source), the System clocks automatically switched to HSI and an interrupt
    164                    is generated if enabled. The interrupt is linked to the Cortex-M3 NMI 
    165                    (Non-Maskable Interrupt) exception vector.   
    166          
    167                (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI,  
    168                    HSE or PLL clock (divided by 2) on PA8 pin + PLL2CLK, PLL3CLK/2, PLL3CLK and XTI for STM32F105x/STM32F107x
    169          
    170              [..] System, AHB and APB buses clocks configuration
    171                (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
    172                    HSE and PLL.
    173                    The AHB clock (HCLK) is derived from System clock through configurable
    174                    prescaler and used to clock the CPU, memory and peripherals mapped
    175                    on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
    176                    from AHB clock through configurable prescalers and used to clock
    177                    the peripherals mapped on these buses. You can use
    178                    "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
    179          
    180                -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
    181                    (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
    182                        divided by 128. 
    183                    (+@) USB OTG FS and RTC: USB OTG FS require a frequency equal to 48 MHz
    184                        to work correctly. This clock is derived of the main PLL through PLL Multiplier.
    185                    (+@) I2S interface on STM32F105x/STM32F107x can be derived from PLL3CLK
    186                    (+@) IWDG clock which is always the LSI clock.
    187          
    188                (#) For STM32F10xxx, the maximum frequency of the SYSCLK and HCLK/PCLK2 is 72 MHz, PCLK1 36 MHz.
    189                    For STM32F100xx, the maximum frequency of the SYSCLK and HCLK/PCLK1/PCLK2 is 24 MHz.  
    190                    Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
    191            @endverbatim
    192            * @{
    193            */
    194            
    195          /*
    196            Additional consideration on the SYSCLK based on Latency settings:
    197                  +-----------------------------------------------+
    198                  | Latency       | SYSCLK clock frequency (MHz)  |
    199                  |---------------|-------------------------------|
    200                  |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
    201                  |---------------|-------------------------------|
    202                  |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
    203                  |---------------|-------------------------------|
    204                  |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
    205                  +-----------------------------------------------+
    206            */
    207          
    208          /**
    209            * @brief  Resets the RCC clock configuration to the default reset state.
    210            * @note   The default reset state of the clock configuration is given below:
    211            *            - HSI ON and used as system clock source
    212            *            - HSE and PLL OFF
    213            *            - AHB, APB1 and APB2 prescaler set to 1.
    214            *            - CSS and MCO1 OFF
    215            *            - All interrupts disabled
    216            * @note   This function does not modify the configuration of the
    217            *            - Peripheral clocks
    218            *            - LSI, LSE and RTC clocks
    219            * @retval None
    220            */

   \                                 In section .text, align 2, keep-with-next
    221          void HAL_RCC_DeInit(void)
    222          {
    223            /* Switch SYSCLK to HSI */
    224            CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
   \                     HAL_RCC_DeInit: (+1)
   \   00000000   0x.... 0x....      LDR.W    R1,??DataTable15  ;; 0x40021000
   \   00000004   0x6848             LDR      R0,[R1, #+4]
   \   00000006   0x0880             LSRS     R0,R0,#+2
   \   00000008   0x0080             LSLS     R0,R0,#+2
   \   0000000A   0x6048             STR      R0,[R1, #+4]
    225          
    226            /* Reset HSEON, CSSON, & PLLON bits */
    227            CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
   \   0000000C   0x680A             LDR      R2,[R1, #+0]
   \   0000000E   0x.... 0x....      LDR.W    R0,??DataTable15_1  ;; 0xfef6ffff
   \   00000012   0x4002             ANDS     R2,R0,R2
   \   00000014   0x600A             STR      R2,[R1, #+0]
    228            
    229            /* Reset HSEBYP bit */
    230            CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
   \   00000016   0x6808             LDR      R0,[R1, #+0]
   \   00000018   0xF420 0x2080      BIC      R0,R0,#0x40000
   \   0000001C   0x6008             STR      R0,[R1, #+0]
    231            
    232            /* Reset CFGR register */
    233            CLEAR_REG(RCC->CFGR);
   \   0000001E   0x2000             MOVS     R0,#+0
   \   00000020   0x6048             STR      R0,[R1, #+4]
    234            
    235            /* Set HSITRIM bits to the reset value */
    236            MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, ((uint32_t)0x10 << POSITION_VAL(RCC_CR_HSITRIM)));
   \   00000022   0x6808             LDR      R0,[R1, #+0]
   \   00000024   0xF020 0x00F8      BIC      R0,R0,#0xF8
   \   00000028   0xF040 0x0080      ORR      R0,R0,#0x80
   \   0000002C   0x6008             STR      R0,[R1, #+0]
    237            
    238          #if (defined(STM32F105xC) || defined(STM32F107xC) || defined (STM32F100xB) || defined (STM32F100xE))
    239            /* Reset CFGR2 register */
    240            CLEAR_REG(RCC->CFGR2);
    241          
    242          #endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
    243            /* Disable all interrupts */
    244            CLEAR_REG(RCC->CIR);
   \   0000002E   0x2000             MOVS     R0,#+0
   \   00000030   0x6088             STR      R0,[R1, #+8]
    245          
    246            /* Update the SystemCoreClock global variable */
    247            SystemCoreClock = HSI_VALUE;
   \   00000032   0x.... 0x....      LDR.W    R0,??DataTable15_2  ;; 0x7a1200
   \   00000036   0x.... 0x....      LDR.W    R1,??DataTable15_3
   \   0000003A   0x6008             STR      R0,[R1, #+0]
    248          }
   \   0000003C   0x4770             BX       LR               ;; return
    249          
    250          /**
    251            * @brief  Initializes the RCC Oscillators according to the specified parameters in the
    252            *         RCC_OscInitTypeDef.
    253            * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
    254            *         contains the configuration information for the RCC Oscillators.
    255            * @note   The PLL is not disabled when used as system clock.
    256            * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB FS)
    257            * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
    258            *         supported by this macro. User should request a transition to LSE Off
    259            *         first and then LSE On or LSE Bypass.
    260            * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
    261            *         supported by this macro. User should request a transition to HSE Off
    262            *         first and then HSE On or HSE Bypass.
    263            * @retval HAL status
    264            */

   \                                 In section .text, align 2, keep-with-next
    265          HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
    266          {
   \                     HAL_RCC_OscConfig: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x4604             MOV      R4,R0
    267             uint32_t tickstart = 0;
    268            
    269            /* Check the parameters */
    270            assert_param(RCC_OscInitStruct != NULL);
    271            assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
    272            
    273            /*------------------------------- HSE Configuration ------------------------*/ 
    274            if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
   \   00000004   0x.... 0x....      LDR.W    R5,??DataTable15  ;; 0x40021000
   \   00000008   0x7820             LDRB     R0,[R4, #+0]
   \   0000000A   0x07C0             LSLS     R0,R0,#+31
   \   0000000C   0xF140 0x8102      BPL.W    ??HAL_RCC_OscConfig_0
    275            {
    276              /* Check the parameters */
    277              assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    278                  
    279              /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    280              if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
    281                 || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
   \   00000010   0x6868             LDR      R0,[R5, #+4]
   \   00000012   0xF000 0x000C      AND      R0,R0,#0xC
   \   00000016   0x2804             CMP      R0,#+4
   \   00000018   0xD007             BEQ.N    ??HAL_RCC_OscConfig_1
   \   0000001A   0x6868             LDR      R0,[R5, #+4]
   \   0000001C   0xF000 0x000C      AND      R0,R0,#0xC
   \   00000020   0x2808             CMP      R0,#+8
   \   00000022   0xD10E             BNE.N    ??HAL_RCC_OscConfig_2
   \   00000024   0x6868             LDR      R0,[R5, #+4]
   \   00000026   0x03C0             LSLS     R0,R0,#+15
   \   00000028   0xD50B             BPL.N    ??HAL_RCC_OscConfig_2
    282              {
    283                if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
   \                     ??HAL_RCC_OscConfig_1: (+1)
   \   0000002A   0x6828             LDR      R0,[R5, #+0]
    284                {
    285                  return HAL_ERROR;
    286                }
    287              }
   \   0000002C   0xF3C0 0x4040      UBFX     R0,R0,#+17,#+1
   \   00000030   0x2800             CMP      R0,#+0
   \   00000032   0xF000 0x80EF      BEQ.W    ??HAL_RCC_OscConfig_0
   \   00000036   0x6860             LDR      R0,[R4, #+4]
   \   00000038   0x2800             CMP      R0,#+0
   \   0000003A   0xF040 0x80EB      BNE.W    ??HAL_RCC_OscConfig_0
    288              else
    289              {
    290                /* Set the new HSE configuration ---------------------------------------*/
    291                __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
    292                
    293          
    294                 /* Check the HSE State */
    295                if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
    296                {
    297                  /* Get Start Tick */
    298                  tickstart = HAL_GetTick();
    299                  
    300                  /* Wait till HSE is ready */
    301                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    302                  {
    303                    if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
    304                    {
    305                      return HAL_TIMEOUT;
    306                    }
    307                  }
    308                }
    309                else
    310                {
    311                  /* Get Start Tick */
    312                  tickstart = HAL_GetTick();
    313                  
    314                  /* Wait till HSE is disabled */
    315                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
    316                  {
    317                     if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
    318                    {
    319                      return HAL_TIMEOUT;
    320                    }
    321                  }
    322                }
    323              }
    324            }
    325            /*----------------------------- HSI Configuration --------------------------*/ 
    326            if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
    327            {
    328              /* Check the parameters */
    329              assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    330              assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    331              
    332              /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    333              if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
    334                 || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    335              {
    336                /* When HSI is used as system clock it will not disabled */
    337                if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
    338                {
    339                  return HAL_ERROR;
    340                }
    341                /* Otherwise, just the calibration is allowed */
    342                else
    343                {
    344                  /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
    345                  __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
    346                }
    347              }
    348              else
    349              {
    350                /* Check the HSI State */
    351                if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
    352                {
    353                 /* Enable the Internal High Speed oscillator (HSI). */
    354                  __HAL_RCC_HSI_ENABLE();
    355                  
    356                  /* Get Start Tick */
    357                  tickstart = HAL_GetTick();
    358                  
    359                  /* Wait till HSI is ready */
    360                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    361                  {
    362                    if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
    363                    {
    364                      return HAL_TIMEOUT;
    365                    }
    366                  }
    367                          
    368                  /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
    369                  __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
    370                }
    371                else
    372                {
    373                  /* Disable the Internal High Speed oscillator (HSI). */
    374                  __HAL_RCC_HSI_DISABLE();
    375                  
    376                  /* Get Start Tick */
    377                  tickstart = HAL_GetTick();
    378                  
    379                  /* Wait till HSI is disabled */
    380                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
    381                  {
    382                    if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
    383                    {
    384                      return HAL_TIMEOUT;
    385                    }
    386                  }
    387                }
    388              }
    389            }
    390            /*------------------------------ LSI Configuration -------------------------*/ 
    391            if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
    392            {
    393              /* Check the parameters */
    394              assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    395              
    396              /* Check the LSI State */
    397              if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
    398              {
    399                /* Enable the Internal Low Speed oscillator (LSI). */
    400                __HAL_RCC_LSI_ENABLE();
    401                
    402                /* Get Start Tick */
    403                tickstart = HAL_GetTick();
    404                
    405                /* Wait till LSI is ready */  
    406                while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
    407                {
    408                  if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
    409                  {
    410                    return HAL_TIMEOUT;
    411                  }
    412                }
    413                /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
    414                    should be added.*/
    415                HAL_Delay(1);
    416              }
    417              else
    418              {
    419                /* Disable the Internal Low Speed oscillator (LSI). */
    420                __HAL_RCC_LSI_DISABLE();
    421                
    422                /* Get Start Tick */
    423                tickstart = HAL_GetTick();
    424                
    425                /* Wait till LSI is disabled */  
    426                while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
    427                {
    428                  if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
    429                  {
    430                    return HAL_TIMEOUT;
    431                  }
    432                }
    433              }
    434            }
    435            /*------------------------------ LSE Configuration -------------------------*/ 
    436            if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
    437            {
    438              /* Check the parameters */
    439              assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    440          
    441              /* Enable Power Clock*/
    442                __HAL_RCC_PWR_CLK_ENABLE();
    443              
    444                /* Enable write access to Backup domain */
    445                SET_BIT(PWR->CR, PWR_CR_DBP);
    446                
    447                /* Wait for Backup domain Write protection disable */
    448                tickstart = HAL_GetTick();
    449          
    450              while((PWR->CR & PWR_CR_DBP) == RESET)
    451                {
    452                  if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
    453                  {
    454                    return HAL_TIMEOUT;
    455                  }
    456                }
    457          
    458              /* Set the new LSE configuration -----------------------------------------*/
    459              __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    460              /* Check the LSE State */
    461              if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    462              {
    463                /* Get Start Tick */
    464                tickstart = HAL_GetTick();
    465                
    466                /* Wait till LSE is ready */  
    467                while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
    468                {
    469                  if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
    470                  {
    471                    return HAL_TIMEOUT;
    472                  }
    473                }
    474              }
    475              else
    476              {
    477                /* Get Start Tick */
    478                tickstart = HAL_GetTick();
    479                
    480                /* Wait till LSE is disabled */  
    481                while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    482                {
    483                  if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
    484                  {
    485                    return HAL_TIMEOUT;
    486                  }
    487                }
    488              }
    489            }
    490          
    491          #if defined(RCC_CR_PLL2ON)
    492            /*-------------------------------- PLL2 Configuration -----------------------*/
    493            /* Check the parameters */
    494            assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
    495            if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
    496            {
    497              /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
    498                clock (i.e. it is used as PLL clock entry that is used as system clock). */
    499              if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
    500                  (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
    501                  ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
    502              {
    503                return HAL_ERROR;
    504              }
    505              else
    506              {
    507                if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
    508                {
    509                  /* Check the parameters */
    510                  assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
    511                  assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));
    512          
    513                  /* Prediv2 can be written only when the PLLI2S is disabled. */
    514                  /* Return an error only if new value is different from the programmed value */
    515                  if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
    516                    (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
    517                  {
    518                    return HAL_ERROR;
    519                  }
    520                  
    521                  /* Disable the main PLL2. */
    522                  __HAL_RCC_PLL2_DISABLE();
    523                  
    524                  /* Get Start Tick */
    525                  tickstart = HAL_GetTick();
    526                  
    527                  /* Wait till PLL2 is disabled */
    528                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
    529                  {
    530                    if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
    531                    {
    532                      return HAL_TIMEOUT;
    533                    }
    534                  }
    535                  
    536                  /* Configure the HSE prediv2 factor --------------------------------*/
    537                  __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
    538          
    539                  /* Configure the main PLL2 multiplication factors. */
    540                  __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
    541                  
    542                  /* Enable the main PLL2. */
    543                  __HAL_RCC_PLL2_ENABLE();
    544                  
    545                  /* Get Start Tick */
    546                  tickstart = HAL_GetTick();
    547                  
    548                  /* Wait till PLL2 is ready */
    549                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
    550                  {
    551                    if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
    552                    {
    553                      return HAL_TIMEOUT;
    554                    }
    555                  }
    556                }
    557                else
    558                {
    559                 /* Set PREDIV1 source to HSE */
    560                  CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
    561          
    562                  /* Disable the main PLL2. */
    563                  __HAL_RCC_PLL2_DISABLE();
    564           
    565                  /* Get Start Tick */
    566                  tickstart = HAL_GetTick();
    567                  
    568                  /* Wait till PLL2 is disabled */  
    569                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
    570                  {
    571                    if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
    572                    {
    573                      return HAL_TIMEOUT;
    574                    }
    575                  }
    576                }
    577              }
    578            }
    579          
    580          #endif /* RCC_CR_PLL2ON */
    581            /*-------------------------------- PLL Configuration -----------------------*/
    582            /* Check the parameters */
    583            assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
    584            if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
    585            {
    586              /* Check if the PLL is used as system clock or not */
    587              if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    588              { 
    589                if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
    590                {
    591                  /* Check the parameters */
    592                  assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
    593                  assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
    594            
    595                  /* Disable the main PLL. */
    596                  __HAL_RCC_PLL_DISABLE();
    597                  
    598                  /* Get Start Tick */
    599                  tickstart = HAL_GetTick();
    600                  
    601                  /* Wait till PLL is disabled */
    602                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
    603                  {
    604                    if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    605                    {
    606                      return HAL_TIMEOUT;
    607                    }
    608                  }
    609          
    610                  /* Configure the HSE prediv factor --------------------------------*/
    611                  /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
    612                  if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
    613                  {
    614                    /* Check the parameter */
    615                    assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
    616          #if defined(RCC_CFGR2_PREDIV1SRC)
    617                    assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
    618                    
    619                    /* Set PREDIV1 source */
    620                    SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
    621          #endif /* RCC_CFGR2_PREDIV1SRC */
    622          
    623                    /* Set PREDIV1 Value */
    624                    __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
    625                  }
    626          
    627                  /* Configure the main PLL clock source and multiplication factors. */
    628                  __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
    629                                       RCC_OscInitStruct->PLL.PLLMUL);
    630                  /* Enable the main PLL. */
    631                  __HAL_RCC_PLL_ENABLE();
    632                  
    633                  /* Get Start Tick */
    634                  tickstart = HAL_GetTick();
    635                  
    636                  /* Wait till PLL is ready */
    637                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
    638                  {
    639                    if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    640                    {
    641                      return HAL_TIMEOUT;
    642                    }
    643                  }
    644                }
    645                else
    646                {
    647                  /* Disable the main PLL. */
    648                  __HAL_RCC_PLL_DISABLE();
    649           
    650                  /* Get Start Tick */
    651                  tickstart = HAL_GetTick();
    652                  
    653                  /* Wait till PLL is disabled */  
    654                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
    655                  {
    656                    if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    657                    {
    658                      return HAL_TIMEOUT;
    659                    }
    660                  }
    661                }
    662              }
    663              else
    664              {
    665                return HAL_ERROR;
   \                     ??HAL_RCC_OscConfig_3: (+1)
   \   0000003E   0x2001             MOVS     R0,#+1
   \   00000040   0xBDF2             POP      {R1,R4-R7,PC}
    666              }
   \                     ??HAL_RCC_OscConfig_2: (+1)
   \   00000042   0x6860             LDR      R0,[R4, #+4]
   \   00000044   0xF5B0 0x3F80      CMP      R0,#+65536
   \   00000048   0xD104             BNE.N    ??HAL_RCC_OscConfig_4
   \   0000004A   0x6828             LDR      R0,[R5, #+0]
   \   0000004C   0xF440 0x3080      ORR      R0,R0,#0x10000
   \   00000050   0x6028             STR      R0,[R5, #+0]
   \   00000052   0xE01D             B.N      ??HAL_RCC_OscConfig_5
   \                     ??HAL_RCC_OscConfig_4: (+1)
   \   00000054   0x2800             CMP      R0,#+0
   \   00000056   0xD108             BNE.N    ??HAL_RCC_OscConfig_6
   \   00000058   0x6828             LDR      R0,[R5, #+0]
   \   0000005A   0xF420 0x3080      BIC      R0,R0,#0x10000
   \   0000005E   0x6028             STR      R0,[R5, #+0]
   \   00000060   0x6828             LDR      R0,[R5, #+0]
   \   00000062   0xF420 0x2080      BIC      R0,R0,#0x40000
   \   00000066   0x6028             STR      R0,[R5, #+0]
   \   00000068   0xE012             B.N      ??HAL_RCC_OscConfig_5
   \                     ??HAL_RCC_OscConfig_6: (+1)
   \   0000006A   0xF5B0 0x2FA0      CMP      R0,#+327680
   \   0000006E   0x6828             LDR      R0,[R5, #+0]
   \   00000070   0xD107             BNE.N    ??HAL_RCC_OscConfig_7
   \   00000072   0xF440 0x2080      ORR      R0,R0,#0x40000
   \   00000076   0x6028             STR      R0,[R5, #+0]
   \   00000078   0x6828             LDR      R0,[R5, #+0]
   \   0000007A   0xF440 0x3080      ORR      R0,R0,#0x10000
   \   0000007E   0x6028             STR      R0,[R5, #+0]
   \   00000080   0xE006             B.N      ??HAL_RCC_OscConfig_5
   \                     ??HAL_RCC_OscConfig_7: (+1)
   \   00000082   0xF420 0x3080      BIC      R0,R0,#0x10000
   \   00000086   0x6028             STR      R0,[R5, #+0]
   \   00000088   0x6828             LDR      R0,[R5, #+0]
   \   0000008A   0xF420 0x2080      BIC      R0,R0,#0x40000
   \   0000008E   0x6028             STR      R0,[R5, #+0]
   \                     ??HAL_RCC_OscConfig_5: (+1)
   \   00000090   0x6860             LDR      R0,[R4, #+4]
   \   00000092   0x2800             CMP      R0,#+0
   \   00000094   0xD00F             BEQ.N    ??HAL_RCC_OscConfig_8
   \   00000096   0x.... 0x....      BL       HAL_GetTick
   \   0000009A   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_9: (+1)
   \   0000009C   0x6828             LDR      R0,[R5, #+0]
   \   0000009E   0xF3C0 0x4040      UBFX     R0,R0,#+17,#+1
   \   000000A2   0x2800             CMP      R0,#+0
   \   000000A4   0xF040 0x80B6      BNE.W    ??HAL_RCC_OscConfig_0
   \   000000A8   0x.... 0x....      BL       HAL_GetTick
   \   000000AC   0x1B80             SUBS     R0,R0,R6
   \   000000AE   0x2865             CMP      R0,#+101
   \   000000B0   0xD3F4             BCC.N    ??HAL_RCC_OscConfig_9
   \                     ??HAL_RCC_OscConfig_10: (+1)
   \   000000B2   0x2003             MOVS     R0,#+3
   \   000000B4   0xBDF2             POP      {R1,R4-R7,PC}
   \                     ??HAL_RCC_OscConfig_8: (+1)
   \   000000B6   0x.... 0x....      BL       HAL_GetTick
   \   000000BA   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_11: (+1)
   \   000000BC   0x6828             LDR      R0,[R5, #+0]
   \   000000BE   0xF3C0 0x4040      UBFX     R0,R0,#+17,#+1
   \   000000C2   0x2800             CMP      R0,#+0
   \   000000C4   0xF000 0x80A6      BEQ.W    ??HAL_RCC_OscConfig_0
   \   000000C8   0x.... 0x....      BL       HAL_GetTick
   \   000000CC   0x1B80             SUBS     R0,R0,R6
   \   000000CE   0x2865             CMP      R0,#+101
   \   000000D0   0xD3F4             BCC.N    ??HAL_RCC_OscConfig_11
   \   000000D2   0xE7EE             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_12: (+1)
   \   000000D4   0x.... 0x....      BL       HAL_GetTick
   \   000000D8   0x1B80             SUBS     R0,R0,R6
   \   000000DA   0x2802             CMP      R0,#+2
   \   000000DC   0xF240 0x80C9      BLS.W    ??HAL_RCC_OscConfig_13
   \   000000E0   0xE7E7             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_14: (+1)
   \   000000E2   0x.... 0x....      LDR.W    R1,??DataTable15_4  ;; 0x42420000
   \   000000E6   0x6920             LDR      R0,[R4, #+16]
   \   000000E8   0x2800             CMP      R0,#+0
   \   000000EA   0xD010             BEQ.N    ??HAL_RCC_OscConfig_15
   \   000000EC   0x2001             MOVS     R0,#+1
   \   000000EE   0x6008             STR      R0,[R1, #+0]
   \   000000F0   0x.... 0x....      BL       HAL_GetTick
   \   000000F4   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_16: (+1)
   \   000000F6   0x6828             LDR      R0,[R5, #+0]
   \   000000F8   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   000000FC   0x2800             CMP      R0,#+0
   \   000000FE   0xF040 0x80DF      BNE.W    ??HAL_RCC_OscConfig_17
   \   00000102   0x.... 0x....      BL       HAL_GetTick
   \   00000106   0x1B80             SUBS     R0,R0,R6
   \   00000108   0x2802             CMP      R0,#+2
   \   0000010A   0xD9F4             BLS.N    ??HAL_RCC_OscConfig_16
   \   0000010C   0xE7D1             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_15: (+1)
   \   0000010E   0x2000             MOVS     R0,#+0
   \   00000110   0x6008             STR      R0,[R1, #+0]
   \   00000112   0x.... 0x....      BL       HAL_GetTick
   \   00000116   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_18: (+1)
   \   00000118   0x6828             LDR      R0,[R5, #+0]
   \   0000011A   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   0000011E   0x2800             CMP      R0,#+0
   \   00000120   0xF000 0x8099      BEQ.W    ??HAL_RCC_OscConfig_19
   \   00000124   0x.... 0x....      BL       HAL_GetTick
   \   00000128   0x1B80             SUBS     R0,R0,R6
   \   0000012A   0x2802             CMP      R0,#+2
   \   0000012C   0xD9F4             BLS.N    ??HAL_RCC_OscConfig_18
   \   0000012E   0xE7C0             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_20: (+1)
   \   00000130   0x2000             MOVS     R0,#+0
   \   00000132   0x6008             STR      R0,[R1, #+0]
   \   00000134   0x.... 0x....      BL       HAL_GetTick
   \   00000138   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_21: (+1)
   \   0000013A   0x6A68             LDR      R0,[R5, #+36]
   \   0000013C   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   00000140   0x2800             CMP      R0,#+0
   \   00000142   0xF000 0x809F      BEQ.W    ??HAL_RCC_OscConfig_22
   \   00000146   0x.... 0x....      BL       HAL_GetTick
   \   0000014A   0x1B80             SUBS     R0,R0,R6
   \   0000014C   0x2802             CMP      R0,#+2
   \   0000014E   0xD9F4             BLS.N    ??HAL_RCC_OscConfig_21
   \   00000150   0xE7AF             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_23: (+1)
   \   00000152   0x2800             CMP      R0,#+0
   \   00000154   0xD108             BNE.N    ??HAL_RCC_OscConfig_24
   \   00000156   0x6A28             LDR      R0,[R5, #+32]
   \   00000158   0x0840             LSRS     R0,R0,#+1
   \   0000015A   0x0040             LSLS     R0,R0,#+1
   \   0000015C   0x6228             STR      R0,[R5, #+32]
   \   0000015E   0x6A28             LDR      R0,[R5, #+32]
   \   00000160   0xF020 0x0004      BIC      R0,R0,#0x4
   \   00000164   0x6228             STR      R0,[R5, #+32]
   \   00000166   0xE011             B.N      ??HAL_RCC_OscConfig_25
   \                     ??HAL_RCC_OscConfig_24: (+1)
   \   00000168   0x2805             CMP      R0,#+5
   \   0000016A   0x6A28             LDR      R0,[R5, #+32]
   \   0000016C   0xD107             BNE.N    ??HAL_RCC_OscConfig_26
   \   0000016E   0xF040 0x0004      ORR      R0,R0,#0x4
   \   00000172   0x6228             STR      R0,[R5, #+32]
   \   00000174   0x6A28             LDR      R0,[R5, #+32]
   \   00000176   0xF040 0x0001      ORR      R0,R0,#0x1
   \   0000017A   0x6228             STR      R0,[R5, #+32]
   \   0000017C   0xE006             B.N      ??HAL_RCC_OscConfig_25
   \                     ??HAL_RCC_OscConfig_26: (+1)
   \   0000017E   0x0840             LSRS     R0,R0,#+1
   \   00000180   0x0040             LSLS     R0,R0,#+1
   \   00000182   0x6228             STR      R0,[R5, #+32]
   \   00000184   0x6A28             LDR      R0,[R5, #+32]
   \   00000186   0xF020 0x0004      BIC      R0,R0,#0x4
   \   0000018A   0x6228             STR      R0,[R5, #+32]
   \                     ??HAL_RCC_OscConfig_25: (+1)
   \   0000018C   0x68E0             LDR      R0,[R4, #+12]
   \   0000018E   0x2800             CMP      R0,#+0
   \   00000190   0xD010             BEQ.N    ??HAL_RCC_OscConfig_27
   \   00000192   0x.... 0x....      BL       HAL_GetTick
   \   00000196   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_28: (+1)
   \   00000198   0x6A28             LDR      R0,[R5, #+32]
   \   0000019A   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   0000019E   0x2800             CMP      R0,#+0
   \   000001A0   0xF040 0x809F      BNE.W    ??HAL_RCC_OscConfig_29
   \   000001A4   0x.... 0x....      BL       HAL_GetTick
   \   000001A8   0x1B80             SUBS     R0,R0,R6
   \   000001AA   0xF241 0x3189      MOVW     R1,#+5001
   \   000001AE   0x4288             CMP      R0,R1
   \   000001B0   0xD3F2             BCC.N    ??HAL_RCC_OscConfig_28
   \   000001B2   0xE77E             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_27: (+1)
   \   000001B4   0x.... 0x....      BL       HAL_GetTick
   \   000001B8   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_30: (+1)
   \   000001BA   0x6A28             LDR      R0,[R5, #+32]
   \   000001BC   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   000001C0   0x2800             CMP      R0,#+0
   \   000001C2   0xF000 0x808E      BEQ.W    ??HAL_RCC_OscConfig_29
   \   000001C6   0x.... 0x....      BL       HAL_GetTick
   \   000001CA   0x1B80             SUBS     R0,R0,R6
   \   000001CC   0xF241 0x3189      MOVW     R1,#+5001
   \   000001D0   0x4288             CMP      R0,R1
   \   000001D2   0xD3F2             BCC.N    ??HAL_RCC_OscConfig_30
   \   000001D4   0xE76D             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_31: (+1)
   \   000001D6   0x.... 0x....      BL       HAL_GetTick
   \   000001DA   0x1BC0             SUBS     R0,R0,R7
   \   000001DC   0x2802             CMP      R0,#+2
   \   000001DE   0xF240 0x8093      BLS.W    ??HAL_RCC_OscConfig_32
   \   000001E2   0xE766             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_33: (+1)
   \   000001E4   0x.... 0x....      BL       HAL_GetTick
   \   000001E8   0x1B00             SUBS     R0,R0,R4
   \   000001EA   0x2802             CMP      R0,#+2
   \   000001EC   0xF240 0x80A9      BLS.W    ??HAL_RCC_OscConfig_34
   \   000001F0   0xE75F             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_35: (+1)
   \   000001F2   0x2000             MOVS     R0,#+0
   \   000001F4   0x6630             STR      R0,[R6, #+96]
   \   000001F6   0x.... 0x....      BL       HAL_GetTick
   \   000001FA   0x4604             MOV      R4,R0
   \                     ??HAL_RCC_OscConfig_36: (+1)
   \   000001FC   0x6828             LDR      R0,[R5, #+0]
   \   000001FE   0xF3C0 0x6040      UBFX     R0,R0,#+25,#+1
   \   00000202   0x2800             CMP      R0,#+0
   \   00000204   0xF000 0x80A3      BEQ.W    ??HAL_RCC_OscConfig_37
   \   00000208   0x.... 0x....      BL       HAL_GetTick
   \   0000020C   0x1B00             SUBS     R0,R0,R4
   \   0000020E   0x2802             CMP      R0,#+2
   \   00000210   0xD9F4             BLS.N    ??HAL_RCC_OscConfig_36
   \   00000212   0xE74E             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_0: (+1)
   \   00000214   0x7820             LDRB     R0,[R4, #+0]
   \   00000216   0x0780             LSLS     R0,R0,#+30
   \   00000218   0xD51D             BPL.N    ??HAL_RCC_OscConfig_19
   \   0000021A   0x6868             LDR      R0,[R5, #+4]
   \   0000021C   0xF010 0x0F0C      TST      R0,#0xC
   \   00000220   0xD009             BEQ.N    ??HAL_RCC_OscConfig_38
   \   00000222   0x6868             LDR      R0,[R5, #+4]
   \   00000224   0xF000 0x000C      AND      R0,R0,#0xC
   \   00000228   0x2808             CMP      R0,#+8
   \   0000022A   0xF47F 0xAF5A      BNE.W    ??HAL_RCC_OscConfig_14
   \   0000022E   0x6868             LDR      R0,[R5, #+4]
   \   00000230   0x03C0             LSLS     R0,R0,#+15
   \   00000232   0xF53F 0xAF56      BMI.W    ??HAL_RCC_OscConfig_14
   \                     ??HAL_RCC_OscConfig_38: (+1)
   \   00000236   0x6828             LDR      R0,[R5, #+0]
   \   00000238   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   0000023C   0x2800             CMP      R0,#+0
   \   0000023E   0xD003             BEQ.N    ??HAL_RCC_OscConfig_39
   \   00000240   0x6920             LDR      R0,[R4, #+16]
   \   00000242   0x2801             CMP      R0,#+1
   \   00000244   0xF47F 0xAEFB      BNE.W    ??HAL_RCC_OscConfig_3
   \                     ??HAL_RCC_OscConfig_39: (+1)
   \   00000248   0x6828             LDR      R0,[R5, #+0]
   \   0000024A   0xF020 0x00F8      BIC      R0,R0,#0xF8
   \   0000024E   0x6961             LDR      R1,[R4, #+20]
   \   00000250   0xEA40 0x00C1      ORR      R0,R0,R1, LSL #+3
   \   00000254   0x6028             STR      R0,[R5, #+0]
   \                     ??HAL_RCC_OscConfig_19: (+1)
   \   00000256   0x7820             LDRB     R0,[R4, #+0]
   \   00000258   0x0700             LSLS     R0,R0,#+28
   \   0000025A   0xD513             BPL.N    ??HAL_RCC_OscConfig_22
   \   0000025C   0x.... 0x....      LDR.W    R1,??DataTable15_5  ;; 0x42420480
   \   00000260   0x69A0             LDR      R0,[R4, #+24]
   \   00000262   0x2800             CMP      R0,#+0
   \   00000264   0xF43F 0xAF64      BEQ.W    ??HAL_RCC_OscConfig_20
   \   00000268   0x2001             MOVS     R0,#+1
   \   0000026A   0x6008             STR      R0,[R1, #+0]
   \   0000026C   0x.... 0x....      BL       HAL_GetTick
   \   00000270   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_13: (+1)
   \   00000272   0x6A68             LDR      R0,[R5, #+36]
   \   00000274   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   00000278   0x2800             CMP      R0,#+0
   \   0000027A   0xF43F 0xAF2B      BEQ.W    ??HAL_RCC_OscConfig_12
   \   0000027E   0x2001             MOVS     R0,#+1
   \   00000280   0x.... 0x....      BL       HAL_Delay
   \                     ??HAL_RCC_OscConfig_22: (+1)
   \   00000284   0x7820             LDRB     R0,[R4, #+0]
   \   00000286   0x0740             LSLS     R0,R0,#+29
   \   00000288   0xD52B             BPL.N    ??HAL_RCC_OscConfig_29
   \   0000028A   0x69E8             LDR      R0,[R5, #+28]
   \   0000028C   0xF040 0x5080      ORR      R0,R0,#0x10000000
   \   00000290   0x61E8             STR      R0,[R5, #+28]
   \   00000292   0x69E8             LDR      R0,[R5, #+28]
   \   00000294   0xF000 0x5080      AND      R0,R0,#0x10000000
   \   00000298   0x9000             STR      R0,[SP, #+0]
   \   0000029A   0x9800             LDR      R0,[SP, #+0]
   \   0000029C   0x.... 0x....      LDR.W    R7,??DataTable15_6  ;; 0x40007000
   \   000002A0   0x6838             LDR      R0,[R7, #+0]
   \   000002A2   0xF440 0x7080      ORR      R0,R0,#0x100
   \   000002A6   0x6038             STR      R0,[R7, #+0]
   \   000002A8   0x.... 0x....      BL       HAL_GetTick
   \   000002AC   0x4606             MOV      R6,R0
   \                     ??HAL_RCC_OscConfig_40: (+1)
   \   000002AE   0x6838             LDR      R0,[R7, #+0]
   \   000002B0   0x05C0             LSLS     R0,R0,#+23
   \   000002B2   0xD40D             BMI.N    ??HAL_RCC_OscConfig_41
   \   000002B4   0x.... 0x....      BL       HAL_GetTick
   \   000002B8   0x1B80             SUBS     R0,R0,R6
   \   000002BA   0x2865             CMP      R0,#+101
   \   000002BC   0xD3F7             BCC.N    ??HAL_RCC_OscConfig_40
   \   000002BE   0xE6F8             B.N      ??HAL_RCC_OscConfig_10
   \                     ??HAL_RCC_OscConfig_17: (+1)
   \   000002C0   0x6828             LDR      R0,[R5, #+0]
   \   000002C2   0xF020 0x00F8      BIC      R0,R0,#0xF8
   \   000002C6   0x6961             LDR      R1,[R4, #+20]
   \   000002C8   0xEA40 0x00C1      ORR      R0,R0,R1, LSL #+3
   \   000002CC   0x6028             STR      R0,[R5, #+0]
   \   000002CE   0xE7C2             B.N      ??HAL_RCC_OscConfig_19
   \                     ??HAL_RCC_OscConfig_41: (+1)
   \   000002D0   0x68E0             LDR      R0,[R4, #+12]
   \   000002D2   0x2801             CMP      R0,#+1
   \   000002D4   0xF47F 0xAF3D      BNE.W    ??HAL_RCC_OscConfig_23
   \   000002D8   0x6A28             LDR      R0,[R5, #+32]
   \   000002DA   0xF040 0x0001      ORR      R0,R0,#0x1
   \   000002DE   0x6228             STR      R0,[R5, #+32]
   \   000002E0   0xE754             B.N      ??HAL_RCC_OscConfig_25
   \                     ??HAL_RCC_OscConfig_29: (+1)
   \   000002E2   0x69E0             LDR      R0,[R4, #+28]
   \   000002E4   0x2800             CMP      R0,#+0
   \   000002E6   0xD032             BEQ.N    ??HAL_RCC_OscConfig_37
   \   000002E8   0x6869             LDR      R1,[R5, #+4]
   \   000002EA   0xF001 0x010C      AND      R1,R1,#0xC
   \   000002EE   0x2908             CMP      R1,#+8
   \   000002F0   0xF43F 0xAEA5      BEQ.W    ??HAL_RCC_OscConfig_3
   \   000002F4   0x.... 0x....      LDR.W    R6,??DataTable15_4  ;; 0x42420000
   \   000002F8   0x2802             CMP      R0,#+2
   \   000002FA   0xF47F 0xAF7A      BNE.W    ??HAL_RCC_OscConfig_35
   \   000002FE   0x2000             MOVS     R0,#+0
   \   00000300   0x6630             STR      R0,[R6, #+96]
   \   00000302   0x.... 0x....      BL       HAL_GetTick
   \   00000306   0x4607             MOV      R7,R0
   \                     ??HAL_RCC_OscConfig_32: (+1)
   \   00000308   0x6828             LDR      R0,[R5, #+0]
   \   0000030A   0xF3C0 0x6040      UBFX     R0,R0,#+25,#+1
   \   0000030E   0x2800             CMP      R0,#+0
   \   00000310   0xF47F 0xAF61      BNE.W    ??HAL_RCC_OscConfig_31
   \   00000314   0x6A20             LDR      R0,[R4, #+32]
   \   00000316   0xF5B0 0x3F80      CMP      R0,#+65536
   \   0000031A   0xD105             BNE.N    ??HAL_RCC_OscConfig_42
   \   0000031C   0x6869             LDR      R1,[R5, #+4]
   \   0000031E   0xF421 0x3100      BIC      R1,R1,#0x20000
   \   00000322   0x68A0             LDR      R0,[R4, #+8]
   \   00000324   0x4301             ORRS     R1,R0,R1
   \   00000326   0x6069             STR      R1,[R5, #+4]
   \                     ??HAL_RCC_OscConfig_42: (+1)
   \   00000328   0x6869             LDR      R1,[R5, #+4]
   \   0000032A   0xF421 0x1174      BIC      R1,R1,#0x3D0000
   \   0000032E   0x6A20             LDR      R0,[R4, #+32]
   \   00000330   0x4301             ORRS     R1,R0,R1
   \   00000332   0x6A60             LDR      R0,[R4, #+36]
   \   00000334   0x4301             ORRS     R1,R0,R1
   \   00000336   0x6069             STR      R1,[R5, #+4]
   \   00000338   0x2001             MOVS     R0,#+1
   \   0000033A   0x6630             STR      R0,[R6, #+96]
   \   0000033C   0x.... 0x....      BL       HAL_GetTick
   \   00000340   0x4604             MOV      R4,R0
   \                     ??HAL_RCC_OscConfig_34: (+1)
   \   00000342   0x6828             LDR      R0,[R5, #+0]
    667            }
   \   00000344   0xF3C0 0x6040      UBFX     R0,R0,#+25,#+1
   \   00000348   0x2800             CMP      R0,#+0
   \   0000034A   0xF43F 0xAF4B      BEQ.W    ??HAL_RCC_OscConfig_33
    668            
    669            return HAL_OK;
   \                     ??HAL_RCC_OscConfig_37: (+1)
   \   0000034E   0x2000             MOVS     R0,#+0
   \   00000350   0xBDF2             POP      {R1,R4-R7,PC}    ;; return
    670          }
    671          
    672          /**
    673            * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
    674            *         parameters in the RCC_ClkInitStruct.
    675            * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
    676            *         contains the configuration information for the RCC peripheral.
    677            * @param  FLatency FLASH Latency                   
    678            *          The value of this parameter depend on device used within the same series
    679            * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
    680            *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
    681            *
    682            * @note   The HSI is used (enabled by hardware) as system clock source after
    683            *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
    684            *         of failure of the HSE used directly or indirectly as system clock
    685            *         (if the Clock Security System CSS is enabled).
    686            *           
    687            * @note   A switch from one clock source to another occurs only if the target
    688            *         clock source is ready (clock stable after start-up delay or PLL locked). 
    689            *         If a clock source which is not yet ready is selected, the switch will
    690            *         occur when the clock source will be ready. 
    691            *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
    692            *         currently used as system clock source.
    693            * @retval HAL status
    694            */

   \                                 In section .text, align 2, keep-with-next
    695          HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
    696          {
   \                     HAL_RCC_ClockConfig: (+1)
   \   00000000   0xE92D 0x41F0      PUSH     {R4-R8,LR}
   \   00000004   0x4605             MOV      R5,R0
   \   00000006   0x460E             MOV      R6,R1
    697            uint32_t tickstart = 0;
    698            
    699            /* Check the parameters */
    700            assert_param(RCC_ClkInitStruct != NULL);
    701            assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
    702            assert_param(IS_FLASH_LATENCY(FLatency));
    703          
    704            /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    705            must be correctly programmed according to the frequency of the CPU clock 
    706              (HCLK) of the device. */
    707          
    708          #if defined(FLASH_ACR_LATENCY)
    709            /* Increasing the number of wait states because of higher CPU frequency */
    710            if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
   \   00000008   0x....             LDR.N    R7,??DataTable15_7  ;; 0x40022000
   \   0000000A   0x6838             LDR      R0,[R7, #+0]
   \   0000000C   0xF000 0x0007      AND      R0,R0,#0x7
   \   00000010   0x42B0             CMP      R0,R6
   \   00000012   0xD209             BCS.N    ??HAL_RCC_ClockConfig_0
    711            {    
    712              /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    713              __HAL_FLASH_SET_LATENCY(FLatency);
   \   00000014   0x6838             LDR      R0,[R7, #+0]
   \   00000016   0x08C0             LSRS     R0,R0,#+3
   \   00000018   0xEA56 0x00C0      ORRS     R0,R6,R0, LSL #+3
   \   0000001C   0x6038             STR      R0,[R7, #+0]
    714              
    715              /* Check that the new number of wait states is taken into account to access the Flash
    716              memory by reading the FLASH_ACR register */
    717              if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
   \   0000001E   0x6838             LDR      R0,[R7, #+0]
   \   00000020   0xF000 0x0007      AND      R0,R0,#0x7
   \   00000024   0x42B0             CMP      R0,R6
   \   00000026   0xD17D             BNE.N    ??HAL_RCC_ClockConfig_1
    718              {
    719                return HAL_ERROR;
    720              }
    721            }
    722          
    723          #endif /* FLASH_ACR_LATENCY */
    724            /*-------------------------- HCLK Configuration --------------------------*/
    725            if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
   \                     ??HAL_RCC_ClockConfig_0: (+1)
   \   00000028   0x....             LDR.N    R4,??DataTable15  ;; 0x40021000
   \   0000002A   0x7828             LDRB     R0,[R5, #+0]
   \   0000002C   0x0780             LSLS     R0,R0,#+30
   \   0000002E   0xD505             BPL.N    ??HAL_RCC_ClockConfig_2
    726            {
    727              assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    728              MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
   \   00000030   0x6861             LDR      R1,[R4, #+4]
   \   00000032   0xF021 0x01F0      BIC      R1,R1,#0xF0
   \   00000036   0x68A8             LDR      R0,[R5, #+8]
   \   00000038   0x4301             ORRS     R1,R0,R1
   \   0000003A   0x6061             STR      R1,[R4, #+4]
    729            }
    730          
    731            /*------------------------- SYSCLK Configuration ---------------------------*/ 
    732            if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
   \                     ??HAL_RCC_ClockConfig_2: (+1)
   \   0000003C   0x7828             LDRB     R0,[R5, #+0]
   \   0000003E   0x07C0             LSLS     R0,R0,#+31
   \   00000040   0xD561             BPL.N    ??HAL_RCC_ClockConfig_3
    733            {    
    734              assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    735              
    736              /* HSE is selected as System Clock Source */
    737              if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
   \   00000042   0x6869             LDR      R1,[R5, #+4]
   \   00000044   0x2901             CMP      R1,#+1
   \   00000046   0xD105             BNE.N    ??HAL_RCC_ClockConfig_4
    738              {
    739                /* Check the HSE ready flag */  
    740                if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
   \   00000048   0x6820             LDR      R0,[R4, #+0]
    741                {
    742                  return HAL_ERROR;
    743                }
    744              }
   \   0000004A   0xF3C0 0x4040      UBFX     R0,R0,#+17,#+1
   \   0000004E   0x2800             CMP      R0,#+0
   \   00000050   0xD10C             BNE.N    ??HAL_RCC_ClockConfig_5
   \   00000052   0xE067             B.N      ??HAL_RCC_ClockConfig_1
    745              /* PLL is selected as System Clock Source */
    746              else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
   \                     ??HAL_RCC_ClockConfig_4: (+1)
   \   00000054   0x2902             CMP      R1,#+2
   \   00000056   0x6820             LDR      R0,[R4, #+0]
   \   00000058   0xD104             BNE.N    ??HAL_RCC_ClockConfig_6
    747              {
    748                /* Check the PLL ready flag */  
    749                if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
   \   0000005A   0xF3C0 0x6040      UBFX     R0,R0,#+25,#+1
   \   0000005E   0x2800             CMP      R0,#+0
   \   00000060   0xD104             BNE.N    ??HAL_RCC_ClockConfig_5
   \   00000062   0xE05F             B.N      ??HAL_RCC_ClockConfig_1
    750                {
    751                  return HAL_ERROR;
    752                }
    753              }
    754              /* HSI is selected as System Clock Source */
    755              else
    756              {
    757                /* Check the HSI ready flag */  
    758                if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
   \                     ??HAL_RCC_ClockConfig_6: (+1)
   \   00000064   0xF3C0 0x0040      UBFX     R0,R0,#+1,#+1
   \   00000068   0x2800             CMP      R0,#+0
   \   0000006A   0xD05B             BEQ.N    ??HAL_RCC_ClockConfig_1
    759                {
    760                  return HAL_ERROR;
    761                }
    762              }
    763              __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
   \                     ??HAL_RCC_ClockConfig_5: (+1)
   \   0000006C   0x6860             LDR      R0,[R4, #+4]
   \   0000006E   0x0880             LSRS     R0,R0,#+2
   \   00000070   0xEA51 0x0180      ORRS     R1,R1,R0, LSL #+2
   \   00000074   0x6061             STR      R1,[R4, #+4]
    764          
    765              /* Get Start Tick */
    766              tickstart = HAL_GetTick();
   \   00000076   0x.... 0x....      BL       HAL_GetTick
   \   0000007A   0x4680             MOV      R8,R0
    767              
    768              if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
   \   0000007C   0x6868             LDR      R0,[R5, #+4]
   \   0000007E   0x2801             CMP      R0,#+1
   \   00000080   0xD10E             BNE.N    ??HAL_RCC_ClockConfig_7
    769              {
    770                while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
   \                     ??HAL_RCC_ClockConfig_8: (+1)
   \   00000082   0x6860             LDR      R0,[R4, #+4]
   \   00000084   0xF000 0x000C      AND      R0,R0,#0xC
   \   00000088   0x2804             CMP      R0,#+4
   \   0000008A   0xD03C             BEQ.N    ??HAL_RCC_ClockConfig_3
    771                {
    772                  if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
   \   0000008C   0x.... 0x....      BL       HAL_GetTick
   \   00000090   0xEBA0 0x0008      SUB      R0,R0,R8
   \   00000094   0xF241 0x3189      MOVW     R1,#+5001
   \   00000098   0x4288             CMP      R0,R1
   \   0000009A   0xD3F2             BCC.N    ??HAL_RCC_ClockConfig_8
    773                  {
    774                    return HAL_TIMEOUT;
    775                  }
    776                }
    777              }
    778              else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    779              {
    780                while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    781                {
    782                  if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
    783                  {
    784                    return HAL_TIMEOUT;
    785                  }
    786                }
    787              }
    788              else
    789              {
    790                while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
    791                {
    792                  if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
    793                  {
    794                    return HAL_TIMEOUT;
   \                     ??HAL_RCC_ClockConfig_9: (+1)
   \   0000009C   0x2003             MOVS     R0,#+3
   \   0000009E   0xE030             B.N      ??HAL_RCC_ClockConfig_10
    795                  }
   \                     ??HAL_RCC_ClockConfig_7: (+1)
   \   000000A0   0x2802             CMP      R0,#+2
   \   000000A2   0xD141             BNE.N    ??HAL_RCC_ClockConfig_11
   \                     ??HAL_RCC_ClockConfig_12: (+1)
   \   000000A4   0x6860             LDR      R0,[R4, #+4]
   \   000000A6   0xF000 0x000C      AND      R0,R0,#0xC
   \   000000AA   0x2808             CMP      R0,#+8
   \   000000AC   0xD02B             BEQ.N    ??HAL_RCC_ClockConfig_3
   \   000000AE   0x.... 0x....      BL       HAL_GetTick
   \   000000B2   0xEBA0 0x0008      SUB      R0,R0,R8
   \   000000B6   0xF241 0x3189      MOVW     R1,#+5001
   \   000000BA   0x4288             CMP      R0,R1
   \   000000BC   0xD3F2             BCC.N    ??HAL_RCC_ClockConfig_12
   \   000000BE   0xE7ED             B.N      ??HAL_RCC_ClockConfig_9
    796                }
    797              }      
    798            }    
    799          #if defined(FLASH_ACR_LATENCY)
    800            /* Decreasing the number of wait states because of lower CPU frequency */
    801            if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
    802            {    
    803              /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    804              __HAL_FLASH_SET_LATENCY(FLatency);
    805              
    806              /* Check that the new number of wait states is taken into account to access the Flash
    807              memory by reading the FLASH_ACR register */
    808              if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
    809              {
    810                return HAL_ERROR;
    811              }
    812            }    
    813          #endif /* FLASH_ACR_LATENCY */
    814          
    815            /*-------------------------- PCLK1 Configuration ---------------------------*/ 
    816            if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
   \                     ??HAL_RCC_ClockConfig_13: (+1)
   \   000000C0   0x7828             LDRB     R0,[R5, #+0]
   \   000000C2   0x0740             LSLS     R0,R0,#+29
   \   000000C4   0xD505             BPL.N    ??HAL_RCC_ClockConfig_14
    817            {
    818              assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    819              MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
   \   000000C6   0x6861             LDR      R1,[R4, #+4]
   \   000000C8   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000000CC   0x68E8             LDR      R0,[R5, #+12]
   \   000000CE   0x4301             ORRS     R1,R0,R1
   \   000000D0   0x6061             STR      R1,[R4, #+4]
    820            }
    821            
    822            /*-------------------------- PCLK2 Configuration ---------------------------*/ 
    823            if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
   \                     ??HAL_RCC_ClockConfig_14: (+1)
   \   000000D2   0x7828             LDRB     R0,[R5, #+0]
   \   000000D4   0x0700             LSLS     R0,R0,#+28
   \   000000D6   0xD506             BPL.N    ??HAL_RCC_ClockConfig_15
    824            {
    825              assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    826              MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
   \   000000D8   0x6860             LDR      R0,[R4, #+4]
   \   000000DA   0xF420 0x5060      BIC      R0,R0,#0x3800
   \   000000DE   0x6929             LDR      R1,[R5, #+16]
   \   000000E0   0xEA40 0x00C1      ORR      R0,R0,R1, LSL #+3
   \   000000E4   0x6060             STR      R0,[R4, #+4]
    827            }
    828           
    829            /* Update the SystemCoreClock global variable */
    830            SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
   \                     ??HAL_RCC_ClockConfig_15: (+1)
   \   000000E6   0x.... 0x....      BL       HAL_RCC_GetSysClockFreq
   \   000000EA   0x6861             LDR      R1,[R4, #+4]
   \   000000EC   0x....             LDR.N    R2,??DataTable15_8
   \   000000EE   0xF3C1 0x1103      UBFX     R1,R1,#+4,#+4
   \   000000F2   0x5C51             LDRB     R1,[R2, R1]
   \   000000F4   0x40C8             LSRS     R0,R0,R1
   \   000000F6   0x....             LDR.N    R1,??DataTable15_3
   \   000000F8   0x6008             STR      R0,[R1, #+0]
    831          
    832            /* Configure the source of time base considering new system clocks settings*/
    833            HAL_InitTick (TICK_INT_PRIORITY);
   \   000000FA   0x2000             MOVS     R0,#+0
   \   000000FC   0x.... 0x....      BL       HAL_InitTick
    834            
    835            return HAL_OK;
   \   00000100   0x2000             MOVS     R0,#+0
   \                     ??HAL_RCC_ClockConfig_10: (+1)
   \   00000102   0xE8BD 0x81F0      POP      {R4-R8,PC}       ;; return
   \                     ??HAL_RCC_ClockConfig_3: (+1)
   \   00000106   0x6838             LDR      R0,[R7, #+0]
   \   00000108   0xF000 0x0007      AND      R0,R0,#0x7
   \   0000010C   0x4286             CMP      R6,R0
   \   0000010E   0xD2D7             BCS.N    ??HAL_RCC_ClockConfig_13
   \   00000110   0x6838             LDR      R0,[R7, #+0]
   \   00000112   0x08C0             LSRS     R0,R0,#+3
   \   00000114   0xEA56 0x00C0      ORRS     R0,R6,R0, LSL #+3
   \   00000118   0x6038             STR      R0,[R7, #+0]
   \   0000011A   0x6838             LDR      R0,[R7, #+0]
   \   0000011C   0xF000 0x0007      AND      R0,R0,#0x7
   \   00000120   0x42B0             CMP      R0,R6
   \   00000122   0xD0CD             BEQ.N    ??HAL_RCC_ClockConfig_13
   \                     ??HAL_RCC_ClockConfig_1: (+1)
   \   00000124   0x2001             MOVS     R0,#+1
   \   00000126   0xE7EC             B.N      ??HAL_RCC_ClockConfig_10
   \                     ??HAL_RCC_ClockConfig_11: (+1)
   \   00000128   0x6860             LDR      R0,[R4, #+4]
   \   0000012A   0xF010 0x0F0C      TST      R0,#0xC
   \   0000012E   0xD0EA             BEQ.N    ??HAL_RCC_ClockConfig_3
   \   00000130   0x.... 0x....      BL       HAL_GetTick
   \   00000134   0xEBA0 0x0008      SUB      R0,R0,R8
   \   00000138   0xF241 0x3189      MOVW     R1,#+5001
   \   0000013C   0x4288             CMP      R0,R1
   \   0000013E   0xD3F3             BCC.N    ??HAL_RCC_ClockConfig_11
   \   00000140   0xE7AC             B.N      ??HAL_RCC_ClockConfig_9
    836          }
    837          
    838          /**
    839            * @}
    840            */
    841          
    842          /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
    843            *  @brief   RCC clocks control functions
    844            *
    845            @verbatim   
    846            ===============================================================================
    847                            ##### Peripheral Control functions #####
    848            ===============================================================================  
    849              [..]
    850              This subsection provides a set of functions allowing to control the RCC Clocks 
    851              frequencies.
    852          
    853            @endverbatim
    854            * @{
    855            */
    856          
    857          /**
    858            * @brief  Selects the clock source to output on MCO pin.
    859            * @note   MCO pin should be configured in alternate function mode.
    860            * @param  RCC_MCOx specifies the output direction for the clock source.
    861            *          This parameter can be one of the following values:
    862            *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
    863            * @param  RCC_MCOSource specifies the clock source to output.
    864            *          This parameter can be one of the following values:
    865            *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
    866            *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
    867            *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
    868            *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
    869            @if STM32F105xC
    870            *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
    871            *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
    872            *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
    873            *            @arg @ref RCC_MCO1SOURCE_EXT_HSE      XT1 external 3-25 MHz oscillator clock selected as MCO source
    874            *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
    875            @endif
    876            @if STM32F107xC
    877            *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
    878            *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
    879            *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
    880            *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected as MCO source
    881            *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
    882            @endif
    883            * @param  RCC_MCODiv specifies the MCO DIV.
    884            *          This parameter can be one of the following values:
    885            *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
    886            * @retval None
    887            */

   \                                 In section .text, align 2, keep-with-next
    888          void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
    889          {
   \                     HAL_RCC_MCOConfig: (+1)
   \   00000000   0xB530             PUSH     {R4,R5,LR}
   \   00000002   0xB085             SUB      SP,SP,#+20
   \   00000004   0x460C             MOV      R4,R1
    890            GPIO_InitTypeDef gpio = {0};
   \   00000006   0xA801             ADD      R0,SP,#+4
   \   00000008   0x2110             MOVS     R1,#+16
   \   0000000A   0x.... 0x....      BL       __aeabi_memclr4
    891          
    892            /* Check the parameters */
    893            assert_param(IS_RCC_MCO(RCC_MCOx));
    894            assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    895            assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    896            
    897            /* Configure the MCO1 pin in alternate function mode */
    898            gpio.Mode      = GPIO_MODE_AF_PP;
   \   0000000E   0x2002             MOVS     R0,#+2
   \   00000010   0x9002             STR      R0,[SP, #+8]
    899            gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
   \   00000012   0x2003             MOVS     R0,#+3
   \   00000014   0x9004             STR      R0,[SP, #+16]
    900            gpio.Pull      = GPIO_NOPULL;
   \   00000016   0x2000             MOVS     R0,#+0
   \   00000018   0x9003             STR      R0,[SP, #+12]
    901            gpio.Pin       = MCO1_PIN;
   \   0000001A   0xF44F 0x7080      MOV      R0,#+256
   \   0000001E   0x9001             STR      R0,[SP, #+4]
    902          
    903            /* MCO1 Clock Enable */
    904            MCO1_CLK_ENABLE();
   \   00000020   0x....             LDR.N    R5,??DataTable15_9  ;; 0x40021004
   \   00000022   0x6968             LDR      R0,[R5, #+20]
   \   00000024   0xF040 0x0004      ORR      R0,R0,#0x4
   \   00000028   0x6168             STR      R0,[R5, #+20]
   \   0000002A   0x6968             LDR      R0,[R5, #+20]
   \   0000002C   0xF000 0x0004      AND      R0,R0,#0x4
   \   00000030   0x9000             STR      R0,[SP, #+0]
   \   00000032   0x9800             LDR      R0,[SP, #+0]
    905            
    906            HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
   \   00000034   0xA901             ADD      R1,SP,#+4
   \   00000036   0x....             LDR.N    R0,??DataTable15_10  ;; 0x40010800
   \   00000038   0x.... 0x....      BL       HAL_GPIO_Init
    907            
    908            /* Configure the MCO clock source */
    909            __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
   \   0000003C   0x6828             LDR      R0,[R5, #+0]
   \   0000003E   0xF020 0x60E0      BIC      R0,R0,#0x7000000
   \   00000042   0x4304             ORRS     R4,R4,R0
   \   00000044   0x602C             STR      R4,[R5, #+0]
    910          }
   \   00000046   0xB005             ADD      SP,SP,#+20
   \   00000048   0xBD30             POP      {R4,R5,PC}       ;; return
    911          
    912          /**
    913            * @brief  Enables the Clock Security System.
    914            * @note   If a failure is detected on the HSE oscillator clock, this oscillator
    915            *         is automatically disabled and an interrupt is generated to inform the
    916            *         software about the failure (Clock Security System Interrupt, CSSI),
    917            *         allowing the MCU to perform rescue operations. The CSSI is linked to 
    918            *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.  
    919            * @retval None
    920            */

   \                                 In section .text, align 2, keep-with-next
    921          void HAL_RCC_EnableCSS(void)
    922          {
    923            *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
   \                     HAL_RCC_EnableCSS: (+1)
   \   00000000   0x2001             MOVS     R0,#+1
   \   00000002   0x....             LDR.N    R1,??DataTable15_11  ;; 0x4242004c
   \   00000004   0x6008             STR      R0,[R1, #+0]
    924          }
   \   00000006   0x4770             BX       LR               ;; return
    925          
    926          /**
    927            * @brief  Disables the Clock Security System.
    928            * @retval None
    929            */

   \                                 In section .text, align 2, keep-with-next
    930          void HAL_RCC_DisableCSS(void)
    931          {
    932            *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
   \                     HAL_RCC_DisableCSS: (+1)
   \   00000000   0x2000             MOVS     R0,#+0
   \   00000002   0x....             LDR.N    R1,??DataTable15_11  ;; 0x4242004c
   \   00000004   0x6008             STR      R0,[R1, #+0]
    933          }
   \   00000006   0x4770             BX       LR               ;; return
    934          
    935          /**
    936            * @brief  Returns the SYSCLK frequency     
    937            * @note   The system frequency computed by this function is not the real 
    938            *         frequency in the chip. It is calculated based on the predefined 
    939            *         constant and the selected clock source:
    940            * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
    941            * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
    942            *           divided by PREDIV factor(**)
    943            * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
    944            *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
    945            * @note     (*) HSI_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
    946            *               8 MHz) but the real value may vary depending on the variations
    947            *               in voltage and temperature.
    948            * @note     (**) HSE_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
    949            *                8 MHz), user has to ensure that HSE_VALUE is same as the real
    950            *                frequency of the crystal used. Otherwise, this function may
    951            *                have wrong result.
    952            *                  
    953            * @note   The result of this function could be not correct when using fractional
    954            *         value for HSE crystal.
    955            *           
    956            * @note   This function can be used by the user application to compute the 
    957            *         baud-rate for the communication peripherals or configure other parameters.
    958            *           
    959            * @note   Each time SYSCLK changes, this function must be called to update the
    960            *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
    961            *         
    962            * @retval SYSCLK frequency
    963            */

   \                                 In section .text, align 4, keep-with-next
    964          uint32_t HAL_RCC_GetSysClockFreq(void)
    965          {
    966          #if   defined(RCC_CFGR2_PREDIV1SRC)
    967            const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
    968            const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
    969          #else
    970            const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
    971          #if defined(RCC_CFGR2_PREDIV1)
    972            const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
    973          #else
    974            const uint8_t aPredivFactorTable[2] = { 1, 2};
    975          #endif /*RCC_CFGR2_PREDIV1*/
    976          
    977          #endif
    978            uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
    979            uint32_t sysclockfreq = 0;
    980          #if defined(RCC_CFGR2_PREDIV1SRC)
    981            uint32_t prediv2 = 0, pll2mul = 0;
    982          #endif /*RCC_CFGR2_PREDIV1SRC*/
    983            
    984            tmpreg = RCC->CFGR;
   \                     HAL_RCC_GetSysClockFreq: (+1)
   \   00000000   0x....             LDR.N    R1,??DataTable15_9  ;; 0x40021004
   \   00000002   0x680A             LDR      R2,[R1, #+0]
    985            
    986            /* Get SYSCLK source -------------------------------------------------------*/
    987            switch (tmpreg & RCC_CFGR_SWS)
   \   00000004   0xF002 0x000C      AND      R0,R2,#0xC
   \   00000008   0x2808             CMP      R0,#+8
   \   0000000A   0xD113             BNE.N    ??HAL_RCC_GetSysClockFreq_0
    988            {
    989              case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    990              {
    991                sysclockfreq = HSE_VALUE;
    992                break;
    993              }
    994              case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    995              {
    996                pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
   \   0000000C   0x....             ADR.N    R0,`HAL_RCC_GetSysClockFreq::aPLLMULFactorTable`
   \   0000000E   0xF3C2 0x4383      UBFX     R3,R2,#+18,#+4
   \   00000012   0x5CC0             LDRB     R0,[R0, R3]
    997                if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
   \   00000014   0x03D2             LSLS     R2,R2,#+15
   \   00000016   0xD50A             BPL.N    ??HAL_RCC_GetSysClockFreq_1
    998                {
    999          #if defined(RCC_CFGR2_PREDIV1)
   1000                  prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
   1001          #else
   1002                  prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
   \   00000018   0x6809             LDR      R1,[R1, #+0]
   \   0000001A   0xBF00             Nop      
   \   0000001C   0x....             ADR.N    R2,`HAL_RCC_GetSysClockFreq::aPredivFactorTable`
   \   0000001E   0xF3C1 0x4140      UBFX     R1,R1,#+17,#+1
   \   00000022   0x5C51             LDRB     R1,[R2, R1]
   1003          #endif /*RCC_CFGR2_PREDIV1*/
   1004          #if defined(RCC_CFGR2_PREDIV1SRC)
   1005          
   1006                  if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
   1007                  {
   1008                    /* PLL2 selected as Prediv1 source */
   1009                    /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
   1010                    prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> POSITION_VAL(RCC_CFGR2_PREDIV2)) + 1;
   1011                    pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> POSITION_VAL(RCC_CFGR2_PLL2MUL)) + 2;
   1012                    pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
   1013                  }
   1014                  else
   1015                  {
   1016                    /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
   1017                    pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
   1018                  }
   1019                  
   1020                  /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
   1021                  /* In this case need to divide pllclk by 2 */
   1022                  if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> POSITION_VAL(RCC_CFGR_PLLMULL)])
   1023                  {
   1024                      pllclk = pllclk / 2;
   1025                  }
   1026          #else
   1027                  /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
   1028                  pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
   \   00000024   0x....             LDR.N    R2,??DataTable15_2  ;; 0x7a1200
   \   00000026   0xFBB2 0xF1F1      UDIV     R1,R2,R1
   \   0000002A   0x4348             MULS     R0,R0,R1
   \   0000002C   0x4770             BX       LR
   1029          #endif /*RCC_CFGR2_PREDIV1SRC*/
   1030                }
   1031                else
   1032                {
   1033                  /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
   1034                  pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
   \                     ??HAL_RCC_GetSysClockFreq_1: (+1)
   \   0000002E   0x....             LDR.N    R1,??DataTable15_12  ;; 0x3d0900
   \   00000030   0x4348             MULS     R0,R1,R0
   1035                }
   1036                sysclockfreq = pllclk;
   1037                break;
   \   00000032   0x4770             BX       LR
   1038              }
   1039              case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
   1040              default: /* HSI used as system clock */
   1041              {
   1042                sysclockfreq = HSI_VALUE;
   \                     ??HAL_RCC_GetSysClockFreq_0: (+1)
   \   00000034   0x....             LDR.N    R0,??DataTable15_2  ;; 0x7a1200
   1043                break;
   1044              }
   1045            }
   1046            return sysclockfreq;
   \   00000036   0x4770             BX       LR               ;; return
   1047          }

   \                                 In section .text, align 4, keep-with-next
   \                     `HAL_RCC_GetSysClockFreq::aPLLMULFactorTable`:
   \   00000000   0x02 0x03          DC8 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16
   \              0x04 0x05    
   \              0x06 0x07    
   \              0x08 0x09    
   \              0x0A 0x0B    
   \              0x0C 0x0D    
   \              0x0E 0x0F    
   \              0x10 0x10    

   \                                 In section .text, align 4, keep-with-next
   \                     `HAL_RCC_GetSysClockFreq::aPredivFactorTable`:
   \   00000000   0x01 0x02          DC8 1, 2
   1048          
   1049          /**
   1050            * @brief  Returns the HCLK frequency     
   1051            * @note   Each time HCLK changes, this function must be called to update the
   1052            *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
   1053            * 
   1054            * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
   1055            *         and updated within this function
   1056            * @retval HCLK frequency
   1057            */

   \                                 In section .text, align 2, keep-with-next
   1058          uint32_t HAL_RCC_GetHCLKFreq(void)
   1059          {
   1060            return SystemCoreClock;
   \                     HAL_RCC_GetHCLKFreq: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable15_3
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0x4770             BX       LR               ;; return
   1061          }
   1062          
   1063          /**
   1064            * @brief  Returns the PCLK1 frequency     
   1065            * @note   Each time PCLK1 changes, this function must be called to update the
   1066            *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
   1067            * @retval PCLK1 frequency
   1068            */

   \                                 In section .text, align 2, keep-with-next
   1069          uint32_t HAL_RCC_GetPCLK1Freq(void)
   1070          {
   \                     HAL_RCC_GetPCLK1Freq: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
   1071            /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
   1072            return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
   \   00000002   0x.... 0x....      BL       HAL_RCC_GetHCLKFreq
   \   00000006   0x....             LDR.N    R1,??DataTable15_9  ;; 0x40021004
   \   00000008   0x6809             LDR      R1,[R1, #+0]
   \   0000000A   0x....             LDR.N    R2,??DataTable15_13
   \   0000000C   0xF3C1 0x2102      UBFX     R1,R1,#+8,#+3
   \   00000010   0x5C51             LDRB     R1,[R2, R1]
   \   00000012   0x40C8             LSRS     R0,R0,R1
   \   00000014   0xBD02             POP      {R1,PC}          ;; return
   1073          }    
   1074          
   1075          /**
   1076            * @brief  Returns the PCLK2 frequency     
   1077            * @note   Each time PCLK2 changes, this function must be called to update the
   1078            *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
   1079            * @retval PCLK2 frequency
   1080            */

   \                                 In section .text, align 2, keep-with-next
   1081          uint32_t HAL_RCC_GetPCLK2Freq(void)
   1082          {
   \                     HAL_RCC_GetPCLK2Freq: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
   1083            /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
   1084            return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
   \   00000002   0x.... 0x....      BL       HAL_RCC_GetHCLKFreq
   \   00000006   0x....             LDR.N    R1,??DataTable15_9  ;; 0x40021004
   \   00000008   0x6809             LDR      R1,[R1, #+0]
   \   0000000A   0x....             LDR.N    R2,??DataTable15_13
   \   0000000C   0xF3C1 0x21C2      UBFX     R1,R1,#+11,#+3
   \   00000010   0x5C51             LDRB     R1,[R2, R1]
   \   00000012   0x40C8             LSRS     R0,R0,R1
   \   00000014   0xBD02             POP      {R1,PC}          ;; return
   1085          } 
   1086          
   1087          /**
   1088            * @brief  Configures the RCC_OscInitStruct according to the internal 
   1089            * RCC configuration registers.
   1090            * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
   1091            * will be configured.
   1092            * @retval None
   1093            */

   \                                 In section .text, align 2, keep-with-next
   1094          void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
   1095          {
   1096            /* Check the parameters */
   1097            assert_param(RCC_OscInitStruct != NULL);
   1098          
   1099            /* Set all possible values for the Oscillator type parameter ---------------*/
   1100            RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
   1101                            | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
   \                     HAL_RCC_GetOscConfig: (+1)
   \   00000000   0x210F             MOVS     R1,#+15
   \   00000002   0x6001             STR      R1,[R0, #+0]
   1102          
   1103          #if defined(RCC_CFGR2_PREDIV1SRC)
   1104            /* Get the Prediv1 source --------------------------------------------------*/
   1105            RCC_OscInitStruct->Prediv1Source = READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC);
   1106          #endif /* RCC_CFGR2_PREDIV1SRC */
   1107          
   1108            /* Get the HSE configuration -----------------------------------------------*/
   1109            if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
   \   00000004   0x....             LDR.N    R1,??DataTable15  ;; 0x40021000
   \   00000006   0x680A             LDR      R2,[R1, #+0]
   \   00000008   0x0352             LSLS     R2,R2,#+13
   \   0000000A   0xD503             BPL.N    ??HAL_RCC_GetOscConfig_0
   1110            {
   1111              RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
   \   0000000C   0xF44F 0x22A0      MOV      R2,#+327680
   \   00000010   0x6042             STR      R2,[R0, #+4]
   \   00000012   0xE008             B.N      ??HAL_RCC_GetOscConfig_1
   1112            }
   1113            else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
   \                     ??HAL_RCC_GetOscConfig_0: (+1)
   \   00000014   0x680A             LDR      R2,[R1, #+0]
   \   00000016   0x03D2             LSLS     R2,R2,#+15
   \   00000018   0xD503             BPL.N    ??HAL_RCC_GetOscConfig_2
   1114            {
   1115              RCC_OscInitStruct->HSEState = RCC_HSE_ON;
   \   0000001A   0xF44F 0x3280      MOV      R2,#+65536
   \   0000001E   0x6042             STR      R2,[R0, #+4]
   \   00000020   0xE001             B.N      ??HAL_RCC_GetOscConfig_1
   1116            }
   1117            else
   1118            {
   1119              RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
   \                     ??HAL_RCC_GetOscConfig_2: (+1)
   \   00000022   0x2200             MOVS     R2,#+0
   \   00000024   0x6042             STR      R2,[R0, #+4]
   1120            }
   1121            RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
   \                     ??HAL_RCC_GetOscConfig_1: (+1)
   \   00000026   0x684A             LDR      R2,[R1, #+4]
   \   00000028   0xF402 0x3200      AND      R2,R2,#0x20000
   \   0000002C   0x6082             STR      R2,[R0, #+8]
   1122          
   1123            /* Get the HSI configuration -----------------------------------------------*/
   1124            if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
   \   0000002E   0x680A             LDR      R2,[R1, #+0]
   \   00000030   0xF002 0x0201      AND      R2,R2,#0x1
   \   00000034   0x1E52             SUBS     R2,R2,#+1
   \   00000036   0x4192             SBCS     R2,R2,R2
   \   00000038   0x43D2             MVNS     R2,R2
   \   0000003A   0x0FD2             LSRS     R2,R2,#+31
   \   0000003C   0x6102             STR      R2,[R0, #+16]
   1125            {
   1126              RCC_OscInitStruct->HSIState = RCC_HSI_ON;
   1127            }
   1128            else
   1129            {
   1130              RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
   1131            }
   1132            
   1133            RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RCC_CR_HSITRIM));
   \   0000003E   0x680A             LDR      R2,[R1, #+0]
   \   00000040   0xF3C2 0x02C4      UBFX     R2,R2,#+3,#+5
   \   00000044   0x6142             STR      R2,[R0, #+20]
   1134            
   1135            /* Get the LSE configuration -----------------------------------------------*/
   1136            if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
   \   00000046   0x6A0A             LDR      R2,[R1, #+32]
   \   00000048   0x0752             LSLS     R2,R2,#+29
   \   0000004A   0xD502             BPL.N    ??HAL_RCC_GetOscConfig_3
   1137            {
   1138              RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
   \   0000004C   0x2205             MOVS     R2,#+5
   \   0000004E   0x60C2             STR      R2,[R0, #+12]
   \   00000050   0xE007             B.N      ??HAL_RCC_GetOscConfig_4
   1139            }
   1140            else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
   \                     ??HAL_RCC_GetOscConfig_3: (+1)
   \   00000052   0x6A0A             LDR      R2,[R1, #+32]
   \   00000054   0xF002 0x0201      AND      R2,R2,#0x1
   \   00000058   0x1E52             SUBS     R2,R2,#+1
   \   0000005A   0x4192             SBCS     R2,R2,R2
   \   0000005C   0x43D2             MVNS     R2,R2
   \   0000005E   0x0FD2             LSRS     R2,R2,#+31
   \   00000060   0x60C2             STR      R2,[R0, #+12]
   1141            {
   1142              RCC_OscInitStruct->LSEState = RCC_LSE_ON;
   1143            }
   1144            else
   1145            {
   1146              RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
   1147            }
   1148            
   1149            /* Get the LSI configuration -----------------------------------------------*/
   1150            if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
   \                     ??HAL_RCC_GetOscConfig_4: (+1)
   \   00000062   0x6A4A             LDR      R2,[R1, #+36]
   \   00000064   0xF002 0x0201      AND      R2,R2,#0x1
   \   00000068   0x1E52             SUBS     R2,R2,#+1
   \   0000006A   0x4192             SBCS     R2,R2,R2
   \   0000006C   0x43D2             MVNS     R2,R2
   \   0000006E   0x0FD2             LSRS     R2,R2,#+31
   \   00000070   0x6182             STR      R2,[R0, #+24]
   1151            {
   1152              RCC_OscInitStruct->LSIState = RCC_LSI_ON;
   1153            }
   1154            else
   1155            {
   1156              RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
   1157            }
   1158            
   1159          
   1160            /* Get the PLL configuration -----------------------------------------------*/
   1161            if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
   \   00000072   0x680A             LDR      R2,[R1, #+0]
   \   00000074   0x01D2             LSLS     R2,R2,#+7
   \   00000076   0xD502             BPL.N    ??HAL_RCC_GetOscConfig_5
   1162            {
   1163              RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
   \   00000078   0x2202             MOVS     R2,#+2
   \   0000007A   0x61C2             STR      R2,[R0, #+28]
   \   0000007C   0xE001             B.N      ??HAL_RCC_GetOscConfig_6
   1164            }
   1165            else
   1166            {
   1167              RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
   \                     ??HAL_RCC_GetOscConfig_5: (+1)
   \   0000007E   0x2201             MOVS     R2,#+1
   \   00000080   0x61C2             STR      R2,[R0, #+28]
   1168            }
   1169            RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
   \                     ??HAL_RCC_GetOscConfig_6: (+1)
   \   00000082   0x684A             LDR      R2,[R1, #+4]
   \   00000084   0xF402 0x3280      AND      R2,R2,#0x10000
   \   00000088   0x6202             STR      R2,[R0, #+32]
   1170            RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
   \   0000008A   0x6849             LDR      R1,[R1, #+4]
   \   0000008C   0xF401 0x1170      AND      R1,R1,#0x3C0000
   \   00000090   0x6241             STR      R1,[R0, #+36]
   1171          #if defined(RCC_CR_PLL2ON)
   1172            /* Get the PLL2 configuration -----------------------------------------------*/
   1173            if((RCC->CR &RCC_CR_PLL2ON) == RCC_CR_PLL2ON)
   1174            {
   1175              RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_ON;
   1176            }
   1177            else
   1178            {
   1179              RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_OFF;
   1180            }
   1181            RCC_OscInitStruct->PLL2.HSEPrediv2Value = __HAL_RCC_HSE_GET_PREDIV2();
   1182            RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
   1183          #endif /* RCC_CR_PLL2ON */
   1184          }
   \   00000092   0x4770             BX       LR               ;; return
   1185          
   1186          /**
   1187            * @brief  Get the RCC_ClkInitStruct according to the internal 
   1188            * RCC configuration registers.
   1189            * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
   1190            * contains the current clock configuration.
   1191            * @param  pFLatency Pointer on the Flash Latency.
   1192            * @retval None
   1193            */

   \                                 In section .text, align 2, keep-with-next
   1194          void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
   1195          {
   1196            /* Check the parameters */
   1197            assert_param(RCC_ClkInitStruct != NULL);
   1198            assert_param(pFLatency != NULL);
   1199          
   1200            /* Set all possible values for the Clock type parameter --------------------*/
   1201            RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
   \                     HAL_RCC_GetClockConfig: (+1)
   \   00000000   0x220F             MOVS     R2,#+15
   \   00000002   0x6002             STR      R2,[R0, #+0]
   1202            
   1203            /* Get the SYSCLK configuration --------------------------------------------*/ 
   1204            RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
   \   00000004   0x....             LDR.N    R2,??DataTable15_9  ;; 0x40021004
   \   00000006   0x6813             LDR      R3,[R2, #+0]
   \   00000008   0xF003 0x0303      AND      R3,R3,#0x3
   \   0000000C   0x6043             STR      R3,[R0, #+4]
   1205            
   1206            /* Get the HCLK configuration ----------------------------------------------*/ 
   1207            RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
   \   0000000E   0x6813             LDR      R3,[R2, #+0]
   \   00000010   0xF003 0x03F0      AND      R3,R3,#0xF0
   \   00000014   0x6083             STR      R3,[R0, #+8]
   1208            
   1209            /* Get the APB1 configuration ----------------------------------------------*/ 
   1210            RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
   \   00000016   0x6813             LDR      R3,[R2, #+0]
   \   00000018   0xF403 0x63E0      AND      R3,R3,#0x700
   \   0000001C   0x60C3             STR      R3,[R0, #+12]
   1211            
   1212            /* Get the APB2 configuration ----------------------------------------------*/ 
   1213            RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
   \   0000001E   0x6812             LDR      R2,[R2, #+0]
   \   00000020   0x08D2             LSRS     R2,R2,#+3
   \   00000022   0xF402 0x62E0      AND      R2,R2,#0x700
   \   00000026   0x6102             STR      R2,[R0, #+16]
   1214            
   1215          #if   defined(FLASH_ACR_LATENCY)
   1216            /* Get the Flash Wait State (Latency) configuration ------------------------*/   
   1217            *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
   \   00000028   0x....             LDR.N    R0,??DataTable15_7  ;; 0x40022000
   \   0000002A   0x6800             LDR      R0,[R0, #+0]
   \   0000002C   0xF000 0x0007      AND      R0,R0,#0x7
   \   00000030   0x6008             STR      R0,[R1, #+0]
   1218          #else
   1219            /* For VALUE lines devices, only LATENCY_0 can be set*/
   1220            *pFLatency = (uint32_t)FLASH_LATENCY_0; 
   1221          #endif
   1222          }
   \   00000032   0x4770             BX       LR               ;; return
   1223          
   1224          /**
   1225            * @brief This function handles the RCC CSS interrupt request.
   1226            * @note This API should be called under the NMI_Handler().
   1227            * @retval None
   1228            */

   \                                 In section .text, align 2, keep-with-next
   1229          void HAL_RCC_NMI_IRQHandler(void)
   1230          {
   \                     HAL_RCC_NMI_IRQHandler: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   1231            /* Check RCC CSSF flag  */
   1232            if(__HAL_RCC_GET_IT(RCC_IT_CSS))
   \   00000002   0x....             LDR.N    R4,??DataTable15_14  ;; 0x40021008
   \   00000004   0x6820             LDR      R0,[R4, #+0]
   \   00000006   0x0600             LSLS     R0,R0,#+24
   \   00000008   0xD503             BPL.N    ??HAL_RCC_NMI_IRQHandler_0
   1233            {
   1234              /* RCC Clock Security System interrupt user callback */
   1235              HAL_RCC_CSSCallback();
   \   0000000A   0x.... 0x....      BL       HAL_RCC_CSSCallback
   1236              
   1237              /* Clear RCC CSS pending bit */
   1238              __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
   \   0000000E   0x2080             MOVS     R0,#+128
   \   00000010   0x70A0             STRB     R0,[R4, #+2]
   1239            }
   1240          }
   \                     ??HAL_RCC_NMI_IRQHandler_0: (+1)
   \   00000012   0xBD10             POP      {R4,PC}          ;; return
   1241          
   1242          /**
   1243            * @brief  RCC Clock Security System interrupt callback
   1244            * @retval none
   1245            */

   \                                 In section .text, align 2
   1246          __weak void HAL_RCC_CSSCallback(void)
   1247          {
   1248            /* NOTE : This function Should not be modified, when the callback is needed,
   1249              the HAL_RCC_CSSCallback could be implemented in the user file
   1250              */ 
   1251          }
   \                     HAL_RCC_CSSCallback: (+1)
   \   00000000   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15:
   \   00000000   0x40021000         DC32     0x40021000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_1:
   \   00000000   0xFEF6FFFF         DC32     0xfef6ffff

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_2:
   \   00000000   0x007A1200         DC32     0x7a1200

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_3:
   \   00000000   0x........         DC32     SystemCoreClock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_4:
   \   00000000   0x42420000         DC32     0x42420000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_5:
   \   00000000   0x42420480         DC32     0x42420480

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_6:
   \   00000000   0x40007000         DC32     0x40007000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_7:
   \   00000000   0x40022000         DC32     0x40022000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_8:
   \   00000000   0x........         DC32     AHBPrescTable

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_9:
   \   00000000   0x40021004         DC32     0x40021004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_10:
   \   00000000   0x40010800         DC32     0x40010800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_11:
   \   00000000   0x4242004C         DC32     0x4242004c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_12:
   \   00000000   0x003D0900         DC32     0x3d0900

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_13:
   \   00000000   0x........         DC32     APBPrescTable

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_14:
   \   00000000   0x40021008         DC32     0x40021008

   \                                 In section .rodata, align 4, keep-with-next
   \                     ?_0:
   \   00000000   0x00000000         DC32 0, 0, 0, 0
   \              0x00000000   
   \              0x00000000   
   \              0x00000000   
   1252          
   1253          /**
   1254            * @}
   1255            */
   1256          
   1257          /**
   1258            * @}
   1259            */
   1260          
   1261          #endif /* HAL_RCC_MODULE_ENABLED */
   1262          /**
   1263            * @}
   1264            */
   1265          
   1266          /**
   1267            * @}
   1268            */
   1269          
   1270          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   HAL_RCC_CSSCallback
      24   HAL_RCC_ClockConfig
        24   -> HAL_GetTick
        24   -> HAL_InitTick
        24   -> HAL_RCC_GetSysClockFreq
       0   HAL_RCC_DeInit
       0   HAL_RCC_DisableCSS
       0   HAL_RCC_EnableCSS
       0   HAL_RCC_GetClockConfig
       0   HAL_RCC_GetHCLKFreq
       0   HAL_RCC_GetOscConfig
       8   HAL_RCC_GetPCLK1Freq
         8   -> HAL_RCC_GetHCLKFreq
       8   HAL_RCC_GetPCLK2Freq
         8   -> HAL_RCC_GetHCLKFreq
       0   HAL_RCC_GetSysClockFreq
      32   HAL_RCC_MCOConfig
        32   -> HAL_GPIO_Init
        32   -> __aeabi_memclr4
       8   HAL_RCC_NMI_IRQHandler
         8   -> HAL_RCC_CSSCallback
      24   HAL_RCC_OscConfig
        24   -> HAL_Delay
        24   -> HAL_GetTick


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable15
       4  ??DataTable15_1
       4  ??DataTable15_10
       4  ??DataTable15_11
       4  ??DataTable15_12
       4  ??DataTable15_13
       4  ??DataTable15_14
       4  ??DataTable15_2
       4  ??DataTable15_3
       4  ??DataTable15_4
       4  ??DataTable15_5
       4  ??DataTable15_6
       4  ??DataTable15_7
       4  ??DataTable15_8
       4  ??DataTable15_9
      16  ?_0
       2  HAL_RCC_CSSCallback
     322  HAL_RCC_ClockConfig
      62  HAL_RCC_DeInit
       8  HAL_RCC_DisableCSS
       8  HAL_RCC_EnableCSS
      52  HAL_RCC_GetClockConfig
       6  HAL_RCC_GetHCLKFreq
     148  HAL_RCC_GetOscConfig
      22  HAL_RCC_GetPCLK1Freq
      22  HAL_RCC_GetPCLK2Freq
      56  HAL_RCC_GetSysClockFreq
      74  HAL_RCC_MCOConfig
      20  HAL_RCC_NMI_IRQHandler
     850  HAL_RCC_OscConfig
      16  aPLLMULFactorTable
       2  aPredivFactorTable

 
    16 bytes in section .rodata
 1 730 bytes in section .text
 
 1 728 bytes of CODE  memory (+ 2 bytes shared)
    16 bytes of CONST memory

Errors: none
Warnings: none
