<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C35 (0x020B40DD)" sof_file="SG_PnR_proj.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <multi attribute="column width" size="23" value="34,34,930,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <single attribute="active instance" value="0"/>
    <multi attribute="frame size" size="2" value="1680,988"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2013/04/02 18:48:50  #0">
      <clock name="clk_133_c" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="2048" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_0" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_1" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_10" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_11" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_12" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_13" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_14" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_15" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_2" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_3" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_4" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_5" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_6" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_7" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_8" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_9" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r_i" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_0" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_1" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_10" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_11" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_12" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_13" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_14" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_15" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_2" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_3" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_4" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_5" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_6" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_7" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_8" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_9" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r_i" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_0" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_1" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_10" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_11" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_12" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_13" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_14" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_15" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_2" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_3" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_4" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_5" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_6" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_7" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_8" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_9" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9" tap_mode="classic" type="register"/>
          <wire name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r_i" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[15..0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_15"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_14"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_13"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_12"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_11"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_10"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_9"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_8"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_7"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_6"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_5"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_4"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_3"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_2"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_1"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_0"/>
          </bus>
          <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r"/>
          <bus is_signal_inverted="no" link="all" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[11..0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0"/>
          </bus>
          <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r_i"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[15..0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_15"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_14"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_13"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_12"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_11"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_10"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_9"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_8"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_7"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_6"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_5"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_4"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_3"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_2"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_1"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r_0"/>
          </bus>
          <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r"/>
          <bus is_signal_inverted="no" link="all" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[11..0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_11"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_10"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_9"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_8"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_7"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_6"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_5"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_4"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_3"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_2"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_1"/>
            <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r_0"/>
          </bus>
          <net is_signal_inverted="no" name="mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r_i"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/04/02 18:48:50  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
