% CAP 1
@article{DefinizioneComputer,
	title =  {Definizione di 'Computer'},
	author = {Oxford University}
}

% CAP 2
@online{RISC-V_History,
url = {https://riscv.org/about/history/}
}

@online{CompilerHistory,
url = {https://readitaliano.com/wiki/it/History_of_compiler_construction}
}

@online{CrossCompiler,
url = {https://readitaliano.com/wiki/it/Cross_compilation}
}

@online{Dibattito_ARM_RISCV,
url = {https://www.e4company.com/2021/09/il-dibattito-si-fa-sempre-piu-acceso-arm-o-risc-v-arm-e-risc-v-arm-e-risc-v-sono-concorrenti-o-sinergici/}
}

@online{BoardRISCV_a,
url = {https://www.sifive.com/boards/hifive-unmatched}
}

%cap Compilatori
@article{GCCvsCLANG,
title = {GCC vs. Clang/LLVM: An In-Depth Comparison of C/C++ Compilers},
url={https://alibabatech.medium.com/gcc-vs-clang-llvm-an-in-depth-comparison-of-c-c-compilers-899ede2be378}
}
@article{RISCvsARM,
title = {RISC-V Compiler Performance},
url = {https://www.embecosm.com/2016/05/26/risc-v-compiler-performance-part-1-code-size-comparisons}
}

@online{LLVM,
url = {https://github.com/ucb-bar/esp-llvm}
}

@online{communityRISC-V_LLVM,
url = {https://github.com/sifive/riscv-llvm}
}
@online{communityRISC-V_GCC,
url = {https://github.com/riscv-collab/riscv-gcc}
}

% CAP ISA
% questo cambia in article
@online{RISCV_ISA-DOC,
	url ={https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf}
	}

@book{SPEC_ISA_RISCV,
title = {riscv-spec-v2.2}
}

% Progetti
@online{PrimoLaptopRISCV,
url = {https://systemscue.it/roma-laptop-processore-risc-v/38269/}
}
@online{ClusterArmBased,
url = {https://www.hpcwire.com/off-the-wire/cineca-e4-announce-the-successful-conclusion-of-phase-i-evaluation-of-arm-clusters/}
}
@online{SmartphoneRISC-V,
url = {https://www.ilsoftware.it/articoli.asp?tag=Primo-smartphone-RISC-V-nel-2023-cresce-l-alternativa-ad-ARM_23866}
}

@online{ProjectUEMoonRISC-V,
url = {https://cordis.europa.eu/article/id/428544-space-applications/it}
}