
TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003394  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  08003558  08003558  00004558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037cc  080037cc  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080037cc  080037cc  000047cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037d4  080037d4  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037d4  080037d4  000047d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080037d8  080037d8  000047d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080037dc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000010  080037ec  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  080037ec  000050d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000afed  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c33  00000000  00000000  0001002d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  00011c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073a  00000000  00000000  000125c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020b2a  00000000  00000000  00012cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c88d  00000000  00000000  00033824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6b9f  00000000  00000000  000400b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106c50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025d8  00000000  00000000  00106c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0010926c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003540 	.word	0x08003540

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08003540 	.word	0x08003540

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <ILI9341_Draw_Hollow_Circle>:
//#include "spi.h"


/*Draw hollow circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Hollow_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b089      	sub	sp, #36	@ 0x24
 8000534:	af00      	add	r7, sp, #0
 8000536:	4604      	mov	r4, r0
 8000538:	4608      	mov	r0, r1
 800053a:	4611      	mov	r1, r2
 800053c:	461a      	mov	r2, r3
 800053e:	4623      	mov	r3, r4
 8000540:	80fb      	strh	r3, [r7, #6]
 8000542:	4603      	mov	r3, r0
 8000544:	80bb      	strh	r3, [r7, #4]
 8000546:	460b      	mov	r3, r1
 8000548:	807b      	strh	r3, [r7, #2]
 800054a:	4613      	mov	r3, r2
 800054c:	803b      	strh	r3, [r7, #0]
	int x = Radius-1;
 800054e:	887b      	ldrh	r3, [r7, #2]
 8000550:	3b01      	subs	r3, #1
 8000552:	61fb      	str	r3, [r7, #28]
    int y = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	61bb      	str	r3, [r7, #24]
    int dx = 1;
 8000558:	2301      	movs	r3, #1
 800055a:	617b      	str	r3, [r7, #20]
    int dy = 1;
 800055c:	2301      	movs	r3, #1
 800055e:	613b      	str	r3, [r7, #16]
    int err = dx - (Radius << 1);
 8000560:	887b      	ldrh	r3, [r7, #2]
 8000562:	005b      	lsls	r3, r3, #1
 8000564:	697a      	ldr	r2, [r7, #20]
 8000566:	1ad3      	subs	r3, r2, r3
 8000568:	60fb      	str	r3, [r7, #12]

    while (x >= y)
 800056a:	e08d      	b.n	8000688 <ILI9341_Draw_Hollow_Circle+0x158>
    {
        ILI9341_Draw_Pixel(X + x, Y + y, Colour);
 800056c:	69fb      	ldr	r3, [r7, #28]
 800056e:	b29a      	uxth	r2, r3
 8000570:	88fb      	ldrh	r3, [r7, #6]
 8000572:	4413      	add	r3, r2
 8000574:	b298      	uxth	r0, r3
 8000576:	69bb      	ldr	r3, [r7, #24]
 8000578:	b29a      	uxth	r2, r3
 800057a:	88bb      	ldrh	r3, [r7, #4]
 800057c:	4413      	add	r3, r2
 800057e:	b29b      	uxth	r3, r3
 8000580:	883a      	ldrh	r2, [r7, #0]
 8000582:	4619      	mov	r1, r3
 8000584:	f000 fd32 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X + y, Y + x, Colour);
 8000588:	69bb      	ldr	r3, [r7, #24]
 800058a:	b29a      	uxth	r2, r3
 800058c:	88fb      	ldrh	r3, [r7, #6]
 800058e:	4413      	add	r3, r2
 8000590:	b298      	uxth	r0, r3
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	b29a      	uxth	r2, r3
 8000596:	88bb      	ldrh	r3, [r7, #4]
 8000598:	4413      	add	r3, r2
 800059a:	b29b      	uxth	r3, r3
 800059c:	883a      	ldrh	r2, [r7, #0]
 800059e:	4619      	mov	r1, r3
 80005a0:	f000 fd24 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X - y, Y + x, Colour);
 80005a4:	69bb      	ldr	r3, [r7, #24]
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	88fa      	ldrh	r2, [r7, #6]
 80005aa:	1ad3      	subs	r3, r2, r3
 80005ac:	b298      	uxth	r0, r3
 80005ae:	69fb      	ldr	r3, [r7, #28]
 80005b0:	b29a      	uxth	r2, r3
 80005b2:	88bb      	ldrh	r3, [r7, #4]
 80005b4:	4413      	add	r3, r2
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	883a      	ldrh	r2, [r7, #0]
 80005ba:	4619      	mov	r1, r3
 80005bc:	f000 fd16 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X - x, Y + y, Colour);
 80005c0:	69fb      	ldr	r3, [r7, #28]
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	88fa      	ldrh	r2, [r7, #6]
 80005c6:	1ad3      	subs	r3, r2, r3
 80005c8:	b298      	uxth	r0, r3
 80005ca:	69bb      	ldr	r3, [r7, #24]
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	88bb      	ldrh	r3, [r7, #4]
 80005d0:	4413      	add	r3, r2
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	883a      	ldrh	r2, [r7, #0]
 80005d6:	4619      	mov	r1, r3
 80005d8:	f000 fd08 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X - x, Y - y, Colour);
 80005dc:	69fb      	ldr	r3, [r7, #28]
 80005de:	b29b      	uxth	r3, r3
 80005e0:	88fa      	ldrh	r2, [r7, #6]
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	b298      	uxth	r0, r3
 80005e6:	69bb      	ldr	r3, [r7, #24]
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	88ba      	ldrh	r2, [r7, #4]
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	883a      	ldrh	r2, [r7, #0]
 80005f2:	4619      	mov	r1, r3
 80005f4:	f000 fcfa 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X - y, Y - x, Colour);
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	88fa      	ldrh	r2, [r7, #6]
 80005fe:	1ad3      	subs	r3, r2, r3
 8000600:	b298      	uxth	r0, r3
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	b29b      	uxth	r3, r3
 8000606:	88ba      	ldrh	r2, [r7, #4]
 8000608:	1ad3      	subs	r3, r2, r3
 800060a:	b29b      	uxth	r3, r3
 800060c:	883a      	ldrh	r2, [r7, #0]
 800060e:	4619      	mov	r1, r3
 8000610:	f000 fcec 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X + y, Y - x, Colour);
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	b29a      	uxth	r2, r3
 8000618:	88fb      	ldrh	r3, [r7, #6]
 800061a:	4413      	add	r3, r2
 800061c:	b298      	uxth	r0, r3
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	b29b      	uxth	r3, r3
 8000622:	88ba      	ldrh	r2, [r7, #4]
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	b29b      	uxth	r3, r3
 8000628:	883a      	ldrh	r2, [r7, #0]
 800062a:	4619      	mov	r1, r3
 800062c:	f000 fcde 	bl	8000fec <ILI9341_Draw_Pixel>
        ILI9341_Draw_Pixel(X + x, Y - y, Colour);
 8000630:	69fb      	ldr	r3, [r7, #28]
 8000632:	b29a      	uxth	r2, r3
 8000634:	88fb      	ldrh	r3, [r7, #6]
 8000636:	4413      	add	r3, r2
 8000638:	b298      	uxth	r0, r3
 800063a:	69bb      	ldr	r3, [r7, #24]
 800063c:	b29b      	uxth	r3, r3
 800063e:	88ba      	ldrh	r2, [r7, #4]
 8000640:	1ad3      	subs	r3, r2, r3
 8000642:	b29b      	uxth	r3, r3
 8000644:	883a      	ldrh	r2, [r7, #0]
 8000646:	4619      	mov	r1, r3
 8000648:	f000 fcd0 	bl	8000fec <ILI9341_Draw_Pixel>

        if (err <= 0)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	2b00      	cmp	r3, #0
 8000650:	dc09      	bgt.n	8000666 <ILI9341_Draw_Hollow_Circle+0x136>
        {
            y++;
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	3301      	adds	r3, #1
 8000656:	61bb      	str	r3, [r7, #24]
            err += dy;
 8000658:	68fa      	ldr	r2, [r7, #12]
 800065a:	693b      	ldr	r3, [r7, #16]
 800065c:	4413      	add	r3, r2
 800065e:	60fb      	str	r3, [r7, #12]
            dy += 2;
 8000660:	693b      	ldr	r3, [r7, #16]
 8000662:	3302      	adds	r3, #2
 8000664:	613b      	str	r3, [r7, #16]
        }
        if (err > 0)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	2b00      	cmp	r3, #0
 800066a:	dd0d      	ble.n	8000688 <ILI9341_Draw_Hollow_Circle+0x158>
        {
            x--;
 800066c:	69fb      	ldr	r3, [r7, #28]
 800066e:	3b01      	subs	r3, #1
 8000670:	61fb      	str	r3, [r7, #28]
            dx += 2;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3302      	adds	r3, #2
 8000676:	617b      	str	r3, [r7, #20]
            err += (-Radius << 1) + dx;
 8000678:	887b      	ldrh	r3, [r7, #2]
 800067a:	425b      	negs	r3, r3
 800067c:	005a      	lsls	r2, r3, #1
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	4413      	add	r3, r2
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	4413      	add	r3, r2
 8000686:	60fb      	str	r3, [r7, #12]
    while (x >= y)
 8000688:	69fa      	ldr	r2, [r7, #28]
 800068a:	69bb      	ldr	r3, [r7, #24]
 800068c:	429a      	cmp	r2, r3
 800068e:	f6bf af6d 	bge.w	800056c <ILI9341_Draw_Hollow_Circle+0x3c>
        }
    }
}
 8000692:	bf00      	nop
 8000694:	bf00      	nop
 8000696:	3724      	adds	r7, #36	@ 0x24
 8000698:	46bd      	mov	sp, r7
 800069a:	bd90      	pop	{r4, r7, pc}

0800069c <ILI9341_Draw_Filled_Circle>:

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b08b      	sub	sp, #44	@ 0x2c
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4604      	mov	r4, r0
 80006a4:	4608      	mov	r0, r1
 80006a6:	4611      	mov	r1, r2
 80006a8:	461a      	mov	r2, r3
 80006aa:	4623      	mov	r3, r4
 80006ac:	80fb      	strh	r3, [r7, #6]
 80006ae:	4603      	mov	r3, r0
 80006b0:	80bb      	strh	r3, [r7, #4]
 80006b2:	460b      	mov	r3, r1
 80006b4:	807b      	strh	r3, [r7, #2]
 80006b6:	4613      	mov	r3, r2
 80006b8:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 80006ba:	887b      	ldrh	r3, [r7, #2]
 80006bc:	627b      	str	r3, [r7, #36]	@ 0x24
    int y = 0;
 80006be:	2300      	movs	r3, #0
 80006c0:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 80006c2:	887b      	ldrh	r3, [r7, #2]
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	f1c3 0301 	rsb	r3, r3, #1
 80006ca:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]

    while (x >= y)
 80006d4:	e061      	b.n	800079a <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 80006d6:	88fa      	ldrh	r2, [r7, #6]
 80006d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006da:	1ad3      	subs	r3, r2, r3
 80006dc:	613b      	str	r3, [r7, #16]
 80006de:	e018      	b.n	8000712 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 80006e0:	693b      	ldr	r3, [r7, #16]
 80006e2:	b298      	uxth	r0, r3
 80006e4:	6a3b      	ldr	r3, [r7, #32]
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	88bb      	ldrh	r3, [r7, #4]
 80006ea:	4413      	add	r3, r2
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	883a      	ldrh	r2, [r7, #0]
 80006f0:	4619      	mov	r1, r3
 80006f2:	f000 fc7b 	bl	8000fec <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 80006f6:	693b      	ldr	r3, [r7, #16]
 80006f8:	b298      	uxth	r0, r3
 80006fa:	6a3b      	ldr	r3, [r7, #32]
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	88ba      	ldrh	r2, [r7, #4]
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	b29b      	uxth	r3, r3
 8000704:	883a      	ldrh	r2, [r7, #0]
 8000706:	4619      	mov	r1, r3
 8000708:	f000 fc70 	bl	8000fec <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 800070c:	693b      	ldr	r3, [r7, #16]
 800070e:	3301      	adds	r3, #1
 8000710:	613b      	str	r3, [r7, #16]
 8000712:	88fa      	ldrh	r2, [r7, #6]
 8000714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000716:	4413      	add	r3, r2
 8000718:	693a      	ldr	r2, [r7, #16]
 800071a:	429a      	cmp	r2, r3
 800071c:	dde0      	ble.n	80006e0 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 800071e:	88fa      	ldrh	r2, [r7, #6]
 8000720:	6a3b      	ldr	r3, [r7, #32]
 8000722:	1ad3      	subs	r3, r2, r3
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	e018      	b.n	800075a <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	b298      	uxth	r0, r3
 800072c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800072e:	b29a      	uxth	r2, r3
 8000730:	88bb      	ldrh	r3, [r7, #4]
 8000732:	4413      	add	r3, r2
 8000734:	b29b      	uxth	r3, r3
 8000736:	883a      	ldrh	r2, [r7, #0]
 8000738:	4619      	mov	r1, r3
 800073a:	f000 fc57 	bl	8000fec <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	b298      	uxth	r0, r3
 8000742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000744:	b29b      	uxth	r3, r3
 8000746:	88ba      	ldrh	r2, [r7, #4]
 8000748:	1ad3      	subs	r3, r2, r3
 800074a:	b29b      	uxth	r3, r3
 800074c:	883a      	ldrh	r2, [r7, #0]
 800074e:	4619      	mov	r1, r3
 8000750:	f000 fc4c 	bl	8000fec <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	3301      	adds	r3, #1
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	88fa      	ldrh	r2, [r7, #6]
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	4413      	add	r3, r2
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	429a      	cmp	r2, r3
 8000764:	dde0      	ble.n	8000728 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 8000766:	6a3b      	ldr	r3, [r7, #32]
 8000768:	3301      	adds	r3, #1
 800076a:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 800076c:	697a      	ldr	r2, [r7, #20]
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	4413      	add	r3, r2
 8000772:	617b      	str	r3, [r7, #20]
        yChange += 2;
 8000774:	69bb      	ldr	r3, [r7, #24]
 8000776:	3302      	adds	r3, #2
 8000778:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	005a      	lsls	r2, r3, #1
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	4413      	add	r3, r2
 8000782:	2b00      	cmp	r3, #0
 8000784:	dd09      	ble.n	800079a <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 8000786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000788:	3b01      	subs	r3, #1
 800078a:	627b      	str	r3, [r7, #36]	@ 0x24
            radiusError += xChange;
 800078c:	697a      	ldr	r2, [r7, #20]
 800078e:	69fb      	ldr	r3, [r7, #28]
 8000790:	4413      	add	r3, r2
 8000792:	617b      	str	r3, [r7, #20]
            xChange += 2;
 8000794:	69fb      	ldr	r3, [r7, #28]
 8000796:	3302      	adds	r3, #2
 8000798:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 800079a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800079c:	6a3b      	ldr	r3, [r7, #32]
 800079e:	429a      	cmp	r2, r3
 80007a0:	da99      	bge.n	80006d6 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80007a2:	bf00      	nop
 80007a4:	bf00      	nop
 80007a6:	372c      	adds	r7, #44	@ 0x2c
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd90      	pop	{r4, r7, pc}

080007ac <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b089      	sub	sp, #36	@ 0x24
 80007b0:	af02      	add	r7, sp, #8
 80007b2:	4604      	mov	r4, r0
 80007b4:	4608      	mov	r0, r1
 80007b6:	4611      	mov	r1, r2
 80007b8:	461a      	mov	r2, r3
 80007ba:	4623      	mov	r3, r4
 80007bc:	80fb      	strh	r3, [r7, #6]
 80007be:	4603      	mov	r3, r0
 80007c0:	80bb      	strh	r3, [r7, #4]
 80007c2:	460b      	mov	r3, r1
 80007c4:	807b      	strh	r3, [r7, #2]
 80007c6:	4613      	mov	r3, r2
 80007c8:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 80007e2:	2300      	movs	r3, #0
 80007e4:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 80007e6:	887a      	ldrh	r2, [r7, #2]
 80007e8:	88fb      	ldrh	r3, [r7, #6]
 80007ea:	1ad3      	subs	r3, r2, r3
 80007ec:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	da01      	bge.n	80007f8 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 80007f4:	2301      	movs	r3, #1
 80007f6:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 80007fc:	883a      	ldrh	r2, [r7, #0]
 80007fe:	88bb      	ldrh	r3, [r7, #4]
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	2b00      	cmp	r3, #0
 8000808:	da01      	bge.n	800080e <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 800080a:	2301      	movs	r3, #1
 800080c:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 800080e:	7cfb      	ldrb	r3, [r7, #19]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d106      	bne.n	8000822 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000814:	887a      	ldrh	r2, [r7, #2]
 8000816:	88fb      	ldrh	r3, [r7, #6]
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 800081c:	88fb      	ldrh	r3, [r7, #6]
 800081e:	823b      	strh	r3, [r7, #16]
 8000820:	e005      	b.n	800082e <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000822:	88fa      	ldrh	r2, [r7, #6]
 8000824:	887b      	ldrh	r3, [r7, #2]
 8000826:	1ad3      	subs	r3, r2, r3
 8000828:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 800082a:	887b      	ldrh	r3, [r7, #2]
 800082c:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 800082e:	7cbb      	ldrb	r3, [r7, #18]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d106      	bne.n	8000842 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000834:	883a      	ldrh	r2, [r7, #0]
 8000836:	88bb      	ldrh	r3, [r7, #4]
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 800083c:	88bb      	ldrh	r3, [r7, #4]
 800083e:	81fb      	strh	r3, [r7, #14]
 8000840:	e005      	b.n	800084e <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8000842:	88ba      	ldrh	r2, [r7, #4]
 8000844:	883b      	ldrh	r3, [r7, #0]
 8000846:	1ad3      	subs	r3, r2, r3
 8000848:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 800084a:	883b      	ldrh	r3, [r7, #0]
 800084c:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 800084e:	8abc      	ldrh	r4, [r7, #20]
 8000850:	8afa      	ldrh	r2, [r7, #22]
 8000852:	89f9      	ldrh	r1, [r7, #14]
 8000854:	8a38      	ldrh	r0, [r7, #16]
 8000856:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	4623      	mov	r3, r4
 800085c:	f000 fc90 	bl	8001180 <ILI9341_Draw_Rectangle>
}
 8000860:	bf00      	nop
 8000862:	371c      	adds	r7, #28
 8000864:	46bd      	mov	sp, r7
 8000866:	bd90      	pop	{r4, r7, pc}

08000868 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b089      	sub	sp, #36	@ 0x24
 800086c:	af02      	add	r7, sp, #8
 800086e:	4604      	mov	r4, r0
 8000870:	4608      	mov	r0, r1
 8000872:	4611      	mov	r1, r2
 8000874:	461a      	mov	r2, r3
 8000876:	4623      	mov	r3, r4
 8000878:	71fb      	strb	r3, [r7, #7]
 800087a:	4603      	mov	r3, r0
 800087c:	71bb      	strb	r3, [r7, #6]
 800087e:	460b      	mov	r3, r1
 8000880:	717b      	strb	r3, [r7, #5]
 8000882:	4613      	mov	r3, r2
 8000884:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800088a:	7dfb      	ldrb	r3, [r7, #23]
 800088c:	2b1f      	cmp	r3, #31
 800088e:	d802      	bhi.n	8000896 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	71fb      	strb	r3, [r7, #7]
 8000894:	e002      	b.n	800089c <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000896:	7dfb      	ldrb	r3, [r7, #23]
 8000898:	3b20      	subs	r3, #32
 800089a:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800089c:	2300      	movs	r3, #0
 800089e:	753b      	strb	r3, [r7, #20]
 80008a0:	e012      	b.n	80008c8 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80008a2:	7dfa      	ldrb	r2, [r7, #23]
 80008a4:	7d38      	ldrb	r0, [r7, #20]
 80008a6:	7d39      	ldrb	r1, [r7, #20]
 80008a8:	4c3b      	ldr	r4, [pc, #236]	@ (8000998 <ILI9341_Draw_Char+0x130>)
 80008aa:	4613      	mov	r3, r2
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	4413      	add	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4423      	add	r3, r4
 80008b4:	4403      	add	r3, r0
 80008b6:	781a      	ldrb	r2, [r3, #0]
 80008b8:	f101 0318 	add.w	r3, r1, #24
 80008bc:	443b      	add	r3, r7
 80008be:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80008c2:	7d3b      	ldrb	r3, [r7, #20]
 80008c4:	3301      	adds	r3, #1
 80008c6:	753b      	strb	r3, [r7, #20]
 80008c8:	7d3b      	ldrb	r3, [r7, #20]
 80008ca:	2b05      	cmp	r3, #5
 80008cc:	d9e9      	bls.n	80008a2 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80008ce:	79bb      	ldrb	r3, [r7, #6]
 80008d0:	b298      	uxth	r0, r3
 80008d2:	797b      	ldrb	r3, [r7, #5]
 80008d4:	b299      	uxth	r1, r3
 80008d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008d8:	461a      	mov	r2, r3
 80008da:	0052      	lsls	r2, r2, #1
 80008dc:	4413      	add	r3, r2
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	b29a      	uxth	r2, r3
 80008e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	b29c      	uxth	r4, r3
 80008e8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	4623      	mov	r3, r4
 80008ee:	f000 fc47 	bl	8001180 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80008f2:	2300      	movs	r3, #0
 80008f4:	757b      	strb	r3, [r7, #21]
 80008f6:	e047      	b.n	8000988 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80008f8:	2300      	movs	r3, #0
 80008fa:	75bb      	strb	r3, [r7, #22]
 80008fc:	e03e      	b.n	800097c <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 80008fe:	7d7b      	ldrb	r3, [r7, #21]
 8000900:	3318      	adds	r3, #24
 8000902:	443b      	add	r3, r7
 8000904:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000908:	461a      	mov	r2, r3
 800090a:	7dbb      	ldrb	r3, [r7, #22]
 800090c:	fa42 f303 	asr.w	r3, r2, r3
 8000910:	f003 0301 	and.w	r3, r3, #1
 8000914:	2b00      	cmp	r3, #0
 8000916:	d02e      	beq.n	8000976 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000918:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800091a:	2b01      	cmp	r3, #1
 800091c:	d110      	bne.n	8000940 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800091e:	79bb      	ldrb	r3, [r7, #6]
 8000920:	b29a      	uxth	r2, r3
 8000922:	7d7b      	ldrb	r3, [r7, #21]
 8000924:	b29b      	uxth	r3, r3
 8000926:	4413      	add	r3, r2
 8000928:	b298      	uxth	r0, r3
 800092a:	797b      	ldrb	r3, [r7, #5]
 800092c:	b29a      	uxth	r2, r3
 800092e:	7dbb      	ldrb	r3, [r7, #22]
 8000930:	b29b      	uxth	r3, r3
 8000932:	4413      	add	r3, r2
 8000934:	b29b      	uxth	r3, r3
 8000936:	887a      	ldrh	r2, [r7, #2]
 8000938:	4619      	mov	r1, r3
 800093a:	f000 fb57 	bl	8000fec <ILI9341_Draw_Pixel>
 800093e:	e01a      	b.n	8000976 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000940:	79bb      	ldrb	r3, [r7, #6]
 8000942:	b29a      	uxth	r2, r3
 8000944:	7d7b      	ldrb	r3, [r7, #21]
 8000946:	b29b      	uxth	r3, r3
 8000948:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800094a:	fb11 f303 	smulbb	r3, r1, r3
 800094e:	b29b      	uxth	r3, r3
 8000950:	4413      	add	r3, r2
 8000952:	b298      	uxth	r0, r3
 8000954:	797b      	ldrb	r3, [r7, #5]
 8000956:	b29a      	uxth	r2, r3
 8000958:	7dbb      	ldrb	r3, [r7, #22]
 800095a:	b29b      	uxth	r3, r3
 800095c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800095e:	fb11 f303 	smulbb	r3, r1, r3
 8000962:	b29b      	uxth	r3, r3
 8000964:	4413      	add	r3, r2
 8000966:	b299      	uxth	r1, r3
 8000968:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800096a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800096c:	887b      	ldrh	r3, [r7, #2]
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	4623      	mov	r3, r4
 8000972:	f000 fc05 	bl	8001180 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000976:	7dbb      	ldrb	r3, [r7, #22]
 8000978:	3301      	adds	r3, #1
 800097a:	75bb      	strb	r3, [r7, #22]
 800097c:	7dbb      	ldrb	r3, [r7, #22]
 800097e:	2b07      	cmp	r3, #7
 8000980:	d9bd      	bls.n	80008fe <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000982:	7d7b      	ldrb	r3, [r7, #21]
 8000984:	3301      	adds	r3, #1
 8000986:	757b      	strb	r3, [r7, #21]
 8000988:	7d7b      	ldrb	r3, [r7, #21]
 800098a:	2b05      	cmp	r3, #5
 800098c:	d9b4      	bls.n	80008f8 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800098e:	bf00      	nop
 8000990:	bf00      	nop
 8000992:	371c      	adds	r7, #28
 8000994:	46bd      	mov	sp, r7
 8000996:	bd90      	pop	{r4, r7, pc}
 8000998:	08003574 	.word	0x08003574

0800099c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b085      	sub	sp, #20
 80009a0:	af02      	add	r7, sp, #8
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	4608      	mov	r0, r1
 80009a6:	4611      	mov	r1, r2
 80009a8:	461a      	mov	r2, r3
 80009aa:	4603      	mov	r3, r0
 80009ac:	70fb      	strb	r3, [r7, #3]
 80009ae:	460b      	mov	r3, r1
 80009b0:	70bb      	strb	r3, [r7, #2]
 80009b2:	4613      	mov	r3, r2
 80009b4:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80009b6:	e017      	b.n	80009e8 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	607a      	str	r2, [r7, #4]
 80009be:	7818      	ldrb	r0, [r3, #0]
 80009c0:	883c      	ldrh	r4, [r7, #0]
 80009c2:	78ba      	ldrb	r2, [r7, #2]
 80009c4:	78f9      	ldrb	r1, [r7, #3]
 80009c6:	8bbb      	ldrh	r3, [r7, #28]
 80009c8:	9301      	str	r3, [sp, #4]
 80009ca:	8b3b      	ldrh	r3, [r7, #24]
 80009cc:	9300      	str	r3, [sp, #0]
 80009ce:	4623      	mov	r3, r4
 80009d0:	f7ff ff4a 	bl	8000868 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80009d4:	8b3b      	ldrh	r3, [r7, #24]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	461a      	mov	r2, r3
 80009da:	0052      	lsls	r2, r2, #1
 80009dc:	4413      	add	r3, r2
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	78fb      	ldrb	r3, [r7, #3]
 80009e4:	4413      	add	r3, r2
 80009e6:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d1e3      	bne.n	80009b8 <ILI9341_Draw_Text+0x1c>
    }
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd90      	pop	{r4, r7, pc}
	...

080009fc <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
																				//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8000a00:	2200      	movs	r2, #0
 8000a02:	2180      	movs	r1, #128	@ 0x80
 8000a04:	4802      	ldr	r0, [pc, #8]	@ (8000a10 <ILI9341_SPI_Init+0x14>)
 8000a06:	f001 fa01 	bl	8001e0c <HAL_GPIO_WritePin>
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40020800 	.word	0x40020800

08000a14 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(&hspi1, &SPI_Data, 1, 1);
 8000a1e:	1df9      	adds	r1, r7, #7
 8000a20:	2301      	movs	r3, #1
 8000a22:	2201      	movs	r2, #1
 8000a24:	4803      	ldr	r0, [pc, #12]	@ (8000a34 <ILI9341_SPI_Send+0x20>)
 8000a26:	f002 f87c 	bl	8002b22 <HAL_SPI_Transmit>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	2000002c 	.word	0x2000002c

08000a38 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2180      	movs	r1, #128	@ 0x80
 8000a46:	480a      	ldr	r0, [pc, #40]	@ (8000a70 <ILI9341_Write_Command+0x38>)
 8000a48:	f001 f9e0 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2140      	movs	r1, #64	@ 0x40
 8000a50:	4808      	ldr	r0, [pc, #32]	@ (8000a74 <ILI9341_Write_Command+0x3c>)
 8000a52:	f001 f9db 	bl	8001e0c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff ffdb 	bl	8000a14 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000a5e:	2201      	movs	r2, #1
 8000a60:	2180      	movs	r1, #128	@ 0x80
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <ILI9341_Write_Command+0x38>)
 8000a64:	f001 f9d2 	bl	8001e0c <HAL_GPIO_WritePin>
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020800 	.word	0x40020800
 8000a74:	40020400 	.word	0x40020400

08000a78 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000a82:	2201      	movs	r2, #1
 8000a84:	2140      	movs	r1, #64	@ 0x40
 8000a86:	480a      	ldr	r0, [pc, #40]	@ (8000ab0 <ILI9341_Write_Data+0x38>)
 8000a88:	f001 f9c0 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2180      	movs	r1, #128	@ 0x80
 8000a90:	4808      	ldr	r0, [pc, #32]	@ (8000ab4 <ILI9341_Write_Data+0x3c>)
 8000a92:	f001 f9bb 	bl	8001e0c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff ffbb 	bl	8000a14 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	2180      	movs	r1, #128	@ 0x80
 8000aa2:	4804      	ldr	r0, [pc, #16]	@ (8000ab4 <ILI9341_Write_Data+0x3c>)
 8000aa4:	f001 f9b2 	bl	8001e0c <HAL_GPIO_WritePin>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	40020400 	.word	0x40020400
 8000ab4:	40020800 	.word	0x40020800

08000ab8 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4604      	mov	r4, r0
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	4611      	mov	r1, r2
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4623      	mov	r3, r4
 8000ac8:	80fb      	strh	r3, [r7, #6]
 8000aca:	4603      	mov	r3, r0
 8000acc:	80bb      	strh	r3, [r7, #4]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	807b      	strh	r3, [r7, #2]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8000ad6:	202a      	movs	r0, #42	@ 0x2a
 8000ad8:	f7ff ffae 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000adc:	88fb      	ldrh	r3, [r7, #6]
 8000ade:	0a1b      	lsrs	r3, r3, #8
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ffc7 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ffc2 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8000af4:	887b      	ldrh	r3, [r7, #2]
 8000af6:	0a1b      	lsrs	r3, r3, #8
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ffbb 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8000b02:	887b      	ldrh	r3, [r7, #2]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff ffb6 	bl	8000a78 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8000b0c:	202b      	movs	r0, #43	@ 0x2b
 8000b0e:	f7ff ff93 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8000b12:	88bb      	ldrh	r3, [r7, #4]
 8000b14:	0a1b      	lsrs	r3, r3, #8
 8000b16:	b29b      	uxth	r3, r3
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff ffac 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000b20:	88bb      	ldrh	r3, [r7, #4]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ffa7 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8000b2a:	883b      	ldrh	r3, [r7, #0]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ffa0 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8000b38:	883b      	ldrh	r3, [r7, #0]
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff9b 	bl	8000a78 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8000b42:	202c      	movs	r0, #44	@ 0x2c
 8000b44:	f7ff ff78 	bl	8000a38 <ILI9341_Write_Command>
}
 8000b48:	bf00      	nop
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd90      	pop	{r4, r7, pc}

08000b50 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b5a:	480b      	ldr	r0, [pc, #44]	@ (8000b88 <ILI9341_Reset+0x38>)
 8000b5c:	f001 f956 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000b60:	20c8      	movs	r0, #200	@ 0xc8
 8000b62:	f000 feb5 	bl	80018d0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b66:	2200      	movs	r2, #0
 8000b68:	2180      	movs	r1, #128	@ 0x80
 8000b6a:	4808      	ldr	r0, [pc, #32]	@ (8000b8c <ILI9341_Reset+0x3c>)
 8000b6c:	f001 f94e 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000b70:	20c8      	movs	r0, #200	@ 0xc8
 8000b72:	f000 fead 	bl	80018d0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000b76:	2201      	movs	r2, #1
 8000b78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b7c:	4802      	ldr	r0, [pc, #8]	@ (8000b88 <ILI9341_Reset+0x38>)
 8000b7e:	f001 f945 	bl	8001e0c <HAL_GPIO_WritePin>
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40020000 	.word	0x40020000
 8000b8c:	40020800 	.word	0x40020800

08000b90 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8000b9e:	2036      	movs	r0, #54	@ 0x36
 8000ba0:	f7ff ff4a 	bl	8000a38 <ILI9341_Write_Command>
HAL_Delay(1);
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	f000 fe93 	bl	80018d0 <HAL_Delay>
	
switch(screen_rotation) 
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	2b03      	cmp	r3, #3
 8000bae:	d837      	bhi.n	8000c20 <ILI9341_Set_Rotation+0x90>
 8000bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8000bb8 <ILI9341_Set_Rotation+0x28>)
 8000bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb6:	bf00      	nop
 8000bb8:	08000bc9 	.word	0x08000bc9
 8000bbc:	08000bdf 	.word	0x08000bdf
 8000bc0:	08000bf5 	.word	0x08000bf5
 8000bc4:	08000c0b 	.word	0x08000c0b
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000bc8:	2048      	movs	r0, #72	@ 0x48
 8000bca:	f7ff ff55 	bl	8000a78 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8000bce:	4b17      	ldr	r3, [pc, #92]	@ (8000c2c <ILI9341_Set_Rotation+0x9c>)
 8000bd0:	22f0      	movs	r2, #240	@ 0xf0
 8000bd2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000bd4:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <ILI9341_Set_Rotation+0xa0>)
 8000bd6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000bda:	801a      	strh	r2, [r3, #0]
			break;
 8000bdc:	e021      	b.n	8000c22 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8000bde:	2028      	movs	r0, #40	@ 0x28
 8000be0:	f7ff ff4a 	bl	8000a78 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <ILI9341_Set_Rotation+0x9c>)
 8000be6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000bea:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000bec:	4b10      	ldr	r3, [pc, #64]	@ (8000c30 <ILI9341_Set_Rotation+0xa0>)
 8000bee:	22f0      	movs	r2, #240	@ 0xf0
 8000bf0:	801a      	strh	r2, [r3, #0]
			break;
 8000bf2:	e016      	b.n	8000c22 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000bf4:	2088      	movs	r0, #136	@ 0x88
 8000bf6:	f7ff ff3f 	bl	8000a78 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <ILI9341_Set_Rotation+0x9c>)
 8000bfc:	22f0      	movs	r2, #240	@ 0xf0
 8000bfe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000c00:	4b0b      	ldr	r3, [pc, #44]	@ (8000c30 <ILI9341_Set_Rotation+0xa0>)
 8000c02:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000c06:	801a      	strh	r2, [r3, #0]
			break;
 8000c08:	e00b      	b.n	8000c22 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8000c0a:	20e8      	movs	r0, #232	@ 0xe8
 8000c0c:	f7ff ff34 	bl	8000a78 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <ILI9341_Set_Rotation+0x9c>)
 8000c12:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000c16:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000c18:	4b05      	ldr	r3, [pc, #20]	@ (8000c30 <ILI9341_Set_Rotation+0xa0>)
 8000c1a:	22f0      	movs	r2, #240	@ 0xf0
 8000c1c:	801a      	strh	r2, [r3, #0]
			break;
 8000c1e:	e000      	b.n	8000c22 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8000c20:	bf00      	nop
	}
}
 8000c22:	bf00      	nop
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000002 	.word	0x20000002
 8000c30:	20000000 	.word	0x20000000

08000c34 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000c38:	2201      	movs	r2, #1
 8000c3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c3e:	4802      	ldr	r0, [pc, #8]	@ (8000c48 <ILI9341_Enable+0x14>)
 8000c40:	f001 f8e4 	bl	8001e0c <HAL_GPIO_WritePin>
}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40020000 	.word	0x40020000

08000c4c <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000c50:	f7ff fff0 	bl	8000c34 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000c54:	f7ff fed2 	bl	80009fc <ILI9341_SPI_Init>
ILI9341_Reset();
 8000c58:	f7ff ff7a 	bl	8000b50 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f7ff feeb 	bl	8000a38 <ILI9341_Write_Command>
HAL_Delay(1000);
 8000c62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c66:	f000 fe33 	bl	80018d0 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8000c6a:	20cb      	movs	r0, #203	@ 0xcb
 8000c6c:	f7ff fee4 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000c70:	2039      	movs	r0, #57	@ 0x39
 8000c72:	f7ff ff01 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000c76:	202c      	movs	r0, #44	@ 0x2c
 8000c78:	f7ff fefe 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f7ff fefb 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000c82:	2034      	movs	r0, #52	@ 0x34
 8000c84:	f7ff fef8 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000c88:	2002      	movs	r0, #2
 8000c8a:	f7ff fef5 	bl	8000a78 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000c8e:	20cf      	movs	r0, #207	@ 0xcf
 8000c90:	f7ff fed2 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000c94:	2000      	movs	r0, #0
 8000c96:	f7ff feef 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000c9a:	20c1      	movs	r0, #193	@ 0xc1
 8000c9c:	f7ff feec 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000ca0:	2030      	movs	r0, #48	@ 0x30
 8000ca2:	f7ff fee9 	bl	8000a78 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000ca6:	20e8      	movs	r0, #232	@ 0xe8
 8000ca8:	f7ff fec6 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000cac:	2085      	movs	r0, #133	@ 0x85
 8000cae:	f7ff fee3 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f7ff fee0 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000cb8:	2078      	movs	r0, #120	@ 0x78
 8000cba:	f7ff fedd 	bl	8000a78 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000cbe:	20ea      	movs	r0, #234	@ 0xea
 8000cc0:	f7ff feba 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f7ff fed7 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f7ff fed4 	bl	8000a78 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000cd0:	20ed      	movs	r0, #237	@ 0xed
 8000cd2:	f7ff feb1 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000cd6:	2064      	movs	r0, #100	@ 0x64
 8000cd8:	f7ff fece 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f7ff fecb 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000ce2:	2012      	movs	r0, #18
 8000ce4:	f7ff fec8 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000ce8:	2081      	movs	r0, #129	@ 0x81
 8000cea:	f7ff fec5 	bl	8000a78 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000cee:	20f7      	movs	r0, #247	@ 0xf7
 8000cf0:	f7ff fea2 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000cf4:	2020      	movs	r0, #32
 8000cf6:	f7ff febf 	bl	8000a78 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000cfa:	20c0      	movs	r0, #192	@ 0xc0
 8000cfc:	f7ff fe9c 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000d00:	2023      	movs	r0, #35	@ 0x23
 8000d02:	f7ff feb9 	bl	8000a78 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000d06:	20c1      	movs	r0, #193	@ 0xc1
 8000d08:	f7ff fe96 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000d0c:	2010      	movs	r0, #16
 8000d0e:	f7ff feb3 	bl	8000a78 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000d12:	20c5      	movs	r0, #197	@ 0xc5
 8000d14:	f7ff fe90 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000d18:	203e      	movs	r0, #62	@ 0x3e
 8000d1a:	f7ff fead 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000d1e:	2028      	movs	r0, #40	@ 0x28
 8000d20:	f7ff feaa 	bl	8000a78 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000d24:	20c7      	movs	r0, #199	@ 0xc7
 8000d26:	f7ff fe87 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000d2a:	2086      	movs	r0, #134	@ 0x86
 8000d2c:	f7ff fea4 	bl	8000a78 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000d30:	2036      	movs	r0, #54	@ 0x36
 8000d32:	f7ff fe81 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000d36:	2048      	movs	r0, #72	@ 0x48
 8000d38:	f7ff fe9e 	bl	8000a78 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000d3c:	203a      	movs	r0, #58	@ 0x3a
 8000d3e:	f7ff fe7b 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000d42:	2055      	movs	r0, #85	@ 0x55
 8000d44:	f7ff fe98 	bl	8000a78 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000d48:	20b1      	movs	r0, #177	@ 0xb1
 8000d4a:	f7ff fe75 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f7ff fe92 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000d54:	2018      	movs	r0, #24
 8000d56:	f7ff fe8f 	bl	8000a78 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000d5a:	20b6      	movs	r0, #182	@ 0xb6
 8000d5c:	f7ff fe6c 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000d60:	2008      	movs	r0, #8
 8000d62:	f7ff fe89 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000d66:	2082      	movs	r0, #130	@ 0x82
 8000d68:	f7ff fe86 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000d6c:	2027      	movs	r0, #39	@ 0x27
 8000d6e:	f7ff fe83 	bl	8000a78 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000d72:	20f2      	movs	r0, #242	@ 0xf2
 8000d74:	f7ff fe60 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f7ff fe7d 	bl	8000a78 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000d7e:	2026      	movs	r0, #38	@ 0x26
 8000d80:	f7ff fe5a 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000d84:	2001      	movs	r0, #1
 8000d86:	f7ff fe77 	bl	8000a78 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000d8a:	20e0      	movs	r0, #224	@ 0xe0
 8000d8c:	f7ff fe54 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000d90:	200f      	movs	r0, #15
 8000d92:	f7ff fe71 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000d96:	2031      	movs	r0, #49	@ 0x31
 8000d98:	f7ff fe6e 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000d9c:	202b      	movs	r0, #43	@ 0x2b
 8000d9e:	f7ff fe6b 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000da2:	200c      	movs	r0, #12
 8000da4:	f7ff fe68 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000da8:	200e      	movs	r0, #14
 8000daa:	f7ff fe65 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000dae:	2008      	movs	r0, #8
 8000db0:	f7ff fe62 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000db4:	204e      	movs	r0, #78	@ 0x4e
 8000db6:	f7ff fe5f 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000dba:	20f1      	movs	r0, #241	@ 0xf1
 8000dbc:	f7ff fe5c 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000dc0:	2037      	movs	r0, #55	@ 0x37
 8000dc2:	f7ff fe59 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000dc6:	2007      	movs	r0, #7
 8000dc8:	f7ff fe56 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000dcc:	2010      	movs	r0, #16
 8000dce:	f7ff fe53 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000dd2:	2003      	movs	r0, #3
 8000dd4:	f7ff fe50 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000dd8:	200e      	movs	r0, #14
 8000dda:	f7ff fe4d 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000dde:	2009      	movs	r0, #9
 8000de0:	f7ff fe4a 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000de4:	2000      	movs	r0, #0
 8000de6:	f7ff fe47 	bl	8000a78 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000dea:	20e1      	movs	r0, #225	@ 0xe1
 8000dec:	f7ff fe24 	bl	8000a38 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000df0:	2000      	movs	r0, #0
 8000df2:	f7ff fe41 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000df6:	200e      	movs	r0, #14
 8000df8:	f7ff fe3e 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000dfc:	2014      	movs	r0, #20
 8000dfe:	f7ff fe3b 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000e02:	2003      	movs	r0, #3
 8000e04:	f7ff fe38 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000e08:	2011      	movs	r0, #17
 8000e0a:	f7ff fe35 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000e0e:	2007      	movs	r0, #7
 8000e10:	f7ff fe32 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000e14:	2031      	movs	r0, #49	@ 0x31
 8000e16:	f7ff fe2f 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000e1a:	20c1      	movs	r0, #193	@ 0xc1
 8000e1c:	f7ff fe2c 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000e20:	2048      	movs	r0, #72	@ 0x48
 8000e22:	f7ff fe29 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000e26:	2008      	movs	r0, #8
 8000e28:	f7ff fe26 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000e2c:	200f      	movs	r0, #15
 8000e2e:	f7ff fe23 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000e32:	200c      	movs	r0, #12
 8000e34:	f7ff fe20 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000e38:	2031      	movs	r0, #49	@ 0x31
 8000e3a:	f7ff fe1d 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000e3e:	2036      	movs	r0, #54	@ 0x36
 8000e40:	f7ff fe1a 	bl	8000a78 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000e44:	200f      	movs	r0, #15
 8000e46:	f7ff fe17 	bl	8000a78 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000e4a:	2011      	movs	r0, #17
 8000e4c:	f7ff fdf4 	bl	8000a38 <ILI9341_Write_Command>
HAL_Delay(120);
 8000e50:	2078      	movs	r0, #120	@ 0x78
 8000e52:	f000 fd3d 	bl	80018d0 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000e56:	2029      	movs	r0, #41	@ 0x29
 8000e58:	f7ff fdee 	bl	8000a38 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000e5c:	2000      	movs	r0, #0
 8000e5e:	f7ff fe97 	bl	8000b90 <ILI9341_Set_Rotation>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000e68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e6c:	b08d      	sub	sp, #52	@ 0x34
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	4603      	mov	r3, r0
 8000e72:	6039      	str	r1, [r7, #0]
 8000e74:	80fb      	strh	r3, [r7, #6]
 8000e76:	466b      	mov	r3, sp
 8000e78:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e86:	d202      	bcs.n	8000e8e <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e8c:	e002      	b.n	8000e94 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000e8e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000e94:	2201      	movs	r2, #1
 8000e96:	2140      	movs	r1, #64	@ 0x40
 8000e98:	483e      	ldr	r0, [pc, #248]	@ (8000f94 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000e9a:	f000 ffb7 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2180      	movs	r1, #128	@ 0x80
 8000ea2:	483d      	ldr	r0, [pc, #244]	@ (8000f98 <ILI9341_Draw_Colour_Burst+0x130>)
 8000ea4:	f000 ffb2 	bl	8001e0c <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000ea8:	88fb      	ldrh	r3, [r7, #6]
 8000eaa:	0a1b      	lsrs	r3, r3, #8
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	61fb      	str	r3, [r7, #28]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	4688      	mov	r8, r1
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ecc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ed0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	460c      	mov	r4, r1
 8000ed8:	461d      	mov	r5, r3
 8000eda:	f04f 0200 	mov.w	r2, #0
 8000ede:	f04f 0300 	mov.w	r3, #0
 8000ee2:	00eb      	lsls	r3, r5, #3
 8000ee4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ee8:	00e2      	lsls	r2, r4, #3
 8000eea:	1dcb      	adds	r3, r1, #7
 8000eec:	08db      	lsrs	r3, r3, #3
 8000eee:	00db      	lsls	r3, r3, #3
 8000ef0:	ebad 0d03 	sub.w	sp, sp, r3
 8000ef4:	466b      	mov	r3, sp
 8000ef6:	3300      	adds	r3, #0
 8000ef8:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000efa:	2300      	movs	r3, #0
 8000efc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000efe:	e00e      	b.n	8000f1e <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f04:	4413      	add	r3, r2
 8000f06:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000f0a:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0e:	3301      	adds	r3, #1
 8000f10:	88fa      	ldrh	r2, [r7, #6]
 8000f12:	b2d1      	uxtb	r1, r2
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f1a:	3302      	adds	r3, #2
 8000f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d3ec      	bcc.n	8000f00 <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f34:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f40:	fb01 f202 	mul.w	r2, r1, r2
 8000f44:	1a9b      	subs	r3, r3, r2
 8000f46:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d010      	beq.n	8000f70 <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f52:	e009      	b.n	8000f68 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(&hspi1, (unsigned char *)burst_buffer, Buffer_Size, 10);
 8000f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	230a      	movs	r3, #10
 8000f5a:	69b9      	ldr	r1, [r7, #24]
 8000f5c:	480f      	ldr	r0, [pc, #60]	@ (8000f9c <ILI9341_Draw_Colour_Burst+0x134>)
 8000f5e:	f001 fde0 	bl	8002b22 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f64:	3301      	adds	r3, #1
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d3f1      	bcc.n	8000f54 <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(&hspi1, (unsigned char *)burst_buffer, Remainder_from_block, 10);
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	230a      	movs	r3, #10
 8000f76:	69b9      	ldr	r1, [r7, #24]
 8000f78:	4808      	ldr	r0, [pc, #32]	@ (8000f9c <ILI9341_Draw_Colour_Burst+0x134>)
 8000f7a:	f001 fdd2 	bl	8002b22 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2180      	movs	r1, #128	@ 0x80
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <ILI9341_Draw_Colour_Burst+0x130>)
 8000f84:	f000 ff42 	bl	8001e0c <HAL_GPIO_WritePin>
 8000f88:	46b5      	mov	sp, r6
}
 8000f8a:	bf00      	nop
 8000f8c:	3734      	adds	r7, #52	@ 0x34
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f94:	40020400 	.word	0x40020400
 8000f98:	40020800 	.word	0x40020800
 8000f9c:	2000002c 	.word	0x2000002c

08000fa0 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000faa:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <ILI9341_Fill_Screen+0x44>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe8 <ILI9341_Fill_Screen+0x48>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f7ff fd7d 	bl	8000ab8 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000fbe:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <ILI9341_Fill_Screen+0x44>)
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <ILI9341_Fill_Screen+0x48>)
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	fb02 f303 	mul.w	r3, r2, r3
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff46 	bl	8000e68 <ILI9341_Draw_Colour_Burst>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000002 	.word	0x20000002
 8000fe8:	20000000 	.word	0x20000000

08000fec <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800116c <ILI9341_Draw_Pixel+0x180>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	b29b      	uxth	r3, r3
 8001004:	88fa      	ldrh	r2, [r7, #6]
 8001006:	429a      	cmp	r2, r3
 8001008:	f080 80ac 	bcs.w	8001164 <ILI9341_Draw_Pixel+0x178>
 800100c:	4b58      	ldr	r3, [pc, #352]	@ (8001170 <ILI9341_Draw_Pixel+0x184>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	b29b      	uxth	r3, r3
 8001012:	88ba      	ldrh	r2, [r7, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	f080 80a5 	bcs.w	8001164 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800101a:	2200      	movs	r2, #0
 800101c:	2140      	movs	r1, #64	@ 0x40
 800101e:	4855      	ldr	r0, [pc, #340]	@ (8001174 <ILI9341_Draw_Pixel+0x188>)
 8001020:	f000 fef4 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	4853      	ldr	r0, [pc, #332]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 800102a:	f000 feef 	bl	8001e0c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 800102e:	202a      	movs	r0, #42	@ 0x2a
 8001030:	f7ff fcf0 	bl	8000a14 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001034:	2201      	movs	r2, #1
 8001036:	2140      	movs	r1, #64	@ 0x40
 8001038:	484e      	ldr	r0, [pc, #312]	@ (8001174 <ILI9341_Draw_Pixel+0x188>)
 800103a:	f000 fee7 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800103e:	2201      	movs	r2, #1
 8001040:	2180      	movs	r1, #128	@ 0x80
 8001042:	484d      	ldr	r0, [pc, #308]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 8001044:	f000 fee2 	bl	8001e0c <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001048:	2200      	movs	r2, #0
 800104a:	2180      	movs	r1, #128	@ 0x80
 800104c:	484a      	ldr	r0, [pc, #296]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 800104e:	f000 fedd 	bl	8001e0c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	0a1b      	lsrs	r3, r3, #8
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	753b      	strb	r3, [r7, #20]
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	757b      	strb	r3, [r7, #21]
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	3301      	adds	r3, #1
 8001066:	121b      	asrs	r3, r3, #8
 8001068:	b2db      	uxtb	r3, r3
 800106a:	75bb      	strb	r3, [r7, #22]
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	3301      	adds	r3, #1
 8001072:	b2db      	uxtb	r3, r3
 8001074:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(&hspi1, Temp_Buffer, 4, 1);
 8001076:	f107 0114 	add.w	r1, r7, #20
 800107a:	2301      	movs	r3, #1
 800107c:	2204      	movs	r2, #4
 800107e:	483f      	ldr	r0, [pc, #252]	@ (800117c <ILI9341_Draw_Pixel+0x190>)
 8001080:	f001 fd4f 	bl	8002b22 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001084:	2201      	movs	r2, #1
 8001086:	2180      	movs	r1, #128	@ 0x80
 8001088:	483b      	ldr	r0, [pc, #236]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 800108a:	f000 febf 	bl	8001e0c <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800108e:	2200      	movs	r2, #0
 8001090:	2140      	movs	r1, #64	@ 0x40
 8001092:	4838      	ldr	r0, [pc, #224]	@ (8001174 <ILI9341_Draw_Pixel+0x188>)
 8001094:	f000 feba 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001098:	2200      	movs	r2, #0
 800109a:	2180      	movs	r1, #128	@ 0x80
 800109c:	4836      	ldr	r0, [pc, #216]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 800109e:	f000 feb5 	bl	8001e0c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 80010a2:	202b      	movs	r0, #43	@ 0x2b
 80010a4:	f7ff fcb6 	bl	8000a14 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80010a8:	2201      	movs	r2, #1
 80010aa:	2140      	movs	r1, #64	@ 0x40
 80010ac:	4831      	ldr	r0, [pc, #196]	@ (8001174 <ILI9341_Draw_Pixel+0x188>)
 80010ae:	f000 fead 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80010b2:	2201      	movs	r2, #1
 80010b4:	2180      	movs	r1, #128	@ 0x80
 80010b6:	4830      	ldr	r0, [pc, #192]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 80010b8:	f000 fea8 	bl	8001e0c <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2180      	movs	r1, #128	@ 0x80
 80010c0:	482d      	ldr	r0, [pc, #180]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 80010c2:	f000 fea3 	bl	8001e0c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 80010c6:	88bb      	ldrh	r3, [r7, #4]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	743b      	strb	r3, [r7, #16]
 80010d0:	88bb      	ldrh	r3, [r7, #4]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	747b      	strb	r3, [r7, #17]
 80010d6:	88bb      	ldrh	r3, [r7, #4]
 80010d8:	3301      	adds	r3, #1
 80010da:	121b      	asrs	r3, r3, #8
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	74bb      	strb	r3, [r7, #18]
 80010e0:	88bb      	ldrh	r3, [r7, #4]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	3301      	adds	r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(&hspi1, Temp_Buffer1, 4, 1);
 80010ea:	f107 0110 	add.w	r1, r7, #16
 80010ee:	2301      	movs	r3, #1
 80010f0:	2204      	movs	r2, #4
 80010f2:	4822      	ldr	r0, [pc, #136]	@ (800117c <ILI9341_Draw_Pixel+0x190>)
 80010f4:	f001 fd15 	bl	8002b22 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	2180      	movs	r1, #128	@ 0x80
 80010fc:	481e      	ldr	r0, [pc, #120]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 80010fe:	f000 fe85 	bl	8001e0c <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001102:	2200      	movs	r2, #0
 8001104:	2140      	movs	r1, #64	@ 0x40
 8001106:	481b      	ldr	r0, [pc, #108]	@ (8001174 <ILI9341_Draw_Pixel+0x188>)
 8001108:	f000 fe80 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800110c:	2200      	movs	r2, #0
 800110e:	2180      	movs	r1, #128	@ 0x80
 8001110:	4819      	ldr	r0, [pc, #100]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 8001112:	f000 fe7b 	bl	8001e0c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8001116:	202c      	movs	r0, #44	@ 0x2c
 8001118:	f7ff fc7c 	bl	8000a14 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800111c:	2201      	movs	r2, #1
 800111e:	2140      	movs	r1, #64	@ 0x40
 8001120:	4814      	ldr	r0, [pc, #80]	@ (8001174 <ILI9341_Draw_Pixel+0x188>)
 8001122:	f000 fe73 	bl	8001e0c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001126:	2201      	movs	r2, #1
 8001128:	2180      	movs	r1, #128	@ 0x80
 800112a:	4813      	ldr	r0, [pc, #76]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 800112c:	f000 fe6e 	bl	8001e0c <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	2180      	movs	r1, #128	@ 0x80
 8001134:	4810      	ldr	r0, [pc, #64]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 8001136:	f000 fe69 	bl	8001e0c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 800113a:	887b      	ldrh	r3, [r7, #2]
 800113c:	0a1b      	lsrs	r3, r3, #8
 800113e:	b29b      	uxth	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	733b      	strb	r3, [r7, #12]
 8001144:	887b      	ldrh	r3, [r7, #2]
 8001146:	b2db      	uxtb	r3, r3
 8001148:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(&hspi1, Temp_Buffer2, 2, 1);
 800114a:	f107 010c 	add.w	r1, r7, #12
 800114e:	2301      	movs	r3, #1
 8001150:	2202      	movs	r2, #2
 8001152:	480a      	ldr	r0, [pc, #40]	@ (800117c <ILI9341_Draw_Pixel+0x190>)
 8001154:	f001 fce5 	bl	8002b22 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001158:	2201      	movs	r2, #1
 800115a:	2180      	movs	r1, #128	@ 0x80
 800115c:	4806      	ldr	r0, [pc, #24]	@ (8001178 <ILI9341_Draw_Pixel+0x18c>)
 800115e:	f000 fe55 	bl	8001e0c <HAL_GPIO_WritePin>
 8001162:	e000      	b.n	8001166 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001164:	bf00      	nop
	
}
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000002 	.word	0x20000002
 8001170:	20000000 	.word	0x20000000
 8001174:	40020400 	.word	0x40020400
 8001178:	40020800 	.word	0x40020800
 800117c:	2000002c 	.word	0x2000002c

08001180 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001180:	b590      	push	{r4, r7, lr}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4604      	mov	r4, r0
 8001188:	4608      	mov	r0, r1
 800118a:	4611      	mov	r1, r2
 800118c:	461a      	mov	r2, r3
 800118e:	4623      	mov	r3, r4
 8001190:	80fb      	strh	r3, [r7, #6]
 8001192:	4603      	mov	r3, r0
 8001194:	80bb      	strh	r3, [r7, #4]
 8001196:	460b      	mov	r3, r1
 8001198:	807b      	strh	r3, [r7, #2]
 800119a:	4613      	mov	r3, r2
 800119c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800119e:	4b24      	ldr	r3, [pc, #144]	@ (8001230 <ILI9341_Draw_Rectangle+0xb0>)
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	88fa      	ldrh	r2, [r7, #6]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d23d      	bcs.n	8001226 <ILI9341_Draw_Rectangle+0xa6>
 80011aa:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <ILI9341_Draw_Rectangle+0xb4>)
 80011ac:	881b      	ldrh	r3, [r3, #0]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	88ba      	ldrh	r2, [r7, #4]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d237      	bcs.n	8001226 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 80011b6:	88fa      	ldrh	r2, [r7, #6]
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	4413      	add	r3, r2
 80011bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <ILI9341_Draw_Rectangle+0xb0>)
 80011be:	8812      	ldrh	r2, [r2, #0]
 80011c0:	b292      	uxth	r2, r2
 80011c2:	4293      	cmp	r3, r2
 80011c4:	dd05      	ble.n	80011d2 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 80011c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <ILI9341_Draw_Rectangle+0xb0>)
 80011c8:	881b      	ldrh	r3, [r3, #0]
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 80011d2:	88ba      	ldrh	r2, [r7, #4]
 80011d4:	883b      	ldrh	r3, [r7, #0]
 80011d6:	4413      	add	r3, r2
 80011d8:	4a16      	ldr	r2, [pc, #88]	@ (8001234 <ILI9341_Draw_Rectangle+0xb4>)
 80011da:	8812      	ldrh	r2, [r2, #0]
 80011dc:	b292      	uxth	r2, r2
 80011de:	4293      	cmp	r3, r2
 80011e0:	dd05      	ble.n	80011ee <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 80011e2:	4b14      	ldr	r3, [pc, #80]	@ (8001234 <ILI9341_Draw_Rectangle+0xb4>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	88bb      	ldrh	r3, [r7, #4]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 80011ee:	88fa      	ldrh	r2, [r7, #6]
 80011f0:	887b      	ldrh	r3, [r7, #2]
 80011f2:	4413      	add	r3, r2
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	3b01      	subs	r3, #1
 80011f8:	b29c      	uxth	r4, r3
 80011fa:	88ba      	ldrh	r2, [r7, #4]
 80011fc:	883b      	ldrh	r3, [r7, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	b29b      	uxth	r3, r3
 8001202:	3b01      	subs	r3, #1
 8001204:	b29b      	uxth	r3, r3
 8001206:	88b9      	ldrh	r1, [r7, #4]
 8001208:	88f8      	ldrh	r0, [r7, #6]
 800120a:	4622      	mov	r2, r4
 800120c:	f7ff fc54 	bl	8000ab8 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8001210:	883b      	ldrh	r3, [r7, #0]
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	fb02 f303 	mul.w	r3, r2, r3
 8001218:	461a      	mov	r2, r3
 800121a:	8b3b      	ldrh	r3, [r7, #24]
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fe22 	bl	8000e68 <ILI9341_Draw_Colour_Burst>
 8001224:	e000      	b.n	8001228 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001226:	bf00      	nop
}
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	bd90      	pop	{r4, r7, pc}
 800122e:	bf00      	nop
 8001230:	20000002 	.word	0x20000002
 8001234:	20000000 	.word	0x20000000

08001238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800123e:	f000 fad5 	bl	80017ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001242:	f000 f845 	bl	80012d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001246:	f000 f90f 	bl	8001468 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800124a:	f000 f8e3 	bl	8001414 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800124e:	f000 f8ab 	bl	80013a8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // --- SCREEN TEST CODE START ---

   // 1. Initialize the display
  ILI9341_Init();
 8001252:	f7ff fcfb 	bl	8000c4c <ILI9341_Init>

    // 2. Set the rotation
    ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001256:	2003      	movs	r0, #3
 8001258:	f7ff fc9a 	bl	8000b90 <ILI9341_Set_Rotation>

    // 3. Fill the entire screen with BLACK.
    ILI9341_Fill_Screen(BLACK);
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff fe9f 	bl	8000fa0 <ILI9341_Fill_Screen>
    HAL_Delay(500);
 8001262:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001266:	f000 fb33 	bl	80018d0 <HAL_Delay>

    // 4. Draw text
    ILI9341_Draw_Text("SYSTEM OK", 90, 20, WHITE, 3, BLACK);
 800126a:	2300      	movs	r3, #0
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	2303      	movs	r3, #3
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001276:	2214      	movs	r2, #20
 8001278:	215a      	movs	r1, #90	@ 0x5a
 800127a:	4813      	ldr	r0, [pc, #76]	@ (80012c8 <main+0x90>)
 800127c:	f7ff fb8e 	bl	800099c <ILI9341_Draw_Text>
    ILI9341_Draw_Text("F446RE RUNNING", 60, 60, GREEN, 2, BLACK);
 8001280:	2300      	movs	r3, #0
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	2302      	movs	r3, #2
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800128c:	223c      	movs	r2, #60	@ 0x3c
 800128e:	213c      	movs	r1, #60	@ 0x3c
 8001290:	480e      	ldr	r0, [pc, #56]	@ (80012cc <main+0x94>)
 8001292:	f7ff fb83 	bl	800099c <ILI9341_Draw_Text>

    // 5. Draw shapes using the CORRECT function names
    ILI9341_Draw_Filled_Rectangle_Coord(20, 100, 220, 150, PINK); // Corrected function name
 8001296:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	2396      	movs	r3, #150	@ 0x96
 800129e:	22dc      	movs	r2, #220	@ 0xdc
 80012a0:	2164      	movs	r1, #100	@ 0x64
 80012a2:	2014      	movs	r0, #20
 80012a4:	f7ff fa82 	bl	80007ac <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Hollow_Circle(250, 125, 30, GREEN);              // Corrected function name
 80012a8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80012ac:	221e      	movs	r2, #30
 80012ae:	217d      	movs	r1, #125	@ 0x7d
 80012b0:	20fa      	movs	r0, #250	@ 0xfa
 80012b2:	f7ff f93d 	bl	8000530 <ILI9341_Draw_Hollow_Circle>
    ILI9341_Draw_Filled_Circle(80, 180, 40, WHITE);             // This function name was correct
 80012b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012ba:	2228      	movs	r2, #40	@ 0x28
 80012bc:	21b4      	movs	r1, #180	@ 0xb4
 80012be:	2050      	movs	r0, #80	@ 0x50
 80012c0:	f7ff f9ec 	bl	800069c <ILI9341_Draw_Filled_Circle>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <main+0x8c>
 80012c8:	08003558 	.word	0x08003558
 80012cc:	08003564 	.word	0x08003564

080012d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b094      	sub	sp, #80	@ 0x50
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	2234      	movs	r2, #52	@ 0x34
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f002 f902 	bl	80034e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	f107 0308 	add.w	r3, r7, #8
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f4:	2300      	movs	r3, #0
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	4b29      	ldr	r3, [pc, #164]	@ (80013a0 <SystemClock_Config+0xd0>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	4a28      	ldr	r2, [pc, #160]	@ (80013a0 <SystemClock_Config+0xd0>)
 80012fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001302:	6413      	str	r3, [r2, #64]	@ 0x40
 8001304:	4b26      	ldr	r3, [pc, #152]	@ (80013a0 <SystemClock_Config+0xd0>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001310:	2300      	movs	r3, #0
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	4b23      	ldr	r3, [pc, #140]	@ (80013a4 <SystemClock_Config+0xd4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800131c:	4a21      	ldr	r2, [pc, #132]	@ (80013a4 <SystemClock_Config+0xd4>)
 800131e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001322:	6013      	str	r3, [r2, #0]
 8001324:	4b1f      	ldr	r3, [pc, #124]	@ (80013a4 <SystemClock_Config+0xd4>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001330:	2302      	movs	r3, #2
 8001332:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001334:	2301      	movs	r3, #1
 8001336:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001338:	2310      	movs	r3, #16
 800133a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133c:	2302      	movs	r3, #2
 800133e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001340:	2300      	movs	r3, #0
 8001342:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001344:	2308      	movs	r3, #8
 8001346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001348:	235a      	movs	r3, #90	@ 0x5a
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800134c:	2302      	movs	r3, #2
 800134e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001350:	2302      	movs	r3, #2
 8001352:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001354:	2302      	movs	r3, #2
 8001356:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4618      	mov	r0, r3
 800135e:	f001 f8b9 	bl	80024d4 <HAL_RCC_OscConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001368:	f000 f916 	bl	8001598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136c:	230f      	movs	r3, #15
 800136e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001370:	2302      	movs	r3, #2
 8001372:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001382:	f107 0308 	add.w	r3, r7, #8
 8001386:	2102      	movs	r1, #2
 8001388:	4618      	mov	r0, r3
 800138a:	f000 fd59 	bl	8001e40 <HAL_RCC_ClockConfig>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001394:	f000 f900 	bl	8001598 <Error_Handler>
  }
}
 8001398:	bf00      	nop
 800139a:	3750      	adds	r7, #80	@ 0x50
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40007000 	.word	0x40007000

080013a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013ac:	4b17      	ldr	r3, [pc, #92]	@ (800140c <MX_SPI1_Init+0x64>)
 80013ae:	4a18      	ldr	r2, [pc, #96]	@ (8001410 <MX_SPI1_Init+0x68>)
 80013b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013b2:	4b16      	ldr	r3, [pc, #88]	@ (800140c <MX_SPI1_Init+0x64>)
 80013b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <MX_SPI1_Init+0x64>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <MX_SPI1_Init+0x64>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c6:	4b11      	ldr	r3, [pc, #68]	@ (800140c <MX_SPI1_Init+0x64>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013cc:	4b0f      	ldr	r3, [pc, #60]	@ (800140c <MX_SPI1_Init+0x64>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013d2:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <MX_SPI1_Init+0x64>)
 80013d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80013da:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <MX_SPI1_Init+0x64>)
 80013dc:	2208      	movs	r2, #8
 80013de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013e0:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <MX_SPI1_Init+0x64>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e6:	4b09      	ldr	r3, [pc, #36]	@ (800140c <MX_SPI1_Init+0x64>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ec:	4b07      	ldr	r3, [pc, #28]	@ (800140c <MX_SPI1_Init+0x64>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013f2:	4b06      	ldr	r3, [pc, #24]	@ (800140c <MX_SPI1_Init+0x64>)
 80013f4:	220a      	movs	r2, #10
 80013f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013f8:	4804      	ldr	r0, [pc, #16]	@ (800140c <MX_SPI1_Init+0x64>)
 80013fa:	f001 fb09 	bl	8002a10 <HAL_SPI_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001404:	f000 f8c8 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	2000002c 	.word	0x2000002c
 8001410:	40013000 	.word	0x40013000

08001414 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001418:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 800141a:	4a12      	ldr	r2, [pc, #72]	@ (8001464 <MX_USART2_UART_Init+0x50>)
 800141c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141e:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 8001420:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001424:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001432:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 800143a:	220c      	movs	r2, #12
 800143c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143e:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	@ (8001460 <MX_USART2_UART_Init+0x4c>)
 800144c:	f001 fd88 	bl	8002f60 <HAL_UART_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001456:	f000 f89f 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000084 	.word	0x20000084
 8001464:	40004400 	.word	0x40004400

08001468 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08a      	sub	sp, #40	@ 0x28
 800146c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
 800147c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	4b41      	ldr	r3, [pc, #260]	@ (8001588 <MX_GPIO_Init+0x120>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a40      	ldr	r2, [pc, #256]	@ (8001588 <MX_GPIO_Init+0x120>)
 8001488:	f043 0304 	orr.w	r3, r3, #4
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b3e      	ldr	r3, [pc, #248]	@ (8001588 <MX_GPIO_Init+0x120>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0304 	and.w	r3, r3, #4
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	4b3a      	ldr	r3, [pc, #232]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a39      	ldr	r2, [pc, #228]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b37      	ldr	r3, [pc, #220]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	4b33      	ldr	r3, [pc, #204]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a32      	ldr	r2, [pc, #200]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b30      	ldr	r3, [pc, #192]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a2b      	ldr	r2, [pc, #172]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b29      	ldr	r3, [pc, #164]	@ (8001588 <MX_GPIO_Init+0x120>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2180      	movs	r1, #128	@ 0x80
 80014f2:	4826      	ldr	r0, [pc, #152]	@ (800158c <MX_GPIO_Init+0x124>)
 80014f4:	f000 fc8a 	bl	8001e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014fe:	4824      	ldr	r0, [pc, #144]	@ (8001590 <MX_GPIO_Init+0x128>)
 8001500:	f000 fc84 	bl	8001e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	2140      	movs	r1, #64	@ 0x40
 8001508:	4822      	ldr	r0, [pc, #136]	@ (8001594 <MX_GPIO_Init+0x12c>)
 800150a:	f000 fc7f 	bl	8001e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800150e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001514:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001518:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800151e:	f107 0314 	add.w	r3, r7, #20
 8001522:	4619      	mov	r1, r3
 8001524:	4819      	ldr	r0, [pc, #100]	@ (800158c <MX_GPIO_Init+0x124>)
 8001526:	f000 fadd 	bl	8001ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800152a:	2380      	movs	r3, #128	@ 0x80
 800152c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152e:	2301      	movs	r3, #1
 8001530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	4812      	ldr	r0, [pc, #72]	@ (800158c <MX_GPIO_Init+0x124>)
 8001542:	f000 facf 	bl	8001ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001546:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800154a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154c:	2301      	movs	r3, #1
 800154e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001554:	2300      	movs	r3, #0
 8001556:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4619      	mov	r1, r3
 800155e:	480c      	ldr	r0, [pc, #48]	@ (8001590 <MX_GPIO_Init+0x128>)
 8001560:	f000 fac0 	bl	8001ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8001564:	2340      	movs	r3, #64	@ 0x40
 8001566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	@ (8001594 <MX_GPIO_Init+0x12c>)
 800157c:	f000 fab2 	bl	8001ae4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001580:	bf00      	nop
 8001582:	3728      	adds	r7, #40	@ 0x28
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800
 800158c:	40020800 	.word	0x40020800
 8001590:	40020000 	.word	0x40020000
 8001594:	40020400 	.word	0x40020400

08001598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800159c:	b672      	cpsid	i
}
 800159e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <Error_Handler+0x8>

080015a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	4a0f      	ldr	r2, [pc, #60]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ba:	4b0d      	ldr	r3, [pc, #52]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ce:	4a08      	ldr	r2, [pc, #32]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015e2:	2007      	movs	r0, #7
 80015e4:	f000 fa4a 	bl	8001a7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40023800 	.word	0x40023800

080015f4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08a      	sub	sp, #40	@ 0x28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a19      	ldr	r2, [pc, #100]	@ (8001678 <HAL_SPI_MspInit+0x84>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d12b      	bne.n	800166e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	4b18      	ldr	r3, [pc, #96]	@ (800167c <HAL_SPI_MspInit+0x88>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161e:	4a17      	ldr	r2, [pc, #92]	@ (800167c <HAL_SPI_MspInit+0x88>)
 8001620:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001624:	6453      	str	r3, [r2, #68]	@ 0x44
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_SPI_MspInit+0x88>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <HAL_SPI_MspInit+0x88>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	4a10      	ldr	r2, [pc, #64]	@ (800167c <HAL_SPI_MspInit+0x88>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6313      	str	r3, [r2, #48]	@ 0x30
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <HAL_SPI_MspInit+0x88>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800164e:	23e0      	movs	r3, #224	@ 0xe0
 8001650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001652:	2302      	movs	r3, #2
 8001654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165a:	2303      	movs	r3, #3
 800165c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800165e:	2305      	movs	r3, #5
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	4805      	ldr	r0, [pc, #20]	@ (8001680 <HAL_SPI_MspInit+0x8c>)
 800166a:	f000 fa3b 	bl	8001ae4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800166e:	bf00      	nop
 8001670:	3728      	adds	r7, #40	@ 0x28
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40013000 	.word	0x40013000
 800167c:	40023800 	.word	0x40023800
 8001680:	40020000 	.word	0x40020000

08001684 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	@ 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a19      	ldr	r2, [pc, #100]	@ (8001708 <HAL_UART_MspInit+0x84>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d12b      	bne.n	80016fe <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b18      	ldr	r3, [pc, #96]	@ (800170c <HAL_UART_MspInit+0x88>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	4a17      	ldr	r2, [pc, #92]	@ (800170c <HAL_UART_MspInit+0x88>)
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <HAL_UART_MspInit+0x88>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	4b11      	ldr	r3, [pc, #68]	@ (800170c <HAL_UART_MspInit+0x88>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	4a10      	ldr	r2, [pc, #64]	@ (800170c <HAL_UART_MspInit+0x88>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <HAL_UART_MspInit+0x88>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016de:	230c      	movs	r3, #12
 80016e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ea:	2303      	movs	r3, #3
 80016ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016ee:	2307      	movs	r3, #7
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	4805      	ldr	r0, [pc, #20]	@ (8001710 <HAL_UART_MspInit+0x8c>)
 80016fa:	f000 f9f3 	bl	8001ae4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016fe:	bf00      	nop
 8001700:	3728      	adds	r7, #40	@ 0x28
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40004400 	.word	0x40004400
 800170c:	40023800 	.word	0x40023800
 8001710:	40020000 	.word	0x40020000

08001714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <NMI_Handler+0x4>

0800171c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <HardFault_Handler+0x4>

08001724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <MemManage_Handler+0x4>

0800172c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <BusFault_Handler+0x4>

08001734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <UsageFault_Handler+0x4>

0800173c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800176a:	f000 f891 	bl	8001890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <SystemInit+0x20>)
 800177a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800177e:	4a05      	ldr	r2, [pc, #20]	@ (8001794 <SystemInit+0x20>)
 8001780:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001784:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001798:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800179c:	f7ff ffea 	bl	8001774 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017a0:	480c      	ldr	r0, [pc, #48]	@ (80017d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017a2:	490d      	ldr	r1, [pc, #52]	@ (80017d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017a4:	4a0d      	ldr	r2, [pc, #52]	@ (80017dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a8:	e002      	b.n	80017b0 <LoopCopyDataInit>

080017aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ae:	3304      	adds	r3, #4

080017b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b4:	d3f9      	bcc.n	80017aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017b6:	4a0a      	ldr	r2, [pc, #40]	@ (80017e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017b8:	4c0a      	ldr	r4, [pc, #40]	@ (80017e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017bc:	e001      	b.n	80017c2 <LoopFillZerobss>

080017be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c0:	3204      	adds	r2, #4

080017c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c4:	d3fb      	bcc.n	80017be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017c6:	f001 fe97 	bl	80034f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ca:	f7ff fd35 	bl	8001238 <main>
  bx  lr    
 80017ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80017dc:	080037dc 	.word	0x080037dc
  ldr r2, =_sbss
 80017e0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80017e4:	200000d0 	.word	0x200000d0

080017e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017e8:	e7fe      	b.n	80017e8 <ADC_IRQHandler>
	...

080017ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017f0:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <HAL_Init+0x40>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a0d      	ldr	r2, [pc, #52]	@ (800182c <HAL_Init+0x40>)
 80017f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017fc:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <HAL_Init+0x40>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <HAL_Init+0x40>)
 8001802:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001806:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001808:	4b08      	ldr	r3, [pc, #32]	@ (800182c <HAL_Init+0x40>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a07      	ldr	r2, [pc, #28]	@ (800182c <HAL_Init+0x40>)
 800180e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001812:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001814:	2003      	movs	r0, #3
 8001816:	f000 f931 	bl	8001a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f808 	bl	8001830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001820:	f7ff fec0 	bl	80015a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023c00 	.word	0x40023c00

08001830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001838:	4b12      	ldr	r3, [pc, #72]	@ (8001884 <HAL_InitTick+0x54>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <HAL_InitTick+0x58>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	4619      	mov	r1, r3
 8001842:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001846:	fbb3 f3f1 	udiv	r3, r3, r1
 800184a:	fbb2 f3f3 	udiv	r3, r2, r3
 800184e:	4618      	mov	r0, r3
 8001850:	f000 f93b 	bl	8001aca <HAL_SYSTICK_Config>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e00e      	b.n	800187c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2b0f      	cmp	r3, #15
 8001862:	d80a      	bhi.n	800187a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001864:	2200      	movs	r2, #0
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	f04f 30ff 	mov.w	r0, #4294967295
 800186c:	f000 f911 	bl	8001a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001870:	4a06      	ldr	r2, [pc, #24]	@ (800188c <HAL_InitTick+0x5c>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001876:	2300      	movs	r3, #0
 8001878:	e000      	b.n	800187c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000004 	.word	0x20000004
 8001888:	2000000c 	.word	0x2000000c
 800188c:	20000008 	.word	0x20000008

08001890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_IncTick+0x20>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	461a      	mov	r2, r3
 800189a:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <HAL_IncTick+0x24>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4413      	add	r3, r2
 80018a0:	4a04      	ldr	r2, [pc, #16]	@ (80018b4 <HAL_IncTick+0x24>)
 80018a2:	6013      	str	r3, [r2, #0]
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	2000000c 	.word	0x2000000c
 80018b4:	200000cc 	.word	0x200000cc

080018b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return uwTick;
 80018bc:	4b03      	ldr	r3, [pc, #12]	@ (80018cc <HAL_GetTick+0x14>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	200000cc 	.word	0x200000cc

080018d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018d8:	f7ff ffee 	bl	80018b8 <HAL_GetTick>
 80018dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e8:	d005      	beq.n	80018f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001914 <HAL_Delay+0x44>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	461a      	mov	r2, r3
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	4413      	add	r3, r2
 80018f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018f6:	bf00      	nop
 80018f8:	f7ff ffde 	bl	80018b8 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	68fa      	ldr	r2, [r7, #12]
 8001904:	429a      	cmp	r2, r3
 8001906:	d8f7      	bhi.n	80018f8 <HAL_Delay+0x28>
  {
  }
}
 8001908:	bf00      	nop
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	2000000c 	.word	0x2000000c

08001918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001928:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <__NVIC_SetPriorityGrouping+0x44>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001934:	4013      	ands	r3, r2
 8001936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800194a:	4a04      	ldr	r2, [pc, #16]	@ (800195c <__NVIC_SetPriorityGrouping+0x44>)
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	60d3      	str	r3, [r2, #12]
}
 8001950:	bf00      	nop
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001964:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <__NVIC_GetPriorityGrouping+0x18>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	0a1b      	lsrs	r3, r3, #8
 800196a:	f003 0307 	and.w	r3, r3, #7
}
 800196e:	4618      	mov	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	6039      	str	r1, [r7, #0]
 8001986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198c:	2b00      	cmp	r3, #0
 800198e:	db0a      	blt.n	80019a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	b2da      	uxtb	r2, r3
 8001994:	490c      	ldr	r1, [pc, #48]	@ (80019c8 <__NVIC_SetPriority+0x4c>)
 8001996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199a:	0112      	lsls	r2, r2, #4
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	440b      	add	r3, r1
 80019a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a4:	e00a      	b.n	80019bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	4908      	ldr	r1, [pc, #32]	@ (80019cc <__NVIC_SetPriority+0x50>)
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	f003 030f 	and.w	r3, r3, #15
 80019b2:	3b04      	subs	r3, #4
 80019b4:	0112      	lsls	r2, r2, #4
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	440b      	add	r3, r1
 80019ba:	761a      	strb	r2, [r3, #24]
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	e000e100 	.word	0xe000e100
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b089      	sub	sp, #36	@ 0x24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	f1c3 0307 	rsb	r3, r3, #7
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	bf28      	it	cs
 80019ee:	2304      	movcs	r3, #4
 80019f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	3304      	adds	r3, #4
 80019f6:	2b06      	cmp	r3, #6
 80019f8:	d902      	bls.n	8001a00 <NVIC_EncodePriority+0x30>
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3b03      	subs	r3, #3
 80019fe:	e000      	b.n	8001a02 <NVIC_EncodePriority+0x32>
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a04:	f04f 32ff 	mov.w	r2, #4294967295
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	43da      	mvns	r2, r3
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	401a      	ands	r2, r3
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a18:	f04f 31ff 	mov.w	r1, #4294967295
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a22:	43d9      	mvns	r1, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a28:	4313      	orrs	r3, r2
         );
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3724      	adds	r7, #36	@ 0x24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a48:	d301      	bcc.n	8001a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00f      	b.n	8001a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a78 <SysTick_Config+0x40>)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a56:	210f      	movs	r1, #15
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f7ff ff8e 	bl	800197c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a60:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <SysTick_Config+0x40>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a66:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <SysTick_Config+0x40>)
 8001a68:	2207      	movs	r2, #7
 8001a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	e000e010 	.word	0xe000e010

08001a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f7ff ff47 	bl	8001918 <__NVIC_SetPriorityGrouping>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b086      	sub	sp, #24
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	4603      	mov	r3, r0
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
 8001a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa4:	f7ff ff5c 	bl	8001960 <__NVIC_GetPriorityGrouping>
 8001aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	6978      	ldr	r0, [r7, #20]
 8001ab0:	f7ff ff8e 	bl	80019d0 <NVIC_EncodePriority>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ff5d 	bl	800197c <__NVIC_SetPriority>
}
 8001ac2:	bf00      	nop
 8001ac4:	3718      	adds	r7, #24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffb0 	bl	8001a38 <SysTick_Config>
 8001ad8:	4603      	mov	r3, r0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b089      	sub	sp, #36	@ 0x24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
 8001afe:	e165      	b.n	8001dcc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b00:	2201      	movs	r2, #1
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	4013      	ands	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	f040 8154 	bne.w	8001dc6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d005      	beq.n	8001b36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d130      	bne.n	8001b98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	2203      	movs	r2, #3
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	43db      	mvns	r3, r3
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	091b      	lsrs	r3, r3, #4
 8001b82:	f003 0201 	and.w	r2, r3, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	2b03      	cmp	r3, #3
 8001ba2:	d017      	beq.n	8001bd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	2203      	movs	r2, #3
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 0303 	and.w	r3, r3, #3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d123      	bne.n	8001c28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	08da      	lsrs	r2, r3, #3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3208      	adds	r2, #8
 8001be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	220f      	movs	r2, #15
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4013      	ands	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	691a      	ldr	r2, [r3, #16]
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	08da      	lsrs	r2, r3, #3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3208      	adds	r2, #8
 8001c22:	69b9      	ldr	r1, [r7, #24]
 8001c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	2203      	movs	r2, #3
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0203 	and.w	r2, r3, #3
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 80ae 	beq.w	8001dc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	4b5d      	ldr	r3, [pc, #372]	@ (8001de4 <HAL_GPIO_Init+0x300>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	4a5c      	ldr	r2, [pc, #368]	@ (8001de4 <HAL_GPIO_Init+0x300>)
 8001c74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7a:	4b5a      	ldr	r3, [pc, #360]	@ (8001de4 <HAL_GPIO_Init+0x300>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c86:	4a58      	ldr	r2, [pc, #352]	@ (8001de8 <HAL_GPIO_Init+0x304>)
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	089b      	lsrs	r3, r3, #2
 8001c8c:	3302      	adds	r3, #2
 8001c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	220f      	movs	r2, #15
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4f      	ldr	r2, [pc, #316]	@ (8001dec <HAL_GPIO_Init+0x308>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d025      	beq.n	8001cfe <HAL_GPIO_Init+0x21a>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a4e      	ldr	r2, [pc, #312]	@ (8001df0 <HAL_GPIO_Init+0x30c>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d01f      	beq.n	8001cfa <HAL_GPIO_Init+0x216>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4d      	ldr	r2, [pc, #308]	@ (8001df4 <HAL_GPIO_Init+0x310>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d019      	beq.n	8001cf6 <HAL_GPIO_Init+0x212>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a4c      	ldr	r2, [pc, #304]	@ (8001df8 <HAL_GPIO_Init+0x314>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d013      	beq.n	8001cf2 <HAL_GPIO_Init+0x20e>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a4b      	ldr	r2, [pc, #300]	@ (8001dfc <HAL_GPIO_Init+0x318>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00d      	beq.n	8001cee <HAL_GPIO_Init+0x20a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a4a      	ldr	r2, [pc, #296]	@ (8001e00 <HAL_GPIO_Init+0x31c>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d007      	beq.n	8001cea <HAL_GPIO_Init+0x206>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a49      	ldr	r2, [pc, #292]	@ (8001e04 <HAL_GPIO_Init+0x320>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d101      	bne.n	8001ce6 <HAL_GPIO_Init+0x202>
 8001ce2:	2306      	movs	r3, #6
 8001ce4:	e00c      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001ce6:	2307      	movs	r3, #7
 8001ce8:	e00a      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001cea:	2305      	movs	r3, #5
 8001cec:	e008      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001cee:	2304      	movs	r3, #4
 8001cf0:	e006      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e004      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e002      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <HAL_GPIO_Init+0x21c>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	69fa      	ldr	r2, [r7, #28]
 8001d02:	f002 0203 	and.w	r2, r2, #3
 8001d06:	0092      	lsls	r2, r2, #2
 8001d08:	4093      	lsls	r3, r2
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d10:	4935      	ldr	r1, [pc, #212]	@ (8001de8 <HAL_GPIO_Init+0x304>)
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3302      	adds	r3, #2
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d1e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d42:	4a31      	ldr	r2, [pc, #196]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d48:	4b2f      	ldr	r3, [pc, #188]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d6c:	4a26      	ldr	r2, [pc, #152]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d72:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d96:	4a1c      	ldr	r2, [pc, #112]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dc0:	4a11      	ldr	r2, [pc, #68]	@ (8001e08 <HAL_GPIO_Init+0x324>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	61fb      	str	r3, [r7, #28]
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	2b0f      	cmp	r3, #15
 8001dd0:	f67f ae96 	bls.w	8001b00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	bf00      	nop
 8001dd8:	3724      	adds	r7, #36	@ 0x24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40013800 	.word	0x40013800
 8001dec:	40020000 	.word	0x40020000
 8001df0:	40020400 	.word	0x40020400
 8001df4:	40020800 	.word	0x40020800
 8001df8:	40020c00 	.word	0x40020c00
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40021400 	.word	0x40021400
 8001e04:	40021800 	.word	0x40021800
 8001e08:	40013c00 	.word	0x40013c00

08001e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	807b      	strh	r3, [r7, #2]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e1c:	787b      	ldrb	r3, [r7, #1]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e22:	887a      	ldrh	r2, [r7, #2]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e28:	e003      	b.n	8001e32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e2a:	887b      	ldrh	r3, [r7, #2]
 8001e2c:	041a      	lsls	r2, r3, #16
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	619a      	str	r2, [r3, #24]
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0cc      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e54:	4b68      	ldr	r3, [pc, #416]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 030f 	and.w	r3, r3, #15
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d90c      	bls.n	8001e7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e62:	4b65      	ldr	r3, [pc, #404]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6a:	4b63      	ldr	r3, [pc, #396]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d001      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e0b8      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d020      	beq.n	8001eca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e94:	4b59      	ldr	r3, [pc, #356]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	4a58      	ldr	r2, [pc, #352]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001e9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d005      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eac:	4b53      	ldr	r3, [pc, #332]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4a52      	ldr	r2, [pc, #328]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001eb2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001eb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eb8:	4b50      	ldr	r3, [pc, #320]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	494d      	ldr	r1, [pc, #308]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d044      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d107      	bne.n	8001eee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ede:	4b47      	ldr	r3, [pc, #284]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d119      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e07f      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d003      	beq.n	8001efe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	d107      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efe:	4b3f      	ldr	r3, [pc, #252]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e06f      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e067      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f1e:	4b37      	ldr	r3, [pc, #220]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f023 0203 	bic.w	r2, r3, #3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	4934      	ldr	r1, [pc, #208]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f30:	f7ff fcc2 	bl	80018b8 <HAL_GetTick>
 8001f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	e00a      	b.n	8001f4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f38:	f7ff fcbe 	bl	80018b8 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e04f      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 020c 	and.w	r2, r3, #12
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d1eb      	bne.n	8001f38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f60:	4b25      	ldr	r3, [pc, #148]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 030f 	and.w	r3, r3, #15
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d20c      	bcs.n	8001f88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6e:	4b22      	ldr	r3, [pc, #136]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f76:	4b20      	ldr	r3, [pc, #128]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 030f 	and.w	r3, r3, #15
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e032      	b.n	8001fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d008      	beq.n	8001fa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f94:	4b19      	ldr	r3, [pc, #100]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	4916      	ldr	r1, [pc, #88]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d009      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fb2:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	490e      	ldr	r1, [pc, #56]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fc6:	f000 f855 	bl	8002074 <HAL_RCC_GetSysClockFreq>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <HAL_RCC_ClockConfig+0x1bc>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	091b      	lsrs	r3, r3, #4
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	490a      	ldr	r1, [pc, #40]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001fd8:	5ccb      	ldrb	r3, [r1, r3]
 8001fda:	fa22 f303 	lsr.w	r3, r2, r3
 8001fde:	4a09      	ldr	r2, [pc, #36]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001fe2:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <HAL_RCC_ClockConfig+0x1c8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fc22 	bl	8001830 <HAL_InitTick>

  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023c00 	.word	0x40023c00
 8001ffc:	40023800 	.word	0x40023800
 8002000:	080037b4 	.word	0x080037b4
 8002004:	20000004 	.word	0x20000004
 8002008:	20000008 	.word	0x20000008

0800200c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002010:	4b03      	ldr	r3, [pc, #12]	@ (8002020 <HAL_RCC_GetHCLKFreq+0x14>)
 8002012:	681b      	ldr	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20000004 	.word	0x20000004

08002024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002028:	f7ff fff0 	bl	800200c <HAL_RCC_GetHCLKFreq>
 800202c:	4602      	mov	r2, r0
 800202e:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	0a9b      	lsrs	r3, r3, #10
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	4903      	ldr	r1, [pc, #12]	@ (8002048 <HAL_RCC_GetPCLK1Freq+0x24>)
 800203a:	5ccb      	ldrb	r3, [r1, r3]
 800203c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002040:	4618      	mov	r0, r3
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40023800 	.word	0x40023800
 8002048:	080037c4 	.word	0x080037c4

0800204c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002050:	f7ff ffdc 	bl	800200c <HAL_RCC_GetHCLKFreq>
 8002054:	4602      	mov	r2, r0
 8002056:	4b05      	ldr	r3, [pc, #20]	@ (800206c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	0b5b      	lsrs	r3, r3, #13
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	4903      	ldr	r1, [pc, #12]	@ (8002070 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002062:	5ccb      	ldrb	r3, [r1, r3]
 8002064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002068:	4618      	mov	r0, r3
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40023800 	.word	0x40023800
 8002070:	080037c4 	.word	0x080037c4

08002074 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002078:	b0ae      	sub	sp, #184	@ 0xb8
 800207a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800207c:	2300      	movs	r3, #0
 800207e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002082:	2300      	movs	r3, #0
 8002084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800208e:	2300      	movs	r3, #0
 8002090:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800209a:	4bcb      	ldr	r3, [pc, #812]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 030c 	and.w	r3, r3, #12
 80020a2:	2b0c      	cmp	r3, #12
 80020a4:	f200 8206 	bhi.w	80024b4 <HAL_RCC_GetSysClockFreq+0x440>
 80020a8:	a201      	add	r2, pc, #4	@ (adr r2, 80020b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80020aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ae:	bf00      	nop
 80020b0:	080020e5 	.word	0x080020e5
 80020b4:	080024b5 	.word	0x080024b5
 80020b8:	080024b5 	.word	0x080024b5
 80020bc:	080024b5 	.word	0x080024b5
 80020c0:	080020ed 	.word	0x080020ed
 80020c4:	080024b5 	.word	0x080024b5
 80020c8:	080024b5 	.word	0x080024b5
 80020cc:	080024b5 	.word	0x080024b5
 80020d0:	080020f5 	.word	0x080020f5
 80020d4:	080024b5 	.word	0x080024b5
 80020d8:	080024b5 	.word	0x080024b5
 80020dc:	080024b5 	.word	0x080024b5
 80020e0:	080022e5 	.word	0x080022e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020e4:	4bb9      	ldr	r3, [pc, #740]	@ (80023cc <HAL_RCC_GetSysClockFreq+0x358>)
 80020e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 80020ea:	e1e7      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020ec:	4bb8      	ldr	r3, [pc, #736]	@ (80023d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80020ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80020f2:	e1e3      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020f4:	4bb4      	ldr	r3, [pc, #720]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002100:	4bb1      	ldr	r3, [pc, #708]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d071      	beq.n	80021f0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800210c:	4bae      	ldr	r3, [pc, #696]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	099b      	lsrs	r3, r3, #6
 8002112:	2200      	movs	r2, #0
 8002114:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002118:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800211c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002124:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002128:	2300      	movs	r3, #0
 800212a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800212e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002132:	4622      	mov	r2, r4
 8002134:	462b      	mov	r3, r5
 8002136:	f04f 0000 	mov.w	r0, #0
 800213a:	f04f 0100 	mov.w	r1, #0
 800213e:	0159      	lsls	r1, r3, #5
 8002140:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002144:	0150      	lsls	r0, r2, #5
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4621      	mov	r1, r4
 800214c:	1a51      	subs	r1, r2, r1
 800214e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002150:	4629      	mov	r1, r5
 8002152:	eb63 0301 	sbc.w	r3, r3, r1
 8002156:	647b      	str	r3, [r7, #68]	@ 0x44
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	f04f 0300 	mov.w	r3, #0
 8002160:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002164:	4649      	mov	r1, r9
 8002166:	018b      	lsls	r3, r1, #6
 8002168:	4641      	mov	r1, r8
 800216a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800216e:	4641      	mov	r1, r8
 8002170:	018a      	lsls	r2, r1, #6
 8002172:	4641      	mov	r1, r8
 8002174:	1a51      	subs	r1, r2, r1
 8002176:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002178:	4649      	mov	r1, r9
 800217a:	eb63 0301 	sbc.w	r3, r3, r1
 800217e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800218c:	4649      	mov	r1, r9
 800218e:	00cb      	lsls	r3, r1, #3
 8002190:	4641      	mov	r1, r8
 8002192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002196:	4641      	mov	r1, r8
 8002198:	00ca      	lsls	r2, r1, #3
 800219a:	4610      	mov	r0, r2
 800219c:	4619      	mov	r1, r3
 800219e:	4603      	mov	r3, r0
 80021a0:	4622      	mov	r2, r4
 80021a2:	189b      	adds	r3, r3, r2
 80021a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80021a6:	462b      	mov	r3, r5
 80021a8:	460a      	mov	r2, r1
 80021aa:	eb42 0303 	adc.w	r3, r2, r3
 80021ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	f04f 0300 	mov.w	r3, #0
 80021b8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80021bc:	4629      	mov	r1, r5
 80021be:	024b      	lsls	r3, r1, #9
 80021c0:	4621      	mov	r1, r4
 80021c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80021c6:	4621      	mov	r1, r4
 80021c8:	024a      	lsls	r2, r1, #9
 80021ca:	4610      	mov	r0, r2
 80021cc:	4619      	mov	r1, r3
 80021ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021d2:	2200      	movs	r2, #0
 80021d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80021d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80021dc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80021e0:	f7fe f810 	bl	8000204 <__aeabi_uldivmod>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4613      	mov	r3, r2
 80021ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80021ee:	e067      	b.n	80022c0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021f0:	4b75      	ldr	r3, [pc, #468]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	099b      	lsrs	r3, r3, #6
 80021f6:	2200      	movs	r2, #0
 80021f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80021fc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002200:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002208:	67bb      	str	r3, [r7, #120]	@ 0x78
 800220a:	2300      	movs	r3, #0
 800220c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800220e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002212:	4622      	mov	r2, r4
 8002214:	462b      	mov	r3, r5
 8002216:	f04f 0000 	mov.w	r0, #0
 800221a:	f04f 0100 	mov.w	r1, #0
 800221e:	0159      	lsls	r1, r3, #5
 8002220:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002224:	0150      	lsls	r0, r2, #5
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4621      	mov	r1, r4
 800222c:	1a51      	subs	r1, r2, r1
 800222e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002230:	4629      	mov	r1, r5
 8002232:	eb63 0301 	sbc.w	r3, r3, r1
 8002236:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	f04f 0300 	mov.w	r3, #0
 8002240:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002244:	4649      	mov	r1, r9
 8002246:	018b      	lsls	r3, r1, #6
 8002248:	4641      	mov	r1, r8
 800224a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800224e:	4641      	mov	r1, r8
 8002250:	018a      	lsls	r2, r1, #6
 8002252:	4641      	mov	r1, r8
 8002254:	ebb2 0a01 	subs.w	sl, r2, r1
 8002258:	4649      	mov	r1, r9
 800225a:	eb63 0b01 	sbc.w	fp, r3, r1
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	f04f 0300 	mov.w	r3, #0
 8002266:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800226a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800226e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002272:	4692      	mov	sl, r2
 8002274:	469b      	mov	fp, r3
 8002276:	4623      	mov	r3, r4
 8002278:	eb1a 0303 	adds.w	r3, sl, r3
 800227c:	623b      	str	r3, [r7, #32]
 800227e:	462b      	mov	r3, r5
 8002280:	eb4b 0303 	adc.w	r3, fp, r3
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002292:	4629      	mov	r1, r5
 8002294:	028b      	lsls	r3, r1, #10
 8002296:	4621      	mov	r1, r4
 8002298:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800229c:	4621      	mov	r1, r4
 800229e:	028a      	lsls	r2, r1, #10
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022a8:	2200      	movs	r2, #0
 80022aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80022ac:	677a      	str	r2, [r7, #116]	@ 0x74
 80022ae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80022b2:	f7fd ffa7 	bl	8000204 <__aeabi_uldivmod>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4613      	mov	r3, r2
 80022bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80022c0:	4b41      	ldr	r3, [pc, #260]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	0c1b      	lsrs	r3, r3, #16
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	3301      	adds	r3, #1
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80022d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80022d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022da:	fbb2 f3f3 	udiv	r3, r2, r3
 80022de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80022e2:	e0eb      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022e4:	4b38      	ldr	r3, [pc, #224]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022f0:	4b35      	ldr	r3, [pc, #212]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d06b      	beq.n	80023d4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022fc:	4b32      	ldr	r3, [pc, #200]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	099b      	lsrs	r3, r3, #6
 8002302:	2200      	movs	r2, #0
 8002304:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002306:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800230a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800230e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002310:	2300      	movs	r3, #0
 8002312:	667b      	str	r3, [r7, #100]	@ 0x64
 8002314:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002318:	4622      	mov	r2, r4
 800231a:	462b      	mov	r3, r5
 800231c:	f04f 0000 	mov.w	r0, #0
 8002320:	f04f 0100 	mov.w	r1, #0
 8002324:	0159      	lsls	r1, r3, #5
 8002326:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800232a:	0150      	lsls	r0, r2, #5
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4621      	mov	r1, r4
 8002332:	1a51      	subs	r1, r2, r1
 8002334:	61b9      	str	r1, [r7, #24]
 8002336:	4629      	mov	r1, r5
 8002338:	eb63 0301 	sbc.w	r3, r3, r1
 800233c:	61fb      	str	r3, [r7, #28]
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800234a:	4659      	mov	r1, fp
 800234c:	018b      	lsls	r3, r1, #6
 800234e:	4651      	mov	r1, sl
 8002350:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002354:	4651      	mov	r1, sl
 8002356:	018a      	lsls	r2, r1, #6
 8002358:	4651      	mov	r1, sl
 800235a:	ebb2 0801 	subs.w	r8, r2, r1
 800235e:	4659      	mov	r1, fp
 8002360:	eb63 0901 	sbc.w	r9, r3, r1
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002370:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002374:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002378:	4690      	mov	r8, r2
 800237a:	4699      	mov	r9, r3
 800237c:	4623      	mov	r3, r4
 800237e:	eb18 0303 	adds.w	r3, r8, r3
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	462b      	mov	r3, r5
 8002386:	eb49 0303 	adc.w	r3, r9, r3
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	f04f 0300 	mov.w	r3, #0
 8002394:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002398:	4629      	mov	r1, r5
 800239a:	024b      	lsls	r3, r1, #9
 800239c:	4621      	mov	r1, r4
 800239e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023a2:	4621      	mov	r1, r4
 80023a4:	024a      	lsls	r2, r1, #9
 80023a6:	4610      	mov	r0, r2
 80023a8:	4619      	mov	r1, r3
 80023aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023ae:	2200      	movs	r2, #0
 80023b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80023b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80023b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80023b8:	f7fd ff24 	bl	8000204 <__aeabi_uldivmod>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4613      	mov	r3, r2
 80023c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023c6:	e065      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0x420>
 80023c8:	40023800 	.word	0x40023800
 80023cc:	00f42400 	.word	0x00f42400
 80023d0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023d4:	4b3d      	ldr	r3, [pc, #244]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x458>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	099b      	lsrs	r3, r3, #6
 80023da:	2200      	movs	r2, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	4611      	mov	r1, r2
 80023e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80023e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80023e6:	2300      	movs	r3, #0
 80023e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80023ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80023ee:	4642      	mov	r2, r8
 80023f0:	464b      	mov	r3, r9
 80023f2:	f04f 0000 	mov.w	r0, #0
 80023f6:	f04f 0100 	mov.w	r1, #0
 80023fa:	0159      	lsls	r1, r3, #5
 80023fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002400:	0150      	lsls	r0, r2, #5
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4641      	mov	r1, r8
 8002408:	1a51      	subs	r1, r2, r1
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	4649      	mov	r1, r9
 800240e:	eb63 0301 	sbc.w	r3, r3, r1
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	f04f 0200 	mov.w	r2, #0
 8002418:	f04f 0300 	mov.w	r3, #0
 800241c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002420:	4659      	mov	r1, fp
 8002422:	018b      	lsls	r3, r1, #6
 8002424:	4651      	mov	r1, sl
 8002426:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800242a:	4651      	mov	r1, sl
 800242c:	018a      	lsls	r2, r1, #6
 800242e:	4651      	mov	r1, sl
 8002430:	1a54      	subs	r4, r2, r1
 8002432:	4659      	mov	r1, fp
 8002434:	eb63 0501 	sbc.w	r5, r3, r1
 8002438:	f04f 0200 	mov.w	r2, #0
 800243c:	f04f 0300 	mov.w	r3, #0
 8002440:	00eb      	lsls	r3, r5, #3
 8002442:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002446:	00e2      	lsls	r2, r4, #3
 8002448:	4614      	mov	r4, r2
 800244a:	461d      	mov	r5, r3
 800244c:	4643      	mov	r3, r8
 800244e:	18e3      	adds	r3, r4, r3
 8002450:	603b      	str	r3, [r7, #0]
 8002452:	464b      	mov	r3, r9
 8002454:	eb45 0303 	adc.w	r3, r5, r3
 8002458:	607b      	str	r3, [r7, #4]
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002466:	4629      	mov	r1, r5
 8002468:	028b      	lsls	r3, r1, #10
 800246a:	4621      	mov	r1, r4
 800246c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002470:	4621      	mov	r1, r4
 8002472:	028a      	lsls	r2, r1, #10
 8002474:	4610      	mov	r0, r2
 8002476:	4619      	mov	r1, r3
 8002478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800247c:	2200      	movs	r2, #0
 800247e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002480:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002482:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002486:	f7fd febd 	bl	8000204 <__aeabi_uldivmod>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	4613      	mov	r3, r2
 8002490:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002494:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x458>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	0f1b      	lsrs	r3, r3, #28
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80024a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80024a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80024b2:	e003      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024b4:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80024b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80024ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	37b8      	adds	r7, #184	@ 0xb8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024ca:	bf00      	nop
 80024cc:	40023800 	.word	0x40023800
 80024d0:	00f42400 	.word	0x00f42400

080024d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e28d      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 8083 	beq.w	80025fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80024f4:	4b94      	ldr	r3, [pc, #592]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 030c 	and.w	r3, r3, #12
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d019      	beq.n	8002534 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002500:	4b91      	ldr	r3, [pc, #580]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002508:	2b08      	cmp	r3, #8
 800250a:	d106      	bne.n	800251a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800250c:	4b8e      	ldr	r3, [pc, #568]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002514:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002518:	d00c      	beq.n	8002534 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800251a:	4b8b      	ldr	r3, [pc, #556]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002522:	2b0c      	cmp	r3, #12
 8002524:	d112      	bne.n	800254c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002526:	4b88      	ldr	r3, [pc, #544]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800252e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002532:	d10b      	bne.n	800254c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002534:	4b84      	ldr	r3, [pc, #528]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d05b      	beq.n	80025f8 <HAL_RCC_OscConfig+0x124>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d157      	bne.n	80025f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e25a      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002554:	d106      	bne.n	8002564 <HAL_RCC_OscConfig+0x90>
 8002556:	4b7c      	ldr	r3, [pc, #496]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a7b      	ldr	r2, [pc, #492]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800255c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e01d      	b.n	80025a0 <HAL_RCC_OscConfig+0xcc>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800256c:	d10c      	bne.n	8002588 <HAL_RCC_OscConfig+0xb4>
 800256e:	4b76      	ldr	r3, [pc, #472]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a75      	ldr	r2, [pc, #468]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002574:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	4b73      	ldr	r3, [pc, #460]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a72      	ldr	r2, [pc, #456]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	e00b      	b.n	80025a0 <HAL_RCC_OscConfig+0xcc>
 8002588:	4b6f      	ldr	r3, [pc, #444]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a6e      	ldr	r2, [pc, #440]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800258e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002592:	6013      	str	r3, [r2, #0]
 8002594:	4b6c      	ldr	r3, [pc, #432]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a6b      	ldr	r2, [pc, #428]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800259a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800259e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d013      	beq.n	80025d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a8:	f7ff f986 	bl	80018b8 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b0:	f7ff f982 	bl	80018b8 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b64      	cmp	r3, #100	@ 0x64
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e21f      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c2:	4b61      	ldr	r3, [pc, #388]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0xdc>
 80025ce:	e014      	b.n	80025fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d0:	f7ff f972 	bl	80018b8 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025d8:	f7ff f96e 	bl	80018b8 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b64      	cmp	r3, #100	@ 0x64
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e20b      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ea:	4b57      	ldr	r3, [pc, #348]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x104>
 80025f6:	e000      	b.n	80025fa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d06f      	beq.n	80026e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002606:	4b50      	ldr	r3, [pc, #320]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	2b00      	cmp	r3, #0
 8002610:	d017      	beq.n	8002642 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002612:	4b4d      	ldr	r3, [pc, #308]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800261a:	2b08      	cmp	r3, #8
 800261c:	d105      	bne.n	800262a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800261e:	4b4a      	ldr	r3, [pc, #296]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00b      	beq.n	8002642 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800262a:	4b47      	ldr	r3, [pc, #284]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002632:	2b0c      	cmp	r3, #12
 8002634:	d11c      	bne.n	8002670 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002636:	4b44      	ldr	r3, [pc, #272]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d116      	bne.n	8002670 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002642:	4b41      	ldr	r3, [pc, #260]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_RCC_OscConfig+0x186>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d001      	beq.n	800265a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e1d3      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265a:	4b3b      	ldr	r3, [pc, #236]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	4937      	ldr	r1, [pc, #220]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266e:	e03a      	b.n	80026e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d020      	beq.n	80026ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002678:	4b34      	ldr	r3, [pc, #208]	@ (800274c <HAL_RCC_OscConfig+0x278>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7ff f91b 	bl	80018b8 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002686:	f7ff f917 	bl	80018b8 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e1b4      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002698:	4b2b      	ldr	r3, [pc, #172]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a4:	4b28      	ldr	r3, [pc, #160]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4925      	ldr	r1, [pc, #148]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]
 80026b8:	e015      	b.n	80026e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ba:	4b24      	ldr	r3, [pc, #144]	@ (800274c <HAL_RCC_OscConfig+0x278>)
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f7ff f8fa 	bl	80018b8 <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026c8:	f7ff f8f6 	bl	80018b8 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e193      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026da:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d036      	beq.n	8002760 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d016      	beq.n	8002728 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002700:	f7ff f8da 	bl	80018b8 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002708:	f7ff f8d6 	bl	80018b8 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e173      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271a:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_RCC_OscConfig+0x274>)
 800271c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0f0      	beq.n	8002708 <HAL_RCC_OscConfig+0x234>
 8002726:	e01b      	b.n	8002760 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272e:	f7ff f8c3 	bl	80018b8 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002734:	e00e      	b.n	8002754 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002736:	f7ff f8bf 	bl	80018b8 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d907      	bls.n	8002754 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e15c      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
 8002748:	40023800 	.word	0x40023800
 800274c:	42470000 	.word	0x42470000
 8002750:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002754:	4b8a      	ldr	r3, [pc, #552]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1ea      	bne.n	8002736 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8097 	beq.w	800289c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002772:	4b83      	ldr	r3, [pc, #524]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10f      	bne.n	800279e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	4b7f      	ldr	r3, [pc, #508]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	4a7e      	ldr	r2, [pc, #504]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800278c:	6413      	str	r3, [r2, #64]	@ 0x40
 800278e:	4b7c      	ldr	r3, [pc, #496]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279a:	2301      	movs	r3, #1
 800279c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279e:	4b79      	ldr	r3, [pc, #484]	@ (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d118      	bne.n	80027dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027aa:	4b76      	ldr	r3, [pc, #472]	@ (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a75      	ldr	r2, [pc, #468]	@ (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b6:	f7ff f87f 	bl	80018b8 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027be:	f7ff f87b 	bl	80018b8 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e118      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d0:	4b6c      	ldr	r3, [pc, #432]	@ (8002984 <HAL_RCC_OscConfig+0x4b0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0f0      	beq.n	80027be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_OscConfig+0x31e>
 80027e4:	4b66      	ldr	r3, [pc, #408]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e8:	4a65      	ldr	r2, [pc, #404]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f0:	e01c      	b.n	800282c <HAL_RCC_OscConfig+0x358>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	2b05      	cmp	r3, #5
 80027f8:	d10c      	bne.n	8002814 <HAL_RCC_OscConfig+0x340>
 80027fa:	4b61      	ldr	r3, [pc, #388]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80027fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027fe:	4a60      	ldr	r2, [pc, #384]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002800:	f043 0304 	orr.w	r3, r3, #4
 8002804:	6713      	str	r3, [r2, #112]	@ 0x70
 8002806:	4b5e      	ldr	r3, [pc, #376]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280a:	4a5d      	ldr	r2, [pc, #372]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	6713      	str	r3, [r2, #112]	@ 0x70
 8002812:	e00b      	b.n	800282c <HAL_RCC_OscConfig+0x358>
 8002814:	4b5a      	ldr	r3, [pc, #360]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002818:	4a59      	ldr	r2, [pc, #356]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 800281a:	f023 0301 	bic.w	r3, r3, #1
 800281e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002820:	4b57      	ldr	r3, [pc, #348]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002824:	4a56      	ldr	r2, [pc, #344]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002826:	f023 0304 	bic.w	r3, r3, #4
 800282a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d015      	beq.n	8002860 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002834:	f7ff f840 	bl	80018b8 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283a:	e00a      	b.n	8002852 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800283c:	f7ff f83c 	bl	80018b8 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e0d7      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002852:	4b4b      	ldr	r3, [pc, #300]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0ee      	beq.n	800283c <HAL_RCC_OscConfig+0x368>
 800285e:	e014      	b.n	800288a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002860:	f7ff f82a 	bl	80018b8 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002866:	e00a      	b.n	800287e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002868:	f7ff f826 	bl	80018b8 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e0c1      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800287e:	4b40      	ldr	r3, [pc, #256]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1ee      	bne.n	8002868 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d105      	bne.n	800289c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002890:	4b3b      	ldr	r3, [pc, #236]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	4a3a      	ldr	r2, [pc, #232]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80ad 	beq.w	8002a00 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028a6:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 030c 	and.w	r3, r3, #12
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d060      	beq.n	8002974 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d145      	bne.n	8002946 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	4b33      	ldr	r3, [pc, #204]	@ (8002988 <HAL_RCC_OscConfig+0x4b4>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe fffa 	bl	80018b8 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe fff6 	bl	80018b8 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e093      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69da      	ldr	r2, [r3, #28]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fc:	085b      	lsrs	r3, r3, #1
 80028fe:	3b01      	subs	r3, #1
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002908:	061b      	lsls	r3, r3, #24
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	071b      	lsls	r3, r3, #28
 8002912:	491b      	ldr	r1, [pc, #108]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002918:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <HAL_RCC_OscConfig+0x4b4>)
 800291a:	2201      	movs	r2, #1
 800291c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291e:	f7fe ffcb 	bl	80018b8 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002926:	f7fe ffc7 	bl	80018b8 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e064      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002938:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0f0      	beq.n	8002926 <HAL_RCC_OscConfig+0x452>
 8002944:	e05c      	b.n	8002a00 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002946:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <HAL_RCC_OscConfig+0x4b4>)
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7fe ffb4 	bl	80018b8 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002954:	f7fe ffb0 	bl	80018b8 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e04d      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002966:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <HAL_RCC_OscConfig+0x4ac>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0x480>
 8002972:	e045      	b.n	8002a00 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d107      	bne.n	800298c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e040      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
 8002980:	40023800 	.word	0x40023800
 8002984:	40007000 	.word	0x40007000
 8002988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800298c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a0c <HAL_RCC_OscConfig+0x538>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d030      	beq.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d129      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d122      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029bc:	4013      	ands	r3, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d119      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d2:	085b      	lsrs	r3, r3, #1
 80029d4:	3b01      	subs	r3, #1
 80029d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d8:	429a      	cmp	r2, r3
 80029da:	d10f      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d107      	bne.n	80029fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d001      	beq.n	8002a00 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e000      	b.n	8002a02 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800

08002a10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e07b      	b.n	8002b1a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d108      	bne.n	8002a3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a32:	d009      	beq.n	8002a48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	61da      	str	r2, [r3, #28]
 8002a3a:	e005      	b.n	8002a48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d106      	bne.n	8002a68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7fe fdc6 	bl	80015f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2202      	movs	r2, #2
 8002a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a90:	431a      	orrs	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	f003 0302 	and.w	r3, r3, #2
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002acc:	ea42 0103 	orr.w	r1, r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	0c1b      	lsrs	r3, r3, #16
 8002ae6:	f003 0104 	and.w	r1, r3, #4
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aee:	f003 0210 	and.w	r2, r3, #16
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	69da      	ldr	r2, [r3, #28]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b088      	sub	sp, #32
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_SPI_Transmit+0x22>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e12d      	b.n	8002da0 <HAL_SPI_Transmit+0x27e>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b4c:	f7fe feb4 	bl	80018b8 <HAL_GetTick>
 8002b50:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002b52:	88fb      	ldrh	r3, [r7, #6]
 8002b54:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d002      	beq.n	8002b68 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002b62:	2302      	movs	r3, #2
 8002b64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b66:	e116      	b.n	8002d96 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d002      	beq.n	8002b74 <HAL_SPI_Transmit+0x52>
 8002b6e:	88fb      	ldrh	r3, [r7, #6]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b78:	e10d      	b.n	8002d96 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	88fa      	ldrh	r2, [r7, #6]
 8002b92:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	88fa      	ldrh	r2, [r7, #6]
 8002b98:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bc0:	d10f      	bne.n	8002be2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002be0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bec:	2b40      	cmp	r3, #64	@ 0x40
 8002bee:	d007      	beq.n	8002c00 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c08:	d14f      	bne.n	8002caa <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d002      	beq.n	8002c18 <HAL_SPI_Transmit+0xf6>
 8002c12:	8afb      	ldrh	r3, [r7, #22]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d142      	bne.n	8002c9e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1c:	881a      	ldrh	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c28:	1c9a      	adds	r2, r3, #2
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	3b01      	subs	r3, #1
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c3c:	e02f      	b.n	8002c9e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 0302 	and.w	r3, r3, #2
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d112      	bne.n	8002c72 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c50:	881a      	ldrh	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5c:	1c9a      	adds	r2, r3, #2
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c70:	e015      	b.n	8002c9e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c72:	f7fe fe21 	bl	80018b8 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d803      	bhi.n	8002c8a <HAL_SPI_Transmit+0x168>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c88:	d102      	bne.n	8002c90 <HAL_SPI_Transmit+0x16e>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d106      	bne.n	8002c9e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002c9c:	e07b      	b.n	8002d96 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1ca      	bne.n	8002c3e <HAL_SPI_Transmit+0x11c>
 8002ca8:	e050      	b.n	8002d4c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d002      	beq.n	8002cb8 <HAL_SPI_Transmit+0x196>
 8002cb2:	8afb      	ldrh	r3, [r7, #22]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d144      	bne.n	8002d42 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	330c      	adds	r3, #12
 8002cc2:	7812      	ldrb	r2, [r2, #0]
 8002cc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002cde:	e030      	b.n	8002d42 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d113      	bne.n	8002d16 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	330c      	adds	r3, #12
 8002cf8:	7812      	ldrb	r2, [r2, #0]
 8002cfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d14:	e015      	b.n	8002d42 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d16:	f7fe fdcf 	bl	80018b8 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d803      	bhi.n	8002d2e <HAL_SPI_Transmit+0x20c>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2c:	d102      	bne.n	8002d34 <HAL_SPI_Transmit+0x212>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d106      	bne.n	8002d42 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002d40:	e029      	b.n	8002d96 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1c9      	bne.n	8002ce0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	6839      	ldr	r1, [r7, #0]
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f000 f8b1 	bl	8002eb8 <SPI_EndRxTxTransaction>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10a      	bne.n	8002d80 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	613b      	str	r3, [r7, #16]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	613b      	str	r3, [r7, #16]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d002      	beq.n	8002d8e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	77fb      	strb	r3, [r7, #31]
 8002d8c:	e003      	b.n	8002d96 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002d9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3720      	adds	r7, #32
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	603b      	str	r3, [r7, #0]
 8002db4:	4613      	mov	r3, r2
 8002db6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002db8:	f7fe fd7e 	bl	80018b8 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002dc8:	f7fe fd76 	bl	80018b8 <HAL_GetTick>
 8002dcc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002dce:	4b39      	ldr	r3, [pc, #228]	@ (8002eb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	015b      	lsls	r3, r3, #5
 8002dd4:	0d1b      	lsrs	r3, r3, #20
 8002dd6:	69fa      	ldr	r2, [r7, #28]
 8002dd8:	fb02 f303 	mul.w	r3, r2, r3
 8002ddc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002dde:	e054      	b.n	8002e8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de6:	d050      	beq.n	8002e8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002de8:	f7fe fd66 	bl	80018b8 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d902      	bls.n	8002dfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d13d      	bne.n	8002e7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002e0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e16:	d111      	bne.n	8002e3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e20:	d004      	beq.n	8002e2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e2a:	d107      	bne.n	8002e3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e44:	d10f      	bne.n	8002e66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e017      	b.n	8002eaa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d101      	bne.n	8002e84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	4013      	ands	r3, r2
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	bf0c      	ite	eq
 8002e9a:	2301      	moveq	r3, #1
 8002e9c:	2300      	movne	r3, #0
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d19b      	bne.n	8002de0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3720      	adds	r7, #32
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000004 	.word	0x20000004

08002eb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b088      	sub	sp, #32
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	2102      	movs	r1, #2
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f7ff ff6a 	bl	8002da8 <SPI_WaitFlagStateUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d007      	beq.n	8002eea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ede:	f043 0220 	orr.w	r2, r3, #32
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e032      	b.n	8002f50 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002eea:	4b1b      	ldr	r3, [pc, #108]	@ (8002f58 <SPI_EndRxTxTransaction+0xa0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a1b      	ldr	r2, [pc, #108]	@ (8002f5c <SPI_EndRxTxTransaction+0xa4>)
 8002ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef4:	0d5b      	lsrs	r3, r3, #21
 8002ef6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002efa:	fb02 f303 	mul.w	r3, r2, r3
 8002efe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f08:	d112      	bne.n	8002f30 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2200      	movs	r2, #0
 8002f12:	2180      	movs	r1, #128	@ 0x80
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff ff47 	bl	8002da8 <SPI_WaitFlagStateUntilTimeout>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d016      	beq.n	8002f4e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f24:	f043 0220 	orr.w	r2, r3, #32
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e00f      	b.n	8002f50 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00a      	beq.n	8002f4c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f46:	2b80      	cmp	r3, #128	@ 0x80
 8002f48:	d0f2      	beq.n	8002f30 <SPI_EndRxTxTransaction+0x78>
 8002f4a:	e000      	b.n	8002f4e <SPI_EndRxTxTransaction+0x96>
        break;
 8002f4c:	bf00      	nop
  }

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20000004 	.word	0x20000004
 8002f5c:	165e9f81 	.word	0x165e9f81

08002f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e042      	b.n	8002ff8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d106      	bne.n	8002f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7fe fb7c 	bl	8001684 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2224      	movs	r2, #36	@ 0x24
 8002f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 f82b 	bl	8003000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3708      	adds	r7, #8
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003004:	b0c0      	sub	sp, #256	@ 0x100
 8003006:	af00      	add	r7, sp, #0
 8003008:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800300c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800301c:	68d9      	ldr	r1, [r3, #12]
 800301e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	ea40 0301 	orr.w	r3, r0, r1
 8003028:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800302a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	431a      	orrs	r2, r3
 8003038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	431a      	orrs	r2, r3
 8003040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	4313      	orrs	r3, r2
 8003048:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800304c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003058:	f021 010c 	bic.w	r1, r1, #12
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003066:	430b      	orrs	r3, r1
 8003068:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800306a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307a:	6999      	ldr	r1, [r3, #24]
 800307c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	ea40 0301 	orr.w	r3, r0, r1
 8003086:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4b8f      	ldr	r3, [pc, #572]	@ (80032cc <UART_SetConfig+0x2cc>)
 8003090:	429a      	cmp	r2, r3
 8003092:	d005      	beq.n	80030a0 <UART_SetConfig+0xa0>
 8003094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	4b8d      	ldr	r3, [pc, #564]	@ (80032d0 <UART_SetConfig+0x2d0>)
 800309c:	429a      	cmp	r2, r3
 800309e:	d104      	bne.n	80030aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030a0:	f7fe ffd4 	bl	800204c <HAL_RCC_GetPCLK2Freq>
 80030a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030a8:	e003      	b.n	80030b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030aa:	f7fe ffbb 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
 80030ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030bc:	f040 810c 	bne.w	80032d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030c4:	2200      	movs	r2, #0
 80030c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80030ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80030d2:	4622      	mov	r2, r4
 80030d4:	462b      	mov	r3, r5
 80030d6:	1891      	adds	r1, r2, r2
 80030d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80030da:	415b      	adcs	r3, r3
 80030dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80030e2:	4621      	mov	r1, r4
 80030e4:	eb12 0801 	adds.w	r8, r2, r1
 80030e8:	4629      	mov	r1, r5
 80030ea:	eb43 0901 	adc.w	r9, r3, r1
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	f04f 0300 	mov.w	r3, #0
 80030f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003102:	4690      	mov	r8, r2
 8003104:	4699      	mov	r9, r3
 8003106:	4623      	mov	r3, r4
 8003108:	eb18 0303 	adds.w	r3, r8, r3
 800310c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003110:	462b      	mov	r3, r5
 8003112:	eb49 0303 	adc.w	r3, r9, r3
 8003116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800311a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003126:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800312a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800312e:	460b      	mov	r3, r1
 8003130:	18db      	adds	r3, r3, r3
 8003132:	653b      	str	r3, [r7, #80]	@ 0x50
 8003134:	4613      	mov	r3, r2
 8003136:	eb42 0303 	adc.w	r3, r2, r3
 800313a:	657b      	str	r3, [r7, #84]	@ 0x54
 800313c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003140:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003144:	f7fd f85e 	bl	8000204 <__aeabi_uldivmod>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4b61      	ldr	r3, [pc, #388]	@ (80032d4 <UART_SetConfig+0x2d4>)
 800314e:	fba3 2302 	umull	r2, r3, r3, r2
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	011c      	lsls	r4, r3, #4
 8003156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800315a:	2200      	movs	r2, #0
 800315c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003160:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003164:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003168:	4642      	mov	r2, r8
 800316a:	464b      	mov	r3, r9
 800316c:	1891      	adds	r1, r2, r2
 800316e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003170:	415b      	adcs	r3, r3
 8003172:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003174:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003178:	4641      	mov	r1, r8
 800317a:	eb12 0a01 	adds.w	sl, r2, r1
 800317e:	4649      	mov	r1, r9
 8003180:	eb43 0b01 	adc.w	fp, r3, r1
 8003184:	f04f 0200 	mov.w	r2, #0
 8003188:	f04f 0300 	mov.w	r3, #0
 800318c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003190:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003194:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003198:	4692      	mov	sl, r2
 800319a:	469b      	mov	fp, r3
 800319c:	4643      	mov	r3, r8
 800319e:	eb1a 0303 	adds.w	r3, sl, r3
 80031a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031a6:	464b      	mov	r3, r9
 80031a8:	eb4b 0303 	adc.w	r3, fp, r3
 80031ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80031c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031c4:	460b      	mov	r3, r1
 80031c6:	18db      	adds	r3, r3, r3
 80031c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80031ca:	4613      	mov	r3, r2
 80031cc:	eb42 0303 	adc.w	r3, r2, r3
 80031d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80031d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80031d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80031da:	f7fd f813 	bl	8000204 <__aeabi_uldivmod>
 80031de:	4602      	mov	r2, r0
 80031e0:	460b      	mov	r3, r1
 80031e2:	4611      	mov	r1, r2
 80031e4:	4b3b      	ldr	r3, [pc, #236]	@ (80032d4 <UART_SetConfig+0x2d4>)
 80031e6:	fba3 2301 	umull	r2, r3, r3, r1
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	2264      	movs	r2, #100	@ 0x64
 80031ee:	fb02 f303 	mul.w	r3, r2, r3
 80031f2:	1acb      	subs	r3, r1, r3
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80031fa:	4b36      	ldr	r3, [pc, #216]	@ (80032d4 <UART_SetConfig+0x2d4>)
 80031fc:	fba3 2302 	umull	r2, r3, r3, r2
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003208:	441c      	add	r4, r3
 800320a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800320e:	2200      	movs	r2, #0
 8003210:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003214:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003218:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800321c:	4642      	mov	r2, r8
 800321e:	464b      	mov	r3, r9
 8003220:	1891      	adds	r1, r2, r2
 8003222:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003224:	415b      	adcs	r3, r3
 8003226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003228:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800322c:	4641      	mov	r1, r8
 800322e:	1851      	adds	r1, r2, r1
 8003230:	6339      	str	r1, [r7, #48]	@ 0x30
 8003232:	4649      	mov	r1, r9
 8003234:	414b      	adcs	r3, r1
 8003236:	637b      	str	r3, [r7, #52]	@ 0x34
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003244:	4659      	mov	r1, fp
 8003246:	00cb      	lsls	r3, r1, #3
 8003248:	4651      	mov	r1, sl
 800324a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800324e:	4651      	mov	r1, sl
 8003250:	00ca      	lsls	r2, r1, #3
 8003252:	4610      	mov	r0, r2
 8003254:	4619      	mov	r1, r3
 8003256:	4603      	mov	r3, r0
 8003258:	4642      	mov	r2, r8
 800325a:	189b      	adds	r3, r3, r2
 800325c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003260:	464b      	mov	r3, r9
 8003262:	460a      	mov	r2, r1
 8003264:	eb42 0303 	adc.w	r3, r2, r3
 8003268:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800326c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003278:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800327c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003280:	460b      	mov	r3, r1
 8003282:	18db      	adds	r3, r3, r3
 8003284:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003286:	4613      	mov	r3, r2
 8003288:	eb42 0303 	adc.w	r3, r2, r3
 800328c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800328e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003292:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003296:	f7fc ffb5 	bl	8000204 <__aeabi_uldivmod>
 800329a:	4602      	mov	r2, r0
 800329c:	460b      	mov	r3, r1
 800329e:	4b0d      	ldr	r3, [pc, #52]	@ (80032d4 <UART_SetConfig+0x2d4>)
 80032a0:	fba3 1302 	umull	r1, r3, r3, r2
 80032a4:	095b      	lsrs	r3, r3, #5
 80032a6:	2164      	movs	r1, #100	@ 0x64
 80032a8:	fb01 f303 	mul.w	r3, r1, r3
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	3332      	adds	r3, #50	@ 0x32
 80032b2:	4a08      	ldr	r2, [pc, #32]	@ (80032d4 <UART_SetConfig+0x2d4>)
 80032b4:	fba2 2303 	umull	r2, r3, r2, r3
 80032b8:	095b      	lsrs	r3, r3, #5
 80032ba:	f003 0207 	and.w	r2, r3, #7
 80032be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4422      	add	r2, r4
 80032c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032c8:	e106      	b.n	80034d8 <UART_SetConfig+0x4d8>
 80032ca:	bf00      	nop
 80032cc:	40011000 	.word	0x40011000
 80032d0:	40011400 	.word	0x40011400
 80032d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032dc:	2200      	movs	r2, #0
 80032de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032e2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80032e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80032ea:	4642      	mov	r2, r8
 80032ec:	464b      	mov	r3, r9
 80032ee:	1891      	adds	r1, r2, r2
 80032f0:	6239      	str	r1, [r7, #32]
 80032f2:	415b      	adcs	r3, r3
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80032f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032fa:	4641      	mov	r1, r8
 80032fc:	1854      	adds	r4, r2, r1
 80032fe:	4649      	mov	r1, r9
 8003300:	eb43 0501 	adc.w	r5, r3, r1
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	f04f 0300 	mov.w	r3, #0
 800330c:	00eb      	lsls	r3, r5, #3
 800330e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003312:	00e2      	lsls	r2, r4, #3
 8003314:	4614      	mov	r4, r2
 8003316:	461d      	mov	r5, r3
 8003318:	4643      	mov	r3, r8
 800331a:	18e3      	adds	r3, r4, r3
 800331c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003320:	464b      	mov	r3, r9
 8003322:	eb45 0303 	adc.w	r3, r5, r3
 8003326:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800332a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003336:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800333a:	f04f 0200 	mov.w	r2, #0
 800333e:	f04f 0300 	mov.w	r3, #0
 8003342:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003346:	4629      	mov	r1, r5
 8003348:	008b      	lsls	r3, r1, #2
 800334a:	4621      	mov	r1, r4
 800334c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003350:	4621      	mov	r1, r4
 8003352:	008a      	lsls	r2, r1, #2
 8003354:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003358:	f7fc ff54 	bl	8000204 <__aeabi_uldivmod>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4b60      	ldr	r3, [pc, #384]	@ (80034e4 <UART_SetConfig+0x4e4>)
 8003362:	fba3 2302 	umull	r2, r3, r3, r2
 8003366:	095b      	lsrs	r3, r3, #5
 8003368:	011c      	lsls	r4, r3, #4
 800336a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800336e:	2200      	movs	r2, #0
 8003370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003374:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003378:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800337c:	4642      	mov	r2, r8
 800337e:	464b      	mov	r3, r9
 8003380:	1891      	adds	r1, r2, r2
 8003382:	61b9      	str	r1, [r7, #24]
 8003384:	415b      	adcs	r3, r3
 8003386:	61fb      	str	r3, [r7, #28]
 8003388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800338c:	4641      	mov	r1, r8
 800338e:	1851      	adds	r1, r2, r1
 8003390:	6139      	str	r1, [r7, #16]
 8003392:	4649      	mov	r1, r9
 8003394:	414b      	adcs	r3, r1
 8003396:	617b      	str	r3, [r7, #20]
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033a4:	4659      	mov	r1, fp
 80033a6:	00cb      	lsls	r3, r1, #3
 80033a8:	4651      	mov	r1, sl
 80033aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ae:	4651      	mov	r1, sl
 80033b0:	00ca      	lsls	r2, r1, #3
 80033b2:	4610      	mov	r0, r2
 80033b4:	4619      	mov	r1, r3
 80033b6:	4603      	mov	r3, r0
 80033b8:	4642      	mov	r2, r8
 80033ba:	189b      	adds	r3, r3, r2
 80033bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033c0:	464b      	mov	r3, r9
 80033c2:	460a      	mov	r2, r1
 80033c4:	eb42 0303 	adc.w	r3, r2, r3
 80033c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80033cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80033e4:	4649      	mov	r1, r9
 80033e6:	008b      	lsls	r3, r1, #2
 80033e8:	4641      	mov	r1, r8
 80033ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033ee:	4641      	mov	r1, r8
 80033f0:	008a      	lsls	r2, r1, #2
 80033f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80033f6:	f7fc ff05 	bl	8000204 <__aeabi_uldivmod>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4611      	mov	r1, r2
 8003400:	4b38      	ldr	r3, [pc, #224]	@ (80034e4 <UART_SetConfig+0x4e4>)
 8003402:	fba3 2301 	umull	r2, r3, r3, r1
 8003406:	095b      	lsrs	r3, r3, #5
 8003408:	2264      	movs	r2, #100	@ 0x64
 800340a:	fb02 f303 	mul.w	r3, r2, r3
 800340e:	1acb      	subs	r3, r1, r3
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	3332      	adds	r3, #50	@ 0x32
 8003414:	4a33      	ldr	r2, [pc, #204]	@ (80034e4 <UART_SetConfig+0x4e4>)
 8003416:	fba2 2303 	umull	r2, r3, r2, r3
 800341a:	095b      	lsrs	r3, r3, #5
 800341c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003420:	441c      	add	r4, r3
 8003422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003426:	2200      	movs	r2, #0
 8003428:	673b      	str	r3, [r7, #112]	@ 0x70
 800342a:	677a      	str	r2, [r7, #116]	@ 0x74
 800342c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003430:	4642      	mov	r2, r8
 8003432:	464b      	mov	r3, r9
 8003434:	1891      	adds	r1, r2, r2
 8003436:	60b9      	str	r1, [r7, #8]
 8003438:	415b      	adcs	r3, r3
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003440:	4641      	mov	r1, r8
 8003442:	1851      	adds	r1, r2, r1
 8003444:	6039      	str	r1, [r7, #0]
 8003446:	4649      	mov	r1, r9
 8003448:	414b      	adcs	r3, r1
 800344a:	607b      	str	r3, [r7, #4]
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003458:	4659      	mov	r1, fp
 800345a:	00cb      	lsls	r3, r1, #3
 800345c:	4651      	mov	r1, sl
 800345e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003462:	4651      	mov	r1, sl
 8003464:	00ca      	lsls	r2, r1, #3
 8003466:	4610      	mov	r0, r2
 8003468:	4619      	mov	r1, r3
 800346a:	4603      	mov	r3, r0
 800346c:	4642      	mov	r2, r8
 800346e:	189b      	adds	r3, r3, r2
 8003470:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003472:	464b      	mov	r3, r9
 8003474:	460a      	mov	r2, r1
 8003476:	eb42 0303 	adc.w	r3, r2, r3
 800347a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800347c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	663b      	str	r3, [r7, #96]	@ 0x60
 8003486:	667a      	str	r2, [r7, #100]	@ 0x64
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003494:	4649      	mov	r1, r9
 8003496:	008b      	lsls	r3, r1, #2
 8003498:	4641      	mov	r1, r8
 800349a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800349e:	4641      	mov	r1, r8
 80034a0:	008a      	lsls	r2, r1, #2
 80034a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034a6:	f7fc fead 	bl	8000204 <__aeabi_uldivmod>
 80034aa:	4602      	mov	r2, r0
 80034ac:	460b      	mov	r3, r1
 80034ae:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <UART_SetConfig+0x4e4>)
 80034b0:	fba3 1302 	umull	r1, r3, r3, r2
 80034b4:	095b      	lsrs	r3, r3, #5
 80034b6:	2164      	movs	r1, #100	@ 0x64
 80034b8:	fb01 f303 	mul.w	r3, r1, r3
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	3332      	adds	r3, #50	@ 0x32
 80034c2:	4a08      	ldr	r2, [pc, #32]	@ (80034e4 <UART_SetConfig+0x4e4>)
 80034c4:	fba2 2303 	umull	r2, r3, r2, r3
 80034c8:	095b      	lsrs	r3, r3, #5
 80034ca:	f003 020f 	and.w	r2, r3, #15
 80034ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4422      	add	r2, r4
 80034d6:	609a      	str	r2, [r3, #8]
}
 80034d8:	bf00      	nop
 80034da:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80034de:	46bd      	mov	sp, r7
 80034e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034e4:	51eb851f 	.word	0x51eb851f

080034e8 <memset>:
 80034e8:	4402      	add	r2, r0
 80034ea:	4603      	mov	r3, r0
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d100      	bne.n	80034f2 <memset+0xa>
 80034f0:	4770      	bx	lr
 80034f2:	f803 1b01 	strb.w	r1, [r3], #1
 80034f6:	e7f9      	b.n	80034ec <memset+0x4>

080034f8 <__libc_init_array>:
 80034f8:	b570      	push	{r4, r5, r6, lr}
 80034fa:	4d0d      	ldr	r5, [pc, #52]	@ (8003530 <__libc_init_array+0x38>)
 80034fc:	4c0d      	ldr	r4, [pc, #52]	@ (8003534 <__libc_init_array+0x3c>)
 80034fe:	1b64      	subs	r4, r4, r5
 8003500:	10a4      	asrs	r4, r4, #2
 8003502:	2600      	movs	r6, #0
 8003504:	42a6      	cmp	r6, r4
 8003506:	d109      	bne.n	800351c <__libc_init_array+0x24>
 8003508:	4d0b      	ldr	r5, [pc, #44]	@ (8003538 <__libc_init_array+0x40>)
 800350a:	4c0c      	ldr	r4, [pc, #48]	@ (800353c <__libc_init_array+0x44>)
 800350c:	f000 f818 	bl	8003540 <_init>
 8003510:	1b64      	subs	r4, r4, r5
 8003512:	10a4      	asrs	r4, r4, #2
 8003514:	2600      	movs	r6, #0
 8003516:	42a6      	cmp	r6, r4
 8003518:	d105      	bne.n	8003526 <__libc_init_array+0x2e>
 800351a:	bd70      	pop	{r4, r5, r6, pc}
 800351c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003520:	4798      	blx	r3
 8003522:	3601      	adds	r6, #1
 8003524:	e7ee      	b.n	8003504 <__libc_init_array+0xc>
 8003526:	f855 3b04 	ldr.w	r3, [r5], #4
 800352a:	4798      	blx	r3
 800352c:	3601      	adds	r6, #1
 800352e:	e7f2      	b.n	8003516 <__libc_init_array+0x1e>
 8003530:	080037d4 	.word	0x080037d4
 8003534:	080037d4 	.word	0x080037d4
 8003538:	080037d4 	.word	0x080037d4
 800353c:	080037d8 	.word	0x080037d8

08003540 <_init>:
 8003540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003542:	bf00      	nop
 8003544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003546:	bc08      	pop	{r3}
 8003548:	469e      	mov	lr, r3
 800354a:	4770      	bx	lr

0800354c <_fini>:
 800354c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800354e:	bf00      	nop
 8003550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003552:	bc08      	pop	{r3}
 8003554:	469e      	mov	lr, r3
 8003556:	4770      	bx	lr
