$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module qfas_tb $end
  $var wire 4 # A [3:0] $end
  $var wire 4 $ B [3:0] $end
  $var wire 1 % SEL $end
  $var wire 1 & CI $end
  $var wire 4 / Y [3:0] $end
  $var wire 1 0 CO $end
  $scope module qfasg $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 1 % SEL $end
   $var wire 1 & CI $end
   $var wire 4 / Y [3:0] $end
   $var wire 1 0 CO $end
   $var wire 3 1 W [2:0] $end
   $scope module Bit0 $end
    $var wire 1 ' A $end
    $var wire 1 ( B $end
    $var wire 1 % SEL $end
    $var wire 1 & CI $end
    $var wire 1 2 Y $end
    $var wire 1 3 CO $end
   $upscope $end
   $scope module Bit1 $end
    $var wire 1 ) A $end
    $var wire 1 * B $end
    $var wire 1 % SEL $end
    $var wire 1 3 CI $end
    $var wire 1 4 Y $end
    $var wire 1 5 CO $end
   $upscope $end
   $scope module Bit2 $end
    $var wire 1 + A $end
    $var wire 1 , B $end
    $var wire 1 % SEL $end
    $var wire 1 5 CI $end
    $var wire 1 6 Y $end
    $var wire 1 7 CO $end
   $upscope $end
   $scope module Bit3 $end
    $var wire 1 - A $end
    $var wire 1 . B $end
    $var wire 1 % SEL $end
    $var wire 1 7 CI $end
    $var wire 1 8 Y $end
    $var wire 1 0 CO $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0011 #
b0011 $
0%
0&
1'
1(
1)
1*
0+
0,
0-
0.
b0110 /
00
b011 1
02
13
14
15
16
07
08
#5
b0101 #
b1010 $
0(
0)
1+
1.
b1111 /
b000 1
12
03
05
18
#10
b0100 #
b0011 $
0'
1(
0.
b0111 /
08
#15
b1010 #
b1011 $
1)
0+
1-
1.
b0101 /
10
b010 1
04
15
#20
b0011 #
b0011 $
1%
1'
0-
0.
b0000 /
00
b000 1
02
05
06
#25
b0101 #
b1010 $
0(
0)
1+
1.
b1011 /
10
b010 1
12
14
15
18
#30
b0100 #
b0011 $
0'
1(
0.
b0001 /
00
b011 1
13
04
08
#35
b1010 #
b1011 $
1)
0+
1-
1.
b1111 /
10
b111 1
14
16
17
18
