$date
  Wed Sep 20 01:33:52 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module shift_reg_4bit_tb $end
$var reg 1 ! input_tb $end
$var reg 1 " ena_tb $end
$var reg 1 # rst_tb $end
$var reg 1 $ clk_tb $end
$var reg 1 % output_tb $end
$scope module dut $end
$var reg 1 & input_i $end
$var reg 1 ' ena_i $end
$var reg 1 ( rst_i $end
$var reg 1 ) clk_i $end
$var reg 1 * output_o $end
$var reg 4 + d[0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
U%
0&
1'
0(
0)
U*
bUUUU +
#50000000
1$
1)
b0UUU +
#100000000
0$
0)
#150000000
1$
1)
b00UU +
#200000000
0$
0)
#250000000
1!
1$
1&
1)
b100U +
#300000000
0$
0)
#350000000
1$
1)
b1100 +
#400000000
0$
0)
#450000000
0!
1$
0%
0&
1)
0*
b0110 +
#500000000
0$
0)
#550000000
1$
1)
b0011 +
#600000000
0$
0)
#650000000
1!
1$
1%
1&
1)
1*
b1001 +
#700000000
0$
0)
#750000000
1$
1)
b1100 +
#800000000
0$
0)
#850000000
0!
1$
0%
0&
1)
0*
b0110 +
#900000000
0$
0)
#950000000
1$
1)
b0011 +
#1000000000
0$
0)
#1050000000
1$
1%
1)
1*
b0001 +
#1100000000
0$
0)
#1150000000
1$
1)
b0000 +
#1200000000
0$
0)
#1250000000
1$
0%
1)
0*
#1300000000
0$
0)
#1350000000
1$
1)
#1400000000
0$
0)
#1450000000
1$
1)
#1500000000
0$
0)
#1550000000
1$
1)
#1600000000
0$
0)
#1650000000
1$
1)
#1700000000
0$
0)
#1750000000
1$
1)
#1800000000
0$
0)
#1850000000
1$
1)
#1900000000
0$
0)
#1950000000
1$
1)
#2000000000
0$
0)
#2050000000
1$
1)
#2100000000
0$
0)
#2150000000
1$
1)
#2200000000
0$
0)
#2250000000
1$
1)
#2300000000
0$
0)
#2350000000
1$
1)
#2400000000
0$
0)
#2450000000
1$
1)
#2500000000
0$
0)
#2550000000
1$
1)
#2600000000
0$
0)
#2650000000
1$
1)
#2700000000
0$
0)
#2750000000
1$
1)
#2800000000
0$
0)
#2850000000
1$
1)
#2900000000
0$
0)
#2950000000
1$
1)
#3000000000
0$
0)
