// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using System.Runtime.CompilerServices;
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_ADDG_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.ADDG"/>.
    /// </summary>
    [TestMethod]
    public void Test_ADDG_64_addsub_immtags_0()
    {
        TestInst(ADDG(X1, X2, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG X1, X2, #80, #5");
        TestInst(ADDG(X17, X2, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG X17, X2, #80, #5");
        TestInst(ADDG(SP, X2, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG SP, X2, #80, #5");
        TestInst(ADDG(X1, X18, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG X1, X18, #80, #5");
        TestInst(ADDG(X17, X18, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG X17, X18, #80, #5");
        TestInst(ADDG(SP, X18, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG SP, X18, #80, #5");
        TestInst(ADDG(X1, SP, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG X1, SP, #80, #5");
        TestInst(ADDG(X17, SP, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG X17, SP, #80, #5");
        TestInst(ADDG(SP, SP, 80, 5), Arm64InstructionId.ADDG_64_addsub_immtags, Arm64Mnemonic.ADDG, "ADDG SP, SP, #80, #5");
    }
}
