<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.86</td>
<td class="s9 cl rt"><a href="mod216.html#Line" > 96.74</a></td>
<td class="s5 cl rt"><a href="mod216.html#Cond" > 55.56</a></td>
<td class="s4 cl rt"><a href="mod216.html#Toggle" > 43.75</a></td>
<td class="s8 cl rt"><a href="mod216.html#FSM" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod216.html#Branch" > 84.93</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_12556"  onclick="showContent('inst_tag_12556')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core</a></td>
<td class="s7 cl rt"> 72.86</td>
<td class="s9 cl rt"><a href="mod216.html#Line" > 96.74</a></td>
<td class="s5 cl rt"><a href="mod216.html#Cond" > 55.56</a></td>
<td class="s4 cl rt"><a href="mod216.html#Toggle" > 43.75</a></td>
<td class="s8 cl rt"><a href="mod216.html#FSM" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod216.html#Branch" > 84.93</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_12556"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_12556" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.86</td>
<td class="s9 cl rt"><a href="mod216.html#Line" > 96.74</a></td>
<td class="s5 cl rt"><a href="mod216.html#Cond" > 55.56</a></td>
<td class="s4 cl rt"><a href="mod216.html#Toggle" > 43.75</a></td>
<td class="s8 cl rt"><a href="mod216.html#FSM" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod216.html#Branch" > 84.93</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.52</td>
<td class="s9 cl rt"> 93.71</td>
<td class="s5 cl rt"> 55.17</td>
<td class="s4 cl rt"> 45.56</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 74.81</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 41.35</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1231.html#inst_tag_79412" >c_usb2_cdr_dig_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod897_0.html#inst_tag_68801" id="tag_urg_inst_68801">c_lat_threshold_en</a></td>
<td class="s8 cl rt"> 82.01</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30.html#inst_tag_224" id="tag_urg_inst_224">c_receive_enable_9d</a></td>
<td class="s5 cl rt"> 52.42</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.17</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1723_0.html#inst_tag_170009" id="tag_urg_inst_170009">c_scan_cdr_clk480</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1723_0.html#inst_tag_170008" id="tag_urg_inst_170008">c_scan_hsrx_rec_clk</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod897_0.html#inst_tag_68800" id="tag_urg_inst_68800">c_squelch</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1213.html#inst_tag_79174" id="tag_urg_inst_79174">c_usb2_cdr_filter</a></td>
<td class="s6 cl rt"> 62.92</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod216.html" >usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>92</td><td>89</td><td>96.74</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14094</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14108</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>14117</td><td>12</td><td>11</td><td>91.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14145</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>14152</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14169</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14190</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14204</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14220</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14227</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14235</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14243</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14261</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14271</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14289</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>14298</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14316</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14324</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
14093                   begin
14094      1/1                  if(~i_rstb)
14095                           begin
14096      1/1                  data_fil_d      &lt;= 1'b 0 ;
14097      1/1                  data_fil_x      &lt;= 1'b 0 ;
14098                           end
14099                           else
14100                           begin
14101      1/1                  data_fil_d      &lt;= data_fil ;
14102      1/1                  data_fil_x      &lt;= data_fil_d ;
14103                           end
14104                   end
14105                   assign tr_data  = data_fil ^ data_fil_d ;
14106                   always @(posedge i_ana_3p36G_clk or negedge i_rstb)
14107                   begin
14108      1/1                  if(~i_rstb)
14109      1/1                  phase_count_state       &lt;= PHASE_7 ;
14110      1/1                  else if (~receive_enable)
14111      1/1                  phase_count_state       &lt;= PHASE_7 ;
14112                           else
14113      1/1                  phase_count_state       &lt;= phase_count_next_state ;
14114                   end
14115                   always @(*)
14116                   begin
14117      1/1                  if(tr_data)
14118      1/1                          phase_count_next_state = PHASE_0 ;
14119                           else
14120      1/1                  case (phase_count_state)
14121                           PHASE_7:
14122      1/1                          phase_count_next_state = PHASE_7 ;
14123                           PHASE_6:
14124      1/1                          phase_count_next_state = PHASE_0 ;
14125                           PHASE_5:
14126      1/1                          phase_count_next_state = PHASE_6 ;
14127                           PHASE_4:
14128      1/1                          phase_count_next_state = sample_5x ? PHASE_0 : PHASE_5 ;
14129                           PHASE_3:
14130      1/1                          phase_count_next_state = PHASE_4 ;
14131                           PHASE_2:
14132      1/1                          phase_count_next_state = PHASE_3 ;
14133                           PHASE_1:
14134      1/1                          phase_count_next_state = PHASE_2 ;
14135                           PHASE_0:
14136      1/1                          phase_count_next_state = PHASE_1 ;
14137                           default:
14138      <font color = "red">0/1     ==>                  phase_count_next_state = PHASE_7 ;</font>
14139                           endcase
14140                   end
14141                   assign posedge_rec_clk = sample_5x ? ( phase_count_state == PHASE_2 ) : ( phase_count_state == PHASE_3 ) ;
14142                   assign data_valid_x = ( phase_count_state != PHASE_7 ) ;
14143                   always @(posedge i_ana_3p36G_clk or negedge i_rstb)
14144                   begin
14145      1/1                  if(~i_rstb)
14146      1/1                  pulse_width_state       &lt;= PULSE_WIDTH_2 ;
14147                           else
14148      1/1                  pulse_width_state       &lt;= pulse_width_next_state ;
14149                   end
14150                   always @(*)
14151                   begin
14152      1/1                  case (pulse_width_state)
14153                           PULSE_WIDTH_0:
14154      1/1                          pulse_width_next_state = PULSE_WIDTH_1 ;
14155                           PULSE_WIDTH_1:
14156      1/1                          pulse_width_next_state = PULSE_WIDTH_2 ;
14157                           PULSE_WIDTH_2:
14158      1/1                          if (posedge_rec_clk | last_clock)
14159      1/1                          pulse_width_next_state = PULSE_WIDTH_0 ;
14160                                   else
14161      1/1                          pulse_width_next_state = PULSE_WIDTH_2 ;
14162                           default:
14163      <font color = "red">0/1     ==>                  pulse_width_next_state = PULSE_WIDTH_2 ;</font>
14164                           endcase
14165                   end
14166                   assign rec_clk_x = ( pulse_width_state == PULSE_WIDTH_0 ) | ( pulse_width_state == PULSE_WIDTH_1 ) ;
14167                   always @(posedge i_ana_3p36G_clk or negedge i_rstb)
14168                   begin
14169      1/1                  if(~i_rstb)
14170                           begin
14171      1/1                  r_hsrx_rec_data                 &lt;= 1'b 0 ;
14172      1/1                  r_hsrx_rec_clk                  &lt;= 1'b 0 ;
14173      1/1                  r_hsrx_rec_data_valid           &lt;= 1'b 0 ;
14174                           end
14175                           else
14176                           begin
14177      1/1                  r_hsrx_rec_data                 &lt;= data_fil_x ;
14178      1/1                  r_hsrx_rec_clk                  &lt;= rec_clk_x ;
14179      1/1                  r_hsrx_rec_data_valid           &lt;= data_valid_x ;
14180                           end
14181                   end
14182                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_hsrx_rec_clk(
14183                   .scan_mode_en_in(scan_mode),
14184                   .scan_signal_in(scan_hsclock),
14185                   .fcn_signal_in(r_hsrx_rec_clk),
14186                   .fcn_signal_out(o_hsrx_rec_clk)
14187                   );
14188                   always @(posedge o_hsrx_rec_clk or negedge i_rstb)
14189                   begin
14190      1/1                  if(~i_rstb)
14191                           begin
14192      1/1                  o_hsrx_rec_data                 &lt;= 1'b 0 ;
14193      1/1                  o_hsrx_rec_data_valid           &lt;= 1'b 0 ;
14194                           end
14195                           else
14196                           begin
14197      1/1                  o_hsrx_rec_data                 &lt;= r_hsrx_rec_data ;
14198      1/1                  o_hsrx_rec_data_valid           &lt;= r_hsrx_rec_data_valid ;
14199                           end
14200                   end
14201                   assign clkdiv_rollover = sample_5x ? 3'd 4 : 3'd 6 ;
14202                   always @(posedge i_ana_3p36G_clk or negedge rstn_clkdiv)
14203                   begin
14204      1/1                  if(~rstn_clkdiv)
14205      1/1                  clkdiv  &lt;= 3'd 0 ;
14206      1/1                  else if (clkdiv == clkdiv_rollover) 
14207      1/1                  clkdiv  &lt;= 3'd 0 ;
14208                           else
14209      1/1                  clkdiv  &lt;= clkdiv + 3'd 1 ;
14210                   end
14211                   assign w_clk480 = sample_5x ? clkdiv[1] : clkdiv[2] ;
14212                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_cdr_clk480(
14213                   .scan_mode_en_in(scan_mode),
14214                   .scan_signal_in(scan_hsclock),
14215                   .fcn_signal_in(w_clk480),
14216                   .fcn_signal_out(clk480)
14217                   );
14218                   always @(posedge clk480 or negedge rstn_clkdiv)
14219                   begin
14220      1/1                  if(~rstn_clkdiv)
14221      1/1                  clk240_pos      &lt;= 1'd 0 ;
14222                           else
14223      1/1                  clk240_pos      &lt;= ~clk240_pos;
14224                   end
14225                   always @(negedge clk480 or negedge rstn_clkdiv)
14226                   begin
14227      1/1                  if(~rstn_clkdiv)
14228      1/1                  clk240_neg      &lt;= 1'd 0 ;
14229                           else
14230      1/1                  clk240_neg      &lt;= ~clk240_neg;
14231                   end
14232                   assign clk480_cntrl = clk240_neg ^ clk240_pos;
14233                   always @(negedge clk480 or negedge i_rstb)
14234                   begin
14235      1/1          if (~i_rstb)
14236      1/1                  receive_enable_sync     &lt;= 1'b 0 ;
14237                   else
14238      1/1                  receive_enable_sync     &lt;= receive_enable ;
14239                   end   
14240                   assign posedge_rec_enable = receive_enable &amp; ~receive_enable_sync;
14241                   always @(posedge clk480 or negedge i_rstb)
14242                   begin
14243      1/1          if (~i_rstb)
14244      1/1                  cdr_eb_wr_reset_r               &lt;= 1'b 0 ;
14245                   else
14246                   begin
14247      1/1                  cdr_eb_wr_reset_r         &lt;= clk240_neg;
14248      1/1                  if(posedge_rec_enable | receive_enable | receive_enable_10d)
14249      1/1                          cdr_eb_wr_reset_r         &lt;= 1'b0;
                        MISSING_ELSE
14250                   end
14251                   end   
14252                   assign cdr_eb_wr_reset = posedge_rec_enable ;
14253                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b1)) c_squelch (
14254                   .clock          (clk480),
14255                   .reset_n        (i_rstb),
14256                   .d_in           (i_ana_ted_squelch),
14257                   .d_out          (squelch)
14258                   );
14259                   always @(posedge clk480 or negedge i_rstb)
14260                   begin
14261      1/1                  if(~i_rstb)
14262      1/1                  squelch_d       &lt;= 1'b 1 ;
14263                           else
14264      1/1                  squelch_d       &lt;= squelch ;
14265                   end
14266                   assign posedge_squelch = squelch &amp; (~squelch_d) ;
14267                   assign negedge_squelch = (~squelch) &amp; squelch_d ;
14268                   assign receive_start = negedge_squelch ;
14269                   always @(posedge clk480 or negedge i_rstb)
14270                   begin
14271      1/1                  if (~i_rstb)
14272      1/1                  receive_start_d &lt;= 1'b 0 ;
14273      1/1                  else if (receive_start)
14274      1/1                  receive_start_d &lt;= 1'b 1 ;
14275      1/1                  else if (receive_end)
14276      1/1                  receive_start_d &lt;= 1'b 0 ;
                        MISSING_ELSE
14277                   end
14278                   assign receive_enable = receive_start_d | negedge_squelch ;
14279                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_lat_threshold_en(
14280                   .clock          (clk480),
14281                   .reset_n        (i_rstb),
14282                   .d_in           (i_cdr_reg4[2]),
14283                   .d_out          (latency_threshold_override)
14284                   );
14285                   assign latency_threshold = latency_threshold_override ? i_cdr_reg4[4:3] : 2'd0 ;
14286                   assign latency_cnt_reached = (latency_cnt_en &amp; (latency_cnt == latency_threshold)) ;
14287                   always @(posedge clk480 or negedge i_rstb)
14288                   begin
14289      1/1                  if (~i_rstb)
14290      1/1                          latency_cnt_en &lt;= 1'b 0 ; 
14291      1/1                  else if(latency_cnt_reached)
14292      1/1                          latency_cnt_en &lt;= 1'b 0 ; 
14293      1/1                  else if(posedge_squelch)
14294      1/1                          latency_cnt_en &lt;= 1'b 1 ;
                        MISSING_ELSE
14295                   end
14296                   always @(posedge clk480 or negedge i_rstb)
14297                   begin
14298      1/1                  if (~i_rstb)
14299      1/1                          latency_cnt &lt;= 2'd 0 ;
14300      1/1                  else if(latency_cnt_reached)
14301      1/1                          latency_cnt &lt;= 2'd 0 ;
14302      1/1                  else if(latency_cnt_en)
14303      <font color = "red">0/1     ==>                  latency_cnt &lt;= latency_cnt + 2'd 1 ;</font>
                        MISSING_ELSE
14304                   end
14305                   assign receive_end = latency_cnt_reached ;
14306                   data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_FLOPS(9))c_receive_enable_9d(
14307                   .clock          (clk480),
14308                   .reset_n        (i_rstb),
14309                   .delay_en       (9'h1FF),
14310                   .delay_half_en  (1'b0),
14311                   .d_in           (receive_enable),
14312                   .d_out          (receive_enable_9d)
14313                   );
14314                   always @(posedge clk480 or negedge i_rstb)
14315                   begin
14316      1/1          if (~i_rstb)
14317      1/1                  receive_enable_10d      &lt;= 1'b 0 ;
14318                   else
14319      1/1                  receive_enable_10d      &lt;= receive_enable_9d ;
14320                   end   
14321                   assign negedge_receive_enable = ~receive_enable &amp; receive_enable_9d ;
14322                   always @(posedge i_ana_3p36G_clk or negedge i_rstb)
14323                   begin
14324      1/1                  if (~i_rstb)
14325      1/1                          last_clk_gen    &lt;= 1'b 0 ;
14326                           else
14327      1/1                  if(clk480_cntrl)
14328      1/1                          last_clk_gen    &lt;= negedge_receive_enable;
14329                           else
14330      1/1                          last_clk_gen    &lt;= 1'b 0 ;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod216.html" >usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>10</td><td>55.56</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>10</td><td>55.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14128
 EXPRESSION (sample_5x ? PHASE_0 : PHASE_5)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14141
 EXPRESSION (sample_5x ? (phase_count_state == PHASE_2) : (phase_count_state == PHASE_3))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14201
 EXPRESSION (sample_5x ? 3'd4 : 3'd6)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14211
 EXPRESSION (sample_5x ? clkdiv[1] : clkdiv[2])
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14285
 EXPRESSION (latency_threshold_override ? i_cdr_reg4[4:3] : 2'b0)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14333
 EXPRESSION (i_cdr_reg4[6] ? i_cdr_reg4[7] : (i_chirp_mode_en ? chirp_clk_gate : functionl_clk_gate))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14333
 SUB-EXPRESSION (i_chirp_mode_en ? chirp_clk_gate : functionl_clk_gate)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14334
 EXPRESSION (i_cdr_reg4[5] ? 1'b0 : i_ana_ted_squelch)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14335
 EXPRESSION 
 Number  Term
      1  i_cdr_reg4[5] ? ((~i_hsrx_sampler_enable)) : (((~i_hsrx_sampler_enable) | ((((i_ana_ted_squelch &amp; squelch) &amp; (~receive_enable)) &amp; (~receive_enable_10d)) &amp; (~receive_enable_9d)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod216.html" >usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">20</td>
<td class="rt">13</td>
<td class="rt">65.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">42</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">21</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">21</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">20</td>
<td class="rt">13</td>
<td class="rt">65.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">42</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">21</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">21</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>scan_hsclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ana_3p36G_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_ana_data</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_ana_ted_squelch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_chirp_mode_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsrx_sampler_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_rstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rstn_clkdiv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_ana_clk_gate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdr_eb_wr_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_diff_data</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_rec_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_rec_data</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_rec_data_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_hsrx_rec_decision_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_cdr_reg4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_cdr_reg5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_cdr_reg11[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_cdr_reg11[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_cdr_test_digout[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_cdr_test_digout[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod216.html" >usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: phase_count_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: phase_count_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>PHASE_0</td>
<td class="rt">14118</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_1</td>
<td class="rt">14136</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_2</td>
<td class="rt">14134</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_3</td>
<td class="rt">14132</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_4</td>
<td class="rt">14130</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_5</td>
<td class="rt">14128</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_6</td>
<td class="rt">14126</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>PHASE_0->PHASE_1</td>
<td class="rt">14136</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_0->PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>PHASE_1->PHASE_0</td>
<td class="rt">14118</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_1->PHASE_2</td>
<td class="rt">14134</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_1->PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_2->PHASE_0</td>
<td class="rt">14118</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_2->PHASE_3</td>
<td class="rt">14132</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_2->PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_3->PHASE_0</td>
<td class="rt">14118</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_3->PHASE_4</td>
<td class="rt">14130</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_3->PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>PHASE_4->PHASE_0</td>
<td class="rt">14118</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_4->PHASE_5</td>
<td class="rt">14128</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_4->PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_5->PHASE_0</td>
<td class="rt">14118</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_5->PHASE_6</td>
<td class="rt">14126</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_5->PHASE_7</td>
<td class="rt">14109</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_6->PHASE_0</td>
<td class="rt">14118</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>PHASE_6->PHASE_7</td>
<td class="rt">14109</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>PHASE_7->PHASE_0</td>
<td class="rt">14118</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: pulse_width_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: pulse_width_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>PULSE_WIDTH_0</td>
<td class="rt">14159</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PULSE_WIDTH_1</td>
<td class="rt">14154</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PULSE_WIDTH_2</td>
<td class="rt">14146</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>PULSE_WIDTH_0->PULSE_WIDTH_1</td>
<td class="rt">14154</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>PULSE_WIDTH_0->PULSE_WIDTH_2</td>
<td class="rt">14146</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>PULSE_WIDTH_1->PULSE_WIDTH_2</td>
<td class="rt">14146</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>PULSE_WIDTH_2->PULSE_WIDTH_0</td>
<td class="rt">14159</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod216.html" >usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">73</td>
<td class="rt">62</td>
<td class="rt">84.93 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14141</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14201</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14211</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14285</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">14333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14334</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">14335</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14094</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">14117</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14145</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">14152</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14169</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14190</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14204</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14220</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14235</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14261</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14271</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14289</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">14298</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14316</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14324</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14141      assign posedge_rec_clk = sample_5x ? ( phase_count_state == PHASE_2 ) : ( phase_count_state == PHASE_3 ) ;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14201      assign clkdiv_rollover = sample_5x ? 3'd 4 : 3'd 6 ;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14211      assign w_clk480 = sample_5x ? clkdiv[1] : clkdiv[2] ;
                                       <font color = "red">-1-</font>  
                                       <font color = "red">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14285      assign latency_threshold = latency_threshold_override ? i_cdr_reg4[4:3] : 2'd0 ;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14333      assign o_ana_clk_gate = i_cdr_reg4[6] ? i_cdr_reg4[7] : (i_chirp_mode_en ? chirp_clk_gate : functionl_clk_gate) ; 
                                                 <font color = "red">-1-</font>                                <font color = "green">-2-</font>   
                                                 <font color = "red">==></font>                                <font color = "green">==></font>   
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14334      assign chirp_clk_gate = i_cdr_reg4[5] ? 1'b0 : i_ana_ted_squelch;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14335      assign functionl_clk_gate = i_cdr_reg4[5] ? ~i_hsrx_sampler_enable : ( ~i_hsrx_sampler_enable | (i_ana_ted_squelch & squelch
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14094              if(~i_rstb)
                   <font color = "green">-1-</font>  
14095              begin
14096              data_fil_d      <= 1'b 0 ;
           <font color = "green">        ==></font>
14097              data_fil_x      <= 1'b 0 ;
14098              end
14099              else
14100              begin
14101              data_fil_d      <= data_fil ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14108              if(~i_rstb)
                   <font color = "green">-1-</font>  
14109              phase_count_state       <= PHASE_7 ;
           <font color = "green">        ==></font>
14110              else if (~receive_enable)
                        <font color = "green">-2-</font>  
14111              phase_count_state       <= PHASE_7 ;
           <font color = "green">        ==></font>
14112              else
14113              phase_count_state       <= phase_count_next_state ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14117              if(tr_data)
                   <font color = "green">-1-</font>  
14118                      phase_count_next_state = PHASE_0 ;
           <font color = "green">                ==></font>
14119              else
14120              case (phase_count_state)
                   <font color = "red">-2-</font>  
14121              PHASE_7:
14122                      phase_count_next_state = PHASE_7 ;
           <font color = "green">                ==></font>
14123              PHASE_6:
14124                      phase_count_next_state = PHASE_0 ;
           <font color = "green">                ==></font>
14125              PHASE_5:
14126                      phase_count_next_state = PHASE_6 ;
           <font color = "green">                ==></font>
14127              PHASE_4:
14128                      phase_count_next_state = sample_5x ? PHASE_0 : PHASE_5 ;
                                                              <font color = "red">-3-</font>  
                                                              <font color = "red">==></font>  
                                                              <font color = "green">==></font>  
14129              PHASE_3:
14130                      phase_count_next_state = PHASE_4 ;
           <font color = "green">                ==></font>
14131              PHASE_2:
14132                      phase_count_next_state = PHASE_3 ;
           <font color = "green">                ==></font>
14133              PHASE_1:
14134                      phase_count_next_state = PHASE_2 ;
           <font color = "green">                ==></font>
14135              PHASE_0:
14136                      phase_count_next_state = PHASE_1 ;
           <font color = "green">                ==></font>
14137              default:
14138                      phase_count_next_state = PHASE_7 ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_7 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_6 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_5 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>PHASE_4 </td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_4 </td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_3 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_2 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>PHASE_0 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14145              if(~i_rstb)
                   <font color = "green">-1-</font>  
14146              pulse_width_state       <= PULSE_WIDTH_2 ;
           <font color = "green">        ==></font>
14147              else
14148              pulse_width_state       <= pulse_width_next_state ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14152              case (pulse_width_state)
                   <font color = "red">-1-</font>  
14153              PULSE_WIDTH_0:
14154                      pulse_width_next_state = PULSE_WIDTH_1 ;
           <font color = "green">                ==></font>
14155              PULSE_WIDTH_1:
14156                      pulse_width_next_state = PULSE_WIDTH_2 ;
           <font color = "green">                ==></font>
14157              PULSE_WIDTH_2:
14158                      if (posedge_rec_clk | last_clock)
                           <font color = "green">-2-</font>  
14159                      pulse_width_next_state = PULSE_WIDTH_0 ;
           <font color = "green">                ==></font>
14160                      else
14161                      pulse_width_next_state = PULSE_WIDTH_2 ;
           <font color = "green">                ==></font>
14162              default:
14163                      pulse_width_next_state = PULSE_WIDTH_2 ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>PULSE_WIDTH_0 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>PULSE_WIDTH_1 </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>PULSE_WIDTH_2 </td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>PULSE_WIDTH_2 </td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14169              if(~i_rstb)
                   <font color = "green">-1-</font>  
14170              begin
14171              r_hsrx_rec_data                 <= 1'b 0 ;
           <font color = "green">        ==></font>
14172              r_hsrx_rec_clk                  <= 1'b 0 ;
14173              r_hsrx_rec_data_valid           <= 1'b 0 ;
14174              end
14175              else
14176              begin
14177              r_hsrx_rec_data                 <= data_fil_x ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14190              if(~i_rstb)
                   <font color = "green">-1-</font>  
14191              begin
14192              o_hsrx_rec_data                 <= 1'b 0 ;
           <font color = "green">        ==></font>
14193              o_hsrx_rec_data_valid           <= 1'b 0 ;
14194              end
14195              else
14196              begin
14197              o_hsrx_rec_data                 <= r_hsrx_rec_data ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14204              if(~rstn_clkdiv)
                   <font color = "green">-1-</font>  
14205              clkdiv  <= 3'd 0 ;
           <font color = "green">        ==></font>
14206              else if (clkdiv == clkdiv_rollover) 
                        <font color = "green">-2-</font>  
14207              clkdiv  <= 3'd 0 ;
           <font color = "green">        ==></font>
14208              else
14209              clkdiv  <= clkdiv + 3'd 1 ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14220              if(~rstn_clkdiv)
                   <font color = "green">-1-</font>  
14221              clk240_pos      <= 1'd 0 ;
           <font color = "green">        ==></font>
14222              else
14223              clk240_pos      <= ~clk240_pos;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14227              if(~rstn_clkdiv)
                   <font color = "green">-1-</font>  
14228              clk240_neg      <= 1'd 0 ;
           <font color = "green">        ==></font>
14229              else
14230              clk240_neg      <= ~clk240_neg;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14235      if (~i_rstb)
           <font color = "green">-1-</font>  
14236              receive_enable_sync     <= 1'b 0 ;
           <font color = "green">        ==></font>
14237      else
14238              receive_enable_sync     <= receive_enable ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14243      if (~i_rstb)
           <font color = "green">-1-</font>  
14244              cdr_eb_wr_reset_r               <= 1'b 0 ;
           <font color = "green">        ==></font>
14245      else
14246      begin
14247              cdr_eb_wr_reset_r         <= clk240_neg;
14248              if(posedge_rec_enable | receive_enable | receive_enable_10d)
                   <font color = "green">-2-</font>  
14249                      cdr_eb_wr_reset_r         <= 1'b0;
           <font color = "green">                ==></font>
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14261              if(~i_rstb)
                   <font color = "green">-1-</font>  
14262              squelch_d       <= 1'b 1 ;
           <font color = "green">        ==></font>
14263              else
14264              squelch_d       <= squelch ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14271              if (~i_rstb)
                   <font color = "green">-1-</font>  
14272              receive_start_d <= 1'b 0 ;
           <font color = "green">        ==></font>
14273              else if (receive_start)
                        <font color = "green">-2-</font>  
14274              receive_start_d <= 1'b 1 ;
           <font color = "green">        ==></font>
14275              else if (receive_end)
                        <font color = "green">-3-</font>  
14276              receive_start_d <= 1'b 0 ;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14289              if (~i_rstb)
                   <font color = "green">-1-</font>  
14290                      latency_cnt_en <= 1'b 0 ; 
           <font color = "green">                ==></font>
14291              else if(latency_cnt_reached)
                        <font color = "green">-2-</font>  
14292                      latency_cnt_en <= 1'b 0 ; 
           <font color = "green">                ==></font>
14293              else if(posedge_squelch)
                        <font color = "green">-3-</font>  
14294                      latency_cnt_en <= 1'b 1 ;
           <font color = "green">                ==></font>
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14298              if (~i_rstb)
                   <font color = "green">-1-</font>  
14299                      latency_cnt <= 2'd 0 ;
           <font color = "green">                ==></font>
14300              else if(latency_cnt_reached)
                        <font color = "green">-2-</font>  
14301                      latency_cnt <= 2'd 0 ;
           <font color = "green">                ==></font>
14302              else if(latency_cnt_en)
                        <font color = "red">-3-</font>  
14303                      latency_cnt <= latency_cnt + 2'd 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14316      if (~i_rstb)
           <font color = "green">-1-</font>  
14317              receive_enable_10d      <= 1'b 0 ;
           <font color = "green">        ==></font>
14318      else
14319              receive_enable_10d      <= receive_enable_9d ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14324              if (~i_rstb)
                   <font color = "green">-1-</font>  
14325                      last_clk_gen    <= 1'b 0 ;
           <font color = "green">                ==></font>
14326              else
14327              if(clk480_cntrl)
                   <font color = "green">-2-</font>  
14328                      last_clk_gen    <= negedge_receive_enable;
           <font color = "green">                ==></font>
14329              else
14330                      last_clk_gen    <= 1'b 0 ;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12556">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_usb2_cdr_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
