//! **************************************************************************
// Written by: Map K.39 on Tue Jun 24 16:08:37 2014
//! **************************************************************************

SCHEMATIC START;
NET "Eth2_PHY_tx_clk_IBUF" USELOWSKEWLINES;
COMP "Eth2_PHY_tx_data<1>" LOCATE = SITE "J28" LEVEL 1;
COMP "Eth2_PHY_tx_data<2>" LOCATE = SITE "H29" LEVEL 1;
COMP "Eth2_PHY_tx_data<3>" LOCATE = SITE "K28" LEVEL 1;
NET "Eth1_PHY_rx_clk_IBUF" USELOWSKEWLINES;
COMP "Eth1_PHY_rx_clk" LOCATE = SITE "F34" LEVEL 1;
NET "Eth1_PHY_tx_clk_IBUF" USELOWSKEWLINES;
COMP "Eth1_PHY_tx_clk" LOCATE = SITE "F28" LEVEL 1;
COMP "Flash_CEN<0>" LOCATE = SITE "AB33" LEVEL 1;
COMP "Flash_CEN<1>" LOCATE = SITE "AC33" LEVEL 1;
COMP "Flash_CEN<2>" LOCATE = SITE "AD34" LEVEL 1;
COMP "Flash_CEN<3>" LOCATE = SITE "AB30" LEVEL 1;
COMP "DDR_DM<0>" LOCATE = SITE "AM9" LEVEL 1;
COMP "DDR_DM<1>" LOCATE = SITE "AG11" LEVEL 1;
COMP "DDR_DM<2>" LOCATE = SITE "AL13" LEVEL 1;
COMP "DDR_DM<3>" LOCATE = SITE "AH11" LEVEL 1;
COMP "Flash_DQ<10>" LOCATE = SITE "N25" LEVEL 1;
COMP "Flash_DQ<11>" LOCATE = SITE "T32" LEVEL 1;
COMP "Flash_DQ<12>" LOCATE = SITE "Y33" LEVEL 1;
COMP "DDR_DQ<0>" LOCATE = SITE "AE17" LEVEL 1;
COMP "Flash_DQ<13>" LOCATE = SITE "AA33" LEVEL 1;
COMP "DDR_DQ<1>" LOCATE = SITE "AF17" LEVEL 1;
COMP "Flash_DQ<14>" LOCATE = SITE "R28" LEVEL 1;
COMP "DDR_DQ<2>" LOCATE = SITE "AF15" LEVEL 1;
COMP "Flash_DQ<15>" LOCATE = SITE "U30" LEVEL 1;
COMP "DDR_DQ<3>" LOCATE = SITE "AG16" LEVEL 1;
COMP "DDR_DQ<4>" LOCATE = SITE "AF13" LEVEL 1;
COMP "DDR_DQ<5>" LOCATE = SITE "AG13" LEVEL 1;
COMP "DDR_DQ<6>" LOCATE = SITE "AH12" LEVEL 1;
COMP "DDR_DQ<7>" LOCATE = SITE "AH13" LEVEL 1;
COMP "DDR_DQ<8>" LOCATE = SITE "AH14" LEVEL 1;
COMP "DDR_DQ<9>" LOCATE = SITE "AL12" LEVEL 1;
COMP "dnepr_TR_start_pin" LOCATE = SITE "L10" LEVEL 1;
COMP "RS232_1_RX" LOCATE = SITE "AJ30" LEVEL 1;
COMP "RS232_1_TX" LOCATE = SITE "AD26" LEVEL 1;
COMP "RS232_2_RX" LOCATE = SITE "AF27" LEVEL 1;
COMP "RS232_2_TX" LOCATE = SITE "AG28" LEVEL 1;
COMP "dnepr_RC_start_pin" LOCATE = SITE "N10" LEVEL 1;
COMP "DDR_Addr<0>" LOCATE = SITE "AH15" LEVEL 1;
COMP "DDR_Addr<1>" LOCATE = SITE "AE16" LEVEL 1;
COMP "DDR_Addr<2>" LOCATE = SITE "AJ15" LEVEL 1;
COMP "DDR_Addr<3>" LOCATE = SITE "AE15" LEVEL 1;
COMP "DDR_Addr<4>" LOCATE = SITE "AF16" LEVEL 1;
COMP "DDR_Addr<5>" LOCATE = SITE "AG17" LEVEL 1;
COMP "DDR_Addr<6>" LOCATE = SITE "AJ14" LEVEL 1;
COMP "DDR_Addr<7>" LOCATE = SITE "AL14" LEVEL 1;
COMP "DDR_Addr<8>" LOCATE = SITE "AM13" LEVEL 1;
COMP "DDR_Addr<9>" LOCATE = SITE "AM14" LEVEL 1;
COMP "Flash_A<10>" LOCATE = SITE "U28" LEVEL 1;
COMP "Flash_A<11>" LOCATE = SITE "U29" LEVEL 1;
COMP "Flash_A<20>" LOCATE = SITE "T25" LEVEL 1;
COMP "Flash_A<12>" LOCATE = SITE "T26" LEVEL 1;
COMP "Flash_A<21>" LOCATE = SITE "T28" LEVEL 1;
COMP "Flash_A<13>" LOCATE = SITE "U27" LEVEL 1;
COMP "Flash_A<30>" LOCATE = SITE "AC34" LEVEL 1;
COMP "Flash_A<22>" LOCATE = SITE "T27" LEVEL 1;
COMP "Flash_A<14>" LOCATE = SITE "T30" LEVEL 1;
COMP "Flash_A<31>" LOCATE = SITE "AF25" LEVEL 1;
COMP "Flash_A<23>" LOCATE = SITE "U26" LEVEL 1;
COMP "Flash_A<15>" LOCATE = SITE "P27" LEVEL 1;
COMP "Flash_A<24>" LOCATE = SITE "V29" LEVEL 1;
COMP "Flash_A<16>" LOCATE = SITE "P28" LEVEL 1;
COMP "Flash_A<25>" LOCATE = SITE "V30" LEVEL 1;
COMP "Flash_A<17>" LOCATE = SITE "R26" LEVEL 1;
COMP "Flash_A<26>" LOCATE = SITE "W30" LEVEL 1;
COMP "Flash_A<18>" LOCATE = SITE "T24" LEVEL 1;
COMP "Flash_A<27>" LOCATE = SITE "W29" LEVEL 1;
COMP "Flash_A<19>" LOCATE = SITE "U24" LEVEL 1;
COMP "Flash_A<28>" LOCATE = SITE "Y29" LEVEL 1;
COMP "Flash_A<29>" LOCATE = SITE "AA30" LEVEL 1;
COMP "Eth1_PHY_col" LOCATE = SITE "G29" LEVEL 1;
COMP "Eth1_PHY_crs" LOCATE = SITE "G30" LEVEL 1;
COMP "Flash_DQ<0>" LOCATE = SITE "R29" LEVEL 1;
COMP "Flash_DQ<1>" LOCATE = SITE "P25" LEVEL 1;
COMP "Flash_DQ<2>" LOCATE = SITE "N26" LEVEL 1;
COMP "Flash_DQ<3>" LOCATE = SITE "U33" LEVEL 1;
COMP "Flash_DQ<4>" LOCATE = SITE "Y34" LEVEL 1;
COMP "Flash_DQ<5>" LOCATE = SITE "AA34" LEVEL 1;
COMP "Flash_DQ<6>" LOCATE = SITE "T33" LEVEL 1;
COMP "Flash_DQ<7>" LOCATE = SITE "T29" LEVEL 1;
COMP "Flash_DQ<8>" LOCATE = SITE "N28" LEVEL 1;
COMP "Flash_DQ<9>" LOCATE = SITE "N27" LEVEL 1;
COMP "DDR_CASn" LOCATE = SITE "AE20" LEVEL 1;
COMP "Eth2_PHY_Mii_data" LOCATE = SITE "L30" LEVEL 1;
COMP "DDR_RASn" LOCATE = SITE "AF23" LEVEL 1;
NET "Eth2_PHY_rx_clk_IBUF" USELOWSKEWLINES;
COMP "Eth2_PHY_rx_clk" LOCATE = SITE "M34" LEVEL 1;
COMP "Eth2_PHY_col" LOCATE = SITE "L27" LEVEL 1;
COMP "Eth2_PHY_crs" LOCATE = SITE "L28" LEVEL 1;
COMP "Eth2_PHY_tx_clk" LOCATE = SITE "M26" LEVEL 1;
COMP "DDR_Clkn" LOCATE = SITE "AH19" LEVEL 1;
COMP "Flash_A<0>" LOCATE = SITE "AE22" LEVEL 1;
COMP "Flash_A<1>" LOCATE = SITE "AH25" LEVEL 1;
COMP "Flash_A<2>" LOCATE = SITE "AG25" LEVEL 1;
COMP "Flash_A<3>" LOCATE = SITE "AA27" LEVEL 1;
COMP "Flash_A<4>" LOCATE = SITE "AE24" LEVEL 1;
COMP "Flash_A<5>" LOCATE = SITE "AL28" LEVEL 1;
COMP "Flash_A<6>" LOCATE = SITE "P29" LEVEL 1;
COMP "Flash_A<7>" LOCATE = SITE "R25" LEVEL 1;
COMP "Flash_A<8>" LOCATE = SITE "P26" LEVEL 1;
COMP "Flash_A<9>" LOCATE = SITE "U25" LEVEL 1;
COMP "DDR_CKE" LOCATE = SITE "AF21" LEVEL 1;
COMP "DDR_CSn" LOCATE = SITE "AJ16" LEVEL 1;
COMP "DDR_Clk" LOCATE = SITE "AJ19" LEVEL 1;
COMP "DDR_WEn" LOCATE = SITE "AG19" LEVEL 1;
COMP "LEDS<1>" LOCATE = SITE "K12" LEVEL 1;
COMP "LEDS<2>" LOCATE = SITE "M9" LEVEL 1;
COMP "DDR_BankAddr<0>" LOCATE = SITE "AE18" LEVEL 1;
COMP "DDR_BankAddr<1>" LOCATE = SITE "AM21" LEVEL 1;
COMP "ddr90_dcm/ddr90_dcm/Using_Virtex.DCM_INST" LOCATE = SITE "DCM_X3Y0"
        LEVEL 1;
COMP "sys_dcm/sys_dcm/Using_Virtex.DCM_INST" LOCATE = SITE "DCM_X0Y0" LEVEL 1;
NET "system_clk_0/clk_out1" BEL "system_clk_0/clk_out_BUFG.GCLKMUX"
        USELOCALCONNECT;
COMP "ppc405_0/ppc405_0/PPC405_i" LOCATE = SITE "PPC405_X1Y0" LEVEL 1;
COMP "LVPECLK_n" LOCATE = SITE "AH17" LEVEL 1;
COMP "Eth1_PHY_Mii_clk" LOCATE = SITE "L25" LEVEL 1;
COMP "LVPECLK_p" LOCATE = SITE "AJ17" LEVEL 1;
COMP "Eth1_PHY_Mii_data" LOCATE = SITE "M25" LEVEL 1;
COMP "dnepr_dTR_stop_pin" LOCATE = SITE "R10" LEVEL 1;
COMP "dnepr_dRC_stop_pin" LOCATE = SITE "T10" LEVEL 1;
COMP "dnepr_dTR_start_pin" LOCATE = SITE "T11" LEVEL 1;
COMP "dnepr_dRC_start_pin" LOCATE = SITE "U11" LEVEL 1;
COMP "delay_out" LOCATE = SITE "U10" LEVEL 1;
COMP "Eth1_PHY_rx_data<0>" LOCATE = SITE "D34" LEVEL 1;
COMP "Eth1_PHY_rx_data<1>" LOCATE = SITE "D33" LEVEL 1;
COMP "Eth1_PHY_rx_data<2>" LOCATE = SITE "E33" LEVEL 1;
COMP "Eth1_PHY_rx_data<3>" LOCATE = SITE "E34" LEVEL 1;
COMP "DDR_DQ<10>" LOCATE = SITE "AG14" LEVEL 1;
COMP "DDR_DQ<11>" LOCATE = SITE "AK11" LEVEL 1;
COMP "DDR_DQ<20>" LOCATE = SITE "AH23" LEVEL 1;
COMP "DDR_DQ<12>" LOCATE = SITE "AK10" LEVEL 1;
COMP "DDR_DQ<21>" LOCATE = SITE "AM26" LEVEL 1;
COMP "DDR_DQ<13>" LOCATE = SITE "AG10" LEVEL 1;
COMP "DDR_DQ<30>" LOCATE = SITE "AF19" LEVEL 1;
COMP "DDR_DQ<22>" LOCATE = SITE "AL24" LEVEL 1;
COMP "DDR_DQ<14>" LOCATE = SITE "AL9" LEVEL 1;
COMP "DDR_DQ<31>" LOCATE = SITE "AF18" LEVEL 1;
COMP "DDR_DQ<23>" LOCATE = SITE "AK25" LEVEL 1;
COMP "DDR_DQ<15>" LOCATE = SITE "AK8" LEVEL 1;
COMP "DDR_DQ<24>" LOCATE = SITE "AJ21" LEVEL 1;
COMP "DDR_DQ<16>" LOCATE = SITE "AK24" LEVEL 1;
COMP "DDR_DQ<25>" LOCATE = SITE "AJ22" LEVEL 1;
COMP "DDR_DQ<17>" LOCATE = SITE "AH22" LEVEL 1;
COMP "DDR_DQ<26>" LOCATE = SITE "AE11" LEVEL 1;
COMP "DDR_DQ<18>" LOCATE = SITE "AG21" LEVEL 1;
COMP "DDR_DQ<27>" LOCATE = SITE "AM22" LEVEL 1;
COMP "DDR_DQ<19>" LOCATE = SITE "AH21" LEVEL 1;
COMP "DDR_DQ<28>" LOCATE = SITE "AL22" LEVEL 1;
COMP "DDR_DQ<29>" LOCATE = SITE "AH20" LEVEL 1;
COMP "Eth1_PHY_rx_er" LOCATE = SITE "G33" LEVEL 1;
COMP "Eth1_PHY_tx_en" LOCATE = SITE "L26" LEVEL 1;
COMP "Eth1_PHY_rst_n" LOCATE = SITE "K30" LEVEL 1;
COMP "Eth1_PHY_tx_er" LOCATE = SITE "F30" LEVEL 1;
COMP "DDR_DQS<0>" LOCATE = SITE "AJ9" LEVEL 1;
COMP "DDR_DQS<1>" LOCATE = SITE "AK9" LEVEL 1;
COMP "DDR_DQS<2>" LOCATE = SITE "AE12" LEVEL 1;
COMP "DDR_DQS<3>" LOCATE = SITE "AF12" LEVEL 1;
COMP "DDR_CLK_FB" LOCATE = SITE "AK18" LEVEL 1;
COMP "Eth1_PHY_tx_data<0>" LOCATE = SITE "D30" LEVEL 1;
COMP "Eth1_PHY_tx_data<1>" LOCATE = SITE "J27" LEVEL 1;
COMP "Eth1_PHY_tx_data<2>" LOCATE = SITE "E31" LEVEL 1;
COMP "Eth1_PHY_tx_data<3>" LOCATE = SITE "K27" LEVEL 1;
COMP "dnepr_TR_stop_pin" LOCATE = SITE "M10" LEVEL 1;
COMP "dnepr_RC_stop_pin" LOCATE = SITE "P10" LEVEL 1;
COMP "Eth1_PHY_dv" LOCATE = SITE "F33" LEVEL 1;
COMP "Eth2_PHY_Mii_clk" LOCATE = SITE "M29" LEVEL 1;
COMP "Eth2_PHY_rx_er" LOCATE = SITE "N33" LEVEL 1;
COMP "Eth2_PHY_dv" LOCATE = SITE "M33" LEVEL 1;
COMP "Eth2_PHY_tx_en" LOCATE = SITE "N30" LEVEL 1;
COMP "Eth2_PHY_rst_n" LOCATE = SITE "M28" LEVEL 1;
COMP "Eth2_PHY_tx_er" LOCATE = SITE "N34" LEVEL 1;
COMP "Flash_OEN" LOCATE = SITE "AB34" LEVEL 1;
COMP "Flash_WEN" LOCATE = SITE "V24" LEVEL 1;
COMP "Flash_Rst" LOCATE = SITE "V25" LEVEL 1;
COMP "Eth2_PHY_rx_data<0>" LOCATE = SITE "H34" LEVEL 1;
COMP "Eth2_PHY_rx_data<1>" LOCATE = SITE "H33" LEVEL 1;
COMP "Eth2_PHY_rx_data<2>" LOCATE = SITE "G34" LEVEL 1;
COMP "Eth2_PHY_rx_data<3>" LOCATE = SITE "L34" LEVEL 1;
COMP "DDR_Addr<10>" LOCATE = SITE "AJ13" LEVEL 1;
COMP "DDR_Addr<11>" LOCATE = SITE "AL11" LEVEL 1;
COMP "DDR_Addr<12>" LOCATE = SITE "AK16" LEVEL 1;
COMP "clk_10" LOCATE = SITE "J17" LEVEL 1;
COMP "clk_19" LOCATE = SITE "J18" LEVEL 1;
COMP "Eth2_PHY_tx_data<0>" LOCATE = SITE "P30" LEVEL 1;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_0.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_0.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_1.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_1.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_2.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_2.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_3.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_3.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_4.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_4.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_5.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_5.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_6.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_6.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_7.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_7.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_8.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_8.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_9.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_9.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_10.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_10.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_11.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_11.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_12.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_12.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_13.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_13.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_14.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_14.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_15.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_15.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_16.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_16.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_17.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_17.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_18.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_18.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_19.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_19.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_20.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_20.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_21.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_21.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_22.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_22.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_23.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_23.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_24.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_24.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_25.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_25.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_26.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_26.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_27.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_27.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_28.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_28.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_29.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_29.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_30.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_30.A" PINNAME CLKA;
PIN boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_31.A_pins<15> = BEL
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_31.A" PINNAME CLKA;
PIN ppc405_0/ppc405_0/PPC405_i_pins<992> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME PLBCLK;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A"
        PINNAME CLKA;
PIN
        plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>
        = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B"
        PINNAME CLKB;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQ_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQ_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF0"
        PINNAME CK;
TIMEGRP sys_clk_s = PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_0.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_1.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_2.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_3.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_4.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_5.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_6.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_7.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_8.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_9.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_10.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_11.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_12.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_13.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_14.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_15.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_16.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_17.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_18.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_19.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_20.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_21.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_22.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_23.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_24.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_25.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_26.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_27.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_28.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_29.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_30.A_pins<15>" PIN
        "boot_ppc_bram/boot_ppc_bram/ramb16_s1_s1_31.A_pins<15>" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_7" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_6" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_5" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_4" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_7" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_6" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_5" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_4" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1" BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[3].I_ADDR_S_H_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG"
        BEL
        "dnepr/dnepr/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG"
        BEL "dnepr/dnepr/USER_LOGIC_I/slv_reg3_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg8_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg13_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg2_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg12_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg7_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg5_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg10_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg4_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg14_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg9_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg6_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg11_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/slv_reg3_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/amount_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/amount_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/amount_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/read_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/read_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/write_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/write_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/DOUT_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_2_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_1_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_3_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_ring/ring_buf_0_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/amount_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/amount_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/amount_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/read_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/read_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/write_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/write_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/DOUT_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_2_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_1_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_3_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_ring/ring_buf_0_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/amount_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/amount_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/amount_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/read_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/read_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/write_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/write_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/DOUT_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_2_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_1_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_3_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_ring/ring_buf_0_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/amount_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/amount_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/amount_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/read_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/read_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/write_point_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/write_point_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/DOUT_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_2_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_1_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_3_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_63" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_62" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_61" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_60" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_59" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_58" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_57" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_56" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_55" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_54" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_53" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_52" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_51" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_50" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_49" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_48" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_47" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_46" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_45" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_44" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_43" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_42" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_41" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_40" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_39" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_38" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_37" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_36" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_35" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_34" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_33" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_32" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_ring/ring_buf_0_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/state_FSM_FFd2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/state_FSM_FFd1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/state_FSM_FFd3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/reserv_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/operative_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/strob_length_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/delay_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/stop_pulse_internal_t" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/start_pulse" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/stop_pulse_internal" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/data_valid" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/RE" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/TR_fsm/end_strob" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/state_FSM_FFd2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/state_FSM_FFd1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/state_FSM_FFd3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/reserv_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/operative_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/strob_length_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/delay_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/stop_pulse_internal_t" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/start_pulse" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/stop_pulse_internal" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/data_valid" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/RE" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/RC_fsm/end_strob" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/state_FSM_FFd2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/state_FSM_FFd1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/state_FSM_FFd3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/reserv_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/operative_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/strob_length_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/delay_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/stop_pulse_internal_t" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/start_pulse" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/stop_pulse_internal" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/data_valid" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/RE" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dTR_fsm/end_strob" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/state_FSM_FFd2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/state_FSM_FFd1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/state_FSM_FFd3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/reserv_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/operative_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/strob_length_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_31" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_30" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_29" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_28" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_27" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_26" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_25" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_24" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_23" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_22" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_21" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_20" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_19" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_18" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_17" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_16" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_15" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_14" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_13" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_12" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_11" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_10" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_9" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_8" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_7" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_6" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_5" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_4" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_3" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_2" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_1" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/delay_time_0" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/stop_pulse_internal_t" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/start_pulse" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/stop_pulse_internal" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/data_valid" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/RE" BEL
        "dnepr/dnepr/USER_LOGIC_I/core_inst/dRC_fsm/end_strob" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_0" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1" BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG"
        BEL
        "grid_gen/grid_gen/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG"
        BEL "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_0" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_1" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_2" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_3" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_4" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_5" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_6" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_7" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_8" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_9" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_10" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_11" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_12" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_13" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_14" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_15" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_16" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_17" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_18" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_19" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_20" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_21" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_22" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_23" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_24" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_25" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_26" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_27" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_28" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_29" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_30" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/REG_TAKT_NUMBER_31" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/TAKT_NUMBER_UPDATE" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_ppc_load_en" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_0" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_1" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_2" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_3" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_4" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_5" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_6" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_7" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_8" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_9" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_10" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_11" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_12" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_13" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_14" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/discr_int_15" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_0" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_1" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_2" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_3" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_4" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_5" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_6" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_7" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_8" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_9" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_10" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_11" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_12" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_13" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_14" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_int_15" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_0" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_1" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_2" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_3" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_4" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_5" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_6" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_7" BEL
        "grid_gen/grid_gen/USER_LOGIC_I/Grid_Gen_inst/tact_arm_cnt_8" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/end_tr_buf_112" BEL
        "delay_meter/ft_edge_shift10" BEL "delay_meter/ft_edge_shift9" BEL
        "delay_meter/ft_edge_shift8" BEL "delay_meter/ft_edge_shift7" BEL
        "delay_meter/ft_edge_shift6" BEL "delay_meter/ft_edge_shift5" BEL
        "delay_meter/ft_edge_shift4" BEL "delay_meter/ft_edge_shift3" BEL
        "delay_meter/ft_edge_shift2" BEL "delay_meter/ft_edge_shift1" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/end_tr_buf_11" BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_11" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_10" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_9" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_8" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_7" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_6" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_5" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_4" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_3" BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3"
        BEL "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_7"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_6"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_5"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_4"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_7"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_6"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_5"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_4"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].I_BKEND_WRCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].I_BKEND_RDCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG"
        BEL
        "delay_meter/delay_meter/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG"
        BEL "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_29" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_28" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_0" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_1" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_2" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_3" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_4" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_5" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_6" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_7" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_8" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_9" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_10" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_11" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_12" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_13" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_14" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_20" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_15" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_21" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_16" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_22" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_17" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_23" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_18" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_24" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_19" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_30" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_25" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_31" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_26" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/slv_reg1_27" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_15" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_14" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_13" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_12" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_11" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_10" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_9" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_8" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_7" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_6" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_5" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_4" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_3" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_2" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_0" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/counter_1" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_15" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_14" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_13" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_12" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_11" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_10" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_9" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_8" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_7" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_6" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_5" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_4" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_3" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_2" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_1" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/cnt_0" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/state" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_7" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_6" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_5" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_4" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_3" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_2" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_1" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/status_in_0" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_11" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_10" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_9" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_8" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_7" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_6" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_5" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_4" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_3" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_2" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_1" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/rc_buf_0" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/tr_buf_2" BEL
        "delay_meter/delay_meter/USER_LOGIC_I/meter_inst/Mshreg_end_tr_buf_11/SRL16E"
        BEL "ft_fd_input/ft_fd_input/fd_ring_02" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_and0000_shift6" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_and0000_shift5" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_and0000_shift4" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_and0000_shift3" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_and0000_shift2" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_and0000_shift1" BEL
        "ft_fd_input/ft_fd_input/fd_ring_0" BEL
        "ft_fd_input/ft_fd_input/Mshreg_fd_ring_0" BEL
        "ft_fd_input/ft_fd_input/fd_edge" BEL "ft_fd_input/ft_fd_input/ft_ok"
        BEL "ft_fd_input/ft_fd_input/fd_cnt_reg_0" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_reg_1" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_reg_2" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_reg_3" BEL
        "ft_fd_input/ft_fd_input/clk_19_t" BEL
        "ft_fd_input/ft_fd_input/fd_ring_1" BEL
        "ft_fd_input/ft_fd_input/clk_10M_t" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_0" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_1" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_2" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_3" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_4" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_5" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_6" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_7" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_8" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_9" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_10" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_11" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_12" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_13" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_14" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_15" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_16" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_17" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_18" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_19" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_20" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_21" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_reg_22" BEL
        "ft_fd_input/ft_fd_input/fd_ok" BEL
        "ft_fd_input/ft_fd_input/clk_19_tt" BEL
        "ft_fd_input/ft_fd_input/clk_10M_tt" BEL
        "ft_fd_input/ft_fd_input/ft_edge" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_0" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_1" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_2" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_3" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_4" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_5" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_6" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_7" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_8" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_9" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_10" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_11" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_12" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_13" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_14" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_15" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_16" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_17" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_18" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_19" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_20" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_21" BEL
        "ft_fd_input/ft_fd_input/ft_cnt_22" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_0" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_1" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_2" BEL
        "ft_fd_input/ft_fd_input/fd_cnt_3" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" BEL
        "plb2opb/plb2opb/OPB_IF_I/rst_d2" BEL "plb2opb/plb2opb/Read_inprog_1"
        BEL "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d1" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_abort_ack_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/rcv_last_write_status" BEL
        "plb2opb/plb2opb/Read_inprog" BEL
        "plb2opb/plb2opb/Block_on_Term_Rd_after_tout" BEL
        "plb2opb/plb2opb/Block_output_on_PLBabort_regd" BEL
        "plb2opb/plb2opb/Wait_on_Rd_2dly" BEL "plb2opb/plb2opb/Wait_on_Rd" BEL
        "plb2opb/plb2opb/PLB_RNW_and_PAValid_regd" BEL
        "plb2opb/plb2opb/Block_on_Term_Rd_after_tout_EN" BEL
        "plb2opb/plb2opb/Block_output_on_PLBabort_OPBside" BEL
        "plb2opb/plb2opb/BGO_rdBTerm_int_1dly" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_3" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_2" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdDAck_int_1dly" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_3" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_2" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdComp_int_1dly" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_63" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_62" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_61" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_60" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_59" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_58" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_57" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_56" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_55" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_54" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_53" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_52" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_51" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_50" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_49" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_48" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_47" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_46" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_45" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_44" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_43" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_42" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_41" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_40" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_39" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_38" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_37" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_36" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_35" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_34" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_33" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_32" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_31" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_30" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_29" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_28" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_27" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_26" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_25" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_24" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_23" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_22" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_21" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_20" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_19" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_18" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_17" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_16" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_15" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_14" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_13" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_12" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_11" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_10" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_9" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_8" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_7" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_6" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_5" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_4" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_3" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_2" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_3" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_2" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_rdComp_int_2dly" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_63" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_62" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_61" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_60" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_59" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_58" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_57" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_56" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_55" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_54" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_53" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_52" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_51" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_50" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_49" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_48" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_47" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_46" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_45" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_44" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_43" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_42" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_41" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_40" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_39" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_38" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_37" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_36" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_35" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_34" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_33" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_32" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_31" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_30" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_29" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_28" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_27" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_26" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_25" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_24" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_23" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_22" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_21" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_20" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_19" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_18" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_17" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_16" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_15" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_14" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_13" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_12" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_11" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_10" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_9" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_8" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_7" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_6" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_5" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_4" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_3" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_2" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_3" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_2" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_rdBTerm_int_2dly" BEL
        "plb2opb/plb2opb/BGO_rdDAck_int_2dly" BEL
        "plb2opb/plb2opb/I_OPB_timeout_Reg" BEL
        "plb2opb/plb2opb/I_OPB_timeout_onRd_synch1" BEL
        "plb2opb/plb2opb/I_OPB_timeout_onRd_synch2" BEL
        "plb2opb/plb2opb/I_OPB_timeout_Strobe_out_1dly" BEL
        "plb2opb/plb2opb/I_PLB_abort_Reg" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_synch1" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_synch2" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_OPBside_1dly" BEL
        "plb2opb/plb2opb/I_BGO_select_regd" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_0" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_1" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_2" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_3" BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[66].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[65].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[64].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[63].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[62].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I"
        BEL "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_start_ack_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_abort_flag_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_abort_ack_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_rst_d1" BEL
        "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_start_ack_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_abort_flag_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_abort_ack_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_rst" BEL
        "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_abort_flag_d1" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_0" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_1" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_2" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_3" BEL
        "plb2opb/plb2opb/OPB_IF_I/BGO_select_fdrse" BEL
        "plb2opb/plb2opb/OPB_IF_I/OPB_XFER_PEND_FDRSE_I" BEL
        "plb2opb/plb2opb/OPB_IF_I/opb_xfer_start_flag_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/access_valid_rearb" BEL
        "plb2opb/plb2opb/PLB_IF_I/wrBTerm_if_PAValid" BEL
        "plb2opb/plb2opb/PLB_IF_I/access_valid" BEL
        "plb2opb/plb2opb/PLB_IF_I/at_1k_bndry_d2" BEL
        "plb2opb/plb2opb/PLB_IF_I/at_1k_bndry_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_xfer_strobe_wr_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/addrAck_d2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_last" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_10" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_30" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_31" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_33" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_34" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_35" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_36" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_38" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_39" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_40" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_41" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_42" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_43" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_44" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_45" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_46" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_47" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_48" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_49" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_50" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_51" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_52" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_53" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_54" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_55" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_56" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_57" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_58" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_59" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_60" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_61" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_62" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_63" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDAck_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_10" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/end_of_wr_burst" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_wrComp_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_xfer_strobe_wr" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/err_detect" BEL
        "plb2opb/plb2opb/PLB_IF_I/at_1k_bndry" BEL
        "plb2opb/plb2opb/PLB_IF_I/rd_busy" BEL "plb2opb/plb2opb/PLB_IF_I/busy"
        BEL "plb2opb/plb2opb/PLB_IF_I/opb_RNW" BEL
        "plb2opb/plb2opb/PLB_IF_I/xfer_is_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/msize_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/size_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/addrAck_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_wrDAck_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/PLB_wrBurst_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_59" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdComp_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_63" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_58" BEL
        "plb2opb/plb2opb/PLB_IF_I/stop_rdburst_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_62" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_57" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_56" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_61" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_60" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_55" BEL
        "plb2opb/plb2opb/PLB_IF_I/wr_active" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_54" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_49" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_53" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_52" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_48" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_47" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_51" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_46" BEL
        "plb2opb/plb2opb/PLB_IF_I/stop_wrburst_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_45" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_50" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_44" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_39" BEL
        "plb2opb/plb2opb/PLB_IF_I/abort_flag_hold" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_43" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_38" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_42" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/start_flag_hold" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_41" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_36" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_40" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_35" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_34" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_33" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_31" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_30" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/wr_busy" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/guarded_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_10" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_1"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_0"
        BEL "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_strobe" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_2" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_3" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_4" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_5" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_6" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_7" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_8" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_9" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_10" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_11" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_12" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_13" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_14" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_15" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_16" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_17" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_18" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_19" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_20" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_21" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_22" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_23" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_24" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_25" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_26" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_27" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_28" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_29" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_30" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_31" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_33" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_34" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_35" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_36" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[29].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[28].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[27].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[26].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[25].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[24].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[23].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[22].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[21].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[20].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[19].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[18].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[17].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[16].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[15].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[14].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[13].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[12].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[11].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[10].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[9].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[8].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[7].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[6].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[5].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[4].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[3].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[2].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[1].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[0].SRL_I/SRL16E"
        BEL "plb2opb/plb2opb/OPB_IF_I/Mshreg_rst_d2/SRL16E" BEL
        "opb/opb/POR_FF_I" BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL "opb/opb/POR_SRL_I/SRL16E" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd5"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtDAckReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine8AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine16AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtSingleAccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine4AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtBurstAccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWRegReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdBurstReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdBurstReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbWrDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbRdDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_3"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_0"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd6"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd7"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd8"
        BEL "plb/plb/POR_FF1_I" BEL "plb/plb/POR_FF2_I" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "plb/plb/POR_SRL_I/SRL16E" BEL
        "reset_block/reset_block/SEQ/system_Reset_Req_d2" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_0" BEL
        "reset_block/reset_block/Core_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_0" BEL
        "reset_block/reset_block/EXT_LPF/lpf_int" BEL
        "reset_block/reset_block/Rstc405resetcore" BEL
        "reset_block/reset_block/core_req_edge" BEL
        "reset_block/reset_block/SEQ/pr_dec_0" BEL
        "reset_block/reset_block/SEQ/chip_dec_0" BEL
        "reset_block/reset_block/SEQ/pr_dec_2" BEL
        "reset_block/reset_block/SEQ/chip_dec_1" BEL
        "reset_block/reset_block/SEQ/chip_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_0" BEL
        "reset_block/reset_block/SEQ/bsr_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_1" BEL
        "reset_block/reset_block/SEQ/ris_edge" BEL
        "reset_block/reset_block/SEQ/seq_clr" BEL
        "reset_block/reset_block/SEQ/sys_edge" BEL
        "reset_block/reset_block/SEQ/sys_dec_0" BEL
        "reset_block/reset_block/SEQ/sys_dec_1" BEL
        "reset_block/reset_block/SEQ/sys_dec_2" BEL
        "reset_block/reset_block/SEQ/seq_cnt_en" BEL
        "reset_block/reset_block/SEQ/Chip" BEL
        "reset_block/reset_block/SEQ/bsr" BEL
        "reset_block/reset_block/SEQ/Sys" BEL "reset_block/reset_block/SEQ/pr"
        BEL "reset_block/reset_block/SEQ/system_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_0" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_1" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_2" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_4" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_5" BEL
        "reset_block/reset_block/EXT_LPF/lpf_exr" BEL
        "reset_block/reset_block/EXT_LPF/lpf_asr" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_3" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_2" BEL
        "reset_block/reset_block/CORE_RESET/q_int_1" BEL
        "reset_block/reset_block/CORE_RESET/q_int_0" BEL
        "reset_block/reset_block/core_cnt_en" BEL
        "reset_block/reset_block/Bus_Struct_Reset_0" BEL
        "reset_block/reset_block/Rstc405resetchip" BEL
        "reset_block/reset_block/Peripheral_Reset_0" BEL
        "reset_block/reset_block/Rstc405resetsys" BEL
        "reset_block/reset_block/Core_Reset_Req_d3" BEL
        "reset_block/reset_block/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "reset_block/reset_block/EXT_LPF/Mshreg_asr_lpf_0/SRL16E" BEL
        "reset_block/reset_block/Mshreg_Core_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/EXT_LPF/Mshreg_exr_lpf_0/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_system_Reset_Req_d2/SRL16E" PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_busy_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/cco_0_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_5_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_busy_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/decoding_local_addr_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState2_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_read_sm_cs_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wr_en"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/wr_buf_rden"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WrBurst_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/flush_lcl_request"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/decoding_local_addr"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd1"
        BEL "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/receive_err" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState2_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstWrReq"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_burst"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_status_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_status_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDAck_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wr_dvld_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/wr_dphase_active"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_rnw_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RdBurst_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_63"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_62"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_61"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_59"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_58"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_57"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_56"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_55"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_54"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_53"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_52"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_51"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_50"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_49"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_48"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/rd_dphase_active"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_addrack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_rdburst_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_size_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_size_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_size_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdbterm_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdComp_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_ssize_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipic_wrack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cacheln_burst_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abort_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/burst_transfer_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wrcyclecnt_adjust"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/single_transfer_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/indeterminate_burst_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/flush_plb_request"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_busy_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_masterid_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_masterid_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/clear_rd_busy"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrbterm_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_63"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_62"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_61"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_59"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_58"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_57"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_56"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_55"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_54"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_53"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_52"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_51"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_50"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_49"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_48"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wrComp_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_busy_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/wr_buf_wren_plb"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_63"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_62"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_61"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_59"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_58"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_57"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_56"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_55"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_54"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_53"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_52"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_51"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_50"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_49"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_48"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_decode_rdy"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[65].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[64].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[63].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[62].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[61].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[60].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[59].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[58].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[57].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[56].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[55].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[54].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[53].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[52].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[51].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[50].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[49].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[48].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[47].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[46].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[45].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[44].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[43].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[42].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[41].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[40].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[39].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[38].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[37].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[36].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[35].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[34].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[33].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[32].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Size_i_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Size_i_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/cntl_done_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/resp_done_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/latency_done"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/valid_read"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/back_to_back_rd"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_rdack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/hold_ack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/rdack_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/bkup_recover"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_rd_addr_decr"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_mark_addr_decr"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_mark_into_read"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_read_into_mark"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_wr_addr_inc"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/hold_ack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/burst_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/end_of_burst"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_rd_addr_decr"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_mark_into_write"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_write_into_mark"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_mark_addr_inc"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_wr_addr_inc"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/txClkEn" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d1" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d2" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/collision_sync" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/c_sense_sync" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/MIIM_CLK_INT"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/miiEnbl"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/rxCrcNibCntRst_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/crcokdelay1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/crcokdelay2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_50"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_51"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_52"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_48"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_53"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_49"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_54"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_55"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_56"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_61"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_57"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_62"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_58"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_63"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_59"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/initPauseLtch"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/pauseing_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotDone"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/thisState_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DACHECK/inProgress"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DACHECK/pauseAdr"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DACHECK/match"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/zero_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/pause_pending"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/pauseCntLd"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/pauseAdr_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/true_type_length_n_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/type_pause_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/type_vlan_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/type_length_n_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/pause_opcode_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/wr_overrun_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/rd_underrun_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<7>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<6>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<5>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<4>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<3>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<2>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<1>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<0>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[5].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[4].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/rd_underrun_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/wr_overrun_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[5].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[4].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<10>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<9>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<8>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<7>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<6>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<5>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<4>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<3>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<2>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<1>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_length_regout<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<0>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rd_underrun_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[5].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[4].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<10>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<9>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<8>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<7>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<6>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<5>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<4>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<3>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<2>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<1>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRL16E_MS"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRLC16E_LS3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRLC16E_LS2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<0>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRLC16E_LS1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/start_rd_wr_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/reg_read_err"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/wr_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_mir_reg/mir_rd_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_mir_reg/rd_ack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/inst_mir_reg/rd_ack_i2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/rsr_rd_ack_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/rsr_rd"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_registers/rsr_rd_ack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotDone"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/backingOff_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/thisState_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/thisState_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/thisState_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/initBackoffLtch"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/LFSRP/Bit15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/LFSRP/Bit1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/LFSRP/SHreg0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/busFifoWrCntRst_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/excessDefrl_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/lateColn_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/retrying_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/txCrcEn_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/phytx_en_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/z"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/zero_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_33"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_34"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_35"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_40"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_36"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_41"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_42"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_38"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_43"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_39"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_44"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_45"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_50"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_46"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_51"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_47"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_52"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_48"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_53"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_49"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_54"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_55"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_56"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_61"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_57"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_62"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_58"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_63"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_59"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/zero_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/zero_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/pipeIt"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/excesDeferal"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TXDONE"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/plb_phy_tx_en_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[9].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[8].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[9].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[8].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SWCR_GENERATE[0].I_SWCR/q"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SWCR_GENERATE[1].I_SWCR/q"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstBurst"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_sel_d1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sr_sel"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/pl_sel"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DE_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DE_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCTR_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCTR_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DD_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_num_stages_d1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DD_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_sel"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PD_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PD_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWBR_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWBR_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGDA_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGDA_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_d1_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_d1_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGEND_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGEND_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/cco_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_sel"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstLoc2Loc"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstRdReq"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_wrack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/first_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/first_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_active_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_active_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPD_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPD_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/L_rx_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstBE_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstBE_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/no_bda_link_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/no_bda_link_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPCTR_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGEND_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGEND_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPCTR_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBE_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBE_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_rdack_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPWBR_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPWBR_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDE_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDE_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/pwb_loaded_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/pwb_loaded_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDD_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDD_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/pump_wr_fifo_once"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_trans_burst"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/start_read"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_RNW_Reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wrFIFO_WentEmpty"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_finish_burst"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[0].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[1].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[2].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[3].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[4].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[5].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[6].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[7].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[0].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[1].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[2].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[3].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[4].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[5].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[6].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[7].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[8].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[9].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[10].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[11].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[12].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[13].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[14].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[15].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[16].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[17].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[18].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[19].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[20].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[21].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[22].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[23].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[24].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[25].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[26].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[27].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[28].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[29].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[30].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[31].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[32].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[33].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[34].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[35].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[36].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[37].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[38].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[39].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[40].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[41].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[42].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[43].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[44].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[45].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[46].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[47].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[48].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[49].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[50].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[51].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[52].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[53].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[54].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[55].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[56].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[57].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[58].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[59].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[60].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[61].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[62].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[63].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RNW_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDBURST_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQUEST_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRBURST_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ADDRACK_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BUSY_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDACK_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[0].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[1].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[2].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[3].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[4].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[5].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[6].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[7].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[8].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[9].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[10].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[11].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[12].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[13].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[14].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[15].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[16].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[17].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[18].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[19].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[20].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[21].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[22].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[23].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[24].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[25].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[26].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[27].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[28].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[29].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[30].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[31].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[32].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[33].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[34].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[35].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[36].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[37].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[38].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[39].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[40].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[41].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[42].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[43].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[44].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[45].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[46].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[47].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[48].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[49].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[50].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[51].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[52].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[53].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[54].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[55].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[56].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[57].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[58].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[59].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[60].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[61].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[62].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[63].FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDACK_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/MA2SA_PAValid_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRITE_BUSY_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/READ_BUSY_FF_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_read_sm_cs_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs_FSM_FFd3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_bump_sm_cs_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_bump_sm_cs_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_level_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_level_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_rdce2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_read_ack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/rd_access_error"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/sw_reset_error"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_read_req"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/wr_access_error"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_wrce1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/fifo_errack_inhibit"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_req_trig"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_full"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_almostfull"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_req_trig_dly1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_deadlock"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/fifo_errack_inhibit"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/wr_access_error"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_rdce2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_ack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/rd_access_error"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_wrce1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/sw_reset_error"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_almostempty"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_empty"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_deadlock"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/SESR2Bus_RdAck_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/triggered_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_23"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_25"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_24"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_30"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_26"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_31"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_28"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/SESR2Bus_WrACK_i"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_29"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_glbl_irpt_enable_reg"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_7"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_8"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_9"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_10"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_11"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_13"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_14"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_15"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_16"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_18"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_19"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_20"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_21"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_3"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_4"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_5"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_6"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd2"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd1"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/error_reply"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sm_wrack"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reg_IP_Reset_RdCE"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/strt_sm_reset"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU249"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU215"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU208"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU201"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU194"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU185"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU180"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU174"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU168"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU136"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU133"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU127"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU124"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU243"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU240"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU234"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU231"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU226"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU224"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU222"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU220"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU142"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU118"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU111"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU104"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU97"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU88"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU83"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU77"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU71"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU243"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU240"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU234"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU231"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU226"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU224"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU222"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU220"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU142"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU118"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU111"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU104"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU97"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU88"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU83"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU77"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU71"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU60"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU12"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[8].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[7].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[6].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[5].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[4].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[3].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[2].I_DPB16_2048x9.B_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.A_pins<15>"
        PIN
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S9_S9.BRAM_LOOP[1].I_DPB16_2048x9.B_pins<15>"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_busy_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/cco_0_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_5_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_busy_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/decoding_local_addr_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState2_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_read_sm_cs_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wr_en"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/wr_buf_rden"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WrBurst_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/flush_lcl_request"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/decoding_local_addr"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd1"
        BEL "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/receive_err" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState2_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/IP2bus_Data_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstWrReq"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_size_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_trans_burst"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_status_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_status_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDAck_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wr_dvld_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/wr_dphase_active"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_rnw_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RdBurst_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_63"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_62"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_61"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_59"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_58"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_57"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_56"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_55"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_54"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_53"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_52"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_51"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_50"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_49"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_48"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/rd_dphase_active"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_addrack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_rdburst_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_size_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_size_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_size_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abus_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdbterm_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdComp_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_ssize_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipic_wrack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_be_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cacheln_burst_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/num_data_beats_minus1_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_abort_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/burst_transfer_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wrcyclecnt_adjust"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/single_transfer_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/indeterminate_burst_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/flush_plb_request"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_busy_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_masterid_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_masterid_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/clear_rd_busy"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrbterm_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_63"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_62"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_61"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_59"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_58"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_57"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_56"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_55"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_54"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_53"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_52"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_51"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_50"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_49"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_48"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdDBus_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wrComp_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_busy_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/wr_buf_wren_plb"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_63"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_62"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_61"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_59"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_58"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_57"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_56"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_55"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_54"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_53"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_52"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_51"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_50"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_49"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_48"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_decode_rdy"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_wdt_count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/reg_addr_plus_n_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/BE_out_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[65].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[64].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[63].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[62].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[61].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[60].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[59].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[58].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[57].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[56].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[55].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[54].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[53].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[52].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[51].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[50].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[49].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[48].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[47].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[46].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[45].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[44].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[43].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[42].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[41].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[40].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[39].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[38].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[37].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[36].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[35].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[34].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[33].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[32].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.WR_DATA_BUFFER/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Size_i_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Size_i_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/cntl_done_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/resp_done_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/latency_done"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/valid_read"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/back_to_back_rd"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_rdack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/hold_ack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/rdack_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/bkup_recover"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_rd_addr_decr"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_mark_addr_decr"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_mark_into_read"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_read_into_mark"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_wr_addr_inc"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/hold_ack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/burst_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/end_of_burst"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_rd_addr_decr"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_mark_into_write"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_write_into_mark"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_mark_addr_inc"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_wr_addr_inc"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARKREG_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_MARK_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[10].Counter_Bit_I/FDRE_I"
        BEL "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/txClkEn" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d1" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d2" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/collision_sync" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/c_sense_sync" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/MIIM_CLK_INT"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/miiEnbl"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_miiclkgen/COUNT_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftout/miiData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miibitcnt/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_miishiftin/miiData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/rxCrcNibCntRst_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/crcokdelay1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/crcokdelay2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_STATE/state28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_CRCGENRX/crc_local_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DAADDRCHECKSHFTREG/nibData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_50"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_51"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_52"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_48"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_53"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_49"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_54"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_55"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_56"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_61"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_57"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_62"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_58"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_63"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_59"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLESHFTREG/nibData_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/initPauseLtch"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/pauseing_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotDone"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/thisState_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/PauseCnt_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_PAUSECNTR/slotCnt_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXBUSFIFOREADNIBBLECOUNT/count_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITENIBBLECOUNT/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXLENGTHCNTR/count_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXPFIFOWRITEBYTECOUNT/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DACHECK/inProgress"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DACHECK/pauseAdr"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_DACHECK/match"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/zero_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/pause_pending"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/pauseCntLd"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/pauseAdr_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/true_type_length_n_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/hold_pause_cnt_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/type_pause_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/type_vlan_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/type_length_n_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/pause_opcode_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/wr_overrun_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/rd_underrun_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<7>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[7].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<6>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[6].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<5>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[5].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<4>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[4].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<3>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[3].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<2>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[2].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<1>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[1].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/tx_status_reg_i<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<0>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/FIFO_RAM[0].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_O_ls<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[5].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[4].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/V2_d64.tx_status_fifo64/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/rd_underrun_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/wr_overrun_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/tx_length_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[5].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[4].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<10>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[10].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<9>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[9].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<8>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[8].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<7>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[7].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<6>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[6].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<5>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[5].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<4>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[4].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<3>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[3].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<2>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[2].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<1>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[1].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_length_regout<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<0>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/FIFO_RAM[0].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/V2_d64.tx_length_fifo64/Data_O_ls<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rd_underrun_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[5].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[4].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<10>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[10].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<10>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<9>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[9].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<9>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<8>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[8].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<8>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<7>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[7].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<7>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<6>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[6].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<6>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<5>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[5].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<5>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<4>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[4].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<4>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<3>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[3].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<3>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<2>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[2].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<2>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<1>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[1].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<1>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRL16E_MS"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRLC16E_LS3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/rx_length_reg_i<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRLC16E_LS2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<0>.SLICE_FMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/FIFO_RAM[0].SRLC16E_LS1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/V2_d64.rx_length_fifo64/Data_O_ls<0>.SLICE_GMC15_BLACKBOX"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/tedc_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg5_generate.inst_tedc_reg/acoutner/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/rfcsec_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rfcsec_reg/acoutner/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/rcc_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rcc_reg/acoutner/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/rmfc_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_rmfc_reg/acoutner/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/mgtdr_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtdr_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/start_rd_wr_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/reg_read_err"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/mgtcr_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg2_generate.inst_mgtcr_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/sal_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sal_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/sah_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_sah_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/ifgp_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg1_generate.inst_ifgp_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_reg_i_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/wr_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/emac_control_rd_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_emac_control_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_mir_reg/mir_rd_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_mir_reg/rd_ack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_mir_reg/rd_ack_i2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/rsr_rd_ack_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/rsr_rd"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/rsr_rd_ack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotDone"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/backingOff_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/thisState_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/thisState_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/thisState_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/initBackoffLtch"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/LFSRP/Bit15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/LFSRP/Bit1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/BackOffCnt_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/slotCnt_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/shftCnt_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_BOCNT/LFSRP/SHreg0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/busFifoWrCntRst_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/excessDefrl_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/lateColn_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/retrying_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/txCrcEn_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/phytx_en_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/state5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/z"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/zero_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_STATE_MACHINE/PRE_SFD_count/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX1_GENERATE.INST_CRCGENTX/NSR/nibData_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.inst_jamTxNibCnt/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLWINDOWNIBCNT/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TX3_GENERATE.INST_COLRETRYCNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx2_generate.INST_SRCADRCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1b_generate.INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/tx1a_generate.INST_PADCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_33"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_34"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_35"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_40"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_36"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_41"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_42"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_38"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_43"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_39"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_44"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_45"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_50"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_46"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_51"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_47"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_52"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_48"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_53"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_49"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_54"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_55"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_56"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_61"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_57"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_62"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_58"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_63"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_59"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADNIBBLESHFTREG/nibData_32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TXPFIFOREADBYTECOUNT/count_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp2_count/zero_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_ifgp1_count/zero_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/pipeIt"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/excesDeferal"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/TXDONE"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/plb_phy_tx_en_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[9].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[8].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[0].T2or3_GEN.i_pw_timer/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[9].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[8].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PW_TIMER_REG_GEN[1].T2or3_GEN.i_pw_timer/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[0].T2_GEN.I_PLENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_1_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_offset_0_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[0].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SRAddrFIFO_GEN[1].SRAddrFIFO_GEN.I_SRL_FIFO/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[0].T_GEN.I_LENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/LENGTH_REG_GEN[1].T_GEN.I_LENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PLENGTH_REG_GEN[1].T2_GEN.I_PLENGTH/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[0].T_GEN.I_SA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SA_REG_GEN[1].T_GEN.I_SA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[0].T_GEN.I_DA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[31].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[30].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[29].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[28].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[27].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[26].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[25].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[24].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[23].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[22].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[21].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[20].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[19].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[18].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[17].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[16].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[15].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[14].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[13].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[12].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DA_REG_GEN[1].T_GEN.I_DA/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SWCR_GENERATE[0].I_SWCR/q"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SWCR_GENERATE[1].I_SWCR/q"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[0].I_DMACR/q_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMACR_GENERATE[1].I_DMACR/q_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstNum_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstBurst"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_1_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_cs_0_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_sel_d1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sr_sel"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/pl_sel"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DE_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DE_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCTR_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCTR_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_1_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/UPC_0_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DD_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sdivby2to_num_stages_d1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DD_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_sel"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PD_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PD_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWBR_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWBR_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGDA_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGDA_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_d1_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_d1_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_mstnum_dma_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGEND_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/SGEND_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/cco_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_sel"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/adj_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstLoc2Loc"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstRdReq"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_1_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_wrack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PWB_0_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/first_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/first_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_active_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma_active_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPD_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPD_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/L_rx_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/sg_active_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstBE_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_MstBE_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/no_bda_link_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/no_bda_link_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPCTR_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGEND_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGEND_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPCTR_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_0_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBE_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/PCT_1_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBE_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/dma2bus_rdack_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_1_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/BDA_0_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Addr_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2IP_Addr_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPWBR_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EPWBR_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDE_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDE_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/pwb_loaded_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/pwb_loaded_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDD_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/EDD_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Bus_Data_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/pump_wr_fifo_once"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/m_ABus_I_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_ABus_Reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_trans_burst"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/start_read"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_RNW_Reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/rd_count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wrFIFO_WentEmpty"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_finish_burst"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[0].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[1].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[2].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[3].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[4].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[5].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[6].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[7].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[0].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[1].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[2].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[3].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[4].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[5].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[6].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[7].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[8].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[9].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[10].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[11].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[12].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[13].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[14].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[15].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[16].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[17].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[18].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[19].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[20].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[21].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[22].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[23].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[24].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[25].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[26].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[27].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[28].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[29].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[30].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[31].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[32].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[33].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[34].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[35].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[36].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[37].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[38].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[39].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[40].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[41].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[42].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[43].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[44].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[45].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[46].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[47].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[48].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[49].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[50].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[51].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[52].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[53].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[54].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[55].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[56].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[57].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[58].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[59].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[60].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[61].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[62].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDATA_FF_GEN[63].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RNW_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDBURST_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/REQUEST_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRBURST_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ADDRACK_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BUSY_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDACK_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[0].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[1].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[2].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[3].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[4].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[5].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[6].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[7].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[8].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[9].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[10].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[11].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[12].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[13].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[14].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[15].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[16].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[17].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[18].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[19].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[20].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[21].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[22].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[23].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[24].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[25].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[26].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[27].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[28].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[29].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[30].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[31].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[32].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[33].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[34].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[35].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[36].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[37].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[38].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[39].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[40].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[41].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[42].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[43].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[44].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[45].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[46].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[47].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[48].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[49].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[50].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[51].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[52].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[53].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[54].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[55].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[56].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[57].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[58].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[59].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[60].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[61].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[62].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/RDDATA_FF_GEN[63].FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRDACK_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/MA2SA_PAValid_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/WRITE_BUSY_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/READ_BUSY_FF_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_read_sm_cs_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs_FSM_FFd3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_bump_sm_cs_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_bump_sm_cs_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/wr_count_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_timer_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_level_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_level_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[7].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[6].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[5].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[4].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[3].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[2].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[1].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/FIFO_GEN[0].WRITE_DATA_FIFO_I/Data_Exists_DFF"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_rdce2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_read_ack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/rd_access_error"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/sw_reset_error"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_read_req"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/wr_access_error"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_wrce1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/fifo_errack_inhibit"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_req_trig"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_5_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_3_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_4_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_6_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_data_reg_7_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_full"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_almostfull"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/write_req_trig_dly1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_deadlock"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/fifo_errack_inhibit"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/wr_access_error"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_rdce2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_ack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/rd_access_error"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_wrce1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/sw_reset_error"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_almostempty"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_empty"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_deadlock"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/SESR2Bus_RdAck_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/triggered_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_23"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_25"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_24"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_30"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_26"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_31"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_28"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/SESR2Bus_WrACK_i"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sear_reg_29"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_SESR_SEAR.I_SESR_SEAR/sig_sesr_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_glbl_irpt_enable_reg"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_7"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_8"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_9"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_10"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_11"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_13"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_14"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_15"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_16"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_18"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_19"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_20"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_21"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_3"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_4"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_5"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_6"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd2"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd1"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/error_reply"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sm_wrack"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reg_IP_Reset_RdCE"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/strt_sm_reset"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU249"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU215"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU208"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU201"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU194"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU185"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU180"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU174"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU168"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU136"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU133"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU127"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU124"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU243"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU240"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU234"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU231"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU226"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU224"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU222"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU220"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU142"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU118"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU111"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU104"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU97"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU88"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU83"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU77"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU71"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU243"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU240"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU234"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU231"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU226"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU224"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU222"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU220"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU142"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU118"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU111"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU104"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU97"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU88"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU83"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU77"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU71"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU60"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU12"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FSM_FFd2"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.LVL_DET_BIT_I/ACTIVE_HIGH_GEN.ACTIVE_HIGH_LVL_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.LVL_DET_BIT_I/ACTIVE_HIGH_GEN.ACTIVE_HIGH_LVL_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.EDGE_DET_BIT_I/edge_d1"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.EDGE_DET_BIT_I/Active_intr"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[3].EDGE_DETECT_GEN.EDGE_DET_BIT_I/edge_d1"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[3].EDGE_DETECT_GEN.EDGE_DET_BIT_I/Active_intr"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[4].EDGE_DETECT_GEN.EDGE_DET_BIT_I/edge_d1"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[4].EDGE_DETECT_GEN.EDGE_DET_BIT_I/Active_intr"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[5].EDGE_DETECT_GEN.EDGE_DET_BIT_I/edge_d1"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[5].EDGE_DETECT_GEN.EDGE_DET_BIT_I/Active_intr"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[5].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[4].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[3].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[2].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[1].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[0].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[5].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[4].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[3].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[2].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[1].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[0].IER_REG_BIT_I"
        BEL "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/HW_EN_BIT_I"
        BEL "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/GLB_EN_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[0].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[1].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[2].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[3].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[4].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[5].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[3].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[4].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[5].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[5].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[4].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[3].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I"
        BEL "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/INT_REQUEST_DLY_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FSM_FFd1"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[27].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[28].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[29].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[30].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[31].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[30].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[31].INTC_DBUS_BIT_I"
        BEL "opb_intc_0/opb_intc_0/OPB_INTFC_I/XFER_ACK_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/ERR_ACK_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/XFER_ACK_DLY_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[0].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[1].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[2].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[3].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/SELECT_REG_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/RNW_REG_I" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_10" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_11" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_12" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_13" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_14" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_15" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_20" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_21" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_16" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_22" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_17" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_23" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_18" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_24" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_19" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_25" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_30" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_26" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_31" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_27" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_28" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_29" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/NextWord" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_0" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_1" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_2" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_3" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_4" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_5" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_6" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_7" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_8" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_9" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_14" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_9" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_13" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_15" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_20" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_16" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_21" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_CEN_3" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_CEN_2" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_CEN_1" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_CEN_0" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_17" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_22" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_18" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_23" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_19" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_24" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_25" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_30" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_26" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_27" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_28" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_29" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_OEN" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_15" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_14" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_13" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_12" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_11" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_10" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_9" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_8" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_7" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_6" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_5" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_4" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_3" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_2" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_1" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_O_0" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DATA_T" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_6" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_10" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_7" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_11" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_8" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_ADDR_12" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/ADDR_0" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/ADDR_1" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/ADDR_2" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/ADDR_3" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/ADDR_4" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_toutSup" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_31" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_30" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_29" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_28" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_27" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_26" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_25" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_24" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_23" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_22" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_21" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_20" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_19" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_18" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_17" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_16" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_15" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_14" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_13" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_12" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_11" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_10" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_9" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_8" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_7" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_6" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_5" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_4" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_3" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_2" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_1" BEL
        "opb_flash/opb_flash/OPB_OUTREG_INST/Sl_DBus_0" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_30" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_29" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_28" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_27" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_26" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_25" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_24" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_23" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_22" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_21" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_20" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_19" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_18" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_17" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_16" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_15" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_14" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_13" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_12" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_11" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_10" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_9" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_8" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_7" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_6" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_5" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_4" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_3" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_2" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_1" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_ABus_0" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_RNW" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_15" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_14" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_13" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_12" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_11" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_10" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_9" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_8" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_7" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_6" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_5" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_4" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_3" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_2" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_1" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/Bus2IP_DBus_0" BEL
        "opb_flash/opb_flash/OPB_INREG_INST/TRIG_RST" BEL
        "opb_flash/opb_flash/OPB_ADDR_DEC_INST/Bus2IP_CE_REG_3" BEL
        "opb_flash/opb_flash/OPB_ADDR_DEC_INST/Bus2IP_CE_REG_1" BEL
        "opb_flash/opb_flash/OPB_ADDR_DEC_INST/Bus2IP_CE_REG_0" BEL
        "opb_flash/opb_flash/OPB_ADDR_DEC_INST/Bus2IP_CE_REG_2" BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "boot_ppc_cntrl/boot_ppc_cntrl/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL "boot_ppc_cntrl/boot_ppc_cntrl/ip2bus_rdack" BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd9"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_dphase_active"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrbterm_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_WrBurst_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_RdBurst_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wait_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/write_data_en_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/Read_data_en"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd4"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Tcmd_end"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/ddr_brst_end_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/Cmd_done"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd8"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd6"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/DDR_CKE_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/IP2Bus_ToutSup"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/IP2Bus_Busy"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/line_done_dly1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/single_transfer_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdbterm_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_burst_done"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/burst_transfer_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/indeterminate_burst_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/extend_wr_busy"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rdburst_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/cacheln_burst_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/last_wr_data"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_63"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_62"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_61"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_60"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_59"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_58"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_57"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_56"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_55"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_54"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_53"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_52"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_51"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_50"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_49"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_48"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_47"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_46"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_45"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_44"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_43"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_42"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_41"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_40"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_39"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_38"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_37"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_36"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_35"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_34"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_33"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_32"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_31"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_30"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_29"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_27"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_26"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_25"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_24"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_22"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_21"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_20"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_19"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_17"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_16"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_15"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_14"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_12"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_11"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_10"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_9"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_8"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_Data_i_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_RDREQ_FDRSE"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_WRREQ_FDRSE"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[65].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[64].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[63].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[62].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[61].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[60].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[59].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[58].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[57].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[56].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[55].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[54].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[53].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[52].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[51].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[50].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[49].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[48].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[47].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[46].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[45].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[44].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[43].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[42].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[41].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[40].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[39].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[38].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[37].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[36].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[35].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[34].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[33].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[32].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[31].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[30].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[29].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[28].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[27].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[26].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[25].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[24].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[23].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[22].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[21].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[20].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[19].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[18].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[17].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[16].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[15].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[14].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[13].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[12].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[11].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[10].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[9].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[8].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[7].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[6].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[5].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[4].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[3].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[2].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[1].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/FIFO_RAM[0].SRL16E_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/Addr_Counters[3].FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/Addr_Counters[2].FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/Addr_Counters[1].FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/Addr_Counters[0].FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.WR_DATA_BUFFER/Data_Exists_DFF"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_FDRE_N"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/I_RNW_S_H_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/cntl_done_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/resp_done_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_be_d1_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_be_d1_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_be_d1_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_be_d1_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/read_data_done_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_31"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_30"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_29"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_27"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_26"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_25"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_24"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_22"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_21"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_20"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_19"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_17"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_16"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_15"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_14"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_12"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_11"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_10"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_9"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_8"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/ipic_wrdata_d1_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/datasm_cs_FSM_FFd6"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/tcaslat_minus1_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/GPcnt_end"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Tras_end"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Trc_end"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Tcaslat_end"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Twr_end"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/Trrd_end"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/WRCNT_GEN.WRCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/rdack_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQT_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_RASN_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_CASN_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_WEN_REG"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[0].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[1].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[2].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[3].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[4].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[5].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[6].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[7].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[8].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[9].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[10].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[11].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[12].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[13].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[14].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[15].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[16].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[17].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[18].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[19].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[20].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[21].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[22].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[23].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[24].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[25].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[26].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[27].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[28].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[29].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[30].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DQ_REG_GEN[31].DDR_DQ_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF0_pins<1>"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/Read_data_done_rst"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/pend_write_reg"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/read_state"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/read_pause_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/Read_dqs_ce"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd5"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd7"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FSM_FFd10"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Tpwrup_load"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Refresh"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Load_mr"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Precharge"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Register_sel"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Register_data_8"
        BEL "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/Init_done"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FSM_FFd3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FSM_FFd4"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/pend_rdreq_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/last_row_lsb"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/rdreq_d1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/last_bank_lsb"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/wrreq_d1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IPIC_IF_I/pend_wrreq_i"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU286"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU283"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU277"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU274"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU269"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU267"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU265"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU263"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU185"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU161"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU154"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU147"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU140"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU131"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU126"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU120"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU88"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU83"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU78"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU73"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU68"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU63"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU58"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU53"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU286"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU283"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU277"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU274"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU269"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU267"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU265"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU263"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU185"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU161"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU154"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU147"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU140"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU131"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU126"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU120"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU88"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU83"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU78"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU73"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU68"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU63"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU58"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU53"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU286"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU283"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU277"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU274"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU269"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU267"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU265"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU263"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU185"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU161"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU154"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU147"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU140"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU131"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU126"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU120"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU88"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU83"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU78"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU73"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU68"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU63"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU58"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU53"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU286"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU283"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU277"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU274"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU269"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU267"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU265"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU263"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU185"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU161"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU154"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU147"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU140"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU131"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU126"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU120"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU88"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU83"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU78"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU73"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU68"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU63"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU58"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU53"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU13"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/reset_TX_FIFO" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/enable_interrupts" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/reset_RX_FIFO" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/uart_CS_2" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Interrupt" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/opb_RNW_1" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/uart_CS_3" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/uart_CS_1_DFF" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OverRun_Error_DFF" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Frame_Error_DFF" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/TX_Buffer_Empty_FDRE" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/EN_16x_Baud"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_0" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_1" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_2" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_3" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_4" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_5" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Delay_16"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Mid_Start_Bit_SRL16"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/previous_RX"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/running_0"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_2"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/FIFO_Write"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/start_Edge_Detected_0"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_1"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/DIV16_SRL16E"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/FDRE_I"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/serial_Data"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_0"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_DataBits"
        BEL "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX" BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read"
        BEL
        "UART_TUTS/UART_TUTS/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_Start"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/reset_TX_FIFO" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/enable_interrupts" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/reset_RX_FIFO" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/uart_CS_2" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Interrupt" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/opb_RNW_1" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/uart_CS_3" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/uart_CS_1_DFF" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OverRun_Error_DFF" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Frame_Error_DFF" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/TX_Buffer_Empty_FDRE" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/EN_16x_Baud" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_0" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_1" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_2" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_3" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_4" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_5" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Delay_16"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Mid_Start_Bit_SRL16"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/previous_RX"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/running_0"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_2" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/FIFO_Write" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/start_Edge_Detected_0"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_1" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/DIV16_SRL16E"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/FDRE_I" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/serial_Data"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_DataBits"
        BEL "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read" BEL
        "RS232_1/RS232_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_Start" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/reset_TX_FIFO" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/enable_interrupts" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/reset_RX_FIFO" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/uart_CS_2" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Interrupt" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/opb_RNW_1" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/uart_CS_3" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/uart_CS_1_DFF" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OverRun_Error_DFF" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Frame_Error_DFF" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/TX_Buffer_Empty_FDRE" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/EN_16x_Baud" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_0" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_1" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_2" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_3" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_4" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_5" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Delay_16"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Mid_Start_Bit_SRL16"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/previous_RX"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/running_0"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_2" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/FIFO_Write" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/start_Edge_Detected_0"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_1" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/DIV16_SRL16E"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/FDRE_I" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/serial_Data"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_DataBits"
        BEL "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read" BEL
        "RS232_2/RS232_2/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_Start" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_29" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_30" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_29" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_31" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/opb_select_s0" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/cycle_active" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_addrvalid_s1" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_OE_2" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_1" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/iGPIO_xferAck" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_0" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_OE_1" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_2" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_OE_0" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_xferAck_Reg" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I" BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/READ_REG_GEN[2].READ_REG_FF_I" BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_31/SRL16E"
        BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_29/SRL16E"
        BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_30/SRL16E"
        BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL
        "gpio_LEDS/gpio_LEDS/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_29/SRL16E"
        BEL "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/opb_select_s0" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/cycle_active" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/bus2ip_addrvalid_s1" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2" BEL
        "freq_detect/freq_detect/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I"
        BEL
        "freq_detect/freq_detect/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I"
        BEL "freq_detect/freq_detect/gpio_core_1/gpio_xferAck_Reg" BEL
        "freq_detect/freq_detect/gpio_core_1/iGPIO_xferAck" BEL
        "freq_detect/freq_detect/gpio_core_1/gpio_Data_In_0" BEL
        "freq_detect/freq_detect/gpio_core_1/gpio_Data_In_1" BEL
        "freq_detect/freq_detect/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_0"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3"
        BEL "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "reg_version/reg_version/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_7" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_6" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_5" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_4" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_7" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_6" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_5" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_4" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1" BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "f_gen_0/f_gen_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG"
        BEL "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_29" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_28" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_0" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_1" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_2" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_3" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_4" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_7" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_5" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_6" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_8" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_9" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_10" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_11" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_12" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_13" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_20" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_14" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_15" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_16" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_21" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_17" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_22" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_18" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_23" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_19" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_24" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_25" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_30" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_26" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_31" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/slv_reg1_27" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_0" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_1" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_2" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_3" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_4" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_5" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_6" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_7" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_8" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_9" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_10" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_11" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_12" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_13" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_14" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_15" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_16" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_17" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_18" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_19" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_20" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_21" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/ft_cnt_22" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/fd_cnt_0" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/fd_cnt_1" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/fd_cnt_2" BEL
        "f_gen_0/f_gen_0/USER_LOGIC_I/fd_cnt_3" BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[66].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[66].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[65].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[65].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[64].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[64].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[63].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[63].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[62].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[62].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU33/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU33/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU28/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU28/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU23/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU23/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU18/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU18/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU13/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU13/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU8/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU8/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU33/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU33/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU28/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU28/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU23/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU23/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU18/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU18/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU13/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU13/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU8/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU8/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/SP";
TIMEGRP Flash_CNTRL_GRP = BEL "Flash_A<0>" BEL "Flash_A<10>" BEL "Flash_A<11>"
        BEL "Flash_A<12>" BEL "Flash_A<13>" BEL "Flash_A<14>" BEL
        "Flash_A<15>" BEL "Flash_A<16>" BEL "Flash_A<17>" BEL "Flash_A<18>"
        BEL "Flash_A<19>" BEL "Flash_A<1>" BEL "Flash_A<20>" BEL "Flash_A<21>"
        BEL "Flash_A<22>" BEL "Flash_A<23>" BEL "Flash_A<24>" BEL
        "Flash_A<25>" BEL "Flash_A<26>" BEL "Flash_A<27>" BEL "Flash_A<28>"
        BEL "Flash_A<29>" BEL "Flash_A<2>" BEL "Flash_A<30>" BEL "Flash_A<31>"
        BEL "Flash_A<3>" BEL "Flash_A<4>" BEL "Flash_A<5>" BEL "Flash_A<6>"
        BEL "Flash_A<7>" BEL "Flash_A<8>" BEL "Flash_A<9>" BEL "Flash_CEN<0>"
        BEL "Flash_CEN<1>" BEL "Flash_CEN<2>" BEL "Flash_CEN<3>" BEL
        "Flash_OEN" BEL "Flash_Rst" BEL "Flash_WEN";
TIMEGRP Flash_IO_GRP = BEL "Flash_DQ<0>" BEL "Flash_DQ<10>" BEL "Flash_DQ<11>"
        BEL "Flash_DQ<12>" BEL "Flash_DQ<13>" BEL "Flash_DQ<14>" BEL
        "Flash_DQ<15>" BEL "Flash_DQ<1>" BEL "Flash_DQ<2>" BEL "Flash_DQ<3>"
        BEL "Flash_DQ<4>" BEL "Flash_DQ<5>" BEL "Flash_DQ<6>" BEL
        "Flash_DQ<7>" BEL "Flash_DQ<8>" BEL "Flash_DQ<9>" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_10" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_11" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_12" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_13" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_14" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_15" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_20" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_21" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_16" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_22" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_17" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_23" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_18" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_24" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_19" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_25" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_30" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_26" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_31" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_27" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_28" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_29" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_0" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_1" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_2" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_3" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_4" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_5" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_6" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_7" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_8" BEL
        "opb_flash/opb_flash/OPB_FLASH_CONTROL_INST/F_DBus_out_9";
TIMEGRP CPUS = BEL "ppc405_1/ppc405_1/PPC405_i" BEL
        "ppc405_0/ppc405_0/PPC405_i";
PIN ppc405_0/ppc405_0/PPC405_i_pins<604> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME CPMC405CLOCK;
TIMEGRP cpu_clk = PIN "ppc405_0/ppc405_0/PPC405_i_pins<604>";
PIN ppc405_0/ppc405_0/PPC405_i_pins<579> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTCHIPRESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i_pins<580> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTCORERESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i_pins<581> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTSYSRESETREQ;
PIN reset_block/reset_block/Rstc405resetcore_pins<3> = BEL
        "reset_block/reset_block/Rstc405resetcore" PINNAME Q;
PIN reset_block/reset_block/Rstc405resetchip_pins<3> = BEL
        "reset_block/reset_block/Rstc405resetchip" PINNAME Q;
PIN reset_block/reset_block/Rstc405resetsys_pins<3> = BEL
        "reset_block/reset_block/Rstc405resetsys" PINNAME Q;
TIMEGRP RST_GRP = PIN "ppc405_0/ppc405_0/PPC405_i_pins<579>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<580>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<581>" PIN
        "reset_block/reset_block/Rstc405resetcore_pins<3>" PIN
        "reset_block/reset_block/Rstc405resetchip_pins<3>" PIN
        "reset_block/reset_block/Rstc405resetsys_pins<3>";
TIMEGRP TXCLK_GRP_plb_eth2_contr = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d1" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/fifo_tx_en"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i"
        BEL "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[3].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[2].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[1].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[0].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.TEN_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.TER_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU243"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU240"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU234"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU231"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU226"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU224"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU222"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU220"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU118"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU111"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU104"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU97"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU88"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU83"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU77"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU71"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU249"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU215"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU208"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU201"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU194"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU185"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU180"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU174"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU168"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU136"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU133"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU127"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU124"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/DP";
TIMEGRP TX2CLK_GRP = BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d1" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/fifo_tx_en"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i"
        BEL "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[3].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[2].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[1].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[0].TX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.TEN_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.TER_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU243"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU240"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU234"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU231"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU226"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU224"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU222"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU220"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU118"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU111"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU104"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU97"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU88"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU83"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU77"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU71"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU37"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU32"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU27"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU22"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU17"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU12"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU249"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU215"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU208"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU201"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU194"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU185"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU180"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU174"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU168"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU136"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU133"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU127"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU124"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/DP";
TIMEGRP RXCLK_GRP_plb_eth2_contr = BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[3].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[2].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[1].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[0].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.DVD_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.RER_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU249"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU215"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU208"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU201"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU194"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU185"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU180"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU174"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU168"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU136"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU133"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU127"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU124"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/DP";
TIMEGRP RX2CLK_GRP = BEL "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[3].RX_FF_I"
        BEL "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[2].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[1].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN[0].RX_FF_I" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.DVD_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/IOFFS_GEN2.RER_FF" BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU249"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU215"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU208"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU201"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU194"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU185"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU180"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU174"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU168"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU136"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU133"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU127"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU124"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/DP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/SP"
        BEL
        "plb_eth2_contr/plb_eth2_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/DP";
TIMEGRP TXCLK_GRP_plb_eth1_contr = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d1" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/fifo_tx_en"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i"
        BEL "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[3].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[2].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[1].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[0].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.TEN_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.TER_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU243"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU240"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU234"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU231"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU226"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU224"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU222"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU220"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU118"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU111"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU104"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU97"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU88"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU83"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU77"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU71"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU249"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU215"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU208"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU201"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU194"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU185"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU180"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU174"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU168"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU136"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU133"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU127"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU124"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/DP";
TIMEGRP TX1CLK_GRP = BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/phy_tx_clk_d1" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/fifo_tx_en"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i"
        BEL "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[3].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[2].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[1].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[0].TX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.TEN_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.TER_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU243"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU240"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU234"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU231"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU226"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU224"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU222"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU220"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU118"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU111"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU104"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU97"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU88"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU83"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU77"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU71"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU37"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU32"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU27"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU22"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU17"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU12"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU249"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU215"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU208"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU201"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU194"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU185"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU180"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU174"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU168"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU136"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU133"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU127"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU124"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU33/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU28/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU23/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU18/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU13/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU8/DP";
TIMEGRP RXCLK_GRP_plb_eth1_contr = BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[3].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[2].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[1].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[0].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.DVD_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.RER_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU249"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU215"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU208"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU201"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU194"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU185"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU180"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU174"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU168"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU136"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU133"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU127"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU124"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/DP";
TIMEGRP RX1CLK_GRP = BEL "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[3].RX_FF_I"
        BEL "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[2].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[1].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN[0].RX_FF_I" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.DVD_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/IOFFS_GEN2.RER_FF" BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU249"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU215"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU208"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU201"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU194"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU185"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU180"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU174"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU168"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU136"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU133"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU127"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU124"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU33/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU28/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU23/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU18/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU13/DP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/SP"
        BEL
        "plb_eth1_contr/plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU8/DP";
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF0"
        PINNAME CK;
PIN
        plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF0_pins<1>
        = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF0"
        PINNAME CK;
TIMEGRP clk_90_s = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF0_pins<1>"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_SETRST_D1_I"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF0_pins<1>"
        PIN
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF0_pins<1>";
TIMEGRP ddr_clk_90_s = BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_gate_2"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_gate_0"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_gate_1"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_gate_3"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.RD_DATAEN_SYNC_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.RD_DQSCE_SYNC_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU292"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU258"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU251"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU244"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU228"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU217"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU179"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU176"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU170"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU167"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU292"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU258"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU251"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU244"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU228"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU217"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU179"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU176"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU170"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU167"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU292"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU258"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU251"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU244"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU228"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU217"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU179"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU176"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU170"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU167"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU292"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU258"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU251"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU244"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU228"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU217"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU179"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU176"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU170"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU167"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU84/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU84/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU79/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU79/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU74/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU74/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU69/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU69/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU64/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU64/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU59/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU59/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU54/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU54/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU49/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU49/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU84/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU84/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU79/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU79/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU74/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU74/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU69/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU69/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU64/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU64/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU59/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU59/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU54/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU54/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU49/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU49/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU84/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU84/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU79/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU79/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU74/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU74/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU69/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU69/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU64/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU64/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU59/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU59/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU54/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU54/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU49/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU49/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU84/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU84/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU79/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU79/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU74/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU74/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU69/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU69/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU64/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU64/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU59/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU59/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU54/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU54/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU49/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU49/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "plb_DDR_SDRAM/plb_DDR_SDRAM/WO_ECC.DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU9/DP";
NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 2 ns;
NET "Eth1_PHY_tx_clk_IBUF" MAXSKEW = 1.8 ns;
NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth1_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 2 ns;
NET "Eth2_PHY_tx_clk_IBUF" MAXSKEW = 1.8 ns;
NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth2_PHY_tx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 2 ns;
NET "Eth1_PHY_rx_clk_IBUF" MAXSKEW = 1.8 ns;
NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth1_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 2 ns;
NET "Eth2_PHY_rx_clk_IBUF" MAXSKEW = 1.8 ns;
NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
NET "Eth2_PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
TIMEGRP "PADS" = PADS(*);
TSTXOUT_plb_eth2_contr = MAXDELAY FROM TIMEGRP "TXCLK_GRP_plb_eth2_contr" TO
        TIMEGRP "PADS" 10 ns;
TSRXIN_plb_eth2_contr = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP
        "RXCLK_GRP_plb_eth2_contr" 6 ns;
TSTXOUT_plb_eth1_contr = MAXDELAY FROM TIMEGRP "TXCLK_GRP_plb_eth1_contr" TO
        TIMEGRP "PADS" 10 ns;
TSRXIN_plb_eth1_contr = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP
        "RXCLK_GRP_plb_eth1_contr" 6 ns;
TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" 3 ns HIGH 50%;
TS_sys_clk_s = PERIOD TIMEGRP "sys_clk_s" 9.7 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_RST1_path = FROM TIMEGRP "CPUS" THRU TIMEGRP "RST_GRP" TO TIMEGRP
        "FFS";
PATH "TS_RST1_path" TIG;
PATH TS_RST2_path = FROM TIMEGRP "FFS" THRU TIMEGRP "RST_GRP" TO TIMEGRP
        "FFS";
PATH "TS_RST2_path" TIG;
PATH TS_RST3_path = FROM TIMEGRP "FFS" THRU TIMEGRP "RST_GRP" TO TIMEGRP
        "CPUS";
PATH "TS_RST3_path" TIG;
TSTX1OUT = MAXDELAY FROM TIMEGRP "TX1CLK_GRP" TO TIMEGRP "PADS" 10 ns;
TSRX1IN = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "RX1CLK_GRP" 6 ns;
TSTX2OUT = MAXDELAY FROM TIMEGRP "TX2CLK_GRP" TO TIMEGRP "PADS" 10 ns;
TSRX2IN = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "RX2CLK_GRP" 6 ns;
TS_CLK90 = PERIOD TIMEGRP "clk_90_s" 10 ns HIGH 50%;
TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "sys_clk_s" TO TIMEGRP "clk_90_s" 2.7 ns;
TS_ddr_Clk_90 = PERIOD TIMEGRP "ddr_clk_90_s" 9.7 ns HIGH 50%;
PIN dnepr_dRC_start_pin_OBUF_pins<1> = BEL "dnepr_dRC_start_pin_OBUF" PINNAME
        OUT;
PIN delay_out_OBUF_pins<1> = BEL "delay_out_OBUF" PINNAME OUT;
PIN RS232_2_TX_OBUF_pins<1> = BEL "RS232_2_TX_OBUF" PINNAME OUT;
PIN dnepr_dTR_stop_pin_OBUF_pins<1> = BEL "dnepr_dTR_stop_pin_OBUF" PINNAME
        OUT;
PIN dnepr_TR_stop_pin_OBUF_pins<1> = BEL "dnepr_TR_stop_pin_OBUF" PINNAME OUT;
PIN dnepr_RC_start_pin_OBUF_pins<1> = BEL "dnepr_RC_start_pin_OBUF" PINNAME
        OUT;
PIN dnepr_dTR_start_pin_OBUF_pins<1> = BEL "dnepr_dTR_start_pin_OBUF" PINNAME
        OUT;
PIN RS232_1_TX_OBUF_pins<1> = BEL "RS232_1_TX_OBUF" PINNAME OUT;
PIN dnepr_TR_start_pin_OBUF_pins<1> = BEL "dnepr_TR_start_pin_OBUF" PINNAME
        OUT;
PIN dnepr_dRC_stop_pin_OBUF_pins<1> = BEL "dnepr_dRC_stop_pin_OBUF" PINNAME
        OUT;
PIN dnepr_RC_stop_pin_OBUF_pins<1> = BEL "dnepr_RC_stop_pin_OBUF" PINNAME OUT;
PIN LEDS_0_OBUF_pins<1> = BEL "LEDS_0_OBUF" PINNAME OUT;
PIN LEDS_1_OBUF_pins<1> = BEL "LEDS_1_OBUF" PINNAME OUT;
PIN LEDS_2_OBUF_pins<1> = BEL "LEDS_2_OBUF" PINNAME OUT;
PIN RS232_1_RX_pins<0> = BEL "RS232_1_RX" PINNAME PAD;
PIN RS232_2_RX_pins<0> = BEL "RS232_2_RX" PINNAME PAD;
PIN plb/plb/POR_FF2_I_pins<3> = BEL "plb/plb/POR_FF2_I" PINNAME Q;
PIN reset_block/reset_block/Bus_Struct_Reset_0_pins<3> = BEL
        "reset_block/reset_block/Bus_Struct_Reset_0" PINNAME Q;
PIN ddr90_dcm/ddr90_dcm/Using_Virtex.DCM_INST_pins<22> = BEL
        "ddr90_dcm/ddr90_dcm/Using_Virtex.DCM_INST" PINNAME LOCKED;
PIN sys_dcm/sys_dcm/Using_Virtex.DCM_INST_pins<22> = BEL
        "sys_dcm/sys_dcm/Using_Virtex.DCM_INST" PINNAME LOCKED;
PIN opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1_pins<4> = BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1" PINNAME D;
PIN gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_1_pins<3> = BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_1" PINNAME Q;
PIN gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_0_pins<3> = BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_0" PINNAME Q;
PIN gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_2_pins<3> = BEL
        "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_2" PINNAME Q;
PIN "dnepr_dRC_start_pin_OBUF_pins<1>" TIG;
PIN "delay_out_OBUF_pins<1>" TIG;
PIN "RS232_2_TX_OBUF_pins<1>" TIG;
PIN "dnepr_dTR_stop_pin_OBUF_pins<1>" TIG;
PIN "dnepr_TR_stop_pin_OBUF_pins<1>" TIG;
PIN "dnepr_RC_start_pin_OBUF_pins<1>" TIG;
PIN "dnepr_dTR_start_pin_OBUF_pins<1>" TIG;
PIN "RS232_1_TX_OBUF_pins<1>" TIG;
PIN "dnepr_TR_start_pin_OBUF_pins<1>" TIG;
PIN "dnepr_dRC_stop_pin_OBUF_pins<1>" TIG;
PIN "dnepr_RC_stop_pin_OBUF_pins<1>" TIG;
PIN "LEDS_0_OBUF_pins<1>" TIG;
PIN "LEDS_1_OBUF_pins<1>" TIG;
PIN "LEDS_2_OBUF_pins<1>" TIG;
PIN "RS232_1_RX_pins<0>" TIG;
PIN "RS232_2_RX_pins<0>" TIG;
PIN "plb/plb/POR_FF2_I_pins<3>" TIG;
PIN "reset_block/reset_block/Bus_Struct_Reset_0_pins<3>" TIG;
PIN "ddr90_dcm/ddr90_dcm/Using_Virtex.DCM_INST_pins<22>" TIG;
PIN "sys_dcm/sys_dcm/Using_Virtex.DCM_INST_pins<22>" TIG;
PIN "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1_pins<4>" TIG;
PIN "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_1_pins<3>" TIG;
PIN "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_0_pins<3>" TIG;
PIN "gpio_LEDS/gpio_LEDS/gpio_core_1/gpio_Data_Out_2_pins<3>" TIG;
SCHEMATIC END;

