Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 8c4eff9f186f4275bdba3e1f0fb2effe --debug typical --relax --mt 8 --include ../../../Amber_25.srcs/sources_1/imports/amber23 --include ../../../Amber_25.srcs/sources_1/imports/vlog/amber25 --include ../../../Amber_25.srcs/sources_1/imports/vlog/ethmac --include ../../../Amber_25.srcs/sources_1/imports/vlog/system --include ../../../Amber_25.srcs/sources_1/imports/vlog/tb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port o_wb_sel [/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/system.v:233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port i_wb_dat [/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/system.v:235]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port o_wb_dat [/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/system.v:236]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/system.v" Line 44. Module system_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=32,ADDRESS_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_iobuf.v" Line 42. Module generic_iobuf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/boot_mem32.v" Line 45. Module boot_mem32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=32,ADDRESS_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/uart.v" Line 62. Module uart(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/uart.v" Line 62. Module uart(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/main_mem.v" Line 46. Module main_mem(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/ethmac_wb.v" Line 44. Module ethmac_wb(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/tb/dumpvcd.v" Line 45. Module dumpvcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/system.v" Line 44. Module system_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=32,ADDRESS_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_iobuf.v" Line 42. Module generic_iobuf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/boot_mem32.v" Line 45. Module boot_mem32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=32,ADDRESS_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/uart.v" Line 62. Module uart(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/uart.v" Line 62. Module uart(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/main_mem.v" Line 46. Module main_mem(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/system/ethmac_wb.v" Line 44. Module ethmac_wb(WB_DWIDTH=32,WB_SWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/DRRA/545Project/amber/Amber_25_Vivado/Amber_25/Amber_25/Amber_25.srcs/sources_1/imports/vlog/tb/dumpvcd.v" Line 45. Module dumpvcd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clocks_resets
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module xil_defaultlib.eth_clockgen
Compiling module xil_defaultlib.eth_shiftreg
Compiling module xil_defaultlib.eth_outputcontrol
Compiling module xil_defaultlib.eth_miim
Compiling module xil_defaultlib.eth_register(RESET_VALUE=8'b0)
Compiling module xil_defaultlib.eth_register(RESET_VALUE=8'b1010...
Compiling module xil_defaultlib.eth_register(WIDTH=1,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(WIDTH=7,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(WIDTH=7,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(WIDTH=7,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(RESET_VALUE=8'b0110...
Compiling module xil_defaultlib.eth_register(RESET_VALUE=8'b0100...
Compiling module xil_defaultlib.eth_register(WIDTH=6,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(WIDTH=4,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(WIDTH=3,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(RESET_VALUE=8'b0110...
Compiling module xil_defaultlib.eth_register(WIDTH=1)
Compiling module xil_defaultlib.eth_register(WIDTH=5,RESET_VALUE...
Compiling module xil_defaultlib.eth_register(WIDTH=16,RESET_VALU...
Compiling module xil_defaultlib.eth_registers
Compiling module xil_defaultlib.eth_receivecontrol
Compiling module xil_defaultlib.eth_transmitcontrol
Compiling module xil_defaultlib.eth_maccontrol
Compiling module xil_defaultlib.eth_txcounters
Compiling module xil_defaultlib.eth_txstatem
Compiling module xil_defaultlib.eth_crc
Compiling module xil_defaultlib.eth_random
Compiling module xil_defaultlib.eth_txethmac
Compiling module xil_defaultlib.eth_rxstatem
Compiling module xil_defaultlib.eth_rxcounters
Compiling module xil_defaultlib.eth_rxaddrcheck
Compiling module xil_defaultlib.eth_rxethmac
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.eth_spram_256x32
Compiling module xil_defaultlib.eth_fifo(DEPTH=16,CNT_WIDTH=5)
Compiling module xil_defaultlib.eth_wishbone
Compiling module xil_defaultlib.eth_macstatus
Compiling module xil_defaultlib.eth_top
Compiling module xil_defaultlib.generic_iobuf
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.boot_mem32
Compiling module xil_defaultlib.uart(WB_DWIDTH=32,WB_SWIDTH=4)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=32,WB_SWID...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=32,WB_SWI...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=3...
Compiling module xil_defaultlib.main_mem(WB_DWIDTH=32,WB_SWIDTH=...
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=32,WB...
Compiling module xil_defaultlib.ethmac_wb(WB_DWIDTH=32,WB_SWIDTH...
Compiling module xil_defaultlib.system_default
Compiling module xil_defaultlib.eth_test
Compiling module xil_defaultlib.tb_uart_default
Compiling module xil_defaultlib.dumpvcd
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
