<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2662" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2662{left:166px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_2662{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2662{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2662{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2662{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_2662{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t7_2662{left:69px;bottom:1045px;}
#t8_2662{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_2662{left:69px;bottom:1022px;}
#ta_2662{left:95px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_2662{left:95px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_2662{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#td_2662{left:95px;bottom:975px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#te_2662{left:69px;bottom:948px;}
#tf_2662{left:95px;bottom:952px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tg_2662{left:95px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_2662{left:95px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#ti_2662{left:95px;bottom:901px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#tj_2662{left:69px;bottom:875px;}
#tk_2662{left:95px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_2662{left:69px;bottom:852px;}
#tm_2662{left:95px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_2662{left:69px;bottom:829px;}
#to_2662{left:95px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_2662{left:95px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_2662{left:95px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_2662{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_2662{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tt_2662{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_2662{left:69px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_2662{left:69px;bottom:697px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#tw_2662{left:69px;bottom:680px;letter-spacing:-0.15px;}
#tx_2662{left:69px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ty_2662{left:69px;bottom:622px;letter-spacing:-0.13px;}
#tz_2662{left:69px;bottom:599px;letter-spacing:-0.12px;}
#t10_2662{left:69px;bottom:580px;letter-spacing:-0.12px;}
#t11_2662{left:69px;bottom:562px;letter-spacing:-0.12px;}
#t12_2662{left:69px;bottom:544px;letter-spacing:-0.11px;}
#t13_2662{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t14_2662{left:69px;bottom:489px;letter-spacing:-0.11px;}
#t15_2662{left:69px;bottom:470px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_2662{left:90px;bottom:452px;letter-spacing:-0.09px;}
#t17_2662{left:90px;bottom:434px;letter-spacing:-0.11px;}
#t18_2662{left:117px;bottom:415px;letter-spacing:-0.13px;}
#t19_2662{left:145px;bottom:397px;letter-spacing:-0.1px;}
#t1a_2662{left:145px;bottom:379px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1b_2662{left:90px;bottom:360px;letter-spacing:-0.07px;}
#t1c_2662{left:69px;bottom:342px;letter-spacing:-0.16px;}
#t1d_2662{left:69px;bottom:324px;letter-spacing:-0.12px;}
#t1e_2662{left:69px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1f_2662{left:69px;bottom:269px;letter-spacing:-0.11px;}
#t1g_2662{left:69px;bottom:250px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_2662{left:90px;bottom:232px;letter-spacing:-0.09px;}
#t1i_2662{left:90px;bottom:214px;letter-spacing:-0.1px;}
#t1j_2662{left:90px;bottom:195px;letter-spacing:-0.11px;}
#t1k_2662{left:117px;bottom:177px;letter-spacing:-0.13px;}
#t1l_2662{left:145px;bottom:159px;letter-spacing:-0.1px;}
#t1m_2662{left:145px;bottom:140px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1n_2662{left:90px;bottom:122px;letter-spacing:-0.07px;}

.s1_2662{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2662{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2662{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2662{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_2662{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2662{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_2662{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2662" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2662Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2662" style="-webkit-user-select: none;"><object width="935" height="1210" data="2662/2662.svg" type="image/svg+xml" id="pdf2662" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2662" class="t s1_2662">VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed Double with Signed Dword and Qword </span>
<span id="t2_2662" class="t s2_2662">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2662" class="t s1_2662">5-700 </span><span id="t4_2662" class="t s1_2662">Vol. 2C </span>
<span id="t5_2662" class="t s3_2662">ordering model. Note that this does not account for non-overlapping indices that map into the same physical </span>
<span id="t6_2662" class="t s3_2662">address locations. </span>
<span id="t7_2662" class="t s4_2662">• </span><span id="t8_2662" class="t s3_2662">If two or more destination indices completely overlap, the “earlier” write(s) may be skipped. </span>
<span id="t9_2662" class="t s4_2662">• </span><span id="ta_2662" class="t s3_2662">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </span>
<span id="tb_2662" class="t s3_2662">elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements </span>
<span id="tc_2662" class="t s3_2662">closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered </span>
<span id="td_2662" class="t s3_2662">in the conventional order. </span>
<span id="te_2662" class="t s4_2662">• </span><span id="tf_2662" class="t s3_2662">Elements may be scattered in any order, but faults must be delivered in a right-to left order; thus, elements to </span>
<span id="tg_2662" class="t s3_2662">the left of a faulting one may be scattered before the fault is delivered. A given implementation of this </span>
<span id="th_2662" class="t s3_2662">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </span>
<span id="ti_2662" class="t s3_2662">left of the faulting one will be scattered. </span>
<span id="tj_2662" class="t s4_2662">• </span><span id="tk_2662" class="t s3_2662">This instruction does not perform AC checks, and so will never deliver an AC fault. </span>
<span id="tl_2662" class="t s4_2662">• </span><span id="tm_2662" class="t s3_2662">Not valid with 16-bit effective addresses. Will deliver a #UD fault. </span>
<span id="tn_2662" class="t s4_2662">• </span><span id="to_2662" class="t s3_2662">If this instruction overwrites itself and then takes a fault, only a subset of elements may be completed before </span>
<span id="tp_2662" class="t s3_2662">the fault is delivered (as described above). If the fault handler completes and attempts to re-execute this </span>
<span id="tq_2662" class="t s3_2662">instruction, the new instruction will be executed, and the scatter will not complete. </span>
<span id="tr_2662" class="t s3_2662">Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if </span>
<span id="ts_2662" class="t s3_2662">ModRM.rm is different than 100b. </span>
<span id="tt_2662" class="t s3_2662">This instruction has special disp8*N and alignment rules. N is considered to be the size of a single vector element. </span>
<span id="tu_2662" class="t s3_2662">The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit </span>
<span id="tv_2662" class="t s3_2662">mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are </span>
<span id="tw_2662" class="t s3_2662">ignored. </span>
<span id="tx_2662" class="t s3_2662">The instruction will #UD fault if the k0 mask register is specified. </span>
<span id="ty_2662" class="t s5_2662">Operation </span>
<span id="tz_2662" class="t s6_2662">BASE_ADDR stands for the memory operand base address (a GPR); may not exist </span>
<span id="t10_2662" class="t s6_2662">VINDEX stands for the memory operand vector of indices (a ZMM register) </span>
<span id="t11_2662" class="t s6_2662">SCALE stands for the memory operand scalar (1, 2, 4 or 8) </span>
<span id="t12_2662" class="t s6_2662">DISP is the optional 1 or 4 byte displacement </span>
<span id="t13_2662" class="t s7_2662">VSCATTERDPS (EVEX encoded versions) </span>
<span id="t14_2662" class="t s6_2662">(KL, VL)= (4, 128), (8, 256), (16, 512) </span>
<span id="t15_2662" class="t s6_2662">FOR j := 0 TO KL-1 </span>
<span id="t16_2662" class="t s6_2662">i := j * 32 </span>
<span id="t17_2662" class="t s6_2662">IF k1[j] OR *no writemask* </span>
<span id="t18_2662" class="t s6_2662">THEN MEM[BASE_ADDR +SignExtend(VINDEX[i+31:i]) * SCALE + DISP] := </span>
<span id="t19_2662" class="t s6_2662">SRC[i+31:i] </span>
<span id="t1a_2662" class="t s6_2662">k1[j] := 0 </span>
<span id="t1b_2662" class="t s6_2662">FI; </span>
<span id="t1c_2662" class="t s6_2662">ENDFOR </span>
<span id="t1d_2662" class="t s6_2662">k1[MAX_KL-1:KL] := 0 </span>
<span id="t1e_2662" class="t s7_2662">VSCATTERDPD (EVEX encoded versions) </span>
<span id="t1f_2662" class="t s6_2662">(KL, VL)= (2, 128), (4, 256), (8, 512) </span>
<span id="t1g_2662" class="t s6_2662">FOR j := 0 TO KL-1 </span>
<span id="t1h_2662" class="t s6_2662">i := j * 64 </span>
<span id="t1i_2662" class="t s6_2662">k := j * 32 </span>
<span id="t1j_2662" class="t s6_2662">IF k1[j] OR *no writemask* </span>
<span id="t1k_2662" class="t s6_2662">THEN MEM[BASE_ADDR +SignExtend(VINDEX[k+31:k]) * SCALE + DISP] := </span>
<span id="t1l_2662" class="t s6_2662">SRC[i+63:i] </span>
<span id="t1m_2662" class="t s6_2662">k1[j] := 0 </span>
<span id="t1n_2662" class="t s6_2662">FI; </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
