<stg><name>forwardHidden</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1

]]></Node>
<StgValue><ssdm name="W1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:66 %WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %W1_read

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="17" st_id="5" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="18" st_id="6" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="19" st_id="7" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="20" st_id="8" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:67 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="21" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %input_63_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_63_val

]]></Node>
<StgValue><ssdm name="input_63_val_read"/></StgValue>
</operation>

<operation id="22" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2 %input_62_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_62_val

]]></Node>
<StgValue><ssdm name="input_62_val_read"/></StgValue>
</operation>

<operation id="23" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:3 %input_61_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_61_val

]]></Node>
<StgValue><ssdm name="input_61_val_read"/></StgValue>
</operation>

<operation id="24" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:4 %input_60_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_60_val

]]></Node>
<StgValue><ssdm name="input_60_val_read"/></StgValue>
</operation>

<operation id="25" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %input_59_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_59_val

]]></Node>
<StgValue><ssdm name="input_59_val_read"/></StgValue>
</operation>

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:6 %input_58_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_58_val

]]></Node>
<StgValue><ssdm name="input_58_val_read"/></StgValue>
</operation>

<operation id="27" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:7 %input_57_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_57_val

]]></Node>
<StgValue><ssdm name="input_57_val_read"/></StgValue>
</operation>

<operation id="28" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %input_56_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_56_val

]]></Node>
<StgValue><ssdm name="input_56_val_read"/></StgValue>
</operation>

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:9 %input_55_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_55_val

]]></Node>
<StgValue><ssdm name="input_55_val_read"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %input_54_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_54_val

]]></Node>
<StgValue><ssdm name="input_54_val_read"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:11 %input_53_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_53_val

]]></Node>
<StgValue><ssdm name="input_53_val_read"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:12 %input_52_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_52_val

]]></Node>
<StgValue><ssdm name="input_52_val_read"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:13 %input_51_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_51_val

]]></Node>
<StgValue><ssdm name="input_51_val_read"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:14 %input_50_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_50_val

]]></Node>
<StgValue><ssdm name="input_50_val_read"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:15 %input_49_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_49_val

]]></Node>
<StgValue><ssdm name="input_49_val_read"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:16 %input_48_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_48_val

]]></Node>
<StgValue><ssdm name="input_48_val_read"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:17 %input_47_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_47_val

]]></Node>
<StgValue><ssdm name="input_47_val_read"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:18 %input_46_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_46_val

]]></Node>
<StgValue><ssdm name="input_46_val_read"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:19 %input_45_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_45_val

]]></Node>
<StgValue><ssdm name="input_45_val_read"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:20 %input_44_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_44_val

]]></Node>
<StgValue><ssdm name="input_44_val_read"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:21 %input_43_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_43_val

]]></Node>
<StgValue><ssdm name="input_43_val_read"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:22 %input_42_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_42_val

]]></Node>
<StgValue><ssdm name="input_42_val_read"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:23 %input_41_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_41_val

]]></Node>
<StgValue><ssdm name="input_41_val_read"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:24 %input_40_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_40_val

]]></Node>
<StgValue><ssdm name="input_40_val_read"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:25 %input_39_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_39_val

]]></Node>
<StgValue><ssdm name="input_39_val_read"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:26 %input_38_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_38_val

]]></Node>
<StgValue><ssdm name="input_38_val_read"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:27 %input_37_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_37_val

]]></Node>
<StgValue><ssdm name="input_37_val_read"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:28 %input_36_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_36_val

]]></Node>
<StgValue><ssdm name="input_36_val_read"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:29 %input_35_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_35_val

]]></Node>
<StgValue><ssdm name="input_35_val_read"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:30 %input_34_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_34_val

]]></Node>
<StgValue><ssdm name="input_34_val_read"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:31 %input_33_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_33_val

]]></Node>
<StgValue><ssdm name="input_33_val_read"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:32 %input_32_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_32_val

]]></Node>
<StgValue><ssdm name="input_32_val_read"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:33 %input_31_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_31_val

]]></Node>
<StgValue><ssdm name="input_31_val_read"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:34 %input_30_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_30_val

]]></Node>
<StgValue><ssdm name="input_30_val_read"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:35 %input_29_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_29_val

]]></Node>
<StgValue><ssdm name="input_29_val_read"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:36 %input_28_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_28_val

]]></Node>
<StgValue><ssdm name="input_28_val_read"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:37 %input_27_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_27_val

]]></Node>
<StgValue><ssdm name="input_27_val_read"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:38 %input_26_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_26_val

]]></Node>
<StgValue><ssdm name="input_26_val_read"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:39 %input_25_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_25_val

]]></Node>
<StgValue><ssdm name="input_25_val_read"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:40 %input_24_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_24_val

]]></Node>
<StgValue><ssdm name="input_24_val_read"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:41 %input_23_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_23_val

]]></Node>
<StgValue><ssdm name="input_23_val_read"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:42 %input_22_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_22_val

]]></Node>
<StgValue><ssdm name="input_22_val_read"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:43 %input_21_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_21_val

]]></Node>
<StgValue><ssdm name="input_21_val_read"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:44 %input_20_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_20_val

]]></Node>
<StgValue><ssdm name="input_20_val_read"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:45 %input_19_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_19_val

]]></Node>
<StgValue><ssdm name="input_19_val_read"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:46 %input_18_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_18_val

]]></Node>
<StgValue><ssdm name="input_18_val_read"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:47 %input_17_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_17_val

]]></Node>
<StgValue><ssdm name="input_17_val_read"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:48 %input_16_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_16_val

]]></Node>
<StgValue><ssdm name="input_16_val_read"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:49 %input_15_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_15_val

]]></Node>
<StgValue><ssdm name="input_15_val_read"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:50 %input_14_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_14_val

]]></Node>
<StgValue><ssdm name="input_14_val_read"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:51 %input_13_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_13_val

]]></Node>
<StgValue><ssdm name="input_13_val_read"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:52 %input_12_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_12_val

]]></Node>
<StgValue><ssdm name="input_12_val_read"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:53 %input_11_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_11_val

]]></Node>
<StgValue><ssdm name="input_11_val_read"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:54 %input_10_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_10_val

]]></Node>
<StgValue><ssdm name="input_10_val_read"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:55 %input_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_9_val

]]></Node>
<StgValue><ssdm name="input_9_val_read"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:56 %input_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_8_val

]]></Node>
<StgValue><ssdm name="input_8_val_read"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:57 %input_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_7_val

]]></Node>
<StgValue><ssdm name="input_7_val_read"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:58 %input_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_6_val

]]></Node>
<StgValue><ssdm name="input_6_val_read"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:59 %input_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_5_val

]]></Node>
<StgValue><ssdm name="input_5_val_read"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:60 %input_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_4_val

]]></Node>
<StgValue><ssdm name="input_4_val_read"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:61 %input_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_3_val

]]></Node>
<StgValue><ssdm name="input_3_val_read"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:62 %input_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_2_val

]]></Node>
<StgValue><ssdm name="input_2_val_read"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:63 %input_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_val

]]></Node>
<StgValue><ssdm name="input_1_val_read"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:64 %input_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_0_val

]]></Node>
<StgValue><ssdm name="input_0_val_read"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="8" op_3_bw="64" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2" op_41_bw="2" op_42_bw="2" op_43_bw="2" op_44_bw="2" op_45_bw="2" op_46_bw="2" op_47_bw="2" op_48_bw="2" op_49_bw="2" op_50_bw="2" op_51_bw="2" op_52_bw="2" op_53_bw="2" op_54_bw="2" op_55_bw="2" op_56_bw="2" op_57_bw="2" op_58_bw="2" op_59_bw="2" op_60_bw="2" op_61_bw="2" op_62_bw="2" op_63_bw="2" op_64_bw="2" op_65_bw="2" op_66_bw="2" op_67_bw="2" op_68_bw="2" op_69_bw="2" op_70_bw="2" op_71_bw="2" op_72_bw="2" op_73_bw="2" op_74_bw="2" op_75_bw="2" op_76_bw="2" op_77_bw="2" op_78_bw="2" op_79_bw="2" op_80_bw="2" op_81_bw="2" op_82_bw="2" op_83_bw="2" op_84_bw="2" op_85_bw="2" op_86_bw="2" op_87_bw="2" op_88_bw="2" op_89_bw="2" op_90_bw="2" op_91_bw="2" op_92_bw="2" op_93_bw="2" op_94_bw="2" op_95_bw="2" op_96_bw="2" op_97_bw="2" op_98_bw="2" op_99_bw="0">
<![CDATA[
entry:68 %call_ln0 = call void @forwardHidden_Pipeline_VITIS_LOOP_36_1, i2 %hidden_0, i8 %WEIGHTS, i64 %W1_read, i2 %hidden_31, i2 %hidden_30, i2 %hidden_29, i2 %hidden_28, i2 %hidden_27, i2 %hidden_26, i2 %hidden_25, i2 %hidden_24, i2 %hidden_23, i2 %hidden_22, i2 %hidden_21, i2 %hidden_20, i2 %hidden_19, i2 %hidden_18, i2 %hidden_17, i2 %hidden_16, i2 %hidden_15, i2 %hidden_14, i2 %hidden_13, i2 %hidden_12, i2 %hidden_11, i2 %hidden_10, i2 %hidden_9, i2 %hidden_8, i2 %hidden_7, i2 %hidden_6, i2 %hidden_5, i2 %hidden_4, i2 %hidden_3, i2 %hidden_2, i2 %hidden_1, i2 %input_0_val_read, i2 %input_1_val_read, i2 %input_2_val_read, i2 %input_3_val_read, i2 %input_4_val_read, i2 %input_5_val_read, i2 %input_6_val_read, i2 %input_7_val_read, i2 %input_8_val_read, i2 %input_9_val_read, i2 %input_10_val_read, i2 %input_11_val_read, i2 %input_12_val_read, i2 %input_13_val_read, i2 %input_14_val_read, i2 %input_15_val_read, i2 %input_16_val_read, i2 %input_17_val_read, i2 %input_18_val_read, i2 %input_19_val_read, i2 %input_20_val_read, i2 %input_21_val_read, i2 %input_22_val_read, i2 %input_23_val_read, i2 %input_24_val_read, i2 %input_25_val_read, i2 %input_26_val_read, i2 %input_27_val_read, i2 %input_28_val_read, i2 %input_29_val_read, i2 %input_30_val_read, i2 %input_31_val_read, i2 %input_32_val_read, i2 %input_33_val_read, i2 %input_34_val_read, i2 %input_35_val_read, i2 %input_36_val_read, i2 %input_37_val_read, i2 %input_38_val_read, i2 %input_39_val_read, i2 %input_40_val_read, i2 %input_41_val_read, i2 %input_42_val_read, i2 %input_43_val_read, i2 %input_44_val_read, i2 %input_45_val_read, i2 %input_46_val_read, i2 %input_47_val_read, i2 %input_48_val_read, i2 %input_49_val_read, i2 %input_50_val_read, i2 %input_51_val_read, i2 %input_52_val_read, i2 %input_53_val_read, i2 %input_54_val_read, i2 %input_55_val_read, i2 %input_56_val_read, i2 %input_57_val_read, i2 %input_58_val_read, i2 %input_59_val_read, i2 %input_60_val_read, i2 %input_61_val_read, i2 %input_62_val_read, i2 %input_63_val_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="8" op_3_bw="64" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2" op_41_bw="2" op_42_bw="2" op_43_bw="2" op_44_bw="2" op_45_bw="2" op_46_bw="2" op_47_bw="2" op_48_bw="2" op_49_bw="2" op_50_bw="2" op_51_bw="2" op_52_bw="2" op_53_bw="2" op_54_bw="2" op_55_bw="2" op_56_bw="2" op_57_bw="2" op_58_bw="2" op_59_bw="2" op_60_bw="2" op_61_bw="2" op_62_bw="2" op_63_bw="2" op_64_bw="2" op_65_bw="2" op_66_bw="2" op_67_bw="2" op_68_bw="2" op_69_bw="2" op_70_bw="2" op_71_bw="2" op_72_bw="2" op_73_bw="2" op_74_bw="2" op_75_bw="2" op_76_bw="2" op_77_bw="2" op_78_bw="2" op_79_bw="2" op_80_bw="2" op_81_bw="2" op_82_bw="2" op_83_bw="2" op_84_bw="2" op_85_bw="2" op_86_bw="2" op_87_bw="2" op_88_bw="2" op_89_bw="2" op_90_bw="2" op_91_bw="2" op_92_bw="2" op_93_bw="2" op_94_bw="2" op_95_bw="2" op_96_bw="2" op_97_bw="2" op_98_bw="2" op_99_bw="0">
<![CDATA[
entry:68 %call_ln0 = call void @forwardHidden_Pipeline_VITIS_LOOP_36_1, i2 %hidden_0, i8 %WEIGHTS, i64 %W1_read, i2 %hidden_31, i2 %hidden_30, i2 %hidden_29, i2 %hidden_28, i2 %hidden_27, i2 %hidden_26, i2 %hidden_25, i2 %hidden_24, i2 %hidden_23, i2 %hidden_22, i2 %hidden_21, i2 %hidden_20, i2 %hidden_19, i2 %hidden_18, i2 %hidden_17, i2 %hidden_16, i2 %hidden_15, i2 %hidden_14, i2 %hidden_13, i2 %hidden_12, i2 %hidden_11, i2 %hidden_10, i2 %hidden_9, i2 %hidden_8, i2 %hidden_7, i2 %hidden_6, i2 %hidden_5, i2 %hidden_4, i2 %hidden_3, i2 %hidden_2, i2 %hidden_1, i2 %input_0_val_read, i2 %input_1_val_read, i2 %input_2_val_read, i2 %input_3_val_read, i2 %input_4_val_read, i2 %input_5_val_read, i2 %input_6_val_read, i2 %input_7_val_read, i2 %input_8_val_read, i2 %input_9_val_read, i2 %input_10_val_read, i2 %input_11_val_read, i2 %input_12_val_read, i2 %input_13_val_read, i2 %input_14_val_read, i2 %input_15_val_read, i2 %input_16_val_read, i2 %input_17_val_read, i2 %input_18_val_read, i2 %input_19_val_read, i2 %input_20_val_read, i2 %input_21_val_read, i2 %input_22_val_read, i2 %input_23_val_read, i2 %input_24_val_read, i2 %input_25_val_read, i2 %input_26_val_read, i2 %input_27_val_read, i2 %input_28_val_read, i2 %input_29_val_read, i2 %input_30_val_read, i2 %input_31_val_read, i2 %input_32_val_read, i2 %input_33_val_read, i2 %input_34_val_read, i2 %input_35_val_read, i2 %input_36_val_read, i2 %input_37_val_read, i2 %input_38_val_read, i2 %input_39_val_read, i2 %input_40_val_read, i2 %input_41_val_read, i2 %input_42_val_read, i2 %input_43_val_read, i2 %input_44_val_read, i2 %input_45_val_read, i2 %input_46_val_read, i2 %input_47_val_read, i2 %input_48_val_read, i2 %input_49_val_read, i2 %input_50_val_read, i2 %input_51_val_read, i2 %input_52_val_read, i2 %input_53_val_read, i2 %input_54_val_read, i2 %input_55_val_read, i2 %input_56_val_read, i2 %input_57_val_read, i2 %input_58_val_read, i2 %input_59_val_read, i2 %input_60_val_read, i2 %input_61_val_read, i2 %input_62_val_read, i2 %input_63_val_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
entry:69 %ret_ln46 = ret

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
