# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 13:50:59 on Sep 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
add wave -r /*
run -all
# testing 100 ns timer: enabled
# test to make sure done doesnt get asserted when enable is false
# test 200ns counter with enable
# testing 240 ns timer: enabled
# testing 240 ns timer x2: disabled
# testing 480 ns timer : enable
# 1
# Break in Process stimuli_and_checker at C:/Users/riley/EELE467_labs-and-hw/sim/timed-counter/timed_counter_tb.vhd line 167
# End time: 13:53:03 on Sep 16,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 3
