// Seed: 702070945
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  assign id_1 = id_1;
  wire id_5, id_6;
endmodule
module module_1 (
    output supply1 id_0,
    id_48,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output wire id_11,
    input tri1 id_12,
    input wand id_13,
    output uwire id_14,
    input wor id_15,
    output tri0 id_16,
    output tri1 id_17,
    input tri id_18,
    input wor id_19,
    input wand id_20,
    input supply0 id_21,
    id_49,
    input wor id_22,
    input wand id_23,
    input supply1 id_24,
    output tri1 id_25,
    input uwire id_26,
    input wand id_27,
    input tri1 id_28,
    input wor id_29,
    input uwire id_30,
    output supply1 id_31,
    input tri id_32,
    input wor id_33,
    output tri0 id_34,
    output supply1 id_35,
    input wor id_36,
    input wor id_37,
    input supply1 id_38,
    output wire id_39,
    output tri1 id_40,
    input wand id_41,
    input tri0 id_42,
    input tri0 id_43,
    input tri0 id_44,
    output wor id_45,
    output tri id_46
);
  module_0 modCall_1 (
      id_48,
      id_48,
      id_49,
      id_49
  );
endmodule
