{
  "module_name": "pipeline.json",
  "hash_id": "0290f092174b95404868012ed270a460e42396d845038a02bbd6175dbac01e86",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/knightslanding/pipeline.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of branch instructions retired\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of near CALL branch instructions retired.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf9\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of far branch instructions retired.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.FAR_BRANCH\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xbf\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of near indirect CALL branch instructions retired.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.IND_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfb\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of branch instructions retired that were conditional jumps.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.JCC\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7e\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.NON_RETURN_IND\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xeb\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of near relative CALL branch instructions retired.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.REL_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfd\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of near RET branch instructions retired.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.RETURN\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf7\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of branch instructions retired that were conditional jumps and predicted taken.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.TAKEN_JCC\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfe\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted branch instructions retired\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near CALL branch instructions retired.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf9\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted far branch instructions retired.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.FAR_BRANCH\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xbf\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near indirect CALL branch instructions retired.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.IND_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfb\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted branch instructions retired that were conditional jumps.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.JCC\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7e\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted branch instructions retired that were near indirect CALL or near indirect JMP.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.NON_RETURN_IND\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xeb\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near relative CALL branch instructions retired.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.REL_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfd\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near RET branch instructions retired.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.RETURN\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf7\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted branch instructions retired that were conditional jumps and predicted taken.\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.TAKEN_JCC\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfe\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted reference clock cycles\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of unhalted reference clock cycles\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_TSC\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of unhalted core clock cycles\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"PublicDescription\": \"This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted core clock cycles\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD_P\",\n        \"SampleAfterValue\": \"2000003\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the number of core cycles when divider is busy.  Does not imply a stall waiting for the divider.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"CYCLES_DIV_BUSY.ALL\",\n        \"PublicDescription\": \"This event counts cycles when the divider is busy. More specifically cycles when the divide unit is unable to accept a new divide uop because it is busy processing a previously dispatched uop. The cycles will be counted irrespective of whether or not another divide uop is waiting to enter the divide unit (from the RS). This event counts integer divides, x87 divides, divss, divsd, sqrtss, sqrtsd event and does not count vector divides.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of instructions retired\",\n        \"EventName\": \"INST_RETIRED.ANY\",\n        \"PublicDescription\": \"This event counts the number of instructions that retire.  For instructions that consist of multiple micro-ops, this event counts exactly once, as the last micro-op of the instruction retires.  The event continues counting while instructions retire, including during interrupt service routines caused by hardware interrupts, faults or traps.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of instructions retired\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.ANY_P\",\n        \"SampleAfterValue\": \"2000003\"\n    },\n    {\n        \"BriefDescription\": \"Counts all nukes\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.ALL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.SMC\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of core cycles when no micro-ops are allocated for any reason.\",\n        \"EventCode\": \"0xCA\",\n        \"EventName\": \"NO_ALLOC_CYCLES.ALL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of core cycles when no micro-ops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.\",\n        \"EventCode\": \"0xCA\",\n        \"EventName\": \"NO_ALLOC_CYCLES.MISPREDICTS\",\n        \"PublicDescription\": \"This event counts the number of core cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of core cycles when no micro-ops are allocated, the IQ is empty, and no other condition is blocking allocation.\",\n        \"EventCode\": \"0xCA\",\n        \"EventName\": \"NO_ALLOC_CYCLES.NOT_DELIVERED\",\n        \"PublicDescription\": \"This event counts the number of core cycles when no uops are allocated, the instruction queue is empty and the alloc pipe is stalled waiting for instructions to be fetched.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x90\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of core cycles when no micro-ops are allocated and a RATstall (caused by reservation station full) is asserted.\",\n        \"EventCode\": \"0xCA\",\n        \"EventName\": \"NO_ALLOC_CYCLES.RAT_STALL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of core cycles when no micro-ops are allocated and the ROB is full\",\n        \"EventCode\": \"0xCA\",\n        \"EventName\": \"NO_ALLOC_CYCLES.ROB_FULL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts any retired load that was pushed into the recycle queue for any reason.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.ANY_LD\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Counts any retired store that was pushed into the recycle queue for any reason.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.ANY_ST\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of occurrences a retired load gets blocked because its address overlaps with a store whose data is not ready\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.LD_BLOCK_STD_NOTREADY\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of occurrences a retired load gets blocked because its address partially overlaps with a store\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.LD_BLOCK_ST_FORWARD\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of occurrences a retired load that is a cache line split. Each split should be counted only once.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.LD_SPLITS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Counts all the retired locked loads. It does not include stores because we would double count if we count stores\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.LOCK\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Counts the store micro-ops retired that were pushed in the rehad queue because the store address buffer is full\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.STA_FULL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of occurrences a retired store that is a cache line split. Each split should be counted only once.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"RECYCLEQ.ST_SPLITS\",\n        \"PublicDescription\": \"This event counts the number of retired store that experienced a cache line boundary split(Precise Event). Note that each spilt should be counted only once.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of core cycles the Alloc pipeline is stalled when any one of the reservation stations is full.\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"RS_FULL_STALL.ALL\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1f\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry.\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"RS_FULL_STALL.MEC\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of micro-ops retired\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.ALL\",\n        \"PublicDescription\": \"This event counts the number of micro-ops (uops) retired. The processor decodes complex macro instructions into a sequence of simpler uops. Most instructions are composed of one or two uops. Some instructions are decoded into longer sequences such as repeat instructions, floating point transcendental instructions, and assists.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of micro-ops retired that are from the complex flows issued by the micro-sequencer (MS).\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.MS\",\n        \"PublicDescription\": \"This event counts the number of micro-ops retired that were supplied from MSROM.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}