Warning (10268): Verilog HDL information at datapath_tb.v(39): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v Line: 39
Warning (10273): Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/elec374DesignProject/ThirtyTwoToFiveEncoder.v Line: 35
