# This file is an EasyBuild recipy as per https://github.com/hpcugent/easybuild
# It has been automatically produced by /home/users/fgeorgatos/arena/pkg2eb/pkg2eb_v2.sh ; ie. there is no warranty, given AS-IS, etc
#  
#  #######                     ######                                    ### 
#  #         ##    ####  #   # #     # #    # # #      #####     # ##### ### 
#  #        #  #  #       # #  #     # #    # # #      #    #    #   #   ### 
#  #####   #    #  ####    #   ######  #    # # #      #    #    #   #    #  
#  #       ######      #   #   #     # #    # # #      #    #    #   #       
#  #       #    # #    #   #   #     # #    # # #      #    #    #   #   ### 
#  ####### #    #  ####    #   ######   ####  # ###### #####     #   #   ###
#  
# Copyright:: Copyright (c) 2012 University of Luxembourg / LCSB
# Author::    Fotis Georgatos <fotis.georgatos@uni.lu>
# License::   MIT/GPL
# File::      verilog-mode-3.60.eb
# Date::      Fri Nov  9 14:36:54 CET 2012

# The following values are best-guess, which may be further overriden on
name = 'verilog'
version = 'mode-3.60'
versionsuffix = '-2012-11-09'

# The following are automatically calculated - cross fingers
sources = ['verilog-mode-3.60.tar.gz']
source_urls = ['${MASTER_SITE_LOCAL}']
homepage = 'http://www.verilog.com/verilog-mode.html'

toolchain = {'name': 'goalf', 'version': '1.1.0-no-OFED'}
toolchainopts = {'optarch': True, 'pic': True}

# This has eventually to be amended with the real values of files/directories, as needed on a per package basis
# Such incomplete easyconfigs are OK for repo https://github.com/fgeorgatos/easybuild.experimental but not for production EasyBuild
# In case you decide to commit/push your experimental easyconfigs, remember to place them under users/

sanity_check_paths = {
                  'files': [],
                  'dirs': ['.']
                 }

description = "verilog-mode-3.60 description: Verilog_mode_for_Emacs"

# we play conservative in compilation parallelism, to maximize chances of success on the compilation step

parallel = 1 
maxparallel = 1 

moduleclass = 'base'


# # $NetBSD: Makefile,v 1.11 2012/10/08 13:25:17 asau Exp $
# #
# 
# DISTNAME=		verilog-mode-3.60
# PKGNAME=		${EMACS_PKGNAME_PREFIX}${DISTNAME}
# PKGREVISION=		2
# CATEGORIES=		cad editors
# MASTER_SITES=		${MASTER_SITE_LOCAL}
# # The latest can be fetched interactively from
# # MASTER_SITES=		http://www.verilog.com/register.html
# 
# MAINTAINER=		dmcmahill@NetBSD.org
# HOMEPAGE=		http://www.verilog.com/verilog-mode.html
# COMMENT=		Verilog mode for Emacs
# 
# WRKSRC=			${WRKDIR}
# 
# .include "../../editors/emacs/modules.mk"
# 
# .if ${EMACS_FLAVOR} == "emacs"
# EMACS=	emacs
# .else
# EMACS=	xemacs
# .endif
# 
# SRCS=	verilog-mode.el
# 
# do-build:
# 	for f in ${SRCS}; do						\
# 		${EMACS} --no-init-file --no-site-file -batch		\
# 		-f batch-byte-compile ${WRKSRC}/$$f;			\
# 	done
# 
# do-install:
# 	${INSTALL_DATA_DIR} ${DESTDIR}${EMACS_LISPPREFIX}
# 	cd ${WRKSRC} && ${INSTALL_DATA} ${SRCS} ${SRCS:.el=.elc}	\
# 		${DESTDIR}${EMACS_LISPPREFIX}
# 
# .include "../../mk/bsd.pkg.mk"
