[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Fri Mar 23 16:35:35 2018
[*]
[dumpfile] "/home/hellwig/oberon/THM-Oberon/hw/v0/sim/dump.vcd"
[dumpfile_mtime] "Fri Mar 23 16:30:18 2018"
[dumpfile_size] 46601
[savefile] "/home/hellwig/oberon/THM-Oberon/hw/v0/sim/risc5test.cfg"
[timestart] 0
[size] 1215 776
[pos] -1 -1
*-17.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[treeopen] risc5test.risc5_1.
[sst_width] 225
[signals_width] 158
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-CLK, RST
@28
risc5test.risc5_1.pclk
risc5test.risc5_1.clk
risc5test.risc5_1.rst
@200
-CPU
@28
risc5test.risc5_1.stall
@22
risc5test.risc5_1.inbus[31:0]
risc5test.risc5_1.inbus0[31:0]
risc5test.risc5_1.adr[23:0]
@28
risc5test.risc5_1.rd
risc5test.risc5_1.wr
risc5test.risc5_1.ben
@22
risc5test.risc5_1.outbus[31:0]
@200
-RAM
-Video
@28
risc5test.risc5_1.vid_en
@22
risc5test.risc5_1.vid_adr[19:0]
@200
-I/O
@28
risc5test.risc5_1.io_en
@22
risc5test.risc5_1.io_adr[3:0]
@200
-RS232
@28
risc5test.risc5_1.ser_data_en
risc5test.risc5_1.ser_ctrl_en
@22
risc5test.risc5_1.ser_data[31:0]
risc5test.risc5_1.ser_status[31:0]
@200
-Board I/O
@28
risc5test.risc5_1.bio_en
@22
risc5test.risc5_1.bio_dout[31:0]
[pattern_trace] 1
[pattern_trace] 0
