
UART_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001618  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080017a0  080017a0  000117a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017c8  080017c8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080017c8  080017c8  000117c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080017d0  080017d0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017d0  080017d0  000117d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017d4  080017d4  000117d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080017d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          00000068  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000078  20000078  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 14 .debug_info   00006f44  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000120e  00000000  00000000  00026fc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000005c8  00000000  00000000  000281d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000046a  00000000  00000000  000287a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001fe0f  00000000  00000000  00028c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000079ad  00000000  00000000  00048a19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c328e  00000000  00000000  000503c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000016a8  00000000  00000000  00113654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00114cfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001788 	.word	0x08001788

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001788 	.word	0x08001788

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <SysTick_Handler>:
 *      Author: ImadF
 */
#include "stm32f4xx_hal.h"

void SysTick_Handler(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80004d8:	f000 f982 	bl	80007e0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80004dc:	f000 fab1 	bl	8000a42 <HAL_SYSTICK_IRQHandler>
}
 80004e0:	bf00      	nop
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <main>:
UART_HandleTypeDef huart2;

char *user_data = " The application is running\r\n";

int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b09c      	sub	sp, #112	; 0x70
 80004e8:	af00      	add	r7, sp, #0
	HAL_Init();
 80004ea:	f000 f927 	bl	800073c <HAL_Init>

	SystemClockConfig();
 80004ee:	f000 f84d 	bl	800058c <SystemClockConfig>

	UART2_Init();
 80004f2:	f000 f853 	bl	800059c <UART2_Init>

	uint16_t len_data = strlen(user_data);
 80004f6:	4b23      	ldr	r3, [pc, #140]	; (8000584 <main+0xa0>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff fe64 	bl	80001c8 <strlen>
 8000500:	4603      	mov	r3, r0
 8000502:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

	HAL_UART_Transmit(&huart2, (uint8_t*) user_data,len_data , HAL_MAX_DELAY);
 8000506:	4b1f      	ldr	r3, [pc, #124]	; (8000584 <main+0xa0>)
 8000508:	6819      	ldr	r1, [r3, #0]
 800050a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800050e:	f04f 33ff 	mov.w	r3, #4294967295
 8000512:	481d      	ldr	r0, [pc, #116]	; (8000588 <main+0xa4>)
 8000514:	f000 fcc2 	bl	8000e9c <HAL_UART_Transmit>

	uint8_t data;
	uint8_t data_buffer[100];
	uint8_t count = 0;
 8000518:	2300      	movs	r3, #0
 800051a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	while(1)
	{
		HAL_UART_Receive(&huart2, &data, 1, HAL_MAX_DELAY);
 800051e:	f107 016b 	add.w	r1, r7, #107	; 0x6b
 8000522:	f04f 33ff 	mov.w	r3, #4294967295
 8000526:	2201      	movs	r2, #1
 8000528:	4817      	ldr	r0, [pc, #92]	; (8000588 <main+0xa4>)
 800052a:	f000 fd42 	bl	8000fb2 <HAL_UART_Receive>
		if(data == 'r')
 800052e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000532:	2b72      	cmp	r3, #114	; 0x72
 8000534:	d00d      	beq.n	8000552 <main+0x6e>
			break;
		else
			data_buffer[count++] = data-32;
 8000536:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 800053a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800053e:	1c59      	adds	r1, r3, #1
 8000540:	f887 106f 	strb.w	r1, [r7, #111]	; 0x6f
 8000544:	3a20      	subs	r2, #32
 8000546:	b2d2      	uxtb	r2, r2
 8000548:	3370      	adds	r3, #112	; 0x70
 800054a:	443b      	add	r3, r7
 800054c:	f803 2c6c 	strb.w	r2, [r3, #-108]
		HAL_UART_Receive(&huart2, &data, 1, HAL_MAX_DELAY);
 8000550:	e7e5      	b.n	800051e <main+0x3a>
			break;
 8000552:	bf00      	nop
	}

	HAL_UART_Transmit(&huart2, (uint8_t*) data_buffer,count , HAL_MAX_DELAY);
 8000554:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000558:	b29a      	uxth	r2, r3
 800055a:	1d39      	adds	r1, r7, #4
 800055c:	f04f 33ff 	mov.w	r3, #4294967295
 8000560:	4809      	ldr	r0, [pc, #36]	; (8000588 <main+0xa4>)
 8000562:	f000 fc9b 	bl	8000e9c <HAL_UART_Transmit>
	data_buffer[count++] = '\r';
 8000566:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	f887 206f 	strb.w	r2, [r7, #111]	; 0x6f
 8000570:	3370      	adds	r3, #112	; 0x70
 8000572:	443b      	add	r3, r7
 8000574:	220d      	movs	r2, #13
 8000576:	f803 2c6c 	strb.w	r2, [r3, #-108]

	return 0;
 800057a:	2300      	movs	r3, #0
}
 800057c:	4618      	mov	r0, r3
 800057e:	3770      	adds	r7, #112	; 0x70
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20000000 	.word	0x20000000
 8000588:	2000002c 	.word	0x2000002c

0800058c <SystemClockConfig>:

void SystemClockConfig(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0

}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
	...

0800059c <UART2_Init>:


void UART2_Init()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <UART2_Init+0x44>)
 80005a2:	4a10      	ldr	r2, [pc, #64]	; (80005e4 <UART2_Init+0x48>)
 80005a4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80005a6:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <UART2_Init+0x44>)
 80005a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005ac:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ae:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <UART2_Init+0x44>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80005b4:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <UART2_Init+0x44>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80005ba:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <UART2_Init+0x44>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c0:	4b07      	ldr	r3, [pc, #28]	; (80005e0 <UART2_Init+0x44>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80005c6:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <UART2_Init+0x44>)
 80005c8:	220c      	movs	r2, #12
 80005ca:	615a      	str	r2, [r3, #20]

	if( HAL_UART_Init(&huart2) != HAL_OK)
 80005cc:	4804      	ldr	r0, [pc, #16]	; (80005e0 <UART2_Init+0x44>)
 80005ce:	f000 fc15 	bl	8000dfc <HAL_UART_Init>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <UART2_Init+0x40>
	{
		//error
		Error_Handler();
 80005d8:	f000 f806 	bl	80005e8 <Error_Handler>
	}

}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	2000002c 	.word	0x2000002c
 80005e4:	40004400 	.word	0x40004400

080005e8 <Error_Handler>:


void Error_Handler()
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
	while(1);
 80005ec:	e7fe      	b.n	80005ec <Error_Handler+0x4>
	...

080005f0 <HAL_MspInit>:
 */

#include "stm32f4xx_hal.h"

 void HAL_MspInit(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	 // Processor specific low level inits

	 //1. Set up the priority grouping of the arm cortex m4 processor
	 HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 f9e3 	bl	80009c0 <HAL_NVIC_SetPriorityGrouping>

	 //2. Enable the system exceptions
	 SCB->SHCSR |= 0x7 << 16;
 80005fa:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <HAL_MspInit+0x40>)
 80005fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005fe:	4a0c      	ldr	r2, [pc, #48]	; (8000630 <HAL_MspInit+0x40>)
 8000600:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000604:	6253      	str	r3, [r2, #36]	; 0x24

	 //3. Set up the priority for the system exceptions.
	 HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0); //for mem manage fault
 8000606:	2200      	movs	r2, #0
 8000608:	2100      	movs	r1, #0
 800060a:	f06f 000b 	mvn.w	r0, #11
 800060e:	f000 f9e2 	bl	80009d6 <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0); //for bus fault
 8000612:	2200      	movs	r2, #0
 8000614:	2100      	movs	r1, #0
 8000616:	f06f 000a 	mvn.w	r0, #10
 800061a:	f000 f9dc 	bl	80009d6 <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0); //for usage fault
 800061e:	2200      	movs	r2, #0
 8000620:	2100      	movs	r1, #0
 8000622:	f06f 0009 	mvn.w	r0, #9
 8000626:	f000 f9d6 	bl	80009d6 <HAL_NVIC_SetPriority>

}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <HAL_UART_MspInit>:

 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
 {
 8000634:	b580      	push	{r7, lr}
 8000636:	b08a      	sub	sp, #40	; 0x28
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	 //configure the low level inits

	 //1. enable the clock for the usart2
	 __HAL_RCC_USART2_CLK_ENABLE();
 800063c:	2300      	movs	r3, #0
 800063e:	613b      	str	r3, [r7, #16]
 8000640:	4b1e      	ldr	r3, [pc, #120]	; (80006bc <HAL_UART_MspInit+0x88>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	4a1d      	ldr	r2, [pc, #116]	; (80006bc <HAL_UART_MspInit+0x88>)
 8000646:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800064a:	6413      	str	r3, [r2, #64]	; 0x40
 800064c:	4b1b      	ldr	r3, [pc, #108]	; (80006bc <HAL_UART_MspInit+0x88>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000654:	613b      	str	r3, [r7, #16]
 8000656:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	4b17      	ldr	r3, [pc, #92]	; (80006bc <HAL_UART_MspInit+0x88>)
 800065e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000660:	4a16      	ldr	r2, [pc, #88]	; (80006bc <HAL_UART_MspInit+0x88>)
 8000662:	f043 0301 	orr.w	r3, r3, #1
 8000666:	6313      	str	r3, [r2, #48]	; 0x30
 8000668:	4b14      	ldr	r3, [pc, #80]	; (80006bc <HAL_UART_MspInit+0x88>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	f003 0301 	and.w	r3, r3, #1
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	68fb      	ldr	r3, [r7, #12]
	 //2. do the pin muxing config.
	 GPIO_InitTypeDef gpio_uart;

	 gpio_uart.Pin = GPIO_PIN_2;	//gpio uart tx
 8000674:	2304      	movs	r3, #4
 8000676:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000678:	2302      	movs	r3, #2
 800067a:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 800067c:	2301      	movs	r3, #1
 800067e:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate = GPIO_AF7_USART2;
 8000684:	2307      	movs	r3, #7
 8000686:	627b      	str	r3, [r7, #36]	; 0x24

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	4619      	mov	r1, r3
 800068e:	480c      	ldr	r0, [pc, #48]	; (80006c0 <HAL_UART_MspInit+0x8c>)
 8000690:	f000 f9e4 	bl	8000a5c <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; 	//gpio uart Rx
 8000694:	2308      	movs	r3, #8
 8000696:	617b      	str	r3, [r7, #20]

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4808      	ldr	r0, [pc, #32]	; (80006c0 <HAL_UART_MspInit+0x8c>)
 80006a0:	f000 f9dc 	bl	8000a5c <HAL_GPIO_Init>


	 //3, enable the irq and set up the priority (NVIC settings)
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006a4:	2026      	movs	r0, #38	; 0x26
 80006a6:	f000 f9b2 	bl	8000a0e <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80006aa:	2200      	movs	r2, #0
 80006ac:	210f      	movs	r1, #15
 80006ae:	2026      	movs	r0, #38	; 0x26
 80006b0:	f000 f991 	bl	80009d6 <HAL_NVIC_SetPriority>

 }
 80006b4:	bf00      	nop
 80006b6:	3728      	adds	r7, #40	; 0x28
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40020000 	.word	0x40020000

080006c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <SystemInit+0x20>)
 80006ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006ce:	4a05      	ldr	r2, [pc, #20]	; (80006e4 <SystemInit+0x20>)
 80006d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80006e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000720 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80006ec:	f7ff ffea 	bl	80006c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80006f0:	480c      	ldr	r0, [pc, #48]	; (8000724 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006f2:	490d      	ldr	r1, [pc, #52]	; (8000728 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006f4:	4a0d      	ldr	r2, [pc, #52]	; (800072c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f8:	e002      	b.n	8000700 <LoopCopyDataInit>

080006fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006fe:	3304      	adds	r3, #4

08000700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000704:	d3f9      	bcc.n	80006fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000706:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000708:	4c0a      	ldr	r4, [pc, #40]	; (8000734 <LoopFillZerobss+0x22>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800070c:	e001      	b.n	8000712 <LoopFillZerobss>

0800070e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800070e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000710:	3204      	adds	r2, #4

08000712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000714:	d3fb      	bcc.n	800070e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000716:	f001 f813 	bl	8001740 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800071a:	f7ff fee3 	bl	80004e4 <main>
  bx  lr    
 800071e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000720:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000728:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800072c:	080017d8 	.word	0x080017d8
  ldr r2, =_sbss
 8000730:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000734:	20000078 	.word	0x20000078

08000738 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC_IRQHandler>
	...

0800073c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000740:	4b0e      	ldr	r3, [pc, #56]	; (800077c <HAL_Init+0x40>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a0d      	ldr	r2, [pc, #52]	; (800077c <HAL_Init+0x40>)
 8000746:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800074a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800074c:	4b0b      	ldr	r3, [pc, #44]	; (800077c <HAL_Init+0x40>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a0a      	ldr	r2, [pc, #40]	; (800077c <HAL_Init+0x40>)
 8000752:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000756:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000758:	4b08      	ldr	r3, [pc, #32]	; (800077c <HAL_Init+0x40>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a07      	ldr	r2, [pc, #28]	; (800077c <HAL_Init+0x40>)
 800075e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000764:	2003      	movs	r0, #3
 8000766:	f000 f92b 	bl	80009c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800076a:	2000      	movs	r0, #0
 800076c:	f000 f808 	bl	8000780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000770:	f7ff ff3e 	bl	80005f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000774:	2300      	movs	r3, #0
}
 8000776:	4618      	mov	r0, r3
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023c00 	.word	0x40023c00

08000780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000788:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <HAL_InitTick+0x54>)
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <HAL_InitTick+0x58>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	4619      	mov	r1, r3
 8000792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000796:	fbb3 f3f1 	udiv	r3, r3, r1
 800079a:	fbb2 f3f3 	udiv	r3, r2, r3
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 f943 	bl	8000a2a <HAL_SYSTICK_Config>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
 80007ac:	e00e      	b.n	80007cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2b0f      	cmp	r3, #15
 80007b2:	d80a      	bhi.n	80007ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007b4:	2200      	movs	r2, #0
 80007b6:	6879      	ldr	r1, [r7, #4]
 80007b8:	f04f 30ff 	mov.w	r0, #4294967295
 80007bc:	f000 f90b 	bl	80009d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007c0:	4a06      	ldr	r2, [pc, #24]	; (80007dc <HAL_InitTick+0x5c>)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007c6:	2300      	movs	r3, #0
 80007c8:	e000      	b.n	80007cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000004 	.word	0x20000004
 80007d8:	2000000c 	.word	0x2000000c
 80007dc:	20000008 	.word	0x20000008

080007e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <HAL_IncTick+0x20>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b06      	ldr	r3, [pc, #24]	; (8000804 <HAL_IncTick+0x24>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4413      	add	r3, r2
 80007f0:	4a04      	ldr	r2, [pc, #16]	; (8000804 <HAL_IncTick+0x24>)
 80007f2:	6013      	str	r3, [r2, #0]
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	2000000c 	.word	0x2000000c
 8000804:	20000074 	.word	0x20000074

08000808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  return uwTick;
 800080c:	4b03      	ldr	r3, [pc, #12]	; (800081c <HAL_GetTick+0x14>)
 800080e:	681b      	ldr	r3, [r3, #0]
}
 8000810:	4618      	mov	r0, r3
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	20000074 	.word	0x20000074

08000820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000830:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <__NVIC_SetPriorityGrouping+0x44>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000836:	68ba      	ldr	r2, [r7, #8]
 8000838:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800083c:	4013      	ands	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000848:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800084c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000852:	4a04      	ldr	r2, [pc, #16]	; (8000864 <__NVIC_SetPriorityGrouping+0x44>)
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	60d3      	str	r3, [r2, #12]
}
 8000858:	bf00      	nop
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	e000ed00 	.word	0xe000ed00

08000868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800086c:	4b04      	ldr	r3, [pc, #16]	; (8000880 <__NVIC_GetPriorityGrouping+0x18>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	0a1b      	lsrs	r3, r3, #8
 8000872:	f003 0307 	and.w	r3, r3, #7
}
 8000876:	4618      	mov	r0, r3
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	2b00      	cmp	r3, #0
 8000894:	db0b      	blt.n	80008ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	f003 021f 	and.w	r2, r3, #31
 800089c:	4907      	ldr	r1, [pc, #28]	; (80008bc <__NVIC_EnableIRQ+0x38>)
 800089e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a2:	095b      	lsrs	r3, r3, #5
 80008a4:	2001      	movs	r0, #1
 80008a6:	fa00 f202 	lsl.w	r2, r0, r2
 80008aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	e000e100 	.word	0xe000e100

080008c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	6039      	str	r1, [r7, #0]
 80008ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	db0a      	blt.n	80008ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	490c      	ldr	r1, [pc, #48]	; (800090c <__NVIC_SetPriority+0x4c>)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	0112      	lsls	r2, r2, #4
 80008e0:	b2d2      	uxtb	r2, r2
 80008e2:	440b      	add	r3, r1
 80008e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008e8:	e00a      	b.n	8000900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	4908      	ldr	r1, [pc, #32]	; (8000910 <__NVIC_SetPriority+0x50>)
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	f003 030f 	and.w	r3, r3, #15
 80008f6:	3b04      	subs	r3, #4
 80008f8:	0112      	lsls	r2, r2, #4
 80008fa:	b2d2      	uxtb	r2, r2
 80008fc:	440b      	add	r3, r1
 80008fe:	761a      	strb	r2, [r3, #24]
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	e000e100 	.word	0xe000e100
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000914:	b480      	push	{r7}
 8000916:	b089      	sub	sp, #36	; 0x24
 8000918:	af00      	add	r7, sp, #0
 800091a:	60f8      	str	r0, [r7, #12]
 800091c:	60b9      	str	r1, [r7, #8]
 800091e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	f1c3 0307 	rsb	r3, r3, #7
 800092e:	2b04      	cmp	r3, #4
 8000930:	bf28      	it	cs
 8000932:	2304      	movcs	r3, #4
 8000934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	3304      	adds	r3, #4
 800093a:	2b06      	cmp	r3, #6
 800093c:	d902      	bls.n	8000944 <NVIC_EncodePriority+0x30>
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3b03      	subs	r3, #3
 8000942:	e000      	b.n	8000946 <NVIC_EncodePriority+0x32>
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000948:	f04f 32ff 	mov.w	r2, #4294967295
 800094c:	69bb      	ldr	r3, [r7, #24]
 800094e:	fa02 f303 	lsl.w	r3, r2, r3
 8000952:	43da      	mvns	r2, r3
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	401a      	ands	r2, r3
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800095c:	f04f 31ff 	mov.w	r1, #4294967295
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	fa01 f303 	lsl.w	r3, r1, r3
 8000966:	43d9      	mvns	r1, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800096c:	4313      	orrs	r3, r2
         );
}
 800096e:	4618      	mov	r0, r3
 8000970:	3724      	adds	r7, #36	; 0x24
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
	...

0800097c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3b01      	subs	r3, #1
 8000988:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800098c:	d301      	bcc.n	8000992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800098e:	2301      	movs	r3, #1
 8000990:	e00f      	b.n	80009b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000992:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <SysTick_Config+0x40>)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3b01      	subs	r3, #1
 8000998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099a:	210f      	movs	r1, #15
 800099c:	f04f 30ff 	mov.w	r0, #4294967295
 80009a0:	f7ff ff8e 	bl	80008c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a4:	4b05      	ldr	r3, [pc, #20]	; (80009bc <SysTick_Config+0x40>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009aa:	4b04      	ldr	r3, [pc, #16]	; (80009bc <SysTick_Config+0x40>)
 80009ac:	2207      	movs	r2, #7
 80009ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	e000e010 	.word	0xe000e010

080009c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ff29 	bl	8000820 <__NVIC_SetPriorityGrouping>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b086      	sub	sp, #24
 80009da:	af00      	add	r7, sp, #0
 80009dc:	4603      	mov	r3, r0
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	607a      	str	r2, [r7, #4]
 80009e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009e8:	f7ff ff3e 	bl	8000868 <__NVIC_GetPriorityGrouping>
 80009ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	68b9      	ldr	r1, [r7, #8]
 80009f2:	6978      	ldr	r0, [r7, #20]
 80009f4:	f7ff ff8e 	bl	8000914 <NVIC_EncodePriority>
 80009f8:	4602      	mov	r2, r0
 80009fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009fe:	4611      	mov	r1, r2
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ff5d 	bl	80008c0 <__NVIC_SetPriority>
}
 8000a06:	bf00      	nop
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b082      	sub	sp, #8
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	4603      	mov	r3, r0
 8000a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff31 	bl	8000884 <__NVIC_EnableIRQ>
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f7ff ffa2 	bl	800097c <SysTick_Config>
 8000a38:	4603      	mov	r3, r0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a46:	f000 f802 	bl	8000a4e <HAL_SYSTICK_Callback>
}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a52:	bf00      	nop
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b089      	sub	sp, #36	; 0x24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a66:	2300      	movs	r3, #0
 8000a68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a72:	2300      	movs	r3, #0
 8000a74:	61fb      	str	r3, [r7, #28]
 8000a76:	e16b      	b.n	8000d50 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000a78:	2201      	movs	r2, #1
 8000a7a:	69fb      	ldr	r3, [r7, #28]
 8000a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	697a      	ldr	r2, [r7, #20]
 8000a88:	4013      	ands	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	f040 815a 	bne.w	8000d4a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f003 0303 	and.w	r3, r3, #3
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d005      	beq.n	8000aae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d130      	bne.n	8000b10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ab4:	69fb      	ldr	r3, [r7, #28]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	2203      	movs	r2, #3
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	68da      	ldr	r2, [r3, #12]
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	69ba      	ldr	r2, [r7, #24]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	69ba      	ldr	r2, [r7, #24]
 8000af0:	4013      	ands	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	091b      	lsrs	r3, r3, #4
 8000afa:	f003 0201 	and.w	r2, r3, #1
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	69ba      	ldr	r2, [r7, #24]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	69ba      	ldr	r2, [r7, #24]
 8000b0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f003 0303 	and.w	r3, r3, #3
 8000b18:	2b03      	cmp	r3, #3
 8000b1a:	d017      	beq.n	8000b4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b22:	69fb      	ldr	r3, [r7, #28]
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	2203      	movs	r2, #3
 8000b28:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	69ba      	ldr	r2, [r7, #24]
 8000b30:	4013      	ands	r3, r2
 8000b32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	689a      	ldr	r2, [r3, #8]
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	69ba      	ldr	r2, [r7, #24]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	69ba      	ldr	r2, [r7, #24]
 8000b4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f003 0303 	and.w	r3, r3, #3
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d123      	bne.n	8000ba0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	08da      	lsrs	r2, r3, #3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3208      	adds	r2, #8
 8000b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	f003 0307 	and.w	r3, r3, #7
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	220f      	movs	r2, #15
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	43db      	mvns	r3, r3
 8000b76:	69ba      	ldr	r2, [r7, #24]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	691a      	ldr	r2, [r3, #16]
 8000b80:	69fb      	ldr	r3, [r7, #28]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	69ba      	ldr	r2, [r7, #24]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	08da      	lsrs	r2, r3, #3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	3208      	adds	r2, #8
 8000b9a:	69b9      	ldr	r1, [r7, #24]
 8000b9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	2203      	movs	r2, #3
 8000bac:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb0:	43db      	mvns	r3, r3
 8000bb2:	69ba      	ldr	r2, [r7, #24]
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 0203 	and.w	r2, r3, #3
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc8:	69ba      	ldr	r2, [r7, #24]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	69ba      	ldr	r2, [r7, #24]
 8000bd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f000 80b4 	beq.w	8000d4a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	4b60      	ldr	r3, [pc, #384]	; (8000d68 <HAL_GPIO_Init+0x30c>)
 8000be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bea:	4a5f      	ldr	r2, [pc, #380]	; (8000d68 <HAL_GPIO_Init+0x30c>)
 8000bec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bf2:	4b5d      	ldr	r3, [pc, #372]	; (8000d68 <HAL_GPIO_Init+0x30c>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bfe:	4a5b      	ldr	r2, [pc, #364]	; (8000d6c <HAL_GPIO_Init+0x310>)
 8000c00:	69fb      	ldr	r3, [r7, #28]
 8000c02:	089b      	lsrs	r3, r3, #2
 8000c04:	3302      	adds	r3, #2
 8000c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c0c:	69fb      	ldr	r3, [r7, #28]
 8000c0e:	f003 0303 	and.w	r3, r3, #3
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	220f      	movs	r2, #15
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	69ba      	ldr	r2, [r7, #24]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4a52      	ldr	r2, [pc, #328]	; (8000d70 <HAL_GPIO_Init+0x314>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d02b      	beq.n	8000c82 <HAL_GPIO_Init+0x226>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a51      	ldr	r2, [pc, #324]	; (8000d74 <HAL_GPIO_Init+0x318>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d025      	beq.n	8000c7e <HAL_GPIO_Init+0x222>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a50      	ldr	r2, [pc, #320]	; (8000d78 <HAL_GPIO_Init+0x31c>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d01f      	beq.n	8000c7a <HAL_GPIO_Init+0x21e>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a4f      	ldr	r2, [pc, #316]	; (8000d7c <HAL_GPIO_Init+0x320>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d019      	beq.n	8000c76 <HAL_GPIO_Init+0x21a>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4a4e      	ldr	r2, [pc, #312]	; (8000d80 <HAL_GPIO_Init+0x324>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d013      	beq.n	8000c72 <HAL_GPIO_Init+0x216>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a4d      	ldr	r2, [pc, #308]	; (8000d84 <HAL_GPIO_Init+0x328>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d00d      	beq.n	8000c6e <HAL_GPIO_Init+0x212>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a4c      	ldr	r2, [pc, #304]	; (8000d88 <HAL_GPIO_Init+0x32c>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d007      	beq.n	8000c6a <HAL_GPIO_Init+0x20e>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4a4b      	ldr	r2, [pc, #300]	; (8000d8c <HAL_GPIO_Init+0x330>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d101      	bne.n	8000c66 <HAL_GPIO_Init+0x20a>
 8000c62:	2307      	movs	r3, #7
 8000c64:	e00e      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c66:	2308      	movs	r3, #8
 8000c68:	e00c      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c6a:	2306      	movs	r3, #6
 8000c6c:	e00a      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c6e:	2305      	movs	r3, #5
 8000c70:	e008      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c72:	2304      	movs	r3, #4
 8000c74:	e006      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c76:	2303      	movs	r3, #3
 8000c78:	e004      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	e002      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e000      	b.n	8000c84 <HAL_GPIO_Init+0x228>
 8000c82:	2300      	movs	r3, #0
 8000c84:	69fa      	ldr	r2, [r7, #28]
 8000c86:	f002 0203 	and.w	r2, r2, #3
 8000c8a:	0092      	lsls	r2, r2, #2
 8000c8c:	4093      	lsls	r3, r2
 8000c8e:	69ba      	ldr	r2, [r7, #24]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c94:	4935      	ldr	r1, [pc, #212]	; (8000d6c <HAL_GPIO_Init+0x310>)
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	089b      	lsrs	r3, r3, #2
 8000c9a:	3302      	adds	r3, #2
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ca2:	4b3b      	ldr	r3, [pc, #236]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	43db      	mvns	r3, r3
 8000cac:	69ba      	ldr	r2, [r7, #24]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d003      	beq.n	8000cc6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000cbe:	69ba      	ldr	r2, [r7, #24]
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000cc6:	4a32      	ldr	r2, [pc, #200]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ccc:	4b30      	ldr	r3, [pc, #192]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d003      	beq.n	8000cf0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000cf0:	4a27      	ldr	r2, [pc, #156]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000cf6:	4b26      	ldr	r3, [pc, #152]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	43db      	mvns	r3, r3
 8000d00:	69ba      	ldr	r2, [r7, #24]
 8000d02:	4013      	ands	r3, r2
 8000d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d003      	beq.n	8000d1a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000d12:	69ba      	ldr	r2, [r7, #24]
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000d1a:	4a1d      	ldr	r2, [pc, #116]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d20:	4b1b      	ldr	r3, [pc, #108]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	69ba      	ldr	r2, [r7, #24]
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d003      	beq.n	8000d44 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000d3c:	69ba      	ldr	r2, [r7, #24]
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000d44:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <HAL_GPIO_Init+0x334>)
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	61fb      	str	r3, [r7, #28]
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	2b0f      	cmp	r3, #15
 8000d54:	f67f ae90 	bls.w	8000a78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000d58:	bf00      	nop
 8000d5a:	bf00      	nop
 8000d5c:	3724      	adds	r7, #36	; 0x24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40013800 	.word	0x40013800
 8000d70:	40020000 	.word	0x40020000
 8000d74:	40020400 	.word	0x40020400
 8000d78:	40020800 	.word	0x40020800
 8000d7c:	40020c00 	.word	0x40020c00
 8000d80:	40021000 	.word	0x40021000
 8000d84:	40021400 	.word	0x40021400
 8000d88:	40021800 	.word	0x40021800
 8000d8c:	40021c00 	.word	0x40021c00
 8000d90:	40013c00 	.word	0x40013c00

08000d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000d98:	4b03      	ldr	r3, [pc, #12]	; (8000da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000004 	.word	0x20000004

08000dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000db0:	f7ff fff0 	bl	8000d94 <HAL_RCC_GetHCLKFreq>
 8000db4:	4602      	mov	r2, r0
 8000db6:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	0a9b      	lsrs	r3, r3, #10
 8000dbc:	f003 0307 	and.w	r3, r3, #7
 8000dc0:	4903      	ldr	r1, [pc, #12]	; (8000dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000dc2:	5ccb      	ldrb	r3, [r1, r3]
 8000dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40023800 	.word	0x40023800
 8000dd0:	080017c0 	.word	0x080017c0

08000dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000dd8:	f7ff ffdc 	bl	8000d94 <HAL_RCC_GetHCLKFreq>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	0b5b      	lsrs	r3, r3, #13
 8000de4:	f003 0307 	and.w	r3, r3, #7
 8000de8:	4903      	ldr	r1, [pc, #12]	; (8000df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000dea:	5ccb      	ldrb	r3, [r1, r3]
 8000dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	080017c0 	.word	0x080017c0

08000dfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e042      	b.n	8000e94 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d106      	bne.n	8000e28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff fc06 	bl	8000634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2224      	movs	r2, #36	; 0x24
 8000e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	68da      	ldr	r2, [r3, #12]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000e3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f000 fa09 	bl	8001258 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	691a      	ldr	r2, [r3, #16]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000e54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	695a      	ldr	r2, [r3, #20]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000e64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	68da      	ldr	r2, [r3, #12]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2220      	movs	r2, #32
 8000e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2220      	movs	r2, #32
 8000e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08a      	sub	sp, #40	; 0x28
 8000ea0:	af02      	add	r7, sp, #8
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	603b      	str	r3, [r7, #0]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b20      	cmp	r3, #32
 8000eba:	d175      	bne.n	8000fa8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d002      	beq.n	8000ec8 <HAL_UART_Transmit+0x2c>
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d101      	bne.n	8000ecc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e06e      	b.n	8000faa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2221      	movs	r2, #33	; 0x21
 8000ed6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000eda:	f7ff fc95 	bl	8000808 <HAL_GetTick>
 8000ede:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	88fa      	ldrh	r2, [r7, #6]
 8000ee4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	88fa      	ldrh	r2, [r7, #6]
 8000eea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ef4:	d108      	bne.n	8000f08 <HAL_UART_Transmit+0x6c>
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	691b      	ldr	r3, [r3, #16]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d104      	bne.n	8000f08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	61bb      	str	r3, [r7, #24]
 8000f06:	e003      	b.n	8000f10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8000f10:	e02e      	b.n	8000f70 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2180      	movs	r1, #128	; 0x80
 8000f1c:	68f8      	ldr	r0, [r7, #12]
 8000f1e:	f000 f8df 	bl	80010e0 <UART_WaitOnFlagUntilTimeout>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d005      	beq.n	8000f34 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2220      	movs	r2, #32
 8000f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8000f30:	2303      	movs	r3, #3
 8000f32:	e03a      	b.n	8000faa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d10b      	bne.n	8000f52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	3302      	adds	r3, #2
 8000f4e:	61bb      	str	r3, [r7, #24]
 8000f50:	e007      	b.n	8000f62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	781a      	ldrb	r2, [r3, #0]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	3b01      	subs	r3, #1
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1cb      	bne.n	8000f12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	2200      	movs	r2, #0
 8000f82:	2140      	movs	r1, #64	; 0x40
 8000f84:	68f8      	ldr	r0, [r7, #12]
 8000f86:	f000 f8ab 	bl	80010e0 <UART_WaitOnFlagUntilTimeout>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d005      	beq.n	8000f9c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2220      	movs	r2, #32
 8000f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e006      	b.n	8000faa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	2220      	movs	r2, #32
 8000fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e000      	b.n	8000faa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8000fa8:	2302      	movs	r3, #2
  }
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3720      	adds	r7, #32
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b08a      	sub	sp, #40	; 0x28
 8000fb6:	af02      	add	r7, sp, #8
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	603b      	str	r3, [r7, #0]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b20      	cmp	r3, #32
 8000fd0:	f040 8081 	bne.w	80010d6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d002      	beq.n	8000fe0 <HAL_UART_Receive+0x2e>
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e079      	b.n	80010d8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2222      	movs	r2, #34	; 0x22
 8000fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000ff8:	f7ff fc06 	bl	8000808 <HAL_GetTick>
 8000ffc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	88fa      	ldrh	r2, [r7, #6]
 8001002:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	88fa      	ldrh	r2, [r7, #6]
 8001008:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001012:	d108      	bne.n	8001026 <HAL_UART_Receive+0x74>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d104      	bne.n	8001026 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	61bb      	str	r3, [r7, #24]
 8001024:	e003      	b.n	800102e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800102e:	e047      	b.n	80010c0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	2200      	movs	r2, #0
 8001038:	2120      	movs	r1, #32
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f000 f850 	bl	80010e0 <UART_WaitOnFlagUntilTimeout>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d005      	beq.n	8001052 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2220      	movs	r2, #32
 800104a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e042      	b.n	80010d8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d10c      	bne.n	8001072 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	b29b      	uxth	r3, r3
 8001060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001064:	b29a      	uxth	r2, r3
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	3302      	adds	r3, #2
 800106e:	61bb      	str	r3, [r7, #24]
 8001070:	e01f      	b.n	80010b2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800107a:	d007      	beq.n	800108c <HAL_UART_Receive+0xda>
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d10a      	bne.n	800109a <HAL_UART_Receive+0xe8>
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	691b      	ldr	r3, [r3, #16]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d106      	bne.n	800109a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	b2da      	uxtb	r2, r3
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	701a      	strb	r2, [r3, #0]
 8001098:	e008      	b.n	80010ac <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	3301      	adds	r3, #1
 80010b0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	3b01      	subs	r3, #1
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d1b2      	bne.n	8001030 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2220      	movs	r2, #32
 80010ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	e000      	b.n	80010d8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80010d6:	2302      	movs	r3, #2
  }
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	4613      	mov	r3, r2
 80010ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80010f0:	e03b      	b.n	800116a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80010f2:	6a3b      	ldr	r3, [r7, #32]
 80010f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f8:	d037      	beq.n	800116a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80010fa:	f7ff fb85 	bl	8000808 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	6a3a      	ldr	r2, [r7, #32]
 8001106:	429a      	cmp	r2, r3
 8001108:	d302      	bcc.n	8001110 <UART_WaitOnFlagUntilTimeout+0x30>
 800110a:	6a3b      	ldr	r3, [r7, #32]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d101      	bne.n	8001114 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001110:	2303      	movs	r3, #3
 8001112:	e03a      	b.n	800118a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	2b00      	cmp	r3, #0
 8001120:	d023      	beq.n	800116a <UART_WaitOnFlagUntilTimeout+0x8a>
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	2b80      	cmp	r3, #128	; 0x80
 8001126:	d020      	beq.n	800116a <UART_WaitOnFlagUntilTimeout+0x8a>
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2b40      	cmp	r3, #64	; 0x40
 800112c:	d01d      	beq.n	800116a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0308 	and.w	r3, r3, #8
 8001138:	2b08      	cmp	r3, #8
 800113a:	d116      	bne.n	800116a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f000 f81d 	bl	8001192 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2208      	movs	r2, #8
 800115c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2200      	movs	r2, #0
 8001162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e00f      	b.n	800118a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	4013      	ands	r3, r2
 8001174:	68ba      	ldr	r2, [r7, #8]
 8001176:	429a      	cmp	r2, r3
 8001178:	bf0c      	ite	eq
 800117a:	2301      	moveq	r3, #1
 800117c:	2300      	movne	r3, #0
 800117e:	b2db      	uxtb	r3, r3
 8001180:	461a      	mov	r2, r3
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	429a      	cmp	r2, r3
 8001186:	d0b4      	beq.n	80010f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001192:	b480      	push	{r7}
 8001194:	b095      	sub	sp, #84	; 0x54
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	330c      	adds	r3, #12
 80011a0:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a4:	e853 3f00 	ldrex	r3, [r3]
 80011a8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80011aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80011b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	330c      	adds	r3, #12
 80011b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80011ba:	643a      	str	r2, [r7, #64]	; 0x40
 80011bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80011c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80011c2:	e841 2300 	strex	r3, r2, [r1]
 80011c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80011c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d1e5      	bne.n	800119a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3314      	adds	r3, #20
 80011d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011d6:	6a3b      	ldr	r3, [r7, #32]
 80011d8:	e853 3f00 	ldrex	r3, [r3]
 80011dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	f023 0301 	bic.w	r3, r3, #1
 80011e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3314      	adds	r3, #20
 80011ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80011ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80011f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011f6:	e841 2300 	strex	r3, r2, [r1]
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1e5      	bne.n	80011ce <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	2b01      	cmp	r3, #1
 8001208:	d119      	bne.n	800123e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	330c      	adds	r3, #12
 8001210:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	e853 3f00 	ldrex	r3, [r3]
 8001218:	60bb      	str	r3, [r7, #8]
   return(result);
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	f023 0310 	bic.w	r3, r3, #16
 8001220:	647b      	str	r3, [r7, #68]	; 0x44
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	330c      	adds	r3, #12
 8001228:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800122a:	61ba      	str	r2, [r7, #24]
 800122c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800122e:	6979      	ldr	r1, [r7, #20]
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	e841 2300 	strex	r3, r2, [r1]
 8001236:	613b      	str	r3, [r7, #16]
   return(result);
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1e5      	bne.n	800120a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2220      	movs	r2, #32
 8001242:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800124c:	bf00      	nop
 800124e:	3754      	adds	r7, #84	; 0x54
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001258:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800125c:	b0c0      	sub	sp, #256	; 0x100
 800125e:	af00      	add	r7, sp, #0
 8001260:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001274:	68d9      	ldr	r1, [r3, #12]
 8001276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	ea40 0301 	orr.w	r3, r0, r1
 8001280:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001286:	689a      	ldr	r2, [r3, #8]
 8001288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800128c:	691b      	ldr	r3, [r3, #16]
 800128e:	431a      	orrs	r2, r3
 8001290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	431a      	orrs	r2, r3
 8001298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	4313      	orrs	r3, r2
 80012a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80012a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80012b0:	f021 010c 	bic.w	r1, r1, #12
 80012b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012be:	430b      	orrs	r3, r1
 80012c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80012c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	695b      	ldr	r3, [r3, #20]
 80012ca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80012ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012d2:	6999      	ldr	r1, [r3, #24]
 80012d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	ea40 0301 	orr.w	r3, r0, r1
 80012de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80012e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	4b8f      	ldr	r3, [pc, #572]	; (8001524 <UART_SetConfig+0x2cc>)
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d005      	beq.n	80012f8 <UART_SetConfig+0xa0>
 80012ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	4b8d      	ldr	r3, [pc, #564]	; (8001528 <UART_SetConfig+0x2d0>)
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d104      	bne.n	8001302 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80012f8:	f7ff fd6c 	bl	8000dd4 <HAL_RCC_GetPCLK2Freq>
 80012fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001300:	e003      	b.n	800130a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001302:	f7ff fd53 	bl	8000dac <HAL_RCC_GetPCLK1Freq>
 8001306:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800130a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800130e:	69db      	ldr	r3, [r3, #28]
 8001310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001314:	f040 810c 	bne.w	8001530 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800131c:	2200      	movs	r2, #0
 800131e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001322:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001326:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800132a:	4622      	mov	r2, r4
 800132c:	462b      	mov	r3, r5
 800132e:	1891      	adds	r1, r2, r2
 8001330:	65b9      	str	r1, [r7, #88]	; 0x58
 8001332:	415b      	adcs	r3, r3
 8001334:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001336:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800133a:	4621      	mov	r1, r4
 800133c:	eb12 0801 	adds.w	r8, r2, r1
 8001340:	4629      	mov	r1, r5
 8001342:	eb43 0901 	adc.w	r9, r3, r1
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	f04f 0300 	mov.w	r3, #0
 800134e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001352:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001356:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800135a:	4690      	mov	r8, r2
 800135c:	4699      	mov	r9, r3
 800135e:	4623      	mov	r3, r4
 8001360:	eb18 0303 	adds.w	r3, r8, r3
 8001364:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001368:	462b      	mov	r3, r5
 800136a:	eb49 0303 	adc.w	r3, r9, r3
 800136e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800137e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001382:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001386:	460b      	mov	r3, r1
 8001388:	18db      	adds	r3, r3, r3
 800138a:	653b      	str	r3, [r7, #80]	; 0x50
 800138c:	4613      	mov	r3, r2
 800138e:	eb42 0303 	adc.w	r3, r2, r3
 8001392:	657b      	str	r3, [r7, #84]	; 0x54
 8001394:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001398:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800139c:	f7fe ff1c 	bl	80001d8 <__aeabi_uldivmod>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4b61      	ldr	r3, [pc, #388]	; (800152c <UART_SetConfig+0x2d4>)
 80013a6:	fba3 2302 	umull	r2, r3, r3, r2
 80013aa:	095b      	lsrs	r3, r3, #5
 80013ac:	011c      	lsls	r4, r3, #4
 80013ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80013b2:	2200      	movs	r2, #0
 80013b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80013b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80013bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80013c0:	4642      	mov	r2, r8
 80013c2:	464b      	mov	r3, r9
 80013c4:	1891      	adds	r1, r2, r2
 80013c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80013c8:	415b      	adcs	r3, r3
 80013ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80013d0:	4641      	mov	r1, r8
 80013d2:	eb12 0a01 	adds.w	sl, r2, r1
 80013d6:	4649      	mov	r1, r9
 80013d8:	eb43 0b01 	adc.w	fp, r3, r1
 80013dc:	f04f 0200 	mov.w	r2, #0
 80013e0:	f04f 0300 	mov.w	r3, #0
 80013e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80013e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80013ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80013f0:	4692      	mov	sl, r2
 80013f2:	469b      	mov	fp, r3
 80013f4:	4643      	mov	r3, r8
 80013f6:	eb1a 0303 	adds.w	r3, sl, r3
 80013fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80013fe:	464b      	mov	r3, r9
 8001400:	eb4b 0303 	adc.w	r3, fp, r3
 8001404:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001414:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001418:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800141c:	460b      	mov	r3, r1
 800141e:	18db      	adds	r3, r3, r3
 8001420:	643b      	str	r3, [r7, #64]	; 0x40
 8001422:	4613      	mov	r3, r2
 8001424:	eb42 0303 	adc.w	r3, r2, r3
 8001428:	647b      	str	r3, [r7, #68]	; 0x44
 800142a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800142e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001432:	f7fe fed1 	bl	80001d8 <__aeabi_uldivmod>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4611      	mov	r1, r2
 800143c:	4b3b      	ldr	r3, [pc, #236]	; (800152c <UART_SetConfig+0x2d4>)
 800143e:	fba3 2301 	umull	r2, r3, r3, r1
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2264      	movs	r2, #100	; 0x64
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	1acb      	subs	r3, r1, r3
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001452:	4b36      	ldr	r3, [pc, #216]	; (800152c <UART_SetConfig+0x2d4>)
 8001454:	fba3 2302 	umull	r2, r3, r3, r2
 8001458:	095b      	lsrs	r3, r3, #5
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001460:	441c      	add	r4, r3
 8001462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001466:	2200      	movs	r2, #0
 8001468:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800146c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001470:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001474:	4642      	mov	r2, r8
 8001476:	464b      	mov	r3, r9
 8001478:	1891      	adds	r1, r2, r2
 800147a:	63b9      	str	r1, [r7, #56]	; 0x38
 800147c:	415b      	adcs	r3, r3
 800147e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001480:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001484:	4641      	mov	r1, r8
 8001486:	1851      	adds	r1, r2, r1
 8001488:	6339      	str	r1, [r7, #48]	; 0x30
 800148a:	4649      	mov	r1, r9
 800148c:	414b      	adcs	r3, r1
 800148e:	637b      	str	r3, [r7, #52]	; 0x34
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800149c:	4659      	mov	r1, fp
 800149e:	00cb      	lsls	r3, r1, #3
 80014a0:	4651      	mov	r1, sl
 80014a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80014a6:	4651      	mov	r1, sl
 80014a8:	00ca      	lsls	r2, r1, #3
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	4603      	mov	r3, r0
 80014b0:	4642      	mov	r2, r8
 80014b2:	189b      	adds	r3, r3, r2
 80014b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80014b8:	464b      	mov	r3, r9
 80014ba:	460a      	mov	r2, r1
 80014bc:	eb42 0303 	adc.w	r3, r2, r3
 80014c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80014c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80014d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80014d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80014d8:	460b      	mov	r3, r1
 80014da:	18db      	adds	r3, r3, r3
 80014dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80014de:	4613      	mov	r3, r2
 80014e0:	eb42 0303 	adc.w	r3, r2, r3
 80014e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80014ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80014ee:	f7fe fe73 	bl	80001d8 <__aeabi_uldivmod>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <UART_SetConfig+0x2d4>)
 80014f8:	fba3 1302 	umull	r1, r3, r3, r2
 80014fc:	095b      	lsrs	r3, r3, #5
 80014fe:	2164      	movs	r1, #100	; 0x64
 8001500:	fb01 f303 	mul.w	r3, r1, r3
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	3332      	adds	r3, #50	; 0x32
 800150a:	4a08      	ldr	r2, [pc, #32]	; (800152c <UART_SetConfig+0x2d4>)
 800150c:	fba2 2303 	umull	r2, r3, r2, r3
 8001510:	095b      	lsrs	r3, r3, #5
 8001512:	f003 0207 	and.w	r2, r3, #7
 8001516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4422      	add	r2, r4
 800151e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001520:	e106      	b.n	8001730 <UART_SetConfig+0x4d8>
 8001522:	bf00      	nop
 8001524:	40011000 	.word	0x40011000
 8001528:	40011400 	.word	0x40011400
 800152c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001530:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001534:	2200      	movs	r2, #0
 8001536:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800153a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800153e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001542:	4642      	mov	r2, r8
 8001544:	464b      	mov	r3, r9
 8001546:	1891      	adds	r1, r2, r2
 8001548:	6239      	str	r1, [r7, #32]
 800154a:	415b      	adcs	r3, r3
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
 800154e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001552:	4641      	mov	r1, r8
 8001554:	1854      	adds	r4, r2, r1
 8001556:	4649      	mov	r1, r9
 8001558:	eb43 0501 	adc.w	r5, r3, r1
 800155c:	f04f 0200 	mov.w	r2, #0
 8001560:	f04f 0300 	mov.w	r3, #0
 8001564:	00eb      	lsls	r3, r5, #3
 8001566:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800156a:	00e2      	lsls	r2, r4, #3
 800156c:	4614      	mov	r4, r2
 800156e:	461d      	mov	r5, r3
 8001570:	4643      	mov	r3, r8
 8001572:	18e3      	adds	r3, r4, r3
 8001574:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001578:	464b      	mov	r3, r9
 800157a:	eb45 0303 	adc.w	r3, r5, r3
 800157e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800158e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	f04f 0300 	mov.w	r3, #0
 800159a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800159e:	4629      	mov	r1, r5
 80015a0:	008b      	lsls	r3, r1, #2
 80015a2:	4621      	mov	r1, r4
 80015a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015a8:	4621      	mov	r1, r4
 80015aa:	008a      	lsls	r2, r1, #2
 80015ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80015b0:	f7fe fe12 	bl	80001d8 <__aeabi_uldivmod>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4b60      	ldr	r3, [pc, #384]	; (800173c <UART_SetConfig+0x4e4>)
 80015ba:	fba3 2302 	umull	r2, r3, r3, r2
 80015be:	095b      	lsrs	r3, r3, #5
 80015c0:	011c      	lsls	r4, r3, #4
 80015c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80015c6:	2200      	movs	r2, #0
 80015c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80015cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80015d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80015d4:	4642      	mov	r2, r8
 80015d6:	464b      	mov	r3, r9
 80015d8:	1891      	adds	r1, r2, r2
 80015da:	61b9      	str	r1, [r7, #24]
 80015dc:	415b      	adcs	r3, r3
 80015de:	61fb      	str	r3, [r7, #28]
 80015e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015e4:	4641      	mov	r1, r8
 80015e6:	1851      	adds	r1, r2, r1
 80015e8:	6139      	str	r1, [r7, #16]
 80015ea:	4649      	mov	r1, r9
 80015ec:	414b      	adcs	r3, r1
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80015fc:	4659      	mov	r1, fp
 80015fe:	00cb      	lsls	r3, r1, #3
 8001600:	4651      	mov	r1, sl
 8001602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001606:	4651      	mov	r1, sl
 8001608:	00ca      	lsls	r2, r1, #3
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	4603      	mov	r3, r0
 8001610:	4642      	mov	r2, r8
 8001612:	189b      	adds	r3, r3, r2
 8001614:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001618:	464b      	mov	r3, r9
 800161a:	460a      	mov	r2, r1
 800161c:	eb42 0303 	adc.w	r3, r2, r3
 8001620:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	67bb      	str	r3, [r7, #120]	; 0x78
 800162e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	f04f 0300 	mov.w	r3, #0
 8001638:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800163c:	4649      	mov	r1, r9
 800163e:	008b      	lsls	r3, r1, #2
 8001640:	4641      	mov	r1, r8
 8001642:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001646:	4641      	mov	r1, r8
 8001648:	008a      	lsls	r2, r1, #2
 800164a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800164e:	f7fe fdc3 	bl	80001d8 <__aeabi_uldivmod>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4611      	mov	r1, r2
 8001658:	4b38      	ldr	r3, [pc, #224]	; (800173c <UART_SetConfig+0x4e4>)
 800165a:	fba3 2301 	umull	r2, r3, r3, r1
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	2264      	movs	r2, #100	; 0x64
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	1acb      	subs	r3, r1, r3
 8001668:	011b      	lsls	r3, r3, #4
 800166a:	3332      	adds	r3, #50	; 0x32
 800166c:	4a33      	ldr	r2, [pc, #204]	; (800173c <UART_SetConfig+0x4e4>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001678:	441c      	add	r4, r3
 800167a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800167e:	2200      	movs	r2, #0
 8001680:	673b      	str	r3, [r7, #112]	; 0x70
 8001682:	677a      	str	r2, [r7, #116]	; 0x74
 8001684:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001688:	4642      	mov	r2, r8
 800168a:	464b      	mov	r3, r9
 800168c:	1891      	adds	r1, r2, r2
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	415b      	adcs	r3, r3
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001698:	4641      	mov	r1, r8
 800169a:	1851      	adds	r1, r2, r1
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	4649      	mov	r1, r9
 80016a0:	414b      	adcs	r3, r1
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80016b0:	4659      	mov	r1, fp
 80016b2:	00cb      	lsls	r3, r1, #3
 80016b4:	4651      	mov	r1, sl
 80016b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016ba:	4651      	mov	r1, sl
 80016bc:	00ca      	lsls	r2, r1, #3
 80016be:	4610      	mov	r0, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	4603      	mov	r3, r0
 80016c4:	4642      	mov	r2, r8
 80016c6:	189b      	adds	r3, r3, r2
 80016c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80016ca:	464b      	mov	r3, r9
 80016cc:	460a      	mov	r2, r1
 80016ce:	eb42 0303 	adc.w	r3, r2, r3
 80016d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80016d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	663b      	str	r3, [r7, #96]	; 0x60
 80016de:	667a      	str	r2, [r7, #100]	; 0x64
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80016ec:	4649      	mov	r1, r9
 80016ee:	008b      	lsls	r3, r1, #2
 80016f0:	4641      	mov	r1, r8
 80016f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80016f6:	4641      	mov	r1, r8
 80016f8:	008a      	lsls	r2, r1, #2
 80016fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80016fe:	f7fe fd6b 	bl	80001d8 <__aeabi_uldivmod>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <UART_SetConfig+0x4e4>)
 8001708:	fba3 1302 	umull	r1, r3, r3, r2
 800170c:	095b      	lsrs	r3, r3, #5
 800170e:	2164      	movs	r1, #100	; 0x64
 8001710:	fb01 f303 	mul.w	r3, r1, r3
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	3332      	adds	r3, #50	; 0x32
 800171a:	4a08      	ldr	r2, [pc, #32]	; (800173c <UART_SetConfig+0x4e4>)
 800171c:	fba2 2303 	umull	r2, r3, r2, r3
 8001720:	095b      	lsrs	r3, r3, #5
 8001722:	f003 020f 	and.w	r2, r3, #15
 8001726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4422      	add	r2, r4
 800172e:	609a      	str	r2, [r3, #8]
}
 8001730:	bf00      	nop
 8001732:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001736:	46bd      	mov	sp, r7
 8001738:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800173c:	51eb851f 	.word	0x51eb851f

08001740 <__libc_init_array>:
 8001740:	b570      	push	{r4, r5, r6, lr}
 8001742:	4d0d      	ldr	r5, [pc, #52]	; (8001778 <__libc_init_array+0x38>)
 8001744:	4c0d      	ldr	r4, [pc, #52]	; (800177c <__libc_init_array+0x3c>)
 8001746:	1b64      	subs	r4, r4, r5
 8001748:	10a4      	asrs	r4, r4, #2
 800174a:	2600      	movs	r6, #0
 800174c:	42a6      	cmp	r6, r4
 800174e:	d109      	bne.n	8001764 <__libc_init_array+0x24>
 8001750:	4d0b      	ldr	r5, [pc, #44]	; (8001780 <__libc_init_array+0x40>)
 8001752:	4c0c      	ldr	r4, [pc, #48]	; (8001784 <__libc_init_array+0x44>)
 8001754:	f000 f818 	bl	8001788 <_init>
 8001758:	1b64      	subs	r4, r4, r5
 800175a:	10a4      	asrs	r4, r4, #2
 800175c:	2600      	movs	r6, #0
 800175e:	42a6      	cmp	r6, r4
 8001760:	d105      	bne.n	800176e <__libc_init_array+0x2e>
 8001762:	bd70      	pop	{r4, r5, r6, pc}
 8001764:	f855 3b04 	ldr.w	r3, [r5], #4
 8001768:	4798      	blx	r3
 800176a:	3601      	adds	r6, #1
 800176c:	e7ee      	b.n	800174c <__libc_init_array+0xc>
 800176e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001772:	4798      	blx	r3
 8001774:	3601      	adds	r6, #1
 8001776:	e7f2      	b.n	800175e <__libc_init_array+0x1e>
 8001778:	080017d0 	.word	0x080017d0
 800177c:	080017d0 	.word	0x080017d0
 8001780:	080017d0 	.word	0x080017d0
 8001784:	080017d4 	.word	0x080017d4

08001788 <_init>:
 8001788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800178a:	bf00      	nop
 800178c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800178e:	bc08      	pop	{r3}
 8001790:	469e      	mov	lr, r3
 8001792:	4770      	bx	lr

08001794 <_fini>:
 8001794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001796:	bf00      	nop
 8001798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800179a:	bc08      	pop	{r3}
 800179c:	469e      	mov	lr, r3
 800179e:	4770      	bx	lr
