// Seed: 116954863
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign {id_3 == id_3} = id_2;
  wire id_5 = id_5;
  always @(posedge id_2 - id_3 or posedge 1) $display((id_2 && 1'd0));
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    output tri id_3
);
  wire id_5;
  module_0();
  tri0 id_6;
  assign id_6 = 1;
endmodule
