<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="UART/testbench/UART_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="avalon_timer_0_avalon_slave_translator" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="AvalonMasterUART_0_avalon_master_translator" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/UART_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/avalon_timer.v"
   type="VERILOG"
   library="avalon_timer_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/avalon_slave_MM_interface.v"
   type="VERILOG"
   library="avalon_timer_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/timer.v"
   type="VERILOG"
   library="avalon_timer_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/avalon_UART.sv"
   type="SYSTEM_VERILOG"
   library="AvalonMasterUART_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/UART.sv"
   type="SYSTEM_VERILOG"
   library="AvalonMasterUART_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/avalon_mm_master.sv"
   type="SYSTEM_VERILOG"
   library="AvalonMasterUART_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/uart_rx.sv"
   type="SYSTEM_VERILOG"
   library="AvalonMasterUART_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/uart_tx.sv"
   type="SYSTEM_VERILOG"
   library="AvalonMasterUART_0" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="UART_inst_reset_bfm" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="UART_inst_clk_bfm" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="UART_inst_avalonmasteruart_0_rs232_bfm" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="UART_inst_avalonmasteruart_0_control_bfm" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="UART_inst_avalon_timer_0_external_interface_bfm" />
 <file
   path="UART/testbench/UART_tb/simulation/submodules/UART.v"
   type="VERILOG"
   library="UART_inst" />
 <file path="UART/testbench/UART_tb/simulation/UART_tb.v" type="VERILOG" />
 <topLevel name="UART_tb" />
 <deviceFamily name="cycloneive" />
</simPackage>
