<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › tehuti › tehuti.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tehuti.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Tehuti Networks(R) Network Driver</span>
<span class="cm"> * ethtool interface implementation</span>
<span class="cm"> * Copyright (C) 2007 Tehuti Networks Ltd. All rights reserved</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * RX HW/SW interaction overview</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * There are 2 types of RX communication channels between driver and NIC.</span>
<span class="cm"> * 1) RX Free Fifo - RXF - holds descriptors of empty buffers to accept incoming</span>
<span class="cm"> * traffic. This Fifo is filled by SW and is readen by HW. Each descriptor holds</span>
<span class="cm"> * info about buffer&#39;s location, size and ID. An ID field is used to identify a</span>
<span class="cm"> * buffer when it&#39;s returned with data via RXD Fifo (see below)</span>
<span class="cm"> * 2) RX Data Fifo - RXD - holds descriptors of full buffers. This Fifo is</span>
<span class="cm"> * filled by HW and is readen by SW. Each descriptor holds status and ID.</span>
<span class="cm"> * HW pops descriptor from RXF Fifo, stores ID, fills buffer with incoming data,</span>
<span class="cm"> * via dma moves it into host memory, builds new RXD descriptor with same ID,</span>
<span class="cm"> * pushes it into RXD Fifo and raises interrupt to indicate new RX data.</span>
<span class="cm"> *</span>
<span class="cm"> * Current NIC configuration (registers + firmware) makes NIC use 2 RXF Fifos.</span>
<span class="cm"> * One holds 1.5K packets and another - 26K packets. Depending on incoming</span>
<span class="cm"> * packet size, HW desides on a RXF Fifo to pop buffer from. When packet is</span>
<span class="cm"> * filled with data, HW builds new RXD descriptor for it and push it into single</span>
<span class="cm"> * RXD Fifo.</span>
<span class="cm"> *</span>
<span class="cm"> * RX SW Data Structures</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * skb db - used to keep track of all skbs owned by SW and their dma addresses.</span>
<span class="cm"> * For RX case, ownership lasts from allocating new empty skb for RXF until</span>
<span class="cm"> * accepting full skb from RXD and passing it to OS. Each RXF Fifo has its own</span>
<span class="cm"> * skb db. Implemented as array with bitmask.</span>
<span class="cm"> * fifo - keeps info about fifo&#39;s size and location, relevant HW registers,</span>
<span class="cm"> * usage and skb db. Each RXD and RXF Fifo has its own fifo structure.</span>
<span class="cm"> * Implemented as simple struct.</span>
<span class="cm"> *</span>
<span class="cm"> * RX SW Execution Flow</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * Upon initialization (ifconfig up) driver creates RX fifos and initializes</span>
<span class="cm"> * relevant registers. At the end of init phase, driver enables interrupts.</span>
<span class="cm"> * NIC sees that there is no RXF buffers and raises</span>
<span class="cm"> * RD_INTR interrupt, isr fills skbs and Rx begins.</span>
<span class="cm"> * Driver has two receive operation modes:</span>
<span class="cm"> *    NAPI - interrupt-driven mixed with polling</span>
<span class="cm"> *    interrupt-driven only</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupt-driven only flow is following. When buffer is ready, HW raises</span>
<span class="cm"> * interrupt and isr is called. isr collects all available packets</span>
<span class="cm"> * (bdx_rx_receive), refills skbs (bdx_rx_alloc_skbs) and exit.</span>

<span class="cm"> * Rx buffer allocation note</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * Driver cares to feed such amount of RxF descriptors that respective amount of</span>
<span class="cm"> * RxD descriptors can not fill entire RxD fifo. The main reason is lack of</span>
<span class="cm"> * overflow check in Bordeaux for RxD fifo free/used size.</span>
<span class="cm"> * FIXME: this is NOT fully implemented, more work should be done</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &quot;tehuti.h&quot;</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">bdx_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TEHUTI</span><span class="p">,</span> <span class="mh">0x3009</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TEHUTI</span><span class="p">,</span> <span class="mh">0x3010</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TEHUTI</span><span class="p">,</span> <span class="mh">0x3014</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">bdx_pci_tbl</span><span class="p">);</span>

<span class="cm">/* Definitions needed by ISR or NAPI functions */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bdx_rx_alloc_skbs</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rxf_fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bdx_tx_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">bdx_rx_receive</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rxd_fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span> <span class="kt">int</span> <span class="n">budget</span><span class="p">);</span>

<span class="cm">/* Definitions needed by FW loading */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bdx_tx_push_desc_safe</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">);</span>

<span class="cm">/* Definitions needed by hw_start */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">bdx_tx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">bdx_rx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>

<span class="cm">/* Definitions needed by bdx_close */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bdx_rx_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bdx_tx_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>

<span class="cm">/* Definitions needed by bdx_probe */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bdx_set_ethtool_ops</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">);</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *    Print Info                                                         *</span>
<span class="cm"> *************************************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_hw_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_nic</span> <span class="o">*</span><span class="n">nic</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">pci_link_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pci_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_LINK_STATUS_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_link_status</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_DEV_CTRL_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_ctrl</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">BDX_NIC_NAME</span><span class="p">,</span>
		<span class="n">nic</span><span class="o">-&gt;</span><span class="n">port_num</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;, 2-Port&quot;</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;srom 0x%x fpga %d build %u lane# %d max_pl 0x%x mrrs 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">SROM_VER</span><span class="p">),</span> <span class="n">readl</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_VER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">,</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_SEED</span><span class="p">),</span>
		<span class="n">GET_LINK_STATUS_LANES</span><span class="p">(</span><span class="n">pci_link_status</span><span class="p">),</span>
		<span class="n">GET_DEV_CTRL_MAXPL</span><span class="p">(</span><span class="n">pci_ctrl</span><span class="p">),</span> <span class="n">GET_DEV_CTRL_MRRS</span><span class="p">(</span><span class="n">pci_ctrl</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_fw_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_nic</span> <span class="o">*</span><span class="n">nic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;fw 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FW_VER</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_eth_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">netdev_info</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;%s, Port %c</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">BDX_NIC_NAME</span><span class="p">,</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">if_port</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;A&#39;</span> <span class="o">:</span> <span class="sc">&#39;B&#39;</span><span class="p">);</span>

<span class="p">}</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *    Code                                                               *</span>
<span class="cm"> *************************************************************************/</span>

<span class="cp">#define bdx_enable_interrupts(priv)	\</span>
<span class="cp">	do { WRITE_REG(priv, regIMR, IR_RUN); } while (0)</span>
<span class="cp">#define bdx_disable_interrupts(priv)	\</span>
<span class="cp">	do { WRITE_REG(priv, regIMR, 0); } while (0)</span>

<span class="cm">/* bdx_fifo_init</span>
<span class="cm"> * create TX/RX descriptor fifo for host-NIC communication.</span>
<span class="cm"> * 1K extra space is allocated at the end of the fifo to simplify</span>
<span class="cm"> * processing of descriptors that wraps around fifo&#39;s end</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * @f - fifo to initialize</span>
<span class="cm"> * @fsz_type - fifo size type: 0-4KB, 1-8KB, 2-16KB, 3-32KB</span>
<span class="cm"> * @reg_XXX - offsets of registers relative to base address</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, negative value on failure</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bdx_fifo_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fsz_type</span><span class="p">,</span>
	      <span class="n">u16</span> <span class="n">reg_CFG0</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_CFG1</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_RPTR</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_WPTR</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">memsz</span> <span class="o">=</span> <span class="n">FIFO_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">fsz_type</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">fifo</span><span class="p">));</span>
	<span class="cm">/* pci_alloc_consistent gives us 4k-aligned memory */</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">va</span> <span class="o">=</span> <span class="n">pci_alloc_consistent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
				     <span class="n">memsz</span> <span class="o">+</span> <span class="n">FIFO_EXTRA_SPACE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">da</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">va</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;pci_alloc_consistent failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">reg_CFG0</span> <span class="o">=</span> <span class="n">reg_CFG0</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">reg_CFG1</span> <span class="o">=</span> <span class="n">reg_CFG1</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">reg_RPTR</span> <span class="o">=</span> <span class="n">reg_RPTR</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">reg_WPTR</span> <span class="o">=</span> <span class="n">reg_WPTR</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">memsz</span> <span class="o">=</span> <span class="n">memsz</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">size_mask</span> <span class="o">=</span> <span class="n">memsz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg_CFG0</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="p">((</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">da</span> <span class="o">&amp;</span> <span class="n">TX_RX_CFG0_BASE</span><span class="p">)</span> <span class="o">|</span> <span class="n">fsz_type</span><span class="p">));</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg_CFG1</span><span class="p">,</span> <span class="n">H32_64</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">da</span><span class="p">));</span>

	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* bdx_fifo_free - free all resources used by fifo</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * @f - fifo to release</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_fifo_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">va</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_free_consistent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
				    <span class="n">f</span><span class="o">-&gt;</span><span class="n">memsz</span> <span class="o">+</span> <span class="n">FIFO_EXTRA_SPACE</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">va</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">da</span><span class="p">);</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">va</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_link_changed - notifies OS about hw link state.</span>
<span class="cm"> * @bdx_priv - hw adapter structure</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_link_changed</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regMAC_LNK_STAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MAC_LINK_STAT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">link</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">netif_carrier_ok</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
			<span class="n">netif_carrier_off</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Link Down</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netif_carrier_ok</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
			<span class="n">netif_carrier_on</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Link Up</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_isr_extra</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">isr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">IR_RX_FREE_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bdx_rx_alloc_skbs</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;RX_FREE_0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">IR_LNKCHG0</span><span class="p">)</span>
		<span class="n">bdx_link_changed</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">IR_PCIE_LINK</span><span class="p">)</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;PCI-E Link Fault</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">IR_PCIE_TOUT</span><span class="p">)</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;PCI-E Time Out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="p">}</span>

<span class="cm">/* bdx_isr - Interrupt Service Routine for Bordeaux NIC</span>
<span class="cm"> * @irq - interrupt number</span>
<span class="cm"> * @ndev - network device</span>
<span class="cm"> * @regs - CPU registers</span>
<span class="cm"> *</span>
<span class="cm"> * Return IRQ_NONE if it was not our interrupt, IRQ_HANDLED - otherwise</span>
<span class="cm"> *</span>
<span class="cm"> * It reads ISR register to know interrupt reasons, and proceed them one by one.</span>
<span class="cm"> * Reasons of interest are:</span>
<span class="cm"> *    RX_DESC - new packet has arrived and RXD fifo holds its descriptor</span>
<span class="cm"> *    RX_FREE - number of free Rx buffers in RXF fifo gets low</span>
<span class="cm"> *    TX_FREE - packet was transmited and RXF fifo holds its descriptor</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">bdx_isr_napi</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">isr</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">isr</span> <span class="o">=</span> <span class="p">(</span><span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regISR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IR_RUN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">isr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">bdx_enable_interrupts</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>	<span class="cm">/* Not our interrupt */</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="n">IR_EXTRA</span><span class="p">)</span>
		<span class="n">bdx_isr_extra</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">isr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IR_RX_DESC_0</span> <span class="o">|</span> <span class="n">IR_TX_FREE_0</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">napi_schedule_prep</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">__napi_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
			<span class="n">RET</span><span class="p">(</span><span class="n">IRQ_HANDLED</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* NOTE: we get here if intr has slipped into window</span>
<span class="cm">			 * between these lines in bdx_poll:</span>
<span class="cm">			 *    bdx_enable_interrupts(priv);</span>
<span class="cm">			 *    return 0;</span>
<span class="cm">			 * currently intrs are disabled (since we read ISR),</span>
<span class="cm">			 * and we have failed to register next poll.</span>
<span class="cm">			 * so we read the regs to trigger chip</span>
<span class="cm">			 * and allow further interupts. */</span>
			<span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regTXF_WPTR_0</span><span class="p">);</span>
			<span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRXD_WPTR_0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">bdx_enable_interrupts</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">(</span><span class="n">IRQ_HANDLED</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">napi_struct</span> <span class="o">*</span><span class="n">napi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">budget</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">napi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">bdx_priv</span><span class="p">,</span> <span class="n">napi</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">work_done</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">bdx_tx_cleanup</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">work_done</span> <span class="o">=</span> <span class="n">bdx_rx_receive</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_fifo0</span><span class="p">,</span> <span class="n">budget</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">work_done</span> <span class="o">&lt;</span> <span class="n">budget</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi_stop</span><span class="o">++</span> <span class="o">&gt;=</span> <span class="mi">30</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;rx poll is done. backing to isr-driven</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* from time to time we exit to let NAPI layer release</span>
<span class="cm">		 * device lock and allow waiting tasks (eg rmmod) to advance) */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi_stop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">napi_complete</span><span class="p">(</span><span class="n">napi</span><span class="p">);</span>
		<span class="n">bdx_enable_interrupts</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">work_done</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bdx_fw_load - loads firmware to NIC</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * Firmware is loaded via TXD fifo, so it must be initialized first.</span>
<span class="cm"> * Firware must be loaded once per NIC not per PCI device provided by NIC (NIC</span>
<span class="cm"> * can have few of them). So all drivers use semaphore register to choose one</span>
<span class="cm"> * that will actually load FW to NIC.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_fw_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">master</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">master</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regINIT_SEMAPHORE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regINIT_STATUS</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">master</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw</span><span class="p">,</span> <span class="s">&quot;tehuti/bdx.bin&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">bdx_tx_push_desc_safe</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">);</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">200</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regINIT_STATUS</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">master</span><span class="p">)</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regINIT_SEMAPHORE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;firmware loading failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EIO</span><span class="p">)</span>
			<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;VPC = 0x%x VIC = 0x%x INIT_STATUS = 0x%x i=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regVPC</span><span class="p">),</span>
			    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regVIC</span><span class="p">),</span>
			    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regINIT_STATUS</span><span class="p">),</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">RET</span><span class="p">(</span><span class="n">rc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%s: firmware loading success</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_restore_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;mac0=%x mac1=%x mac2=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC0_A</span><span class="p">),</span>
	    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC1_A</span><span class="p">),</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC2_A</span><span class="p">));</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC2_A</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC1_A</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC0_A</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;mac0=%x mac1=%x mac2=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC0_A</span><span class="p">),</span>
	    <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC1_A</span><span class="p">),</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC2_A</span><span class="p">));</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* bdx_hw_start - inits registers and starts HW&#39;s Rx and Tx engines</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_hw_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">bdx_link_changed</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* 10G overall max length (vlan, eth&amp;ip header, ip payload, crc) */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regFRM_LENGTH</span><span class="p">,</span> <span class="mi">0</span><span class="n">X3FE0</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regPAUSE_QUANT</span><span class="p">,</span> <span class="mh">0x96</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRX_FIFO_SECTION</span><span class="p">,</span> <span class="mh">0x800010</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regTX_FIFO_SECTION</span><span class="p">,</span> <span class="mh">0xE00010</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRX_FULLNESS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regTX_FULLNESS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regCTRLST</span><span class="p">,</span>
		  <span class="n">regCTRLST_BASE</span> <span class="o">|</span> <span class="n">regCTRLST_RX_ENA</span> <span class="o">|</span> <span class="n">regCTRLST_TX_ENA</span><span class="p">);</span>

	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regVGLB</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regMAX_FRAME_A</span><span class="p">,</span>
		  <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span> <span class="o">&amp;</span> <span class="n">MAX_FRAME_AB_VAL</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;RDINTCM=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span><span class="p">);</span>	<span class="cm">/*NOTE: test script uses this */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRDINTCM0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRDINTCM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/*cpu_to_le32(rcm.val)); */</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;TDINTCM=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span><span class="p">);</span>	<span class="cm">/*NOTE: test script uses this */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regTDINTCM0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span><span class="p">);</span>	<span class="cm">/* old val = 0x300064 */</span>

	<span class="cm">/* Enable timer interrupt once in 2 secs. */</span>
	<span class="cm">/*WRITE_REG(priv, regGTMR0, ((GTMR_SEC * 2) &amp; GTMR_DATA)); */</span>
	<span class="n">bdx_restore_mac</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>

	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regGMAC_RXF_A</span><span class="p">,</span> <span class="n">GMAC_RX_FILTER_OSEN</span> <span class="o">|</span>
		  <span class="n">GMAC_RX_FILTER_AM</span> <span class="o">|</span> <span class="n">GMAC_RX_FILTER_AB</span><span class="p">);</span>

<span class="cp">#define BDX_IRQ_TYPE	((priv-&gt;nic-&gt;irq_type == IRQ_MSI) ? 0 : IRQF_SHARED)</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">bdx_isr_napi</span><span class="p">,</span> <span class="n">BDX_IRQ_TYPE</span><span class="p">,</span>
			 <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="n">bdx_enable_interrupts</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

<span class="nl">err_irq:</span>
	<span class="n">RET</span><span class="p">(</span><span class="n">rc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_hw_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">bdx_disable_interrupts</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">netif_carrier_off</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_hw_reset_direct</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">ENTER</span><span class="p">;</span>

	<span class="cm">/* reset sequences: read, write 1, read, write 0 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">regCLKPLL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">val</span> <span class="o">|</span> <span class="n">CLKPLL_SFTRST</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">regCLKPLL</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">regCLKPLL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CLKPLL_SFTRST</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">regCLKPLL</span><span class="p">);</span>

	<span class="cm">/* check that the PLLs are locked and reset ended */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">70</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">))</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">regCLKPLL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CLKPLL_LKD</span><span class="p">)</span> <span class="o">==</span> <span class="n">CLKPLL_LKD</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* do any PCI-E read transaction */</span>
			<span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">regRXD_CFG0_0</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;HW reset failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* failure */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_hw_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">ENTER</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* reset sequences: read, write 1, read, write 0 */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regCLKPLL</span><span class="p">);</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regCLKPLL</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">CLKPLL_SFTRST</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regCLKPLL</span><span class="p">);</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regCLKPLL</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CLKPLL_SFTRST</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* check that the PLLs are locked and reset ended */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">70</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">))</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regCLKPLL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CLKPLL_LKD</span><span class="p">)</span> <span class="o">==</span> <span class="n">CLKPLL_LKD</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* do any PCI-E read transaction */</span>
			<span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRXD_CFG0_0</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;HW reset failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* failure */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_sw_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="cm">/* 1. load MAC (obsolete) */</span>
	<span class="cm">/* 2. disable Rx (and Tx) */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regGMAC_RXF_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="cm">/* 3. disable port */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regDIS_PORT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* 4. disable queue */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regDIS_QU</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* 5. wait until hw is disabled */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">50</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRST_PORT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">50</span><span class="p">)</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;SW reset timeout. continuing anyway</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* 6. disable intrs */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRDINTCM0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regTDINTCM0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regIMR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regISR</span><span class="p">);</span>

	<span class="cm">/* 7. reset queue */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRST_QU</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* 8. reset port */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRST_PORT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* 9. zero all read and write pointers */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">regTXD_WPTR_0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">regTXF_RPTR_3</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%x = %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">regTXD_WPTR_0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">regTXF_RPTR_3</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* 10. unseet port disable */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regDIS_PORT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* 11. unset queue disable */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regDIS_QU</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* 12. unset queue reset */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRST_QU</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* 13. unset port reset */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRST_PORT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* 14. enable Rx */</span>
	<span class="cm">/* skiped. will be done later */</span>
	<span class="cm">/* 15. save MAC (obsolete) */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">regTXD_WPTR_0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">regTXF_RPTR_3</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%x = %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* bdx_reset - performs right type of reset depending on hw type */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">RET</span><span class="p">((</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x3009</span><span class="p">)</span>
	    <span class="o">?</span> <span class="n">bdx_hw_reset</span><span class="p">(</span><span class="n">priv</span><span class="p">)</span>
	    <span class="o">:</span> <span class="n">bdx_sw_reset</span><span class="p">(</span><span class="n">priv</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * bdx_close - Disables a network interface</span>
<span class="cm"> * @netdev: network interface device structure</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0, this is not allowed to fail</span>
<span class="cm"> *</span>
<span class="cm"> * The close entry point is called when an interface is de-activated</span>
<span class="cm"> * by the OS.  The hardware is still under the drivers control, but</span>
<span class="cm"> * needs to be disabled.  A global MAC reset is issued to stop the</span>
<span class="cm"> * hardware, and all transmit and receive resources are freed.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">napi_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>

	<span class="n">bdx_reset</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">bdx_hw_stop</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">bdx_rx_free</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">bdx_tx_free</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * bdx_open - Called when a network interface is made active</span>
<span class="cm"> * @netdev: network interface device structure</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, negative value on failure</span>
<span class="cm"> *</span>
<span class="cm"> * The open entry point is called when a network interface is made</span>
<span class="cm"> * active by the system (IFF_UP).  At this point all resources needed</span>
<span class="cm"> * for transmit and receive operations are allocated, the interrupt</span>
<span class="cm"> * handler is registered with the OS, the watchdog timer is started,</span>
<span class="cm"> * and the stack is notified that the interface is ready.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">bdx_reset</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span>
		<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rc</span> <span class="o">=</span> <span class="n">bdx_tx_init</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rc</span> <span class="o">=</span> <span class="n">bdx_rx_init</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rc</span> <span class="o">=</span> <span class="n">bdx_fw_load</span><span class="p">(</span><span class="n">priv</span><span class="p">)))</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">bdx_rx_alloc_skbs</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">bdx_hw_start</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">napi_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>

	<span class="n">print_fw_id</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">nic</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

<span class="nl">err:</span>
	<span class="n">bdx_close</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">(</span><span class="n">rc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_range_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="p">(</span><span class="n">BDX_REGS_SIZE</span> <span class="o">/</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">port_num</span><span class="p">))</span> <span class="o">?</span>
		<span class="o">-</span><span class="n">EINVAL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_ioctl_priv</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ifreq</span> <span class="o">*</span><span class="n">ifr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;jiffies=%ld cmd=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">jiffies</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">SIOCDEVPRIVATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">error</span> <span class="o">=</span> <span class="n">copy_from_user</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ifr</span><span class="o">-&gt;</span><span class="n">ifr_data</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">error</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;can&#39;t copy from user</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">EFAULT</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%d 0x%x 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">capable</span><span class="p">(</span><span class="n">CAP_SYS_RAWIO</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>

	<span class="k">case</span> <span class="n">BDX_OP_READ</span>:
		<span class="n">error</span> <span class="o">=</span> <span class="n">bdx_range_check</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">error</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">error</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;read_reg(0x%x)=0x%x (dec %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		    <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">error</span> <span class="o">=</span> <span class="n">copy_to_user</span><span class="p">(</span><span class="n">ifr</span><span class="o">-&gt;</span><span class="n">ifr_data</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">error</span><span class="p">)</span>
			<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">EFAULT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">BDX_OP_WRITE</span>:
		<span class="n">error</span> <span class="o">=</span> <span class="n">bdx_range_check</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">error</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">error</span><span class="p">;</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;write_reg(0x%x, 0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ifreq</span> <span class="o">*</span><span class="n">ifr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">&gt;=</span> <span class="n">SIOCDEVPRIVATE</span> <span class="o">&amp;&amp;</span> <span class="n">cmd</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">SIOCDEVPRIVATE</span> <span class="o">+</span> <span class="mi">15</span><span class="p">))</span>
		<span class="n">RET</span><span class="p">(</span><span class="n">bdx_ioctl_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">ifr</span><span class="p">,</span> <span class="n">cmd</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * __bdx_vlan_rx_vid - private helper for adding/killing VLAN vid</span>
<span class="cm"> *                     by passing VLAN filter table to hardware</span>
<span class="cm"> * @ndev network device</span>
<span class="cm"> * @vid  VLAN vid</span>
<span class="cm"> * @op   add or kill operation</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__bdx_vlan_rx_vid</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">vid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">bit</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">DBG2</span><span class="p">(</span><span class="s">&quot;vid=%d value=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">vid</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">vid</span> <span class="o">&gt;=</span> <span class="mi">4096</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;invalid VID: %u (&gt; 4096)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vid</span><span class="p">);</span>
		<span class="n">RET</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">regVLAN_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">vid</span> <span class="o">/</span> <span class="mi">32</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vid</span> <span class="o">%</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">DBG2</span><span class="p">(</span><span class="s">&quot;reg=%x, val=%x, bit=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">bit</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>
	<span class="n">DBG2</span><span class="p">(</span><span class="s">&quot;new val %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_vlan_rx_add_vid - kernel hook for adding VLAN vid to hw filtering table</span>
<span class="cm"> * @ndev network device</span>
<span class="cm"> * @vid  VLAN vid to add</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_vlan_rx_add_vid</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">vid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__bdx_vlan_rx_vid</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">vid</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_vlan_rx_kill_vid - kernel hook for killing VLAN vid in hw filtering table</span>
<span class="cm"> * @ndev network device</span>
<span class="cm"> * @vid  VLAN vid to kill</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_vlan_rx_kill_vid</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">vid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__bdx_vlan_rx_vid</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">vid</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * bdx_change_mtu - Change the Maximum Transfer Unit</span>
<span class="cm"> * @netdev: network interface device structure</span>
<span class="cm"> * @new_mtu: new value for maximum frame size</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, negative on failure</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_change_mtu</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">new_mtu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_mtu</span> <span class="o">==</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span><span class="p">)</span>
		<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* enforce minimum frame size */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">new_mtu</span> <span class="o">&lt;</span> <span class="n">ETH_ZLEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;mtu %d is less then minimal %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">new_mtu</span><span class="p">,</span> <span class="n">ETH_ZLEN</span><span class="p">);</span>
		<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">=</span> <span class="n">new_mtu</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">bdx_close</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="n">bdx_open</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_setmulti</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">u32</span> <span class="n">rxf_val</span> <span class="o">=</span>
	    <span class="n">GMAC_RX_FILTER_AM</span> <span class="o">|</span> <span class="n">GMAC_RX_FILTER_AB</span> <span class="o">|</span> <span class="n">GMAC_RX_FILTER_OSEN</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="cm">/* IMF - imperfect (hash) rx multicat filter */</span>
	<span class="cm">/* PMF - perfect rx multicat filter */</span>

	<span class="cm">/* FIXME: RXE(OFF) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_PROMISC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rxf_val</span> <span class="o">|=</span> <span class="n">GMAC_RX_FILTER_PRM</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_ALLMULTI</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set IMF to accept all multicast frmaes */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAC_MCST_HASH_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRX_MCST_HASH0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netdev_mc_empty</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">hash</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">netdev_hw_addr</span> <span class="o">*</span><span class="n">ha</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

		<span class="cm">/* set IMF to deny all multicast frames */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAC_MCST_HASH_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRX_MCST_HASH0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="cm">/* set PMF to deny all multicast frames */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAC_MCST_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRX_MAC_MCST0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRX_MAC_MCST1</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* use PMF to accept first MAC_MCST_NUM (15) addresses */</span>
		<span class="cm">/* TBD: sort addresses and write them in ascending order</span>
<span class="cm">		 * into RX_MAC_MCST regs. we skip this phase now and accept ALL</span>
<span class="cm">		 * multicast frames throu IMF */</span>
		<span class="cm">/* accept the rest of addresses throu IMF */</span>
		<span class="n">netdev_for_each_mc_addr</span><span class="p">(</span><span class="n">ha</span><span class="p">,</span> <span class="n">ndev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hash</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ETH_ALEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">hash</span> <span class="o">^=</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">regRX_MCST_HASH0</span> <span class="o">+</span> <span class="p">((</span><span class="n">hash</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="n">val</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hash</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
			<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;only own mac %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">ndev</span><span class="p">));</span>
		<span class="n">rxf_val</span> <span class="o">|=</span> <span class="n">GMAC_RX_FILTER_AB</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regGMAC_RXF_A</span><span class="p">,</span> <span class="n">rxf_val</span><span class="p">);</span>
	<span class="cm">/* enable RX */</span>
	<span class="cm">/* FIXME: RXE(ON) */</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_set_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sockaddr</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	   if (netif_running(dev))</span>
<span class="cm">	   return -EBUSY</span>
<span class="cm">	 */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="n">addr</span><span class="o">-&gt;</span><span class="n">sa_data</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">addr_len</span><span class="p">);</span>
	<span class="n">bdx_restore_mac</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_read_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">macAddress</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">ENTER</span><span class="p">;</span>

	<span class="n">macAddress</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC0_A</span><span class="p">);</span>
	<span class="n">macAddress</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC0_A</span><span class="p">);</span>
	<span class="n">macAddress</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC1_A</span><span class="p">);</span>
	<span class="n">macAddress</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC1_A</span><span class="p">);</span>
	<span class="n">macAddress</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC2_A</span><span class="p">);</span>
	<span class="n">macAddress</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regUNC_MAC2_A</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">macAddress</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">macAddress</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">bdx_read_l2stat</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*Do the statistics-update work*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_update_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">hw_stats</span><span class="p">;</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">stats_vector</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span> <span class="n">stats</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">addr</span><span class="p">;</span>

	<span class="cm">/*Fill HW structure */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="mh">0x7200</span><span class="p">;</span>
	<span class="cm">/*First 12 statistics - 0x7200 - 0x72B0 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">stats_vector</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">bdx_read_l2stat</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="mh">0x72C0</span><span class="p">);</span>
	<span class="cm">/* 0x72C0-0x72E0 RSRV */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="mh">0x72F0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">stats_vector</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">bdx_read_l2stat</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="mh">0x7330</span><span class="p">);</span>
	<span class="cm">/* 0x7330-0x7360 RSRV */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="mh">0x7370</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">19</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">stats_vector</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">bdx_read_l2stat</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="mh">0x73A0</span><span class="p">);</span>
	<span class="cm">/* 0x73A0-0x73B0 RSRV */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="mh">0x73C0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">23</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">stats_vector</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">bdx_read_l2stat</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="mh">0x7400</span><span class="p">);</span>
	<span class="n">BDX_ASSERT</span><span class="p">((</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_stats</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">))</span> <span class="o">!=</span> <span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">print_rxdd</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxd_desc</span> <span class="o">*</span><span class="n">rxdd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rxd_val1</span><span class="p">,</span> <span class="n">u16</span> <span class="n">len</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">rxd_vlan</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">print_rxfd</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span> <span class="o">*</span><span class="n">rxfd</span><span class="p">);</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *     Rx DB                                                             *</span>
<span class="cm"> *************************************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_rxdb_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">vfree</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="nf">bdx_rxdb_create</span><span class="p">(</span><span class="kt">int</span> <span class="n">nelem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">db</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxdb</span><span class="p">)</span>
		     <span class="o">+</span> <span class="p">(</span><span class="n">nelem</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">))</span>
		     <span class="o">+</span> <span class="p">(</span><span class="n">nelem</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rx_map</span><span class="p">)));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">db</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">db</span><span class="o">-&gt;</span><span class="n">stack</span> <span class="o">=</span> <span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="p">)(</span><span class="n">db</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">db</span><span class="o">-&gt;</span><span class="n">elems</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">stack</span> <span class="o">+</span> <span class="n">nelem</span><span class="p">);</span>
		<span class="n">db</span><span class="o">-&gt;</span><span class="n">nelem</span> <span class="o">=</span> <span class="n">nelem</span><span class="p">;</span>
		<span class="n">db</span><span class="o">-&gt;</span><span class="n">top</span> <span class="o">=</span> <span class="n">nelem</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nelem</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">db</span><span class="o">-&gt;</span><span class="n">stack</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nelem</span> <span class="o">-</span> <span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* to make first allocs</span>
<span class="cm">							   close to db struct*/</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">db</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bdx_rxdb_alloc_elem</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">top</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">stack</span><span class="p">[</span><span class="o">--</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">top</span><span class="p">)];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">bdx_rxdb_addr_elem</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BDX_ASSERT</span><span class="p">((</span><span class="n">n</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">n</span> <span class="o">&gt;=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">nelem</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">elems</span> <span class="o">+</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bdx_rxdb_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">top</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bdx_rxdb_free_elem</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BDX_ASSERT</span><span class="p">((</span><span class="n">n</span> <span class="o">&gt;=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">nelem</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">db</span><span class="o">-&gt;</span><span class="n">stack</span><span class="p">[(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">top</span><span class="p">)</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *     Rx Init                                                           *</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* bdx_rx_init - initialize RX all related HW and SW resources</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, negative value on failure</span>
<span class="cm"> *</span>
<span class="cm"> * It creates rxf and rxd fifos, update relevant HW registers, preallocate</span>
<span class="cm"> * skb for rx. It assumes that Rx is desabled in HW</span>
<span class="cm"> * funcs are grouped for better cache usage</span>
<span class="cm"> *</span>
<span class="cm"> * RxD fifo is smaller than RxF fifo by design. Upon high load, RxD will be</span>
<span class="cm"> * filled and packets will be dropped by nic without getting into host or</span>
<span class="cm"> * cousing interrupt. Anyway, in that condition, host has no chance to process</span>
<span class="cm"> * all packets, but dropping in nic is cheaper, since it takes 0 cpu cycles</span>
<span class="cm"> */</span>

<span class="cm">/* TBD: ensure proper packet size */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_rx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bdx_fifo_init</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_size</span><span class="p">,</span>
			  <span class="n">regRXD_CFG0_0</span><span class="p">,</span> <span class="n">regRXD_CFG1_0</span><span class="p">,</span>
			  <span class="n">regRXD_RPTR_0</span><span class="p">,</span> <span class="n">regRXD_WPTR_0</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_mem</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bdx_fifo_init</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_size</span><span class="p">,</span>
			  <span class="n">regRXF_CFG0_0</span><span class="p">,</span> <span class="n">regRXF_CFG1_0</span><span class="p">,</span>
			  <span class="n">regRXF_RPTR_0</span><span class="p">,</span> <span class="n">regRXF_WPTR_0</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_mem</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span> <span class="o">=</span> <span class="n">bdx_rxdb_create</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span> <span class="o">/</span>
				     <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_mem</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">+</span> <span class="n">VLAN_ETH_HLEN</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_mem:</span>
	<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Rx init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bdx_rx_free_skbs - frees and unmaps all skbs allocated for the fifo</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * @f - RXF fifo</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_rx_free_skbs</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rxf_fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rx_map</span> <span class="o">*</span><span class="n">dm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;total=%d free=%d busy=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">nelem</span><span class="p">,</span> <span class="n">bdx_rxdb_available</span><span class="p">(</span><span class="n">db</span><span class="p">),</span>
	    <span class="n">db</span><span class="o">-&gt;</span><span class="n">nelem</span> <span class="o">-</span> <span class="n">bdx_rxdb_available</span><span class="p">(</span><span class="n">db</span><span class="p">));</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">bdx_rxdb_available</span><span class="p">(</span><span class="n">db</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">bdx_rxdb_alloc_elem</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
		<span class="n">dm</span> <span class="o">=</span> <span class="n">bdx_rxdb_addr_elem</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">nelem</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dm</span> <span class="o">=</span> <span class="n">bdx_rxdb_addr_elem</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_unmap_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
					 <span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span><span class="p">,</span>
					 <span class="n">PCI_DMA_FROMDEVICE</span><span class="p">);</span>
			<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">dm</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* bdx_rx_free - release all Rx resources</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * It assumes that Rx is desabled in HW</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_rx_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bdx_rx_free_skbs</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">);</span>
		<span class="n">bdx_rxdb_destroy</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">bdx_fifo_free</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">);</span>
	<span class="n">bdx_fifo_free</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *     Rx Engine                                                         *</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* bdx_rx_alloc_skbs - fill rxf fifo with new skbs</span>
<span class="cm"> * @priv - nic&#39;s private structure</span>
<span class="cm"> * @f - RXF fifo that needs skbs</span>
<span class="cm"> * It allocates skbs, build rxf descs and push it (rxf descr) into rxf fifo.</span>
<span class="cm"> * skb&#39;s virtual and physical addresses are stored in skb db.</span>
<span class="cm"> * To calculate free space, func uses cached values of RPTR and WPTR</span>
<span class="cm"> * When needed, it also updates RPTR and WPTR.</span>
<span class="cm"> */</span>

<span class="cm">/* TBD: do not update WPTR if no desc were written */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_rx_alloc_skbs</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rxf_fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxf_desc</span> <span class="o">*</span><span class="n">rxfd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rx_map</span> <span class="o">*</span><span class="n">dm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dno</span><span class="p">,</span> <span class="n">delta</span><span class="p">,</span> <span class="n">idx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">dno</span> <span class="o">=</span> <span class="n">bdx_rxdb_available</span><span class="p">(</span><span class="n">db</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dno</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">skb</span> <span class="o">=</span> <span class="n">netdev_alloc_skb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span> <span class="o">+</span> <span class="n">NET_IP_ALIGN</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;NO MEM: netdev_alloc_skb failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">skb_reserve</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">NET_IP_ALIGN</span><span class="p">);</span>

		<span class="n">idx</span> <span class="o">=</span> <span class="n">bdx_rxdb_alloc_elem</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
		<span class="n">dm</span> <span class="o">=</span> <span class="n">bdx_rxdb_addr_elem</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span> <span class="o">=</span> <span class="n">pci_map_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
					 <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span><span class="p">,</span>
					 <span class="n">PCI_DMA_FROMDEVICE</span><span class="p">);</span>
		<span class="n">dm</span><span class="o">-&gt;</span><span class="n">skb</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
		<span class="n">rxfd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span> <span class="o">*</span><span class="p">)(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">);</span>
		<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="mh">0x10003</span><span class="p">);</span>	<span class="cm">/* INFO=1 BC=3 */</span>
		<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">va_lo</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
		<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">pa_lo</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">L32_64</span><span class="p">(</span><span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">));</span>
		<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">pa_hi</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">H32_64</span><span class="p">(</span><span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">));</span>
		<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span><span class="p">);</span>
		<span class="n">print_rxfd</span><span class="p">(</span><span class="n">rxfd</span><span class="p">);</span>

		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">);</span>
		<span class="n">delta</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">delta</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">delta</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">,</span> <span class="n">delta</span><span class="p">);</span>
				<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;wrapped descriptor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">dno</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*TBD: to do - delayed rxf wptr like in txd */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">NETIF_RX_MUX</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rxd_val1</span><span class="p">,</span> <span class="n">u16</span> <span class="n">rxd_vlan</span><span class="p">,</span>
	     <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;rxdd-&gt;flags.bits.vtag=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">GET_RXD_VTAG</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">GET_RXD_VTAG</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%s: vlan rcv vlan &#39;%x&#39; vtag &#39;%x&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
		    <span class="n">GET_RXD_VLAN_ID</span><span class="p">(</span><span class="n">rxd_vlan</span><span class="p">),</span>
		    <span class="n">GET_RXD_VTAG</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">));</span>
		<span class="n">__vlan_hwaccel_put_tag</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">GET_RXD_VLAN_TCI</span><span class="p">(</span><span class="n">rxd_vlan</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_recycle_skb</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rxd_desc</span> <span class="o">*</span><span class="n">rxdd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rxf_desc</span> <span class="o">*</span><span class="n">rxfd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rx_map</span> <span class="o">*</span><span class="n">dm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxf_fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">delta</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;priv=%p rxdd=%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="p">,</span> <span class="n">rxdd</span><span class="p">);</span>
	<span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">;</span>
	<span class="n">db</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;db=%p f=%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">db</span><span class="p">,</span> <span class="n">f</span><span class="p">);</span>
	<span class="n">dm</span> <span class="o">=</span> <span class="n">bdx_rxdb_addr_elem</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">va_lo</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;dm=%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dm</span><span class="p">);</span>
	<span class="n">skb</span> <span class="o">=</span> <span class="n">dm</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">;</span>
	<span class="n">rxfd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span> <span class="o">*</span><span class="p">)(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">);</span>
	<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="mh">0x10003</span><span class="p">);</span>	<span class="cm">/* INFO=1 BC=3 */</span>
	<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">va_lo</span> <span class="o">=</span> <span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">va_lo</span><span class="p">;</span>
	<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">pa_lo</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">L32_64</span><span class="p">(</span><span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">));</span>
	<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">pa_hi</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">H32_64</span><span class="p">(</span><span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">));</span>
	<span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span><span class="p">);</span>
	<span class="n">print_rxfd</span><span class="p">(</span><span class="n">rxfd</span><span class="p">);</span>

	<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">);</span>
	<span class="n">delta</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">delta</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">delta</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">,</span> <span class="n">delta</span><span class="p">);</span>
			<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;wrapped descriptor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* bdx_rx_receive - receives full packets from RXD fifo and pass them to OS</span>
<span class="cm"> * NOTE: a special treatment is given to non-continuous descriptors</span>
<span class="cm"> * that start near the end, wraps around and continue at the beginning. a second</span>
<span class="cm"> * part is copied right after the first, and then descriptor is interpreted as</span>
<span class="cm"> * normal. fifo has an extra space to allow such operations</span>
<span class="cm"> * @priv - nic&#39;s private structure</span>
<span class="cm"> * @f - RXF fifo that needs skbs</span>
<span class="cm"> */</span>

<span class="cm">/* TBD: replace memcpy func call by explicite inline asm */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_rx_receive</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rxd_fifo</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span> <span class="kt">int</span> <span class="n">budget</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="o">*</span><span class="n">skb2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxd_desc</span> <span class="o">*</span><span class="n">rxdd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rx_map</span> <span class="o">*</span><span class="n">dm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxf_fifo</span> <span class="o">*</span><span class="n">rxf_fifo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tmp_len</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_done</span> <span class="o">=</span> <span class="n">BDX_MAX_RX_DONE</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rxdb</span> <span class="o">*</span><span class="n">db</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="cm">/* Unmarshalled descriptor - copy of descriptor in host order */</span>
	<span class="n">u32</span> <span class="n">rxd_val1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rxd_vlan</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">max_done</span> <span class="o">=</span> <span class="n">budget</span><span class="p">;</span>

	<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">;</span>

	<span class="n">size</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span> <span class="o">+</span> <span class="n">size</span><span class="p">;</span>	<span class="cm">/* size is negative :-) */</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">rxdd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rxd_desc</span> <span class="o">*</span><span class="p">)(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span><span class="p">);</span>
		<span class="n">rxd_val1</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">rxd_val1</span><span class="p">);</span>

		<span class="n">len</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP16</span><span class="p">(</span><span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

		<span class="n">rxd_vlan</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP16</span><span class="p">(</span><span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">rxd_vlan</span><span class="p">);</span>

		<span class="n">print_rxdd</span><span class="p">(</span><span class="n">rxdd</span><span class="p">,</span> <span class="n">rxd_val1</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">rxd_vlan</span><span class="p">);</span>

		<span class="n">tmp_len</span> <span class="o">=</span> <span class="n">GET_RXD_BC</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">tmp_len</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">size</span> <span class="o">-=</span> <span class="n">tmp_len</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>	<span class="cm">/* test for partially arrived descriptor */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">+=</span> <span class="n">tmp_len</span><span class="p">;</span>

		<span class="n">tmp_len</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">tmp_len</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">tmp_len</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmp_len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;wrapped desc rptr=%d tmp_len=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				    <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span><span class="p">,</span> <span class="n">tmp_len</span><span class="p">);</span>
				<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span><span class="p">,</span> <span class="n">tmp_len</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">GET_RXD_ERR</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;rxd_err = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">GET_RXD_ERR</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">));</span>
			<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
			<span class="n">bdx_recycle_skb</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">rxdd</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">rxf_fifo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">;</span>
		<span class="n">db</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxdb</span><span class="p">;</span>
		<span class="n">dm</span> <span class="o">=</span> <span class="n">bdx_rxdb_addr_elem</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">va_lo</span><span class="p">);</span>
		<span class="n">skb</span> <span class="o">=</span> <span class="n">dm</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="n">BDX_COPYBREAK</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">skb2</span> <span class="o">=</span> <span class="n">netdev_alloc_skb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="n">len</span> <span class="o">+</span> <span class="n">NET_IP_ALIGN</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">skb_reserve</span><span class="p">(</span><span class="n">skb2</span><span class="p">,</span> <span class="n">NET_IP_ALIGN</span><span class="p">);</span>
			<span class="cm">/*skb_put(skb2, len); */</span>
			<span class="n">pci_dma_sync_single_for_cpu</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
						    <span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">,</span> <span class="n">rxf_fifo</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span><span class="p">,</span>
						    <span class="n">PCI_DMA_FROMDEVICE</span><span class="p">);</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">skb2</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
			<span class="n">bdx_recycle_skb</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">rxdd</span><span class="p">);</span>
			<span class="n">skb</span> <span class="o">=</span> <span class="n">skb2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pci_unmap_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
					 <span class="n">dm</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">,</span> <span class="n">rxf_fifo</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">pktsz</span><span class="p">,</span>
					 <span class="n">PCI_DMA_FROMDEVICE</span><span class="p">);</span>
			<span class="n">bdx_rxdb_free_elem</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">va_lo</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">len</span><span class="p">;</span>

		<span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="n">skb</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">=</span> <span class="n">eth_type_trans</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>

		<span class="cm">/* Non-IP packets aren&#39;t checksum-offloaded */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GET_RXD_PKT_ID</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">skb_checksum_none_assert</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">=</span> <span class="n">CHECKSUM_UNNECESSARY</span><span class="p">;</span>

		<span class="n">NETIF_RX_MUX</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">rxd_val1</span><span class="p">,</span> <span class="n">rxd_vlan</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">done</span> <span class="o">&gt;=</span> <span class="n">max_done</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_packets</span> <span class="o">+=</span> <span class="n">done</span><span class="p">;</span>

	<span class="cm">/* FIXME: do smth to minimize pci accesses    */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_RPTR</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>

	<span class="n">bdx_rx_alloc_skbs</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_fifo0</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">(</span><span class="n">done</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> * Debug / Temprorary Code                                               *</span>
<span class="cm"> *************************************************************************/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_rxdd</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxd_desc</span> <span class="o">*</span><span class="n">rxdd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rxd_val1</span><span class="p">,</span> <span class="n">u16</span> <span class="n">len</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">rxd_vlan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;ERROR: rxdd bc %d rxfq %d to %d type %d err %d rxp %d pkt_id %d vtag %d len %d vlan_id %d cfi %d prio %d va_lo %d va_hi %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">GET_RXD_BC</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span> <span class="n">GET_RXD_RXFQ</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span> <span class="n">GET_RXD_TO</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span>
	    <span class="n">GET_RXD_TYPE</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span> <span class="n">GET_RXD_ERR</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span>
	    <span class="n">GET_RXD_RXP</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span> <span class="n">GET_RXD_PKT_ID</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span>
	    <span class="n">GET_RXD_VTAG</span><span class="p">(</span><span class="n">rxd_val1</span><span class="p">),</span> <span class="n">len</span><span class="p">,</span> <span class="n">GET_RXD_VLAN_ID</span><span class="p">(</span><span class="n">rxd_vlan</span><span class="p">),</span>
	    <span class="n">GET_RXD_CFI</span><span class="p">(</span><span class="n">rxd_vlan</span><span class="p">),</span> <span class="n">GET_RXD_PRIO</span><span class="p">(</span><span class="n">rxd_vlan</span><span class="p">),</span> <span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">va_lo</span><span class="p">,</span>
	    <span class="n">rxdd</span><span class="o">-&gt;</span><span class="n">va_hi</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_rxfd</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span> <span class="o">*</span><span class="n">rxfd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== RxF desc CHIP ORDER/ENDIANNESS =============</span><span class="se">\n</span><span class="s">&quot;</span>
	    <span class="s">&quot;info 0x%x va_lo %u pa_lo 0x%x pa_hi 0x%x len 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">,</span> <span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">va_lo</span><span class="p">,</span> <span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">pa_lo</span><span class="p">,</span> <span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">pa_hi</span><span class="p">,</span> <span class="n">rxfd</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * TX HW/SW interaction overview</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * There are 2 types of TX communication channels between driver and NIC.</span>
<span class="cm"> * 1) TX Free Fifo - TXF - holds ack descriptors for sent packets</span>
<span class="cm"> * 2) TX Data Fifo - TXD - holds descriptors of full buffers.</span>
<span class="cm"> *</span>
<span class="cm"> * Currently NIC supports TSO, checksuming and gather DMA</span>
<span class="cm"> * UFO and IP fragmentation is on the way</span>
<span class="cm"> *</span>
<span class="cm"> * RX SW Data Structures</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * txdb - used to keep track of all skbs owned by SW and their dma addresses.</span>
<span class="cm"> * For TX case, ownership lasts from geting packet via hard_xmit and until HW</span>
<span class="cm"> * acknowledges sent by TXF descriptors.</span>
<span class="cm"> * Implemented as cyclic buffer.</span>
<span class="cm"> * fifo - keeps info about fifo&#39;s size and location, relevant HW registers,</span>
<span class="cm"> * usage and skb db. Each RXD and RXF Fifo has its own fifo structure.</span>
<span class="cm"> * Implemented as simple struct.</span>
<span class="cm"> *</span>
<span class="cm"> * TX SW Execution Flow</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> * OS calls driver&#39;s hard_xmit method with packet to sent.</span>
<span class="cm"> * Driver creates DMA mappings, builds TXD descriptors and kicks HW</span>
<span class="cm"> * by updating TXD WPTR.</span>
<span class="cm"> * When packet is sent, HW write us TXF descriptor and SW frees original skb.</span>
<span class="cm"> * To prevent TXD fifo overflow without reading HW registers every time,</span>
<span class="cm"> * SW deploys &quot;tx level&quot; technique.</span>
<span class="cm"> * Upon strart up, tx level is initialized to TXD fifo length.</span>
<span class="cm"> * For every sent packet, SW gets its TXD descriptor sizei</span>
<span class="cm"> * (from precalculated array) and substructs it from tx level.</span>
<span class="cm"> * The size is also stored in txdb. When TXF ack arrives, SW fetch size of</span>
<span class="cm"> * original TXD descriptor from txdb and adds it to tx level.</span>
<span class="cm"> * When Tx level drops under some predefined treshhold, the driver</span>
<span class="cm"> * stops the TX queue. When TX level rises above that level,</span>
<span class="cm"> * the tx queue is enabled again.</span>
<span class="cm"> *</span>
<span class="cm"> * This technique avoids eccessive reading of RPTR and WPTR registers.</span>
<span class="cm"> * As our benchmarks shows, it adds 1.5 Gbit/sec to NIS&#39;s throuput.</span>
<span class="cm"> */</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *     Tx DB                                                             *</span>
<span class="cm"> *************************************************************************/</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bdx_tx_db_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">taken</span> <span class="o">=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">-</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">taken</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">taken</span> <span class="o">=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">taken</span><span class="p">;</span>	<span class="cm">/* (size + 1) equals memsz */</span>

	<span class="k">return</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="n">taken</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* __bdx_tx_ptr_next - helper function, increment read/write pointer + wrap</span>
<span class="cm"> * @d   - tx data base</span>
<span class="cm"> * @ptr - read or write pointer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__bdx_tx_db_ptr_next</span><span class="p">(</span><span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tx_map</span> <span class="o">**</span><span class="n">pptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">db</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">pptr</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>	<span class="cm">/* sanity */</span>

	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="o">*</span><span class="n">pptr</span> <span class="o">!=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">&amp;&amp;</span>	<span class="cm">/* expect either read */</span>
		   <span class="o">*</span><span class="n">pptr</span> <span class="o">!=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>	<span class="cm">/* or write pointer */</span>

	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="o">*</span><span class="n">pptr</span> <span class="o">&lt;</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">||</span>	<span class="cm">/* pointer has to be */</span>
		   <span class="o">*</span><span class="n">pptr</span> <span class="o">&gt;=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">);</span>	<span class="cm">/* in range */</span>

	<span class="o">++*</span><span class="n">pptr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">*</span><span class="n">pptr</span> <span class="o">==</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">))</span>
		<span class="o">*</span><span class="n">pptr</span> <span class="o">=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_db_inc_rptr - increment read pointer</span>
<span class="cm"> * @d   - tx data base</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bdx_tx_db_inc_rptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">==</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>	<span class="cm">/* can&#39;t read from empty db */</span>
	<span class="n">__bdx_tx_db_ptr_next</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_db_inc_rptr - increment write pointer</span>
<span class="cm"> * @d   - tx data base</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bdx_tx_db_inc_wptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__bdx_tx_db_ptr_next</span><span class="p">(</span><span class="n">db</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">==</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>	<span class="cm">/* we can not get empty db as</span>
<span class="cm">						   a result of write */</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_db_init - creates and initializes tx db</span>
<span class="cm"> * @d       - tx data base</span>
<span class="cm"> * @sz_type - size of tx fifo</span>
<span class="cm"> * Returns 0 on success, error code otherwise</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_tx_db_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sz_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">memsz</span> <span class="o">=</span> <span class="n">FIFO_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">sz_type</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">memsz</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * In order to differentiate between db is empty and db is full</span>
<span class="cm">	 * states at least one element should always be empty in order to</span>
<span class="cm">	 * avoid rptr == wptr which means db is empty</span>
<span class="cm">	 */</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">memsz</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tx_map</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">end</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">+</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* just after last element */</span>

	<span class="cm">/* all dbs are created equally empty */</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_db_close - closes tx db and frees all memory</span>
<span class="cm"> * @d - tx data base</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_tx_db_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">d</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">vfree</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">);</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*************************************************************************</span>
<span class="cm"> *     Tx Engine                                                         *</span>
<span class="cm"> *************************************************************************/</span>

<span class="cm">/* sizes of tx desc (including padding if needed) as function</span>
<span class="cm"> * of skb&#39;s frag number */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">bytes</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">qwords</span><span class="p">;</span>		<span class="cm">/* qword = 64 bit */</span>
<span class="p">}</span> <span class="n">txd_sizes</span><span class="p">[</span><span class="n">MAX_SKB_FRAGS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>

<span class="cm">/* txdb_map_skb - creates and stores dma mappings for skb&#39;s data blocks</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * @skb  - socket buffer to map</span>
<span class="cm"> *</span>
<span class="cm"> * It makes dma mappings for skb&#39;s data blocks and writes them to PBL of</span>
<span class="cm"> * new tx descriptor. It also stores them in the tx db, so they could be</span>
<span class="cm"> * unmaped after data was sent. It is reponsibility of a caller to make</span>
<span class="cm"> * sure that there is enough space in the tx db. Last element holds pointer</span>
<span class="cm"> * to skb itself and marked with zero length</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">bdx_tx_map_skb</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span>
	       <span class="k">struct</span> <span class="n">txd_desc</span> <span class="o">*</span><span class="n">txdd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txdb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pbl</span> <span class="o">*</span><span class="n">pbl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">txdd</span><span class="o">-&gt;</span><span class="n">pbl</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">nr_frags</span> <span class="o">=</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">skb_headlen</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span> <span class="o">=</span> <span class="n">pci_map_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
					    <span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">PCI_DMA_TODEVICE</span><span class="p">);</span>
	<span class="n">pbl</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
	<span class="n">pbl</span><span class="o">-&gt;</span><span class="n">pa_lo</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">L32_64</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span><span class="p">));</span>
	<span class="n">pbl</span><span class="o">-&gt;</span><span class="n">pa_hi</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">H32_64</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span><span class="p">));</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== pbl   len: 0x%x ================</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pbl</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== pbl pa_lo: 0x%x ================</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pbl</span><span class="o">-&gt;</span><span class="n">pa_lo</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== pbl pa_hi: 0x%x ================</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pbl</span><span class="o">-&gt;</span><span class="n">pa_hi</span><span class="p">);</span>
	<span class="n">bdx_tx_db_inc_wptr</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nr_frags</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">skb_frag_struct</span> <span class="o">*</span><span class="n">frag</span><span class="p">;</span>

		<span class="n">frag</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">frags</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">);</span>
		<span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span> <span class="o">=</span> <span class="n">skb_frag_dma_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">frag</span><span class="p">,</span>
						      <span class="mi">0</span><span class="p">,</span> <span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">),</span>
						      <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

		<span class="n">pbl</span><span class="o">++</span><span class="p">;</span>
		<span class="n">pbl</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
		<span class="n">pbl</span><span class="o">-&gt;</span><span class="n">pa_lo</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">L32_64</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span><span class="p">));</span>
		<span class="n">pbl</span><span class="o">-&gt;</span><span class="n">pa_hi</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">H32_64</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span><span class="p">));</span>
		<span class="n">bdx_tx_db_inc_wptr</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* add skb clean up info. */</span>
	<span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="o">-</span><span class="n">txd_sizes</span><span class="p">[</span><span class="n">nr_frags</span><span class="p">].</span><span class="n">bytes</span><span class="p">;</span>
	<span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">skb</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
	<span class="n">bdx_tx_db_inc_wptr</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* init_txd_sizes - precalculate sizes of descriptors for skbs up to 16 frags</span>
<span class="cm"> * number of frags is used as index to fetch correct descriptors size,</span>
<span class="cm"> * instead of calculating it each time */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_txd_sizes</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">lwords</span><span class="p">;</span>

	<span class="cm">/* 7 - is number of lwords in txd with one phys buffer</span>
<span class="cm">	 * 3 - is number of lwords used for every additional phys buffer */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_SKB_FRAGS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lwords</span> <span class="o">=</span> <span class="mi">7</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lwords</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">lwords</span><span class="o">++</span><span class="p">;</span>	<span class="cm">/* pad it with 1 lword */</span>
		<span class="n">txd_sizes</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">qwords</span> <span class="o">=</span> <span class="n">lwords</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">txd_sizes</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bytes</span> <span class="o">=</span> <span class="n">lwords</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_init - initialize all Tx related stuff.</span>
<span class="cm"> * Namely, TXD and TXF fifos, database etc */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_tx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bdx_fifo_init</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_size</span><span class="p">,</span>
			  <span class="n">regTXD_CFG0_0</span><span class="p">,</span>
			  <span class="n">regTXD_CFG1_0</span><span class="p">,</span> <span class="n">regTXD_RPTR_0</span><span class="p">,</span> <span class="n">regTXD_WPTR_0</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_mem</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bdx_fifo_init</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_size</span><span class="p">,</span>
			  <span class="n">regTXF_CFG0_0</span><span class="p">,</span>
			  <span class="n">regTXF_CFG1_0</span><span class="p">,</span> <span class="n">regTXF_RPTR_0</span><span class="p">,</span> <span class="n">regTXF_WPTR_0</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_mem</span><span class="p">;</span>

	<span class="cm">/* The TX db has to keep mappings for all packets sent (on TxD)</span>
<span class="cm">	 * and not yet reclaimed (on TxF) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bdx_tx_db_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txdb</span><span class="p">,</span> <span class="n">max</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_size</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_size</span><span class="p">)))</span>
		<span class="k">goto</span> <span class="n">err_mem</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">=</span> <span class="n">BDX_MAX_TX_LEVEL</span><span class="p">;</span>
<span class="cp">#ifdef BDX_DELAY_WPTR</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_update_mark</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">-</span> <span class="mi">1024</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_mem:</span>
	<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Tx init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_tx_space - calculates available space in TX fifo</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * Returns available space in TX fifo in bytes</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bdx_tx_space</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">txd_fifo</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fsize</span><span class="p">;</span>

	<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_RPTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">;</span>
	<span class="n">fsize</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsize</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">fsize</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span> <span class="o">+</span> <span class="n">fsize</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">fsize</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_transmit - send packet to NIC</span>
<span class="cm"> * @skb - packet to send</span>
<span class="cm"> * ndev - network device assigned to NIC</span>
<span class="cm"> * Return codes:</span>
<span class="cm"> * o NETDEV_TX_OK everything ok.</span>
<span class="cm"> * o NETDEV_TX_BUSY Cannot transmit packet, try later</span>
<span class="cm"> *   Usually a bug, means queue start/stop flow control is broken in</span>
<span class="cm"> *   the driver. Note: the driver must NOT put the skb in its DMA ring.</span>
<span class="cm"> * o NETDEV_TX_LOCKED Locking failed, please retry quickly.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">netdev_tx_t</span> <span class="nf">bdx_tx_transmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">txd_fifo</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">txd_checksum</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>	<span class="cm">/* full checksum */</span>
	<span class="kt">int</span> <span class="n">txd_lgsnd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">txd_vlan_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">txd_vtag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">txd_mss</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">nr_frags</span> <span class="o">=</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">txd_desc</span> <span class="o">*</span><span class="n">txdd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spin_trylock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_lock</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%s[%s]: TX locked, returning NETDEV_TX_LOCKED</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">BDX_DRV_NAME</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_LOCKED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* build tx descriptor */</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&gt;=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">);</span>	<span class="cm">/* started with valid wptr */</span>
	<span class="n">txdd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">txd_desc</span> <span class="o">*</span><span class="p">)(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">!=</span> <span class="n">CHECKSUM_PARTIAL</span><span class="p">))</span>
		<span class="n">txd_checksum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gso_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">txd_mss</span> <span class="o">=</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gso_size</span><span class="p">;</span>
		<span class="n">txd_lgsnd</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;skb %p skb len %d gso size = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span>
		    <span class="n">txd_mss</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vlan_tx_tag_present</span><span class="p">(</span><span class="n">skb</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*Cut VLAN ID to 12 bits */</span>
		<span class="n">txd_vlan_id</span> <span class="o">=</span> <span class="n">vlan_tx_tag_get</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BITS_MASK</span><span class="p">(</span><span class="mi">12</span><span class="p">);</span>
		<span class="n">txd_vtag</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">txdd</span><span class="o">-&gt;</span><span class="n">length</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP16</span><span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
	<span class="n">txdd</span><span class="o">-&gt;</span><span class="n">mss</span> <span class="o">=</span> <span class="n">CPU_CHIP_SWAP16</span><span class="p">(</span><span class="n">txd_mss</span><span class="p">);</span>
	<span class="n">txdd</span><span class="o">-&gt;</span><span class="n">txd_val1</span> <span class="o">=</span>
	    <span class="n">CPU_CHIP_SWAP32</span><span class="p">(</span><span class="n">TXD_W1_VAL</span>
			    <span class="p">(</span><span class="n">txd_sizes</span><span class="p">[</span><span class="n">nr_frags</span><span class="p">].</span><span class="n">qwords</span><span class="p">,</span> <span class="n">txd_checksum</span><span class="p">,</span> <span class="n">txd_vtag</span><span class="p">,</span>
			     <span class="n">txd_lgsnd</span><span class="p">,</span> <span class="n">txd_vlan_id</span><span class="p">));</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== TxD desc =====================</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== w1: 0x%x ================</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">txdd</span><span class="o">-&gt;</span><span class="n">txd_val1</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;=== w2: mss 0x%x len 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">txdd</span><span class="o">-&gt;</span><span class="n">mss</span><span class="p">,</span> <span class="n">txdd</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>

	<span class="n">bdx_tx_map_skb</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="n">txdd</span><span class="p">);</span>

	<span class="cm">/* increment TXD write pointer. In case of</span>
<span class="cm">	   fifo wrapping copy reminder of the descriptor</span>
<span class="cm">	   to the beginning */</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">+=</span> <span class="n">txd_sizes</span><span class="p">[</span><span class="n">nr_frags</span><span class="p">].</span><span class="n">bytes</span><span class="p">;</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">);</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&gt;=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">);</span>	<span class="cm">/* finished with valid wptr */</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">-=</span> <span class="n">txd_sizes</span><span class="p">[</span><span class="n">nr_frags</span><span class="p">].</span><span class="n">bytes</span><span class="p">;</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&lt;=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&gt;</span> <span class="n">BDX_MAX_TX_LEVEL</span><span class="p">);</span>
<span class="cp">#ifdef BDX_DELAY_WPTR</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&gt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_update_mark</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Force memory writes to complete before letting h/w</span>
<span class="cm">		   know there are new descriptors to fetch.</span>
<span class="cm">		   (might be needed on platforms like IA64)</span>
<span class="cm">		   wmb(); */</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_noupd</span><span class="o">++</span> <span class="o">&gt;</span> <span class="n">BDX_NO_UPD_PACKETS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_noupd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">,</span>
				  <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#else</span>
	<span class="cm">/* Force memory writes to complete before letting h/w</span>
<span class="cm">	   know there are new descriptors to fetch.</span>
<span class="cm">	   (might be needed on platforms like IA64)</span>
<span class="cm">	   wmb(); */</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>

<span class="cp">#endif</span>
<span class="cp">#ifdef BDX_LLTX</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">trans_start</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span> <span class="cm">/* NETIF_F_LLTX driver :( */</span>
<span class="cp">#endif</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&lt;</span> <span class="n">BDX_MIN_TX_LEVEL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%s: %s: TX Q STOP level %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">BDX_DRV_NAME</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span><span class="p">);</span>
		<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_cleanup - clean TXF fifo, run in the context of IRQ.</span>
<span class="cm"> * @priv - bdx adapter</span>
<span class="cm"> * It scans TXF fifo for descriptors, frees DMA mappings and reports to OS</span>
<span class="cm"> * that those packets were sent</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_tx_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">txf_fifo</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_fifo0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txdb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_level</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">READ_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_MASK</span><span class="p">;</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">&gt;=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">);</span>	<span class="cm">/* started with valid rptr */</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">!=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">+=</span> <span class="n">BDX_TXF_DESC_SZ</span><span class="p">;</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">&amp;=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">size_mask</span><span class="p">;</span>

		<span class="cm">/* unmap all the fragments */</span>
		<span class="cm">/* first has to come tx_maps containing dma */</span>
		<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">pci_unmap_page</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span><span class="p">,</span>
				       <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">PCI_DMA_TODEVICE</span><span class="p">);</span>
			<span class="n">bdx_tx_db_inc_rptr</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">tx_level</span> <span class="o">-=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>	<span class="cm">/* &#39;-&#39; koz len is negative */</span>

		<span class="cm">/* now should come skb pointer - free it */</span>
		<span class="n">dev_kfree_skb_irq</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">skb</span><span class="p">);</span>
		<span class="n">bdx_tx_db_inc_rptr</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* let h/w know which TXF descriptors were cleaned */</span>
	<span class="n">BDX_ASSERT</span><span class="p">((</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_RPTR</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">rptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>

	<span class="cm">/* We reclaimed resources, so in case the Q is stopped by xmit callback,</span>
<span class="cm">	 * we resume the transmition and use tx_lock to synchronize with xmit.*/</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_lock</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">+=</span> <span class="n">tx_level</span><span class="p">;</span>
	<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&lt;=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&gt;</span> <span class="n">BDX_MAX_TX_LEVEL</span><span class="p">);</span>
<span class="cp">#ifdef BDX_DELAY_WPTR</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_noupd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_noupd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">,</span>
			  <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">netif_queue_stopped</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		     <span class="n">netif_carrier_ok</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		     <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span> <span class="o">&gt;=</span> <span class="n">BDX_MIN_TX_LEVEL</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;%s: %s: TX Q WAKE level %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">BDX_DRV_NAME</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_level</span><span class="p">);</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_free_skbs - frees all skbs from TXD fifo.</span>
<span class="cm"> * It gets called when OS stops this dev, eg upon &quot;ifconfig down&quot; or rmmod</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_tx_free_skbs</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">txdb</span> <span class="o">*</span><span class="n">db</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txdb</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">!=</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">))</span>
			<span class="n">pci_unmap_page</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">dma</span><span class="p">,</span>
				       <span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">PCI_DMA_TODEVICE</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">db</span><span class="o">-&gt;</span><span class="n">rptr</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">skb</span><span class="p">);</span>
		<span class="n">bdx_tx_db_inc_rptr</span><span class="p">(</span><span class="n">db</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_free - frees all Tx resources */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_tx_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">bdx_tx_free_skbs</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">bdx_fifo_free</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">);</span>
	<span class="n">bdx_fifo_free</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_fifo0</span><span class="p">.</span><span class="n">m</span><span class="p">);</span>
	<span class="n">bdx_tx_db_close</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txdb</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_push_desc - push descriptor to TxD fifo</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * @data - desc&#39;s data</span>
<span class="cm"> * @size - desc&#39;s size</span>
<span class="cm"> *</span>
<span class="cm"> * Pushes desc to TxD fifo and overlaps it if needed.</span>
<span class="cm"> * NOTE: this func does not check for available space. this is responsibility</span>
<span class="cm"> *    of the caller. Neither does it check that data size is smaller than</span>
<span class="cm"> *    fifo size.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_tx_push_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">txd_fifo</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_fifo0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">memsz</span> <span class="o">-</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">+=</span> <span class="n">size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span> <span class="o">+</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">size</span> <span class="o">-</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">va</span><span class="p">,</span> <span class="n">data</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">reg_WPTR</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">m</span><span class="p">.</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">TXF_WPTR_WR_PTR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* bdx_tx_push_desc_safe - push descriptor to TxD fifo in a safe way</span>
<span class="cm"> * @priv - NIC private structure</span>
<span class="cm"> * @data - desc&#39;s data</span>
<span class="cm"> * @size - desc&#39;s size</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: this func does check for available space and, if necessary, waits for</span>
<span class="cm"> *   NIC to read existing data before writing new one.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_tx_push_desc_safe</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">timer</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ENTER</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* we substruct 8 because when fifo is full rptr == wptr</span>
<span class="cm">		   which also means that fifo is empty, we can understand</span>
<span class="cm">		   the difference, but could hw do the same ??? :) */</span>
		<span class="kt">int</span> <span class="n">avail</span> <span class="o">=</span> <span class="n">bdx_tx_space</span><span class="p">(</span><span class="n">priv</span><span class="p">)</span> <span class="o">-</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">avail</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">timer</span><span class="o">++</span> <span class="o">&gt;</span> <span class="mi">300</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* prevent endless loop */</span>
				<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;timeout while writing desc to TxD fifo</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>	<span class="cm">/* give hw a chance to clean fifo */</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">avail</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;about to push  %d bytes starting %p size %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">avail</span><span class="p">,</span>
		    <span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">bdx_tx_push_desc</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">avail</span><span class="p">);</span>
		<span class="n">size</span> <span class="o">-=</span> <span class="n">avail</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="n">avail</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">bdx_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span>		<span class="o">=</span> <span class="n">bdx_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span>		<span class="o">=</span> <span class="n">bdx_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span>		<span class="o">=</span> <span class="n">bdx_tx_transmit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_validate_addr</span>	<span class="o">=</span> <span class="n">eth_validate_addr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_do_ioctl</span>		<span class="o">=</span> <span class="n">bdx_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_rx_mode</span>	<span class="o">=</span> <span class="n">bdx_setmulti</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_change_mtu</span>		<span class="o">=</span> <span class="n">bdx_change_mtu</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_mac_address</span>	<span class="o">=</span> <span class="n">bdx_set_mac</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_vlan_rx_add_vid</span>	<span class="o">=</span> <span class="n">bdx_vlan_rx_add_vid</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_vlan_rx_kill_vid</span>	<span class="o">=</span> <span class="n">bdx_vlan_rx_kill_vid</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * bdx_probe - Device Initialization Routine</span>
<span class="cm"> * @pdev: PCI device information struct</span>
<span class="cm"> * @ent: entry in bdx_pci_tbl</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, negative on failure</span>
<span class="cm"> *</span>
<span class="cm"> * bdx_probe initializes an adapter identified by a pci_dev structure.</span>
<span class="cm"> * The OS initialization, configuring of the adapter private structure,</span>
<span class="cm"> * and a hardware reset occur.</span>
<span class="cm"> *</span>
<span class="cm"> * functions and their order used as explained in</span>
<span class="cm"> * /usr/src/linux/Documentation/DMA-{API,mapping}.txt</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* TBD: netif_msg should be checked and implemented. I disable it for now */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span>
<span class="nf">bdx_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">pci_using_dac</span><span class="p">,</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pciaddr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">regionSize</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_nic</span> <span class="o">*</span><span class="n">nic</span><span class="p">;</span>

	<span class="n">ENTER</span><span class="p">;</span>

	<span class="n">nic</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">nic</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nic</span><span class="p">)</span>
		<span class="n">RET</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

    <span class="cm">/************** pci *****************/</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>			<span class="cm">/* it triggers interrupt, dunno why. */</span>
		<span class="k">goto</span> <span class="n">err_pci</span><span class="p">;</span>		<span class="cm">/* it&#39;s not a problem though */</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">)))</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">))))</span> <span class="p">{</span>
		<span class="n">pci_using_dac</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">)))</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">))))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;No usable DMA configuration, aborting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_dma</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pci_using_dac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">BDX_DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_dma</span><span class="p">;</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">pciaddr</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pciaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;no MMIO resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_out_res</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">regionSize</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">regionSize</span> <span class="o">&lt;</span> <span class="n">BDX_REGS_SIZE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MMIO resource (%x) too small</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regionSize</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_out_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">pciaddr</span><span class="p">,</span> <span class="n">regionSize</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_out_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;invalid irq (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_out_iomap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">nic</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x3014</span><span class="p">)</span>
		<span class="n">nic</span><span class="o">-&gt;</span><span class="n">port_num</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">nic</span><span class="o">-&gt;</span><span class="n">port_num</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">print_hw_id</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">bdx_hw_reset_direct</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">nic</span><span class="o">-&gt;</span><span class="n">irq_type</span> <span class="o">=</span> <span class="n">IRQ_INTX</span><span class="p">;</span>
<span class="cp">#ifdef BDX_MSI</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_VER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">378</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_msi</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Can&#39;t eneble msi. error is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">nic</span><span class="o">-&gt;</span><span class="n">irq_type</span> <span class="o">=</span> <span class="n">IRQ_MSI</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;HW does not support MSI</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>

    <span class="cm">/************** netdev **************/</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port</span> <span class="o">&lt;</span> <span class="n">nic</span><span class="o">-&gt;</span><span class="n">port_num</span><span class="p">;</span> <span class="n">port</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ndev</span> <span class="o">=</span> <span class="n">alloc_etherdev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_priv</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ndev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err_out_iomap</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bdx_netdev_ops</span><span class="p">;</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">tx_queue_len</span> <span class="o">=</span> <span class="n">BDX_NDEV_TXQ_LEN</span><span class="p">;</span>

		<span class="n">bdx_set_ethtool_ops</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>	<span class="cm">/* ethtool interface */</span>

		<span class="cm">/* these fields are used for info purposes only</span>
<span class="cm">		 * so we can have them same for all ports of the board */</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">if_port</span> <span class="o">=</span> <span class="n">port</span><span class="p">;</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">=</span> <span class="n">NETIF_F_IP_CSUM</span> <span class="o">|</span> <span class="n">NETIF_F_SG</span> <span class="o">|</span> <span class="n">NETIF_F_TSO</span>
		    <span class="o">|</span> <span class="n">NETIF_F_HW_VLAN_TX</span> <span class="o">|</span> <span class="n">NETIF_F_HW_VLAN_RX</span> <span class="o">|</span>
		    <span class="n">NETIF_F_HW_VLAN_FILTER</span> <span class="o">|</span> <span class="n">NETIF_F_RXCSUM</span>
		    <span class="cm">/*| NETIF_F_FRAGLIST */</span>
		    <span class="p">;</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">hw_features</span> <span class="o">=</span> <span class="n">NETIF_F_IP_CSUM</span> <span class="o">|</span> <span class="n">NETIF_F_SG</span> <span class="o">|</span>
			<span class="n">NETIF_F_TSO</span> <span class="o">|</span> <span class="n">NETIF_F_HW_VLAN_TX</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pci_using_dac</span><span class="p">)</span>
			<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">NETIF_F_HIGHDMA</span><span class="p">;</span>

	<span class="cm">/************** priv ****************/</span>
		<span class="n">priv</span> <span class="o">=</span> <span class="n">nic</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">[</span><span class="n">port</span><span class="p">]</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pBdxRegs</span> <span class="o">=</span> <span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mh">0x8000</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">port</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">ndev</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">nic</span> <span class="o">=</span> <span class="n">nic</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">msg_enable</span> <span class="o">=</span> <span class="n">BDX_DEF_MSG_ENABLE</span><span class="p">;</span>

		<span class="n">netif_napi_add</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">,</span> <span class="n">bdx_poll</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_VER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFF</span><span class="p">)</span> <span class="o">==</span> <span class="mi">308</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DBG</span><span class="p">(</span><span class="s">&quot;HW statistics not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_flag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_flag</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Initialize fifo sizes. */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_size</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

		<span class="cm">/* Initialize the initial coalescing registers. */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span> <span class="o">=</span> <span class="n">INT_REG_VAL</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span> <span class="o">=</span> <span class="n">INT_REG_VAL</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

		<span class="cm">/* ndev-&gt;xmit_lock spinlock is not used.</span>
<span class="cm">		 * Private priv-&gt;tx_lock is used for synchronization</span>
<span class="cm">		 * between transmit and TX irq cleanup.  In addition</span>
<span class="cm">		 * set multicast list callback has to use priv-&gt;tx_lock.</span>
<span class="cm">		 */</span>
<span class="cp">#ifdef BDX_LLTX</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">NETIF_F_LLTX</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_lock</span><span class="p">);</span>

		<span class="cm">/*bdx_hw_reset(priv); */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bdx_read_mac</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;load MAC address failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_out_iomap</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">SET_NETDEV_DEV</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">register_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;register_netdev failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_out_free</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">netif_carrier_off</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

		<span class="n">print_eth_id</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RET</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

<span class="nl">err_out_free:</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
<span class="nl">err_out_iomap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">err_out_res:</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">err_dma:</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">err_pci:</span>
	<span class="n">vfree</span><span class="p">(</span><span class="n">nic</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">(</span><span class="n">err</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/****************** Ethtool interface *********************/</span>
<span class="cm">/* get strings for statistics counters */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span>
 <span class="n">bdx_stat_names</span><span class="p">[][</span><span class="n">ETH_GSTRING_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;InUCast&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7200 */</span>
	<span class="s">&quot;InMCast&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7210 */</span>
	<span class="s">&quot;InBCast&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7220 */</span>
	<span class="s">&quot;InPkts&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7230 */</span>
	<span class="s">&quot;InErrors&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7240 */</span>
	<span class="s">&quot;InDropped&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7250 */</span>
	<span class="s">&quot;FrameTooLong&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7260 */</span>
	<span class="s">&quot;FrameSequenceErrors&quot;</span><span class="p">,</span>	<span class="cm">/* 0x7270 */</span>
	<span class="s">&quot;InVLAN&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7280 */</span>
	<span class="s">&quot;InDroppedDFE&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7290 */</span>
	<span class="s">&quot;InDroppedIntFull&quot;</span><span class="p">,</span>	<span class="cm">/* 0x72A0 */</span>
	<span class="s">&quot;InFrameAlignErrors&quot;</span><span class="p">,</span>	<span class="cm">/* 0x72B0 */</span>

	<span class="cm">/* 0x72C0-0x72E0 RSRV */</span>

	<span class="s">&quot;OutUCast&quot;</span><span class="p">,</span>		<span class="cm">/* 0x72F0 */</span>
	<span class="s">&quot;OutMCast&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7300 */</span>
	<span class="s">&quot;OutBCast&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7310 */</span>
	<span class="s">&quot;OutPkts&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7320 */</span>

	<span class="cm">/* 0x7330-0x7360 RSRV */</span>

	<span class="s">&quot;OutVLAN&quot;</span><span class="p">,</span>		<span class="cm">/* 0x7370 */</span>
	<span class="s">&quot;InUCastOctects&quot;</span><span class="p">,</span>	<span class="cm">/* 0x7380 */</span>
	<span class="s">&quot;OutUCastOctects&quot;</span><span class="p">,</span>	<span class="cm">/* 0x7390 */</span>

	<span class="cm">/* 0x73A0-0x73B0 RSRV */</span>

	<span class="s">&quot;InBCastOctects&quot;</span><span class="p">,</span>	<span class="cm">/* 0x73C0 */</span>
	<span class="s">&quot;OutBCastOctects&quot;</span><span class="p">,</span>	<span class="cm">/* 0x73D0 */</span>
	<span class="s">&quot;InOctects&quot;</span><span class="p">,</span>		<span class="cm">/* 0x73E0 */</span>
	<span class="s">&quot;OutOctects&quot;</span><span class="p">,</span>		<span class="cm">/* 0x73F0 */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_settings - get device-specific settings</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @ecmd</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_get_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_cmd</span> <span class="o">*</span><span class="n">ecmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rdintcm</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdintcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">rdintcm</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span><span class="p">;</span>
	<span class="n">tdintcm</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span><span class="p">;</span>

	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="p">(</span><span class="n">SUPPORTED_10000baseT_Full</span> <span class="o">|</span> <span class="n">SUPPORTED_FIBRE</span><span class="p">);</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="p">(</span><span class="n">ADVERTISED_10000baseT_Full</span> <span class="o">|</span> <span class="n">ADVERTISED_FIBRE</span><span class="p">);</span>
	<span class="n">ethtool_cmd_speed_set</span><span class="p">(</span><span class="n">ecmd</span><span class="p">,</span> <span class="n">SPEED_10000</span><span class="p">);</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">DUPLEX_FULL</span><span class="p">;</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">=</span> <span class="n">PORT_FIBRE</span><span class="p">;</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">transceiver</span> <span class="o">=</span> <span class="n">XCVR_EXTERNAL</span><span class="p">;</span>	<span class="cm">/* what does it mean? */</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="n">AUTONEG_DISABLE</span><span class="p">;</span>

	<span class="cm">/* PCK_TH measures in multiples of FIFO bytes</span>
<span class="cm">	   We translate to packets */</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">maxtxpkt</span> <span class="o">=</span>
	    <span class="p">((</span><span class="n">GET_PCK_TH</span><span class="p">(</span><span class="n">tdintcm</span><span class="p">)</span> <span class="o">*</span> <span class="n">PCK_TH_MULT</span><span class="p">)</span> <span class="o">/</span> <span class="n">BDX_TXF_DESC_SZ</span><span class="p">);</span>
	<span class="n">ecmd</span><span class="o">-&gt;</span><span class="n">maxrxpkt</span> <span class="o">=</span>
	    <span class="p">((</span><span class="n">GET_PCK_TH</span><span class="p">(</span><span class="n">rdintcm</span><span class="p">)</span> <span class="o">*</span> <span class="n">PCK_TH_MULT</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_drvinfo - report driver information</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @drvinfo</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bdx_get_drvinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_drvinfo</span> <span class="o">*</span><span class="n">drvinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">strlcat</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">,</span> <span class="n">BDX_DRV_NAME</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">));</span>
	<span class="n">strlcat</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">,</span> <span class="n">BDX_DRV_VERSION</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">));</span>
	<span class="n">strlcat</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">fw_version</span><span class="p">,</span> <span class="s">&quot;N/A&quot;</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">fw_version</span><span class="p">));</span>
	<span class="n">strlcat</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">bus_info</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">),</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">bus_info</span><span class="p">));</span>

	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">n_stats</span> <span class="o">=</span> <span class="p">((</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_flag</span><span class="p">)</span> <span class="o">?</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bdx_stat_names</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">testinfo_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">regdump_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">drvinfo</span><span class="o">-&gt;</span><span class="n">eedump_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_coalesce - get interrupt coalescing parameters</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @ecoal</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bdx_get_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_coalesce</span> <span class="o">*</span><span class="n">ecoal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rdintcm</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdintcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">rdintcm</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span><span class="p">;</span>
	<span class="n">tdintcm</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span><span class="p">;</span>

	<span class="cm">/* PCK_TH measures in multiples of FIFO bytes</span>
<span class="cm">	   We translate to packets */</span>
	<span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">=</span> <span class="n">GET_INT_COAL</span><span class="p">(</span><span class="n">rdintcm</span><span class="p">)</span> <span class="o">*</span> <span class="n">INT_COAL_MULT</span><span class="p">;</span>
	<span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames</span> <span class="o">=</span>
	    <span class="p">((</span><span class="n">GET_PCK_TH</span><span class="p">(</span><span class="n">rdintcm</span><span class="p">)</span> <span class="o">*</span> <span class="n">PCK_TH_MULT</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">));</span>

	<span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">=</span> <span class="n">GET_INT_COAL</span><span class="p">(</span><span class="n">tdintcm</span><span class="p">)</span> <span class="o">*</span> <span class="n">INT_COAL_MULT</span><span class="p">;</span>
	<span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames</span> <span class="o">=</span>
	    <span class="p">((</span><span class="n">GET_PCK_TH</span><span class="p">(</span><span class="n">tdintcm</span><span class="p">)</span> <span class="o">*</span> <span class="n">PCK_TH_MULT</span><span class="p">)</span> <span class="o">/</span> <span class="n">BDX_TXF_DESC_SZ</span><span class="p">);</span>

	<span class="cm">/* adaptive parameters ignored */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_set_coalesce - set interrupt coalescing parameters</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @ecoal</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bdx_set_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_coalesce</span> <span class="o">*</span><span class="n">ecoal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rdintcm</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdintcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rx_coal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_coal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rx_max_coal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_max_coal</span><span class="p">;</span>

	<span class="cm">/* Check for valid input */</span>
	<span class="n">rx_coal</span> <span class="o">=</span> <span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span> <span class="o">/</span> <span class="n">INT_COAL_MULT</span><span class="p">;</span>
	<span class="n">tx_coal</span> <span class="o">=</span> <span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span> <span class="o">/</span> <span class="n">INT_COAL_MULT</span><span class="p">;</span>
	<span class="n">rx_max_coal</span> <span class="o">=</span> <span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames</span><span class="p">;</span>
	<span class="n">tx_max_coal</span> <span class="o">=</span> <span class="n">ecoal</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames</span><span class="p">;</span>

	<span class="cm">/* Translate from packets to multiples of FIFO bytes */</span>
	<span class="n">rx_max_coal</span> <span class="o">=</span>
	    <span class="p">(((</span><span class="n">rx_max_coal</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">))</span> <span class="o">+</span> <span class="n">PCK_TH_MULT</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
	     <span class="o">/</span> <span class="n">PCK_TH_MULT</span><span class="p">);</span>
	<span class="n">tx_max_coal</span> <span class="o">=</span>
	    <span class="p">(((</span><span class="n">tx_max_coal</span> <span class="o">*</span> <span class="n">BDX_TXF_DESC_SZ</span><span class="p">)</span> <span class="o">+</span> <span class="n">PCK_TH_MULT</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
	     <span class="o">/</span> <span class="n">PCK_TH_MULT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rx_coal</span> <span class="o">&gt;</span> <span class="mh">0x7FFF</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">tx_coal</span> <span class="o">&gt;</span> <span class="mh">0x7FFF</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rx_max_coal</span> <span class="o">&gt;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">tx_max_coal</span> <span class="o">&gt;</span> <span class="mh">0xF</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">rdintcm</span> <span class="o">=</span> <span class="n">INT_REG_VAL</span><span class="p">(</span><span class="n">rx_coal</span><span class="p">,</span> <span class="n">GET_INT_COAL_RC</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span><span class="p">),</span>
			      <span class="n">GET_RXF_TH</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span><span class="p">),</span> <span class="n">rx_max_coal</span><span class="p">);</span>
	<span class="n">tdintcm</span> <span class="o">=</span> <span class="n">INT_REG_VAL</span><span class="p">(</span><span class="n">tx_coal</span><span class="p">,</span> <span class="n">GET_INT_COAL_RC</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span>
			      <span class="n">tx_max_coal</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rdintcm</span> <span class="o">=</span> <span class="n">rdintcm</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tdintcm</span> <span class="o">=</span> <span class="n">tdintcm</span><span class="p">;</span>

	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regRDINTCM0</span><span class="p">,</span> <span class="n">rdintcm</span><span class="p">);</span>
	<span class="n">WRITE_REG</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">regTDINTCM0</span><span class="p">,</span> <span class="n">tdintcm</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Convert RX fifo size to number of pending packets */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bdx_rx_fifo_size_to_packets</span><span class="p">(</span><span class="kt">int</span> <span class="n">rx_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">FIFO_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rx_size</span><span class="p">))</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">rxf_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Convert TX fifo size to number of pending packets */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">bdx_tx_fifo_size_to_packets</span><span class="p">(</span><span class="kt">int</span> <span class="n">tx_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">FIFO_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tx_size</span><span class="p">))</span> <span class="o">/</span> <span class="n">BDX_TXF_DESC_SZ</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_ringparam - report ring sizes</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @ring</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bdx_get_ringparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_ringparam</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="cm">/*max_pending - the maximum-sized FIFO we allow */</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_max_pending</span> <span class="o">=</span> <span class="n">bdx_rx_fifo_size_to_packets</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">tx_max_pending</span> <span class="o">=</span> <span class="n">bdx_tx_fifo_size_to_packets</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_pending</span> <span class="o">=</span> <span class="n">bdx_rx_fifo_size_to_packets</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_size</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">tx_pending</span> <span class="o">=</span> <span class="n">bdx_tx_fifo_size_to_packets</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_size</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_set_ringparam - set ring sizes</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @ring</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bdx_set_ringparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ethtool_ringparam</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rx_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">rx_size</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">rx_size</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bdx_rx_fifo_size_to_packets</span><span class="p">(</span><span class="n">rx_size</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">rx_pending</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">rx_size</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">tx_size</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">tx_size</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bdx_tx_fifo_size_to_packets</span><span class="p">(</span><span class="n">tx_size</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">tx_pending</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tx_size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">tx_size</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="cm">/*Is there anything to do? */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rx_size</span> <span class="o">==</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_size</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">tx_size</span> <span class="o">==</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_size</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxf_size</span> <span class="o">=</span> <span class="n">rx_size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_size</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_size</span> <span class="o">=</span> <span class="n">rx_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rxd_size</span> <span class="o">=</span> <span class="n">rx_size</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">txf_size</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">txd_size</span> <span class="o">=</span> <span class="n">tx_size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">netdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">bdx_close</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
		<span class="n">bdx_open</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_strings - return a set of strings that describe the requested objects</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @data</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_get_strings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">stringset</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">stringset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETH_SS_STATS</span>:
		<span class="n">memcpy</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="o">*</span><span class="n">bdx_stat_names</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">bdx_stat_names</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_sset_count - return number of statistics or tests</span>
<span class="cm"> * @netdev</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bdx_get_sset_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">stringset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">stringset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETH_SS_STATS</span>:
		<span class="n">BDX_ASSERT</span><span class="p">(</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bdx_stat_names</span><span class="p">)</span>
			   <span class="o">!=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">bdx_stats</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">));</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_flag</span><span class="p">)</span> <span class="o">?</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bdx_stat_names</span><span class="p">)</span>	<span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_get_ethtool_stats - return device&#39;s hardware L2 statistics</span>
<span class="cm"> * @netdev</span>
<span class="cm"> * @stats</span>
<span class="cm"> * @data</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_get_ethtool_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">ethtool_stats</span> <span class="o">*</span><span class="n">stats</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bdx_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_flag</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Update stats from HW */</span>
		<span class="n">bdx_update_stats</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

		<span class="cm">/* Copy data to user buffer */</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">hw_stats</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">hw_stats</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * bdx_set_ethtool_ops - ethtool interface implementation</span>
<span class="cm"> * @netdev</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bdx_set_ethtool_ops</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ethtool_ops</span> <span class="n">bdx_ethtool_ops</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_settings</span> <span class="o">=</span> <span class="n">bdx_get_settings</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_drvinfo</span> <span class="o">=</span> <span class="n">bdx_get_drvinfo</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_link</span> <span class="o">=</span> <span class="n">ethtool_op_get_link</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_coalesce</span> <span class="o">=</span> <span class="n">bdx_get_coalesce</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_coalesce</span> <span class="o">=</span> <span class="n">bdx_set_coalesce</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_ringparam</span> <span class="o">=</span> <span class="n">bdx_get_ringparam</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_ringparam</span> <span class="o">=</span> <span class="n">bdx_set_ringparam</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_strings</span> <span class="o">=</span> <span class="n">bdx_get_strings</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_sset_count</span> <span class="o">=</span> <span class="n">bdx_get_sset_count</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_ethtool_stats</span> <span class="o">=</span> <span class="n">bdx_get_ethtool_stats</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="n">SET_ETHTOOL_OPS</span><span class="p">(</span><span class="n">netdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bdx_ethtool_ops</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * bdx_remove - Device Removal Routine</span>
<span class="cm"> * @pdev: PCI device information struct</span>
<span class="cm"> *</span>
<span class="cm"> * bdx_remove is called by the PCI subsystem to alert the driver</span>
<span class="cm"> * that it should release a PCI device.  The could be caused by a</span>
<span class="cm"> * Hot-Plug event, or because the driver is going to be removed from</span>
<span class="cm"> * memory.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">bdx_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_nic</span> <span class="o">*</span><span class="n">nic</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">port</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port</span> <span class="o">&lt;</span> <span class="n">nic</span><span class="o">-&gt;</span><span class="n">port_num</span><span class="p">;</span> <span class="n">port</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ndev</span> <span class="o">=</span> <span class="n">nic</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">[</span><span class="n">port</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">;</span>
		<span class="n">unregister_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*bdx_hw_reset_direct(nic-&gt;regs); */</span>
<span class="cp">#ifdef BDX_MSI</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">irq_type</span> <span class="o">==</span> <span class="n">IRQ_MSI</span><span class="p">)</span>
		<span class="n">pci_disable_msi</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">nic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">vfree</span><span class="p">(</span><span class="n">nic</span><span class="p">);</span>

	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">bdx_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">BDX_DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">bdx_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">bdx_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">bdx_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * print_driver_id - print parameters of the driver build</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">print_driver_id</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s, %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">BDX_DRV_DESC</span><span class="p">,</span> <span class="n">BDX_DRV_VERSION</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Options: hw_csum %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">BDX_MSI_STRING</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">bdx_module_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">init_txd_sizes</span><span class="p">();</span>
	<span class="n">print_driver_id</span><span class="p">();</span>
	<span class="n">RET</span><span class="p">(</span><span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bdx_pci_driver</span><span class="p">));</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">bdx_module_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">bdx_module_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ENTER</span><span class="p">;</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bdx_pci_driver</span><span class="p">);</span>
	<span class="n">RET</span><span class="p">();</span>
<span class="p">}</span>

<span class="n">module_exit</span><span class="p">(</span><span class="n">bdx_module_exit</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="n">DRIVER_AUTHOR</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="n">BDX_DRV_DESC</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;tehuti/bdx.bin&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
