//-----------------------------------------------
// System Verilog run file for lab12
//------------------------------------------------

counter.sv // Compile the design and test file
