
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a4c8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026fc  0801a6a8  0801a6a8  0001b6a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cda4  0801cda4  0001e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801cda4  0801cda4  0001dda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cdac  0801cdac  0001e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cdac  0801cdac  0001ddac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801cdb0  0801cdb0  0001ddb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801cdb4  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b70  20000368  0801d11c  0001e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ed8  0801d11c  0001eed8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fb33  00000000  00000000  0001e398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007c13  00000000  00000000  0004decb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002538  00000000  00000000  00055ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c4c  00000000  00000000  00058018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f946  00000000  00000000  00059c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003ca6f  00000000  00000000  000895aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfeb5  00000000  00000000  000c6019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a5ece  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8a0  00000000  00000000  001a5f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b07b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a690 	.word	0x0801a690

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801a690 	.word	0x0801a690

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fcc4 	bl	80028e8 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd68 	bl	8002a3c <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fdf8 	bl	8002b68 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f8ea 	bl	8003158 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fc25 	bl	80037e4 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fc1a 	bl	80037e4 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fc91 	bl	8002928 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fdca 	bl	8002ba8 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 fc21 	bl	8003864 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fc1a 	bl	8003864 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 f8d1 	bl	80184f6 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 f8de 	bl	801852a <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 feab 	bl	8002122 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fe8d 	bl	8002122 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 f8d9 	bl	801862a <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 fb94 	bl	8005bb0 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fe3f 	bl	8002122 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fa0e 	bl	80038e4 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 fdb0 	bl	8003048 <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f017 f81b 	bl	801852a <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 fbc7 	bl	8003ca8 <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fdf9 	bl	8002152 <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c5      	b.n	80016fc <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0bf      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12c      	bne.n	80015e8 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001594:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 8001598:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800159c:	2202      	movs	r2, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fdd7 	bl	8002152 <EEPROM_LoadBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <automation_load_rules+0x78>
			return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a3      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015b8:	2102      	movs	r1, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 faf8 	bl	8005bb0 <modbus_crc16>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015c6:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015ca:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d001      	beq.n	80015d6 <automation_load_rules+0x9a>
			return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e092      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <automation_load_rules+0x1cc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	3302      	adds	r3, #2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015e6:	e07b      	b.n	80016e0 <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015e8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	0052      	lsls	r2, r2, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4639      	mov	r1, r7
 80015fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fda6 	bl	8002152 <EEPROM_LoadBlock>
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <automation_load_rules+0xda>
			return false;
 8001612:	2300      	movs	r3, #0
 8001614:	e072      	b.n	80016fc <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800162c:	4413      	add	r3, r2
 800162e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001638:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 800163c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001640:	2202      	movs	r2, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fd85 	bl	8002152 <EEPROM_LoadBlock>
 8001648:	4603      	mov	r3, r0
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <automation_load_rules+0x11c>
			return false;
 8001654:	2300      	movs	r3, #0
 8001656:	e051      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001658:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800165c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001660:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001664:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001666:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800166a:	3302      	adds	r3, #2
 800166c:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001670:	4611      	mov	r1, r2
 8001672:	2216      	movs	r2, #22
 8001674:	fb01 f202 	mul.w	r2, r1, r2
 8001678:	4639      	mov	r1, r7
 800167a:	4618      	mov	r0, r3
 800167c:	f016 ffd5 	bl	801862a <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	441a      	add	r2, r3
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	3302      	adds	r3, #2
 8001694:	b29a      	uxth	r2, r3
 8001696:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f004 fa87 	bl	8005bb0 <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016a8:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016ac:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <automation_load_rules+0x17c>
			return false;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e021      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016bc:	3302      	adds	r3, #2
 80016be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c2:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016c6:	461a      	mov	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	463b      	mov	r3, r7
 80016d0:	4619      	mov	r1, r3
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <automation_load_rules+0x1d0>)
 80016d4:	f016 ffa9 	bl	801862a <memcpy>
		rule_count = saved_count;
 80016d8:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <automation_load_rules+0x1cc>)
 80016de:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016e4:	4618      	mov	r0, r3
 80016e6:	f002 f9af 	bl	8003a48 <io_virtual_load>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <automation_load_rules+0x1be>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000644 	.word	0x20000644
 800170c:	20000384 	.word	0x20000384

08001710 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 7;

void display_Setup() {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001714:	f000 fe94 	bl	8002440 <ssd1306_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <display_Boot>:

void display_Boot(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 fef6 	bl	8002514 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001728:	2114      	movs	r1, #20
 800172a:	200a      	movs	r0, #10
 800172c:	f001 f83e 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <display_Boot+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	9200      	str	r2, [sp, #0]
 8001736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <display_Boot+0x48>)
 800173a:	f001 f811 	bl	8002760 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800173e:	212d      	movs	r1, #45	@ 0x2d
 8001740:	2019      	movs	r0, #25
 8001742:	f001 f833 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <display_Boot+0x4c>)
 8001748:	2201      	movs	r2, #1
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <display_Boot+0x50>)
 8001750:	f001 f806 	bl	8002760 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001754:	f000 fef6 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0801c5a4 	.word	0x0801c5a4
 8001764:	0801a6a8 	.word	0x0801a6a8
 8001768:	0801c598 	.word	0x0801c598
 800176c:	0801a6b4 	.word	0x0801a6b4

08001770 <display_StatusPage>:

void display_StatusPage(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	@ 0x40
 8001774:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001776:	4bc0      	ldr	r3, [pc, #768]	@ (8001a78 <display_StatusPage+0x308>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2b07      	cmp	r3, #7
 800177c:	f200 8351 	bhi.w	8001e22 <display_StatusPage+0x6b2>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <display_StatusPage+0x18>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	080017a9 	.word	0x080017a9
 800178c:	0800188d 	.word	0x0800188d
 8001790:	08001983 	.word	0x08001983
 8001794:	08001abd 	.word	0x08001abd
 8001798:	08001b37 	.word	0x08001b37
 800179c:	08001bcd 	.word	0x08001bcd
 80017a0:	08001ca3 	.word	0x08001ca3
 80017a4:	08001d9d 	.word	0x08001d9d
		case 0:
			ssd1306_Fill(Black);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f000 feb3 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017ae:	2100      	movs	r1, #0
 80017b0:	2019      	movs	r0, #25
 80017b2:	f000 fffb 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017b6:	4bb1      	ldr	r3, [pc, #708]	@ (8001a7c <display_StatusPage+0x30c>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	9200      	str	r2, [sp, #0]
 80017bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017be:	48b0      	ldr	r0, [pc, #704]	@ (8001a80 <display_StatusPage+0x310>)
 80017c0:	f000 ffce 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c4:	2119      	movs	r1, #25
 80017c6:	2002      	movs	r0, #2
 80017c8:	f000 fff0 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017cc:	f004 f9e4 	bl	8005b98 <modbusGetSlaveAddress>
 80017d0:	4603      	mov	r3, r0
 80017d2:	461a      	mov	r2, r3
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	49aa      	ldr	r1, [pc, #680]	@ (8001a84 <display_StatusPage+0x314>)
 80017da:	4618      	mov	r0, r3
 80017dc:	f016 fe26 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001a88 <display_StatusPage+0x318>)
 80017e2:	f107 0014 	add.w	r0, r7, #20
 80017e6:	2201      	movs	r2, #1
 80017e8:	9200      	str	r2, [sp, #0]
 80017ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ec:	f000 ffb8 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017f0:	2128      	movs	r1, #40	@ 0x28
 80017f2:	2002      	movs	r0, #2
 80017f4:	f000 ffda 	bl	80027ac <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017f8:	f000 fdb4 	bl	8002364 <INA226_ReadBusVoltage>
 80017fc:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001800:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001804:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dd0a      	ble.n	8001828 <display_StatusPage+0xb8>
 8001812:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001814:	f7fe fec0 	bl	8000598 <__aeabi_f2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	f107 0014 	add.w	r0, r7, #20
 8001820:	499a      	ldr	r1, [pc, #616]	@ (8001a8c <display_StatusPage+0x31c>)
 8001822:	f016 fe03 	bl	801842c <siprintf>
 8001826:	e009      	b.n	800183c <display_StatusPage+0xcc>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001828:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800182a:	f7fe feb5 	bl	8000598 <__aeabi_f2d>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	f107 0014 	add.w	r0, r7, #20
 8001836:	4996      	ldr	r1, [pc, #600]	@ (8001a90 <display_StatusPage+0x320>)
 8001838:	f016 fdf8 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800183c:	4b92      	ldr	r3, [pc, #584]	@ (8001a88 <display_StatusPage+0x318>)
 800183e:	f107 0014 	add.w	r0, r7, #20
 8001842:	2201      	movs	r2, #1
 8001844:	9200      	str	r2, [sp, #0]
 8001846:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001848:	f000 ff8a 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800184c:	2137      	movs	r1, #55	@ 0x37
 800184e:	2002      	movs	r0, #2
 8001850:	f000 ffac 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001854:	f000 fda6 	bl	80023a4 <INA226_ReadCurrent>
 8001858:	eef0 7a40 	vmov.f32	s15, s0
 800185c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a94 <display_StatusPage+0x324>
 8001860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001864:	ee17 0a90 	vmov	r0, s15
 8001868:	f7fe fe96 	bl	8000598 <__aeabi_f2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	f107 0014 	add.w	r0, r7, #20
 8001874:	4988      	ldr	r1, [pc, #544]	@ (8001a98 <display_StatusPage+0x328>)
 8001876:	f016 fdd9 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187a:	4b83      	ldr	r3, [pc, #524]	@ (8001a88 <display_StatusPage+0x318>)
 800187c:	f107 0014 	add.w	r0, r7, #20
 8001880:	2201      	movs	r2, #1
 8001882:	9200      	str	r2, [sp, #0]
 8001884:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001886:	f000 ff6b 	bl	8002760 <ssd1306_WriteString>
			break;
 800188a:	e2ca      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 1:
			ssd1306_Fill(Black);
 800188c:	2000      	movs	r0, #0
 800188e:	f000 fe41 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001892:	2100      	movs	r1, #0
 8001894:	201e      	movs	r0, #30
 8001896:	f000 ff89 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800189a:	4b78      	ldr	r3, [pc, #480]	@ (8001a7c <display_StatusPage+0x30c>)
 800189c:	2201      	movs	r2, #1
 800189e:	9200      	str	r2, [sp, #0]
 80018a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a2:	487e      	ldr	r0, [pc, #504]	@ (8001a9c <display_StatusPage+0x32c>)
 80018a4:	f000 ff5c 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018a8:	2119      	movs	r1, #25
 80018aa:	2002      	movs	r0, #2
 80018ac:	f000 ff7e 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018b0:	2000      	movs	r0, #0
 80018b2:	f001 f819 	bl	80028e8 <io_coil_read>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <display_StatusPage+0x150>
 80018bc:	4a78      	ldr	r2, [pc, #480]	@ (8001aa0 <display_StatusPage+0x330>)
 80018be:	e000      	b.n	80018c2 <display_StatusPage+0x152>
 80018c0:	4a78      	ldr	r2, [pc, #480]	@ (8001aa4 <display_StatusPage+0x334>)
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4978      	ldr	r1, [pc, #480]	@ (8001aa8 <display_StatusPage+0x338>)
 80018c8:	4618      	mov	r0, r3
 80018ca:	f016 fdaf 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001a88 <display_StatusPage+0x318>)
 80018d0:	f107 0014 	add.w	r0, r7, #20
 80018d4:	2201      	movs	r2, #1
 80018d6:	9200      	str	r2, [sp, #0]
 80018d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018da:	f000 ff41 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018de:	2128      	movs	r1, #40	@ 0x28
 80018e0:	2002      	movs	r0, #2
 80018e2:	f000 ff63 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018e6:	2001      	movs	r0, #1
 80018e8:	f000 fffe 	bl	80028e8 <io_coil_read>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <display_StatusPage+0x186>
 80018f2:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa0 <display_StatusPage+0x330>)
 80018f4:	e000      	b.n	80018f8 <display_StatusPage+0x188>
 80018f6:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa4 <display_StatusPage+0x334>)
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	496b      	ldr	r1, [pc, #428]	@ (8001aac <display_StatusPage+0x33c>)
 80018fe:	4618      	mov	r0, r3
 8001900:	f016 fd94 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001904:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <display_StatusPage+0x318>)
 8001906:	f107 0014 	add.w	r0, r7, #20
 800190a:	2201      	movs	r2, #1
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001910:	f000 ff26 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001914:	2119      	movs	r1, #25
 8001916:	203c      	movs	r0, #60	@ 0x3c
 8001918:	f000 ff48 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800191c:	2002      	movs	r0, #2
 800191e:	f000 ffe3 	bl	80028e8 <io_coil_read>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <display_StatusPage+0x1bc>
 8001928:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa0 <display_StatusPage+0x330>)
 800192a:	e000      	b.n	800192e <display_StatusPage+0x1be>
 800192c:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <display_StatusPage+0x334>)
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	495f      	ldr	r1, [pc, #380]	@ (8001ab0 <display_StatusPage+0x340>)
 8001934:	4618      	mov	r0, r3
 8001936:	f016 fd79 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193a:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <display_StatusPage+0x318>)
 800193c:	f107 0014 	add.w	r0, r7, #20
 8001940:	2201      	movs	r2, #1
 8001942:	9200      	str	r2, [sp, #0]
 8001944:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001946:	f000 ff0b 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800194a:	2128      	movs	r1, #40	@ 0x28
 800194c:	203c      	movs	r0, #60	@ 0x3c
 800194e:	f000 ff2d 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001952:	2003      	movs	r0, #3
 8001954:	f000 ffc8 	bl	80028e8 <io_coil_read>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <display_StatusPage+0x1f2>
 800195e:	4a50      	ldr	r2, [pc, #320]	@ (8001aa0 <display_StatusPage+0x330>)
 8001960:	e000      	b.n	8001964 <display_StatusPage+0x1f4>
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <display_StatusPage+0x334>)
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	4952      	ldr	r1, [pc, #328]	@ (8001ab4 <display_StatusPage+0x344>)
 800196a:	4618      	mov	r0, r3
 800196c:	f016 fd5e 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001970:	4b45      	ldr	r3, [pc, #276]	@ (8001a88 <display_StatusPage+0x318>)
 8001972:	f107 0014 	add.w	r0, r7, #20
 8001976:	2201      	movs	r2, #1
 8001978:	9200      	str	r2, [sp, #0]
 800197a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800197c:	f000 fef0 	bl	8002760 <ssd1306_WriteString>
			break;
 8001980:	e24f      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 2:
			ssd1306_Fill(Black);
 8001982:	2000      	movs	r0, #0
 8001984:	f000 fdc6 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001988:	2100      	movs	r1, #0
 800198a:	2004      	movs	r0, #4
 800198c:	f000 ff0e 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001990:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <display_StatusPage+0x30c>)
 8001992:	2201      	movs	r2, #1
 8001994:	9200      	str	r2, [sp, #0]
 8001996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001998:	4847      	ldr	r0, [pc, #284]	@ (8001ab8 <display_StatusPage+0x348>)
 800199a:	f000 fee1 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800199e:	2119      	movs	r1, #25
 80019a0:	2002      	movs	r0, #2
 80019a2:	f000 ff03 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019a6:	2000      	movs	r0, #0
 80019a8:	f001 f848 	bl	8002a3c <io_discrete_in_read>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <display_StatusPage+0x246>
 80019b2:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa0 <display_StatusPage+0x330>)
 80019b4:	e000      	b.n	80019b8 <display_StatusPage+0x248>
 80019b6:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <display_StatusPage+0x334>)
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	493a      	ldr	r1, [pc, #232]	@ (8001aa8 <display_StatusPage+0x338>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f016 fd34 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c4:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <display_StatusPage+0x318>)
 80019c6:	f107 0014 	add.w	r0, r7, #20
 80019ca:	2201      	movs	r2, #1
 80019cc:	9200      	str	r2, [sp, #0]
 80019ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d0:	f000 fec6 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d4:	2128      	movs	r1, #40	@ 0x28
 80019d6:	2002      	movs	r0, #2
 80019d8:	f000 fee8 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019dc:	2001      	movs	r0, #1
 80019de:	f001 f82d 	bl	8002a3c <io_discrete_in_read>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <display_StatusPage+0x27c>
 80019e8:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa0 <display_StatusPage+0x330>)
 80019ea:	e000      	b.n	80019ee <display_StatusPage+0x27e>
 80019ec:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa4 <display_StatusPage+0x334>)
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	492e      	ldr	r1, [pc, #184]	@ (8001aac <display_StatusPage+0x33c>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f016 fd19 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <display_StatusPage+0x318>)
 80019fc:	f107 0014 	add.w	r0, r7, #20
 8001a00:	2201      	movs	r2, #1
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a06:	f000 feab 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a0a:	2119      	movs	r1, #25
 8001a0c:	203c      	movs	r0, #60	@ 0x3c
 8001a0e:	f000 fecd 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a12:	2002      	movs	r0, #2
 8001a14:	f001 f812 	bl	8002a3c <io_discrete_in_read>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <display_StatusPage+0x2b2>
 8001a1e:	4a20      	ldr	r2, [pc, #128]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a20:	e000      	b.n	8001a24 <display_StatusPage+0x2b4>
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <display_StatusPage+0x340>)
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f016 fcfe 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a30:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <display_StatusPage+0x318>)
 8001a32:	f107 0014 	add.w	r0, r7, #20
 8001a36:	2201      	movs	r2, #1
 8001a38:	9200      	str	r2, [sp, #0]
 8001a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a3c:	f000 fe90 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a40:	2128      	movs	r1, #40	@ 0x28
 8001a42:	203c      	movs	r0, #60	@ 0x3c
 8001a44:	f000 feb2 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f000 fff7 	bl	8002a3c <io_discrete_in_read>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <display_StatusPage+0x2e8>
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a56:	e000      	b.n	8001a5a <display_StatusPage+0x2ea>
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4915      	ldr	r1, [pc, #84]	@ (8001ab4 <display_StatusPage+0x344>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f016 fce3 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <display_StatusPage+0x318>)
 8001a68:	f107 0014 	add.w	r0, r7, #20
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	9200      	str	r2, [sp, #0]
 8001a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a72:	f000 fe75 	bl	8002760 <ssd1306_WriteString>
			break;
 8001a76:	e1d4      	b.n	8001e22 <display_StatusPage+0x6b2>
 8001a78:	20000646 	.word	0x20000646
 8001a7c:	0801c5a4 	.word	0x0801c5a4
 8001a80:	0801a6c0 	.word	0x0801a6c0
 8001a84:	0801a6c8 	.word	0x0801a6c8
 8001a88:	0801c58c 	.word	0x0801c58c
 8001a8c:	0801a6dc 	.word	0x0801a6dc
 8001a90:	0801a6ec 	.word	0x0801a6ec
 8001a94:	447a0000 	.word	0x447a0000
 8001a98:	0801a6fc 	.word	0x0801a6fc
 8001a9c:	0801a70c 	.word	0x0801a70c
 8001aa0:	0801a714 	.word	0x0801a714
 8001aa4:	0801a718 	.word	0x0801a718
 8001aa8:	0801a71c 	.word	0x0801a71c
 8001aac:	0801a724 	.word	0x0801a724
 8001ab0:	0801a72c 	.word	0x0801a72c
 8001ab4:	0801a734 	.word	0x0801a734
 8001ab8:	0801a73c 	.word	0x0801a73c
		case 3:
			ssd1306_Fill(Black);
 8001abc:	2000      	movs	r0, #0
 8001abe:	f000 fd29 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fe71 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001aca:	4ba4      	ldr	r3, [pc, #656]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad2:	48a3      	ldr	r0, [pc, #652]	@ (8001d60 <display_StatusPage+0x5f0>)
 8001ad4:	f000 fe44 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001ad8:	2119      	movs	r1, #25
 8001ada:	2002      	movs	r0, #2
 8001adc:	f000 fe66 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	f001 f841 	bl	8002b68 <io_holding_reg_read>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	499d      	ldr	r1, [pc, #628]	@ (8001d64 <display_StatusPage+0x5f4>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f016 fc9b 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001af6:	4b9c      	ldr	r3, [pc, #624]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001af8:	f107 0014 	add.w	r0, r7, #20
 8001afc:	2201      	movs	r2, #1
 8001afe:	9200      	str	r2, [sp, #0]
 8001b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b02:	f000 fe2d 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b06:	2128      	movs	r1, #40	@ 0x28
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f000 fe4f 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f001 f82a 	bl	8002b68 <io_holding_reg_read>
 8001b14:	4603      	mov	r3, r0
 8001b16:	461a      	mov	r2, r3
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4993      	ldr	r1, [pc, #588]	@ (8001d6c <display_StatusPage+0x5fc>)
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f016 fc84 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b24:	4b90      	ldr	r3, [pc, #576]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001b26:	f107 0014 	add.w	r0, r7, #20
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	9200      	str	r2, [sp, #0]
 8001b2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b30:	f000 fe16 	bl	8002760 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b34:	e175      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 4:
			ssd1306_Fill(Black);
 8001b36:	2000      	movs	r0, #0
 8001b38:	f000 fcec 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fe34 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b44:	4b85      	ldr	r3, [pc, #532]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b4c:	4884      	ldr	r0, [pc, #528]	@ (8001d60 <display_StatusPage+0x5f0>)
 8001b4e:	f000 fe07 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b52:	2119      	movs	r1, #25
 8001b54:	2002      	movs	r0, #2
 8001b56:	f000 fe29 	bl	80027ac <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0;
			io_holding_reg_get_mode(0, &mode0);
 8001b5a:	f107 0313 	add.w	r3, r7, #19
 8001b5e:	4619      	mov	r1, r3
 8001b60:	2000      	movs	r0, #0
 8001b62:	f001 f8cd 	bl	8002d00 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0 == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b66:	7cfb      	ldrb	r3, [r7, #19]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <display_StatusPage+0x400>
 8001b6c:	4a80      	ldr	r2, [pc, #512]	@ (8001d70 <display_StatusPage+0x600>)
 8001b6e:	e000      	b.n	8001b72 <display_StatusPage+0x402>
 8001b70:	4a80      	ldr	r2, [pc, #512]	@ (8001d74 <display_StatusPage+0x604>)
 8001b72:	f107 0314 	add.w	r3, r7, #20
 8001b76:	4980      	ldr	r1, [pc, #512]	@ (8001d78 <display_StatusPage+0x608>)
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f016 fc57 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b7e:	4b7a      	ldr	r3, [pc, #488]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001b80:	f107 0014 	add.w	r0, r7, #20
 8001b84:	2201      	movs	r2, #1
 8001b86:	9200      	str	r2, [sp, #0]
 8001b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b8a:	f000 fde9 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b8e:	2128      	movs	r1, #40	@ 0x28
 8001b90:	2002      	movs	r0, #2
 8001b92:	f000 fe0b 	bl	80027ac <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1;
			io_holding_reg_get_mode(1, &mode1);
 8001b96:	f107 0312 	add.w	r3, r7, #18
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f001 f8af 	bl	8002d00 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1 == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ba2:	7cbb      	ldrb	r3, [r7, #18]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <display_StatusPage+0x43c>
 8001ba8:	4a71      	ldr	r2, [pc, #452]	@ (8001d70 <display_StatusPage+0x600>)
 8001baa:	e000      	b.n	8001bae <display_StatusPage+0x43e>
 8001bac:	4a71      	ldr	r2, [pc, #452]	@ (8001d74 <display_StatusPage+0x604>)
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4972      	ldr	r1, [pc, #456]	@ (8001d7c <display_StatusPage+0x60c>)
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f016 fc39 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bba:	4b6b      	ldr	r3, [pc, #428]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001bbc:	f107 0014 	add.w	r0, r7, #20
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	9200      	str	r2, [sp, #0]
 8001bc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc6:	f000 fdcb 	bl	8002760 <ssd1306_WriteString>

			break;
 8001bca:	e12a      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 5:
			ssd1306_Fill(Black);
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f000 fca1 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	200c      	movs	r0, #12
 8001bd6:	f000 fde9 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bda:	4b60      	ldr	r3, [pc, #384]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	9200      	str	r2, [sp, #0]
 8001be0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be2:	4867      	ldr	r0, [pc, #412]	@ (8001d80 <display_StatusPage+0x610>)
 8001be4:	f000 fdbc 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001be8:	2119      	movs	r1, #25
 8001bea:	2002      	movs	r0, #2
 8001bec:	f000 fdde 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f001 fab1 	bl	8003158 <io_input_reg_read>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4959      	ldr	r1, [pc, #356]	@ (8001d64 <display_StatusPage+0x5f4>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f016 fc13 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c06:	4b58      	ldr	r3, [pc, #352]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c08:	f107 0014 	add.w	r0, r7, #20
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	9200      	str	r2, [sp, #0]
 8001c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c12:	f000 fda5 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c16:	2128      	movs	r1, #40	@ 0x28
 8001c18:	2002      	movs	r0, #2
 8001c1a:	f000 fdc7 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f001 fa9a 	bl	8003158 <io_input_reg_read>
 8001c24:	4603      	mov	r3, r0
 8001c26:	461a      	mov	r2, r3
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	494f      	ldr	r1, [pc, #316]	@ (8001d6c <display_StatusPage+0x5fc>)
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f016 fbfc 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c34:	4b4c      	ldr	r3, [pc, #304]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c36:	f107 0014 	add.w	r0, r7, #20
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	9200      	str	r2, [sp, #0]
 8001c3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c40:	f000 fd8e 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c44:	2119      	movs	r1, #25
 8001c46:	203c      	movs	r0, #60	@ 0x3c
 8001c48:	f000 fdb0 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	f001 fa83 	bl	8003158 <io_input_reg_read>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	494a      	ldr	r1, [pc, #296]	@ (8001d84 <display_StatusPage+0x614>)
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f016 fbe5 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c62:	4b41      	ldr	r3, [pc, #260]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c64:	f107 0014 	add.w	r0, r7, #20
 8001c68:	2201      	movs	r2, #1
 8001c6a:	9200      	str	r2, [sp, #0]
 8001c6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c6e:	f000 fd77 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c72:	2128      	movs	r1, #40	@ 0x28
 8001c74:	203c      	movs	r0, #60	@ 0x3c
 8001c76:	f000 fd99 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c7a:	2003      	movs	r0, #3
 8001c7c:	f001 fa6c 	bl	8003158 <io_input_reg_read>
 8001c80:	4603      	mov	r3, r0
 8001c82:	461a      	mov	r2, r3
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	493f      	ldr	r1, [pc, #252]	@ (8001d88 <display_StatusPage+0x618>)
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f016 fbce 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c90:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c92:	f107 0014 	add.w	r0, r7, #20
 8001c96:	2201      	movs	r2, #1
 8001c98:	9200      	str	r2, [sp, #0]
 8001c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c9c:	f000 fd60 	bl	8002760 <ssd1306_WriteString>
			break;
 8001ca0:	e0bf      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 6:
			ssd1306_Fill(Black);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f000 fc36 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2007      	movs	r0, #7
 8001cac:	f000 fd7e 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	9200      	str	r2, [sp, #0]
 8001cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb8:	4834      	ldr	r0, [pc, #208]	@ (8001d8c <display_StatusPage+0x61c>)
 8001cba:	f000 fd51 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cbe:	2119      	movs	r1, #25
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f000 fd73 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001cc6:	f7ff fae1 	bl	800128c <automation_get_rule_count>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <display_StatusPage+0x620>)
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f016 fba9 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001cdc:	f107 0014 	add.w	r0, r7, #20
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	9200      	str	r2, [sp, #0]
 8001ce4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce6:	f000 fd3b 	bl	8002760 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	823b      	strh	r3, [r7, #16]
			uint16_t virtHolding = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	81fb      	strh	r3, [r7, #14]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f001 fd4b 	bl	8003794 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001cfe:	f107 030e 	add.w	r3, r7, #14
 8001d02:	4619      	mov	r1, r3
 8001d04:	2001      	movs	r0, #1
 8001d06:	f001 fd45 	bl	8003794 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001d0a:	2128      	movs	r1, #40	@ 0x28
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f000 fd4d 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001d12:	8a3b      	ldrh	r3, [r7, #16]
 8001d14:	461a      	mov	r2, r3
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	491e      	ldr	r1, [pc, #120]	@ (8001d94 <display_StatusPage+0x624>)
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f016 fb85 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001d24:	f107 0014 	add.w	r0, r7, #20
 8001d28:	2201      	movs	r2, #1
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d2e:	f000 fd17 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001d32:	2137      	movs	r1, #55	@ 0x37
 8001d34:	2002      	movs	r0, #2
 8001d36:	f000 fd39 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001d3a:	89fb      	ldrh	r3, [r7, #14]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4915      	ldr	r1, [pc, #84]	@ (8001d98 <display_StatusPage+0x628>)
 8001d44:	4618      	mov	r0, r3
 8001d46:	f016 fb71 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001d4c:	f107 0014 	add.w	r0, r7, #20
 8001d50:	2201      	movs	r2, #1
 8001d52:	9200      	str	r2, [sp, #0]
 8001d54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d56:	f000 fd03 	bl	8002760 <ssd1306_WriteString>
			break;
 8001d5a:	e062      	b.n	8001e22 <display_StatusPage+0x6b2>
 8001d5c:	0801c5a4 	.word	0x0801c5a4
 8001d60:	0801a748 	.word	0x0801a748
 8001d64:	0801a754 	.word	0x0801a754
 8001d68:	0801c58c 	.word	0x0801c58c
 8001d6c:	0801a75c 	.word	0x0801a75c
 8001d70:	0801a764 	.word	0x0801a764
 8001d74:	0801a76c 	.word	0x0801a76c
 8001d78:	0801a71c 	.word	0x0801a71c
 8001d7c:	0801a724 	.word	0x0801a724
 8001d80:	0801a774 	.word	0x0801a774
 8001d84:	0801a780 	.word	0x0801a780
 8001d88:	0801a788 	.word	0x0801a788
 8001d8c:	0801a790 	.word	0x0801a790
 8001d90:	0801a79c 	.word	0x0801a79c
 8001d94:	0801a7a8 	.word	0x0801a7a8
 8001d98:	0801a7b8 	.word	0x0801a7b8
		case 7:
			ssd1306_Fill(Black);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f000 fbb9 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001da2:	2100      	movs	r1, #0
 8001da4:	2032      	movs	r0, #50	@ 0x32
 8001da6:	f000 fd01 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001daa:	4b2c      	ldr	r3, [pc, #176]	@ (8001e5c <display_StatusPage+0x6ec>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	9200      	str	r2, [sp, #0]
 8001db0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db2:	482b      	ldr	r0, [pc, #172]	@ (8001e60 <display_StatusPage+0x6f0>)
 8001db4:	f000 fcd4 	bl	8002760 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f005 fa82 	bl	80072c4 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001dc0:	2119      	movs	r1, #25
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f000 fcf2 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001dc8:	79bb      	ldrb	r3, [r7, #6]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	797b      	ldrb	r3, [r7, #5]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	793b      	ldrb	r3, [r7, #4]
 8001dd2:	f107 0014 	add.w	r0, r7, #20
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4922      	ldr	r1, [pc, #136]	@ (8001e64 <display_StatusPage+0x6f4>)
 8001ddc:	f016 fb26 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001de2:	f107 0014 	add.w	r0, r7, #20
 8001de6:	2201      	movs	r2, #1
 8001de8:	9200      	str	r2, [sp, #0]
 8001dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dec:	f000 fcb8 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001df0:	2128      	movs	r1, #40	@ 0x28
 8001df2:	2002      	movs	r0, #2
 8001df4:	f000 fcda 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001df8:	7a3b      	ldrb	r3, [r7, #8]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	7a7b      	ldrb	r3, [r7, #9]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	7abb      	ldrb	r3, [r7, #10]
 8001e02:	f107 0014 	add.w	r0, r7, #20
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4918      	ldr	r1, [pc, #96]	@ (8001e6c <display_StatusPage+0x6fc>)
 8001e0c:	f016 fb0e 	bl	801842c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e10:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001e12:	f107 0014 	add.w	r0, r7, #20
 8001e16:	2201      	movs	r2, #1
 8001e18:	9200      	str	r2, [sp, #0]
 8001e1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1c:	f000 fca0 	bl	8002760 <ssd1306_WriteString>
			break;
 8001e20:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001e22:	2138      	movs	r1, #56	@ 0x38
 8001e24:	206e      	movs	r0, #110	@ 0x6e
 8001e26:	f000 fcc1 	bl	80027ac <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001e2a:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <display_StatusPage+0x700>)
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b10      	ldr	r3, [pc, #64]	@ (8001e74 <display_StatusPage+0x704>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	f107 0014 	add.w	r0, r7, #20
 8001e38:	490f      	ldr	r1, [pc, #60]	@ (8001e78 <display_StatusPage+0x708>)
 8001e3a:	f016 faf7 	bl	801842c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001e40:	f107 0014 	add.w	r0, r7, #20
 8001e44:	2201      	movs	r2, #1
 8001e46:	9200      	str	r2, [sp, #0]
 8001e48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4a:	f000 fc89 	bl	8002760 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001e4e:	f000 fb79 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001e52:	bf00      	nop
 8001e54:	3738      	adds	r7, #56	@ 0x38
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	0801c5a4 	.word	0x0801c5a4
 8001e60:	0801a7cc 	.word	0x0801a7cc
 8001e64:	0801a7d0 	.word	0x0801a7d0
 8001e68:	0801c58c 	.word	0x0801c58c
 8001e6c:	0801a7e0 	.word	0x0801a7e0
 8001e70:	20000646 	.word	0x20000646
 8001e74:	20000000 	.word	0x20000000
 8001e78:	0801a7f4 	.word	0x0801a7f4

08001e7c <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f000 fb44 	bl	8002514 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2019      	movs	r0, #25
 8001e90:	f000 fc8c 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <display_FactoryResetPage+0x108>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	9200      	str	r2, [sp, #0]
 8001e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e9c:	483a      	ldr	r0, [pc, #232]	@ (8001f88 <display_FactoryResetPage+0x10c>)
 8001e9e:	f000 fc5f 	bl	8002760 <ssd1306_WriteString>

	switch (page) {
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d867      	bhi.n	8001f78 <display_FactoryResetPage+0xfc>
 8001ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb0 <display_FactoryResetPage+0x34>)
 8001eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eae:	bf00      	nop
 8001eb0:	08001ec1 	.word	0x08001ec1
 8001eb4:	08001eef 	.word	0x08001eef
 8001eb8:	08001f1d 	.word	0x08001f1d
 8001ebc:	08001f4b 	.word	0x08001f4b
		case 0:
			ssd1306_SetCursor(2, 25);
 8001ec0:	2119      	movs	r1, #25
 8001ec2:	2002      	movs	r0, #2
 8001ec4:	f000 fc72 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001ec8:	4b30      	ldr	r3, [pc, #192]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	9200      	str	r2, [sp, #0]
 8001ece:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed0:	482f      	ldr	r0, [pc, #188]	@ (8001f90 <display_FactoryResetPage+0x114>)
 8001ed2:	f000 fc45 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ed6:	2128      	movs	r1, #40	@ 0x28
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f000 fc67 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001ede:	4b2b      	ldr	r3, [pc, #172]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	9200      	str	r2, [sp, #0]
 8001ee4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ee6:	482b      	ldr	r0, [pc, #172]	@ (8001f94 <display_FactoryResetPage+0x118>)
 8001ee8:	f000 fc3a 	bl	8002760 <ssd1306_WriteString>
			break;
 8001eec:	e044      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8001eee:	2119      	movs	r1, #25
 8001ef0:	2002      	movs	r0, #2
 8001ef2:	f000 fc5b 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001ef6:	4b25      	ldr	r3, [pc, #148]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	9200      	str	r2, [sp, #0]
 8001efc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001efe:	4826      	ldr	r0, [pc, #152]	@ (8001f98 <display_FactoryResetPage+0x11c>)
 8001f00:	f000 fc2e 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f04:	2128      	movs	r1, #40	@ 0x28
 8001f06:	2002      	movs	r0, #2
 8001f08:	f000 fc50 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	9200      	str	r2, [sp, #0]
 8001f12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f14:	4821      	ldr	r0, [pc, #132]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f16:	f000 fc23 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f1a:	e02d      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8001f1c:	2119      	movs	r1, #25
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f000 fc44 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001f24:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	9200      	str	r2, [sp, #0]
 8001f2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2c:	481c      	ldr	r0, [pc, #112]	@ (8001fa0 <display_FactoryResetPage+0x124>)
 8001f2e:	f000 fc17 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f32:	2128      	movs	r1, #40	@ 0x28
 8001f34:	2002      	movs	r0, #2
 8001f36:	f000 fc39 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	9200      	str	r2, [sp, #0]
 8001f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f42:	4816      	ldr	r0, [pc, #88]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f44:	f000 fc0c 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f48:	e016      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8001f4a:	2119      	movs	r1, #25
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f000 fc2d 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	9200      	str	r2, [sp, #0]
 8001f58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f5a:	4812      	ldr	r0, [pc, #72]	@ (8001fa4 <display_FactoryResetPage+0x128>)
 8001f5c:	f000 fc00 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f60:	2128      	movs	r1, #40	@ 0x28
 8001f62:	2002      	movs	r0, #2
 8001f64:	f000 fc22 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f68:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f70:	480a      	ldr	r0, [pc, #40]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f72:	f000 fbf5 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f76:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001f78:	f000 fae4 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	0801c5a4 	.word	0x0801c5a4
 8001f88:	0801a7fc 	.word	0x0801a7fc
 8001f8c:	0801c58c 	.word	0x0801c58c
 8001f90:	0801a804 	.word	0x0801a804
 8001f94:	0801a818 	.word	0x0801a818
 8001f98:	0801a828 	.word	0x0801a828
 8001f9c:	0801a6b4 	.word	0x0801a6b4
 8001fa0:	0801a83c 	.word	0x0801a83c
 8001fa4:	0801a850 	.word	0x0801a850

08001fa8 <display_BtnPress>:

void display_BtnPress() {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001fac:	4b09      	ldr	r3, [pc, #36]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fae:	881a      	ldrh	r2, [r3, #0]
 8001fb0:	4b09      	ldr	r3, [pc, #36]	@ (8001fd8 <display_BtnPress+0x30>)
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d103      	bne.n	8001fc0 <display_BtnPress+0x18>
		currentPage = 0;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	801a      	strh	r2, [r3, #0]
 8001fbe:	e005      	b.n	8001fcc <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b02      	ldr	r3, [pc, #8]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fca:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001fcc:	f7ff fbd0 	bl	8001770 <display_StatusPage>
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000646 	.word	0x20000646
 8001fd8:	20000000 	.word	0x20000000

08001fdc <display_setPage>:

void display_setPage(uint16_t page) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <display_setPage+0x28>)
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	88fa      	ldrh	r2, [r7, #6]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d803      	bhi.n	8001ff8 <display_setPage+0x1c>
	currentPage = page;
 8001ff0:	4a05      	ldr	r2, [pc, #20]	@ (8002008 <display_setPage+0x2c>)
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	8013      	strh	r3, [r2, #0]
 8001ff6:	e000      	b.n	8001ffa <display_setPage+0x1e>
	if (page > endPage) return;
 8001ff8:	bf00      	nop
}
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	20000000 	.word	0x20000000
 8002008:	20000646 	.word	0x20000646

0800200c <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b08c      	sub	sp, #48	@ 0x30
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	80fb      	strh	r3, [r7, #6]
 8002018:	4613      	mov	r3, r2
 800201a:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800201c:	e04d      	b.n	80020ba <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	f003 031f 	and.w	r3, r3, #31
 8002026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 800202a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800202e:	f1c3 0320 	rsb	r3, r3, #32
 8002032:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8002036:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800203a:	b29b      	uxth	r3, r3
 800203c:	88ba      	ldrh	r2, [r7, #4]
 800203e:	429a      	cmp	r2, r3
 8002040:	d202      	bcs.n	8002048 <EEPROM_Write+0x3c>
 8002042:	88bb      	ldrh	r3, [r7, #4]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	e001      	b.n	800204c <EEPROM_Write+0x40>
 8002048:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800204c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	b29b      	uxth	r3, r3
 8002056:	b2db      	uxtb	r3, r3
 8002058:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	b2db      	uxtb	r3, r3
 800205e:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002060:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	3302      	adds	r3, #2
 800206a:	6839      	ldr	r1, [r7, #0]
 800206c:	4618      	mov	r0, r3
 800206e:	f016 fadc 	bl	801862a <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8002072:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002076:	b29b      	uxth	r3, r3
 8002078:	3302      	adds	r3, #2
 800207a:	b29a      	uxth	r2, r3
 800207c:	f107 0308 	add.w	r3, r7, #8
 8002080:	4619      	mov	r1, r3
 8002082:	20ae      	movs	r0, #174	@ 0xae
 8002084:	f000 f888 	bl	8002198 <I2C_Transmit>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <EEPROM_Write+0x86>
			return false;
 800208e:	2300      	movs	r3, #0
 8002090:	e017      	b.n	80020c2 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8002092:	2005      	movs	r0, #5
 8002094:	f006 f828 	bl	80080e8 <HAL_Delay>

		memAddr += writeLen;
 8002098:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800209c:	b29a      	uxth	r2, r3
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	4413      	add	r3, r2
 80020a2:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 80020a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 80020ae:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	88ba      	ldrh	r2, [r7, #4]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80020ba:	88bb      	ldrh	r3, [r7, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ae      	bne.n	800201e <EEPROM_Write+0x12>
	}

	return true;
 80020c0:	2301      	movs	r3, #1
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3730      	adds	r7, #48	@ 0x30
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	4603      	mov	r3, r0
 80020d2:	6039      	str	r1, [r7, #0]
 80020d4:	80fb      	strh	r3, [r7, #6]
 80020d6:	4613      	mov	r3, r2
 80020d8:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	0a1b      	lsrs	r3, r3, #8
 80020de:	b29b      	uxth	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	733b      	strb	r3, [r7, #12]
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 80020ea:	f107 030c 	add.w	r3, r7, #12
 80020ee:	2202      	movs	r2, #2
 80020f0:	4619      	mov	r1, r3
 80020f2:	20ae      	movs	r0, #174	@ 0xae
 80020f4:	f000 f850 	bl	8002198 <I2C_Transmit>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <EEPROM_Read+0x38>
		return false;
 80020fe:	2300      	movs	r3, #0
 8002100:	e00b      	b.n	800211a <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8002102:	88bb      	ldrh	r3, [r7, #4]
 8002104:	461a      	mov	r2, r3
 8002106:	6839      	ldr	r1, [r7, #0]
 8002108:	20af      	movs	r0, #175	@ 0xaf
 800210a:	f000 f85f 	bl	80021cc <I2C_Receive>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <EEPROM_Read+0x4e>
		return false;
 8002114:	2300      	movs	r3, #0
 8002116:	e000      	b.n	800211a <EEPROM_Read+0x50>
	}

	return true;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	6039      	str	r1, [r7, #0]
 800212c:	80fb      	strh	r3, [r7, #6]
 800212e:	4613      	mov	r3, r2
 8002130:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8002132:	88bb      	ldrh	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <EEPROM_WriteBlock+0x1a>
 8002138:	2301      	movs	r3, #1
 800213a:	e006      	b.n	800214a <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 800213c:	88ba      	ldrh	r2, [r7, #4]
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	6839      	ldr	r1, [r7, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff62 	bl	800200c <EEPROM_Write>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	4603      	mov	r3, r0
 800215a:	6039      	str	r1, [r7, #0]
 800215c:	80fb      	strh	r3, [r7, #6]
 800215e:	4613      	mov	r3, r2
 8002160:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8002162:	88ba      	ldrh	r2, [r7, #4]
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	6839      	ldr	r1, [r7, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ffae 	bl	80020ca <EEPROM_Read>
 800216e:	4603      	mov	r3, r0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <I2C_Setup+0x1c>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000648 	.word	0x20000648

08002198 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af02      	add	r7, sp, #8
 800219e:	4603      	mov	r3, r0
 80021a0:	6039      	str	r1, [r7, #0]
 80021a2:	80fb      	strh	r3, [r7, #6]
 80021a4:	4613      	mov	r3, r2
 80021a6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <I2C_Transmit+0x30>)
 80021aa:	6818      	ldr	r0, [r3, #0]
 80021ac:	88bb      	ldrh	r3, [r7, #4]
 80021ae:	88f9      	ldrh	r1, [r7, #6]
 80021b0:	f04f 32ff 	mov.w	r2, #4294967295
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	f008 fcee 	bl	800ab98 <HAL_I2C_Master_Transmit>
 80021bc:	4603      	mov	r3, r0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000648 	.word	0x20000648

080021cc <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	80fb      	strh	r3, [r7, #6]
 80021d8:	4613      	mov	r3, r2
 80021da:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80021dc:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <I2C_Receive+0x30>)
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	88bb      	ldrh	r3, [r7, #4]
 80021e2:	88f9      	ldrh	r1, [r7, #6]
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	9200      	str	r2, [sp, #0]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	f008 fdec 	bl	800adc8 <HAL_I2C_Master_Receive>
 80021f0:	4603      	mov	r3, r0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000648 	.word	0x20000648

08002200 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b08e      	sub	sp, #56	@ 0x38
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	461a      	mov	r2, r3
 800220e:	4603      	mov	r3, r0
 8002210:	817b      	strh	r3, [r7, #10]
 8002212:	460b      	mov	r3, r1
 8002214:	727b      	strb	r3, [r7, #9]
 8002216:	4613      	mov	r3, r2
 8002218:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	b29b      	uxth	r3, r3
 8002220:	f107 0109 	add.w	r1, r7, #9
 8002224:	2201      	movs	r2, #1
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ffb6 	bl	8002198 <I2C_Transmit>
 800222c:	4603      	mov	r3, r0
 800222e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002232:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00d      	beq.n	8002256 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 800223a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800223e:	f107 0014 	add.w	r0, r7, #20
 8002242:	4a17      	ldr	r2, [pc, #92]	@ (80022a0 <I2C_Read+0xa0>)
 8002244:	2120      	movs	r1, #32
 8002246:	f016 f8bb 	bl	80183c0 <sniprintf>
		usb_serial_println(msg);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4618      	mov	r0, r3
 8002250:	f002 fdae 	bl	8004db0 <usb_serial_println>
 8002254:	e020      	b.n	8002298 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002256:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	b21b      	sxth	r3, r3
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	b21b      	sxth	r3, r3
 8002264:	b29b      	uxth	r3, r3
 8002266:	88fa      	ldrh	r2, [r7, #6]
 8002268:	68f9      	ldr	r1, [r7, #12]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff ffae 	bl	80021cc <I2C_Receive>
 8002270:	4603      	mov	r3, r0
 8002272:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002276:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00c      	beq.n	8002298 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 800227e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002282:	f107 0014 	add.w	r0, r7, #20
 8002286:	4a07      	ldr	r2, [pc, #28]	@ (80022a4 <I2C_Read+0xa4>)
 8002288:	2120      	movs	r1, #32
 800228a:	f016 f899 	bl	80183c0 <sniprintf>
		usb_serial_println(msg);
 800228e:	f107 0314 	add.w	r3, r7, #20
 8002292:	4618      	mov	r0, r3
 8002294:	f002 fd8c 	bl	8004db0 <usb_serial_println>
		return;
	}
#endif
}
 8002298:	3738      	adds	r7, #56	@ 0x38
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	0801a864 	.word	0x0801a864
 80022a4:	0801a87c 	.word	0x0801a87c

080022a8 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	460a      	mov	r2, r1
 80022b2:	71fb      	strb	r3, [r7, #7]
 80022b4:	4613      	mov	r3, r2
 80022b6:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80022bc:	88bb      	ldrh	r3, [r7, #4]
 80022be:	0a1b      	lsrs	r3, r3, #8
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80022c6:	88bb      	ldrh	r3, [r7, #4]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	2203      	movs	r2, #3
 80022d2:	4619      	mov	r1, r3
 80022d4:	2080      	movs	r0, #128	@ 0x80
 80022d6:	f7ff ff5f 	bl	8002198 <I2C_Transmit>
}
 80022da:	bf00      	nop
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	4603      	mov	r3, r0
 80022ea:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80022ec:	79fa      	ldrb	r2, [r7, #7]
 80022ee:	f107 000c 	add.w	r0, r7, #12
 80022f2:	2302      	movs	r3, #2
 80022f4:	2140      	movs	r1, #64	@ 0x40
 80022f6:	f7ff ff83 	bl	8002200 <I2C_Read>
    return (data[0] << 8) | data[1];
 80022fa:	7b3b      	ldrb	r3, [r7, #12]
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	b21a      	sxth	r2, r3
 8002302:	7b7b      	ldrb	r3, [r7, #13]
 8002304:	b21b      	sxth	r3, r3
 8002306:	4313      	orrs	r3, r2
 8002308:	b21b      	sxth	r3, r3
 800230a:	b29b      	uxth	r3, r3
}
 800230c:	4618      	mov	r0, r3
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 800231c:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <INA226_Init+0x34>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	2354      	movs	r3, #84	@ 0x54
 8002326:	461a      	mov	r2, r3
 8002328:	f016 f97f 	bl	801862a <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800232c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff ffb9 	bl	80022a8 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8002336:	f240 1155 	movw	r1, #341	@ 0x155
 800233a:	2005      	movs	r0, #5
 800233c:	f7ff ffb4 	bl	80022a8 <INA226_WriteRegister>
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	2000064c 	.word	0x2000064c

0800234c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002354:	2002      	movs	r0, #2
 8002356:	f7ff ffc4 	bl	80022e2 <INA226_ReadRegister>
 800235a:	4603      	mov	r3, r0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002368:	2000      	movs	r0, #0
 800236a:	f7ff ffef 	bl	800234c <INA226_ReadBusVoltageRaw>
 800236e:	4603      	mov	r3, r0
 8002370:	ee07 3a90 	vmov	s15, r3
 8002374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002378:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002388 <INA226_ReadBusVoltage+0x24>
 800237c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002380:	eeb0 0a67 	vmov.f32	s0, s15
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	3aa3d70a 	.word	0x3aa3d70a

0800238c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002394:	2004      	movs	r0, #4
 8002396:	f7ff ffa4 	bl	80022e2 <INA226_ReadRegister>
 800239a:	4603      	mov	r3, r0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80023a8:	2000      	movs	r0, #0
 80023aa:	f7ff ffef 	bl	800238c <INA226_ReadCurrentRaw>
 80023ae:	4603      	mov	r3, r0
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023b8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80023c8 <INA226_ReadCurrent+0x24>
 80023bc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	391d4952 	.word	0x391d4952

080023cc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af04      	add	r7, sp, #16
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80023e6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ea:	9302      	str	r3, [sp, #8]
 80023ec:	2301      	movs	r3, #1
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2301      	movs	r3, #1
 80023f6:	2200      	movs	r2, #0
 80023f8:	2178      	movs	r1, #120	@ 0x78
 80023fa:	4803      	ldr	r0, [pc, #12]	@ (8002408 <ssd1306_WriteCommand+0x2c>)
 80023fc:	f008 fdda 	bl	800afb4 <HAL_I2C_Mem_Write>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20001194 	.word	0x20001194

0800240c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af04      	add	r7, sp, #16
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	b29b      	uxth	r3, r3
 800241a:	f04f 32ff 	mov.w	r2, #4294967295
 800241e:	9202      	str	r2, [sp, #8]
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	2301      	movs	r3, #1
 8002428:	2240      	movs	r2, #64	@ 0x40
 800242a:	2178      	movs	r1, #120	@ 0x78
 800242c:	4803      	ldr	r0, [pc, #12]	@ (800243c <ssd1306_WriteData+0x30>)
 800242e:	f008 fdc1 	bl	800afb4 <HAL_I2C_Mem_Write>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20001194 	.word	0x20001194

08002440 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002444:	f7ff ffc2 	bl	80023cc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002448:	2064      	movs	r0, #100	@ 0x64
 800244a:	f005 fe4d 	bl	80080e8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800244e:	2000      	movs	r0, #0
 8002450:	f000 f9d8 	bl	8002804 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002454:	2020      	movs	r0, #32
 8002456:	f7ff ffc1 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800245a:	2000      	movs	r0, #0
 800245c:	f7ff ffbe 	bl	80023dc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002460:	20b0      	movs	r0, #176	@ 0xb0
 8002462:	f7ff ffbb 	bl	80023dc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002466:	20c8      	movs	r0, #200	@ 0xc8
 8002468:	f7ff ffb8 	bl	80023dc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800246c:	2000      	movs	r0, #0
 800246e:	f7ff ffb5 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002472:	2010      	movs	r0, #16
 8002474:	f7ff ffb2 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002478:	2040      	movs	r0, #64	@ 0x40
 800247a:	f7ff ffaf 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800247e:	20ff      	movs	r0, #255	@ 0xff
 8002480:	f000 f9ac 	bl	80027dc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002484:	20a1      	movs	r0, #161	@ 0xa1
 8002486:	f7ff ffa9 	bl	80023dc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800248a:	20a6      	movs	r0, #166	@ 0xa6
 800248c:	f7ff ffa6 	bl	80023dc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002490:	20a8      	movs	r0, #168	@ 0xa8
 8002492:	f7ff ffa3 	bl	80023dc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002496:	203f      	movs	r0, #63	@ 0x3f
 8002498:	f7ff ffa0 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800249c:	20a4      	movs	r0, #164	@ 0xa4
 800249e:	f7ff ff9d 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80024a2:	20d3      	movs	r0, #211	@ 0xd3
 80024a4:	f7ff ff9a 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80024a8:	2000      	movs	r0, #0
 80024aa:	f7ff ff97 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80024ae:	20d5      	movs	r0, #213	@ 0xd5
 80024b0:	f7ff ff94 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80024b4:	20f0      	movs	r0, #240	@ 0xf0
 80024b6:	f7ff ff91 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80024ba:	20d9      	movs	r0, #217	@ 0xd9
 80024bc:	f7ff ff8e 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80024c0:	2022      	movs	r0, #34	@ 0x22
 80024c2:	f7ff ff8b 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80024c6:	20da      	movs	r0, #218	@ 0xda
 80024c8:	f7ff ff88 	bl	80023dc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80024cc:	2012      	movs	r0, #18
 80024ce:	f7ff ff85 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80024d2:	20db      	movs	r0, #219	@ 0xdb
 80024d4:	f7ff ff82 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80024d8:	2020      	movs	r0, #32
 80024da:	f7ff ff7f 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80024de:	208d      	movs	r0, #141	@ 0x8d
 80024e0:	f7ff ff7c 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80024e4:	2014      	movs	r0, #20
 80024e6:	f7ff ff79 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80024ea:	2001      	movs	r0, #1
 80024ec:	f000 f98a 	bl	8002804 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80024f0:	2000      	movs	r0, #0
 80024f2:	f000 f80f 	bl	8002514 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80024f6:	f000 f825 	bl	8002544 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80024fa:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <ssd1306_Init+0xd0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <ssd1306_Init+0xd0>)
 8002502:	2200      	movs	r2, #0
 8002504:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002506:	4b02      	ldr	r3, [pc, #8]	@ (8002510 <ssd1306_Init+0xd0>)
 8002508:	2201      	movs	r2, #1
 800250a:	711a      	strb	r2, [r3, #4]
}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000aa0 	.word	0x20000aa0

08002514 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <ssd1306_Fill+0x14>
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <ssd1306_Fill+0x16>
 8002528:	23ff      	movs	r3, #255	@ 0xff
 800252a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800252e:	4619      	mov	r1, r3
 8002530:	4803      	ldr	r0, [pc, #12]	@ (8002540 <ssd1306_Fill+0x2c>)
 8002532:	f015 fffa 	bl	801852a <memset>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200006a0 	.word	0x200006a0

08002544 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800254a:	2300      	movs	r3, #0
 800254c:	71fb      	strb	r3, [r7, #7]
 800254e:	e016      	b.n	800257e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	3b50      	subs	r3, #80	@ 0x50
 8002554:	b2db      	uxtb	r3, r3
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff ff40 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800255c:	2000      	movs	r0, #0
 800255e:	f7ff ff3d 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002562:	2010      	movs	r0, #16
 8002564:	f7ff ff3a 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	01db      	lsls	r3, r3, #7
 800256c:	4a08      	ldr	r2, [pc, #32]	@ (8002590 <ssd1306_UpdateScreen+0x4c>)
 800256e:	4413      	add	r3, r2
 8002570:	2180      	movs	r1, #128	@ 0x80
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff ff4a 	bl	800240c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	3301      	adds	r3, #1
 800257c:	71fb      	strb	r3, [r7, #7]
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	2b07      	cmp	r3, #7
 8002582:	d9e5      	bls.n	8002550 <ssd1306_UpdateScreen+0xc>
    }
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200006a0 	.word	0x200006a0

08002594 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
 800259e:	460b      	mov	r3, r1
 80025a0:	71bb      	strb	r3, [r7, #6]
 80025a2:	4613      	mov	r3, r2
 80025a4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	db3d      	blt.n	800262a <ssd1306_DrawPixel+0x96>
 80025ae:	79bb      	ldrb	r3, [r7, #6]
 80025b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80025b2:	d83a      	bhi.n	800262a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80025b4:	797b      	ldrb	r3, [r7, #5]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d11a      	bne.n	80025f0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80025ba:	79fa      	ldrb	r2, [r7, #7]
 80025bc:	79bb      	ldrb	r3, [r7, #6]
 80025be:	08db      	lsrs	r3, r3, #3
 80025c0:	b2d8      	uxtb	r0, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	01db      	lsls	r3, r3, #7
 80025c6:	4413      	add	r3, r2
 80025c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 80025ca:	5cd3      	ldrb	r3, [r2, r3]
 80025cc:	b25a      	sxtb	r2, r3
 80025ce:	79bb      	ldrb	r3, [r7, #6]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	2101      	movs	r1, #1
 80025d6:	fa01 f303 	lsl.w	r3, r1, r3
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	4313      	orrs	r3, r2
 80025de:	b259      	sxtb	r1, r3
 80025e0:	79fa      	ldrb	r2, [r7, #7]
 80025e2:	4603      	mov	r3, r0
 80025e4:	01db      	lsls	r3, r3, #7
 80025e6:	4413      	add	r3, r2
 80025e8:	b2c9      	uxtb	r1, r1
 80025ea:	4a13      	ldr	r2, [pc, #76]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 80025ec:	54d1      	strb	r1, [r2, r3]
 80025ee:	e01d      	b.n	800262c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80025f0:	79fa      	ldrb	r2, [r7, #7]
 80025f2:	79bb      	ldrb	r3, [r7, #6]
 80025f4:	08db      	lsrs	r3, r3, #3
 80025f6:	b2d8      	uxtb	r0, r3
 80025f8:	4603      	mov	r3, r0
 80025fa:	01db      	lsls	r3, r3, #7
 80025fc:	4413      	add	r3, r2
 80025fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 8002600:	5cd3      	ldrb	r3, [r2, r3]
 8002602:	b25a      	sxtb	r2, r3
 8002604:	79bb      	ldrb	r3, [r7, #6]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	2101      	movs	r1, #1
 800260c:	fa01 f303 	lsl.w	r3, r1, r3
 8002610:	b25b      	sxtb	r3, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	b25b      	sxtb	r3, r3
 8002616:	4013      	ands	r3, r2
 8002618:	b259      	sxtb	r1, r3
 800261a:	79fa      	ldrb	r2, [r7, #7]
 800261c:	4603      	mov	r3, r0
 800261e:	01db      	lsls	r3, r3, #7
 8002620:	4413      	add	r3, r2
 8002622:	b2c9      	uxtb	r1, r1
 8002624:	4a04      	ldr	r2, [pc, #16]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 8002626:	54d1      	strb	r1, [r2, r3]
 8002628:	e000      	b.n	800262c <ssd1306_DrawPixel+0x98>
        return;
 800262a:	bf00      	nop
    }
}
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	200006a0 	.word	0x200006a0

0800263c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b089      	sub	sp, #36	@ 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	4604      	mov	r4, r0
 8002644:	4638      	mov	r0, r7
 8002646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800264a:	4623      	mov	r3, r4
 800264c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	2b1f      	cmp	r3, #31
 8002652:	d902      	bls.n	800265a <ssd1306_WriteChar+0x1e>
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	2b7e      	cmp	r3, #126	@ 0x7e
 8002658:	d901      	bls.n	800265e <ssd1306_WriteChar+0x22>
        return 0;
 800265a:	2300      	movs	r3, #0
 800265c:	e079      	b.n	8002752 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d005      	beq.n	8002670 <ssd1306_WriteChar+0x34>
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	3b20      	subs	r3, #32
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	e000      	b.n	8002672 <ssd1306_WriteChar+0x36>
 8002670:	783b      	ldrb	r3, [r7, #0]
 8002672:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002674:	4b39      	ldr	r3, [pc, #228]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	461a      	mov	r2, r3
 800267a:	7dfb      	ldrb	r3, [r7, #23]
 800267c:	4413      	add	r3, r2
 800267e:	2b80      	cmp	r3, #128	@ 0x80
 8002680:	dc06      	bgt.n	8002690 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002682:	4b36      	ldr	r3, [pc, #216]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002684:	885b      	ldrh	r3, [r3, #2]
 8002686:	461a      	mov	r2, r3
 8002688:	787b      	ldrb	r3, [r7, #1]
 800268a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800268c:	2b40      	cmp	r3, #64	@ 0x40
 800268e:	dd01      	ble.n	8002694 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002690:	2300      	movs	r3, #0
 8002692:	e05e      	b.n	8002752 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
 8002698:	e04d      	b.n	8002736 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	3b20      	subs	r3, #32
 80026a0:	7879      	ldrb	r1, [r7, #1]
 80026a2:	fb01 f303 	mul.w	r3, r1, r3
 80026a6:	4619      	mov	r1, r3
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	440b      	add	r3, r1
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80026b4:	2300      	movs	r3, #0
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	e036      	b.n	8002728 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d013      	beq.n	80026f2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80026ca:	4b24      	ldr	r3, [pc, #144]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	4413      	add	r3, r2
 80026d6:	b2d8      	uxtb	r0, r3
 80026d8:	4b20      	ldr	r3, [pc, #128]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026da:	885b      	ldrh	r3, [r3, #2]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4413      	add	r3, r2
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80026ea:	4619      	mov	r1, r3
 80026ec:	f7ff ff52 	bl	8002594 <ssd1306_DrawPixel>
 80026f0:	e017      	b.n	8002722 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	4413      	add	r3, r2
 80026fe:	b2d8      	uxtb	r0, r3
 8002700:	4b16      	ldr	r3, [pc, #88]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002702:	885b      	ldrh	r3, [r3, #2]
 8002704:	b2da      	uxtb	r2, r3
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	4413      	add	r3, r2
 800270c:	b2d9      	uxtb	r1, r3
 800270e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002712:	2b00      	cmp	r3, #0
 8002714:	bf0c      	ite	eq
 8002716:	2301      	moveq	r3, #1
 8002718:	2300      	movne	r3, #0
 800271a:	b2db      	uxtb	r3, r3
 800271c:	461a      	mov	r2, r3
 800271e:	f7ff ff39 	bl	8002594 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	3301      	adds	r3, #1
 8002726:	61bb      	str	r3, [r7, #24]
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3c4      	bcc.n	80026ba <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	3301      	adds	r3, #1
 8002734:	61fb      	str	r3, [r7, #28]
 8002736:	787b      	ldrb	r3, [r7, #1]
 8002738:	461a      	mov	r2, r3
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	4293      	cmp	r3, r2
 800273e:	d3ac      	bcc.n	800269a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002742:	881a      	ldrh	r2, [r3, #0]
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	b29b      	uxth	r3, r3
 8002748:	4413      	add	r3, r2
 800274a:	b29a      	uxth	r2, r3
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <ssd1306_WriteChar+0x120>)
 800274e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3724      	adds	r7, #36	@ 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd90      	pop	{r4, r7, pc}
 800275a:	bf00      	nop
 800275c:	20000aa0 	.word	0x20000aa0

08002760 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af02      	add	r7, sp, #8
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	4638      	mov	r0, r7
 800276a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800276e:	e013      	b.n	8002798 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	7818      	ldrb	r0, [r3, #0]
 8002774:	7e3b      	ldrb	r3, [r7, #24]
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	463b      	mov	r3, r7
 800277a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800277c:	f7ff ff5e 	bl	800263c <ssd1306_WriteChar>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d002      	beq.n	8002792 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	e008      	b.n	80027a4 <ssd1306_WriteString+0x44>
        }
        str++;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	3301      	adds	r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1e7      	bne.n	8002770 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	781b      	ldrb	r3, [r3, #0]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	460a      	mov	r2, r1
 80027b6:	71fb      	strb	r3, [r7, #7]
 80027b8:	4613      	mov	r3, r2
 80027ba:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	b29a      	uxth	r2, r3
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <ssd1306_SetCursor+0x2c>)
 80027c2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80027c4:	79bb      	ldrb	r3, [r7, #6]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	4b03      	ldr	r3, [pc, #12]	@ (80027d8 <ssd1306_SetCursor+0x2c>)
 80027ca:	805a      	strh	r2, [r3, #2]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	20000aa0 	.word	0x20000aa0

080027dc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80027e6:	2381      	movs	r3, #129	@ 0x81
 80027e8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fdf5 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fdf1 	bl	80023dc <ssd1306_WriteCommand>
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002814:	23af      	movs	r3, #175	@ 0xaf
 8002816:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002818:	4b08      	ldr	r3, [pc, #32]	@ (800283c <ssd1306_SetDisplayOn+0x38>)
 800281a:	2201      	movs	r2, #1
 800281c:	715a      	strb	r2, [r3, #5]
 800281e:	e004      	b.n	800282a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002820:	23ae      	movs	r3, #174	@ 0xae
 8002822:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <ssd1306_SetDisplayOn+0x38>)
 8002826:	2200      	movs	r2, #0
 8002828:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff fdd5 	bl	80023dc <ssd1306_WriteCommand>
}
 8002832:	bf00      	nop
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000aa0 	.word	0x20000aa0

08002840 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800284a:	4b23      	ldr	r3, [pc, #140]	@ (80028d8 <io_coil_add_channel+0x98>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	2b20      	cmp	r3, #32
 8002850:	d101      	bne.n	8002856 <io_coil_add_channel+0x16>
		return false;
 8002852:	2300      	movs	r3, #0
 8002854:	e039      	b.n	80028ca <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a20      	ldr	r2, [pc, #128]	@ (80028dc <io_coil_add_channel+0x9c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d10b      	bne.n	8002876 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 800285e:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <io_coil_add_channel+0xa0>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d901      	bls.n	800286a <io_coil_add_channel+0x2a>
			return false;
 8002866:	2300      	movs	r3, #0
 8002868:	e02f      	b.n	80028ca <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800286a:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <io_coil_add_channel+0xa0>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	3301      	adds	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	4b1b      	ldr	r3, [pc, #108]	@ (80028e0 <io_coil_add_channel+0xa0>)
 8002874:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002876:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <io_coil_add_channel+0x98>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	4619      	mov	r1, r3
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <io_coil_add_channel+0xa4>)
 800287e:	460b      	mov	r3, r1
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	440b      	add	r3, r1
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <io_coil_add_channel+0x98>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	4a14      	ldr	r2, [pc, #80]	@ (80028e4 <io_coil_add_channel+0xa4>)
 8002894:	460b      	mov	r3, r1
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	440b      	add	r3, r1
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	3304      	adds	r3, #4
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	4a0e      	ldr	r2, [pc, #56]	@ (80028e4 <io_coil_add_channel+0xa4>)
 80028ac:	460b      	mov	r3, r1
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	440b      	add	r3, r1
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	4413      	add	r3, r2
 80028b6:	3308      	adds	r3, #8
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	4b04      	ldr	r3, [pc, #16]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028c6:	801a      	strh	r2, [r3, #0]
	return true;
 80028c8:	2301      	movs	r3, #1
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000c28 	.word	0x20000c28
 80028dc:	080029a9 	.word	0x080029a9
 80028e0:	20000c2a 	.word	0x20000c2a
 80028e4:	20000aa8 	.word	0x20000aa8

080028e8 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 80028f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <io_coil_read+0x38>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	88fa      	ldrh	r2, [r7, #6]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d209      	bcs.n	8002910 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 80028fc:	88fa      	ldrh	r2, [r7, #6]
 80028fe:	4909      	ldr	r1, [pc, #36]	@ (8002924 <io_coil_read+0x3c>)
 8002900:	4613      	mov	r3, r2
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	440b      	add	r3, r1
 800290a:	3308      	adds	r3, #8
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	e000      	b.n	8002912 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000c28 	.word	0x20000c28
 8002924:	20000aa8 	.word	0x20000aa8

08002928 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	460a      	mov	r2, r1
 8002932:	80fb      	strh	r3, [r7, #6]
 8002934:	4613      	mov	r3, r2
 8002936:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002938:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <io_coil_write+0x78>)
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	88fa      	ldrh	r2, [r7, #6]
 800293e:	429a      	cmp	r2, r3
 8002940:	d229      	bcs.n	8002996 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002942:	88fa      	ldrh	r2, [r7, #6]
 8002944:	4917      	ldr	r1, [pc, #92]	@ (80029a4 <io_coil_write+0x7c>)
 8002946:	4613      	mov	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d015      	beq.n	8002982 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002956:	88fa      	ldrh	r2, [r7, #6]
 8002958:	4912      	ldr	r1, [pc, #72]	@ (80029a4 <io_coil_write+0x7c>)
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	681c      	ldr	r4, [r3, #0]
 8002966:	88fa      	ldrh	r2, [r7, #6]
 8002968:	490e      	ldr	r1, [pc, #56]	@ (80029a4 <io_coil_write+0x7c>)
 800296a:	4613      	mov	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	4413      	add	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	3304      	adds	r3, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	797a      	ldrb	r2, [r7, #5]
 800297a:	b292      	uxth	r2, r2
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002982:	88fa      	ldrh	r2, [r7, #6]
 8002984:	4907      	ldr	r1, [pc, #28]	@ (80029a4 <io_coil_write+0x7c>)
 8002986:	4613      	mov	r3, r2
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	3308      	adds	r3, #8
 8002992:	797a      	ldrb	r2, [r7, #5]
 8002994:	701a      	strb	r2, [r3, #0]
	}
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bd90      	pop	{r4, r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000c28 	.word	0x20000c28
 80029a4:	20000aa8 	.word	0x20000aa8

080029a8 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	889b      	ldrh	r3, [r3, #4]
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	4619      	mov	r1, r3
 80029c4:	f008 f834 	bl	800aa30 <HAL_GPIO_WritePin>
}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a13      	ldr	r2, [pc, #76]	@ (8002a2c <io_discrete_in_add_channel+0x5c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d109      	bne.n	80029f6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d81a      	bhi.n	8002a20 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80029ea:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	3301      	adds	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029f4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80029f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 80029f8:	881b      	ldrh	r3, [r3, #0]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002a38 <io_discrete_in_add_channel+0x68>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002a04:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	4a0b      	ldr	r2, [pc, #44]	@ (8002a38 <io_discrete_in_add_channel+0x68>)
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	4413      	add	r3, r2
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	3301      	adds	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a1c:	801a      	strh	r2, [r3, #0]
 8002a1e:	e000      	b.n	8002a22 <io_discrete_in_add_channel+0x52>
			return;
 8002a20:	bf00      	nop
}
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	08002a7d 	.word	0x08002a7d
 8002a30:	20000c4e 	.word	0x20000c4e
 8002a34:	20000c4c 	.word	0x20000c4c
 8002a38:	20000c2c 	.word	0x20000c2c

08002a3c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002a46:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <io_discrete_in_read+0x38>)
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	88fa      	ldrh	r2, [r7, #6]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d20c      	bcs.n	8002a6a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	4a09      	ldr	r2, [pc, #36]	@ (8002a78 <io_discrete_in_read+0x3c>)
 8002a54:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	4907      	ldr	r1, [pc, #28]	@ (8002a78 <io_discrete_in_read+0x3c>)
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	440b      	add	r3, r1
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	4618      	mov	r0, r3
 8002a64:	4790      	blx	r2
 8002a66:	4603      	mov	r3, r0
 8002a68:	e000      	b.n	8002a6c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000c4c 	.word	0x20000c4c
 8002a78:	20000c2c 	.word	0x20000c2c

08002a7c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	889b      	ldrh	r3, [r3, #4]
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f007 ffb4 	bl	800aa00 <HAL_GPIO_ReadPin>
 8002a98:	4603      	mov	r3, r0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002ab2:	4b29      	ldr	r3, [pc, #164]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d101      	bne.n	8002abe <io_holding_reg_add_channel+0x1a>
		return false;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e045      	b.n	8002b4a <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4a26      	ldr	r2, [pc, #152]	@ (8002b5c <io_holding_reg_add_channel+0xb8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d10b      	bne.n	8002ade <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002ac6:	4b26      	ldr	r3, [pc, #152]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d901      	bls.n	8002ad2 <io_holding_reg_add_channel+0x2e>
			return false;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	e03b      	b.n	8002b4a <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002ad2:	4b23      	ldr	r3, [pc, #140]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002adc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	440b      	add	r3, r1
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002af4:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	4619      	mov	r1, r3
 8002afa:	4a1a      	ldr	r2, [pc, #104]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002afc:	460b      	mov	r3, r1
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	440b      	add	r3, r1
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	3304      	adds	r3, #4
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002b0c:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	4a14      	ldr	r2, [pc, #80]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002b14:	460b      	mov	r3, r1
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	440b      	add	r3, r1
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	3308      	adds	r3, #8
 8002b20:	2200      	movs	r2, #0
 8002b22:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002b24:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	440b      	add	r3, r1
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	330a      	adds	r3, #10
 8002b38:	79fa      	ldrb	r2, [r7, #7]
 8002b3a:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002b3c:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b46:	801a      	strh	r2, [r3, #0]
	return true;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	20000dd0 	.word	0x20000dd0
 8002b5c:	08002c35 	.word	0x08002c35
 8002b60:	20000dd2 	.word	0x20000dd2
 8002b64:	20000c50 	.word	0x20000c50

08002b68 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002b72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <io_holding_reg_read+0x38>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	88fa      	ldrh	r2, [r7, #6]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d209      	bcs.n	8002b90 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002b7c:	88fa      	ldrh	r2, [r7, #6]
 8002b7e:	4909      	ldr	r1, [pc, #36]	@ (8002ba4 <io_holding_reg_read+0x3c>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3308      	adds	r3, #8
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	e000      	b.n	8002b92 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000dd0 	.word	0x20000dd0
 8002ba4:	20000c50 	.word	0x20000c50

08002ba8 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	460a      	mov	r2, r1
 8002bb2:	80fb      	strh	r3, [r7, #6]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <io_holding_reg_write+0x84>)
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	88fa      	ldrh	r2, [r7, #6]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d230      	bcs.n	8002c24 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002bc2:	88fa      	ldrh	r2, [r7, #6]
 8002bc4:	491a      	ldr	r1, [pc, #104]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	4413      	add	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01c      	beq.n	8002c10 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002bd6:	88fa      	ldrh	r2, [r7, #6]
 8002bd8:	4915      	ldr	r1, [pc, #84]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bda:	4613      	mov	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	681c      	ldr	r4, [r3, #0]
 8002be6:	88fa      	ldrh	r2, [r7, #6]
 8002be8:	4911      	ldr	r1, [pc, #68]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	6818      	ldr	r0, [r3, #0]
 8002bf8:	88fa      	ldrh	r2, [r7, #6]
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	330a      	adds	r3, #10
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	88bb      	ldrh	r3, [r7, #4]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002c10:	88fa      	ldrh	r2, [r7, #6]
 8002c12:	4907      	ldr	r1, [pc, #28]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002c14:	4613      	mov	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3308      	adds	r3, #8
 8002c20:	88ba      	ldrh	r2, [r7, #4]
 8002c22:	801a      	strh	r2, [r3, #0]
	}
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd90      	pop	{r4, r7, pc}
 8002c2c:	20000dd0 	.word	0x20000dd0
 8002c30:	20000c50 	.word	0x20000c50

08002c34 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]
 8002c40:	4613      	mov	r3, r2
 8002c42:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002c44:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb0 <dac_write_func+0x7c>)
 8002c46:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <dac_write_func+0x20>
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d00a      	beq.n	8002c68 <dac_write_func+0x34>
 8002c52:	e01e      	b.n	8002c92 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002c54:	887a      	ldrh	r2, [r7, #2]
 8002c56:	4613      	mov	r3, r2
 8002c58:	031b      	lsls	r3, r3, #12
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	4a15      	ldr	r2, [pc, #84]	@ (8002cb4 <dac_write_func+0x80>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	0bdb      	lsrs	r3, r3, #15
 8002c64:	617b      	str	r3, [r7, #20]
				break;
 8002c66:	e014      	b.n	8002c92 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002c68:	f240 3311 	movw	r3, #785	@ 0x311
 8002c6c:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002c6e:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002c72:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002c74:	89ba      	ldrh	r2, [r7, #12]
 8002c76:	89fb      	ldrh	r3, [r7, #14]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002c7c:	89fa      	ldrh	r2, [r7, #14]
 8002c7e:	887b      	ldrh	r3, [r7, #2]
 8002c80:	8979      	ldrh	r1, [r7, #10]
 8002c82:	fb01 f303 	mul.w	r3, r1, r3
 8002c86:	490b      	ldr	r1, [pc, #44]	@ (8002cb4 <dac_write_func+0x80>)
 8002c88:	fba1 1303 	umull	r1, r3, r1, r3
 8002c8c:	0bdb      	lsrs	r3, r3, #15
 8002c8e:	4413      	add	r3, r2
 8002c90:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	2200      	movs	r2, #0
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	6938      	ldr	r0, [r7, #16]
 8002c9a:	f007 f815 	bl	8009cc8 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	6938      	ldr	r0, [r7, #16]
 8002ca2:	f006 ffa5 	bl	8009bf0 <HAL_DAC_Start>
#endif
}
 8002ca6:	bf00      	nop
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20001180 	.word	0x20001180
 8002cb4:	80008001 	.word	0x80008001

08002cb8 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	80fb      	strh	r3, [r7, #6]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <io_holding_reg_set_mode+0x40>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	88fa      	ldrh	r2, [r7, #6]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d20d      	bcs.n	8002cee <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8002cd2:	88fa      	ldrh	r2, [r7, #6]
 8002cd4:	4909      	ldr	r1, [pc, #36]	@ (8002cfc <io_holding_reg_set_mode+0x44>)
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	330a      	adds	r3, #10
 8002ce2:	797a      	ldrb	r2, [r7, #5]
 8002ce4:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8002ce6:	f7fe fb5d 	bl	80013a4 <automation_save_rules>
 8002cea:	4603      	mov	r3, r0
 8002cec:	e000      	b.n	8002cf0 <io_holding_reg_set_mode+0x38>
	}
	return false;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000dd0 	.word	0x20000dd0
 8002cfc:	20000c50 	.word	0x20000c50

08002d00 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d40 <io_holding_reg_get_mode+0x40>)
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d20c      	bcs.n	8002d30 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	490a      	ldr	r1, [pc, #40]	@ (8002d44 <io_holding_reg_get_mode+0x44>)
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	440b      	add	r3, r1
 8002d24:	330a      	adds	r3, #10
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	701a      	strb	r2, [r3, #0]
		return true;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000dd0 	.word	0x20000dd0
 8002d44:	20000c50 	.word	0x20000c50

08002d48 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d4c:	b089      	sub	sp, #36	@ 0x24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	4603      	mov	r3, r0
 8002d52:	80fb      	strh	r3, [r7, #6]
 8002d54:	466b      	mov	r3, sp
 8002d56:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	83fb      	strh	r3, [r7, #30]
 8002d60:	e011      	b.n	8002d86 <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002d62:	8bfa      	ldrh	r2, [r7, #30]
 8002d64:	4955      	ldr	r1, [pc, #340]	@ (8002ebc <io_holding_reg_type_save+0x174>)
 8002d66:	4613      	mov	r3, r2
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	4413      	add	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a53      	ldr	r2, [pc, #332]	@ (8002ec0 <io_holding_reg_type_save+0x178>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d103      	bne.n	8002d80 <io_holding_reg_type_save+0x38>
			count++;
 8002d78:	89fb      	ldrh	r3, [r7, #14]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d80:	8bfb      	ldrh	r3, [r7, #30]
 8002d82:	3301      	adds	r3, #1
 8002d84:	83fb      	strh	r3, [r7, #30]
 8002d86:	4b4f      	ldr	r3, [pc, #316]	@ (8002ec4 <io_holding_reg_type_save+0x17c>)
 8002d88:	881b      	ldrh	r3, [r3, #0]
 8002d8a:	8bfa      	ldrh	r2, [r7, #30]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d3e8      	bcc.n	8002d62 <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002d90:	89fb      	ldrh	r3, [r7, #14]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <io_holding_reg_type_save+0x52>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e089      	b.n	8002eae <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8002d9a:	89fb      	ldrh	r3, [r7, #14]
 8002d9c:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8002d9e:	1c99      	adds	r1, r3, #2
 8002da0:	460b      	mov	r3, r1
	uint8_t buffer[
 8002da2:	3b01      	subs	r3, #1
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	2300      	movs	r3, #0
 8002da8:	4688      	mov	r8, r1
 8002daa:	4699      	mov	r9, r3
 8002dac:	f04f 0200 	mov.w	r2, #0
 8002db0:	f04f 0300 	mov.w	r3, #0
 8002db4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002db8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dbc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	460c      	mov	r4, r1
 8002dc4:	461d      	mov	r5, r3
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	00eb      	lsls	r3, r5, #3
 8002dd0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dd4:	00e2      	lsls	r2, r4, #3
 8002dd6:	1dcb      	adds	r3, r1, #7
 8002dd8:	08db      	lsrs	r3, r3, #3
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	ebad 0d03 	sub.w	sp, sp, r3
 8002de0:	466b      	mov	r3, sp
 8002de2:	3300      	adds	r3, #0
 8002de4:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8002dea:	8bbb      	ldrh	r3, [r7, #28]
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4413      	add	r3, r2
 8002df0:	89fa      	ldrh	r2, [r7, #14]
 8002df2:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8002df4:	8bbb      	ldrh	r3, [r7, #28]
 8002df6:	3302      	adds	r3, #2
 8002df8:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	837b      	strh	r3, [r7, #26]
 8002dfe:	e021      	b.n	8002e44 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002e00:	8b7a      	ldrh	r2, [r7, #26]
 8002e02:	492e      	ldr	r1, [pc, #184]	@ (8002ebc <io_holding_reg_type_save+0x174>)
 8002e04:	4613      	mov	r3, r2
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	4413      	add	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a2b      	ldr	r2, [pc, #172]	@ (8002ec0 <io_holding_reg_type_save+0x178>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d113      	bne.n	8002e3e <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8002e16:	8b7b      	ldrh	r3, [r7, #26]
 8002e18:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002e1a:	8b7a      	ldrh	r2, [r7, #26]
 8002e1c:	4927      	ldr	r1, [pc, #156]	@ (8002ebc <io_holding_reg_type_save+0x174>)
 8002e1e:	4613      	mov	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	4413      	add	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	330a      	adds	r3, #10
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002e2e:	8bbb      	ldrh	r3, [r7, #28]
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4413      	add	r3, r2
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8002e38:	8bbb      	ldrh	r3, [r7, #28]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e3e:	8b7b      	ldrh	r3, [r7, #26]
 8002e40:	3301      	adds	r3, #1
 8002e42:	837b      	strh	r3, [r7, #26]
 8002e44:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec4 <io_holding_reg_type_save+0x17c>)
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	8b7a      	ldrh	r2, [r7, #26]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d3d8      	bcc.n	8002e00 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002e4e:	8bba      	ldrh	r2, [r7, #28]
 8002e50:	88fb      	ldrh	r3, [r7, #6]
 8002e52:	6939      	ldr	r1, [r7, #16]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff f964 	bl	8002122 <EEPROM_WriteBlock>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	f083 0301 	eor.w	r3, r3, #1
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <io_holding_reg_type_save+0x122>
 8002e66:	2300      	movs	r3, #0
 8002e68:	e021      	b.n	8002eae <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 8002e6a:	88fa      	ldrh	r2, [r7, #6]
 8002e6c:	8bbb      	ldrh	r3, [r7, #28]
 8002e6e:	4413      	add	r3, r2
 8002e70:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002e72:	8bbb      	ldrh	r3, [r7, #28]
 8002e74:	4619      	mov	r1, r3
 8002e76:	6938      	ldr	r0, [r7, #16]
 8002e78:	f002 fe9a 	bl	8005bb0 <modbus_crc16>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002e80:	f107 010c 	add.w	r1, r7, #12
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	2202      	movs	r2, #2
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff f94a 	bl	8002122 <EEPROM_WriteBlock>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	f083 0301 	eor.w	r3, r3, #1
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <io_holding_reg_type_save+0x156>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e007      	b.n	8002eae <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8002e9e:	88fb      	ldrh	r3, [r7, #6]
 8002ea0:	3302      	adds	r3, #2
 8002ea2:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 8002ea4:	88fb      	ldrh	r3, [r7, #6]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 fa46 	bl	8003338 <io_input_reg_type_save>
 8002eac:	4603      	mov	r3, r0
 8002eae:	46b5      	mov	sp, r6
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3724      	adds	r7, #36	@ 0x24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000c50 	.word	0x20000c50
 8002ec0:	08002c35 	.word	0x08002c35
 8002ec4:	20000dd0 	.word	0x20000dd0

08002ec8 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002ec8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ecc:	b08b      	sub	sp, #44	@ 0x2c
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	80fb      	strh	r3, [r7, #6]
 8002ed4:	466b      	mov	r3, sp
 8002ed6:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8002ed8:	230c      	movs	r3, #12
 8002eda:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 8002edc:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8002ede:	460b      	mov	r3, r1
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	623b      	str	r3, [r7, #32]
 8002ee4:	b28b      	uxth	r3, r1
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	4698      	mov	r8, r3
 8002eea:	4691      	mov	r9, r2
 8002eec:	f04f 0200 	mov.w	r2, #0
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ef8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002efc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f00:	b28b      	uxth	r3, r1
 8002f02:	2200      	movs	r2, #0
 8002f04:	461c      	mov	r4, r3
 8002f06:	4615      	mov	r5, r2
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	00eb      	lsls	r3, r5, #3
 8002f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f16:	00e2      	lsls	r2, r4, #3
 8002f18:	460b      	mov	r3, r1
 8002f1a:	3307      	adds	r3, #7
 8002f1c:	08db      	lsrs	r3, r3, #3
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	ebad 0d03 	sub.w	sp, sp, r3
 8002f24:	466b      	mov	r3, sp
 8002f26:	3300      	adds	r3, #0
 8002f28:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002f2e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	69f9      	ldr	r1, [r7, #28]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff f90c 	bl	8002152 <EEPROM_LoadBlock>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	f083 0301 	eor.w	r3, r3, #1
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <io_holding_reg_type_load+0x82>
		return false;
 8002f46:	2300      	movs	r3, #0
 8002f48:	e074      	b.n	8003034 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8002f4a:	8b7b      	ldrh	r3, [r7, #26]
 8002f4c:	69fa      	ldr	r2, [r7, #28]
 8002f4e:	4413      	add	r3, r2
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 8002f56:	8abb      	ldrh	r3, [r7, #20]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <io_holding_reg_type_load+0x98>
		return false;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	e069      	b.n	8003034 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8002f60:	8b7b      	ldrh	r3, [r7, #26]
 8002f62:	3302      	adds	r3, #2
 8002f64:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8002f66:	8b7b      	ldrh	r3, [r7, #26]
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	18d1      	adds	r1, r2, r3
 8002f6c:	8abb      	ldrh	r3, [r7, #20]
 8002f6e:	009a      	lsls	r2, r3, #2
 8002f70:	f107 030c 	add.w	r3, r7, #12
 8002f74:	4618      	mov	r0, r3
 8002f76:	f015 fb58 	bl	801862a <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8002f7a:	8abb      	ldrh	r3, [r7, #20]
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	8b7b      	ldrh	r3, [r7, #26]
 8002f82:	4413      	add	r3, r2
 8002f84:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002f86:	88fa      	ldrh	r2, [r7, #6]
 8002f88:	8b7b      	ldrh	r3, [r7, #26]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	f107 010a 	add.w	r1, r7, #10
 8002f92:	2202      	movs	r2, #2
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff f8dc 	bl	8002152 <EEPROM_LoadBlock>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	f083 0301 	eor.w	r3, r3, #1
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <io_holding_reg_type_load+0xe2>
		return false;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	e044      	b.n	8003034 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002faa:	8b7b      	ldrh	r3, [r7, #26]
 8002fac:	4619      	mov	r1, r3
 8002fae:	69f8      	ldr	r0, [r7, #28]
 8002fb0:	f002 fdfe 	bl	8005bb0 <modbus_crc16>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 8002fb8:	897b      	ldrh	r3, [r7, #10]
 8002fba:	8b3a      	ldrh	r2, [r7, #24]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d001      	beq.n	8002fc4 <io_holding_reg_type_load+0xfc>
		return false;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	e037      	b.n	8003034 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002fc8:	e024      	b.n	8003014 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8002fca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	3328      	adds	r3, #40	@ 0x28
 8002fd0:	443b      	add	r3, r7
 8002fd2:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8002fd6:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 8002fd8:	8afa      	ldrh	r2, [r7, #22]
 8002fda:	4919      	ldr	r1, [pc, #100]	@ (8003040 <io_holding_reg_type_load+0x178>)
 8002fdc:	4613      	mov	r3, r2
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	4413      	add	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a16      	ldr	r2, [pc, #88]	@ (8003044 <io_holding_reg_type_load+0x17c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d10f      	bne.n	800300e <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 8002fee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ff0:	8afa      	ldrh	r2, [r7, #22]
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	3328      	adds	r3, #40	@ 0x28
 8002ff6:	443b      	add	r3, r7
 8002ff8:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8002ffc:	4910      	ldr	r1, [pc, #64]	@ (8003040 <io_holding_reg_type_load+0x178>)
 8002ffe:	4613      	mov	r3, r2
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	4413      	add	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	330a      	adds	r3, #10
 800300a:	4602      	mov	r2, r0
 800300c:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 800300e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003010:	3301      	adds	r3, #1
 8003012:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003014:	8abb      	ldrh	r3, [r7, #20]
 8003016:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003018:	429a      	cmp	r2, r3
 800301a:	d3d6      	bcc.n	8002fca <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 800301c:	88fa      	ldrh	r2, [r7, #6]
 800301e:	8b7b      	ldrh	r3, [r7, #26]
 8003020:	4413      	add	r3, r2
 8003022:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003024:	88fb      	ldrh	r3, [r7, #6]
 8003026:	3302      	adds	r3, #2
 8003028:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 800302a:	88fb      	ldrh	r3, [r7, #6]
 800302c:	4618      	mov	r0, r3
 800302e:	f000 fa3b 	bl	80034a8 <io_input_reg_type_load>
 8003032:	4603      	mov	r3, r0
 8003034:	46b5      	mov	sp, r6
}
 8003036:	4618      	mov	r0, r3
 8003038:	372c      	adds	r7, #44	@ 0x2c
 800303a:	46bd      	mov	sp, r7
 800303c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003040:	20000c50 	.word	0x20000c50
 8003044:	08002c35 	.word	0x08002c35

08003048 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003052:	2300      	movs	r3, #0
 8003054:	81fb      	strh	r3, [r7, #14]
 8003056:	e017      	b.n	8003088 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003058:	89fa      	ldrh	r2, [r7, #14]
 800305a:	4915      	ldr	r1, [pc, #84]	@ (80030b0 <io_holding_reg_type_clear+0x68>)
 800305c:	4613      	mov	r3, r2
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	4413      	add	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a12      	ldr	r2, [pc, #72]	@ (80030b4 <io_holding_reg_type_clear+0x6c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d109      	bne.n	8003082 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 800306e:	89fa      	ldrh	r2, [r7, #14]
 8003070:	490f      	ldr	r1, [pc, #60]	@ (80030b0 <io_holding_reg_type_clear+0x68>)
 8003072:	4613      	mov	r3, r2
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	330a      	adds	r3, #10
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003082:	89fb      	ldrh	r3, [r7, #14]
 8003084:	3301      	adds	r3, #1
 8003086:	81fb      	strh	r3, [r7, #14]
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <io_holding_reg_type_clear+0x70>)
 800308a:	881b      	ldrh	r3, [r3, #0]
 800308c:	89fa      	ldrh	r2, [r7, #14]
 800308e:	429a      	cmp	r2, r3
 8003090:	d3e2      	bcc.n	8003058 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	f083 0301 	eor.w	r3, r3, #1
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 800309e:	f7fe f981 	bl	80013a4 <automation_save_rules>
 80030a2:	4603      	mov	r3, r0
 80030a4:	e000      	b.n	80030a8 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80030a6:	2301      	movs	r3, #1
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	20000c50 	.word	0x20000c50
 80030b4:	08002c35 	.word	0x08002c35
 80030b8:	20000dd0 	.word	0x20000dd0

080030bc <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	4613      	mov	r3, r2
 80030c8:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003148 <io_input_reg_add_channel+0x8c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d109      	bne.n	80030e6 <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80030d2:	4b1e      	ldr	r3, [pc, #120]	@ (800314c <io_input_reg_add_channel+0x90>)
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	d82f      	bhi.n	800313a <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80030da:	4b1c      	ldr	r3, [pc, #112]	@ (800314c <io_input_reg_add_channel+0x90>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	3301      	adds	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	4b1a      	ldr	r3, [pc, #104]	@ (800314c <io_input_reg_add_channel+0x90>)
 80030e4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80030e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003150 <io_input_reg_add_channel+0x94>)
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	4619      	mov	r1, r3
 80030ec:	4a19      	ldr	r2, [pc, #100]	@ (8003154 <io_input_reg_add_channel+0x98>)
 80030ee:	460b      	mov	r3, r1
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	440b      	add	r3, r1
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4413      	add	r3, r2
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80030fc:	4b14      	ldr	r3, [pc, #80]	@ (8003150 <io_input_reg_add_channel+0x94>)
 80030fe:	881b      	ldrh	r3, [r3, #0]
 8003100:	4619      	mov	r1, r3
 8003102:	4a14      	ldr	r2, [pc, #80]	@ (8003154 <io_input_reg_add_channel+0x98>)
 8003104:	460b      	mov	r3, r1
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	440b      	add	r3, r1
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	3304      	adds	r3, #4
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8003114:	4b0e      	ldr	r3, [pc, #56]	@ (8003150 <io_input_reg_add_channel+0x94>)
 8003116:	881b      	ldrh	r3, [r3, #0]
 8003118:	4619      	mov	r1, r3
 800311a:	4a0e      	ldr	r2, [pc, #56]	@ (8003154 <io_input_reg_add_channel+0x98>)
 800311c:	460b      	mov	r3, r1
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	440b      	add	r3, r1
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	4413      	add	r3, r2
 8003126:	3308      	adds	r3, #8
 8003128:	79fa      	ldrb	r2, [r7, #7]
 800312a:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 800312c:	4b08      	ldr	r3, [pc, #32]	@ (8003150 <io_input_reg_add_channel+0x94>)
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	3301      	adds	r3, #1
 8003132:	b29a      	uxth	r2, r3
 8003134:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <io_input_reg_add_channel+0x94>)
 8003136:	801a      	strh	r2, [r3, #0]
 8003138:	e000      	b.n	800313c <io_input_reg_add_channel+0x80>
			return;
 800313a:	bf00      	nop
}
 800313c:	3714      	adds	r7, #20
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	080031bd 	.word	0x080031bd
 800314c:	20000f56 	.word	0x20000f56
 8003150:	20000f54 	.word	0x20000f54
 8003154:	20000dd4 	.word	0x20000dd4

08003158 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8003158:	b590      	push	{r4, r7, lr}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003162:	4b14      	ldr	r3, [pc, #80]	@ (80031b4 <io_input_reg_read+0x5c>)
 8003164:	881b      	ldrh	r3, [r3, #0]
 8003166:	88fa      	ldrh	r2, [r7, #6]
 8003168:	429a      	cmp	r2, r3
 800316a:	d21d      	bcs.n	80031a8 <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 800316c:	88fa      	ldrh	r2, [r7, #6]
 800316e:	4912      	ldr	r1, [pc, #72]	@ (80031b8 <io_input_reg_read+0x60>)
 8003170:	4613      	mov	r3, r2
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	4413      	add	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	681c      	ldr	r4, [r3, #0]
 800317c:	88fa      	ldrh	r2, [r7, #6]
 800317e:	490e      	ldr	r1, [pc, #56]	@ (80031b8 <io_input_reg_read+0x60>)
 8003180:	4613      	mov	r3, r2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	3304      	adds	r3, #4
 800318c:	6818      	ldr	r0, [r3, #0]
 800318e:	88fa      	ldrh	r2, [r7, #6]
 8003190:	4909      	ldr	r1, [pc, #36]	@ (80031b8 <io_input_reg_read+0x60>)
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	440b      	add	r3, r1
 800319c:	3308      	adds	r3, #8
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	47a0      	blx	r4
 80031a4:	4603      	mov	r3, r0
 80031a6:	e000      	b.n	80031aa <io_input_reg_read+0x52>
	}
	return 0;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd90      	pop	{r4, r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000f54 	.word	0x20000f54
 80031b8:	20000dd4 	.word	0x20000dd4

080031bc <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b08e      	sub	sp, #56	@ 0x38
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80031c8:	4b35      	ldr	r3, [pc, #212]	@ (80032a0 <adc_read_func+0xe4>)
 80031ca:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80031cc:	4834      	ldr	r0, [pc, #208]	@ (80032a0 <adc_read_func+0xe4>)
 80031ce:	f005 fc67 	bl	8008aa0 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80031d2:	f107 030c 	add.w	r3, r7, #12
 80031d6:	2220      	movs	r2, #32
 80031d8:	2100      	movs	r1, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	f015 f9a5 	bl	801852a <memset>
		sConfig.Channel = channel;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80031e4:	2306      	movs	r3, #6
 80031e6:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80031e8:	2304      	movs	r3, #4
 80031ea:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80031ec:	237f      	movs	r3, #127	@ 0x7f
 80031ee:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80031f0:	f107 030c 	add.w	r3, r7, #12
 80031f4:	4619      	mov	r1, r3
 80031f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80031f8:	f005 fd6c 	bl	8008cd4 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80031fc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80031fe:	f005 fb93 	bl	8008928 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8003202:	2164      	movs	r1, #100	@ 0x64
 8003204:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003206:	f005 fc7f 	bl	8008b08 <HAL_ADC_PollForConversion>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d13f      	bne.n	8003290 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8003210:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003212:	f005 fd51 	bl	8008cb8 <HAL_ADC_GetValue>
 8003216:	4603      	mov	r3, r0
 8003218:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 800321a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800321c:	f005 fc40 	bl	8008aa0 <HAL_ADC_Stop>

			switch (mode) {
 8003220:	78fb      	ldrb	r3, [r7, #3]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <adc_read_func+0x70>
 8003226:	2b01      	cmp	r3, #1
 8003228:	d00d      	beq.n	8003246 <adc_read_func+0x8a>
 800322a:	e02f      	b.n	800328c <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 800322c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800322e:	4613      	mov	r3, r2
 8003230:	041b      	lsls	r3, r3, #16
 8003232:	1a9a      	subs	r2, r3, r2
 8003234:	4b1b      	ldr	r3, [pc, #108]	@ (80032a4 <adc_read_func+0xe8>)
 8003236:	fba3 1302 	umull	r1, r3, r3, r2
 800323a:	1ad2      	subs	r2, r2, r3
 800323c:	0852      	lsrs	r2, r2, #1
 800323e:	4413      	add	r3, r2
 8003240:	0adb      	lsrs	r3, r3, #11
 8003242:	b29b      	uxth	r3, r3
 8003244:	e028      	b.n	8003298 <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 8003246:	f240 13f1 	movw	r3, #497	@ 0x1f1
 800324a:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 800324c:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003250:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 8003252:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003254:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003256:	429a      	cmp	r2, r3
 8003258:	d801      	bhi.n	800325e <adc_read_func+0xa2>
 800325a:	2300      	movs	r3, #0
 800325c:	e01c      	b.n	8003298 <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 800325e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003260:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003262:	429a      	cmp	r2, r3
 8003264:	d302      	bcc.n	800326c <adc_read_func+0xb0>
 8003266:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800326a:	e015      	b.n	8003298 <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 800326c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800326e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 8003274:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003276:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	461a      	mov	r2, r3
 800327c:	4613      	mov	r3, r2
 800327e:	041b      	lsls	r3, r3, #16
 8003280:	1a9a      	subs	r2, r3, r2
 8003282:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	b29b      	uxth	r3, r3
 800328a:	e005      	b.n	8003298 <adc_read_func+0xdc>
				}

				default:
					return 0;
 800328c:	2300      	movs	r3, #0
 800328e:	e003      	b.n	8003298 <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 8003290:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003292:	f005 fc05 	bl	8008aa0 <HAL_ADC_Stop>
#endif
	return 0;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3738      	adds	r7, #56	@ 0x38
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20001114 	.word	0x20001114
 80032a4:	00100101 	.word	0x00100101

080032a8 <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	460a      	mov	r2, r1
 80032b2:	80fb      	strh	r3, [r7, #6]
 80032b4:	4613      	mov	r3, r2
 80032b6:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 80032b8:	4b0b      	ldr	r3, [pc, #44]	@ (80032e8 <io_input_reg_set_mode+0x40>)
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	88fa      	ldrh	r2, [r7, #6]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d20d      	bcs.n	80032de <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 80032c2:	88fa      	ldrh	r2, [r7, #6]
 80032c4:	4909      	ldr	r1, [pc, #36]	@ (80032ec <io_input_reg_set_mode+0x44>)
 80032c6:	4613      	mov	r3, r2
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	4413      	add	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	440b      	add	r3, r1
 80032d0:	3308      	adds	r3, #8
 80032d2:	797a      	ldrb	r2, [r7, #5]
 80032d4:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80032d6:	f7fe f865 	bl	80013a4 <automation_save_rules>
 80032da:	4603      	mov	r3, r0
 80032dc:	e000      	b.n	80032e0 <io_input_reg_set_mode+0x38>
	}
	return false;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20000f54 	.word	0x20000f54
 80032ec:	20000dd4 	.word	0x20000dd4

080032f0 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	6039      	str	r1, [r7, #0]
 80032fa:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80032fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003330 <io_input_reg_get_mode+0x40>)
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	88fa      	ldrh	r2, [r7, #6]
 8003302:	429a      	cmp	r2, r3
 8003304:	d20c      	bcs.n	8003320 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 8003306:	88fa      	ldrh	r2, [r7, #6]
 8003308:	490a      	ldr	r1, [pc, #40]	@ (8003334 <io_input_reg_get_mode+0x44>)
 800330a:	4613      	mov	r3, r2
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	3308      	adds	r3, #8
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	701a      	strb	r2, [r3, #0]
		return true;
 800331c:	2301      	movs	r3, #1
 800331e:	e000      	b.n	8003322 <io_input_reg_get_mode+0x32>
	}
	return false;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	20000f54 	.word	0x20000f54
 8003334:	20000dd4 	.word	0x20000dd4

08003338 <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8003338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800333c:	b089      	sub	sp, #36	@ 0x24
 800333e:	af00      	add	r7, sp, #0
 8003340:	4603      	mov	r3, r0
 8003342:	80fb      	strh	r3, [r7, #6]
 8003344:	466b      	mov	r3, sp
 8003346:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8003348:	2300      	movs	r3, #0
 800334a:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 800334c:	2300      	movs	r3, #0
 800334e:	83fb      	strh	r3, [r7, #30]
 8003350:	e011      	b.n	8003376 <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003352:	8bfa      	ldrh	r2, [r7, #30]
 8003354:	4951      	ldr	r1, [pc, #324]	@ (800349c <io_input_reg_type_save+0x164>)
 8003356:	4613      	mov	r3, r2
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4413      	add	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a4f      	ldr	r2, [pc, #316]	@ (80034a0 <io_input_reg_type_save+0x168>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d103      	bne.n	8003370 <io_input_reg_type_save+0x38>
			count++;
 8003368:	89fb      	ldrh	r3, [r7, #14]
 800336a:	3301      	adds	r3, #1
 800336c:	b29b      	uxth	r3, r3
 800336e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003370:	8bfb      	ldrh	r3, [r7, #30]
 8003372:	3301      	adds	r3, #1
 8003374:	83fb      	strh	r3, [r7, #30]
 8003376:	4b4b      	ldr	r3, [pc, #300]	@ (80034a4 <io_input_reg_type_save+0x16c>)
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	8bfa      	ldrh	r2, [r7, #30]
 800337c:	429a      	cmp	r2, r3
 800337e:	d3e8      	bcc.n	8003352 <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003380:	89fb      	ldrh	r3, [r7, #14]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <io_input_reg_type_save+0x52>
 8003386:	2301      	movs	r3, #1
 8003388:	e082      	b.n	8003490 <io_input_reg_type_save+0x158>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 800338a:	89fb      	ldrh	r3, [r7, #14]
 800338c:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 800338e:	1c99      	adds	r1, r3, #2
 8003390:	460b      	mov	r3, r1
	uint8_t buffer[
 8003392:	3b01      	subs	r3, #1
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	2300      	movs	r3, #0
 8003398:	4688      	mov	r8, r1
 800339a:	4699      	mov	r9, r3
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	f04f 0300 	mov.w	r3, #0
 80033a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033b0:	2300      	movs	r3, #0
 80033b2:	460c      	mov	r4, r1
 80033b4:	461d      	mov	r5, r3
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	00eb      	lsls	r3, r5, #3
 80033c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033c4:	00e2      	lsls	r2, r4, #3
 80033c6:	1dcb      	adds	r3, r1, #7
 80033c8:	08db      	lsrs	r3, r3, #3
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	ebad 0d03 	sub.w	sp, sp, r3
 80033d0:	466b      	mov	r3, sp
 80033d2:	3300      	adds	r3, #0
 80033d4:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80033da:	8bbb      	ldrh	r3, [r7, #28]
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4413      	add	r3, r2
 80033e0:	89fa      	ldrh	r2, [r7, #14]
 80033e2:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80033e4:	8bbb      	ldrh	r3, [r7, #28]
 80033e6:	3302      	adds	r3, #2
 80033e8:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80033ea:	2300      	movs	r3, #0
 80033ec:	837b      	strh	r3, [r7, #26]
 80033ee:	e021      	b.n	8003434 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80033f0:	8b7a      	ldrh	r2, [r7, #26]
 80033f2:	492a      	ldr	r1, [pc, #168]	@ (800349c <io_input_reg_type_save+0x164>)
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a27      	ldr	r2, [pc, #156]	@ (80034a0 <io_input_reg_type_save+0x168>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d113      	bne.n	800342e <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003406:	8b7b      	ldrh	r3, [r7, #26]
 8003408:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 800340a:	8b7a      	ldrh	r2, [r7, #26]
 800340c:	4923      	ldr	r1, [pc, #140]	@ (800349c <io_input_reg_type_save+0x164>)
 800340e:	4613      	mov	r3, r2
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	4413      	add	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	3308      	adds	r3, #8
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 800341e:	8bbb      	ldrh	r3, [r7, #28]
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	4413      	add	r3, r2
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003428:	8bbb      	ldrh	r3, [r7, #28]
 800342a:	3304      	adds	r3, #4
 800342c:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 800342e:	8b7b      	ldrh	r3, [r7, #26]
 8003430:	3301      	adds	r3, #1
 8003432:	837b      	strh	r3, [r7, #26]
 8003434:	4b1b      	ldr	r3, [pc, #108]	@ (80034a4 <io_input_reg_type_save+0x16c>)
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	8b7a      	ldrh	r2, [r7, #26]
 800343a:	429a      	cmp	r2, r3
 800343c:	d3d8      	bcc.n	80033f0 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800343e:	8bba      	ldrh	r2, [r7, #28]
 8003440:	88fb      	ldrh	r3, [r7, #6]
 8003442:	6939      	ldr	r1, [r7, #16]
 8003444:	4618      	mov	r0, r3
 8003446:	f7fe fe6c 	bl	8002122 <EEPROM_WriteBlock>
 800344a:	4603      	mov	r3, r0
 800344c:	f083 0301 	eor.w	r3, r3, #1
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <io_input_reg_type_save+0x122>
 8003456:	2300      	movs	r3, #0
 8003458:	e01a      	b.n	8003490 <io_input_reg_type_save+0x158>
	baseAddress += offset;
 800345a:	88fa      	ldrh	r2, [r7, #6]
 800345c:	8bbb      	ldrh	r3, [r7, #28]
 800345e:	4413      	add	r3, r2
 8003460:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003462:	8bbb      	ldrh	r3, [r7, #28]
 8003464:	4619      	mov	r1, r3
 8003466:	6938      	ldr	r0, [r7, #16]
 8003468:	f002 fba2 	bl	8005bb0 <modbus_crc16>
 800346c:	4603      	mov	r3, r0
 800346e:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003470:	f107 010c 	add.w	r1, r7, #12
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	2202      	movs	r2, #2
 8003478:	4618      	mov	r0, r3
 800347a:	f7fe fe52 	bl	8002122 <EEPROM_WriteBlock>
 800347e:	4603      	mov	r3, r0
 8003480:	f083 0301 	eor.w	r3, r3, #1
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <io_input_reg_type_save+0x156>
 800348a:	2300      	movs	r3, #0
 800348c:	e000      	b.n	8003490 <io_input_reg_type_save+0x158>

	return true;
 800348e:	2301      	movs	r3, #1
 8003490:	46b5      	mov	sp, r6
}
 8003492:	4618      	mov	r0, r3
 8003494:	3724      	adds	r7, #36	@ 0x24
 8003496:	46bd      	mov	sp, r7
 8003498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800349c:	20000dd4 	.word	0x20000dd4
 80034a0:	080031bd 	.word	0x080031bd
 80034a4:	20000f54 	.word	0x20000f54

080034a8 <io_input_reg_type_load>:
	}

	return true;
}

bool io_input_reg_type_load(uint16_t baseAddress) {
 80034a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034ac:	b08d      	sub	sp, #52	@ 0x34
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	4603      	mov	r3, r0
 80034b2:	80fb      	strh	r3, [r7, #6]
 80034b4:	466b      	mov	r3, sp
 80034b6:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 80034b8:	2314      	movs	r3, #20
 80034ba:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 80034bc:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80034be:	460b      	mov	r3, r1
 80034c0:	3b01      	subs	r3, #1
 80034c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034c4:	b28b      	uxth	r3, r1
 80034c6:	2200      	movs	r2, #0
 80034c8:	4698      	mov	r8, r3
 80034ca:	4691      	mov	r9, r2
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034e0:	b28b      	uxth	r3, r1
 80034e2:	2200      	movs	r2, #0
 80034e4:	461c      	mov	r4, r3
 80034e6:	4615      	mov	r5, r2
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	00eb      	lsls	r3, r5, #3
 80034f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034f6:	00e2      	lsls	r2, r4, #3
 80034f8:	460b      	mov	r3, r1
 80034fa:	3307      	adds	r3, #7
 80034fc:	08db      	lsrs	r3, r3, #3
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	ebad 0d03 	sub.w	sp, sp, r3
 8003504:	466b      	mov	r3, sp
 8003506:	3300      	adds	r3, #0
 8003508:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 800350a:	2300      	movs	r3, #0
 800350c:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 800350e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003510:	88fb      	ldrh	r3, [r7, #6]
 8003512:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003514:	4618      	mov	r0, r3
 8003516:	f7fe fe1c 	bl	8002152 <EEPROM_LoadBlock>
 800351a:	4603      	mov	r3, r0
 800351c:	f083 0301 	eor.w	r3, r3, #1
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <io_input_reg_type_load+0x82>
		return false;
 8003526:	2300      	movs	r3, #0
 8003528:	e069      	b.n	80035fe <io_input_reg_type_load+0x156>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 800352a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800352c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800352e:	4413      	add	r3, r2
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003536:	8bbb      	ldrh	r3, [r7, #28]
 8003538:	2b04      	cmp	r3, #4
 800353a:	d901      	bls.n	8003540 <io_input_reg_type_load+0x98>
		return false;
 800353c:	2300      	movs	r3, #0
 800353e:	e05e      	b.n	80035fe <io_input_reg_type_load+0x156>
	}
	offset += sizeof(temp_reg_count);
 8003540:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003542:	3302      	adds	r3, #2
 8003544:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003546:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354a:	18d1      	adds	r1, r2, r3
 800354c:	8bbb      	ldrh	r3, [r7, #28]
 800354e:	009a      	lsls	r2, r3, #2
 8003550:	f107 030c 	add.w	r3, r7, #12
 8003554:	4618      	mov	r0, r3
 8003556:	f015 f868 	bl	801862a <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 800355a:	8bbb      	ldrh	r3, [r7, #28]
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	b29a      	uxth	r2, r3
 8003560:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003562:	4413      	add	r3, r2
 8003564:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003566:	88fa      	ldrh	r2, [r7, #6]
 8003568:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800356a:	4413      	add	r3, r2
 800356c:	b29b      	uxth	r3, r3
 800356e:	f107 010a 	add.w	r1, r7, #10
 8003572:	2202      	movs	r2, #2
 8003574:	4618      	mov	r0, r3
 8003576:	f7fe fdec 	bl	8002152 <EEPROM_LoadBlock>
 800357a:	4603      	mov	r3, r0
 800357c:	f083 0301 	eor.w	r3, r3, #1
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <io_input_reg_type_load+0xe2>
		return false;
 8003586:	2300      	movs	r3, #0
 8003588:	e039      	b.n	80035fe <io_input_reg_type_load+0x156>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800358a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800358c:	4619      	mov	r1, r3
 800358e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003590:	f002 fb0e 	bl	8005bb0 <modbus_crc16>
 8003594:	4603      	mov	r3, r0
 8003596:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003598:	897b      	ldrh	r3, [r7, #10]
 800359a:	8c3a      	ldrh	r2, [r7, #32]
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <io_input_reg_type_load+0xfc>
		return false;
 80035a0:	2300      	movs	r3, #0
 80035a2:	e02c      	b.n	80035fe <io_input_reg_type_load+0x156>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80035a4:	2300      	movs	r3, #0
 80035a6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80035a8:	e024      	b.n	80035f4 <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 80035aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	3330      	adds	r3, #48	@ 0x30
 80035b0:	443b      	add	r3, r7
 80035b2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80035b6:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 80035b8:	8bfa      	ldrh	r2, [r7, #30]
 80035ba:	4914      	ldr	r1, [pc, #80]	@ (800360c <io_input_reg_type_load+0x164>)
 80035bc:	4613      	mov	r3, r2
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	4413      	add	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a11      	ldr	r2, [pc, #68]	@ (8003610 <io_input_reg_type_load+0x168>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d10f      	bne.n	80035ee <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 80035ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80035d0:	8bfa      	ldrh	r2, [r7, #30]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	3330      	adds	r3, #48	@ 0x30
 80035d6:	443b      	add	r3, r7
 80035d8:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 80035dc:	490b      	ldr	r1, [pc, #44]	@ (800360c <io_input_reg_type_load+0x164>)
 80035de:	4613      	mov	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	4413      	add	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	440b      	add	r3, r1
 80035e8:	3308      	adds	r3, #8
 80035ea:	4602      	mov	r2, r0
 80035ec:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80035ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80035f0:	3301      	adds	r3, #1
 80035f2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80035f4:	8bbb      	ldrh	r3, [r7, #28]
 80035f6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d3d6      	bcc.n	80035aa <io_input_reg_type_load+0x102>
		}
	}

	return true;
 80035fc:	2301      	movs	r3, #1
 80035fe:	46b5      	mov	sp, r6
}
 8003600:	4618      	mov	r0, r3
 8003602:	3734      	adds	r7, #52	@ 0x34
 8003604:	46bd      	mov	sp, r7
 8003606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800360a:	bf00      	nop
 800360c:	20000dd4 	.word	0x20000dd4
 8003610:	080031bd 	.word	0x080031bd

08003614 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 800361a:	f001 fcdb 	bl	8004fd4 <modbus_master_is_busy>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d15a      	bne.n	80036da <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003624:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <io_modbus_slave_poll_all+0xd4>)
 8003626:	2201      	movs	r2, #1
 8003628:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 800362a:	4b30      	ldr	r3, [pc, #192]	@ (80036ec <io_modbus_slave_poll_all+0xd8>)
 800362c:	881b      	ldrh	r3, [r3, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d055      	beq.n	80036de <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003632:	f002 fb51 	bl	8005cd8 <get_ms>
 8003636:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003638:	2300      	movs	r3, #0
 800363a:	75fb      	strb	r3, [r7, #23]
 800363c:	e046      	b.n	80036cc <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 800363e:	4b2c      	ldr	r3, [pc, #176]	@ (80036f0 <io_modbus_slave_poll_all+0xdc>)
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	461a      	mov	r2, r3
 8003644:	7dfb      	ldrb	r3, [r7, #23]
 8003646:	4413      	add	r3, r2
 8003648:	4a28      	ldr	r2, [pc, #160]	@ (80036ec <io_modbus_slave_poll_all+0xd8>)
 800364a:	8812      	ldrh	r2, [r2, #0]
 800364c:	fb93 f1f2 	sdiv	r1, r3, r2
 8003650:	fb01 f202 	mul.w	r2, r1, r2
 8003654:	1a9b      	subs	r3, r3, r2
 8003656:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003658:	7bfa      	ldrb	r2, [r7, #15]
 800365a:	4613      	mov	r3, r2
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	4413      	add	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4a24      	ldr	r2, [pc, #144]	@ (80036f4 <io_modbus_slave_poll_all+0xe0>)
 8003664:	4413      	add	r3, r2
 8003666:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003674:	d327      	bcc.n	80036c6 <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	7818      	ldrb	r0, [r3, #0]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	7859      	ldrb	r1, [r3, #1]
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	885a      	ldrh	r2, [r3, #2]
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	3304      	adds	r3, #4
 8003686:	f001 fc43 	bl	8004f10 <modbus_master_request_read>
 800368a:	4603      	mov	r3, r0
 800368c:	71fb      	strb	r3, [r7, #7]
			if (success) {
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d012      	beq.n	80036ba <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003694:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <io_modbus_slave_poll_all+0xd4>)
 8003696:	2201      	movs	r2, #1
 8003698:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 80036a0:	7bfb      	ldrb	r3, [r7, #15]
 80036a2:	3301      	adds	r3, #1
 80036a4:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <io_modbus_slave_poll_all+0xd8>)
 80036a6:	8812      	ldrh	r2, [r2, #0]
 80036a8:	fb93 f1f2 	sdiv	r1, r3, r2
 80036ac:	fb01 f202 	mul.w	r2, r1, r2
 80036b0:	1a9b      	subs	r3, r3, r2
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	4b0e      	ldr	r3, [pc, #56]	@ (80036f0 <io_modbus_slave_poll_all+0xdc>)
 80036b6:	701a      	strb	r2, [r3, #0]
				break;
 80036b8:	e012      	b.n	80036e0 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 80036ba:	4b0b      	ldr	r3, [pc, #44]	@ (80036e8 <io_modbus_slave_poll_all+0xd4>)
 80036bc:	2200      	movs	r2, #0
 80036be:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 80036c0:	480d      	ldr	r0, [pc, #52]	@ (80036f8 <io_modbus_slave_poll_all+0xe4>)
 80036c2:	f001 fb75 	bl	8004db0 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80036c6:	7dfb      	ldrb	r3, [r7, #23]
 80036c8:	3301      	adds	r3, #1
 80036ca:	75fb      	strb	r3, [r7, #23]
 80036cc:	7dfb      	ldrb	r3, [r7, #23]
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <io_modbus_slave_poll_all+0xd8>)
 80036d2:	881b      	ldrh	r3, [r3, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d3b2      	bcc.n	800363e <io_modbus_slave_poll_all+0x2a>
 80036d8:	e002      	b.n	80036e0 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 80036da:	bf00      	nop
 80036dc:	e000      	b.n	80036e0 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 80036de:	bf00      	nop
			}
		}
	}
}
 80036e0:	3718      	adds	r7, #24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	20000f8b 	.word	0x20000f8b
 80036ec:	20000f88 	.word	0x20000f88
 80036f0:	20000f8a 	.word	0x20000f8a
 80036f4:	20000f58 	.word	0x20000f58
 80036f8:	0801a894 	.word	0x0801a894

080036fc <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8003706:	79fb      	ldrb	r3, [r7, #7]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <io_virtual_add+0x16>
 800370c:	2b01      	cmp	r3, #1
 800370e:	d013      	beq.n	8003738 <io_virtual_add+0x3c>
 8003710:	e026      	b.n	8003760 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003712:	4b1c      	ldr	r3, [pc, #112]	@ (8003784 <io_virtual_add+0x88>)
 8003714:	881b      	ldrh	r3, [r3, #0]
 8003716:	2b80      	cmp	r3, #128	@ 0x80
 8003718:	d101      	bne.n	800371e <io_virtual_add+0x22>
				return false;
 800371a:	2300      	movs	r3, #0
 800371c:	e02d      	b.n	800377a <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 800371e:	4b19      	ldr	r3, [pc, #100]	@ (8003784 <io_virtual_add+0x88>)
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	4b18      	ldr	r3, [pc, #96]	@ (8003788 <io_virtual_add+0x8c>)
 8003726:	2100      	movs	r1, #0
 8003728:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 800372a:	4b16      	ldr	r3, [pc, #88]	@ (8003784 <io_virtual_add+0x88>)
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	3301      	adds	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	4b14      	ldr	r3, [pc, #80]	@ (8003784 <io_virtual_add+0x88>)
 8003734:	801a      	strh	r2, [r3, #0]
			break;
 8003736:	e015      	b.n	8003764 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003738:	4b14      	ldr	r3, [pc, #80]	@ (800378c <io_virtual_add+0x90>)
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	2b80      	cmp	r3, #128	@ 0x80
 800373e:	d101      	bne.n	8003744 <io_virtual_add+0x48>
				return false;
 8003740:	2300      	movs	r3, #0
 8003742:	e01a      	b.n	800377a <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003744:	4b11      	ldr	r3, [pc, #68]	@ (800378c <io_virtual_add+0x90>)
 8003746:	881b      	ldrh	r3, [r3, #0]
 8003748:	461a      	mov	r2, r3
 800374a:	4b11      	ldr	r3, [pc, #68]	@ (8003790 <io_virtual_add+0x94>)
 800374c:	2100      	movs	r1, #0
 800374e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003752:	4b0e      	ldr	r3, [pc, #56]	@ (800378c <io_virtual_add+0x90>)
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	3301      	adds	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	4b0c      	ldr	r3, [pc, #48]	@ (800378c <io_virtual_add+0x90>)
 800375c:	801a      	strh	r2, [r3, #0]
			break;
 800375e:	e001      	b.n	8003764 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003760:	2300      	movs	r3, #0
 8003762:	e00a      	b.n	800377a <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003764:	f7fd fe1e 	bl	80013a4 <automation_save_rules>
 8003768:	4603      	mov	r3, r0
 800376a:	f083 0301 	eor.w	r3, r3, #1
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <io_virtual_add+0x7c>
		return false;
 8003774:	2300      	movs	r3, #0
 8003776:	e000      	b.n	800377a <io_virtual_add+0x7e>
	}

	return true;
 8003778:	2301      	movs	r3, #1
}
 800377a:	4618      	mov	r0, r3
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	2000100c 	.word	0x2000100c
 8003788:	20000f8c 	.word	0x20000f8c
 800378c:	20001110 	.word	0x20001110
 8003790:	20001010 	.word	0x20001010

08003794 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	6039      	str	r1, [r7, #0]
 800379e:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <io_virtual_get_count+0x16>
 80037a6:	2300      	movs	r3, #0
 80037a8:	e012      	b.n	80037d0 <io_virtual_get_count+0x3c>

	switch (type) {
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <io_virtual_get_count+0x22>
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d006      	beq.n	80037c2 <io_virtual_get_count+0x2e>
 80037b4:	e00b      	b.n	80037ce <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 80037b6:	4b09      	ldr	r3, [pc, #36]	@ (80037dc <io_virtual_get_count+0x48>)
 80037b8:	881a      	ldrh	r2, [r3, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	801a      	strh	r2, [r3, #0]
			return true;
 80037be:	2301      	movs	r3, #1
 80037c0:	e006      	b.n	80037d0 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 80037c2:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <io_virtual_get_count+0x4c>)
 80037c4:	881a      	ldrh	r2, [r3, #0]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	801a      	strh	r2, [r3, #0]
			return true;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e000      	b.n	80037d0 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 80037ce:	2300      	movs	r3, #0
		}
	}
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	2000100c 	.word	0x2000100c
 80037e0:	20001110 	.word	0x20001110

080037e4 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	4603      	mov	r3, r0
 80037ec:	603a      	str	r2, [r7, #0]
 80037ee:	71fb      	strb	r3, [r7, #7]
 80037f0:	460b      	mov	r3, r1
 80037f2:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <io_virtual_read+0x1a>
 80037fa:	2300      	movs	r3, #0
 80037fc:	e024      	b.n	8003848 <io_virtual_read+0x64>

	switch (type) {
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d002      	beq.n	800380a <io_virtual_read+0x26>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d00f      	beq.n	8003828 <io_virtual_read+0x44>
 8003808:	e01d      	b.n	8003846 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 800380a:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <io_virtual_read+0x70>)
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	88ba      	ldrh	r2, [r7, #4]
 8003810:	429a      	cmp	r2, r3
 8003812:	d301      	bcc.n	8003818 <io_virtual_read+0x34>
				return false;
 8003814:	2300      	movs	r3, #0
 8003816:	e017      	b.n	8003848 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8003818:	88bb      	ldrh	r3, [r7, #4]
 800381a:	4a0f      	ldr	r2, [pc, #60]	@ (8003858 <io_virtual_read+0x74>)
 800381c:	5cd3      	ldrb	r3, [r2, r3]
 800381e:	461a      	mov	r2, r3
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	801a      	strh	r2, [r3, #0]
			return true;
 8003824:	2301      	movs	r3, #1
 8003826:	e00f      	b.n	8003848 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003828:	4b0c      	ldr	r3, [pc, #48]	@ (800385c <io_virtual_read+0x78>)
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	88ba      	ldrh	r2, [r7, #4]
 800382e:	429a      	cmp	r2, r3
 8003830:	d301      	bcc.n	8003836 <io_virtual_read+0x52>
				return false;
 8003832:	2300      	movs	r3, #0
 8003834:	e008      	b.n	8003848 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8003836:	88bb      	ldrh	r3, [r7, #4]
 8003838:	4a09      	ldr	r2, [pc, #36]	@ (8003860 <io_virtual_read+0x7c>)
 800383a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	801a      	strh	r2, [r3, #0]
			return true;
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8003846:	2300      	movs	r3, #0
		}
	}
}
 8003848:	4618      	mov	r0, r3
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	2000100c 	.word	0x2000100c
 8003858:	20000f8c 	.word	0x20000f8c
 800385c:	20001110 	.word	0x20001110
 8003860:	20001010 	.word	0x20001010

08003864 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	4603      	mov	r3, r0
 800386c:	71fb      	strb	r3, [r7, #7]
 800386e:	460b      	mov	r3, r1
 8003870:	80bb      	strh	r3, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8003876:	79fb      	ldrb	r3, [r7, #7]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <io_virtual_write+0x1e>
 800387c:	2b01      	cmp	r3, #1
 800387e:	d013      	beq.n	80038a8 <io_virtual_write+0x44>
 8003880:	e020      	b.n	80038c4 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003882:	4b14      	ldr	r3, [pc, #80]	@ (80038d4 <io_virtual_write+0x70>)
 8003884:	881b      	ldrh	r3, [r3, #0]
 8003886:	88ba      	ldrh	r2, [r7, #4]
 8003888:	429a      	cmp	r2, r3
 800388a:	d301      	bcc.n	8003890 <io_virtual_write+0x2c>
				return false;
 800388c:	2300      	movs	r3, #0
 800388e:	e01a      	b.n	80038c6 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003890:	887b      	ldrh	r3, [r7, #2]
 8003892:	2b00      	cmp	r3, #0
 8003894:	bf14      	ite	ne
 8003896:	2301      	movne	r3, #1
 8003898:	2300      	moveq	r3, #0
 800389a:	b2da      	uxtb	r2, r3
 800389c:	88bb      	ldrh	r3, [r7, #4]
 800389e:	4611      	mov	r1, r2
 80038a0:	4a0d      	ldr	r2, [pc, #52]	@ (80038d8 <io_virtual_write+0x74>)
 80038a2:	54d1      	strb	r1, [r2, r3]
			return true;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e00e      	b.n	80038c6 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80038a8:	4b0c      	ldr	r3, [pc, #48]	@ (80038dc <io_virtual_write+0x78>)
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	88ba      	ldrh	r2, [r7, #4]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d301      	bcc.n	80038b6 <io_virtual_write+0x52>
				return false;
 80038b2:	2300      	movs	r3, #0
 80038b4:	e007      	b.n	80038c6 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 80038b6:	88bb      	ldrh	r3, [r7, #4]
 80038b8:	4909      	ldr	r1, [pc, #36]	@ (80038e0 <io_virtual_write+0x7c>)
 80038ba:	887a      	ldrh	r2, [r7, #2]
 80038bc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <io_virtual_write+0x62>
		}
		default: {
			return false;
 80038c4:	2300      	movs	r3, #0
		}
	}
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	2000100c 	.word	0x2000100c
 80038d8:	20000f8c 	.word	0x20000f8c
 80038dc:	20001110 	.word	0x20001110
 80038e0:	20001010 	.word	0x20001010

080038e4 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b0e6      	sub	sp, #408	@ 0x198
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	4602      	mov	r2, r0
 80038ec:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80038f0:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80038f4:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 80038f6:	2300      	movs	r3, #0
 80038f8:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 80038fc:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003900:	f107 0210 	add.w	r2, r7, #16
 8003904:	4413      	add	r3, r2
 8003906:	4a4c      	ldr	r2, [pc, #304]	@ (8003a38 <io_virtual_save+0x154>)
 8003908:	8812      	ldrh	r2, [r2, #0]
 800390a:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 800390c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003910:	3302      	adds	r3, #2
 8003912:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8003916:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800391a:	f107 0210 	add.w	r2, r7, #16
 800391e:	4413      	add	r3, r2
 8003920:	4a45      	ldr	r2, [pc, #276]	@ (8003a38 <io_virtual_save+0x154>)
 8003922:	8812      	ldrh	r2, [r2, #0]
 8003924:	4945      	ldr	r1, [pc, #276]	@ (8003a3c <io_virtual_save+0x158>)
 8003926:	4618      	mov	r0, r3
 8003928:	f014 fe7f 	bl	801862a <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 800392c:	4b42      	ldr	r3, [pc, #264]	@ (8003a38 <io_virtual_save+0x154>)
 800392e:	881a      	ldrh	r2, [r3, #0]
 8003930:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003934:	4413      	add	r3, r2
 8003936:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 800393a:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800393e:	f107 0210 	add.w	r2, r7, #16
 8003942:	4413      	add	r3, r2
 8003944:	4a3e      	ldr	r2, [pc, #248]	@ (8003a40 <io_virtual_save+0x15c>)
 8003946:	8812      	ldrh	r2, [r2, #0]
 8003948:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 800394a:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800394e:	3302      	adds	r3, #2
 8003950:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8003954:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003958:	f107 0210 	add.w	r2, r7, #16
 800395c:	4413      	add	r3, r2
 800395e:	4a38      	ldr	r2, [pc, #224]	@ (8003a40 <io_virtual_save+0x15c>)
 8003960:	8812      	ldrh	r2, [r2, #0]
 8003962:	0052      	lsls	r2, r2, #1
 8003964:	4937      	ldr	r1, [pc, #220]	@ (8003a44 <io_virtual_save+0x160>)
 8003966:	4618      	mov	r0, r3
 8003968:	f014 fe5f 	bl	801862a <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 800396c:	4b34      	ldr	r3, [pc, #208]	@ (8003a40 <io_virtual_save+0x15c>)
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	b29a      	uxth	r2, r3
 8003974:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003978:	4413      	add	r3, r2
 800397a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800397e:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003982:	f107 0110 	add.w	r1, r7, #16
 8003986:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800398a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800398e:	881b      	ldrh	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe fbc6 	bl	8002122 <EEPROM_WriteBlock>
 8003996:	4603      	mov	r3, r0
 8003998:	f083 0301 	eor.w	r3, r3, #1
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <io_virtual_save+0xc2>
 80039a2:	2300      	movs	r3, #0
 80039a4:	e042      	b.n	8003a2c <io_virtual_save+0x148>
	baseAddress += offset;
 80039a6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80039aa:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80039ae:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80039b2:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80039b6:	8811      	ldrh	r1, [r2, #0]
 80039b8:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80039bc:	440a      	add	r2, r1
 80039be:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80039c0:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80039c4:	f107 0310 	add.w	r3, r7, #16
 80039c8:	4611      	mov	r1, r2
 80039ca:	4618      	mov	r0, r3
 80039cc:	f002 f8f0 	bl	8005bb0 <modbus_crc16>
 80039d0:	4603      	mov	r3, r0
 80039d2:	461a      	mov	r2, r3
 80039d4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80039d8:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 80039dc:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80039de:	f107 010e 	add.w	r1, r7, #14
 80039e2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80039e6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80039ea:	881b      	ldrh	r3, [r3, #0]
 80039ec:	2202      	movs	r2, #2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fe fb97 	bl	8002122 <EEPROM_WriteBlock>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f083 0301 	eor.w	r3, r3, #1
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <io_virtual_save+0x120>
 8003a00:	2300      	movs	r3, #0
 8003a02:	e013      	b.n	8003a2c <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8003a04:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a08:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003a0c:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003a10:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003a14:	8812      	ldrh	r2, [r2, #0]
 8003a16:	3202      	adds	r2, #2
 8003a18:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8003a1a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a1e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003a22:	881b      	ldrh	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff f98f 	bl	8002d48 <io_holding_reg_type_save>
 8003a2a:	4603      	mov	r3, r0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	2000100c 	.word	0x2000100c
 8003a3c:	20000f8c 	.word	0x20000f8c
 8003a40:	20001110 	.word	0x20001110
 8003a44:	20001010 	.word	0x20001010

08003a48 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	4602      	mov	r2, r0
 8003a52:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003a56:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003a5a:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003a62:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8003a66:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8003a6a:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003a6e:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8003a72:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003a76:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003a7a:	881b      	ldrh	r3, [r3, #0]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fe fb68 	bl	8002152 <EEPROM_LoadBlock>
 8003a82:	4603      	mov	r3, r0
 8003a84:	f083 0301 	eor.w	r3, r3, #1
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <io_virtual_load+0x4a>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	e0dd      	b.n	8003c4e <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8003a92:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003a96:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003a9a:	4413      	add	r3, r2
 8003a9c:	881b      	ldrh	r3, [r3, #0]
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003aa4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003aa8:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8003aaa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003aae:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003ab2:	881b      	ldrh	r3, [r3, #0]
 8003ab4:	2b80      	cmp	r3, #128	@ 0x80
 8003ab6:	d901      	bls.n	8003abc <io_virtual_load+0x74>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	e0c8      	b.n	8003c4e <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8003abc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003ac6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003aca:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003ace:	18d1      	adds	r1, r2, r3
 8003ad0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003ad4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003ad8:	881b      	ldrh	r3, [r3, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f014 fda2 	bl	801862a <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8003ae6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003aea:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003aee:	881a      	ldrh	r2, [r3, #0]
 8003af0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003af4:	4413      	add	r3, r2
 8003af6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8003afa:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003afe:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003b02:	4413      	add	r3, r2
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b0c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003b10:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8003b12:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b16:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003b1a:	881b      	ldrh	r3, [r3, #0]
 8003b1c:	2b80      	cmp	r3, #128	@ 0x80
 8003b1e:	d901      	bls.n	8003b24 <io_virtual_load+0xdc>
 8003b20:	2300      	movs	r3, #0
 8003b22:	e094      	b.n	8003c4e <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8003b24:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b28:	3302      	adds	r3, #2
 8003b2a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003b2e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b32:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003b36:	18d1      	adds	r1, r2, r3
 8003b38:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b3c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003b40:	881b      	ldrh	r3, [r3, #0]
 8003b42:	005a      	lsls	r2, r3, #1
 8003b44:	f107 030c 	add.w	r3, r7, #12
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f014 fd6e 	bl	801862a <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003b4e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b52:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b60:	4413      	add	r3, r2
 8003b62:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8003b66:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b6a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003b6e:	881a      	ldrh	r2, [r3, #0]
 8003b70:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b74:	4413      	add	r3, r2
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f107 010a 	add.w	r1, r7, #10
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fae7 	bl	8002152 <EEPROM_LoadBlock>
 8003b84:	4603      	mov	r3, r0
 8003b86:	f083 0301 	eor.w	r3, r3, #1
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <io_virtual_load+0x14c>
 8003b90:	2300      	movs	r3, #0
 8003b92:	e05c      	b.n	8003c4e <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003b94:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003b98:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003b9c:	4611      	mov	r1, r2
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f002 f806 	bl	8005bb0 <modbus_crc16>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8003baa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bae:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d001      	beq.n	8003bc0 <io_virtual_load+0x178>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	e046      	b.n	8003c4e <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003bc0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bc4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003bc8:	881a      	ldrh	r2, [r3, #0]
 8003bca:	4b23      	ldr	r3, [pc, #140]	@ (8003c58 <io_virtual_load+0x210>)
 8003bcc:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003bce:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bd2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003bd6:	881b      	ldrh	r3, [r3, #0]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003bde:	4619      	mov	r1, r3
 8003be0:	481e      	ldr	r0, [pc, #120]	@ (8003c5c <io_virtual_load+0x214>)
 8003be2:	f014 fd22 	bl	801862a <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8003be6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bea:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003bee:	881a      	ldrh	r2, [r3, #0]
 8003bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c60 <io_virtual_load+0x218>)
 8003bf2:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003bf4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bf8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	005a      	lsls	r2, r3, #1
 8003c00:	f107 030c 	add.w	r3, r7, #12
 8003c04:	4619      	mov	r1, r3
 8003c06:	4817      	ldr	r0, [pc, #92]	@ (8003c64 <io_virtual_load+0x21c>)
 8003c08:	f014 fd0f 	bl	801862a <memcpy>

	baseAddress += offset;
 8003c0c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c10:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003c14:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003c18:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003c1c:	8811      	ldrh	r1, [r2, #0]
 8003c1e:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003c22:	440a      	add	r2, r1
 8003c24:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8003c26:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c2a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003c2e:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003c32:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003c36:	8812      	ldrh	r2, [r2, #0]
 8003c38:	3202      	adds	r2, #2
 8003c3a:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8003c3c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c40:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff f93e 	bl	8002ec8 <io_holding_reg_type_load>
 8003c4c:	4603      	mov	r3, r0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	2000100c 	.word	0x2000100c
 8003c5c:	20000f8c 	.word	0x20000f8c
 8003c60:	20001110 	.word	0x20001110
 8003c64:	20001010 	.word	0x20001010

08003c68 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c98 <io_virtual_clear+0x30>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003c72:	4b0a      	ldr	r3, [pc, #40]	@ (8003c9c <io_virtual_clear+0x34>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003c78:	2280      	movs	r2, #128	@ 0x80
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	4808      	ldr	r0, [pc, #32]	@ (8003ca0 <io_virtual_clear+0x38>)
 8003c7e:	f014 fc54 	bl	801852a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003c82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c86:	2100      	movs	r1, #0
 8003c88:	4806      	ldr	r0, [pc, #24]	@ (8003ca4 <io_virtual_clear+0x3c>)
 8003c8a:	f014 fc4e 	bl	801852a <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003c8e:	f7fd fb89 	bl	80013a4 <automation_save_rules>
 8003c92:	4603      	mov	r3, r0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	2000100c 	.word	0x2000100c
 8003c9c:	20001110 	.word	0x20001110
 8003ca0:	20000f8c 	.word	0x20000f8c
 8003ca4:	20001010 	.word	0x20001010

08003ca8 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 8003cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce8 <io_virtual_factory_reset+0x40>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cec <io_virtual_factory_reset+0x44>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003cbe:	2280      	movs	r2, #128	@ 0x80
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	480b      	ldr	r0, [pc, #44]	@ (8003cf0 <io_virtual_factory_reset+0x48>)
 8003cc4:	f014 fc31 	bl	801852a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003cc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ccc:	2100      	movs	r1, #0
 8003cce:	4809      	ldr	r0, [pc, #36]	@ (8003cf4 <io_virtual_factory_reset+0x4c>)
 8003cd0:	f014 fc2b 	bl	801852a <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8003cd4:	88fb      	ldrh	r3, [r7, #6]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff fe04 	bl	80038e4 <io_virtual_save>
}
 8003cdc:	bf00      	nop
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	2000100c 	.word	0x2000100c
 8003cec:	20001110 	.word	0x20001110
 8003cf0:	20000f8c 	.word	0x20000f8c
 8003cf4:	20001010 	.word	0x20001010

08003cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b096      	sub	sp, #88	@ 0x58
 8003cfc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cfe:	f004 f982 	bl	8008006 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d02:	f000 f9d7 	bl	80040b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d06:	f000 fbdb 	bl	80044c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d0a:	f000 fba7 	bl	800445c <MX_DMA_Init>
  MX_I2C1_Init();
 8003d0e:	f000 fad9 	bl	80042c4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003d12:	f000 fb55 	bl	80043c0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003d16:	f000 fa19 	bl	800414c <MX_ADC1_Init>
  MX_DAC1_Init();
 8003d1a:	f000 fa8f 	bl	800423c <MX_DAC1_Init>
  MX_USB_Device_Init();
 8003d1e:	f013 f92d 	bl	8016f7c <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003d22:	f000 fb0f 	bl	8004344 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003d26:	f00e fc09 	bl	801253c <MX_FATFS_Init>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <main+0x3c>
    Error_Handler();
 8003d30:	f000 fc80 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8003d34:	f7fd fcec 	bl	8001710 <display_Setup>
	display_Boot();
 8003d38:	f7fd fcf0 	bl	800171c <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8003d3c:	48c2      	ldr	r0, [pc, #776]	@ (8004048 <main+0x350>)
 8003d3e:	f7fe fa1b 	bl	8002178 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8003d42:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003d46:	f004 f9cf 	bl	80080e8 <HAL_Delay>
	SD_Detect();
 8003d4a:	f003 fb99 	bl	8007480 <SD_Detect>
	SD_Log("System booting");
 8003d4e:	48bf      	ldr	r0, [pc, #764]	@ (800404c <main+0x354>)
 8003d50:	f003 fb9e 	bl	8007490 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8003d54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d58:	48bd      	ldr	r0, [pc, #756]	@ (8004050 <main+0x358>)
 8003d5a:	f006 fe51 	bl	800aa00 <HAL_GPIO_ReadPin>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003d64:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d144      	bne.n	8003df6 <main+0xfe>
		uint32_t heldTime = 0;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003d70:	48b8      	ldr	r0, [pc, #736]	@ (8004054 <main+0x35c>)
 8003d72:	f003 fb8d 	bl	8007490 <SD_Log>
		display_FactoryResetPage(0); // main
 8003d76:	2000      	movs	r0, #0
 8003d78:	f7fe f880 	bl	8001e7c <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003d7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d80:	48b3      	ldr	r0, [pc, #716]	@ (8004050 <main+0x358>)
 8003d82:	f006 fe3d 	bl	800aa00 <HAL_GPIO_ReadPin>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d128      	bne.n	8003dde <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003d8c:	2032      	movs	r0, #50	@ 0x32
 8003d8e:	f004 f9ab 	bl	80080e8 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8003d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d94:	3332      	adds	r3, #50	@ 0x32
 8003d96:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8003d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d9a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d9ec      	bls.n	8003d7c <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8003da2:	f7fd fb9b 	bl	80014dc <automation_factory_reset>
 8003da6:	4603      	mov	r3, r0
 8003da8:	f083 0301 	eor.w	r3, r3, #1
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 8003db2:	2002      	movs	r0, #2
 8003db4:	f7fe f862 	bl	8001e7c <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8003db8:	48a7      	ldr	r0, [pc, #668]	@ (8004058 <main+0x360>)
 8003dba:	f003 fb69 	bl	8007490 <SD_Log>
						HAL_Delay(4000);
 8003dbe:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003dc2:	f004 f991 	bl	80080e8 <HAL_Delay>

						// Continue with boot...
						break;
 8003dc6:	e014      	b.n	8003df2 <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8003dc8:	2001      	movs	r0, #1
 8003dca:	f7fe f857 	bl	8001e7c <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 8003dce:	48a3      	ldr	r0, [pc, #652]	@ (800405c <main+0x364>)
 8003dd0:	f003 fb5e 	bl	8007490 <SD_Log>
						HAL_Delay(4000);
 8003dd4:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003dd8:	f004 f986 	bl	80080e8 <HAL_Delay>

						// Continue with boot
						break;
 8003ddc:	e009      	b.n	8003df2 <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 8003dde:	2003      	movs	r0, #3
 8003de0:	f7fe f84c 	bl	8001e7c <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8003de4:	489e      	ldr	r0, [pc, #632]	@ (8004060 <main+0x368>)
 8003de6:	f003 fb53 	bl	8007490 <SD_Log>
				HAL_Delay(4000);
 8003dea:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003dee:	f004 f97b 	bl	80080e8 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 8003df2:	f7fd fc93 	bl	800171c <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8003df6:	2001      	movs	r0, #1
 8003df8:	f001 f8f8 	bl	8004fec <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8003dfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e04:	f003 f81a 	bl	8006e3c <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8003e08:	488f      	ldr	r0, [pc, #572]	@ (8004048 <main+0x350>)
 8003e0a:	f7fe fa83 	bl	8002314 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003e0e:	4a95      	ldr	r2, [pc, #596]	@ (8004064 <main+0x36c>)
 8003e10:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003e14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e18:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8003e1c:	4a92      	ldr	r2, [pc, #584]	@ (8004068 <main+0x370>)
 8003e1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003e22:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e26:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8003e2a:	4a90      	ldr	r2, [pc, #576]	@ (800406c <main+0x374>)
 8003e2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003e30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e34:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003e38:	4a8d      	ldr	r2, [pc, #564]	@ (8004070 <main+0x378>)
 8003e3a:	f107 0320 	add.w	r3, r7, #32
 8003e3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e42:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003e46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4889      	ldr	r0, [pc, #548]	@ (8004074 <main+0x37c>)
 8003e4e:	f7fe fcf7 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003e52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003e56:	4619      	mov	r1, r3
 8003e58:	4886      	ldr	r0, [pc, #536]	@ (8004074 <main+0x37c>)
 8003e5a:	f7fe fcf1 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003e5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003e62:	4619      	mov	r1, r3
 8003e64:	4883      	ldr	r0, [pc, #524]	@ (8004074 <main+0x37c>)
 8003e66:	f7fe fceb 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003e6a:	f107 0320 	add.w	r3, r7, #32
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4880      	ldr	r0, [pc, #512]	@ (8004074 <main+0x37c>)
 8003e72:	f7fe fce5 	bl	8002840 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003e76:	4a80      	ldr	r2, [pc, #512]	@ (8004078 <main+0x380>)
 8003e78:	f107 0318 	add.w	r3, r7, #24
 8003e7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e80:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003e84:	4a7d      	ldr	r2, [pc, #500]	@ (800407c <main+0x384>)
 8003e86:	f107 0310 	add.w	r3, r7, #16
 8003e8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e8e:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003e92:	4a7b      	ldr	r2, [pc, #492]	@ (8004080 <main+0x388>)
 8003e94:	f107 0308 	add.w	r3, r7, #8
 8003e98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e9c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003ea0:	4a78      	ldr	r2, [pc, #480]	@ (8004084 <main+0x38c>)
 8003ea2:	463b      	mov	r3, r7
 8003ea4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ea8:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003eac:	f107 0318 	add.w	r3, r7, #24
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	4875      	ldr	r0, [pc, #468]	@ (8004088 <main+0x390>)
 8003eb4:	f7fe fd8c 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003eb8:	f107 0310 	add.w	r3, r7, #16
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	4872      	ldr	r0, [pc, #456]	@ (8004088 <main+0x390>)
 8003ec0:	f7fe fd86 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003ec4:	f107 0308 	add.w	r3, r7, #8
 8003ec8:	4619      	mov	r1, r3
 8003eca:	486f      	ldr	r0, [pc, #444]	@ (8004088 <main+0x390>)
 8003ecc:	f7fe fd80 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003ed0:	463b      	mov	r3, r7
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	486c      	ldr	r0, [pc, #432]	@ (8004088 <main+0x390>)
 8003ed6:	f7fe fd7b 	bl	80029d0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8003eda:	2200      	movs	r2, #0
 8003edc:	2100      	movs	r1, #0
 8003ede:	486b      	ldr	r0, [pc, #428]	@ (800408c <main+0x394>)
 8003ee0:	f7fe fde0 	bl	8002aa4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2110      	movs	r1, #16
 8003ee8:	4868      	ldr	r0, [pc, #416]	@ (800408c <main+0x394>)
 8003eea:	f7fe fddb 	bl	8002aa4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 8003eee:	2200      	movs	r2, #0
 8003ef0:	4967      	ldr	r1, [pc, #412]	@ (8004090 <main+0x398>)
 8003ef2:	4868      	ldr	r0, [pc, #416]	@ (8004094 <main+0x39c>)
 8003ef4:	f7ff f8e2 	bl	80030bc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8003ef8:	2200      	movs	r2, #0
 8003efa:	4967      	ldr	r1, [pc, #412]	@ (8004098 <main+0x3a0>)
 8003efc:	4865      	ldr	r0, [pc, #404]	@ (8004094 <main+0x39c>)
 8003efe:	f7ff f8dd 	bl	80030bc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 8003f02:	2200      	movs	r2, #0
 8003f04:	4965      	ldr	r1, [pc, #404]	@ (800409c <main+0x3a4>)
 8003f06:	4863      	ldr	r0, [pc, #396]	@ (8004094 <main+0x39c>)
 8003f08:	f7ff f8d8 	bl	80030bc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	4964      	ldr	r1, [pc, #400]	@ (80040a0 <main+0x3a8>)
 8003f10:	4860      	ldr	r0, [pc, #384]	@ (8004094 <main+0x39c>)
 8003f12:	f7ff f8d3 	bl	80030bc <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8003f16:	2200      	movs	r2, #0
 8003f18:	494b      	ldr	r1, [pc, #300]	@ (8004048 <main+0x350>)
 8003f1a:	4862      	ldr	r0, [pc, #392]	@ (80040a4 <main+0x3ac>)
 8003f1c:	f7ff f8ce 	bl	80030bc <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8003f20:	2200      	movs	r2, #0
 8003f22:	4949      	ldr	r1, [pc, #292]	@ (8004048 <main+0x350>)
 8003f24:	4860      	ldr	r0, [pc, #384]	@ (80040a8 <main+0x3b0>)
 8003f26:	f7ff f8c9 	bl	80030bc <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8003f2a:	f7fd f949 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003f2e:	2201      	movs	r2, #1
 8003f30:	2140      	movs	r1, #64	@ 0x40
 8003f32:	485e      	ldr	r0, [pc, #376]	@ (80040ac <main+0x3b4>)
 8003f34:	f006 fd7c 	bl	800aa30 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003f38:	203c      	movs	r0, #60	@ 0x3c
 8003f3a:	f004 f8d5 	bl	80080e8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2140      	movs	r1, #64	@ 0x40
 8003f42:	485a      	ldr	r0, [pc, #360]	@ (80040ac <main+0x3b4>)
 8003f44:	f006 fd74 	bl	800aa30 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003f48:	203c      	movs	r0, #60	@ 0x3c
 8003f4a:	f004 f8cd 	bl	80080e8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003f4e:	2201      	movs	r2, #1
 8003f50:	2140      	movs	r1, #64	@ 0x40
 8003f52:	4856      	ldr	r0, [pc, #344]	@ (80040ac <main+0x3b4>)
 8003f54:	f006 fd6c 	bl	800aa30 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003f58:	203c      	movs	r0, #60	@ 0x3c
 8003f5a:	f004 f8c5 	bl	80080e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003f5e:	2200      	movs	r2, #0
 8003f60:	2140      	movs	r1, #64	@ 0x40
 8003f62:	4852      	ldr	r0, [pc, #328]	@ (80040ac <main+0x3b4>)
 8003f64:	f006 fd64 	bl	800aa30 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8003f68:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003f6c:	f004 f8bc 	bl	80080e8 <HAL_Delay>

	SD_Log("System boot complete");
 8003f70:	484f      	ldr	r0, [pc, #316]	@ (80040b0 <main+0x3b8>)
 8003f72:	f003 fa8d 	bl	8007490 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003f76:	f7fd fbfb 	bl	8001770 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8003f80:	2300      	movs	r3, #0
 8003f82:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8003f84:	2300      	movs	r3, #0
 8003f86:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003f88:	f004 f8a2 	bl	80080d0 <HAL_GetTick>
 8003f8c:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 8003f8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f90:	3301      	adds	r3, #1
 8003f92:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8003f94:	f003 f868 	bl	8007068 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003f98:	f003 f8ba 	bl	8007110 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8003f9c:	f7ff fb3a 	bl	8003614 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8003fa0:	f000 fffe 	bl	8004fa0 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003fa4:	f7fd f912 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003fa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003fac:	483f      	ldr	r0, [pc, #252]	@ (80040ac <main+0x3b4>)
 8003fae:	f006 fd27 	bl	800aa00 <HAL_GPIO_ReadPin>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 8003fb8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d113      	bne.n	8003fe8 <main+0x2f0>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003fc0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d116      	bne.n	8003ff6 <main+0x2fe>
 8003fc8:	f004 f882 	bl	80080d0 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b32      	cmp	r3, #50	@ 0x32
 8003fd4:	d90f      	bls.n	8003ff6 <main+0x2fe>
			  display_BtnPress();
 8003fd6:	f7fd ffe7 	bl	8001fa8 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8003fda:	f004 f879 	bl	80080d0 <HAL_GetTick>
 8003fde:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8003fe6:	e006      	b.n	8003ff6 <main+0x2fe>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8003fe8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d102      	bne.n	8003ff6 <main+0x2fe>
		  btn1status = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8003ff6:	f004 f86b 	bl	80080d0 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004004:	d205      	bcs.n	8004012 <main+0x31a>
 8004006:	f004 f863 	bl	80080d0 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800400e:	4293      	cmp	r3, r2
 8004010:	d906      	bls.n	8004020 <main+0x328>
		  lastTimeTick = HAL_GetTick();
 8004012:	f004 f85d 	bl	80080d0 <HAL_GetTick>
 8004016:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 800401c:	f7fd fba8 	bl	8001770 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8004020:	f004 f856 	bl	80080d0 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800402e:	4293      	cmp	r3, r2
 8004030:	d805      	bhi.n	800403e <main+0x346>
 8004032:	f004 f84d 	bl	80080d0 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800403a:	4293      	cmp	r3, r2
 800403c:	d9a7      	bls.n	8003f8e <main+0x296>
		  display_setPage(0);
 800403e:	2000      	movs	r0, #0
 8004040:	f7fd ffcc 	bl	8001fdc <display_setPage>
  {
 8004044:	e7a3      	b.n	8003f8e <main+0x296>
 8004046:	bf00      	nop
 8004048:	20001194 	.word	0x20001194
 800404c:	0801a8a0 	.word	0x0801a8a0
 8004050:	48000400 	.word	0x48000400
 8004054:	0801a8b0 	.word	0x0801a8b0
 8004058:	0801a8d0 	.word	0x0801a8d0
 800405c:	0801a8e8 	.word	0x0801a8e8
 8004060:	0801a904 	.word	0x0801a904
 8004064:	0801a93c 	.word	0x0801a93c
 8004068:	0801a944 	.word	0x0801a944
 800406c:	0801a94c 	.word	0x0801a94c
 8004070:	0801a954 	.word	0x0801a954
 8004074:	080029a9 	.word	0x080029a9
 8004078:	0801a95c 	.word	0x0801a95c
 800407c:	0801a964 	.word	0x0801a964
 8004080:	0801a96c 	.word	0x0801a96c
 8004084:	0801a974 	.word	0x0801a974
 8004088:	08002a7d 	.word	0x08002a7d
 800408c:	08002c35 	.word	0x08002c35
 8004090:	04300002 	.word	0x04300002
 8004094:	080031bd 	.word	0x080031bd
 8004098:	08600004 	.word	0x08600004
 800409c:	2e300800 	.word	0x2e300800
 80040a0:	3ac04000 	.word	0x3ac04000
 80040a4:	0800234d 	.word	0x0800234d
 80040a8:	0800238d 	.word	0x0800238d
 80040ac:	48000800 	.word	0x48000800
 80040b0:	0801a924 	.word	0x0801a924

080040b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b094      	sub	sp, #80	@ 0x50
 80040b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040ba:	f107 0318 	add.w	r3, r7, #24
 80040be:	2238      	movs	r2, #56	@ 0x38
 80040c0:	2100      	movs	r1, #0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f014 fa31 	bl	801852a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040c8:	1d3b      	adds	r3, r7, #4
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	605a      	str	r2, [r3, #4]
 80040d0:	609a      	str	r2, [r3, #8]
 80040d2:	60da      	str	r2, [r3, #12]
 80040d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80040d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80040da:	f009 f911 	bl	800d300 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80040de:	2302      	movs	r3, #2
 80040e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80040e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80040e8:	2340      	movs	r3, #64	@ 0x40
 80040ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040ec:	2302      	movs	r3, #2
 80040ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80040f0:	2302      	movs	r3, #2
 80040f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80040f4:	2301      	movs	r3, #1
 80040f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80040f8:	230c      	movs	r3, #12
 80040fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040fc:	2302      	movs	r3, #2
 80040fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8004100:	2304      	movs	r3, #4
 8004102:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004104:	2302      	movs	r3, #2
 8004106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004108:	f107 0318 	add.w	r3, r7, #24
 800410c:	4618      	mov	r0, r3
 800410e:	f009 f9ab 	bl	800d468 <HAL_RCC_OscConfig>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8004118:	f000 fa8c 	bl	8004634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800411c:	230f      	movs	r3, #15
 800411e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004120:	2301      	movs	r3, #1
 8004122:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004124:	2300      	movs	r3, #0
 8004126:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004128:	2300      	movs	r3, #0
 800412a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800412c:	2300      	movs	r3, #0
 800412e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004130:	1d3b      	adds	r3, r7, #4
 8004132:	2100      	movs	r1, #0
 8004134:	4618      	mov	r0, r3
 8004136:	f009 fca9 	bl	800da8c <HAL_RCC_ClockConfig>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004140:	f000 fa78 	bl	8004634 <Error_Handler>
  }
}
 8004144:	bf00      	nop
 8004146:	3750      	adds	r7, #80	@ 0x50
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b08c      	sub	sp, #48	@ 0x30
 8004150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004152:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	605a      	str	r2, [r3, #4]
 800415c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800415e:	1d3b      	adds	r3, r7, #4
 8004160:	2220      	movs	r2, #32
 8004162:	2100      	movs	r1, #0
 8004164:	4618      	mov	r0, r3
 8004166:	f014 f9e0 	bl	801852a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800416a:	4b32      	ldr	r3, [pc, #200]	@ (8004234 <MX_ADC1_Init+0xe8>)
 800416c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004170:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004172:	4b30      	ldr	r3, [pc, #192]	@ (8004234 <MX_ADC1_Init+0xe8>)
 8004174:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004178:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800417a:	4b2e      	ldr	r3, [pc, #184]	@ (8004234 <MX_ADC1_Init+0xe8>)
 800417c:	2200      	movs	r2, #0
 800417e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004180:	4b2c      	ldr	r3, [pc, #176]	@ (8004234 <MX_ADC1_Init+0xe8>)
 8004182:	2200      	movs	r2, #0
 8004184:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004186:	4b2b      	ldr	r3, [pc, #172]	@ (8004234 <MX_ADC1_Init+0xe8>)
 8004188:	2200      	movs	r2, #0
 800418a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800418c:	4b29      	ldr	r3, [pc, #164]	@ (8004234 <MX_ADC1_Init+0xe8>)
 800418e:	2200      	movs	r2, #0
 8004190:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004192:	4b28      	ldr	r3, [pc, #160]	@ (8004234 <MX_ADC1_Init+0xe8>)
 8004194:	2204      	movs	r2, #4
 8004196:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004198:	4b26      	ldr	r3, [pc, #152]	@ (8004234 <MX_ADC1_Init+0xe8>)
 800419a:	2200      	movs	r2, #0
 800419c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800419e:	4b25      	ldr	r3, [pc, #148]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80041a4:	4b23      	ldr	r3, [pc, #140]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041a6:	2201      	movs	r2, #1
 80041a8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80041aa:	4b22      	ldr	r3, [pc, #136]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80041b2:	4b20      	ldr	r3, [pc, #128]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80041b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80041be:	4b1d      	ldr	r3, [pc, #116]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80041c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80041cc:	4b19      	ldr	r3, [pc, #100]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80041d4:	4817      	ldr	r0, [pc, #92]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041d6:	f004 fa23 	bl	8008620 <HAL_ADC_Init>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d001      	beq.n	80041e4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80041e0:	f000 fa28 	bl	8004634 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80041e4:	2300      	movs	r3, #0
 80041e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80041e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041ec:	4619      	mov	r1, r3
 80041ee:	4811      	ldr	r0, [pc, #68]	@ (8004234 <MX_ADC1_Init+0xe8>)
 80041f0:	f005 fb28 	bl	8009844 <HAL_ADCEx_MultiModeConfigChannel>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80041fa:	f000 fa1b 	bl	8004634 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80041fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004238 <MX_ADC1_Init+0xec>)
 8004200:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004202:	2306      	movs	r3, #6
 8004204:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004206:	2300      	movs	r3, #0
 8004208:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800420a:	237f      	movs	r3, #127	@ 0x7f
 800420c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800420e:	2304      	movs	r3, #4
 8004210:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004212:	2300      	movs	r3, #0
 8004214:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004216:	1d3b      	adds	r3, r7, #4
 8004218:	4619      	mov	r1, r3
 800421a:	4806      	ldr	r0, [pc, #24]	@ (8004234 <MX_ADC1_Init+0xe8>)
 800421c:	f004 fd5a 	bl	8008cd4 <HAL_ADC_ConfigChannel>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004226:	f000 fa05 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800422a:	bf00      	nop
 800422c:	3730      	adds	r7, #48	@ 0x30
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20001114 	.word	0x20001114
 8004238:	04300002 	.word	0x04300002

0800423c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08c      	sub	sp, #48	@ 0x30
 8004240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004242:	463b      	mov	r3, r7
 8004244:	2230      	movs	r2, #48	@ 0x30
 8004246:	2100      	movs	r1, #0
 8004248:	4618      	mov	r0, r3
 800424a:	f014 f96e 	bl	801852a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800424e:	4b1b      	ldr	r3, [pc, #108]	@ (80042bc <MX_DAC1_Init+0x80>)
 8004250:	4a1b      	ldr	r2, [pc, #108]	@ (80042c0 <MX_DAC1_Init+0x84>)
 8004252:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004254:	4819      	ldr	r0, [pc, #100]	@ (80042bc <MX_DAC1_Init+0x80>)
 8004256:	f005 fca8 	bl	8009baa <HAL_DAC_Init>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004260:	f000 f9e8 	bl	8004634 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004264:	2302      	movs	r3, #2
 8004266:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004268:	2300      	movs	r3, #0
 800426a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800426c:	2300      	movs	r3, #0
 800426e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004270:	2300      	movs	r3, #0
 8004272:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004274:	2300      	movs	r3, #0
 8004276:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004278:	2300      	movs	r3, #0
 800427a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004280:	2301      	movs	r3, #1
 8004282:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004284:	2300      	movs	r3, #0
 8004286:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004288:	463b      	mov	r3, r7
 800428a:	2200      	movs	r2, #0
 800428c:	4619      	mov	r1, r3
 800428e:	480b      	ldr	r0, [pc, #44]	@ (80042bc <MX_DAC1_Init+0x80>)
 8004290:	f005 fd48 	bl	8009d24 <HAL_DAC_ConfigChannel>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800429a:	f000 f9cb 	bl	8004634 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800429e:	463b      	mov	r3, r7
 80042a0:	2210      	movs	r2, #16
 80042a2:	4619      	mov	r1, r3
 80042a4:	4805      	ldr	r0, [pc, #20]	@ (80042bc <MX_DAC1_Init+0x80>)
 80042a6:	f005 fd3d 	bl	8009d24 <HAL_DAC_ConfigChannel>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80042b0:	f000 f9c0 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80042b4:	bf00      	nop
 80042b6:	3730      	adds	r7, #48	@ 0x30
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	20001180 	.word	0x20001180
 80042c0:	50000800 	.word	0x50000800

080042c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80042c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042ca:	4a1c      	ldr	r2, [pc, #112]	@ (800433c <MX_I2C1_Init+0x78>)
 80042cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80042ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004340 <MX_I2C1_Init+0x7c>)
 80042d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80042d4:	4b18      	ldr	r3, [pc, #96]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042da:	4b17      	ldr	r3, [pc, #92]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042dc:	2201      	movs	r2, #1
 80042de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042e0:	4b15      	ldr	r3, [pc, #84]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80042e6:	4b14      	ldr	r3, [pc, #80]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80042ec:	4b12      	ldr	r3, [pc, #72]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042f2:	4b11      	ldr	r3, [pc, #68]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004338 <MX_I2C1_Init+0x74>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042fe:	480e      	ldr	r0, [pc, #56]	@ (8004338 <MX_I2C1_Init+0x74>)
 8004300:	f006 fbae 	bl	800aa60 <HAL_I2C_Init>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800430a:	f000 f993 	bl	8004634 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800430e:	2100      	movs	r1, #0
 8004310:	4809      	ldr	r0, [pc, #36]	@ (8004338 <MX_I2C1_Init+0x74>)
 8004312:	f007 fa5d 	bl	800b7d0 <HAL_I2CEx_ConfigAnalogFilter>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800431c:	f000 f98a 	bl	8004634 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004320:	2100      	movs	r1, #0
 8004322:	4805      	ldr	r0, [pc, #20]	@ (8004338 <MX_I2C1_Init+0x74>)
 8004324:	f007 fa9f 	bl	800b866 <HAL_I2CEx_ConfigDigitalFilter>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800432e:	f000 f981 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004332:	bf00      	nop
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	20001194 	.word	0x20001194
 800433c:	40005400 	.word	0x40005400
 8004340:	00300617 	.word	0x00300617

08004344 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004348:	4b1b      	ldr	r3, [pc, #108]	@ (80043b8 <MX_SPI1_Init+0x74>)
 800434a:	4a1c      	ldr	r2, [pc, #112]	@ (80043bc <MX_SPI1_Init+0x78>)
 800434c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800434e:	4b1a      	ldr	r3, [pc, #104]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004350:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004354:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004356:	4b18      	ldr	r3, [pc, #96]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004358:	2200      	movs	r2, #0
 800435a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800435c:	4b16      	ldr	r3, [pc, #88]	@ (80043b8 <MX_SPI1_Init+0x74>)
 800435e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004362:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004364:	4b14      	ldr	r3, [pc, #80]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004366:	2200      	movs	r2, #0
 8004368:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800436a:	4b13      	ldr	r3, [pc, #76]	@ (80043b8 <MX_SPI1_Init+0x74>)
 800436c:	2200      	movs	r2, #0
 800436e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004370:	4b11      	ldr	r3, [pc, #68]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004372:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004376:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004378:	4b0f      	ldr	r3, [pc, #60]	@ (80043b8 <MX_SPI1_Init+0x74>)
 800437a:	2228      	movs	r2, #40	@ 0x28
 800437c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800437e:	4b0e      	ldr	r3, [pc, #56]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004380:	2200      	movs	r2, #0
 8004382:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004384:	4b0c      	ldr	r3, [pc, #48]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004386:	2200      	movs	r2, #0
 8004388:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800438a:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <MX_SPI1_Init+0x74>)
 800438c:	2200      	movs	r2, #0
 800438e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004390:	4b09      	ldr	r3, [pc, #36]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004392:	2207      	movs	r2, #7
 8004394:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004396:	4b08      	ldr	r3, [pc, #32]	@ (80043b8 <MX_SPI1_Init+0x74>)
 8004398:	2200      	movs	r2, #0
 800439a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800439c:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <MX_SPI1_Init+0x74>)
 800439e:	2208      	movs	r2, #8
 80043a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80043a2:	4805      	ldr	r0, [pc, #20]	@ (80043b8 <MX_SPI1_Init+0x74>)
 80043a4:	f009 ff7e 	bl	800e2a4 <HAL_SPI_Init>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80043ae:	f000 f941 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	200011e8 	.word	0x200011e8
 80043bc:	40013000 	.word	0x40013000

080043c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80043c4:	4b23      	ldr	r3, [pc, #140]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043c6:	4a24      	ldr	r2, [pc, #144]	@ (8004458 <MX_USART1_UART_Init+0x98>)
 80043c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80043ca:	4b22      	ldr	r3, [pc, #136]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80043d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80043d2:	4b20      	ldr	r3, [pc, #128]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80043d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043de:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043e0:	4b1c      	ldr	r3, [pc, #112]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043e8:	220c      	movs	r2, #12
 80043ea:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043ec:	4b19      	ldr	r3, [pc, #100]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043f2:	4b18      	ldr	r3, [pc, #96]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043f8:	4b16      	ldr	r3, [pc, #88]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80043fe:	4b15      	ldr	r3, [pc, #84]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 8004400:	2200      	movs	r2, #0
 8004402:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004404:	4b13      	ldr	r3, [pc, #76]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 8004406:	2200      	movs	r2, #0
 8004408:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800440a:	4812      	ldr	r0, [pc, #72]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 800440c:	f00a fcee 	bl	800edec <HAL_UART_Init>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004416:	f000 f90d 	bl	8004634 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800441a:	2100      	movs	r1, #0
 800441c:	480d      	ldr	r0, [pc, #52]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 800441e:	f00c f8d6 	bl	80105ce <HAL_UARTEx_SetTxFifoThreshold>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004428:	f000 f904 	bl	8004634 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800442c:	2100      	movs	r1, #0
 800442e:	4809      	ldr	r0, [pc, #36]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 8004430:	f00c f90b 	bl	801064a <HAL_UARTEx_SetRxFifoThreshold>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800443a:	f000 f8fb 	bl	8004634 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800443e:	4805      	ldr	r0, [pc, #20]	@ (8004454 <MX_USART1_UART_Init+0x94>)
 8004440:	f00c f88c 	bl	801055c <HAL_UARTEx_DisableFifoMode>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800444a:	f000 f8f3 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800444e:	bf00      	nop
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	2000124c 	.word	0x2000124c
 8004458:	40013800 	.word	0x40013800

0800445c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004462:	4b16      	ldr	r3, [pc, #88]	@ (80044bc <MX_DMA_Init+0x60>)
 8004464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004466:	4a15      	ldr	r2, [pc, #84]	@ (80044bc <MX_DMA_Init+0x60>)
 8004468:	f043 0304 	orr.w	r3, r3, #4
 800446c:	6493      	str	r3, [r2, #72]	@ 0x48
 800446e:	4b13      	ldr	r3, [pc, #76]	@ (80044bc <MX_DMA_Init+0x60>)
 8004470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004472:	f003 0304 	and.w	r3, r3, #4
 8004476:	607b      	str	r3, [r7, #4]
 8004478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800447a:	4b10      	ldr	r3, [pc, #64]	@ (80044bc <MX_DMA_Init+0x60>)
 800447c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447e:	4a0f      	ldr	r2, [pc, #60]	@ (80044bc <MX_DMA_Init+0x60>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	6493      	str	r3, [r2, #72]	@ 0x48
 8004486:	4b0d      	ldr	r3, [pc, #52]	@ (80044bc <MX_DMA_Init+0x60>)
 8004488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	603b      	str	r3, [r7, #0]
 8004490:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004492:	2200      	movs	r2, #0
 8004494:	2100      	movs	r1, #0
 8004496:	200b      	movs	r0, #11
 8004498:	f005 fb53 	bl	8009b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800449c:	200b      	movs	r0, #11
 800449e:	f005 fb6a 	bl	8009b76 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80044a2:	2200      	movs	r2, #0
 80044a4:	2100      	movs	r1, #0
 80044a6:	200c      	movs	r0, #12
 80044a8:	f005 fb4b 	bl	8009b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80044ac:	200c      	movs	r0, #12
 80044ae:	f005 fb62 	bl	8009b76 <HAL_NVIC_EnableIRQ>

}
 80044b2:	bf00      	nop
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	40021000 	.word	0x40021000

080044c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b088      	sub	sp, #32
 80044c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c6:	f107 030c 	add.w	r3, r7, #12
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	605a      	str	r2, [r3, #4]
 80044d0:	609a      	str	r2, [r3, #8]
 80044d2:	60da      	str	r2, [r3, #12]
 80044d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044d6:	4b54      	ldr	r3, [pc, #336]	@ (8004628 <MX_GPIO_Init+0x168>)
 80044d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044da:	4a53      	ldr	r2, [pc, #332]	@ (8004628 <MX_GPIO_Init+0x168>)
 80044dc:	f043 0304 	orr.w	r3, r3, #4
 80044e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044e2:	4b51      	ldr	r3, [pc, #324]	@ (8004628 <MX_GPIO_Init+0x168>)
 80044e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e6:	f003 0304 	and.w	r3, r3, #4
 80044ea:	60bb      	str	r3, [r7, #8]
 80044ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004628 <MX_GPIO_Init+0x168>)
 80044f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f2:	4a4d      	ldr	r2, [pc, #308]	@ (8004628 <MX_GPIO_Init+0x168>)
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004628 <MX_GPIO_Init+0x168>)
 80044fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	607b      	str	r3, [r7, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004506:	4b48      	ldr	r3, [pc, #288]	@ (8004628 <MX_GPIO_Init+0x168>)
 8004508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450a:	4a47      	ldr	r2, [pc, #284]	@ (8004628 <MX_GPIO_Init+0x168>)
 800450c:	f043 0302 	orr.w	r3, r3, #2
 8004510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004512:	4b45      	ldr	r3, [pc, #276]	@ (8004628 <MX_GPIO_Init+0x168>)
 8004514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	603b      	str	r3, [r7, #0]
 800451c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800451e:	2200      	movs	r2, #0
 8004520:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004524:	4841      	ldr	r0, [pc, #260]	@ (800462c <MX_GPIO_Init+0x16c>)
 8004526:	f006 fa83 	bl	800aa30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 800452a:	2200      	movs	r2, #0
 800452c:	2107      	movs	r1, #7
 800452e:	4840      	ldr	r0, [pc, #256]	@ (8004630 <MX_GPIO_Init+0x170>)
 8004530:	f006 fa7e 	bl	800aa30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004534:	2200      	movs	r2, #0
 8004536:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800453a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800453e:	f006 fa77 	bl	800aa30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004542:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004546:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004548:	2300      	movs	r3, #0
 800454a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800454c:	2302      	movs	r3, #2
 800454e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004550:	f107 030c 	add.w	r3, r7, #12
 8004554:	4619      	mov	r1, r3
 8004556:	4835      	ldr	r0, [pc, #212]	@ (800462c <MX_GPIO_Init+0x16c>)
 8004558:	f006 f8d0 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 800455c:	230c      	movs	r3, #12
 800455e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004568:	f107 030c 	add.w	r3, r7, #12
 800456c:	4619      	mov	r1, r3
 800456e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004572:	f006 f8c3 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004576:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 800457a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800457c:	2301      	movs	r3, #1
 800457e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004584:	2300      	movs	r3, #0
 8004586:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004588:	f107 030c 	add.w	r3, r7, #12
 800458c:	4619      	mov	r1, r3
 800458e:	4827      	ldr	r0, [pc, #156]	@ (800462c <MX_GPIO_Init+0x16c>)
 8004590:	f006 f8b4 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004594:	2307      	movs	r3, #7
 8004596:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004598:	2301      	movs	r3, #1
 800459a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a0:	2300      	movs	r3, #0
 80045a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045a4:	f107 030c 	add.w	r3, r7, #12
 80045a8:	4619      	mov	r1, r3
 80045aa:	4821      	ldr	r0, [pc, #132]	@ (8004630 <MX_GPIO_Init+0x170>)
 80045ac:	f006 f8a6 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80045b0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80045b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045b6:	2300      	movs	r3, #0
 80045b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045be:	f107 030c 	add.w	r3, r7, #12
 80045c2:	4619      	mov	r1, r3
 80045c4:	481a      	ldr	r0, [pc, #104]	@ (8004630 <MX_GPIO_Init+0x170>)
 80045c6:	f006 f899 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 80045ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d8:	2300      	movs	r3, #0
 80045da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80045dc:	f107 030c 	add.w	r3, r7, #12
 80045e0:	4619      	mov	r1, r3
 80045e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045e6:	f006 f889 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 80045ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045f0:	2300      	movs	r3, #0
 80045f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045f4:	2301      	movs	r3, #1
 80045f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80045f8:	f107 030c 	add.w	r3, r7, #12
 80045fc:	4619      	mov	r1, r3
 80045fe:	480b      	ldr	r0, [pc, #44]	@ (800462c <MX_GPIO_Init+0x16c>)
 8004600:	f006 f87c 	bl	800a6fc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8004604:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004608:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800460a:	2300      	movs	r3, #0
 800460c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800460e:	2302      	movs	r3, #2
 8004610:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004612:	f107 030c 	add.w	r3, r7, #12
 8004616:	4619      	mov	r1, r3
 8004618:	4805      	ldr	r0, [pc, #20]	@ (8004630 <MX_GPIO_Init+0x170>)
 800461a:	f006 f86f 	bl	800a6fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800461e:	bf00      	nop
 8004620:	3720      	adds	r7, #32
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40021000 	.word	0x40021000
 800462c:	48000800 	.word	0x48000800
 8004630:	48000400 	.word	0x48000400

08004634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004638:	b672      	cpsid	i
}
 800463a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800463c:	bf00      	nop
 800463e:	e7fd      	b.n	800463c <Error_Handler+0x8>

08004640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004646:	4b0f      	ldr	r3, [pc, #60]	@ (8004684 <HAL_MspInit+0x44>)
 8004648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464a:	4a0e      	ldr	r2, [pc, #56]	@ (8004684 <HAL_MspInit+0x44>)
 800464c:	f043 0301 	orr.w	r3, r3, #1
 8004650:	6613      	str	r3, [r2, #96]	@ 0x60
 8004652:	4b0c      	ldr	r3, [pc, #48]	@ (8004684 <HAL_MspInit+0x44>)
 8004654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	607b      	str	r3, [r7, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800465e:	4b09      	ldr	r3, [pc, #36]	@ (8004684 <HAL_MspInit+0x44>)
 8004660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004662:	4a08      	ldr	r2, [pc, #32]	@ (8004684 <HAL_MspInit+0x44>)
 8004664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004668:	6593      	str	r3, [r2, #88]	@ 0x58
 800466a:	4b06      	ldr	r3, [pc, #24]	@ (8004684 <HAL_MspInit+0x44>)
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004676:	f008 fee7 	bl	800d448 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800467a:	bf00      	nop
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000

08004688 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b09c      	sub	sp, #112	@ 0x70
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004690:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	605a      	str	r2, [r3, #4]
 800469a:	609a      	str	r2, [r3, #8]
 800469c:	60da      	str	r2, [r3, #12]
 800469e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046a0:	f107 0318 	add.w	r3, r7, #24
 80046a4:	2244      	movs	r2, #68	@ 0x44
 80046a6:	2100      	movs	r1, #0
 80046a8:	4618      	mov	r0, r3
 80046aa:	f013 ff3e 	bl	801852a <memset>
  if(hadc->Instance==ADC1)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046b6:	d14d      	bne.n	8004754 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80046b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80046be:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80046c2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046c4:	f107 0318 	add.w	r3, r7, #24
 80046c8:	4618      	mov	r0, r3
 80046ca:	f009 fbfb 	bl	800dec4 <HAL_RCCEx_PeriphCLKConfig>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80046d4:	f7ff ffae 	bl	8004634 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80046d8:	4b20      	ldr	r3, [pc, #128]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 80046da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046dc:	4a1f      	ldr	r2, [pc, #124]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 80046de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80046e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046e4:	4b1d      	ldr	r3, [pc, #116]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 80046e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046ec:	617b      	str	r3, [r7, #20]
 80046ee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046f0:	4b1a      	ldr	r3, [pc, #104]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 80046f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f4:	4a19      	ldr	r2, [pc, #100]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046fc:	4b17      	ldr	r3, [pc, #92]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 80046fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	613b      	str	r3, [r7, #16]
 8004706:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004708:	4b14      	ldr	r3, [pc, #80]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 800470a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800470c:	4a13      	ldr	r2, [pc, #76]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 800470e:	f043 0302 	orr.w	r3, r3, #2
 8004712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004714:	4b11      	ldr	r3, [pc, #68]	@ (800475c <HAL_ADC_MspInit+0xd4>)
 8004716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	60fb      	str	r3, [r7, #12]
 800471e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004720:	2303      	movs	r3, #3
 8004722:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004724:	2303      	movs	r3, #3
 8004726:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004728:	2300      	movs	r3, #0
 800472a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800472c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004730:	4619      	mov	r1, r3
 8004732:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004736:	f005 ffe1 	bl	800a6fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 800473a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800473e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004740:	2303      	movs	r3, #3
 8004742:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004744:	2300      	movs	r3, #0
 8004746:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004748:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800474c:	4619      	mov	r1, r3
 800474e:	4804      	ldr	r0, [pc, #16]	@ (8004760 <HAL_ADC_MspInit+0xd8>)
 8004750:	f005 ffd4 	bl	800a6fc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004754:	bf00      	nop
 8004756:	3770      	adds	r7, #112	@ 0x70
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	40021000 	.word	0x40021000
 8004760:	48000400 	.word	0x48000400

08004764 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b08a      	sub	sp, #40	@ 0x28
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800476c:	f107 0314 	add.w	r3, r7, #20
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	605a      	str	r2, [r3, #4]
 8004776:	609a      	str	r2, [r3, #8]
 8004778:	60da      	str	r2, [r3, #12]
 800477a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a15      	ldr	r2, [pc, #84]	@ (80047d8 <HAL_DAC_MspInit+0x74>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d124      	bne.n	80047d0 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004786:	4b15      	ldr	r3, [pc, #84]	@ (80047dc <HAL_DAC_MspInit+0x78>)
 8004788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478a:	4a14      	ldr	r2, [pc, #80]	@ (80047dc <HAL_DAC_MspInit+0x78>)
 800478c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <HAL_DAC_MspInit+0x78>)
 8004794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004796:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800479a:	613b      	str	r3, [r7, #16]
 800479c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800479e:	4b0f      	ldr	r3, [pc, #60]	@ (80047dc <HAL_DAC_MspInit+0x78>)
 80047a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a2:	4a0e      	ldr	r2, [pc, #56]	@ (80047dc <HAL_DAC_MspInit+0x78>)
 80047a4:	f043 0301 	orr.w	r3, r3, #1
 80047a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047aa:	4b0c      	ldr	r3, [pc, #48]	@ (80047dc <HAL_DAC_MspInit+0x78>)
 80047ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80047b6:	2330      	movs	r3, #48	@ 0x30
 80047b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047ba:	2303      	movs	r3, #3
 80047bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047be:	2300      	movs	r3, #0
 80047c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047c2:	f107 0314 	add.w	r3, r7, #20
 80047c6:	4619      	mov	r1, r3
 80047c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80047cc:	f005 ff96 	bl	800a6fc <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80047d0:	bf00      	nop
 80047d2:	3728      	adds	r7, #40	@ 0x28
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	50000800 	.word	0x50000800
 80047dc:	40021000 	.word	0x40021000

080047e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b09c      	sub	sp, #112	@ 0x70
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
 80047f4:	60da      	str	r2, [r3, #12]
 80047f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047f8:	f107 0318 	add.w	r3, r7, #24
 80047fc:	2244      	movs	r2, #68	@ 0x44
 80047fe:	2100      	movs	r1, #0
 8004800:	4618      	mov	r0, r3
 8004802:	f013 fe92 	bl	801852a <memset>
  if(hi2c->Instance==I2C1)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a2d      	ldr	r2, [pc, #180]	@ (80048c0 <HAL_I2C_MspInit+0xe0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d153      	bne.n	80048b8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004810:	2340      	movs	r3, #64	@ 0x40
 8004812:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004814:	2300      	movs	r3, #0
 8004816:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004818:	f107 0318 	add.w	r3, r7, #24
 800481c:	4618      	mov	r0, r3
 800481e:	f009 fb51 	bl	800dec4 <HAL_RCCEx_PeriphCLKConfig>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004828:	f7ff ff04 	bl	8004634 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800482c:	4b25      	ldr	r3, [pc, #148]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 800482e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004830:	4a24      	ldr	r2, [pc, #144]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 8004832:	f043 0301 	orr.w	r3, r3, #1
 8004836:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004838:	4b22      	ldr	r3, [pc, #136]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 800483a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	617b      	str	r3, [r7, #20]
 8004842:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004844:	4b1f      	ldr	r3, [pc, #124]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 8004846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004848:	4a1e      	ldr	r2, [pc, #120]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 800484a:	f043 0302 	orr.w	r3, r3, #2
 800484e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004850:	4b1c      	ldr	r3, [pc, #112]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 8004852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	613b      	str	r3, [r7, #16]
 800485a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800485c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004860:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004862:	2312      	movs	r3, #18
 8004864:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004866:	2300      	movs	r3, #0
 8004868:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800486a:	2300      	movs	r3, #0
 800486c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800486e:	2304      	movs	r3, #4
 8004870:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004872:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004876:	4619      	mov	r1, r3
 8004878:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800487c:	f005 ff3e 	bl	800a6fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004880:	2380      	movs	r3, #128	@ 0x80
 8004882:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004884:	2312      	movs	r3, #18
 8004886:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004888:	2300      	movs	r3, #0
 800488a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800488c:	2300      	movs	r3, #0
 800488e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004890:	2304      	movs	r3, #4
 8004892:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004894:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004898:	4619      	mov	r1, r3
 800489a:	480b      	ldr	r0, [pc, #44]	@ (80048c8 <HAL_I2C_MspInit+0xe8>)
 800489c:	f005 ff2e 	bl	800a6fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80048a0:	4b08      	ldr	r3, [pc, #32]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 80048a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a4:	4a07      	ldr	r2, [pc, #28]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 80048a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80048aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ac:	4b05      	ldr	r3, [pc, #20]	@ (80048c4 <HAL_I2C_MspInit+0xe4>)
 80048ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80048b8:	bf00      	nop
 80048ba:	3770      	adds	r7, #112	@ 0x70
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	40005400 	.word	0x40005400
 80048c4:	40021000 	.word	0x40021000
 80048c8:	48000400 	.word	0x48000400

080048cc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08a      	sub	sp, #40	@ 0x28
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d4:	f107 0314 	add.w	r3, r7, #20
 80048d8:	2200      	movs	r2, #0
 80048da:	601a      	str	r2, [r3, #0]
 80048dc:	605a      	str	r2, [r3, #4]
 80048de:	609a      	str	r2, [r3, #8]
 80048e0:	60da      	str	r2, [r3, #12]
 80048e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a25      	ldr	r2, [pc, #148]	@ (8004980 <HAL_SPI_MspInit+0xb4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d144      	bne.n	8004978 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80048ee:	4b25      	ldr	r3, [pc, #148]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 80048f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048f2:	4a24      	ldr	r2, [pc, #144]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 80048f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80048f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80048fa:	4b22      	ldr	r3, [pc, #136]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 80048fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004902:	613b      	str	r3, [r7, #16]
 8004904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004906:	4b1f      	ldr	r3, [pc, #124]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 8004908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490a:	4a1e      	ldr	r2, [pc, #120]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 800490c:	f043 0301 	orr.w	r3, r3, #1
 8004910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004912:	4b1c      	ldr	r3, [pc, #112]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 8004914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800491e:	4b19      	ldr	r3, [pc, #100]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 8004920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004922:	4a18      	ldr	r2, [pc, #96]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 8004924:	f043 0302 	orr.w	r3, r3, #2
 8004928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800492a:	4b16      	ldr	r3, [pc, #88]	@ (8004984 <HAL_SPI_MspInit+0xb8>)
 800492c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	60bb      	str	r3, [r7, #8]
 8004934:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004936:	23c0      	movs	r3, #192	@ 0xc0
 8004938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800493a:	2302      	movs	r3, #2
 800493c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004942:	2300      	movs	r3, #0
 8004944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004946:	2305      	movs	r3, #5
 8004948:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800494a:	f107 0314 	add.w	r3, r7, #20
 800494e:	4619      	mov	r1, r3
 8004950:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004954:	f005 fed2 	bl	800a6fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004958:	2308      	movs	r3, #8
 800495a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800495c:	2302      	movs	r3, #2
 800495e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004960:	2300      	movs	r3, #0
 8004962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004964:	2300      	movs	r3, #0
 8004966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004968:	2305      	movs	r3, #5
 800496a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800496c:	f107 0314 	add.w	r3, r7, #20
 8004970:	4619      	mov	r1, r3
 8004972:	4805      	ldr	r0, [pc, #20]	@ (8004988 <HAL_SPI_MspInit+0xbc>)
 8004974:	f005 fec2 	bl	800a6fc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004978:	bf00      	nop
 800497a:	3728      	adds	r7, #40	@ 0x28
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40013000 	.word	0x40013000
 8004984:	40021000 	.word	0x40021000
 8004988:	48000400 	.word	0x48000400

0800498c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b09a      	sub	sp, #104	@ 0x68
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004994:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	605a      	str	r2, [r3, #4]
 800499e:	609a      	str	r2, [r3, #8]
 80049a0:	60da      	str	r2, [r3, #12]
 80049a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049a4:	f107 0310 	add.w	r3, r7, #16
 80049a8:	2244      	movs	r2, #68	@ 0x44
 80049aa:	2100      	movs	r1, #0
 80049ac:	4618      	mov	r0, r3
 80049ae:	f013 fdbc 	bl	801852a <memset>
  if(huart->Instance==USART1)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a4d      	ldr	r2, [pc, #308]	@ (8004aec <HAL_UART_MspInit+0x160>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	f040 8093 	bne.w	8004ae4 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80049be:	2301      	movs	r3, #1
 80049c0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80049c2:	2300      	movs	r3, #0
 80049c4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049c6:	f107 0310 	add.w	r3, r7, #16
 80049ca:	4618      	mov	r0, r3
 80049cc:	f009 fa7a 	bl	800dec4 <HAL_RCCEx_PeriphCLKConfig>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80049d6:	f7ff fe2d 	bl	8004634 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80049da:	4b45      	ldr	r3, [pc, #276]	@ (8004af0 <HAL_UART_MspInit+0x164>)
 80049dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049de:	4a44      	ldr	r2, [pc, #272]	@ (8004af0 <HAL_UART_MspInit+0x164>)
 80049e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80049e6:	4b42      	ldr	r3, [pc, #264]	@ (8004af0 <HAL_UART_MspInit+0x164>)
 80049e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049ee:	60fb      	str	r3, [r7, #12]
 80049f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f2:	4b3f      	ldr	r3, [pc, #252]	@ (8004af0 <HAL_UART_MspInit+0x164>)
 80049f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f6:	4a3e      	ldr	r2, [pc, #248]	@ (8004af0 <HAL_UART_MspInit+0x164>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049fe:	4b3c      	ldr	r3, [pc, #240]	@ (8004af0 <HAL_UART_MspInit+0x164>)
 8004a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	60bb      	str	r3, [r7, #8]
 8004a08:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8004a0a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004a0e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a10:	2302      	movs	r3, #2
 8004a12:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a1c:	2307      	movs	r3, #7
 8004a1e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004a24:	4619      	mov	r1, r3
 8004a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a2a:	f005 fe67 	bl	800a6fc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004a2e:	4b31      	ldr	r3, [pc, #196]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a30:	4a31      	ldr	r2, [pc, #196]	@ (8004af8 <HAL_UART_MspInit+0x16c>)
 8004a32:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004a34:	4b2f      	ldr	r3, [pc, #188]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a36:	2218      	movs	r2, #24
 8004a38:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a40:	4b2c      	ldr	r3, [pc, #176]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a46:	4b2b      	ldr	r3, [pc, #172]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a48:	2280      	movs	r2, #128	@ 0x80
 8004a4a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a4c:	4b29      	ldr	r3, [pc, #164]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a52:	4b28      	ldr	r3, [pc, #160]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004a58:	4b26      	ldr	r3, [pc, #152]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a5e:	4b25      	ldr	r3, [pc, #148]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004a64:	4823      	ldr	r0, [pc, #140]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a66:	f005 fb17 	bl	800a098 <HAL_DMA_Init>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004a70:	f7ff fde0 	bl	8004634 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a1f      	ldr	r2, [pc, #124]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8004af4 <HAL_UART_MspInit+0x168>)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004a82:	4b1e      	ldr	r3, [pc, #120]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004a84:	4a1e      	ldr	r2, [pc, #120]	@ (8004b00 <HAL_UART_MspInit+0x174>)
 8004a86:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004a88:	4b1c      	ldr	r3, [pc, #112]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004a8a:	2219      	movs	r2, #25
 8004a8c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004a90:	2210      	movs	r2, #16
 8004a92:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a94:	4b19      	ldr	r3, [pc, #100]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a9a:	4b18      	ldr	r3, [pc, #96]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004a9c:	2280      	movs	r2, #128	@ 0x80
 8004a9e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004aa0:	4b16      	ldr	r3, [pc, #88]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004aa6:	4b15      	ldr	r3, [pc, #84]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004aac:	4b13      	ldr	r3, [pc, #76]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ab2:	4b12      	ldr	r3, [pc, #72]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004ab8:	4810      	ldr	r0, [pc, #64]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004aba:	f005 faed 	bl	800a098 <HAL_DMA_Init>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004ac4:	f7ff fdb6 	bl	8004634 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a0c      	ldr	r2, [pc, #48]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004acc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004ace:	4a0b      	ldr	r2, [pc, #44]	@ (8004afc <HAL_UART_MspInit+0x170>)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	2025      	movs	r0, #37	@ 0x25
 8004ada:	f005 f832 	bl	8009b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004ade:	2025      	movs	r0, #37	@ 0x25
 8004ae0:	f005 f849 	bl	8009b76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004ae4:	bf00      	nop
 8004ae6:	3768      	adds	r7, #104	@ 0x68
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40013800 	.word	0x40013800
 8004af0:	40021000 	.word	0x40021000
 8004af4:	200012e0 	.word	0x200012e0
 8004af8:	40020008 	.word	0x40020008
 8004afc:	20001340 	.word	0x20001340
 8004b00:	4002001c 	.word	0x4002001c

08004b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b08:	bf00      	nop
 8004b0a:	e7fd      	b.n	8004b08 <NMI_Handler+0x4>

08004b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <HardFault_Handler+0x4>

08004b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b18:	bf00      	nop
 8004b1a:	e7fd      	b.n	8004b18 <MemManage_Handler+0x4>

08004b1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b20:	bf00      	nop
 8004b22:	e7fd      	b.n	8004b20 <BusFault_Handler+0x4>

08004b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b28:	bf00      	nop
 8004b2a:	e7fd      	b.n	8004b28 <UsageFault_Handler+0x4>

08004b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b30:	bf00      	nop
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b3e:	bf00      	nop
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b4c:	bf00      	nop
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b56:	b580      	push	{r7, lr}
 8004b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b5a:	f003 faa7 	bl	80080ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
	...

08004b64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004b68:	4802      	ldr	r0, [pc, #8]	@ (8004b74 <DMA1_Channel1_IRQHandler+0x10>)
 8004b6a:	f005 fc78 	bl	800a45e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004b6e:	bf00      	nop
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	200012e0 	.word	0x200012e0

08004b78 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004b7c:	4802      	ldr	r0, [pc, #8]	@ (8004b88 <DMA1_Channel2_IRQHandler+0x10>)
 8004b7e:	f005 fc6e 	bl	800a45e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004b82:	bf00      	nop
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20001340 	.word	0x20001340

08004b8c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004b90:	4802      	ldr	r0, [pc, #8]	@ (8004b9c <USB_LP_IRQHandler+0x10>)
 8004b92:	f006 ffa4 	bl	800bade <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004b96:	bf00      	nop
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20003890 	.word	0x20003890

08004ba0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004ba4:	480c      	ldr	r0, [pc, #48]	@ (8004bd8 <USART1_IRQHandler+0x38>)
 8004ba6:	f00a f9f1 	bl	800ef8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8004baa:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd8 <USART1_IRQHandler+0x38>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	69db      	ldr	r3, [r3, #28]
 8004bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb4:	2b40      	cmp	r3, #64	@ 0x40
 8004bb6:	d10d      	bne.n	8004bd4 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8004bb8:	4b07      	ldr	r3, [pc, #28]	@ (8004bd8 <USART1_IRQHandler+0x38>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2240      	movs	r2, #64	@ 0x40
 8004bbe:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <USART1_IRQHandler+0x38>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	4b04      	ldr	r3, [pc, #16]	@ (8004bd8 <USART1_IRQHandler+0x38>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bce:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8004bd0:	f002 fa2c 	bl	800702c <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8004bd4:	bf00      	nop
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	2000124c 	.word	0x2000124c

08004bdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
  return 1;
 8004be0:	2301      	movs	r3, #1
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <_kill>:

int _kill(int pid, int sig)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004bf6:	f013 fceb 	bl	80185d0 <__errno>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2216      	movs	r2, #22
 8004bfe:	601a      	str	r2, [r3, #0]
  return -1;
 8004c00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <_exit>:

void _exit (int status)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c14:	f04f 31ff 	mov.w	r1, #4294967295
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff ffe7 	bl	8004bec <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c1e:	bf00      	nop
 8004c20:	e7fd      	b.n	8004c1e <_exit+0x12>

08004c22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c2e:	2300      	movs	r3, #0
 8004c30:	617b      	str	r3, [r7, #20]
 8004c32:	e00a      	b.n	8004c4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004c34:	f3af 8000 	nop.w
 8004c38:	4601      	mov	r1, r0
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	60ba      	str	r2, [r7, #8]
 8004c40:	b2ca      	uxtb	r2, r1
 8004c42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	3301      	adds	r3, #1
 8004c48:	617b      	str	r3, [r7, #20]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	dbf0      	blt.n	8004c34 <_read+0x12>
  }

  return len;
 8004c52:	687b      	ldr	r3, [r7, #4]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c68:	2300      	movs	r3, #0
 8004c6a:	617b      	str	r3, [r7, #20]
 8004c6c:	e009      	b.n	8004c82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	60ba      	str	r2, [r7, #8]
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	617b      	str	r3, [r7, #20]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	dbf1      	blt.n	8004c6e <_write+0x12>
  }
  return len;
 8004c8a:	687b      	ldr	r3, [r7, #4]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3718      	adds	r7, #24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <_close>:

int _close(int file)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004c9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004cbc:	605a      	str	r2, [r3, #4]
  return 0;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <_isatty>:

int _isatty(int file)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004cd4:	2301      	movs	r3, #1
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b085      	sub	sp, #20
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d04:	4a14      	ldr	r2, [pc, #80]	@ (8004d58 <_sbrk+0x5c>)
 8004d06:	4b15      	ldr	r3, [pc, #84]	@ (8004d5c <_sbrk+0x60>)
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d10:	4b13      	ldr	r3, [pc, #76]	@ (8004d60 <_sbrk+0x64>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d102      	bne.n	8004d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d18:	4b11      	ldr	r3, [pc, #68]	@ (8004d60 <_sbrk+0x64>)
 8004d1a:	4a12      	ldr	r2, [pc, #72]	@ (8004d64 <_sbrk+0x68>)
 8004d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d1e:	4b10      	ldr	r3, [pc, #64]	@ (8004d60 <_sbrk+0x64>)
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4413      	add	r3, r2
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d207      	bcs.n	8004d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d2c:	f013 fc50 	bl	80185d0 <__errno>
 8004d30:	4603      	mov	r3, r0
 8004d32:	220c      	movs	r2, #12
 8004d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d36:	f04f 33ff 	mov.w	r3, #4294967295
 8004d3a:	e009      	b.n	8004d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d3c:	4b08      	ldr	r3, [pc, #32]	@ (8004d60 <_sbrk+0x64>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d42:	4b07      	ldr	r3, [pc, #28]	@ (8004d60 <_sbrk+0x64>)
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4413      	add	r3, r2
 8004d4a:	4a05      	ldr	r2, [pc, #20]	@ (8004d60 <_sbrk+0x64>)
 8004d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3718      	adds	r7, #24
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	20008000 	.word	0x20008000
 8004d5c:	00000400 	.word	0x00000400
 8004d60:	200013a0 	.word	0x200013a0
 8004d64:	20003ed8 	.word	0x20003ed8

08004d68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004d6c:	4b06      	ldr	r3, [pc, #24]	@ (8004d88 <SystemInit+0x20>)
 8004d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d72:	4a05      	ldr	r2, [pc, #20]	@ (8004d88 <SystemInit+0x20>)
 8004d74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004d7c:	bf00      	nop
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	e000ed00 	.word	0xe000ed00

08004d8c <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7fb fa93 	bl	80002c0 <strlen>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8004d9e:	89fb      	ldrh	r3, [r7, #14]
 8004da0:	4619      	mov	r1, r3
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f012 f9a8 	bl	80170f8 <CDC_Transmit_FS>
}
 8004da8:	bf00      	nop
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b0a2      	sub	sp, #136	@ 0x88
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004db8:	f107 0008 	add.w	r0, r7, #8
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a06      	ldr	r2, [pc, #24]	@ (8004dd8 <usb_serial_println+0x28>)
 8004dc0:	2180      	movs	r1, #128	@ 0x80
 8004dc2:	f013 fafd 	bl	80183c0 <sniprintf>
	usb_serial_print(buffer);
 8004dc6:	f107 0308 	add.w	r3, r7, #8
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7ff ffde 	bl	8004d8c <usb_serial_print>
}
 8004dd0:	bf00      	nop
 8004dd2:	3788      	adds	r7, #136	@ 0x88
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	0801a97c 	.word	0x0801a97c

08004ddc <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	4603      	mov	r3, r0
 8004de4:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d813      	bhi.n	8004e14 <get_function_code+0x38>
 8004dec:	a201      	add	r2, pc, #4	@ (adr r2, 8004df4 <get_function_code+0x18>)
 8004dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df2:	bf00      	nop
 8004df4:	08004e05 	.word	0x08004e05
 8004df8:	08004e09 	.word	0x08004e09
 8004dfc:	08004e0d 	.word	0x08004e0d
 8004e00:	08004e11 	.word	0x08004e11
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e006      	b.n	8004e16 <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e004      	b.n	8004e16 <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e002      	b.n	8004e16 <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8004e10:	2304      	movs	r3, #4
 8004e12:	e000      	b.n	8004e16 <get_function_code+0x3a>
		default: return 0x00;
 8004e14:	2300      	movs	r3, #0
	}
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop

08004e24 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8004e30:	4b36      	ldr	r3, [pc, #216]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	f083 0301 	eor.w	r3, r3, #1
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d15a      	bne.n	8004ef4 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8004e3e:	887b      	ldrh	r3, [r7, #2]
 8004e40:	2b04      	cmp	r3, #4
 8004e42:	d959      	bls.n	8004ef8 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	785b      	ldrb	r3, [r3, #1]
 8004e4e:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8004e50:	4b2e      	ldr	r3, [pc, #184]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004e52:	785b      	ldrb	r3, [r3, #1]
 8004e54:	7bfa      	ldrb	r2, [r7, #15]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d150      	bne.n	8004efc <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8004e5a:	887b      	ldrh	r3, [r7, #2]
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	4413      	add	r3, r2
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	b21b      	sxth	r3, r3
 8004e66:	021b      	lsls	r3, r3, #8
 8004e68:	b21a      	sxth	r2, r3
 8004e6a:	887b      	ldrh	r3, [r7, #2]
 8004e6c:	3b02      	subs	r3, #2
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	440b      	add	r3, r1
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	b21b      	sxth	r3, r3
 8004e76:	4313      	orrs	r3, r2
 8004e78:	b21b      	sxth	r3, r3
 8004e7a:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004e7c:	887b      	ldrh	r3, [r7, #2]
 8004e7e:	3b02      	subs	r3, #2
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	4619      	mov	r1, r3
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 fe93 	bl	8005bb0 <modbus_crc16>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	89bb      	ldrh	r3, [r7, #12]
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d135      	bne.n	8004f00 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8004e94:	4b1d      	ldr	r3, [pc, #116]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004e96:	789b      	ldrb	r3, [r3, #2]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7ff ff9f 	bl	8004ddc <get_function_code>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8004ea2:	7bba      	ldrb	r2, [r7, #14]
 8004ea4:	7afb      	ldrb	r3, [r7, #11]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d12c      	bne.n	8004f04 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8004eaa:	4b18      	ldr	r3, [pc, #96]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d103      	bne.n	8004eba <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8004eb2:	4b16      	ldr	r3, [pc, #88]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	701a      	strb	r2, [r3, #0]
		return;
 8004eb8:	e025      	b.n	8004f06 <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 8004eba:	887b      	ldrh	r3, [r7, #2]
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	d915      	bls.n	8004eec <modbus_master_handle_frame+0xc8>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	3302      	adds	r3, #2
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d910      	bls.n	8004eec <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3303      	adds	r3, #3
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	b21b      	sxth	r3, r3
 8004ed2:	021b      	lsls	r3, r3, #8
 8004ed4:	b21a      	sxth	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	3304      	adds	r3, #4
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	b21b      	sxth	r3, r3
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	b21b      	sxth	r3, r3
 8004ee2:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8004ee4:	4b09      	ldr	r3, [pc, #36]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	893a      	ldrh	r2, [r7, #8]
 8004eea:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8004eec:	4b07      	ldr	r3, [pc, #28]	@ (8004f0c <modbus_master_handle_frame+0xe8>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	e008      	b.n	8004f06 <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 8004ef4:	bf00      	nop
 8004ef6:	e006      	b.n	8004f06 <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 8004ef8:	bf00      	nop
 8004efa:	e004      	b.n	8004f06 <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 8004efc:	bf00      	nop
 8004efe:	e002      	b.n	8004f06 <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004f00:	bf00      	nop
 8004f02:	e000      	b.n	8004f06 <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8004f04:	bf00      	nop
}
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	200013a4 	.word	0x200013a4

08004f10 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	603b      	str	r3, [r7, #0]
 8004f18:	4603      	mov	r3, r0
 8004f1a:	71fb      	strb	r3, [r7, #7]
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	71bb      	strb	r3, [r7, #6]
 8004f20:	4613      	mov	r3, r2
 8004f22:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8004f24:	4b1d      	ldr	r3, [pc, #116]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <modbus_master_request_read+0x20>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	e030      	b.n	8004f92 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8004f30:	79bb      	ldrb	r3, [r7, #6]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff ff52 	bl	8004ddc <get_function_code>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8004f3c:	79fb      	ldrb	r3, [r7, #7]
 8004f3e:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8004f40:	7dfb      	ldrb	r3, [r7, #23]
 8004f42:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8004f44:	88bb      	ldrh	r3, [r7, #4]
 8004f46:	0a1b      	lsrs	r3, r3, #8
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8004f4e:	88bb      	ldrh	r3, [r7, #4]
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8004f54:	2300      	movs	r3, #0
 8004f56:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8004f58:	2301      	movs	r3, #1
 8004f5a:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8004f5c:	f107 030c 	add.w	r3, r7, #12
 8004f60:	2108      	movs	r1, #8
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 fe62 	bl	8005c2c <modbus_send_response>

	current_request.active = true;
 8004f68:	4b0c      	ldr	r3, [pc, #48]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8004f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f70:	79fb      	ldrb	r3, [r7, #7]
 8004f72:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8004f74:	4a09      	ldr	r2, [pc, #36]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f76:	79bb      	ldrb	r3, [r7, #6]
 8004f78:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8004f7a:	4a08      	ldr	r2, [pc, #32]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f7c:	88bb      	ldrh	r3, [r7, #4]
 8004f7e:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8004f80:	4a06      	ldr	r2, [pc, #24]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8004f86:	f000 fea7 	bl	8005cd8 <get_ms>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	4a03      	ldr	r2, [pc, #12]	@ (8004f9c <modbus_master_request_read+0x8c>)
 8004f8e:	6093      	str	r3, [r2, #8]

	return true;
 8004f90:	2301      	movs	r3, #1
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3718      	adds	r7, #24
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	200013a4 	.word	0x200013a4

08004fa0 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 8004fa6:	f000 fe97 	bl	8005cd8 <get_ms>
 8004faa:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8004fac:	4b08      	ldr	r3, [pc, #32]	@ (8004fd0 <modbus_master_poll_timeout+0x30>)
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d008      	beq.n	8004fc6 <modbus_master_poll_timeout+0x26>
 8004fb4:	4b06      	ldr	r3, [pc, #24]	@ (8004fd0 <modbus_master_poll_timeout+0x30>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2bc8      	cmp	r3, #200	@ 0xc8
 8004fbe:	d902      	bls.n	8004fc6 <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8004fc0:	4b03      	ldr	r3, [pc, #12]	@ (8004fd0 <modbus_master_poll_timeout+0x30>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	701a      	strb	r2, [r3, #0]
	}
}
 8004fc6:	bf00      	nop
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	200013a4 	.word	0x200013a4

08004fd4 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
	return current_request.active;
 8004fd8:	4b03      	ldr	r3, [pc, #12]	@ (8004fe8 <modbus_master_is_busy+0x14>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	200013a4 	.word	0x200013a4

08004fec <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8004ff6:	4a04      	ldr	r2, [pc, #16]	@ (8005008 <modbus_Setup+0x1c>)
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	7013      	strb	r3, [r2, #0]
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	200013b4 	.word	0x200013b4

0800500c <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 800500c:	b580      	push	{r7, lr}
 800500e:	b0e0      	sub	sp, #384	@ 0x180
 8005010:	af00      	add	r7, sp, #0
 8005012:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005016:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800501a:	6018      	str	r0, [r3, #0]
 800501c:	460a      	mov	r2, r1
 800501e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005022:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005026:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8005028:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800502c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005030:	881b      	ldrh	r3, [r3, #0]
 8005032:	2b05      	cmp	r3, #5
 8005034:	f240 85a5 	bls.w	8005b82 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8005038:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800503c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8005048:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800504c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	785b      	ldrb	r3, [r3, #1]
 8005054:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8005058:	4bcb      	ldr	r3, [pc, #812]	@ (8005388 <modbus_slave_handle_frame+0x37c>)
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005060:	429a      	cmp	r2, r3
 8005062:	f040 8590 	bne.w	8005b86 <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8005066:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800506a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800506e:	881b      	ldrh	r3, [r3, #0]
 8005070:	3b01      	subs	r3, #1
 8005072:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005076:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	4413      	add	r3, r2
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	b21b      	sxth	r3, r3
 8005082:	021b      	lsls	r3, r3, #8
 8005084:	b21a      	sxth	r2, r3
 8005086:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800508a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800508e:	881b      	ldrh	r3, [r3, #0]
 8005090:	3b02      	subs	r3, #2
 8005092:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005096:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800509a:	6809      	ldr	r1, [r1, #0]
 800509c:	440b      	add	r3, r1
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	b21b      	sxth	r3, r3
 80050a2:	4313      	orrs	r3, r2
 80050a4:	b21b      	sxth	r3, r3
 80050a6:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80050aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050ae:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80050b2:	881b      	ldrh	r3, [r3, #0]
 80050b4:	3b02      	subs	r3, #2
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80050c0:	4611      	mov	r1, r2
 80050c2:	6818      	ldr	r0, [r3, #0]
 80050c4:	f000 fd74 	bl	8005bb0 <modbus_crc16>
 80050c8:	4603      	mov	r3, r0
 80050ca:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80050ce:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80050d2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80050d6:	429a      	cmp	r2, r3
 80050d8:	f040 8557 	bne.w	8005b8a <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80050dc:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80050e0:	3b01      	subs	r3, #1
 80050e2:	2b0f      	cmp	r3, #15
 80050e4:	f200 853f 	bhi.w	8005b66 <modbus_slave_handle_frame+0xb5a>
 80050e8:	a201      	add	r2, pc, #4	@ (adr r2, 80050f0 <modbus_slave_handle_frame+0xe4>)
 80050ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ee:	bf00      	nop
 80050f0:	08005131 	.word	0x08005131
 80050f4:	080052d9 	.word	0x080052d9
 80050f8:	0800548d 	.word	0x0800548d
 80050fc:	080055f7 	.word	0x080055f7
 8005100:	0800576d 	.word	0x0800576d
 8005104:	08005819 	.word	0x08005819
 8005108:	08005b67 	.word	0x08005b67
 800510c:	08005b67 	.word	0x08005b67
 8005110:	08005b67 	.word	0x08005b67
 8005114:	08005b67 	.word	0x08005b67
 8005118:	08005b67 	.word	0x08005b67
 800511c:	08005b67 	.word	0x08005b67
 8005120:	08005b67 	.word	0x08005b67
 8005124:	08005b67 	.word	0x08005b67
 8005128:	080058b1 	.word	0x080058b1
 800512c:	08005a25 	.word	0x08005a25
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005130:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005134:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3302      	adds	r3, #2
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	b21b      	sxth	r3, r3
 8005140:	021b      	lsls	r3, r3, #8
 8005142:	b21a      	sxth	r2, r3
 8005144:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005148:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3303      	adds	r3, #3
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	b21b      	sxth	r3, r3
 8005154:	4313      	orrs	r3, r2
 8005156:	b21b      	sxth	r3, r3
 8005158:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800515c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005160:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3304      	adds	r3, #4
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	b21b      	sxth	r3, r3
 800516c:	021b      	lsls	r3, r3, #8
 800516e:	b21a      	sxth	r2, r3
 8005170:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005174:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	3305      	adds	r3, #5
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	b21b      	sxth	r3, r3
 8005180:	4313      	orrs	r3, r2
 8005182:	b21b      	sxth	r3, r3
 8005184:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8005188:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <modbus_slave_handle_frame+0x18c>
 8005190:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005194:	2b20      	cmp	r3, #32
 8005196:	d909      	bls.n	80051ac <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005198:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800519c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80051a0:	2203      	movs	r2, #3
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fd6c 	bl	8005c80 <modbus_send_exception>
				return;
 80051a8:	f000 bcf0 	b.w	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80051ac:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80051b0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80051b4:	4413      	add	r3, r2
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	3b01      	subs	r3, #1
 80051ba:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80051be:	4b73      	ldr	r3, [pc, #460]	@ (800538c <modbus_slave_handle_frame+0x380>)
 80051c0:	881b      	ldrh	r3, [r3, #0]
 80051c2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d309      	bcc.n	80051de <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80051ca:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80051ce:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80051d2:	2202      	movs	r2, #2
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 fd53 	bl	8005c80 <modbus_send_exception>
				return;
 80051da:	f000 bcd7 	b.w	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80051de:	4b6a      	ldr	r3, [pc, #424]	@ (8005388 <modbus_slave_handle_frame+0x37c>)
 80051e0:	781a      	ldrb	r2, [r3, #0]
 80051e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80051ea:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80051ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80051f4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80051f8:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80051fa:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80051fe:	3307      	adds	r3, #7
 8005200:	2b00      	cmp	r3, #0
 8005202:	da00      	bge.n	8005206 <modbus_slave_handle_frame+0x1fa>
 8005204:	3307      	adds	r3, #7
 8005206:	10db      	asrs	r3, r3, #3
 8005208:	b2da      	uxtb	r2, r3
 800520a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800520e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005212:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005214:	2303      	movs	r3, #3
 8005216:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800521a:	2300      	movs	r3, #0
 800521c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005220:	2300      	movs	r3, #0
 8005222:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8005226:	2300      	movs	r3, #0
 8005228:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800522c:	e044      	b.n	80052b8 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800522e:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005232:	4618      	mov	r0, r3
 8005234:	f7fd fb58 	bl	80028e8 <io_coil_read>
 8005238:	4603      	mov	r3, r0
 800523a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800523e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8005242:	2b01      	cmp	r3, #1
 8005244:	d10b      	bne.n	800525e <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005246:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800524a:	2201      	movs	r2, #1
 800524c:	fa02 f303 	lsl.w	r3, r2, r3
 8005250:	b25a      	sxtb	r2, r3
 8005252:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8005256:	4313      	orrs	r3, r2
 8005258:	b25b      	sxtb	r3, r3
 800525a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800525e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005262:	3301      	adds	r3, #1
 8005264:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005268:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800526c:	2b08      	cmp	r3, #8
 800526e:	d006      	beq.n	800527e <modbus_slave_handle_frame+0x272>
 8005270:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005274:	3b01      	subs	r3, #1
 8005276:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800527a:	429a      	cmp	r2, r3
 800527c:	d112      	bne.n	80052a4 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800527e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8005288:	4619      	mov	r1, r3
 800528a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800528e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005292:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005296:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005298:	2300      	movs	r3, #0
 800529a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800529e:	2300      	movs	r3, #0
 80052a0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80052a4:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80052a8:	3301      	adds	r3, #1
 80052aa:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80052ae:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80052b2:	3301      	adds	r3, #1
 80052b4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80052b8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80052bc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80052c0:	429a      	cmp	r2, r3
 80052c2:	dbb4      	blt.n	800522e <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80052c4:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80052c8:	f107 030c 	add.w	r3, r7, #12
 80052cc:	4611      	mov	r1, r2
 80052ce:	4618      	mov	r0, r3
 80052d0:	f000 fcac 	bl	8005c2c <modbus_send_response>
 80052d4:	f000 bc5a 	b.w	8005b8c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80052d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3302      	adds	r3, #2
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	b21b      	sxth	r3, r3
 80052e8:	021b      	lsls	r3, r3, #8
 80052ea:	b21a      	sxth	r2, r3
 80052ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3303      	adds	r3, #3
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	b21b      	sxth	r3, r3
 80052fc:	4313      	orrs	r3, r2
 80052fe:	b21b      	sxth	r3, r3
 8005300:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8005304:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005308:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3304      	adds	r3, #4
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	b21b      	sxth	r3, r3
 8005314:	021b      	lsls	r3, r3, #8
 8005316:	b21a      	sxth	r2, r3
 8005318:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800531c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3305      	adds	r3, #5
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	b21b      	sxth	r3, r3
 8005328:	4313      	orrs	r3, r2
 800532a:	b21b      	sxth	r3, r3
 800532c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005330:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <modbus_slave_handle_frame+0x334>
 8005338:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800533c:	2b04      	cmp	r3, #4
 800533e:	d909      	bls.n	8005354 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005340:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005344:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005348:	2203      	movs	r2, #3
 800534a:	4618      	mov	r0, r3
 800534c:	f000 fc98 	bl	8005c80 <modbus_send_exception>
				return;
 8005350:	f000 bc1c 	b.w	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005354:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005358:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800535c:	4413      	add	r3, r2
 800535e:	b29b      	uxth	r3, r3
 8005360:	3b01      	subs	r3, #1
 8005362:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005366:	4b0a      	ldr	r3, [pc, #40]	@ (8005390 <modbus_slave_handle_frame+0x384>)
 8005368:	881b      	ldrh	r3, [r3, #0]
 800536a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800536e:	429a      	cmp	r2, r3
 8005370:	d310      	bcc.n	8005394 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005372:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005376:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800537a:	2202      	movs	r2, #2
 800537c:	4618      	mov	r0, r3
 800537e:	f000 fc7f 	bl	8005c80 <modbus_send_exception>
				return;
 8005382:	f000 bc03 	b.w	8005b8c <modbus_slave_handle_frame+0xb80>
 8005386:	bf00      	nop
 8005388:	200013b4 	.word	0x200013b4
 800538c:	20000c28 	.word	0x20000c28
 8005390:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005394:	4bc3      	ldr	r3, [pc, #780]	@ (80056a4 <modbus_slave_handle_frame+0x698>)
 8005396:	781a      	ldrb	r2, [r3, #0]
 8005398:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800539c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80053a0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80053a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053a6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80053aa:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80053ae:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80053b0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80053b4:	3307      	adds	r3, #7
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	da00      	bge.n	80053bc <modbus_slave_handle_frame+0x3b0>
 80053ba:	3307      	adds	r3, #7
 80053bc:	10db      	asrs	r3, r3, #3
 80053be:	b2da      	uxtb	r2, r3
 80053c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053c4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80053c8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80053ca:	2303      	movs	r3, #3
 80053cc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80053d0:	2300      	movs	r3, #0
 80053d2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80053d6:	2300      	movs	r3, #0
 80053d8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80053dc:	2300      	movs	r3, #0
 80053de:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80053e2:	e044      	b.n	800546e <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80053e4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fd fb27 	bl	8002a3c <io_discrete_in_read>
 80053ee:	4603      	mov	r3, r0
 80053f0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80053f4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d10b      	bne.n	8005414 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80053fc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005400:	2201      	movs	r2, #1
 8005402:	fa02 f303 	lsl.w	r3, r2, r3
 8005406:	b25a      	sxtb	r2, r3
 8005408:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 800540c:	4313      	orrs	r3, r2
 800540e:	b25b      	sxtb	r3, r3
 8005410:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8005414:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005418:	3301      	adds	r3, #1
 800541a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800541e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005422:	2b08      	cmp	r3, #8
 8005424:	d006      	beq.n	8005434 <modbus_slave_handle_frame+0x428>
 8005426:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800542a:	3b01      	subs	r3, #1
 800542c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005430:	429a      	cmp	r2, r3
 8005432:	d112      	bne.n	800545a <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005434:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800543e:	4619      	mov	r1, r3
 8005440:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005444:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005448:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 800544c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800544e:	2300      	movs	r3, #0
 8005450:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005454:	2300      	movs	r3, #0
 8005456:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800545a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800545e:	3301      	adds	r3, #1
 8005460:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005464:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005468:	3301      	adds	r3, #1
 800546a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800546e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005472:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005476:	429a      	cmp	r2, r3
 8005478:	dbb4      	blt.n	80053e4 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 800547a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800547e:	f107 030c 	add.w	r3, r7, #12
 8005482:	4611      	mov	r1, r2
 8005484:	4618      	mov	r0, r3
 8005486:	f000 fbd1 	bl	8005c2c <modbus_send_response>
 800548a:	e37f      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 800548c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005490:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	3302      	adds	r3, #2
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	b21b      	sxth	r3, r3
 800549c:	021b      	lsls	r3, r3, #8
 800549e:	b21a      	sxth	r2, r3
 80054a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3303      	adds	r3, #3
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	b21b      	sxth	r3, r3
 80054b0:	4313      	orrs	r3, r2
 80054b2:	b21b      	sxth	r3, r3
 80054b4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80054b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	3304      	adds	r3, #4
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	b21b      	sxth	r3, r3
 80054c8:	021b      	lsls	r3, r3, #8
 80054ca:	b21a      	sxth	r2, r3
 80054cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3305      	adds	r3, #5
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	b21b      	sxth	r3, r3
 80054dc:	4313      	orrs	r3, r2
 80054de:	b21b      	sxth	r3, r3
 80054e0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80054e4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d005      	beq.n	80054f8 <modbus_slave_handle_frame+0x4ec>
 80054ec:	4b6e      	ldr	r3, [pc, #440]	@ (80056a8 <modbus_slave_handle_frame+0x69c>)
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d908      	bls.n	800550a <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054f8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80054fc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005500:	2203      	movs	r2, #3
 8005502:	4618      	mov	r0, r3
 8005504:	f000 fbbc 	bl	8005c80 <modbus_send_exception>
				return;
 8005508:	e340      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800550a:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800550e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005512:	4413      	add	r3, r2
 8005514:	b29b      	uxth	r3, r3
 8005516:	3b01      	subs	r3, #1
 8005518:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 800551c:	4b62      	ldr	r3, [pc, #392]	@ (80056a8 <modbus_slave_handle_frame+0x69c>)
 800551e:	881b      	ldrh	r3, [r3, #0]
 8005520:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005524:	429a      	cmp	r2, r3
 8005526:	d308      	bcc.n	800553a <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005528:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800552c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005530:	2202      	movs	r2, #2
 8005532:	4618      	mov	r0, r3
 8005534:	f000 fba4 	bl	8005c80 <modbus_send_exception>
				return;
 8005538:	e328      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800553a:	4b5a      	ldr	r3, [pc, #360]	@ (80056a4 <modbus_slave_handle_frame+0x698>)
 800553c:	781a      	ldrb	r2, [r3, #0]
 800553e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005542:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005546:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005548:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800554c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005550:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005554:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8005556:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800555a:	b2db      	uxtb	r3, r3
 800555c:	005b      	lsls	r3, r3, #1
 800555e:	b2da      	uxtb	r2, r3
 8005560:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005564:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005568:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800556a:	2303      	movs	r3, #3
 800556c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005570:	2300      	movs	r3, #0
 8005572:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005576:	e02f      	b.n	80055d8 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005578:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800557c:	4618      	mov	r0, r3
 800557e:	f7fd faf3 	bl	8002b68 <io_holding_reg_read>
 8005582:	4603      	mov	r3, r0
 8005584:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005588:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800558c:	0a1b      	lsrs	r3, r3, #8
 800558e:	b299      	uxth	r1, r3
 8005590:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800559a:	461a      	mov	r2, r3
 800559c:	b2c9      	uxtb	r1, r1
 800559e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055a2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80055a6:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80055a8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80055ac:	1c5a      	adds	r2, r3, #1
 80055ae:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80055b2:	461a      	mov	r2, r3
 80055b4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80055b8:	b2d9      	uxtb	r1, r3
 80055ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80055c2:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80055c4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80055c8:	3301      	adds	r3, #1
 80055ca:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80055ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80055d2:	3301      	adds	r3, #1
 80055d4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80055d8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80055dc:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80055e0:	429a      	cmp	r2, r3
 80055e2:	dbc9      	blt.n	8005578 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80055e4:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80055e8:	f107 030c 	add.w	r3, r7, #12
 80055ec:	4611      	mov	r1, r2
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 fb1c 	bl	8005c2c <modbus_send_response>
 80055f4:	e2ca      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80055f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055fa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	3302      	adds	r3, #2
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	b21b      	sxth	r3, r3
 8005606:	021b      	lsls	r3, r3, #8
 8005608:	b21a      	sxth	r2, r3
 800560a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800560e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	3303      	adds	r3, #3
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	b21b      	sxth	r3, r3
 800561a:	4313      	orrs	r3, r2
 800561c:	b21b      	sxth	r3, r3
 800561e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005622:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005626:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3304      	adds	r3, #4
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	b21b      	sxth	r3, r3
 8005632:	021b      	lsls	r3, r3, #8
 8005634:	b21a      	sxth	r2, r3
 8005636:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800563a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3305      	adds	r3, #5
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	b21b      	sxth	r3, r3
 8005646:	4313      	orrs	r3, r2
 8005648:	b21b      	sxth	r3, r3
 800564a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800564e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <modbus_slave_handle_frame+0x656>
 8005656:	4b15      	ldr	r3, [pc, #84]	@ (80056ac <modbus_slave_handle_frame+0x6a0>)
 8005658:	881b      	ldrh	r3, [r3, #0]
 800565a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800565e:	429a      	cmp	r2, r3
 8005660:	d908      	bls.n	8005674 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005662:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005666:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800566a:	2203      	movs	r2, #3
 800566c:	4618      	mov	r0, r3
 800566e:	f000 fb07 	bl	8005c80 <modbus_send_exception>
				return;
 8005672:	e28b      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005674:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005678:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800567c:	4413      	add	r3, r2
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005686:	4b09      	ldr	r3, [pc, #36]	@ (80056ac <modbus_slave_handle_frame+0x6a0>)
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800568e:	429a      	cmp	r2, r3
 8005690:	d30e      	bcc.n	80056b0 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005692:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005696:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800569a:	2202      	movs	r2, #2
 800569c:	4618      	mov	r0, r3
 800569e:	f000 faef 	bl	8005c80 <modbus_send_exception>
				return;
 80056a2:	e273      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
 80056a4:	200013b4 	.word	0x200013b4
 80056a8:	20000dd0 	.word	0x20000dd0
 80056ac:	20000f54 	.word	0x20000f54
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80056b0:	4bb2      	ldr	r3, [pc, #712]	@ (800597c <modbus_slave_handle_frame+0x970>)
 80056b2:	781a      	ldrb	r2, [r3, #0]
 80056b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056b8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80056bc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80056be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80056c6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80056ca:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80056cc:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	005b      	lsls	r3, r3, #1
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80056de:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80056e0:	2303      	movs	r3, #3
 80056e2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80056e6:	2300      	movs	r3, #0
 80056e8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80056ec:	e02f      	b.n	800574e <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80056ee:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fd fd30 	bl	8003158 <io_input_reg_read>
 80056f8:	4603      	mov	r3, r0
 80056fa:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80056fe:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005702:	0a1b      	lsrs	r3, r3, #8
 8005704:	b299      	uxth	r1, r3
 8005706:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800570a:	1c5a      	adds	r2, r3, #1
 800570c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005710:	461a      	mov	r2, r3
 8005712:	b2c9      	uxtb	r1, r1
 8005714:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005718:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800571c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800571e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005722:	1c5a      	adds	r2, r3, #1
 8005724:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005728:	461a      	mov	r2, r3
 800572a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800572e:	b2d9      	uxtb	r1, r3
 8005730:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005734:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005738:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800573a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800573e:	3301      	adds	r3, #1
 8005740:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8005744:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005748:	3301      	adds	r3, #1
 800574a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800574e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005752:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005756:	429a      	cmp	r2, r3
 8005758:	dbc9      	blt.n	80056ee <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 800575a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800575e:	f107 030c 	add.w	r3, r7, #12
 8005762:	4611      	mov	r1, r2
 8005764:	4618      	mov	r0, r3
 8005766:	f000 fa61 	bl	8005c2c <modbus_send_response>
 800576a:	e20f      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 800576c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005770:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	3302      	adds	r3, #2
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	b21b      	sxth	r3, r3
 800577c:	021b      	lsls	r3, r3, #8
 800577e:	b21a      	sxth	r2, r3
 8005780:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005784:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3303      	adds	r3, #3
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	b21b      	sxth	r3, r3
 8005790:	4313      	orrs	r3, r2
 8005792:	b21b      	sxth	r3, r3
 8005794:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005798:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800579c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3304      	adds	r3, #4
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	b21b      	sxth	r3, r3
 80057a8:	021b      	lsls	r3, r3, #8
 80057aa:	b21a      	sxth	r2, r3
 80057ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3305      	adds	r3, #5
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	4313      	orrs	r3, r2
 80057be:	b21b      	sxth	r3, r3
 80057c0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80057c4:	4b6e      	ldr	r3, [pc, #440]	@ (8005980 <modbus_slave_handle_frame+0x974>)
 80057c6:	881b      	ldrh	r3, [r3, #0]
 80057c8:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d308      	bcc.n	80057e2 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80057d0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80057d4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80057d8:	2202      	movs	r2, #2
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fa50 	bl	8005c80 <modbus_send_exception>
				return;
 80057e0:	e1d4      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80057e2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80057e6:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80057ea:	bf0c      	ite	eq
 80057ec:	2301      	moveq	r3, #1
 80057ee:	2300      	movne	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80057f6:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80057fa:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80057fe:	4611      	mov	r1, r2
 8005800:	4618      	mov	r0, r3
 8005802:	f7fd f891 	bl	8002928 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8005806:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800580a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800580e:	2106      	movs	r1, #6
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f000 fa0b 	bl	8005c2c <modbus_send_response>
			break;
 8005816:	e1b9      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005818:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800581c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3302      	adds	r3, #2
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	b21b      	sxth	r3, r3
 8005828:	021b      	lsls	r3, r3, #8
 800582a:	b21a      	sxth	r2, r3
 800582c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005830:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3303      	adds	r3, #3
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	b21b      	sxth	r3, r3
 800583c:	4313      	orrs	r3, r2
 800583e:	b21b      	sxth	r3, r3
 8005840:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005844:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005848:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3304      	adds	r3, #4
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	b21b      	sxth	r3, r3
 8005854:	021b      	lsls	r3, r3, #8
 8005856:	b21a      	sxth	r2, r3
 8005858:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800585c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	3305      	adds	r3, #5
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	b21b      	sxth	r3, r3
 8005868:	4313      	orrs	r3, r2
 800586a:	b21b      	sxth	r3, r3
 800586c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005870:	4b44      	ldr	r3, [pc, #272]	@ (8005984 <modbus_slave_handle_frame+0x978>)
 8005872:	881b      	ldrh	r3, [r3, #0]
 8005874:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005878:	429a      	cmp	r2, r3
 800587a:	d308      	bcc.n	800588e <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800587c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005880:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005884:	2202      	movs	r2, #2
 8005886:	4618      	mov	r0, r3
 8005888:	f000 f9fa 	bl	8005c80 <modbus_send_exception>
				return;
 800588c:	e17e      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800588e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8005892:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8005896:	4611      	mov	r1, r2
 8005898:	4618      	mov	r0, r3
 800589a:	f7fd f985 	bl	8002ba8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800589e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058a2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058a6:	2106      	movs	r1, #6
 80058a8:	6818      	ldr	r0, [r3, #0]
 80058aa:	f000 f9bf 	bl	8005c2c <modbus_send_response>
			break;
 80058ae:	e16d      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80058b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	3302      	adds	r3, #2
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	b21b      	sxth	r3, r3
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	b21a      	sxth	r2, r3
 80058c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	3303      	adds	r3, #3
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	b21b      	sxth	r3, r3
 80058d4:	4313      	orrs	r3, r2
 80058d6:	b21b      	sxth	r3, r3
 80058d8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80058dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3304      	adds	r3, #4
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	b21b      	sxth	r3, r3
 80058ec:	021b      	lsls	r3, r3, #8
 80058ee:	b21a      	sxth	r2, r3
 80058f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	3305      	adds	r3, #5
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	b21b      	sxth	r3, r3
 8005900:	4313      	orrs	r3, r2
 8005902:	b21b      	sxth	r3, r3
 8005904:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8005908:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800590c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	799b      	ldrb	r3, [r3, #6]
 8005914:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8005918:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800591c:	3307      	adds	r3, #7
 800591e:	2b00      	cmp	r3, #0
 8005920:	da00      	bge.n	8005924 <modbus_slave_handle_frame+0x918>
 8005922:	3307      	adds	r3, #7
 8005924:	10db      	asrs	r3, r3, #3
 8005926:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800592a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800592e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005932:	4413      	add	r3, r2
 8005934:	4a12      	ldr	r2, [pc, #72]	@ (8005980 <modbus_slave_handle_frame+0x974>)
 8005936:	8812      	ldrh	r2, [r2, #0]
 8005938:	4293      	cmp	r3, r2
 800593a:	dd08      	ble.n	800594e <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800593c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005940:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005944:	2202      	movs	r2, #2
 8005946:	4618      	mov	r0, r3
 8005948:	f000 f99a 	bl	8005c80 <modbus_send_exception>
				return;
 800594c:	e11e      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800594e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8005952:	b29b      	uxth	r3, r3
 8005954:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8005958:	429a      	cmp	r2, r3
 800595a:	d008      	beq.n	800596e <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800595c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005960:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005964:	2203      	movs	r2, #3
 8005966:	4618      	mov	r0, r3
 8005968:	f000 f98a 	bl	8005c80 <modbus_send_exception>
				return;
 800596c:	e10e      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800596e:	2307      	movs	r3, #7
 8005970:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005974:	2300      	movs	r3, #0
 8005976:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800597a:	e044      	b.n	8005a06 <modbus_slave_handle_frame+0x9fa>
 800597c:	200013b4 	.word	0x200013b4
 8005980:	20000c28 	.word	0x20000c28
 8005984:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005988:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800598c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005990:	4413      	add	r3, r2
 8005992:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005996:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800599a:	08db      	lsrs	r3, r3, #3
 800599c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80059a0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80059a4:	f003 0307 	and.w	r3, r3, #7
 80059a8:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80059ac:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80059b0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80059b4:	4413      	add	r3, r2
 80059b6:	461a      	mov	r2, r3
 80059b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4413      	add	r3, r2
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	461a      	mov	r2, r3
 80059c8:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80059cc:	fa42 f303 	asr.w	r3, r2, r3
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80059da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80059de:	2b00      	cmp	r3, #0
 80059e0:	bf14      	ite	ne
 80059e2:	2301      	movne	r3, #1
 80059e4:	2300      	moveq	r3, #0
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80059ec:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80059f0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80059f4:	4611      	mov	r1, r2
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fc ff96 	bl	8002928 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80059fc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005a00:	3301      	adds	r3, #1
 8005a02:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005a06:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8005a0a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d3ba      	bcc.n	8005988 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005a12:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a16:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a1a:	2106      	movs	r1, #6
 8005a1c:	6818      	ldr	r0, [r3, #0]
 8005a1e:	f000 f905 	bl	8005c2c <modbus_send_response>
			break;
 8005a22:	e0b3      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005a24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a28:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3302      	adds	r3, #2
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	b21b      	sxth	r3, r3
 8005a34:	021b      	lsls	r3, r3, #8
 8005a36:	b21a      	sxth	r2, r3
 8005a38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3303      	adds	r3, #3
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	b21b      	sxth	r3, r3
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	b21b      	sxth	r3, r3
 8005a4c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005a50:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a54:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	3304      	adds	r3, #4
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	b21b      	sxth	r3, r3
 8005a60:	021b      	lsls	r3, r3, #8
 8005a62:	b21a      	sxth	r2, r3
 8005a64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3305      	adds	r3, #5
 8005a70:	781b      	ldrb	r3, [r3, #0]
 8005a72:	b21b      	sxth	r3, r3
 8005a74:	4313      	orrs	r3, r2
 8005a76:	b21b      	sxth	r3, r3
 8005a78:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8005a7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a80:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	799b      	ldrb	r3, [r3, #6]
 8005a88:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8005a8c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8005a90:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005a94:	4413      	add	r3, r2
 8005a96:	4a3f      	ldr	r2, [pc, #252]	@ (8005b94 <modbus_slave_handle_frame+0xb88>)
 8005a98:	8812      	ldrh	r2, [r2, #0]
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	dd08      	ble.n	8005ab0 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005a9e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005aa2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f000 f8e9 	bl	8005c80 <modbus_send_exception>
				return;
 8005aae:	e06d      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8005ab0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8005ab4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d008      	beq.n	8005ad0 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005abe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ac2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ac6:	2203      	movs	r2, #3
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 f8d9 	bl	8005c80 <modbus_send_exception>
				return;
 8005ace:	e05d      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8005ad0:	2307      	movs	r3, #7
 8005ad2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005adc:	e034      	b.n	8005b48 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8005ade:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8005ae8:	4413      	add	r3, r2
 8005aea:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8005aee:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005af2:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005af6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005afa:	6812      	ldr	r2, [r2, #0]
 8005afc:	4413      	add	r3, r2
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	b21b      	sxth	r3, r3
 8005b02:	021b      	lsls	r3, r3, #8
 8005b04:	b21a      	sxth	r2, r3
 8005b06:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005b10:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005b14:	6809      	ldr	r1, [r1, #0]
 8005b16:	440b      	add	r3, r1
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	b21b      	sxth	r3, r3
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	b21b      	sxth	r3, r3
 8005b20:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005b24:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8005b28:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8005b2c:	4611      	mov	r1, r2
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fd f83a 	bl	8002ba8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8005b34:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005b38:	3302      	adds	r3, #2
 8005b3a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8005b3e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005b42:	3301      	adds	r3, #1
 8005b44:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005b48:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005b4c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005b50:	429a      	cmp	r2, r3
 8005b52:	dbc4      	blt.n	8005ade <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005b54:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b58:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b5c:	2106      	movs	r1, #6
 8005b5e:	6818      	ldr	r0, [r3, #0]
 8005b60:	f000 f864 	bl	8005c2c <modbus_send_response>
			break;
 8005b64:	e012      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8005b66:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b6a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005b6e:	881a      	ldrh	r2, [r3, #0]
 8005b70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b78:	4611      	mov	r1, r2
 8005b7a:	6818      	ldr	r0, [r3, #0]
 8005b7c:	f000 f8b4 	bl	8005ce8 <modbus_vendor_handle_frame>
			break;
 8005b80:	e004      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8005b82:	bf00      	nop
 8005b84:	e002      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8005b86:	bf00      	nop
 8005b88:	e000      	b.n	8005b8c <modbus_slave_handle_frame+0xb80>
		return;
 8005b8a:	bf00      	nop
		}
	}
}
 8005b8c:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	20000dd0 	.word	0x20000dd0

08005b98 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
	return slave_address;
 8005b9c:	4b03      	ldr	r3, [pc, #12]	@ (8005bac <modbusGetSlaveAddress+0x14>)
 8005b9e:	781b      	ldrb	r3, [r3, #0]
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	200013b4 	.word	0x200013b4

08005bb0 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8005bb0:	b480      	push	{r7}
 8005bb2:	b085      	sub	sp, #20
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	460b      	mov	r3, r1
 8005bba:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8005bbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005bc0:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	81bb      	strh	r3, [r7, #12]
 8005bc6:	e026      	b.n	8005c16 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8005bc8:	89bb      	ldrh	r3, [r7, #12]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	4413      	add	r3, r2
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	89fb      	ldrh	r3, [r7, #14]
 8005bd4:	4053      	eors	r3, r2
 8005bd6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005bd8:	2300      	movs	r3, #0
 8005bda:	72fb      	strb	r3, [r7, #11]
 8005bdc:	e015      	b.n	8005c0a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8005bde:	89fb      	ldrh	r3, [r7, #14]
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8005be8:	89fb      	ldrh	r3, [r7, #14]
 8005bea:	085b      	lsrs	r3, r3, #1
 8005bec:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8005bee:	89fb      	ldrh	r3, [r7, #14]
 8005bf0:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8005bf4:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	81fb      	strh	r3, [r7, #14]
 8005bfc:	e002      	b.n	8005c04 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8005bfe:	89fb      	ldrh	r3, [r7, #14]
 8005c00:	085b      	lsrs	r3, r3, #1
 8005c02:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005c04:	7afb      	ldrb	r3, [r7, #11]
 8005c06:	3301      	adds	r3, #1
 8005c08:	72fb      	strb	r3, [r7, #11]
 8005c0a:	7afb      	ldrb	r3, [r7, #11]
 8005c0c:	2b07      	cmp	r3, #7
 8005c0e:	d9e6      	bls.n	8005bde <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8005c10:	89bb      	ldrh	r3, [r7, #12]
 8005c12:	3301      	adds	r3, #1
 8005c14:	81bb      	strh	r3, [r7, #12]
 8005c16:	89ba      	ldrh	r2, [r7, #12]
 8005c18:	887b      	ldrh	r3, [r7, #2]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d3d4      	bcc.n	8005bc8 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8005c1e:	89fb      	ldrh	r3, [r7, #14]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3714      	adds	r7, #20
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	460b      	mov	r3, r1
 8005c36:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8005c38:	887b      	ldrh	r3, [r7, #2]
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7ff ffb7 	bl	8005bb0 <modbus_crc16>
 8005c42:	4603      	mov	r3, r0
 8005c44:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8005c46:	887b      	ldrh	r3, [r7, #2]
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	807a      	strh	r2, [r7, #2]
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4413      	add	r3, r2
 8005c52:	89fa      	ldrh	r2, [r7, #14]
 8005c54:	b2d2      	uxtb	r2, r2
 8005c56:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8005c58:	89fb      	ldrh	r3, [r7, #14]
 8005c5a:	0a1b      	lsrs	r3, r3, #8
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	887b      	ldrh	r3, [r7, #2]
 8005c60:	1c59      	adds	r1, r3, #1
 8005c62:	8079      	strh	r1, [r7, #2]
 8005c64:	4619      	mov	r1, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	440b      	add	r3, r1
 8005c6a:	b2d2      	uxtb	r2, r2
 8005c6c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8005c6e:	887b      	ldrh	r3, [r7, #2]
 8005c70:	4619      	mov	r1, r3
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f001 f924 	bl	8006ec0 <RS485_Transmit>
}
 8005c78:	bf00      	nop
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	4603      	mov	r3, r0
 8005c88:	71fb      	strb	r3, [r7, #7]
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	71bb      	strb	r3, [r7, #6]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8005c92:	79fb      	ldrb	r3, [r7, #7]
 8005c94:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8005c96:	79bb      	ldrb	r3, [r7, #6]
 8005c98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005ca0:	797b      	ldrb	r3, [r7, #5]
 8005ca2:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8005ca4:	f107 0308 	add.w	r3, r7, #8
 8005ca8:	2103      	movs	r1, #3
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7ff ff80 	bl	8005bb0 <modbus_crc16>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8005cb4:	89fb      	ldrh	r3, [r7, #14]
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8005cba:	89fb      	ldrh	r3, [r7, #14]
 8005cbc:	0a1b      	lsrs	r3, r3, #8
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8005cc4:	f107 0308 	add.w	r3, r7, #8
 8005cc8:	2105      	movs	r1, #5
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f001 f8f8 	bl	8006ec0 <RS485_Transmit>
}
 8005cd0:	bf00      	nop
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <get_ms>:



uint32_t get_ms(void) {
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8005cdc:	f002 f9f8 	bl	80080d0 <HAL_GetTick>
 8005ce0:	4603      	mov	r3, r0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	bd80      	pop	{r7, pc}
	...

08005ce8 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b0f6      	sub	sp, #472	@ 0x1d8
 8005cec:	af02      	add	r7, sp, #8
 8005cee:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005cf2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005cf6:	6018      	str	r0, [r3, #0]
 8005cf8:	460a      	mov	r2, r1
 8005cfa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005cfe:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005d02:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8005d04:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005d08:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	785b      	ldrb	r3, [r3, #1]
 8005d10:	f887 31ca 	strb.w	r3, [r7, #458]	@ 0x1ca
	uint8_t slave_address = modbusGetSlaveAddress();
 8005d14:	f7ff ff40 	bl	8005b98 <modbusGetSlaveAddress>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f887 31c9 	strb.w	r3, [r7, #457]	@ 0x1c9

	switch (function) {
 8005d1e:	f897 31ca 	ldrb.w	r3, [r7, #458]	@ 0x1ca
 8005d22:	3b65      	subs	r3, #101	@ 0x65
 8005d24:	2b0c      	cmp	r3, #12
 8005d26:	f201 804c 	bhi.w	8006dc2 <modbus_vendor_handle_frame+0x10da>
 8005d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d30 <modbus_vendor_handle_frame+0x48>)
 8005d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d30:	08005d65 	.word	0x08005d65
 8005d34:	080060ef 	.word	0x080060ef
 8005d38:	0800615d 	.word	0x0800615d
 8005d3c:	080063af 	.word	0x080063af
 8005d40:	0800646f 	.word	0x0800646f
 8005d44:	0800653d 	.word	0x0800653d
 8005d48:	080066c3 	.word	0x080066c3
 8005d4c:	080067fb 	.word	0x080067fb
 8005d50:	080068fd 	.word	0x080068fd
 8005d54:	080069a9 	.word	0x080069a9
 8005d58:	08006aa1 	.word	0x08006aa1
 8005d5c:	08006ba3 	.word	0x08006ba3
 8005d60:	08006ca5 	.word	0x08006ca5
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8005d64:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005d68:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005d6c:	881b      	ldrh	r3, [r3, #0]
 8005d6e:	2b16      	cmp	r3, #22
 8005d70:	d009      	beq.n	8005d86 <modbus_vendor_handle_frame+0x9e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005d72:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005d76:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f7ff ff7f 	bl	8005c80 <modbus_send_exception>
				return;
 8005d82:	f001 b827 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8005d86:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005d8a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	789b      	ldrb	r3, [r3, #2]
 8005d92:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8005d96:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005d9a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3303      	adds	r3, #3
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	b21b      	sxth	r3, r3
 8005da6:	021b      	lsls	r3, r3, #8
 8005da8:	b21a      	sxth	r2, r3
 8005daa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005dae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3304      	adds	r3, #4
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	b21b      	sxth	r3, r3
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	b21b      	sxth	r3, r3
 8005dbe:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 8005dc2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005dc6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	795b      	ldrb	r3, [r3, #5]
 8005dce:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8005dd2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005dd6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3306      	adds	r3, #6
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	b21b      	sxth	r3, r3
 8005de2:	021b      	lsls	r3, r3, #8
 8005de4:	b21a      	sxth	r2, r3
 8005de6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005dea:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	3307      	adds	r3, #7
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	b21b      	sxth	r3, r3
 8005df6:	4313      	orrs	r3, r2
 8005df8:	b21b      	sxth	r3, r3
 8005dfa:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 8005dfe:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e02:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	7a1b      	ldrb	r3, [r3, #8]
 8005e0a:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8005e0e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e12:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	3309      	adds	r3, #9
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	b21b      	sxth	r3, r3
 8005e1e:	021b      	lsls	r3, r3, #8
 8005e20:	b21a      	sxth	r2, r3
 8005e22:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e26:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	330a      	adds	r3, #10
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	b21b      	sxth	r3, r3
 8005e32:	4313      	orrs	r3, r2
 8005e34:	b21b      	sxth	r3, r3
 8005e36:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 8005e3a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e3e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	7adb      	ldrb	r3, [r3, #11]
 8005e46:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8005e4a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e4e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	330c      	adds	r3, #12
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	b21b      	sxth	r3, r3
 8005e5a:	021b      	lsls	r3, r3, #8
 8005e5c:	b21a      	sxth	r2, r3
 8005e5e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e62:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	330d      	adds	r3, #13
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	b21b      	sxth	r3, r3
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	b21b      	sxth	r3, r3
 8005e72:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 8005e76:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e7a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	7b9b      	ldrb	r3, [r3, #14]
 8005e82:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 8005e86:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e8a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	7bdb      	ldrb	r3, [r3, #15]
 8005e92:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8005e96:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e9a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	3310      	adds	r3, #16
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	b21b      	sxth	r3, r3
 8005ea6:	021b      	lsls	r3, r3, #8
 8005ea8:	b21a      	sxth	r2, r3
 8005eaa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005eae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3311      	adds	r3, #17
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	b21b      	sxth	r3, r3
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	b21b      	sxth	r3, r3
 8005ebe:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8005ec2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ec6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3312      	adds	r3, #18
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	b21b      	sxth	r3, r3
 8005ed2:	021b      	lsls	r3, r3, #8
 8005ed4:	b21a      	sxth	r2, r3
 8005ed6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005eda:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3313      	adds	r3, #19
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	b21b      	sxth	r3, r3
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	b21b      	sxth	r3, r3
 8005eea:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8005eee:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00b      	beq.n	8005f0e <modbus_vendor_handle_frame+0x226>
 8005ef6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8005efa:	2b06      	cmp	r3, #6
 8005efc:	d807      	bhi.n	8005f0e <modbus_vendor_handle_frame+0x226>
 8005efe:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <modbus_vendor_handle_frame+0x226>
 8005f06:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8005f0a:	2b06      	cmp	r3, #6
 8005f0c:	d909      	bls.n	8005f22 <modbus_vendor_handle_frame+0x23a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f0e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005f12:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005f16:	2203      	movs	r2, #3
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f7ff feb1 	bl	8005c80 <modbus_send_exception>
				return;
 8005f1e:	f000 bf59 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8005f22:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d011      	beq.n	8005f4e <modbus_vendor_handle_frame+0x266>
 8005f2a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <modbus_vendor_handle_frame+0x252>
 8005f32:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8005f36:	2b06      	cmp	r3, #6
 8005f38:	d909      	bls.n	8005f4e <modbus_vendor_handle_frame+0x266>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f3a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005f3e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005f42:	2203      	movs	r2, #3
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7ff fe9b 	bl	8005c80 <modbus_send_exception>
				return;
 8005f4a:	f000 bf43 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8005f4e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <modbus_vendor_handle_frame+0x276>
 8005f56:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005f5a:	2b06      	cmp	r3, #6
 8005f5c:	d909      	bls.n	8005f72 <modbus_vendor_handle_frame+0x28a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f5e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005f62:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005f66:	2203      	movs	r2, #3
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f7ff fe89 	bl	8005c80 <modbus_send_exception>
				return;
 8005f6e:	f000 bf31 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8005f72:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d011      	beq.n	8005f9e <modbus_vendor_handle_frame+0x2b6>
 8005f7a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d003      	beq.n	8005f8a <modbus_vendor_handle_frame+0x2a2>
 8005f82:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8005f86:	2b06      	cmp	r3, #6
 8005f88:	d909      	bls.n	8005f9e <modbus_vendor_handle_frame+0x2b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f8a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005f8e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005f92:	2203      	movs	r2, #3
 8005f94:	4618      	mov	r0, r3
 8005f96:	f7ff fe73 	bl	8005c80 <modbus_send_exception>
				return;
 8005f9a:	f000 bf1b 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8005f9e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <modbus_vendor_handle_frame+0x2c6>
 8005fa6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d909      	bls.n	8005fc2 <modbus_vendor_handle_frame+0x2da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005fae:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005fb2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005fb6:	2203      	movs	r2, #3
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7ff fe61 	bl	8005c80 <modbus_send_exception>
				return;
 8005fbe:	f000 bf09 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8005fc2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 8005fcc:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 8005fd6:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 8005fe0:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 8005fea:	2300      	movs	r3, #0
 8005fec:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
			ComparisonOp op2 = 0;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			if (joinRaw != 1) {
 8005ff6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d009      	beq.n	8006012 <modbus_vendor_handle_frame+0x32a>
				input_type2 = input_type2Raw - 1;
 8005ffe:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006002:	3b01      	subs	r3, #1
 8006004:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
				op2 = op2Raw - 1;
 8006008:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800600c:	3b01      	subs	r3, #1
 800600e:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			}


			LogicRule newRule = {
 8006012:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 8006016:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 800601a:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 800601e:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8006022:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8006026:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 800602a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800602e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8006032:	f897 31cf 	ldrb.w	r3, [r7, #463]	@ 0x1cf
 8006036:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800603a:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800603e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8006042:	f897 31ce 	ldrb.w	r3, [r7, #462]	@ 0x1ce
 8006046:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800604a:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 800604e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8006052:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8006056:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 800605a:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 800605e:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8006062:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8006066:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800606a:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 800606e:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8006072:	2301      	movs	r3, #1
 8006074:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd

			bool status = automation_add_rule(newRule);
 8006078:	466b      	mov	r3, sp
 800607a:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 800607e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006082:	6018      	str	r0, [r3, #0]
 8006084:	3304      	adds	r3, #4
 8006086:	8019      	strh	r1, [r3, #0]
 8006088:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800608c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800608e:	f7fb f8bd 	bl	800120c <automation_add_rule>
 8006092:	4603      	mov	r3, r0
 8006094:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 8006098:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 800609c:	f083 0301 	eor.w	r3, r3, #1
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <modbus_vendor_handle_frame+0x3c4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 80060a6:	2300      	movs	r3, #0
 80060a8:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80060ac:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060b0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80060b4:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80060b8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80060ba:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060be:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80060c2:	2265      	movs	r2, #101	@ 0x65
 80060c4:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80060c6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060ca:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80060ce:	f897 21cd 	ldrb.w	r2, [r7, #461]	@ 0x1cd
 80060d2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80060d4:	2303      	movs	r3, #3
 80060d6:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80060da:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80060de:	f107 030c 	add.w	r3, r7, #12
 80060e2:	4611      	mov	r1, r2
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fda1 	bl	8005c2c <modbus_send_response>
 80060ea:	f000 be73 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80060ee:	f7fb f8cd 	bl	800128c <automation_get_rule_count>
 80060f2:	4603      	mov	r3, r0
 80060f4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 80060f8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80060fc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006100:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006104:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8006106:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800610a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800610e:	2265      	movs	r2, #101	@ 0x65
 8006110:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8006112:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006116:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800611a:	2202      	movs	r2, #2
 800611c:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800611e:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	b29b      	uxth	r3, r3
 8006126:	b2da      	uxtb	r2, r3
 8006128:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800612c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006130:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8006132:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006136:	b2da      	uxtb	r2, r3
 8006138:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800613c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006140:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006142:	2305      	movs	r3, #5
 8006144:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006148:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800614c:	f107 030c 	add.w	r3, r7, #12
 8006150:	4611      	mov	r1, r2
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff fd6a 	bl	8005c2c <modbus_send_response>
			break;
 8006158:	f000 be3c 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 800615c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006160:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006164:	881b      	ldrh	r3, [r3, #0]
 8006166:	2b06      	cmp	r3, #6
 8006168:	d009      	beq.n	800617e <modbus_vendor_handle_frame+0x496>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800616a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800616e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006172:	2203      	movs	r2, #3
 8006174:	4618      	mov	r0, r3
 8006176:	f7ff fd83 	bl	8005c80 <modbus_send_exception>
				return;
 800617a:	f000 be2b 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800617e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006182:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3302      	adds	r3, #2
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	b21b      	sxth	r3, r3
 800618e:	021b      	lsls	r3, r3, #8
 8006190:	b21a      	sxth	r2, r3
 8006192:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006196:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3303      	adds	r3, #3
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	b21b      	sxth	r3, r3
 80061a2:	4313      	orrs	r3, r2
 80061a4:	b21b      	sxth	r3, r3
 80061a6:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80061aa:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 80061ae:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 80061b2:	4611      	mov	r1, r2
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7fb f875 	bl	80012a4 <automation_get_rule>
 80061ba:	4603      	mov	r3, r0
 80061bc:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 80061c0:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80061c4:	f083 0301 	eor.w	r3, r3, #1
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d009      	beq.n	80061e2 <modbus_vendor_handle_frame+0x4fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80061ce:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80061d2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80061d6:	2204      	movs	r2, #4
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fd51 	bl	8005c80 <modbus_send_exception>
				return;
 80061de:	f000 bdf9 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80061e2:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 80061e6:	3301      	adds	r3, #1
 80061e8:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80061ec:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80061f0:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80061f4:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 80061f8:	3301      	adds	r3, #1
 80061fa:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80061fe:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8006202:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8006206:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800620a:	3301      	adds	r3, #1
 800620c:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006210:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8006214:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8006218:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 800621c:	3301      	adds	r3, #1
 800621e:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8006222:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8006226:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 800622a:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 800622e:	3301      	adds	r3, #1
 8006230:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8006234:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8006238:	3301      	adds	r3, #1
 800623a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 800623e:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8006242:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 8006246:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 800624a:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 800624e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006252:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006256:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800625a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 800625c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006260:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006264:	2267      	movs	r2, #103	@ 0x67
 8006266:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006268:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800626c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006270:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8006274:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8006276:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800627a:	0a1b      	lsrs	r3, r3, #8
 800627c:	b29b      	uxth	r3, r3
 800627e:	b2da      	uxtb	r2, r3
 8006280:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006284:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006288:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800628a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800628e:	b2da      	uxtb	r2, r3
 8006290:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006294:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006298:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800629a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800629e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062a2:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 80062a6:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80062a8:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80062ac:	0a1b      	lsrs	r3, r3, #8
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	b2da      	uxtb	r2, r3
 80062b2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062b6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062ba:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80062bc:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80062c0:	b2da      	uxtb	r2, r3
 80062c2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062c6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062ca:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80062cc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062d0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062d4:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80062d8:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80062da:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80062de:	0a1b      	lsrs	r3, r3, #8
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	b2da      	uxtb	r2, r3
 80062e4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062e8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062ec:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 80062ee:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80062f2:	b2da      	uxtb	r2, r3
 80062f4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062f8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062fc:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80062fe:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006302:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006306:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800630a:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 800630c:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006310:	0a1b      	lsrs	r3, r3, #8
 8006312:	b29b      	uxth	r3, r3
 8006314:	b2da      	uxtb	r2, r3
 8006316:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800631a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800631e:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006320:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006324:	b2da      	uxtb	r2, r3
 8006326:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800632a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800632e:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006330:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006334:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006338:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800633c:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 800633e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006342:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006346:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 800634a:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 800634c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006350:	0a1b      	lsrs	r3, r3, #8
 8006352:	b29b      	uxth	r3, r3
 8006354:	b2da      	uxtb	r2, r3
 8006356:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800635a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800635e:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006360:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006364:	b2da      	uxtb	r2, r3
 8006366:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800636a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800636e:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006370:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006374:	0a1b      	lsrs	r3, r3, #8
 8006376:	b29b      	uxth	r3, r3
 8006378:	b2da      	uxtb	r2, r3
 800637a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800637e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006382:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006384:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006388:	b2da      	uxtb	r2, r3
 800638a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800638e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006392:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006394:	2314      	movs	r3, #20
 8006396:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 800639a:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 800639e:	f107 030c 	add.w	r3, r7, #12
 80063a2:	4611      	mov	r1, r2
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7ff fc41 	bl	8005c2c <modbus_send_response>
 80063aa:	f000 bd13 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80063ae:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063b2:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	2b06      	cmp	r3, #6
 80063ba:	d009      	beq.n	80063d0 <modbus_vendor_handle_frame+0x6e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80063bc:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80063c0:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80063c4:	2203      	movs	r2, #3
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff fc5a 	bl	8005c80 <modbus_send_exception>
				return;
 80063cc:	f000 bd02 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80063d0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063d4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3302      	adds	r3, #2
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	b21b      	sxth	r3, r3
 80063e0:	021b      	lsls	r3, r3, #8
 80063e2:	b21a      	sxth	r2, r3
 80063e4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063e8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3303      	adds	r3, #3
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	b21b      	sxth	r3, r3
 80063f4:	4313      	orrs	r3, r2
 80063f6:	b21b      	sxth	r3, r3
 80063f8:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 80063fc:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8006400:	4618      	mov	r0, r3
 8006402:	f7fa ff7b 	bl	80012fc <automation_delete_rule>
 8006406:	4603      	mov	r3, r0
 8006408:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 800640c:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006410:	f083 0301 	eor.w	r3, r3, #1
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d009      	beq.n	800642e <modbus_vendor_handle_frame+0x746>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800641a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800641e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006422:	2204      	movs	r2, #4
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fc2b 	bl	8005c80 <modbus_send_exception>
				return;
 800642a:	f000 bcd3 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800642e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006432:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006436:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800643a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 800643c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006440:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006444:	2268      	movs	r2, #104	@ 0x68
 8006446:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006448:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800644c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006450:	2201      	movs	r2, #1
 8006452:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006454:	2303      	movs	r3, #3
 8006456:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 800645a:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 800645e:	f107 030c 	add.w	r3, r7, #12
 8006462:	4611      	mov	r1, r2
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff fbe1 	bl	8005c2c <modbus_send_response>
 800646a:	f000 bcb3 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800646e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006472:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006476:	881b      	ldrh	r3, [r3, #0]
 8006478:	2b06      	cmp	r3, #6
 800647a:	d009      	beq.n	8006490 <modbus_vendor_handle_frame+0x7a8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800647c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006480:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006484:	2203      	movs	r2, #3
 8006486:	4618      	mov	r0, r3
 8006488:	f7ff fbfa 	bl	8005c80 <modbus_send_exception>
				return;
 800648c:	f000 bca2 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006490:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006494:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3302      	adds	r3, #2
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d008      	beq.n	80064b4 <modbus_vendor_handle_frame+0x7cc>
 80064a2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064a6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3302      	adds	r3, #2
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d909      	bls.n	80064c8 <modbus_vendor_handle_frame+0x7e0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064b4:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80064b8:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80064bc:	2203      	movs	r2, #3
 80064be:	4618      	mov	r0, r3
 80064c0:	f7ff fbde 	bl	8005c80 <modbus_send_exception>
				return;
 80064c4:	f000 bc86 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80064c8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064cc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3302      	adds	r3, #2
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	3b01      	subs	r3, #1
 80064d8:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 80064dc:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7fd f90b 	bl	80036fc <io_virtual_add>
 80064e6:	4603      	mov	r3, r0
 80064e8:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 80064ec:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 80064f0:	f083 0301 	eor.w	r3, r3, #1
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d009      	beq.n	800650e <modbus_vendor_handle_frame+0x826>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80064fa:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80064fe:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006502:	2204      	movs	r2, #4
 8006504:	4618      	mov	r0, r3
 8006506:	f7ff fbbb 	bl	8005c80 <modbus_send_exception>
				return;
 800650a:	f000 bc63 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800650e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006512:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8006516:	2369      	movs	r3, #105	@ 0x69
 8006518:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 800651c:	2301      	movs	r3, #1
 800651e:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006522:	2303      	movs	r3, #3
 8006524:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006528:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 800652c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006530:	4611      	mov	r1, r2
 8006532:	4618      	mov	r0, r3
 8006534:	f7ff fb7a 	bl	8005c2c <modbus_send_response>
 8006538:	f000 bc4c 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 800653c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006540:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	2b07      	cmp	r3, #7
 8006548:	d009      	beq.n	800655e <modbus_vendor_handle_frame+0x876>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800654a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800654e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006552:	2203      	movs	r2, #3
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff fb93 	bl	8005c80 <modbus_send_exception>
				return;
 800655a:	f000 bc3b 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800655e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006562:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3302      	adds	r3, #2
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <modbus_vendor_handle_frame+0x89a>
 8006570:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006574:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	3302      	adds	r3, #2
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	2b02      	cmp	r3, #2
 8006580:	d909      	bls.n	8006596 <modbus_vendor_handle_frame+0x8ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006582:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006586:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800658a:	2203      	movs	r2, #3
 800658c:	4618      	mov	r0, r3
 800658e:	f7ff fb77 	bl	8005c80 <modbus_send_exception>
				return;
 8006592:	f000 bc1f 	b.w	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006596:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800659a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3302      	adds	r3, #2
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80065aa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065ae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3303      	adds	r3, #3
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	b21b      	sxth	r3, r3
 80065ba:	021b      	lsls	r3, r3, #8
 80065bc:	b21a      	sxth	r2, r3
 80065be:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065c2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	3304      	adds	r3, #4
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	b21b      	sxth	r3, r3
 80065ce:	4313      	orrs	r3, r2
 80065d0:	b21b      	sxth	r3, r3
 80065d2:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80065d6:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 80065da:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 80065de:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fd f8fe 	bl	80037e4 <io_virtual_read>
 80065e8:	4603      	mov	r3, r0
 80065ea:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 80065ee:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80065f2:	f083 0301 	eor.w	r3, r3, #1
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d008      	beq.n	800660e <modbus_vendor_handle_frame+0x926>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80065fc:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006600:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006604:	2204      	movs	r2, #4
 8006606:	4618      	mov	r0, r3
 8006608:	f7ff fb3a 	bl	8005c80 <modbus_send_exception>
				return;
 800660c:	e3e2      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 800660e:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006612:	2b00      	cmp	r3, #0
 8006614:	d002      	beq.n	800661c <modbus_vendor_handle_frame+0x934>
 8006616:	2b01      	cmp	r3, #1
 8006618:	d004      	beq.n	8006624 <modbus_vendor_handle_frame+0x93c>
 800661a:	e007      	b.n	800662c <modbus_vendor_handle_frame+0x944>
				case VIR_COIL:
					byteCount = 1;
 800661c:	2301      	movs	r3, #1
 800661e:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 8006622:	e003      	b.n	800662c <modbus_vendor_handle_frame+0x944>
				case VIR_HOLDING:
					byteCount = 2;
 8006624:	2302      	movs	r3, #2
 8006626:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 800662a:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800662c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006630:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006634:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006638:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 800663a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800663e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006642:	226a      	movs	r2, #106	@ 0x6a
 8006644:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006646:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800664a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800664e:	f897 21cc 	ldrb.w	r2, [r7, #460]	@ 0x1cc
 8006652:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006654:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006658:	2b00      	cmp	r3, #0
 800665a:	d002      	beq.n	8006662 <modbus_vendor_handle_frame+0x97a>
 800665c:	2b01      	cmp	r3, #1
 800665e:	d00e      	beq.n	800667e <modbus_vendor_handle_frame+0x996>
 8006660:	e020      	b.n	80066a4 <modbus_vendor_handle_frame+0x9bc>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006662:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006666:	2b00      	cmp	r3, #0
 8006668:	bf14      	ite	ne
 800666a:	2301      	movne	r3, #1
 800666c:	2300      	moveq	r3, #0
 800666e:	b2db      	uxtb	r3, r3
 8006670:	461a      	mov	r2, r3
 8006672:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006676:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800667a:	70da      	strb	r2, [r3, #3]
					break;
 800667c:	e012      	b.n	80066a4 <modbus_vendor_handle_frame+0x9bc>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 800667e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006682:	0a1b      	lsrs	r3, r3, #8
 8006684:	b29b      	uxth	r3, r3
 8006686:	b2da      	uxtb	r2, r3
 8006688:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800668c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006690:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006692:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006696:	b2da      	uxtb	r2, r3
 8006698:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800669c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066a0:	711a      	strb	r2, [r3, #4]
					break;
 80066a2:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80066a4:	f897 31cc 	ldrb.w	r3, [r7, #460]	@ 0x1cc
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	3303      	adds	r3, #3
 80066ac:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 80066b0:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 80066b4:	f107 030c 	add.w	r3, r7, #12
 80066b8:	4611      	mov	r1, r2
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fab6 	bl	8005c2c <modbus_send_response>
 80066c0:	e388      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80066c2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066c6:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80066ca:	881b      	ldrh	r3, [r3, #0]
 80066cc:	2b09      	cmp	r3, #9
 80066ce:	d008      	beq.n	80066e2 <modbus_vendor_handle_frame+0x9fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80066d0:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80066d4:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80066d8:	2203      	movs	r2, #3
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff fad0 	bl	8005c80 <modbus_send_exception>
				return;
 80066e0:	e378      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80066e2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066e6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	3302      	adds	r3, #2
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d008      	beq.n	8006706 <modbus_vendor_handle_frame+0xa1e>
 80066f4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066f8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3302      	adds	r3, #2
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	2b02      	cmp	r3, #2
 8006704:	d908      	bls.n	8006718 <modbus_vendor_handle_frame+0xa30>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006706:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800670a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800670e:	2203      	movs	r2, #3
 8006710:	4618      	mov	r0, r3
 8006712:	f7ff fab5 	bl	8005c80 <modbus_send_exception>
				return;
 8006716:	e35d      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006718:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800671c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	3302      	adds	r3, #2
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	3b01      	subs	r3, #1
 8006728:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 800672c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006730:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3303      	adds	r3, #3
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	b21b      	sxth	r3, r3
 800673c:	021b      	lsls	r3, r3, #8
 800673e:	b21a      	sxth	r2, r3
 8006740:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006744:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3304      	adds	r3, #4
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	b21b      	sxth	r3, r3
 8006750:	4313      	orrs	r3, r2
 8006752:	b21b      	sxth	r3, r3
 8006754:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8006758:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800675c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3305      	adds	r3, #5
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	b21b      	sxth	r3, r3
 8006768:	021b      	lsls	r3, r3, #8
 800676a:	b21a      	sxth	r2, r3
 800676c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006770:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3306      	adds	r3, #6
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	b21b      	sxth	r3, r3
 800677c:	4313      	orrs	r3, r2
 800677e:	b21b      	sxth	r3, r3
 8006780:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8006784:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8006788:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 800678c:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8006790:	4618      	mov	r0, r3
 8006792:	f7fd f867 	bl	8003864 <io_virtual_write>
 8006796:	4603      	mov	r3, r0
 8006798:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 800679c:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80067a0:	f083 0301 	eor.w	r3, r3, #1
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d008      	beq.n	80067bc <modbus_vendor_handle_frame+0xad4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80067aa:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80067ae:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80067b2:	2204      	movs	r2, #4
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff fa63 	bl	8005c80 <modbus_send_exception>
				return;
 80067ba:	e30b      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80067bc:	2303      	movs	r3, #3
 80067be:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80067c2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067c6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067ca:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80067ce:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80067d0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067d4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067d8:	226b      	movs	r2, #107	@ 0x6b
 80067da:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80067dc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067e0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067e4:	2201      	movs	r2, #1
 80067e6:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80067e8:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80067ec:	f107 030c 	add.w	r3, r7, #12
 80067f0:	4611      	mov	r1, r2
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff fa1a 	bl	8005c2c <modbus_send_response>
 80067f8:	e2ec      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80067fa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067fe:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	2b06      	cmp	r3, #6
 8006806:	d008      	beq.n	800681a <modbus_vendor_handle_frame+0xb32>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006808:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800680c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006810:	2203      	movs	r2, #3
 8006812:	4618      	mov	r0, r3
 8006814:	f7ff fa34 	bl	8005c80 <modbus_send_exception>
				return;
 8006818:	e2dc      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800681a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800681e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3302      	adds	r3, #2
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d008      	beq.n	800683e <modbus_vendor_handle_frame+0xb56>
 800682c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006830:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3302      	adds	r3, #2
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	2b02      	cmp	r3, #2
 800683c:	d908      	bls.n	8006850 <modbus_vendor_handle_frame+0xb68>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800683e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006842:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006846:	2203      	movs	r2, #3
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff fa19 	bl	8005c80 <modbus_send_exception>
				return;
 800684e:	e2c1      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006850:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006854:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3302      	adds	r3, #2
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	3b01      	subs	r3, #1
 8006860:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006864:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8006868:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 800686c:	4611      	mov	r1, r2
 800686e:	4618      	mov	r0, r3
 8006870:	f7fc ff90 	bl	8003794 <io_virtual_get_count>
 8006874:	4603      	mov	r3, r0
 8006876:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 800687a:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800687e:	f083 0301 	eor.w	r3, r3, #1
 8006882:	b2db      	uxtb	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d008      	beq.n	800689a <modbus_vendor_handle_frame+0xbb2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006888:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800688c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006890:	2204      	movs	r2, #4
 8006892:	4618      	mov	r0, r3
 8006894:	f7ff f9f4 	bl	8005c80 <modbus_send_exception>
				return;
 8006898:	e29c      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800689a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800689e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068a2:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80068a6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80068a8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068ac:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068b0:	226c      	movs	r2, #108	@ 0x6c
 80068b2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80068b4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068b8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068bc:	2202      	movs	r2, #2
 80068be:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80068c0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80068c4:	0a1b      	lsrs	r3, r3, #8
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068ce:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068d2:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80068d4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80068d8:	b2da      	uxtb	r2, r3
 80068da:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068de:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068e2:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80068e4:	2305      	movs	r3, #5
 80068e6:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 80068ea:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80068ee:	f107 030c 	add.w	r3, r7, #12
 80068f2:	4611      	mov	r1, r2
 80068f4:	4618      	mov	r0, r3
 80068f6:	f7ff f999 	bl	8005c2c <modbus_send_response>
 80068fa:	e26b      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 80068fc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006900:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006904:	881b      	ldrh	r3, [r3, #0]
 8006906:	2b06      	cmp	r3, #6
 8006908:	d008      	beq.n	800691c <modbus_vendor_handle_frame+0xc34>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800690a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800690e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006912:	2203      	movs	r2, #3
 8006914:	4618      	mov	r0, r3
 8006916:	f7ff f9b3 	bl	8005c80 <modbus_send_exception>
				return;
 800691a:	e25b      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 800691c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006920:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3302      	adds	r3, #2
 8006928:	781b      	ldrb	r3, [r3, #0]
 800692a:	2b01      	cmp	r3, #1
 800692c:	d108      	bne.n	8006940 <modbus_vendor_handle_frame+0xc58>
 800692e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006932:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3303      	adds	r3, #3
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d008      	beq.n	8006952 <modbus_vendor_handle_frame+0xc6a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006940:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006944:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006948:	2203      	movs	r2, #3
 800694a:	4618      	mov	r0, r3
 800694c:	f7ff f998 	bl	8005c80 <modbus_send_exception>
				return;
 8006950:	e240      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}


			bool status = io_virtual_clear();
 8006952:	f7fd f989 	bl	8003c68 <io_virtual_clear>
 8006956:	4603      	mov	r3, r0
 8006958:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 800695c:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8006960:	f083 0301 	eor.w	r3, r3, #1
 8006964:	b2db      	uxtb	r3, r3
 8006966:	2b00      	cmp	r3, #0
 8006968:	d008      	beq.n	800697c <modbus_vendor_handle_frame+0xc94>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800696a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800696e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006972:	2204      	movs	r2, #4
 8006974:	4618      	mov	r0, r3
 8006976:	f7ff f983 	bl	8005c80 <modbus_send_exception>
				return;
 800697a:	e22b      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800697c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006980:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006984:	236d      	movs	r3, #109	@ 0x6d
 8006986:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 800698a:	2301      	movs	r3, #1
 800698c:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8006990:	2303      	movs	r3, #3
 8006992:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8006996:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 800699a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800699e:	4611      	mov	r1, r2
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7ff f943 	bl	8005c2c <modbus_send_response>
 80069a6:	e215      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80069a8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069ac:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80069b0:	881b      	ldrh	r3, [r3, #0]
 80069b2:	2b0b      	cmp	r3, #11
 80069b4:	d008      	beq.n	80069c8 <modbus_vendor_handle_frame+0xce0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80069b6:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80069ba:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80069be:	2203      	movs	r2, #3
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7ff f95d 	bl	8005c80 <modbus_send_exception>
				return;
 80069c6:	e205      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80069c8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069cc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	789b      	ldrb	r3, [r3, #2]
 80069d4:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 80069d8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069dc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	78db      	ldrb	r3, [r3, #3]
 80069e4:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 80069e8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069ec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	791b      	ldrb	r3, [r3, #4]
 80069f4:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 80069f8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069fc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	795b      	ldrb	r3, [r3, #5]
 8006a04:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8006a08:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a0c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	799b      	ldrb	r3, [r3, #6]
 8006a14:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8006a18:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a1c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	79db      	ldrb	r3, [r3, #7]
 8006a24:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8006a28:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a2c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	7a1b      	ldrb	r3, [r3, #8]
 8006a34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8006a38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f000 fcad 	bl	800739c <DS3231_SetTime>
 8006a42:	4603      	mov	r3, r0
 8006a44:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8006a48:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d008      	beq.n	8006a62 <modbus_vendor_handle_frame+0xd7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006a50:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006a54:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a58:	2204      	movs	r2, #4
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7ff f910 	bl	8005c80 <modbus_send_exception>
				return;
 8006a60:	e1b8      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006a62:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a66:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006a6a:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006a6e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8006a70:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a74:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006a78:	226e      	movs	r2, #110	@ 0x6e
 8006a7a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006a7c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a80:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006a84:	2201      	movs	r2, #1
 8006a86:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8006a8e:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8006a92:	f107 030c 	add.w	r3, r7, #12
 8006a96:	4611      	mov	r1, r2
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff f8c7 	bl	8005c2c <modbus_send_response>
 8006a9e:	e199      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006aa0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006aa4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	3302      	adds	r3, #2
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	b21b      	sxth	r3, r3
 8006ab0:	021b      	lsls	r3, r3, #8
 8006ab2:	b21a      	sxth	r2, r3
 8006ab4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ab8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	3303      	adds	r3, #3
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	b21b      	sxth	r3, r3
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	b21b      	sxth	r3, r3
 8006ac8:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8006acc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ad0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	3304      	adds	r3, #4
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006ae0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ae4:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006ae8:	881b      	ldrh	r3, [r3, #0]
 8006aea:	2b07      	cmp	r3, #7
 8006aec:	d008      	beq.n	8006b00 <modbus_vendor_handle_frame+0xe18>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006aee:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006af2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006af6:	2203      	movs	r2, #3
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7ff f8c1 	bl	8005c80 <modbus_send_exception>
				return;
 8006afe:	e169      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006b00:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b04:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d008      	beq.n	8006b24 <modbus_vendor_handle_frame+0xe3c>
 8006b12:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b16:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d908      	bls.n	8006b36 <modbus_vendor_handle_frame+0xe4e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b24:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b28:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b2c:	2203      	movs	r2, #3
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff f8a6 	bl	8005c80 <modbus_send_exception>
			    return;
 8006b34:	e14e      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8006b36:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8006b3a:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 8006b3e:	4611      	mov	r1, r2
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fc f8b9 	bl	8002cb8 <io_holding_reg_set_mode>
 8006b46:	4603      	mov	r3, r0
 8006b48:	f083 0301 	eor.w	r3, r3, #1
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d008      	beq.n	8006b64 <modbus_vendor_handle_frame+0xe7c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006b52:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b56:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b5a:	2204      	movs	r2, #4
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7ff f88f 	bl	8005c80 <modbus_send_exception>
				return;
 8006b62:	e137      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006b64:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b68:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b6c:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006b70:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8006b72:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b76:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b7a:	226f      	movs	r2, #111	@ 0x6f
 8006b7c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006b7e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b82:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b86:	2201      	movs	r2, #1
 8006b88:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8006b90:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8006b94:	f107 030c 	add.w	r3, r7, #12
 8006b98:	4611      	mov	r1, r2
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7ff f846 	bl	8005c2c <modbus_send_response>
 8006ba0:	e118      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006ba2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ba6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	3302      	adds	r3, #2
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	b21b      	sxth	r3, r3
 8006bb2:	021b      	lsls	r3, r3, #8
 8006bb4:	b21a      	sxth	r2, r3
 8006bb6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	3303      	adds	r3, #3
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	b21b      	sxth	r3, r3
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	b21b      	sxth	r3, r3
 8006bca:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8006bce:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bd2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	3304      	adds	r3, #4
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006be2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006be6:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006bea:	881b      	ldrh	r3, [r3, #0]
 8006bec:	2b07      	cmp	r3, #7
 8006bee:	d008      	beq.n	8006c02 <modbus_vendor_handle_frame+0xf1a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006bf0:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006bf4:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006bf8:	2203      	movs	r2, #3
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7ff f840 	bl	8005c80 <modbus_send_exception>
				return;
 8006c00:	e0e8      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006c02:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c06:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d008      	beq.n	8006c26 <modbus_vendor_handle_frame+0xf3e>
 8006c14:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c18:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3304      	adds	r3, #4
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d908      	bls.n	8006c38 <modbus_vendor_handle_frame+0xf50>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c26:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c2a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c2e:	2203      	movs	r2, #3
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7ff f825 	bl	8005c80 <modbus_send_exception>
				return;
 8006c36:	e0cd      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8006c38:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8006c3c:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8006c40:	4611      	mov	r1, r2
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fc fb30 	bl	80032a8 <io_input_reg_set_mode>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f083 0301 	eor.w	r3, r3, #1
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d008      	beq.n	8006c66 <modbus_vendor_handle_frame+0xf7e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006c54:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c58:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c5c:	2204      	movs	r2, #4
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7ff f80e 	bl	8005c80 <modbus_send_exception>
				return;
 8006c64:	e0b6      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006c66:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c6a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c6e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006c72:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8006c74:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c78:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c7c:	2270      	movs	r2, #112	@ 0x70
 8006c7e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006c80:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c84:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c88:	2201      	movs	r2, #1
 8006c8a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8006c92:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 8006c96:	f107 030c 	add.w	r3, r7, #12
 8006c9a:	4611      	mov	r1, r2
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7fe ffc5 	bl	8005c2c <modbus_send_response>
 8006ca2:	e097      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006ca4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ca8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3302      	adds	r3, #2
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	b21b      	sxth	r3, r3
 8006cb4:	021b      	lsls	r3, r3, #8
 8006cb6:	b21a      	sxth	r2, r3
 8006cb8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cbc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3303      	adds	r3, #3
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	b21b      	sxth	r3, r3
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	b21b      	sxth	r3, r3
 8006ccc:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8006cd0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cd4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	791b      	ldrb	r3, [r3, #4]
 8006cdc:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 8006ce0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ce4:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006ce8:	881b      	ldrh	r3, [r3, #0]
 8006cea:	2b07      	cmp	r3, #7
 8006cec:	d008      	beq.n	8006d00 <modbus_vendor_handle_frame+0x1018>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006cee:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006cf2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006cf6:	2203      	movs	r2, #3
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7fe ffc1 	bl	8005c80 <modbus_send_exception>
				return;
 8006cfe:	e069      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 8006d00:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d11b      	bne.n	8006d40 <modbus_vendor_handle_frame+0x1058>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8006d08:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8006d0c:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8006d10:	4611      	mov	r1, r2
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fb fff4 	bl	8002d00 <io_holding_reg_get_mode>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	f083 0301 	eor.w	r3, r3, #1
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d008      	beq.n	8006d36 <modbus_vendor_handle_frame+0x104e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d24:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d28:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d2c:	2204      	movs	r2, #4
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fe ffa6 	bl	8005c80 <modbus_send_exception>
				return;
 8006d34:	e04e      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 8006d36:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8006d3a:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
 8006d3e:	e01e      	b.n	8006d7e <modbus_vendor_handle_frame+0x1096>
			} else if (type == 4) {
 8006d40:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006d44:	2b04      	cmp	r3, #4
 8006d46:	d11a      	bne.n	8006d7e <modbus_vendor_handle_frame+0x1096>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8006d48:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8006d4c:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8006d50:	4611      	mov	r1, r2
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fc facc 	bl	80032f0 <io_input_reg_get_mode>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	f083 0301 	eor.w	r3, r3, #1
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d008      	beq.n	8006d76 <modbus_vendor_handle_frame+0x108e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d64:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d68:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d6c:	2204      	movs	r2, #4
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe ff86 	bl	8005c80 <modbus_send_exception>
				return;
 8006d74:	e02e      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 8006d76:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8006d7a:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d7e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d82:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d86:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006d8a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8006d8c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d90:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d94:	2271      	movs	r2, #113	@ 0x71
 8006d96:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8006d98:	f897 31cb 	ldrb.w	r3, [r7, #459]	@ 0x1cb
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006da4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006da8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006daa:	2303      	movs	r3, #3
 8006dac:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 8006db0:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 8006db4:	f107 030c 	add.w	r3, r7, #12
 8006db8:	4611      	mov	r1, r2
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7fe ff36 	bl	8005c2c <modbus_send_response>
 8006dc0:	e008      	b.n	8006dd4 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8006dc2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006dc6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006dca:	2201      	movs	r2, #1
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7fe ff57 	bl	8005c80 <modbus_send_exception>
			break;
 8006dd2:	bf00      	nop
		}
	}
}
 8006dd4:	f507 77e8 	add.w	r7, r7, #464	@ 0x1d0
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8006de0:	4b07      	ldr	r3, [pc, #28]	@ (8006e00 <RS485_SetTransmitMode+0x24>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a07      	ldr	r2, [pc, #28]	@ (8006e04 <RS485_SetTransmitMode+0x28>)
 8006de6:	8811      	ldrh	r1, [r2, #0]
 8006de8:	2201      	movs	r2, #1
 8006dea:	4618      	mov	r0, r3
 8006dec:	f003 fe20 	bl	800aa30 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8006df0:	2201      	movs	r2, #1
 8006df2:	2140      	movs	r1, #64	@ 0x40
 8006df4:	4804      	ldr	r0, [pc, #16]	@ (8006e08 <RS485_SetTransmitMode+0x2c>)
 8006df6:	f003 fe1b 	bl	800aa30 <HAL_GPIO_WritePin>
#endif
}
 8006dfa:	bf00      	nop
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	200013b8 	.word	0x200013b8
 8006e04:	200013bc 	.word	0x200013bc
 8006e08:	48000800 	.word	0x48000800

08006e0c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8006e10:	4b07      	ldr	r3, [pc, #28]	@ (8006e30 <RS485_SetReceiveMode+0x24>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a07      	ldr	r2, [pc, #28]	@ (8006e34 <RS485_SetReceiveMode+0x28>)
 8006e16:	8811      	ldrh	r1, [r2, #0]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f003 fe08 	bl	800aa30 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8006e20:	2200      	movs	r2, #0
 8006e22:	2140      	movs	r1, #64	@ 0x40
 8006e24:	4804      	ldr	r0, [pc, #16]	@ (8006e38 <RS485_SetReceiveMode+0x2c>)
 8006e26:	f003 fe03 	bl	800aa30 <HAL_GPIO_WritePin>
#endif
}
 8006e2a:	bf00      	nop
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	200013b8 	.word	0x200013b8
 8006e34:	200013bc 	.word	0x200013bc
 8006e38:	48000800 	.word	0x48000800

08006e3c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	460b      	mov	r3, r1
 8006e46:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8006e48:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	4813      	ldr	r0, [pc, #76]	@ (8006e9c <RS485_Setup+0x60>)
 8006e50:	f011 fb6b 	bl	801852a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8006e54:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006e58:	2100      	movs	r1, #0
 8006e5a:	4811      	ldr	r0, [pc, #68]	@ (8006ea0 <RS485_Setup+0x64>)
 8006e5c:	f011 fb65 	bl	801852a <memset>
	rs485_tx_frame_head = 0;
 8006e60:	4b10      	ldr	r3, [pc, #64]	@ (8006ea4 <RS485_Setup+0x68>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8006e66:	4b10      	ldr	r3, [pc, #64]	@ (8006ea8 <RS485_Setup+0x6c>)
 8006e68:	2200      	movs	r2, #0
 8006e6a:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8006e6c:	4a0f      	ldr	r2, [pc, #60]	@ (8006eac <RS485_Setup+0x70>)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8006e72:	4a0f      	ldr	r2, [pc, #60]	@ (8006eb0 <RS485_Setup+0x74>)
 8006e74:	887b      	ldrh	r3, [r7, #2]
 8006e76:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 8006e78:	f7fe fe8e 	bl	8005b98 <modbusGetSlaveAddress>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	461a      	mov	r2, r3
 8006e80:	4b0c      	ldr	r3, [pc, #48]	@ (8006eb4 <RS485_Setup+0x78>)
 8006e82:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8006e84:	f7ff ffc2 	bl	8006e0c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006e88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e8c:	490a      	ldr	r1, [pc, #40]	@ (8006eb8 <RS485_Setup+0x7c>)
 8006e8e:	480b      	ldr	r0, [pc, #44]	@ (8006ebc <RS485_Setup+0x80>)
 8006e90:	f009 fc19 	bl	80106c6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8006e94:	bf00      	nop
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	200014c0 	.word	0x200014c0
 8006ea0:	20001cd0 	.word	0x20001cd0
 8006ea4:	200024e2 	.word	0x200024e2
 8006ea8:	200024e3 	.word	0x200024e3
 8006eac:	200013b8 	.word	0x200013b8
 8006eb0:	200013bc 	.word	0x200013bc
 8006eb4:	200024e8 	.word	0x200024e8
 8006eb8:	200013c0 	.word	0x200013c0
 8006ebc:	2000124c 	.word	0x2000124c

08006ec0 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	460b      	mov	r3, r1
 8006eca:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006ecc:	887b      	ldrh	r3, [r7, #2]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d03a      	beq.n	8006f48 <RS485_Transmit+0x88>
 8006ed2:	887b      	ldrh	r3, [r7, #2]
 8006ed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ed8:	d836      	bhi.n	8006f48 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006eda:	4b1d      	ldr	r3, [pc, #116]	@ (8006f50 <RS485_Transmit+0x90>)
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	425a      	negs	r2, r3
 8006ee4:	f003 0307 	and.w	r3, r3, #7
 8006ee8:	f002 0207 	and.w	r2, r2, #7
 8006eec:	bf58      	it	pl
 8006eee:	4253      	negpl	r3, r2
 8006ef0:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8006ef2:	4b18      	ldr	r3, [pc, #96]	@ (8006f54 <RS485_Transmit+0x94>)
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	7bfa      	ldrb	r2, [r7, #15]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d020      	beq.n	8006f40 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8006efe:	4b14      	ldr	r3, [pc, #80]	@ (8006f50 <RS485_Transmit+0x90>)
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	461a      	mov	r2, r3
 8006f06:	4613      	mov	r3, r2
 8006f08:	01db      	lsls	r3, r3, #7
 8006f0a:	4413      	add	r3, r2
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	4a12      	ldr	r2, [pc, #72]	@ (8006f58 <RS485_Transmit+0x98>)
 8006f10:	4413      	add	r3, r2
 8006f12:	887a      	ldrh	r2, [r7, #2]
 8006f14:	6879      	ldr	r1, [r7, #4]
 8006f16:	4618      	mov	r0, r3
 8006f18:	f011 fb87 	bl	801862a <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8006f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f50 <RS485_Transmit+0x90>)
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	4619      	mov	r1, r3
 8006f24:	4a0c      	ldr	r2, [pc, #48]	@ (8006f58 <RS485_Transmit+0x98>)
 8006f26:	460b      	mov	r3, r1
 8006f28:	01db      	lsls	r3, r3, #7
 8006f2a:	440b      	add	r3, r1
 8006f2c:	005b      	lsls	r3, r3, #1
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006f34:	887a      	ldrh	r2, [r7, #2]
 8006f36:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8006f38:	4a05      	ldr	r2, [pc, #20]	@ (8006f50 <RS485_Transmit+0x90>)
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	7013      	strb	r3, [r2, #0]
 8006f3e:	e004      	b.n	8006f4a <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8006f40:	4806      	ldr	r0, [pc, #24]	@ (8006f5c <RS485_Transmit+0x9c>)
 8006f42:	f7fd ff35 	bl	8004db0 <usb_serial_println>
 8006f46:	e000      	b.n	8006f4a <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006f48:	bf00      	nop
    }
}
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	200024e2 	.word	0x200024e2
 8006f54:	200024e3 	.word	0x200024e3
 8006f58:	20001cd0 	.word	0x20001cd0
 8006f5c:	0801a984 	.word	0x0801a984

08006f60 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	460b      	mov	r3, r1
 8006f6a:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a26      	ldr	r2, [pc, #152]	@ (800700c <HAL_UARTEx_RxEventCallback+0xac>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d145      	bne.n	8007002 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006f76:	4b26      	ldr	r3, [pc, #152]	@ (8007010 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	425a      	negs	r2, r3
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	f002 0207 	and.w	r2, r2, #7
 8006f88:	bf58      	it	pl
 8006f8a:	4253      	negpl	r3, r2
 8006f8c:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8006f8e:	4b21      	ldr	r3, [pc, #132]	@ (8007014 <HAL_UARTEx_RxEventCallback+0xb4>)
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	7bfa      	ldrb	r2, [r7, #15]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d024      	beq.n	8006fe4 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8006f9a:	887b      	ldrh	r3, [r7, #2]
 8006f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa0:	d823      	bhi.n	8006fea <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8006fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8007010 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4613      	mov	r3, r2
 8006fac:	01db      	lsls	r3, r3, #7
 8006fae:	4413      	add	r3, r2
 8006fb0:	005b      	lsls	r3, r3, #1
 8006fb2:	4a19      	ldr	r2, [pc, #100]	@ (8007018 <HAL_UARTEx_RxEventCallback+0xb8>)
 8006fb4:	4413      	add	r3, r2
 8006fb6:	887a      	ldrh	r2, [r7, #2]
 8006fb8:	4918      	ldr	r1, [pc, #96]	@ (800701c <HAL_UARTEx_RxEventCallback+0xbc>)
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f011 fb35 	bl	801862a <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8006fc0:	4b13      	ldr	r3, [pc, #76]	@ (8007010 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	4a13      	ldr	r2, [pc, #76]	@ (8007018 <HAL_UARTEx_RxEventCallback+0xb8>)
 8006fca:	460b      	mov	r3, r1
 8006fcc:	01db      	lsls	r3, r3, #7
 8006fce:	440b      	add	r3, r1
 8006fd0:	005b      	lsls	r3, r3, #1
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006fd8:	887a      	ldrh	r2, [r7, #2]
 8006fda:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8006fdc:	4a0c      	ldr	r2, [pc, #48]	@ (8007010 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006fde:	7bfb      	ldrb	r3, [r7, #15]
 8006fe0:	7013      	strb	r3, [r2, #0]
 8006fe2:	e002      	b.n	8006fea <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8006fe4:	480e      	ldr	r0, [pc, #56]	@ (8007020 <HAL_UARTEx_RxEventCallback+0xc0>)
 8006fe6:	f7fd fee3 	bl	8004db0 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8006fea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006fee:	490b      	ldr	r1, [pc, #44]	@ (800701c <HAL_UARTEx_RxEventCallback+0xbc>)
 8006ff0:	480c      	ldr	r0, [pc, #48]	@ (8007024 <HAL_UARTEx_RxEventCallback+0xc4>)
 8006ff2:	f009 fb68 	bl	80106c6 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d002      	beq.n	8007002 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8006ffc:	480a      	ldr	r0, [pc, #40]	@ (8007028 <HAL_UARTEx_RxEventCallback+0xc8>)
 8006ffe:	f7fd fed7 	bl	8004db0 <usb_serial_println>
		}
	}
}
 8007002:	bf00      	nop
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	40013800 	.word	0x40013800
 8007010:	200024e0 	.word	0x200024e0
 8007014:	200024e1 	.word	0x200024e1
 8007018:	200014c0 	.word	0x200014c0
 800701c:	200013c0 	.word	0x200013c0
 8007020:	0801a998 	.word	0x0801a998
 8007024:	2000124c 	.word	0x2000124c
 8007028:	0801a9ac 	.word	0x0801a9ac

0800702c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8007030:	4b0a      	ldr	r3, [pc, #40]	@ (800705c <RS485_TCCallback+0x30>)
 8007032:	2200      	movs	r2, #0
 8007034:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8007036:	f7ff fee9 	bl	8006e0c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800703a:	4b09      	ldr	r3, [pc, #36]	@ (8007060 <RS485_TCCallback+0x34>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	4b07      	ldr	r3, [pc, #28]	@ (8007060 <RS485_TCCallback+0x34>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007048:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800704a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800704e:	4905      	ldr	r1, [pc, #20]	@ (8007064 <RS485_TCCallback+0x38>)
 8007050:	4803      	ldr	r0, [pc, #12]	@ (8007060 <RS485_TCCallback+0x34>)
 8007052:	f009 fb38 	bl	80106c6 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8007056:	bf00      	nop
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	200024e4 	.word	0x200024e4
 8007060:	2000124c 	.word	0x2000124c
 8007064:	200013c0 	.word	0x200013c0

08007068 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800706e:	e039      	b.n	80070e4 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007070:	4b23      	ldr	r3, [pc, #140]	@ (8007100 <RS485_ProcessPendingFrames+0x98>)
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	b2db      	uxtb	r3, r3
 8007076:	461a      	mov	r2, r3
 8007078:	4613      	mov	r3, r2
 800707a:	01db      	lsls	r3, r3, #7
 800707c:	4413      	add	r3, r2
 800707e:	005b      	lsls	r3, r3, #1
 8007080:	4a20      	ldr	r2, [pc, #128]	@ (8007104 <RS485_ProcessPendingFrames+0x9c>)
 8007082:	4413      	add	r3, r2
 8007084:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8007086:	4b1e      	ldr	r3, [pc, #120]	@ (8007100 <RS485_ProcessPendingFrames+0x98>)
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	b2db      	uxtb	r3, r3
 800708c:	4619      	mov	r1, r3
 800708e:	4a1d      	ldr	r2, [pc, #116]	@ (8007104 <RS485_ProcessPendingFrames+0x9c>)
 8007090:	460b      	mov	r3, r1
 8007092:	01db      	lsls	r3, r3, #7
 8007094:	440b      	add	r3, r1
 8007096:	005b      	lsls	r3, r3, #1
 8007098:	4413      	add	r3, r2
 800709a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800709e:	881b      	ldrh	r3, [r3, #0]
 80070a0:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 80070a8:	4b17      	ldr	r3, [pc, #92]	@ (8007108 <RS485_ProcessPendingFrames+0xa0>)
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	787a      	ldrb	r2, [r7, #1]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d105      	bne.n	80070be <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 80070b2:	887b      	ldrh	r3, [r7, #2]
 80070b4:	4619      	mov	r1, r3
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fd ffa8 	bl	800500c <modbus_slave_handle_frame>
 80070bc:	e004      	b.n	80070c8 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 80070be:	887b      	ldrh	r3, [r7, #2]
 80070c0:	4619      	mov	r1, r3
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7fd feae 	bl	8004e24 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80070c8:	4b0d      	ldr	r3, [pc, #52]	@ (8007100 <RS485_ProcessPendingFrames+0x98>)
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	3301      	adds	r3, #1
 80070d0:	425a      	negs	r2, r3
 80070d2:	f003 0307 	and.w	r3, r3, #7
 80070d6:	f002 0207 	and.w	r2, r2, #7
 80070da:	bf58      	it	pl
 80070dc:	4253      	negpl	r3, r2
 80070de:	b2da      	uxtb	r2, r3
 80070e0:	4b07      	ldr	r3, [pc, #28]	@ (8007100 <RS485_ProcessPendingFrames+0x98>)
 80070e2:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80070e4:	4b06      	ldr	r3, [pc, #24]	@ (8007100 <RS485_ProcessPendingFrames+0x98>)
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	b2da      	uxtb	r2, r3
 80070ea:	4b08      	ldr	r3, [pc, #32]	@ (800710c <RS485_ProcessPendingFrames+0xa4>)
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d1bd      	bne.n	8007070 <RS485_ProcessPendingFrames+0x8>
	}
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	200024e1 	.word	0x200024e1
 8007104:	200014c0 	.word	0x200014c0
 8007108:	200024e8 	.word	0x200024e8
 800710c:	200024e0 	.word	0x200024e0

08007110 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8007116:	4b36      	ldr	r3, [pc, #216]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 8007118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800711c:	2b20      	cmp	r3, #32
 800711e:	d163      	bne.n	80071e8 <RS485_TransmitPendingFrames+0xd8>
 8007120:	4b34      	ldr	r3, [pc, #208]	@ (80071f4 <RS485_TransmitPendingFrames+0xe4>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d05f      	beq.n	80071e8 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8007128:	4b33      	ldr	r3, [pc, #204]	@ (80071f8 <RS485_TransmitPendingFrames+0xe8>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	b2da      	uxtb	r2, r3
 800712e:	4b33      	ldr	r3, [pc, #204]	@ (80071fc <RS485_TransmitPendingFrames+0xec>)
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	b2db      	uxtb	r3, r3
 8007134:	429a      	cmp	r2, r3
 8007136:	d057      	beq.n	80071e8 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8007138:	4b2e      	ldr	r3, [pc, #184]	@ (80071f4 <RS485_TransmitPendingFrames+0xe4>)
 800713a:	2201      	movs	r2, #1
 800713c:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800713e:	4b2e      	ldr	r3, [pc, #184]	@ (80071f8 <RS485_TransmitPendingFrames+0xe8>)
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	b2db      	uxtb	r3, r3
 8007144:	461a      	mov	r2, r3
 8007146:	4613      	mov	r3, r2
 8007148:	01db      	lsls	r3, r3, #7
 800714a:	4413      	add	r3, r2
 800714c:	005b      	lsls	r3, r3, #1
 800714e:	4a2c      	ldr	r2, [pc, #176]	@ (8007200 <RS485_TransmitPendingFrames+0xf0>)
 8007150:	4413      	add	r3, r2
 8007152:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8007154:	4b28      	ldr	r3, [pc, #160]	@ (80071f8 <RS485_TransmitPendingFrames+0xe8>)
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	b2db      	uxtb	r3, r3
 800715a:	4619      	mov	r1, r3
 800715c:	4a28      	ldr	r2, [pc, #160]	@ (8007200 <RS485_TransmitPendingFrames+0xf0>)
 800715e:	460b      	mov	r3, r1
 8007160:	01db      	lsls	r3, r3, #7
 8007162:	440b      	add	r3, r1
 8007164:	005b      	lsls	r3, r3, #1
 8007166:	4413      	add	r3, r2
 8007168:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800716c:	881b      	ldrh	r3, [r3, #0]
 800716e:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007170:	f7ff fe34 	bl	8006ddc <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007174:	4b1e      	ldr	r3, [pc, #120]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	4b1d      	ldr	r3, [pc, #116]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007182:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007184:	887b      	ldrh	r3, [r7, #2]
 8007186:	461a      	mov	r2, r3
 8007188:	6879      	ldr	r1, [r7, #4]
 800718a:	4819      	ldr	r0, [pc, #100]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 800718c:	f007 fe7e 	bl	800ee8c <HAL_UART_Transmit_DMA>
 8007190:	4603      	mov	r3, r0
 8007192:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007194:	4b16      	ldr	r3, [pc, #88]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	4b15      	ldr	r3, [pc, #84]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071a2:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 80071a4:	787b      	ldrb	r3, [r7, #1]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d010      	beq.n	80071cc <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 80071aa:	f7ff fe2f 	bl	8006e0c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80071ae:	4b10      	ldr	r3, [pc, #64]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	4b0e      	ldr	r3, [pc, #56]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071bc:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80071be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80071c2:	4910      	ldr	r1, [pc, #64]	@ (8007204 <RS485_TransmitPendingFrames+0xf4>)
 80071c4:	480a      	ldr	r0, [pc, #40]	@ (80071f0 <RS485_TransmitPendingFrames+0xe0>)
 80071c6:	f009 fa7e 	bl	80106c6 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80071ca:	e00d      	b.n	80071e8 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80071cc:	4b0a      	ldr	r3, [pc, #40]	@ (80071f8 <RS485_TransmitPendingFrames+0xe8>)
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	3301      	adds	r3, #1
 80071d4:	425a      	negs	r2, r3
 80071d6:	f003 0307 	and.w	r3, r3, #7
 80071da:	f002 0207 	and.w	r2, r2, #7
 80071de:	bf58      	it	pl
 80071e0:	4253      	negpl	r3, r2
 80071e2:	b2da      	uxtb	r2, r3
 80071e4:	4b04      	ldr	r3, [pc, #16]	@ (80071f8 <RS485_TransmitPendingFrames+0xe8>)
 80071e6:	701a      	strb	r2, [r3, #0]
}
 80071e8:	bf00      	nop
 80071ea:	3708      	adds	r7, #8
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	2000124c 	.word	0x2000124c
 80071f4:	200024e4 	.word	0x200024e4
 80071f8:	200024e3 	.word	0x200024e3
 80071fc:	200024e2 	.word	0x200024e2
 8007200:	20001cd0 	.word	0x20001cd0
 8007204:	200013c0 	.word	0x200013c0

08007208 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a07      	ldr	r2, [pc, #28]	@ (8007234 <HAL_UART_ErrorCallback+0x2c>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d108      	bne.n	800722c <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 800721a:	4807      	ldr	r0, [pc, #28]	@ (8007238 <HAL_UART_ErrorCallback+0x30>)
 800721c:	f7fd fdc8 	bl	8004db0 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007220:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007224:	4905      	ldr	r1, [pc, #20]	@ (800723c <HAL_UART_ErrorCallback+0x34>)
 8007226:	4806      	ldr	r0, [pc, #24]	@ (8007240 <HAL_UART_ErrorCallback+0x38>)
 8007228:	f009 fa4d 	bl	80106c6 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 800722c:	bf00      	nop
 800722e:	3708      	adds	r7, #8
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40013800 	.word	0x40013800
 8007238:	0801a9cc 	.word	0x0801a9cc
 800723c:	200013c0 	.word	0x200013c0
 8007240:	2000124c 	.word	0x2000124c

08007244 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	4603      	mov	r3, r0
 800724c:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 800724e:	79fb      	ldrb	r3, [r7, #7]
 8007250:	091b      	lsrs	r3, r3, #4
 8007252:	b2db      	uxtb	r3, r3
 8007254:	461a      	mov	r2, r3
 8007256:	0092      	lsls	r2, r2, #2
 8007258:	4413      	add	r3, r2
 800725a:	005b      	lsls	r3, r3, #1
 800725c:	b2da      	uxtb	r2, r3
 800725e:	79fb      	ldrb	r3, [r7, #7]
 8007260:	f003 030f 	and.w	r3, r3, #15
 8007264:	b2db      	uxtb	r3, r3
 8007266:	4413      	add	r3, r2
 8007268:	b2db      	uxtb	r3, r3
}
 800726a:	4618      	mov	r0, r3
 800726c:	370c      	adds	r7, #12
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr
	...

08007278 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	4603      	mov	r3, r0
 8007280:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007282:	79fb      	ldrb	r3, [r7, #7]
 8007284:	4a0e      	ldr	r2, [pc, #56]	@ (80072c0 <DecimalToBCD+0x48>)
 8007286:	fba2 2303 	umull	r2, r3, r2, r3
 800728a:	08db      	lsrs	r3, r3, #3
 800728c:	b2db      	uxtb	r3, r3
 800728e:	b25b      	sxtb	r3, r3
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	b258      	sxtb	r0, r3
 8007294:	79fa      	ldrb	r2, [r7, #7]
 8007296:	4b0a      	ldr	r3, [pc, #40]	@ (80072c0 <DecimalToBCD+0x48>)
 8007298:	fba3 1302 	umull	r1, r3, r3, r2
 800729c:	08d9      	lsrs	r1, r3, #3
 800729e:	460b      	mov	r3, r1
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	440b      	add	r3, r1
 80072a4:	005b      	lsls	r3, r3, #1
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	b25b      	sxtb	r3, r3
 80072ac:	4303      	orrs	r3, r0
 80072ae:	b25b      	sxtb	r3, r3
 80072b0:	b2db      	uxtb	r3, r3
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	cccccccd 	.word	0xcccccccd

080072c4 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b088      	sub	sp, #32
 80072c8:	af02      	add	r7, sp, #8
 80072ca:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80072cc:	2300      	movs	r3, #0
 80072ce:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 80072d0:	f107 020f 	add.w	r2, r7, #15
 80072d4:	f04f 33ff 	mov.w	r3, #4294967295
 80072d8:	9300      	str	r3, [sp, #0]
 80072da:	2301      	movs	r3, #1
 80072dc:	21d0      	movs	r1, #208	@ 0xd0
 80072de:	482e      	ldr	r0, [pc, #184]	@ (8007398 <DS3231_ReadTime+0xd4>)
 80072e0:	f003 fc5a 	bl	800ab98 <HAL_I2C_Master_Transmit>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e050      	b.n	8007390 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80072ee:	f107 0210 	add.w	r2, r7, #16
 80072f2:	f04f 33ff 	mov.w	r3, #4294967295
 80072f6:	9300      	str	r3, [sp, #0]
 80072f8:	2307      	movs	r3, #7
 80072fa:	21d0      	movs	r1, #208	@ 0xd0
 80072fc:	4826      	ldr	r0, [pc, #152]	@ (8007398 <DS3231_ReadTime+0xd4>)
 80072fe:	f003 fd63 	bl	800adc8 <HAL_I2C_Master_Receive>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d001      	beq.n	800730c <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e041      	b.n	8007390 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 800730c:	7c3b      	ldrb	r3, [r7, #16]
 800730e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007312:	b2db      	uxtb	r3, r3
 8007314:	4618      	mov	r0, r3
 8007316:	f7ff ff95 	bl	8007244 <BCDToDecimal>
 800731a:	4603      	mov	r3, r0
 800731c:	461a      	mov	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007322:	7c7b      	ldrb	r3, [r7, #17]
 8007324:	4618      	mov	r0, r3
 8007326:	f7ff ff8d 	bl	8007244 <BCDToDecimal>
 800732a:	4603      	mov	r3, r0
 800732c:	461a      	mov	r2, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007332:	7cbb      	ldrb	r3, [r7, #18]
 8007334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007338:	b2db      	uxtb	r3, r3
 800733a:	4618      	mov	r0, r3
 800733c:	f7ff ff82 	bl	8007244 <BCDToDecimal>
 8007340:	4603      	mov	r3, r0
 8007342:	461a      	mov	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007348:	7cfb      	ldrb	r3, [r7, #19]
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff ff7a 	bl	8007244 <BCDToDecimal>
 8007350:	4603      	mov	r3, r0
 8007352:	461a      	mov	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007358:	7d3b      	ldrb	r3, [r7, #20]
 800735a:	4618      	mov	r0, r3
 800735c:	f7ff ff72 	bl	8007244 <BCDToDecimal>
 8007360:	4603      	mov	r3, r0
 8007362:	461a      	mov	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007368:	7d7b      	ldrb	r3, [r7, #21]
 800736a:	f003 031f 	and.w	r3, r3, #31
 800736e:	b2db      	uxtb	r3, r3
 8007370:	4618      	mov	r0, r3
 8007372:	f7ff ff67 	bl	8007244 <BCDToDecimal>
 8007376:	4603      	mov	r3, r0
 8007378:	461a      	mov	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 800737e:	7dbb      	ldrb	r3, [r7, #22]
 8007380:	4618      	mov	r0, r3
 8007382:	f7ff ff5f 	bl	8007244 <BCDToDecimal>
 8007386:	4603      	mov	r3, r0
 8007388:	461a      	mov	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3718      	adds	r7, #24
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	20001194 	.word	0x20001194

0800739c <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 800739c:	b580      	push	{r7, lr}
 800739e:	b088      	sub	sp, #32
 80073a0:	af04      	add	r7, sp, #16
 80073a2:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80073a4:	2300      	movs	r3, #0
 80073a6:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7ff ff63 	bl	8007278 <DecimalToBCD>
 80073b2:	4603      	mov	r3, r0
 80073b4:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	785b      	ldrb	r3, [r3, #1]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7ff ff5c 	bl	8007278 <DecimalToBCD>
 80073c0:	4603      	mov	r3, r0
 80073c2:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	789b      	ldrb	r3, [r3, #2]
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7ff ff55 	bl	8007278 <DecimalToBCD>
 80073ce:	4603      	mov	r3, r0
 80073d0:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	78db      	ldrb	r3, [r3, #3]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7ff ff4e 	bl	8007278 <DecimalToBCD>
 80073dc:	4603      	mov	r3, r0
 80073de:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	791b      	ldrb	r3, [r3, #4]
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff ff47 	bl	8007278 <DecimalToBCD>
 80073ea:	4603      	mov	r3, r0
 80073ec:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	795b      	ldrb	r3, [r3, #5]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7ff ff40 	bl	8007278 <DecimalToBCD>
 80073f8:	4603      	mov	r3, r0
 80073fa:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	799b      	ldrb	r3, [r3, #6]
 8007400:	4618      	mov	r0, r3
 8007402:	f7ff ff39 	bl	8007278 <DecimalToBCD>
 8007406:	4603      	mov	r3, r0
 8007408:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 800740a:	7bfb      	ldrb	r3, [r7, #15]
 800740c:	b29a      	uxth	r2, r3
 800740e:	f04f 33ff 	mov.w	r3, #4294967295
 8007412:	9302      	str	r3, [sp, #8]
 8007414:	2307      	movs	r3, #7
 8007416:	9301      	str	r3, [sp, #4]
 8007418:	f107 0308 	add.w	r3, r7, #8
 800741c:	9300      	str	r3, [sp, #0]
 800741e:	2301      	movs	r3, #1
 8007420:	21d0      	movs	r1, #208	@ 0xd0
 8007422:	4806      	ldr	r0, [pc, #24]	@ (800743c <DS3231_SetTime+0xa0>)
 8007424:	f003 fdc6 	bl	800afb4 <HAL_I2C_Mem_Write>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d001      	beq.n	8007432 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e000      	b.n	8007434 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	3710      	adds	r7, #16
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	20001194 	.word	0x20001194

08007440 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8007446:	2201      	movs	r2, #1
 8007448:	490a      	ldr	r1, [pc, #40]	@ (8007474 <SD_Mount+0x34>)
 800744a:	480b      	ldr	r0, [pc, #44]	@ (8007478 <SD_Mount+0x38>)
 800744c:	f00e fe4e 	bl	80160ec <f_mount>
 8007450:	4603      	mov	r3, r0
 8007452:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007454:	79fb      	ldrb	r3, [r7, #7]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d004      	beq.n	8007464 <SD_Mount+0x24>
		isMounted = false;
 800745a:	4b08      	ldr	r3, [pc, #32]	@ (800747c <SD_Mount+0x3c>)
 800745c:	2200      	movs	r2, #0
 800745e:	701a      	strb	r2, [r3, #0]
		return false;
 8007460:	2300      	movs	r3, #0
 8007462:	e003      	b.n	800746c <SD_Mount+0x2c>
	}

	isMounted = true;
 8007464:	4b05      	ldr	r3, [pc, #20]	@ (800747c <SD_Mount+0x3c>)
 8007466:	2201      	movs	r2, #1
 8007468:	701a      	strb	r2, [r3, #0]
	return true;
 800746a:	2301      	movs	r3, #1
}
 800746c:	4618      	mov	r0, r3
 800746e:	3708      	adds	r7, #8
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	0801a9f0 	.word	0x0801a9f0
 8007478:	200024ec 	.word	0x200024ec
 800747c:	20002950 	.word	0x20002950

08007480 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007480:	b580      	push	{r7, lr}
 8007482:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007484:	f7ff ffdc 	bl	8007440 <SD_Mount>
 8007488:	4603      	mov	r3, r0
    }
}
 800748a:	4618      	mov	r0, r3
 800748c:	bd80      	pop	{r7, pc}
	...

08007490 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8007490:	b580      	push	{r7, lr}
 8007492:	b0cc      	sub	sp, #304	@ 0x130
 8007494:	af02      	add	r7, sp, #8
 8007496:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800749a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800749e:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 80074a0:	4b4d      	ldr	r3, [pc, #308]	@ (80075d8 <SD_Log+0x148>)
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	f083 0301 	eor.w	r3, r3, #1
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <SD_Log+0x22>
 80074ae:	2300      	movs	r3, #0
 80074b0:	e08d      	b.n	80075ce <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 80074b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7ff ff04 	bl	80072c4 <DS3231_ReadTime>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d00c      	beq.n	80074dc <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 80074c2:	4a46      	ldr	r2, [pc, #280]	@ (80075dc <SD_Log+0x14c>)
 80074c4:	2120      	movs	r1, #32
 80074c6:	4846      	ldr	r0, [pc, #280]	@ (80075e0 <SD_Log+0x150>)
 80074c8:	f010 ff7a 	bl	80183c0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 80074cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80074d0:	4a44      	ldr	r2, [pc, #272]	@ (80075e4 <SD_Log+0x154>)
 80074d2:	2110      	movs	r1, #16
 80074d4:	4618      	mov	r0, r3
 80074d6:	f010 ff73 	bl	80183c0 <sniprintf>
 80074da:	e01e      	b.n	800751a <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 80074dc:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80074e0:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80074e4:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80074e8:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 80074ec:	9101      	str	r1, [sp, #4]
 80074ee:	9200      	str	r2, [sp, #0]
 80074f0:	4a3d      	ldr	r2, [pc, #244]	@ (80075e8 <SD_Log+0x158>)
 80074f2:	2120      	movs	r1, #32
 80074f4:	483a      	ldr	r0, [pc, #232]	@ (80075e0 <SD_Log+0x150>)
 80074f6:	f010 ff63 	bl	80183c0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 80074fa:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 80074fe:	4619      	mov	r1, r3
 8007500:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8007504:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007508:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800750c:	9201      	str	r2, [sp, #4]
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	460b      	mov	r3, r1
 8007512:	4a36      	ldr	r2, [pc, #216]	@ (80075ec <SD_Log+0x15c>)
 8007514:	2110      	movs	r1, #16
 8007516:	f010 ff53 	bl	80183c0 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 800751a:	2212      	movs	r2, #18
 800751c:	4930      	ldr	r1, [pc, #192]	@ (80075e0 <SD_Log+0x150>)
 800751e:	4834      	ldr	r0, [pc, #208]	@ (80075f0 <SD_Log+0x160>)
 8007520:	f00e fe2a 	bl	8016178 <f_open>
 8007524:	4603      	mov	r3, r0
 8007526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 800752a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <SD_Log+0xa6>
 8007532:	2300      	movs	r3, #0
 8007534:	e04b      	b.n	80075ce <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8007536:	4b2e      	ldr	r3, [pc, #184]	@ (80075f0 <SD_Log+0x160>)
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	4619      	mov	r1, r3
 800753c:	482c      	ldr	r0, [pc, #176]	@ (80075f0 <SD_Log+0x160>)
 800753e:	f00f f9f2 	bl	8016926 <f_lseek>
 8007542:	4603      	mov	r3, r0
 8007544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8007548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800754c:	2b00      	cmp	r3, #0
 800754e:	d004      	beq.n	800755a <SD_Log+0xca>
		f_close(&logFile);
 8007550:	4827      	ldr	r0, [pc, #156]	@ (80075f0 <SD_Log+0x160>)
 8007552:	f00f f9be 	bl	80168d2 <f_close>
		return false;
 8007556:	2300      	movs	r3, #0
 8007558:	e039      	b.n	80075ce <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 800755a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800755e:	f107 0010 	add.w	r0, r7, #16
 8007562:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007566:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	4613      	mov	r3, r2
 8007570:	4a20      	ldr	r2, [pc, #128]	@ (80075f4 <SD_Log+0x164>)
 8007572:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007576:	f010 ff23 	bl	80183c0 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 800757a:	f107 0310 	add.w	r3, r7, #16
 800757e:	4618      	mov	r0, r3
 8007580:	f7f8 fe9e 	bl	80002c0 <strlen>
 8007584:	4602      	mov	r2, r0
 8007586:	f107 030c 	add.w	r3, r7, #12
 800758a:	f107 0110 	add.w	r1, r7, #16
 800758e:	4818      	ldr	r0, [pc, #96]	@ (80075f0 <SD_Log+0x160>)
 8007590:	f00e ffac 	bl	80164ec <f_write>
 8007594:	4603      	mov	r3, r0
 8007596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 800759a:	4815      	ldr	r0, [pc, #84]	@ (80075f0 <SD_Log+0x160>)
 800759c:	f00f f999 	bl	80168d2 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 80075a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10e      	bne.n	80075c6 <SD_Log+0x136>
 80075a8:	f107 0310 	add.w	r3, r7, #16
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7f8 fe87 	bl	80002c0 <strlen>
 80075b2:	4602      	mov	r2, r0
 80075b4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80075b8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d101      	bne.n	80075c6 <SD_Log+0x136>
 80075c2:	2301      	movs	r3, #1
 80075c4:	e000      	b.n	80075c8 <SD_Log+0x138>
 80075c6:	2300      	movs	r3, #0
 80075c8:	f003 0301 	and.w	r3, r3, #1
 80075cc:	b2db      	uxtb	r3, r3
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	20002950 	.word	0x20002950
 80075dc:	0801a9f4 	.word	0x0801a9f4
 80075e0:	20002954 	.word	0x20002954
 80075e4:	0801aa08 	.word	0x0801aa08
 80075e8:	0801aa14 	.word	0x0801aa14
 80075ec:	0801aa28 	.word	0x0801aa28
 80075f0:	20002720 	.word	0x20002720
 80075f4:	0801aa3c 	.word	0x0801aa3c

080075f8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007600:	f000 fd66 	bl	80080d0 <HAL_GetTick>
 8007604:	4603      	mov	r3, r0
 8007606:	4a04      	ldr	r2, [pc, #16]	@ (8007618 <SPI_Timer_On+0x20>)
 8007608:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800760a:	4a04      	ldr	r2, [pc, #16]	@ (800761c <SPI_Timer_On+0x24>)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6013      	str	r3, [r2, #0]
}
 8007610:	bf00      	nop
 8007612:	3708      	adds	r7, #8
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	20002978 	.word	0x20002978
 800761c:	2000297c 	.word	0x2000297c

08007620 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007620:	b580      	push	{r7, lr}
 8007622:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007624:	f000 fd54 	bl	80080d0 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	4b06      	ldr	r3, [pc, #24]	@ (8007644 <SPI_Timer_Status+0x24>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	1ad2      	subs	r2, r2, r3
 8007630:	4b05      	ldr	r3, [pc, #20]	@ (8007648 <SPI_Timer_Status+0x28>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	429a      	cmp	r2, r3
 8007636:	bf34      	ite	cc
 8007638:	2301      	movcc	r3, #1
 800763a:	2300      	movcs	r3, #0
 800763c:	b2db      	uxtb	r3, r3
}
 800763e:	4618      	mov	r0, r3
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	20002978 	.word	0x20002978
 8007648:	2000297c 	.word	0x2000297c

0800764c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b086      	sub	sp, #24
 8007650:	af02      	add	r7, sp, #8
 8007652:	4603      	mov	r3, r0
 8007654:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007656:	f107 020f 	add.w	r2, r7, #15
 800765a:	1df9      	adds	r1, r7, #7
 800765c:	2332      	movs	r3, #50	@ 0x32
 800765e:	9300      	str	r3, [sp, #0]
 8007660:	2301      	movs	r3, #1
 8007662:	4804      	ldr	r0, [pc, #16]	@ (8007674 <xchg_spi+0x28>)
 8007664:	f007 f83f 	bl	800e6e6 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007668:	7bfb      	ldrb	r3, [r7, #15]
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	200011e8 	.word	0x200011e8

08007678 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007678:	b590      	push	{r4, r7, lr}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007682:	2300      	movs	r3, #0
 8007684:	60fb      	str	r3, [r7, #12]
 8007686:	e00a      	b.n	800769e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	18d4      	adds	r4, r2, r3
 800768e:	20ff      	movs	r0, #255	@ 0xff
 8007690:	f7ff ffdc 	bl	800764c <xchg_spi>
 8007694:	4603      	mov	r3, r0
 8007696:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3301      	adds	r3, #1
 800769c:	60fb      	str	r3, [r7, #12]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d3f0      	bcc.n	8007688 <rcvr_spi_multi+0x10>
	}
}
 80076a6:	bf00      	nop
 80076a8:	bf00      	nop
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd90      	pop	{r4, r7, pc}

080076b0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	b29a      	uxth	r2, r3
 80076be:	f04f 33ff 	mov.w	r3, #4294967295
 80076c2:	6879      	ldr	r1, [r7, #4]
 80076c4:	4803      	ldr	r0, [pc, #12]	@ (80076d4 <xmit_spi_multi+0x24>)
 80076c6:	f006 fe98 	bl	800e3fa <HAL_SPI_Transmit>
}
 80076ca:	bf00      	nop
 80076cc:	3708      	adds	r7, #8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	200011e8 	.word	0x200011e8

080076d8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80076e0:	f000 fcf6 	bl	80080d0 <HAL_GetTick>
 80076e4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80076ea:	20ff      	movs	r0, #255	@ 0xff
 80076ec:	f7ff ffae 	bl	800764c <xchg_spi>
 80076f0:	4603      	mov	r3, r0
 80076f2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80076f4:	7bfb      	ldrb	r3, [r7, #15]
 80076f6:	2bff      	cmp	r3, #255	@ 0xff
 80076f8:	d007      	beq.n	800770a <wait_ready+0x32>
 80076fa:	f000 fce9 	bl	80080d0 <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	693a      	ldr	r2, [r7, #16]
 8007706:	429a      	cmp	r2, r3
 8007708:	d8ef      	bhi.n	80076ea <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800770a:	7bfb      	ldrb	r3, [r7, #15]
 800770c:	2bff      	cmp	r3, #255	@ 0xff
 800770e:	bf0c      	ite	eq
 8007710:	2301      	moveq	r3, #1
 8007712:	2300      	movne	r3, #0
 8007714:	b2db      	uxtb	r3, r3
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
	...

08007720 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007724:	2201      	movs	r2, #1
 8007726:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800772a:	4804      	ldr	r0, [pc, #16]	@ (800773c <despiselect+0x1c>)
 800772c:	f003 f980 	bl	800aa30 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007730:	20ff      	movs	r0, #255	@ 0xff
 8007732:	f7ff ff8b 	bl	800764c <xchg_spi>

}
 8007736:	bf00      	nop
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	48000800 	.word	0x48000800

08007740 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007740:	b580      	push	{r7, lr}
 8007742:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007744:	2200      	movs	r2, #0
 8007746:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800774a:	480a      	ldr	r0, [pc, #40]	@ (8007774 <spiselect+0x34>)
 800774c:	f003 f970 	bl	800aa30 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007750:	20ff      	movs	r0, #255	@ 0xff
 8007752:	f7ff ff7b 	bl	800764c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007756:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800775a:	f7ff ffbd 	bl	80076d8 <wait_ready>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d001      	beq.n	8007768 <spiselect+0x28>
 8007764:	2301      	movs	r3, #1
 8007766:	e002      	b.n	800776e <spiselect+0x2e>

	despiselect();
 8007768:	f7ff ffda 	bl	8007720 <despiselect>
	return 0;	/* Timeout */
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	48000800 	.word	0x48000800

08007778 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007782:	20c8      	movs	r0, #200	@ 0xc8
 8007784:	f7ff ff38 	bl	80075f8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007788:	20ff      	movs	r0, #255	@ 0xff
 800778a:	f7ff ff5f 	bl	800764c <xchg_spi>
 800778e:	4603      	mov	r3, r0
 8007790:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007792:	7bfb      	ldrb	r3, [r7, #15]
 8007794:	2bff      	cmp	r3, #255	@ 0xff
 8007796:	d104      	bne.n	80077a2 <rcvr_datablock+0x2a>
 8007798:	f7ff ff42 	bl	8007620 <SPI_Timer_Status>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1f2      	bne.n	8007788 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
 80077a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80077a6:	d001      	beq.n	80077ac <rcvr_datablock+0x34>
 80077a8:	2300      	movs	r3, #0
 80077aa:	e00a      	b.n	80077c2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80077ac:	6839      	ldr	r1, [r7, #0]
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f7ff ff62 	bl	8007678 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80077b4:	20ff      	movs	r0, #255	@ 0xff
 80077b6:	f7ff ff49 	bl	800764c <xchg_spi>
 80077ba:	20ff      	movs	r0, #255	@ 0xff
 80077bc:	f7ff ff46 	bl	800764c <xchg_spi>

	return 1;						/* Function succeeded */
 80077c0:	2301      	movs	r3, #1
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b084      	sub	sp, #16
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
 80077d2:	460b      	mov	r3, r1
 80077d4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80077d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80077da:	f7ff ff7d 	bl	80076d8 <wait_ready>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d101      	bne.n	80077e8 <xmit_datablock+0x1e>
 80077e4:	2300      	movs	r3, #0
 80077e6:	e01e      	b.n	8007826 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80077e8:	78fb      	ldrb	r3, [r7, #3]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7ff ff2e 	bl	800764c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80077f0:	78fb      	ldrb	r3, [r7, #3]
 80077f2:	2bfd      	cmp	r3, #253	@ 0xfd
 80077f4:	d016      	beq.n	8007824 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80077f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7ff ff58 	bl	80076b0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007800:	20ff      	movs	r0, #255	@ 0xff
 8007802:	f7ff ff23 	bl	800764c <xchg_spi>
 8007806:	20ff      	movs	r0, #255	@ 0xff
 8007808:	f7ff ff20 	bl	800764c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800780c:	20ff      	movs	r0, #255	@ 0xff
 800780e:	f7ff ff1d 	bl	800764c <xchg_spi>
 8007812:	4603      	mov	r3, r0
 8007814:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007816:	7bfb      	ldrb	r3, [r7, #15]
 8007818:	f003 031f 	and.w	r3, r3, #31
 800781c:	2b05      	cmp	r3, #5
 800781e:	d001      	beq.n	8007824 <xmit_datablock+0x5a>
 8007820:	2300      	movs	r3, #0
 8007822:	e000      	b.n	8007826 <xmit_datablock+0x5c>
	}
	return 1;
 8007824:	2301      	movs	r3, #1
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}

0800782e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800782e:	b580      	push	{r7, lr}
 8007830:	b084      	sub	sp, #16
 8007832:	af00      	add	r7, sp, #0
 8007834:	4603      	mov	r3, r0
 8007836:	6039      	str	r1, [r7, #0]
 8007838:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800783a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800783e:	2b00      	cmp	r3, #0
 8007840:	da0e      	bge.n	8007860 <send_cmd+0x32>
		cmd &= 0x7F;
 8007842:	79fb      	ldrb	r3, [r7, #7]
 8007844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007848:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800784a:	2100      	movs	r1, #0
 800784c:	2037      	movs	r0, #55	@ 0x37
 800784e:	f7ff ffee 	bl	800782e <send_cmd>
 8007852:	4603      	mov	r3, r0
 8007854:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007856:	7bbb      	ldrb	r3, [r7, #14]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d901      	bls.n	8007860 <send_cmd+0x32>
 800785c:	7bbb      	ldrb	r3, [r7, #14]
 800785e:	e051      	b.n	8007904 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007860:	79fb      	ldrb	r3, [r7, #7]
 8007862:	2b0c      	cmp	r3, #12
 8007864:	d008      	beq.n	8007878 <send_cmd+0x4a>
		despiselect();
 8007866:	f7ff ff5b 	bl	8007720 <despiselect>
		if (!spiselect()) return 0xFF;
 800786a:	f7ff ff69 	bl	8007740 <spiselect>
 800786e:	4603      	mov	r3, r0
 8007870:	2b00      	cmp	r3, #0
 8007872:	d101      	bne.n	8007878 <send_cmd+0x4a>
 8007874:	23ff      	movs	r3, #255	@ 0xff
 8007876:	e045      	b.n	8007904 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007878:	79fb      	ldrb	r3, [r7, #7]
 800787a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800787e:	b2db      	uxtb	r3, r3
 8007880:	4618      	mov	r0, r3
 8007882:	f7ff fee3 	bl	800764c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	0e1b      	lsrs	r3, r3, #24
 800788a:	b2db      	uxtb	r3, r3
 800788c:	4618      	mov	r0, r3
 800788e:	f7ff fedd 	bl	800764c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	0c1b      	lsrs	r3, r3, #16
 8007896:	b2db      	uxtb	r3, r3
 8007898:	4618      	mov	r0, r3
 800789a:	f7ff fed7 	bl	800764c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	0a1b      	lsrs	r3, r3, #8
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7ff fed1 	bl	800764c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	4618      	mov	r0, r3
 80078b0:	f7ff fecc 	bl	800764c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80078b4:	2301      	movs	r3, #1
 80078b6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80078b8:	79fb      	ldrb	r3, [r7, #7]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d101      	bne.n	80078c2 <send_cmd+0x94>
 80078be:	2395      	movs	r3, #149	@ 0x95
 80078c0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80078c2:	79fb      	ldrb	r3, [r7, #7]
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	d101      	bne.n	80078cc <send_cmd+0x9e>
 80078c8:	2387      	movs	r3, #135	@ 0x87
 80078ca:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80078cc:	7bfb      	ldrb	r3, [r7, #15]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7ff febc 	bl	800764c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80078d4:	79fb      	ldrb	r3, [r7, #7]
 80078d6:	2b0c      	cmp	r3, #12
 80078d8:	d102      	bne.n	80078e0 <send_cmd+0xb2>
 80078da:	20ff      	movs	r0, #255	@ 0xff
 80078dc:	f7ff feb6 	bl	800764c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80078e0:	230a      	movs	r3, #10
 80078e2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80078e4:	20ff      	movs	r0, #255	@ 0xff
 80078e6:	f7ff feb1 	bl	800764c <xchg_spi>
 80078ea:	4603      	mov	r3, r0
 80078ec:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80078ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	da05      	bge.n	8007902 <send_cmd+0xd4>
 80078f6:	7bfb      	ldrb	r3, [r7, #15]
 80078f8:	3b01      	subs	r3, #1
 80078fa:	73fb      	strb	r3, [r7, #15]
 80078fc:	7bfb      	ldrb	r3, [r7, #15]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d1f0      	bne.n	80078e4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007902:	7bbb      	ldrb	r3, [r7, #14]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800790c:	b590      	push	{r4, r7, lr}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
 8007912:	4603      	mov	r3, r0
 8007914:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007916:	79fb      	ldrb	r3, [r7, #7]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d001      	beq.n	8007920 <USER_SPI_initialize+0x14>
 800791c:	2301      	movs	r3, #1
 800791e:	e0d6      	b.n	8007ace <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007920:	4b6d      	ldr	r3, [pc, #436]	@ (8007ad8 <USER_SPI_initialize+0x1cc>)
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	b2db      	uxtb	r3, r3
 8007926:	f003 0302 	and.w	r3, r3, #2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d003      	beq.n	8007936 <USER_SPI_initialize+0x2a>
 800792e:	4b6a      	ldr	r3, [pc, #424]	@ (8007ad8 <USER_SPI_initialize+0x1cc>)
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	b2db      	uxtb	r3, r3
 8007934:	e0cb      	b.n	8007ace <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007936:	4b69      	ldr	r3, [pc, #420]	@ (8007adc <USER_SPI_initialize+0x1d0>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007940:	4b66      	ldr	r3, [pc, #408]	@ (8007adc <USER_SPI_initialize+0x1d0>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8007948:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800794a:	230a      	movs	r3, #10
 800794c:	73fb      	strb	r3, [r7, #15]
 800794e:	e005      	b.n	800795c <USER_SPI_initialize+0x50>
 8007950:	20ff      	movs	r0, #255	@ 0xff
 8007952:	f7ff fe7b 	bl	800764c <xchg_spi>
 8007956:	7bfb      	ldrb	r3, [r7, #15]
 8007958:	3b01      	subs	r3, #1
 800795a:	73fb      	strb	r3, [r7, #15]
 800795c:	7bfb      	ldrb	r3, [r7, #15]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1f6      	bne.n	8007950 <USER_SPI_initialize+0x44>

	ty = 0;
 8007962:	2300      	movs	r3, #0
 8007964:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007966:	2100      	movs	r1, #0
 8007968:	2000      	movs	r0, #0
 800796a:	f7ff ff60 	bl	800782e <send_cmd>
 800796e:	4603      	mov	r3, r0
 8007970:	2b01      	cmp	r3, #1
 8007972:	f040 808b 	bne.w	8007a8c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007976:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800797a:	f7ff fe3d 	bl	80075f8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800797e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007982:	2008      	movs	r0, #8
 8007984:	f7ff ff53 	bl	800782e <send_cmd>
 8007988:	4603      	mov	r3, r0
 800798a:	2b01      	cmp	r3, #1
 800798c:	d151      	bne.n	8007a32 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800798e:	2300      	movs	r3, #0
 8007990:	73fb      	strb	r3, [r7, #15]
 8007992:	e00d      	b.n	80079b0 <USER_SPI_initialize+0xa4>
 8007994:	7bfc      	ldrb	r4, [r7, #15]
 8007996:	20ff      	movs	r0, #255	@ 0xff
 8007998:	f7ff fe58 	bl	800764c <xchg_spi>
 800799c:	4603      	mov	r3, r0
 800799e:	461a      	mov	r2, r3
 80079a0:	f104 0310 	add.w	r3, r4, #16
 80079a4:	443b      	add	r3, r7
 80079a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80079aa:	7bfb      	ldrb	r3, [r7, #15]
 80079ac:	3301      	adds	r3, #1
 80079ae:	73fb      	strb	r3, [r7, #15]
 80079b0:	7bfb      	ldrb	r3, [r7, #15]
 80079b2:	2b03      	cmp	r3, #3
 80079b4:	d9ee      	bls.n	8007994 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80079b6:	7abb      	ldrb	r3, [r7, #10]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d167      	bne.n	8007a8c <USER_SPI_initialize+0x180>
 80079bc:	7afb      	ldrb	r3, [r7, #11]
 80079be:	2baa      	cmp	r3, #170	@ 0xaa
 80079c0:	d164      	bne.n	8007a8c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80079c2:	bf00      	nop
 80079c4:	f7ff fe2c 	bl	8007620 <SPI_Timer_Status>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d007      	beq.n	80079de <USER_SPI_initialize+0xd2>
 80079ce:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80079d2:	20a9      	movs	r0, #169	@ 0xa9
 80079d4:	f7ff ff2b 	bl	800782e <send_cmd>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1f2      	bne.n	80079c4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80079de:	f7ff fe1f 	bl	8007620 <SPI_Timer_Status>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d051      	beq.n	8007a8c <USER_SPI_initialize+0x180>
 80079e8:	2100      	movs	r1, #0
 80079ea:	203a      	movs	r0, #58	@ 0x3a
 80079ec:	f7ff ff1f 	bl	800782e <send_cmd>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d14a      	bne.n	8007a8c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80079f6:	2300      	movs	r3, #0
 80079f8:	73fb      	strb	r3, [r7, #15]
 80079fa:	e00d      	b.n	8007a18 <USER_SPI_initialize+0x10c>
 80079fc:	7bfc      	ldrb	r4, [r7, #15]
 80079fe:	20ff      	movs	r0, #255	@ 0xff
 8007a00:	f7ff fe24 	bl	800764c <xchg_spi>
 8007a04:	4603      	mov	r3, r0
 8007a06:	461a      	mov	r2, r3
 8007a08:	f104 0310 	add.w	r3, r4, #16
 8007a0c:	443b      	add	r3, r7
 8007a0e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
 8007a14:	3301      	adds	r3, #1
 8007a16:	73fb      	strb	r3, [r7, #15]
 8007a18:	7bfb      	ldrb	r3, [r7, #15]
 8007a1a:	2b03      	cmp	r3, #3
 8007a1c:	d9ee      	bls.n	80079fc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007a1e:	7a3b      	ldrb	r3, [r7, #8]
 8007a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d001      	beq.n	8007a2c <USER_SPI_initialize+0x120>
 8007a28:	230c      	movs	r3, #12
 8007a2a:	e000      	b.n	8007a2e <USER_SPI_initialize+0x122>
 8007a2c:	2304      	movs	r3, #4
 8007a2e:	737b      	strb	r3, [r7, #13]
 8007a30:	e02c      	b.n	8007a8c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007a32:	2100      	movs	r1, #0
 8007a34:	20a9      	movs	r0, #169	@ 0xa9
 8007a36:	f7ff fefa 	bl	800782e <send_cmd>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d804      	bhi.n	8007a4a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007a40:	2302      	movs	r3, #2
 8007a42:	737b      	strb	r3, [r7, #13]
 8007a44:	23a9      	movs	r3, #169	@ 0xa9
 8007a46:	73bb      	strb	r3, [r7, #14]
 8007a48:	e003      	b.n	8007a52 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	737b      	strb	r3, [r7, #13]
 8007a4e:	2301      	movs	r3, #1
 8007a50:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007a52:	bf00      	nop
 8007a54:	f7ff fde4 	bl	8007620 <SPI_Timer_Status>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d007      	beq.n	8007a6e <USER_SPI_initialize+0x162>
 8007a5e:	7bbb      	ldrb	r3, [r7, #14]
 8007a60:	2100      	movs	r1, #0
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff fee3 	bl	800782e <send_cmd>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1f2      	bne.n	8007a54 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007a6e:	f7ff fdd7 	bl	8007620 <SPI_Timer_Status>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d007      	beq.n	8007a88 <USER_SPI_initialize+0x17c>
 8007a78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007a7c:	2010      	movs	r0, #16
 8007a7e:	f7ff fed6 	bl	800782e <send_cmd>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <USER_SPI_initialize+0x180>
				ty = 0;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007a8c:	4a14      	ldr	r2, [pc, #80]	@ (8007ae0 <USER_SPI_initialize+0x1d4>)
 8007a8e:	7b7b      	ldrb	r3, [r7, #13]
 8007a90:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007a92:	f7ff fe45 	bl	8007720 <despiselect>

	if (ty) {			/* OK */
 8007a96:	7b7b      	ldrb	r3, [r7, #13]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d012      	beq.n	8007ac2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8007adc <USER_SPI_initialize+0x1d0>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8007adc <USER_SPI_initialize+0x1d0>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f042 0208 	orr.w	r2, r2, #8
 8007aae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007ab0:	4b09      	ldr	r3, [pc, #36]	@ (8007ad8 <USER_SPI_initialize+0x1cc>)
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	f023 0301 	bic.w	r3, r3, #1
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	4b06      	ldr	r3, [pc, #24]	@ (8007ad8 <USER_SPI_initialize+0x1cc>)
 8007abe:	701a      	strb	r2, [r3, #0]
 8007ac0:	e002      	b.n	8007ac8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007ac2:	4b05      	ldr	r3, [pc, #20]	@ (8007ad8 <USER_SPI_initialize+0x1cc>)
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007ac8:	4b03      	ldr	r3, [pc, #12]	@ (8007ad8 <USER_SPI_initialize+0x1cc>)
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	b2db      	uxtb	r3, r3
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3714      	adds	r7, #20
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd90      	pop	{r4, r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	20000008 	.word	0x20000008
 8007adc:	200011e8 	.word	0x200011e8
 8007ae0:	20002974 	.word	0x20002974

08007ae4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	4603      	mov	r3, r0
 8007aec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d001      	beq.n	8007af8 <USER_SPI_status+0x14>
 8007af4:	2301      	movs	r3, #1
 8007af6:	e002      	b.n	8007afe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007af8:	4b04      	ldr	r3, [pc, #16]	@ (8007b0c <USER_SPI_status+0x28>)
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	b2db      	uxtb	r3, r3
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop
 8007b0c:	20000008 	.word	0x20000008

08007b10 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60b9      	str	r1, [r7, #8]
 8007b18:	607a      	str	r2, [r7, #4]
 8007b1a:	603b      	str	r3, [r7, #0]
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d102      	bne.n	8007b2c <USER_SPI_read+0x1c>
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <USER_SPI_read+0x20>
 8007b2c:	2304      	movs	r3, #4
 8007b2e:	e04d      	b.n	8007bcc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007b30:	4b28      	ldr	r3, [pc, #160]	@ (8007bd4 <USER_SPI_read+0xc4>)
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d001      	beq.n	8007b42 <USER_SPI_read+0x32>
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e044      	b.n	8007bcc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007b42:	4b25      	ldr	r3, [pc, #148]	@ (8007bd8 <USER_SPI_read+0xc8>)
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	f003 0308 	and.w	r3, r3, #8
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d102      	bne.n	8007b54 <USER_SPI_read+0x44>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	025b      	lsls	r3, r3, #9
 8007b52:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d111      	bne.n	8007b7e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007b5a:	6879      	ldr	r1, [r7, #4]
 8007b5c:	2011      	movs	r0, #17
 8007b5e:	f7ff fe66 	bl	800782e <send_cmd>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d129      	bne.n	8007bbc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007b68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007b6c:	68b8      	ldr	r0, [r7, #8]
 8007b6e:	f7ff fe03 	bl	8007778 <rcvr_datablock>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d021      	beq.n	8007bbc <USER_SPI_read+0xac>
			count = 0;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	603b      	str	r3, [r7, #0]
 8007b7c:	e01e      	b.n	8007bbc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007b7e:	6879      	ldr	r1, [r7, #4]
 8007b80:	2012      	movs	r0, #18
 8007b82:	f7ff fe54 	bl	800782e <send_cmd>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d117      	bne.n	8007bbc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007b8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007b90:	68b8      	ldr	r0, [r7, #8]
 8007b92:	f7ff fdf1 	bl	8007778 <rcvr_datablock>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d00a      	beq.n	8007bb2 <USER_SPI_read+0xa2>
				buff += 512;
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007ba2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	603b      	str	r3, [r7, #0]
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1ed      	bne.n	8007b8c <USER_SPI_read+0x7c>
 8007bb0:	e000      	b.n	8007bb4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007bb2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	200c      	movs	r0, #12
 8007bb8:	f7ff fe39 	bl	800782e <send_cmd>
		}
	}
	despiselect();
 8007bbc:	f7ff fdb0 	bl	8007720 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	bf14      	ite	ne
 8007bc6:	2301      	movne	r3, #1
 8007bc8:	2300      	moveq	r3, #0
 8007bca:	b2db      	uxtb	r3, r3
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	20000008 	.word	0x20000008
 8007bd8:	20002974 	.word	0x20002974

08007bdc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60b9      	str	r1, [r7, #8]
 8007be4:	607a      	str	r2, [r7, #4]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	4603      	mov	r3, r0
 8007bea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007bec:	7bfb      	ldrb	r3, [r7, #15]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d102      	bne.n	8007bf8 <USER_SPI_write+0x1c>
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d101      	bne.n	8007bfc <USER_SPI_write+0x20>
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	e063      	b.n	8007cc4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007bfc:	4b33      	ldr	r3, [pc, #204]	@ (8007ccc <USER_SPI_write+0xf0>)
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	f003 0301 	and.w	r3, r3, #1
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d001      	beq.n	8007c0e <USER_SPI_write+0x32>
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e05a      	b.n	8007cc4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8007ccc <USER_SPI_write+0xf0>)
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	f003 0304 	and.w	r3, r3, #4
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <USER_SPI_write+0x44>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e051      	b.n	8007cc4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007c20:	4b2b      	ldr	r3, [pc, #172]	@ (8007cd0 <USER_SPI_write+0xf4>)
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	f003 0308 	and.w	r3, r3, #8
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d102      	bne.n	8007c32 <USER_SPI_write+0x56>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	025b      	lsls	r3, r3, #9
 8007c30:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d110      	bne.n	8007c5a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007c38:	6879      	ldr	r1, [r7, #4]
 8007c3a:	2018      	movs	r0, #24
 8007c3c:	f7ff fdf7 	bl	800782e <send_cmd>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d136      	bne.n	8007cb4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007c46:	21fe      	movs	r1, #254	@ 0xfe
 8007c48:	68b8      	ldr	r0, [r7, #8]
 8007c4a:	f7ff fdbe 	bl	80077ca <xmit_datablock>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d02f      	beq.n	8007cb4 <USER_SPI_write+0xd8>
			count = 0;
 8007c54:	2300      	movs	r3, #0
 8007c56:	603b      	str	r3, [r7, #0]
 8007c58:	e02c      	b.n	8007cb4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8007cd0 <USER_SPI_write+0xf4>)
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	f003 0306 	and.w	r3, r3, #6
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d003      	beq.n	8007c6e <USER_SPI_write+0x92>
 8007c66:	6839      	ldr	r1, [r7, #0]
 8007c68:	2097      	movs	r0, #151	@ 0x97
 8007c6a:	f7ff fde0 	bl	800782e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007c6e:	6879      	ldr	r1, [r7, #4]
 8007c70:	2019      	movs	r0, #25
 8007c72:	f7ff fddc 	bl	800782e <send_cmd>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d11b      	bne.n	8007cb4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007c7c:	21fc      	movs	r1, #252	@ 0xfc
 8007c7e:	68b8      	ldr	r0, [r7, #8]
 8007c80:	f7ff fda3 	bl	80077ca <xmit_datablock>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d00a      	beq.n	8007ca0 <USER_SPI_write+0xc4>
				buff += 512;
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007c90:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	3b01      	subs	r3, #1
 8007c96:	603b      	str	r3, [r7, #0]
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1ee      	bne.n	8007c7c <USER_SPI_write+0xa0>
 8007c9e:	e000      	b.n	8007ca2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007ca0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007ca2:	21fd      	movs	r1, #253	@ 0xfd
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	f7ff fd90 	bl	80077ca <xmit_datablock>
 8007caa:	4603      	mov	r3, r0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d101      	bne.n	8007cb4 <USER_SPI_write+0xd8>
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007cb4:	f7ff fd34 	bl	8007720 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	bf14      	ite	ne
 8007cbe:	2301      	movne	r3, #1
 8007cc0:	2300      	moveq	r3, #0
 8007cc2:	b2db      	uxtb	r3, r3
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	20000008 	.word	0x20000008
 8007cd0:	20002974 	.word	0x20002974

08007cd4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b08c      	sub	sp, #48	@ 0x30
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	4603      	mov	r3, r0
 8007cdc:	603a      	str	r2, [r7, #0]
 8007cde:	71fb      	strb	r3, [r7, #7]
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007ce4:	79fb      	ldrb	r3, [r7, #7]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <USER_SPI_ioctl+0x1a>
 8007cea:	2304      	movs	r3, #4
 8007cec:	e15a      	b.n	8007fa4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007cee:	4baf      	ldr	r3, [pc, #700]	@ (8007fac <USER_SPI_ioctl+0x2d8>)
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	f003 0301 	and.w	r3, r3, #1
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d001      	beq.n	8007d00 <USER_SPI_ioctl+0x2c>
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e151      	b.n	8007fa4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007d06:	79bb      	ldrb	r3, [r7, #6]
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	f200 8136 	bhi.w	8007f7a <USER_SPI_ioctl+0x2a6>
 8007d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d14 <USER_SPI_ioctl+0x40>)
 8007d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d14:	08007d29 	.word	0x08007d29
 8007d18:	08007d3d 	.word	0x08007d3d
 8007d1c:	08007f7b 	.word	0x08007f7b
 8007d20:	08007de9 	.word	0x08007de9
 8007d24:	08007edf 	.word	0x08007edf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007d28:	f7ff fd0a 	bl	8007740 <spiselect>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 8127 	beq.w	8007f82 <USER_SPI_ioctl+0x2ae>
 8007d34:	2300      	movs	r3, #0
 8007d36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007d3a:	e122      	b.n	8007f82 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	2009      	movs	r0, #9
 8007d40:	f7ff fd75 	bl	800782e <send_cmd>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f040 811d 	bne.w	8007f86 <USER_SPI_ioctl+0x2b2>
 8007d4c:	f107 030c 	add.w	r3, r7, #12
 8007d50:	2110      	movs	r1, #16
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff fd10 	bl	8007778 <rcvr_datablock>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f000 8113 	beq.w	8007f86 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007d60:	7b3b      	ldrb	r3, [r7, #12]
 8007d62:	099b      	lsrs	r3, r3, #6
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d111      	bne.n	8007d8e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007d6a:	7d7b      	ldrb	r3, [r7, #21]
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	7d3b      	ldrb	r3, [r7, #20]
 8007d70:	021b      	lsls	r3, r3, #8
 8007d72:	4413      	add	r3, r2
 8007d74:	461a      	mov	r2, r3
 8007d76:	7cfb      	ldrb	r3, [r7, #19]
 8007d78:	041b      	lsls	r3, r3, #16
 8007d7a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007d7e:	4413      	add	r3, r2
 8007d80:	3301      	adds	r3, #1
 8007d82:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	029a      	lsls	r2, r3, #10
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	601a      	str	r2, [r3, #0]
 8007d8c:	e028      	b.n	8007de0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007d8e:	7c7b      	ldrb	r3, [r7, #17]
 8007d90:	f003 030f 	and.w	r3, r3, #15
 8007d94:	b2da      	uxtb	r2, r3
 8007d96:	7dbb      	ldrb	r3, [r7, #22]
 8007d98:	09db      	lsrs	r3, r3, #7
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	4413      	add	r3, r2
 8007d9e:	b2da      	uxtb	r2, r3
 8007da0:	7d7b      	ldrb	r3, [r7, #21]
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	f003 0306 	and.w	r3, r3, #6
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	4413      	add	r3, r2
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	3302      	adds	r3, #2
 8007db2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007db6:	7d3b      	ldrb	r3, [r7, #20]
 8007db8:	099b      	lsrs	r3, r3, #6
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	7cfb      	ldrb	r3, [r7, #19]
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	441a      	add	r2, r3
 8007dc4:	7cbb      	ldrb	r3, [r7, #18]
 8007dc6:	029b      	lsls	r3, r3, #10
 8007dc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007dcc:	4413      	add	r3, r2
 8007dce:	3301      	adds	r3, #1
 8007dd0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007dd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007dd6:	3b09      	subs	r3, #9
 8007dd8:	69fa      	ldr	r2, [r7, #28]
 8007dda:	409a      	lsls	r2, r3
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007de0:	2300      	movs	r3, #0
 8007de2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007de6:	e0ce      	b.n	8007f86 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007de8:	4b71      	ldr	r3, [pc, #452]	@ (8007fb0 <USER_SPI_ioctl+0x2dc>)
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	f003 0304 	and.w	r3, r3, #4
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d031      	beq.n	8007e58 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007df4:	2100      	movs	r1, #0
 8007df6:	208d      	movs	r0, #141	@ 0x8d
 8007df8:	f7ff fd19 	bl	800782e <send_cmd>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f040 80c3 	bne.w	8007f8a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007e04:	20ff      	movs	r0, #255	@ 0xff
 8007e06:	f7ff fc21 	bl	800764c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007e0a:	f107 030c 	add.w	r3, r7, #12
 8007e0e:	2110      	movs	r1, #16
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7ff fcb1 	bl	8007778 <rcvr_datablock>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 80b6 	beq.w	8007f8a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007e1e:	2330      	movs	r3, #48	@ 0x30
 8007e20:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007e24:	e007      	b.n	8007e36 <USER_SPI_ioctl+0x162>
 8007e26:	20ff      	movs	r0, #255	@ 0xff
 8007e28:	f7ff fc10 	bl	800764c <xchg_spi>
 8007e2c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e30:	3b01      	subs	r3, #1
 8007e32:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007e36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1f3      	bne.n	8007e26 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007e3e:	7dbb      	ldrb	r3, [r7, #22]
 8007e40:	091b      	lsrs	r3, r3, #4
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	461a      	mov	r2, r3
 8007e46:	2310      	movs	r3, #16
 8007e48:	fa03 f202 	lsl.w	r2, r3, r2
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007e56:	e098      	b.n	8007f8a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007e58:	2100      	movs	r1, #0
 8007e5a:	2009      	movs	r0, #9
 8007e5c:	f7ff fce7 	bl	800782e <send_cmd>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	f040 8091 	bne.w	8007f8a <USER_SPI_ioctl+0x2b6>
 8007e68:	f107 030c 	add.w	r3, r7, #12
 8007e6c:	2110      	movs	r1, #16
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7ff fc82 	bl	8007778 <rcvr_datablock>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 8087 	beq.w	8007f8a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007e7c:	4b4c      	ldr	r3, [pc, #304]	@ (8007fb0 <USER_SPI_ioctl+0x2dc>)
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	f003 0302 	and.w	r3, r3, #2
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d012      	beq.n	8007eae <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007e88:	7dbb      	ldrb	r3, [r7, #22]
 8007e8a:	005b      	lsls	r3, r3, #1
 8007e8c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007e90:	7dfa      	ldrb	r2, [r7, #23]
 8007e92:	09d2      	lsrs	r2, r2, #7
 8007e94:	b2d2      	uxtb	r2, r2
 8007e96:	4413      	add	r3, r2
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	7e7b      	ldrb	r3, [r7, #25]
 8007e9c:	099b      	lsrs	r3, r3, #6
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	601a      	str	r2, [r3, #0]
 8007eac:	e013      	b.n	8007ed6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007eae:	7dbb      	ldrb	r3, [r7, #22]
 8007eb0:	109b      	asrs	r3, r3, #2
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	f003 031f 	and.w	r3, r3, #31
 8007eb8:	3301      	adds	r3, #1
 8007eba:	7dfa      	ldrb	r2, [r7, #23]
 8007ebc:	00d2      	lsls	r2, r2, #3
 8007ebe:	f002 0218 	and.w	r2, r2, #24
 8007ec2:	7df9      	ldrb	r1, [r7, #23]
 8007ec4:	0949      	lsrs	r1, r1, #5
 8007ec6:	b2c9      	uxtb	r1, r1
 8007ec8:	440a      	add	r2, r1
 8007eca:	3201      	adds	r2, #1
 8007ecc:	fb02 f303 	mul.w	r3, r2, r3
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007edc:	e055      	b.n	8007f8a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007ede:	4b34      	ldr	r3, [pc, #208]	@ (8007fb0 <USER_SPI_ioctl+0x2dc>)
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	f003 0306 	and.w	r3, r3, #6
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d051      	beq.n	8007f8e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007eea:	f107 020c 	add.w	r2, r7, #12
 8007eee:	79fb      	ldrb	r3, [r7, #7]
 8007ef0:	210b      	movs	r1, #11
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7ff feee 	bl	8007cd4 <USER_SPI_ioctl>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d149      	bne.n	8007f92 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007efe:	7b3b      	ldrb	r3, [r7, #12]
 8007f00:	099b      	lsrs	r3, r3, #6
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d104      	bne.n	8007f12 <USER_SPI_ioctl+0x23e>
 8007f08:	7dbb      	ldrb	r3, [r7, #22]
 8007f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d041      	beq.n	8007f96 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	623b      	str	r3, [r7, #32]
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f1c:	6a3b      	ldr	r3, [r7, #32]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007f22:	4b23      	ldr	r3, [pc, #140]	@ (8007fb0 <USER_SPI_ioctl+0x2dc>)
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	f003 0308 	and.w	r3, r3, #8
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d105      	bne.n	8007f3a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f30:	025b      	lsls	r3, r3, #9
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f36:	025b      	lsls	r3, r3, #9
 8007f38:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007f3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f3c:	2020      	movs	r0, #32
 8007f3e:	f7ff fc76 	bl	800782e <send_cmd>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d128      	bne.n	8007f9a <USER_SPI_ioctl+0x2c6>
 8007f48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f4a:	2021      	movs	r0, #33	@ 0x21
 8007f4c:	f7ff fc6f 	bl	800782e <send_cmd>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d121      	bne.n	8007f9a <USER_SPI_ioctl+0x2c6>
 8007f56:	2100      	movs	r1, #0
 8007f58:	2026      	movs	r0, #38	@ 0x26
 8007f5a:	f7ff fc68 	bl	800782e <send_cmd>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d11a      	bne.n	8007f9a <USER_SPI_ioctl+0x2c6>
 8007f64:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007f68:	f7ff fbb6 	bl	80076d8 <wait_ready>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d013      	beq.n	8007f9a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007f72:	2300      	movs	r3, #0
 8007f74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007f78:	e00f      	b.n	8007f9a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007f7a:	2304      	movs	r3, #4
 8007f7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007f80:	e00c      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		break;
 8007f82:	bf00      	nop
 8007f84:	e00a      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		break;
 8007f86:	bf00      	nop
 8007f88:	e008      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		break;
 8007f8a:	bf00      	nop
 8007f8c:	e006      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007f8e:	bf00      	nop
 8007f90:	e004      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007f92:	bf00      	nop
 8007f94:	e002      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007f96:	bf00      	nop
 8007f98:	e000      	b.n	8007f9c <USER_SPI_ioctl+0x2c8>
		break;
 8007f9a:	bf00      	nop
	}

	despiselect();
 8007f9c:	f7ff fbc0 	bl	8007720 <despiselect>

	return res;
 8007fa0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3730      	adds	r7, #48	@ 0x30
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}
 8007fac:	20000008 	.word	0x20000008
 8007fb0:	20002974 	.word	0x20002974

08007fb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007fb4:	480d      	ldr	r0, [pc, #52]	@ (8007fec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007fb6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8007fb8:	f7fc fed6 	bl	8004d68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007fbc:	480c      	ldr	r0, [pc, #48]	@ (8007ff0 <LoopForever+0x6>)
  ldr r1, =_edata
 8007fbe:	490d      	ldr	r1, [pc, #52]	@ (8007ff4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8007ff8 <LoopForever+0xe>)
  movs r3, #0
 8007fc2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007fc4:	e002      	b.n	8007fcc <LoopCopyDataInit>

08007fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007fca:	3304      	adds	r3, #4

08007fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007fd0:	d3f9      	bcc.n	8007fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8007ffc <LoopForever+0x12>)
  ldr r4, =_ebss
 8007fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8008000 <LoopForever+0x16>)
  movs r3, #0
 8007fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007fd8:	e001      	b.n	8007fde <LoopFillZerobss>

08007fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007fdc:	3204      	adds	r2, #4

08007fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007fe0:	d3fb      	bcc.n	8007fda <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8007fe2:	f010 fafb 	bl	80185dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007fe6:	f7fb fe87 	bl	8003cf8 <main>

08007fea <LoopForever>:

LoopForever:
    b LoopForever
 8007fea:	e7fe      	b.n	8007fea <LoopForever>
  ldr   r0, =_estack
 8007fec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8007ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007ff4:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8007ff8:	0801cdb4 	.word	0x0801cdb4
  ldr r2, =_sbss
 8007ffc:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8008000:	20003ed8 	.word	0x20003ed8

08008004 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008004:	e7fe      	b.n	8008004 <ADC1_2_IRQHandler>

08008006 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b082      	sub	sp, #8
 800800a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800800c:	2300      	movs	r3, #0
 800800e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008010:	2003      	movs	r0, #3
 8008012:	f001 fd8b 	bl	8009b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008016:	200f      	movs	r0, #15
 8008018:	f000 f80e 	bl	8008038 <HAL_InitTick>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d002      	beq.n	8008028 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	71fb      	strb	r3, [r7, #7]
 8008026:	e001      	b.n	800802c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008028:	f7fc fb0a 	bl	8004640 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800802c:	79fb      	ldrb	r3, [r7, #7]

}
 800802e:	4618      	mov	r0, r3
 8008030:	3708      	adds	r7, #8
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
	...

08008038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008044:	4b16      	ldr	r3, [pc, #88]	@ (80080a0 <HAL_InitTick+0x68>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d022      	beq.n	8008092 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800804c:	4b15      	ldr	r3, [pc, #84]	@ (80080a4 <HAL_InitTick+0x6c>)
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	4b13      	ldr	r3, [pc, #76]	@ (80080a0 <HAL_InitTick+0x68>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008058:	fbb1 f3f3 	udiv	r3, r1, r3
 800805c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008060:	4618      	mov	r0, r3
 8008062:	f001 fd96 	bl	8009b92 <HAL_SYSTICK_Config>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d10f      	bne.n	800808c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b0f      	cmp	r3, #15
 8008070:	d809      	bhi.n	8008086 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008072:	2200      	movs	r2, #0
 8008074:	6879      	ldr	r1, [r7, #4]
 8008076:	f04f 30ff 	mov.w	r0, #4294967295
 800807a:	f001 fd62 	bl	8009b42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800807e:	4a0a      	ldr	r2, [pc, #40]	@ (80080a8 <HAL_InitTick+0x70>)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6013      	str	r3, [r2, #0]
 8008084:	e007      	b.n	8008096 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	73fb      	strb	r3, [r7, #15]
 800808a:	e004      	b.n	8008096 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	73fb      	strb	r3, [r7, #15]
 8008090:	e001      	b.n	8008096 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008096:	7bfb      	ldrb	r3, [r7, #15]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	20000010 	.word	0x20000010
 80080a4:	20000004 	.word	0x20000004
 80080a8:	2000000c 	.word	0x2000000c

080080ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80080b0:	4b05      	ldr	r3, [pc, #20]	@ (80080c8 <HAL_IncTick+0x1c>)
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	4b05      	ldr	r3, [pc, #20]	@ (80080cc <HAL_IncTick+0x20>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4413      	add	r3, r2
 80080ba:	4a03      	ldr	r2, [pc, #12]	@ (80080c8 <HAL_IncTick+0x1c>)
 80080bc:	6013      	str	r3, [r2, #0]
}
 80080be:	bf00      	nop
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr
 80080c8:	20002980 	.word	0x20002980
 80080cc:	20000010 	.word	0x20000010

080080d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80080d0:	b480      	push	{r7}
 80080d2:	af00      	add	r7, sp, #0
  return uwTick;
 80080d4:	4b03      	ldr	r3, [pc, #12]	@ (80080e4 <HAL_GetTick+0x14>)
 80080d6:	681b      	ldr	r3, [r3, #0]
}
 80080d8:	4618      	mov	r0, r3
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20002980 	.word	0x20002980

080080e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80080f0:	f7ff ffee 	bl	80080d0 <HAL_GetTick>
 80080f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008100:	d004      	beq.n	800810c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008102:	4b09      	ldr	r3, [pc, #36]	@ (8008128 <HAL_Delay+0x40>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	4413      	add	r3, r2
 800810a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800810c:	bf00      	nop
 800810e:	f7ff ffdf 	bl	80080d0 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	429a      	cmp	r2, r3
 800811c:	d8f7      	bhi.n	800810e <HAL_Delay+0x26>
  {
  }
}
 800811e:	bf00      	nop
 8008120:	bf00      	nop
 8008122:	3710      	adds	r7, #16
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	20000010 	.word	0x20000010

0800812c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	431a      	orrs	r2, r3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	609a      	str	r2, [r3, #8]
}
 8008146:	bf00      	nop
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008152:	b480      	push	{r7}
 8008154:	b083      	sub	sp, #12
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	431a      	orrs	r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	609a      	str	r2, [r3, #8]
}
 800816c:	bf00      	nop
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr

08008178 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008188:	4618      	mov	r0, r3
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008194:	b480      	push	{r7}
 8008196:	b087      	sub	sp, #28
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	607a      	str	r2, [r7, #4]
 80081a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	3360      	adds	r3, #96	@ 0x60
 80081a6:	461a      	mov	r2, r3
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	4b08      	ldr	r3, [pc, #32]	@ (80081d8 <LL_ADC_SetOffset+0x44>)
 80081b6:	4013      	ands	r3, r2
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80081be:	683a      	ldr	r2, [r7, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	4313      	orrs	r3, r2
 80081c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80081cc:	bf00      	nop
 80081ce:	371c      	adds	r7, #28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr
 80081d8:	03fff000 	.word	0x03fff000

080081dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	3360      	adds	r3, #96	@ 0x60
 80081ea:	461a      	mov	r2, r3
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	4413      	add	r3, r2
 80081f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3714      	adds	r7, #20
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008208:	b480      	push	{r7}
 800820a:	b087      	sub	sp, #28
 800820c:	af00      	add	r7, sp, #0
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	3360      	adds	r3, #96	@ 0x60
 8008218:	461a      	mov	r2, r3
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	431a      	orrs	r2, r3
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008232:	bf00      	nop
 8008234:	371c      	adds	r7, #28
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr

0800823e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800823e:	b480      	push	{r7}
 8008240:	b087      	sub	sp, #28
 8008242:	af00      	add	r7, sp, #0
 8008244:	60f8      	str	r0, [r7, #12]
 8008246:	60b9      	str	r1, [r7, #8]
 8008248:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	3360      	adds	r3, #96	@ 0x60
 800824e:	461a      	mov	r2, r3
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	431a      	orrs	r2, r3
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008268:	bf00      	nop
 800826a:	371c      	adds	r7, #28
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008274:	b480      	push	{r7}
 8008276:	b087      	sub	sp, #28
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	3360      	adds	r3, #96	@ 0x60
 8008284:	461a      	mov	r2, r3
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	431a      	orrs	r2, r3
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800829e:	bf00      	nop
 80082a0:	371c      	adds	r7, #28
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr

080082aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80082aa:	b480      	push	{r7}
 80082ac:	b083      	sub	sp, #12
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
 80082b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	695b      	ldr	r3, [r3, #20]
 80082b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	431a      	orrs	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	615a      	str	r2, [r3, #20]
}
 80082c4:	bf00      	nop
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d101      	bne.n	80082e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80082e4:	2301      	movs	r3, #1
 80082e6:	e000      	b.n	80082ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	370c      	adds	r7, #12
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80082f6:	b480      	push	{r7}
 80082f8:	b087      	sub	sp, #28
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	3330      	adds	r3, #48	@ 0x30
 8008306:	461a      	mov	r2, r3
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	0a1b      	lsrs	r3, r3, #8
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	f003 030c 	and.w	r3, r3, #12
 8008312:	4413      	add	r3, r2
 8008314:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	f003 031f 	and.w	r3, r3, #31
 8008320:	211f      	movs	r1, #31
 8008322:	fa01 f303 	lsl.w	r3, r1, r3
 8008326:	43db      	mvns	r3, r3
 8008328:	401a      	ands	r2, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	0e9b      	lsrs	r3, r3, #26
 800832e:	f003 011f 	and.w	r1, r3, #31
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	f003 031f 	and.w	r3, r3, #31
 8008338:	fa01 f303 	lsl.w	r3, r1, r3
 800833c:	431a      	orrs	r2, r3
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008342:	bf00      	nop
 8008344:	371c      	adds	r7, #28
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800834e:	b480      	push	{r7}
 8008350:	b087      	sub	sp, #28
 8008352:	af00      	add	r7, sp, #0
 8008354:	60f8      	str	r0, [r7, #12]
 8008356:	60b9      	str	r1, [r7, #8]
 8008358:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	3314      	adds	r3, #20
 800835e:	461a      	mov	r2, r3
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	0e5b      	lsrs	r3, r3, #25
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	f003 0304 	and.w	r3, r3, #4
 800836a:	4413      	add	r3, r2
 800836c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	0d1b      	lsrs	r3, r3, #20
 8008376:	f003 031f 	and.w	r3, r3, #31
 800837a:	2107      	movs	r1, #7
 800837c:	fa01 f303 	lsl.w	r3, r1, r3
 8008380:	43db      	mvns	r3, r3
 8008382:	401a      	ands	r2, r3
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	0d1b      	lsrs	r3, r3, #20
 8008388:	f003 031f 	and.w	r3, r3, #31
 800838c:	6879      	ldr	r1, [r7, #4]
 800838e:	fa01 f303 	lsl.w	r3, r1, r3
 8008392:	431a      	orrs	r2, r3
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008398:	bf00      	nop
 800839a:	371c      	adds	r7, #28
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	60b9      	str	r1, [r7, #8]
 80083ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083bc:	43db      	mvns	r3, r3
 80083be:	401a      	ands	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f003 0318 	and.w	r3, r3, #24
 80083c6:	4908      	ldr	r1, [pc, #32]	@ (80083e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80083c8:	40d9      	lsrs	r1, r3
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	400b      	ands	r3, r1
 80083ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083d2:	431a      	orrs	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80083da:	bf00      	nop
 80083dc:	3714      	adds	r7, #20
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop
 80083e8:	0007ffff 	.word	0x0007ffff

080083ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	f003 031f 	and.w	r3, r3, #31
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008418:	4618      	mov	r0, r3
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008434:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	6093      	str	r3, [r2, #8]
}
 800843c:	bf00      	nop
 800843e:	370c      	adds	r7, #12
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800845c:	d101      	bne.n	8008462 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800845e:	2301      	movs	r3, #1
 8008460:	e000      	b.n	8008464 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008462:	2300      	movs	r3, #0
}
 8008464:	4618      	mov	r0, r3
 8008466:	370c      	adds	r7, #12
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008480:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008484:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084ac:	d101      	bne.n	80084b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80084ae:	2301      	movs	r3, #1
 80084b0:	e000      	b.n	80084b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80084d4:	f043 0201 	orr.w	r2, r3, #1
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80084fc:	f043 0202 	orr.w	r2, r3, #2
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f003 0301 	and.w	r3, r3, #1
 8008520:	2b01      	cmp	r3, #1
 8008522:	d101      	bne.n	8008528 <LL_ADC_IsEnabled+0x18>
 8008524:	2301      	movs	r3, #1
 8008526:	e000      	b.n	800852a <LL_ADC_IsEnabled+0x1a>
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr

08008536 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8008536:	b480      	push	{r7}
 8008538:	b083      	sub	sp, #12
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	f003 0302 	and.w	r3, r3, #2
 8008546:	2b02      	cmp	r3, #2
 8008548:	d101      	bne.n	800854e <LL_ADC_IsDisableOngoing+0x18>
 800854a:	2301      	movs	r3, #1
 800854c:	e000      	b.n	8008550 <LL_ADC_IsDisableOngoing+0x1a>
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800856c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008570:	f043 0204 	orr.w	r2, r3, #4
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008594:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008598:	f043 0210 	orr.w	r2, r3, #16
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80085a0:	bf00      	nop
 80085a2:	370c      	adds	r7, #12
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	f003 0304 	and.w	r3, r3, #4
 80085bc:	2b04      	cmp	r3, #4
 80085be:	d101      	bne.n	80085c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80085c0:	2301      	movs	r3, #1
 80085c2:	e000      	b.n	80085c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	370c      	adds	r7, #12
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr

080085d2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80085d2:	b480      	push	{r7}
 80085d4:	b083      	sub	sp, #12
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80085e6:	f043 0220 	orr.w	r2, r3, #32
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80085ee:	bf00      	nop
 80085f0:	370c      	adds	r7, #12
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr

080085fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80085fa:	b480      	push	{r7}
 80085fc:	b083      	sub	sp, #12
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f003 0308 	and.w	r3, r3, #8
 800860a:	2b08      	cmp	r3, #8
 800860c:	d101      	bne.n	8008612 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008620:	b590      	push	{r4, r7, lr}
 8008622:	b089      	sub	sp, #36	@ 0x24
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008628:	2300      	movs	r3, #0
 800862a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800862c:	2300      	movs	r3, #0
 800862e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e167      	b.n	800890a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	695b      	ldr	r3, [r3, #20]
 800863e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008644:	2b00      	cmp	r3, #0
 8008646:	d109      	bne.n	800865c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f7fc f81d 	bl	8004688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4618      	mov	r0, r3
 8008662:	f7ff fef1 	bl	8008448 <LL_ADC_IsDeepPowerDownEnabled>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d004      	beq.n	8008676 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4618      	mov	r0, r3
 8008672:	f7ff fed7 	bl	8008424 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4618      	mov	r0, r3
 800867c:	f7ff ff0c 	bl	8008498 <LL_ADC_IsInternalRegulatorEnabled>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d115      	bne.n	80086b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4618      	mov	r0, r3
 800868c:	f7ff fef0 	bl	8008470 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008690:	4ba0      	ldr	r3, [pc, #640]	@ (8008914 <HAL_ADC_Init+0x2f4>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	099b      	lsrs	r3, r3, #6
 8008696:	4aa0      	ldr	r2, [pc, #640]	@ (8008918 <HAL_ADC_Init+0x2f8>)
 8008698:	fba2 2303 	umull	r2, r3, r2, r3
 800869c:	099b      	lsrs	r3, r3, #6
 800869e:	3301      	adds	r3, #1
 80086a0:	005b      	lsls	r3, r3, #1
 80086a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80086a4:	e002      	b.n	80086ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1f9      	bne.n	80086a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7ff feee 	bl	8008498 <LL_ADC_IsInternalRegulatorEnabled>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d10d      	bne.n	80086de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086c6:	f043 0210 	orr.w	r2, r3, #16
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086d2:	f043 0201 	orr.w	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7ff ff62 	bl	80085ac <LL_ADC_REG_IsConversionOngoing>
 80086e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086ee:	f003 0310 	and.w	r3, r3, #16
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f040 8100 	bne.w	80088f8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f040 80fc 	bne.w	80088f8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008704:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008708:	f043 0202 	orr.w	r2, r3, #2
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4618      	mov	r0, r3
 8008716:	f7ff fefb 	bl	8008510 <LL_ADC_IsEnabled>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d111      	bne.n	8008744 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008720:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008724:	f7ff fef4 	bl	8008510 <LL_ADC_IsEnabled>
 8008728:	4604      	mov	r4, r0
 800872a:	487c      	ldr	r0, [pc, #496]	@ (800891c <HAL_ADC_Init+0x2fc>)
 800872c:	f7ff fef0 	bl	8008510 <LL_ADC_IsEnabled>
 8008730:	4603      	mov	r3, r0
 8008732:	4323      	orrs	r3, r4
 8008734:	2b00      	cmp	r3, #0
 8008736:	d105      	bne.n	8008744 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	4619      	mov	r1, r3
 800873e:	4878      	ldr	r0, [pc, #480]	@ (8008920 <HAL_ADC_Init+0x300>)
 8008740:	f7ff fcf4 	bl	800812c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	7f5b      	ldrb	r3, [r3, #29]
 8008748:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800874e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8008754:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800875a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008762:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008764:	4313      	orrs	r3, r2
 8008766:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800876e:	2b01      	cmp	r3, #1
 8008770:	d106      	bne.n	8008780 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008776:	3b01      	subs	r3, #1
 8008778:	045b      	lsls	r3, r3, #17
 800877a:	69ba      	ldr	r2, [r7, #24]
 800877c:	4313      	orrs	r3, r2
 800877e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008784:	2b00      	cmp	r3, #0
 8008786:	d009      	beq.n	800879c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800878c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008794:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008796:	69ba      	ldr	r2, [r7, #24]
 8008798:	4313      	orrs	r3, r2
 800879a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	68da      	ldr	r2, [r3, #12]
 80087a2:	4b60      	ldr	r3, [pc, #384]	@ (8008924 <HAL_ADC_Init+0x304>)
 80087a4:	4013      	ands	r3, r2
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	6812      	ldr	r2, [r2, #0]
 80087aa:	69b9      	ldr	r1, [r7, #24]
 80087ac:	430b      	orrs	r3, r1
 80087ae:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	430a      	orrs	r2, r1
 80087c4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7ff ff15 	bl	80085fa <LL_ADC_INJ_IsConversionOngoing>
 80087d0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d16d      	bne.n	80088b4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d16a      	bne.n	80088b4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80087e2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80087ea:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80087ec:	4313      	orrs	r3, r2
 80087ee:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087fa:	f023 0302 	bic.w	r3, r3, #2
 80087fe:	687a      	ldr	r2, [r7, #4]
 8008800:	6812      	ldr	r2, [r2, #0]
 8008802:	69b9      	ldr	r1, [r7, #24]
 8008804:	430b      	orrs	r3, r1
 8008806:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d017      	beq.n	8008840 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	691a      	ldr	r2, [r3, #16]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800881e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008828:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800882c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	6911      	ldr	r1, [r2, #16]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	6812      	ldr	r2, [r2, #0]
 8008838:	430b      	orrs	r3, r1
 800883a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800883e:	e013      	b.n	8008868 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	691a      	ldr	r2, [r3, #16]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800884e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	6812      	ldr	r2, [r2, #0]
 800885c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008864:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800886e:	2b01      	cmp	r3, #1
 8008870:	d118      	bne.n	80088a4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	691b      	ldr	r3, [r3, #16]
 8008878:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800887c:	f023 0304 	bic.w	r3, r3, #4
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008888:	4311      	orrs	r1, r2
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800888e:	4311      	orrs	r1, r2
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008894:	430a      	orrs	r2, r1
 8008896:	431a      	orrs	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f042 0201 	orr.w	r2, r2, #1
 80088a0:	611a      	str	r2, [r3, #16]
 80088a2:	e007      	b.n	80088b4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	691a      	ldr	r2, [r3, #16]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f022 0201 	bic.w	r2, r2, #1
 80088b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	695b      	ldr	r3, [r3, #20]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d10c      	bne.n	80088d6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c2:	f023 010f 	bic.w	r1, r3, #15
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	1e5a      	subs	r2, r3, #1
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	430a      	orrs	r2, r1
 80088d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80088d4:	e007      	b.n	80088e6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f022 020f 	bic.w	r2, r2, #15
 80088e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088ea:	f023 0303 	bic.w	r3, r3, #3
 80088ee:	f043 0201 	orr.w	r2, r3, #1
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80088f6:	e007      	b.n	8008908 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088fc:	f043 0210 	orr.w	r2, r3, #16
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008908:	7ffb      	ldrb	r3, [r7, #31]
}
 800890a:	4618      	mov	r0, r3
 800890c:	3724      	adds	r7, #36	@ 0x24
 800890e:	46bd      	mov	sp, r7
 8008910:	bd90      	pop	{r4, r7, pc}
 8008912:	bf00      	nop
 8008914:	20000004 	.word	0x20000004
 8008918:	053e2d63 	.word	0x053e2d63
 800891c:	50000100 	.word	0x50000100
 8008920:	50000300 	.word	0x50000300
 8008924:	fff04007 	.word	0xfff04007

08008928 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b086      	sub	sp, #24
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008930:	4859      	ldr	r0, [pc, #356]	@ (8008a98 <HAL_ADC_Start+0x170>)
 8008932:	f7ff fd5b 	bl	80083ec <LL_ADC_GetMultimode>
 8008936:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4618      	mov	r0, r3
 800893e:	f7ff fe35 	bl	80085ac <LL_ADC_REG_IsConversionOngoing>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	f040 809f 	bne.w	8008a88 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008950:	2b01      	cmp	r3, #1
 8008952:	d101      	bne.n	8008958 <HAL_ADC_Start+0x30>
 8008954:	2302      	movs	r3, #2
 8008956:	e09a      	b.n	8008a8e <HAL_ADC_Start+0x166>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 fe63 	bl	800962c <ADC_Enable>
 8008966:	4603      	mov	r3, r0
 8008968:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800896a:	7dfb      	ldrb	r3, [r7, #23]
 800896c:	2b00      	cmp	r3, #0
 800896e:	f040 8086 	bne.w	8008a7e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008976:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800897a:	f023 0301 	bic.w	r3, r3, #1
 800897e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a44      	ldr	r2, [pc, #272]	@ (8008a9c <HAL_ADC_Start+0x174>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d002      	beq.n	8008996 <HAL_ADC_Start+0x6e>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	e001      	b.n	800899a <HAL_ADC_Start+0x72>
 8008996:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	6812      	ldr	r2, [r2, #0]
 800899e:	4293      	cmp	r3, r2
 80089a0:	d002      	beq.n	80089a8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d105      	bne.n	80089b4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80089bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089c0:	d106      	bne.n	80089d0 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089c6:	f023 0206 	bic.w	r2, r3, #6
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80089ce:	e002      	b.n	80089d6 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	221c      	movs	r2, #28
 80089dc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a2c      	ldr	r2, [pc, #176]	@ (8008a9c <HAL_ADC_Start+0x174>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d002      	beq.n	80089f6 <HAL_ADC_Start+0xce>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	e001      	b.n	80089fa <HAL_ADC_Start+0xd2>
 80089f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	6812      	ldr	r2, [r2, #0]
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d008      	beq.n	8008a14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d005      	beq.n	8008a14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	2b05      	cmp	r3, #5
 8008a0c:	d002      	beq.n	8008a14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	2b09      	cmp	r3, #9
 8008a12:	d114      	bne.n	8008a3e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	68db      	ldr	r3, [r3, #12]
 8008a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d007      	beq.n	8008a32 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008a2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff fd90 	bl	800855c <LL_ADC_REG_StartConversion>
 8008a3c:	e026      	b.n	8008a8c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a42:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a13      	ldr	r2, [pc, #76]	@ (8008a9c <HAL_ADC_Start+0x174>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d002      	beq.n	8008a5a <HAL_ADC_Start+0x132>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	e001      	b.n	8008a5e <HAL_ADC_Start+0x136>
 8008a5a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008a5e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	68db      	ldr	r3, [r3, #12]
 8008a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00f      	beq.n	8008a8c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a70:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008a74:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008a7c:	e006      	b.n	8008a8c <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008a86:	e001      	b.n	8008a8c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008a88:	2302      	movs	r3, #2
 8008a8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3718      	adds	r7, #24
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	50000300 	.word	0x50000300
 8008a9c:	50000100 	.word	0x50000100

08008aa0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d101      	bne.n	8008ab6 <HAL_ADC_Stop+0x16>
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	e023      	b.n	8008afe <HAL_ADC_Stop+0x5e>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008abe:	2103      	movs	r1, #3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fcf7 	bl	80094b4 <ADC_ConversionStop>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008aca:	7bfb      	ldrb	r3, [r7, #15]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d111      	bne.n	8008af4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 fe31 	bl	8009738 <ADC_Disable>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8008ada:	7bfb      	ldrb	r3, [r7, #15]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d109      	bne.n	8008af4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ae4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008ae8:	f023 0301 	bic.w	r3, r3, #1
 8008aec:	f043 0201 	orr.w	r2, r3, #1
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
	...

08008b08 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b088      	sub	sp, #32
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008b12:	4867      	ldr	r0, [pc, #412]	@ (8008cb0 <HAL_ADC_PollForConversion+0x1a8>)
 8008b14:	f7ff fc6a 	bl	80083ec <LL_ADC_GetMultimode>
 8008b18:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	699b      	ldr	r3, [r3, #24]
 8008b1e:	2b08      	cmp	r3, #8
 8008b20:	d102      	bne.n	8008b28 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8008b22:	2308      	movs	r3, #8
 8008b24:	61fb      	str	r3, [r7, #28]
 8008b26:	e02a      	b.n	8008b7e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d005      	beq.n	8008b3a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b05      	cmp	r3, #5
 8008b32:	d002      	beq.n	8008b3a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	2b09      	cmp	r3, #9
 8008b38:	d111      	bne.n	8008b5e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	f003 0301 	and.w	r3, r3, #1
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d007      	beq.n	8008b58 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b4c:	f043 0220 	orr.w	r2, r3, #32
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	e0a6      	b.n	8008ca6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008b58:	2304      	movs	r3, #4
 8008b5a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008b5c:	e00f      	b.n	8008b7e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8008b5e:	4854      	ldr	r0, [pc, #336]	@ (8008cb0 <HAL_ADC_PollForConversion+0x1a8>)
 8008b60:	f7ff fc52 	bl	8008408 <LL_ADC_GetMultiDMATransfer>
 8008b64:	4603      	mov	r3, r0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d007      	beq.n	8008b7a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b6e:	f043 0220 	orr.w	r2, r3, #32
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e095      	b.n	8008ca6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008b7a:	2304      	movs	r3, #4
 8008b7c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8008b7e:	f7ff faa7 	bl	80080d0 <HAL_GetTick>
 8008b82:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008b84:	e021      	b.n	8008bca <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8c:	d01d      	beq.n	8008bca <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8008b8e:	f7ff fa9f 	bl	80080d0 <HAL_GetTick>
 8008b92:	4602      	mov	r2, r0
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	1ad3      	subs	r3, r2, r3
 8008b98:	683a      	ldr	r2, [r7, #0]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d302      	bcc.n	8008ba4 <HAL_ADC_PollForConversion+0x9c>
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d112      	bne.n	8008bca <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	69fb      	ldr	r3, [r7, #28]
 8008bac:	4013      	ands	r3, r2
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10b      	bne.n	8008bca <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bb6:	f043 0204 	orr.w	r2, r3, #4
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e06d      	b.n	8008ca6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d0d6      	beq.n	8008b86 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bdc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7ff fb71 	bl	80082d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d01c      	beq.n	8008c2e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	7f5b      	ldrb	r3, [r3, #29]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d118      	bne.n	8008c2e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 0308 	and.w	r3, r3, #8
 8008c06:	2b08      	cmp	r3, #8
 8008c08:	d111      	bne.n	8008c2e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d105      	bne.n	8008c2e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c26:	f043 0201 	orr.w	r2, r3, #1
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a20      	ldr	r2, [pc, #128]	@ (8008cb4 <HAL_ADC_PollForConversion+0x1ac>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d002      	beq.n	8008c3e <HAL_ADC_PollForConversion+0x136>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	e001      	b.n	8008c42 <HAL_ADC_PollForConversion+0x13a>
 8008c3e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	6812      	ldr	r2, [r2, #0]
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d008      	beq.n	8008c5c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d005      	beq.n	8008c5c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	2b05      	cmp	r3, #5
 8008c54:	d002      	beq.n	8008c5c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	2b09      	cmp	r3, #9
 8008c5a:	d104      	bne.n	8008c66 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	61bb      	str	r3, [r7, #24]
 8008c64:	e00d      	b.n	8008c82 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a12      	ldr	r2, [pc, #72]	@ (8008cb4 <HAL_ADC_PollForConversion+0x1ac>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d002      	beq.n	8008c76 <HAL_ADC_PollForConversion+0x16e>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	e001      	b.n	8008c7a <HAL_ADC_PollForConversion+0x172>
 8008c76:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008c7a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	2b08      	cmp	r3, #8
 8008c86:	d104      	bne.n	8008c92 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2208      	movs	r2, #8
 8008c8e:	601a      	str	r2, [r3, #0]
 8008c90:	e008      	b.n	8008ca4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d103      	bne.n	8008ca4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	220c      	movs	r2, #12
 8008ca2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008ca4:	2300      	movs	r3, #0
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3720      	adds	r7, #32
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	bf00      	nop
 8008cb0:	50000300 	.word	0x50000300
 8008cb4:	50000100 	.word	0x50000100

08008cb8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr
	...

08008cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b0b6      	sub	sp, #216	@ 0xd8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d101      	bne.n	8008cf6 <HAL_ADC_ConfigChannel+0x22>
 8008cf2:	2302      	movs	r3, #2
 8008cf4:	e3c8      	b.n	8009488 <HAL_ADC_ConfigChannel+0x7b4>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7ff fc52 	bl	80085ac <LL_ADC_REG_IsConversionOngoing>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f040 83ad 	bne.w	800946a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6818      	ldr	r0, [r3, #0]
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	6859      	ldr	r1, [r3, #4]
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	f7ff faea 	bl	80082f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7ff fc40 	bl	80085ac <LL_ADC_REG_IsConversionOngoing>
 8008d2c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7ff fc60 	bl	80085fa <LL_ADC_INJ_IsConversionOngoing>
 8008d3a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008d3e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f040 81d9 	bne.w	80090fa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008d48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f040 81d4 	bne.w	80090fa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d5a:	d10f      	bne.n	8008d7c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6818      	ldr	r0, [r3, #0]
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2200      	movs	r2, #0
 8008d66:	4619      	mov	r1, r3
 8008d68:	f7ff faf1 	bl	800834e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7ff fa98 	bl	80082aa <LL_ADC_SetSamplingTimeCommonConfig>
 8008d7a:	e00e      	b.n	8008d9a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6818      	ldr	r0, [r3, #0]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	6819      	ldr	r1, [r3, #0]
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	461a      	mov	r2, r3
 8008d8a:	f7ff fae0 	bl	800834e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	2100      	movs	r1, #0
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7ff fa88 	bl	80082aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	695a      	ldr	r2, [r3, #20]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	08db      	lsrs	r3, r3, #3
 8008da6:	f003 0303 	and.w	r3, r3, #3
 8008daa:	005b      	lsls	r3, r3, #1
 8008dac:	fa02 f303 	lsl.w	r3, r2, r3
 8008db0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	691b      	ldr	r3, [r3, #16]
 8008db8:	2b04      	cmp	r3, #4
 8008dba:	d022      	beq.n	8008e02 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6818      	ldr	r0, [r3, #0]
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	6919      	ldr	r1, [r3, #16]
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008dcc:	f7ff f9e2 	bl	8008194 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6818      	ldr	r0, [r3, #0]
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	6919      	ldr	r1, [r3, #16]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	699b      	ldr	r3, [r3, #24]
 8008ddc:	461a      	mov	r2, r3
 8008dde:	f7ff fa2e 	bl	800823e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6818      	ldr	r0, [r3, #0]
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d102      	bne.n	8008df8 <HAL_ADC_ConfigChannel+0x124>
 8008df2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008df6:	e000      	b.n	8008dfa <HAL_ADC_ConfigChannel+0x126>
 8008df8:	2300      	movs	r3, #0
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	f7ff fa3a 	bl	8008274 <LL_ADC_SetOffsetSaturation>
 8008e00:	e17b      	b.n	80090fa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2100      	movs	r1, #0
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7ff f9e7 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d10a      	bne.n	8008e2e <HAL_ADC_ConfigChannel+0x15a>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7ff f9dc 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008e24:	4603      	mov	r3, r0
 8008e26:	0e9b      	lsrs	r3, r3, #26
 8008e28:	f003 021f 	and.w	r2, r3, #31
 8008e2c:	e01e      	b.n	8008e6c <HAL_ADC_ConfigChannel+0x198>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2100      	movs	r1, #0
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7ff f9d1 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e44:	fa93 f3a3 	rbit	r3, r3
 8008e48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008e4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008e54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d101      	bne.n	8008e60 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8008e5c:	2320      	movs	r3, #32
 8008e5e:	e004      	b.n	8008e6a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8008e60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008e64:	fab3 f383 	clz	r3, r3
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d105      	bne.n	8008e84 <HAL_ADC_ConfigChannel+0x1b0>
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	0e9b      	lsrs	r3, r3, #26
 8008e7e:	f003 031f 	and.w	r3, r3, #31
 8008e82:	e018      	b.n	8008eb6 <HAL_ADC_ConfigChannel+0x1e2>
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008e90:	fa93 f3a3 	rbit	r3, r3
 8008e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008e98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008ea0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d101      	bne.n	8008eac <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8008ea8:	2320      	movs	r3, #32
 8008eaa:	e004      	b.n	8008eb6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8008eac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008eb0:	fab3 f383 	clz	r3, r3
 8008eb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d106      	bne.n	8008ec8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7ff f9a0 	bl	8008208 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	2101      	movs	r1, #1
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7ff f984 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10a      	bne.n	8008ef4 <HAL_ADC_ConfigChannel+0x220>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2101      	movs	r1, #1
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f7ff f979 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008eea:	4603      	mov	r3, r0
 8008eec:	0e9b      	lsrs	r3, r3, #26
 8008eee:	f003 021f 	and.w	r2, r3, #31
 8008ef2:	e01e      	b.n	8008f32 <HAL_ADC_ConfigChannel+0x25e>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2101      	movs	r1, #1
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7ff f96e 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008f00:	4603      	mov	r3, r0
 8008f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f0a:	fa93 f3a3 	rbit	r3, r3
 8008f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008f1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d101      	bne.n	8008f26 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8008f22:	2320      	movs	r3, #32
 8008f24:	e004      	b.n	8008f30 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8008f26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f2a:	fab3 f383 	clz	r3, r3
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d105      	bne.n	8008f4a <HAL_ADC_ConfigChannel+0x276>
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	0e9b      	lsrs	r3, r3, #26
 8008f44:	f003 031f 	and.w	r3, r3, #31
 8008f48:	e018      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x2a8>
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008f56:	fa93 f3a3 	rbit	r3, r3
 8008f5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008f66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8008f6e:	2320      	movs	r3, #32
 8008f70:	e004      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8008f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008f76:	fab3 f383 	clz	r3, r3
 8008f7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d106      	bne.n	8008f8e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	2200      	movs	r2, #0
 8008f86:	2101      	movs	r1, #1
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f7ff f93d 	bl	8008208 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	2102      	movs	r1, #2
 8008f94:	4618      	mov	r0, r3
 8008f96:	f7ff f921 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d10a      	bne.n	8008fba <HAL_ADC_ConfigChannel+0x2e6>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2102      	movs	r1, #2
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7ff f916 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	0e9b      	lsrs	r3, r3, #26
 8008fb4:	f003 021f 	and.w	r2, r3, #31
 8008fb8:	e01e      	b.n	8008ff8 <HAL_ADC_ConfigChannel+0x324>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2102      	movs	r1, #2
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7ff f90b 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008fd0:	fa93 f3a3 	rbit	r3, r3
 8008fd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008fdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008fe0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d101      	bne.n	8008fec <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8008fe8:	2320      	movs	r3, #32
 8008fea:	e004      	b.n	8008ff6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8008fec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ff0:	fab3 f383 	clz	r3, r3
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009000:	2b00      	cmp	r3, #0
 8009002:	d105      	bne.n	8009010 <HAL_ADC_ConfigChannel+0x33c>
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	0e9b      	lsrs	r3, r3, #26
 800900a:	f003 031f 	and.w	r3, r3, #31
 800900e:	e016      	b.n	800903e <HAL_ADC_ConfigChannel+0x36a>
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009018:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800901c:	fa93 f3a3 	rbit	r3, r3
 8009020:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009022:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009024:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009028:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8009030:	2320      	movs	r3, #32
 8009032:	e004      	b.n	800903e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8009034:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009038:	fab3 f383 	clz	r3, r3
 800903c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800903e:	429a      	cmp	r2, r3
 8009040:	d106      	bne.n	8009050 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2200      	movs	r2, #0
 8009048:	2102      	movs	r1, #2
 800904a:	4618      	mov	r0, r3
 800904c:	f7ff f8dc 	bl	8008208 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2103      	movs	r1, #3
 8009056:	4618      	mov	r0, r3
 8009058:	f7ff f8c0 	bl	80081dc <LL_ADC_GetOffsetChannel>
 800905c:	4603      	mov	r3, r0
 800905e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009062:	2b00      	cmp	r3, #0
 8009064:	d10a      	bne.n	800907c <HAL_ADC_ConfigChannel+0x3a8>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	2103      	movs	r1, #3
 800906c:	4618      	mov	r0, r3
 800906e:	f7ff f8b5 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8009072:	4603      	mov	r3, r0
 8009074:	0e9b      	lsrs	r3, r3, #26
 8009076:	f003 021f 	and.w	r2, r3, #31
 800907a:	e017      	b.n	80090ac <HAL_ADC_ConfigChannel+0x3d8>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2103      	movs	r1, #3
 8009082:	4618      	mov	r0, r3
 8009084:	f7ff f8aa 	bl	80081dc <LL_ADC_GetOffsetChannel>
 8009088:	4603      	mov	r3, r0
 800908a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800908c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800908e:	fa93 f3a3 	rbit	r3, r3
 8009092:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009094:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009096:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009098:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800909e:	2320      	movs	r3, #32
 80090a0:	e003      	b.n	80090aa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80090a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090a4:	fab3 f383 	clz	r3, r3
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d105      	bne.n	80090c4 <HAL_ADC_ConfigChannel+0x3f0>
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	0e9b      	lsrs	r3, r3, #26
 80090be:	f003 031f 	and.w	r3, r3, #31
 80090c2:	e011      	b.n	80090e8 <HAL_ADC_ConfigChannel+0x414>
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090cc:	fa93 f3a3 	rbit	r3, r3
 80090d0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80090d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80090d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d101      	bne.n	80090e0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80090dc:	2320      	movs	r3, #32
 80090de:	e003      	b.n	80090e8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80090e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090e2:	fab3 f383 	clz	r3, r3
 80090e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d106      	bne.n	80090fa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2200      	movs	r2, #0
 80090f2:	2103      	movs	r1, #3
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7ff f887 	bl	8008208 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	4618      	mov	r0, r3
 8009100:	f7ff fa06 	bl	8008510 <LL_ADC_IsEnabled>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	f040 8140 	bne.w	800938c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6818      	ldr	r0, [r3, #0]
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	6819      	ldr	r1, [r3, #0]
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	461a      	mov	r2, r3
 800911a:	f7ff f943 	bl	80083a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	4a8f      	ldr	r2, [pc, #572]	@ (8009360 <HAL_ADC_ConfigChannel+0x68c>)
 8009124:	4293      	cmp	r3, r2
 8009126:	f040 8131 	bne.w	800938c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009136:	2b00      	cmp	r3, #0
 8009138:	d10b      	bne.n	8009152 <HAL_ADC_ConfigChannel+0x47e>
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	0e9b      	lsrs	r3, r3, #26
 8009140:	3301      	adds	r3, #1
 8009142:	f003 031f 	and.w	r3, r3, #31
 8009146:	2b09      	cmp	r3, #9
 8009148:	bf94      	ite	ls
 800914a:	2301      	movls	r3, #1
 800914c:	2300      	movhi	r3, #0
 800914e:	b2db      	uxtb	r3, r3
 8009150:	e019      	b.n	8009186 <HAL_ADC_ConfigChannel+0x4b2>
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800915a:	fa93 f3a3 	rbit	r3, r3
 800915e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009162:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009166:	2b00      	cmp	r3, #0
 8009168:	d101      	bne.n	800916e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800916a:	2320      	movs	r3, #32
 800916c:	e003      	b.n	8009176 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800916e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009170:	fab3 f383 	clz	r3, r3
 8009174:	b2db      	uxtb	r3, r3
 8009176:	3301      	adds	r3, #1
 8009178:	f003 031f 	and.w	r3, r3, #31
 800917c:	2b09      	cmp	r3, #9
 800917e:	bf94      	ite	ls
 8009180:	2301      	movls	r3, #1
 8009182:	2300      	movhi	r3, #0
 8009184:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009186:	2b00      	cmp	r3, #0
 8009188:	d079      	beq.n	800927e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009192:	2b00      	cmp	r3, #0
 8009194:	d107      	bne.n	80091a6 <HAL_ADC_ConfigChannel+0x4d2>
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	0e9b      	lsrs	r3, r3, #26
 800919c:	3301      	adds	r3, #1
 800919e:	069b      	lsls	r3, r3, #26
 80091a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80091a4:	e015      	b.n	80091d2 <HAL_ADC_ConfigChannel+0x4fe>
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091ae:	fa93 f3a3 	rbit	r3, r3
 80091b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80091b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80091b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d101      	bne.n	80091c2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80091be:	2320      	movs	r3, #32
 80091c0:	e003      	b.n	80091ca <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80091c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091c4:	fab3 f383 	clz	r3, r3
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	3301      	adds	r3, #1
 80091cc:	069b      	lsls	r3, r3, #26
 80091ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d109      	bne.n	80091f2 <HAL_ADC_ConfigChannel+0x51e>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	0e9b      	lsrs	r3, r3, #26
 80091e4:	3301      	adds	r3, #1
 80091e6:	f003 031f 	and.w	r3, r3, #31
 80091ea:	2101      	movs	r1, #1
 80091ec:	fa01 f303 	lsl.w	r3, r1, r3
 80091f0:	e017      	b.n	8009222 <HAL_ADC_ConfigChannel+0x54e>
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091fa:	fa93 f3a3 	rbit	r3, r3
 80091fe:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009202:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009206:	2b00      	cmp	r3, #0
 8009208:	d101      	bne.n	800920e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800920a:	2320      	movs	r3, #32
 800920c:	e003      	b.n	8009216 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800920e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009210:	fab3 f383 	clz	r3, r3
 8009214:	b2db      	uxtb	r3, r3
 8009216:	3301      	adds	r3, #1
 8009218:	f003 031f 	and.w	r3, r3, #31
 800921c:	2101      	movs	r1, #1
 800921e:	fa01 f303 	lsl.w	r3, r1, r3
 8009222:	ea42 0103 	orr.w	r1, r2, r3
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800922e:	2b00      	cmp	r3, #0
 8009230:	d10a      	bne.n	8009248 <HAL_ADC_ConfigChannel+0x574>
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	0e9b      	lsrs	r3, r3, #26
 8009238:	3301      	adds	r3, #1
 800923a:	f003 021f 	and.w	r2, r3, #31
 800923e:	4613      	mov	r3, r2
 8009240:	005b      	lsls	r3, r3, #1
 8009242:	4413      	add	r3, r2
 8009244:	051b      	lsls	r3, r3, #20
 8009246:	e018      	b.n	800927a <HAL_ADC_ConfigChannel+0x5a6>
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800924e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009250:	fa93 f3a3 	rbit	r3, r3
 8009254:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009258:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800925a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800925c:	2b00      	cmp	r3, #0
 800925e:	d101      	bne.n	8009264 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009260:	2320      	movs	r3, #32
 8009262:	e003      	b.n	800926c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009266:	fab3 f383 	clz	r3, r3
 800926a:	b2db      	uxtb	r3, r3
 800926c:	3301      	adds	r3, #1
 800926e:	f003 021f 	and.w	r2, r3, #31
 8009272:	4613      	mov	r3, r2
 8009274:	005b      	lsls	r3, r3, #1
 8009276:	4413      	add	r3, r2
 8009278:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800927a:	430b      	orrs	r3, r1
 800927c:	e081      	b.n	8009382 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009286:	2b00      	cmp	r3, #0
 8009288:	d107      	bne.n	800929a <HAL_ADC_ConfigChannel+0x5c6>
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	0e9b      	lsrs	r3, r3, #26
 8009290:	3301      	adds	r3, #1
 8009292:	069b      	lsls	r3, r3, #26
 8009294:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009298:	e015      	b.n	80092c6 <HAL_ADC_ConfigChannel+0x5f2>
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a2:	fa93 f3a3 	rbit	r3, r3
 80092a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80092a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092aa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80092ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d101      	bne.n	80092b6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80092b2:	2320      	movs	r3, #32
 80092b4:	e003      	b.n	80092be <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80092b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b8:	fab3 f383 	clz	r3, r3
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	3301      	adds	r3, #1
 80092c0:	069b      	lsls	r3, r3, #26
 80092c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d109      	bne.n	80092e6 <HAL_ADC_ConfigChannel+0x612>
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	0e9b      	lsrs	r3, r3, #26
 80092d8:	3301      	adds	r3, #1
 80092da:	f003 031f 	and.w	r3, r3, #31
 80092de:	2101      	movs	r1, #1
 80092e0:	fa01 f303 	lsl.w	r3, r1, r3
 80092e4:	e017      	b.n	8009316 <HAL_ADC_ConfigChannel+0x642>
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092ec:	6a3b      	ldr	r3, [r7, #32]
 80092ee:	fa93 f3a3 	rbit	r3, r3
 80092f2:	61fb      	str	r3, [r7, #28]
  return result;
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80092f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d101      	bne.n	8009302 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80092fe:	2320      	movs	r3, #32
 8009300:	e003      	b.n	800930a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8009302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009304:	fab3 f383 	clz	r3, r3
 8009308:	b2db      	uxtb	r3, r3
 800930a:	3301      	adds	r3, #1
 800930c:	f003 031f 	and.w	r3, r3, #31
 8009310:	2101      	movs	r1, #1
 8009312:	fa01 f303 	lsl.w	r3, r1, r3
 8009316:	ea42 0103 	orr.w	r1, r2, r3
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009322:	2b00      	cmp	r3, #0
 8009324:	d10d      	bne.n	8009342 <HAL_ADC_ConfigChannel+0x66e>
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	0e9b      	lsrs	r3, r3, #26
 800932c:	3301      	adds	r3, #1
 800932e:	f003 021f 	and.w	r2, r3, #31
 8009332:	4613      	mov	r3, r2
 8009334:	005b      	lsls	r3, r3, #1
 8009336:	4413      	add	r3, r2
 8009338:	3b1e      	subs	r3, #30
 800933a:	051b      	lsls	r3, r3, #20
 800933c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009340:	e01e      	b.n	8009380 <HAL_ADC_ConfigChannel+0x6ac>
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	fa93 f3a3 	rbit	r3, r3
 800934e:	613b      	str	r3, [r7, #16]
  return result;
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d104      	bne.n	8009364 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800935a:	2320      	movs	r3, #32
 800935c:	e006      	b.n	800936c <HAL_ADC_ConfigChannel+0x698>
 800935e:	bf00      	nop
 8009360:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009364:	69bb      	ldr	r3, [r7, #24]
 8009366:	fab3 f383 	clz	r3, r3
 800936a:	b2db      	uxtb	r3, r3
 800936c:	3301      	adds	r3, #1
 800936e:	f003 021f 	and.w	r2, r3, #31
 8009372:	4613      	mov	r3, r2
 8009374:	005b      	lsls	r3, r3, #1
 8009376:	4413      	add	r3, r2
 8009378:	3b1e      	subs	r3, #30
 800937a:	051b      	lsls	r3, r3, #20
 800937c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009380:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009382:	683a      	ldr	r2, [r7, #0]
 8009384:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009386:	4619      	mov	r1, r3
 8009388:	f7fe ffe1 	bl	800834e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	4b3f      	ldr	r3, [pc, #252]	@ (8009490 <HAL_ADC_ConfigChannel+0x7bc>)
 8009392:	4013      	ands	r3, r2
 8009394:	2b00      	cmp	r3, #0
 8009396:	d071      	beq.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009398:	483e      	ldr	r0, [pc, #248]	@ (8009494 <HAL_ADC_ConfigChannel+0x7c0>)
 800939a:	f7fe feed 	bl	8008178 <LL_ADC_GetCommonPathInternalCh>
 800939e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a3c      	ldr	r2, [pc, #240]	@ (8009498 <HAL_ADC_ConfigChannel+0x7c4>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d004      	beq.n	80093b6 <HAL_ADC_ConfigChannel+0x6e2>
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a3a      	ldr	r2, [pc, #232]	@ (800949c <HAL_ADC_ConfigChannel+0x7c8>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d127      	bne.n	8009406 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80093b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80093ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d121      	bne.n	8009406 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093ca:	d157      	bne.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80093cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80093d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80093d4:	4619      	mov	r1, r3
 80093d6:	482f      	ldr	r0, [pc, #188]	@ (8009494 <HAL_ADC_ConfigChannel+0x7c0>)
 80093d8:	f7fe febb 	bl	8008152 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80093dc:	4b30      	ldr	r3, [pc, #192]	@ (80094a0 <HAL_ADC_ConfigChannel+0x7cc>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	099b      	lsrs	r3, r3, #6
 80093e2:	4a30      	ldr	r2, [pc, #192]	@ (80094a4 <HAL_ADC_ConfigChannel+0x7d0>)
 80093e4:	fba2 2303 	umull	r2, r3, r2, r3
 80093e8:	099b      	lsrs	r3, r3, #6
 80093ea:	1c5a      	adds	r2, r3, #1
 80093ec:	4613      	mov	r3, r2
 80093ee:	005b      	lsls	r3, r3, #1
 80093f0:	4413      	add	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80093f6:	e002      	b.n	80093fe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	3b01      	subs	r3, #1
 80093fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1f9      	bne.n	80093f8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009404:	e03a      	b.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a27      	ldr	r2, [pc, #156]	@ (80094a8 <HAL_ADC_ConfigChannel+0x7d4>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d113      	bne.n	8009438 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009410:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009418:	2b00      	cmp	r3, #0
 800941a:	d10d      	bne.n	8009438 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a22      	ldr	r2, [pc, #136]	@ (80094ac <HAL_ADC_ConfigChannel+0x7d8>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d02a      	beq.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009426:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800942a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800942e:	4619      	mov	r1, r3
 8009430:	4818      	ldr	r0, [pc, #96]	@ (8009494 <HAL_ADC_ConfigChannel+0x7c0>)
 8009432:	f7fe fe8e 	bl	8008152 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009436:	e021      	b.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a1c      	ldr	r2, [pc, #112]	@ (80094b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d11c      	bne.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009442:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800944a:	2b00      	cmp	r3, #0
 800944c:	d116      	bne.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a16      	ldr	r2, [pc, #88]	@ (80094ac <HAL_ADC_ConfigChannel+0x7d8>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d011      	beq.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009458:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800945c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009460:	4619      	mov	r1, r3
 8009462:	480c      	ldr	r0, [pc, #48]	@ (8009494 <HAL_ADC_ConfigChannel+0x7c0>)
 8009464:	f7fe fe75 	bl	8008152 <LL_ADC_SetCommonPathInternalCh>
 8009468:	e008      	b.n	800947c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800946e:	f043 0220 	orr.w	r2, r3, #32
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009484:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8009488:	4618      	mov	r0, r3
 800948a:	37d8      	adds	r7, #216	@ 0xd8
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}
 8009490:	80080000 	.word	0x80080000
 8009494:	50000300 	.word	0x50000300
 8009498:	c3210000 	.word	0xc3210000
 800949c:	90c00010 	.word	0x90c00010
 80094a0:	20000004 	.word	0x20000004
 80094a4:	053e2d63 	.word	0x053e2d63
 80094a8:	c7520000 	.word	0xc7520000
 80094ac:	50000100 	.word	0x50000100
 80094b0:	cb840000 	.word	0xcb840000

080094b4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b088      	sub	sp, #32
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80094be:	2300      	movs	r3, #0
 80094c0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7ff f86e 	bl	80085ac <LL_ADC_REG_IsConversionOngoing>
 80094d0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7ff f88f 	bl	80085fa <LL_ADC_INJ_IsConversionOngoing>
 80094dc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d103      	bne.n	80094ec <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 8098 	beq.w	800961c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	68db      	ldr	r3, [r3, #12]
 80094f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d02a      	beq.n	8009550 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	7f5b      	ldrb	r3, [r3, #29]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d126      	bne.n	8009550 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	7f1b      	ldrb	r3, [r3, #28]
 8009506:	2b01      	cmp	r3, #1
 8009508:	d122      	bne.n	8009550 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800950a:	2301      	movs	r3, #1
 800950c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800950e:	e014      	b.n	800953a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009510:	69fb      	ldr	r3, [r7, #28]
 8009512:	4a45      	ldr	r2, [pc, #276]	@ (8009628 <ADC_ConversionStop+0x174>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d90d      	bls.n	8009534 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800951c:	f043 0210 	orr.w	r2, r3, #16
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009528:	f043 0201 	orr.w	r2, r3, #1
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	e074      	b.n	800961e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	3301      	adds	r3, #1
 8009538:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009544:	2b40      	cmp	r3, #64	@ 0x40
 8009546:	d1e3      	bne.n	8009510 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	2240      	movs	r2, #64	@ 0x40
 800954e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009550:	69bb      	ldr	r3, [r7, #24]
 8009552:	2b02      	cmp	r3, #2
 8009554:	d014      	beq.n	8009580 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4618      	mov	r0, r3
 800955c:	f7ff f826 	bl	80085ac <LL_ADC_REG_IsConversionOngoing>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d00c      	beq.n	8009580 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4618      	mov	r0, r3
 800956c:	f7fe ffe3 	bl	8008536 <LL_ADC_IsDisableOngoing>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d104      	bne.n	8009580 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4618      	mov	r0, r3
 800957c:	f7ff f802 	bl	8008584 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009580:	69bb      	ldr	r3, [r7, #24]
 8009582:	2b01      	cmp	r3, #1
 8009584:	d014      	beq.n	80095b0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4618      	mov	r0, r3
 800958c:	f7ff f835 	bl	80085fa <LL_ADC_INJ_IsConversionOngoing>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00c      	beq.n	80095b0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4618      	mov	r0, r3
 800959c:	f7fe ffcb 	bl	8008536 <LL_ADC_IsDisableOngoing>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d104      	bne.n	80095b0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7ff f811 	bl	80085d2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d005      	beq.n	80095c2 <ADC_ConversionStop+0x10e>
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	2b03      	cmp	r3, #3
 80095ba:	d105      	bne.n	80095c8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80095bc:	230c      	movs	r3, #12
 80095be:	617b      	str	r3, [r7, #20]
        break;
 80095c0:	e005      	b.n	80095ce <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80095c2:	2308      	movs	r3, #8
 80095c4:	617b      	str	r3, [r7, #20]
        break;
 80095c6:	e002      	b.n	80095ce <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80095c8:	2304      	movs	r3, #4
 80095ca:	617b      	str	r3, [r7, #20]
        break;
 80095cc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80095ce:	f7fe fd7f 	bl	80080d0 <HAL_GetTick>
 80095d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80095d4:	e01b      	b.n	800960e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80095d6:	f7fe fd7b 	bl	80080d0 <HAL_GetTick>
 80095da:	4602      	mov	r2, r0
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	2b05      	cmp	r3, #5
 80095e2:	d914      	bls.n	800960e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	689a      	ldr	r2, [r3, #8]
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	4013      	ands	r3, r2
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d00d      	beq.n	800960e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095f6:	f043 0210 	orr.w	r2, r3, #16
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009602:	f043 0201 	orr.w	r2, r3, #1
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800960a:	2301      	movs	r3, #1
 800960c:	e007      	b.n	800961e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	689a      	ldr	r2, [r3, #8]
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	4013      	ands	r3, r2
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1dc      	bne.n	80095d6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	3720      	adds	r7, #32
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	a33fffff 	.word	0xa33fffff

0800962c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b084      	sub	sp, #16
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009634:	2300      	movs	r3, #0
 8009636:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4618      	mov	r0, r3
 800963e:	f7fe ff67 	bl	8008510 <LL_ADC_IsEnabled>
 8009642:	4603      	mov	r3, r0
 8009644:	2b00      	cmp	r3, #0
 8009646:	d169      	bne.n	800971c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	689a      	ldr	r2, [r3, #8]
 800964e:	4b36      	ldr	r3, [pc, #216]	@ (8009728 <ADC_Enable+0xfc>)
 8009650:	4013      	ands	r3, r2
 8009652:	2b00      	cmp	r3, #0
 8009654:	d00d      	beq.n	8009672 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800965a:	f043 0210 	orr.w	r2, r3, #16
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009666:	f043 0201 	orr.w	r2, r3, #1
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e055      	b.n	800971e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4618      	mov	r0, r3
 8009678:	f7fe ff22 	bl	80084c0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800967c:	482b      	ldr	r0, [pc, #172]	@ (800972c <ADC_Enable+0x100>)
 800967e:	f7fe fd7b 	bl	8008178 <LL_ADC_GetCommonPathInternalCh>
 8009682:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009684:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009688:	2b00      	cmp	r3, #0
 800968a:	d013      	beq.n	80096b4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800968c:	4b28      	ldr	r3, [pc, #160]	@ (8009730 <ADC_Enable+0x104>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	099b      	lsrs	r3, r3, #6
 8009692:	4a28      	ldr	r2, [pc, #160]	@ (8009734 <ADC_Enable+0x108>)
 8009694:	fba2 2303 	umull	r2, r3, r2, r3
 8009698:	099b      	lsrs	r3, r3, #6
 800969a:	1c5a      	adds	r2, r3, #1
 800969c:	4613      	mov	r3, r2
 800969e:	005b      	lsls	r3, r3, #1
 80096a0:	4413      	add	r3, r2
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80096a6:	e002      	b.n	80096ae <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	3b01      	subs	r3, #1
 80096ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d1f9      	bne.n	80096a8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80096b4:	f7fe fd0c 	bl	80080d0 <HAL_GetTick>
 80096b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80096ba:	e028      	b.n	800970e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7fe ff25 	bl	8008510 <LL_ADC_IsEnabled>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d104      	bne.n	80096d6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7fe fef5 	bl	80084c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80096d6:	f7fe fcfb 	bl	80080d0 <HAL_GetTick>
 80096da:	4602      	mov	r2, r0
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	1ad3      	subs	r3, r2, r3
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d914      	bls.n	800970e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f003 0301 	and.w	r3, r3, #1
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d00d      	beq.n	800970e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096f6:	f043 0210 	orr.w	r2, r3, #16
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009702:	f043 0201 	orr.w	r2, r3, #1
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e007      	b.n	800971e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b01      	cmp	r3, #1
 800971a:	d1cf      	bne.n	80096bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	8000003f 	.word	0x8000003f
 800972c:	50000300 	.word	0x50000300
 8009730:	20000004 	.word	0x20000004
 8009734:	053e2d63 	.word	0x053e2d63

08009738 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4618      	mov	r0, r3
 8009746:	f7fe fef6 	bl	8008536 <LL_ADC_IsDisableOngoing>
 800974a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4618      	mov	r0, r3
 8009752:	f7fe fedd 	bl	8008510 <LL_ADC_IsEnabled>
 8009756:	4603      	mov	r3, r0
 8009758:	2b00      	cmp	r3, #0
 800975a:	d047      	beq.n	80097ec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d144      	bne.n	80097ec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	f003 030d 	and.w	r3, r3, #13
 800976c:	2b01      	cmp	r3, #1
 800976e:	d10c      	bne.n	800978a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4618      	mov	r0, r3
 8009776:	f7fe feb7 	bl	80084e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2203      	movs	r2, #3
 8009780:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009782:	f7fe fca5 	bl	80080d0 <HAL_GetTick>
 8009786:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009788:	e029      	b.n	80097de <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800978e:	f043 0210 	orr.w	r2, r3, #16
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800979a:	f043 0201 	orr.w	r2, r3, #1
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80097a2:	2301      	movs	r3, #1
 80097a4:	e023      	b.n	80097ee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80097a6:	f7fe fc93 	bl	80080d0 <HAL_GetTick>
 80097aa:	4602      	mov	r2, r0
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d914      	bls.n	80097de <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	f003 0301 	and.w	r3, r3, #1
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d00d      	beq.n	80097de <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097c6:	f043 0210 	orr.w	r2, r3, #16
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097d2:	f043 0201 	orr.w	r2, r3, #1
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e007      	b.n	80097ee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d1dc      	bne.n	80097a6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3710      	adds	r7, #16
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}

080097f6 <LL_ADC_IsEnabled>:
{
 80097f6:	b480      	push	{r7}
 80097f8:	b083      	sub	sp, #12
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	2b01      	cmp	r3, #1
 8009808:	d101      	bne.n	800980e <LL_ADC_IsEnabled+0x18>
 800980a:	2301      	movs	r3, #1
 800980c:	e000      	b.n	8009810 <LL_ADC_IsEnabled+0x1a>
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	370c      	adds	r7, #12
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr

0800981c <LL_ADC_REG_IsConversionOngoing>:
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	f003 0304 	and.w	r3, r3, #4
 800982c:	2b04      	cmp	r3, #4
 800982e:	d101      	bne.n	8009834 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009830:	2301      	movs	r3, #1
 8009832:	e000      	b.n	8009836 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009834:	2300      	movs	r3, #0
}
 8009836:	4618      	mov	r0, r3
 8009838:	370c      	adds	r7, #12
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr
	...

08009844 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009844:	b590      	push	{r4, r7, lr}
 8009846:	b0a1      	sub	sp, #132	@ 0x84
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800985a:	2b01      	cmp	r3, #1
 800985c:	d101      	bne.n	8009862 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800985e:	2302      	movs	r3, #2
 8009860:	e08b      	b.n	800997a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2201      	movs	r2, #1
 8009866:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800986a:	2300      	movs	r3, #0
 800986c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800986e:	2300      	movs	r3, #0
 8009870:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800987a:	d102      	bne.n	8009882 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800987c:	4b41      	ldr	r3, [pc, #260]	@ (8009984 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800987e:	60bb      	str	r3, [r7, #8]
 8009880:	e001      	b.n	8009886 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009882:	2300      	movs	r3, #0
 8009884:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d10b      	bne.n	80098a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009890:	f043 0220 	orr.w	r2, r3, #32
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e06a      	b.n	800997a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7ff ffb8 	bl	800981c <LL_ADC_REG_IsConversionOngoing>
 80098ac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7ff ffb2 	bl	800981c <LL_ADC_REG_IsConversionOngoing>
 80098b8:	4603      	mov	r3, r0
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d14c      	bne.n	8009958 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80098be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d149      	bne.n	8009958 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80098c4:	4b30      	ldr	r3, [pc, #192]	@ (8009988 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80098c6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d028      	beq.n	8009922 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80098d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	6859      	ldr	r1, [r3, #4]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80098e2:	035b      	lsls	r3, r3, #13
 80098e4:	430b      	orrs	r3, r1
 80098e6:	431a      	orrs	r2, r3
 80098e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80098ec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80098f0:	f7ff ff81 	bl	80097f6 <LL_ADC_IsEnabled>
 80098f4:	4604      	mov	r4, r0
 80098f6:	4823      	ldr	r0, [pc, #140]	@ (8009984 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80098f8:	f7ff ff7d 	bl	80097f6 <LL_ADC_IsEnabled>
 80098fc:	4603      	mov	r3, r0
 80098fe:	4323      	orrs	r3, r4
 8009900:	2b00      	cmp	r3, #0
 8009902:	d133      	bne.n	800996c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009904:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009906:	689b      	ldr	r3, [r3, #8]
 8009908:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800990c:	f023 030f 	bic.w	r3, r3, #15
 8009910:	683a      	ldr	r2, [r7, #0]
 8009912:	6811      	ldr	r1, [r2, #0]
 8009914:	683a      	ldr	r2, [r7, #0]
 8009916:	6892      	ldr	r2, [r2, #8]
 8009918:	430a      	orrs	r2, r1
 800991a:	431a      	orrs	r2, r3
 800991c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800991e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009920:	e024      	b.n	800996c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800992a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800992c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800992e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009932:	f7ff ff60 	bl	80097f6 <LL_ADC_IsEnabled>
 8009936:	4604      	mov	r4, r0
 8009938:	4812      	ldr	r0, [pc, #72]	@ (8009984 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800993a:	f7ff ff5c 	bl	80097f6 <LL_ADC_IsEnabled>
 800993e:	4603      	mov	r3, r0
 8009940:	4323      	orrs	r3, r4
 8009942:	2b00      	cmp	r3, #0
 8009944:	d112      	bne.n	800996c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009946:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800994e:	f023 030f 	bic.w	r3, r3, #15
 8009952:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009954:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009956:	e009      	b.n	800996c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800995c:	f043 0220 	orr.w	r2, r3, #32
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800996a:	e000      	b.n	800996e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800996c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2200      	movs	r2, #0
 8009972:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009976:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800997a:	4618      	mov	r0, r3
 800997c:	3784      	adds	r7, #132	@ 0x84
 800997e:	46bd      	mov	sp, r7
 8009980:	bd90      	pop	{r4, r7, pc}
 8009982:	bf00      	nop
 8009984:	50000100 	.word	0x50000100
 8009988:	50000300 	.word	0x50000300

0800998c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f003 0307 	and.w	r3, r3, #7
 800999a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800999c:	4b0c      	ldr	r3, [pc, #48]	@ (80099d0 <__NVIC_SetPriorityGrouping+0x44>)
 800999e:	68db      	ldr	r3, [r3, #12]
 80099a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80099a2:	68ba      	ldr	r2, [r7, #8]
 80099a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80099a8:	4013      	ands	r3, r2
 80099aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80099b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80099b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80099be:	4a04      	ldr	r2, [pc, #16]	@ (80099d0 <__NVIC_SetPriorityGrouping+0x44>)
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	60d3      	str	r3, [r2, #12]
}
 80099c4:	bf00      	nop
 80099c6:	3714      	adds	r7, #20
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr
 80099d0:	e000ed00 	.word	0xe000ed00

080099d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80099d8:	4b04      	ldr	r3, [pc, #16]	@ (80099ec <__NVIC_GetPriorityGrouping+0x18>)
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	0a1b      	lsrs	r3, r3, #8
 80099de:	f003 0307 	and.w	r3, r3, #7
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr
 80099ec:	e000ed00 	.word	0xe000ed00

080099f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	4603      	mov	r3, r0
 80099f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80099fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	db0b      	blt.n	8009a1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	f003 021f 	and.w	r2, r3, #31
 8009a08:	4907      	ldr	r1, [pc, #28]	@ (8009a28 <__NVIC_EnableIRQ+0x38>)
 8009a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a0e:	095b      	lsrs	r3, r3, #5
 8009a10:	2001      	movs	r0, #1
 8009a12:	fa00 f202 	lsl.w	r2, r0, r2
 8009a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009a1a:	bf00      	nop
 8009a1c:	370c      	adds	r7, #12
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr
 8009a26:	bf00      	nop
 8009a28:	e000e100 	.word	0xe000e100

08009a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	4603      	mov	r3, r0
 8009a34:	6039      	str	r1, [r7, #0]
 8009a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	db0a      	blt.n	8009a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	490c      	ldr	r1, [pc, #48]	@ (8009a78 <__NVIC_SetPriority+0x4c>)
 8009a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a4a:	0112      	lsls	r2, r2, #4
 8009a4c:	b2d2      	uxtb	r2, r2
 8009a4e:	440b      	add	r3, r1
 8009a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009a54:	e00a      	b.n	8009a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	b2da      	uxtb	r2, r3
 8009a5a:	4908      	ldr	r1, [pc, #32]	@ (8009a7c <__NVIC_SetPriority+0x50>)
 8009a5c:	79fb      	ldrb	r3, [r7, #7]
 8009a5e:	f003 030f 	and.w	r3, r3, #15
 8009a62:	3b04      	subs	r3, #4
 8009a64:	0112      	lsls	r2, r2, #4
 8009a66:	b2d2      	uxtb	r2, r2
 8009a68:	440b      	add	r3, r1
 8009a6a:	761a      	strb	r2, [r3, #24]
}
 8009a6c:	bf00      	nop
 8009a6e:	370c      	adds	r7, #12
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	e000e100 	.word	0xe000e100
 8009a7c:	e000ed00 	.word	0xe000ed00

08009a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b089      	sub	sp, #36	@ 0x24
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f003 0307 	and.w	r3, r3, #7
 8009a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	f1c3 0307 	rsb	r3, r3, #7
 8009a9a:	2b04      	cmp	r3, #4
 8009a9c:	bf28      	it	cs
 8009a9e:	2304      	movcs	r3, #4
 8009aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009aa2:	69fb      	ldr	r3, [r7, #28]
 8009aa4:	3304      	adds	r3, #4
 8009aa6:	2b06      	cmp	r3, #6
 8009aa8:	d902      	bls.n	8009ab0 <NVIC_EncodePriority+0x30>
 8009aaa:	69fb      	ldr	r3, [r7, #28]
 8009aac:	3b03      	subs	r3, #3
 8009aae:	e000      	b.n	8009ab2 <NVIC_EncodePriority+0x32>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	fa02 f303 	lsl.w	r3, r2, r3
 8009abe:	43da      	mvns	r2, r3
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	401a      	ands	r2, r3
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	fa01 f303 	lsl.w	r3, r1, r3
 8009ad2:	43d9      	mvns	r1, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009ad8:	4313      	orrs	r3, r2
         );
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3724      	adds	r7, #36	@ 0x24
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae4:	4770      	bx	lr
	...

08009ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	3b01      	subs	r3, #1
 8009af4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009af8:	d301      	bcc.n	8009afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009afa:	2301      	movs	r3, #1
 8009afc:	e00f      	b.n	8009b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009afe:	4a0a      	ldr	r2, [pc, #40]	@ (8009b28 <SysTick_Config+0x40>)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	3b01      	subs	r3, #1
 8009b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009b06:	210f      	movs	r1, #15
 8009b08:	f04f 30ff 	mov.w	r0, #4294967295
 8009b0c:	f7ff ff8e 	bl	8009a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009b10:	4b05      	ldr	r3, [pc, #20]	@ (8009b28 <SysTick_Config+0x40>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009b16:	4b04      	ldr	r3, [pc, #16]	@ (8009b28 <SysTick_Config+0x40>)
 8009b18:	2207      	movs	r2, #7
 8009b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3708      	adds	r7, #8
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	e000e010 	.word	0xe000e010

08009b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f7ff ff29 	bl	800998c <__NVIC_SetPriorityGrouping>
}
 8009b3a:	bf00      	nop
 8009b3c:	3708      	adds	r7, #8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}

08009b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009b42:	b580      	push	{r7, lr}
 8009b44:	b086      	sub	sp, #24
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	4603      	mov	r3, r0
 8009b4a:	60b9      	str	r1, [r7, #8]
 8009b4c:	607a      	str	r2, [r7, #4]
 8009b4e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009b50:	f7ff ff40 	bl	80099d4 <__NVIC_GetPriorityGrouping>
 8009b54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	68b9      	ldr	r1, [r7, #8]
 8009b5a:	6978      	ldr	r0, [r7, #20]
 8009b5c:	f7ff ff90 	bl	8009a80 <NVIC_EncodePriority>
 8009b60:	4602      	mov	r2, r0
 8009b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b66:	4611      	mov	r1, r2
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7ff ff5f 	bl	8009a2c <__NVIC_SetPriority>
}
 8009b6e:	bf00      	nop
 8009b70:	3718      	adds	r7, #24
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b082      	sub	sp, #8
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b84:	4618      	mov	r0, r3
 8009b86:	f7ff ff33 	bl	80099f0 <__NVIC_EnableIRQ>
}
 8009b8a:	bf00      	nop
 8009b8c:	3708      	adds	r7, #8
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}

08009b92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009b92:	b580      	push	{r7, lr}
 8009b94:	b082      	sub	sp, #8
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7ff ffa4 	bl	8009ae8 <SysTick_Config>
 8009ba0:	4603      	mov	r3, r0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3708      	adds	r7, #8
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b082      	sub	sp, #8
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d101      	bne.n	8009bbc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e014      	b.n	8009be6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	791b      	ldrb	r3, [r3, #4]
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d105      	bne.n	8009bd2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f7fa fdc9 	bl	8004764 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2202      	movs	r2, #2
 8009bd6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2201      	movs	r2, #1
 8009be2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009be4:	2300      	movs	r3, #0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
	...

08009bf0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d101      	bne.n	8009c04 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	e056      	b.n	8009cb2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	795b      	ldrb	r3, [r3, #5]
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d101      	bne.n	8009c10 <HAL_DAC_Start+0x20>
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	e050      	b.n	8009cb2 <HAL_DAC_Start+0xc2>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2201      	movs	r2, #1
 8009c14:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2202      	movs	r2, #2
 8009c1a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	6819      	ldr	r1, [r3, #0]
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	f003 0310 	and.w	r3, r3, #16
 8009c28:	2201      	movs	r2, #1
 8009c2a:	409a      	lsls	r2, r3
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	430a      	orrs	r2, r1
 8009c32:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009c34:	4b22      	ldr	r3, [pc, #136]	@ (8009cc0 <HAL_DAC_Start+0xd0>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	099b      	lsrs	r3, r3, #6
 8009c3a:	4a22      	ldr	r2, [pc, #136]	@ (8009cc4 <HAL_DAC_Start+0xd4>)
 8009c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8009c40:	099b      	lsrs	r3, r3, #6
 8009c42:	3301      	adds	r3, #1
 8009c44:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009c46:	e002      	b.n	8009c4e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1f9      	bne.n	8009c48 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10f      	bne.n	8009c7a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009c64:	2b02      	cmp	r3, #2
 8009c66:	d11d      	bne.n	8009ca4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	685a      	ldr	r2, [r3, #4]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f042 0201 	orr.w	r2, r2, #1
 8009c76:	605a      	str	r2, [r3, #4]
 8009c78:	e014      	b.n	8009ca4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	f003 0310 	and.w	r3, r3, #16
 8009c8a:	2102      	movs	r1, #2
 8009c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d107      	bne.n	8009ca4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	685a      	ldr	r2, [r3, #4]
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f042 0202 	orr.w	r2, r2, #2
 8009ca2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	20000004 	.word	0x20000004
 8009cc4:	053e2d63 	.word	0x053e2d63

08009cc8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d101      	bne.n	8009ce4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e018      	b.n	8009d16 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d105      	bne.n	8009d02 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009cf6:	697a      	ldr	r2, [r7, #20]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	3308      	adds	r3, #8
 8009cfe:	617b      	str	r3, [r7, #20]
 8009d00:	e004      	b.n	8009d0c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009d02:	697a      	ldr	r2, [r7, #20]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4413      	add	r3, r2
 8009d08:	3314      	adds	r3, #20
 8009d0a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	371c      	adds	r7, #28
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
	...

08009d24 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b08a      	sub	sp, #40	@ 0x28
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d30:	2300      	movs	r3, #0
 8009d32:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d002      	beq.n	8009d40 <HAL_DAC_ConfigChannel+0x1c>
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d101      	bne.n	8009d44 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8009d40:	2301      	movs	r3, #1
 8009d42:	e1a1      	b.n	800a088 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	795b      	ldrb	r3, [r3, #5]
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d101      	bne.n	8009d56 <HAL_DAC_ConfigChannel+0x32>
 8009d52:	2302      	movs	r3, #2
 8009d54:	e198      	b.n	800a088 <HAL_DAC_ConfigChannel+0x364>
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2201      	movs	r2, #1
 8009d5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2202      	movs	r2, #2
 8009d60:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	2b04      	cmp	r3, #4
 8009d68:	d17a      	bne.n	8009e60 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8009d6a:	f7fe f9b1 	bl	80080d0 <HAL_GetTick>
 8009d6e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d13d      	bne.n	8009df2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009d76:	e018      	b.n	8009daa <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009d78:	f7fe f9aa 	bl	80080d0 <HAL_GetTick>
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	1ad3      	subs	r3, r2, r3
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d911      	bls.n	8009daa <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00a      	beq.n	8009daa <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	691b      	ldr	r3, [r3, #16]
 8009d98:	f043 0208 	orr.w	r2, r3, #8
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2203      	movs	r2, #3
 8009da4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009da6:	2303      	movs	r3, #3
 8009da8:	e16e      	b.n	800a088 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009db0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1df      	bne.n	8009d78 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68ba      	ldr	r2, [r7, #8]
 8009dbe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009dc0:	641a      	str	r2, [r3, #64]	@ 0x40
 8009dc2:	e020      	b.n	8009e06 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009dc4:	f7fe f984 	bl	80080d0 <HAL_GetTick>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	1ad3      	subs	r3, r2, r3
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d90f      	bls.n	8009df2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	da0a      	bge.n	8009df2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	691b      	ldr	r3, [r3, #16]
 8009de0:	f043 0208 	orr.w	r2, r3, #8
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2203      	movs	r2, #3
 8009dec:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009dee:	2303      	movs	r3, #3
 8009df0:	e14a      	b.n	800a088 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	dbe3      	blt.n	8009dc4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68ba      	ldr	r2, [r7, #8]
 8009e02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009e04:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f003 0310 	and.w	r3, r3, #16
 8009e12:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8009e16:	fa01 f303 	lsl.w	r3, r1, r3
 8009e1a:	43db      	mvns	r3, r3
 8009e1c:	ea02 0103 	and.w	r1, r2, r3
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f003 0310 	and.w	r3, r3, #16
 8009e2a:	409a      	lsls	r2, r3
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	430a      	orrs	r2, r1
 8009e32:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f003 0310 	and.w	r3, r3, #16
 8009e40:	21ff      	movs	r1, #255	@ 0xff
 8009e42:	fa01 f303 	lsl.w	r3, r1, r3
 8009e46:	43db      	mvns	r3, r3
 8009e48:	ea02 0103 	and.w	r1, r2, r3
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f003 0310 	and.w	r3, r3, #16
 8009e56:	409a      	lsls	r2, r3
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	430a      	orrs	r2, r1
 8009e5e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	69db      	ldr	r3, [r3, #28]
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d11d      	bne.n	8009ea4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f003 0310 	and.w	r3, r3, #16
 8009e76:	221f      	movs	r2, #31
 8009e78:	fa02 f303 	lsl.w	r3, r2, r3
 8009e7c:	43db      	mvns	r3, r3
 8009e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e80:	4013      	ands	r3, r2
 8009e82:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	6a1b      	ldr	r3, [r3, #32]
 8009e88:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f003 0310 	and.w	r3, r3, #16
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	fa02 f303 	lsl.w	r3, r2, r3
 8009e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ea2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f003 0310 	and.w	r3, r3, #16
 8009eb2:	2207      	movs	r2, #7
 8009eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8009eb8:	43db      	mvns	r3, r3
 8009eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ebc:	4013      	ands	r3, r2
 8009ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	699b      	ldr	r3, [r3, #24]
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d102      	bne.n	8009ece <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	623b      	str	r3, [r7, #32]
 8009ecc:	e00f      	b.n	8009eee <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	699b      	ldr	r3, [r3, #24]
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d102      	bne.n	8009edc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	623b      	str	r3, [r7, #32]
 8009eda:	e008      	b.n	8009eee <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	695b      	ldr	r3, [r3, #20]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d102      	bne.n	8009eea <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	623b      	str	r3, [r7, #32]
 8009ee8:	e001      	b.n	8009eee <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009eea:	2300      	movs	r3, #0
 8009eec:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	689a      	ldr	r2, [r3, #8]
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	695b      	ldr	r3, [r3, #20]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	6a3a      	ldr	r2, [r7, #32]
 8009efa:	4313      	orrs	r3, r2
 8009efc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f003 0310 	and.w	r3, r3, #16
 8009f04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f08:	fa02 f303 	lsl.w	r3, r2, r3
 8009f0c:	43db      	mvns	r3, r3
 8009f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f10:	4013      	ands	r3, r2
 8009f12:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	791b      	ldrb	r3, [r3, #4]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d102      	bne.n	8009f22 <HAL_DAC_ConfigChannel+0x1fe>
 8009f1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f20:	e000      	b.n	8009f24 <HAL_DAC_ConfigChannel+0x200>
 8009f22:	2300      	movs	r3, #0
 8009f24:	697a      	ldr	r2, [r7, #20]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f003 0310 	and.w	r3, r3, #16
 8009f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f34:	fa02 f303 	lsl.w	r3, r2, r3
 8009f38:	43db      	mvns	r3, r3
 8009f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f3c:	4013      	ands	r3, r2
 8009f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	795b      	ldrb	r3, [r3, #5]
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d102      	bne.n	8009f4e <HAL_DAC_ConfigChannel+0x22a>
 8009f48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f4c:	e000      	b.n	8009f50 <HAL_DAC_ConfigChannel+0x22c>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	697a      	ldr	r2, [r7, #20]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f58:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8009f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d114      	bne.n	8009f90 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009f66:	f003 ff2f 	bl	800ddc8 <HAL_RCC_GetHCLKFreq>
 8009f6a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	4a48      	ldr	r2, [pc, #288]	@ (800a090 <HAL_DAC_ConfigChannel+0x36c>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d904      	bls.n	8009f7e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8009f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f7c:	e00f      	b.n	8009f9e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	4a44      	ldr	r2, [pc, #272]	@ (800a094 <HAL_DAC_ConfigChannel+0x370>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d90a      	bls.n	8009f9c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f8e:	e006      	b.n	8009f9e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f96:	4313      	orrs	r3, r2
 8009f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f9a:	e000      	b.n	8009f9e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8009f9c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f003 0310 	and.w	r3, r3, #16
 8009fa4:	697a      	ldr	r2, [r7, #20]
 8009fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8009faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fac:	4313      	orrs	r3, r2
 8009fae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	6819      	ldr	r1, [r3, #0]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f003 0310 	and.w	r3, r3, #16
 8009fc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8009fcc:	43da      	mvns	r2, r3
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	400a      	ands	r2, r1
 8009fd4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f003 0310 	and.w	r3, r3, #16
 8009fe4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8009fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8009fec:	43db      	mvns	r3, r3
 8009fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	68db      	ldr	r3, [r3, #12]
 8009ff8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f003 0310 	and.w	r3, r3, #16
 800a000:	697a      	ldr	r2, [r7, #20]
 800a002:	fa02 f303 	lsl.w	r3, r2, r3
 800a006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a008:	4313      	orrs	r3, r2
 800a00a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a012:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	6819      	ldr	r1, [r3, #0]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f003 0310 	and.w	r3, r3, #16
 800a020:	22c0      	movs	r2, #192	@ 0xc0
 800a022:	fa02 f303 	lsl.w	r3, r2, r3
 800a026:	43da      	mvns	r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	400a      	ands	r2, r1
 800a02e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	089b      	lsrs	r3, r3, #2
 800a036:	f003 030f 	and.w	r3, r3, #15
 800a03a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	089b      	lsrs	r3, r3, #2
 800a042:	021b      	lsls	r3, r3, #8
 800a044:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a048:	697a      	ldr	r2, [r7, #20]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f003 0310 	and.w	r3, r3, #16
 800a05a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800a05e:	fa01 f303 	lsl.w	r3, r1, r3
 800a062:	43db      	mvns	r3, r3
 800a064:	ea02 0103 	and.w	r1, r2, r3
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f003 0310 	and.w	r3, r3, #16
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	409a      	lsls	r2, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2201      	movs	r2, #1
 800a07e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800a086:	7ffb      	ldrb	r3, [r7, #31]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3728      	adds	r7, #40	@ 0x28
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	09896800 	.word	0x09896800
 800a094:	04c4b400 	.word	0x04c4b400

0800a098 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d101      	bne.n	800a0aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e08d      	b.n	800a1c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	4b47      	ldr	r3, [pc, #284]	@ (800a1d0 <HAL_DMA_Init+0x138>)
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d80f      	bhi.n	800a0d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	4b45      	ldr	r3, [pc, #276]	@ (800a1d4 <HAL_DMA_Init+0x13c>)
 800a0be:	4413      	add	r3, r2
 800a0c0:	4a45      	ldr	r2, [pc, #276]	@ (800a1d8 <HAL_DMA_Init+0x140>)
 800a0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c6:	091b      	lsrs	r3, r3, #4
 800a0c8:	009a      	lsls	r2, r3, #2
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	4a42      	ldr	r2, [pc, #264]	@ (800a1dc <HAL_DMA_Init+0x144>)
 800a0d2:	641a      	str	r2, [r3, #64]	@ 0x40
 800a0d4:	e00e      	b.n	800a0f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	461a      	mov	r2, r3
 800a0dc:	4b40      	ldr	r3, [pc, #256]	@ (800a1e0 <HAL_DMA_Init+0x148>)
 800a0de:	4413      	add	r3, r2
 800a0e0:	4a3d      	ldr	r2, [pc, #244]	@ (800a1d8 <HAL_DMA_Init+0x140>)
 800a0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e6:	091b      	lsrs	r3, r3, #4
 800a0e8:	009a      	lsls	r2, r3, #2
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	4a3c      	ldr	r2, [pc, #240]	@ (800a1e4 <HAL_DMA_Init+0x14c>)
 800a0f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2202      	movs	r2, #2
 800a0f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a10a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a10e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a118:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	691b      	ldr	r3, [r3, #16]
 800a11e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a124:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	699b      	ldr	r3, [r3, #24]
 800a12a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a130:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6a1b      	ldr	r3, [r3, #32]
 800a136:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 fa76 	bl	800a638 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a154:	d102      	bne.n	800a15c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2200      	movs	r2, #0
 800a15a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	685a      	ldr	r2, [r3, #4]
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a164:	b2d2      	uxtb	r2, r2
 800a166:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a16c:	687a      	ldr	r2, [r7, #4]
 800a16e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a170:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d010      	beq.n	800a19c <HAL_DMA_Init+0x104>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	2b04      	cmp	r3, #4
 800a180:	d80c      	bhi.n	800a19c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fa96 	bl	800a6b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a18c:	2200      	movs	r2, #0
 800a18e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a198:	605a      	str	r2, [r3, #4]
 800a19a:	e008      	b.n	800a1ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	40020407 	.word	0x40020407
 800a1d4:	bffdfff8 	.word	0xbffdfff8
 800a1d8:	cccccccd 	.word	0xcccccccd
 800a1dc:	40020000 	.word	0x40020000
 800a1e0:	bffdfbf8 	.word	0xbffdfbf8
 800a1e4:	40020400 	.word	0x40020400

0800a1e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b086      	sub	sp, #24
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	607a      	str	r2, [r7, #4]
 800a1f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a200:	2b01      	cmp	r3, #1
 800a202:	d101      	bne.n	800a208 <HAL_DMA_Start_IT+0x20>
 800a204:	2302      	movs	r3, #2
 800a206:	e066      	b.n	800a2d6 <HAL_DMA_Start_IT+0xee>
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2201      	movs	r2, #1
 800a20c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a216:	b2db      	uxtb	r3, r3
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d155      	bne.n	800a2c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2202      	movs	r2, #2
 800a220:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2200      	movs	r2, #0
 800a228:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f022 0201 	bic.w	r2, r2, #1
 800a238:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	68b9      	ldr	r1, [r7, #8]
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	f000 f9bb 	bl	800a5bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d008      	beq.n	800a260 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f042 020e 	orr.w	r2, r2, #14
 800a25c:	601a      	str	r2, [r3, #0]
 800a25e:	e00f      	b.n	800a280 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f022 0204 	bic.w	r2, r2, #4
 800a26e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	681a      	ldr	r2, [r3, #0]
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f042 020a 	orr.w	r2, r2, #10
 800a27e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d007      	beq.n	800a29e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a292:	681a      	ldr	r2, [r3, #0]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a298:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a29c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d007      	beq.n	800a2b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a2b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f042 0201 	orr.w	r2, r2, #1
 800a2c4:	601a      	str	r2, [r3, #0]
 800a2c6:	e005      	b.n	800a2d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a2d0:	2302      	movs	r3, #2
 800a2d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a2d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3718      	adds	r7, #24
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a2de:	b480      	push	{r7}
 800a2e0:	b085      	sub	sp, #20
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a2f0:	b2db      	uxtb	r3, r3
 800a2f2:	2b02      	cmp	r3, #2
 800a2f4:	d005      	beq.n	800a302 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2204      	movs	r2, #4
 800a2fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	73fb      	strb	r3, [r7, #15]
 800a300:	e037      	b.n	800a372 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	681a      	ldr	r2, [r3, #0]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f022 020e 	bic.w	r2, r2, #14
 800a310:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a31c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a320:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f022 0201 	bic.w	r2, r2, #1
 800a330:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a336:	f003 021f 	and.w	r2, r3, #31
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a33e:	2101      	movs	r1, #1
 800a340:	fa01 f202 	lsl.w	r2, r1, r2
 800a344:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a34e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a354:	2b00      	cmp	r3, #0
 800a356:	d00c      	beq.n	800a372 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a362:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a366:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a36c:	687a      	ldr	r2, [r7, #4]
 800a36e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a370:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2201      	movs	r2, #1
 800a376:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a382:	7bfb      	ldrb	r3, [r7, #15]
}
 800a384:	4618      	mov	r0, r3
 800a386:	3714      	adds	r7, #20
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a398:	2300      	movs	r3, #0
 800a39a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a3a2:	b2db      	uxtb	r3, r3
 800a3a4:	2b02      	cmp	r3, #2
 800a3a6:	d00d      	beq.n	800a3c4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2204      	movs	r2, #4
 800a3ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a3be:	2301      	movs	r3, #1
 800a3c0:	73fb      	strb	r3, [r7, #15]
 800a3c2:	e047      	b.n	800a454 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f022 020e 	bic.w	r2, r2, #14
 800a3d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	681a      	ldr	r2, [r3, #0]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f022 0201 	bic.w	r2, r2, #1
 800a3e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3e8:	681a      	ldr	r2, [r3, #0]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a3f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3f8:	f003 021f 	and.w	r2, r3, #31
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a400:	2101      	movs	r1, #1
 800a402:	fa01 f202 	lsl.w	r2, r1, r2
 800a406:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a410:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a416:	2b00      	cmp	r3, #0
 800a418:	d00c      	beq.n	800a434 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a41e:	681a      	ldr	r2, [r3, #0]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a424:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a428:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a432:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d003      	beq.n	800a454 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	4798      	blx	r3
    }
  }
  return status;
 800a454:	7bfb      	ldrb	r3, [r7, #15]
}
 800a456:	4618      	mov	r0, r3
 800a458:	3710      	adds	r7, #16
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}

0800a45e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a45e:	b580      	push	{r7, lr}
 800a460:	b084      	sub	sp, #16
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a47a:	f003 031f 	and.w	r3, r3, #31
 800a47e:	2204      	movs	r2, #4
 800a480:	409a      	lsls	r2, r3
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	4013      	ands	r3, r2
 800a486:	2b00      	cmp	r3, #0
 800a488:	d026      	beq.n	800a4d8 <HAL_DMA_IRQHandler+0x7a>
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	f003 0304 	and.w	r3, r3, #4
 800a490:	2b00      	cmp	r3, #0
 800a492:	d021      	beq.n	800a4d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f003 0320 	and.w	r3, r3, #32
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d107      	bne.n	800a4b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	681a      	ldr	r2, [r3, #0]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f022 0204 	bic.w	r2, r2, #4
 800a4b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4b6:	f003 021f 	and.w	r2, r3, #31
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4be:	2104      	movs	r1, #4
 800a4c0:	fa01 f202 	lsl.w	r2, r1, r2
 800a4c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d071      	beq.n	800a5b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a4d6:	e06c      	b.n	800a5b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4dc:	f003 031f 	and.w	r3, r3, #31
 800a4e0:	2202      	movs	r2, #2
 800a4e2:	409a      	lsls	r2, r3
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	4013      	ands	r3, r2
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d02e      	beq.n	800a54a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	f003 0302 	and.w	r3, r3, #2
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d029      	beq.n	800a54a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f003 0320 	and.w	r3, r3, #32
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10b      	bne.n	800a51c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f022 020a 	bic.w	r2, r2, #10
 800a512:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2201      	movs	r2, #1
 800a518:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a520:	f003 021f 	and.w	r2, r3, #31
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a528:	2102      	movs	r1, #2
 800a52a:	fa01 f202 	lsl.w	r2, r1, r2
 800a52e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2200      	movs	r2, #0
 800a534:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d038      	beq.n	800a5b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a548:	e033      	b.n	800a5b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a54e:	f003 031f 	and.w	r3, r3, #31
 800a552:	2208      	movs	r2, #8
 800a554:	409a      	lsls	r2, r3
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	4013      	ands	r3, r2
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d02a      	beq.n	800a5b4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	f003 0308 	and.w	r3, r3, #8
 800a564:	2b00      	cmp	r3, #0
 800a566:	d025      	beq.n	800a5b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	f022 020e 	bic.w	r2, r2, #14
 800a576:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a57c:	f003 021f 	and.w	r2, r3, #31
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a584:	2101      	movs	r1, #1
 800a586:	fa01 f202 	lsl.w	r2, r1, r2
 800a58a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2201      	movs	r2, #1
 800a596:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2200      	movs	r2, #0
 800a59e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d004      	beq.n	800a5b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a5b2:	bf00      	nop
 800a5b4:	bf00      	nop
}
 800a5b6:	3710      	adds	r7, #16
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b085      	sub	sp, #20
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607a      	str	r2, [r7, #4]
 800a5c8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5ce:	68fa      	ldr	r2, [r7, #12]
 800a5d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a5d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d004      	beq.n	800a5e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5e0:	68fa      	ldr	r2, [r7, #12]
 800a5e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a5e4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5ea:	f003 021f 	and.w	r2, r3, #31
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f2:	2101      	movs	r1, #1
 800a5f4:	fa01 f202 	lsl.w	r2, r1, r2
 800a5f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	683a      	ldr	r2, [r7, #0]
 800a600:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	2b10      	cmp	r3, #16
 800a608:	d108      	bne.n	800a61c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	68ba      	ldr	r2, [r7, #8]
 800a618:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a61a:	e007      	b.n	800a62c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68ba      	ldr	r2, [r7, #8]
 800a622:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	60da      	str	r2, [r3, #12]
}
 800a62c:	bf00      	nop
 800a62e:	3714      	adds	r7, #20
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr

0800a638 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a638:	b480      	push	{r7}
 800a63a:	b087      	sub	sp, #28
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	461a      	mov	r2, r3
 800a646:	4b16      	ldr	r3, [pc, #88]	@ (800a6a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a648:	429a      	cmp	r2, r3
 800a64a:	d802      	bhi.n	800a652 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a64c:	4b15      	ldr	r3, [pc, #84]	@ (800a6a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a64e:	617b      	str	r3, [r7, #20]
 800a650:	e001      	b.n	800a656 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800a652:	4b15      	ldr	r3, [pc, #84]	@ (800a6a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a654:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	b2db      	uxtb	r3, r3
 800a660:	3b08      	subs	r3, #8
 800a662:	4a12      	ldr	r2, [pc, #72]	@ (800a6ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a664:	fba2 2303 	umull	r2, r3, r2, r3
 800a668:	091b      	lsrs	r3, r3, #4
 800a66a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a670:	089b      	lsrs	r3, r3, #2
 800a672:	009a      	lsls	r2, r3, #2
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	4413      	add	r3, r2
 800a678:	461a      	mov	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	4a0b      	ldr	r2, [pc, #44]	@ (800a6b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a682:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f003 031f 	and.w	r3, r3, #31
 800a68a:	2201      	movs	r2, #1
 800a68c:	409a      	lsls	r2, r3
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a692:	bf00      	nop
 800a694:	371c      	adds	r7, #28
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
 800a69e:	bf00      	nop
 800a6a0:	40020407 	.word	0x40020407
 800a6a4:	40020800 	.word	0x40020800
 800a6a8:	40020820 	.word	0x40020820
 800a6ac:	cccccccd 	.word	0xcccccccd
 800a6b0:	40020880 	.word	0x40020880

0800a6b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a6c4:	68fa      	ldr	r2, [r7, #12]
 800a6c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a6f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a6c8:	4413      	add	r3, r2
 800a6ca:	009b      	lsls	r3, r3, #2
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	4a08      	ldr	r2, [pc, #32]	@ (800a6f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a6d6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	f003 031f 	and.w	r3, r3, #31
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	409a      	lsls	r2, r3
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a6e8:	bf00      	nop
 800a6ea:	3714      	adds	r7, #20
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr
 800a6f4:	1000823f 	.word	0x1000823f
 800a6f8:	40020940 	.word	0x40020940

0800a6fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b087      	sub	sp, #28
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a706:	2300      	movs	r3, #0
 800a708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a70a:	e15a      	b.n	800a9c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	681a      	ldr	r2, [r3, #0]
 800a710:	2101      	movs	r1, #1
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	fa01 f303 	lsl.w	r3, r1, r3
 800a718:	4013      	ands	r3, r2
 800a71a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	f000 814c 	beq.w	800a9bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	f003 0303 	and.w	r3, r3, #3
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d005      	beq.n	800a73c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a738:	2b02      	cmp	r3, #2
 800a73a:	d130      	bne.n	800a79e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	689b      	ldr	r3, [r3, #8]
 800a740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	005b      	lsls	r3, r3, #1
 800a746:	2203      	movs	r2, #3
 800a748:	fa02 f303 	lsl.w	r3, r2, r3
 800a74c:	43db      	mvns	r3, r3
 800a74e:	693a      	ldr	r2, [r7, #16]
 800a750:	4013      	ands	r3, r2
 800a752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	68da      	ldr	r2, [r3, #12]
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	005b      	lsls	r3, r3, #1
 800a75c:	fa02 f303 	lsl.w	r3, r2, r3
 800a760:	693a      	ldr	r2, [r7, #16]
 800a762:	4313      	orrs	r3, r2
 800a764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	693a      	ldr	r2, [r7, #16]
 800a76a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a772:	2201      	movs	r2, #1
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	fa02 f303 	lsl.w	r3, r2, r3
 800a77a:	43db      	mvns	r3, r3
 800a77c:	693a      	ldr	r2, [r7, #16]
 800a77e:	4013      	ands	r3, r2
 800a780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	091b      	lsrs	r3, r3, #4
 800a788:	f003 0201 	and.w	r2, r3, #1
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	fa02 f303 	lsl.w	r3, r2, r3
 800a792:	693a      	ldr	r2, [r7, #16]
 800a794:	4313      	orrs	r3, r2
 800a796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	693a      	ldr	r2, [r7, #16]
 800a79c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	f003 0303 	and.w	r3, r3, #3
 800a7a6:	2b03      	cmp	r3, #3
 800a7a8:	d017      	beq.n	800a7da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	005b      	lsls	r3, r3, #1
 800a7b4:	2203      	movs	r2, #3
 800a7b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ba:	43db      	mvns	r3, r3
 800a7bc:	693a      	ldr	r2, [r7, #16]
 800a7be:	4013      	ands	r3, r2
 800a7c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	689a      	ldr	r2, [r3, #8]
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	005b      	lsls	r3, r3, #1
 800a7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ce:	693a      	ldr	r2, [r7, #16]
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	693a      	ldr	r2, [r7, #16]
 800a7d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	f003 0303 	and.w	r3, r3, #3
 800a7e2:	2b02      	cmp	r3, #2
 800a7e4:	d123      	bne.n	800a82e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	08da      	lsrs	r2, r3, #3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	3208      	adds	r2, #8
 800a7ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	f003 0307 	and.w	r3, r3, #7
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	220f      	movs	r2, #15
 800a7fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a802:	43db      	mvns	r3, r3
 800a804:	693a      	ldr	r2, [r7, #16]
 800a806:	4013      	ands	r3, r2
 800a808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	691a      	ldr	r2, [r3, #16]
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	f003 0307 	and.w	r3, r3, #7
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	fa02 f303 	lsl.w	r3, r2, r3
 800a81a:	693a      	ldr	r2, [r7, #16]
 800a81c:	4313      	orrs	r3, r2
 800a81e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	08da      	lsrs	r2, r3, #3
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	3208      	adds	r2, #8
 800a828:	6939      	ldr	r1, [r7, #16]
 800a82a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	005b      	lsls	r3, r3, #1
 800a838:	2203      	movs	r2, #3
 800a83a:	fa02 f303 	lsl.w	r3, r2, r3
 800a83e:	43db      	mvns	r3, r3
 800a840:	693a      	ldr	r2, [r7, #16]
 800a842:	4013      	ands	r3, r2
 800a844:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	f003 0203 	and.w	r2, r3, #3
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	005b      	lsls	r3, r3, #1
 800a852:	fa02 f303 	lsl.w	r3, r2, r3
 800a856:	693a      	ldr	r2, [r7, #16]
 800a858:	4313      	orrs	r3, r2
 800a85a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	693a      	ldr	r2, [r7, #16]
 800a860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	f000 80a6 	beq.w	800a9bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a870:	4b5b      	ldr	r3, [pc, #364]	@ (800a9e0 <HAL_GPIO_Init+0x2e4>)
 800a872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a874:	4a5a      	ldr	r2, [pc, #360]	@ (800a9e0 <HAL_GPIO_Init+0x2e4>)
 800a876:	f043 0301 	orr.w	r3, r3, #1
 800a87a:	6613      	str	r3, [r2, #96]	@ 0x60
 800a87c:	4b58      	ldr	r3, [pc, #352]	@ (800a9e0 <HAL_GPIO_Init+0x2e4>)
 800a87e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a880:	f003 0301 	and.w	r3, r3, #1
 800a884:	60bb      	str	r3, [r7, #8]
 800a886:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a888:	4a56      	ldr	r2, [pc, #344]	@ (800a9e4 <HAL_GPIO_Init+0x2e8>)
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	089b      	lsrs	r3, r3, #2
 800a88e:	3302      	adds	r3, #2
 800a890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a894:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	f003 0303 	and.w	r3, r3, #3
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	220f      	movs	r2, #15
 800a8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a4:	43db      	mvns	r3, r3
 800a8a6:	693a      	ldr	r2, [r7, #16]
 800a8a8:	4013      	ands	r3, r2
 800a8aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a8b2:	d01f      	beq.n	800a8f4 <HAL_GPIO_Init+0x1f8>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a4c      	ldr	r2, [pc, #304]	@ (800a9e8 <HAL_GPIO_Init+0x2ec>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d019      	beq.n	800a8f0 <HAL_GPIO_Init+0x1f4>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	4a4b      	ldr	r2, [pc, #300]	@ (800a9ec <HAL_GPIO_Init+0x2f0>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d013      	beq.n	800a8ec <HAL_GPIO_Init+0x1f0>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a4a      	ldr	r2, [pc, #296]	@ (800a9f0 <HAL_GPIO_Init+0x2f4>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d00d      	beq.n	800a8e8 <HAL_GPIO_Init+0x1ec>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a49      	ldr	r2, [pc, #292]	@ (800a9f4 <HAL_GPIO_Init+0x2f8>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d007      	beq.n	800a8e4 <HAL_GPIO_Init+0x1e8>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a48      	ldr	r2, [pc, #288]	@ (800a9f8 <HAL_GPIO_Init+0x2fc>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d101      	bne.n	800a8e0 <HAL_GPIO_Init+0x1e4>
 800a8dc:	2305      	movs	r3, #5
 800a8de:	e00a      	b.n	800a8f6 <HAL_GPIO_Init+0x1fa>
 800a8e0:	2306      	movs	r3, #6
 800a8e2:	e008      	b.n	800a8f6 <HAL_GPIO_Init+0x1fa>
 800a8e4:	2304      	movs	r3, #4
 800a8e6:	e006      	b.n	800a8f6 <HAL_GPIO_Init+0x1fa>
 800a8e8:	2303      	movs	r3, #3
 800a8ea:	e004      	b.n	800a8f6 <HAL_GPIO_Init+0x1fa>
 800a8ec:	2302      	movs	r3, #2
 800a8ee:	e002      	b.n	800a8f6 <HAL_GPIO_Init+0x1fa>
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	e000      	b.n	800a8f6 <HAL_GPIO_Init+0x1fa>
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	697a      	ldr	r2, [r7, #20]
 800a8f8:	f002 0203 	and.w	r2, r2, #3
 800a8fc:	0092      	lsls	r2, r2, #2
 800a8fe:	4093      	lsls	r3, r2
 800a900:	693a      	ldr	r2, [r7, #16]
 800a902:	4313      	orrs	r3, r2
 800a904:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a906:	4937      	ldr	r1, [pc, #220]	@ (800a9e4 <HAL_GPIO_Init+0x2e8>)
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	089b      	lsrs	r3, r3, #2
 800a90c:	3302      	adds	r3, #2
 800a90e:	693a      	ldr	r2, [r7, #16]
 800a910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a914:	4b39      	ldr	r3, [pc, #228]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	43db      	mvns	r3, r3
 800a91e:	693a      	ldr	r2, [r7, #16]
 800a920:	4013      	ands	r3, r2
 800a922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d003      	beq.n	800a938 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	4313      	orrs	r3, r2
 800a936:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a938:	4a30      	ldr	r2, [pc, #192]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a93e:	4b2f      	ldr	r3, [pc, #188]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	43db      	mvns	r3, r3
 800a948:	693a      	ldr	r2, [r7, #16]
 800a94a:	4013      	ands	r3, r2
 800a94c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a956:	2b00      	cmp	r3, #0
 800a958:	d003      	beq.n	800a962 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a95a:	693a      	ldr	r2, [r7, #16]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	4313      	orrs	r3, r2
 800a960:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a962:	4a26      	ldr	r2, [pc, #152]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a968:	4b24      	ldr	r3, [pc, #144]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	43db      	mvns	r3, r3
 800a972:	693a      	ldr	r2, [r7, #16]
 800a974:	4013      	ands	r3, r2
 800a976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a980:	2b00      	cmp	r3, #0
 800a982:	d003      	beq.n	800a98c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a984:	693a      	ldr	r2, [r7, #16]
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	4313      	orrs	r3, r2
 800a98a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a98c:	4a1b      	ldr	r2, [pc, #108]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a992:	4b1a      	ldr	r3, [pc, #104]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	43db      	mvns	r3, r3
 800a99c:	693a      	ldr	r2, [r7, #16]
 800a99e:	4013      	ands	r3, r2
 800a9a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d003      	beq.n	800a9b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a9ae:	693a      	ldr	r2, [r7, #16]
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a9b6:	4a11      	ldr	r2, [pc, #68]	@ (800a9fc <HAL_GPIO_Init+0x300>)
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	3301      	adds	r3, #1
 800a9c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	681a      	ldr	r2, [r3, #0]
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	f47f ae9d 	bne.w	800a70c <HAL_GPIO_Init+0x10>
  }
}
 800a9d2:	bf00      	nop
 800a9d4:	bf00      	nop
 800a9d6:	371c      	adds	r7, #28
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr
 800a9e0:	40021000 	.word	0x40021000
 800a9e4:	40010000 	.word	0x40010000
 800a9e8:	48000400 	.word	0x48000400
 800a9ec:	48000800 	.word	0x48000800
 800a9f0:	48000c00 	.word	0x48000c00
 800a9f4:	48001000 	.word	0x48001000
 800a9f8:	48001400 	.word	0x48001400
 800a9fc:	40010400 	.word	0x40010400

0800aa00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b085      	sub	sp, #20
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	691a      	ldr	r2, [r3, #16]
 800aa10:	887b      	ldrh	r3, [r7, #2]
 800aa12:	4013      	ands	r3, r2
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	73fb      	strb	r3, [r7, #15]
 800aa1c:	e001      	b.n	800aa22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800aa22:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3714      	adds	r7, #20
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	460b      	mov	r3, r1
 800aa3a:	807b      	strh	r3, [r7, #2]
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800aa40:	787b      	ldrb	r3, [r7, #1]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d003      	beq.n	800aa4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800aa46:	887a      	ldrh	r2, [r7, #2]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800aa4c:	e002      	b.n	800aa54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800aa4e:	887a      	ldrh	r2, [r7, #2]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e08d      	b.n	800ab8e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa78:	b2db      	uxtb	r3, r3
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d106      	bne.n	800aa8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2200      	movs	r2, #0
 800aa82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f7f9 feaa 	bl	80047e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2224      	movs	r2, #36	@ 0x24
 800aa90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f022 0201 	bic.w	r2, r2, #1
 800aaa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	685a      	ldr	r2, [r3, #4]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800aab0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	689a      	ldr	r2, [r3, #8]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800aac0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d107      	bne.n	800aada <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	689a      	ldr	r2, [r3, #8]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aad6:	609a      	str	r2, [r3, #8]
 800aad8:	e006      	b.n	800aae8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	689a      	ldr	r2, [r3, #8]
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800aae6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	2b02      	cmp	r3, #2
 800aaee:	d108      	bne.n	800ab02 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aafe:	605a      	str	r2, [r3, #4]
 800ab00:	e007      	b.n	800ab12 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	685a      	ldr	r2, [r3, #4]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ab10:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	687a      	ldr	r2, [r7, #4]
 800ab1a:	6812      	ldr	r2, [r2, #0]
 800ab1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ab20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab24:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68da      	ldr	r2, [r3, #12]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab34:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	691a      	ldr	r2, [r3, #16]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	695b      	ldr	r3, [r3, #20]
 800ab3e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	699b      	ldr	r3, [r3, #24]
 800ab46:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	430a      	orrs	r2, r1
 800ab4e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	69d9      	ldr	r1, [r3, #28]
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6a1a      	ldr	r2, [r3, #32]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	430a      	orrs	r2, r1
 800ab5e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	681a      	ldr	r2, [r3, #0]
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f042 0201 	orr.w	r2, r2, #1
 800ab6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2200      	movs	r2, #0
 800ab74:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2220      	movs	r2, #32
 800ab7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2200      	movs	r2, #0
 800ab82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ab8c:	2300      	movs	r3, #0
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3708      	adds	r7, #8
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
	...

0800ab98 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b088      	sub	sp, #32
 800ab9c:	af02      	add	r7, sp, #8
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	607a      	str	r2, [r7, #4]
 800aba2:	461a      	mov	r2, r3
 800aba4:	460b      	mov	r3, r1
 800aba6:	817b      	strh	r3, [r7, #10]
 800aba8:	4613      	mov	r3, r2
 800abaa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	2b20      	cmp	r3, #32
 800abb6:	f040 80fd 	bne.w	800adb4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d101      	bne.n	800abc8 <HAL_I2C_Master_Transmit+0x30>
 800abc4:	2302      	movs	r3, #2
 800abc6:	e0f6      	b.n	800adb6 <HAL_I2C_Master_Transmit+0x21e>
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800abd0:	f7fd fa7e 	bl	80080d0 <HAL_GetTick>
 800abd4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	2319      	movs	r3, #25
 800abdc:	2201      	movs	r2, #1
 800abde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800abe2:	68f8      	ldr	r0, [r7, #12]
 800abe4:	f000 fb72 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d001      	beq.n	800abf2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800abee:	2301      	movs	r3, #1
 800abf0:	e0e1      	b.n	800adb6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2221      	movs	r2, #33	@ 0x21
 800abf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2210      	movs	r2, #16
 800abfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2200      	movs	r2, #0
 800ac06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	687a      	ldr	r2, [r7, #4]
 800ac0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	893a      	ldrh	r2, [r7, #8]
 800ac12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2200      	movs	r2, #0
 800ac18:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	2bff      	cmp	r3, #255	@ 0xff
 800ac22:	d906      	bls.n	800ac32 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	22ff      	movs	r2, #255	@ 0xff
 800ac28:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800ac2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ac2e:	617b      	str	r3, [r7, #20]
 800ac30:	e007      	b.n	800ac42 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac36:	b29a      	uxth	r2, r3
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ac3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac40:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d024      	beq.n	800ac94 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac4e:	781a      	ldrb	r2, [r3, #0]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac5a:	1c5a      	adds	r2, r3, #1
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	3b01      	subs	r3, #1
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac72:	3b01      	subs	r3, #1
 800ac74:	b29a      	uxth	r2, r3
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	3301      	adds	r3, #1
 800ac82:	b2da      	uxtb	r2, r3
 800ac84:	8979      	ldrh	r1, [r7, #10]
 800ac86:	4b4e      	ldr	r3, [pc, #312]	@ (800adc0 <HAL_I2C_Master_Transmit+0x228>)
 800ac88:	9300      	str	r3, [sp, #0]
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	68f8      	ldr	r0, [r7, #12]
 800ac8e:	f000 fd6d 	bl	800b76c <I2C_TransferConfig>
 800ac92:	e066      	b.n	800ad62 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac98:	b2da      	uxtb	r2, r3
 800ac9a:	8979      	ldrh	r1, [r7, #10]
 800ac9c:	4b48      	ldr	r3, [pc, #288]	@ (800adc0 <HAL_I2C_Master_Transmit+0x228>)
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	68f8      	ldr	r0, [r7, #12]
 800aca4:	f000 fd62 	bl	800b76c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800aca8:	e05b      	b.n	800ad62 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acaa:	693a      	ldr	r2, [r7, #16]
 800acac:	6a39      	ldr	r1, [r7, #32]
 800acae:	68f8      	ldr	r0, [r7, #12]
 800acb0:	f000 fb65 	bl	800b37e <I2C_WaitOnTXISFlagUntilTimeout>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d001      	beq.n	800acbe <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	e07b      	b.n	800adb6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acc2:	781a      	ldrb	r2, [r3, #0]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acce:	1c5a      	adds	r2, r3, #1
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acd8:	b29b      	uxth	r3, r3
 800acda:	3b01      	subs	r3, #1
 800acdc:	b29a      	uxth	r2, r3
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ace6:	3b01      	subs	r3, #1
 800ace8:	b29a      	uxth	r2, r3
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d034      	beq.n	800ad62 <HAL_I2C_Master_Transmit+0x1ca>
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d130      	bne.n	800ad62 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	9300      	str	r3, [sp, #0]
 800ad04:	6a3b      	ldr	r3, [r7, #32]
 800ad06:	2200      	movs	r2, #0
 800ad08:	2180      	movs	r1, #128	@ 0x80
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f000 fade 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d001      	beq.n	800ad1a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800ad16:	2301      	movs	r3, #1
 800ad18:	e04d      	b.n	800adb6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad1e:	b29b      	uxth	r3, r3
 800ad20:	2bff      	cmp	r3, #255	@ 0xff
 800ad22:	d90e      	bls.n	800ad42 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	22ff      	movs	r2, #255	@ 0xff
 800ad28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad2e:	b2da      	uxtb	r2, r3
 800ad30:	8979      	ldrh	r1, [r7, #10]
 800ad32:	2300      	movs	r3, #0
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad3a:	68f8      	ldr	r0, [r7, #12]
 800ad3c:	f000 fd16 	bl	800b76c <I2C_TransferConfig>
 800ad40:	e00f      	b.n	800ad62 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad46:	b29a      	uxth	r2, r3
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad50:	b2da      	uxtb	r2, r3
 800ad52:	8979      	ldrh	r1, [r7, #10]
 800ad54:	2300      	movs	r3, #0
 800ad56:	9300      	str	r3, [sp, #0]
 800ad58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ad5c:	68f8      	ldr	r0, [r7, #12]
 800ad5e:	f000 fd05 	bl	800b76c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad66:	b29b      	uxth	r3, r3
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d19e      	bne.n	800acaa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ad6c:	693a      	ldr	r2, [r7, #16]
 800ad6e:	6a39      	ldr	r1, [r7, #32]
 800ad70:	68f8      	ldr	r0, [r7, #12]
 800ad72:	f000 fb4b 	bl	800b40c <I2C_WaitOnSTOPFlagUntilTimeout>
 800ad76:	4603      	mov	r3, r0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d001      	beq.n	800ad80 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	e01a      	b.n	800adb6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	2220      	movs	r2, #32
 800ad86:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	6859      	ldr	r1, [r3, #4]
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681a      	ldr	r2, [r3, #0]
 800ad92:	4b0c      	ldr	r3, [pc, #48]	@ (800adc4 <HAL_I2C_Master_Transmit+0x22c>)
 800ad94:	400b      	ands	r3, r1
 800ad96:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2220      	movs	r2, #32
 800ad9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2200      	movs	r2, #0
 800ada4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2200      	movs	r2, #0
 800adac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800adb0:	2300      	movs	r3, #0
 800adb2:	e000      	b.n	800adb6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800adb4:	2302      	movs	r3, #2
  }
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3718      	adds	r7, #24
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
 800adbe:	bf00      	nop
 800adc0:	80002000 	.word	0x80002000
 800adc4:	fe00e800 	.word	0xfe00e800

0800adc8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b088      	sub	sp, #32
 800adcc:	af02      	add	r7, sp, #8
 800adce:	60f8      	str	r0, [r7, #12]
 800add0:	607a      	str	r2, [r7, #4]
 800add2:	461a      	mov	r2, r3
 800add4:	460b      	mov	r3, r1
 800add6:	817b      	strh	r3, [r7, #10]
 800add8:	4613      	mov	r3, r2
 800adda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ade2:	b2db      	uxtb	r3, r3
 800ade4:	2b20      	cmp	r3, #32
 800ade6:	f040 80db 	bne.w	800afa0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d101      	bne.n	800adf8 <HAL_I2C_Master_Receive+0x30>
 800adf4:	2302      	movs	r3, #2
 800adf6:	e0d4      	b.n	800afa2 <HAL_I2C_Master_Receive+0x1da>
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ae00:	f7fd f966 	bl	80080d0 <HAL_GetTick>
 800ae04:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	9300      	str	r3, [sp, #0]
 800ae0a:	2319      	movs	r3, #25
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	f000 fa5a 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d001      	beq.n	800ae22 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e0bf      	b.n	800afa2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2222      	movs	r2, #34	@ 0x22
 800ae26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2210      	movs	r2, #16
 800ae2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2200      	movs	r2, #0
 800ae36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	893a      	ldrh	r2, [r7, #8]
 800ae42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2200      	movs	r2, #0
 800ae48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae4e:	b29b      	uxth	r3, r3
 800ae50:	2bff      	cmp	r3, #255	@ 0xff
 800ae52:	d90e      	bls.n	800ae72 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	22ff      	movs	r2, #255	@ 0xff
 800ae58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae5e:	b2da      	uxtb	r2, r3
 800ae60:	8979      	ldrh	r1, [r7, #10]
 800ae62:	4b52      	ldr	r3, [pc, #328]	@ (800afac <HAL_I2C_Master_Receive+0x1e4>)
 800ae64:	9300      	str	r3, [sp, #0]
 800ae66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae6a:	68f8      	ldr	r0, [r7, #12]
 800ae6c:	f000 fc7e 	bl	800b76c <I2C_TransferConfig>
 800ae70:	e06d      	b.n	800af4e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae76:	b29a      	uxth	r2, r3
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae80:	b2da      	uxtb	r2, r3
 800ae82:	8979      	ldrh	r1, [r7, #10]
 800ae84:	4b49      	ldr	r3, [pc, #292]	@ (800afac <HAL_I2C_Master_Receive+0x1e4>)
 800ae86:	9300      	str	r3, [sp, #0]
 800ae88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f000 fc6d 	bl	800b76c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800ae92:	e05c      	b.n	800af4e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ae94:	697a      	ldr	r2, [r7, #20]
 800ae96:	6a39      	ldr	r1, [r7, #32]
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f000 fafb 	bl	800b494 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d001      	beq.n	800aea8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	e07c      	b.n	800afa2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeb2:	b2d2      	uxtb	r2, r2
 800aeb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeba:	1c5a      	adds	r2, r3, #1
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aec4:	3b01      	subs	r3, #1
 800aec6:	b29a      	uxth	r2, r3
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	3b01      	subs	r3, #1
 800aed4:	b29a      	uxth	r2, r3
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aede:	b29b      	uxth	r3, r3
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d034      	beq.n	800af4e <HAL_I2C_Master_Receive+0x186>
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d130      	bne.n	800af4e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	9300      	str	r3, [sp, #0]
 800aef0:	6a3b      	ldr	r3, [r7, #32]
 800aef2:	2200      	movs	r2, #0
 800aef4:	2180      	movs	r1, #128	@ 0x80
 800aef6:	68f8      	ldr	r0, [r7, #12]
 800aef8:	f000 f9e8 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800aefc:	4603      	mov	r3, r0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	e04d      	b.n	800afa2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	2bff      	cmp	r3, #255	@ 0xff
 800af0e:	d90e      	bls.n	800af2e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	22ff      	movs	r2, #255	@ 0xff
 800af14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	8979      	ldrh	r1, [r7, #10]
 800af1e:	2300      	movs	r3, #0
 800af20:	9300      	str	r3, [sp, #0]
 800af22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af26:	68f8      	ldr	r0, [r7, #12]
 800af28:	f000 fc20 	bl	800b76c <I2C_TransferConfig>
 800af2c:	e00f      	b.n	800af4e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af32:	b29a      	uxth	r2, r3
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af3c:	b2da      	uxtb	r2, r3
 800af3e:	8979      	ldrh	r1, [r7, #10]
 800af40:	2300      	movs	r3, #0
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af48:	68f8      	ldr	r0, [r7, #12]
 800af4a:	f000 fc0f 	bl	800b76c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af52:	b29b      	uxth	r3, r3
 800af54:	2b00      	cmp	r3, #0
 800af56:	d19d      	bne.n	800ae94 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	6a39      	ldr	r1, [r7, #32]
 800af5c:	68f8      	ldr	r0, [r7, #12]
 800af5e:	f000 fa55 	bl	800b40c <I2C_WaitOnSTOPFlagUntilTimeout>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d001      	beq.n	800af6c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800af68:	2301      	movs	r3, #1
 800af6a:	e01a      	b.n	800afa2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	2220      	movs	r2, #32
 800af72:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	6859      	ldr	r1, [r3, #4]
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681a      	ldr	r2, [r3, #0]
 800af7e:	4b0c      	ldr	r3, [pc, #48]	@ (800afb0 <HAL_I2C_Master_Receive+0x1e8>)
 800af80:	400b      	ands	r3, r1
 800af82:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2220      	movs	r2, #32
 800af88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	2200      	movs	r2, #0
 800af90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	2200      	movs	r2, #0
 800af98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	e000      	b.n	800afa2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800afa0:	2302      	movs	r3, #2
  }
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3718      	adds	r7, #24
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	80002400 	.word	0x80002400
 800afb0:	fe00e800 	.word	0xfe00e800

0800afb4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b088      	sub	sp, #32
 800afb8:	af02      	add	r7, sp, #8
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	4608      	mov	r0, r1
 800afbe:	4611      	mov	r1, r2
 800afc0:	461a      	mov	r2, r3
 800afc2:	4603      	mov	r3, r0
 800afc4:	817b      	strh	r3, [r7, #10]
 800afc6:	460b      	mov	r3, r1
 800afc8:	813b      	strh	r3, [r7, #8]
 800afca:	4613      	mov	r3, r2
 800afcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b20      	cmp	r3, #32
 800afd8:	f040 80f9 	bne.w	800b1ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800afdc:	6a3b      	ldr	r3, [r7, #32]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d002      	beq.n	800afe8 <HAL_I2C_Mem_Write+0x34>
 800afe2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d105      	bne.n	800aff4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800afee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800aff0:	2301      	movs	r3, #1
 800aff2:	e0ed      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800affa:	2b01      	cmp	r3, #1
 800affc:	d101      	bne.n	800b002 <HAL_I2C_Mem_Write+0x4e>
 800affe:	2302      	movs	r3, #2
 800b000:	e0e6      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	2201      	movs	r2, #1
 800b006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b00a:	f7fd f861 	bl	80080d0 <HAL_GetTick>
 800b00e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	9300      	str	r3, [sp, #0]
 800b014:	2319      	movs	r3, #25
 800b016:	2201      	movs	r2, #1
 800b018:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b01c:	68f8      	ldr	r0, [r7, #12]
 800b01e:	f000 f955 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e0d1      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2221      	movs	r2, #33	@ 0x21
 800b030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2240      	movs	r2, #64	@ 0x40
 800b038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	6a3a      	ldr	r2, [r7, #32]
 800b046:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b04c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2200      	movs	r2, #0
 800b052:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b054:	88f8      	ldrh	r0, [r7, #6]
 800b056:	893a      	ldrh	r2, [r7, #8]
 800b058:	8979      	ldrh	r1, [r7, #10]
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	9301      	str	r3, [sp, #4]
 800b05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b060:	9300      	str	r3, [sp, #0]
 800b062:	4603      	mov	r3, r0
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	f000 f8b9 	bl	800b1dc <I2C_RequestMemoryWrite>
 800b06a:	4603      	mov	r3, r0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d005      	beq.n	800b07c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	2200      	movs	r2, #0
 800b074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b078:	2301      	movs	r3, #1
 800b07a:	e0a9      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b080:	b29b      	uxth	r3, r3
 800b082:	2bff      	cmp	r3, #255	@ 0xff
 800b084:	d90e      	bls.n	800b0a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	22ff      	movs	r2, #255	@ 0xff
 800b08a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b090:	b2da      	uxtb	r2, r3
 800b092:	8979      	ldrh	r1, [r7, #10]
 800b094:	2300      	movs	r3, #0
 800b096:	9300      	str	r3, [sp, #0]
 800b098:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 fb65 	bl	800b76c <I2C_TransferConfig>
 800b0a2:	e00f      	b.n	800b0c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0a8:	b29a      	uxth	r2, r3
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b0b2:	b2da      	uxtb	r2, r3
 800b0b4:	8979      	ldrh	r1, [r7, #10]
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	9300      	str	r3, [sp, #0]
 800b0ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b0be:	68f8      	ldr	r0, [r7, #12]
 800b0c0:	f000 fb54 	bl	800b76c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0c8:	68f8      	ldr	r0, [r7, #12]
 800b0ca:	f000 f958 	bl	800b37e <I2C_WaitOnTXISFlagUntilTimeout>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d001      	beq.n	800b0d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e07b      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0dc:	781a      	ldrb	r2, [r3, #0]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0e8:	1c5a      	adds	r2, r3, #1
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	3b01      	subs	r3, #1
 800b0f6:	b29a      	uxth	r2, r3
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b100:	3b01      	subs	r3, #1
 800b102:	b29a      	uxth	r2, r3
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b10c:	b29b      	uxth	r3, r3
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d034      	beq.n	800b17c <HAL_I2C_Mem_Write+0x1c8>
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b116:	2b00      	cmp	r3, #0
 800b118:	d130      	bne.n	800b17c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	9300      	str	r3, [sp, #0]
 800b11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b120:	2200      	movs	r2, #0
 800b122:	2180      	movs	r1, #128	@ 0x80
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f000 f8d1 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d001      	beq.n	800b134 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b130:	2301      	movs	r3, #1
 800b132:	e04d      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b138:	b29b      	uxth	r3, r3
 800b13a:	2bff      	cmp	r3, #255	@ 0xff
 800b13c:	d90e      	bls.n	800b15c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	22ff      	movs	r2, #255	@ 0xff
 800b142:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b148:	b2da      	uxtb	r2, r3
 800b14a:	8979      	ldrh	r1, [r7, #10]
 800b14c:	2300      	movs	r3, #0
 800b14e:	9300      	str	r3, [sp, #0]
 800b150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b154:	68f8      	ldr	r0, [r7, #12]
 800b156:	f000 fb09 	bl	800b76c <I2C_TransferConfig>
 800b15a:	e00f      	b.n	800b17c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b160:	b29a      	uxth	r2, r3
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b16a:	b2da      	uxtb	r2, r3
 800b16c:	8979      	ldrh	r1, [r7, #10]
 800b16e:	2300      	movs	r3, #0
 800b170:	9300      	str	r3, [sp, #0]
 800b172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b176:	68f8      	ldr	r0, [r7, #12]
 800b178:	f000 faf8 	bl	800b76c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b180:	b29b      	uxth	r3, r3
 800b182:	2b00      	cmp	r3, #0
 800b184:	d19e      	bne.n	800b0c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b186:	697a      	ldr	r2, [r7, #20]
 800b188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b18a:	68f8      	ldr	r0, [r7, #12]
 800b18c:	f000 f93e 	bl	800b40c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b190:	4603      	mov	r3, r0
 800b192:	2b00      	cmp	r3, #0
 800b194:	d001      	beq.n	800b19a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b196:	2301      	movs	r3, #1
 800b198:	e01a      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	2220      	movs	r2, #32
 800b1a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	6859      	ldr	r1, [r3, #4]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	681a      	ldr	r2, [r3, #0]
 800b1ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b1d8 <HAL_I2C_Mem_Write+0x224>)
 800b1ae:	400b      	ands	r3, r1
 800b1b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	e000      	b.n	800b1d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b1ce:	2302      	movs	r3, #2
  }
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3718      	adds	r7, #24
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}
 800b1d8:	fe00e800 	.word	0xfe00e800

0800b1dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b086      	sub	sp, #24
 800b1e0:	af02      	add	r7, sp, #8
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	4608      	mov	r0, r1
 800b1e6:	4611      	mov	r1, r2
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	817b      	strh	r3, [r7, #10]
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	813b      	strh	r3, [r7, #8]
 800b1f2:	4613      	mov	r3, r2
 800b1f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b1f6:	88fb      	ldrh	r3, [r7, #6]
 800b1f8:	b2da      	uxtb	r2, r3
 800b1fa:	8979      	ldrh	r1, [r7, #10]
 800b1fc:	4b20      	ldr	r3, [pc, #128]	@ (800b280 <I2C_RequestMemoryWrite+0xa4>)
 800b1fe:	9300      	str	r3, [sp, #0]
 800b200:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b204:	68f8      	ldr	r0, [r7, #12]
 800b206:	f000 fab1 	bl	800b76c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b20a:	69fa      	ldr	r2, [r7, #28]
 800b20c:	69b9      	ldr	r1, [r7, #24]
 800b20e:	68f8      	ldr	r0, [r7, #12]
 800b210:	f000 f8b5 	bl	800b37e <I2C_WaitOnTXISFlagUntilTimeout>
 800b214:	4603      	mov	r3, r0
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
 800b21c:	e02c      	b.n	800b278 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b21e:	88fb      	ldrh	r3, [r7, #6]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d105      	bne.n	800b230 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b224:	893b      	ldrh	r3, [r7, #8]
 800b226:	b2da      	uxtb	r2, r3
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	629a      	str	r2, [r3, #40]	@ 0x28
 800b22e:	e015      	b.n	800b25c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b230:	893b      	ldrh	r3, [r7, #8]
 800b232:	0a1b      	lsrs	r3, r3, #8
 800b234:	b29b      	uxth	r3, r3
 800b236:	b2da      	uxtb	r2, r3
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b23e:	69fa      	ldr	r2, [r7, #28]
 800b240:	69b9      	ldr	r1, [r7, #24]
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f000 f89b 	bl	800b37e <I2C_WaitOnTXISFlagUntilTimeout>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d001      	beq.n	800b252 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b24e:	2301      	movs	r3, #1
 800b250:	e012      	b.n	800b278 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b252:	893b      	ldrh	r3, [r7, #8]
 800b254:	b2da      	uxtb	r2, r3
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b25c:	69fb      	ldr	r3, [r7, #28]
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	69bb      	ldr	r3, [r7, #24]
 800b262:	2200      	movs	r2, #0
 800b264:	2180      	movs	r1, #128	@ 0x80
 800b266:	68f8      	ldr	r0, [r7, #12]
 800b268:	f000 f830 	bl	800b2cc <I2C_WaitOnFlagUntilTimeout>
 800b26c:	4603      	mov	r3, r0
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d001      	beq.n	800b276 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b272:	2301      	movs	r3, #1
 800b274:	e000      	b.n	800b278 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3710      	adds	r7, #16
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}
 800b280:	80002000 	.word	0x80002000

0800b284 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	699b      	ldr	r3, [r3, #24]
 800b292:	f003 0302 	and.w	r3, r3, #2
 800b296:	2b02      	cmp	r3, #2
 800b298:	d103      	bne.n	800b2a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	699b      	ldr	r3, [r3, #24]
 800b2a8:	f003 0301 	and.w	r3, r3, #1
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d007      	beq.n	800b2c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	699a      	ldr	r2, [r3, #24]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f042 0201 	orr.w	r2, r2, #1
 800b2be:	619a      	str	r2, [r3, #24]
  }
}
 800b2c0:	bf00      	nop
 800b2c2:	370c      	adds	r7, #12
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b084      	sub	sp, #16
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	60f8      	str	r0, [r7, #12]
 800b2d4:	60b9      	str	r1, [r7, #8]
 800b2d6:	603b      	str	r3, [r7, #0]
 800b2d8:	4613      	mov	r3, r2
 800b2da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b2dc:	e03b      	b.n	800b356 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2de:	69ba      	ldr	r2, [r7, #24]
 800b2e0:	6839      	ldr	r1, [r7, #0]
 800b2e2:	68f8      	ldr	r0, [r7, #12]
 800b2e4:	f000 f962 	bl	800b5ac <I2C_IsErrorOccurred>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d001      	beq.n	800b2f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	e041      	b.n	800b376 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2f8:	d02d      	beq.n	800b356 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b2fa:	f7fc fee9 	bl	80080d0 <HAL_GetTick>
 800b2fe:	4602      	mov	r2, r0
 800b300:	69bb      	ldr	r3, [r7, #24]
 800b302:	1ad3      	subs	r3, r2, r3
 800b304:	683a      	ldr	r2, [r7, #0]
 800b306:	429a      	cmp	r2, r3
 800b308:	d302      	bcc.n	800b310 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d122      	bne.n	800b356 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	699a      	ldr	r2, [r3, #24]
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	4013      	ands	r3, r2
 800b31a:	68ba      	ldr	r2, [r7, #8]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	bf0c      	ite	eq
 800b320:	2301      	moveq	r3, #1
 800b322:	2300      	movne	r3, #0
 800b324:	b2db      	uxtb	r3, r3
 800b326:	461a      	mov	r2, r3
 800b328:	79fb      	ldrb	r3, [r7, #7]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d113      	bne.n	800b356 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b332:	f043 0220 	orr.w	r2, r3, #32
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2220      	movs	r2, #32
 800b33e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2200      	movs	r2, #0
 800b346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2200      	movs	r2, #0
 800b34e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b352:	2301      	movs	r3, #1
 800b354:	e00f      	b.n	800b376 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	699a      	ldr	r2, [r3, #24]
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	4013      	ands	r3, r2
 800b360:	68ba      	ldr	r2, [r7, #8]
 800b362:	429a      	cmp	r2, r3
 800b364:	bf0c      	ite	eq
 800b366:	2301      	moveq	r3, #1
 800b368:	2300      	movne	r3, #0
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	461a      	mov	r2, r3
 800b36e:	79fb      	ldrb	r3, [r7, #7]
 800b370:	429a      	cmp	r2, r3
 800b372:	d0b4      	beq.n	800b2de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b374:	2300      	movs	r3, #0
}
 800b376:	4618      	mov	r0, r3
 800b378:	3710      	adds	r7, #16
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}

0800b37e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b37e:	b580      	push	{r7, lr}
 800b380:	b084      	sub	sp, #16
 800b382:	af00      	add	r7, sp, #0
 800b384:	60f8      	str	r0, [r7, #12]
 800b386:	60b9      	str	r1, [r7, #8]
 800b388:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b38a:	e033      	b.n	800b3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	68b9      	ldr	r1, [r7, #8]
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f000 f90b 	bl	800b5ac <I2C_IsErrorOccurred>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d001      	beq.n	800b3a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b39c:	2301      	movs	r3, #1
 800b39e:	e031      	b.n	800b404 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a6:	d025      	beq.n	800b3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b3a8:	f7fc fe92 	bl	80080d0 <HAL_GetTick>
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	1ad3      	subs	r3, r2, r3
 800b3b2:	68ba      	ldr	r2, [r7, #8]
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d302      	bcc.n	800b3be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d11a      	bne.n	800b3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	699b      	ldr	r3, [r3, #24]
 800b3c4:	f003 0302 	and.w	r3, r3, #2
 800b3c8:	2b02      	cmp	r3, #2
 800b3ca:	d013      	beq.n	800b3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3d0:	f043 0220 	orr.w	r2, r3, #32
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	2220      	movs	r2, #32
 800b3dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e007      	b.n	800b404 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	699b      	ldr	r3, [r3, #24]
 800b3fa:	f003 0302 	and.w	r3, r3, #2
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	d1c4      	bne.n	800b38c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b402:	2300      	movs	r3, #0
}
 800b404:	4618      	mov	r0, r3
 800b406:	3710      	adds	r7, #16
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	60f8      	str	r0, [r7, #12]
 800b414:	60b9      	str	r1, [r7, #8]
 800b416:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b418:	e02f      	b.n	800b47a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	68b9      	ldr	r1, [r7, #8]
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	f000 f8c4 	bl	800b5ac <I2C_IsErrorOccurred>
 800b424:	4603      	mov	r3, r0
 800b426:	2b00      	cmp	r3, #0
 800b428:	d001      	beq.n	800b42e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b42a:	2301      	movs	r3, #1
 800b42c:	e02d      	b.n	800b48a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b42e:	f7fc fe4f 	bl	80080d0 <HAL_GetTick>
 800b432:	4602      	mov	r2, r0
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	1ad3      	subs	r3, r2, r3
 800b438:	68ba      	ldr	r2, [r7, #8]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d302      	bcc.n	800b444 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d11a      	bne.n	800b47a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	699b      	ldr	r3, [r3, #24]
 800b44a:	f003 0320 	and.w	r3, r3, #32
 800b44e:	2b20      	cmp	r3, #32
 800b450:	d013      	beq.n	800b47a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b456:	f043 0220 	orr.w	r2, r3, #32
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2220      	movs	r2, #32
 800b462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2200      	movs	r2, #0
 800b46a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2200      	movs	r2, #0
 800b472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b476:	2301      	movs	r3, #1
 800b478:	e007      	b.n	800b48a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	699b      	ldr	r3, [r3, #24]
 800b480:	f003 0320 	and.w	r3, r3, #32
 800b484:	2b20      	cmp	r3, #32
 800b486:	d1c8      	bne.n	800b41a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3710      	adds	r7, #16
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
	...

0800b494 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b086      	sub	sp, #24
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b4a4:	e071      	b.n	800b58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	68b9      	ldr	r1, [r7, #8]
 800b4aa:	68f8      	ldr	r0, [r7, #12]
 800b4ac:	f000 f87e 	bl	800b5ac <I2C_IsErrorOccurred>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d001      	beq.n	800b4ba <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	699b      	ldr	r3, [r3, #24]
 800b4c0:	f003 0320 	and.w	r3, r3, #32
 800b4c4:	2b20      	cmp	r3, #32
 800b4c6:	d13b      	bne.n	800b540 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b4c8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d138      	bne.n	800b540 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	699b      	ldr	r3, [r3, #24]
 800b4d4:	f003 0304 	and.w	r3, r3, #4
 800b4d8:	2b04      	cmp	r3, #4
 800b4da:	d105      	bne.n	800b4e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d001      	beq.n	800b4e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	699b      	ldr	r3, [r3, #24]
 800b4ee:	f003 0310 	and.w	r3, r3, #16
 800b4f2:	2b10      	cmp	r3, #16
 800b4f4:	d121      	bne.n	800b53a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	2210      	movs	r2, #16
 800b4fc:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2204      	movs	r2, #4
 800b502:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	2220      	movs	r2, #32
 800b50a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	6859      	ldr	r1, [r3, #4]
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	4b24      	ldr	r3, [pc, #144]	@ (800b5a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b518:	400b      	ands	r3, r1
 800b51a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2220      	movs	r2, #32
 800b520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2200      	movs	r2, #0
 800b528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b534:	2301      	movs	r3, #1
 800b536:	75fb      	strb	r3, [r7, #23]
 800b538:	e002      	b.n	800b540 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2200      	movs	r2, #0
 800b53e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b540:	f7fc fdc6 	bl	80080d0 <HAL_GetTick>
 800b544:	4602      	mov	r2, r0
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	1ad3      	subs	r3, r2, r3
 800b54a:	68ba      	ldr	r2, [r7, #8]
 800b54c:	429a      	cmp	r2, r3
 800b54e:	d302      	bcc.n	800b556 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d119      	bne.n	800b58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b556:	7dfb      	ldrb	r3, [r7, #23]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d116      	bne.n	800b58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	699b      	ldr	r3, [r3, #24]
 800b562:	f003 0304 	and.w	r3, r3, #4
 800b566:	2b04      	cmp	r3, #4
 800b568:	d00f      	beq.n	800b58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b56e:	f043 0220 	orr.w	r2, r3, #32
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2220      	movs	r2, #32
 800b57a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2200      	movs	r2, #0
 800b582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b586:	2301      	movs	r3, #1
 800b588:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	699b      	ldr	r3, [r3, #24]
 800b590:	f003 0304 	and.w	r3, r3, #4
 800b594:	2b04      	cmp	r3, #4
 800b596:	d002      	beq.n	800b59e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b598:	7dfb      	ldrb	r3, [r7, #23]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d083      	beq.n	800b4a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b59e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3718      	adds	r7, #24
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}
 800b5a8:	fe00e800 	.word	0xfe00e800

0800b5ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b08a      	sub	sp, #40	@ 0x28
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	699b      	ldr	r3, [r3, #24]
 800b5c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b5ce:	69bb      	ldr	r3, [r7, #24]
 800b5d0:	f003 0310 	and.w	r3, r3, #16
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d068      	beq.n	800b6aa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	2210      	movs	r2, #16
 800b5de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b5e0:	e049      	b.n	800b676 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5e8:	d045      	beq.n	800b676 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b5ea:	f7fc fd71 	bl	80080d0 <HAL_GetTick>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	69fb      	ldr	r3, [r7, #28]
 800b5f2:	1ad3      	subs	r3, r2, r3
 800b5f4:	68ba      	ldr	r2, [r7, #8]
 800b5f6:	429a      	cmp	r2, r3
 800b5f8:	d302      	bcc.n	800b600 <I2C_IsErrorOccurred+0x54>
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d13a      	bne.n	800b676 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b60a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b612:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	699b      	ldr	r3, [r3, #24]
 800b61a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b61e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b622:	d121      	bne.n	800b668 <I2C_IsErrorOccurred+0xbc>
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b62a:	d01d      	beq.n	800b668 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b62c:	7cfb      	ldrb	r3, [r7, #19]
 800b62e:	2b20      	cmp	r3, #32
 800b630:	d01a      	beq.n	800b668 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	685a      	ldr	r2, [r3, #4]
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b640:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b642:	f7fc fd45 	bl	80080d0 <HAL_GetTick>
 800b646:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b648:	e00e      	b.n	800b668 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b64a:	f7fc fd41 	bl	80080d0 <HAL_GetTick>
 800b64e:	4602      	mov	r2, r0
 800b650:	69fb      	ldr	r3, [r7, #28]
 800b652:	1ad3      	subs	r3, r2, r3
 800b654:	2b19      	cmp	r3, #25
 800b656:	d907      	bls.n	800b668 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b658:	6a3b      	ldr	r3, [r7, #32]
 800b65a:	f043 0320 	orr.w	r3, r3, #32
 800b65e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b660:	2301      	movs	r3, #1
 800b662:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b666:	e006      	b.n	800b676 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	699b      	ldr	r3, [r3, #24]
 800b66e:	f003 0320 	and.w	r3, r3, #32
 800b672:	2b20      	cmp	r3, #32
 800b674:	d1e9      	bne.n	800b64a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	699b      	ldr	r3, [r3, #24]
 800b67c:	f003 0320 	and.w	r3, r3, #32
 800b680:	2b20      	cmp	r3, #32
 800b682:	d003      	beq.n	800b68c <I2C_IsErrorOccurred+0xe0>
 800b684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d0aa      	beq.n	800b5e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b68c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b690:	2b00      	cmp	r3, #0
 800b692:	d103      	bne.n	800b69c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	2220      	movs	r2, #32
 800b69a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b69c:	6a3b      	ldr	r3, [r7, #32]
 800b69e:	f043 0304 	orr.w	r3, r3, #4
 800b6a2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	699b      	ldr	r3, [r3, #24]
 800b6b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b6b2:	69bb      	ldr	r3, [r7, #24]
 800b6b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d00b      	beq.n	800b6d4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b6bc:	6a3b      	ldr	r3, [r7, #32]
 800b6be:	f043 0301 	orr.w	r3, r3, #1
 800b6c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b6cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b6d4:	69bb      	ldr	r3, [r7, #24]
 800b6d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d00b      	beq.n	800b6f6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b6de:	6a3b      	ldr	r3, [r7, #32]
 800b6e0:	f043 0308 	orr.w	r3, r3, #8
 800b6e4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b6ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d00b      	beq.n	800b718 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b700:	6a3b      	ldr	r3, [r7, #32]
 800b702:	f043 0302 	orr.w	r3, r3, #2
 800b706:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b710:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b712:	2301      	movs	r3, #1
 800b714:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b718:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d01c      	beq.n	800b75a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b720:	68f8      	ldr	r0, [r7, #12]
 800b722:	f7ff fdaf 	bl	800b284 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	6859      	ldr	r1, [r3, #4]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	4b0d      	ldr	r3, [pc, #52]	@ (800b768 <I2C_IsErrorOccurred+0x1bc>)
 800b732:	400b      	ands	r3, r1
 800b734:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b73a:	6a3b      	ldr	r3, [r7, #32]
 800b73c:	431a      	orrs	r2, r3
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2220      	movs	r2, #32
 800b746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	2200      	movs	r2, #0
 800b74e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2200      	movs	r2, #0
 800b756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b75a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3728      	adds	r7, #40	@ 0x28
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}
 800b766:	bf00      	nop
 800b768:	fe00e800 	.word	0xfe00e800

0800b76c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b087      	sub	sp, #28
 800b770:	af00      	add	r7, sp, #0
 800b772:	60f8      	str	r0, [r7, #12]
 800b774:	607b      	str	r3, [r7, #4]
 800b776:	460b      	mov	r3, r1
 800b778:	817b      	strh	r3, [r7, #10]
 800b77a:	4613      	mov	r3, r2
 800b77c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b77e:	897b      	ldrh	r3, [r7, #10]
 800b780:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b784:	7a7b      	ldrb	r3, [r7, #9]
 800b786:	041b      	lsls	r3, r3, #16
 800b788:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b78c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b792:	6a3b      	ldr	r3, [r7, #32]
 800b794:	4313      	orrs	r3, r2
 800b796:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b79a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	685a      	ldr	r2, [r3, #4]
 800b7a2:	6a3b      	ldr	r3, [r7, #32]
 800b7a4:	0d5b      	lsrs	r3, r3, #21
 800b7a6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b7aa:	4b08      	ldr	r3, [pc, #32]	@ (800b7cc <I2C_TransferConfig+0x60>)
 800b7ac:	430b      	orrs	r3, r1
 800b7ae:	43db      	mvns	r3, r3
 800b7b0:	ea02 0103 	and.w	r1, r2, r3
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	697a      	ldr	r2, [r7, #20]
 800b7ba:	430a      	orrs	r2, r1
 800b7bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b7be:	bf00      	nop
 800b7c0:	371c      	adds	r7, #28
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c8:	4770      	bx	lr
 800b7ca:	bf00      	nop
 800b7cc:	03ff63ff 	.word	0x03ff63ff

0800b7d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b083      	sub	sp, #12
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
 800b7d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7e0:	b2db      	uxtb	r3, r3
 800b7e2:	2b20      	cmp	r3, #32
 800b7e4:	d138      	bne.n	800b858 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d101      	bne.n	800b7f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	e032      	b.n	800b85a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2224      	movs	r2, #36	@ 0x24
 800b800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	f022 0201 	bic.w	r2, r2, #1
 800b812:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	681a      	ldr	r2, [r3, #0]
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b822:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	6819      	ldr	r1, [r3, #0]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	683a      	ldr	r2, [r7, #0]
 800b830:	430a      	orrs	r2, r1
 800b832:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f042 0201 	orr.w	r2, r2, #1
 800b842:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2220      	movs	r2, #32
 800b848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b854:	2300      	movs	r3, #0
 800b856:	e000      	b.n	800b85a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b858:	2302      	movs	r3, #2
  }
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	370c      	adds	r7, #12
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr

0800b866 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b866:	b480      	push	{r7}
 800b868:	b085      	sub	sp, #20
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
 800b86e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b876:	b2db      	uxtb	r3, r3
 800b878:	2b20      	cmp	r3, #32
 800b87a:	d139      	bne.n	800b8f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b882:	2b01      	cmp	r3, #1
 800b884:	d101      	bne.n	800b88a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b886:	2302      	movs	r3, #2
 800b888:	e033      	b.n	800b8f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2201      	movs	r2, #1
 800b88e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2224      	movs	r2, #36	@ 0x24
 800b896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f022 0201 	bic.w	r2, r2, #1
 800b8a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b8b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	021b      	lsls	r3, r3, #8
 800b8be:	68fa      	ldr	r2, [r7, #12]
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	68fa      	ldr	r2, [r7, #12]
 800b8ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	681a      	ldr	r2, [r3, #0]
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f042 0201 	orr.w	r2, r2, #1
 800b8da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2220      	movs	r2, #32
 800b8e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	e000      	b.n	800b8f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b8f0:	2302      	movs	r3, #2
  }
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3714      	adds	r7, #20
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr

0800b8fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b084      	sub	sp, #16
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d101      	bne.n	800b910 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b90c:	2301      	movs	r3, #1
 800b90e:	e0c0      	b.n	800ba92 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800b916:	b2db      	uxtb	r3, r3
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d106      	bne.n	800b92a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f00b fd2f 	bl	8017388 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2203      	movs	r2, #3
 800b92e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	4618      	mov	r0, r3
 800b938:	f004 ff7f 	bl	801083a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b93c:	2300      	movs	r3, #0
 800b93e:	73fb      	strb	r3, [r7, #15]
 800b940:	e03e      	b.n	800b9c0 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b942:	7bfa      	ldrb	r2, [r7, #15]
 800b944:	6879      	ldr	r1, [r7, #4]
 800b946:	4613      	mov	r3, r2
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	4413      	add	r3, r2
 800b94c:	00db      	lsls	r3, r3, #3
 800b94e:	440b      	add	r3, r1
 800b950:	3311      	adds	r3, #17
 800b952:	2201      	movs	r2, #1
 800b954:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b956:	7bfa      	ldrb	r2, [r7, #15]
 800b958:	6879      	ldr	r1, [r7, #4]
 800b95a:	4613      	mov	r3, r2
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	4413      	add	r3, r2
 800b960:	00db      	lsls	r3, r3, #3
 800b962:	440b      	add	r3, r1
 800b964:	3310      	adds	r3, #16
 800b966:	7bfa      	ldrb	r2, [r7, #15]
 800b968:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b96a:	7bfa      	ldrb	r2, [r7, #15]
 800b96c:	6879      	ldr	r1, [r7, #4]
 800b96e:	4613      	mov	r3, r2
 800b970:	009b      	lsls	r3, r3, #2
 800b972:	4413      	add	r3, r2
 800b974:	00db      	lsls	r3, r3, #3
 800b976:	440b      	add	r3, r1
 800b978:	3313      	adds	r3, #19
 800b97a:	2200      	movs	r2, #0
 800b97c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b97e:	7bfa      	ldrb	r2, [r7, #15]
 800b980:	6879      	ldr	r1, [r7, #4]
 800b982:	4613      	mov	r3, r2
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	4413      	add	r3, r2
 800b988:	00db      	lsls	r3, r3, #3
 800b98a:	440b      	add	r3, r1
 800b98c:	3320      	adds	r3, #32
 800b98e:	2200      	movs	r2, #0
 800b990:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b992:	7bfa      	ldrb	r2, [r7, #15]
 800b994:	6879      	ldr	r1, [r7, #4]
 800b996:	4613      	mov	r3, r2
 800b998:	009b      	lsls	r3, r3, #2
 800b99a:	4413      	add	r3, r2
 800b99c:	00db      	lsls	r3, r3, #3
 800b99e:	440b      	add	r3, r1
 800b9a0:	3324      	adds	r3, #36	@ 0x24
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b9a6:	7bfb      	ldrb	r3, [r7, #15]
 800b9a8:	6879      	ldr	r1, [r7, #4]
 800b9aa:	1c5a      	adds	r2, r3, #1
 800b9ac:	4613      	mov	r3, r2
 800b9ae:	009b      	lsls	r3, r3, #2
 800b9b0:	4413      	add	r3, r2
 800b9b2:	00db      	lsls	r3, r3, #3
 800b9b4:	440b      	add	r3, r1
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	73fb      	strb	r3, [r7, #15]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	791b      	ldrb	r3, [r3, #4]
 800b9c4:	7bfa      	ldrb	r2, [r7, #15]
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	d3bb      	bcc.n	800b942 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	73fb      	strb	r3, [r7, #15]
 800b9ce:	e044      	b.n	800ba5a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b9d0:	7bfa      	ldrb	r2, [r7, #15]
 800b9d2:	6879      	ldr	r1, [r7, #4]
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	4413      	add	r3, r2
 800b9da:	00db      	lsls	r3, r3, #3
 800b9dc:	440b      	add	r3, r1
 800b9de:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b9e6:	7bfa      	ldrb	r2, [r7, #15]
 800b9e8:	6879      	ldr	r1, [r7, #4]
 800b9ea:	4613      	mov	r3, r2
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	4413      	add	r3, r2
 800b9f0:	00db      	lsls	r3, r3, #3
 800b9f2:	440b      	add	r3, r1
 800b9f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b9f8:	7bfa      	ldrb	r2, [r7, #15]
 800b9fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b9fc:	7bfa      	ldrb	r2, [r7, #15]
 800b9fe:	6879      	ldr	r1, [r7, #4]
 800ba00:	4613      	mov	r3, r2
 800ba02:	009b      	lsls	r3, r3, #2
 800ba04:	4413      	add	r3, r2
 800ba06:	00db      	lsls	r3, r3, #3
 800ba08:	440b      	add	r3, r1
 800ba0a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800ba0e:	2200      	movs	r2, #0
 800ba10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800ba12:	7bfa      	ldrb	r2, [r7, #15]
 800ba14:	6879      	ldr	r1, [r7, #4]
 800ba16:	4613      	mov	r3, r2
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	4413      	add	r3, r2
 800ba1c:	00db      	lsls	r3, r3, #3
 800ba1e:	440b      	add	r3, r1
 800ba20:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800ba24:	2200      	movs	r2, #0
 800ba26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800ba28:	7bfa      	ldrb	r2, [r7, #15]
 800ba2a:	6879      	ldr	r1, [r7, #4]
 800ba2c:	4613      	mov	r3, r2
 800ba2e:	009b      	lsls	r3, r3, #2
 800ba30:	4413      	add	r3, r2
 800ba32:	00db      	lsls	r3, r3, #3
 800ba34:	440b      	add	r3, r1
 800ba36:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800ba3e:	7bfa      	ldrb	r2, [r7, #15]
 800ba40:	6879      	ldr	r1, [r7, #4]
 800ba42:	4613      	mov	r3, r2
 800ba44:	009b      	lsls	r3, r3, #2
 800ba46:	4413      	add	r3, r2
 800ba48:	00db      	lsls	r3, r3, #3
 800ba4a:	440b      	add	r3, r1
 800ba4c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800ba50:	2200      	movs	r2, #0
 800ba52:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba54:	7bfb      	ldrb	r3, [r7, #15]
 800ba56:	3301      	adds	r3, #1
 800ba58:	73fb      	strb	r3, [r7, #15]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	791b      	ldrb	r3, [r3, #4]
 800ba5e:	7bfa      	ldrb	r2, [r7, #15]
 800ba60:	429a      	cmp	r2, r3
 800ba62:	d3b5      	bcc.n	800b9d0 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6818      	ldr	r0, [r3, #0]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	3304      	adds	r3, #4
 800ba6c:	e893 0006 	ldmia.w	r3, {r1, r2}
 800ba70:	f004 fefe 	bl	8010870 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2200      	movs	r2, #0
 800ba78:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	7a9b      	ldrb	r3, [r3, #10]
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d102      	bne.n	800ba90 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f001 fc0e 	bl	800d2ac <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800ba90:	2300      	movs	r3, #0
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3710      	adds	r7, #16
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}

0800ba9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800ba9a:	b580      	push	{r7, lr}
 800ba9c:	b082      	sub	sp, #8
 800ba9e:	af00      	add	r7, sp, #0
 800baa0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800baa8:	2b01      	cmp	r3, #1
 800baaa:	d101      	bne.n	800bab0 <HAL_PCD_Start+0x16>
 800baac:	2302      	movs	r3, #2
 800baae:	e012      	b.n	800bad6 <HAL_PCD_Start+0x3c>
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2201      	movs	r2, #1
 800bab4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4618      	mov	r0, r3
 800babe:	f004 fea5 	bl	801080c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4618      	mov	r0, r3
 800bac8:	f006 fc82 	bl	80123d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}

0800bade <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bade:	b580      	push	{r7, lr}
 800bae0:	b084      	sub	sp, #16
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4618      	mov	r0, r3
 800baec:	f006 fc87 	bl	80123fe <USB_ReadInterrupts>
 800baf0:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d003      	beq.n	800bb04 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f000 fb06 	bl	800c10e <PCD_EP_ISR_Handler>

    return;
 800bb02:	e110      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d013      	beq.n	800bb36 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bb16:	b29a      	uxth	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb20:	b292      	uxth	r2, r2
 800bb22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f00b fcbf 	bl	80174aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800bb2c:	2100      	movs	r1, #0
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f000 f8fc 	bl	800bd2c <HAL_PCD_SetAddress>

    return;
 800bb34:	e0f7      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d00c      	beq.n	800bb5a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bb48:	b29a      	uxth	r2, r3
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bb52:	b292      	uxth	r2, r2
 800bb54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bb58:	e0e5      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d00c      	beq.n	800bb7e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bb6c:	b29a      	uxth	r2, r3
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bb76:	b292      	uxth	r2, r2
 800bb78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bb7c:	e0d3      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d034      	beq.n	800bbf2 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bb90:	b29a      	uxth	r2, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f022 0204 	bic.w	r2, r2, #4
 800bb9a:	b292      	uxth	r2, r2
 800bb9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bba8:	b29a      	uxth	r2, r3
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f022 0208 	bic.w	r2, r2, #8
 800bbb2:	b292      	uxth	r2, r2
 800bbb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bbbe:	2b01      	cmp	r3, #1
 800bbc0:	d107      	bne.n	800bbd2 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bbca:	2100      	movs	r1, #0
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f00b fe5f 	bl	8017890 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f00b fca2 	bl	801751c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bbe0:	b29a      	uxth	r2, r3
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bbea:	b292      	uxth	r2, r2
 800bbec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bbf0:	e099      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d027      	beq.n	800bc4c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bc04:	b29a      	uxth	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f042 0208 	orr.w	r2, r2, #8
 800bc0e:	b292      	uxth	r2, r2
 800bc10:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc1c:	b29a      	uxth	r2, r3
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bc26:	b292      	uxth	r2, r2
 800bc28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bc34:	b29a      	uxth	r2, r3
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f042 0204 	orr.w	r2, r2, #4
 800bc3e:	b292      	uxth	r2, r2
 800bc40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f00b fc4f 	bl	80174e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bc4a:	e06c      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d040      	beq.n	800bcd8 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc5e:	b29a      	uxth	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bc68:	b292      	uxth	r2, r2
 800bc6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d12b      	bne.n	800bcd0 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bc80:	b29a      	uxth	r2, r3
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f042 0204 	orr.w	r2, r2, #4
 800bc8a:	b292      	uxth	r2, r2
 800bc8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bc98:	b29a      	uxth	r2, r3
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f042 0208 	orr.w	r2, r2, #8
 800bca2:	b292      	uxth	r2, r2
 800bca4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2201      	movs	r2, #1
 800bcac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	089b      	lsrs	r3, r3, #2
 800bcbc:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bcc6:	2101      	movs	r1, #1
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f00b fde1 	bl	8017890 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800bcce:	e02a      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f00b fc09 	bl	80174e8 <HAL_PCD_SuspendCallback>
    return;
 800bcd6:	e026      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d00f      	beq.n	800bd02 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bcea:	b29a      	uxth	r2, r3
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800bcf4:	b292      	uxth	r2, r2
 800bcf6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f00b fbc7 	bl	801748e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bd00:	e011      	b.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d00c      	beq.n	800bd26 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bd14:	b29a      	uxth	r2, r3
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bd1e:	b292      	uxth	r2, r2
 800bd20:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bd24:	bf00      	nop
  }
}
 800bd26:	3710      	adds	r7, #16
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}

0800bd2c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b082      	sub	sp, #8
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	460b      	mov	r3, r1
 800bd36:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d101      	bne.n	800bd46 <HAL_PCD_SetAddress+0x1a>
 800bd42:	2302      	movs	r3, #2
 800bd44:	e012      	b.n	800bd6c <HAL_PCD_SetAddress+0x40>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2201      	movs	r2, #1
 800bd4a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	78fa      	ldrb	r2, [r7, #3]
 800bd52:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	78fa      	ldrb	r2, [r7, #3]
 800bd5a:	4611      	mov	r1, r2
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f006 fb23 	bl	80123a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bd6a:	2300      	movs	r3, #0
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3708      	adds	r7, #8
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	4608      	mov	r0, r1
 800bd7e:	4611      	mov	r1, r2
 800bd80:	461a      	mov	r2, r3
 800bd82:	4603      	mov	r3, r0
 800bd84:	70fb      	strb	r3, [r7, #3]
 800bd86:	460b      	mov	r3, r1
 800bd88:	803b      	strh	r3, [r7, #0]
 800bd8a:	4613      	mov	r3, r2
 800bd8c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800bd92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	da0e      	bge.n	800bdb8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bd9a:	78fb      	ldrb	r3, [r7, #3]
 800bd9c:	f003 0207 	and.w	r2, r3, #7
 800bda0:	4613      	mov	r3, r2
 800bda2:	009b      	lsls	r3, r3, #2
 800bda4:	4413      	add	r3, r2
 800bda6:	00db      	lsls	r3, r3, #3
 800bda8:	3310      	adds	r3, #16
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	4413      	add	r3, r2
 800bdae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	705a      	strb	r2, [r3, #1]
 800bdb6:	e00e      	b.n	800bdd6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bdb8:	78fb      	ldrb	r3, [r7, #3]
 800bdba:	f003 0207 	and.w	r2, r3, #7
 800bdbe:	4613      	mov	r3, r2
 800bdc0:	009b      	lsls	r3, r3, #2
 800bdc2:	4413      	add	r3, r2
 800bdc4:	00db      	lsls	r3, r3, #3
 800bdc6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	4413      	add	r3, r2
 800bdce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800bdd6:	78fb      	ldrb	r3, [r7, #3]
 800bdd8:	f003 0307 	and.w	r3, r3, #7
 800bddc:	b2da      	uxtb	r2, r3
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800bde2:	883b      	ldrh	r3, [r7, #0]
 800bde4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	78ba      	ldrb	r2, [r7, #2]
 800bdf0:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800bdf2:	78bb      	ldrb	r3, [r7, #2]
 800bdf4:	2b02      	cmp	r3, #2
 800bdf6:	d102      	bne.n	800bdfe <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800be04:	2b01      	cmp	r3, #1
 800be06:	d101      	bne.n	800be0c <HAL_PCD_EP_Open+0x98>
 800be08:	2302      	movs	r3, #2
 800be0a:	e00e      	b.n	800be2a <HAL_PCD_EP_Open+0xb6>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2201      	movs	r2, #1
 800be10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	68f9      	ldr	r1, [r7, #12]
 800be1a:	4618      	mov	r0, r3
 800be1c:	f004 fd46 	bl	80108ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2200      	movs	r2, #0
 800be24:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800be28:	7afb      	ldrb	r3, [r7, #11]
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3710      	adds	r7, #16
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}

0800be32 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800be32:	b580      	push	{r7, lr}
 800be34:	b084      	sub	sp, #16
 800be36:	af00      	add	r7, sp, #0
 800be38:	6078      	str	r0, [r7, #4]
 800be3a:	460b      	mov	r3, r1
 800be3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800be3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be42:	2b00      	cmp	r3, #0
 800be44:	da0e      	bge.n	800be64 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800be46:	78fb      	ldrb	r3, [r7, #3]
 800be48:	f003 0207 	and.w	r2, r3, #7
 800be4c:	4613      	mov	r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	4413      	add	r3, r2
 800be52:	00db      	lsls	r3, r3, #3
 800be54:	3310      	adds	r3, #16
 800be56:	687a      	ldr	r2, [r7, #4]
 800be58:	4413      	add	r3, r2
 800be5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2201      	movs	r2, #1
 800be60:	705a      	strb	r2, [r3, #1]
 800be62:	e00e      	b.n	800be82 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800be64:	78fb      	ldrb	r3, [r7, #3]
 800be66:	f003 0207 	and.w	r2, r3, #7
 800be6a:	4613      	mov	r3, r2
 800be6c:	009b      	lsls	r3, r3, #2
 800be6e:	4413      	add	r3, r2
 800be70:	00db      	lsls	r3, r3, #3
 800be72:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800be76:	687a      	ldr	r2, [r7, #4]
 800be78:	4413      	add	r3, r2
 800be7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	2200      	movs	r2, #0
 800be80:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800be82:	78fb      	ldrb	r3, [r7, #3]
 800be84:	f003 0307 	and.w	r3, r3, #7
 800be88:	b2da      	uxtb	r2, r3
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800be94:	2b01      	cmp	r3, #1
 800be96:	d101      	bne.n	800be9c <HAL_PCD_EP_Close+0x6a>
 800be98:	2302      	movs	r3, #2
 800be9a:	e00e      	b.n	800beba <HAL_PCD_EP_Close+0x88>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2201      	movs	r2, #1
 800bea0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	68f9      	ldr	r1, [r7, #12]
 800beaa:	4618      	mov	r0, r3
 800beac:	f005 f9e6 	bl	801127c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2200      	movs	r2, #0
 800beb4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800beb8:	2300      	movs	r3, #0
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3710      	adds	r7, #16
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}

0800bec2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bec2:	b580      	push	{r7, lr}
 800bec4:	b086      	sub	sp, #24
 800bec6:	af00      	add	r7, sp, #0
 800bec8:	60f8      	str	r0, [r7, #12]
 800beca:	607a      	str	r2, [r7, #4]
 800becc:	603b      	str	r3, [r7, #0]
 800bece:	460b      	mov	r3, r1
 800bed0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bed2:	7afb      	ldrb	r3, [r7, #11]
 800bed4:	f003 0207 	and.w	r2, r3, #7
 800bed8:	4613      	mov	r3, r2
 800beda:	009b      	lsls	r3, r3, #2
 800bedc:	4413      	add	r3, r2
 800bede:	00db      	lsls	r3, r3, #3
 800bee0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bee4:	68fa      	ldr	r2, [r7, #12]
 800bee6:	4413      	add	r3, r2
 800bee8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	687a      	ldr	r2, [r7, #4]
 800beee:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	683a      	ldr	r2, [r7, #0]
 800bef4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	2200      	movs	r2, #0
 800befa:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	2200      	movs	r2, #0
 800bf00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bf02:	7afb      	ldrb	r3, [r7, #11]
 800bf04:	f003 0307 	and.w	r3, r3, #7
 800bf08:	b2da      	uxtb	r2, r3
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	6979      	ldr	r1, [r7, #20]
 800bf14:	4618      	mov	r0, r3
 800bf16:	f005 fb9e 	bl	8011656 <USB_EPStartXfer>

  return HAL_OK;
 800bf1a:	2300      	movs	r3, #0
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3718      	adds	r7, #24
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	460b      	mov	r3, r1
 800bf2e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800bf30:	78fb      	ldrb	r3, [r7, #3]
 800bf32:	f003 0207 	and.w	r2, r3, #7
 800bf36:	6879      	ldr	r1, [r7, #4]
 800bf38:	4613      	mov	r3, r2
 800bf3a:	009b      	lsls	r3, r3, #2
 800bf3c:	4413      	add	r3, r2
 800bf3e:	00db      	lsls	r3, r3, #3
 800bf40:	440b      	add	r3, r1
 800bf42:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800bf46:	681b      	ldr	r3, [r3, #0]
}
 800bf48:	4618      	mov	r0, r3
 800bf4a:	370c      	adds	r7, #12
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf52:	4770      	bx	lr

0800bf54 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b086      	sub	sp, #24
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	60f8      	str	r0, [r7, #12]
 800bf5c:	607a      	str	r2, [r7, #4]
 800bf5e:	603b      	str	r3, [r7, #0]
 800bf60:	460b      	mov	r3, r1
 800bf62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bf64:	7afb      	ldrb	r3, [r7, #11]
 800bf66:	f003 0207 	and.w	r2, r3, #7
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	009b      	lsls	r3, r3, #2
 800bf6e:	4413      	add	r3, r2
 800bf70:	00db      	lsls	r3, r3, #3
 800bf72:	3310      	adds	r3, #16
 800bf74:	68fa      	ldr	r2, [r7, #12]
 800bf76:	4413      	add	r3, r2
 800bf78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	687a      	ldr	r2, [r7, #4]
 800bf7e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	683a      	ldr	r2, [r7, #0]
 800bf84:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	683a      	ldr	r2, [r7, #0]
 800bf92:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	2200      	movs	r2, #0
 800bf98:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bfa0:	7afb      	ldrb	r3, [r7, #11]
 800bfa2:	f003 0307 	and.w	r3, r3, #7
 800bfa6:	b2da      	uxtb	r2, r3
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	6979      	ldr	r1, [r7, #20]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f005 fb4f 	bl	8011656 <USB_EPStartXfer>

  return HAL_OK;
 800bfb8:	2300      	movs	r3, #0
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3718      	adds	r7, #24
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}

0800bfc2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bfc2:	b580      	push	{r7, lr}
 800bfc4:	b084      	sub	sp, #16
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	6078      	str	r0, [r7, #4]
 800bfca:	460b      	mov	r3, r1
 800bfcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800bfce:	78fb      	ldrb	r3, [r7, #3]
 800bfd0:	f003 0307 	and.w	r3, r3, #7
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	7912      	ldrb	r2, [r2, #4]
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d901      	bls.n	800bfe0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e03e      	b.n	800c05e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800bfe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	da0e      	bge.n	800c006 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bfe8:	78fb      	ldrb	r3, [r7, #3]
 800bfea:	f003 0207 	and.w	r2, r3, #7
 800bfee:	4613      	mov	r3, r2
 800bff0:	009b      	lsls	r3, r3, #2
 800bff2:	4413      	add	r3, r2
 800bff4:	00db      	lsls	r3, r3, #3
 800bff6:	3310      	adds	r3, #16
 800bff8:	687a      	ldr	r2, [r7, #4]
 800bffa:	4413      	add	r3, r2
 800bffc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2201      	movs	r2, #1
 800c002:	705a      	strb	r2, [r3, #1]
 800c004:	e00c      	b.n	800c020 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c006:	78fa      	ldrb	r2, [r7, #3]
 800c008:	4613      	mov	r3, r2
 800c00a:	009b      	lsls	r3, r3, #2
 800c00c:	4413      	add	r3, r2
 800c00e:	00db      	lsls	r3, r3, #3
 800c010:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c014:	687a      	ldr	r2, [r7, #4]
 800c016:	4413      	add	r3, r2
 800c018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	2200      	movs	r2, #0
 800c01e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2201      	movs	r2, #1
 800c024:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c026:	78fb      	ldrb	r3, [r7, #3]
 800c028:	f003 0307 	and.w	r3, r3, #7
 800c02c:	b2da      	uxtb	r2, r3
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c038:	2b01      	cmp	r3, #1
 800c03a:	d101      	bne.n	800c040 <HAL_PCD_EP_SetStall+0x7e>
 800c03c:	2302      	movs	r3, #2
 800c03e:	e00e      	b.n	800c05e <HAL_PCD_EP_SetStall+0x9c>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2201      	movs	r2, #1
 800c044:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	68f9      	ldr	r1, [r7, #12]
 800c04e:	4618      	mov	r0, r3
 800c050:	f006 f8b0 	bl	80121b4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3710      	adds	r7, #16
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c066:	b580      	push	{r7, lr}
 800c068:	b084      	sub	sp, #16
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
 800c06e:	460b      	mov	r3, r1
 800c070:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c072:	78fb      	ldrb	r3, [r7, #3]
 800c074:	f003 030f 	and.w	r3, r3, #15
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	7912      	ldrb	r2, [r2, #4]
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d901      	bls.n	800c084 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c080:	2301      	movs	r3, #1
 800c082:	e040      	b.n	800c106 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	da0e      	bge.n	800c0aa <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c08c:	78fb      	ldrb	r3, [r7, #3]
 800c08e:	f003 0207 	and.w	r2, r3, #7
 800c092:	4613      	mov	r3, r2
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	4413      	add	r3, r2
 800c098:	00db      	lsls	r3, r3, #3
 800c09a:	3310      	adds	r3, #16
 800c09c:	687a      	ldr	r2, [r7, #4]
 800c09e:	4413      	add	r3, r2
 800c0a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	705a      	strb	r2, [r3, #1]
 800c0a8:	e00e      	b.n	800c0c8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c0aa:	78fb      	ldrb	r3, [r7, #3]
 800c0ac:	f003 0207 	and.w	r2, r3, #7
 800c0b0:	4613      	mov	r3, r2
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	4413      	add	r3, r2
 800c0b6:	00db      	lsls	r3, r3, #3
 800c0b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	4413      	add	r3, r2
 800c0c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c0ce:	78fb      	ldrb	r3, [r7, #3]
 800c0d0:	f003 0307 	and.w	r3, r3, #7
 800c0d4:	b2da      	uxtb	r2, r3
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c0e0:	2b01      	cmp	r3, #1
 800c0e2:	d101      	bne.n	800c0e8 <HAL_PCD_EP_ClrStall+0x82>
 800c0e4:	2302      	movs	r3, #2
 800c0e6:	e00e      	b.n	800c106 <HAL_PCD_EP_ClrStall+0xa0>
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	68f9      	ldr	r1, [r7, #12]
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f006 f8ad 	bl	8012256 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2200      	movs	r2, #0
 800c100:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c10e:	b580      	push	{r7, lr}
 800c110:	b092      	sub	sp, #72	@ 0x48
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c116:	e333      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c120:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c122:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c124:	b2db      	uxtb	r3, r3
 800c126:	f003 030f 	and.w	r3, r3, #15
 800c12a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800c12e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c132:	2b00      	cmp	r3, #0
 800c134:	f040 8108 	bne.w	800c348 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c138:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c13a:	f003 0310 	and.w	r3, r3, #16
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d14c      	bne.n	800c1dc <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	881b      	ldrh	r3, [r3, #0]
 800c148:	b29b      	uxth	r3, r3
 800c14a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c14e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c152:	813b      	strh	r3, [r7, #8]
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681a      	ldr	r2, [r3, #0]
 800c158:	893b      	ldrh	r3, [r7, #8]
 800c15a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c15e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c162:	b29b      	uxth	r3, r3
 800c164:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	3310      	adds	r3, #16
 800c16a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c174:	b29b      	uxth	r3, r3
 800c176:	461a      	mov	r2, r3
 800c178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	00db      	lsls	r3, r3, #3
 800c17e:	4413      	add	r3, r2
 800c180:	687a      	ldr	r2, [r7, #4]
 800c182:	6812      	ldr	r2, [r2, #0]
 800c184:	4413      	add	r3, r2
 800c186:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c18a:	881b      	ldrh	r3, [r3, #0]
 800c18c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c192:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800c194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c196:	695a      	ldr	r2, [r3, #20]
 800c198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c19a:	69db      	ldr	r3, [r3, #28]
 800c19c:	441a      	add	r2, r3
 800c19e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1a0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800c1a2:	2100      	movs	r1, #0
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f00b f958 	bl	801745a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	7b1b      	ldrb	r3, [r3, #12]
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	f000 82e5 	beq.w	800c780 <PCD_EP_ISR_Handler+0x672>
 800c1b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1b8:	699b      	ldr	r3, [r3, #24]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	f040 82e0 	bne.w	800c780 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	7b1b      	ldrb	r3, [r3, #12]
 800c1c4:	b2db      	uxtb	r3, r3
 800c1c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c1ca:	b2da      	uxtb	r2, r3
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	731a      	strb	r2, [r3, #12]
 800c1da:	e2d1      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c1e2:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	881b      	ldrh	r3, [r3, #0]
 800c1ea:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800c1ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c1ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d032      	beq.n	800c25c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c1fe:	b29b      	uxth	r3, r3
 800c200:	461a      	mov	r2, r3
 800c202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	00db      	lsls	r3, r3, #3
 800c208:	4413      	add	r3, r2
 800c20a:	687a      	ldr	r2, [r7, #4]
 800c20c:	6812      	ldr	r2, [r2, #0]
 800c20e:	4413      	add	r3, r2
 800c210:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c214:	881b      	ldrh	r3, [r3, #0]
 800c216:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c21a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c21c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	6818      	ldr	r0, [r3, #0]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800c228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c22a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800c22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c22e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c230:	b29b      	uxth	r3, r3
 800c232:	f006 f937 	bl	80124a4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	881b      	ldrh	r3, [r3, #0]
 800c23c:	b29a      	uxth	r2, r3
 800c23e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c242:	4013      	ands	r3, r2
 800c244:	817b      	strh	r3, [r7, #10]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	897a      	ldrh	r2, [r7, #10]
 800c24c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c250:	b292      	uxth	r2, r2
 800c252:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f00b f8d3 	bl	8017400 <HAL_PCD_SetupStageCallback>
 800c25a:	e291      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c25c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c260:	2b00      	cmp	r3, #0
 800c262:	f280 828d 	bge.w	800c780 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	881b      	ldrh	r3, [r3, #0]
 800c26c:	b29a      	uxth	r2, r3
 800c26e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c272:	4013      	ands	r3, r2
 800c274:	81fb      	strh	r3, [r7, #14]
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	89fa      	ldrh	r2, [r7, #14]
 800c27c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c280:	b292      	uxth	r2, r2
 800c282:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	461a      	mov	r2, r3
 800c290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	00db      	lsls	r3, r3, #3
 800c296:	4413      	add	r3, r2
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	6812      	ldr	r2, [r2, #0]
 800c29c:	4413      	add	r3, r2
 800c29e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c2a2:	881b      	ldrh	r3, [r3, #0]
 800c2a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c2a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2aa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800c2ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ae:	69db      	ldr	r3, [r3, #28]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d019      	beq.n	800c2e8 <PCD_EP_ISR_Handler+0x1da>
 800c2b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2b6:	695b      	ldr	r3, [r3, #20]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d015      	beq.n	800c2e8 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	6818      	ldr	r0, [r3, #0]
 800c2c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2c2:	6959      	ldr	r1, [r3, #20]
 800c2c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2c6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800c2c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ca:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c2cc:	b29b      	uxth	r3, r3
 800c2ce:	f006 f8e9 	bl	80124a4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800c2d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d4:	695a      	ldr	r2, [r3, #20]
 800c2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d8:	69db      	ldr	r3, [r3, #28]
 800c2da:	441a      	add	r2, r3
 800c2dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2de:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800c2e0:	2100      	movs	r1, #0
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f00b f89e 	bl	8017424 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	881b      	ldrh	r3, [r3, #0]
 800c2ee:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800c2f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c2f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	f040 8242 	bne.w	800c780 <PCD_EP_ISR_Handler+0x672>
 800c2fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c2fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c302:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c306:	f000 823b 	beq.w	800c780 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	881b      	ldrh	r3, [r3, #0]
 800c310:	b29b      	uxth	r3, r3
 800c312:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c31a:	81bb      	strh	r3, [r7, #12]
 800c31c:	89bb      	ldrh	r3, [r7, #12]
 800c31e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c322:	81bb      	strh	r3, [r7, #12]
 800c324:	89bb      	ldrh	r3, [r7, #12]
 800c326:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c32a:	81bb      	strh	r3, [r7, #12]
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681a      	ldr	r2, [r3, #0]
 800c330:	89bb      	ldrh	r3, [r7, #12]
 800c332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c33a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c33e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c342:	b29b      	uxth	r3, r3
 800c344:	8013      	strh	r3, [r2, #0]
 800c346:	e21b      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	461a      	mov	r2, r3
 800c34e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	4413      	add	r3, r2
 800c356:	881b      	ldrh	r3, [r3, #0]
 800c358:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c35a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c35e:	2b00      	cmp	r3, #0
 800c360:	f280 80f1 	bge.w	800c546 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	461a      	mov	r2, r3
 800c36a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c36e:	009b      	lsls	r3, r3, #2
 800c370:	4413      	add	r3, r2
 800c372:	881b      	ldrh	r3, [r3, #0]
 800c374:	b29a      	uxth	r2, r3
 800c376:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c37a:	4013      	ands	r3, r2
 800c37c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	461a      	mov	r2, r3
 800c384:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c388:	009b      	lsls	r3, r3, #2
 800c38a:	4413      	add	r3, r2
 800c38c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800c38e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c392:	b292      	uxth	r2, r2
 800c394:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800c396:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c39a:	4613      	mov	r3, r2
 800c39c:	009b      	lsls	r3, r3, #2
 800c39e:	4413      	add	r3, r2
 800c3a0:	00db      	lsls	r3, r3, #3
 800c3a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c3a6:	687a      	ldr	r2, [r7, #4]
 800c3a8:	4413      	add	r3, r2
 800c3aa:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800c3ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3ae:	7b1b      	ldrb	r3, [r3, #12]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d123      	bne.n	800c3fc <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3bc:	b29b      	uxth	r3, r3
 800c3be:	461a      	mov	r2, r3
 800c3c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	00db      	lsls	r3, r3, #3
 800c3c6:	4413      	add	r3, r2
 800c3c8:	687a      	ldr	r2, [r7, #4]
 800c3ca:	6812      	ldr	r2, [r2, #0]
 800c3cc:	4413      	add	r3, r2
 800c3ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c3d2:	881b      	ldrh	r3, [r3, #0]
 800c3d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c3d8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800c3dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	f000 808b 	beq.w	800c4fc <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6818      	ldr	r0, [r3, #0]
 800c3ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3ec:	6959      	ldr	r1, [r3, #20]
 800c3ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3f0:	88da      	ldrh	r2, [r3, #6]
 800c3f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c3f6:	f006 f855 	bl	80124a4 <USB_ReadPMA>
 800c3fa:	e07f      	b.n	800c4fc <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800c3fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3fe:	78db      	ldrb	r3, [r3, #3]
 800c400:	2b02      	cmp	r3, #2
 800c402:	d109      	bne.n	800c418 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800c404:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c406:	461a      	mov	r2, r3
 800c408:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f000 f9c6 	bl	800c79c <HAL_PCD_EP_DB_Receive>
 800c410:	4603      	mov	r3, r0
 800c412:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800c416:	e071      	b.n	800c4fc <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	461a      	mov	r2, r3
 800c41e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	4413      	add	r3, r2
 800c426:	881b      	ldrh	r3, [r3, #0]
 800c428:	b29b      	uxth	r3, r3
 800c42a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c42e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c432:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	461a      	mov	r2, r3
 800c43a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	009b      	lsls	r3, r3, #2
 800c440:	441a      	add	r2, r3
 800c442:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c444:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c448:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c44c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c450:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c454:	b29b      	uxth	r3, r3
 800c456:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	461a      	mov	r2, r3
 800c45e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c460:	781b      	ldrb	r3, [r3, #0]
 800c462:	009b      	lsls	r3, r3, #2
 800c464:	4413      	add	r3, r2
 800c466:	881b      	ldrh	r3, [r3, #0]
 800c468:	b29b      	uxth	r3, r3
 800c46a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d022      	beq.n	800c4b8 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c47a:	b29b      	uxth	r3, r3
 800c47c:	461a      	mov	r2, r3
 800c47e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	00db      	lsls	r3, r3, #3
 800c484:	4413      	add	r3, r2
 800c486:	687a      	ldr	r2, [r7, #4]
 800c488:	6812      	ldr	r2, [r2, #0]
 800c48a:	4413      	add	r3, r2
 800c48c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c490:	881b      	ldrh	r3, [r3, #0]
 800c492:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c496:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c49a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d02c      	beq.n	800c4fc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6818      	ldr	r0, [r3, #0]
 800c4a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4a8:	6959      	ldr	r1, [r3, #20]
 800c4aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4ac:	891a      	ldrh	r2, [r3, #8]
 800c4ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c4b2:	f005 fff7 	bl	80124a4 <USB_ReadPMA>
 800c4b6:	e021      	b.n	800c4fc <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	00db      	lsls	r3, r3, #3
 800c4ca:	4413      	add	r3, r2
 800c4cc:	687a      	ldr	r2, [r7, #4]
 800c4ce:	6812      	ldr	r2, [r2, #0]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c4d6:	881b      	ldrh	r3, [r3, #0]
 800c4d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4dc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c4e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d009      	beq.n	800c4fc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6818      	ldr	r0, [r3, #0]
 800c4ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4ee:	6959      	ldr	r1, [r3, #20]
 800c4f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4f2:	895a      	ldrh	r2, [r3, #10]
 800c4f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c4f8:	f005 ffd4 	bl	80124a4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800c4fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4fe:	69da      	ldr	r2, [r3, #28]
 800c500:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c504:	441a      	add	r2, r3
 800c506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c508:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800c50a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c50c:	695a      	ldr	r2, [r3, #20]
 800c50e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c512:	441a      	add	r2, r3
 800c514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c516:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800c518:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c51a:	699b      	ldr	r3, [r3, #24]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d005      	beq.n	800c52c <PCD_EP_ISR_Handler+0x41e>
 800c520:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c526:	691b      	ldr	r3, [r3, #16]
 800c528:	429a      	cmp	r2, r3
 800c52a:	d206      	bcs.n	800c53a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800c52c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	4619      	mov	r1, r3
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f00a ff76 	bl	8017424 <HAL_PCD_DataOutStageCallback>
 800c538:	e005      	b.n	800c546 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c540:	4618      	mov	r0, r3
 800c542:	f005 f888 	bl	8011656 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800c546:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	f000 8117 	beq.w	800c780 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800c552:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c556:	4613      	mov	r3, r2
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	4413      	add	r3, r2
 800c55c:	00db      	lsls	r3, r3, #3
 800c55e:	3310      	adds	r3, #16
 800c560:	687a      	ldr	r2, [r7, #4]
 800c562:	4413      	add	r3, r2
 800c564:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	461a      	mov	r2, r3
 800c56c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c570:	009b      	lsls	r3, r3, #2
 800c572:	4413      	add	r3, r2
 800c574:	881b      	ldrh	r3, [r3, #0]
 800c576:	b29b      	uxth	r3, r3
 800c578:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c57c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c580:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	461a      	mov	r2, r3
 800c588:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c58c:	009b      	lsls	r3, r3, #2
 800c58e:	441a      	add	r2, r3
 800c590:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c592:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c596:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c59a:	b29b      	uxth	r3, r3
 800c59c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800c59e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5a0:	78db      	ldrb	r3, [r3, #3]
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	f040 80a1 	bne.w	800c6ea <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800c5a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800c5ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5b0:	7b1b      	ldrb	r3, [r3, #12]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	f000 8092 	beq.w	800c6dc <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c5b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c5ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d046      	beq.n	800c650 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c5c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5c4:	785b      	ldrb	r3, [r3, #1]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d126      	bne.n	800c618 <PCD_EP_ISR_Handler+0x50a>
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	617b      	str	r3, [r7, #20]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	461a      	mov	r2, r3
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	4413      	add	r3, r2
 800c5e0:	617b      	str	r3, [r7, #20]
 800c5e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5e4:	781b      	ldrb	r3, [r3, #0]
 800c5e6:	00da      	lsls	r2, r3, #3
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	4413      	add	r3, r2
 800c5ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c5f0:	613b      	str	r3, [r7, #16]
 800c5f2:	693b      	ldr	r3, [r7, #16]
 800c5f4:	881b      	ldrh	r3, [r3, #0]
 800c5f6:	b29b      	uxth	r3, r3
 800c5f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5fc:	b29a      	uxth	r2, r3
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	801a      	strh	r2, [r3, #0]
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	881b      	ldrh	r3, [r3, #0]
 800c606:	b29b      	uxth	r3, r3
 800c608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c60c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c610:	b29a      	uxth	r2, r3
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	801a      	strh	r2, [r3, #0]
 800c616:	e061      	b.n	800c6dc <PCD_EP_ISR_Handler+0x5ce>
 800c618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c61a:	785b      	ldrb	r3, [r3, #1]
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d15d      	bne.n	800c6dc <PCD_EP_ISR_Handler+0x5ce>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	61fb      	str	r3, [r7, #28]
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c62e:	b29b      	uxth	r3, r3
 800c630:	461a      	mov	r2, r3
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	4413      	add	r3, r2
 800c636:	61fb      	str	r3, [r7, #28]
 800c638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	00da      	lsls	r2, r3, #3
 800c63e:	69fb      	ldr	r3, [r7, #28]
 800c640:	4413      	add	r3, r2
 800c642:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c646:	61bb      	str	r3, [r7, #24]
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	2200      	movs	r2, #0
 800c64c:	801a      	strh	r2, [r3, #0]
 800c64e:	e045      	b.n	800c6dc <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c658:	785b      	ldrb	r3, [r3, #1]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d126      	bne.n	800c6ac <PCD_EP_ISR_Handler+0x59e>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	627b      	str	r3, [r7, #36]	@ 0x24
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c66c:	b29b      	uxth	r3, r3
 800c66e:	461a      	mov	r2, r3
 800c670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c672:	4413      	add	r3, r2
 800c674:	627b      	str	r3, [r7, #36]	@ 0x24
 800c676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	00da      	lsls	r2, r3, #3
 800c67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67e:	4413      	add	r3, r2
 800c680:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c684:	623b      	str	r3, [r7, #32]
 800c686:	6a3b      	ldr	r3, [r7, #32]
 800c688:	881b      	ldrh	r3, [r3, #0]
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c690:	b29a      	uxth	r2, r3
 800c692:	6a3b      	ldr	r3, [r7, #32]
 800c694:	801a      	strh	r2, [r3, #0]
 800c696:	6a3b      	ldr	r3, [r7, #32]
 800c698:	881b      	ldrh	r3, [r3, #0]
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6a4:	b29a      	uxth	r2, r3
 800c6a6:	6a3b      	ldr	r3, [r7, #32]
 800c6a8:	801a      	strh	r2, [r3, #0]
 800c6aa:	e017      	b.n	800c6dc <PCD_EP_ISR_Handler+0x5ce>
 800c6ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6ae:	785b      	ldrb	r3, [r3, #1]
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	d113      	bne.n	800c6dc <PCD_EP_ISR_Handler+0x5ce>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6bc:	b29b      	uxth	r3, r3
 800c6be:	461a      	mov	r2, r3
 800c6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6c2:	4413      	add	r3, r2
 800c6c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c6c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6c8:	781b      	ldrb	r3, [r3, #0]
 800c6ca:	00da      	lsls	r2, r3, #3
 800c6cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6ce:	4413      	add	r3, r2
 800c6d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c6d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6d8:	2200      	movs	r2, #0
 800c6da:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c6dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f00a feb9 	bl	801745a <HAL_PCD_DataInStageCallback>
 800c6e8:	e04a      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800c6ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d13f      	bne.n	800c774 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6fc:	b29b      	uxth	r3, r3
 800c6fe:	461a      	mov	r2, r3
 800c700:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c702:	781b      	ldrb	r3, [r3, #0]
 800c704:	00db      	lsls	r3, r3, #3
 800c706:	4413      	add	r3, r2
 800c708:	687a      	ldr	r2, [r7, #4]
 800c70a:	6812      	ldr	r2, [r2, #0]
 800c70c:	4413      	add	r3, r2
 800c70e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c712:	881b      	ldrh	r3, [r3, #0]
 800c714:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c718:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800c71a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c71c:	699a      	ldr	r2, [r3, #24]
 800c71e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c720:	429a      	cmp	r2, r3
 800c722:	d906      	bls.n	800c732 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800c724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c726:	699a      	ldr	r2, [r3, #24]
 800c728:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c72a:	1ad2      	subs	r2, r2, r3
 800c72c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c72e:	619a      	str	r2, [r3, #24]
 800c730:	e002      	b.n	800c738 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800c732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c734:	2200      	movs	r2, #0
 800c736:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800c738:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c73a:	699b      	ldr	r3, [r3, #24]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d106      	bne.n	800c74e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c740:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c742:	781b      	ldrb	r3, [r3, #0]
 800c744:	4619      	mov	r1, r3
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f00a fe87 	bl	801745a <HAL_PCD_DataInStageCallback>
 800c74c:	e018      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800c74e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c750:	695a      	ldr	r2, [r3, #20]
 800c752:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c754:	441a      	add	r2, r3
 800c756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c758:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800c75a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c75c:	69da      	ldr	r2, [r3, #28]
 800c75e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c760:	441a      	add	r2, r3
 800c762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c764:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c76c:	4618      	mov	r0, r3
 800c76e:	f004 ff72 	bl	8011656 <USB_EPStartXfer>
 800c772:	e005      	b.n	800c780 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800c774:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c776:	461a      	mov	r2, r3
 800c778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f000 f917 	bl	800c9ae <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c788:	b29b      	uxth	r3, r3
 800c78a:	b21b      	sxth	r3, r3
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	f6ff acc3 	blt.w	800c118 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800c792:	2300      	movs	r3, #0
}
 800c794:	4618      	mov	r0, r3
 800c796:	3748      	adds	r7, #72	@ 0x48
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}

0800c79c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b088      	sub	sp, #32
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	60b9      	str	r1, [r7, #8]
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c7aa:	88fb      	ldrh	r3, [r7, #6]
 800c7ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d07c      	beq.n	800c8ae <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7bc:	b29b      	uxth	r3, r3
 800c7be:	461a      	mov	r2, r3
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	00db      	lsls	r3, r3, #3
 800c7c6:	4413      	add	r3, r2
 800c7c8:	68fa      	ldr	r2, [r7, #12]
 800c7ca:	6812      	ldr	r2, [r2, #0]
 800c7cc:	4413      	add	r3, r2
 800c7ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c7d2:	881b      	ldrh	r3, [r3, #0]
 800c7d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7d8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	699a      	ldr	r2, [r3, #24]
 800c7de:	8b7b      	ldrh	r3, [r7, #26]
 800c7e0:	429a      	cmp	r2, r3
 800c7e2:	d306      	bcc.n	800c7f2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800c7e4:	68bb      	ldr	r3, [r7, #8]
 800c7e6:	699a      	ldr	r2, [r3, #24]
 800c7e8:	8b7b      	ldrh	r3, [r7, #26]
 800c7ea:	1ad2      	subs	r2, r2, r3
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	619a      	str	r2, [r3, #24]
 800c7f0:	e002      	b.n	800c7f8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800c7f2:	68bb      	ldr	r3, [r7, #8]
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	699b      	ldr	r3, [r3, #24]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d123      	bne.n	800c848 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	461a      	mov	r2, r3
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	009b      	lsls	r3, r3, #2
 800c80c:	4413      	add	r3, r2
 800c80e:	881b      	ldrh	r3, [r3, #0]
 800c810:	b29b      	uxth	r3, r3
 800c812:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c81a:	833b      	strh	r3, [r7, #24]
 800c81c:	8b3b      	ldrh	r3, [r7, #24]
 800c81e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c822:	833b      	strh	r3, [r7, #24]
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	461a      	mov	r2, r3
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	009b      	lsls	r3, r3, #2
 800c830:	441a      	add	r2, r3
 800c832:	8b3b      	ldrh	r3, [r7, #24]
 800c834:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c838:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c83c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c844:	b29b      	uxth	r3, r3
 800c846:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c848:	88fb      	ldrh	r3, [r7, #6]
 800c84a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d01f      	beq.n	800c892 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	461a      	mov	r2, r3
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	4413      	add	r3, r2
 800c860:	881b      	ldrh	r3, [r3, #0]
 800c862:	b29b      	uxth	r3, r3
 800c864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c86c:	82fb      	strh	r3, [r7, #22]
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	461a      	mov	r2, r3
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	441a      	add	r2, r3
 800c87c:	8afb      	ldrh	r3, [r7, #22]
 800c87e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c882:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c88a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c88e:	b29b      	uxth	r3, r3
 800c890:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c892:	8b7b      	ldrh	r3, [r7, #26]
 800c894:	2b00      	cmp	r3, #0
 800c896:	f000 8085 	beq.w	800c9a4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	6818      	ldr	r0, [r3, #0]
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	6959      	ldr	r1, [r3, #20]
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	891a      	ldrh	r2, [r3, #8]
 800c8a6:	8b7b      	ldrh	r3, [r7, #26]
 800c8a8:	f005 fdfc 	bl	80124a4 <USB_ReadPMA>
 800c8ac:	e07a      	b.n	800c9a4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8b6:	b29b      	uxth	r3, r3
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	00db      	lsls	r3, r3, #3
 800c8c0:	4413      	add	r3, r2
 800c8c2:	68fa      	ldr	r2, [r7, #12]
 800c8c4:	6812      	ldr	r2, [r2, #0]
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c8cc:	881b      	ldrh	r3, [r3, #0]
 800c8ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8d2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	699a      	ldr	r2, [r3, #24]
 800c8d8:	8b7b      	ldrh	r3, [r7, #26]
 800c8da:	429a      	cmp	r2, r3
 800c8dc:	d306      	bcc.n	800c8ec <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	699a      	ldr	r2, [r3, #24]
 800c8e2:	8b7b      	ldrh	r3, [r7, #26]
 800c8e4:	1ad2      	subs	r2, r2, r3
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	619a      	str	r2, [r3, #24]
 800c8ea:	e002      	b.n	800c8f2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	699b      	ldr	r3, [r3, #24]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d123      	bne.n	800c942 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	461a      	mov	r2, r3
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	781b      	ldrb	r3, [r3, #0]
 800c904:	009b      	lsls	r3, r3, #2
 800c906:	4413      	add	r3, r2
 800c908:	881b      	ldrh	r3, [r3, #0]
 800c90a:	b29b      	uxth	r3, r3
 800c90c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c914:	83fb      	strh	r3, [r7, #30]
 800c916:	8bfb      	ldrh	r3, [r7, #30]
 800c918:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c91c:	83fb      	strh	r3, [r7, #30]
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	461a      	mov	r2, r3
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	781b      	ldrb	r3, [r3, #0]
 800c928:	009b      	lsls	r3, r3, #2
 800c92a:	441a      	add	r2, r3
 800c92c:	8bfb      	ldrh	r3, [r7, #30]
 800c92e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c932:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c93e:	b29b      	uxth	r3, r3
 800c940:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800c942:	88fb      	ldrh	r3, [r7, #6]
 800c944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d11f      	bne.n	800c98c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	461a      	mov	r2, r3
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	781b      	ldrb	r3, [r3, #0]
 800c956:	009b      	lsls	r3, r3, #2
 800c958:	4413      	add	r3, r2
 800c95a:	881b      	ldrh	r3, [r3, #0]
 800c95c:	b29b      	uxth	r3, r3
 800c95e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c966:	83bb      	strh	r3, [r7, #28]
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	461a      	mov	r2, r3
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	009b      	lsls	r3, r3, #2
 800c974:	441a      	add	r2, r3
 800c976:	8bbb      	ldrh	r3, [r7, #28]
 800c978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c97c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c984:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c988:	b29b      	uxth	r3, r3
 800c98a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c98c:	8b7b      	ldrh	r3, [r7, #26]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d008      	beq.n	800c9a4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	6818      	ldr	r0, [r3, #0]
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	6959      	ldr	r1, [r3, #20]
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	895a      	ldrh	r2, [r3, #10]
 800c99e:	8b7b      	ldrh	r3, [r7, #26]
 800c9a0:	f005 fd80 	bl	80124a4 <USB_ReadPMA>
    }
  }

  return count;
 800c9a4:	8b7b      	ldrh	r3, [r7, #26]
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3720      	adds	r7, #32
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}

0800c9ae <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c9ae:	b580      	push	{r7, lr}
 800c9b0:	b0a6      	sub	sp, #152	@ 0x98
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	60f8      	str	r0, [r7, #12]
 800c9b6:	60b9      	str	r1, [r7, #8]
 800c9b8:	4613      	mov	r3, r2
 800c9ba:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c9bc:	88fb      	ldrh	r3, [r7, #6]
 800c9be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	f000 81f7 	beq.w	800cdb6 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9d0:	b29b      	uxth	r3, r3
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	00db      	lsls	r3, r3, #3
 800c9da:	4413      	add	r3, r2
 800c9dc:	68fa      	ldr	r2, [r7, #12]
 800c9de:	6812      	ldr	r2, [r2, #0]
 800c9e0:	4413      	add	r3, r2
 800c9e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c9e6:	881b      	ldrh	r3, [r3, #0]
 800c9e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c9ec:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	699a      	ldr	r2, [r3, #24]
 800c9f4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c9f8:	429a      	cmp	r2, r3
 800c9fa:	d907      	bls.n	800ca0c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	699a      	ldr	r2, [r3, #24]
 800ca00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ca04:	1ad2      	subs	r2, r2, r3
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	619a      	str	r2, [r3, #24]
 800ca0a:	e002      	b.n	800ca12 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	699b      	ldr	r3, [r3, #24]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	f040 80e1 	bne.w	800cbde <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	785b      	ldrb	r3, [r3, #1]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d126      	bne.n	800ca72 <HAL_PCD_EP_DB_Transmit+0xc4>
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	461a      	mov	r2, r3
 800ca36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca38:	4413      	add	r3, r2
 800ca3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	00da      	lsls	r2, r3, #3
 800ca42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca44:	4413      	add	r3, r2
 800ca46:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ca4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca4e:	881b      	ldrh	r3, [r3, #0]
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca56:	b29a      	uxth	r2, r3
 800ca58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca5a:	801a      	strh	r2, [r3, #0]
 800ca5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca5e:	881b      	ldrh	r3, [r3, #0]
 800ca60:	b29b      	uxth	r3, r3
 800ca62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca6a:	b29a      	uxth	r2, r3
 800ca6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca6e:	801a      	strh	r2, [r3, #0]
 800ca70:	e01a      	b.n	800caa8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	785b      	ldrb	r3, [r3, #1]
 800ca76:	2b01      	cmp	r3, #1
 800ca78:	d116      	bne.n	800caa8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca88:	b29b      	uxth	r3, r3
 800ca8a:	461a      	mov	r2, r3
 800ca8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca8e:	4413      	add	r3, r2
 800ca90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	00da      	lsls	r2, r3, #3
 800ca98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca9a:	4413      	add	r3, r2
 800ca9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800caa0:	637b      	str	r3, [r7, #52]	@ 0x34
 800caa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caa4:	2200      	movs	r2, #0
 800caa6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	785b      	ldrb	r3, [r3, #1]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d126      	bne.n	800cb04 <HAL_PCD_EP_DB_Transmit+0x156>
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	623b      	str	r3, [r7, #32]
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cac4:	b29b      	uxth	r3, r3
 800cac6:	461a      	mov	r2, r3
 800cac8:	6a3b      	ldr	r3, [r7, #32]
 800caca:	4413      	add	r3, r2
 800cacc:	623b      	str	r3, [r7, #32]
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	781b      	ldrb	r3, [r3, #0]
 800cad2:	00da      	lsls	r2, r3, #3
 800cad4:	6a3b      	ldr	r3, [r7, #32]
 800cad6:	4413      	add	r3, r2
 800cad8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cadc:	61fb      	str	r3, [r7, #28]
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	881b      	ldrh	r3, [r3, #0]
 800cae2:	b29b      	uxth	r3, r3
 800cae4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cae8:	b29a      	uxth	r2, r3
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	801a      	strh	r2, [r3, #0]
 800caee:	69fb      	ldr	r3, [r7, #28]
 800caf0:	881b      	ldrh	r3, [r3, #0]
 800caf2:	b29b      	uxth	r3, r3
 800caf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800caf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cafc:	b29a      	uxth	r2, r3
 800cafe:	69fb      	ldr	r3, [r7, #28]
 800cb00:	801a      	strh	r2, [r3, #0]
 800cb02:	e017      	b.n	800cb34 <HAL_PCD_EP_DB_Transmit+0x186>
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	785b      	ldrb	r3, [r3, #1]
 800cb08:	2b01      	cmp	r3, #1
 800cb0a:	d113      	bne.n	800cb34 <HAL_PCD_EP_DB_Transmit+0x186>
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb14:	b29b      	uxth	r3, r3
 800cb16:	461a      	mov	r2, r3
 800cb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb1a:	4413      	add	r3, r2
 800cb1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	781b      	ldrb	r3, [r3, #0]
 800cb22:	00da      	lsls	r2, r3, #3
 800cb24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb26:	4413      	add	r3, r2
 800cb28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb30:	2200      	movs	r2, #0
 800cb32:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	78db      	ldrb	r3, [r3, #3]
 800cb38:	2b02      	cmp	r3, #2
 800cb3a:	d123      	bne.n	800cb84 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	461a      	mov	r2, r3
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	4413      	add	r3, r2
 800cb4a:	881b      	ldrh	r3, [r3, #0]
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb56:	837b      	strh	r3, [r7, #26]
 800cb58:	8b7b      	ldrh	r3, [r7, #26]
 800cb5a:	f083 0320 	eor.w	r3, r3, #32
 800cb5e:	837b      	strh	r3, [r7, #26]
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	461a      	mov	r2, r3
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	009b      	lsls	r3, r3, #2
 800cb6c:	441a      	add	r2, r3
 800cb6e:	8b7b      	ldrh	r3, [r7, #26]
 800cb70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cb84:	68bb      	ldr	r3, [r7, #8]
 800cb86:	781b      	ldrb	r3, [r3, #0]
 800cb88:	4619      	mov	r1, r3
 800cb8a:	68f8      	ldr	r0, [r7, #12]
 800cb8c:	f00a fc65 	bl	801745a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cb90:	88fb      	ldrh	r3, [r7, #6]
 800cb92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d01f      	beq.n	800cbda <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	461a      	mov	r2, r3
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	781b      	ldrb	r3, [r3, #0]
 800cba4:	009b      	lsls	r3, r3, #2
 800cba6:	4413      	add	r3, r2
 800cba8:	881b      	ldrh	r3, [r3, #0]
 800cbaa:	b29b      	uxth	r3, r3
 800cbac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbb4:	833b      	strh	r3, [r7, #24]
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	461a      	mov	r2, r3
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	781b      	ldrb	r3, [r3, #0]
 800cbc0:	009b      	lsls	r3, r3, #2
 800cbc2:	441a      	add	r2, r3
 800cbc4:	8b3b      	ldrh	r3, [r7, #24]
 800cbc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cbd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	e31f      	b.n	800d21e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cbde:	88fb      	ldrh	r3, [r7, #6]
 800cbe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d021      	beq.n	800cc2c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	461a      	mov	r2, r3
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	009b      	lsls	r3, r3, #2
 800cbf4:	4413      	add	r3, r2
 800cbf6:	881b      	ldrh	r3, [r3, #0]
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc02:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	461a      	mov	r2, r3
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	009b      	lsls	r3, r3, #2
 800cc12:	441a      	add	r2, r3
 800cc14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cc18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc28:	b29b      	uxth	r3, r3
 800cc2a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	f040 82ca 	bne.w	800d1cc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	695a      	ldr	r2, [r3, #20]
 800cc3c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cc40:	441a      	add	r2, r3
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	69da      	ldr	r2, [r3, #28]
 800cc4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cc4e:	441a      	add	r2, r3
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	6a1a      	ldr	r2, [r3, #32]
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d309      	bcc.n	800cc74 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	6a1a      	ldr	r2, [r3, #32]
 800cc6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc6c:	1ad2      	subs	r2, r2, r3
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	621a      	str	r2, [r3, #32]
 800cc72:	e015      	b.n	800cca0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	6a1b      	ldr	r3, [r3, #32]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d107      	bne.n	800cc8c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800cc7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cc80:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	2200      	movs	r2, #0
 800cc86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800cc8a:	e009      	b.n	800cca0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	6a1b      	ldr	r3, [r3, #32]
 800cc98:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	785b      	ldrb	r3, [r3, #1]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d15f      	bne.n	800cd68 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	461a      	mov	r2, r3
 800ccba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccbc:	4413      	add	r3, r2
 800ccbe:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	00da      	lsls	r2, r3, #3
 800ccc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccc8:	4413      	add	r3, r2
 800ccca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ccce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ccd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccd2:	881b      	ldrh	r3, [r3, #0]
 800ccd4:	b29b      	uxth	r3, r3
 800ccd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ccda:	b29a      	uxth	r2, r3
 800ccdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccde:	801a      	strh	r2, [r3, #0]
 800cce0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d10a      	bne.n	800ccfc <HAL_PCD_EP_DB_Transmit+0x34e>
 800cce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cce8:	881b      	ldrh	r3, [r3, #0]
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ccf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ccf4:	b29a      	uxth	r2, r3
 800ccf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccf8:	801a      	strh	r2, [r3, #0]
 800ccfa:	e051      	b.n	800cda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ccfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ccfe:	2b3e      	cmp	r3, #62	@ 0x3e
 800cd00:	d816      	bhi.n	800cd30 <HAL_PCD_EP_DB_Transmit+0x382>
 800cd02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd04:	085b      	lsrs	r3, r3, #1
 800cd06:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd0a:	f003 0301 	and.w	r3, r3, #1
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d002      	beq.n	800cd18 <HAL_PCD_EP_DB_Transmit+0x36a>
 800cd12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd14:	3301      	adds	r3, #1
 800cd16:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd1a:	881b      	ldrh	r3, [r3, #0]
 800cd1c:	b29a      	uxth	r2, r3
 800cd1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd20:	b29b      	uxth	r3, r3
 800cd22:	029b      	lsls	r3, r3, #10
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	4313      	orrs	r3, r2
 800cd28:	b29a      	uxth	r2, r3
 800cd2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd2c:	801a      	strh	r2, [r3, #0]
 800cd2e:	e037      	b.n	800cda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800cd30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd32:	095b      	lsrs	r3, r3, #5
 800cd34:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd38:	f003 031f 	and.w	r3, r3, #31
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d102      	bne.n	800cd46 <HAL_PCD_EP_DB_Transmit+0x398>
 800cd40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd42:	3b01      	subs	r3, #1
 800cd44:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd48:	881b      	ldrh	r3, [r3, #0]
 800cd4a:	b29a      	uxth	r2, r3
 800cd4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd4e:	b29b      	uxth	r3, r3
 800cd50:	029b      	lsls	r3, r3, #10
 800cd52:	b29b      	uxth	r3, r3
 800cd54:	4313      	orrs	r3, r2
 800cd56:	b29b      	uxth	r3, r3
 800cd58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd60:	b29a      	uxth	r2, r3
 800cd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd64:	801a      	strh	r2, [r3, #0]
 800cd66:	e01b      	b.n	800cda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	785b      	ldrb	r3, [r3, #1]
 800cd6c:	2b01      	cmp	r3, #1
 800cd6e:	d117      	bne.n	800cda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd7e:	b29b      	uxth	r3, r3
 800cd80:	461a      	mov	r2, r3
 800cd82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd84:	4413      	add	r3, r2
 800cd86:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	00da      	lsls	r2, r3, #3
 800cd8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd90:	4413      	add	r3, r2
 800cd92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd96:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd9a:	b29a      	uxth	r2, r3
 800cd9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd9e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6818      	ldr	r0, [r3, #0]
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	6959      	ldr	r1, [r3, #20]
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	891a      	ldrh	r2, [r3, #8]
 800cdac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdae:	b29b      	uxth	r3, r3
 800cdb0:	f005 fb35 	bl	801241e <USB_WritePMA>
 800cdb4:	e20a      	b.n	800d1cc <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdbe:	b29b      	uxth	r3, r3
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	781b      	ldrb	r3, [r3, #0]
 800cdc6:	00db      	lsls	r3, r3, #3
 800cdc8:	4413      	add	r3, r2
 800cdca:	68fa      	ldr	r2, [r7, #12]
 800cdcc:	6812      	ldr	r2, [r2, #0]
 800cdce:	4413      	add	r3, r2
 800cdd0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cdd4:	881b      	ldrh	r3, [r3, #0]
 800cdd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cdda:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	699a      	ldr	r2, [r3, #24]
 800cde2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cde6:	429a      	cmp	r2, r3
 800cde8:	d307      	bcc.n	800cdfa <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	699a      	ldr	r2, [r3, #24]
 800cdee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cdf2:	1ad2      	subs	r2, r2, r3
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	619a      	str	r2, [r3, #24]
 800cdf8:	e002      	b.n	800ce00 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	699b      	ldr	r3, [r3, #24]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	f040 80f6 	bne.w	800cff6 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	785b      	ldrb	r3, [r3, #1]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d126      	bne.n	800ce60 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	677b      	str	r3, [r7, #116]	@ 0x74
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	461a      	mov	r2, r3
 800ce24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce26:	4413      	add	r3, r2
 800ce28:	677b      	str	r3, [r7, #116]	@ 0x74
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	00da      	lsls	r2, r3, #3
 800ce30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce32:	4413      	add	r3, r2
 800ce34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce38:	673b      	str	r3, [r7, #112]	@ 0x70
 800ce3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce3c:	881b      	ldrh	r3, [r3, #0]
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce44:	b29a      	uxth	r2, r3
 800ce46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce48:	801a      	strh	r2, [r3, #0]
 800ce4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce4c:	881b      	ldrh	r3, [r3, #0]
 800ce4e:	b29b      	uxth	r3, r3
 800ce50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce58:	b29a      	uxth	r2, r3
 800ce5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce5c:	801a      	strh	r2, [r3, #0]
 800ce5e:	e01a      	b.n	800ce96 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	785b      	ldrb	r3, [r3, #1]
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d116      	bne.n	800ce96 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce76:	b29b      	uxth	r3, r3
 800ce78:	461a      	mov	r2, r3
 800ce7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce7c:	4413      	add	r3, r2
 800ce7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	781b      	ldrb	r3, [r3, #0]
 800ce84:	00da      	lsls	r2, r3, #3
 800ce86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce88:	4413      	add	r3, r2
 800ce8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ce90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce92:	2200      	movs	r2, #0
 800ce94:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	785b      	ldrb	r3, [r3, #1]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d12f      	bne.n	800cf06 <HAL_PCD_EP_DB_Transmit+0x558>
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ceb6:	b29b      	uxth	r3, r3
 800ceb8:	461a      	mov	r2, r3
 800ceba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cebe:	4413      	add	r3, r2
 800cec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	781b      	ldrb	r3, [r3, #0]
 800cec8:	00da      	lsls	r2, r3, #3
 800ceca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cece:	4413      	add	r3, r2
 800ced0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ced4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ced8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cedc:	881b      	ldrh	r3, [r3, #0]
 800cede:	b29b      	uxth	r3, r3
 800cee0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cee4:	b29a      	uxth	r2, r3
 800cee6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ceea:	801a      	strh	r2, [r3, #0]
 800ceec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cef0:	881b      	ldrh	r3, [r3, #0]
 800cef2:	b29b      	uxth	r3, r3
 800cef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cefc:	b29a      	uxth	r2, r3
 800cefe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf02:	801a      	strh	r2, [r3, #0]
 800cf04:	e01c      	b.n	800cf40 <HAL_PCD_EP_DB_Transmit+0x592>
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	785b      	ldrb	r3, [r3, #1]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d118      	bne.n	800cf40 <HAL_PCD_EP_DB_Transmit+0x592>
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf16:	b29b      	uxth	r3, r3
 800cf18:	461a      	mov	r2, r3
 800cf1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf1e:	4413      	add	r3, r2
 800cf20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	00da      	lsls	r2, r3, #3
 800cf2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf2e:	4413      	add	r3, r2
 800cf30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800cf40:	68bb      	ldr	r3, [r7, #8]
 800cf42:	78db      	ldrb	r3, [r3, #3]
 800cf44:	2b02      	cmp	r3, #2
 800cf46:	d127      	bne.n	800cf98 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	461a      	mov	r2, r3
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	781b      	ldrb	r3, [r3, #0]
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	4413      	add	r3, r2
 800cf56:	881b      	ldrh	r3, [r3, #0]
 800cf58:	b29b      	uxth	r3, r3
 800cf5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf62:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800cf66:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cf6a:	f083 0320 	eor.w	r3, r3, #32
 800cf6e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	461a      	mov	r2, r3
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	781b      	ldrb	r3, [r3, #0]
 800cf7c:	009b      	lsls	r3, r3, #2
 800cf7e:	441a      	add	r2, r3
 800cf80:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cf84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf94:	b29b      	uxth	r3, r3
 800cf96:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	68f8      	ldr	r0, [r7, #12]
 800cfa0:	f00a fa5b 	bl	801745a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800cfa4:	88fb      	ldrh	r3, [r7, #6]
 800cfa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d121      	bne.n	800cff2 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	461a      	mov	r2, r3
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	009b      	lsls	r3, r3, #2
 800cfba:	4413      	add	r3, r2
 800cfbc:	881b      	ldrh	r3, [r3, #0]
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfc8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	781b      	ldrb	r3, [r3, #0]
 800cfd6:	009b      	lsls	r3, r3, #2
 800cfd8:	441a      	add	r2, r3
 800cfda:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800cfde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfe2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfe6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cfea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfee:	b29b      	uxth	r3, r3
 800cff0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800cff2:	2300      	movs	r3, #0
 800cff4:	e113      	b.n	800d21e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800cff6:	88fb      	ldrh	r3, [r7, #6]
 800cff8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d121      	bne.n	800d044 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	461a      	mov	r2, r3
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	009b      	lsls	r3, r3, #2
 800d00c:	4413      	add	r3, r2
 800d00e:	881b      	ldrh	r3, [r3, #0]
 800d010:	b29b      	uxth	r3, r3
 800d012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d01a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	461a      	mov	r2, r3
 800d024:	68bb      	ldr	r3, [r7, #8]
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	009b      	lsls	r3, r3, #2
 800d02a:	441a      	add	r2, r3
 800d02c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d030:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d034:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d038:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d03c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d040:	b29b      	uxth	r3, r3
 800d042:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d044:	68bb      	ldr	r3, [r7, #8]
 800d046:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d04a:	2b01      	cmp	r3, #1
 800d04c:	f040 80be 	bne.w	800d1cc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	695a      	ldr	r2, [r3, #20]
 800d054:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d058:	441a      	add	r2, r3
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	69da      	ldr	r2, [r3, #28]
 800d062:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d066:	441a      	add	r2, r3
 800d068:	68bb      	ldr	r3, [r7, #8]
 800d06a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	6a1a      	ldr	r2, [r3, #32]
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	691b      	ldr	r3, [r3, #16]
 800d074:	429a      	cmp	r2, r3
 800d076:	d309      	bcc.n	800d08c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	691b      	ldr	r3, [r3, #16]
 800d07c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d07e:	68bb      	ldr	r3, [r7, #8]
 800d080:	6a1a      	ldr	r2, [r3, #32]
 800d082:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d084:	1ad2      	subs	r2, r2, r3
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	621a      	str	r2, [r3, #32]
 800d08a:	e015      	b.n	800d0b8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	6a1b      	ldr	r3, [r3, #32]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d107      	bne.n	800d0a4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800d094:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d098:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	2200      	movs	r2, #0
 800d09e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d0a2:	e009      	b.n	800d0b8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	6a1b      	ldr	r3, [r3, #32]
 800d0a8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	785b      	ldrb	r3, [r3, #1]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d15f      	bne.n	800d186 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d0d4:	b29b      	uxth	r3, r3
 800d0d6:	461a      	mov	r2, r3
 800d0d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0da:	4413      	add	r3, r2
 800d0dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	781b      	ldrb	r3, [r3, #0]
 800d0e2:	00da      	lsls	r2, r3, #3
 800d0e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0e6:	4413      	add	r3, r2
 800d0e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d0ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800d0ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0f0:	881b      	ldrh	r3, [r3, #0]
 800d0f2:	b29b      	uxth	r3, r3
 800d0f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0f8:	b29a      	uxth	r2, r3
 800d0fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0fc:	801a      	strh	r2, [r3, #0]
 800d0fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d100:	2b00      	cmp	r3, #0
 800d102:	d10a      	bne.n	800d11a <HAL_PCD_EP_DB_Transmit+0x76c>
 800d104:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d106:	881b      	ldrh	r3, [r3, #0]
 800d108:	b29b      	uxth	r3, r3
 800d10a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d10e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d112:	b29a      	uxth	r2, r3
 800d114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d116:	801a      	strh	r2, [r3, #0]
 800d118:	e04e      	b.n	800d1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d11a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d11c:	2b3e      	cmp	r3, #62	@ 0x3e
 800d11e:	d816      	bhi.n	800d14e <HAL_PCD_EP_DB_Transmit+0x7a0>
 800d120:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d122:	085b      	lsrs	r3, r3, #1
 800d124:	663b      	str	r3, [r7, #96]	@ 0x60
 800d126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d128:	f003 0301 	and.w	r3, r3, #1
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d002      	beq.n	800d136 <HAL_PCD_EP_DB_Transmit+0x788>
 800d130:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d132:	3301      	adds	r3, #1
 800d134:	663b      	str	r3, [r7, #96]	@ 0x60
 800d136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d138:	881b      	ldrh	r3, [r3, #0]
 800d13a:	b29a      	uxth	r2, r3
 800d13c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d13e:	b29b      	uxth	r3, r3
 800d140:	029b      	lsls	r3, r3, #10
 800d142:	b29b      	uxth	r3, r3
 800d144:	4313      	orrs	r3, r2
 800d146:	b29a      	uxth	r2, r3
 800d148:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d14a:	801a      	strh	r2, [r3, #0]
 800d14c:	e034      	b.n	800d1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d14e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d150:	095b      	lsrs	r3, r3, #5
 800d152:	663b      	str	r3, [r7, #96]	@ 0x60
 800d154:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d156:	f003 031f 	and.w	r3, r3, #31
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d102      	bne.n	800d164 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800d15e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d160:	3b01      	subs	r3, #1
 800d162:	663b      	str	r3, [r7, #96]	@ 0x60
 800d164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d166:	881b      	ldrh	r3, [r3, #0]
 800d168:	b29a      	uxth	r2, r3
 800d16a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d16c:	b29b      	uxth	r3, r3
 800d16e:	029b      	lsls	r3, r3, #10
 800d170:	b29b      	uxth	r3, r3
 800d172:	4313      	orrs	r3, r2
 800d174:	b29b      	uxth	r3, r3
 800d176:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d17a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d17e:	b29a      	uxth	r2, r3
 800d180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d182:	801a      	strh	r2, [r3, #0]
 800d184:	e018      	b.n	800d1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	785b      	ldrb	r3, [r3, #1]
 800d18a:	2b01      	cmp	r3, #1
 800d18c:	d114      	bne.n	800d1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d196:	b29b      	uxth	r3, r3
 800d198:	461a      	mov	r2, r3
 800d19a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d19c:	4413      	add	r3, r2
 800d19e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	00da      	lsls	r2, r3, #3
 800d1a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1a8:	4413      	add	r3, r2
 800d1aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d1ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d1b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1b2:	b29a      	uxth	r2, r3
 800d1b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1b6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	6818      	ldr	r0, [r3, #0]
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	6959      	ldr	r1, [r3, #20]
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	895a      	ldrh	r2, [r3, #10]
 800d1c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	f005 f929 	bl	801241e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	461a      	mov	r2, r3
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	009b      	lsls	r3, r3, #2
 800d1d8:	4413      	add	r3, r2
 800d1da:	881b      	ldrh	r3, [r3, #0]
 800d1dc:	b29b      	uxth	r3, r3
 800d1de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1e6:	82fb      	strh	r3, [r7, #22]
 800d1e8:	8afb      	ldrh	r3, [r7, #22]
 800d1ea:	f083 0310 	eor.w	r3, r3, #16
 800d1ee:	82fb      	strh	r3, [r7, #22]
 800d1f0:	8afb      	ldrh	r3, [r7, #22]
 800d1f2:	f083 0320 	eor.w	r3, r3, #32
 800d1f6:	82fb      	strh	r3, [r7, #22]
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	461a      	mov	r2, r3
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	009b      	lsls	r3, r3, #2
 800d204:	441a      	add	r2, r3
 800d206:	8afb      	ldrh	r3, [r7, #22]
 800d208:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d20c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d214:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d218:	b29b      	uxth	r3, r3
 800d21a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800d21c:	2300      	movs	r3, #0
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3798      	adds	r7, #152	@ 0x98
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}

0800d226 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800d226:	b480      	push	{r7}
 800d228:	b087      	sub	sp, #28
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	60f8      	str	r0, [r7, #12]
 800d22e:	607b      	str	r3, [r7, #4]
 800d230:	460b      	mov	r3, r1
 800d232:	817b      	strh	r3, [r7, #10]
 800d234:	4613      	mov	r3, r2
 800d236:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800d238:	897b      	ldrh	r3, [r7, #10]
 800d23a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d23e:	b29b      	uxth	r3, r3
 800d240:	2b00      	cmp	r3, #0
 800d242:	d00b      	beq.n	800d25c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d244:	897b      	ldrh	r3, [r7, #10]
 800d246:	f003 0207 	and.w	r2, r3, #7
 800d24a:	4613      	mov	r3, r2
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	4413      	add	r3, r2
 800d250:	00db      	lsls	r3, r3, #3
 800d252:	3310      	adds	r3, #16
 800d254:	68fa      	ldr	r2, [r7, #12]
 800d256:	4413      	add	r3, r2
 800d258:	617b      	str	r3, [r7, #20]
 800d25a:	e009      	b.n	800d270 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d25c:	897a      	ldrh	r2, [r7, #10]
 800d25e:	4613      	mov	r3, r2
 800d260:	009b      	lsls	r3, r3, #2
 800d262:	4413      	add	r3, r2
 800d264:	00db      	lsls	r3, r3, #3
 800d266:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d26a:	68fa      	ldr	r2, [r7, #12]
 800d26c:	4413      	add	r3, r2
 800d26e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800d270:	893b      	ldrh	r3, [r7, #8]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d107      	bne.n	800d286 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	2200      	movs	r2, #0
 800d27a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	b29a      	uxth	r2, r3
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	80da      	strh	r2, [r3, #6]
 800d284:	e00b      	b.n	800d29e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800d286:	697b      	ldr	r3, [r7, #20]
 800d288:	2201      	movs	r2, #1
 800d28a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	b29a      	uxth	r2, r3
 800d290:	697b      	ldr	r3, [r7, #20]
 800d292:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	0c1b      	lsrs	r3, r3, #16
 800d298:	b29a      	uxth	r2, r3
 800d29a:	697b      	ldr	r3, [r7, #20]
 800d29c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d29e:	2300      	movs	r3, #0
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	371c      	adds	r7, #28
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2201      	movs	r2, #1
 800d2be:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d2d0:	b29b      	uxth	r3, r3
 800d2d2:	f043 0301 	orr.w	r3, r3, #1
 800d2d6:	b29a      	uxth	r2, r3
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d2e4:	b29b      	uxth	r3, r3
 800d2e6:	f043 0302 	orr.w	r3, r3, #2
 800d2ea:	b29a      	uxth	r2, r3
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800d2f2:	2300      	movs	r3, #0
}
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	3714      	adds	r7, #20
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fe:	4770      	bx	lr

0800d300 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d300:	b480      	push	{r7}
 800d302:	b085      	sub	sp, #20
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d141      	bne.n	800d392 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d30e:	4b4b      	ldr	r3, [pc, #300]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d31a:	d131      	bne.n	800d380 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d31c:	4b47      	ldr	r3, [pc, #284]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d31e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d322:	4a46      	ldr	r2, [pc, #280]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d328:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d32c:	4b43      	ldr	r3, [pc, #268]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d334:	4a41      	ldr	r2, [pc, #260]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d336:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d33a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d33c:	4b40      	ldr	r3, [pc, #256]	@ (800d440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	2232      	movs	r2, #50	@ 0x32
 800d342:	fb02 f303 	mul.w	r3, r2, r3
 800d346:	4a3f      	ldr	r2, [pc, #252]	@ (800d444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d348:	fba2 2303 	umull	r2, r3, r2, r3
 800d34c:	0c9b      	lsrs	r3, r3, #18
 800d34e:	3301      	adds	r3, #1
 800d350:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d352:	e002      	b.n	800d35a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	3b01      	subs	r3, #1
 800d358:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d35a:	4b38      	ldr	r3, [pc, #224]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d35c:	695b      	ldr	r3, [r3, #20]
 800d35e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d366:	d102      	bne.n	800d36e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d1f2      	bne.n	800d354 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d36e:	4b33      	ldr	r3, [pc, #204]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d370:	695b      	ldr	r3, [r3, #20]
 800d372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d37a:	d158      	bne.n	800d42e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d37c:	2303      	movs	r3, #3
 800d37e:	e057      	b.n	800d430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d380:	4b2e      	ldr	r3, [pc, #184]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d386:	4a2d      	ldr	r2, [pc, #180]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d38c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d390:	e04d      	b.n	800d42e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d398:	d141      	bne.n	800d41e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d39a:	4b28      	ldr	r3, [pc, #160]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d3a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3a6:	d131      	bne.n	800d40c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d3a8:	4b24      	ldr	r3, [pc, #144]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3ae:	4a23      	ldr	r2, [pc, #140]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d3b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d3b8:	4b20      	ldr	r3, [pc, #128]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d3c0:	4a1e      	ldr	r2, [pc, #120]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d3c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d3c8:	4b1d      	ldr	r3, [pc, #116]	@ (800d440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	2232      	movs	r2, #50	@ 0x32
 800d3ce:	fb02 f303 	mul.w	r3, r2, r3
 800d3d2:	4a1c      	ldr	r2, [pc, #112]	@ (800d444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800d3d8:	0c9b      	lsrs	r3, r3, #18
 800d3da:	3301      	adds	r3, #1
 800d3dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d3de:	e002      	b.n	800d3e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	3b01      	subs	r3, #1
 800d3e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d3e6:	4b15      	ldr	r3, [pc, #84]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3e8:	695b      	ldr	r3, [r3, #20]
 800d3ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d3ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3f2:	d102      	bne.n	800d3fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d1f2      	bne.n	800d3e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d3fa:	4b10      	ldr	r3, [pc, #64]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3fc:	695b      	ldr	r3, [r3, #20]
 800d3fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d406:	d112      	bne.n	800d42e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d408:	2303      	movs	r3, #3
 800d40a:	e011      	b.n	800d430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d40c:	4b0b      	ldr	r3, [pc, #44]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d40e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d412:	4a0a      	ldr	r2, [pc, #40]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d418:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d41c:	e007      	b.n	800d42e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d41e:	4b07      	ldr	r3, [pc, #28]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d426:	4a05      	ldr	r2, [pc, #20]	@ (800d43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d428:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d42c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d42e:	2300      	movs	r3, #0
}
 800d430:	4618      	mov	r0, r3
 800d432:	3714      	adds	r7, #20
 800d434:	46bd      	mov	sp, r7
 800d436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43a:	4770      	bx	lr
 800d43c:	40007000 	.word	0x40007000
 800d440:	20000004 	.word	0x20000004
 800d444:	431bde83 	.word	0x431bde83

0800d448 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d448:	b480      	push	{r7}
 800d44a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d44c:	4b05      	ldr	r3, [pc, #20]	@ (800d464 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d44e:	689b      	ldr	r3, [r3, #8]
 800d450:	4a04      	ldr	r2, [pc, #16]	@ (800d464 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d456:	6093      	str	r3, [r2, #8]
}
 800d458:	bf00      	nop
 800d45a:	46bd      	mov	sp, r7
 800d45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d460:	4770      	bx	lr
 800d462:	bf00      	nop
 800d464:	40007000 	.word	0x40007000

0800d468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b088      	sub	sp, #32
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d101      	bne.n	800d47a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d476:	2301      	movs	r3, #1
 800d478:	e2fe      	b.n	800da78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f003 0301 	and.w	r3, r3, #1
 800d482:	2b00      	cmp	r3, #0
 800d484:	d075      	beq.n	800d572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d486:	4b97      	ldr	r3, [pc, #604]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d488:	689b      	ldr	r3, [r3, #8]
 800d48a:	f003 030c 	and.w	r3, r3, #12
 800d48e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d490:	4b94      	ldr	r3, [pc, #592]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	f003 0303 	and.w	r3, r3, #3
 800d498:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d49a:	69bb      	ldr	r3, [r7, #24]
 800d49c:	2b0c      	cmp	r3, #12
 800d49e:	d102      	bne.n	800d4a6 <HAL_RCC_OscConfig+0x3e>
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	2b03      	cmp	r3, #3
 800d4a4:	d002      	beq.n	800d4ac <HAL_RCC_OscConfig+0x44>
 800d4a6:	69bb      	ldr	r3, [r7, #24]
 800d4a8:	2b08      	cmp	r3, #8
 800d4aa:	d10b      	bne.n	800d4c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d4ac:	4b8d      	ldr	r3, [pc, #564]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d05b      	beq.n	800d570 <HAL_RCC_OscConfig+0x108>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	685b      	ldr	r3, [r3, #4]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d157      	bne.n	800d570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	e2d9      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	685b      	ldr	r3, [r3, #4]
 800d4c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4cc:	d106      	bne.n	800d4dc <HAL_RCC_OscConfig+0x74>
 800d4ce:	4b85      	ldr	r3, [pc, #532]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a84      	ldr	r2, [pc, #528]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d4d8:	6013      	str	r3, [r2, #0]
 800d4da:	e01d      	b.n	800d518 <HAL_RCC_OscConfig+0xb0>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	685b      	ldr	r3, [r3, #4]
 800d4e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d4e4:	d10c      	bne.n	800d500 <HAL_RCC_OscConfig+0x98>
 800d4e6:	4b7f      	ldr	r3, [pc, #508]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	4a7e      	ldr	r2, [pc, #504]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d4f0:	6013      	str	r3, [r2, #0]
 800d4f2:	4b7c      	ldr	r3, [pc, #496]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4a7b      	ldr	r2, [pc, #492]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d4f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d4fc:	6013      	str	r3, [r2, #0]
 800d4fe:	e00b      	b.n	800d518 <HAL_RCC_OscConfig+0xb0>
 800d500:	4b78      	ldr	r3, [pc, #480]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4a77      	ldr	r2, [pc, #476]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d50a:	6013      	str	r3, [r2, #0]
 800d50c:	4b75      	ldr	r3, [pc, #468]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a74      	ldr	r2, [pc, #464]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	685b      	ldr	r3, [r3, #4]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d013      	beq.n	800d548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d520:	f7fa fdd6 	bl	80080d0 <HAL_GetTick>
 800d524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d526:	e008      	b.n	800d53a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d528:	f7fa fdd2 	bl	80080d0 <HAL_GetTick>
 800d52c:	4602      	mov	r2, r0
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	1ad3      	subs	r3, r2, r3
 800d532:	2b64      	cmp	r3, #100	@ 0x64
 800d534:	d901      	bls.n	800d53a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d536:	2303      	movs	r3, #3
 800d538:	e29e      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d53a:	4b6a      	ldr	r3, [pc, #424]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d542:	2b00      	cmp	r3, #0
 800d544:	d0f0      	beq.n	800d528 <HAL_RCC_OscConfig+0xc0>
 800d546:	e014      	b.n	800d572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d548:	f7fa fdc2 	bl	80080d0 <HAL_GetTick>
 800d54c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d54e:	e008      	b.n	800d562 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d550:	f7fa fdbe 	bl	80080d0 <HAL_GetTick>
 800d554:	4602      	mov	r2, r0
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	1ad3      	subs	r3, r2, r3
 800d55a:	2b64      	cmp	r3, #100	@ 0x64
 800d55c:	d901      	bls.n	800d562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d55e:	2303      	movs	r3, #3
 800d560:	e28a      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d562:	4b60      	ldr	r3, [pc, #384]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d1f0      	bne.n	800d550 <HAL_RCC_OscConfig+0xe8>
 800d56e:	e000      	b.n	800d572 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f003 0302 	and.w	r3, r3, #2
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d075      	beq.n	800d66a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d57e:	4b59      	ldr	r3, [pc, #356]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d580:	689b      	ldr	r3, [r3, #8]
 800d582:	f003 030c 	and.w	r3, r3, #12
 800d586:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d588:	4b56      	ldr	r3, [pc, #344]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d58a:	68db      	ldr	r3, [r3, #12]
 800d58c:	f003 0303 	and.w	r3, r3, #3
 800d590:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d592:	69bb      	ldr	r3, [r7, #24]
 800d594:	2b0c      	cmp	r3, #12
 800d596:	d102      	bne.n	800d59e <HAL_RCC_OscConfig+0x136>
 800d598:	697b      	ldr	r3, [r7, #20]
 800d59a:	2b02      	cmp	r3, #2
 800d59c:	d002      	beq.n	800d5a4 <HAL_RCC_OscConfig+0x13c>
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	2b04      	cmp	r3, #4
 800d5a2:	d11f      	bne.n	800d5e4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d5a4:	4b4f      	ldr	r3, [pc, #316]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d005      	beq.n	800d5bc <HAL_RCC_OscConfig+0x154>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	68db      	ldr	r3, [r3, #12]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d101      	bne.n	800d5bc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	e25d      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d5bc:	4b49      	ldr	r3, [pc, #292]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d5be:	685b      	ldr	r3, [r3, #4]
 800d5c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	691b      	ldr	r3, [r3, #16]
 800d5c8:	061b      	lsls	r3, r3, #24
 800d5ca:	4946      	ldr	r1, [pc, #280]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d5cc:	4313      	orrs	r3, r2
 800d5ce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d5d0:	4b45      	ldr	r3, [pc, #276]	@ (800d6e8 <HAL_RCC_OscConfig+0x280>)
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f7fa fd2f 	bl	8008038 <HAL_InitTick>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d043      	beq.n	800d668 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	e249      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	68db      	ldr	r3, [r3, #12]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d023      	beq.n	800d634 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d5ec:	4b3d      	ldr	r3, [pc, #244]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4a3c      	ldr	r2, [pc, #240]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d5f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d5f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5f8:	f7fa fd6a 	bl	80080d0 <HAL_GetTick>
 800d5fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d5fe:	e008      	b.n	800d612 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d600:	f7fa fd66 	bl	80080d0 <HAL_GetTick>
 800d604:	4602      	mov	r2, r0
 800d606:	693b      	ldr	r3, [r7, #16]
 800d608:	1ad3      	subs	r3, r2, r3
 800d60a:	2b02      	cmp	r3, #2
 800d60c:	d901      	bls.n	800d612 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d60e:	2303      	movs	r3, #3
 800d610:	e232      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d612:	4b34      	ldr	r3, [pc, #208]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d0f0      	beq.n	800d600 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d61e:	4b31      	ldr	r3, [pc, #196]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d620:	685b      	ldr	r3, [r3, #4]
 800d622:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	691b      	ldr	r3, [r3, #16]
 800d62a:	061b      	lsls	r3, r3, #24
 800d62c:	492d      	ldr	r1, [pc, #180]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d62e:	4313      	orrs	r3, r2
 800d630:	604b      	str	r3, [r1, #4]
 800d632:	e01a      	b.n	800d66a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d634:	4b2b      	ldr	r3, [pc, #172]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	4a2a      	ldr	r2, [pc, #168]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d63a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d63e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d640:	f7fa fd46 	bl	80080d0 <HAL_GetTick>
 800d644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d646:	e008      	b.n	800d65a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d648:	f7fa fd42 	bl	80080d0 <HAL_GetTick>
 800d64c:	4602      	mov	r2, r0
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	1ad3      	subs	r3, r2, r3
 800d652:	2b02      	cmp	r3, #2
 800d654:	d901      	bls.n	800d65a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d656:	2303      	movs	r3, #3
 800d658:	e20e      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d65a:	4b22      	ldr	r3, [pc, #136]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d662:	2b00      	cmp	r3, #0
 800d664:	d1f0      	bne.n	800d648 <HAL_RCC_OscConfig+0x1e0>
 800d666:	e000      	b.n	800d66a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d668:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f003 0308 	and.w	r3, r3, #8
 800d672:	2b00      	cmp	r3, #0
 800d674:	d041      	beq.n	800d6fa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	695b      	ldr	r3, [r3, #20]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d01c      	beq.n	800d6b8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d67e:	4b19      	ldr	r3, [pc, #100]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d684:	4a17      	ldr	r2, [pc, #92]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d686:	f043 0301 	orr.w	r3, r3, #1
 800d68a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d68e:	f7fa fd1f 	bl	80080d0 <HAL_GetTick>
 800d692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d694:	e008      	b.n	800d6a8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d696:	f7fa fd1b 	bl	80080d0 <HAL_GetTick>
 800d69a:	4602      	mov	r2, r0
 800d69c:	693b      	ldr	r3, [r7, #16]
 800d69e:	1ad3      	subs	r3, r2, r3
 800d6a0:	2b02      	cmp	r3, #2
 800d6a2:	d901      	bls.n	800d6a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d6a4:	2303      	movs	r3, #3
 800d6a6:	e1e7      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d6a8:	4b0e      	ldr	r3, [pc, #56]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d6aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d6ae:	f003 0302 	and.w	r3, r3, #2
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d0ef      	beq.n	800d696 <HAL_RCC_OscConfig+0x22e>
 800d6b6:	e020      	b.n	800d6fa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d6b8:	4b0a      	ldr	r3, [pc, #40]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d6ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d6be:	4a09      	ldr	r2, [pc, #36]	@ (800d6e4 <HAL_RCC_OscConfig+0x27c>)
 800d6c0:	f023 0301 	bic.w	r3, r3, #1
 800d6c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6c8:	f7fa fd02 	bl	80080d0 <HAL_GetTick>
 800d6cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d6ce:	e00d      	b.n	800d6ec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d6d0:	f7fa fcfe 	bl	80080d0 <HAL_GetTick>
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	1ad3      	subs	r3, r2, r3
 800d6da:	2b02      	cmp	r3, #2
 800d6dc:	d906      	bls.n	800d6ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d6de:	2303      	movs	r3, #3
 800d6e0:	e1ca      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
 800d6e2:	bf00      	nop
 800d6e4:	40021000 	.word	0x40021000
 800d6e8:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d6ec:	4b8c      	ldr	r3, [pc, #560]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d6ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d6f2:	f003 0302 	and.w	r3, r3, #2
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d1ea      	bne.n	800d6d0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f003 0304 	and.w	r3, r3, #4
 800d702:	2b00      	cmp	r3, #0
 800d704:	f000 80a6 	beq.w	800d854 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d708:	2300      	movs	r3, #0
 800d70a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d70c:	4b84      	ldr	r3, [pc, #528]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d70e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d714:	2b00      	cmp	r3, #0
 800d716:	d101      	bne.n	800d71c <HAL_RCC_OscConfig+0x2b4>
 800d718:	2301      	movs	r3, #1
 800d71a:	e000      	b.n	800d71e <HAL_RCC_OscConfig+0x2b6>
 800d71c:	2300      	movs	r3, #0
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d00d      	beq.n	800d73e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d722:	4b7f      	ldr	r3, [pc, #508]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d726:	4a7e      	ldr	r2, [pc, #504]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d72c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d72e:	4b7c      	ldr	r3, [pc, #496]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d736:	60fb      	str	r3, [r7, #12]
 800d738:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d73a:	2301      	movs	r3, #1
 800d73c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d73e:	4b79      	ldr	r3, [pc, #484]	@ (800d924 <HAL_RCC_OscConfig+0x4bc>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d746:	2b00      	cmp	r3, #0
 800d748:	d118      	bne.n	800d77c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d74a:	4b76      	ldr	r3, [pc, #472]	@ (800d924 <HAL_RCC_OscConfig+0x4bc>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a75      	ldr	r2, [pc, #468]	@ (800d924 <HAL_RCC_OscConfig+0x4bc>)
 800d750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d756:	f7fa fcbb 	bl	80080d0 <HAL_GetTick>
 800d75a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d75c:	e008      	b.n	800d770 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d75e:	f7fa fcb7 	bl	80080d0 <HAL_GetTick>
 800d762:	4602      	mov	r2, r0
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	2b02      	cmp	r3, #2
 800d76a:	d901      	bls.n	800d770 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d76c:	2303      	movs	r3, #3
 800d76e:	e183      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d770:	4b6c      	ldr	r3, [pc, #432]	@ (800d924 <HAL_RCC_OscConfig+0x4bc>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d0f0      	beq.n	800d75e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	689b      	ldr	r3, [r3, #8]
 800d780:	2b01      	cmp	r3, #1
 800d782:	d108      	bne.n	800d796 <HAL_RCC_OscConfig+0x32e>
 800d784:	4b66      	ldr	r3, [pc, #408]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d78a:	4a65      	ldr	r2, [pc, #404]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d78c:	f043 0301 	orr.w	r3, r3, #1
 800d790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d794:	e024      	b.n	800d7e0 <HAL_RCC_OscConfig+0x378>
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	689b      	ldr	r3, [r3, #8]
 800d79a:	2b05      	cmp	r3, #5
 800d79c:	d110      	bne.n	800d7c0 <HAL_RCC_OscConfig+0x358>
 800d79e:	4b60      	ldr	r3, [pc, #384]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7a4:	4a5e      	ldr	r2, [pc, #376]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7a6:	f043 0304 	orr.w	r3, r3, #4
 800d7aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d7ae:	4b5c      	ldr	r3, [pc, #368]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7b4:	4a5a      	ldr	r2, [pc, #360]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7b6:	f043 0301 	orr.w	r3, r3, #1
 800d7ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d7be:	e00f      	b.n	800d7e0 <HAL_RCC_OscConfig+0x378>
 800d7c0:	4b57      	ldr	r3, [pc, #348]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7c6:	4a56      	ldr	r2, [pc, #344]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7c8:	f023 0301 	bic.w	r3, r3, #1
 800d7cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d7d0:	4b53      	ldr	r3, [pc, #332]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7d6:	4a52      	ldr	r2, [pc, #328]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d7d8:	f023 0304 	bic.w	r3, r3, #4
 800d7dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	689b      	ldr	r3, [r3, #8]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d016      	beq.n	800d816 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d7e8:	f7fa fc72 	bl	80080d0 <HAL_GetTick>
 800d7ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d7ee:	e00a      	b.n	800d806 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d7f0:	f7fa fc6e 	bl	80080d0 <HAL_GetTick>
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	693b      	ldr	r3, [r7, #16]
 800d7f8:	1ad3      	subs	r3, r2, r3
 800d7fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d901      	bls.n	800d806 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d802:	2303      	movs	r3, #3
 800d804:	e138      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d806:	4b46      	ldr	r3, [pc, #280]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d80c:	f003 0302 	and.w	r3, r3, #2
 800d810:	2b00      	cmp	r3, #0
 800d812:	d0ed      	beq.n	800d7f0 <HAL_RCC_OscConfig+0x388>
 800d814:	e015      	b.n	800d842 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d816:	f7fa fc5b 	bl	80080d0 <HAL_GetTick>
 800d81a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d81c:	e00a      	b.n	800d834 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d81e:	f7fa fc57 	bl	80080d0 <HAL_GetTick>
 800d822:	4602      	mov	r2, r0
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	1ad3      	subs	r3, r2, r3
 800d828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d901      	bls.n	800d834 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d830:	2303      	movs	r3, #3
 800d832:	e121      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d834:	4b3a      	ldr	r3, [pc, #232]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d83a:	f003 0302 	and.w	r3, r3, #2
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d1ed      	bne.n	800d81e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d842:	7ffb      	ldrb	r3, [r7, #31]
 800d844:	2b01      	cmp	r3, #1
 800d846:	d105      	bne.n	800d854 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d848:	4b35      	ldr	r3, [pc, #212]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d84a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d84c:	4a34      	ldr	r2, [pc, #208]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d84e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d852:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f003 0320 	and.w	r3, r3, #32
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d03c      	beq.n	800d8da <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	699b      	ldr	r3, [r3, #24]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d01c      	beq.n	800d8a2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d868:	4b2d      	ldr	r3, [pc, #180]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d86a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d86e:	4a2c      	ldr	r2, [pc, #176]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d870:	f043 0301 	orr.w	r3, r3, #1
 800d874:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d878:	f7fa fc2a 	bl	80080d0 <HAL_GetTick>
 800d87c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d87e:	e008      	b.n	800d892 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d880:	f7fa fc26 	bl	80080d0 <HAL_GetTick>
 800d884:	4602      	mov	r2, r0
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	1ad3      	subs	r3, r2, r3
 800d88a:	2b02      	cmp	r3, #2
 800d88c:	d901      	bls.n	800d892 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d88e:	2303      	movs	r3, #3
 800d890:	e0f2      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d892:	4b23      	ldr	r3, [pc, #140]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d894:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d898:	f003 0302 	and.w	r3, r3, #2
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d0ef      	beq.n	800d880 <HAL_RCC_OscConfig+0x418>
 800d8a0:	e01b      	b.n	800d8da <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d8a2:	4b1f      	ldr	r3, [pc, #124]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d8a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d8a8:	4a1d      	ldr	r2, [pc, #116]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d8aa:	f023 0301 	bic.w	r3, r3, #1
 800d8ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8b2:	f7fa fc0d 	bl	80080d0 <HAL_GetTick>
 800d8b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d8b8:	e008      	b.n	800d8cc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d8ba:	f7fa fc09 	bl	80080d0 <HAL_GetTick>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	1ad3      	subs	r3, r2, r3
 800d8c4:	2b02      	cmp	r3, #2
 800d8c6:	d901      	bls.n	800d8cc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d8c8:	2303      	movs	r3, #3
 800d8ca:	e0d5      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d8cc:	4b14      	ldr	r3, [pc, #80]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d8ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d8d2:	f003 0302 	and.w	r3, r3, #2
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d1ef      	bne.n	800d8ba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	69db      	ldr	r3, [r3, #28]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	f000 80c9 	beq.w	800da76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d8e4:	4b0e      	ldr	r3, [pc, #56]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d8e6:	689b      	ldr	r3, [r3, #8]
 800d8e8:	f003 030c 	and.w	r3, r3, #12
 800d8ec:	2b0c      	cmp	r3, #12
 800d8ee:	f000 8083 	beq.w	800d9f8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	69db      	ldr	r3, [r3, #28]
 800d8f6:	2b02      	cmp	r3, #2
 800d8f8:	d15e      	bne.n	800d9b8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d8fa:	4b09      	ldr	r3, [pc, #36]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	4a08      	ldr	r2, [pc, #32]	@ (800d920 <HAL_RCC_OscConfig+0x4b8>)
 800d900:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d906:	f7fa fbe3 	bl	80080d0 <HAL_GetTick>
 800d90a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d90c:	e00c      	b.n	800d928 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d90e:	f7fa fbdf 	bl	80080d0 <HAL_GetTick>
 800d912:	4602      	mov	r2, r0
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	1ad3      	subs	r3, r2, r3
 800d918:	2b02      	cmp	r3, #2
 800d91a:	d905      	bls.n	800d928 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d91c:	2303      	movs	r3, #3
 800d91e:	e0ab      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
 800d920:	40021000 	.word	0x40021000
 800d924:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d928:	4b55      	ldr	r3, [pc, #340]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d930:	2b00      	cmp	r3, #0
 800d932:	d1ec      	bne.n	800d90e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d934:	4b52      	ldr	r3, [pc, #328]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d936:	68da      	ldr	r2, [r3, #12]
 800d938:	4b52      	ldr	r3, [pc, #328]	@ (800da84 <HAL_RCC_OscConfig+0x61c>)
 800d93a:	4013      	ands	r3, r2
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	6a11      	ldr	r1, [r2, #32]
 800d940:	687a      	ldr	r2, [r7, #4]
 800d942:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d944:	3a01      	subs	r2, #1
 800d946:	0112      	lsls	r2, r2, #4
 800d948:	4311      	orrs	r1, r2
 800d94a:	687a      	ldr	r2, [r7, #4]
 800d94c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d94e:	0212      	lsls	r2, r2, #8
 800d950:	4311      	orrs	r1, r2
 800d952:	687a      	ldr	r2, [r7, #4]
 800d954:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d956:	0852      	lsrs	r2, r2, #1
 800d958:	3a01      	subs	r2, #1
 800d95a:	0552      	lsls	r2, r2, #21
 800d95c:	4311      	orrs	r1, r2
 800d95e:	687a      	ldr	r2, [r7, #4]
 800d960:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d962:	0852      	lsrs	r2, r2, #1
 800d964:	3a01      	subs	r2, #1
 800d966:	0652      	lsls	r2, r2, #25
 800d968:	4311      	orrs	r1, r2
 800d96a:	687a      	ldr	r2, [r7, #4]
 800d96c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d96e:	06d2      	lsls	r2, r2, #27
 800d970:	430a      	orrs	r2, r1
 800d972:	4943      	ldr	r1, [pc, #268]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d974:	4313      	orrs	r3, r2
 800d976:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d978:	4b41      	ldr	r3, [pc, #260]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4a40      	ldr	r2, [pc, #256]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d97e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d982:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d984:	4b3e      	ldr	r3, [pc, #248]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d986:	68db      	ldr	r3, [r3, #12]
 800d988:	4a3d      	ldr	r2, [pc, #244]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d98a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d98e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d990:	f7fa fb9e 	bl	80080d0 <HAL_GetTick>
 800d994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d996:	e008      	b.n	800d9aa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d998:	f7fa fb9a 	bl	80080d0 <HAL_GetTick>
 800d99c:	4602      	mov	r2, r0
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	1ad3      	subs	r3, r2, r3
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d901      	bls.n	800d9aa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d9a6:	2303      	movs	r3, #3
 800d9a8:	e066      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d9aa:	4b35      	ldr	r3, [pc, #212]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d0f0      	beq.n	800d998 <HAL_RCC_OscConfig+0x530>
 800d9b6:	e05e      	b.n	800da76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d9b8:	4b31      	ldr	r3, [pc, #196]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	4a30      	ldr	r2, [pc, #192]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d9be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d9c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9c4:	f7fa fb84 	bl	80080d0 <HAL_GetTick>
 800d9c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d9ca:	e008      	b.n	800d9de <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d9cc:	f7fa fb80 	bl	80080d0 <HAL_GetTick>
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	1ad3      	subs	r3, r2, r3
 800d9d6:	2b02      	cmp	r3, #2
 800d9d8:	d901      	bls.n	800d9de <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d9da:	2303      	movs	r3, #3
 800d9dc:	e04c      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d9de:	4b28      	ldr	r3, [pc, #160]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d1f0      	bne.n	800d9cc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d9ea:	4b25      	ldr	r3, [pc, #148]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d9ec:	68da      	ldr	r2, [r3, #12]
 800d9ee:	4924      	ldr	r1, [pc, #144]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800d9f0:	4b25      	ldr	r3, [pc, #148]	@ (800da88 <HAL_RCC_OscConfig+0x620>)
 800d9f2:	4013      	ands	r3, r2
 800d9f4:	60cb      	str	r3, [r1, #12]
 800d9f6:	e03e      	b.n	800da76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	69db      	ldr	r3, [r3, #28]
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d101      	bne.n	800da04 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800da00:	2301      	movs	r3, #1
 800da02:	e039      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800da04:	4b1e      	ldr	r3, [pc, #120]	@ (800da80 <HAL_RCC_OscConfig+0x618>)
 800da06:	68db      	ldr	r3, [r3, #12]
 800da08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800da0a:	697b      	ldr	r3, [r7, #20]
 800da0c:	f003 0203 	and.w	r2, r3, #3
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6a1b      	ldr	r3, [r3, #32]
 800da14:	429a      	cmp	r2, r3
 800da16:	d12c      	bne.n	800da72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800da18:	697b      	ldr	r3, [r7, #20]
 800da1a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da22:	3b01      	subs	r3, #1
 800da24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800da26:	429a      	cmp	r2, r3
 800da28:	d123      	bne.n	800da72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800da2a:	697b      	ldr	r3, [r7, #20]
 800da2c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da34:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800da36:	429a      	cmp	r2, r3
 800da38:	d11b      	bne.n	800da72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da44:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800da46:	429a      	cmp	r2, r3
 800da48:	d113      	bne.n	800da72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da54:	085b      	lsrs	r3, r3, #1
 800da56:	3b01      	subs	r3, #1
 800da58:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d109      	bne.n	800da72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800da5e:	697b      	ldr	r3, [r7, #20]
 800da60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da68:	085b      	lsrs	r3, r3, #1
 800da6a:	3b01      	subs	r3, #1
 800da6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800da6e:	429a      	cmp	r2, r3
 800da70:	d001      	beq.n	800da76 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800da72:	2301      	movs	r3, #1
 800da74:	e000      	b.n	800da78 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800da76:	2300      	movs	r3, #0
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3720      	adds	r7, #32
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}
 800da80:	40021000 	.word	0x40021000
 800da84:	019f800c 	.word	0x019f800c
 800da88:	feeefffc 	.word	0xfeeefffc

0800da8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b086      	sub	sp, #24
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
 800da94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800da96:	2300      	movs	r3, #0
 800da98:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d101      	bne.n	800daa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800daa0:	2301      	movs	r3, #1
 800daa2:	e11e      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800daa4:	4b91      	ldr	r3, [pc, #580]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	f003 030f 	and.w	r3, r3, #15
 800daac:	683a      	ldr	r2, [r7, #0]
 800daae:	429a      	cmp	r2, r3
 800dab0:	d910      	bls.n	800dad4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dab2:	4b8e      	ldr	r3, [pc, #568]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	f023 020f 	bic.w	r2, r3, #15
 800daba:	498c      	ldr	r1, [pc, #560]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	4313      	orrs	r3, r2
 800dac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dac2:	4b8a      	ldr	r3, [pc, #552]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	f003 030f 	and.w	r3, r3, #15
 800daca:	683a      	ldr	r2, [r7, #0]
 800dacc:	429a      	cmp	r2, r3
 800dace:	d001      	beq.n	800dad4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dad0:	2301      	movs	r3, #1
 800dad2:	e106      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	f003 0301 	and.w	r3, r3, #1
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d073      	beq.n	800dbc8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	2b03      	cmp	r3, #3
 800dae6:	d129      	bne.n	800db3c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dae8:	4b81      	ldr	r3, [pc, #516]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d101      	bne.n	800daf8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800daf4:	2301      	movs	r3, #1
 800daf6:	e0f4      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800daf8:	f000 f99e 	bl	800de38 <RCC_GetSysClockFreqFromPLLSource>
 800dafc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800dafe:	693b      	ldr	r3, [r7, #16]
 800db00:	4a7c      	ldr	r2, [pc, #496]	@ (800dcf4 <HAL_RCC_ClockConfig+0x268>)
 800db02:	4293      	cmp	r3, r2
 800db04:	d93f      	bls.n	800db86 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800db06:	4b7a      	ldr	r3, [pc, #488]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db08:	689b      	ldr	r3, [r3, #8]
 800db0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d009      	beq.n	800db26 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d033      	beq.n	800db86 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800db22:	2b00      	cmp	r3, #0
 800db24:	d12f      	bne.n	800db86 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800db26:	4b72      	ldr	r3, [pc, #456]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db28:	689b      	ldr	r3, [r3, #8]
 800db2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800db2e:	4a70      	ldr	r2, [pc, #448]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800db36:	2380      	movs	r3, #128	@ 0x80
 800db38:	617b      	str	r3, [r7, #20]
 800db3a:	e024      	b.n	800db86 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	685b      	ldr	r3, [r3, #4]
 800db40:	2b02      	cmp	r3, #2
 800db42:	d107      	bne.n	800db54 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800db44:	4b6a      	ldr	r3, [pc, #424]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d109      	bne.n	800db64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800db50:	2301      	movs	r3, #1
 800db52:	e0c6      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800db54:	4b66      	ldr	r3, [pc, #408]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d101      	bne.n	800db64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800db60:	2301      	movs	r3, #1
 800db62:	e0be      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800db64:	f000 f8ce 	bl	800dd04 <HAL_RCC_GetSysClockFreq>
 800db68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800db6a:	693b      	ldr	r3, [r7, #16]
 800db6c:	4a61      	ldr	r2, [pc, #388]	@ (800dcf4 <HAL_RCC_ClockConfig+0x268>)
 800db6e:	4293      	cmp	r3, r2
 800db70:	d909      	bls.n	800db86 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800db72:	4b5f      	ldr	r3, [pc, #380]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db74:	689b      	ldr	r3, [r3, #8]
 800db76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800db7a:	4a5d      	ldr	r2, [pc, #372]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db80:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800db82:	2380      	movs	r3, #128	@ 0x80
 800db84:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800db86:	4b5a      	ldr	r3, [pc, #360]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db88:	689b      	ldr	r3, [r3, #8]
 800db8a:	f023 0203 	bic.w	r2, r3, #3
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	4957      	ldr	r1, [pc, #348]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800db94:	4313      	orrs	r3, r2
 800db96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db98:	f7fa fa9a 	bl	80080d0 <HAL_GetTick>
 800db9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db9e:	e00a      	b.n	800dbb6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dba0:	f7fa fa96 	bl	80080d0 <HAL_GetTick>
 800dba4:	4602      	mov	r2, r0
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	1ad3      	subs	r3, r2, r3
 800dbaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	d901      	bls.n	800dbb6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dbb2:	2303      	movs	r3, #3
 800dbb4:	e095      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dbb6:	4b4e      	ldr	r3, [pc, #312]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	f003 020c 	and.w	r2, r3, #12
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	009b      	lsls	r3, r3, #2
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d1eb      	bne.n	800dba0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f003 0302 	and.w	r3, r3, #2
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d023      	beq.n	800dc1c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f003 0304 	and.w	r3, r3, #4
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d005      	beq.n	800dbec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dbe0:	4b43      	ldr	r3, [pc, #268]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dbe2:	689b      	ldr	r3, [r3, #8]
 800dbe4:	4a42      	ldr	r2, [pc, #264]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dbe6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dbea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f003 0308 	and.w	r3, r3, #8
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d007      	beq.n	800dc08 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800dbf8:	4b3d      	ldr	r3, [pc, #244]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dbfa:	689b      	ldr	r3, [r3, #8]
 800dbfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dc00:	4a3b      	ldr	r2, [pc, #236]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dc06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dc08:	4b39      	ldr	r3, [pc, #228]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc0a:	689b      	ldr	r3, [r3, #8]
 800dc0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	689b      	ldr	r3, [r3, #8]
 800dc14:	4936      	ldr	r1, [pc, #216]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc16:	4313      	orrs	r3, r2
 800dc18:	608b      	str	r3, [r1, #8]
 800dc1a:	e008      	b.n	800dc2e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	2b80      	cmp	r3, #128	@ 0x80
 800dc20:	d105      	bne.n	800dc2e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800dc22:	4b33      	ldr	r3, [pc, #204]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc24:	689b      	ldr	r3, [r3, #8]
 800dc26:	4a32      	ldr	r2, [pc, #200]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dc2c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dc2e:	4b2f      	ldr	r3, [pc, #188]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f003 030f 	and.w	r3, r3, #15
 800dc36:	683a      	ldr	r2, [r7, #0]
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d21d      	bcs.n	800dc78 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dc3c:	4b2b      	ldr	r3, [pc, #172]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	f023 020f 	bic.w	r2, r3, #15
 800dc44:	4929      	ldr	r1, [pc, #164]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	4313      	orrs	r3, r2
 800dc4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dc4c:	f7fa fa40 	bl	80080d0 <HAL_GetTick>
 800dc50:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc52:	e00a      	b.n	800dc6a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dc54:	f7fa fa3c 	bl	80080d0 <HAL_GetTick>
 800dc58:	4602      	mov	r2, r0
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	1ad3      	subs	r3, r2, r3
 800dc5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d901      	bls.n	800dc6a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800dc66:	2303      	movs	r3, #3
 800dc68:	e03b      	b.n	800dce2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc6a:	4b20      	ldr	r3, [pc, #128]	@ (800dcec <HAL_RCC_ClockConfig+0x260>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f003 030f 	and.w	r3, r3, #15
 800dc72:	683a      	ldr	r2, [r7, #0]
 800dc74:	429a      	cmp	r2, r3
 800dc76:	d1ed      	bne.n	800dc54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f003 0304 	and.w	r3, r3, #4
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d008      	beq.n	800dc96 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dc84:	4b1a      	ldr	r3, [pc, #104]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc86:	689b      	ldr	r3, [r3, #8]
 800dc88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	68db      	ldr	r3, [r3, #12]
 800dc90:	4917      	ldr	r1, [pc, #92]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dc92:	4313      	orrs	r3, r2
 800dc94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f003 0308 	and.w	r3, r3, #8
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d009      	beq.n	800dcb6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dca2:	4b13      	ldr	r3, [pc, #76]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	691b      	ldr	r3, [r3, #16]
 800dcae:	00db      	lsls	r3, r3, #3
 800dcb0:	490f      	ldr	r1, [pc, #60]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dcb2:	4313      	orrs	r3, r2
 800dcb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800dcb6:	f000 f825 	bl	800dd04 <HAL_RCC_GetSysClockFreq>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	4b0c      	ldr	r3, [pc, #48]	@ (800dcf0 <HAL_RCC_ClockConfig+0x264>)
 800dcbe:	689b      	ldr	r3, [r3, #8]
 800dcc0:	091b      	lsrs	r3, r3, #4
 800dcc2:	f003 030f 	and.w	r3, r3, #15
 800dcc6:	490c      	ldr	r1, [pc, #48]	@ (800dcf8 <HAL_RCC_ClockConfig+0x26c>)
 800dcc8:	5ccb      	ldrb	r3, [r1, r3]
 800dcca:	f003 031f 	and.w	r3, r3, #31
 800dcce:	fa22 f303 	lsr.w	r3, r2, r3
 800dcd2:	4a0a      	ldr	r2, [pc, #40]	@ (800dcfc <HAL_RCC_ClockConfig+0x270>)
 800dcd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800dcd6:	4b0a      	ldr	r3, [pc, #40]	@ (800dd00 <HAL_RCC_ClockConfig+0x274>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f7fa f9ac 	bl	8008038 <HAL_InitTick>
 800dce0:	4603      	mov	r3, r0
}
 800dce2:	4618      	mov	r0, r3
 800dce4:	3718      	adds	r7, #24
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bd80      	pop	{r7, pc}
 800dcea:	bf00      	nop
 800dcec:	40022000 	.word	0x40022000
 800dcf0:	40021000 	.word	0x40021000
 800dcf4:	04c4b400 	.word	0x04c4b400
 800dcf8:	0801c5b0 	.word	0x0801c5b0
 800dcfc:	20000004 	.word	0x20000004
 800dd00:	2000000c 	.word	0x2000000c

0800dd04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b087      	sub	sp, #28
 800dd08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800dd0a:	4b2c      	ldr	r3, [pc, #176]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd0c:	689b      	ldr	r3, [r3, #8]
 800dd0e:	f003 030c 	and.w	r3, r3, #12
 800dd12:	2b04      	cmp	r3, #4
 800dd14:	d102      	bne.n	800dd1c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800dd16:	4b2a      	ldr	r3, [pc, #168]	@ (800ddc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dd18:	613b      	str	r3, [r7, #16]
 800dd1a:	e047      	b.n	800ddac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800dd1c:	4b27      	ldr	r3, [pc, #156]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd1e:	689b      	ldr	r3, [r3, #8]
 800dd20:	f003 030c 	and.w	r3, r3, #12
 800dd24:	2b08      	cmp	r3, #8
 800dd26:	d102      	bne.n	800dd2e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800dd28:	4b26      	ldr	r3, [pc, #152]	@ (800ddc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800dd2a:	613b      	str	r3, [r7, #16]
 800dd2c:	e03e      	b.n	800ddac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800dd2e:	4b23      	ldr	r3, [pc, #140]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd30:	689b      	ldr	r3, [r3, #8]
 800dd32:	f003 030c 	and.w	r3, r3, #12
 800dd36:	2b0c      	cmp	r3, #12
 800dd38:	d136      	bne.n	800dda8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800dd3a:	4b20      	ldr	r3, [pc, #128]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	f003 0303 	and.w	r3, r3, #3
 800dd42:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dd44:	4b1d      	ldr	r3, [pc, #116]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd46:	68db      	ldr	r3, [r3, #12]
 800dd48:	091b      	lsrs	r3, r3, #4
 800dd4a:	f003 030f 	and.w	r3, r3, #15
 800dd4e:	3301      	adds	r3, #1
 800dd50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	2b03      	cmp	r3, #3
 800dd56:	d10c      	bne.n	800dd72 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dd58:	4a1a      	ldr	r2, [pc, #104]	@ (800ddc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd60:	4a16      	ldr	r2, [pc, #88]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd62:	68d2      	ldr	r2, [r2, #12]
 800dd64:	0a12      	lsrs	r2, r2, #8
 800dd66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dd6a:	fb02 f303 	mul.w	r3, r2, r3
 800dd6e:	617b      	str	r3, [r7, #20]
      break;
 800dd70:	e00c      	b.n	800dd8c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dd72:	4a13      	ldr	r2, [pc, #76]	@ (800ddc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dd74:	68bb      	ldr	r3, [r7, #8]
 800dd76:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd7a:	4a10      	ldr	r2, [pc, #64]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd7c:	68d2      	ldr	r2, [r2, #12]
 800dd7e:	0a12      	lsrs	r2, r2, #8
 800dd80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dd84:	fb02 f303 	mul.w	r3, r2, r3
 800dd88:	617b      	str	r3, [r7, #20]
      break;
 800dd8a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dd8c:	4b0b      	ldr	r3, [pc, #44]	@ (800ddbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd8e:	68db      	ldr	r3, [r3, #12]
 800dd90:	0e5b      	lsrs	r3, r3, #25
 800dd92:	f003 0303 	and.w	r3, r3, #3
 800dd96:	3301      	adds	r3, #1
 800dd98:	005b      	lsls	r3, r3, #1
 800dd9a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800dd9c:	697a      	ldr	r2, [r7, #20]
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	fbb2 f3f3 	udiv	r3, r2, r3
 800dda4:	613b      	str	r3, [r7, #16]
 800dda6:	e001      	b.n	800ddac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800dda8:	2300      	movs	r3, #0
 800ddaa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ddac:	693b      	ldr	r3, [r7, #16]
}
 800ddae:	4618      	mov	r0, r3
 800ddb0:	371c      	adds	r7, #28
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb8:	4770      	bx	lr
 800ddba:	bf00      	nop
 800ddbc:	40021000 	.word	0x40021000
 800ddc0:	00f42400 	.word	0x00f42400
 800ddc4:	007a1200 	.word	0x007a1200

0800ddc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ddc8:	b480      	push	{r7}
 800ddca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ddcc:	4b03      	ldr	r3, [pc, #12]	@ (800dddc <HAL_RCC_GetHCLKFreq+0x14>)
 800ddce:	681b      	ldr	r3, [r3, #0]
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd8:	4770      	bx	lr
 800ddda:	bf00      	nop
 800dddc:	20000004 	.word	0x20000004

0800dde0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800dde4:	f7ff fff0 	bl	800ddc8 <HAL_RCC_GetHCLKFreq>
 800dde8:	4602      	mov	r2, r0
 800ddea:	4b06      	ldr	r3, [pc, #24]	@ (800de04 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ddec:	689b      	ldr	r3, [r3, #8]
 800ddee:	0a1b      	lsrs	r3, r3, #8
 800ddf0:	f003 0307 	and.w	r3, r3, #7
 800ddf4:	4904      	ldr	r1, [pc, #16]	@ (800de08 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ddf6:	5ccb      	ldrb	r3, [r1, r3]
 800ddf8:	f003 031f 	and.w	r3, r3, #31
 800ddfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800de00:	4618      	mov	r0, r3
 800de02:	bd80      	pop	{r7, pc}
 800de04:	40021000 	.word	0x40021000
 800de08:	0801c5c0 	.word	0x0801c5c0

0800de0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800de10:	f7ff ffda 	bl	800ddc8 <HAL_RCC_GetHCLKFreq>
 800de14:	4602      	mov	r2, r0
 800de16:	4b06      	ldr	r3, [pc, #24]	@ (800de30 <HAL_RCC_GetPCLK2Freq+0x24>)
 800de18:	689b      	ldr	r3, [r3, #8]
 800de1a:	0adb      	lsrs	r3, r3, #11
 800de1c:	f003 0307 	and.w	r3, r3, #7
 800de20:	4904      	ldr	r1, [pc, #16]	@ (800de34 <HAL_RCC_GetPCLK2Freq+0x28>)
 800de22:	5ccb      	ldrb	r3, [r1, r3]
 800de24:	f003 031f 	and.w	r3, r3, #31
 800de28:	fa22 f303 	lsr.w	r3, r2, r3
}
 800de2c:	4618      	mov	r0, r3
 800de2e:	bd80      	pop	{r7, pc}
 800de30:	40021000 	.word	0x40021000
 800de34:	0801c5c0 	.word	0x0801c5c0

0800de38 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800de38:	b480      	push	{r7}
 800de3a:	b087      	sub	sp, #28
 800de3c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800de3e:	4b1e      	ldr	r3, [pc, #120]	@ (800deb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de40:	68db      	ldr	r3, [r3, #12]
 800de42:	f003 0303 	and.w	r3, r3, #3
 800de46:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800de48:	4b1b      	ldr	r3, [pc, #108]	@ (800deb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	091b      	lsrs	r3, r3, #4
 800de4e:	f003 030f 	and.w	r3, r3, #15
 800de52:	3301      	adds	r3, #1
 800de54:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800de56:	693b      	ldr	r3, [r7, #16]
 800de58:	2b03      	cmp	r3, #3
 800de5a:	d10c      	bne.n	800de76 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de5c:	4a17      	ldr	r2, [pc, #92]	@ (800debc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	fbb2 f3f3 	udiv	r3, r2, r3
 800de64:	4a14      	ldr	r2, [pc, #80]	@ (800deb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de66:	68d2      	ldr	r2, [r2, #12]
 800de68:	0a12      	lsrs	r2, r2, #8
 800de6a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de6e:	fb02 f303 	mul.w	r3, r2, r3
 800de72:	617b      	str	r3, [r7, #20]
    break;
 800de74:	e00c      	b.n	800de90 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de76:	4a12      	ldr	r2, [pc, #72]	@ (800dec0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de7e:	4a0e      	ldr	r2, [pc, #56]	@ (800deb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de80:	68d2      	ldr	r2, [r2, #12]
 800de82:	0a12      	lsrs	r2, r2, #8
 800de84:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de88:	fb02 f303 	mul.w	r3, r2, r3
 800de8c:	617b      	str	r3, [r7, #20]
    break;
 800de8e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800de90:	4b09      	ldr	r3, [pc, #36]	@ (800deb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de92:	68db      	ldr	r3, [r3, #12]
 800de94:	0e5b      	lsrs	r3, r3, #25
 800de96:	f003 0303 	and.w	r3, r3, #3
 800de9a:	3301      	adds	r3, #1
 800de9c:	005b      	lsls	r3, r3, #1
 800de9e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dea0:	697a      	ldr	r2, [r7, #20]
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dea8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800deaa:	687b      	ldr	r3, [r7, #4]
}
 800deac:	4618      	mov	r0, r3
 800deae:	371c      	adds	r7, #28
 800deb0:	46bd      	mov	sp, r7
 800deb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb6:	4770      	bx	lr
 800deb8:	40021000 	.word	0x40021000
 800debc:	007a1200 	.word	0x007a1200
 800dec0:	00f42400 	.word	0x00f42400

0800dec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b086      	sub	sp, #24
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800decc:	2300      	movs	r3, #0
 800dece:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ded0:	2300      	movs	r3, #0
 800ded2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dedc:	2b00      	cmp	r3, #0
 800dede:	f000 8098 	beq.w	800e012 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dee2:	2300      	movs	r3, #0
 800dee4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dee6:	4b43      	ldr	r3, [pc, #268]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800deea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800deee:	2b00      	cmp	r3, #0
 800def0:	d10d      	bne.n	800df0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800def2:	4b40      	ldr	r3, [pc, #256]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800def4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800def6:	4a3f      	ldr	r2, [pc, #252]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800def8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800defc:	6593      	str	r3, [r2, #88]	@ 0x58
 800defe:	4b3d      	ldr	r3, [pc, #244]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df06:	60bb      	str	r3, [r7, #8]
 800df08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800df0a:	2301      	movs	r3, #1
 800df0c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800df0e:	4b3a      	ldr	r3, [pc, #232]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	4a39      	ldr	r2, [pc, #228]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800df14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800df18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800df1a:	f7fa f8d9 	bl	80080d0 <HAL_GetTick>
 800df1e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800df20:	e009      	b.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800df22:	f7fa f8d5 	bl	80080d0 <HAL_GetTick>
 800df26:	4602      	mov	r2, r0
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	1ad3      	subs	r3, r2, r3
 800df2c:	2b02      	cmp	r3, #2
 800df2e:	d902      	bls.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800df30:	2303      	movs	r3, #3
 800df32:	74fb      	strb	r3, [r7, #19]
        break;
 800df34:	e005      	b.n	800df42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800df36:	4b30      	ldr	r3, [pc, #192]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d0ef      	beq.n	800df22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800df42:	7cfb      	ldrb	r3, [r7, #19]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d159      	bne.n	800dffc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800df48:	4b2a      	ldr	r3, [pc, #168]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df52:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800df54:	697b      	ldr	r3, [r7, #20]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d01e      	beq.n	800df98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df5e:	697a      	ldr	r2, [r7, #20]
 800df60:	429a      	cmp	r2, r3
 800df62:	d019      	beq.n	800df98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800df64:	4b23      	ldr	r3, [pc, #140]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800df6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800df70:	4b20      	ldr	r3, [pc, #128]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df76:	4a1f      	ldr	r2, [pc, #124]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800df80:	4b1c      	ldr	r3, [pc, #112]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df86:	4a1b      	ldr	r2, [pc, #108]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800df90:	4a18      	ldr	r2, [pc, #96]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	f003 0301 	and.w	r3, r3, #1
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d016      	beq.n	800dfd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfa2:	f7fa f895 	bl	80080d0 <HAL_GetTick>
 800dfa6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dfa8:	e00b      	b.n	800dfc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dfaa:	f7fa f891 	bl	80080d0 <HAL_GetTick>
 800dfae:	4602      	mov	r2, r0
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	1ad3      	subs	r3, r2, r3
 800dfb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d902      	bls.n	800dfc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800dfbc:	2303      	movs	r3, #3
 800dfbe:	74fb      	strb	r3, [r7, #19]
            break;
 800dfc0:	e006      	b.n	800dfd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dfc2:	4b0c      	ldr	r3, [pc, #48]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfc8:	f003 0302 	and.w	r3, r3, #2
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d0ec      	beq.n	800dfaa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800dfd0:	7cfb      	ldrb	r3, [r7, #19]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d10b      	bne.n	800dfee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dfd6:	4b07      	ldr	r3, [pc, #28]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfe4:	4903      	ldr	r1, [pc, #12]	@ (800dff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfe6:	4313      	orrs	r3, r2
 800dfe8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800dfec:	e008      	b.n	800e000 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dfee:	7cfb      	ldrb	r3, [r7, #19]
 800dff0:	74bb      	strb	r3, [r7, #18]
 800dff2:	e005      	b.n	800e000 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800dff4:	40021000 	.word	0x40021000
 800dff8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dffc:	7cfb      	ldrb	r3, [r7, #19]
 800dffe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e000:	7c7b      	ldrb	r3, [r7, #17]
 800e002:	2b01      	cmp	r3, #1
 800e004:	d105      	bne.n	800e012 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e006:	4ba6      	ldr	r3, [pc, #664]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e00a:	4aa5      	ldr	r2, [pc, #660]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e00c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e010:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	f003 0301 	and.w	r3, r3, #1
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d00a      	beq.n	800e034 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e01e:	4ba0      	ldr	r3, [pc, #640]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e024:	f023 0203 	bic.w	r2, r3, #3
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	685b      	ldr	r3, [r3, #4]
 800e02c:	499c      	ldr	r1, [pc, #624]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e02e:	4313      	orrs	r3, r2
 800e030:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	f003 0302 	and.w	r3, r3, #2
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d00a      	beq.n	800e056 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e040:	4b97      	ldr	r3, [pc, #604]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e046:	f023 020c 	bic.w	r2, r3, #12
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	689b      	ldr	r3, [r3, #8]
 800e04e:	4994      	ldr	r1, [pc, #592]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e050:	4313      	orrs	r3, r2
 800e052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	f003 0304 	and.w	r3, r3, #4
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d00a      	beq.n	800e078 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e062:	4b8f      	ldr	r3, [pc, #572]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e068:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	68db      	ldr	r3, [r3, #12]
 800e070:	498b      	ldr	r1, [pc, #556]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e072:	4313      	orrs	r3, r2
 800e074:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	f003 0308 	and.w	r3, r3, #8
 800e080:	2b00      	cmp	r3, #0
 800e082:	d00a      	beq.n	800e09a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e084:	4b86      	ldr	r3, [pc, #536]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e08a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	691b      	ldr	r3, [r3, #16]
 800e092:	4983      	ldr	r1, [pc, #524]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e094:	4313      	orrs	r3, r2
 800e096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	f003 0320 	and.w	r3, r3, #32
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d00a      	beq.n	800e0bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e0a6:	4b7e      	ldr	r3, [pc, #504]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0ac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	695b      	ldr	r3, [r3, #20]
 800e0b4:	497a      	ldr	r1, [pc, #488]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0b6:	4313      	orrs	r3, r2
 800e0b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d00a      	beq.n	800e0de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e0c8:	4b75      	ldr	r3, [pc, #468]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	699b      	ldr	r3, [r3, #24]
 800e0d6:	4972      	ldr	r1, [pc, #456]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d00a      	beq.n	800e100 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e0ea:	4b6d      	ldr	r3, [pc, #436]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	69db      	ldr	r3, [r3, #28]
 800e0f8:	4969      	ldr	r1, [pc, #420]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0fa:	4313      	orrs	r3, r2
 800e0fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d00a      	beq.n	800e122 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e10c:	4b64      	ldr	r3, [pc, #400]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e10e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e112:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	6a1b      	ldr	r3, [r3, #32]
 800e11a:	4961      	ldr	r1, [pc, #388]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e11c:	4313      	orrs	r3, r2
 800e11e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d00a      	beq.n	800e144 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e12e:	4b5c      	ldr	r3, [pc, #368]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e134:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e13c:	4958      	ldr	r1, [pc, #352]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e13e:	4313      	orrs	r3, r2
 800e140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d015      	beq.n	800e17c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e150:	4b53      	ldr	r3, [pc, #332]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e156:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e15e:	4950      	ldr	r1, [pc, #320]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e160:	4313      	orrs	r3, r2
 800e162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e16a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e16e:	d105      	bne.n	800e17c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e170:	4b4b      	ldr	r3, [pc, #300]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e172:	68db      	ldr	r3, [r3, #12]
 800e174:	4a4a      	ldr	r2, [pc, #296]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e17a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e184:	2b00      	cmp	r3, #0
 800e186:	d015      	beq.n	800e1b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e188:	4b45      	ldr	r3, [pc, #276]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e18e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e196:	4942      	ldr	r1, [pc, #264]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e198:	4313      	orrs	r3, r2
 800e19a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e1a6:	d105      	bne.n	800e1b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e1a8:	4b3d      	ldr	r3, [pc, #244]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1aa:	68db      	ldr	r3, [r3, #12]
 800e1ac:	4a3c      	ldr	r2, [pc, #240]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1b2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d015      	beq.n	800e1ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e1c0:	4b37      	ldr	r3, [pc, #220]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1c6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1ce:	4934      	ldr	r1, [pc, #208]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1d0:	4313      	orrs	r3, r2
 800e1d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1de:	d105      	bne.n	800e1ec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e1e0:	4b2f      	ldr	r3, [pc, #188]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1e2:	68db      	ldr	r3, [r3, #12]
 800e1e4:	4a2e      	ldr	r2, [pc, #184]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d015      	beq.n	800e224 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e1f8:	4b29      	ldr	r3, [pc, #164]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e206:	4926      	ldr	r1, [pc, #152]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e208:	4313      	orrs	r3, r2
 800e20a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e212:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e216:	d105      	bne.n	800e224 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e218:	4b21      	ldr	r3, [pc, #132]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e21a:	68db      	ldr	r3, [r3, #12]
 800e21c:	4a20      	ldr	r2, [pc, #128]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e21e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e222:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d015      	beq.n	800e25c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e230:	4b1b      	ldr	r3, [pc, #108]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e236:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e23e:	4918      	ldr	r1, [pc, #96]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e240:	4313      	orrs	r3, r2
 800e242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e24a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e24e:	d105      	bne.n	800e25c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e250:	4b13      	ldr	r3, [pc, #76]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e252:	68db      	ldr	r3, [r3, #12]
 800e254:	4a12      	ldr	r2, [pc, #72]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e25a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e264:	2b00      	cmp	r3, #0
 800e266:	d015      	beq.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e268:	4b0d      	ldr	r3, [pc, #52]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e26e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e276:	490a      	ldr	r1, [pc, #40]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e278:	4313      	orrs	r3, r2
 800e27a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e286:	d105      	bne.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e288:	4b05      	ldr	r3, [pc, #20]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e28a:	68db      	ldr	r3, [r3, #12]
 800e28c:	4a04      	ldr	r2, [pc, #16]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e28e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e292:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e294:	7cbb      	ldrb	r3, [r7, #18]
}
 800e296:	4618      	mov	r0, r3
 800e298:	3718      	adds	r7, #24
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd80      	pop	{r7, pc}
 800e29e:	bf00      	nop
 800e2a0:	40021000 	.word	0x40021000

0800e2a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d101      	bne.n	800e2b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	e09d      	b.n	800e3f2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d108      	bne.n	800e2d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	685b      	ldr	r3, [r3, #4]
 800e2c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e2c6:	d009      	beq.n	800e2dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	61da      	str	r2, [r3, #28]
 800e2ce:	e005      	b.n	800e2dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	2200      	movs	r2, #0
 800e2da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e2e8:	b2db      	uxtb	r3, r3
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d106      	bne.n	800e2fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e2f6:	6878      	ldr	r0, [r7, #4]
 800e2f8:	f7f6 fae8 	bl	80048cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2202      	movs	r2, #2
 800e300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	681a      	ldr	r2, [r3, #0]
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e312:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	68db      	ldr	r3, [r3, #12]
 800e318:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e31c:	d902      	bls.n	800e324 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e31e:	2300      	movs	r3, #0
 800e320:	60fb      	str	r3, [r7, #12]
 800e322:	e002      	b.n	800e32a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e328:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	68db      	ldr	r3, [r3, #12]
 800e32e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e332:	d007      	beq.n	800e344 <HAL_SPI_Init+0xa0>
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	68db      	ldr	r3, [r3, #12]
 800e338:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e33c:	d002      	beq.n	800e344 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	2200      	movs	r2, #0
 800e342:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e354:	431a      	orrs	r2, r3
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	691b      	ldr	r3, [r3, #16]
 800e35a:	f003 0302 	and.w	r3, r3, #2
 800e35e:	431a      	orrs	r2, r3
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	695b      	ldr	r3, [r3, #20]
 800e364:	f003 0301 	and.w	r3, r3, #1
 800e368:	431a      	orrs	r2, r3
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	699b      	ldr	r3, [r3, #24]
 800e36e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e372:	431a      	orrs	r2, r3
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	69db      	ldr	r3, [r3, #28]
 800e378:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e37c:	431a      	orrs	r2, r3
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	6a1b      	ldr	r3, [r3, #32]
 800e382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e386:	ea42 0103 	orr.w	r1, r2, r3
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e38e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	430a      	orrs	r2, r1
 800e398:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	699b      	ldr	r3, [r3, #24]
 800e39e:	0c1b      	lsrs	r3, r3, #16
 800e3a0:	f003 0204 	and.w	r2, r3, #4
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3a8:	f003 0310 	and.w	r3, r3, #16
 800e3ac:	431a      	orrs	r2, r3
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3b2:	f003 0308 	and.w	r3, r3, #8
 800e3b6:	431a      	orrs	r2, r3
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	68db      	ldr	r3, [r3, #12]
 800e3bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e3c0:	ea42 0103 	orr.w	r1, r2, r3
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	430a      	orrs	r2, r1
 800e3d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	69da      	ldr	r2, [r3, #28]
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e3e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e3f0:	2300      	movs	r3, #0
}
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	3710      	adds	r7, #16
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd80      	pop	{r7, pc}

0800e3fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e3fa:	b580      	push	{r7, lr}
 800e3fc:	b088      	sub	sp, #32
 800e3fe:	af00      	add	r7, sp, #0
 800e400:	60f8      	str	r0, [r7, #12]
 800e402:	60b9      	str	r1, [r7, #8]
 800e404:	603b      	str	r3, [r7, #0]
 800e406:	4613      	mov	r3, r2
 800e408:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e40a:	f7f9 fe61 	bl	80080d0 <HAL_GetTick>
 800e40e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e410:	88fb      	ldrh	r3, [r7, #6]
 800e412:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e41a:	b2db      	uxtb	r3, r3
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	d001      	beq.n	800e424 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e420:	2302      	movs	r3, #2
 800e422:	e15c      	b.n	800e6de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e424:	68bb      	ldr	r3, [r7, #8]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d002      	beq.n	800e430 <HAL_SPI_Transmit+0x36>
 800e42a:	88fb      	ldrh	r3, [r7, #6]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d101      	bne.n	800e434 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e430:	2301      	movs	r3, #1
 800e432:	e154      	b.n	800e6de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e43a:	2b01      	cmp	r3, #1
 800e43c:	d101      	bne.n	800e442 <HAL_SPI_Transmit+0x48>
 800e43e:	2302      	movs	r3, #2
 800e440:	e14d      	b.n	800e6de <HAL_SPI_Transmit+0x2e4>
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	2201      	movs	r2, #1
 800e446:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	2203      	movs	r2, #3
 800e44e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	2200      	movs	r2, #0
 800e456:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	68ba      	ldr	r2, [r7, #8]
 800e45c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	88fa      	ldrh	r2, [r7, #6]
 800e462:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	88fa      	ldrh	r2, [r7, #6]
 800e468:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	2200      	movs	r2, #0
 800e46e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	2200      	movs	r2, #0
 800e474:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	2200      	movs	r2, #0
 800e47c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	2200      	movs	r2, #0
 800e484:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2200      	movs	r2, #0
 800e48a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	689b      	ldr	r3, [r3, #8]
 800e490:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e494:	d10f      	bne.n	800e4b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	681a      	ldr	r2, [r3, #0]
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e4a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	681a      	ldr	r2, [r3, #0]
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e4b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4c0:	2b40      	cmp	r3, #64	@ 0x40
 800e4c2:	d007      	beq.n	800e4d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	681a      	ldr	r2, [r3, #0]
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e4d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	68db      	ldr	r3, [r3, #12]
 800e4d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e4dc:	d952      	bls.n	800e584 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	685b      	ldr	r3, [r3, #4]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d002      	beq.n	800e4ec <HAL_SPI_Transmit+0xf2>
 800e4e6:	8b7b      	ldrh	r3, [r7, #26]
 800e4e8:	2b01      	cmp	r3, #1
 800e4ea:	d145      	bne.n	800e578 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4f0:	881a      	ldrh	r2, [r3, #0]
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4fc:	1c9a      	adds	r2, r3, #2
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e506:	b29b      	uxth	r3, r3
 800e508:	3b01      	subs	r3, #1
 800e50a:	b29a      	uxth	r2, r3
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e510:	e032      	b.n	800e578 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	689b      	ldr	r3, [r3, #8]
 800e518:	f003 0302 	and.w	r3, r3, #2
 800e51c:	2b02      	cmp	r3, #2
 800e51e:	d112      	bne.n	800e546 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e524:	881a      	ldrh	r2, [r3, #0]
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e530:	1c9a      	adds	r2, r3, #2
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	3b01      	subs	r3, #1
 800e53e:	b29a      	uxth	r2, r3
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e544:	e018      	b.n	800e578 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e546:	f7f9 fdc3 	bl	80080d0 <HAL_GetTick>
 800e54a:	4602      	mov	r2, r0
 800e54c:	69fb      	ldr	r3, [r7, #28]
 800e54e:	1ad3      	subs	r3, r2, r3
 800e550:	683a      	ldr	r2, [r7, #0]
 800e552:	429a      	cmp	r2, r3
 800e554:	d803      	bhi.n	800e55e <HAL_SPI_Transmit+0x164>
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e55c:	d102      	bne.n	800e564 <HAL_SPI_Transmit+0x16a>
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d109      	bne.n	800e578 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	2201      	movs	r2, #1
 800e568:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	2200      	movs	r2, #0
 800e570:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e574:	2303      	movs	r3, #3
 800e576:	e0b2      	b.n	800e6de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e57c:	b29b      	uxth	r3, r3
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d1c7      	bne.n	800e512 <HAL_SPI_Transmit+0x118>
 800e582:	e083      	b.n	800e68c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	685b      	ldr	r3, [r3, #4]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d002      	beq.n	800e592 <HAL_SPI_Transmit+0x198>
 800e58c:	8b7b      	ldrh	r3, [r7, #26]
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d177      	bne.n	800e682 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e596:	b29b      	uxth	r3, r3
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d912      	bls.n	800e5c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5a0:	881a      	ldrh	r2, [r3, #0]
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5ac:	1c9a      	adds	r2, r3, #2
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e5b6:	b29b      	uxth	r3, r3
 800e5b8:	3b02      	subs	r3, #2
 800e5ba:	b29a      	uxth	r2, r3
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e5c0:	e05f      	b.n	800e682 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	330c      	adds	r3, #12
 800e5cc:	7812      	ldrb	r2, [r2, #0]
 800e5ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5d4:	1c5a      	adds	r2, r3, #1
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e5de:	b29b      	uxth	r3, r3
 800e5e0:	3b01      	subs	r3, #1
 800e5e2:	b29a      	uxth	r2, r3
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e5e8:	e04b      	b.n	800e682 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	689b      	ldr	r3, [r3, #8]
 800e5f0:	f003 0302 	and.w	r3, r3, #2
 800e5f4:	2b02      	cmp	r3, #2
 800e5f6:	d12b      	bne.n	800e650 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e5fc:	b29b      	uxth	r3, r3
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d912      	bls.n	800e628 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e606:	881a      	ldrh	r2, [r3, #0]
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e612:	1c9a      	adds	r2, r3, #2
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e61c:	b29b      	uxth	r3, r3
 800e61e:	3b02      	subs	r3, #2
 800e620:	b29a      	uxth	r2, r3
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e626:	e02c      	b.n	800e682 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	330c      	adds	r3, #12
 800e632:	7812      	ldrb	r2, [r2, #0]
 800e634:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e63a:	1c5a      	adds	r2, r3, #1
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e644:	b29b      	uxth	r3, r3
 800e646:	3b01      	subs	r3, #1
 800e648:	b29a      	uxth	r2, r3
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e64e:	e018      	b.n	800e682 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e650:	f7f9 fd3e 	bl	80080d0 <HAL_GetTick>
 800e654:	4602      	mov	r2, r0
 800e656:	69fb      	ldr	r3, [r7, #28]
 800e658:	1ad3      	subs	r3, r2, r3
 800e65a:	683a      	ldr	r2, [r7, #0]
 800e65c:	429a      	cmp	r2, r3
 800e65e:	d803      	bhi.n	800e668 <HAL_SPI_Transmit+0x26e>
 800e660:	683b      	ldr	r3, [r7, #0]
 800e662:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e666:	d102      	bne.n	800e66e <HAL_SPI_Transmit+0x274>
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d109      	bne.n	800e682 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	2201      	movs	r2, #1
 800e672:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	2200      	movs	r2, #0
 800e67a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e67e:	2303      	movs	r3, #3
 800e680:	e02d      	b.n	800e6de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e686:	b29b      	uxth	r3, r3
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d1ae      	bne.n	800e5ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e68c:	69fa      	ldr	r2, [r7, #28]
 800e68e:	6839      	ldr	r1, [r7, #0]
 800e690:	68f8      	ldr	r0, [r7, #12]
 800e692:	f000 fb65 	bl	800ed60 <SPI_EndRxTxTransaction>
 800e696:	4603      	mov	r3, r0
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d002      	beq.n	800e6a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	2220      	movs	r2, #32
 800e6a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	689b      	ldr	r3, [r3, #8]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d10a      	bne.n	800e6c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	617b      	str	r3, [r7, #20]
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	68db      	ldr	r3, [r3, #12]
 800e6b4:	617b      	str	r3, [r7, #20]
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	689b      	ldr	r3, [r3, #8]
 800e6bc:	617b      	str	r3, [r7, #20]
 800e6be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	2201      	movs	r2, #1
 800e6c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d001      	beq.n	800e6dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e6d8:	2301      	movs	r3, #1
 800e6da:	e000      	b.n	800e6de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e6dc:	2300      	movs	r3, #0
  }
}
 800e6de:	4618      	mov	r0, r3
 800e6e0:	3720      	adds	r7, #32
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	bd80      	pop	{r7, pc}

0800e6e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e6e6:	b580      	push	{r7, lr}
 800e6e8:	b08a      	sub	sp, #40	@ 0x28
 800e6ea:	af00      	add	r7, sp, #0
 800e6ec:	60f8      	str	r0, [r7, #12]
 800e6ee:	60b9      	str	r1, [r7, #8]
 800e6f0:	607a      	str	r2, [r7, #4]
 800e6f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e6f8:	f7f9 fcea 	bl	80080d0 <HAL_GetTick>
 800e6fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e704:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	685b      	ldr	r3, [r3, #4]
 800e70a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e70c:	887b      	ldrh	r3, [r7, #2]
 800e70e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e710:	887b      	ldrh	r3, [r7, #2]
 800e712:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e714:	7ffb      	ldrb	r3, [r7, #31]
 800e716:	2b01      	cmp	r3, #1
 800e718:	d00c      	beq.n	800e734 <HAL_SPI_TransmitReceive+0x4e>
 800e71a:	69bb      	ldr	r3, [r7, #24]
 800e71c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e720:	d106      	bne.n	800e730 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d102      	bne.n	800e730 <HAL_SPI_TransmitReceive+0x4a>
 800e72a:	7ffb      	ldrb	r3, [r7, #31]
 800e72c:	2b04      	cmp	r3, #4
 800e72e:	d001      	beq.n	800e734 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e730:	2302      	movs	r3, #2
 800e732:	e1f3      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e734:	68bb      	ldr	r3, [r7, #8]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d005      	beq.n	800e746 <HAL_SPI_TransmitReceive+0x60>
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d002      	beq.n	800e746 <HAL_SPI_TransmitReceive+0x60>
 800e740:	887b      	ldrh	r3, [r7, #2]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d101      	bne.n	800e74a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e746:	2301      	movs	r3, #1
 800e748:	e1e8      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e750:	2b01      	cmp	r3, #1
 800e752:	d101      	bne.n	800e758 <HAL_SPI_TransmitReceive+0x72>
 800e754:	2302      	movs	r3, #2
 800e756:	e1e1      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	2201      	movs	r2, #1
 800e75c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e766:	b2db      	uxtb	r3, r3
 800e768:	2b04      	cmp	r3, #4
 800e76a:	d003      	beq.n	800e774 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	2205      	movs	r2, #5
 800e770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	2200      	movs	r2, #0
 800e778:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	687a      	ldr	r2, [r7, #4]
 800e77e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	887a      	ldrh	r2, [r7, #2]
 800e784:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	887a      	ldrh	r2, [r7, #2]
 800e78c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	68ba      	ldr	r2, [r7, #8]
 800e794:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	887a      	ldrh	r2, [r7, #2]
 800e79a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	887a      	ldrh	r2, [r7, #2]
 800e7a0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	68db      	ldr	r3, [r3, #12]
 800e7b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e7b6:	d802      	bhi.n	800e7be <HAL_SPI_TransmitReceive+0xd8>
 800e7b8:	8abb      	ldrh	r3, [r7, #20]
 800e7ba:	2b01      	cmp	r3, #1
 800e7bc:	d908      	bls.n	800e7d0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	685a      	ldr	r2, [r3, #4]
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e7cc:	605a      	str	r2, [r3, #4]
 800e7ce:	e007      	b.n	800e7e0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	685a      	ldr	r2, [r3, #4]
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e7de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7ea:	2b40      	cmp	r3, #64	@ 0x40
 800e7ec:	d007      	beq.n	800e7fe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	681a      	ldr	r2, [r3, #0]
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e7fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	68db      	ldr	r3, [r3, #12]
 800e802:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e806:	f240 8083 	bls.w	800e910 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	685b      	ldr	r3, [r3, #4]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d002      	beq.n	800e818 <HAL_SPI_TransmitReceive+0x132>
 800e812:	8afb      	ldrh	r3, [r7, #22]
 800e814:	2b01      	cmp	r3, #1
 800e816:	d16f      	bne.n	800e8f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e81c:	881a      	ldrh	r2, [r3, #0]
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e828:	1c9a      	adds	r2, r3, #2
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e832:	b29b      	uxth	r3, r3
 800e834:	3b01      	subs	r3, #1
 800e836:	b29a      	uxth	r2, r3
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e83c:	e05c      	b.n	800e8f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	689b      	ldr	r3, [r3, #8]
 800e844:	f003 0302 	and.w	r3, r3, #2
 800e848:	2b02      	cmp	r3, #2
 800e84a:	d11b      	bne.n	800e884 <HAL_SPI_TransmitReceive+0x19e>
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e850:	b29b      	uxth	r3, r3
 800e852:	2b00      	cmp	r3, #0
 800e854:	d016      	beq.n	800e884 <HAL_SPI_TransmitReceive+0x19e>
 800e856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e858:	2b01      	cmp	r3, #1
 800e85a:	d113      	bne.n	800e884 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e860:	881a      	ldrh	r2, [r3, #0]
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e86c:	1c9a      	adds	r2, r3, #2
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e876:	b29b      	uxth	r3, r3
 800e878:	3b01      	subs	r3, #1
 800e87a:	b29a      	uxth	r2, r3
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e880:	2300      	movs	r3, #0
 800e882:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	689b      	ldr	r3, [r3, #8]
 800e88a:	f003 0301 	and.w	r3, r3, #1
 800e88e:	2b01      	cmp	r3, #1
 800e890:	d11c      	bne.n	800e8cc <HAL_SPI_TransmitReceive+0x1e6>
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e898:	b29b      	uxth	r3, r3
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d016      	beq.n	800e8cc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	68da      	ldr	r2, [r3, #12]
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8a8:	b292      	uxth	r2, r2
 800e8aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8b0:	1c9a      	adds	r2, r3, #2
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e8bc:	b29b      	uxth	r3, r3
 800e8be:	3b01      	subs	r3, #1
 800e8c0:	b29a      	uxth	r2, r3
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e8c8:	2301      	movs	r3, #1
 800e8ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e8cc:	f7f9 fc00 	bl	80080d0 <HAL_GetTick>
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	6a3b      	ldr	r3, [r7, #32]
 800e8d4:	1ad3      	subs	r3, r2, r3
 800e8d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e8d8:	429a      	cmp	r2, r3
 800e8da:	d80d      	bhi.n	800e8f8 <HAL_SPI_TransmitReceive+0x212>
 800e8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8e2:	d009      	beq.n	800e8f8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e8f4:	2303      	movs	r3, #3
 800e8f6:	e111      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8fc:	b29b      	uxth	r3, r3
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d19d      	bne.n	800e83e <HAL_SPI_TransmitReceive+0x158>
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e908:	b29b      	uxth	r3, r3
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d197      	bne.n	800e83e <HAL_SPI_TransmitReceive+0x158>
 800e90e:	e0e5      	b.n	800eadc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	685b      	ldr	r3, [r3, #4]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d003      	beq.n	800e920 <HAL_SPI_TransmitReceive+0x23a>
 800e918:	8afb      	ldrh	r3, [r7, #22]
 800e91a:	2b01      	cmp	r3, #1
 800e91c:	f040 80d1 	bne.w	800eac2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e924:	b29b      	uxth	r3, r3
 800e926:	2b01      	cmp	r3, #1
 800e928:	d912      	bls.n	800e950 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e92e:	881a      	ldrh	r2, [r3, #0]
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e93a:	1c9a      	adds	r2, r3, #2
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e944:	b29b      	uxth	r3, r3
 800e946:	3b02      	subs	r3, #2
 800e948:	b29a      	uxth	r2, r3
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e94e:	e0b8      	b.n	800eac2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	330c      	adds	r3, #12
 800e95a:	7812      	ldrb	r2, [r2, #0]
 800e95c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e962:	1c5a      	adds	r2, r3, #1
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	3b01      	subs	r3, #1
 800e970:	b29a      	uxth	r2, r3
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e976:	e0a4      	b.n	800eac2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	689b      	ldr	r3, [r3, #8]
 800e97e:	f003 0302 	and.w	r3, r3, #2
 800e982:	2b02      	cmp	r3, #2
 800e984:	d134      	bne.n	800e9f0 <HAL_SPI_TransmitReceive+0x30a>
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e98a:	b29b      	uxth	r3, r3
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d02f      	beq.n	800e9f0 <HAL_SPI_TransmitReceive+0x30a>
 800e990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e992:	2b01      	cmp	r3, #1
 800e994:	d12c      	bne.n	800e9f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e99a:	b29b      	uxth	r3, r3
 800e99c:	2b01      	cmp	r3, #1
 800e99e:	d912      	bls.n	800e9c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9a4:	881a      	ldrh	r2, [r3, #0]
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9b0:	1c9a      	adds	r2, r3, #2
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	3b02      	subs	r3, #2
 800e9be:	b29a      	uxth	r2, r3
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e9c4:	e012      	b.n	800e9ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	330c      	adds	r3, #12
 800e9d0:	7812      	ldrb	r2, [r2, #0]
 800e9d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9d8:	1c5a      	adds	r2, r3, #1
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9e2:	b29b      	uxth	r3, r3
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	b29a      	uxth	r2, r3
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	689b      	ldr	r3, [r3, #8]
 800e9f6:	f003 0301 	and.w	r3, r3, #1
 800e9fa:	2b01      	cmp	r3, #1
 800e9fc:	d148      	bne.n	800ea90 <HAL_SPI_TransmitReceive+0x3aa>
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea04:	b29b      	uxth	r3, r3
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d042      	beq.n	800ea90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea10:	b29b      	uxth	r3, r3
 800ea12:	2b01      	cmp	r3, #1
 800ea14:	d923      	bls.n	800ea5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	68da      	ldr	r2, [r3, #12]
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea20:	b292      	uxth	r2, r2
 800ea22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea28:	1c9a      	adds	r2, r3, #2
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea34:	b29b      	uxth	r3, r3
 800ea36:	3b02      	subs	r3, #2
 800ea38:	b29a      	uxth	r2, r3
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea46:	b29b      	uxth	r3, r3
 800ea48:	2b01      	cmp	r3, #1
 800ea4a:	d81f      	bhi.n	800ea8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	685a      	ldr	r2, [r3, #4]
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ea5a:	605a      	str	r2, [r3, #4]
 800ea5c:	e016      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	f103 020c 	add.w	r2, r3, #12
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea6a:	7812      	ldrb	r2, [r2, #0]
 800ea6c:	b2d2      	uxtb	r2, r2
 800ea6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea74:	1c5a      	adds	r2, r3, #1
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	3b01      	subs	r3, #1
 800ea84:	b29a      	uxth	r2, r3
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ea90:	f7f9 fb1e 	bl	80080d0 <HAL_GetTick>
 800ea94:	4602      	mov	r2, r0
 800ea96:	6a3b      	ldr	r3, [r7, #32]
 800ea98:	1ad3      	subs	r3, r2, r3
 800ea9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea9c:	429a      	cmp	r2, r3
 800ea9e:	d803      	bhi.n	800eaa8 <HAL_SPI_TransmitReceive+0x3c2>
 800eaa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eaa6:	d102      	bne.n	800eaae <HAL_SPI_TransmitReceive+0x3c8>
 800eaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d109      	bne.n	800eac2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	2200      	movs	r2, #0
 800eaba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800eabe:	2303      	movs	r3, #3
 800eac0:	e02c      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	f47f af55 	bne.w	800e978 <HAL_SPI_TransmitReceive+0x292>
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ead4:	b29b      	uxth	r3, r3
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	f47f af4e 	bne.w	800e978 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800eadc:	6a3a      	ldr	r2, [r7, #32]
 800eade:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800eae0:	68f8      	ldr	r0, [r7, #12]
 800eae2:	f000 f93d 	bl	800ed60 <SPI_EndRxTxTransaction>
 800eae6:	4603      	mov	r3, r0
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d008      	beq.n	800eafe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	2220      	movs	r2, #32
 800eaf0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800eafa:	2301      	movs	r3, #1
 800eafc:	e00e      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2201      	movs	r2, #1
 800eb02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	2200      	movs	r2, #0
 800eb0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d001      	beq.n	800eb1a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800eb16:	2301      	movs	r3, #1
 800eb18:	e000      	b.n	800eb1c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800eb1a:	2300      	movs	r3, #0
  }
}
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	3728      	adds	r7, #40	@ 0x28
 800eb20:	46bd      	mov	sp, r7
 800eb22:	bd80      	pop	{r7, pc}

0800eb24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b088      	sub	sp, #32
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	60f8      	str	r0, [r7, #12]
 800eb2c:	60b9      	str	r1, [r7, #8]
 800eb2e:	603b      	str	r3, [r7, #0]
 800eb30:	4613      	mov	r3, r2
 800eb32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800eb34:	f7f9 facc 	bl	80080d0 <HAL_GetTick>
 800eb38:	4602      	mov	r2, r0
 800eb3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb3c:	1a9b      	subs	r3, r3, r2
 800eb3e:	683a      	ldr	r2, [r7, #0]
 800eb40:	4413      	add	r3, r2
 800eb42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800eb44:	f7f9 fac4 	bl	80080d0 <HAL_GetTick>
 800eb48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800eb4a:	4b39      	ldr	r3, [pc, #228]	@ (800ec30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	015b      	lsls	r3, r3, #5
 800eb50:	0d1b      	lsrs	r3, r3, #20
 800eb52:	69fa      	ldr	r2, [r7, #28]
 800eb54:	fb02 f303 	mul.w	r3, r2, r3
 800eb58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb5a:	e054      	b.n	800ec06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb62:	d050      	beq.n	800ec06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800eb64:	f7f9 fab4 	bl	80080d0 <HAL_GetTick>
 800eb68:	4602      	mov	r2, r0
 800eb6a:	69bb      	ldr	r3, [r7, #24]
 800eb6c:	1ad3      	subs	r3, r2, r3
 800eb6e:	69fa      	ldr	r2, [r7, #28]
 800eb70:	429a      	cmp	r2, r3
 800eb72:	d902      	bls.n	800eb7a <SPI_WaitFlagStateUntilTimeout+0x56>
 800eb74:	69fb      	ldr	r3, [r7, #28]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d13d      	bne.n	800ebf6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	685a      	ldr	r2, [r3, #4]
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800eb88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	685b      	ldr	r3, [r3, #4]
 800eb8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb92:	d111      	bne.n	800ebb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	689b      	ldr	r3, [r3, #8]
 800eb98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eb9c:	d004      	beq.n	800eba8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	689b      	ldr	r3, [r3, #8]
 800eba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eba6:	d107      	bne.n	800ebb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	681a      	ldr	r2, [r3, #0]
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ebb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebc0:	d10f      	bne.n	800ebe2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	681a      	ldr	r2, [r3, #0]
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ebd0:	601a      	str	r2, [r3, #0]
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	681a      	ldr	r2, [r3, #0]
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ebe0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	2200      	movs	r2, #0
 800ebee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ebf2:	2303      	movs	r3, #3
 800ebf4:	e017      	b.n	800ec26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ebf6:	697b      	ldr	r3, [r7, #20]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d101      	bne.n	800ec00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ec00:	697b      	ldr	r3, [r7, #20]
 800ec02:	3b01      	subs	r3, #1
 800ec04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	689a      	ldr	r2, [r3, #8]
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	4013      	ands	r3, r2
 800ec10:	68ba      	ldr	r2, [r7, #8]
 800ec12:	429a      	cmp	r2, r3
 800ec14:	bf0c      	ite	eq
 800ec16:	2301      	moveq	r3, #1
 800ec18:	2300      	movne	r3, #0
 800ec1a:	b2db      	uxtb	r3, r3
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	79fb      	ldrb	r3, [r7, #7]
 800ec20:	429a      	cmp	r2, r3
 800ec22:	d19b      	bne.n	800eb5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ec24:	2300      	movs	r3, #0
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3720      	adds	r7, #32
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	bf00      	nop
 800ec30:	20000004 	.word	0x20000004

0800ec34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b08a      	sub	sp, #40	@ 0x28
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	60f8      	str	r0, [r7, #12]
 800ec3c:	60b9      	str	r1, [r7, #8]
 800ec3e:	607a      	str	r2, [r7, #4]
 800ec40:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ec42:	2300      	movs	r3, #0
 800ec44:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ec46:	f7f9 fa43 	bl	80080d0 <HAL_GetTick>
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec4e:	1a9b      	subs	r3, r3, r2
 800ec50:	683a      	ldr	r2, [r7, #0]
 800ec52:	4413      	add	r3, r2
 800ec54:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ec56:	f7f9 fa3b 	bl	80080d0 <HAL_GetTick>
 800ec5a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	330c      	adds	r3, #12
 800ec62:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ec64:	4b3d      	ldr	r3, [pc, #244]	@ (800ed5c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ec66:	681a      	ldr	r2, [r3, #0]
 800ec68:	4613      	mov	r3, r2
 800ec6a:	009b      	lsls	r3, r3, #2
 800ec6c:	4413      	add	r3, r2
 800ec6e:	00da      	lsls	r2, r3, #3
 800ec70:	1ad3      	subs	r3, r2, r3
 800ec72:	0d1b      	lsrs	r3, r3, #20
 800ec74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec76:	fb02 f303 	mul.w	r3, r2, r3
 800ec7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ec7c:	e060      	b.n	800ed40 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ec84:	d107      	bne.n	800ec96 <SPI_WaitFifoStateUntilTimeout+0x62>
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d104      	bne.n	800ec96 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ec8c:	69fb      	ldr	r3, [r7, #28]
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ec94:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec9c:	d050      	beq.n	800ed40 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ec9e:	f7f9 fa17 	bl	80080d0 <HAL_GetTick>
 800eca2:	4602      	mov	r2, r0
 800eca4:	6a3b      	ldr	r3, [r7, #32]
 800eca6:	1ad3      	subs	r3, r2, r3
 800eca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ecaa:	429a      	cmp	r2, r3
 800ecac:	d902      	bls.n	800ecb4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ecae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d13d      	bne.n	800ed30 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	685a      	ldr	r2, [r3, #4]
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ecc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	685b      	ldr	r3, [r3, #4]
 800ecc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eccc:	d111      	bne.n	800ecf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	689b      	ldr	r3, [r3, #8]
 800ecd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecd6:	d004      	beq.n	800ece2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	689b      	ldr	r3, [r3, #8]
 800ecdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ece0:	d107      	bne.n	800ecf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	681a      	ldr	r2, [r3, #0]
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ecf0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecfa:	d10f      	bne.n	800ed1c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	681a      	ldr	r2, [r3, #0]
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ed0a:	601a      	str	r2, [r3, #0]
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	681a      	ldr	r2, [r3, #0]
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ed1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	2201      	movs	r2, #1
 800ed20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	2200      	movs	r2, #0
 800ed28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ed2c:	2303      	movs	r3, #3
 800ed2e:	e010      	b.n	800ed52 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ed30:	69bb      	ldr	r3, [r7, #24]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d101      	bne.n	800ed3a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ed36:	2300      	movs	r3, #0
 800ed38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ed3a:	69bb      	ldr	r3, [r7, #24]
 800ed3c:	3b01      	subs	r3, #1
 800ed3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	689a      	ldr	r2, [r3, #8]
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	4013      	ands	r3, r2
 800ed4a:	687a      	ldr	r2, [r7, #4]
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d196      	bne.n	800ec7e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ed50:	2300      	movs	r3, #0
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	3728      	adds	r7, #40	@ 0x28
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}
 800ed5a:	bf00      	nop
 800ed5c:	20000004 	.word	0x20000004

0800ed60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b086      	sub	sp, #24
 800ed64:	af02      	add	r7, sp, #8
 800ed66:	60f8      	str	r0, [r7, #12]
 800ed68:	60b9      	str	r1, [r7, #8]
 800ed6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	9300      	str	r3, [sp, #0]
 800ed70:	68bb      	ldr	r3, [r7, #8]
 800ed72:	2200      	movs	r2, #0
 800ed74:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ed78:	68f8      	ldr	r0, [r7, #12]
 800ed7a:	f7ff ff5b 	bl	800ec34 <SPI_WaitFifoStateUntilTimeout>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d007      	beq.n	800ed94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed88:	f043 0220 	orr.w	r2, r3, #32
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ed90:	2303      	movs	r3, #3
 800ed92:	e027      	b.n	800ede4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	9300      	str	r3, [sp, #0]
 800ed98:	68bb      	ldr	r3, [r7, #8]
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	2180      	movs	r1, #128	@ 0x80
 800ed9e:	68f8      	ldr	r0, [r7, #12]
 800eda0:	f7ff fec0 	bl	800eb24 <SPI_WaitFlagStateUntilTimeout>
 800eda4:	4603      	mov	r3, r0
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d007      	beq.n	800edba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800edae:	f043 0220 	orr.w	r2, r3, #32
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800edb6:	2303      	movs	r3, #3
 800edb8:	e014      	b.n	800ede4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	9300      	str	r3, [sp, #0]
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	2200      	movs	r2, #0
 800edc2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800edc6:	68f8      	ldr	r0, [r7, #12]
 800edc8:	f7ff ff34 	bl	800ec34 <SPI_WaitFifoStateUntilTimeout>
 800edcc:	4603      	mov	r3, r0
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d007      	beq.n	800ede2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800edd6:	f043 0220 	orr.w	r2, r3, #32
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800edde:	2303      	movs	r3, #3
 800ede0:	e000      	b.n	800ede4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ede2:	2300      	movs	r3, #0
}
 800ede4:	4618      	mov	r0, r3
 800ede6:	3710      	adds	r7, #16
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd80      	pop	{r7, pc}

0800edec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b082      	sub	sp, #8
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d101      	bne.n	800edfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800edfa:	2301      	movs	r3, #1
 800edfc:	e042      	b.n	800ee84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d106      	bne.n	800ee16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ee10:	6878      	ldr	r0, [r7, #4]
 800ee12:	f7f5 fdbb 	bl	800498c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	2224      	movs	r2, #36	@ 0x24
 800ee1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	681a      	ldr	r2, [r3, #0]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f022 0201 	bic.w	r2, r2, #1
 800ee2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d002      	beq.n	800ee3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ee36:	6878      	ldr	r0, [r7, #4]
 800ee38:	f000 fede 	bl	800fbf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ee3c:	6878      	ldr	r0, [r7, #4]
 800ee3e:	f000 fc0f 	bl	800f660 <UART_SetConfig>
 800ee42:	4603      	mov	r3, r0
 800ee44:	2b01      	cmp	r3, #1
 800ee46:	d101      	bne.n	800ee4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ee48:	2301      	movs	r3, #1
 800ee4a:	e01b      	b.n	800ee84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	685a      	ldr	r2, [r3, #4]
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ee5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	689a      	ldr	r2, [r3, #8]
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ee6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	681a      	ldr	r2, [r3, #0]
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	f042 0201 	orr.w	r2, r2, #1
 800ee7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f000 ff5d 	bl	800fd3c <UART_CheckIdleState>
 800ee82:	4603      	mov	r3, r0
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	3708      	adds	r7, #8
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd80      	pop	{r7, pc}

0800ee8c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b08a      	sub	sp, #40	@ 0x28
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	60f8      	str	r0, [r7, #12]
 800ee94:	60b9      	str	r1, [r7, #8]
 800ee96:	4613      	mov	r3, r2
 800ee98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eea0:	2b20      	cmp	r3, #32
 800eea2:	d167      	bne.n	800ef74 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d002      	beq.n	800eeb0 <HAL_UART_Transmit_DMA+0x24>
 800eeaa:	88fb      	ldrh	r3, [r7, #6]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d101      	bne.n	800eeb4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	e060      	b.n	800ef76 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	68ba      	ldr	r2, [r7, #8]
 800eeb8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	88fa      	ldrh	r2, [r7, #6]
 800eebe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	88fa      	ldrh	r2, [r7, #6]
 800eec6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	2200      	movs	r2, #0
 800eece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	2221      	movs	r2, #33	@ 0x21
 800eed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d028      	beq.n	800ef34 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eee6:	4a26      	ldr	r2, [pc, #152]	@ (800ef80 <HAL_UART_Transmit_DMA+0xf4>)
 800eee8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eeee:	4a25      	ldr	r2, [pc, #148]	@ (800ef84 <HAL_UART_Transmit_DMA+0xf8>)
 800eef0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eef6:	4a24      	ldr	r2, [pc, #144]	@ (800ef88 <HAL_UART_Transmit_DMA+0xfc>)
 800eef8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eefe:	2200      	movs	r2, #0
 800ef00:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef0a:	4619      	mov	r1, r3
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	3328      	adds	r3, #40	@ 0x28
 800ef12:	461a      	mov	r2, r3
 800ef14:	88fb      	ldrh	r3, [r7, #6]
 800ef16:	f7fb f967 	bl	800a1e8 <HAL_DMA_Start_IT>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d009      	beq.n	800ef34 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	2210      	movs	r2, #16
 800ef24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	2220      	movs	r2, #32
 800ef2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800ef30:	2301      	movs	r3, #1
 800ef32:	e020      	b.n	800ef76 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	2240      	movs	r2, #64	@ 0x40
 800ef3a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	3308      	adds	r3, #8
 800ef42:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef44:	697b      	ldr	r3, [r7, #20]
 800ef46:	e853 3f00 	ldrex	r3, [r3]
 800ef4a:	613b      	str	r3, [r7, #16]
   return(result);
 800ef4c:	693b      	ldr	r3, [r7, #16]
 800ef4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef52:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	3308      	adds	r3, #8
 800ef5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef5c:	623a      	str	r2, [r7, #32]
 800ef5e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef60:	69f9      	ldr	r1, [r7, #28]
 800ef62:	6a3a      	ldr	r2, [r7, #32]
 800ef64:	e841 2300 	strex	r3, r2, [r1]
 800ef68:	61bb      	str	r3, [r7, #24]
   return(result);
 800ef6a:	69bb      	ldr	r3, [r7, #24]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d1e5      	bne.n	800ef3c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800ef70:	2300      	movs	r3, #0
 800ef72:	e000      	b.n	800ef76 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800ef74:	2302      	movs	r3, #2
  }
}
 800ef76:	4618      	mov	r0, r3
 800ef78:	3728      	adds	r7, #40	@ 0x28
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	08010207 	.word	0x08010207
 800ef84:	080102a1 	.word	0x080102a1
 800ef88:	08010427 	.word	0x08010427

0800ef8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b0ba      	sub	sp, #232	@ 0xe8
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	69db      	ldr	r3, [r3, #28]
 800ef9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	689b      	ldr	r3, [r3, #8]
 800efae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800efb2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800efb6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800efba:	4013      	ands	r3, r2
 800efbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800efc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d11b      	bne.n	800f000 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800efc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800efcc:	f003 0320 	and.w	r3, r3, #32
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d015      	beq.n	800f000 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800efd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efd8:	f003 0320 	and.w	r3, r3, #32
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d105      	bne.n	800efec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800efe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800efe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d009      	beq.n	800f000 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	f000 8300 	beq.w	800f5f6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	4798      	blx	r3
      }
      return;
 800effe:	e2fa      	b.n	800f5f6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f000:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f004:	2b00      	cmp	r3, #0
 800f006:	f000 8123 	beq.w	800f250 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f00a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f00e:	4b8d      	ldr	r3, [pc, #564]	@ (800f244 <HAL_UART_IRQHandler+0x2b8>)
 800f010:	4013      	ands	r3, r2
 800f012:	2b00      	cmp	r3, #0
 800f014:	d106      	bne.n	800f024 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f016:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f01a:	4b8b      	ldr	r3, [pc, #556]	@ (800f248 <HAL_UART_IRQHandler+0x2bc>)
 800f01c:	4013      	ands	r3, r2
 800f01e:	2b00      	cmp	r3, #0
 800f020:	f000 8116 	beq.w	800f250 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f028:	f003 0301 	and.w	r3, r3, #1
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d011      	beq.n	800f054 <HAL_UART_IRQHandler+0xc8>
 800f030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d00b      	beq.n	800f054 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	2201      	movs	r2, #1
 800f042:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f04a:	f043 0201 	orr.w	r2, r3, #1
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f058:	f003 0302 	and.w	r3, r3, #2
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d011      	beq.n	800f084 <HAL_UART_IRQHandler+0xf8>
 800f060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f064:	f003 0301 	and.w	r3, r3, #1
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d00b      	beq.n	800f084 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	2202      	movs	r2, #2
 800f072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f07a:	f043 0204 	orr.w	r2, r3, #4
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f088:	f003 0304 	and.w	r3, r3, #4
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d011      	beq.n	800f0b4 <HAL_UART_IRQHandler+0x128>
 800f090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f094:	f003 0301 	and.w	r3, r3, #1
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d00b      	beq.n	800f0b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	2204      	movs	r2, #4
 800f0a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0aa:	f043 0202 	orr.w	r2, r3, #2
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f0b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0b8:	f003 0308 	and.w	r3, r3, #8
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d017      	beq.n	800f0f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f0c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0c4:	f003 0320 	and.w	r3, r3, #32
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d105      	bne.n	800f0d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f0cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f0d0:	4b5c      	ldr	r3, [pc, #368]	@ (800f244 <HAL_UART_IRQHandler+0x2b8>)
 800f0d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d00b      	beq.n	800f0f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	2208      	movs	r2, #8
 800f0de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0e6:	f043 0208 	orr.w	r2, r3, #8
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f0f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d012      	beq.n	800f122 <HAL_UART_IRQHandler+0x196>
 800f0fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f100:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f104:	2b00      	cmp	r3, #0
 800f106:	d00c      	beq.n	800f122 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f110:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f118:	f043 0220 	orr.w	r2, r3, #32
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f128:	2b00      	cmp	r3, #0
 800f12a:	f000 8266 	beq.w	800f5fa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f12e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f132:	f003 0320 	and.w	r3, r3, #32
 800f136:	2b00      	cmp	r3, #0
 800f138:	d013      	beq.n	800f162 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f13a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f13e:	f003 0320 	and.w	r3, r3, #32
 800f142:	2b00      	cmp	r3, #0
 800f144:	d105      	bne.n	800f152 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f146:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f14a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d007      	beq.n	800f162 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f156:	2b00      	cmp	r3, #0
 800f158:	d003      	beq.n	800f162 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f168:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	689b      	ldr	r3, [r3, #8]
 800f172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f176:	2b40      	cmp	r3, #64	@ 0x40
 800f178:	d005      	beq.n	800f186 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f17a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f17e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f182:	2b00      	cmp	r3, #0
 800f184:	d054      	beq.n	800f230 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f186:	6878      	ldr	r0, [r7, #4]
 800f188:	f000 ffd7 	bl	801013a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	689b      	ldr	r3, [r3, #8]
 800f192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f196:	2b40      	cmp	r3, #64	@ 0x40
 800f198:	d146      	bne.n	800f228 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	3308      	adds	r3, #8
 800f1a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f1a8:	e853 3f00 	ldrex	r3, [r3]
 800f1ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f1b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f1b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	3308      	adds	r3, #8
 800f1c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f1c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f1ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f1d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f1d6:	e841 2300 	strex	r3, r2, [r1]
 800f1da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f1de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d1d9      	bne.n	800f19a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d017      	beq.n	800f220 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1f6:	4a15      	ldr	r2, [pc, #84]	@ (800f24c <HAL_UART_IRQHandler+0x2c0>)
 800f1f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f200:	4618      	mov	r0, r3
 800f202:	f7fb f8c5 	bl	800a390 <HAL_DMA_Abort_IT>
 800f206:	4603      	mov	r3, r0
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d019      	beq.n	800f240 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f214:	687a      	ldr	r2, [r7, #4]
 800f216:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f21a:	4610      	mov	r0, r2
 800f21c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f21e:	e00f      	b.n	800f240 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f220:	6878      	ldr	r0, [r7, #4]
 800f222:	f7f7 fff1 	bl	8007208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f226:	e00b      	b.n	800f240 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f7f7 ffed 	bl	8007208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f22e:	e007      	b.n	800f240 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f230:	6878      	ldr	r0, [r7, #4]
 800f232:	f7f7 ffe9 	bl	8007208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2200      	movs	r2, #0
 800f23a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f23e:	e1dc      	b.n	800f5fa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f240:	bf00      	nop
    return;
 800f242:	e1da      	b.n	800f5fa <HAL_UART_IRQHandler+0x66e>
 800f244:	10000001 	.word	0x10000001
 800f248:	04000120 	.word	0x04000120
 800f24c:	080104a7 	.word	0x080104a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f254:	2b01      	cmp	r3, #1
 800f256:	f040 8170 	bne.w	800f53a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f25a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f25e:	f003 0310 	and.w	r3, r3, #16
 800f262:	2b00      	cmp	r3, #0
 800f264:	f000 8169 	beq.w	800f53a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f26c:	f003 0310 	and.w	r3, r3, #16
 800f270:	2b00      	cmp	r3, #0
 800f272:	f000 8162 	beq.w	800f53a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	2210      	movs	r2, #16
 800f27c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	689b      	ldr	r3, [r3, #8]
 800f284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f288:	2b40      	cmp	r3, #64	@ 0x40
 800f28a:	f040 80d8 	bne.w	800f43e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	685b      	ldr	r3, [r3, #4]
 800f298:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f29c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	f000 80af 	beq.w	800f404 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f2ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f2b0:	429a      	cmp	r2, r3
 800f2b2:	f080 80a7 	bcs.w	800f404 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f2bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	f003 0320 	and.w	r3, r3, #32
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	f040 8087 	bne.w	800f3e2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f2e0:	e853 3f00 	ldrex	r3, [r3]
 800f2e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f2e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f2ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f2f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	461a      	mov	r2, r3
 800f2fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f2fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f302:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f306:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f30a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f30e:	e841 2300 	strex	r3, r2, [r1]
 800f312:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f316:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d1da      	bne.n	800f2d4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	3308      	adds	r3, #8
 800f324:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f328:	e853 3f00 	ldrex	r3, [r3]
 800f32c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f32e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f330:	f023 0301 	bic.w	r3, r3, #1
 800f334:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	3308      	adds	r3, #8
 800f33e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f342:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f346:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f348:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f34a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f34e:	e841 2300 	strex	r3, r2, [r1]
 800f352:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f356:	2b00      	cmp	r3, #0
 800f358:	d1e1      	bne.n	800f31e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	3308      	adds	r3, #8
 800f360:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f362:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f364:	e853 3f00 	ldrex	r3, [r3]
 800f368:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f36a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f36c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f370:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	3308      	adds	r3, #8
 800f37a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f37e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f380:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f382:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f384:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f386:	e841 2300 	strex	r3, r2, [r1]
 800f38a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f38c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d1e3      	bne.n	800f35a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	2220      	movs	r2, #32
 800f396:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2200      	movs	r2, #0
 800f39e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3a8:	e853 3f00 	ldrex	r3, [r3]
 800f3ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f3ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3b0:	f023 0310 	bic.w	r3, r3, #16
 800f3b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	461a      	mov	r2, r3
 800f3be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f3c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f3c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f3ca:	e841 2300 	strex	r3, r2, [r1]
 800f3ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f3d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d1e4      	bne.n	800f3a0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f7fa ff7e 	bl	800a2de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	2202      	movs	r2, #2
 800f3e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f3f4:	b29b      	uxth	r3, r3
 800f3f6:	1ad3      	subs	r3, r2, r3
 800f3f8:	b29b      	uxth	r3, r3
 800f3fa:	4619      	mov	r1, r3
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f7f7 fdaf 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f402:	e0fc      	b.n	800f5fe <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f40a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f40e:	429a      	cmp	r2, r3
 800f410:	f040 80f5 	bne.w	800f5fe <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	f003 0320 	and.w	r3, r3, #32
 800f422:	2b20      	cmp	r3, #32
 800f424:	f040 80eb 	bne.w	800f5fe <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2202      	movs	r2, #2
 800f42c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f434:	4619      	mov	r1, r3
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f7f7 fd92 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
      return;
 800f43c:	e0df      	b.n	800f5fe <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f44a:	b29b      	uxth	r3, r3
 800f44c:	1ad3      	subs	r3, r2, r3
 800f44e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f458:	b29b      	uxth	r3, r3
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	f000 80d1 	beq.w	800f602 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f460:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f464:	2b00      	cmp	r3, #0
 800f466:	f000 80cc 	beq.w	800f602 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f472:	e853 3f00 	ldrex	r3, [r3]
 800f476:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f47a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f47e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	461a      	mov	r2, r3
 800f488:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f48c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f48e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f494:	e841 2300 	strex	r3, r2, [r1]
 800f498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f49a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d1e4      	bne.n	800f46a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	3308      	adds	r3, #8
 800f4a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4aa:	e853 3f00 	ldrex	r3, [r3]
 800f4ae:	623b      	str	r3, [r7, #32]
   return(result);
 800f4b0:	6a3b      	ldr	r3, [r7, #32]
 800f4b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f4b6:	f023 0301 	bic.w	r3, r3, #1
 800f4ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	3308      	adds	r3, #8
 800f4c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f4c8:	633a      	str	r2, [r7, #48]	@ 0x30
 800f4ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4d0:	e841 2300 	strex	r3, r2, [r1]
 800f4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d1e1      	bne.n	800f4a0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2220      	movs	r2, #32
 800f4e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	e853 3f00 	ldrex	r3, [r3]
 800f4fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	f023 0310 	bic.w	r3, r3, #16
 800f504:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	461a      	mov	r2, r3
 800f50e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f512:	61fb      	str	r3, [r7, #28]
 800f514:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f516:	69b9      	ldr	r1, [r7, #24]
 800f518:	69fa      	ldr	r2, [r7, #28]
 800f51a:	e841 2300 	strex	r3, r2, [r1]
 800f51e:	617b      	str	r3, [r7, #20]
   return(result);
 800f520:	697b      	ldr	r3, [r7, #20]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d1e4      	bne.n	800f4f0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2202      	movs	r2, #2
 800f52a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f52c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f530:	4619      	mov	r1, r3
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f7f7 fd14 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f538:	e063      	b.n	800f602 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f53a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f53e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f542:	2b00      	cmp	r3, #0
 800f544:	d00e      	beq.n	800f564 <HAL_UART_IRQHandler+0x5d8>
 800f546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f54a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d008      	beq.n	800f564 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f55a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f55c:	6878      	ldr	r0, [r7, #4]
 800f55e:	f000 ffdf 	bl	8010520 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f562:	e051      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d014      	beq.n	800f59a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d105      	bne.n	800f588 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f57c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f580:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f584:	2b00      	cmp	r3, #0
 800f586:	d008      	beq.n	800f59a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d03a      	beq.n	800f606 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	4798      	blx	r3
    }
    return;
 800f598:	e035      	b.n	800f606 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f59a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f59e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d009      	beq.n	800f5ba <HAL_UART_IRQHandler+0x62e>
 800f5a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d003      	beq.n	800f5ba <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f000 ff89 	bl	80104ca <UART_EndTransmit_IT>
    return;
 800f5b8:	e026      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d009      	beq.n	800f5da <HAL_UART_IRQHandler+0x64e>
 800f5c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d003      	beq.n	800f5da <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f000 ffb8 	bl	8010548 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f5d8:	e016      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f5da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d010      	beq.n	800f608 <HAL_UART_IRQHandler+0x67c>
 800f5e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	da0c      	bge.n	800f608 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f000 ffa0 	bl	8010534 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f5f4:	e008      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
      return;
 800f5f6:	bf00      	nop
 800f5f8:	e006      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
    return;
 800f5fa:	bf00      	nop
 800f5fc:	e004      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
      return;
 800f5fe:	bf00      	nop
 800f600:	e002      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
      return;
 800f602:	bf00      	nop
 800f604:	e000      	b.n	800f608 <HAL_UART_IRQHandler+0x67c>
    return;
 800f606:	bf00      	nop
  }
}
 800f608:	37e8      	adds	r7, #232	@ 0xe8
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bd80      	pop	{r7, pc}
 800f60e:	bf00      	nop

0800f610 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f610:	b480      	push	{r7}
 800f612:	b083      	sub	sp, #12
 800f614:	af00      	add	r7, sp, #0
 800f616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f618:	bf00      	nop
 800f61a:	370c      	adds	r7, #12
 800f61c:	46bd      	mov	sp, r7
 800f61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f622:	4770      	bx	lr

0800f624 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f624:	b480      	push	{r7}
 800f626:	b083      	sub	sp, #12
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f62c:	bf00      	nop
 800f62e:	370c      	adds	r7, #12
 800f630:	46bd      	mov	sp, r7
 800f632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f636:	4770      	bx	lr

0800f638 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f638:	b480      	push	{r7}
 800f63a:	b083      	sub	sp, #12
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f640:	bf00      	nop
 800f642:	370c      	adds	r7, #12
 800f644:	46bd      	mov	sp, r7
 800f646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64a:	4770      	bx	lr

0800f64c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f64c:	b480      	push	{r7}
 800f64e:	b083      	sub	sp, #12
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f654:	bf00      	nop
 800f656:	370c      	adds	r7, #12
 800f658:	46bd      	mov	sp, r7
 800f65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65e:	4770      	bx	lr

0800f660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f664:	b08c      	sub	sp, #48	@ 0x30
 800f666:	af00      	add	r7, sp, #0
 800f668:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f66a:	2300      	movs	r3, #0
 800f66c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	689a      	ldr	r2, [r3, #8]
 800f674:	697b      	ldr	r3, [r7, #20]
 800f676:	691b      	ldr	r3, [r3, #16]
 800f678:	431a      	orrs	r2, r3
 800f67a:	697b      	ldr	r3, [r7, #20]
 800f67c:	695b      	ldr	r3, [r3, #20]
 800f67e:	431a      	orrs	r2, r3
 800f680:	697b      	ldr	r3, [r7, #20]
 800f682:	69db      	ldr	r3, [r3, #28]
 800f684:	4313      	orrs	r3, r2
 800f686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f688:	697b      	ldr	r3, [r7, #20]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	681a      	ldr	r2, [r3, #0]
 800f68e:	4bab      	ldr	r3, [pc, #684]	@ (800f93c <UART_SetConfig+0x2dc>)
 800f690:	4013      	ands	r3, r2
 800f692:	697a      	ldr	r2, [r7, #20]
 800f694:	6812      	ldr	r2, [r2, #0]
 800f696:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f698:	430b      	orrs	r3, r1
 800f69a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	685b      	ldr	r3, [r3, #4]
 800f6a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f6a6:	697b      	ldr	r3, [r7, #20]
 800f6a8:	68da      	ldr	r2, [r3, #12]
 800f6aa:	697b      	ldr	r3, [r7, #20]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	430a      	orrs	r2, r1
 800f6b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f6b2:	697b      	ldr	r3, [r7, #20]
 800f6b4:	699b      	ldr	r3, [r3, #24]
 800f6b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f6b8:	697b      	ldr	r3, [r7, #20]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	4aa0      	ldr	r2, [pc, #640]	@ (800f940 <UART_SetConfig+0x2e0>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d004      	beq.n	800f6cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f6c2:	697b      	ldr	r3, [r7, #20]
 800f6c4:	6a1b      	ldr	r3, [r3, #32]
 800f6c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6c8:	4313      	orrs	r3, r2
 800f6ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f6cc:	697b      	ldr	r3, [r7, #20]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	689b      	ldr	r3, [r3, #8]
 800f6d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f6d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f6da:	697a      	ldr	r2, [r7, #20]
 800f6dc:	6812      	ldr	r2, [r2, #0]
 800f6de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f6e0:	430b      	orrs	r3, r1
 800f6e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f6e4:	697b      	ldr	r3, [r7, #20]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6ea:	f023 010f 	bic.w	r1, r3, #15
 800f6ee:	697b      	ldr	r3, [r7, #20]
 800f6f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f6f2:	697b      	ldr	r3, [r7, #20]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	430a      	orrs	r2, r1
 800f6f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f6fa:	697b      	ldr	r3, [r7, #20]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	4a91      	ldr	r2, [pc, #580]	@ (800f944 <UART_SetConfig+0x2e4>)
 800f700:	4293      	cmp	r3, r2
 800f702:	d125      	bne.n	800f750 <UART_SetConfig+0xf0>
 800f704:	4b90      	ldr	r3, [pc, #576]	@ (800f948 <UART_SetConfig+0x2e8>)
 800f706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f70a:	f003 0303 	and.w	r3, r3, #3
 800f70e:	2b03      	cmp	r3, #3
 800f710:	d81a      	bhi.n	800f748 <UART_SetConfig+0xe8>
 800f712:	a201      	add	r2, pc, #4	@ (adr r2, 800f718 <UART_SetConfig+0xb8>)
 800f714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f718:	0800f729 	.word	0x0800f729
 800f71c:	0800f739 	.word	0x0800f739
 800f720:	0800f731 	.word	0x0800f731
 800f724:	0800f741 	.word	0x0800f741
 800f728:	2301      	movs	r3, #1
 800f72a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f72e:	e0d6      	b.n	800f8de <UART_SetConfig+0x27e>
 800f730:	2302      	movs	r3, #2
 800f732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f736:	e0d2      	b.n	800f8de <UART_SetConfig+0x27e>
 800f738:	2304      	movs	r3, #4
 800f73a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f73e:	e0ce      	b.n	800f8de <UART_SetConfig+0x27e>
 800f740:	2308      	movs	r3, #8
 800f742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f746:	e0ca      	b.n	800f8de <UART_SetConfig+0x27e>
 800f748:	2310      	movs	r3, #16
 800f74a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f74e:	e0c6      	b.n	800f8de <UART_SetConfig+0x27e>
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	4a7d      	ldr	r2, [pc, #500]	@ (800f94c <UART_SetConfig+0x2ec>)
 800f756:	4293      	cmp	r3, r2
 800f758:	d138      	bne.n	800f7cc <UART_SetConfig+0x16c>
 800f75a:	4b7b      	ldr	r3, [pc, #492]	@ (800f948 <UART_SetConfig+0x2e8>)
 800f75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f760:	f003 030c 	and.w	r3, r3, #12
 800f764:	2b0c      	cmp	r3, #12
 800f766:	d82d      	bhi.n	800f7c4 <UART_SetConfig+0x164>
 800f768:	a201      	add	r2, pc, #4	@ (adr r2, 800f770 <UART_SetConfig+0x110>)
 800f76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f76e:	bf00      	nop
 800f770:	0800f7a5 	.word	0x0800f7a5
 800f774:	0800f7c5 	.word	0x0800f7c5
 800f778:	0800f7c5 	.word	0x0800f7c5
 800f77c:	0800f7c5 	.word	0x0800f7c5
 800f780:	0800f7b5 	.word	0x0800f7b5
 800f784:	0800f7c5 	.word	0x0800f7c5
 800f788:	0800f7c5 	.word	0x0800f7c5
 800f78c:	0800f7c5 	.word	0x0800f7c5
 800f790:	0800f7ad 	.word	0x0800f7ad
 800f794:	0800f7c5 	.word	0x0800f7c5
 800f798:	0800f7c5 	.word	0x0800f7c5
 800f79c:	0800f7c5 	.word	0x0800f7c5
 800f7a0:	0800f7bd 	.word	0x0800f7bd
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7aa:	e098      	b.n	800f8de <UART_SetConfig+0x27e>
 800f7ac:	2302      	movs	r3, #2
 800f7ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7b2:	e094      	b.n	800f8de <UART_SetConfig+0x27e>
 800f7b4:	2304      	movs	r3, #4
 800f7b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7ba:	e090      	b.n	800f8de <UART_SetConfig+0x27e>
 800f7bc:	2308      	movs	r3, #8
 800f7be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7c2:	e08c      	b.n	800f8de <UART_SetConfig+0x27e>
 800f7c4:	2310      	movs	r3, #16
 800f7c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7ca:	e088      	b.n	800f8de <UART_SetConfig+0x27e>
 800f7cc:	697b      	ldr	r3, [r7, #20]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	4a5f      	ldr	r2, [pc, #380]	@ (800f950 <UART_SetConfig+0x2f0>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d125      	bne.n	800f822 <UART_SetConfig+0x1c2>
 800f7d6:	4b5c      	ldr	r3, [pc, #368]	@ (800f948 <UART_SetConfig+0x2e8>)
 800f7d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f7e0:	2b30      	cmp	r3, #48	@ 0x30
 800f7e2:	d016      	beq.n	800f812 <UART_SetConfig+0x1b2>
 800f7e4:	2b30      	cmp	r3, #48	@ 0x30
 800f7e6:	d818      	bhi.n	800f81a <UART_SetConfig+0x1ba>
 800f7e8:	2b20      	cmp	r3, #32
 800f7ea:	d00a      	beq.n	800f802 <UART_SetConfig+0x1a2>
 800f7ec:	2b20      	cmp	r3, #32
 800f7ee:	d814      	bhi.n	800f81a <UART_SetConfig+0x1ba>
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d002      	beq.n	800f7fa <UART_SetConfig+0x19a>
 800f7f4:	2b10      	cmp	r3, #16
 800f7f6:	d008      	beq.n	800f80a <UART_SetConfig+0x1aa>
 800f7f8:	e00f      	b.n	800f81a <UART_SetConfig+0x1ba>
 800f7fa:	2300      	movs	r3, #0
 800f7fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f800:	e06d      	b.n	800f8de <UART_SetConfig+0x27e>
 800f802:	2302      	movs	r3, #2
 800f804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f808:	e069      	b.n	800f8de <UART_SetConfig+0x27e>
 800f80a:	2304      	movs	r3, #4
 800f80c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f810:	e065      	b.n	800f8de <UART_SetConfig+0x27e>
 800f812:	2308      	movs	r3, #8
 800f814:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f818:	e061      	b.n	800f8de <UART_SetConfig+0x27e>
 800f81a:	2310      	movs	r3, #16
 800f81c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f820:	e05d      	b.n	800f8de <UART_SetConfig+0x27e>
 800f822:	697b      	ldr	r3, [r7, #20]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	4a4b      	ldr	r2, [pc, #300]	@ (800f954 <UART_SetConfig+0x2f4>)
 800f828:	4293      	cmp	r3, r2
 800f82a:	d125      	bne.n	800f878 <UART_SetConfig+0x218>
 800f82c:	4b46      	ldr	r3, [pc, #280]	@ (800f948 <UART_SetConfig+0x2e8>)
 800f82e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f832:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f836:	2bc0      	cmp	r3, #192	@ 0xc0
 800f838:	d016      	beq.n	800f868 <UART_SetConfig+0x208>
 800f83a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f83c:	d818      	bhi.n	800f870 <UART_SetConfig+0x210>
 800f83e:	2b80      	cmp	r3, #128	@ 0x80
 800f840:	d00a      	beq.n	800f858 <UART_SetConfig+0x1f8>
 800f842:	2b80      	cmp	r3, #128	@ 0x80
 800f844:	d814      	bhi.n	800f870 <UART_SetConfig+0x210>
 800f846:	2b00      	cmp	r3, #0
 800f848:	d002      	beq.n	800f850 <UART_SetConfig+0x1f0>
 800f84a:	2b40      	cmp	r3, #64	@ 0x40
 800f84c:	d008      	beq.n	800f860 <UART_SetConfig+0x200>
 800f84e:	e00f      	b.n	800f870 <UART_SetConfig+0x210>
 800f850:	2300      	movs	r3, #0
 800f852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f856:	e042      	b.n	800f8de <UART_SetConfig+0x27e>
 800f858:	2302      	movs	r3, #2
 800f85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f85e:	e03e      	b.n	800f8de <UART_SetConfig+0x27e>
 800f860:	2304      	movs	r3, #4
 800f862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f866:	e03a      	b.n	800f8de <UART_SetConfig+0x27e>
 800f868:	2308      	movs	r3, #8
 800f86a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f86e:	e036      	b.n	800f8de <UART_SetConfig+0x27e>
 800f870:	2310      	movs	r3, #16
 800f872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f876:	e032      	b.n	800f8de <UART_SetConfig+0x27e>
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	4a30      	ldr	r2, [pc, #192]	@ (800f940 <UART_SetConfig+0x2e0>)
 800f87e:	4293      	cmp	r3, r2
 800f880:	d12a      	bne.n	800f8d8 <UART_SetConfig+0x278>
 800f882:	4b31      	ldr	r3, [pc, #196]	@ (800f948 <UART_SetConfig+0x2e8>)
 800f884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f888:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f88c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f890:	d01a      	beq.n	800f8c8 <UART_SetConfig+0x268>
 800f892:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f896:	d81b      	bhi.n	800f8d0 <UART_SetConfig+0x270>
 800f898:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f89c:	d00c      	beq.n	800f8b8 <UART_SetConfig+0x258>
 800f89e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f8a2:	d815      	bhi.n	800f8d0 <UART_SetConfig+0x270>
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d003      	beq.n	800f8b0 <UART_SetConfig+0x250>
 800f8a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f8ac:	d008      	beq.n	800f8c0 <UART_SetConfig+0x260>
 800f8ae:	e00f      	b.n	800f8d0 <UART_SetConfig+0x270>
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8b6:	e012      	b.n	800f8de <UART_SetConfig+0x27e>
 800f8b8:	2302      	movs	r3, #2
 800f8ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8be:	e00e      	b.n	800f8de <UART_SetConfig+0x27e>
 800f8c0:	2304      	movs	r3, #4
 800f8c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8c6:	e00a      	b.n	800f8de <UART_SetConfig+0x27e>
 800f8c8:	2308      	movs	r3, #8
 800f8ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ce:	e006      	b.n	800f8de <UART_SetConfig+0x27e>
 800f8d0:	2310      	movs	r3, #16
 800f8d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8d6:	e002      	b.n	800f8de <UART_SetConfig+0x27e>
 800f8d8:	2310      	movs	r3, #16
 800f8da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f8de:	697b      	ldr	r3, [r7, #20]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	4a17      	ldr	r2, [pc, #92]	@ (800f940 <UART_SetConfig+0x2e0>)
 800f8e4:	4293      	cmp	r3, r2
 800f8e6:	f040 80a8 	bne.w	800fa3a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f8ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f8ee:	2b08      	cmp	r3, #8
 800f8f0:	d834      	bhi.n	800f95c <UART_SetConfig+0x2fc>
 800f8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f8f8 <UART_SetConfig+0x298>)
 800f8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8f8:	0800f91d 	.word	0x0800f91d
 800f8fc:	0800f95d 	.word	0x0800f95d
 800f900:	0800f925 	.word	0x0800f925
 800f904:	0800f95d 	.word	0x0800f95d
 800f908:	0800f92b 	.word	0x0800f92b
 800f90c:	0800f95d 	.word	0x0800f95d
 800f910:	0800f95d 	.word	0x0800f95d
 800f914:	0800f95d 	.word	0x0800f95d
 800f918:	0800f933 	.word	0x0800f933
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f91c:	f7fe fa60 	bl	800dde0 <HAL_RCC_GetPCLK1Freq>
 800f920:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f922:	e021      	b.n	800f968 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f924:	4b0c      	ldr	r3, [pc, #48]	@ (800f958 <UART_SetConfig+0x2f8>)
 800f926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f928:	e01e      	b.n	800f968 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f92a:	f7fe f9eb 	bl	800dd04 <HAL_RCC_GetSysClockFreq>
 800f92e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f930:	e01a      	b.n	800f968 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f938:	e016      	b.n	800f968 <UART_SetConfig+0x308>
 800f93a:	bf00      	nop
 800f93c:	cfff69f3 	.word	0xcfff69f3
 800f940:	40008000 	.word	0x40008000
 800f944:	40013800 	.word	0x40013800
 800f948:	40021000 	.word	0x40021000
 800f94c:	40004400 	.word	0x40004400
 800f950:	40004800 	.word	0x40004800
 800f954:	40004c00 	.word	0x40004c00
 800f958:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f95c:	2300      	movs	r3, #0
 800f95e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f960:	2301      	movs	r3, #1
 800f962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f966:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	f000 812a 	beq.w	800fbc4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f970:	697b      	ldr	r3, [r7, #20]
 800f972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f974:	4a9e      	ldr	r2, [pc, #632]	@ (800fbf0 <UART_SetConfig+0x590>)
 800f976:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f97a:	461a      	mov	r2, r3
 800f97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f97e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f982:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f984:	697b      	ldr	r3, [r7, #20]
 800f986:	685a      	ldr	r2, [r3, #4]
 800f988:	4613      	mov	r3, r2
 800f98a:	005b      	lsls	r3, r3, #1
 800f98c:	4413      	add	r3, r2
 800f98e:	69ba      	ldr	r2, [r7, #24]
 800f990:	429a      	cmp	r2, r3
 800f992:	d305      	bcc.n	800f9a0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f994:	697b      	ldr	r3, [r7, #20]
 800f996:	685b      	ldr	r3, [r3, #4]
 800f998:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f99a:	69ba      	ldr	r2, [r7, #24]
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d903      	bls.n	800f9a8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f9a6:	e10d      	b.n	800fbc4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	60bb      	str	r3, [r7, #8]
 800f9ae:	60fa      	str	r2, [r7, #12]
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9b4:	4a8e      	ldr	r2, [pc, #568]	@ (800fbf0 <UART_SetConfig+0x590>)
 800f9b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f9ba:	b29b      	uxth	r3, r3
 800f9bc:	2200      	movs	r2, #0
 800f9be:	603b      	str	r3, [r7, #0]
 800f9c0:	607a      	str	r2, [r7, #4]
 800f9c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f9c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f9ca:	f7f1 f915 	bl	8000bf8 <__aeabi_uldivmod>
 800f9ce:	4602      	mov	r2, r0
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	4610      	mov	r0, r2
 800f9d4:	4619      	mov	r1, r3
 800f9d6:	f04f 0200 	mov.w	r2, #0
 800f9da:	f04f 0300 	mov.w	r3, #0
 800f9de:	020b      	lsls	r3, r1, #8
 800f9e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f9e4:	0202      	lsls	r2, r0, #8
 800f9e6:	6979      	ldr	r1, [r7, #20]
 800f9e8:	6849      	ldr	r1, [r1, #4]
 800f9ea:	0849      	lsrs	r1, r1, #1
 800f9ec:	2000      	movs	r0, #0
 800f9ee:	460c      	mov	r4, r1
 800f9f0:	4605      	mov	r5, r0
 800f9f2:	eb12 0804 	adds.w	r8, r2, r4
 800f9f6:	eb43 0905 	adc.w	r9, r3, r5
 800f9fa:	697b      	ldr	r3, [r7, #20]
 800f9fc:	685b      	ldr	r3, [r3, #4]
 800f9fe:	2200      	movs	r2, #0
 800fa00:	469a      	mov	sl, r3
 800fa02:	4693      	mov	fp, r2
 800fa04:	4652      	mov	r2, sl
 800fa06:	465b      	mov	r3, fp
 800fa08:	4640      	mov	r0, r8
 800fa0a:	4649      	mov	r1, r9
 800fa0c:	f7f1 f8f4 	bl	8000bf8 <__aeabi_uldivmod>
 800fa10:	4602      	mov	r2, r0
 800fa12:	460b      	mov	r3, r1
 800fa14:	4613      	mov	r3, r2
 800fa16:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fa18:	6a3b      	ldr	r3, [r7, #32]
 800fa1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa1e:	d308      	bcc.n	800fa32 <UART_SetConfig+0x3d2>
 800fa20:	6a3b      	ldr	r3, [r7, #32]
 800fa22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fa26:	d204      	bcs.n	800fa32 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800fa28:	697b      	ldr	r3, [r7, #20]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	6a3a      	ldr	r2, [r7, #32]
 800fa2e:	60da      	str	r2, [r3, #12]
 800fa30:	e0c8      	b.n	800fbc4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800fa32:	2301      	movs	r3, #1
 800fa34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fa38:	e0c4      	b.n	800fbc4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fa3a:	697b      	ldr	r3, [r7, #20]
 800fa3c:	69db      	ldr	r3, [r3, #28]
 800fa3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fa42:	d167      	bne.n	800fb14 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800fa44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fa48:	2b08      	cmp	r3, #8
 800fa4a:	d828      	bhi.n	800fa9e <UART_SetConfig+0x43e>
 800fa4c:	a201      	add	r2, pc, #4	@ (adr r2, 800fa54 <UART_SetConfig+0x3f4>)
 800fa4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa52:	bf00      	nop
 800fa54:	0800fa79 	.word	0x0800fa79
 800fa58:	0800fa81 	.word	0x0800fa81
 800fa5c:	0800fa89 	.word	0x0800fa89
 800fa60:	0800fa9f 	.word	0x0800fa9f
 800fa64:	0800fa8f 	.word	0x0800fa8f
 800fa68:	0800fa9f 	.word	0x0800fa9f
 800fa6c:	0800fa9f 	.word	0x0800fa9f
 800fa70:	0800fa9f 	.word	0x0800fa9f
 800fa74:	0800fa97 	.word	0x0800fa97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fa78:	f7fe f9b2 	bl	800dde0 <HAL_RCC_GetPCLK1Freq>
 800fa7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fa7e:	e014      	b.n	800faaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fa80:	f7fe f9c4 	bl	800de0c <HAL_RCC_GetPCLK2Freq>
 800fa84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fa86:	e010      	b.n	800faaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fa88:	4b5a      	ldr	r3, [pc, #360]	@ (800fbf4 <UART_SetConfig+0x594>)
 800fa8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fa8c:	e00d      	b.n	800faaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fa8e:	f7fe f939 	bl	800dd04 <HAL_RCC_GetSysClockFreq>
 800fa92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fa94:	e009      	b.n	800faaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fa96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fa9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fa9c:	e005      	b.n	800faaa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800faa2:	2301      	movs	r3, #1
 800faa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800faa8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800faaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faac:	2b00      	cmp	r3, #0
 800faae:	f000 8089 	beq.w	800fbc4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fab6:	4a4e      	ldr	r2, [pc, #312]	@ (800fbf0 <UART_SetConfig+0x590>)
 800fab8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fabc:	461a      	mov	r2, r3
 800fabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac0:	fbb3 f3f2 	udiv	r3, r3, r2
 800fac4:	005a      	lsls	r2, r3, #1
 800fac6:	697b      	ldr	r3, [r7, #20]
 800fac8:	685b      	ldr	r3, [r3, #4]
 800faca:	085b      	lsrs	r3, r3, #1
 800facc:	441a      	add	r2, r3
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	685b      	ldr	r3, [r3, #4]
 800fad2:	fbb2 f3f3 	udiv	r3, r2, r3
 800fad6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fad8:	6a3b      	ldr	r3, [r7, #32]
 800fada:	2b0f      	cmp	r3, #15
 800fadc:	d916      	bls.n	800fb0c <UART_SetConfig+0x4ac>
 800fade:	6a3b      	ldr	r3, [r7, #32]
 800fae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fae4:	d212      	bcs.n	800fb0c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fae6:	6a3b      	ldr	r3, [r7, #32]
 800fae8:	b29b      	uxth	r3, r3
 800faea:	f023 030f 	bic.w	r3, r3, #15
 800faee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800faf0:	6a3b      	ldr	r3, [r7, #32]
 800faf2:	085b      	lsrs	r3, r3, #1
 800faf4:	b29b      	uxth	r3, r3
 800faf6:	f003 0307 	and.w	r3, r3, #7
 800fafa:	b29a      	uxth	r2, r3
 800fafc:	8bfb      	ldrh	r3, [r7, #30]
 800fafe:	4313      	orrs	r3, r2
 800fb00:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fb02:	697b      	ldr	r3, [r7, #20]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	8bfa      	ldrh	r2, [r7, #30]
 800fb08:	60da      	str	r2, [r3, #12]
 800fb0a:	e05b      	b.n	800fbc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fb12:	e057      	b.n	800fbc4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fb14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb18:	2b08      	cmp	r3, #8
 800fb1a:	d828      	bhi.n	800fb6e <UART_SetConfig+0x50e>
 800fb1c:	a201      	add	r2, pc, #4	@ (adr r2, 800fb24 <UART_SetConfig+0x4c4>)
 800fb1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb22:	bf00      	nop
 800fb24:	0800fb49 	.word	0x0800fb49
 800fb28:	0800fb51 	.word	0x0800fb51
 800fb2c:	0800fb59 	.word	0x0800fb59
 800fb30:	0800fb6f 	.word	0x0800fb6f
 800fb34:	0800fb5f 	.word	0x0800fb5f
 800fb38:	0800fb6f 	.word	0x0800fb6f
 800fb3c:	0800fb6f 	.word	0x0800fb6f
 800fb40:	0800fb6f 	.word	0x0800fb6f
 800fb44:	0800fb67 	.word	0x0800fb67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fb48:	f7fe f94a 	bl	800dde0 <HAL_RCC_GetPCLK1Freq>
 800fb4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb4e:	e014      	b.n	800fb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fb50:	f7fe f95c 	bl	800de0c <HAL_RCC_GetPCLK2Freq>
 800fb54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb56:	e010      	b.n	800fb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fb58:	4b26      	ldr	r3, [pc, #152]	@ (800fbf4 <UART_SetConfig+0x594>)
 800fb5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb5c:	e00d      	b.n	800fb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fb5e:	f7fe f8d1 	bl	800dd04 <HAL_RCC_GetSysClockFreq>
 800fb62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb64:	e009      	b.n	800fb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fb66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fb6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb6c:	e005      	b.n	800fb7a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800fb6e:	2300      	movs	r3, #0
 800fb70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fb72:	2301      	movs	r3, #1
 800fb74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fb78:	bf00      	nop
    }

    if (pclk != 0U)
 800fb7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d021      	beq.n	800fbc4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fb80:	697b      	ldr	r3, [r7, #20]
 800fb82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb84:	4a1a      	ldr	r2, [pc, #104]	@ (800fbf0 <UART_SetConfig+0x590>)
 800fb86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb8a:	461a      	mov	r2, r3
 800fb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb8e:	fbb3 f2f2 	udiv	r2, r3, r2
 800fb92:	697b      	ldr	r3, [r7, #20]
 800fb94:	685b      	ldr	r3, [r3, #4]
 800fb96:	085b      	lsrs	r3, r3, #1
 800fb98:	441a      	add	r2, r3
 800fb9a:	697b      	ldr	r3, [r7, #20]
 800fb9c:	685b      	ldr	r3, [r3, #4]
 800fb9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fba2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fba4:	6a3b      	ldr	r3, [r7, #32]
 800fba6:	2b0f      	cmp	r3, #15
 800fba8:	d909      	bls.n	800fbbe <UART_SetConfig+0x55e>
 800fbaa:	6a3b      	ldr	r3, [r7, #32]
 800fbac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fbb0:	d205      	bcs.n	800fbbe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fbb2:	6a3b      	ldr	r3, [r7, #32]
 800fbb4:	b29a      	uxth	r2, r3
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	60da      	str	r2, [r3, #12]
 800fbbc:	e002      	b.n	800fbc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	2201      	movs	r2, #1
 800fbc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fbcc:	697b      	ldr	r3, [r7, #20]
 800fbce:	2201      	movs	r2, #1
 800fbd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fbd4:	697b      	ldr	r3, [r7, #20]
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fbe0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	3730      	adds	r7, #48	@ 0x30
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fbee:	bf00      	nop
 800fbf0:	0801c5c8 	.word	0x0801c5c8
 800fbf4:	00f42400 	.word	0x00f42400

0800fbf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b083      	sub	sp, #12
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc04:	f003 0308 	and.w	r3, r3, #8
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d00a      	beq.n	800fc22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	685b      	ldr	r3, [r3, #4]
 800fc12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	430a      	orrs	r2, r1
 800fc20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc26:	f003 0301 	and.w	r3, r3, #1
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d00a      	beq.n	800fc44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	685b      	ldr	r3, [r3, #4]
 800fc34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	430a      	orrs	r2, r1
 800fc42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc48:	f003 0302 	and.w	r3, r3, #2
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d00a      	beq.n	800fc66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	685b      	ldr	r3, [r3, #4]
 800fc56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	430a      	orrs	r2, r1
 800fc64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc6a:	f003 0304 	and.w	r3, r3, #4
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d00a      	beq.n	800fc88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	685b      	ldr	r3, [r3, #4]
 800fc78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	430a      	orrs	r2, r1
 800fc86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc8c:	f003 0310 	and.w	r3, r3, #16
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d00a      	beq.n	800fcaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	689b      	ldr	r3, [r3, #8]
 800fc9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	430a      	orrs	r2, r1
 800fca8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcae:	f003 0320 	and.w	r3, r3, #32
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d00a      	beq.n	800fccc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	689b      	ldr	r3, [r3, #8]
 800fcbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	430a      	orrs	r2, r1
 800fcca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d01a      	beq.n	800fd0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	685b      	ldr	r3, [r3, #4]
 800fcde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	430a      	orrs	r2, r1
 800fcec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fcf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fcf6:	d10a      	bne.n	800fd0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	685b      	ldr	r3, [r3, #4]
 800fcfe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	430a      	orrs	r2, r1
 800fd0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d00a      	beq.n	800fd30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	685b      	ldr	r3, [r3, #4]
 800fd20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	430a      	orrs	r2, r1
 800fd2e:	605a      	str	r2, [r3, #4]
  }
}
 800fd30:	bf00      	nop
 800fd32:	370c      	adds	r7, #12
 800fd34:	46bd      	mov	sp, r7
 800fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3a:	4770      	bx	lr

0800fd3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b098      	sub	sp, #96	@ 0x60
 800fd40:	af02      	add	r7, sp, #8
 800fd42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	2200      	movs	r2, #0
 800fd48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fd4c:	f7f8 f9c0 	bl	80080d0 <HAL_GetTick>
 800fd50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	f003 0308 	and.w	r3, r3, #8
 800fd5c:	2b08      	cmp	r3, #8
 800fd5e:	d12f      	bne.n	800fdc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fd60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fd64:	9300      	str	r3, [sp, #0]
 800fd66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fd68:	2200      	movs	r2, #0
 800fd6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fd6e:	6878      	ldr	r0, [r7, #4]
 800fd70:	f000 f88e 	bl	800fe90 <UART_WaitOnFlagUntilTimeout>
 800fd74:	4603      	mov	r3, r0
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d022      	beq.n	800fdc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd82:	e853 3f00 	ldrex	r3, [r3]
 800fd86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fd88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	461a      	mov	r2, r3
 800fd96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd98:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fd9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fda0:	e841 2300 	strex	r3, r2, [r1]
 800fda4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fda6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d1e6      	bne.n	800fd7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2220      	movs	r2, #32
 800fdb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2200      	movs	r2, #0
 800fdb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fdbc:	2303      	movs	r3, #3
 800fdbe:	e063      	b.n	800fe88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	f003 0304 	and.w	r3, r3, #4
 800fdca:	2b04      	cmp	r3, #4
 800fdcc:	d149      	bne.n	800fe62 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fdce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fdd2:	9300      	str	r3, [sp, #0]
 800fdd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fddc:	6878      	ldr	r0, [r7, #4]
 800fdde:	f000 f857 	bl	800fe90 <UART_WaitOnFlagUntilTimeout>
 800fde2:	4603      	mov	r3, r0
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d03c      	beq.n	800fe62 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdf0:	e853 3f00 	ldrex	r3, [r3]
 800fdf4:	623b      	str	r3, [r7, #32]
   return(result);
 800fdf6:	6a3b      	ldr	r3, [r7, #32]
 800fdf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fdfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	461a      	mov	r2, r3
 800fe04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe06:	633b      	str	r3, [r7, #48]	@ 0x30
 800fe08:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe0e:	e841 2300 	strex	r3, r2, [r1]
 800fe12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d1e6      	bne.n	800fde8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	3308      	adds	r3, #8
 800fe20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe22:	693b      	ldr	r3, [r7, #16]
 800fe24:	e853 3f00 	ldrex	r3, [r3]
 800fe28:	60fb      	str	r3, [r7, #12]
   return(result);
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	f023 0301 	bic.w	r3, r3, #1
 800fe30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	3308      	adds	r3, #8
 800fe38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fe3a:	61fa      	str	r2, [r7, #28]
 800fe3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe3e:	69b9      	ldr	r1, [r7, #24]
 800fe40:	69fa      	ldr	r2, [r7, #28]
 800fe42:	e841 2300 	strex	r3, r2, [r1]
 800fe46:	617b      	str	r3, [r7, #20]
   return(result);
 800fe48:	697b      	ldr	r3, [r7, #20]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d1e5      	bne.n	800fe1a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	2220      	movs	r2, #32
 800fe52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	2200      	movs	r2, #0
 800fe5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fe5e:	2303      	movs	r3, #3
 800fe60:	e012      	b.n	800fe88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	2220      	movs	r2, #32
 800fe66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2220      	movs	r2, #32
 800fe6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2200      	movs	r2, #0
 800fe76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	2200      	movs	r2, #0
 800fe82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fe86:	2300      	movs	r3, #0
}
 800fe88:	4618      	mov	r0, r3
 800fe8a:	3758      	adds	r7, #88	@ 0x58
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	bd80      	pop	{r7, pc}

0800fe90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b084      	sub	sp, #16
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	60f8      	str	r0, [r7, #12]
 800fe98:	60b9      	str	r1, [r7, #8]
 800fe9a:	603b      	str	r3, [r7, #0]
 800fe9c:	4613      	mov	r3, r2
 800fe9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fea0:	e04f      	b.n	800ff42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fea2:	69bb      	ldr	r3, [r7, #24]
 800fea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fea8:	d04b      	beq.n	800ff42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800feaa:	f7f8 f911 	bl	80080d0 <HAL_GetTick>
 800feae:	4602      	mov	r2, r0
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	1ad3      	subs	r3, r2, r3
 800feb4:	69ba      	ldr	r2, [r7, #24]
 800feb6:	429a      	cmp	r2, r3
 800feb8:	d302      	bcc.n	800fec0 <UART_WaitOnFlagUntilTimeout+0x30>
 800feba:	69bb      	ldr	r3, [r7, #24]
 800febc:	2b00      	cmp	r3, #0
 800febe:	d101      	bne.n	800fec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fec0:	2303      	movs	r3, #3
 800fec2:	e04e      	b.n	800ff62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	f003 0304 	and.w	r3, r3, #4
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d037      	beq.n	800ff42 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fed2:	68bb      	ldr	r3, [r7, #8]
 800fed4:	2b80      	cmp	r3, #128	@ 0x80
 800fed6:	d034      	beq.n	800ff42 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fed8:	68bb      	ldr	r3, [r7, #8]
 800feda:	2b40      	cmp	r3, #64	@ 0x40
 800fedc:	d031      	beq.n	800ff42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	69db      	ldr	r3, [r3, #28]
 800fee4:	f003 0308 	and.w	r3, r3, #8
 800fee8:	2b08      	cmp	r3, #8
 800feea:	d110      	bne.n	800ff0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	2208      	movs	r2, #8
 800fef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fef4:	68f8      	ldr	r0, [r7, #12]
 800fef6:	f000 f920 	bl	801013a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	2208      	movs	r2, #8
 800fefe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	2200      	movs	r2, #0
 800ff06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ff0a:	2301      	movs	r3, #1
 800ff0c:	e029      	b.n	800ff62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	69db      	ldr	r3, [r3, #28]
 800ff14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ff18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff1c:	d111      	bne.n	800ff42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ff26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ff28:	68f8      	ldr	r0, [r7, #12]
 800ff2a:	f000 f906 	bl	801013a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	2220      	movs	r2, #32
 800ff32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	2200      	movs	r2, #0
 800ff3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ff3e:	2303      	movs	r3, #3
 800ff40:	e00f      	b.n	800ff62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	69da      	ldr	r2, [r3, #28]
 800ff48:	68bb      	ldr	r3, [r7, #8]
 800ff4a:	4013      	ands	r3, r2
 800ff4c:	68ba      	ldr	r2, [r7, #8]
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	bf0c      	ite	eq
 800ff52:	2301      	moveq	r3, #1
 800ff54:	2300      	movne	r3, #0
 800ff56:	b2db      	uxtb	r3, r3
 800ff58:	461a      	mov	r2, r3
 800ff5a:	79fb      	ldrb	r3, [r7, #7]
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	d0a0      	beq.n	800fea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ff60:	2300      	movs	r3, #0
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	3710      	adds	r7, #16
 800ff66:	46bd      	mov	sp, r7
 800ff68:	bd80      	pop	{r7, pc}
	...

0800ff6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b096      	sub	sp, #88	@ 0x58
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	60f8      	str	r0, [r7, #12]
 800ff74:	60b9      	str	r1, [r7, #8]
 800ff76:	4613      	mov	r3, r2
 800ff78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	68ba      	ldr	r2, [r7, #8]
 800ff7e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	88fa      	ldrh	r2, [r7, #6]
 800ff84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	2222      	movs	r2, #34	@ 0x22
 800ff94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d02d      	beq.n	800fffe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffa8:	4a40      	ldr	r2, [pc, #256]	@ (80100ac <UART_Start_Receive_DMA+0x140>)
 800ffaa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffb2:	4a3f      	ldr	r2, [pc, #252]	@ (80100b0 <UART_Start_Receive_DMA+0x144>)
 800ffb4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffbc:	4a3d      	ldr	r2, [pc, #244]	@ (80100b4 <UART_Start_Receive_DMA+0x148>)
 800ffbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	3324      	adds	r3, #36	@ 0x24
 800ffd6:	4619      	mov	r1, r3
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ffdc:	461a      	mov	r2, r3
 800ffde:	88fb      	ldrh	r3, [r7, #6]
 800ffe0:	f7fa f902 	bl	800a1e8 <HAL_DMA_Start_IT>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d009      	beq.n	800fffe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	2210      	movs	r2, #16
 800ffee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	2220      	movs	r2, #32
 800fff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800fffa:	2301      	movs	r3, #1
 800fffc:	e051      	b.n	80100a2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	691b      	ldr	r3, [r3, #16]
 8010002:	2b00      	cmp	r3, #0
 8010004:	d018      	beq.n	8010038 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801000c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801000e:	e853 3f00 	ldrex	r3, [r3]
 8010012:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010016:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801001a:	657b      	str	r3, [r7, #84]	@ 0x54
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	461a      	mov	r2, r3
 8010022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010024:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010026:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010028:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801002a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801002c:	e841 2300 	strex	r3, r2, [r1]
 8010030:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010034:	2b00      	cmp	r3, #0
 8010036:	d1e6      	bne.n	8010006 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	3308      	adds	r3, #8
 801003e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010042:	e853 3f00 	ldrex	r3, [r3]
 8010046:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004a:	f043 0301 	orr.w	r3, r3, #1
 801004e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	3308      	adds	r3, #8
 8010056:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010058:	637a      	str	r2, [r7, #52]	@ 0x34
 801005a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801005c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801005e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010060:	e841 2300 	strex	r3, r2, [r1]
 8010064:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010068:	2b00      	cmp	r3, #0
 801006a:	d1e5      	bne.n	8010038 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	3308      	adds	r3, #8
 8010072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010074:	697b      	ldr	r3, [r7, #20]
 8010076:	e853 3f00 	ldrex	r3, [r3]
 801007a:	613b      	str	r3, [r7, #16]
   return(result);
 801007c:	693b      	ldr	r3, [r7, #16]
 801007e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	3308      	adds	r3, #8
 801008a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801008c:	623a      	str	r2, [r7, #32]
 801008e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010090:	69f9      	ldr	r1, [r7, #28]
 8010092:	6a3a      	ldr	r2, [r7, #32]
 8010094:	e841 2300 	strex	r3, r2, [r1]
 8010098:	61bb      	str	r3, [r7, #24]
   return(result);
 801009a:	69bb      	ldr	r3, [r7, #24]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d1e5      	bne.n	801006c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80100a0:	2300      	movs	r3, #0
}
 80100a2:	4618      	mov	r0, r3
 80100a4:	3758      	adds	r7, #88	@ 0x58
 80100a6:	46bd      	mov	sp, r7
 80100a8:	bd80      	pop	{r7, pc}
 80100aa:	bf00      	nop
 80100ac:	080102bd 	.word	0x080102bd
 80100b0:	080103e9 	.word	0x080103e9
 80100b4:	08010427 	.word	0x08010427

080100b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80100b8:	b480      	push	{r7}
 80100ba:	b08f      	sub	sp, #60	@ 0x3c
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100c6:	6a3b      	ldr	r3, [r7, #32]
 80100c8:	e853 3f00 	ldrex	r3, [r3]
 80100cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80100ce:	69fb      	ldr	r3, [r7, #28]
 80100d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80100d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	461a      	mov	r2, r3
 80100dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80100e0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80100e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80100e6:	e841 2300 	strex	r3, r2, [r1]
 80100ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80100ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d1e6      	bne.n	80100c0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	3308      	adds	r3, #8
 80100f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	e853 3f00 	ldrex	r3, [r3]
 8010100:	60bb      	str	r3, [r7, #8]
   return(result);
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010108:	633b      	str	r3, [r7, #48]	@ 0x30
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	3308      	adds	r3, #8
 8010110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010112:	61ba      	str	r2, [r7, #24]
 8010114:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010116:	6979      	ldr	r1, [r7, #20]
 8010118:	69ba      	ldr	r2, [r7, #24]
 801011a:	e841 2300 	strex	r3, r2, [r1]
 801011e:	613b      	str	r3, [r7, #16]
   return(result);
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d1e5      	bne.n	80100f2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	2220      	movs	r2, #32
 801012a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801012e:	bf00      	nop
 8010130:	373c      	adds	r7, #60	@ 0x3c
 8010132:	46bd      	mov	sp, r7
 8010134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010138:	4770      	bx	lr

0801013a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801013a:	b480      	push	{r7}
 801013c:	b095      	sub	sp, #84	@ 0x54
 801013e:	af00      	add	r7, sp, #0
 8010140:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801014a:	e853 3f00 	ldrex	r3, [r3]
 801014e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010152:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	461a      	mov	r2, r3
 801015e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010160:	643b      	str	r3, [r7, #64]	@ 0x40
 8010162:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010164:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010166:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010168:	e841 2300 	strex	r3, r2, [r1]
 801016c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801016e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010170:	2b00      	cmp	r3, #0
 8010172:	d1e6      	bne.n	8010142 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	3308      	adds	r3, #8
 801017a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801017c:	6a3b      	ldr	r3, [r7, #32]
 801017e:	e853 3f00 	ldrex	r3, [r3]
 8010182:	61fb      	str	r3, [r7, #28]
   return(result);
 8010184:	69fb      	ldr	r3, [r7, #28]
 8010186:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801018a:	f023 0301 	bic.w	r3, r3, #1
 801018e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	3308      	adds	r3, #8
 8010196:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010198:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801019a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801019c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801019e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80101a0:	e841 2300 	strex	r3, r2, [r1]
 80101a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80101a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d1e3      	bne.n	8010174 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80101b0:	2b01      	cmp	r3, #1
 80101b2:	d118      	bne.n	80101e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	e853 3f00 	ldrex	r3, [r3]
 80101c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80101c2:	68bb      	ldr	r3, [r7, #8]
 80101c4:	f023 0310 	bic.w	r3, r3, #16
 80101c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	461a      	mov	r2, r3
 80101d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80101d2:	61bb      	str	r3, [r7, #24]
 80101d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101d6:	6979      	ldr	r1, [r7, #20]
 80101d8:	69ba      	ldr	r2, [r7, #24]
 80101da:	e841 2300 	strex	r3, r2, [r1]
 80101de:	613b      	str	r3, [r7, #16]
   return(result);
 80101e0:	693b      	ldr	r3, [r7, #16]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d1e6      	bne.n	80101b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	2220      	movs	r2, #32
 80101ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	2200      	movs	r2, #0
 80101f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	2200      	movs	r2, #0
 80101f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80101fa:	bf00      	nop
 80101fc:	3754      	adds	r7, #84	@ 0x54
 80101fe:	46bd      	mov	sp, r7
 8010200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010204:	4770      	bx	lr

08010206 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010206:	b580      	push	{r7, lr}
 8010208:	b090      	sub	sp, #64	@ 0x40
 801020a:	af00      	add	r7, sp, #0
 801020c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010212:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	f003 0320 	and.w	r3, r3, #32
 801021e:	2b00      	cmp	r3, #0
 8010220:	d137      	bne.n	8010292 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010224:	2200      	movs	r2, #0
 8010226:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801022a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	3308      	adds	r3, #8
 8010230:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010234:	e853 3f00 	ldrex	r3, [r3]
 8010238:	623b      	str	r3, [r7, #32]
   return(result);
 801023a:	6a3b      	ldr	r3, [r7, #32]
 801023c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010240:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	3308      	adds	r3, #8
 8010248:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801024a:	633a      	str	r2, [r7, #48]	@ 0x30
 801024c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801024e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010252:	e841 2300 	strex	r3, r2, [r1]
 8010256:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801025a:	2b00      	cmp	r3, #0
 801025c:	d1e5      	bne.n	801022a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801025e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010264:	693b      	ldr	r3, [r7, #16]
 8010266:	e853 3f00 	ldrex	r3, [r3]
 801026a:	60fb      	str	r3, [r7, #12]
   return(result);
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010272:	637b      	str	r3, [r7, #52]	@ 0x34
 8010274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	461a      	mov	r2, r3
 801027a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801027c:	61fb      	str	r3, [r7, #28]
 801027e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010280:	69b9      	ldr	r1, [r7, #24]
 8010282:	69fa      	ldr	r2, [r7, #28]
 8010284:	e841 2300 	strex	r3, r2, [r1]
 8010288:	617b      	str	r3, [r7, #20]
   return(result);
 801028a:	697b      	ldr	r3, [r7, #20]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d1e6      	bne.n	801025e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010290:	e002      	b.n	8010298 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010292:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010294:	f7ff f9bc 	bl	800f610 <HAL_UART_TxCpltCallback>
}
 8010298:	bf00      	nop
 801029a:	3740      	adds	r7, #64	@ 0x40
 801029c:	46bd      	mov	sp, r7
 801029e:	bd80      	pop	{r7, pc}

080102a0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b084      	sub	sp, #16
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80102ae:	68f8      	ldr	r0, [r7, #12]
 80102b0:	f7ff f9b8 	bl	800f624 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80102b4:	bf00      	nop
 80102b6:	3710      	adds	r7, #16
 80102b8:	46bd      	mov	sp, r7
 80102ba:	bd80      	pop	{r7, pc}

080102bc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80102bc:	b580      	push	{r7, lr}
 80102be:	b09c      	sub	sp, #112	@ 0x70
 80102c0:	af00      	add	r7, sp, #0
 80102c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	f003 0320 	and.w	r3, r3, #32
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d171      	bne.n	80103bc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80102d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102da:	2200      	movs	r2, #0
 80102dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80102e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102e8:	e853 3f00 	ldrex	r3, [r3]
 80102ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80102ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80102f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80102f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	461a      	mov	r2, r3
 80102fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80102fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010300:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010302:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010304:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010306:	e841 2300 	strex	r3, r2, [r1]
 801030a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801030c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801030e:	2b00      	cmp	r3, #0
 8010310:	d1e6      	bne.n	80102e0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	3308      	adds	r3, #8
 8010318:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801031a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801031c:	e853 3f00 	ldrex	r3, [r3]
 8010320:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010324:	f023 0301 	bic.w	r3, r3, #1
 8010328:	667b      	str	r3, [r7, #100]	@ 0x64
 801032a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	3308      	adds	r3, #8
 8010330:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010332:	647a      	str	r2, [r7, #68]	@ 0x44
 8010334:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010336:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010338:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801033a:	e841 2300 	strex	r3, r2, [r1]
 801033e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010342:	2b00      	cmp	r3, #0
 8010344:	d1e5      	bne.n	8010312 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010346:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	3308      	adds	r3, #8
 801034c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801034e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010350:	e853 3f00 	ldrex	r3, [r3]
 8010354:	623b      	str	r3, [r7, #32]
   return(result);
 8010356:	6a3b      	ldr	r3, [r7, #32]
 8010358:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801035c:	663b      	str	r3, [r7, #96]	@ 0x60
 801035e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	3308      	adds	r3, #8
 8010364:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010366:	633a      	str	r2, [r7, #48]	@ 0x30
 8010368:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801036a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801036c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801036e:	e841 2300 	strex	r3, r2, [r1]
 8010372:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010376:	2b00      	cmp	r3, #0
 8010378:	d1e5      	bne.n	8010346 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801037a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801037c:	2220      	movs	r2, #32
 801037e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010382:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010386:	2b01      	cmp	r3, #1
 8010388:	d118      	bne.n	80103bc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801038a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010390:	693b      	ldr	r3, [r7, #16]
 8010392:	e853 3f00 	ldrex	r3, [r3]
 8010396:	60fb      	str	r3, [r7, #12]
   return(result);
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	f023 0310 	bic.w	r3, r3, #16
 801039e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80103a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	461a      	mov	r2, r3
 80103a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103a8:	61fb      	str	r3, [r7, #28]
 80103aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103ac:	69b9      	ldr	r1, [r7, #24]
 80103ae:	69fa      	ldr	r2, [r7, #28]
 80103b0:	e841 2300 	strex	r3, r2, [r1]
 80103b4:	617b      	str	r3, [r7, #20]
   return(result);
 80103b6:	697b      	ldr	r3, [r7, #20]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d1e6      	bne.n	801038a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80103bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103be:	2200      	movs	r2, #0
 80103c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80103c6:	2b01      	cmp	r3, #1
 80103c8:	d107      	bne.n	80103da <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80103ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80103d0:	4619      	mov	r1, r3
 80103d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80103d4:	f7f6 fdc4 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80103d8:	e002      	b.n	80103e0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80103da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80103dc:	f7ff f92c 	bl	800f638 <HAL_UART_RxCpltCallback>
}
 80103e0:	bf00      	nop
 80103e2:	3770      	adds	r7, #112	@ 0x70
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bd80      	pop	{r7, pc}

080103e8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b084      	sub	sp, #16
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103f4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	2201      	movs	r2, #1
 80103fa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010400:	2b01      	cmp	r3, #1
 8010402:	d109      	bne.n	8010418 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801040a:	085b      	lsrs	r3, r3, #1
 801040c:	b29b      	uxth	r3, r3
 801040e:	4619      	mov	r1, r3
 8010410:	68f8      	ldr	r0, [r7, #12]
 8010412:	f7f6 fda5 	bl	8006f60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010416:	e002      	b.n	801041e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010418:	68f8      	ldr	r0, [r7, #12]
 801041a:	f7ff f917 	bl	800f64c <HAL_UART_RxHalfCpltCallback>
}
 801041e:	bf00      	nop
 8010420:	3710      	adds	r7, #16
 8010422:	46bd      	mov	sp, r7
 8010424:	bd80      	pop	{r7, pc}

08010426 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010426:	b580      	push	{r7, lr}
 8010428:	b086      	sub	sp, #24
 801042a:	af00      	add	r7, sp, #0
 801042c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010432:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010434:	697b      	ldr	r3, [r7, #20]
 8010436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801043a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010442:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010444:	697b      	ldr	r3, [r7, #20]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	689b      	ldr	r3, [r3, #8]
 801044a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801044e:	2b80      	cmp	r3, #128	@ 0x80
 8010450:	d109      	bne.n	8010466 <UART_DMAError+0x40>
 8010452:	693b      	ldr	r3, [r7, #16]
 8010454:	2b21      	cmp	r3, #33	@ 0x21
 8010456:	d106      	bne.n	8010466 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010458:	697b      	ldr	r3, [r7, #20]
 801045a:	2200      	movs	r2, #0
 801045c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010460:	6978      	ldr	r0, [r7, #20]
 8010462:	f7ff fe29 	bl	80100b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010466:	697b      	ldr	r3, [r7, #20]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	689b      	ldr	r3, [r3, #8]
 801046c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010470:	2b40      	cmp	r3, #64	@ 0x40
 8010472:	d109      	bne.n	8010488 <UART_DMAError+0x62>
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	2b22      	cmp	r3, #34	@ 0x22
 8010478:	d106      	bne.n	8010488 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801047a:	697b      	ldr	r3, [r7, #20]
 801047c:	2200      	movs	r2, #0
 801047e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010482:	6978      	ldr	r0, [r7, #20]
 8010484:	f7ff fe59 	bl	801013a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010488:	697b      	ldr	r3, [r7, #20]
 801048a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801048e:	f043 0210 	orr.w	r2, r3, #16
 8010492:	697b      	ldr	r3, [r7, #20]
 8010494:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010498:	6978      	ldr	r0, [r7, #20]
 801049a:	f7f6 feb5 	bl	8007208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801049e:	bf00      	nop
 80104a0:	3718      	adds	r7, #24
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}

080104a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80104a6:	b580      	push	{r7, lr}
 80104a8:	b084      	sub	sp, #16
 80104aa:	af00      	add	r7, sp, #0
 80104ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	2200      	movs	r2, #0
 80104b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80104bc:	68f8      	ldr	r0, [r7, #12]
 80104be:	f7f6 fea3 	bl	8007208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80104c2:	bf00      	nop
 80104c4:	3710      	adds	r7, #16
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}

080104ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80104ca:	b580      	push	{r7, lr}
 80104cc:	b088      	sub	sp, #32
 80104ce:	af00      	add	r7, sp, #0
 80104d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	e853 3f00 	ldrex	r3, [r3]
 80104de:	60bb      	str	r3, [r7, #8]
   return(result);
 80104e0:	68bb      	ldr	r3, [r7, #8]
 80104e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80104e6:	61fb      	str	r3, [r7, #28]
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	461a      	mov	r2, r3
 80104ee:	69fb      	ldr	r3, [r7, #28]
 80104f0:	61bb      	str	r3, [r7, #24]
 80104f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104f4:	6979      	ldr	r1, [r7, #20]
 80104f6:	69ba      	ldr	r2, [r7, #24]
 80104f8:	e841 2300 	strex	r3, r2, [r1]
 80104fc:	613b      	str	r3, [r7, #16]
   return(result);
 80104fe:	693b      	ldr	r3, [r7, #16]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d1e6      	bne.n	80104d2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	2220      	movs	r2, #32
 8010508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	2200      	movs	r2, #0
 8010510:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010512:	6878      	ldr	r0, [r7, #4]
 8010514:	f7ff f87c 	bl	800f610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010518:	bf00      	nop
 801051a:	3720      	adds	r7, #32
 801051c:	46bd      	mov	sp, r7
 801051e:	bd80      	pop	{r7, pc}

08010520 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010520:	b480      	push	{r7}
 8010522:	b083      	sub	sp, #12
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010528:	bf00      	nop
 801052a:	370c      	adds	r7, #12
 801052c:	46bd      	mov	sp, r7
 801052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010532:	4770      	bx	lr

08010534 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010534:	b480      	push	{r7}
 8010536:	b083      	sub	sp, #12
 8010538:	af00      	add	r7, sp, #0
 801053a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801053c:	bf00      	nop
 801053e:	370c      	adds	r7, #12
 8010540:	46bd      	mov	sp, r7
 8010542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010546:	4770      	bx	lr

08010548 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010548:	b480      	push	{r7}
 801054a:	b083      	sub	sp, #12
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010550:	bf00      	nop
 8010552:	370c      	adds	r7, #12
 8010554:	46bd      	mov	sp, r7
 8010556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055a:	4770      	bx	lr

0801055c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801055c:	b480      	push	{r7}
 801055e:	b085      	sub	sp, #20
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801056a:	2b01      	cmp	r3, #1
 801056c:	d101      	bne.n	8010572 <HAL_UARTEx_DisableFifoMode+0x16>
 801056e:	2302      	movs	r3, #2
 8010570:	e027      	b.n	80105c2 <HAL_UARTEx_DisableFifoMode+0x66>
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	2201      	movs	r2, #1
 8010576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	2224      	movs	r2, #36	@ 0x24
 801057e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	681a      	ldr	r2, [r3, #0]
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	f022 0201 	bic.w	r2, r2, #1
 8010598:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80105a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	2200      	movs	r2, #0
 80105a6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	68fa      	ldr	r2, [r7, #12]
 80105ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	2220      	movs	r2, #32
 80105b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	2200      	movs	r2, #0
 80105bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80105c0:	2300      	movs	r3, #0
}
 80105c2:	4618      	mov	r0, r3
 80105c4:	3714      	adds	r7, #20
 80105c6:	46bd      	mov	sp, r7
 80105c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105cc:	4770      	bx	lr

080105ce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80105ce:	b580      	push	{r7, lr}
 80105d0:	b084      	sub	sp, #16
 80105d2:	af00      	add	r7, sp, #0
 80105d4:	6078      	str	r0, [r7, #4]
 80105d6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80105de:	2b01      	cmp	r3, #1
 80105e0:	d101      	bne.n	80105e6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80105e2:	2302      	movs	r3, #2
 80105e4:	e02d      	b.n	8010642 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2201      	movs	r2, #1
 80105ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2224      	movs	r2, #36	@ 0x24
 80105f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	681a      	ldr	r2, [r3, #0]
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	f022 0201 	bic.w	r2, r2, #1
 801060c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	689b      	ldr	r3, [r3, #8]
 8010614:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	683a      	ldr	r2, [r7, #0]
 801061e:	430a      	orrs	r2, r1
 8010620:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010622:	6878      	ldr	r0, [r7, #4]
 8010624:	f000 f8a4 	bl	8010770 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	68fa      	ldr	r2, [r7, #12]
 801062e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2220      	movs	r2, #32
 8010634:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	2200      	movs	r2, #0
 801063c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010640:	2300      	movs	r3, #0
}
 8010642:	4618      	mov	r0, r3
 8010644:	3710      	adds	r7, #16
 8010646:	46bd      	mov	sp, r7
 8010648:	bd80      	pop	{r7, pc}

0801064a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801064a:	b580      	push	{r7, lr}
 801064c:	b084      	sub	sp, #16
 801064e:	af00      	add	r7, sp, #0
 8010650:	6078      	str	r0, [r7, #4]
 8010652:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801065a:	2b01      	cmp	r3, #1
 801065c:	d101      	bne.n	8010662 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801065e:	2302      	movs	r3, #2
 8010660:	e02d      	b.n	80106be <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2201      	movs	r2, #1
 8010666:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	2224      	movs	r2, #36	@ 0x24
 801066e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	681a      	ldr	r2, [r3, #0]
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	f022 0201 	bic.w	r2, r2, #1
 8010688:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	689b      	ldr	r3, [r3, #8]
 8010690:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	683a      	ldr	r2, [r7, #0]
 801069a:	430a      	orrs	r2, r1
 801069c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801069e:	6878      	ldr	r0, [r7, #4]
 80106a0:	f000 f866 	bl	8010770 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	68fa      	ldr	r2, [r7, #12]
 80106aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2220      	movs	r2, #32
 80106b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	2200      	movs	r2, #0
 80106b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106bc:	2300      	movs	r3, #0
}
 80106be:	4618      	mov	r0, r3
 80106c0:	3710      	adds	r7, #16
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}

080106c6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80106c6:	b580      	push	{r7, lr}
 80106c8:	b08c      	sub	sp, #48	@ 0x30
 80106ca:	af00      	add	r7, sp, #0
 80106cc:	60f8      	str	r0, [r7, #12]
 80106ce:	60b9      	str	r1, [r7, #8]
 80106d0:	4613      	mov	r3, r2
 80106d2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80106da:	2b20      	cmp	r3, #32
 80106dc:	d142      	bne.n	8010764 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80106de:	68bb      	ldr	r3, [r7, #8]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d002      	beq.n	80106ea <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80106e4:	88fb      	ldrh	r3, [r7, #6]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d101      	bne.n	80106ee <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80106ea:	2301      	movs	r3, #1
 80106ec:	e03b      	b.n	8010766 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	2201      	movs	r2, #1
 80106f2:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	2200      	movs	r2, #0
 80106f8:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80106fa:	88fb      	ldrh	r3, [r7, #6]
 80106fc:	461a      	mov	r2, r3
 80106fe:	68b9      	ldr	r1, [r7, #8]
 8010700:	68f8      	ldr	r0, [r7, #12]
 8010702:	f7ff fc33 	bl	800ff6c <UART_Start_Receive_DMA>
 8010706:	4603      	mov	r3, r0
 8010708:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801070c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010710:	2b00      	cmp	r3, #0
 8010712:	d124      	bne.n	801075e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010718:	2b01      	cmp	r3, #1
 801071a:	d11d      	bne.n	8010758 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	2210      	movs	r2, #16
 8010722:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801072a:	69bb      	ldr	r3, [r7, #24]
 801072c:	e853 3f00 	ldrex	r3, [r3]
 8010730:	617b      	str	r3, [r7, #20]
   return(result);
 8010732:	697b      	ldr	r3, [r7, #20]
 8010734:	f043 0310 	orr.w	r3, r3, #16
 8010738:	62bb      	str	r3, [r7, #40]	@ 0x28
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	461a      	mov	r2, r3
 8010740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010742:	627b      	str	r3, [r7, #36]	@ 0x24
 8010744:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010746:	6a39      	ldr	r1, [r7, #32]
 8010748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801074a:	e841 2300 	strex	r3, r2, [r1]
 801074e:	61fb      	str	r3, [r7, #28]
   return(result);
 8010750:	69fb      	ldr	r3, [r7, #28]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d1e6      	bne.n	8010724 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8010756:	e002      	b.n	801075e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010758:	2301      	movs	r3, #1
 801075a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 801075e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010762:	e000      	b.n	8010766 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010764:	2302      	movs	r3, #2
  }
}
 8010766:	4618      	mov	r0, r3
 8010768:	3730      	adds	r7, #48	@ 0x30
 801076a:	46bd      	mov	sp, r7
 801076c:	bd80      	pop	{r7, pc}
	...

08010770 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010770:	b480      	push	{r7}
 8010772:	b085      	sub	sp, #20
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801077c:	2b00      	cmp	r3, #0
 801077e:	d108      	bne.n	8010792 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2201      	movs	r2, #1
 8010784:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	2201      	movs	r2, #1
 801078c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010790:	e031      	b.n	80107f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010792:	2308      	movs	r3, #8
 8010794:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010796:	2308      	movs	r3, #8
 8010798:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	689b      	ldr	r3, [r3, #8]
 80107a0:	0e5b      	lsrs	r3, r3, #25
 80107a2:	b2db      	uxtb	r3, r3
 80107a4:	f003 0307 	and.w	r3, r3, #7
 80107a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	689b      	ldr	r3, [r3, #8]
 80107b0:	0f5b      	lsrs	r3, r3, #29
 80107b2:	b2db      	uxtb	r3, r3
 80107b4:	f003 0307 	and.w	r3, r3, #7
 80107b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80107ba:	7bbb      	ldrb	r3, [r7, #14]
 80107bc:	7b3a      	ldrb	r2, [r7, #12]
 80107be:	4911      	ldr	r1, [pc, #68]	@ (8010804 <UARTEx_SetNbDataToProcess+0x94>)
 80107c0:	5c8a      	ldrb	r2, [r1, r2]
 80107c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80107c6:	7b3a      	ldrb	r2, [r7, #12]
 80107c8:	490f      	ldr	r1, [pc, #60]	@ (8010808 <UARTEx_SetNbDataToProcess+0x98>)
 80107ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80107cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80107d0:	b29a      	uxth	r2, r3
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80107d8:	7bfb      	ldrb	r3, [r7, #15]
 80107da:	7b7a      	ldrb	r2, [r7, #13]
 80107dc:	4909      	ldr	r1, [pc, #36]	@ (8010804 <UARTEx_SetNbDataToProcess+0x94>)
 80107de:	5c8a      	ldrb	r2, [r1, r2]
 80107e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80107e4:	7b7a      	ldrb	r2, [r7, #13]
 80107e6:	4908      	ldr	r1, [pc, #32]	@ (8010808 <UARTEx_SetNbDataToProcess+0x98>)
 80107e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80107ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80107ee:	b29a      	uxth	r2, r3
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80107f6:	bf00      	nop
 80107f8:	3714      	adds	r7, #20
 80107fa:	46bd      	mov	sp, r7
 80107fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010800:	4770      	bx	lr
 8010802:	bf00      	nop
 8010804:	0801c5e0 	.word	0x0801c5e0
 8010808:	0801c5e8 	.word	0x0801c5e8

0801080c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 801080c:	b480      	push	{r7}
 801080e:	b085      	sub	sp, #20
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2200      	movs	r2, #0
 8010818:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801081c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010820:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	b29a      	uxth	r2, r3
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801082c:	2300      	movs	r3, #0
}
 801082e:	4618      	mov	r0, r3
 8010830:	3714      	adds	r7, #20
 8010832:	46bd      	mov	sp, r7
 8010834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010838:	4770      	bx	lr

0801083a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 801083a:	b480      	push	{r7}
 801083c:	b085      	sub	sp, #20
 801083e:	af00      	add	r7, sp, #0
 8010840:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010842:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010846:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 801084e:	b29a      	uxth	r2, r3
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	b29b      	uxth	r3, r3
 8010854:	43db      	mvns	r3, r3
 8010856:	b29b      	uxth	r3, r3
 8010858:	4013      	ands	r3, r2
 801085a:	b29a      	uxth	r2, r3
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010862:	2300      	movs	r3, #0
}
 8010864:	4618      	mov	r0, r3
 8010866:	3714      	adds	r7, #20
 8010868:	46bd      	mov	sp, r7
 801086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086e:	4770      	bx	lr

08010870 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010870:	b480      	push	{r7}
 8010872:	b085      	sub	sp, #20
 8010874:	af00      	add	r7, sp, #0
 8010876:	60f8      	str	r0, [r7, #12]
 8010878:	1d3b      	adds	r3, r7, #4
 801087a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	2201      	movs	r2, #1
 8010882:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	2200      	movs	r2, #0
 801088a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	2200      	movs	r2, #0
 8010892:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	2200      	movs	r2, #0
 801089a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801089e:	2300      	movs	r3, #0
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	3714      	adds	r7, #20
 80108a4:	46bd      	mov	sp, r7
 80108a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108aa:	4770      	bx	lr

080108ac <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80108ac:	b480      	push	{r7}
 80108ae:	b0a7      	sub	sp, #156	@ 0x9c
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	6078      	str	r0, [r7, #4]
 80108b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80108b6:	2300      	movs	r3, #0
 80108b8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80108bc:	687a      	ldr	r2, [r7, #4]
 80108be:	683b      	ldr	r3, [r7, #0]
 80108c0:	781b      	ldrb	r3, [r3, #0]
 80108c2:	009b      	lsls	r3, r3, #2
 80108c4:	4413      	add	r3, r2
 80108c6:	881b      	ldrh	r3, [r3, #0]
 80108c8:	b29b      	uxth	r3, r3
 80108ca:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80108ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80108d2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	78db      	ldrb	r3, [r3, #3]
 80108da:	2b03      	cmp	r3, #3
 80108dc:	d81f      	bhi.n	801091e <USB_ActivateEndpoint+0x72>
 80108de:	a201      	add	r2, pc, #4	@ (adr r2, 80108e4 <USB_ActivateEndpoint+0x38>)
 80108e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108e4:	080108f5 	.word	0x080108f5
 80108e8:	08010911 	.word	0x08010911
 80108ec:	08010927 	.word	0x08010927
 80108f0:	08010903 	.word	0x08010903
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80108f4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80108f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80108fc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010900:	e012      	b.n	8010928 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8010902:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010906:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 801090a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801090e:	e00b      	b.n	8010928 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010910:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010914:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010918:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801091c:	e004      	b.n	8010928 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801091e:	2301      	movs	r3, #1
 8010920:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8010924:	e000      	b.n	8010928 <USB_ActivateEndpoint+0x7c>
      break;
 8010926:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010928:	687a      	ldr	r2, [r7, #4]
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	781b      	ldrb	r3, [r3, #0]
 801092e:	009b      	lsls	r3, r3, #2
 8010930:	441a      	add	r2, r3
 8010932:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010936:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801093a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801093e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010946:	b29b      	uxth	r3, r3
 8010948:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801094a:	687a      	ldr	r2, [r7, #4]
 801094c:	683b      	ldr	r3, [r7, #0]
 801094e:	781b      	ldrb	r3, [r3, #0]
 8010950:	009b      	lsls	r3, r3, #2
 8010952:	4413      	add	r3, r2
 8010954:	881b      	ldrh	r3, [r3, #0]
 8010956:	b29b      	uxth	r3, r3
 8010958:	b21b      	sxth	r3, r3
 801095a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801095e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010962:	b21a      	sxth	r2, r3
 8010964:	683b      	ldr	r3, [r7, #0]
 8010966:	781b      	ldrb	r3, [r3, #0]
 8010968:	b21b      	sxth	r3, r3
 801096a:	4313      	orrs	r3, r2
 801096c:	b21b      	sxth	r3, r3
 801096e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8010972:	687a      	ldr	r2, [r7, #4]
 8010974:	683b      	ldr	r3, [r7, #0]
 8010976:	781b      	ldrb	r3, [r3, #0]
 8010978:	009b      	lsls	r3, r3, #2
 801097a:	441a      	add	r2, r3
 801097c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8010980:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010984:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801098c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010990:	b29b      	uxth	r3, r3
 8010992:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	7b1b      	ldrb	r3, [r3, #12]
 8010998:	2b00      	cmp	r3, #0
 801099a:	f040 8180 	bne.w	8010c9e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801099e:	683b      	ldr	r3, [r7, #0]
 80109a0:	785b      	ldrb	r3, [r3, #1]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	f000 8084 	beq.w	8010ab0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	61bb      	str	r3, [r7, #24]
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80109b2:	b29b      	uxth	r3, r3
 80109b4:	461a      	mov	r2, r3
 80109b6:	69bb      	ldr	r3, [r7, #24]
 80109b8:	4413      	add	r3, r2
 80109ba:	61bb      	str	r3, [r7, #24]
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	781b      	ldrb	r3, [r3, #0]
 80109c0:	00da      	lsls	r2, r3, #3
 80109c2:	69bb      	ldr	r3, [r7, #24]
 80109c4:	4413      	add	r3, r2
 80109c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80109ca:	617b      	str	r3, [r7, #20]
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	88db      	ldrh	r3, [r3, #6]
 80109d0:	085b      	lsrs	r3, r3, #1
 80109d2:	b29b      	uxth	r3, r3
 80109d4:	005b      	lsls	r3, r3, #1
 80109d6:	b29a      	uxth	r2, r3
 80109d8:	697b      	ldr	r3, [r7, #20]
 80109da:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80109dc:	687a      	ldr	r2, [r7, #4]
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	781b      	ldrb	r3, [r3, #0]
 80109e2:	009b      	lsls	r3, r3, #2
 80109e4:	4413      	add	r3, r2
 80109e6:	881b      	ldrh	r3, [r3, #0]
 80109e8:	827b      	strh	r3, [r7, #18]
 80109ea:	8a7b      	ldrh	r3, [r7, #18]
 80109ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d01b      	beq.n	8010a2c <USB_ActivateEndpoint+0x180>
 80109f4:	687a      	ldr	r2, [r7, #4]
 80109f6:	683b      	ldr	r3, [r7, #0]
 80109f8:	781b      	ldrb	r3, [r3, #0]
 80109fa:	009b      	lsls	r3, r3, #2
 80109fc:	4413      	add	r3, r2
 80109fe:	881b      	ldrh	r3, [r3, #0]
 8010a00:	b29b      	uxth	r3, r3
 8010a02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a0a:	823b      	strh	r3, [r7, #16]
 8010a0c:	687a      	ldr	r2, [r7, #4]
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	781b      	ldrb	r3, [r3, #0]
 8010a12:	009b      	lsls	r3, r3, #2
 8010a14:	441a      	add	r2, r3
 8010a16:	8a3b      	ldrh	r3, [r7, #16]
 8010a18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010a24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010a28:	b29b      	uxth	r3, r3
 8010a2a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010a2c:	683b      	ldr	r3, [r7, #0]
 8010a2e:	78db      	ldrb	r3, [r3, #3]
 8010a30:	2b01      	cmp	r3, #1
 8010a32:	d020      	beq.n	8010a76 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010a34:	687a      	ldr	r2, [r7, #4]
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	781b      	ldrb	r3, [r3, #0]
 8010a3a:	009b      	lsls	r3, r3, #2
 8010a3c:	4413      	add	r3, r2
 8010a3e:	881b      	ldrh	r3, [r3, #0]
 8010a40:	b29b      	uxth	r3, r3
 8010a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a4a:	81bb      	strh	r3, [r7, #12]
 8010a4c:	89bb      	ldrh	r3, [r7, #12]
 8010a4e:	f083 0320 	eor.w	r3, r3, #32
 8010a52:	81bb      	strh	r3, [r7, #12]
 8010a54:	687a      	ldr	r2, [r7, #4]
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	781b      	ldrb	r3, [r3, #0]
 8010a5a:	009b      	lsls	r3, r3, #2
 8010a5c:	441a      	add	r2, r3
 8010a5e:	89bb      	ldrh	r3, [r7, #12]
 8010a60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010a70:	b29b      	uxth	r3, r3
 8010a72:	8013      	strh	r3, [r2, #0]
 8010a74:	e3f9      	b.n	801126a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010a76:	687a      	ldr	r2, [r7, #4]
 8010a78:	683b      	ldr	r3, [r7, #0]
 8010a7a:	781b      	ldrb	r3, [r3, #0]
 8010a7c:	009b      	lsls	r3, r3, #2
 8010a7e:	4413      	add	r3, r2
 8010a80:	881b      	ldrh	r3, [r3, #0]
 8010a82:	b29b      	uxth	r3, r3
 8010a84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010a88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a8c:	81fb      	strh	r3, [r7, #14]
 8010a8e:	687a      	ldr	r2, [r7, #4]
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	781b      	ldrb	r3, [r3, #0]
 8010a94:	009b      	lsls	r3, r3, #2
 8010a96:	441a      	add	r2, r3
 8010a98:	89fb      	ldrh	r3, [r7, #14]
 8010a9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010aa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010aaa:	b29b      	uxth	r3, r3
 8010aac:	8013      	strh	r3, [r2, #0]
 8010aae:	e3dc      	b.n	801126a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010aba:	b29b      	uxth	r3, r3
 8010abc:	461a      	mov	r2, r3
 8010abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac0:	4413      	add	r3, r2
 8010ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ac4:	683b      	ldr	r3, [r7, #0]
 8010ac6:	781b      	ldrb	r3, [r3, #0]
 8010ac8:	00da      	lsls	r2, r3, #3
 8010aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010acc:	4413      	add	r3, r2
 8010ace:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010ad4:	683b      	ldr	r3, [r7, #0]
 8010ad6:	88db      	ldrh	r3, [r3, #6]
 8010ad8:	085b      	lsrs	r3, r3, #1
 8010ada:	b29b      	uxth	r3, r3
 8010adc:	005b      	lsls	r3, r3, #1
 8010ade:	b29a      	uxth	r2, r3
 8010ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ae2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010aee:	b29b      	uxth	r3, r3
 8010af0:	461a      	mov	r2, r3
 8010af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af4:	4413      	add	r3, r2
 8010af6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	781b      	ldrb	r3, [r3, #0]
 8010afc:	00da      	lsls	r2, r3, #3
 8010afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b00:	4413      	add	r3, r2
 8010b02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b0a:	881b      	ldrh	r3, [r3, #0]
 8010b0c:	b29b      	uxth	r3, r3
 8010b0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010b12:	b29a      	uxth	r2, r3
 8010b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b16:	801a      	strh	r2, [r3, #0]
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	691b      	ldr	r3, [r3, #16]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d10a      	bne.n	8010b36 <USB_ActivateEndpoint+0x28a>
 8010b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b22:	881b      	ldrh	r3, [r3, #0]
 8010b24:	b29b      	uxth	r3, r3
 8010b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010b2e:	b29a      	uxth	r2, r3
 8010b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b32:	801a      	strh	r2, [r3, #0]
 8010b34:	e041      	b.n	8010bba <USB_ActivateEndpoint+0x30e>
 8010b36:	683b      	ldr	r3, [r7, #0]
 8010b38:	691b      	ldr	r3, [r3, #16]
 8010b3a:	2b3e      	cmp	r3, #62	@ 0x3e
 8010b3c:	d81c      	bhi.n	8010b78 <USB_ActivateEndpoint+0x2cc>
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	691b      	ldr	r3, [r3, #16]
 8010b42:	085b      	lsrs	r3, r3, #1
 8010b44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	691b      	ldr	r3, [r3, #16]
 8010b4c:	f003 0301 	and.w	r3, r3, #1
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d004      	beq.n	8010b5e <USB_ActivateEndpoint+0x2b2>
 8010b54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010b58:	3301      	adds	r3, #1
 8010b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b60:	881b      	ldrh	r3, [r3, #0]
 8010b62:	b29a      	uxth	r2, r3
 8010b64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010b68:	b29b      	uxth	r3, r3
 8010b6a:	029b      	lsls	r3, r3, #10
 8010b6c:	b29b      	uxth	r3, r3
 8010b6e:	4313      	orrs	r3, r2
 8010b70:	b29a      	uxth	r2, r3
 8010b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b74:	801a      	strh	r2, [r3, #0]
 8010b76:	e020      	b.n	8010bba <USB_ActivateEndpoint+0x30e>
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	691b      	ldr	r3, [r3, #16]
 8010b7c:	095b      	lsrs	r3, r3, #5
 8010b7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010b82:	683b      	ldr	r3, [r7, #0]
 8010b84:	691b      	ldr	r3, [r3, #16]
 8010b86:	f003 031f 	and.w	r3, r3, #31
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d104      	bne.n	8010b98 <USB_ActivateEndpoint+0x2ec>
 8010b8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010b92:	3b01      	subs	r3, #1
 8010b94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b9a:	881b      	ldrh	r3, [r3, #0]
 8010b9c:	b29a      	uxth	r2, r3
 8010b9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010ba2:	b29b      	uxth	r3, r3
 8010ba4:	029b      	lsls	r3, r3, #10
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	4313      	orrs	r3, r2
 8010baa:	b29b      	uxth	r3, r3
 8010bac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010bb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010bb4:	b29a      	uxth	r2, r3
 8010bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bb8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010bba:	687a      	ldr	r2, [r7, #4]
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	781b      	ldrb	r3, [r3, #0]
 8010bc0:	009b      	lsls	r3, r3, #2
 8010bc2:	4413      	add	r3, r2
 8010bc4:	881b      	ldrh	r3, [r3, #0]
 8010bc6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010bc8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d01b      	beq.n	8010c0a <USB_ActivateEndpoint+0x35e>
 8010bd2:	687a      	ldr	r2, [r7, #4]
 8010bd4:	683b      	ldr	r3, [r7, #0]
 8010bd6:	781b      	ldrb	r3, [r3, #0]
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	4413      	add	r3, r2
 8010bdc:	881b      	ldrh	r3, [r3, #0]
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010be4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010be8:	843b      	strh	r3, [r7, #32]
 8010bea:	687a      	ldr	r2, [r7, #4]
 8010bec:	683b      	ldr	r3, [r7, #0]
 8010bee:	781b      	ldrb	r3, [r3, #0]
 8010bf0:	009b      	lsls	r3, r3, #2
 8010bf2:	441a      	add	r2, r3
 8010bf4:	8c3b      	ldrh	r3, [r7, #32]
 8010bf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010bfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010bfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c06:	b29b      	uxth	r3, r3
 8010c08:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8010c0a:	683b      	ldr	r3, [r7, #0]
 8010c0c:	781b      	ldrb	r3, [r3, #0]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d124      	bne.n	8010c5c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010c12:	687a      	ldr	r2, [r7, #4]
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	781b      	ldrb	r3, [r3, #0]
 8010c18:	009b      	lsls	r3, r3, #2
 8010c1a:	4413      	add	r3, r2
 8010c1c:	881b      	ldrh	r3, [r3, #0]
 8010c1e:	b29b      	uxth	r3, r3
 8010c20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010c24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c28:	83bb      	strh	r3, [r7, #28]
 8010c2a:	8bbb      	ldrh	r3, [r7, #28]
 8010c2c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010c30:	83bb      	strh	r3, [r7, #28]
 8010c32:	8bbb      	ldrh	r3, [r7, #28]
 8010c34:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010c38:	83bb      	strh	r3, [r7, #28]
 8010c3a:	687a      	ldr	r2, [r7, #4]
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	781b      	ldrb	r3, [r3, #0]
 8010c40:	009b      	lsls	r3, r3, #2
 8010c42:	441a      	add	r2, r3
 8010c44:	8bbb      	ldrh	r3, [r7, #28]
 8010c46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c56:	b29b      	uxth	r3, r3
 8010c58:	8013      	strh	r3, [r2, #0]
 8010c5a:	e306      	b.n	801126a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8010c5c:	687a      	ldr	r2, [r7, #4]
 8010c5e:	683b      	ldr	r3, [r7, #0]
 8010c60:	781b      	ldrb	r3, [r3, #0]
 8010c62:	009b      	lsls	r3, r3, #2
 8010c64:	4413      	add	r3, r2
 8010c66:	881b      	ldrh	r3, [r3, #0]
 8010c68:	b29b      	uxth	r3, r3
 8010c6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c72:	83fb      	strh	r3, [r7, #30]
 8010c74:	8bfb      	ldrh	r3, [r7, #30]
 8010c76:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010c7a:	83fb      	strh	r3, [r7, #30]
 8010c7c:	687a      	ldr	r2, [r7, #4]
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	781b      	ldrb	r3, [r3, #0]
 8010c82:	009b      	lsls	r3, r3, #2
 8010c84:	441a      	add	r2, r3
 8010c86:	8bfb      	ldrh	r3, [r7, #30]
 8010c88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c98:	b29b      	uxth	r3, r3
 8010c9a:	8013      	strh	r3, [r2, #0]
 8010c9c:	e2e5      	b.n	801126a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8010c9e:	683b      	ldr	r3, [r7, #0]
 8010ca0:	78db      	ldrb	r3, [r3, #3]
 8010ca2:	2b02      	cmp	r3, #2
 8010ca4:	d11e      	bne.n	8010ce4 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010ca6:	687a      	ldr	r2, [r7, #4]
 8010ca8:	683b      	ldr	r3, [r7, #0]
 8010caa:	781b      	ldrb	r3, [r3, #0]
 8010cac:	009b      	lsls	r3, r3, #2
 8010cae:	4413      	add	r3, r2
 8010cb0:	881b      	ldrh	r3, [r3, #0]
 8010cb2:	b29b      	uxth	r3, r3
 8010cb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010cbc:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8010cc0:	687a      	ldr	r2, [r7, #4]
 8010cc2:	683b      	ldr	r3, [r7, #0]
 8010cc4:	781b      	ldrb	r3, [r3, #0]
 8010cc6:	009b      	lsls	r3, r3, #2
 8010cc8:	441a      	add	r2, r3
 8010cca:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8010cce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cd6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010cde:	b29b      	uxth	r3, r3
 8010ce0:	8013      	strh	r3, [r2, #0]
 8010ce2:	e01d      	b.n	8010d20 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010ce4:	687a      	ldr	r2, [r7, #4]
 8010ce6:	683b      	ldr	r3, [r7, #0]
 8010ce8:	781b      	ldrb	r3, [r3, #0]
 8010cea:	009b      	lsls	r3, r3, #2
 8010cec:	4413      	add	r3, r2
 8010cee:	881b      	ldrh	r3, [r3, #0]
 8010cf0:	b29b      	uxth	r3, r3
 8010cf2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010cfa:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8010cfe:	687a      	ldr	r2, [r7, #4]
 8010d00:	683b      	ldr	r3, [r7, #0]
 8010d02:	781b      	ldrb	r3, [r3, #0]
 8010d04:	009b      	lsls	r3, r3, #2
 8010d06:	441a      	add	r2, r3
 8010d08:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8010d0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010d2a:	b29b      	uxth	r3, r3
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010d30:	4413      	add	r3, r2
 8010d32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010d34:	683b      	ldr	r3, [r7, #0]
 8010d36:	781b      	ldrb	r3, [r3, #0]
 8010d38:	00da      	lsls	r2, r3, #3
 8010d3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010d3c:	4413      	add	r3, r2
 8010d3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010d42:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010d44:	683b      	ldr	r3, [r7, #0]
 8010d46:	891b      	ldrh	r3, [r3, #8]
 8010d48:	085b      	lsrs	r3, r3, #1
 8010d4a:	b29b      	uxth	r3, r3
 8010d4c:	005b      	lsls	r3, r3, #1
 8010d4e:	b29a      	uxth	r2, r3
 8010d50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010d52:	801a      	strh	r2, [r3, #0]
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	677b      	str	r3, [r7, #116]	@ 0x74
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010d5e:	b29b      	uxth	r3, r3
 8010d60:	461a      	mov	r2, r3
 8010d62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010d64:	4413      	add	r3, r2
 8010d66:	677b      	str	r3, [r7, #116]	@ 0x74
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	781b      	ldrb	r3, [r3, #0]
 8010d6c:	00da      	lsls	r2, r3, #3
 8010d6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010d70:	4413      	add	r3, r2
 8010d72:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010d76:	673b      	str	r3, [r7, #112]	@ 0x70
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	895b      	ldrh	r3, [r3, #10]
 8010d7c:	085b      	lsrs	r3, r3, #1
 8010d7e:	b29b      	uxth	r3, r3
 8010d80:	005b      	lsls	r3, r3, #1
 8010d82:	b29a      	uxth	r2, r3
 8010d84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010d86:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8010d88:	683b      	ldr	r3, [r7, #0]
 8010d8a:	785b      	ldrb	r3, [r3, #1]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	f040 81af 	bne.w	80110f0 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010d92:	687a      	ldr	r2, [r7, #4]
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	781b      	ldrb	r3, [r3, #0]
 8010d98:	009b      	lsls	r3, r3, #2
 8010d9a:	4413      	add	r3, r2
 8010d9c:	881b      	ldrh	r3, [r3, #0]
 8010d9e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8010da2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8010da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d01d      	beq.n	8010dea <USB_ActivateEndpoint+0x53e>
 8010dae:	687a      	ldr	r2, [r7, #4]
 8010db0:	683b      	ldr	r3, [r7, #0]
 8010db2:	781b      	ldrb	r3, [r3, #0]
 8010db4:	009b      	lsls	r3, r3, #2
 8010db6:	4413      	add	r3, r2
 8010db8:	881b      	ldrh	r3, [r3, #0]
 8010dba:	b29b      	uxth	r3, r3
 8010dbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010dc4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8010dc8:	687a      	ldr	r2, [r7, #4]
 8010dca:	683b      	ldr	r3, [r7, #0]
 8010dcc:	781b      	ldrb	r3, [r3, #0]
 8010dce:	009b      	lsls	r3, r3, #2
 8010dd0:	441a      	add	r2, r3
 8010dd2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8010dd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010dda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010dde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010de6:	b29b      	uxth	r3, r3
 8010de8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010dea:	687a      	ldr	r2, [r7, #4]
 8010dec:	683b      	ldr	r3, [r7, #0]
 8010dee:	781b      	ldrb	r3, [r3, #0]
 8010df0:	009b      	lsls	r3, r3, #2
 8010df2:	4413      	add	r3, r2
 8010df4:	881b      	ldrh	r3, [r3, #0]
 8010df6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8010dfa:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8010dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d01d      	beq.n	8010e42 <USB_ActivateEndpoint+0x596>
 8010e06:	687a      	ldr	r2, [r7, #4]
 8010e08:	683b      	ldr	r3, [r7, #0]
 8010e0a:	781b      	ldrb	r3, [r3, #0]
 8010e0c:	009b      	lsls	r3, r3, #2
 8010e0e:	4413      	add	r3, r2
 8010e10:	881b      	ldrh	r3, [r3, #0]
 8010e12:	b29b      	uxth	r3, r3
 8010e14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e1c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8010e20:	687a      	ldr	r2, [r7, #4]
 8010e22:	683b      	ldr	r3, [r7, #0]
 8010e24:	781b      	ldrb	r3, [r3, #0]
 8010e26:	009b      	lsls	r3, r3, #2
 8010e28:	441a      	add	r2, r3
 8010e2a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8010e2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010e3e:	b29b      	uxth	r3, r3
 8010e40:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8010e42:	683b      	ldr	r3, [r7, #0]
 8010e44:	785b      	ldrb	r3, [r3, #1]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d16b      	bne.n	8010f22 <USB_ActivateEndpoint+0x676>
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e54:	b29b      	uxth	r3, r3
 8010e56:	461a      	mov	r2, r3
 8010e58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e5a:	4413      	add	r3, r2
 8010e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010e5e:	683b      	ldr	r3, [r7, #0]
 8010e60:	781b      	ldrb	r3, [r3, #0]
 8010e62:	00da      	lsls	r2, r3, #3
 8010e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e66:	4413      	add	r3, r2
 8010e68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e70:	881b      	ldrh	r3, [r3, #0]
 8010e72:	b29b      	uxth	r3, r3
 8010e74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010e78:	b29a      	uxth	r2, r3
 8010e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e7c:	801a      	strh	r2, [r3, #0]
 8010e7e:	683b      	ldr	r3, [r7, #0]
 8010e80:	691b      	ldr	r3, [r3, #16]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d10a      	bne.n	8010e9c <USB_ActivateEndpoint+0x5f0>
 8010e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e88:	881b      	ldrh	r3, [r3, #0]
 8010e8a:	b29b      	uxth	r3, r3
 8010e8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e94:	b29a      	uxth	r2, r3
 8010e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e98:	801a      	strh	r2, [r3, #0]
 8010e9a:	e05d      	b.n	8010f58 <USB_ActivateEndpoint+0x6ac>
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	691b      	ldr	r3, [r3, #16]
 8010ea0:	2b3e      	cmp	r3, #62	@ 0x3e
 8010ea2:	d81c      	bhi.n	8010ede <USB_ActivateEndpoint+0x632>
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	691b      	ldr	r3, [r3, #16]
 8010ea8:	085b      	lsrs	r3, r3, #1
 8010eaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010eae:	683b      	ldr	r3, [r7, #0]
 8010eb0:	691b      	ldr	r3, [r3, #16]
 8010eb2:	f003 0301 	and.w	r3, r3, #1
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d004      	beq.n	8010ec4 <USB_ActivateEndpoint+0x618>
 8010eba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010ebe:	3301      	adds	r3, #1
 8010ec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010ec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ec6:	881b      	ldrh	r3, [r3, #0]
 8010ec8:	b29a      	uxth	r2, r3
 8010eca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010ece:	b29b      	uxth	r3, r3
 8010ed0:	029b      	lsls	r3, r3, #10
 8010ed2:	b29b      	uxth	r3, r3
 8010ed4:	4313      	orrs	r3, r2
 8010ed6:	b29a      	uxth	r2, r3
 8010ed8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010eda:	801a      	strh	r2, [r3, #0]
 8010edc:	e03c      	b.n	8010f58 <USB_ActivateEndpoint+0x6ac>
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	691b      	ldr	r3, [r3, #16]
 8010ee2:	095b      	lsrs	r3, r3, #5
 8010ee4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010ee8:	683b      	ldr	r3, [r7, #0]
 8010eea:	691b      	ldr	r3, [r3, #16]
 8010eec:	f003 031f 	and.w	r3, r3, #31
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d104      	bne.n	8010efe <USB_ActivateEndpoint+0x652>
 8010ef4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010ef8:	3b01      	subs	r3, #1
 8010efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f00:	881b      	ldrh	r3, [r3, #0]
 8010f02:	b29a      	uxth	r2, r3
 8010f04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	029b      	lsls	r3, r3, #10
 8010f0c:	b29b      	uxth	r3, r3
 8010f0e:	4313      	orrs	r3, r2
 8010f10:	b29b      	uxth	r3, r3
 8010f12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f1a:	b29a      	uxth	r2, r3
 8010f1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f1e:	801a      	strh	r2, [r3, #0]
 8010f20:	e01a      	b.n	8010f58 <USB_ActivateEndpoint+0x6ac>
 8010f22:	683b      	ldr	r3, [r7, #0]
 8010f24:	785b      	ldrb	r3, [r3, #1]
 8010f26:	2b01      	cmp	r3, #1
 8010f28:	d116      	bne.n	8010f58 <USB_ActivateEndpoint+0x6ac>
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010f34:	b29b      	uxth	r3, r3
 8010f36:	461a      	mov	r2, r3
 8010f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f3a:	4413      	add	r3, r2
 8010f3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8010f3e:	683b      	ldr	r3, [r7, #0]
 8010f40:	781b      	ldrb	r3, [r3, #0]
 8010f42:	00da      	lsls	r2, r3, #3
 8010f44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f46:	4413      	add	r3, r2
 8010f48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010f4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8010f4e:	683b      	ldr	r3, [r7, #0]
 8010f50:	691b      	ldr	r3, [r3, #16]
 8010f52:	b29a      	uxth	r2, r3
 8010f54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f56:	801a      	strh	r2, [r3, #0]
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	785b      	ldrb	r3, [r3, #1]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d16b      	bne.n	801103c <USB_ActivateEndpoint+0x790>
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010f6e:	b29b      	uxth	r3, r3
 8010f70:	461a      	mov	r2, r3
 8010f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f74:	4413      	add	r3, r2
 8010f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	781b      	ldrb	r3, [r3, #0]
 8010f7c:	00da      	lsls	r2, r3, #3
 8010f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f80:	4413      	add	r3, r2
 8010f82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010f86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f8a:	881b      	ldrh	r3, [r3, #0]
 8010f8c:	b29b      	uxth	r3, r3
 8010f8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010f92:	b29a      	uxth	r2, r3
 8010f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f96:	801a      	strh	r2, [r3, #0]
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	691b      	ldr	r3, [r3, #16]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d10a      	bne.n	8010fb6 <USB_ActivateEndpoint+0x70a>
 8010fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fa2:	881b      	ldrh	r3, [r3, #0]
 8010fa4:	b29b      	uxth	r3, r3
 8010fa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010faa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010fae:	b29a      	uxth	r2, r3
 8010fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fb2:	801a      	strh	r2, [r3, #0]
 8010fb4:	e05b      	b.n	801106e <USB_ActivateEndpoint+0x7c2>
 8010fb6:	683b      	ldr	r3, [r7, #0]
 8010fb8:	691b      	ldr	r3, [r3, #16]
 8010fba:	2b3e      	cmp	r3, #62	@ 0x3e
 8010fbc:	d81c      	bhi.n	8010ff8 <USB_ActivateEndpoint+0x74c>
 8010fbe:	683b      	ldr	r3, [r7, #0]
 8010fc0:	691b      	ldr	r3, [r3, #16]
 8010fc2:	085b      	lsrs	r3, r3, #1
 8010fc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010fc8:	683b      	ldr	r3, [r7, #0]
 8010fca:	691b      	ldr	r3, [r3, #16]
 8010fcc:	f003 0301 	and.w	r3, r3, #1
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d004      	beq.n	8010fde <USB_ActivateEndpoint+0x732>
 8010fd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010fd8:	3301      	adds	r3, #1
 8010fda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fe0:	881b      	ldrh	r3, [r3, #0]
 8010fe2:	b29a      	uxth	r2, r3
 8010fe4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	029b      	lsls	r3, r3, #10
 8010fec:	b29b      	uxth	r3, r3
 8010fee:	4313      	orrs	r3, r2
 8010ff0:	b29a      	uxth	r2, r3
 8010ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ff4:	801a      	strh	r2, [r3, #0]
 8010ff6:	e03a      	b.n	801106e <USB_ActivateEndpoint+0x7c2>
 8010ff8:	683b      	ldr	r3, [r7, #0]
 8010ffa:	691b      	ldr	r3, [r3, #16]
 8010ffc:	095b      	lsrs	r3, r3, #5
 8010ffe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011002:	683b      	ldr	r3, [r7, #0]
 8011004:	691b      	ldr	r3, [r3, #16]
 8011006:	f003 031f 	and.w	r3, r3, #31
 801100a:	2b00      	cmp	r3, #0
 801100c:	d104      	bne.n	8011018 <USB_ActivateEndpoint+0x76c>
 801100e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011012:	3b01      	subs	r3, #1
 8011014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801101a:	881b      	ldrh	r3, [r3, #0]
 801101c:	b29a      	uxth	r2, r3
 801101e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011022:	b29b      	uxth	r3, r3
 8011024:	029b      	lsls	r3, r3, #10
 8011026:	b29b      	uxth	r3, r3
 8011028:	4313      	orrs	r3, r2
 801102a:	b29b      	uxth	r3, r3
 801102c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011030:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011034:	b29a      	uxth	r2, r3
 8011036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011038:	801a      	strh	r2, [r3, #0]
 801103a:	e018      	b.n	801106e <USB_ActivateEndpoint+0x7c2>
 801103c:	683b      	ldr	r3, [r7, #0]
 801103e:	785b      	ldrb	r3, [r3, #1]
 8011040:	2b01      	cmp	r3, #1
 8011042:	d114      	bne.n	801106e <USB_ActivateEndpoint+0x7c2>
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801104a:	b29b      	uxth	r3, r3
 801104c:	461a      	mov	r2, r3
 801104e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011050:	4413      	add	r3, r2
 8011052:	647b      	str	r3, [r7, #68]	@ 0x44
 8011054:	683b      	ldr	r3, [r7, #0]
 8011056:	781b      	ldrb	r3, [r3, #0]
 8011058:	00da      	lsls	r2, r3, #3
 801105a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801105c:	4413      	add	r3, r2
 801105e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011062:	643b      	str	r3, [r7, #64]	@ 0x40
 8011064:	683b      	ldr	r3, [r7, #0]
 8011066:	691b      	ldr	r3, [r3, #16]
 8011068:	b29a      	uxth	r2, r3
 801106a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801106c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801106e:	687a      	ldr	r2, [r7, #4]
 8011070:	683b      	ldr	r3, [r7, #0]
 8011072:	781b      	ldrb	r3, [r3, #0]
 8011074:	009b      	lsls	r3, r3, #2
 8011076:	4413      	add	r3, r2
 8011078:	881b      	ldrh	r3, [r3, #0]
 801107a:	b29b      	uxth	r3, r3
 801107c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011080:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011084:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011086:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011088:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801108c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801108e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011090:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011094:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011096:	687a      	ldr	r2, [r7, #4]
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	781b      	ldrb	r3, [r3, #0]
 801109c:	009b      	lsls	r3, r3, #2
 801109e:	441a      	add	r2, r3
 80110a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80110a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110b2:	b29b      	uxth	r3, r3
 80110b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80110b6:	687a      	ldr	r2, [r7, #4]
 80110b8:	683b      	ldr	r3, [r7, #0]
 80110ba:	781b      	ldrb	r3, [r3, #0]
 80110bc:	009b      	lsls	r3, r3, #2
 80110be:	4413      	add	r3, r2
 80110c0:	881b      	ldrh	r3, [r3, #0]
 80110c2:	b29b      	uxth	r3, r3
 80110c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80110c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80110cc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80110ce:	687a      	ldr	r2, [r7, #4]
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	781b      	ldrb	r3, [r3, #0]
 80110d4:	009b      	lsls	r3, r3, #2
 80110d6:	441a      	add	r2, r3
 80110d8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80110da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110ea:	b29b      	uxth	r3, r3
 80110ec:	8013      	strh	r3, [r2, #0]
 80110ee:	e0bc      	b.n	801126a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80110f0:	687a      	ldr	r2, [r7, #4]
 80110f2:	683b      	ldr	r3, [r7, #0]
 80110f4:	781b      	ldrb	r3, [r3, #0]
 80110f6:	009b      	lsls	r3, r3, #2
 80110f8:	4413      	add	r3, r2
 80110fa:	881b      	ldrh	r3, [r3, #0]
 80110fc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011100:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011104:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011108:	2b00      	cmp	r3, #0
 801110a:	d01d      	beq.n	8011148 <USB_ActivateEndpoint+0x89c>
 801110c:	687a      	ldr	r2, [r7, #4]
 801110e:	683b      	ldr	r3, [r7, #0]
 8011110:	781b      	ldrb	r3, [r3, #0]
 8011112:	009b      	lsls	r3, r3, #2
 8011114:	4413      	add	r3, r2
 8011116:	881b      	ldrh	r3, [r3, #0]
 8011118:	b29b      	uxth	r3, r3
 801111a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801111e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011122:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8011126:	687a      	ldr	r2, [r7, #4]
 8011128:	683b      	ldr	r3, [r7, #0]
 801112a:	781b      	ldrb	r3, [r3, #0]
 801112c:	009b      	lsls	r3, r3, #2
 801112e:	441a      	add	r2, r3
 8011130:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801113c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011144:	b29b      	uxth	r3, r3
 8011146:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011148:	687a      	ldr	r2, [r7, #4]
 801114a:	683b      	ldr	r3, [r7, #0]
 801114c:	781b      	ldrb	r3, [r3, #0]
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	4413      	add	r3, r2
 8011152:	881b      	ldrh	r3, [r3, #0]
 8011154:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011158:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801115c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011160:	2b00      	cmp	r3, #0
 8011162:	d01d      	beq.n	80111a0 <USB_ActivateEndpoint+0x8f4>
 8011164:	687a      	ldr	r2, [r7, #4]
 8011166:	683b      	ldr	r3, [r7, #0]
 8011168:	781b      	ldrb	r3, [r3, #0]
 801116a:	009b      	lsls	r3, r3, #2
 801116c:	4413      	add	r3, r2
 801116e:	881b      	ldrh	r3, [r3, #0]
 8011170:	b29b      	uxth	r3, r3
 8011172:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801117a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 801117e:	687a      	ldr	r2, [r7, #4]
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	781b      	ldrb	r3, [r3, #0]
 8011184:	009b      	lsls	r3, r3, #2
 8011186:	441a      	add	r2, r3
 8011188:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 801118c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011190:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011198:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801119c:	b29b      	uxth	r3, r3
 801119e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80111a0:	683b      	ldr	r3, [r7, #0]
 80111a2:	78db      	ldrb	r3, [r3, #3]
 80111a4:	2b01      	cmp	r3, #1
 80111a6:	d024      	beq.n	80111f2 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80111a8:	687a      	ldr	r2, [r7, #4]
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	781b      	ldrb	r3, [r3, #0]
 80111ae:	009b      	lsls	r3, r3, #2
 80111b0:	4413      	add	r3, r2
 80111b2:	881b      	ldrh	r3, [r3, #0]
 80111b4:	b29b      	uxth	r3, r3
 80111b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80111be:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80111c2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80111c6:	f083 0320 	eor.w	r3, r3, #32
 80111ca:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80111ce:	687a      	ldr	r2, [r7, #4]
 80111d0:	683b      	ldr	r3, [r7, #0]
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	009b      	lsls	r3, r3, #2
 80111d6:	441a      	add	r2, r3
 80111d8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80111dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111ec:	b29b      	uxth	r3, r3
 80111ee:	8013      	strh	r3, [r2, #0]
 80111f0:	e01d      	b.n	801122e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80111f2:	687a      	ldr	r2, [r7, #4]
 80111f4:	683b      	ldr	r3, [r7, #0]
 80111f6:	781b      	ldrb	r3, [r3, #0]
 80111f8:	009b      	lsls	r3, r3, #2
 80111fa:	4413      	add	r3, r2
 80111fc:	881b      	ldrh	r3, [r3, #0]
 80111fe:	b29b      	uxth	r3, r3
 8011200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011208:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 801120c:	687a      	ldr	r2, [r7, #4]
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	781b      	ldrb	r3, [r3, #0]
 8011212:	009b      	lsls	r3, r3, #2
 8011214:	441a      	add	r2, r3
 8011216:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801121a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801121e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011222:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801122a:	b29b      	uxth	r3, r3
 801122c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801122e:	687a      	ldr	r2, [r7, #4]
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	781b      	ldrb	r3, [r3, #0]
 8011234:	009b      	lsls	r3, r3, #2
 8011236:	4413      	add	r3, r2
 8011238:	881b      	ldrh	r3, [r3, #0]
 801123a:	b29b      	uxth	r3, r3
 801123c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011244:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011248:	687a      	ldr	r2, [r7, #4]
 801124a:	683b      	ldr	r3, [r7, #0]
 801124c:	781b      	ldrb	r3, [r3, #0]
 801124e:	009b      	lsls	r3, r3, #2
 8011250:	441a      	add	r2, r3
 8011252:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011256:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801125a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801125e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011266:	b29b      	uxth	r3, r3
 8011268:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801126a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 801126e:	4618      	mov	r0, r3
 8011270:	379c      	adds	r7, #156	@ 0x9c
 8011272:	46bd      	mov	sp, r7
 8011274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011278:	4770      	bx	lr
 801127a:	bf00      	nop

0801127c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801127c:	b480      	push	{r7}
 801127e:	b08d      	sub	sp, #52	@ 0x34
 8011280:	af00      	add	r7, sp, #0
 8011282:	6078      	str	r0, [r7, #4]
 8011284:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011286:	683b      	ldr	r3, [r7, #0]
 8011288:	7b1b      	ldrb	r3, [r3, #12]
 801128a:	2b00      	cmp	r3, #0
 801128c:	f040 808e 	bne.w	80113ac <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011290:	683b      	ldr	r3, [r7, #0]
 8011292:	785b      	ldrb	r3, [r3, #1]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d044      	beq.n	8011322 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011298:	687a      	ldr	r2, [r7, #4]
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	781b      	ldrb	r3, [r3, #0]
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	4413      	add	r3, r2
 80112a2:	881b      	ldrh	r3, [r3, #0]
 80112a4:	81bb      	strh	r3, [r7, #12]
 80112a6:	89bb      	ldrh	r3, [r7, #12]
 80112a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d01b      	beq.n	80112e8 <USB_DeactivateEndpoint+0x6c>
 80112b0:	687a      	ldr	r2, [r7, #4]
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	781b      	ldrb	r3, [r3, #0]
 80112b6:	009b      	lsls	r3, r3, #2
 80112b8:	4413      	add	r3, r2
 80112ba:	881b      	ldrh	r3, [r3, #0]
 80112bc:	b29b      	uxth	r3, r3
 80112be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112c6:	817b      	strh	r3, [r7, #10]
 80112c8:	687a      	ldr	r2, [r7, #4]
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	781b      	ldrb	r3, [r3, #0]
 80112ce:	009b      	lsls	r3, r3, #2
 80112d0:	441a      	add	r2, r3
 80112d2:	897b      	ldrh	r3, [r7, #10]
 80112d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80112e4:	b29b      	uxth	r3, r3
 80112e6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80112e8:	687a      	ldr	r2, [r7, #4]
 80112ea:	683b      	ldr	r3, [r7, #0]
 80112ec:	781b      	ldrb	r3, [r3, #0]
 80112ee:	009b      	lsls	r3, r3, #2
 80112f0:	4413      	add	r3, r2
 80112f2:	881b      	ldrh	r3, [r3, #0]
 80112f4:	b29b      	uxth	r3, r3
 80112f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80112fe:	813b      	strh	r3, [r7, #8]
 8011300:	687a      	ldr	r2, [r7, #4]
 8011302:	683b      	ldr	r3, [r7, #0]
 8011304:	781b      	ldrb	r3, [r3, #0]
 8011306:	009b      	lsls	r3, r3, #2
 8011308:	441a      	add	r2, r3
 801130a:	893b      	ldrh	r3, [r7, #8]
 801130c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011310:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011314:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801131c:	b29b      	uxth	r3, r3
 801131e:	8013      	strh	r3, [r2, #0]
 8011320:	e192      	b.n	8011648 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011322:	687a      	ldr	r2, [r7, #4]
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	781b      	ldrb	r3, [r3, #0]
 8011328:	009b      	lsls	r3, r3, #2
 801132a:	4413      	add	r3, r2
 801132c:	881b      	ldrh	r3, [r3, #0]
 801132e:	827b      	strh	r3, [r7, #18]
 8011330:	8a7b      	ldrh	r3, [r7, #18]
 8011332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011336:	2b00      	cmp	r3, #0
 8011338:	d01b      	beq.n	8011372 <USB_DeactivateEndpoint+0xf6>
 801133a:	687a      	ldr	r2, [r7, #4]
 801133c:	683b      	ldr	r3, [r7, #0]
 801133e:	781b      	ldrb	r3, [r3, #0]
 8011340:	009b      	lsls	r3, r3, #2
 8011342:	4413      	add	r3, r2
 8011344:	881b      	ldrh	r3, [r3, #0]
 8011346:	b29b      	uxth	r3, r3
 8011348:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801134c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011350:	823b      	strh	r3, [r7, #16]
 8011352:	687a      	ldr	r2, [r7, #4]
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	781b      	ldrb	r3, [r3, #0]
 8011358:	009b      	lsls	r3, r3, #2
 801135a:	441a      	add	r2, r3
 801135c:	8a3b      	ldrh	r3, [r7, #16]
 801135e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011366:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801136a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801136e:	b29b      	uxth	r3, r3
 8011370:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011372:	687a      	ldr	r2, [r7, #4]
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	781b      	ldrb	r3, [r3, #0]
 8011378:	009b      	lsls	r3, r3, #2
 801137a:	4413      	add	r3, r2
 801137c:	881b      	ldrh	r3, [r3, #0]
 801137e:	b29b      	uxth	r3, r3
 8011380:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011388:	81fb      	strh	r3, [r7, #14]
 801138a:	687a      	ldr	r2, [r7, #4]
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	781b      	ldrb	r3, [r3, #0]
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	441a      	add	r2, r3
 8011394:	89fb      	ldrh	r3, [r7, #14]
 8011396:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801139a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801139e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113a6:	b29b      	uxth	r3, r3
 80113a8:	8013      	strh	r3, [r2, #0]
 80113aa:	e14d      	b.n	8011648 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	785b      	ldrb	r3, [r3, #1]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	f040 80a5 	bne.w	8011500 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80113b6:	687a      	ldr	r2, [r7, #4]
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	781b      	ldrb	r3, [r3, #0]
 80113bc:	009b      	lsls	r3, r3, #2
 80113be:	4413      	add	r3, r2
 80113c0:	881b      	ldrh	r3, [r3, #0]
 80113c2:	843b      	strh	r3, [r7, #32]
 80113c4:	8c3b      	ldrh	r3, [r7, #32]
 80113c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d01b      	beq.n	8011406 <USB_DeactivateEndpoint+0x18a>
 80113ce:	687a      	ldr	r2, [r7, #4]
 80113d0:	683b      	ldr	r3, [r7, #0]
 80113d2:	781b      	ldrb	r3, [r3, #0]
 80113d4:	009b      	lsls	r3, r3, #2
 80113d6:	4413      	add	r3, r2
 80113d8:	881b      	ldrh	r3, [r3, #0]
 80113da:	b29b      	uxth	r3, r3
 80113dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80113e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113e4:	83fb      	strh	r3, [r7, #30]
 80113e6:	687a      	ldr	r2, [r7, #4]
 80113e8:	683b      	ldr	r3, [r7, #0]
 80113ea:	781b      	ldrb	r3, [r3, #0]
 80113ec:	009b      	lsls	r3, r3, #2
 80113ee:	441a      	add	r2, r3
 80113f0:	8bfb      	ldrh	r3, [r7, #30]
 80113f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80113fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011402:	b29b      	uxth	r3, r3
 8011404:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011406:	687a      	ldr	r2, [r7, #4]
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	009b      	lsls	r3, r3, #2
 801140e:	4413      	add	r3, r2
 8011410:	881b      	ldrh	r3, [r3, #0]
 8011412:	83bb      	strh	r3, [r7, #28]
 8011414:	8bbb      	ldrh	r3, [r7, #28]
 8011416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801141a:	2b00      	cmp	r3, #0
 801141c:	d01b      	beq.n	8011456 <USB_DeactivateEndpoint+0x1da>
 801141e:	687a      	ldr	r2, [r7, #4]
 8011420:	683b      	ldr	r3, [r7, #0]
 8011422:	781b      	ldrb	r3, [r3, #0]
 8011424:	009b      	lsls	r3, r3, #2
 8011426:	4413      	add	r3, r2
 8011428:	881b      	ldrh	r3, [r3, #0]
 801142a:	b29b      	uxth	r3, r3
 801142c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011434:	837b      	strh	r3, [r7, #26]
 8011436:	687a      	ldr	r2, [r7, #4]
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	781b      	ldrb	r3, [r3, #0]
 801143c:	009b      	lsls	r3, r3, #2
 801143e:	441a      	add	r2, r3
 8011440:	8b7b      	ldrh	r3, [r7, #26]
 8011442:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011446:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801144a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801144e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011452:	b29b      	uxth	r3, r3
 8011454:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011456:	687a      	ldr	r2, [r7, #4]
 8011458:	683b      	ldr	r3, [r7, #0]
 801145a:	781b      	ldrb	r3, [r3, #0]
 801145c:	009b      	lsls	r3, r3, #2
 801145e:	4413      	add	r3, r2
 8011460:	881b      	ldrh	r3, [r3, #0]
 8011462:	b29b      	uxth	r3, r3
 8011464:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801146c:	833b      	strh	r3, [r7, #24]
 801146e:	687a      	ldr	r2, [r7, #4]
 8011470:	683b      	ldr	r3, [r7, #0]
 8011472:	781b      	ldrb	r3, [r3, #0]
 8011474:	009b      	lsls	r3, r3, #2
 8011476:	441a      	add	r2, r3
 8011478:	8b3b      	ldrh	r3, [r7, #24]
 801147a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801147e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011486:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801148a:	b29b      	uxth	r3, r3
 801148c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801148e:	687a      	ldr	r2, [r7, #4]
 8011490:	683b      	ldr	r3, [r7, #0]
 8011492:	781b      	ldrb	r3, [r3, #0]
 8011494:	009b      	lsls	r3, r3, #2
 8011496:	4413      	add	r3, r2
 8011498:	881b      	ldrh	r3, [r3, #0]
 801149a:	b29b      	uxth	r3, r3
 801149c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80114a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114a4:	82fb      	strh	r3, [r7, #22]
 80114a6:	687a      	ldr	r2, [r7, #4]
 80114a8:	683b      	ldr	r3, [r7, #0]
 80114aa:	781b      	ldrb	r3, [r3, #0]
 80114ac:	009b      	lsls	r3, r3, #2
 80114ae:	441a      	add	r2, r3
 80114b0:	8afb      	ldrh	r3, [r7, #22]
 80114b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114c2:	b29b      	uxth	r3, r3
 80114c4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80114c6:	687a      	ldr	r2, [r7, #4]
 80114c8:	683b      	ldr	r3, [r7, #0]
 80114ca:	781b      	ldrb	r3, [r3, #0]
 80114cc:	009b      	lsls	r3, r3, #2
 80114ce:	4413      	add	r3, r2
 80114d0:	881b      	ldrh	r3, [r3, #0]
 80114d2:	b29b      	uxth	r3, r3
 80114d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80114dc:	82bb      	strh	r3, [r7, #20]
 80114de:	687a      	ldr	r2, [r7, #4]
 80114e0:	683b      	ldr	r3, [r7, #0]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	009b      	lsls	r3, r3, #2
 80114e6:	441a      	add	r2, r3
 80114e8:	8abb      	ldrh	r3, [r7, #20]
 80114ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114fa:	b29b      	uxth	r3, r3
 80114fc:	8013      	strh	r3, [r2, #0]
 80114fe:	e0a3      	b.n	8011648 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011500:	687a      	ldr	r2, [r7, #4]
 8011502:	683b      	ldr	r3, [r7, #0]
 8011504:	781b      	ldrb	r3, [r3, #0]
 8011506:	009b      	lsls	r3, r3, #2
 8011508:	4413      	add	r3, r2
 801150a:	881b      	ldrh	r3, [r3, #0]
 801150c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801150e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011514:	2b00      	cmp	r3, #0
 8011516:	d01b      	beq.n	8011550 <USB_DeactivateEndpoint+0x2d4>
 8011518:	687a      	ldr	r2, [r7, #4]
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	009b      	lsls	r3, r3, #2
 8011520:	4413      	add	r3, r2
 8011522:	881b      	ldrh	r3, [r3, #0]
 8011524:	b29b      	uxth	r3, r3
 8011526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801152a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801152e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011530:	687a      	ldr	r2, [r7, #4]
 8011532:	683b      	ldr	r3, [r7, #0]
 8011534:	781b      	ldrb	r3, [r3, #0]
 8011536:	009b      	lsls	r3, r3, #2
 8011538:	441a      	add	r2, r3
 801153a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801153c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011540:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011544:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801154c:	b29b      	uxth	r3, r3
 801154e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011550:	687a      	ldr	r2, [r7, #4]
 8011552:	683b      	ldr	r3, [r7, #0]
 8011554:	781b      	ldrb	r3, [r3, #0]
 8011556:	009b      	lsls	r3, r3, #2
 8011558:	4413      	add	r3, r2
 801155a:	881b      	ldrh	r3, [r3, #0]
 801155c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 801155e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011564:	2b00      	cmp	r3, #0
 8011566:	d01b      	beq.n	80115a0 <USB_DeactivateEndpoint+0x324>
 8011568:	687a      	ldr	r2, [r7, #4]
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	781b      	ldrb	r3, [r3, #0]
 801156e:	009b      	lsls	r3, r3, #2
 8011570:	4413      	add	r3, r2
 8011572:	881b      	ldrh	r3, [r3, #0]
 8011574:	b29b      	uxth	r3, r3
 8011576:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801157a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801157e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011580:	687a      	ldr	r2, [r7, #4]
 8011582:	683b      	ldr	r3, [r7, #0]
 8011584:	781b      	ldrb	r3, [r3, #0]
 8011586:	009b      	lsls	r3, r3, #2
 8011588:	441a      	add	r2, r3
 801158a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801158c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011590:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011598:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801159c:	b29b      	uxth	r3, r3
 801159e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80115a0:	687a      	ldr	r2, [r7, #4]
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	009b      	lsls	r3, r3, #2
 80115a8:	4413      	add	r3, r2
 80115aa:	881b      	ldrh	r3, [r3, #0]
 80115ac:	b29b      	uxth	r3, r3
 80115ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80115b8:	687a      	ldr	r2, [r7, #4]
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	781b      	ldrb	r3, [r3, #0]
 80115be:	009b      	lsls	r3, r3, #2
 80115c0:	441a      	add	r2, r3
 80115c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80115c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80115d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115d4:	b29b      	uxth	r3, r3
 80115d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80115d8:	687a      	ldr	r2, [r7, #4]
 80115da:	683b      	ldr	r3, [r7, #0]
 80115dc:	781b      	ldrb	r3, [r3, #0]
 80115de:	009b      	lsls	r3, r3, #2
 80115e0:	4413      	add	r3, r2
 80115e2:	881b      	ldrh	r3, [r3, #0]
 80115e4:	b29b      	uxth	r3, r3
 80115e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80115f0:	687a      	ldr	r2, [r7, #4]
 80115f2:	683b      	ldr	r3, [r7, #0]
 80115f4:	781b      	ldrb	r3, [r3, #0]
 80115f6:	009b      	lsls	r3, r3, #2
 80115f8:	441a      	add	r2, r3
 80115fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80115fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011600:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801160c:	b29b      	uxth	r3, r3
 801160e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011610:	687a      	ldr	r2, [r7, #4]
 8011612:	683b      	ldr	r3, [r7, #0]
 8011614:	781b      	ldrb	r3, [r3, #0]
 8011616:	009b      	lsls	r3, r3, #2
 8011618:	4413      	add	r3, r2
 801161a:	881b      	ldrh	r3, [r3, #0]
 801161c:	b29b      	uxth	r3, r3
 801161e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011626:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011628:	687a      	ldr	r2, [r7, #4]
 801162a:	683b      	ldr	r3, [r7, #0]
 801162c:	781b      	ldrb	r3, [r3, #0]
 801162e:	009b      	lsls	r3, r3, #2
 8011630:	441a      	add	r2, r3
 8011632:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801163c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011644:	b29b      	uxth	r3, r3
 8011646:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011648:	2300      	movs	r3, #0
}
 801164a:	4618      	mov	r0, r3
 801164c:	3734      	adds	r7, #52	@ 0x34
 801164e:	46bd      	mov	sp, r7
 8011650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011654:	4770      	bx	lr

08011656 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011656:	b580      	push	{r7, lr}
 8011658:	b0ac      	sub	sp, #176	@ 0xb0
 801165a:	af00      	add	r7, sp, #0
 801165c:	6078      	str	r0, [r7, #4]
 801165e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	785b      	ldrb	r3, [r3, #1]
 8011664:	2b01      	cmp	r3, #1
 8011666:	f040 84ca 	bne.w	8011ffe <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	699a      	ldr	r2, [r3, #24]
 801166e:	683b      	ldr	r3, [r7, #0]
 8011670:	691b      	ldr	r3, [r3, #16]
 8011672:	429a      	cmp	r2, r3
 8011674:	d904      	bls.n	8011680 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8011676:	683b      	ldr	r3, [r7, #0]
 8011678:	691b      	ldr	r3, [r3, #16]
 801167a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801167e:	e003      	b.n	8011688 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011680:	683b      	ldr	r3, [r7, #0]
 8011682:	699b      	ldr	r3, [r3, #24]
 8011684:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011688:	683b      	ldr	r3, [r7, #0]
 801168a:	7b1b      	ldrb	r3, [r3, #12]
 801168c:	2b00      	cmp	r3, #0
 801168e:	d122      	bne.n	80116d6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011690:	683b      	ldr	r3, [r7, #0]
 8011692:	6959      	ldr	r1, [r3, #20]
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	88da      	ldrh	r2, [r3, #6]
 8011698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801169c:	b29b      	uxth	r3, r3
 801169e:	6878      	ldr	r0, [r7, #4]
 80116a0:	f000 febd 	bl	801241e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	613b      	str	r3, [r7, #16]
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116ae:	b29b      	uxth	r3, r3
 80116b0:	461a      	mov	r2, r3
 80116b2:	693b      	ldr	r3, [r7, #16]
 80116b4:	4413      	add	r3, r2
 80116b6:	613b      	str	r3, [r7, #16]
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	781b      	ldrb	r3, [r3, #0]
 80116bc:	00da      	lsls	r2, r3, #3
 80116be:	693b      	ldr	r3, [r7, #16]
 80116c0:	4413      	add	r3, r2
 80116c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80116c6:	60fb      	str	r3, [r7, #12]
 80116c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80116cc:	b29a      	uxth	r2, r3
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	801a      	strh	r2, [r3, #0]
 80116d2:	f000 bc6f 	b.w	8011fb4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	78db      	ldrb	r3, [r3, #3]
 80116da:	2b02      	cmp	r3, #2
 80116dc:	f040 831e 	bne.w	8011d1c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	6a1a      	ldr	r2, [r3, #32]
 80116e4:	683b      	ldr	r3, [r7, #0]
 80116e6:	691b      	ldr	r3, [r3, #16]
 80116e8:	429a      	cmp	r2, r3
 80116ea:	f240 82cf 	bls.w	8011c8c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80116ee:	687a      	ldr	r2, [r7, #4]
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	781b      	ldrb	r3, [r3, #0]
 80116f4:	009b      	lsls	r3, r3, #2
 80116f6:	4413      	add	r3, r2
 80116f8:	881b      	ldrh	r3, [r3, #0]
 80116fa:	b29b      	uxth	r3, r3
 80116fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011704:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011708:	687a      	ldr	r2, [r7, #4]
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	781b      	ldrb	r3, [r3, #0]
 801170e:	009b      	lsls	r3, r3, #2
 8011710:	441a      	add	r2, r3
 8011712:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011716:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801171a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801171e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011726:	b29b      	uxth	r3, r3
 8011728:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	6a1a      	ldr	r2, [r3, #32]
 801172e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011732:	1ad2      	subs	r2, r2, r3
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011738:	687a      	ldr	r2, [r7, #4]
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	781b      	ldrb	r3, [r3, #0]
 801173e:	009b      	lsls	r3, r3, #2
 8011740:	4413      	add	r3, r2
 8011742:	881b      	ldrh	r3, [r3, #0]
 8011744:	b29b      	uxth	r3, r3
 8011746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801174a:	2b00      	cmp	r3, #0
 801174c:	f000 814f 	beq.w	80119ee <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	633b      	str	r3, [r7, #48]	@ 0x30
 8011754:	683b      	ldr	r3, [r7, #0]
 8011756:	785b      	ldrb	r3, [r3, #1]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d16b      	bne.n	8011834 <USB_EPStartXfer+0x1de>
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011766:	b29b      	uxth	r3, r3
 8011768:	461a      	mov	r2, r3
 801176a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801176c:	4413      	add	r3, r2
 801176e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011770:	683b      	ldr	r3, [r7, #0]
 8011772:	781b      	ldrb	r3, [r3, #0]
 8011774:	00da      	lsls	r2, r3, #3
 8011776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011778:	4413      	add	r3, r2
 801177a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801177e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011782:	881b      	ldrh	r3, [r3, #0]
 8011784:	b29b      	uxth	r3, r3
 8011786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801178a:	b29a      	uxth	r2, r3
 801178c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801178e:	801a      	strh	r2, [r3, #0]
 8011790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011794:	2b00      	cmp	r3, #0
 8011796:	d10a      	bne.n	80117ae <USB_EPStartXfer+0x158>
 8011798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801179a:	881b      	ldrh	r3, [r3, #0]
 801179c:	b29b      	uxth	r3, r3
 801179e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80117a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117a6:	b29a      	uxth	r2, r3
 80117a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117aa:	801a      	strh	r2, [r3, #0]
 80117ac:	e05b      	b.n	8011866 <USB_EPStartXfer+0x210>
 80117ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80117b4:	d81c      	bhi.n	80117f0 <USB_EPStartXfer+0x19a>
 80117b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117ba:	085b      	lsrs	r3, r3, #1
 80117bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80117c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117c4:	f003 0301 	and.w	r3, r3, #1
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d004      	beq.n	80117d6 <USB_EPStartXfer+0x180>
 80117cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80117d0:	3301      	adds	r3, #1
 80117d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80117d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117d8:	881b      	ldrh	r3, [r3, #0]
 80117da:	b29a      	uxth	r2, r3
 80117dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80117e0:	b29b      	uxth	r3, r3
 80117e2:	029b      	lsls	r3, r3, #10
 80117e4:	b29b      	uxth	r3, r3
 80117e6:	4313      	orrs	r3, r2
 80117e8:	b29a      	uxth	r2, r3
 80117ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117ec:	801a      	strh	r2, [r3, #0]
 80117ee:	e03a      	b.n	8011866 <USB_EPStartXfer+0x210>
 80117f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117f4:	095b      	lsrs	r3, r3, #5
 80117f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80117fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117fe:	f003 031f 	and.w	r3, r3, #31
 8011802:	2b00      	cmp	r3, #0
 8011804:	d104      	bne.n	8011810 <USB_EPStartXfer+0x1ba>
 8011806:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801180a:	3b01      	subs	r3, #1
 801180c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011812:	881b      	ldrh	r3, [r3, #0]
 8011814:	b29a      	uxth	r2, r3
 8011816:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801181a:	b29b      	uxth	r3, r3
 801181c:	029b      	lsls	r3, r3, #10
 801181e:	b29b      	uxth	r3, r3
 8011820:	4313      	orrs	r3, r2
 8011822:	b29b      	uxth	r3, r3
 8011824:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011828:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801182c:	b29a      	uxth	r2, r3
 801182e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011830:	801a      	strh	r2, [r3, #0]
 8011832:	e018      	b.n	8011866 <USB_EPStartXfer+0x210>
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	785b      	ldrb	r3, [r3, #1]
 8011838:	2b01      	cmp	r3, #1
 801183a:	d114      	bne.n	8011866 <USB_EPStartXfer+0x210>
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011842:	b29b      	uxth	r3, r3
 8011844:	461a      	mov	r2, r3
 8011846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011848:	4413      	add	r3, r2
 801184a:	633b      	str	r3, [r7, #48]	@ 0x30
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	781b      	ldrb	r3, [r3, #0]
 8011850:	00da      	lsls	r2, r3, #3
 8011852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011854:	4413      	add	r3, r2
 8011856:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801185a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801185c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011860:	b29a      	uxth	r2, r3
 8011862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011864:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011866:	683b      	ldr	r3, [r7, #0]
 8011868:	895b      	ldrh	r3, [r3, #10]
 801186a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	6959      	ldr	r1, [r3, #20]
 8011872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011876:	b29b      	uxth	r3, r3
 8011878:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801187c:	6878      	ldr	r0, [r7, #4]
 801187e:	f000 fdce 	bl	801241e <USB_WritePMA>
            ep->xfer_buff += len;
 8011882:	683b      	ldr	r3, [r7, #0]
 8011884:	695a      	ldr	r2, [r3, #20]
 8011886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801188a:	441a      	add	r2, r3
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011890:	683b      	ldr	r3, [r7, #0]
 8011892:	6a1a      	ldr	r2, [r3, #32]
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	691b      	ldr	r3, [r3, #16]
 8011898:	429a      	cmp	r2, r3
 801189a:	d907      	bls.n	80118ac <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 801189c:	683b      	ldr	r3, [r7, #0]
 801189e:	6a1a      	ldr	r2, [r3, #32]
 80118a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118a4:	1ad2      	subs	r2, r2, r3
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	621a      	str	r2, [r3, #32]
 80118aa:	e006      	b.n	80118ba <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80118ac:	683b      	ldr	r3, [r7, #0]
 80118ae:	6a1b      	ldr	r3, [r3, #32]
 80118b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	2200      	movs	r2, #0
 80118b8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80118ba:	683b      	ldr	r3, [r7, #0]
 80118bc:	785b      	ldrb	r3, [r3, #1]
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d16b      	bne.n	801199a <USB_EPStartXfer+0x344>
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	61bb      	str	r3, [r7, #24]
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118cc:	b29b      	uxth	r3, r3
 80118ce:	461a      	mov	r2, r3
 80118d0:	69bb      	ldr	r3, [r7, #24]
 80118d2:	4413      	add	r3, r2
 80118d4:	61bb      	str	r3, [r7, #24]
 80118d6:	683b      	ldr	r3, [r7, #0]
 80118d8:	781b      	ldrb	r3, [r3, #0]
 80118da:	00da      	lsls	r2, r3, #3
 80118dc:	69bb      	ldr	r3, [r7, #24]
 80118de:	4413      	add	r3, r2
 80118e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80118e4:	617b      	str	r3, [r7, #20]
 80118e6:	697b      	ldr	r3, [r7, #20]
 80118e8:	881b      	ldrh	r3, [r3, #0]
 80118ea:	b29b      	uxth	r3, r3
 80118ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80118f0:	b29a      	uxth	r2, r3
 80118f2:	697b      	ldr	r3, [r7, #20]
 80118f4:	801a      	strh	r2, [r3, #0]
 80118f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d10a      	bne.n	8011914 <USB_EPStartXfer+0x2be>
 80118fe:	697b      	ldr	r3, [r7, #20]
 8011900:	881b      	ldrh	r3, [r3, #0]
 8011902:	b29b      	uxth	r3, r3
 8011904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801190c:	b29a      	uxth	r2, r3
 801190e:	697b      	ldr	r3, [r7, #20]
 8011910:	801a      	strh	r2, [r3, #0]
 8011912:	e05d      	b.n	80119d0 <USB_EPStartXfer+0x37a>
 8011914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011918:	2b3e      	cmp	r3, #62	@ 0x3e
 801191a:	d81c      	bhi.n	8011956 <USB_EPStartXfer+0x300>
 801191c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011920:	085b      	lsrs	r3, r3, #1
 8011922:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801192a:	f003 0301 	and.w	r3, r3, #1
 801192e:	2b00      	cmp	r3, #0
 8011930:	d004      	beq.n	801193c <USB_EPStartXfer+0x2e6>
 8011932:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011936:	3301      	adds	r3, #1
 8011938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801193c:	697b      	ldr	r3, [r7, #20]
 801193e:	881b      	ldrh	r3, [r3, #0]
 8011940:	b29a      	uxth	r2, r3
 8011942:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011946:	b29b      	uxth	r3, r3
 8011948:	029b      	lsls	r3, r3, #10
 801194a:	b29b      	uxth	r3, r3
 801194c:	4313      	orrs	r3, r2
 801194e:	b29a      	uxth	r2, r3
 8011950:	697b      	ldr	r3, [r7, #20]
 8011952:	801a      	strh	r2, [r3, #0]
 8011954:	e03c      	b.n	80119d0 <USB_EPStartXfer+0x37a>
 8011956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801195a:	095b      	lsrs	r3, r3, #5
 801195c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011964:	f003 031f 	and.w	r3, r3, #31
 8011968:	2b00      	cmp	r3, #0
 801196a:	d104      	bne.n	8011976 <USB_EPStartXfer+0x320>
 801196c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011970:	3b01      	subs	r3, #1
 8011972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011976:	697b      	ldr	r3, [r7, #20]
 8011978:	881b      	ldrh	r3, [r3, #0]
 801197a:	b29a      	uxth	r2, r3
 801197c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011980:	b29b      	uxth	r3, r3
 8011982:	029b      	lsls	r3, r3, #10
 8011984:	b29b      	uxth	r3, r3
 8011986:	4313      	orrs	r3, r2
 8011988:	b29b      	uxth	r3, r3
 801198a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801198e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011992:	b29a      	uxth	r2, r3
 8011994:	697b      	ldr	r3, [r7, #20]
 8011996:	801a      	strh	r2, [r3, #0]
 8011998:	e01a      	b.n	80119d0 <USB_EPStartXfer+0x37a>
 801199a:	683b      	ldr	r3, [r7, #0]
 801199c:	785b      	ldrb	r3, [r3, #1]
 801199e:	2b01      	cmp	r3, #1
 80119a0:	d116      	bne.n	80119d0 <USB_EPStartXfer+0x37a>
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	623b      	str	r3, [r7, #32]
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119ac:	b29b      	uxth	r3, r3
 80119ae:	461a      	mov	r2, r3
 80119b0:	6a3b      	ldr	r3, [r7, #32]
 80119b2:	4413      	add	r3, r2
 80119b4:	623b      	str	r3, [r7, #32]
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	781b      	ldrb	r3, [r3, #0]
 80119ba:	00da      	lsls	r2, r3, #3
 80119bc:	6a3b      	ldr	r3, [r7, #32]
 80119be:	4413      	add	r3, r2
 80119c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80119c4:	61fb      	str	r3, [r7, #28]
 80119c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119ca:	b29a      	uxth	r2, r3
 80119cc:	69fb      	ldr	r3, [r7, #28]
 80119ce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80119d0:	683b      	ldr	r3, [r7, #0]
 80119d2:	891b      	ldrh	r3, [r3, #8]
 80119d4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	6959      	ldr	r1, [r3, #20]
 80119dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119e0:	b29b      	uxth	r3, r3
 80119e2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80119e6:	6878      	ldr	r0, [r7, #4]
 80119e8:	f000 fd19 	bl	801241e <USB_WritePMA>
 80119ec:	e2e2      	b.n	8011fb4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80119ee:	683b      	ldr	r3, [r7, #0]
 80119f0:	785b      	ldrb	r3, [r3, #1]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d16b      	bne.n	8011ace <USB_EPStartXfer+0x478>
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011a00:	b29b      	uxth	r3, r3
 8011a02:	461a      	mov	r2, r3
 8011a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a06:	4413      	add	r3, r2
 8011a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	781b      	ldrb	r3, [r3, #0]
 8011a0e:	00da      	lsls	r2, r3, #3
 8011a10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a12:	4413      	add	r3, r2
 8011a14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011a18:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a1c:	881b      	ldrh	r3, [r3, #0]
 8011a1e:	b29b      	uxth	r3, r3
 8011a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011a24:	b29a      	uxth	r2, r3
 8011a26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a28:	801a      	strh	r2, [r3, #0]
 8011a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d10a      	bne.n	8011a48 <USB_EPStartXfer+0x3f2>
 8011a32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a34:	881b      	ldrh	r3, [r3, #0]
 8011a36:	b29b      	uxth	r3, r3
 8011a38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a40:	b29a      	uxth	r2, r3
 8011a42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a44:	801a      	strh	r2, [r3, #0]
 8011a46:	e05d      	b.n	8011b04 <USB_EPStartXfer+0x4ae>
 8011a48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8011a4e:	d81c      	bhi.n	8011a8a <USB_EPStartXfer+0x434>
 8011a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a54:	085b      	lsrs	r3, r3, #1
 8011a56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a5e:	f003 0301 	and.w	r3, r3, #1
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d004      	beq.n	8011a70 <USB_EPStartXfer+0x41a>
 8011a66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011a6a:	3301      	adds	r3, #1
 8011a6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a72:	881b      	ldrh	r3, [r3, #0]
 8011a74:	b29a      	uxth	r2, r3
 8011a76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011a7a:	b29b      	uxth	r3, r3
 8011a7c:	029b      	lsls	r3, r3, #10
 8011a7e:	b29b      	uxth	r3, r3
 8011a80:	4313      	orrs	r3, r2
 8011a82:	b29a      	uxth	r2, r3
 8011a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a86:	801a      	strh	r2, [r3, #0]
 8011a88:	e03c      	b.n	8011b04 <USB_EPStartXfer+0x4ae>
 8011a8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a8e:	095b      	lsrs	r3, r3, #5
 8011a90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a98:	f003 031f 	and.w	r3, r3, #31
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d104      	bne.n	8011aaa <USB_EPStartXfer+0x454>
 8011aa0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011aa4:	3b01      	subs	r3, #1
 8011aa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011aaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011aac:	881b      	ldrh	r3, [r3, #0]
 8011aae:	b29a      	uxth	r2, r3
 8011ab0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011ab4:	b29b      	uxth	r3, r3
 8011ab6:	029b      	lsls	r3, r3, #10
 8011ab8:	b29b      	uxth	r3, r3
 8011aba:	4313      	orrs	r3, r2
 8011abc:	b29b      	uxth	r3, r3
 8011abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ac6:	b29a      	uxth	r2, r3
 8011ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011aca:	801a      	strh	r2, [r3, #0]
 8011acc:	e01a      	b.n	8011b04 <USB_EPStartXfer+0x4ae>
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	785b      	ldrb	r3, [r3, #1]
 8011ad2:	2b01      	cmp	r3, #1
 8011ad4:	d116      	bne.n	8011b04 <USB_EPStartXfer+0x4ae>
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	653b      	str	r3, [r7, #80]	@ 0x50
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ae0:	b29b      	uxth	r3, r3
 8011ae2:	461a      	mov	r2, r3
 8011ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ae6:	4413      	add	r3, r2
 8011ae8:	653b      	str	r3, [r7, #80]	@ 0x50
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	781b      	ldrb	r3, [r3, #0]
 8011aee:	00da      	lsls	r2, r3, #3
 8011af0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011af2:	4413      	add	r3, r2
 8011af4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011af8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011afe:	b29a      	uxth	r2, r3
 8011b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b02:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011b04:	683b      	ldr	r3, [r7, #0]
 8011b06:	891b      	ldrh	r3, [r3, #8]
 8011b08:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011b0c:	683b      	ldr	r3, [r7, #0]
 8011b0e:	6959      	ldr	r1, [r3, #20]
 8011b10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b14:	b29b      	uxth	r3, r3
 8011b16:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011b1a:	6878      	ldr	r0, [r7, #4]
 8011b1c:	f000 fc7f 	bl	801241e <USB_WritePMA>
            ep->xfer_buff += len;
 8011b20:	683b      	ldr	r3, [r7, #0]
 8011b22:	695a      	ldr	r2, [r3, #20]
 8011b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b28:	441a      	add	r2, r3
 8011b2a:	683b      	ldr	r3, [r7, #0]
 8011b2c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011b2e:	683b      	ldr	r3, [r7, #0]
 8011b30:	6a1a      	ldr	r2, [r3, #32]
 8011b32:	683b      	ldr	r3, [r7, #0]
 8011b34:	691b      	ldr	r3, [r3, #16]
 8011b36:	429a      	cmp	r2, r3
 8011b38:	d907      	bls.n	8011b4a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8011b3a:	683b      	ldr	r3, [r7, #0]
 8011b3c:	6a1a      	ldr	r2, [r3, #32]
 8011b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b42:	1ad2      	subs	r2, r2, r3
 8011b44:	683b      	ldr	r3, [r7, #0]
 8011b46:	621a      	str	r2, [r3, #32]
 8011b48:	e006      	b.n	8011b58 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	6a1b      	ldr	r3, [r3, #32]
 8011b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	2200      	movs	r2, #0
 8011b56:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	785b      	ldrb	r3, [r3, #1]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d16b      	bne.n	8011c3c <USB_EPStartXfer+0x5e6>
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b6e:	b29b      	uxth	r3, r3
 8011b70:	461a      	mov	r2, r3
 8011b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b74:	4413      	add	r3, r2
 8011b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011b78:	683b      	ldr	r3, [r7, #0]
 8011b7a:	781b      	ldrb	r3, [r3, #0]
 8011b7c:	00da      	lsls	r2, r3, #3
 8011b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b80:	4413      	add	r3, r2
 8011b82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011b86:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b8a:	881b      	ldrh	r3, [r3, #0]
 8011b8c:	b29b      	uxth	r3, r3
 8011b8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011b92:	b29a      	uxth	r2, r3
 8011b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b96:	801a      	strh	r2, [r3, #0]
 8011b98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d10a      	bne.n	8011bb6 <USB_EPStartXfer+0x560>
 8011ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ba2:	881b      	ldrh	r3, [r3, #0]
 8011ba4:	b29b      	uxth	r3, r3
 8011ba6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011baa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011bae:	b29a      	uxth	r2, r3
 8011bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bb2:	801a      	strh	r2, [r3, #0]
 8011bb4:	e05b      	b.n	8011c6e <USB_EPStartXfer+0x618>
 8011bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bba:	2b3e      	cmp	r3, #62	@ 0x3e
 8011bbc:	d81c      	bhi.n	8011bf8 <USB_EPStartXfer+0x5a2>
 8011bbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bc2:	085b      	lsrs	r3, r3, #1
 8011bc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bcc:	f003 0301 	and.w	r3, r3, #1
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d004      	beq.n	8011bde <USB_EPStartXfer+0x588>
 8011bd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011bd8:	3301      	adds	r3, #1
 8011bda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011be0:	881b      	ldrh	r3, [r3, #0]
 8011be2:	b29a      	uxth	r2, r3
 8011be4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011be8:	b29b      	uxth	r3, r3
 8011bea:	029b      	lsls	r3, r3, #10
 8011bec:	b29b      	uxth	r3, r3
 8011bee:	4313      	orrs	r3, r2
 8011bf0:	b29a      	uxth	r2, r3
 8011bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bf4:	801a      	strh	r2, [r3, #0]
 8011bf6:	e03a      	b.n	8011c6e <USB_EPStartXfer+0x618>
 8011bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bfc:	095b      	lsrs	r3, r3, #5
 8011bfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011c02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c06:	f003 031f 	and.w	r3, r3, #31
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d104      	bne.n	8011c18 <USB_EPStartXfer+0x5c2>
 8011c0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011c12:	3b01      	subs	r3, #1
 8011c14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c1a:	881b      	ldrh	r3, [r3, #0]
 8011c1c:	b29a      	uxth	r2, r3
 8011c1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011c22:	b29b      	uxth	r3, r3
 8011c24:	029b      	lsls	r3, r3, #10
 8011c26:	b29b      	uxth	r3, r3
 8011c28:	4313      	orrs	r3, r2
 8011c2a:	b29b      	uxth	r3, r3
 8011c2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011c30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011c34:	b29a      	uxth	r2, r3
 8011c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c38:	801a      	strh	r2, [r3, #0]
 8011c3a:	e018      	b.n	8011c6e <USB_EPStartXfer+0x618>
 8011c3c:	683b      	ldr	r3, [r7, #0]
 8011c3e:	785b      	ldrb	r3, [r3, #1]
 8011c40:	2b01      	cmp	r3, #1
 8011c42:	d114      	bne.n	8011c6e <USB_EPStartXfer+0x618>
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011c4a:	b29b      	uxth	r3, r3
 8011c4c:	461a      	mov	r2, r3
 8011c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c50:	4413      	add	r3, r2
 8011c52:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c54:	683b      	ldr	r3, [r7, #0]
 8011c56:	781b      	ldrb	r3, [r3, #0]
 8011c58:	00da      	lsls	r2, r3, #3
 8011c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c5c:	4413      	add	r3, r2
 8011c5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c68:	b29a      	uxth	r2, r3
 8011c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c6c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011c6e:	683b      	ldr	r3, [r7, #0]
 8011c70:	895b      	ldrh	r3, [r3, #10]
 8011c72:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011c76:	683b      	ldr	r3, [r7, #0]
 8011c78:	6959      	ldr	r1, [r3, #20]
 8011c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c7e:	b29b      	uxth	r3, r3
 8011c80:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011c84:	6878      	ldr	r0, [r7, #4]
 8011c86:	f000 fbca 	bl	801241e <USB_WritePMA>
 8011c8a:	e193      	b.n	8011fb4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011c8c:	683b      	ldr	r3, [r7, #0]
 8011c8e:	6a1b      	ldr	r3, [r3, #32]
 8011c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011c94:	687a      	ldr	r2, [r7, #4]
 8011c96:	683b      	ldr	r3, [r7, #0]
 8011c98:	781b      	ldrb	r3, [r3, #0]
 8011c9a:	009b      	lsls	r3, r3, #2
 8011c9c:	4413      	add	r3, r2
 8011c9e:	881b      	ldrh	r3, [r3, #0]
 8011ca0:	b29b      	uxth	r3, r3
 8011ca2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011caa:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011cae:	687a      	ldr	r2, [r7, #4]
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	781b      	ldrb	r3, [r3, #0]
 8011cb4:	009b      	lsls	r3, r3, #2
 8011cb6:	441a      	add	r2, r3
 8011cb8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011cbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ccc:	b29b      	uxth	r3, r3
 8011cce:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011cda:	b29b      	uxth	r3, r3
 8011cdc:	461a      	mov	r2, r3
 8011cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ce0:	4413      	add	r3, r2
 8011ce2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011ce4:	683b      	ldr	r3, [r7, #0]
 8011ce6:	781b      	ldrb	r3, [r3, #0]
 8011ce8:	00da      	lsls	r2, r3, #3
 8011cea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011cec:	4413      	add	r3, r2
 8011cee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011cf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011cf8:	b29a      	uxth	r2, r3
 8011cfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011cfc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011cfe:	683b      	ldr	r3, [r7, #0]
 8011d00:	891b      	ldrh	r3, [r3, #8]
 8011d02:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	6959      	ldr	r1, [r3, #20]
 8011d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d0e:	b29b      	uxth	r3, r3
 8011d10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011d14:	6878      	ldr	r0, [r7, #4]
 8011d16:	f000 fb82 	bl	801241e <USB_WritePMA>
 8011d1a:	e14b      	b.n	8011fb4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8011d1c:	683b      	ldr	r3, [r7, #0]
 8011d1e:	6a1a      	ldr	r2, [r3, #32]
 8011d20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d24:	1ad2      	subs	r2, r2, r3
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011d2a:	687a      	ldr	r2, [r7, #4]
 8011d2c:	683b      	ldr	r3, [r7, #0]
 8011d2e:	781b      	ldrb	r3, [r3, #0]
 8011d30:	009b      	lsls	r3, r3, #2
 8011d32:	4413      	add	r3, r2
 8011d34:	881b      	ldrh	r3, [r3, #0]
 8011d36:	b29b      	uxth	r3, r3
 8011d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	f000 809a 	beq.w	8011e76 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	673b      	str	r3, [r7, #112]	@ 0x70
 8011d46:	683b      	ldr	r3, [r7, #0]
 8011d48:	785b      	ldrb	r3, [r3, #1]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d16b      	bne.n	8011e26 <USB_EPStartXfer+0x7d0>
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011d58:	b29b      	uxth	r3, r3
 8011d5a:	461a      	mov	r2, r3
 8011d5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011d5e:	4413      	add	r3, r2
 8011d60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011d62:	683b      	ldr	r3, [r7, #0]
 8011d64:	781b      	ldrb	r3, [r3, #0]
 8011d66:	00da      	lsls	r2, r3, #3
 8011d68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011d6a:	4413      	add	r3, r2
 8011d6c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011d70:	667b      	str	r3, [r7, #100]	@ 0x64
 8011d72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011d74:	881b      	ldrh	r3, [r3, #0]
 8011d76:	b29b      	uxth	r3, r3
 8011d78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011d7c:	b29a      	uxth	r2, r3
 8011d7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011d80:	801a      	strh	r2, [r3, #0]
 8011d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d10a      	bne.n	8011da0 <USB_EPStartXfer+0x74a>
 8011d8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011d8c:	881b      	ldrh	r3, [r3, #0]
 8011d8e:	b29b      	uxth	r3, r3
 8011d90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d98:	b29a      	uxth	r2, r3
 8011d9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011d9c:	801a      	strh	r2, [r3, #0]
 8011d9e:	e05b      	b.n	8011e58 <USB_EPStartXfer+0x802>
 8011da0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011da4:	2b3e      	cmp	r3, #62	@ 0x3e
 8011da6:	d81c      	bhi.n	8011de2 <USB_EPStartXfer+0x78c>
 8011da8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011dac:	085b      	lsrs	r3, r3, #1
 8011dae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011db6:	f003 0301 	and.w	r3, r3, #1
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d004      	beq.n	8011dc8 <USB_EPStartXfer+0x772>
 8011dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011dc2:	3301      	adds	r3, #1
 8011dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011dca:	881b      	ldrh	r3, [r3, #0]
 8011dcc:	b29a      	uxth	r2, r3
 8011dce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011dd2:	b29b      	uxth	r3, r3
 8011dd4:	029b      	lsls	r3, r3, #10
 8011dd6:	b29b      	uxth	r3, r3
 8011dd8:	4313      	orrs	r3, r2
 8011dda:	b29a      	uxth	r2, r3
 8011ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011dde:	801a      	strh	r2, [r3, #0]
 8011de0:	e03a      	b.n	8011e58 <USB_EPStartXfer+0x802>
 8011de2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011de6:	095b      	lsrs	r3, r3, #5
 8011de8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011dec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011df0:	f003 031f 	and.w	r3, r3, #31
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d104      	bne.n	8011e02 <USB_EPStartXfer+0x7ac>
 8011df8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011dfc:	3b01      	subs	r3, #1
 8011dfe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011e02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e04:	881b      	ldrh	r3, [r3, #0]
 8011e06:	b29a      	uxth	r2, r3
 8011e08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011e0c:	b29b      	uxth	r3, r3
 8011e0e:	029b      	lsls	r3, r3, #10
 8011e10:	b29b      	uxth	r3, r3
 8011e12:	4313      	orrs	r3, r2
 8011e14:	b29b      	uxth	r3, r3
 8011e16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e1e:	b29a      	uxth	r2, r3
 8011e20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e22:	801a      	strh	r2, [r3, #0]
 8011e24:	e018      	b.n	8011e58 <USB_EPStartXfer+0x802>
 8011e26:	683b      	ldr	r3, [r7, #0]
 8011e28:	785b      	ldrb	r3, [r3, #1]
 8011e2a:	2b01      	cmp	r3, #1
 8011e2c:	d114      	bne.n	8011e58 <USB_EPStartXfer+0x802>
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e34:	b29b      	uxth	r3, r3
 8011e36:	461a      	mov	r2, r3
 8011e38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011e3a:	4413      	add	r3, r2
 8011e3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	781b      	ldrb	r3, [r3, #0]
 8011e42:	00da      	lsls	r2, r3, #3
 8011e44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011e46:	4413      	add	r3, r2
 8011e48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011e4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011e4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e52:	b29a      	uxth	r2, r3
 8011e54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e56:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8011e58:	683b      	ldr	r3, [r7, #0]
 8011e5a:	895b      	ldrh	r3, [r3, #10]
 8011e5c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	6959      	ldr	r1, [r3, #20]
 8011e64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e68:	b29b      	uxth	r3, r3
 8011e6a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011e6e:	6878      	ldr	r0, [r7, #4]
 8011e70:	f000 fad5 	bl	801241e <USB_WritePMA>
 8011e74:	e09e      	b.n	8011fb4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011e76:	683b      	ldr	r3, [r7, #0]
 8011e78:	785b      	ldrb	r3, [r3, #1]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d16b      	bne.n	8011f56 <USB_EPStartXfer+0x900>
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e88:	b29b      	uxth	r3, r3
 8011e8a:	461a      	mov	r2, r3
 8011e8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011e8e:	4413      	add	r3, r2
 8011e90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	781b      	ldrb	r3, [r3, #0]
 8011e96:	00da      	lsls	r2, r3, #3
 8011e98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011e9a:	4413      	add	r3, r2
 8011e9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011ea0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011ea2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011ea4:	881b      	ldrh	r3, [r3, #0]
 8011ea6:	b29b      	uxth	r3, r3
 8011ea8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011eac:	b29a      	uxth	r2, r3
 8011eae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011eb0:	801a      	strh	r2, [r3, #0]
 8011eb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d10a      	bne.n	8011ed0 <USB_EPStartXfer+0x87a>
 8011eba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011ebc:	881b      	ldrh	r3, [r3, #0]
 8011ebe:	b29b      	uxth	r3, r3
 8011ec0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ec4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ec8:	b29a      	uxth	r2, r3
 8011eca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011ecc:	801a      	strh	r2, [r3, #0]
 8011ece:	e063      	b.n	8011f98 <USB_EPStartXfer+0x942>
 8011ed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ed4:	2b3e      	cmp	r3, #62	@ 0x3e
 8011ed6:	d81c      	bhi.n	8011f12 <USB_EPStartXfer+0x8bc>
 8011ed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011edc:	085b      	lsrs	r3, r3, #1
 8011ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011ee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ee6:	f003 0301 	and.w	r3, r3, #1
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d004      	beq.n	8011ef8 <USB_EPStartXfer+0x8a2>
 8011eee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011ef2:	3301      	adds	r3, #1
 8011ef4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011ef8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011efa:	881b      	ldrh	r3, [r3, #0]
 8011efc:	b29a      	uxth	r2, r3
 8011efe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011f02:	b29b      	uxth	r3, r3
 8011f04:	029b      	lsls	r3, r3, #10
 8011f06:	b29b      	uxth	r3, r3
 8011f08:	4313      	orrs	r3, r2
 8011f0a:	b29a      	uxth	r2, r3
 8011f0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f0e:	801a      	strh	r2, [r3, #0]
 8011f10:	e042      	b.n	8011f98 <USB_EPStartXfer+0x942>
 8011f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f16:	095b      	lsrs	r3, r3, #5
 8011f18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011f1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f20:	f003 031f 	and.w	r3, r3, #31
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d104      	bne.n	8011f32 <USB_EPStartXfer+0x8dc>
 8011f28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011f2c:	3b01      	subs	r3, #1
 8011f2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011f32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f34:	881b      	ldrh	r3, [r3, #0]
 8011f36:	b29a      	uxth	r2, r3
 8011f38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011f3c:	b29b      	uxth	r3, r3
 8011f3e:	029b      	lsls	r3, r3, #10
 8011f40:	b29b      	uxth	r3, r3
 8011f42:	4313      	orrs	r3, r2
 8011f44:	b29b      	uxth	r3, r3
 8011f46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f4e:	b29a      	uxth	r2, r3
 8011f50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f52:	801a      	strh	r2, [r3, #0]
 8011f54:	e020      	b.n	8011f98 <USB_EPStartXfer+0x942>
 8011f56:	683b      	ldr	r3, [r7, #0]
 8011f58:	785b      	ldrb	r3, [r3, #1]
 8011f5a:	2b01      	cmp	r3, #1
 8011f5c:	d11c      	bne.n	8011f98 <USB_EPStartXfer+0x942>
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f6a:	b29b      	uxth	r3, r3
 8011f6c:	461a      	mov	r2, r3
 8011f6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011f72:	4413      	add	r3, r2
 8011f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	781b      	ldrb	r3, [r3, #0]
 8011f7c:	00da      	lsls	r2, r3, #3
 8011f7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011f82:	4413      	add	r3, r2
 8011f84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011f88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011f8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f90:	b29a      	uxth	r2, r3
 8011f92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011f96:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011f98:	683b      	ldr	r3, [r7, #0]
 8011f9a:	891b      	ldrh	r3, [r3, #8]
 8011f9c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	6959      	ldr	r1, [r3, #20]
 8011fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fa8:	b29b      	uxth	r3, r3
 8011faa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011fae:	6878      	ldr	r0, [r7, #4]
 8011fb0:	f000 fa35 	bl	801241e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011fb4:	687a      	ldr	r2, [r7, #4]
 8011fb6:	683b      	ldr	r3, [r7, #0]
 8011fb8:	781b      	ldrb	r3, [r3, #0]
 8011fba:	009b      	lsls	r3, r3, #2
 8011fbc:	4413      	add	r3, r2
 8011fbe:	881b      	ldrh	r3, [r3, #0]
 8011fc0:	b29b      	uxth	r3, r3
 8011fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011fca:	817b      	strh	r3, [r7, #10]
 8011fcc:	897b      	ldrh	r3, [r7, #10]
 8011fce:	f083 0310 	eor.w	r3, r3, #16
 8011fd2:	817b      	strh	r3, [r7, #10]
 8011fd4:	897b      	ldrh	r3, [r7, #10]
 8011fd6:	f083 0320 	eor.w	r3, r3, #32
 8011fda:	817b      	strh	r3, [r7, #10]
 8011fdc:	687a      	ldr	r2, [r7, #4]
 8011fde:	683b      	ldr	r3, [r7, #0]
 8011fe0:	781b      	ldrb	r3, [r3, #0]
 8011fe2:	009b      	lsls	r3, r3, #2
 8011fe4:	441a      	add	r2, r3
 8011fe6:	897b      	ldrh	r3, [r7, #10]
 8011fe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ff8:	b29b      	uxth	r3, r3
 8011ffa:	8013      	strh	r3, [r2, #0]
 8011ffc:	e0d5      	b.n	80121aa <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8011ffe:	683b      	ldr	r3, [r7, #0]
 8012000:	7b1b      	ldrb	r3, [r3, #12]
 8012002:	2b00      	cmp	r3, #0
 8012004:	d156      	bne.n	80120b4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8012006:	683b      	ldr	r3, [r7, #0]
 8012008:	699b      	ldr	r3, [r3, #24]
 801200a:	2b00      	cmp	r3, #0
 801200c:	d122      	bne.n	8012054 <USB_EPStartXfer+0x9fe>
 801200e:	683b      	ldr	r3, [r7, #0]
 8012010:	78db      	ldrb	r3, [r3, #3]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d11e      	bne.n	8012054 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8012016:	687a      	ldr	r2, [r7, #4]
 8012018:	683b      	ldr	r3, [r7, #0]
 801201a:	781b      	ldrb	r3, [r3, #0]
 801201c:	009b      	lsls	r3, r3, #2
 801201e:	4413      	add	r3, r2
 8012020:	881b      	ldrh	r3, [r3, #0]
 8012022:	b29b      	uxth	r3, r3
 8012024:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012028:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801202c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012030:	687a      	ldr	r2, [r7, #4]
 8012032:	683b      	ldr	r3, [r7, #0]
 8012034:	781b      	ldrb	r3, [r3, #0]
 8012036:	009b      	lsls	r3, r3, #2
 8012038:	441a      	add	r2, r3
 801203a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801203e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012042:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012046:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801204a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801204e:	b29b      	uxth	r3, r3
 8012050:	8013      	strh	r3, [r2, #0]
 8012052:	e01d      	b.n	8012090 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012054:	687a      	ldr	r2, [r7, #4]
 8012056:	683b      	ldr	r3, [r7, #0]
 8012058:	781b      	ldrb	r3, [r3, #0]
 801205a:	009b      	lsls	r3, r3, #2
 801205c:	4413      	add	r3, r2
 801205e:	881b      	ldrh	r3, [r3, #0]
 8012060:	b29b      	uxth	r3, r3
 8012062:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801206a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 801206e:	687a      	ldr	r2, [r7, #4]
 8012070:	683b      	ldr	r3, [r7, #0]
 8012072:	781b      	ldrb	r3, [r3, #0]
 8012074:	009b      	lsls	r3, r3, #2
 8012076:	441a      	add	r2, r3
 8012078:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 801207c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012080:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012084:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801208c:	b29b      	uxth	r3, r3
 801208e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	699a      	ldr	r2, [r3, #24]
 8012094:	683b      	ldr	r3, [r7, #0]
 8012096:	691b      	ldr	r3, [r3, #16]
 8012098:	429a      	cmp	r2, r3
 801209a:	d907      	bls.n	80120ac <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 801209c:	683b      	ldr	r3, [r7, #0]
 801209e:	699a      	ldr	r2, [r3, #24]
 80120a0:	683b      	ldr	r3, [r7, #0]
 80120a2:	691b      	ldr	r3, [r3, #16]
 80120a4:	1ad2      	subs	r2, r2, r3
 80120a6:	683b      	ldr	r3, [r7, #0]
 80120a8:	619a      	str	r2, [r3, #24]
 80120aa:	e054      	b.n	8012156 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80120ac:	683b      	ldr	r3, [r7, #0]
 80120ae:	2200      	movs	r2, #0
 80120b0:	619a      	str	r2, [r3, #24]
 80120b2:	e050      	b.n	8012156 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80120b4:	683b      	ldr	r3, [r7, #0]
 80120b6:	78db      	ldrb	r3, [r3, #3]
 80120b8:	2b02      	cmp	r3, #2
 80120ba:	d142      	bne.n	8012142 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	69db      	ldr	r3, [r3, #28]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d048      	beq.n	8012156 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80120c4:	687a      	ldr	r2, [r7, #4]
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	781b      	ldrb	r3, [r3, #0]
 80120ca:	009b      	lsls	r3, r3, #2
 80120cc:	4413      	add	r3, r2
 80120ce:	881b      	ldrh	r3, [r3, #0]
 80120d0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80120d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80120d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d005      	beq.n	80120ec <USB_EPStartXfer+0xa96>
 80120e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80120e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d10b      	bne.n	8012104 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80120ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80120f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d12e      	bne.n	8012156 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80120f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80120fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012100:	2b00      	cmp	r3, #0
 8012102:	d128      	bne.n	8012156 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012104:	687a      	ldr	r2, [r7, #4]
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	781b      	ldrb	r3, [r3, #0]
 801210a:	009b      	lsls	r3, r3, #2
 801210c:	4413      	add	r3, r2
 801210e:	881b      	ldrh	r3, [r3, #0]
 8012110:	b29b      	uxth	r3, r3
 8012112:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801211a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 801211e:	687a      	ldr	r2, [r7, #4]
 8012120:	683b      	ldr	r3, [r7, #0]
 8012122:	781b      	ldrb	r3, [r3, #0]
 8012124:	009b      	lsls	r3, r3, #2
 8012126:	441a      	add	r2, r3
 8012128:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 801212c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012130:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012134:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012138:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801213c:	b29b      	uxth	r3, r3
 801213e:	8013      	strh	r3, [r2, #0]
 8012140:	e009      	b.n	8012156 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012142:	683b      	ldr	r3, [r7, #0]
 8012144:	78db      	ldrb	r3, [r3, #3]
 8012146:	2b01      	cmp	r3, #1
 8012148:	d103      	bne.n	8012152 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	2200      	movs	r2, #0
 801214e:	619a      	str	r2, [r3, #24]
 8012150:	e001      	b.n	8012156 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012152:	2301      	movs	r3, #1
 8012154:	e02a      	b.n	80121ac <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012156:	687a      	ldr	r2, [r7, #4]
 8012158:	683b      	ldr	r3, [r7, #0]
 801215a:	781b      	ldrb	r3, [r3, #0]
 801215c:	009b      	lsls	r3, r3, #2
 801215e:	4413      	add	r3, r2
 8012160:	881b      	ldrh	r3, [r3, #0]
 8012162:	b29b      	uxth	r3, r3
 8012164:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801216c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012170:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012174:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012178:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801217c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012180:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012184:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012188:	687a      	ldr	r2, [r7, #4]
 801218a:	683b      	ldr	r3, [r7, #0]
 801218c:	781b      	ldrb	r3, [r3, #0]
 801218e:	009b      	lsls	r3, r3, #2
 8012190:	441a      	add	r2, r3
 8012192:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801219a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801219e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121a6:	b29b      	uxth	r3, r3
 80121a8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80121aa:	2300      	movs	r3, #0
}
 80121ac:	4618      	mov	r0, r3
 80121ae:	37b0      	adds	r7, #176	@ 0xb0
 80121b0:	46bd      	mov	sp, r7
 80121b2:	bd80      	pop	{r7, pc}

080121b4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80121b4:	b480      	push	{r7}
 80121b6:	b085      	sub	sp, #20
 80121b8:	af00      	add	r7, sp, #0
 80121ba:	6078      	str	r0, [r7, #4]
 80121bc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	785b      	ldrb	r3, [r3, #1]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d020      	beq.n	8012208 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80121c6:	687a      	ldr	r2, [r7, #4]
 80121c8:	683b      	ldr	r3, [r7, #0]
 80121ca:	781b      	ldrb	r3, [r3, #0]
 80121cc:	009b      	lsls	r3, r3, #2
 80121ce:	4413      	add	r3, r2
 80121d0:	881b      	ldrh	r3, [r3, #0]
 80121d2:	b29b      	uxth	r3, r3
 80121d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80121d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80121dc:	81bb      	strh	r3, [r7, #12]
 80121de:	89bb      	ldrh	r3, [r7, #12]
 80121e0:	f083 0310 	eor.w	r3, r3, #16
 80121e4:	81bb      	strh	r3, [r7, #12]
 80121e6:	687a      	ldr	r2, [r7, #4]
 80121e8:	683b      	ldr	r3, [r7, #0]
 80121ea:	781b      	ldrb	r3, [r3, #0]
 80121ec:	009b      	lsls	r3, r3, #2
 80121ee:	441a      	add	r2, r3
 80121f0:	89bb      	ldrh	r3, [r7, #12]
 80121f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80121f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80121fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012202:	b29b      	uxth	r3, r3
 8012204:	8013      	strh	r3, [r2, #0]
 8012206:	e01f      	b.n	8012248 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012208:	687a      	ldr	r2, [r7, #4]
 801220a:	683b      	ldr	r3, [r7, #0]
 801220c:	781b      	ldrb	r3, [r3, #0]
 801220e:	009b      	lsls	r3, r3, #2
 8012210:	4413      	add	r3, r2
 8012212:	881b      	ldrh	r3, [r3, #0]
 8012214:	b29b      	uxth	r3, r3
 8012216:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801221a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801221e:	81fb      	strh	r3, [r7, #14]
 8012220:	89fb      	ldrh	r3, [r7, #14]
 8012222:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012226:	81fb      	strh	r3, [r7, #14]
 8012228:	687a      	ldr	r2, [r7, #4]
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	781b      	ldrb	r3, [r3, #0]
 801222e:	009b      	lsls	r3, r3, #2
 8012230:	441a      	add	r2, r3
 8012232:	89fb      	ldrh	r3, [r7, #14]
 8012234:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012238:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801223c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012240:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012244:	b29b      	uxth	r3, r3
 8012246:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012248:	2300      	movs	r3, #0
}
 801224a:	4618      	mov	r0, r3
 801224c:	3714      	adds	r7, #20
 801224e:	46bd      	mov	sp, r7
 8012250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012254:	4770      	bx	lr

08012256 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012256:	b480      	push	{r7}
 8012258:	b087      	sub	sp, #28
 801225a:	af00      	add	r7, sp, #0
 801225c:	6078      	str	r0, [r7, #4]
 801225e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	785b      	ldrb	r3, [r3, #1]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d04c      	beq.n	8012302 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012268:	687a      	ldr	r2, [r7, #4]
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	781b      	ldrb	r3, [r3, #0]
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	4413      	add	r3, r2
 8012272:	881b      	ldrh	r3, [r3, #0]
 8012274:	823b      	strh	r3, [r7, #16]
 8012276:	8a3b      	ldrh	r3, [r7, #16]
 8012278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801227c:	2b00      	cmp	r3, #0
 801227e:	d01b      	beq.n	80122b8 <USB_EPClearStall+0x62>
 8012280:	687a      	ldr	r2, [r7, #4]
 8012282:	683b      	ldr	r3, [r7, #0]
 8012284:	781b      	ldrb	r3, [r3, #0]
 8012286:	009b      	lsls	r3, r3, #2
 8012288:	4413      	add	r3, r2
 801228a:	881b      	ldrh	r3, [r3, #0]
 801228c:	b29b      	uxth	r3, r3
 801228e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012296:	81fb      	strh	r3, [r7, #14]
 8012298:	687a      	ldr	r2, [r7, #4]
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	781b      	ldrb	r3, [r3, #0]
 801229e:	009b      	lsls	r3, r3, #2
 80122a0:	441a      	add	r2, r3
 80122a2:	89fb      	ldrh	r3, [r7, #14]
 80122a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80122a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80122ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80122b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80122b4:	b29b      	uxth	r3, r3
 80122b6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	78db      	ldrb	r3, [r3, #3]
 80122bc:	2b01      	cmp	r3, #1
 80122be:	d06c      	beq.n	801239a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80122c0:	687a      	ldr	r2, [r7, #4]
 80122c2:	683b      	ldr	r3, [r7, #0]
 80122c4:	781b      	ldrb	r3, [r3, #0]
 80122c6:	009b      	lsls	r3, r3, #2
 80122c8:	4413      	add	r3, r2
 80122ca:	881b      	ldrh	r3, [r3, #0]
 80122cc:	b29b      	uxth	r3, r3
 80122ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80122d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80122d6:	81bb      	strh	r3, [r7, #12]
 80122d8:	89bb      	ldrh	r3, [r7, #12]
 80122da:	f083 0320 	eor.w	r3, r3, #32
 80122de:	81bb      	strh	r3, [r7, #12]
 80122e0:	687a      	ldr	r2, [r7, #4]
 80122e2:	683b      	ldr	r3, [r7, #0]
 80122e4:	781b      	ldrb	r3, [r3, #0]
 80122e6:	009b      	lsls	r3, r3, #2
 80122e8:	441a      	add	r2, r3
 80122ea:	89bb      	ldrh	r3, [r7, #12]
 80122ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80122f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80122f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80122f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122fc:	b29b      	uxth	r3, r3
 80122fe:	8013      	strh	r3, [r2, #0]
 8012300:	e04b      	b.n	801239a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012302:	687a      	ldr	r2, [r7, #4]
 8012304:	683b      	ldr	r3, [r7, #0]
 8012306:	781b      	ldrb	r3, [r3, #0]
 8012308:	009b      	lsls	r3, r3, #2
 801230a:	4413      	add	r3, r2
 801230c:	881b      	ldrh	r3, [r3, #0]
 801230e:	82fb      	strh	r3, [r7, #22]
 8012310:	8afb      	ldrh	r3, [r7, #22]
 8012312:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012316:	2b00      	cmp	r3, #0
 8012318:	d01b      	beq.n	8012352 <USB_EPClearStall+0xfc>
 801231a:	687a      	ldr	r2, [r7, #4]
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	781b      	ldrb	r3, [r3, #0]
 8012320:	009b      	lsls	r3, r3, #2
 8012322:	4413      	add	r3, r2
 8012324:	881b      	ldrh	r3, [r3, #0]
 8012326:	b29b      	uxth	r3, r3
 8012328:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801232c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012330:	82bb      	strh	r3, [r7, #20]
 8012332:	687a      	ldr	r2, [r7, #4]
 8012334:	683b      	ldr	r3, [r7, #0]
 8012336:	781b      	ldrb	r3, [r3, #0]
 8012338:	009b      	lsls	r3, r3, #2
 801233a:	441a      	add	r2, r3
 801233c:	8abb      	ldrh	r3, [r7, #20]
 801233e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012342:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012346:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801234a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801234e:	b29b      	uxth	r3, r3
 8012350:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012352:	687a      	ldr	r2, [r7, #4]
 8012354:	683b      	ldr	r3, [r7, #0]
 8012356:	781b      	ldrb	r3, [r3, #0]
 8012358:	009b      	lsls	r3, r3, #2
 801235a:	4413      	add	r3, r2
 801235c:	881b      	ldrh	r3, [r3, #0]
 801235e:	b29b      	uxth	r3, r3
 8012360:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012368:	827b      	strh	r3, [r7, #18]
 801236a:	8a7b      	ldrh	r3, [r7, #18]
 801236c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012370:	827b      	strh	r3, [r7, #18]
 8012372:	8a7b      	ldrh	r3, [r7, #18]
 8012374:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012378:	827b      	strh	r3, [r7, #18]
 801237a:	687a      	ldr	r2, [r7, #4]
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	781b      	ldrb	r3, [r3, #0]
 8012380:	009b      	lsls	r3, r3, #2
 8012382:	441a      	add	r2, r3
 8012384:	8a7b      	ldrh	r3, [r7, #18]
 8012386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801238a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801238e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012396:	b29b      	uxth	r3, r3
 8012398:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801239a:	2300      	movs	r3, #0
}
 801239c:	4618      	mov	r0, r3
 801239e:	371c      	adds	r7, #28
 80123a0:	46bd      	mov	sp, r7
 80123a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a6:	4770      	bx	lr

080123a8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80123a8:	b480      	push	{r7}
 80123aa:	b083      	sub	sp, #12
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
 80123b0:	460b      	mov	r3, r1
 80123b2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80123b4:	78fb      	ldrb	r3, [r7, #3]
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d103      	bne.n	80123c2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	2280      	movs	r2, #128	@ 0x80
 80123be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80123c2:	2300      	movs	r3, #0
}
 80123c4:	4618      	mov	r0, r3
 80123c6:	370c      	adds	r7, #12
 80123c8:	46bd      	mov	sp, r7
 80123ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ce:	4770      	bx	lr

080123d0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80123d0:	b480      	push	{r7}
 80123d2:	b083      	sub	sp, #12
 80123d4:	af00      	add	r7, sp, #0
 80123d6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80123de:	b29b      	uxth	r3, r3
 80123e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123e8:	b29a      	uxth	r2, r3
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80123f0:	2300      	movs	r3, #0
}
 80123f2:	4618      	mov	r0, r3
 80123f4:	370c      	adds	r7, #12
 80123f6:	46bd      	mov	sp, r7
 80123f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123fc:	4770      	bx	lr

080123fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80123fe:	b480      	push	{r7}
 8012400:	b085      	sub	sp, #20
 8012402:	af00      	add	r7, sp, #0
 8012404:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 801240c:	b29b      	uxth	r3, r3
 801240e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012410:	68fb      	ldr	r3, [r7, #12]
}
 8012412:	4618      	mov	r0, r3
 8012414:	3714      	adds	r7, #20
 8012416:	46bd      	mov	sp, r7
 8012418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241c:	4770      	bx	lr

0801241e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801241e:	b480      	push	{r7}
 8012420:	b08b      	sub	sp, #44	@ 0x2c
 8012422:	af00      	add	r7, sp, #0
 8012424:	60f8      	str	r0, [r7, #12]
 8012426:	60b9      	str	r1, [r7, #8]
 8012428:	4611      	mov	r1, r2
 801242a:	461a      	mov	r2, r3
 801242c:	460b      	mov	r3, r1
 801242e:	80fb      	strh	r3, [r7, #6]
 8012430:	4613      	mov	r3, r2
 8012432:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012434:	88bb      	ldrh	r3, [r7, #4]
 8012436:	3301      	adds	r3, #1
 8012438:	085b      	lsrs	r3, r3, #1
 801243a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012440:	68bb      	ldr	r3, [r7, #8]
 8012442:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012444:	88fa      	ldrh	r2, [r7, #6]
 8012446:	697b      	ldr	r3, [r7, #20]
 8012448:	4413      	add	r3, r2
 801244a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801244e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012450:	69bb      	ldr	r3, [r7, #24]
 8012452:	627b      	str	r3, [r7, #36]	@ 0x24
 8012454:	e01c      	b.n	8012490 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8012456:	69fb      	ldr	r3, [r7, #28]
 8012458:	781b      	ldrb	r3, [r3, #0]
 801245a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 801245c:	69fb      	ldr	r3, [r7, #28]
 801245e:	3301      	adds	r3, #1
 8012460:	781b      	ldrb	r3, [r3, #0]
 8012462:	b21b      	sxth	r3, r3
 8012464:	021b      	lsls	r3, r3, #8
 8012466:	b21a      	sxth	r2, r3
 8012468:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801246c:	4313      	orrs	r3, r2
 801246e:	b21b      	sxth	r3, r3
 8012470:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012472:	6a3b      	ldr	r3, [r7, #32]
 8012474:	8a7a      	ldrh	r2, [r7, #18]
 8012476:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012478:	6a3b      	ldr	r3, [r7, #32]
 801247a:	3302      	adds	r3, #2
 801247c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 801247e:	69fb      	ldr	r3, [r7, #28]
 8012480:	3301      	adds	r3, #1
 8012482:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012484:	69fb      	ldr	r3, [r7, #28]
 8012486:	3301      	adds	r3, #1
 8012488:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801248a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801248c:	3b01      	subs	r3, #1
 801248e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012492:	2b00      	cmp	r3, #0
 8012494:	d1df      	bne.n	8012456 <USB_WritePMA+0x38>
  }
}
 8012496:	bf00      	nop
 8012498:	bf00      	nop
 801249a:	372c      	adds	r7, #44	@ 0x2c
 801249c:	46bd      	mov	sp, r7
 801249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a2:	4770      	bx	lr

080124a4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80124a4:	b480      	push	{r7}
 80124a6:	b08b      	sub	sp, #44	@ 0x2c
 80124a8:	af00      	add	r7, sp, #0
 80124aa:	60f8      	str	r0, [r7, #12]
 80124ac:	60b9      	str	r1, [r7, #8]
 80124ae:	4611      	mov	r1, r2
 80124b0:	461a      	mov	r2, r3
 80124b2:	460b      	mov	r3, r1
 80124b4:	80fb      	strh	r3, [r7, #6]
 80124b6:	4613      	mov	r3, r2
 80124b8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80124ba:	88bb      	ldrh	r3, [r7, #4]
 80124bc:	085b      	lsrs	r3, r3, #1
 80124be:	b29b      	uxth	r3, r3
 80124c0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80124c6:	68bb      	ldr	r3, [r7, #8]
 80124c8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80124ca:	88fa      	ldrh	r2, [r7, #6]
 80124cc:	697b      	ldr	r3, [r7, #20]
 80124ce:	4413      	add	r3, r2
 80124d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80124d4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80124d6:	69bb      	ldr	r3, [r7, #24]
 80124d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80124da:	e018      	b.n	801250e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80124dc:	6a3b      	ldr	r3, [r7, #32]
 80124de:	881b      	ldrh	r3, [r3, #0]
 80124e0:	b29b      	uxth	r3, r3
 80124e2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80124e4:	6a3b      	ldr	r3, [r7, #32]
 80124e6:	3302      	adds	r3, #2
 80124e8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80124ea:	693b      	ldr	r3, [r7, #16]
 80124ec:	b2da      	uxtb	r2, r3
 80124ee:	69fb      	ldr	r3, [r7, #28]
 80124f0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80124f2:	69fb      	ldr	r3, [r7, #28]
 80124f4:	3301      	adds	r3, #1
 80124f6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80124f8:	693b      	ldr	r3, [r7, #16]
 80124fa:	0a1b      	lsrs	r3, r3, #8
 80124fc:	b2da      	uxtb	r2, r3
 80124fe:	69fb      	ldr	r3, [r7, #28]
 8012500:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012502:	69fb      	ldr	r3, [r7, #28]
 8012504:	3301      	adds	r3, #1
 8012506:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801250a:	3b01      	subs	r3, #1
 801250c:	627b      	str	r3, [r7, #36]	@ 0x24
 801250e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012510:	2b00      	cmp	r3, #0
 8012512:	d1e3      	bne.n	80124dc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012514:	88bb      	ldrh	r3, [r7, #4]
 8012516:	f003 0301 	and.w	r3, r3, #1
 801251a:	b29b      	uxth	r3, r3
 801251c:	2b00      	cmp	r3, #0
 801251e:	d007      	beq.n	8012530 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012520:	6a3b      	ldr	r3, [r7, #32]
 8012522:	881b      	ldrh	r3, [r3, #0]
 8012524:	b29b      	uxth	r3, r3
 8012526:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012528:	693b      	ldr	r3, [r7, #16]
 801252a:	b2da      	uxtb	r2, r3
 801252c:	69fb      	ldr	r3, [r7, #28]
 801252e:	701a      	strb	r2, [r3, #0]
  }
}
 8012530:	bf00      	nop
 8012532:	372c      	adds	r7, #44	@ 0x2c
 8012534:	46bd      	mov	sp, r7
 8012536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801253a:	4770      	bx	lr

0801253c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 801253c:	b580      	push	{r7, lr}
 801253e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8012540:	4907      	ldr	r1, [pc, #28]	@ (8012560 <MX_FATFS_Init+0x24>)
 8012542:	4808      	ldr	r0, [pc, #32]	@ (8012564 <MX_FATFS_Init+0x28>)
 8012544:	f004 fc44 	bl	8016dd0 <FATFS_LinkDriver>
 8012548:	4603      	mov	r3, r0
 801254a:	2b00      	cmp	r3, #0
 801254c:	d002      	beq.n	8012554 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 801254e:	f04f 33ff 	mov.w	r3, #4294967295
 8012552:	e003      	b.n	801255c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8012554:	4b04      	ldr	r3, [pc, #16]	@ (8012568 <MX_FATFS_Init+0x2c>)
 8012556:	2201      	movs	r2, #1
 8012558:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 801255a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 801255c:	4618      	mov	r0, r3
 801255e:	bd80      	pop	{r7, pc}
 8012560:	20002984 	.word	0x20002984
 8012564:	20000014 	.word	0x20000014
 8012568:	20002988 	.word	0x20002988

0801256c <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801256c:	b480      	push	{r7}
 801256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012570:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012572:	4618      	mov	r0, r3
 8012574:	46bd      	mov	sp, r7
 8012576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801257a:	4770      	bx	lr

0801257c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	b082      	sub	sp, #8
 8012580:	af00      	add	r7, sp, #0
 8012582:	4603      	mov	r3, r0
 8012584:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8012586:	79fb      	ldrb	r3, [r7, #7]
 8012588:	4618      	mov	r0, r3
 801258a:	f7f5 f9bf 	bl	800790c <USER_SPI_initialize>
 801258e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8012590:	4618      	mov	r0, r3
 8012592:	3708      	adds	r7, #8
 8012594:	46bd      	mov	sp, r7
 8012596:	bd80      	pop	{r7, pc}

08012598 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8012598:	b580      	push	{r7, lr}
 801259a:	b082      	sub	sp, #8
 801259c:	af00      	add	r7, sp, #0
 801259e:	4603      	mov	r3, r0
 80125a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80125a2:	79fb      	ldrb	r3, [r7, #7]
 80125a4:	4618      	mov	r0, r3
 80125a6:	f7f5 fa9d 	bl	8007ae4 <USER_SPI_status>
 80125aa:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80125ac:	4618      	mov	r0, r3
 80125ae:	3708      	adds	r7, #8
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}

080125b4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b084      	sub	sp, #16
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	60b9      	str	r1, [r7, #8]
 80125bc:	607a      	str	r2, [r7, #4]
 80125be:	603b      	str	r3, [r7, #0]
 80125c0:	4603      	mov	r3, r0
 80125c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 80125c4:	7bf8      	ldrb	r0, [r7, #15]
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	687a      	ldr	r2, [r7, #4]
 80125ca:	68b9      	ldr	r1, [r7, #8]
 80125cc:	f7f5 faa0 	bl	8007b10 <USER_SPI_read>
 80125d0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80125d2:	4618      	mov	r0, r3
 80125d4:	3710      	adds	r7, #16
 80125d6:	46bd      	mov	sp, r7
 80125d8:	bd80      	pop	{r7, pc}

080125da <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80125da:	b580      	push	{r7, lr}
 80125dc:	b084      	sub	sp, #16
 80125de:	af00      	add	r7, sp, #0
 80125e0:	60b9      	str	r1, [r7, #8]
 80125e2:	607a      	str	r2, [r7, #4]
 80125e4:	603b      	str	r3, [r7, #0]
 80125e6:	4603      	mov	r3, r0
 80125e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 80125ea:	7bf8      	ldrb	r0, [r7, #15]
 80125ec:	683b      	ldr	r3, [r7, #0]
 80125ee:	687a      	ldr	r2, [r7, #4]
 80125f0:	68b9      	ldr	r1, [r7, #8]
 80125f2:	f7f5 faf3 	bl	8007bdc <USER_SPI_write>
 80125f6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80125f8:	4618      	mov	r0, r3
 80125fa:	3710      	adds	r7, #16
 80125fc:	46bd      	mov	sp, r7
 80125fe:	bd80      	pop	{r7, pc}

08012600 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8012600:	b580      	push	{r7, lr}
 8012602:	b082      	sub	sp, #8
 8012604:	af00      	add	r7, sp, #0
 8012606:	4603      	mov	r3, r0
 8012608:	603a      	str	r2, [r7, #0]
 801260a:	71fb      	strb	r3, [r7, #7]
 801260c:	460b      	mov	r3, r1
 801260e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8012610:	79b9      	ldrb	r1, [r7, #6]
 8012612:	79fb      	ldrb	r3, [r7, #7]
 8012614:	683a      	ldr	r2, [r7, #0]
 8012616:	4618      	mov	r0, r3
 8012618:	f7f5 fb5c 	bl	8007cd4 <USER_SPI_ioctl>
 801261c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801261e:	4618      	mov	r0, r3
 8012620:	3708      	adds	r7, #8
 8012622:	46bd      	mov	sp, r7
 8012624:	bd80      	pop	{r7, pc}

08012626 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012626:	b580      	push	{r7, lr}
 8012628:	b084      	sub	sp, #16
 801262a:	af00      	add	r7, sp, #0
 801262c:	6078      	str	r0, [r7, #4]
 801262e:	460b      	mov	r3, r1
 8012630:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012632:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012636:	f005 f961 	bl	80178fc <USBD_static_malloc>
 801263a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d105      	bne.n	801264e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	2200      	movs	r2, #0
 8012646:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 801264a:	2302      	movs	r3, #2
 801264c:	e066      	b.n	801271c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	68fa      	ldr	r2, [r7, #12]
 8012652:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	7c1b      	ldrb	r3, [r3, #16]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d119      	bne.n	8012692 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801265e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012662:	2202      	movs	r2, #2
 8012664:	2181      	movs	r1, #129	@ 0x81
 8012666:	6878      	ldr	r0, [r7, #4]
 8012668:	f004 ffef 	bl	801764a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	2201      	movs	r2, #1
 8012670:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012672:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012676:	2202      	movs	r2, #2
 8012678:	2101      	movs	r1, #1
 801267a:	6878      	ldr	r0, [r7, #4]
 801267c:	f004 ffe5 	bl	801764a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	2201      	movs	r2, #1
 8012684:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2210      	movs	r2, #16
 801268c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8012690:	e016      	b.n	80126c0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012692:	2340      	movs	r3, #64	@ 0x40
 8012694:	2202      	movs	r2, #2
 8012696:	2181      	movs	r1, #129	@ 0x81
 8012698:	6878      	ldr	r0, [r7, #4]
 801269a:	f004 ffd6 	bl	801764a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	2201      	movs	r2, #1
 80126a2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80126a4:	2340      	movs	r3, #64	@ 0x40
 80126a6:	2202      	movs	r2, #2
 80126a8:	2101      	movs	r1, #1
 80126aa:	6878      	ldr	r0, [r7, #4]
 80126ac:	f004 ffcd 	bl	801764a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	2201      	movs	r2, #1
 80126b4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	2210      	movs	r2, #16
 80126bc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80126c0:	2308      	movs	r3, #8
 80126c2:	2203      	movs	r2, #3
 80126c4:	2182      	movs	r1, #130	@ 0x82
 80126c6:	6878      	ldr	r0, [r7, #4]
 80126c8:	f004 ffbf 	bl	801764a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2201      	movs	r2, #1
 80126d0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80126de:	68fb      	ldr	r3, [r7, #12]
 80126e0:	2200      	movs	r2, #0
 80126e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	2200      	movs	r2, #0
 80126ea:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	7c1b      	ldrb	r3, [r3, #16]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d109      	bne.n	801270a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80126fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012700:	2101      	movs	r1, #1
 8012702:	6878      	ldr	r0, [r7, #4]
 8012704:	f005 f890 	bl	8017828 <USBD_LL_PrepareReceive>
 8012708:	e007      	b.n	801271a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012710:	2340      	movs	r3, #64	@ 0x40
 8012712:	2101      	movs	r1, #1
 8012714:	6878      	ldr	r0, [r7, #4]
 8012716:	f005 f887 	bl	8017828 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801271a:	2300      	movs	r3, #0
}
 801271c:	4618      	mov	r0, r3
 801271e:	3710      	adds	r7, #16
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}

08012724 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012724:	b580      	push	{r7, lr}
 8012726:	b082      	sub	sp, #8
 8012728:	af00      	add	r7, sp, #0
 801272a:	6078      	str	r0, [r7, #4]
 801272c:	460b      	mov	r3, r1
 801272e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012730:	2181      	movs	r1, #129	@ 0x81
 8012732:	6878      	ldr	r0, [r7, #4]
 8012734:	f004 ffaf 	bl	8017696 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	2200      	movs	r2, #0
 801273c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 801273e:	2101      	movs	r1, #1
 8012740:	6878      	ldr	r0, [r7, #4]
 8012742:	f004 ffa8 	bl	8017696 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	2200      	movs	r2, #0
 801274a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801274e:	2182      	movs	r1, #130	@ 0x82
 8012750:	6878      	ldr	r0, [r7, #4]
 8012752:	f004 ffa0 	bl	8017696 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	2200      	movs	r2, #0
 801275a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	2200      	movs	r2, #0
 8012762:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801276c:	2b00      	cmp	r3, #0
 801276e:	d00e      	beq.n	801278e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012776:	685b      	ldr	r3, [r3, #4]
 8012778:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012780:	4618      	mov	r0, r3
 8012782:	f005 f8c9 	bl	8017918 <USBD_static_free>
    pdev->pClassData = NULL;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	2200      	movs	r2, #0
 801278a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801278e:	2300      	movs	r3, #0
}
 8012790:	4618      	mov	r0, r3
 8012792:	3708      	adds	r7, #8
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}

08012798 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012798:	b580      	push	{r7, lr}
 801279a:	b086      	sub	sp, #24
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
 80127a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80127a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80127aa:	2300      	movs	r3, #0
 80127ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80127ae:	2300      	movs	r3, #0
 80127b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80127b2:	2300      	movs	r3, #0
 80127b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80127b6:	693b      	ldr	r3, [r7, #16]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d101      	bne.n	80127c0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80127bc:	2303      	movs	r3, #3
 80127be:	e0af      	b.n	8012920 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80127c0:	683b      	ldr	r3, [r7, #0]
 80127c2:	781b      	ldrb	r3, [r3, #0]
 80127c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d03f      	beq.n	801284c <USBD_CDC_Setup+0xb4>
 80127cc:	2b20      	cmp	r3, #32
 80127ce:	f040 809f 	bne.w	8012910 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80127d2:	683b      	ldr	r3, [r7, #0]
 80127d4:	88db      	ldrh	r3, [r3, #6]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d02e      	beq.n	8012838 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80127da:	683b      	ldr	r3, [r7, #0]
 80127dc:	781b      	ldrb	r3, [r3, #0]
 80127de:	b25b      	sxtb	r3, r3
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	da16      	bge.n	8012812 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80127ea:	689b      	ldr	r3, [r3, #8]
 80127ec:	683a      	ldr	r2, [r7, #0]
 80127ee:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80127f0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80127f2:	683a      	ldr	r2, [r7, #0]
 80127f4:	88d2      	ldrh	r2, [r2, #6]
 80127f6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	88db      	ldrh	r3, [r3, #6]
 80127fc:	2b07      	cmp	r3, #7
 80127fe:	bf28      	it	cs
 8012800:	2307      	movcs	r3, #7
 8012802:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012804:	693b      	ldr	r3, [r7, #16]
 8012806:	89fa      	ldrh	r2, [r7, #14]
 8012808:	4619      	mov	r1, r3
 801280a:	6878      	ldr	r0, [r7, #4]
 801280c:	f001 facf 	bl	8013dae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8012810:	e085      	b.n	801291e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8012812:	683b      	ldr	r3, [r7, #0]
 8012814:	785a      	ldrb	r2, [r3, #1]
 8012816:	693b      	ldr	r3, [r7, #16]
 8012818:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801281c:	683b      	ldr	r3, [r7, #0]
 801281e:	88db      	ldrh	r3, [r3, #6]
 8012820:	b2da      	uxtb	r2, r3
 8012822:	693b      	ldr	r3, [r7, #16]
 8012824:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012828:	6939      	ldr	r1, [r7, #16]
 801282a:	683b      	ldr	r3, [r7, #0]
 801282c:	88db      	ldrh	r3, [r3, #6]
 801282e:	461a      	mov	r2, r3
 8012830:	6878      	ldr	r0, [r7, #4]
 8012832:	f001 fae8 	bl	8013e06 <USBD_CtlPrepareRx>
      break;
 8012836:	e072      	b.n	801291e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801283e:	689b      	ldr	r3, [r3, #8]
 8012840:	683a      	ldr	r2, [r7, #0]
 8012842:	7850      	ldrb	r0, [r2, #1]
 8012844:	2200      	movs	r2, #0
 8012846:	6839      	ldr	r1, [r7, #0]
 8012848:	4798      	blx	r3
      break;
 801284a:	e068      	b.n	801291e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801284c:	683b      	ldr	r3, [r7, #0]
 801284e:	785b      	ldrb	r3, [r3, #1]
 8012850:	2b0b      	cmp	r3, #11
 8012852:	d852      	bhi.n	80128fa <USBD_CDC_Setup+0x162>
 8012854:	a201      	add	r2, pc, #4	@ (adr r2, 801285c <USBD_CDC_Setup+0xc4>)
 8012856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801285a:	bf00      	nop
 801285c:	0801288d 	.word	0x0801288d
 8012860:	08012909 	.word	0x08012909
 8012864:	080128fb 	.word	0x080128fb
 8012868:	080128fb 	.word	0x080128fb
 801286c:	080128fb 	.word	0x080128fb
 8012870:	080128fb 	.word	0x080128fb
 8012874:	080128fb 	.word	0x080128fb
 8012878:	080128fb 	.word	0x080128fb
 801287c:	080128fb 	.word	0x080128fb
 8012880:	080128fb 	.word	0x080128fb
 8012884:	080128b7 	.word	0x080128b7
 8012888:	080128e1 	.word	0x080128e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012892:	b2db      	uxtb	r3, r3
 8012894:	2b03      	cmp	r3, #3
 8012896:	d107      	bne.n	80128a8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012898:	f107 030a 	add.w	r3, r7, #10
 801289c:	2202      	movs	r2, #2
 801289e:	4619      	mov	r1, r3
 80128a0:	6878      	ldr	r0, [r7, #4]
 80128a2:	f001 fa84 	bl	8013dae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80128a6:	e032      	b.n	801290e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80128a8:	6839      	ldr	r1, [r7, #0]
 80128aa:	6878      	ldr	r0, [r7, #4]
 80128ac:	f001 fa0e 	bl	8013ccc <USBD_CtlError>
            ret = USBD_FAIL;
 80128b0:	2303      	movs	r3, #3
 80128b2:	75fb      	strb	r3, [r7, #23]
          break;
 80128b4:	e02b      	b.n	801290e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128bc:	b2db      	uxtb	r3, r3
 80128be:	2b03      	cmp	r3, #3
 80128c0:	d107      	bne.n	80128d2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80128c2:	f107 030d 	add.w	r3, r7, #13
 80128c6:	2201      	movs	r2, #1
 80128c8:	4619      	mov	r1, r3
 80128ca:	6878      	ldr	r0, [r7, #4]
 80128cc:	f001 fa6f 	bl	8013dae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80128d0:	e01d      	b.n	801290e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80128d2:	6839      	ldr	r1, [r7, #0]
 80128d4:	6878      	ldr	r0, [r7, #4]
 80128d6:	f001 f9f9 	bl	8013ccc <USBD_CtlError>
            ret = USBD_FAIL;
 80128da:	2303      	movs	r3, #3
 80128dc:	75fb      	strb	r3, [r7, #23]
          break;
 80128de:	e016      	b.n	801290e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128e6:	b2db      	uxtb	r3, r3
 80128e8:	2b03      	cmp	r3, #3
 80128ea:	d00f      	beq.n	801290c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80128ec:	6839      	ldr	r1, [r7, #0]
 80128ee:	6878      	ldr	r0, [r7, #4]
 80128f0:	f001 f9ec 	bl	8013ccc <USBD_CtlError>
            ret = USBD_FAIL;
 80128f4:	2303      	movs	r3, #3
 80128f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80128f8:	e008      	b.n	801290c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80128fa:	6839      	ldr	r1, [r7, #0]
 80128fc:	6878      	ldr	r0, [r7, #4]
 80128fe:	f001 f9e5 	bl	8013ccc <USBD_CtlError>
          ret = USBD_FAIL;
 8012902:	2303      	movs	r3, #3
 8012904:	75fb      	strb	r3, [r7, #23]
          break;
 8012906:	e002      	b.n	801290e <USBD_CDC_Setup+0x176>
          break;
 8012908:	bf00      	nop
 801290a:	e008      	b.n	801291e <USBD_CDC_Setup+0x186>
          break;
 801290c:	bf00      	nop
      }
      break;
 801290e:	e006      	b.n	801291e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8012910:	6839      	ldr	r1, [r7, #0]
 8012912:	6878      	ldr	r0, [r7, #4]
 8012914:	f001 f9da 	bl	8013ccc <USBD_CtlError>
      ret = USBD_FAIL;
 8012918:	2303      	movs	r3, #3
 801291a:	75fb      	strb	r3, [r7, #23]
      break;
 801291c:	bf00      	nop
  }

  return (uint8_t)ret;
 801291e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012920:	4618      	mov	r0, r3
 8012922:	3718      	adds	r7, #24
 8012924:	46bd      	mov	sp, r7
 8012926:	bd80      	pop	{r7, pc}

08012928 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b084      	sub	sp, #16
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
 8012930:	460b      	mov	r3, r1
 8012932:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801293a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012942:	2b00      	cmp	r3, #0
 8012944:	d101      	bne.n	801294a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012946:	2303      	movs	r3, #3
 8012948:	e04f      	b.n	80129ea <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012950:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012952:	78fa      	ldrb	r2, [r7, #3]
 8012954:	6879      	ldr	r1, [r7, #4]
 8012956:	4613      	mov	r3, r2
 8012958:	009b      	lsls	r3, r3, #2
 801295a:	4413      	add	r3, r2
 801295c:	009b      	lsls	r3, r3, #2
 801295e:	440b      	add	r3, r1
 8012960:	3318      	adds	r3, #24
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	2b00      	cmp	r3, #0
 8012966:	d029      	beq.n	80129bc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012968:	78fa      	ldrb	r2, [r7, #3]
 801296a:	6879      	ldr	r1, [r7, #4]
 801296c:	4613      	mov	r3, r2
 801296e:	009b      	lsls	r3, r3, #2
 8012970:	4413      	add	r3, r2
 8012972:	009b      	lsls	r3, r3, #2
 8012974:	440b      	add	r3, r1
 8012976:	3318      	adds	r3, #24
 8012978:	681a      	ldr	r2, [r3, #0]
 801297a:	78f9      	ldrb	r1, [r7, #3]
 801297c:	68f8      	ldr	r0, [r7, #12]
 801297e:	460b      	mov	r3, r1
 8012980:	009b      	lsls	r3, r3, #2
 8012982:	440b      	add	r3, r1
 8012984:	00db      	lsls	r3, r3, #3
 8012986:	4403      	add	r3, r0
 8012988:	3320      	adds	r3, #32
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	fbb2 f1f3 	udiv	r1, r2, r3
 8012990:	fb01 f303 	mul.w	r3, r1, r3
 8012994:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012996:	2b00      	cmp	r3, #0
 8012998:	d110      	bne.n	80129bc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801299a:	78fa      	ldrb	r2, [r7, #3]
 801299c:	6879      	ldr	r1, [r7, #4]
 801299e:	4613      	mov	r3, r2
 80129a0:	009b      	lsls	r3, r3, #2
 80129a2:	4413      	add	r3, r2
 80129a4:	009b      	lsls	r3, r3, #2
 80129a6:	440b      	add	r3, r1
 80129a8:	3318      	adds	r3, #24
 80129aa:	2200      	movs	r2, #0
 80129ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80129ae:	78f9      	ldrb	r1, [r7, #3]
 80129b0:	2300      	movs	r3, #0
 80129b2:	2200      	movs	r2, #0
 80129b4:	6878      	ldr	r0, [r7, #4]
 80129b6:	f004 ff16 	bl	80177e6 <USBD_LL_Transmit>
 80129ba:	e015      	b.n	80129e8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80129bc:	68bb      	ldr	r3, [r7, #8]
 80129be:	2200      	movs	r2, #0
 80129c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80129ca:	691b      	ldr	r3, [r3, #16]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d00b      	beq.n	80129e8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80129d6:	691b      	ldr	r3, [r3, #16]
 80129d8:	68ba      	ldr	r2, [r7, #8]
 80129da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80129de:	68ba      	ldr	r2, [r7, #8]
 80129e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80129e4:	78fa      	ldrb	r2, [r7, #3]
 80129e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80129e8:	2300      	movs	r3, #0
}
 80129ea:	4618      	mov	r0, r3
 80129ec:	3710      	adds	r7, #16
 80129ee:	46bd      	mov	sp, r7
 80129f0:	bd80      	pop	{r7, pc}

080129f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80129f2:	b580      	push	{r7, lr}
 80129f4:	b084      	sub	sp, #16
 80129f6:	af00      	add	r7, sp, #0
 80129f8:	6078      	str	r0, [r7, #4]
 80129fa:	460b      	mov	r3, r1
 80129fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d101      	bne.n	8012a14 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012a10:	2303      	movs	r3, #3
 8012a12:	e015      	b.n	8012a40 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012a14:	78fb      	ldrb	r3, [r7, #3]
 8012a16:	4619      	mov	r1, r3
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f004 ff26 	bl	801786a <USBD_LL_GetRxDataSize>
 8012a1e:	4602      	mov	r2, r0
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012a2c:	68db      	ldr	r3, [r3, #12]
 8012a2e:	68fa      	ldr	r2, [r7, #12]
 8012a30:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012a34:	68fa      	ldr	r2, [r7, #12]
 8012a36:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8012a3a:	4611      	mov	r1, r2
 8012a3c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012a3e:	2300      	movs	r3, #0
}
 8012a40:	4618      	mov	r0, r3
 8012a42:	3710      	adds	r7, #16
 8012a44:	46bd      	mov	sp, r7
 8012a46:	bd80      	pop	{r7, pc}

08012a48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b084      	sub	sp, #16
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a56:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d101      	bne.n	8012a62 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8012a5e:	2303      	movs	r3, #3
 8012a60:	e01a      	b.n	8012a98 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d014      	beq.n	8012a96 <USBD_CDC_EP0_RxReady+0x4e>
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8012a72:	2bff      	cmp	r3, #255	@ 0xff
 8012a74:	d00f      	beq.n	8012a96 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012a7c:	689b      	ldr	r3, [r3, #8]
 8012a7e:	68fa      	ldr	r2, [r7, #12]
 8012a80:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012a84:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012a86:	68fa      	ldr	r2, [r7, #12]
 8012a88:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012a8c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	22ff      	movs	r2, #255	@ 0xff
 8012a92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012a96:	2300      	movs	r3, #0
}
 8012a98:	4618      	mov	r0, r3
 8012a9a:	3710      	adds	r7, #16
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}

08012aa0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012aa0:	b480      	push	{r7}
 8012aa2:	b083      	sub	sp, #12
 8012aa4:	af00      	add	r7, sp, #0
 8012aa6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	2243      	movs	r2, #67	@ 0x43
 8012aac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8012aae:	4b03      	ldr	r3, [pc, #12]	@ (8012abc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	370c      	adds	r7, #12
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aba:	4770      	bx	lr
 8012abc:	200000b0 	.word	0x200000b0

08012ac0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012ac0:	b480      	push	{r7}
 8012ac2:	b083      	sub	sp, #12
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	2243      	movs	r2, #67	@ 0x43
 8012acc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8012ace:	4b03      	ldr	r3, [pc, #12]	@ (8012adc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	370c      	adds	r7, #12
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ada:	4770      	bx	lr
 8012adc:	2000006c 	.word	0x2000006c

08012ae0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	b083      	sub	sp, #12
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2243      	movs	r2, #67	@ 0x43
 8012aec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8012aee:	4b03      	ldr	r3, [pc, #12]	@ (8012afc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012af0:	4618      	mov	r0, r3
 8012af2:	370c      	adds	r7, #12
 8012af4:	46bd      	mov	sp, r7
 8012af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012afa:	4770      	bx	lr
 8012afc:	200000f4 	.word	0x200000f4

08012b00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012b00:	b480      	push	{r7}
 8012b02:	b083      	sub	sp, #12
 8012b04:	af00      	add	r7, sp, #0
 8012b06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	220a      	movs	r2, #10
 8012b0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012b0e:	4b03      	ldr	r3, [pc, #12]	@ (8012b1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	370c      	adds	r7, #12
 8012b14:	46bd      	mov	sp, r7
 8012b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b1a:	4770      	bx	lr
 8012b1c:	20000028 	.word	0x20000028

08012b20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012b20:	b480      	push	{r7}
 8012b22:	b083      	sub	sp, #12
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
 8012b28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d101      	bne.n	8012b34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012b30:	2303      	movs	r3, #3
 8012b32:	e004      	b.n	8012b3e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	683a      	ldr	r2, [r7, #0]
 8012b38:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8012b3c:	2300      	movs	r3, #0
}
 8012b3e:	4618      	mov	r0, r3
 8012b40:	370c      	adds	r7, #12
 8012b42:	46bd      	mov	sp, r7
 8012b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b48:	4770      	bx	lr

08012b4a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012b4a:	b480      	push	{r7}
 8012b4c:	b087      	sub	sp, #28
 8012b4e:	af00      	add	r7, sp, #0
 8012b50:	60f8      	str	r0, [r7, #12]
 8012b52:	60b9      	str	r1, [r7, #8]
 8012b54:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012b5c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012b5e:	697b      	ldr	r3, [r7, #20]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d101      	bne.n	8012b68 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012b64:	2303      	movs	r3, #3
 8012b66:	e008      	b.n	8012b7a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8012b68:	697b      	ldr	r3, [r7, #20]
 8012b6a:	68ba      	ldr	r2, [r7, #8]
 8012b6c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012b70:	697b      	ldr	r3, [r7, #20]
 8012b72:	687a      	ldr	r2, [r7, #4]
 8012b74:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012b78:	2300      	movs	r3, #0
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	371c      	adds	r7, #28
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b84:	4770      	bx	lr

08012b86 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012b86:	b480      	push	{r7}
 8012b88:	b085      	sub	sp, #20
 8012b8a:	af00      	add	r7, sp, #0
 8012b8c:	6078      	str	r0, [r7, #4]
 8012b8e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012b96:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d101      	bne.n	8012ba2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8012b9e:	2303      	movs	r3, #3
 8012ba0:	e004      	b.n	8012bac <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8012ba2:	68fb      	ldr	r3, [r7, #12]
 8012ba4:	683a      	ldr	r2, [r7, #0]
 8012ba6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012baa:	2300      	movs	r3, #0
}
 8012bac:	4618      	mov	r0, r3
 8012bae:	3714      	adds	r7, #20
 8012bb0:	46bd      	mov	sp, r7
 8012bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb6:	4770      	bx	lr

08012bb8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012bb8:	b580      	push	{r7, lr}
 8012bba:	b084      	sub	sp, #16
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012bc6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012bc8:	2301      	movs	r3, #1
 8012bca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d101      	bne.n	8012bda <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012bd6:	2303      	movs	r3, #3
 8012bd8:	e01a      	b.n	8012c10 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8012bda:	68bb      	ldr	r3, [r7, #8]
 8012bdc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d114      	bne.n	8012c0e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012be4:	68bb      	ldr	r3, [r7, #8]
 8012be6:	2201      	movs	r2, #1
 8012be8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012bf6:	68bb      	ldr	r3, [r7, #8]
 8012bf8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012bfc:	68bb      	ldr	r3, [r7, #8]
 8012bfe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8012c02:	2181      	movs	r1, #129	@ 0x81
 8012c04:	6878      	ldr	r0, [r7, #4]
 8012c06:	f004 fdee 	bl	80177e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8012c0a:	2300      	movs	r3, #0
 8012c0c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8012c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c10:	4618      	mov	r0, r3
 8012c12:	3710      	adds	r7, #16
 8012c14:	46bd      	mov	sp, r7
 8012c16:	bd80      	pop	{r7, pc}

08012c18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012c18:	b580      	push	{r7, lr}
 8012c1a:	b084      	sub	sp, #16
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d101      	bne.n	8012c36 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012c32:	2303      	movs	r3, #3
 8012c34:	e016      	b.n	8012c64 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	7c1b      	ldrb	r3, [r3, #16]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d109      	bne.n	8012c52 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012c3e:	68fb      	ldr	r3, [r7, #12]
 8012c40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012c44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012c48:	2101      	movs	r1, #1
 8012c4a:	6878      	ldr	r0, [r7, #4]
 8012c4c:	f004 fdec 	bl	8017828 <USBD_LL_PrepareReceive>
 8012c50:	e007      	b.n	8012c62 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012c58:	2340      	movs	r3, #64	@ 0x40
 8012c5a:	2101      	movs	r1, #1
 8012c5c:	6878      	ldr	r0, [r7, #4]
 8012c5e:	f004 fde3 	bl	8017828 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012c62:	2300      	movs	r3, #0
}
 8012c64:	4618      	mov	r0, r3
 8012c66:	3710      	adds	r7, #16
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}

08012c6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b086      	sub	sp, #24
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	60f8      	str	r0, [r7, #12]
 8012c74:	60b9      	str	r1, [r7, #8]
 8012c76:	4613      	mov	r3, r2
 8012c78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d101      	bne.n	8012c84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012c80:	2303      	movs	r3, #3
 8012c82:	e01f      	b.n	8012cc4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	2200      	movs	r2, #0
 8012c88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	2200      	movs	r2, #0
 8012c90:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	2200      	movs	r2, #0
 8012c98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012c9c:	68bb      	ldr	r3, [r7, #8]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d003      	beq.n	8012caa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	68ba      	ldr	r2, [r7, #8]
 8012ca6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	2201      	movs	r2, #1
 8012cae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	79fa      	ldrb	r2, [r7, #7]
 8012cb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012cb8:	68f8      	ldr	r0, [r7, #12]
 8012cba:	f004 fc4b 	bl	8017554 <USBD_LL_Init>
 8012cbe:	4603      	mov	r3, r0
 8012cc0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	3718      	adds	r7, #24
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	bd80      	pop	{r7, pc}

08012ccc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b084      	sub	sp, #16
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	6078      	str	r0, [r7, #4]
 8012cd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012cda:	683b      	ldr	r3, [r7, #0]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d101      	bne.n	8012ce4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012ce0:	2303      	movs	r3, #3
 8012ce2:	e016      	b.n	8012d12 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	683a      	ldr	r2, [r7, #0]
 8012ce8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d00b      	beq.n	8012d10 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d00:	f107 020e 	add.w	r2, r7, #14
 8012d04:	4610      	mov	r0, r2
 8012d06:	4798      	blx	r3
 8012d08:	4602      	mov	r2, r0
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8012d10:	2300      	movs	r3, #0
}
 8012d12:	4618      	mov	r0, r3
 8012d14:	3710      	adds	r7, #16
 8012d16:	46bd      	mov	sp, r7
 8012d18:	bd80      	pop	{r7, pc}

08012d1a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012d1a:	b580      	push	{r7, lr}
 8012d1c:	b082      	sub	sp, #8
 8012d1e:	af00      	add	r7, sp, #0
 8012d20:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012d22:	6878      	ldr	r0, [r7, #4]
 8012d24:	f004 fc76 	bl	8017614 <USBD_LL_Start>
 8012d28:	4603      	mov	r3, r0
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	3708      	adds	r7, #8
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	bd80      	pop	{r7, pc}

08012d32 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8012d32:	b480      	push	{r7}
 8012d34:	b083      	sub	sp, #12
 8012d36:	af00      	add	r7, sp, #0
 8012d38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012d3a:	2300      	movs	r3, #0
}
 8012d3c:	4618      	mov	r0, r3
 8012d3e:	370c      	adds	r7, #12
 8012d40:	46bd      	mov	sp, r7
 8012d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d46:	4770      	bx	lr

08012d48 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012d48:	b580      	push	{r7, lr}
 8012d4a:	b084      	sub	sp, #16
 8012d4c:	af00      	add	r7, sp, #0
 8012d4e:	6078      	str	r0, [r7, #4]
 8012d50:	460b      	mov	r3, r1
 8012d52:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8012d54:	2303      	movs	r3, #3
 8012d56:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d009      	beq.n	8012d76 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	78fa      	ldrb	r2, [r7, #3]
 8012d6c:	4611      	mov	r1, r2
 8012d6e:	6878      	ldr	r0, [r7, #4]
 8012d70:	4798      	blx	r3
 8012d72:	4603      	mov	r3, r0
 8012d74:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8012d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d78:	4618      	mov	r0, r3
 8012d7a:	3710      	adds	r7, #16
 8012d7c:	46bd      	mov	sp, r7
 8012d7e:	bd80      	pop	{r7, pc}

08012d80 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012d80:	b580      	push	{r7, lr}
 8012d82:	b082      	sub	sp, #8
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	6078      	str	r0, [r7, #4]
 8012d88:	460b      	mov	r3, r1
 8012d8a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d007      	beq.n	8012da6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	78fa      	ldrb	r2, [r7, #3]
 8012da0:	4611      	mov	r1, r2
 8012da2:	6878      	ldr	r0, [r7, #4]
 8012da4:	4798      	blx	r3
  }

  return USBD_OK;
 8012da6:	2300      	movs	r3, #0
}
 8012da8:	4618      	mov	r0, r3
 8012daa:	3708      	adds	r7, #8
 8012dac:	46bd      	mov	sp, r7
 8012dae:	bd80      	pop	{r7, pc}

08012db0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012db0:	b580      	push	{r7, lr}
 8012db2:	b084      	sub	sp, #16
 8012db4:	af00      	add	r7, sp, #0
 8012db6:	6078      	str	r0, [r7, #4]
 8012db8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012dc0:	6839      	ldr	r1, [r7, #0]
 8012dc2:	4618      	mov	r0, r3
 8012dc4:	f000 ff48 	bl	8013c58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	2201      	movs	r2, #1
 8012dcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012dd6:	461a      	mov	r2, r3
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012de4:	f003 031f 	and.w	r3, r3, #31
 8012de8:	2b02      	cmp	r3, #2
 8012dea:	d01a      	beq.n	8012e22 <USBD_LL_SetupStage+0x72>
 8012dec:	2b02      	cmp	r3, #2
 8012dee:	d822      	bhi.n	8012e36 <USBD_LL_SetupStage+0x86>
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d002      	beq.n	8012dfa <USBD_LL_SetupStage+0x4a>
 8012df4:	2b01      	cmp	r3, #1
 8012df6:	d00a      	beq.n	8012e0e <USBD_LL_SetupStage+0x5e>
 8012df8:	e01d      	b.n	8012e36 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012e00:	4619      	mov	r1, r3
 8012e02:	6878      	ldr	r0, [r7, #4]
 8012e04:	f000 f9f0 	bl	80131e8 <USBD_StdDevReq>
 8012e08:	4603      	mov	r3, r0
 8012e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8012e0c:	e020      	b.n	8012e50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012e14:	4619      	mov	r1, r3
 8012e16:	6878      	ldr	r0, [r7, #4]
 8012e18:	f000 fa54 	bl	80132c4 <USBD_StdItfReq>
 8012e1c:	4603      	mov	r3, r0
 8012e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8012e20:	e016      	b.n	8012e50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012e28:	4619      	mov	r1, r3
 8012e2a:	6878      	ldr	r0, [r7, #4]
 8012e2c:	f000 fa93 	bl	8013356 <USBD_StdEPReq>
 8012e30:	4603      	mov	r3, r0
 8012e32:	73fb      	strb	r3, [r7, #15]
      break;
 8012e34:	e00c      	b.n	8012e50 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012e3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012e40:	b2db      	uxtb	r3, r3
 8012e42:	4619      	mov	r1, r3
 8012e44:	6878      	ldr	r0, [r7, #4]
 8012e46:	f004 fc45 	bl	80176d4 <USBD_LL_StallEP>
 8012e4a:	4603      	mov	r3, r0
 8012e4c:	73fb      	strb	r3, [r7, #15]
      break;
 8012e4e:	bf00      	nop
  }

  return ret;
 8012e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e52:	4618      	mov	r0, r3
 8012e54:	3710      	adds	r7, #16
 8012e56:	46bd      	mov	sp, r7
 8012e58:	bd80      	pop	{r7, pc}

08012e5a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012e5a:	b580      	push	{r7, lr}
 8012e5c:	b086      	sub	sp, #24
 8012e5e:	af00      	add	r7, sp, #0
 8012e60:	60f8      	str	r0, [r7, #12]
 8012e62:	460b      	mov	r3, r1
 8012e64:	607a      	str	r2, [r7, #4]
 8012e66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012e68:	7afb      	ldrb	r3, [r7, #11]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d138      	bne.n	8012ee0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012e74:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012e7c:	2b03      	cmp	r3, #3
 8012e7e:	d14a      	bne.n	8012f16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8012e80:	693b      	ldr	r3, [r7, #16]
 8012e82:	689a      	ldr	r2, [r3, #8]
 8012e84:	693b      	ldr	r3, [r7, #16]
 8012e86:	68db      	ldr	r3, [r3, #12]
 8012e88:	429a      	cmp	r2, r3
 8012e8a:	d913      	bls.n	8012eb4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012e8c:	693b      	ldr	r3, [r7, #16]
 8012e8e:	689a      	ldr	r2, [r3, #8]
 8012e90:	693b      	ldr	r3, [r7, #16]
 8012e92:	68db      	ldr	r3, [r3, #12]
 8012e94:	1ad2      	subs	r2, r2, r3
 8012e96:	693b      	ldr	r3, [r7, #16]
 8012e98:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012e9a:	693b      	ldr	r3, [r7, #16]
 8012e9c:	68da      	ldr	r2, [r3, #12]
 8012e9e:	693b      	ldr	r3, [r7, #16]
 8012ea0:	689b      	ldr	r3, [r3, #8]
 8012ea2:	4293      	cmp	r3, r2
 8012ea4:	bf28      	it	cs
 8012ea6:	4613      	movcs	r3, r2
 8012ea8:	461a      	mov	r2, r3
 8012eaa:	6879      	ldr	r1, [r7, #4]
 8012eac:	68f8      	ldr	r0, [r7, #12]
 8012eae:	f000 ffc7 	bl	8013e40 <USBD_CtlContinueRx>
 8012eb2:	e030      	b.n	8012f16 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012eba:	b2db      	uxtb	r3, r3
 8012ebc:	2b03      	cmp	r3, #3
 8012ebe:	d10b      	bne.n	8012ed8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ec6:	691b      	ldr	r3, [r3, #16]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d005      	beq.n	8012ed8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ed2:	691b      	ldr	r3, [r3, #16]
 8012ed4:	68f8      	ldr	r0, [r7, #12]
 8012ed6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012ed8:	68f8      	ldr	r0, [r7, #12]
 8012eda:	f000 ffc2 	bl	8013e62 <USBD_CtlSendStatus>
 8012ede:	e01a      	b.n	8012f16 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ee6:	b2db      	uxtb	r3, r3
 8012ee8:	2b03      	cmp	r3, #3
 8012eea:	d114      	bne.n	8012f16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ef2:	699b      	ldr	r3, [r3, #24]
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d00e      	beq.n	8012f16 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012efe:	699b      	ldr	r3, [r3, #24]
 8012f00:	7afa      	ldrb	r2, [r7, #11]
 8012f02:	4611      	mov	r1, r2
 8012f04:	68f8      	ldr	r0, [r7, #12]
 8012f06:	4798      	blx	r3
 8012f08:	4603      	mov	r3, r0
 8012f0a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012f0c:	7dfb      	ldrb	r3, [r7, #23]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d001      	beq.n	8012f16 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8012f12:	7dfb      	ldrb	r3, [r7, #23]
 8012f14:	e000      	b.n	8012f18 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8012f16:	2300      	movs	r3, #0
}
 8012f18:	4618      	mov	r0, r3
 8012f1a:	3718      	adds	r7, #24
 8012f1c:	46bd      	mov	sp, r7
 8012f1e:	bd80      	pop	{r7, pc}

08012f20 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b086      	sub	sp, #24
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	60f8      	str	r0, [r7, #12]
 8012f28:	460b      	mov	r3, r1
 8012f2a:	607a      	str	r2, [r7, #4]
 8012f2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012f2e:	7afb      	ldrb	r3, [r7, #11]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d16b      	bne.n	801300c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	3314      	adds	r3, #20
 8012f38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012f40:	2b02      	cmp	r3, #2
 8012f42:	d156      	bne.n	8012ff2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8012f44:	693b      	ldr	r3, [r7, #16]
 8012f46:	689a      	ldr	r2, [r3, #8]
 8012f48:	693b      	ldr	r3, [r7, #16]
 8012f4a:	68db      	ldr	r3, [r3, #12]
 8012f4c:	429a      	cmp	r2, r3
 8012f4e:	d914      	bls.n	8012f7a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012f50:	693b      	ldr	r3, [r7, #16]
 8012f52:	689a      	ldr	r2, [r3, #8]
 8012f54:	693b      	ldr	r3, [r7, #16]
 8012f56:	68db      	ldr	r3, [r3, #12]
 8012f58:	1ad2      	subs	r2, r2, r3
 8012f5a:	693b      	ldr	r3, [r7, #16]
 8012f5c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012f5e:	693b      	ldr	r3, [r7, #16]
 8012f60:	689b      	ldr	r3, [r3, #8]
 8012f62:	461a      	mov	r2, r3
 8012f64:	6879      	ldr	r1, [r7, #4]
 8012f66:	68f8      	ldr	r0, [r7, #12]
 8012f68:	f000 ff3c 	bl	8013de4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	2200      	movs	r2, #0
 8012f70:	2100      	movs	r1, #0
 8012f72:	68f8      	ldr	r0, [r7, #12]
 8012f74:	f004 fc58 	bl	8017828 <USBD_LL_PrepareReceive>
 8012f78:	e03b      	b.n	8012ff2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012f7a:	693b      	ldr	r3, [r7, #16]
 8012f7c:	68da      	ldr	r2, [r3, #12]
 8012f7e:	693b      	ldr	r3, [r7, #16]
 8012f80:	689b      	ldr	r3, [r3, #8]
 8012f82:	429a      	cmp	r2, r3
 8012f84:	d11c      	bne.n	8012fc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012f86:	693b      	ldr	r3, [r7, #16]
 8012f88:	685a      	ldr	r2, [r3, #4]
 8012f8a:	693b      	ldr	r3, [r7, #16]
 8012f8c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012f8e:	429a      	cmp	r2, r3
 8012f90:	d316      	bcc.n	8012fc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012f92:	693b      	ldr	r3, [r7, #16]
 8012f94:	685a      	ldr	r2, [r3, #4]
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012f9c:	429a      	cmp	r2, r3
 8012f9e:	d20f      	bcs.n	8012fc0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012fa0:	2200      	movs	r2, #0
 8012fa2:	2100      	movs	r1, #0
 8012fa4:	68f8      	ldr	r0, [r7, #12]
 8012fa6:	f000 ff1d 	bl	8013de4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	2200      	movs	r2, #0
 8012fae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	2200      	movs	r2, #0
 8012fb6:	2100      	movs	r1, #0
 8012fb8:	68f8      	ldr	r0, [r7, #12]
 8012fba:	f004 fc35 	bl	8017828 <USBD_LL_PrepareReceive>
 8012fbe:	e018      	b.n	8012ff2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012fc0:	68fb      	ldr	r3, [r7, #12]
 8012fc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012fc6:	b2db      	uxtb	r3, r3
 8012fc8:	2b03      	cmp	r3, #3
 8012fca:	d10b      	bne.n	8012fe4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fd2:	68db      	ldr	r3, [r3, #12]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d005      	beq.n	8012fe4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fde:	68db      	ldr	r3, [r3, #12]
 8012fe0:	68f8      	ldr	r0, [r7, #12]
 8012fe2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012fe4:	2180      	movs	r1, #128	@ 0x80
 8012fe6:	68f8      	ldr	r0, [r7, #12]
 8012fe8:	f004 fb74 	bl	80176d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012fec:	68f8      	ldr	r0, [r7, #12]
 8012fee:	f000 ff4b 	bl	8013e88 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012ff8:	2b01      	cmp	r3, #1
 8012ffa:	d122      	bne.n	8013042 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012ffc:	68f8      	ldr	r0, [r7, #12]
 8012ffe:	f7ff fe98 	bl	8012d32 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	2200      	movs	r2, #0
 8013006:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801300a:	e01a      	b.n	8013042 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013012:	b2db      	uxtb	r3, r3
 8013014:	2b03      	cmp	r3, #3
 8013016:	d114      	bne.n	8013042 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801301e:	695b      	ldr	r3, [r3, #20]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d00e      	beq.n	8013042 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801302a:	695b      	ldr	r3, [r3, #20]
 801302c:	7afa      	ldrb	r2, [r7, #11]
 801302e:	4611      	mov	r1, r2
 8013030:	68f8      	ldr	r0, [r7, #12]
 8013032:	4798      	blx	r3
 8013034:	4603      	mov	r3, r0
 8013036:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013038:	7dfb      	ldrb	r3, [r7, #23]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d001      	beq.n	8013042 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 801303e:	7dfb      	ldrb	r3, [r7, #23]
 8013040:	e000      	b.n	8013044 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8013042:	2300      	movs	r3, #0
}
 8013044:	4618      	mov	r0, r3
 8013046:	3718      	adds	r7, #24
 8013048:	46bd      	mov	sp, r7
 801304a:	bd80      	pop	{r7, pc}

0801304c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801304c:	b580      	push	{r7, lr}
 801304e:	b082      	sub	sp, #8
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	2201      	movs	r2, #1
 8013058:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	2200      	movs	r2, #0
 8013060:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	2200      	movs	r2, #0
 8013068:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	2200      	movs	r2, #0
 801306e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013078:	2b00      	cmp	r3, #0
 801307a:	d101      	bne.n	8013080 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 801307c:	2303      	movs	r3, #3
 801307e:	e02f      	b.n	80130e0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013086:	2b00      	cmp	r3, #0
 8013088:	d00f      	beq.n	80130aa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013090:	685b      	ldr	r3, [r3, #4]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d009      	beq.n	80130aa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801309c:	685b      	ldr	r3, [r3, #4]
 801309e:	687a      	ldr	r2, [r7, #4]
 80130a0:	6852      	ldr	r2, [r2, #4]
 80130a2:	b2d2      	uxtb	r2, r2
 80130a4:	4611      	mov	r1, r2
 80130a6:	6878      	ldr	r0, [r7, #4]
 80130a8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80130aa:	2340      	movs	r3, #64	@ 0x40
 80130ac:	2200      	movs	r2, #0
 80130ae:	2100      	movs	r1, #0
 80130b0:	6878      	ldr	r0, [r7, #4]
 80130b2:	f004 faca 	bl	801764a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	2201      	movs	r2, #1
 80130ba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	2240      	movs	r2, #64	@ 0x40
 80130c2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80130c6:	2340      	movs	r3, #64	@ 0x40
 80130c8:	2200      	movs	r2, #0
 80130ca:	2180      	movs	r1, #128	@ 0x80
 80130cc:	6878      	ldr	r0, [r7, #4]
 80130ce:	f004 fabc 	bl	801764a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	2201      	movs	r2, #1
 80130d6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	2240      	movs	r2, #64	@ 0x40
 80130dc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80130de:	2300      	movs	r3, #0
}
 80130e0:	4618      	mov	r0, r3
 80130e2:	3708      	adds	r7, #8
 80130e4:	46bd      	mov	sp, r7
 80130e6:	bd80      	pop	{r7, pc}

080130e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80130e8:	b480      	push	{r7}
 80130ea:	b083      	sub	sp, #12
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
 80130f0:	460b      	mov	r3, r1
 80130f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	78fa      	ldrb	r2, [r7, #3]
 80130f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80130fa:	2300      	movs	r3, #0
}
 80130fc:	4618      	mov	r0, r3
 80130fe:	370c      	adds	r7, #12
 8013100:	46bd      	mov	sp, r7
 8013102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013106:	4770      	bx	lr

08013108 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013108:	b480      	push	{r7}
 801310a:	b083      	sub	sp, #12
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013116:	b2da      	uxtb	r2, r3
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	2204      	movs	r2, #4
 8013122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013126:	2300      	movs	r3, #0
}
 8013128:	4618      	mov	r0, r3
 801312a:	370c      	adds	r7, #12
 801312c:	46bd      	mov	sp, r7
 801312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013132:	4770      	bx	lr

08013134 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013134:	b480      	push	{r7}
 8013136:	b083      	sub	sp, #12
 8013138:	af00      	add	r7, sp, #0
 801313a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013142:	b2db      	uxtb	r3, r3
 8013144:	2b04      	cmp	r3, #4
 8013146:	d106      	bne.n	8013156 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801314e:	b2da      	uxtb	r2, r3
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013156:	2300      	movs	r3, #0
}
 8013158:	4618      	mov	r0, r3
 801315a:	370c      	adds	r7, #12
 801315c:	46bd      	mov	sp, r7
 801315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013162:	4770      	bx	lr

08013164 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b082      	sub	sp, #8
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013172:	2b00      	cmp	r3, #0
 8013174:	d101      	bne.n	801317a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8013176:	2303      	movs	r3, #3
 8013178:	e012      	b.n	80131a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013180:	b2db      	uxtb	r3, r3
 8013182:	2b03      	cmp	r3, #3
 8013184:	d10b      	bne.n	801319e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801318c:	69db      	ldr	r3, [r3, #28]
 801318e:	2b00      	cmp	r3, #0
 8013190:	d005      	beq.n	801319e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013198:	69db      	ldr	r3, [r3, #28]
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801319e:	2300      	movs	r3, #0
}
 80131a0:	4618      	mov	r0, r3
 80131a2:	3708      	adds	r7, #8
 80131a4:	46bd      	mov	sp, r7
 80131a6:	bd80      	pop	{r7, pc}

080131a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80131a8:	b480      	push	{r7}
 80131aa:	b087      	sub	sp, #28
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80131b4:	697b      	ldr	r3, [r7, #20]
 80131b6:	781b      	ldrb	r3, [r3, #0]
 80131b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	3301      	adds	r3, #1
 80131be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80131c0:	697b      	ldr	r3, [r7, #20]
 80131c2:	781b      	ldrb	r3, [r3, #0]
 80131c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80131c6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80131ca:	021b      	lsls	r3, r3, #8
 80131cc:	b21a      	sxth	r2, r3
 80131ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80131d2:	4313      	orrs	r3, r2
 80131d4:	b21b      	sxth	r3, r3
 80131d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80131d8:	89fb      	ldrh	r3, [r7, #14]
}
 80131da:	4618      	mov	r0, r3
 80131dc:	371c      	adds	r7, #28
 80131de:	46bd      	mov	sp, r7
 80131e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e4:	4770      	bx	lr
	...

080131e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b084      	sub	sp, #16
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
 80131f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80131f2:	2300      	movs	r3, #0
 80131f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	781b      	ldrb	r3, [r3, #0]
 80131fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80131fe:	2b40      	cmp	r3, #64	@ 0x40
 8013200:	d005      	beq.n	801320e <USBD_StdDevReq+0x26>
 8013202:	2b40      	cmp	r3, #64	@ 0x40
 8013204:	d853      	bhi.n	80132ae <USBD_StdDevReq+0xc6>
 8013206:	2b00      	cmp	r3, #0
 8013208:	d00b      	beq.n	8013222 <USBD_StdDevReq+0x3a>
 801320a:	2b20      	cmp	r3, #32
 801320c:	d14f      	bne.n	80132ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013214:	689b      	ldr	r3, [r3, #8]
 8013216:	6839      	ldr	r1, [r7, #0]
 8013218:	6878      	ldr	r0, [r7, #4]
 801321a:	4798      	blx	r3
 801321c:	4603      	mov	r3, r0
 801321e:	73fb      	strb	r3, [r7, #15]
      break;
 8013220:	e04a      	b.n	80132b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013222:	683b      	ldr	r3, [r7, #0]
 8013224:	785b      	ldrb	r3, [r3, #1]
 8013226:	2b09      	cmp	r3, #9
 8013228:	d83b      	bhi.n	80132a2 <USBD_StdDevReq+0xba>
 801322a:	a201      	add	r2, pc, #4	@ (adr r2, 8013230 <USBD_StdDevReq+0x48>)
 801322c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013230:	08013285 	.word	0x08013285
 8013234:	08013299 	.word	0x08013299
 8013238:	080132a3 	.word	0x080132a3
 801323c:	0801328f 	.word	0x0801328f
 8013240:	080132a3 	.word	0x080132a3
 8013244:	08013263 	.word	0x08013263
 8013248:	08013259 	.word	0x08013259
 801324c:	080132a3 	.word	0x080132a3
 8013250:	0801327b 	.word	0x0801327b
 8013254:	0801326d 	.word	0x0801326d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013258:	6839      	ldr	r1, [r7, #0]
 801325a:	6878      	ldr	r0, [r7, #4]
 801325c:	f000 f9de 	bl	801361c <USBD_GetDescriptor>
          break;
 8013260:	e024      	b.n	80132ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013262:	6839      	ldr	r1, [r7, #0]
 8013264:	6878      	ldr	r0, [r7, #4]
 8013266:	f000 fb6d 	bl	8013944 <USBD_SetAddress>
          break;
 801326a:	e01f      	b.n	80132ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801326c:	6839      	ldr	r1, [r7, #0]
 801326e:	6878      	ldr	r0, [r7, #4]
 8013270:	f000 fbac 	bl	80139cc <USBD_SetConfig>
 8013274:	4603      	mov	r3, r0
 8013276:	73fb      	strb	r3, [r7, #15]
          break;
 8013278:	e018      	b.n	80132ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801327a:	6839      	ldr	r1, [r7, #0]
 801327c:	6878      	ldr	r0, [r7, #4]
 801327e:	f000 fc4b 	bl	8013b18 <USBD_GetConfig>
          break;
 8013282:	e013      	b.n	80132ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013284:	6839      	ldr	r1, [r7, #0]
 8013286:	6878      	ldr	r0, [r7, #4]
 8013288:	f000 fc7c 	bl	8013b84 <USBD_GetStatus>
          break;
 801328c:	e00e      	b.n	80132ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801328e:	6839      	ldr	r1, [r7, #0]
 8013290:	6878      	ldr	r0, [r7, #4]
 8013292:	f000 fcab 	bl	8013bec <USBD_SetFeature>
          break;
 8013296:	e009      	b.n	80132ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013298:	6839      	ldr	r1, [r7, #0]
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	f000 fcba 	bl	8013c14 <USBD_ClrFeature>
          break;
 80132a0:	e004      	b.n	80132ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80132a2:	6839      	ldr	r1, [r7, #0]
 80132a4:	6878      	ldr	r0, [r7, #4]
 80132a6:	f000 fd11 	bl	8013ccc <USBD_CtlError>
          break;
 80132aa:	bf00      	nop
      }
      break;
 80132ac:	e004      	b.n	80132b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80132ae:	6839      	ldr	r1, [r7, #0]
 80132b0:	6878      	ldr	r0, [r7, #4]
 80132b2:	f000 fd0b 	bl	8013ccc <USBD_CtlError>
      break;
 80132b6:	bf00      	nop
  }

  return ret;
 80132b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80132ba:	4618      	mov	r0, r3
 80132bc:	3710      	adds	r7, #16
 80132be:	46bd      	mov	sp, r7
 80132c0:	bd80      	pop	{r7, pc}
 80132c2:	bf00      	nop

080132c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b084      	sub	sp, #16
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	6078      	str	r0, [r7, #4]
 80132cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80132ce:	2300      	movs	r3, #0
 80132d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	781b      	ldrb	r3, [r3, #0]
 80132d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80132da:	2b40      	cmp	r3, #64	@ 0x40
 80132dc:	d005      	beq.n	80132ea <USBD_StdItfReq+0x26>
 80132de:	2b40      	cmp	r3, #64	@ 0x40
 80132e0:	d82f      	bhi.n	8013342 <USBD_StdItfReq+0x7e>
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d001      	beq.n	80132ea <USBD_StdItfReq+0x26>
 80132e6:	2b20      	cmp	r3, #32
 80132e8:	d12b      	bne.n	8013342 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80132f0:	b2db      	uxtb	r3, r3
 80132f2:	3b01      	subs	r3, #1
 80132f4:	2b02      	cmp	r3, #2
 80132f6:	d81d      	bhi.n	8013334 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80132f8:	683b      	ldr	r3, [r7, #0]
 80132fa:	889b      	ldrh	r3, [r3, #4]
 80132fc:	b2db      	uxtb	r3, r3
 80132fe:	2b01      	cmp	r3, #1
 8013300:	d813      	bhi.n	801332a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013308:	689b      	ldr	r3, [r3, #8]
 801330a:	6839      	ldr	r1, [r7, #0]
 801330c:	6878      	ldr	r0, [r7, #4]
 801330e:	4798      	blx	r3
 8013310:	4603      	mov	r3, r0
 8013312:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013314:	683b      	ldr	r3, [r7, #0]
 8013316:	88db      	ldrh	r3, [r3, #6]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d110      	bne.n	801333e <USBD_StdItfReq+0x7a>
 801331c:	7bfb      	ldrb	r3, [r7, #15]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d10d      	bne.n	801333e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013322:	6878      	ldr	r0, [r7, #4]
 8013324:	f000 fd9d 	bl	8013e62 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013328:	e009      	b.n	801333e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801332a:	6839      	ldr	r1, [r7, #0]
 801332c:	6878      	ldr	r0, [r7, #4]
 801332e:	f000 fccd 	bl	8013ccc <USBD_CtlError>
          break;
 8013332:	e004      	b.n	801333e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013334:	6839      	ldr	r1, [r7, #0]
 8013336:	6878      	ldr	r0, [r7, #4]
 8013338:	f000 fcc8 	bl	8013ccc <USBD_CtlError>
          break;
 801333c:	e000      	b.n	8013340 <USBD_StdItfReq+0x7c>
          break;
 801333e:	bf00      	nop
      }
      break;
 8013340:	e004      	b.n	801334c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013342:	6839      	ldr	r1, [r7, #0]
 8013344:	6878      	ldr	r0, [r7, #4]
 8013346:	f000 fcc1 	bl	8013ccc <USBD_CtlError>
      break;
 801334a:	bf00      	nop
  }

  return ret;
 801334c:	7bfb      	ldrb	r3, [r7, #15]
}
 801334e:	4618      	mov	r0, r3
 8013350:	3710      	adds	r7, #16
 8013352:	46bd      	mov	sp, r7
 8013354:	bd80      	pop	{r7, pc}

08013356 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013356:	b580      	push	{r7, lr}
 8013358:	b084      	sub	sp, #16
 801335a:	af00      	add	r7, sp, #0
 801335c:	6078      	str	r0, [r7, #4]
 801335e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013360:	2300      	movs	r3, #0
 8013362:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013364:	683b      	ldr	r3, [r7, #0]
 8013366:	889b      	ldrh	r3, [r3, #4]
 8013368:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	781b      	ldrb	r3, [r3, #0]
 801336e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013372:	2b40      	cmp	r3, #64	@ 0x40
 8013374:	d007      	beq.n	8013386 <USBD_StdEPReq+0x30>
 8013376:	2b40      	cmp	r3, #64	@ 0x40
 8013378:	f200 8145 	bhi.w	8013606 <USBD_StdEPReq+0x2b0>
 801337c:	2b00      	cmp	r3, #0
 801337e:	d00c      	beq.n	801339a <USBD_StdEPReq+0x44>
 8013380:	2b20      	cmp	r3, #32
 8013382:	f040 8140 	bne.w	8013606 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801338c:	689b      	ldr	r3, [r3, #8]
 801338e:	6839      	ldr	r1, [r7, #0]
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	4798      	blx	r3
 8013394:	4603      	mov	r3, r0
 8013396:	73fb      	strb	r3, [r7, #15]
      break;
 8013398:	e13a      	b.n	8013610 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801339a:	683b      	ldr	r3, [r7, #0]
 801339c:	785b      	ldrb	r3, [r3, #1]
 801339e:	2b03      	cmp	r3, #3
 80133a0:	d007      	beq.n	80133b2 <USBD_StdEPReq+0x5c>
 80133a2:	2b03      	cmp	r3, #3
 80133a4:	f300 8129 	bgt.w	80135fa <USBD_StdEPReq+0x2a4>
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d07f      	beq.n	80134ac <USBD_StdEPReq+0x156>
 80133ac:	2b01      	cmp	r3, #1
 80133ae:	d03c      	beq.n	801342a <USBD_StdEPReq+0xd4>
 80133b0:	e123      	b.n	80135fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80133b8:	b2db      	uxtb	r3, r3
 80133ba:	2b02      	cmp	r3, #2
 80133bc:	d002      	beq.n	80133c4 <USBD_StdEPReq+0x6e>
 80133be:	2b03      	cmp	r3, #3
 80133c0:	d016      	beq.n	80133f0 <USBD_StdEPReq+0x9a>
 80133c2:	e02c      	b.n	801341e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80133c4:	7bbb      	ldrb	r3, [r7, #14]
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d00d      	beq.n	80133e6 <USBD_StdEPReq+0x90>
 80133ca:	7bbb      	ldrb	r3, [r7, #14]
 80133cc:	2b80      	cmp	r3, #128	@ 0x80
 80133ce:	d00a      	beq.n	80133e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80133d0:	7bbb      	ldrb	r3, [r7, #14]
 80133d2:	4619      	mov	r1, r3
 80133d4:	6878      	ldr	r0, [r7, #4]
 80133d6:	f004 f97d 	bl	80176d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80133da:	2180      	movs	r1, #128	@ 0x80
 80133dc:	6878      	ldr	r0, [r7, #4]
 80133de:	f004 f979 	bl	80176d4 <USBD_LL_StallEP>
 80133e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80133e4:	e020      	b.n	8013428 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80133e6:	6839      	ldr	r1, [r7, #0]
 80133e8:	6878      	ldr	r0, [r7, #4]
 80133ea:	f000 fc6f 	bl	8013ccc <USBD_CtlError>
              break;
 80133ee:	e01b      	b.n	8013428 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80133f0:	683b      	ldr	r3, [r7, #0]
 80133f2:	885b      	ldrh	r3, [r3, #2]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d10e      	bne.n	8013416 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80133f8:	7bbb      	ldrb	r3, [r7, #14]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d00b      	beq.n	8013416 <USBD_StdEPReq+0xc0>
 80133fe:	7bbb      	ldrb	r3, [r7, #14]
 8013400:	2b80      	cmp	r3, #128	@ 0x80
 8013402:	d008      	beq.n	8013416 <USBD_StdEPReq+0xc0>
 8013404:	683b      	ldr	r3, [r7, #0]
 8013406:	88db      	ldrh	r3, [r3, #6]
 8013408:	2b00      	cmp	r3, #0
 801340a:	d104      	bne.n	8013416 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801340c:	7bbb      	ldrb	r3, [r7, #14]
 801340e:	4619      	mov	r1, r3
 8013410:	6878      	ldr	r0, [r7, #4]
 8013412:	f004 f95f 	bl	80176d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f000 fd23 	bl	8013e62 <USBD_CtlSendStatus>

              break;
 801341c:	e004      	b.n	8013428 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 801341e:	6839      	ldr	r1, [r7, #0]
 8013420:	6878      	ldr	r0, [r7, #4]
 8013422:	f000 fc53 	bl	8013ccc <USBD_CtlError>
              break;
 8013426:	bf00      	nop
          }
          break;
 8013428:	e0ec      	b.n	8013604 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013430:	b2db      	uxtb	r3, r3
 8013432:	2b02      	cmp	r3, #2
 8013434:	d002      	beq.n	801343c <USBD_StdEPReq+0xe6>
 8013436:	2b03      	cmp	r3, #3
 8013438:	d016      	beq.n	8013468 <USBD_StdEPReq+0x112>
 801343a:	e030      	b.n	801349e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801343c:	7bbb      	ldrb	r3, [r7, #14]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d00d      	beq.n	801345e <USBD_StdEPReq+0x108>
 8013442:	7bbb      	ldrb	r3, [r7, #14]
 8013444:	2b80      	cmp	r3, #128	@ 0x80
 8013446:	d00a      	beq.n	801345e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013448:	7bbb      	ldrb	r3, [r7, #14]
 801344a:	4619      	mov	r1, r3
 801344c:	6878      	ldr	r0, [r7, #4]
 801344e:	f004 f941 	bl	80176d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013452:	2180      	movs	r1, #128	@ 0x80
 8013454:	6878      	ldr	r0, [r7, #4]
 8013456:	f004 f93d 	bl	80176d4 <USBD_LL_StallEP>
 801345a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801345c:	e025      	b.n	80134aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801345e:	6839      	ldr	r1, [r7, #0]
 8013460:	6878      	ldr	r0, [r7, #4]
 8013462:	f000 fc33 	bl	8013ccc <USBD_CtlError>
              break;
 8013466:	e020      	b.n	80134aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013468:	683b      	ldr	r3, [r7, #0]
 801346a:	885b      	ldrh	r3, [r3, #2]
 801346c:	2b00      	cmp	r3, #0
 801346e:	d11b      	bne.n	80134a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013470:	7bbb      	ldrb	r3, [r7, #14]
 8013472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013476:	2b00      	cmp	r3, #0
 8013478:	d004      	beq.n	8013484 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801347a:	7bbb      	ldrb	r3, [r7, #14]
 801347c:	4619      	mov	r1, r3
 801347e:	6878      	ldr	r0, [r7, #4]
 8013480:	f004 f947 	bl	8017712 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013484:	6878      	ldr	r0, [r7, #4]
 8013486:	f000 fcec 	bl	8013e62 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013490:	689b      	ldr	r3, [r3, #8]
 8013492:	6839      	ldr	r1, [r7, #0]
 8013494:	6878      	ldr	r0, [r7, #4]
 8013496:	4798      	blx	r3
 8013498:	4603      	mov	r3, r0
 801349a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801349c:	e004      	b.n	80134a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801349e:	6839      	ldr	r1, [r7, #0]
 80134a0:	6878      	ldr	r0, [r7, #4]
 80134a2:	f000 fc13 	bl	8013ccc <USBD_CtlError>
              break;
 80134a6:	e000      	b.n	80134aa <USBD_StdEPReq+0x154>
              break;
 80134a8:	bf00      	nop
          }
          break;
 80134aa:	e0ab      	b.n	8013604 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134b2:	b2db      	uxtb	r3, r3
 80134b4:	2b02      	cmp	r3, #2
 80134b6:	d002      	beq.n	80134be <USBD_StdEPReq+0x168>
 80134b8:	2b03      	cmp	r3, #3
 80134ba:	d032      	beq.n	8013522 <USBD_StdEPReq+0x1cc>
 80134bc:	e097      	b.n	80135ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80134be:	7bbb      	ldrb	r3, [r7, #14]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d007      	beq.n	80134d4 <USBD_StdEPReq+0x17e>
 80134c4:	7bbb      	ldrb	r3, [r7, #14]
 80134c6:	2b80      	cmp	r3, #128	@ 0x80
 80134c8:	d004      	beq.n	80134d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80134ca:	6839      	ldr	r1, [r7, #0]
 80134cc:	6878      	ldr	r0, [r7, #4]
 80134ce:	f000 fbfd 	bl	8013ccc <USBD_CtlError>
                break;
 80134d2:	e091      	b.n	80135f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80134d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	da0b      	bge.n	80134f4 <USBD_StdEPReq+0x19e>
 80134dc:	7bbb      	ldrb	r3, [r7, #14]
 80134de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80134e2:	4613      	mov	r3, r2
 80134e4:	009b      	lsls	r3, r3, #2
 80134e6:	4413      	add	r3, r2
 80134e8:	009b      	lsls	r3, r3, #2
 80134ea:	3310      	adds	r3, #16
 80134ec:	687a      	ldr	r2, [r7, #4]
 80134ee:	4413      	add	r3, r2
 80134f0:	3304      	adds	r3, #4
 80134f2:	e00b      	b.n	801350c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80134f4:	7bbb      	ldrb	r3, [r7, #14]
 80134f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80134fa:	4613      	mov	r3, r2
 80134fc:	009b      	lsls	r3, r3, #2
 80134fe:	4413      	add	r3, r2
 8013500:	009b      	lsls	r3, r3, #2
 8013502:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013506:	687a      	ldr	r2, [r7, #4]
 8013508:	4413      	add	r3, r2
 801350a:	3304      	adds	r3, #4
 801350c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801350e:	68bb      	ldr	r3, [r7, #8]
 8013510:	2200      	movs	r2, #0
 8013512:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013514:	68bb      	ldr	r3, [r7, #8]
 8013516:	2202      	movs	r2, #2
 8013518:	4619      	mov	r1, r3
 801351a:	6878      	ldr	r0, [r7, #4]
 801351c:	f000 fc47 	bl	8013dae <USBD_CtlSendData>
              break;
 8013520:	e06a      	b.n	80135f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013526:	2b00      	cmp	r3, #0
 8013528:	da11      	bge.n	801354e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801352a:	7bbb      	ldrb	r3, [r7, #14]
 801352c:	f003 020f 	and.w	r2, r3, #15
 8013530:	6879      	ldr	r1, [r7, #4]
 8013532:	4613      	mov	r3, r2
 8013534:	009b      	lsls	r3, r3, #2
 8013536:	4413      	add	r3, r2
 8013538:	009b      	lsls	r3, r3, #2
 801353a:	440b      	add	r3, r1
 801353c:	3324      	adds	r3, #36	@ 0x24
 801353e:	881b      	ldrh	r3, [r3, #0]
 8013540:	2b00      	cmp	r3, #0
 8013542:	d117      	bne.n	8013574 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013544:	6839      	ldr	r1, [r7, #0]
 8013546:	6878      	ldr	r0, [r7, #4]
 8013548:	f000 fbc0 	bl	8013ccc <USBD_CtlError>
                  break;
 801354c:	e054      	b.n	80135f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801354e:	7bbb      	ldrb	r3, [r7, #14]
 8013550:	f003 020f 	and.w	r2, r3, #15
 8013554:	6879      	ldr	r1, [r7, #4]
 8013556:	4613      	mov	r3, r2
 8013558:	009b      	lsls	r3, r3, #2
 801355a:	4413      	add	r3, r2
 801355c:	009b      	lsls	r3, r3, #2
 801355e:	440b      	add	r3, r1
 8013560:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013564:	881b      	ldrh	r3, [r3, #0]
 8013566:	2b00      	cmp	r3, #0
 8013568:	d104      	bne.n	8013574 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801356a:	6839      	ldr	r1, [r7, #0]
 801356c:	6878      	ldr	r0, [r7, #4]
 801356e:	f000 fbad 	bl	8013ccc <USBD_CtlError>
                  break;
 8013572:	e041      	b.n	80135f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013574:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013578:	2b00      	cmp	r3, #0
 801357a:	da0b      	bge.n	8013594 <USBD_StdEPReq+0x23e>
 801357c:	7bbb      	ldrb	r3, [r7, #14]
 801357e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013582:	4613      	mov	r3, r2
 8013584:	009b      	lsls	r3, r3, #2
 8013586:	4413      	add	r3, r2
 8013588:	009b      	lsls	r3, r3, #2
 801358a:	3310      	adds	r3, #16
 801358c:	687a      	ldr	r2, [r7, #4]
 801358e:	4413      	add	r3, r2
 8013590:	3304      	adds	r3, #4
 8013592:	e00b      	b.n	80135ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013594:	7bbb      	ldrb	r3, [r7, #14]
 8013596:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801359a:	4613      	mov	r3, r2
 801359c:	009b      	lsls	r3, r3, #2
 801359e:	4413      	add	r3, r2
 80135a0:	009b      	lsls	r3, r3, #2
 80135a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80135a6:	687a      	ldr	r2, [r7, #4]
 80135a8:	4413      	add	r3, r2
 80135aa:	3304      	adds	r3, #4
 80135ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80135ae:	7bbb      	ldrb	r3, [r7, #14]
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d002      	beq.n	80135ba <USBD_StdEPReq+0x264>
 80135b4:	7bbb      	ldrb	r3, [r7, #14]
 80135b6:	2b80      	cmp	r3, #128	@ 0x80
 80135b8:	d103      	bne.n	80135c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80135ba:	68bb      	ldr	r3, [r7, #8]
 80135bc:	2200      	movs	r2, #0
 80135be:	601a      	str	r2, [r3, #0]
 80135c0:	e00e      	b.n	80135e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80135c2:	7bbb      	ldrb	r3, [r7, #14]
 80135c4:	4619      	mov	r1, r3
 80135c6:	6878      	ldr	r0, [r7, #4]
 80135c8:	f004 f8c2 	bl	8017750 <USBD_LL_IsStallEP>
 80135cc:	4603      	mov	r3, r0
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d003      	beq.n	80135da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80135d2:	68bb      	ldr	r3, [r7, #8]
 80135d4:	2201      	movs	r2, #1
 80135d6:	601a      	str	r2, [r3, #0]
 80135d8:	e002      	b.n	80135e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80135da:	68bb      	ldr	r3, [r7, #8]
 80135dc:	2200      	movs	r2, #0
 80135de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80135e0:	68bb      	ldr	r3, [r7, #8]
 80135e2:	2202      	movs	r2, #2
 80135e4:	4619      	mov	r1, r3
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f000 fbe1 	bl	8013dae <USBD_CtlSendData>
              break;
 80135ec:	e004      	b.n	80135f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80135ee:	6839      	ldr	r1, [r7, #0]
 80135f0:	6878      	ldr	r0, [r7, #4]
 80135f2:	f000 fb6b 	bl	8013ccc <USBD_CtlError>
              break;
 80135f6:	bf00      	nop
          }
          break;
 80135f8:	e004      	b.n	8013604 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80135fa:	6839      	ldr	r1, [r7, #0]
 80135fc:	6878      	ldr	r0, [r7, #4]
 80135fe:	f000 fb65 	bl	8013ccc <USBD_CtlError>
          break;
 8013602:	bf00      	nop
      }
      break;
 8013604:	e004      	b.n	8013610 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8013606:	6839      	ldr	r1, [r7, #0]
 8013608:	6878      	ldr	r0, [r7, #4]
 801360a:	f000 fb5f 	bl	8013ccc <USBD_CtlError>
      break;
 801360e:	bf00      	nop
  }

  return ret;
 8013610:	7bfb      	ldrb	r3, [r7, #15]
}
 8013612:	4618      	mov	r0, r3
 8013614:	3710      	adds	r7, #16
 8013616:	46bd      	mov	sp, r7
 8013618:	bd80      	pop	{r7, pc}
	...

0801361c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801361c:	b580      	push	{r7, lr}
 801361e:	b084      	sub	sp, #16
 8013620:	af00      	add	r7, sp, #0
 8013622:	6078      	str	r0, [r7, #4]
 8013624:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013626:	2300      	movs	r3, #0
 8013628:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801362a:	2300      	movs	r3, #0
 801362c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801362e:	2300      	movs	r3, #0
 8013630:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	885b      	ldrh	r3, [r3, #2]
 8013636:	0a1b      	lsrs	r3, r3, #8
 8013638:	b29b      	uxth	r3, r3
 801363a:	3b01      	subs	r3, #1
 801363c:	2b0e      	cmp	r3, #14
 801363e:	f200 8152 	bhi.w	80138e6 <USBD_GetDescriptor+0x2ca>
 8013642:	a201      	add	r2, pc, #4	@ (adr r2, 8013648 <USBD_GetDescriptor+0x2c>)
 8013644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013648:	080136b9 	.word	0x080136b9
 801364c:	080136d1 	.word	0x080136d1
 8013650:	08013711 	.word	0x08013711
 8013654:	080138e7 	.word	0x080138e7
 8013658:	080138e7 	.word	0x080138e7
 801365c:	08013887 	.word	0x08013887
 8013660:	080138b3 	.word	0x080138b3
 8013664:	080138e7 	.word	0x080138e7
 8013668:	080138e7 	.word	0x080138e7
 801366c:	080138e7 	.word	0x080138e7
 8013670:	080138e7 	.word	0x080138e7
 8013674:	080138e7 	.word	0x080138e7
 8013678:	080138e7 	.word	0x080138e7
 801367c:	080138e7 	.word	0x080138e7
 8013680:	08013685 	.word	0x08013685
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801368a:	69db      	ldr	r3, [r3, #28]
 801368c:	2b00      	cmp	r3, #0
 801368e:	d00b      	beq.n	80136a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013696:	69db      	ldr	r3, [r3, #28]
 8013698:	687a      	ldr	r2, [r7, #4]
 801369a:	7c12      	ldrb	r2, [r2, #16]
 801369c:	f107 0108 	add.w	r1, r7, #8
 80136a0:	4610      	mov	r0, r2
 80136a2:	4798      	blx	r3
 80136a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80136a6:	e126      	b.n	80138f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80136a8:	6839      	ldr	r1, [r7, #0]
 80136aa:	6878      	ldr	r0, [r7, #4]
 80136ac:	f000 fb0e 	bl	8013ccc <USBD_CtlError>
        err++;
 80136b0:	7afb      	ldrb	r3, [r7, #11]
 80136b2:	3301      	adds	r3, #1
 80136b4:	72fb      	strb	r3, [r7, #11]
      break;
 80136b6:	e11e      	b.n	80138f6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	687a      	ldr	r2, [r7, #4]
 80136c2:	7c12      	ldrb	r2, [r2, #16]
 80136c4:	f107 0108 	add.w	r1, r7, #8
 80136c8:	4610      	mov	r0, r2
 80136ca:	4798      	blx	r3
 80136cc:	60f8      	str	r0, [r7, #12]
      break;
 80136ce:	e112      	b.n	80138f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	7c1b      	ldrb	r3, [r3, #16]
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	d10d      	bne.n	80136f4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80136de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80136e0:	f107 0208 	add.w	r2, r7, #8
 80136e4:	4610      	mov	r0, r2
 80136e6:	4798      	blx	r3
 80136e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	3301      	adds	r3, #1
 80136ee:	2202      	movs	r2, #2
 80136f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80136f2:	e100      	b.n	80138f6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80136fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136fc:	f107 0208 	add.w	r2, r7, #8
 8013700:	4610      	mov	r0, r2
 8013702:	4798      	blx	r3
 8013704:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	3301      	adds	r3, #1
 801370a:	2202      	movs	r2, #2
 801370c:	701a      	strb	r2, [r3, #0]
      break;
 801370e:	e0f2      	b.n	80138f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013710:	683b      	ldr	r3, [r7, #0]
 8013712:	885b      	ldrh	r3, [r3, #2]
 8013714:	b2db      	uxtb	r3, r3
 8013716:	2b05      	cmp	r3, #5
 8013718:	f200 80ac 	bhi.w	8013874 <USBD_GetDescriptor+0x258>
 801371c:	a201      	add	r2, pc, #4	@ (adr r2, 8013724 <USBD_GetDescriptor+0x108>)
 801371e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013722:	bf00      	nop
 8013724:	0801373d 	.word	0x0801373d
 8013728:	08013771 	.word	0x08013771
 801372c:	080137a5 	.word	0x080137a5
 8013730:	080137d9 	.word	0x080137d9
 8013734:	0801380d 	.word	0x0801380d
 8013738:	08013841 	.word	0x08013841
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013742:	685b      	ldr	r3, [r3, #4]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d00b      	beq.n	8013760 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801374e:	685b      	ldr	r3, [r3, #4]
 8013750:	687a      	ldr	r2, [r7, #4]
 8013752:	7c12      	ldrb	r2, [r2, #16]
 8013754:	f107 0108 	add.w	r1, r7, #8
 8013758:	4610      	mov	r0, r2
 801375a:	4798      	blx	r3
 801375c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801375e:	e091      	b.n	8013884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013760:	6839      	ldr	r1, [r7, #0]
 8013762:	6878      	ldr	r0, [r7, #4]
 8013764:	f000 fab2 	bl	8013ccc <USBD_CtlError>
            err++;
 8013768:	7afb      	ldrb	r3, [r7, #11]
 801376a:	3301      	adds	r3, #1
 801376c:	72fb      	strb	r3, [r7, #11]
          break;
 801376e:	e089      	b.n	8013884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013776:	689b      	ldr	r3, [r3, #8]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d00b      	beq.n	8013794 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013782:	689b      	ldr	r3, [r3, #8]
 8013784:	687a      	ldr	r2, [r7, #4]
 8013786:	7c12      	ldrb	r2, [r2, #16]
 8013788:	f107 0108 	add.w	r1, r7, #8
 801378c:	4610      	mov	r0, r2
 801378e:	4798      	blx	r3
 8013790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013792:	e077      	b.n	8013884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013794:	6839      	ldr	r1, [r7, #0]
 8013796:	6878      	ldr	r0, [r7, #4]
 8013798:	f000 fa98 	bl	8013ccc <USBD_CtlError>
            err++;
 801379c:	7afb      	ldrb	r3, [r7, #11]
 801379e:	3301      	adds	r3, #1
 80137a0:	72fb      	strb	r3, [r7, #11]
          break;
 80137a2:	e06f      	b.n	8013884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137aa:	68db      	ldr	r3, [r3, #12]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d00b      	beq.n	80137c8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137b6:	68db      	ldr	r3, [r3, #12]
 80137b8:	687a      	ldr	r2, [r7, #4]
 80137ba:	7c12      	ldrb	r2, [r2, #16]
 80137bc:	f107 0108 	add.w	r1, r7, #8
 80137c0:	4610      	mov	r0, r2
 80137c2:	4798      	blx	r3
 80137c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80137c6:	e05d      	b.n	8013884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80137c8:	6839      	ldr	r1, [r7, #0]
 80137ca:	6878      	ldr	r0, [r7, #4]
 80137cc:	f000 fa7e 	bl	8013ccc <USBD_CtlError>
            err++;
 80137d0:	7afb      	ldrb	r3, [r7, #11]
 80137d2:	3301      	adds	r3, #1
 80137d4:	72fb      	strb	r3, [r7, #11]
          break;
 80137d6:	e055      	b.n	8013884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137de:	691b      	ldr	r3, [r3, #16]
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d00b      	beq.n	80137fc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137ea:	691b      	ldr	r3, [r3, #16]
 80137ec:	687a      	ldr	r2, [r7, #4]
 80137ee:	7c12      	ldrb	r2, [r2, #16]
 80137f0:	f107 0108 	add.w	r1, r7, #8
 80137f4:	4610      	mov	r0, r2
 80137f6:	4798      	blx	r3
 80137f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80137fa:	e043      	b.n	8013884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80137fc:	6839      	ldr	r1, [r7, #0]
 80137fe:	6878      	ldr	r0, [r7, #4]
 8013800:	f000 fa64 	bl	8013ccc <USBD_CtlError>
            err++;
 8013804:	7afb      	ldrb	r3, [r7, #11]
 8013806:	3301      	adds	r3, #1
 8013808:	72fb      	strb	r3, [r7, #11]
          break;
 801380a:	e03b      	b.n	8013884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013812:	695b      	ldr	r3, [r3, #20]
 8013814:	2b00      	cmp	r3, #0
 8013816:	d00b      	beq.n	8013830 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801381e:	695b      	ldr	r3, [r3, #20]
 8013820:	687a      	ldr	r2, [r7, #4]
 8013822:	7c12      	ldrb	r2, [r2, #16]
 8013824:	f107 0108 	add.w	r1, r7, #8
 8013828:	4610      	mov	r0, r2
 801382a:	4798      	blx	r3
 801382c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801382e:	e029      	b.n	8013884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013830:	6839      	ldr	r1, [r7, #0]
 8013832:	6878      	ldr	r0, [r7, #4]
 8013834:	f000 fa4a 	bl	8013ccc <USBD_CtlError>
            err++;
 8013838:	7afb      	ldrb	r3, [r7, #11]
 801383a:	3301      	adds	r3, #1
 801383c:	72fb      	strb	r3, [r7, #11]
          break;
 801383e:	e021      	b.n	8013884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013846:	699b      	ldr	r3, [r3, #24]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d00b      	beq.n	8013864 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013852:	699b      	ldr	r3, [r3, #24]
 8013854:	687a      	ldr	r2, [r7, #4]
 8013856:	7c12      	ldrb	r2, [r2, #16]
 8013858:	f107 0108 	add.w	r1, r7, #8
 801385c:	4610      	mov	r0, r2
 801385e:	4798      	blx	r3
 8013860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013862:	e00f      	b.n	8013884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013864:	6839      	ldr	r1, [r7, #0]
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	f000 fa30 	bl	8013ccc <USBD_CtlError>
            err++;
 801386c:	7afb      	ldrb	r3, [r7, #11]
 801386e:	3301      	adds	r3, #1
 8013870:	72fb      	strb	r3, [r7, #11]
          break;
 8013872:	e007      	b.n	8013884 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013874:	6839      	ldr	r1, [r7, #0]
 8013876:	6878      	ldr	r0, [r7, #4]
 8013878:	f000 fa28 	bl	8013ccc <USBD_CtlError>
          err++;
 801387c:	7afb      	ldrb	r3, [r7, #11]
 801387e:	3301      	adds	r3, #1
 8013880:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013882:	bf00      	nop
      }
      break;
 8013884:	e037      	b.n	80138f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	7c1b      	ldrb	r3, [r3, #16]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d109      	bne.n	80138a2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013896:	f107 0208 	add.w	r2, r7, #8
 801389a:	4610      	mov	r0, r2
 801389c:	4798      	blx	r3
 801389e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80138a0:	e029      	b.n	80138f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80138a2:	6839      	ldr	r1, [r7, #0]
 80138a4:	6878      	ldr	r0, [r7, #4]
 80138a6:	f000 fa11 	bl	8013ccc <USBD_CtlError>
        err++;
 80138aa:	7afb      	ldrb	r3, [r7, #11]
 80138ac:	3301      	adds	r3, #1
 80138ae:	72fb      	strb	r3, [r7, #11]
      break;
 80138b0:	e021      	b.n	80138f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	7c1b      	ldrb	r3, [r3, #16]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d10d      	bne.n	80138d6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80138c2:	f107 0208 	add.w	r2, r7, #8
 80138c6:	4610      	mov	r0, r2
 80138c8:	4798      	blx	r3
 80138ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	3301      	adds	r3, #1
 80138d0:	2207      	movs	r2, #7
 80138d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80138d4:	e00f      	b.n	80138f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80138d6:	6839      	ldr	r1, [r7, #0]
 80138d8:	6878      	ldr	r0, [r7, #4]
 80138da:	f000 f9f7 	bl	8013ccc <USBD_CtlError>
        err++;
 80138de:	7afb      	ldrb	r3, [r7, #11]
 80138e0:	3301      	adds	r3, #1
 80138e2:	72fb      	strb	r3, [r7, #11]
      break;
 80138e4:	e007      	b.n	80138f6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80138e6:	6839      	ldr	r1, [r7, #0]
 80138e8:	6878      	ldr	r0, [r7, #4]
 80138ea:	f000 f9ef 	bl	8013ccc <USBD_CtlError>
      err++;
 80138ee:	7afb      	ldrb	r3, [r7, #11]
 80138f0:	3301      	adds	r3, #1
 80138f2:	72fb      	strb	r3, [r7, #11]
      break;
 80138f4:	bf00      	nop
  }

  if (err != 0U)
 80138f6:	7afb      	ldrb	r3, [r7, #11]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d11e      	bne.n	801393a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80138fc:	683b      	ldr	r3, [r7, #0]
 80138fe:	88db      	ldrh	r3, [r3, #6]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d016      	beq.n	8013932 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013904:	893b      	ldrh	r3, [r7, #8]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d00e      	beq.n	8013928 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801390a:	683b      	ldr	r3, [r7, #0]
 801390c:	88da      	ldrh	r2, [r3, #6]
 801390e:	893b      	ldrh	r3, [r7, #8]
 8013910:	4293      	cmp	r3, r2
 8013912:	bf28      	it	cs
 8013914:	4613      	movcs	r3, r2
 8013916:	b29b      	uxth	r3, r3
 8013918:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801391a:	893b      	ldrh	r3, [r7, #8]
 801391c:	461a      	mov	r2, r3
 801391e:	68f9      	ldr	r1, [r7, #12]
 8013920:	6878      	ldr	r0, [r7, #4]
 8013922:	f000 fa44 	bl	8013dae <USBD_CtlSendData>
 8013926:	e009      	b.n	801393c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013928:	6839      	ldr	r1, [r7, #0]
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	f000 f9ce 	bl	8013ccc <USBD_CtlError>
 8013930:	e004      	b.n	801393c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013932:	6878      	ldr	r0, [r7, #4]
 8013934:	f000 fa95 	bl	8013e62 <USBD_CtlSendStatus>
 8013938:	e000      	b.n	801393c <USBD_GetDescriptor+0x320>
    return;
 801393a:	bf00      	nop
  }
}
 801393c:	3710      	adds	r7, #16
 801393e:	46bd      	mov	sp, r7
 8013940:	bd80      	pop	{r7, pc}
 8013942:	bf00      	nop

08013944 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b084      	sub	sp, #16
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
 801394c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801394e:	683b      	ldr	r3, [r7, #0]
 8013950:	889b      	ldrh	r3, [r3, #4]
 8013952:	2b00      	cmp	r3, #0
 8013954:	d131      	bne.n	80139ba <USBD_SetAddress+0x76>
 8013956:	683b      	ldr	r3, [r7, #0]
 8013958:	88db      	ldrh	r3, [r3, #6]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d12d      	bne.n	80139ba <USBD_SetAddress+0x76>
 801395e:	683b      	ldr	r3, [r7, #0]
 8013960:	885b      	ldrh	r3, [r3, #2]
 8013962:	2b7f      	cmp	r3, #127	@ 0x7f
 8013964:	d829      	bhi.n	80139ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013966:	683b      	ldr	r3, [r7, #0]
 8013968:	885b      	ldrh	r3, [r3, #2]
 801396a:	b2db      	uxtb	r3, r3
 801396c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013970:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013978:	b2db      	uxtb	r3, r3
 801397a:	2b03      	cmp	r3, #3
 801397c:	d104      	bne.n	8013988 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801397e:	6839      	ldr	r1, [r7, #0]
 8013980:	6878      	ldr	r0, [r7, #4]
 8013982:	f000 f9a3 	bl	8013ccc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013986:	e01d      	b.n	80139c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	7bfa      	ldrb	r2, [r7, #15]
 801398c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013990:	7bfb      	ldrb	r3, [r7, #15]
 8013992:	4619      	mov	r1, r3
 8013994:	6878      	ldr	r0, [r7, #4]
 8013996:	f003 ff07 	bl	80177a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801399a:	6878      	ldr	r0, [r7, #4]
 801399c:	f000 fa61 	bl	8013e62 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80139a0:	7bfb      	ldrb	r3, [r7, #15]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d004      	beq.n	80139b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	2202      	movs	r2, #2
 80139aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80139ae:	e009      	b.n	80139c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2201      	movs	r2, #1
 80139b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80139b8:	e004      	b.n	80139c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80139ba:	6839      	ldr	r1, [r7, #0]
 80139bc:	6878      	ldr	r0, [r7, #4]
 80139be:	f000 f985 	bl	8013ccc <USBD_CtlError>
  }
}
 80139c2:	bf00      	nop
 80139c4:	bf00      	nop
 80139c6:	3710      	adds	r7, #16
 80139c8:	46bd      	mov	sp, r7
 80139ca:	bd80      	pop	{r7, pc}

080139cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b084      	sub	sp, #16
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	6078      	str	r0, [r7, #4]
 80139d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80139d6:	2300      	movs	r3, #0
 80139d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80139da:	683b      	ldr	r3, [r7, #0]
 80139dc:	885b      	ldrh	r3, [r3, #2]
 80139de:	b2da      	uxtb	r2, r3
 80139e0:	4b4c      	ldr	r3, [pc, #304]	@ (8013b14 <USBD_SetConfig+0x148>)
 80139e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80139e4:	4b4b      	ldr	r3, [pc, #300]	@ (8013b14 <USBD_SetConfig+0x148>)
 80139e6:	781b      	ldrb	r3, [r3, #0]
 80139e8:	2b01      	cmp	r3, #1
 80139ea:	d905      	bls.n	80139f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80139ec:	6839      	ldr	r1, [r7, #0]
 80139ee:	6878      	ldr	r0, [r7, #4]
 80139f0:	f000 f96c 	bl	8013ccc <USBD_CtlError>
    return USBD_FAIL;
 80139f4:	2303      	movs	r3, #3
 80139f6:	e088      	b.n	8013b0a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139fe:	b2db      	uxtb	r3, r3
 8013a00:	2b02      	cmp	r3, #2
 8013a02:	d002      	beq.n	8013a0a <USBD_SetConfig+0x3e>
 8013a04:	2b03      	cmp	r3, #3
 8013a06:	d025      	beq.n	8013a54 <USBD_SetConfig+0x88>
 8013a08:	e071      	b.n	8013aee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013a0a:	4b42      	ldr	r3, [pc, #264]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a0c:	781b      	ldrb	r3, [r3, #0]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d01c      	beq.n	8013a4c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013a12:	4b40      	ldr	r3, [pc, #256]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a14:	781b      	ldrb	r3, [r3, #0]
 8013a16:	461a      	mov	r2, r3
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a1e:	781b      	ldrb	r3, [r3, #0]
 8013a20:	4619      	mov	r1, r3
 8013a22:	6878      	ldr	r0, [r7, #4]
 8013a24:	f7ff f990 	bl	8012d48 <USBD_SetClassConfig>
 8013a28:	4603      	mov	r3, r0
 8013a2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013a2c:	7bfb      	ldrb	r3, [r7, #15]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d004      	beq.n	8013a3c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8013a32:	6839      	ldr	r1, [r7, #0]
 8013a34:	6878      	ldr	r0, [r7, #4]
 8013a36:	f000 f949 	bl	8013ccc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013a3a:	e065      	b.n	8013b08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013a3c:	6878      	ldr	r0, [r7, #4]
 8013a3e:	f000 fa10 	bl	8013e62 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	2203      	movs	r2, #3
 8013a46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013a4a:	e05d      	b.n	8013b08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013a4c:	6878      	ldr	r0, [r7, #4]
 8013a4e:	f000 fa08 	bl	8013e62 <USBD_CtlSendStatus>
      break;
 8013a52:	e059      	b.n	8013b08 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013a54:	4b2f      	ldr	r3, [pc, #188]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a56:	781b      	ldrb	r3, [r3, #0]
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d112      	bne.n	8013a82 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	2202      	movs	r2, #2
 8013a60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013a64:	4b2b      	ldr	r3, [pc, #172]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a66:	781b      	ldrb	r3, [r3, #0]
 8013a68:	461a      	mov	r2, r3
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013a6e:	4b29      	ldr	r3, [pc, #164]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a70:	781b      	ldrb	r3, [r3, #0]
 8013a72:	4619      	mov	r1, r3
 8013a74:	6878      	ldr	r0, [r7, #4]
 8013a76:	f7ff f983 	bl	8012d80 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013a7a:	6878      	ldr	r0, [r7, #4]
 8013a7c:	f000 f9f1 	bl	8013e62 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013a80:	e042      	b.n	8013b08 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013a82:	4b24      	ldr	r3, [pc, #144]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013a84:	781b      	ldrb	r3, [r3, #0]
 8013a86:	461a      	mov	r2, r3
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	685b      	ldr	r3, [r3, #4]
 8013a8c:	429a      	cmp	r2, r3
 8013a8e:	d02a      	beq.n	8013ae6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	685b      	ldr	r3, [r3, #4]
 8013a94:	b2db      	uxtb	r3, r3
 8013a96:	4619      	mov	r1, r3
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f7ff f971 	bl	8012d80 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013aa0:	781b      	ldrb	r3, [r3, #0]
 8013aa2:	461a      	mov	r2, r3
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013aaa:	781b      	ldrb	r3, [r3, #0]
 8013aac:	4619      	mov	r1, r3
 8013aae:	6878      	ldr	r0, [r7, #4]
 8013ab0:	f7ff f94a 	bl	8012d48 <USBD_SetClassConfig>
 8013ab4:	4603      	mov	r3, r0
 8013ab6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013ab8:	7bfb      	ldrb	r3, [r7, #15]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d00f      	beq.n	8013ade <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013abe:	6839      	ldr	r1, [r7, #0]
 8013ac0:	6878      	ldr	r0, [r7, #4]
 8013ac2:	f000 f903 	bl	8013ccc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	685b      	ldr	r3, [r3, #4]
 8013aca:	b2db      	uxtb	r3, r3
 8013acc:	4619      	mov	r1, r3
 8013ace:	6878      	ldr	r0, [r7, #4]
 8013ad0:	f7ff f956 	bl	8012d80 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	2202      	movs	r2, #2
 8013ad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013adc:	e014      	b.n	8013b08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013ade:	6878      	ldr	r0, [r7, #4]
 8013ae0:	f000 f9bf 	bl	8013e62 <USBD_CtlSendStatus>
      break;
 8013ae4:	e010      	b.n	8013b08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013ae6:	6878      	ldr	r0, [r7, #4]
 8013ae8:	f000 f9bb 	bl	8013e62 <USBD_CtlSendStatus>
      break;
 8013aec:	e00c      	b.n	8013b08 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8013aee:	6839      	ldr	r1, [r7, #0]
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f000 f8eb 	bl	8013ccc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013af6:	4b07      	ldr	r3, [pc, #28]	@ (8013b14 <USBD_SetConfig+0x148>)
 8013af8:	781b      	ldrb	r3, [r3, #0]
 8013afa:	4619      	mov	r1, r3
 8013afc:	6878      	ldr	r0, [r7, #4]
 8013afe:	f7ff f93f 	bl	8012d80 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013b02:	2303      	movs	r3, #3
 8013b04:	73fb      	strb	r3, [r7, #15]
      break;
 8013b06:	bf00      	nop
  }

  return ret;
 8013b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	3710      	adds	r7, #16
 8013b0e:	46bd      	mov	sp, r7
 8013b10:	bd80      	pop	{r7, pc}
 8013b12:	bf00      	nop
 8013b14:	20002989 	.word	0x20002989

08013b18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b18:	b580      	push	{r7, lr}
 8013b1a:	b082      	sub	sp, #8
 8013b1c:	af00      	add	r7, sp, #0
 8013b1e:	6078      	str	r0, [r7, #4]
 8013b20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013b22:	683b      	ldr	r3, [r7, #0]
 8013b24:	88db      	ldrh	r3, [r3, #6]
 8013b26:	2b01      	cmp	r3, #1
 8013b28:	d004      	beq.n	8013b34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013b2a:	6839      	ldr	r1, [r7, #0]
 8013b2c:	6878      	ldr	r0, [r7, #4]
 8013b2e:	f000 f8cd 	bl	8013ccc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013b32:	e023      	b.n	8013b7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b3a:	b2db      	uxtb	r3, r3
 8013b3c:	2b02      	cmp	r3, #2
 8013b3e:	dc02      	bgt.n	8013b46 <USBD_GetConfig+0x2e>
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	dc03      	bgt.n	8013b4c <USBD_GetConfig+0x34>
 8013b44:	e015      	b.n	8013b72 <USBD_GetConfig+0x5a>
 8013b46:	2b03      	cmp	r3, #3
 8013b48:	d00b      	beq.n	8013b62 <USBD_GetConfig+0x4a>
 8013b4a:	e012      	b.n	8013b72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2200      	movs	r2, #0
 8013b50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	3308      	adds	r3, #8
 8013b56:	2201      	movs	r2, #1
 8013b58:	4619      	mov	r1, r3
 8013b5a:	6878      	ldr	r0, [r7, #4]
 8013b5c:	f000 f927 	bl	8013dae <USBD_CtlSendData>
        break;
 8013b60:	e00c      	b.n	8013b7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	3304      	adds	r3, #4
 8013b66:	2201      	movs	r2, #1
 8013b68:	4619      	mov	r1, r3
 8013b6a:	6878      	ldr	r0, [r7, #4]
 8013b6c:	f000 f91f 	bl	8013dae <USBD_CtlSendData>
        break;
 8013b70:	e004      	b.n	8013b7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013b72:	6839      	ldr	r1, [r7, #0]
 8013b74:	6878      	ldr	r0, [r7, #4]
 8013b76:	f000 f8a9 	bl	8013ccc <USBD_CtlError>
        break;
 8013b7a:	bf00      	nop
}
 8013b7c:	bf00      	nop
 8013b7e:	3708      	adds	r7, #8
 8013b80:	46bd      	mov	sp, r7
 8013b82:	bd80      	pop	{r7, pc}

08013b84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b082      	sub	sp, #8
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	6078      	str	r0, [r7, #4]
 8013b8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b94:	b2db      	uxtb	r3, r3
 8013b96:	3b01      	subs	r3, #1
 8013b98:	2b02      	cmp	r3, #2
 8013b9a:	d81e      	bhi.n	8013bda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013b9c:	683b      	ldr	r3, [r7, #0]
 8013b9e:	88db      	ldrh	r3, [r3, #6]
 8013ba0:	2b02      	cmp	r3, #2
 8013ba2:	d004      	beq.n	8013bae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013ba4:	6839      	ldr	r1, [r7, #0]
 8013ba6:	6878      	ldr	r0, [r7, #4]
 8013ba8:	f000 f890 	bl	8013ccc <USBD_CtlError>
        break;
 8013bac:	e01a      	b.n	8013be4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2201      	movs	r2, #1
 8013bb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d005      	beq.n	8013bca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	68db      	ldr	r3, [r3, #12]
 8013bc2:	f043 0202 	orr.w	r2, r3, #2
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	330c      	adds	r3, #12
 8013bce:	2202      	movs	r2, #2
 8013bd0:	4619      	mov	r1, r3
 8013bd2:	6878      	ldr	r0, [r7, #4]
 8013bd4:	f000 f8eb 	bl	8013dae <USBD_CtlSendData>
      break;
 8013bd8:	e004      	b.n	8013be4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013bda:	6839      	ldr	r1, [r7, #0]
 8013bdc:	6878      	ldr	r0, [r7, #4]
 8013bde:	f000 f875 	bl	8013ccc <USBD_CtlError>
      break;
 8013be2:	bf00      	nop
  }
}
 8013be4:	bf00      	nop
 8013be6:	3708      	adds	r7, #8
 8013be8:	46bd      	mov	sp, r7
 8013bea:	bd80      	pop	{r7, pc}

08013bec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b082      	sub	sp, #8
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	6078      	str	r0, [r7, #4]
 8013bf4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013bf6:	683b      	ldr	r3, [r7, #0]
 8013bf8:	885b      	ldrh	r3, [r3, #2]
 8013bfa:	2b01      	cmp	r3, #1
 8013bfc:	d106      	bne.n	8013c0c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	2201      	movs	r2, #1
 8013c02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013c06:	6878      	ldr	r0, [r7, #4]
 8013c08:	f000 f92b 	bl	8013e62 <USBD_CtlSendStatus>
  }
}
 8013c0c:	bf00      	nop
 8013c0e:	3708      	adds	r7, #8
 8013c10:	46bd      	mov	sp, r7
 8013c12:	bd80      	pop	{r7, pc}

08013c14 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c14:	b580      	push	{r7, lr}
 8013c16:	b082      	sub	sp, #8
 8013c18:	af00      	add	r7, sp, #0
 8013c1a:	6078      	str	r0, [r7, #4]
 8013c1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c24:	b2db      	uxtb	r3, r3
 8013c26:	3b01      	subs	r3, #1
 8013c28:	2b02      	cmp	r3, #2
 8013c2a:	d80b      	bhi.n	8013c44 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013c2c:	683b      	ldr	r3, [r7, #0]
 8013c2e:	885b      	ldrh	r3, [r3, #2]
 8013c30:	2b01      	cmp	r3, #1
 8013c32:	d10c      	bne.n	8013c4e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	2200      	movs	r2, #0
 8013c38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013c3c:	6878      	ldr	r0, [r7, #4]
 8013c3e:	f000 f910 	bl	8013e62 <USBD_CtlSendStatus>
      }
      break;
 8013c42:	e004      	b.n	8013c4e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013c44:	6839      	ldr	r1, [r7, #0]
 8013c46:	6878      	ldr	r0, [r7, #4]
 8013c48:	f000 f840 	bl	8013ccc <USBD_CtlError>
      break;
 8013c4c:	e000      	b.n	8013c50 <USBD_ClrFeature+0x3c>
      break;
 8013c4e:	bf00      	nop
  }
}
 8013c50:	bf00      	nop
 8013c52:	3708      	adds	r7, #8
 8013c54:	46bd      	mov	sp, r7
 8013c56:	bd80      	pop	{r7, pc}

08013c58 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b084      	sub	sp, #16
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	6078      	str	r0, [r7, #4]
 8013c60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013c62:	683b      	ldr	r3, [r7, #0]
 8013c64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	781a      	ldrb	r2, [r3, #0]
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013c6e:	68fb      	ldr	r3, [r7, #12]
 8013c70:	3301      	adds	r3, #1
 8013c72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	781a      	ldrb	r2, [r3, #0]
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	3301      	adds	r3, #1
 8013c80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013c82:	68f8      	ldr	r0, [r7, #12]
 8013c84:	f7ff fa90 	bl	80131a8 <SWAPBYTE>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	461a      	mov	r2, r3
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	3301      	adds	r3, #1
 8013c94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	3301      	adds	r3, #1
 8013c9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013c9c:	68f8      	ldr	r0, [r7, #12]
 8013c9e:	f7ff fa83 	bl	80131a8 <SWAPBYTE>
 8013ca2:	4603      	mov	r3, r0
 8013ca4:	461a      	mov	r2, r3
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	3301      	adds	r3, #1
 8013cae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	3301      	adds	r3, #1
 8013cb4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013cb6:	68f8      	ldr	r0, [r7, #12]
 8013cb8:	f7ff fa76 	bl	80131a8 <SWAPBYTE>
 8013cbc:	4603      	mov	r3, r0
 8013cbe:	461a      	mov	r2, r3
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	80da      	strh	r2, [r3, #6]
}
 8013cc4:	bf00      	nop
 8013cc6:	3710      	adds	r7, #16
 8013cc8:	46bd      	mov	sp, r7
 8013cca:	bd80      	pop	{r7, pc}

08013ccc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ccc:	b580      	push	{r7, lr}
 8013cce:	b082      	sub	sp, #8
 8013cd0:	af00      	add	r7, sp, #0
 8013cd2:	6078      	str	r0, [r7, #4]
 8013cd4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013cd6:	2180      	movs	r1, #128	@ 0x80
 8013cd8:	6878      	ldr	r0, [r7, #4]
 8013cda:	f003 fcfb 	bl	80176d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013cde:	2100      	movs	r1, #0
 8013ce0:	6878      	ldr	r0, [r7, #4]
 8013ce2:	f003 fcf7 	bl	80176d4 <USBD_LL_StallEP>
}
 8013ce6:	bf00      	nop
 8013ce8:	3708      	adds	r7, #8
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bd80      	pop	{r7, pc}

08013cee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013cee:	b580      	push	{r7, lr}
 8013cf0:	b086      	sub	sp, #24
 8013cf2:	af00      	add	r7, sp, #0
 8013cf4:	60f8      	str	r0, [r7, #12]
 8013cf6:	60b9      	str	r1, [r7, #8]
 8013cf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d036      	beq.n	8013d72 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013d08:	6938      	ldr	r0, [r7, #16]
 8013d0a:	f000 f836 	bl	8013d7a <USBD_GetLen>
 8013d0e:	4603      	mov	r3, r0
 8013d10:	3301      	adds	r3, #1
 8013d12:	b29b      	uxth	r3, r3
 8013d14:	005b      	lsls	r3, r3, #1
 8013d16:	b29a      	uxth	r2, r3
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013d1c:	7dfb      	ldrb	r3, [r7, #23]
 8013d1e:	68ba      	ldr	r2, [r7, #8]
 8013d20:	4413      	add	r3, r2
 8013d22:	687a      	ldr	r2, [r7, #4]
 8013d24:	7812      	ldrb	r2, [r2, #0]
 8013d26:	701a      	strb	r2, [r3, #0]
  idx++;
 8013d28:	7dfb      	ldrb	r3, [r7, #23]
 8013d2a:	3301      	adds	r3, #1
 8013d2c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013d2e:	7dfb      	ldrb	r3, [r7, #23]
 8013d30:	68ba      	ldr	r2, [r7, #8]
 8013d32:	4413      	add	r3, r2
 8013d34:	2203      	movs	r2, #3
 8013d36:	701a      	strb	r2, [r3, #0]
  idx++;
 8013d38:	7dfb      	ldrb	r3, [r7, #23]
 8013d3a:	3301      	adds	r3, #1
 8013d3c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013d3e:	e013      	b.n	8013d68 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8013d40:	7dfb      	ldrb	r3, [r7, #23]
 8013d42:	68ba      	ldr	r2, [r7, #8]
 8013d44:	4413      	add	r3, r2
 8013d46:	693a      	ldr	r2, [r7, #16]
 8013d48:	7812      	ldrb	r2, [r2, #0]
 8013d4a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013d4c:	693b      	ldr	r3, [r7, #16]
 8013d4e:	3301      	adds	r3, #1
 8013d50:	613b      	str	r3, [r7, #16]
    idx++;
 8013d52:	7dfb      	ldrb	r3, [r7, #23]
 8013d54:	3301      	adds	r3, #1
 8013d56:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013d58:	7dfb      	ldrb	r3, [r7, #23]
 8013d5a:	68ba      	ldr	r2, [r7, #8]
 8013d5c:	4413      	add	r3, r2
 8013d5e:	2200      	movs	r2, #0
 8013d60:	701a      	strb	r2, [r3, #0]
    idx++;
 8013d62:	7dfb      	ldrb	r3, [r7, #23]
 8013d64:	3301      	adds	r3, #1
 8013d66:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013d68:	693b      	ldr	r3, [r7, #16]
 8013d6a:	781b      	ldrb	r3, [r3, #0]
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d1e7      	bne.n	8013d40 <USBD_GetString+0x52>
 8013d70:	e000      	b.n	8013d74 <USBD_GetString+0x86>
    return;
 8013d72:	bf00      	nop
  }
}
 8013d74:	3718      	adds	r7, #24
 8013d76:	46bd      	mov	sp, r7
 8013d78:	bd80      	pop	{r7, pc}

08013d7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013d7a:	b480      	push	{r7}
 8013d7c:	b085      	sub	sp, #20
 8013d7e:	af00      	add	r7, sp, #0
 8013d80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013d82:	2300      	movs	r3, #0
 8013d84:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013d8a:	e005      	b.n	8013d98 <USBD_GetLen+0x1e>
  {
    len++;
 8013d8c:	7bfb      	ldrb	r3, [r7, #15]
 8013d8e:	3301      	adds	r3, #1
 8013d90:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	3301      	adds	r3, #1
 8013d96:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013d98:	68bb      	ldr	r3, [r7, #8]
 8013d9a:	781b      	ldrb	r3, [r3, #0]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d1f5      	bne.n	8013d8c <USBD_GetLen+0x12>
  }

  return len;
 8013da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8013da2:	4618      	mov	r0, r3
 8013da4:	3714      	adds	r7, #20
 8013da6:	46bd      	mov	sp, r7
 8013da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dac:	4770      	bx	lr

08013dae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013dae:	b580      	push	{r7, lr}
 8013db0:	b084      	sub	sp, #16
 8013db2:	af00      	add	r7, sp, #0
 8013db4:	60f8      	str	r0, [r7, #12]
 8013db6:	60b9      	str	r1, [r7, #8]
 8013db8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	2202      	movs	r2, #2
 8013dbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	687a      	ldr	r2, [r7, #4]
 8013dc6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	687a      	ldr	r2, [r7, #4]
 8013dcc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	68ba      	ldr	r2, [r7, #8]
 8013dd2:	2100      	movs	r1, #0
 8013dd4:	68f8      	ldr	r0, [r7, #12]
 8013dd6:	f003 fd06 	bl	80177e6 <USBD_LL_Transmit>

  return USBD_OK;
 8013dda:	2300      	movs	r3, #0
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3710      	adds	r7, #16
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}

08013de4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b084      	sub	sp, #16
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	60f8      	str	r0, [r7, #12]
 8013dec:	60b9      	str	r1, [r7, #8]
 8013dee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	68ba      	ldr	r2, [r7, #8]
 8013df4:	2100      	movs	r1, #0
 8013df6:	68f8      	ldr	r0, [r7, #12]
 8013df8:	f003 fcf5 	bl	80177e6 <USBD_LL_Transmit>

  return USBD_OK;
 8013dfc:	2300      	movs	r3, #0
}
 8013dfe:	4618      	mov	r0, r3
 8013e00:	3710      	adds	r7, #16
 8013e02:	46bd      	mov	sp, r7
 8013e04:	bd80      	pop	{r7, pc}

08013e06 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013e06:	b580      	push	{r7, lr}
 8013e08:	b084      	sub	sp, #16
 8013e0a:	af00      	add	r7, sp, #0
 8013e0c:	60f8      	str	r0, [r7, #12]
 8013e0e:	60b9      	str	r1, [r7, #8]
 8013e10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	2203      	movs	r2, #3
 8013e16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013e1a:	68fb      	ldr	r3, [r7, #12]
 8013e1c:	687a      	ldr	r2, [r7, #4]
 8013e1e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	687a      	ldr	r2, [r7, #4]
 8013e26:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	68ba      	ldr	r2, [r7, #8]
 8013e2e:	2100      	movs	r1, #0
 8013e30:	68f8      	ldr	r0, [r7, #12]
 8013e32:	f003 fcf9 	bl	8017828 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013e36:	2300      	movs	r3, #0
}
 8013e38:	4618      	mov	r0, r3
 8013e3a:	3710      	adds	r7, #16
 8013e3c:	46bd      	mov	sp, r7
 8013e3e:	bd80      	pop	{r7, pc}

08013e40 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b084      	sub	sp, #16
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	60f8      	str	r0, [r7, #12]
 8013e48:	60b9      	str	r1, [r7, #8]
 8013e4a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	68ba      	ldr	r2, [r7, #8]
 8013e50:	2100      	movs	r1, #0
 8013e52:	68f8      	ldr	r0, [r7, #12]
 8013e54:	f003 fce8 	bl	8017828 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013e58:	2300      	movs	r3, #0
}
 8013e5a:	4618      	mov	r0, r3
 8013e5c:	3710      	adds	r7, #16
 8013e5e:	46bd      	mov	sp, r7
 8013e60:	bd80      	pop	{r7, pc}

08013e62 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013e62:	b580      	push	{r7, lr}
 8013e64:	b082      	sub	sp, #8
 8013e66:	af00      	add	r7, sp, #0
 8013e68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	2204      	movs	r2, #4
 8013e6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013e72:	2300      	movs	r3, #0
 8013e74:	2200      	movs	r2, #0
 8013e76:	2100      	movs	r1, #0
 8013e78:	6878      	ldr	r0, [r7, #4]
 8013e7a:	f003 fcb4 	bl	80177e6 <USBD_LL_Transmit>

  return USBD_OK;
 8013e7e:	2300      	movs	r3, #0
}
 8013e80:	4618      	mov	r0, r3
 8013e82:	3708      	adds	r7, #8
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bd80      	pop	{r7, pc}

08013e88 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b082      	sub	sp, #8
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	2205      	movs	r2, #5
 8013e94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013e98:	2300      	movs	r3, #0
 8013e9a:	2200      	movs	r2, #0
 8013e9c:	2100      	movs	r1, #0
 8013e9e:	6878      	ldr	r0, [r7, #4]
 8013ea0:	f003 fcc2 	bl	8017828 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013ea4:	2300      	movs	r3, #0
}
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	3708      	adds	r7, #8
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	bd80      	pop	{r7, pc}
	...

08013eb0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b084      	sub	sp, #16
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	4603      	mov	r3, r0
 8013eb8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8013eba:	79fb      	ldrb	r3, [r7, #7]
 8013ebc:	4a08      	ldr	r2, [pc, #32]	@ (8013ee0 <disk_status+0x30>)
 8013ebe:	009b      	lsls	r3, r3, #2
 8013ec0:	4413      	add	r3, r2
 8013ec2:	685b      	ldr	r3, [r3, #4]
 8013ec4:	685b      	ldr	r3, [r3, #4]
 8013ec6:	79fa      	ldrb	r2, [r7, #7]
 8013ec8:	4905      	ldr	r1, [pc, #20]	@ (8013ee0 <disk_status+0x30>)
 8013eca:	440a      	add	r2, r1
 8013ecc:	7a12      	ldrb	r2, [r2, #8]
 8013ece:	4610      	mov	r0, r2
 8013ed0:	4798      	blx	r3
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8013ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ed8:	4618      	mov	r0, r3
 8013eda:	3710      	adds	r7, #16
 8013edc:	46bd      	mov	sp, r7
 8013ede:	bd80      	pop	{r7, pc}
 8013ee0:	20002bb4 	.word	0x20002bb4

08013ee4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b084      	sub	sp, #16
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	4603      	mov	r3, r0
 8013eec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8013eee:	2300      	movs	r3, #0
 8013ef0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8013ef2:	79fb      	ldrb	r3, [r7, #7]
 8013ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8013f2c <disk_initialize+0x48>)
 8013ef6:	5cd3      	ldrb	r3, [r2, r3]
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d111      	bne.n	8013f20 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8013efc:	79fb      	ldrb	r3, [r7, #7]
 8013efe:	4a0b      	ldr	r2, [pc, #44]	@ (8013f2c <disk_initialize+0x48>)
 8013f00:	2101      	movs	r1, #1
 8013f02:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8013f04:	79fb      	ldrb	r3, [r7, #7]
 8013f06:	4a09      	ldr	r2, [pc, #36]	@ (8013f2c <disk_initialize+0x48>)
 8013f08:	009b      	lsls	r3, r3, #2
 8013f0a:	4413      	add	r3, r2
 8013f0c:	685b      	ldr	r3, [r3, #4]
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	79fa      	ldrb	r2, [r7, #7]
 8013f12:	4906      	ldr	r1, [pc, #24]	@ (8013f2c <disk_initialize+0x48>)
 8013f14:	440a      	add	r2, r1
 8013f16:	7a12      	ldrb	r2, [r2, #8]
 8013f18:	4610      	mov	r0, r2
 8013f1a:	4798      	blx	r3
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8013f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f22:	4618      	mov	r0, r3
 8013f24:	3710      	adds	r7, #16
 8013f26:	46bd      	mov	sp, r7
 8013f28:	bd80      	pop	{r7, pc}
 8013f2a:	bf00      	nop
 8013f2c:	20002bb4 	.word	0x20002bb4

08013f30 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8013f30:	b590      	push	{r4, r7, lr}
 8013f32:	b087      	sub	sp, #28
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	60b9      	str	r1, [r7, #8]
 8013f38:	607a      	str	r2, [r7, #4]
 8013f3a:	603b      	str	r3, [r7, #0]
 8013f3c:	4603      	mov	r3, r0
 8013f3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8013f40:	7bfb      	ldrb	r3, [r7, #15]
 8013f42:	4a0a      	ldr	r2, [pc, #40]	@ (8013f6c <disk_read+0x3c>)
 8013f44:	009b      	lsls	r3, r3, #2
 8013f46:	4413      	add	r3, r2
 8013f48:	685b      	ldr	r3, [r3, #4]
 8013f4a:	689c      	ldr	r4, [r3, #8]
 8013f4c:	7bfb      	ldrb	r3, [r7, #15]
 8013f4e:	4a07      	ldr	r2, [pc, #28]	@ (8013f6c <disk_read+0x3c>)
 8013f50:	4413      	add	r3, r2
 8013f52:	7a18      	ldrb	r0, [r3, #8]
 8013f54:	683b      	ldr	r3, [r7, #0]
 8013f56:	687a      	ldr	r2, [r7, #4]
 8013f58:	68b9      	ldr	r1, [r7, #8]
 8013f5a:	47a0      	blx	r4
 8013f5c:	4603      	mov	r3, r0
 8013f5e:	75fb      	strb	r3, [r7, #23]
  return res;
 8013f60:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f62:	4618      	mov	r0, r3
 8013f64:	371c      	adds	r7, #28
 8013f66:	46bd      	mov	sp, r7
 8013f68:	bd90      	pop	{r4, r7, pc}
 8013f6a:	bf00      	nop
 8013f6c:	20002bb4 	.word	0x20002bb4

08013f70 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8013f70:	b590      	push	{r4, r7, lr}
 8013f72:	b087      	sub	sp, #28
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	60b9      	str	r1, [r7, #8]
 8013f78:	607a      	str	r2, [r7, #4]
 8013f7a:	603b      	str	r3, [r7, #0]
 8013f7c:	4603      	mov	r3, r0
 8013f7e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8013f80:	7bfb      	ldrb	r3, [r7, #15]
 8013f82:	4a0a      	ldr	r2, [pc, #40]	@ (8013fac <disk_write+0x3c>)
 8013f84:	009b      	lsls	r3, r3, #2
 8013f86:	4413      	add	r3, r2
 8013f88:	685b      	ldr	r3, [r3, #4]
 8013f8a:	68dc      	ldr	r4, [r3, #12]
 8013f8c:	7bfb      	ldrb	r3, [r7, #15]
 8013f8e:	4a07      	ldr	r2, [pc, #28]	@ (8013fac <disk_write+0x3c>)
 8013f90:	4413      	add	r3, r2
 8013f92:	7a18      	ldrb	r0, [r3, #8]
 8013f94:	683b      	ldr	r3, [r7, #0]
 8013f96:	687a      	ldr	r2, [r7, #4]
 8013f98:	68b9      	ldr	r1, [r7, #8]
 8013f9a:	47a0      	blx	r4
 8013f9c:	4603      	mov	r3, r0
 8013f9e:	75fb      	strb	r3, [r7, #23]
  return res;
 8013fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	371c      	adds	r7, #28
 8013fa6:	46bd      	mov	sp, r7
 8013fa8:	bd90      	pop	{r4, r7, pc}
 8013faa:	bf00      	nop
 8013fac:	20002bb4 	.word	0x20002bb4

08013fb0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8013fb0:	b580      	push	{r7, lr}
 8013fb2:	b084      	sub	sp, #16
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	603a      	str	r2, [r7, #0]
 8013fba:	71fb      	strb	r3, [r7, #7]
 8013fbc:	460b      	mov	r3, r1
 8013fbe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8013fc0:	79fb      	ldrb	r3, [r7, #7]
 8013fc2:	4a09      	ldr	r2, [pc, #36]	@ (8013fe8 <disk_ioctl+0x38>)
 8013fc4:	009b      	lsls	r3, r3, #2
 8013fc6:	4413      	add	r3, r2
 8013fc8:	685b      	ldr	r3, [r3, #4]
 8013fca:	691b      	ldr	r3, [r3, #16]
 8013fcc:	79fa      	ldrb	r2, [r7, #7]
 8013fce:	4906      	ldr	r1, [pc, #24]	@ (8013fe8 <disk_ioctl+0x38>)
 8013fd0:	440a      	add	r2, r1
 8013fd2:	7a10      	ldrb	r0, [r2, #8]
 8013fd4:	79b9      	ldrb	r1, [r7, #6]
 8013fd6:	683a      	ldr	r2, [r7, #0]
 8013fd8:	4798      	blx	r3
 8013fda:	4603      	mov	r3, r0
 8013fdc:	73fb      	strb	r3, [r7, #15]
  return res;
 8013fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	3710      	adds	r7, #16
 8013fe4:	46bd      	mov	sp, r7
 8013fe6:	bd80      	pop	{r7, pc}
 8013fe8:	20002bb4 	.word	0x20002bb4

08013fec <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8013fec:	b480      	push	{r7}
 8013fee:	b085      	sub	sp, #20
 8013ff0:	af00      	add	r7, sp, #0
 8013ff2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	3301      	adds	r3, #1
 8013ff8:	781b      	ldrb	r3, [r3, #0]
 8013ffa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8013ffc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014000:	021b      	lsls	r3, r3, #8
 8014002:	b21a      	sxth	r2, r3
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	781b      	ldrb	r3, [r3, #0]
 8014008:	b21b      	sxth	r3, r3
 801400a:	4313      	orrs	r3, r2
 801400c:	b21b      	sxth	r3, r3
 801400e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014010:	89fb      	ldrh	r3, [r7, #14]
}
 8014012:	4618      	mov	r0, r3
 8014014:	3714      	adds	r7, #20
 8014016:	46bd      	mov	sp, r7
 8014018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801401c:	4770      	bx	lr

0801401e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801401e:	b480      	push	{r7}
 8014020:	b085      	sub	sp, #20
 8014022:	af00      	add	r7, sp, #0
 8014024:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	3303      	adds	r3, #3
 801402a:	781b      	ldrb	r3, [r3, #0]
 801402c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	021b      	lsls	r3, r3, #8
 8014032:	687a      	ldr	r2, [r7, #4]
 8014034:	3202      	adds	r2, #2
 8014036:	7812      	ldrb	r2, [r2, #0]
 8014038:	4313      	orrs	r3, r2
 801403a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801403c:	68fb      	ldr	r3, [r7, #12]
 801403e:	021b      	lsls	r3, r3, #8
 8014040:	687a      	ldr	r2, [r7, #4]
 8014042:	3201      	adds	r2, #1
 8014044:	7812      	ldrb	r2, [r2, #0]
 8014046:	4313      	orrs	r3, r2
 8014048:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	021b      	lsls	r3, r3, #8
 801404e:	687a      	ldr	r2, [r7, #4]
 8014050:	7812      	ldrb	r2, [r2, #0]
 8014052:	4313      	orrs	r3, r2
 8014054:	60fb      	str	r3, [r7, #12]
	return rv;
 8014056:	68fb      	ldr	r3, [r7, #12]
}
 8014058:	4618      	mov	r0, r3
 801405a:	3714      	adds	r7, #20
 801405c:	46bd      	mov	sp, r7
 801405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014062:	4770      	bx	lr

08014064 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014064:	b480      	push	{r7}
 8014066:	b083      	sub	sp, #12
 8014068:	af00      	add	r7, sp, #0
 801406a:	6078      	str	r0, [r7, #4]
 801406c:	460b      	mov	r3, r1
 801406e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	1c5a      	adds	r2, r3, #1
 8014074:	607a      	str	r2, [r7, #4]
 8014076:	887a      	ldrh	r2, [r7, #2]
 8014078:	b2d2      	uxtb	r2, r2
 801407a:	701a      	strb	r2, [r3, #0]
 801407c:	887b      	ldrh	r3, [r7, #2]
 801407e:	0a1b      	lsrs	r3, r3, #8
 8014080:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	1c5a      	adds	r2, r3, #1
 8014086:	607a      	str	r2, [r7, #4]
 8014088:	887a      	ldrh	r2, [r7, #2]
 801408a:	b2d2      	uxtb	r2, r2
 801408c:	701a      	strb	r2, [r3, #0]
}
 801408e:	bf00      	nop
 8014090:	370c      	adds	r7, #12
 8014092:	46bd      	mov	sp, r7
 8014094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014098:	4770      	bx	lr

0801409a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801409a:	b480      	push	{r7}
 801409c:	b083      	sub	sp, #12
 801409e:	af00      	add	r7, sp, #0
 80140a0:	6078      	str	r0, [r7, #4]
 80140a2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	1c5a      	adds	r2, r3, #1
 80140a8:	607a      	str	r2, [r7, #4]
 80140aa:	683a      	ldr	r2, [r7, #0]
 80140ac:	b2d2      	uxtb	r2, r2
 80140ae:	701a      	strb	r2, [r3, #0]
 80140b0:	683b      	ldr	r3, [r7, #0]
 80140b2:	0a1b      	lsrs	r3, r3, #8
 80140b4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	1c5a      	adds	r2, r3, #1
 80140ba:	607a      	str	r2, [r7, #4]
 80140bc:	683a      	ldr	r2, [r7, #0]
 80140be:	b2d2      	uxtb	r2, r2
 80140c0:	701a      	strb	r2, [r3, #0]
 80140c2:	683b      	ldr	r3, [r7, #0]
 80140c4:	0a1b      	lsrs	r3, r3, #8
 80140c6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	1c5a      	adds	r2, r3, #1
 80140cc:	607a      	str	r2, [r7, #4]
 80140ce:	683a      	ldr	r2, [r7, #0]
 80140d0:	b2d2      	uxtb	r2, r2
 80140d2:	701a      	strb	r2, [r3, #0]
 80140d4:	683b      	ldr	r3, [r7, #0]
 80140d6:	0a1b      	lsrs	r3, r3, #8
 80140d8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	1c5a      	adds	r2, r3, #1
 80140de:	607a      	str	r2, [r7, #4]
 80140e0:	683a      	ldr	r2, [r7, #0]
 80140e2:	b2d2      	uxtb	r2, r2
 80140e4:	701a      	strb	r2, [r3, #0]
}
 80140e6:	bf00      	nop
 80140e8:	370c      	adds	r7, #12
 80140ea:	46bd      	mov	sp, r7
 80140ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f0:	4770      	bx	lr

080140f2 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80140f2:	b480      	push	{r7}
 80140f4:	b087      	sub	sp, #28
 80140f6:	af00      	add	r7, sp, #0
 80140f8:	60f8      	str	r0, [r7, #12]
 80140fa:	60b9      	str	r1, [r7, #8]
 80140fc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8014102:	68bb      	ldr	r3, [r7, #8]
 8014104:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	2b00      	cmp	r3, #0
 801410a:	d00d      	beq.n	8014128 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801410c:	693a      	ldr	r2, [r7, #16]
 801410e:	1c53      	adds	r3, r2, #1
 8014110:	613b      	str	r3, [r7, #16]
 8014112:	697b      	ldr	r3, [r7, #20]
 8014114:	1c59      	adds	r1, r3, #1
 8014116:	6179      	str	r1, [r7, #20]
 8014118:	7812      	ldrb	r2, [r2, #0]
 801411a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	3b01      	subs	r3, #1
 8014120:	607b      	str	r3, [r7, #4]
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d1f1      	bne.n	801410c <mem_cpy+0x1a>
	}
}
 8014128:	bf00      	nop
 801412a:	371c      	adds	r7, #28
 801412c:	46bd      	mov	sp, r7
 801412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014132:	4770      	bx	lr

08014134 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8014134:	b480      	push	{r7}
 8014136:	b087      	sub	sp, #28
 8014138:	af00      	add	r7, sp, #0
 801413a:	60f8      	str	r0, [r7, #12]
 801413c:	60b9      	str	r1, [r7, #8]
 801413e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014144:	697b      	ldr	r3, [r7, #20]
 8014146:	1c5a      	adds	r2, r3, #1
 8014148:	617a      	str	r2, [r7, #20]
 801414a:	68ba      	ldr	r2, [r7, #8]
 801414c:	b2d2      	uxtb	r2, r2
 801414e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	3b01      	subs	r3, #1
 8014154:	607b      	str	r3, [r7, #4]
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d1f3      	bne.n	8014144 <mem_set+0x10>
}
 801415c:	bf00      	nop
 801415e:	bf00      	nop
 8014160:	371c      	adds	r7, #28
 8014162:	46bd      	mov	sp, r7
 8014164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014168:	4770      	bx	lr

0801416a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801416a:	b480      	push	{r7}
 801416c:	b089      	sub	sp, #36	@ 0x24
 801416e:	af00      	add	r7, sp, #0
 8014170:	60f8      	str	r0, [r7, #12]
 8014172:	60b9      	str	r1, [r7, #8]
 8014174:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014176:	68fb      	ldr	r3, [r7, #12]
 8014178:	61fb      	str	r3, [r7, #28]
 801417a:	68bb      	ldr	r3, [r7, #8]
 801417c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801417e:	2300      	movs	r3, #0
 8014180:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014182:	69fb      	ldr	r3, [r7, #28]
 8014184:	1c5a      	adds	r2, r3, #1
 8014186:	61fa      	str	r2, [r7, #28]
 8014188:	781b      	ldrb	r3, [r3, #0]
 801418a:	4619      	mov	r1, r3
 801418c:	69bb      	ldr	r3, [r7, #24]
 801418e:	1c5a      	adds	r2, r3, #1
 8014190:	61ba      	str	r2, [r7, #24]
 8014192:	781b      	ldrb	r3, [r3, #0]
 8014194:	1acb      	subs	r3, r1, r3
 8014196:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	3b01      	subs	r3, #1
 801419c:	607b      	str	r3, [r7, #4]
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d002      	beq.n	80141aa <mem_cmp+0x40>
 80141a4:	697b      	ldr	r3, [r7, #20]
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d0eb      	beq.n	8014182 <mem_cmp+0x18>

	return r;
 80141aa:	697b      	ldr	r3, [r7, #20]
}
 80141ac:	4618      	mov	r0, r3
 80141ae:	3724      	adds	r7, #36	@ 0x24
 80141b0:	46bd      	mov	sp, r7
 80141b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141b6:	4770      	bx	lr

080141b8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80141b8:	b480      	push	{r7}
 80141ba:	b083      	sub	sp, #12
 80141bc:	af00      	add	r7, sp, #0
 80141be:	6078      	str	r0, [r7, #4]
 80141c0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80141c2:	e002      	b.n	80141ca <chk_chr+0x12>
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	3301      	adds	r3, #1
 80141c8:	607b      	str	r3, [r7, #4]
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	781b      	ldrb	r3, [r3, #0]
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d005      	beq.n	80141de <chk_chr+0x26>
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	781b      	ldrb	r3, [r3, #0]
 80141d6:	461a      	mov	r2, r3
 80141d8:	683b      	ldr	r3, [r7, #0]
 80141da:	4293      	cmp	r3, r2
 80141dc:	d1f2      	bne.n	80141c4 <chk_chr+0xc>
	return *str;
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	781b      	ldrb	r3, [r3, #0]
}
 80141e2:	4618      	mov	r0, r3
 80141e4:	370c      	adds	r7, #12
 80141e6:	46bd      	mov	sp, r7
 80141e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ec:	4770      	bx	lr
	...

080141f0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80141f0:	b480      	push	{r7}
 80141f2:	b085      	sub	sp, #20
 80141f4:	af00      	add	r7, sp, #0
 80141f6:	6078      	str	r0, [r7, #4]
 80141f8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80141fa:	2300      	movs	r3, #0
 80141fc:	60bb      	str	r3, [r7, #8]
 80141fe:	68bb      	ldr	r3, [r7, #8]
 8014200:	60fb      	str	r3, [r7, #12]
 8014202:	e029      	b.n	8014258 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014204:	4a27      	ldr	r2, [pc, #156]	@ (80142a4 <chk_lock+0xb4>)
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	011b      	lsls	r3, r3, #4
 801420a:	4413      	add	r3, r2
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	2b00      	cmp	r3, #0
 8014210:	d01d      	beq.n	801424e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014212:	4a24      	ldr	r2, [pc, #144]	@ (80142a4 <chk_lock+0xb4>)
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	011b      	lsls	r3, r3, #4
 8014218:	4413      	add	r3, r2
 801421a:	681a      	ldr	r2, [r3, #0]
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	681b      	ldr	r3, [r3, #0]
 8014220:	429a      	cmp	r2, r3
 8014222:	d116      	bne.n	8014252 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014224:	4a1f      	ldr	r2, [pc, #124]	@ (80142a4 <chk_lock+0xb4>)
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	011b      	lsls	r3, r3, #4
 801422a:	4413      	add	r3, r2
 801422c:	3304      	adds	r3, #4
 801422e:	681a      	ldr	r2, [r3, #0]
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014234:	429a      	cmp	r2, r3
 8014236:	d10c      	bne.n	8014252 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014238:	4a1a      	ldr	r2, [pc, #104]	@ (80142a4 <chk_lock+0xb4>)
 801423a:	68fb      	ldr	r3, [r7, #12]
 801423c:	011b      	lsls	r3, r3, #4
 801423e:	4413      	add	r3, r2
 8014240:	3308      	adds	r3, #8
 8014242:	681a      	ldr	r2, [r3, #0]
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014248:	429a      	cmp	r2, r3
 801424a:	d102      	bne.n	8014252 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801424c:	e007      	b.n	801425e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801424e:	2301      	movs	r3, #1
 8014250:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	3301      	adds	r3, #1
 8014256:	60fb      	str	r3, [r7, #12]
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	2b01      	cmp	r3, #1
 801425c:	d9d2      	bls.n	8014204 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	2b02      	cmp	r3, #2
 8014262:	d109      	bne.n	8014278 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014264:	68bb      	ldr	r3, [r7, #8]
 8014266:	2b00      	cmp	r3, #0
 8014268:	d102      	bne.n	8014270 <chk_lock+0x80>
 801426a:	683b      	ldr	r3, [r7, #0]
 801426c:	2b02      	cmp	r3, #2
 801426e:	d101      	bne.n	8014274 <chk_lock+0x84>
 8014270:	2300      	movs	r3, #0
 8014272:	e010      	b.n	8014296 <chk_lock+0xa6>
 8014274:	2312      	movs	r3, #18
 8014276:	e00e      	b.n	8014296 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014278:	683b      	ldr	r3, [r7, #0]
 801427a:	2b00      	cmp	r3, #0
 801427c:	d108      	bne.n	8014290 <chk_lock+0xa0>
 801427e:	4a09      	ldr	r2, [pc, #36]	@ (80142a4 <chk_lock+0xb4>)
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	011b      	lsls	r3, r3, #4
 8014284:	4413      	add	r3, r2
 8014286:	330c      	adds	r3, #12
 8014288:	881b      	ldrh	r3, [r3, #0]
 801428a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801428e:	d101      	bne.n	8014294 <chk_lock+0xa4>
 8014290:	2310      	movs	r3, #16
 8014292:	e000      	b.n	8014296 <chk_lock+0xa6>
 8014294:	2300      	movs	r3, #0
}
 8014296:	4618      	mov	r0, r3
 8014298:	3714      	adds	r7, #20
 801429a:	46bd      	mov	sp, r7
 801429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142a0:	4770      	bx	lr
 80142a2:	bf00      	nop
 80142a4:	20002994 	.word	0x20002994

080142a8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80142a8:	b480      	push	{r7}
 80142aa:	b083      	sub	sp, #12
 80142ac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80142ae:	2300      	movs	r3, #0
 80142b0:	607b      	str	r3, [r7, #4]
 80142b2:	e002      	b.n	80142ba <enq_lock+0x12>
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	3301      	adds	r3, #1
 80142b8:	607b      	str	r3, [r7, #4]
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	2b01      	cmp	r3, #1
 80142be:	d806      	bhi.n	80142ce <enq_lock+0x26>
 80142c0:	4a09      	ldr	r2, [pc, #36]	@ (80142e8 <enq_lock+0x40>)
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	011b      	lsls	r3, r3, #4
 80142c6:	4413      	add	r3, r2
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d1f2      	bne.n	80142b4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	2b02      	cmp	r3, #2
 80142d2:	bf14      	ite	ne
 80142d4:	2301      	movne	r3, #1
 80142d6:	2300      	moveq	r3, #0
 80142d8:	b2db      	uxtb	r3, r3
}
 80142da:	4618      	mov	r0, r3
 80142dc:	370c      	adds	r7, #12
 80142de:	46bd      	mov	sp, r7
 80142e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e4:	4770      	bx	lr
 80142e6:	bf00      	nop
 80142e8:	20002994 	.word	0x20002994

080142ec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80142ec:	b480      	push	{r7}
 80142ee:	b085      	sub	sp, #20
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
 80142f4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80142f6:	2300      	movs	r3, #0
 80142f8:	60fb      	str	r3, [r7, #12]
 80142fa:	e01f      	b.n	801433c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80142fc:	4a41      	ldr	r2, [pc, #260]	@ (8014404 <inc_lock+0x118>)
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	011b      	lsls	r3, r3, #4
 8014302:	4413      	add	r3, r2
 8014304:	681a      	ldr	r2, [r3, #0]
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	429a      	cmp	r2, r3
 801430c:	d113      	bne.n	8014336 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801430e:	4a3d      	ldr	r2, [pc, #244]	@ (8014404 <inc_lock+0x118>)
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	011b      	lsls	r3, r3, #4
 8014314:	4413      	add	r3, r2
 8014316:	3304      	adds	r3, #4
 8014318:	681a      	ldr	r2, [r3, #0]
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801431e:	429a      	cmp	r2, r3
 8014320:	d109      	bne.n	8014336 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014322:	4a38      	ldr	r2, [pc, #224]	@ (8014404 <inc_lock+0x118>)
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	011b      	lsls	r3, r3, #4
 8014328:	4413      	add	r3, r2
 801432a:	3308      	adds	r3, #8
 801432c:	681a      	ldr	r2, [r3, #0]
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014332:	429a      	cmp	r2, r3
 8014334:	d006      	beq.n	8014344 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	3301      	adds	r3, #1
 801433a:	60fb      	str	r3, [r7, #12]
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	2b01      	cmp	r3, #1
 8014340:	d9dc      	bls.n	80142fc <inc_lock+0x10>
 8014342:	e000      	b.n	8014346 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014344:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	2b02      	cmp	r3, #2
 801434a:	d132      	bne.n	80143b2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801434c:	2300      	movs	r3, #0
 801434e:	60fb      	str	r3, [r7, #12]
 8014350:	e002      	b.n	8014358 <inc_lock+0x6c>
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	3301      	adds	r3, #1
 8014356:	60fb      	str	r3, [r7, #12]
 8014358:	68fb      	ldr	r3, [r7, #12]
 801435a:	2b01      	cmp	r3, #1
 801435c:	d806      	bhi.n	801436c <inc_lock+0x80>
 801435e:	4a29      	ldr	r2, [pc, #164]	@ (8014404 <inc_lock+0x118>)
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	011b      	lsls	r3, r3, #4
 8014364:	4413      	add	r3, r2
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	2b00      	cmp	r3, #0
 801436a:	d1f2      	bne.n	8014352 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	2b02      	cmp	r3, #2
 8014370:	d101      	bne.n	8014376 <inc_lock+0x8a>
 8014372:	2300      	movs	r3, #0
 8014374:	e040      	b.n	80143f8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	681a      	ldr	r2, [r3, #0]
 801437a:	4922      	ldr	r1, [pc, #136]	@ (8014404 <inc_lock+0x118>)
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	011b      	lsls	r3, r3, #4
 8014380:	440b      	add	r3, r1
 8014382:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	689a      	ldr	r2, [r3, #8]
 8014388:	491e      	ldr	r1, [pc, #120]	@ (8014404 <inc_lock+0x118>)
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	011b      	lsls	r3, r3, #4
 801438e:	440b      	add	r3, r1
 8014390:	3304      	adds	r3, #4
 8014392:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	695a      	ldr	r2, [r3, #20]
 8014398:	491a      	ldr	r1, [pc, #104]	@ (8014404 <inc_lock+0x118>)
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	011b      	lsls	r3, r3, #4
 801439e:	440b      	add	r3, r1
 80143a0:	3308      	adds	r3, #8
 80143a2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80143a4:	4a17      	ldr	r2, [pc, #92]	@ (8014404 <inc_lock+0x118>)
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	011b      	lsls	r3, r3, #4
 80143aa:	4413      	add	r3, r2
 80143ac:	330c      	adds	r3, #12
 80143ae:	2200      	movs	r2, #0
 80143b0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80143b2:	683b      	ldr	r3, [r7, #0]
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d009      	beq.n	80143cc <inc_lock+0xe0>
 80143b8:	4a12      	ldr	r2, [pc, #72]	@ (8014404 <inc_lock+0x118>)
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	011b      	lsls	r3, r3, #4
 80143be:	4413      	add	r3, r2
 80143c0:	330c      	adds	r3, #12
 80143c2:	881b      	ldrh	r3, [r3, #0]
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d001      	beq.n	80143cc <inc_lock+0xe0>
 80143c8:	2300      	movs	r3, #0
 80143ca:	e015      	b.n	80143f8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80143cc:	683b      	ldr	r3, [r7, #0]
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d108      	bne.n	80143e4 <inc_lock+0xf8>
 80143d2:	4a0c      	ldr	r2, [pc, #48]	@ (8014404 <inc_lock+0x118>)
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	011b      	lsls	r3, r3, #4
 80143d8:	4413      	add	r3, r2
 80143da:	330c      	adds	r3, #12
 80143dc:	881b      	ldrh	r3, [r3, #0]
 80143de:	3301      	adds	r3, #1
 80143e0:	b29a      	uxth	r2, r3
 80143e2:	e001      	b.n	80143e8 <inc_lock+0xfc>
 80143e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80143e8:	4906      	ldr	r1, [pc, #24]	@ (8014404 <inc_lock+0x118>)
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	011b      	lsls	r3, r3, #4
 80143ee:	440b      	add	r3, r1
 80143f0:	330c      	adds	r3, #12
 80143f2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80143f4:	68fb      	ldr	r3, [r7, #12]
 80143f6:	3301      	adds	r3, #1
}
 80143f8:	4618      	mov	r0, r3
 80143fa:	3714      	adds	r7, #20
 80143fc:	46bd      	mov	sp, r7
 80143fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014402:	4770      	bx	lr
 8014404:	20002994 	.word	0x20002994

08014408 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014408:	b480      	push	{r7}
 801440a:	b085      	sub	sp, #20
 801440c:	af00      	add	r7, sp, #0
 801440e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	3b01      	subs	r3, #1
 8014414:	607b      	str	r3, [r7, #4]
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	2b01      	cmp	r3, #1
 801441a:	d825      	bhi.n	8014468 <dec_lock+0x60>
		n = Files[i].ctr;
 801441c:	4a17      	ldr	r2, [pc, #92]	@ (801447c <dec_lock+0x74>)
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	011b      	lsls	r3, r3, #4
 8014422:	4413      	add	r3, r2
 8014424:	330c      	adds	r3, #12
 8014426:	881b      	ldrh	r3, [r3, #0]
 8014428:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801442a:	89fb      	ldrh	r3, [r7, #14]
 801442c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014430:	d101      	bne.n	8014436 <dec_lock+0x2e>
 8014432:	2300      	movs	r3, #0
 8014434:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8014436:	89fb      	ldrh	r3, [r7, #14]
 8014438:	2b00      	cmp	r3, #0
 801443a:	d002      	beq.n	8014442 <dec_lock+0x3a>
 801443c:	89fb      	ldrh	r3, [r7, #14]
 801443e:	3b01      	subs	r3, #1
 8014440:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8014442:	4a0e      	ldr	r2, [pc, #56]	@ (801447c <dec_lock+0x74>)
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	011b      	lsls	r3, r3, #4
 8014448:	4413      	add	r3, r2
 801444a:	330c      	adds	r3, #12
 801444c:	89fa      	ldrh	r2, [r7, #14]
 801444e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014450:	89fb      	ldrh	r3, [r7, #14]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d105      	bne.n	8014462 <dec_lock+0x5a>
 8014456:	4a09      	ldr	r2, [pc, #36]	@ (801447c <dec_lock+0x74>)
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	011b      	lsls	r3, r3, #4
 801445c:	4413      	add	r3, r2
 801445e:	2200      	movs	r2, #0
 8014460:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014462:	2300      	movs	r3, #0
 8014464:	737b      	strb	r3, [r7, #13]
 8014466:	e001      	b.n	801446c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014468:	2302      	movs	r3, #2
 801446a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801446c:	7b7b      	ldrb	r3, [r7, #13]
}
 801446e:	4618      	mov	r0, r3
 8014470:	3714      	adds	r7, #20
 8014472:	46bd      	mov	sp, r7
 8014474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014478:	4770      	bx	lr
 801447a:	bf00      	nop
 801447c:	20002994 	.word	0x20002994

08014480 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014480:	b480      	push	{r7}
 8014482:	b085      	sub	sp, #20
 8014484:	af00      	add	r7, sp, #0
 8014486:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014488:	2300      	movs	r3, #0
 801448a:	60fb      	str	r3, [r7, #12]
 801448c:	e010      	b.n	80144b0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801448e:	4a0d      	ldr	r2, [pc, #52]	@ (80144c4 <clear_lock+0x44>)
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	011b      	lsls	r3, r3, #4
 8014494:	4413      	add	r3, r2
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	687a      	ldr	r2, [r7, #4]
 801449a:	429a      	cmp	r2, r3
 801449c:	d105      	bne.n	80144aa <clear_lock+0x2a>
 801449e:	4a09      	ldr	r2, [pc, #36]	@ (80144c4 <clear_lock+0x44>)
 80144a0:	68fb      	ldr	r3, [r7, #12]
 80144a2:	011b      	lsls	r3, r3, #4
 80144a4:	4413      	add	r3, r2
 80144a6:	2200      	movs	r2, #0
 80144a8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80144aa:	68fb      	ldr	r3, [r7, #12]
 80144ac:	3301      	adds	r3, #1
 80144ae:	60fb      	str	r3, [r7, #12]
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	2b01      	cmp	r3, #1
 80144b4:	d9eb      	bls.n	801448e <clear_lock+0xe>
	}
}
 80144b6:	bf00      	nop
 80144b8:	bf00      	nop
 80144ba:	3714      	adds	r7, #20
 80144bc:	46bd      	mov	sp, r7
 80144be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144c2:	4770      	bx	lr
 80144c4:	20002994 	.word	0x20002994

080144c8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80144c8:	b580      	push	{r7, lr}
 80144ca:	b086      	sub	sp, #24
 80144cc:	af00      	add	r7, sp, #0
 80144ce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80144d0:	2300      	movs	r3, #0
 80144d2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	78db      	ldrb	r3, [r3, #3]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d034      	beq.n	8014546 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80144e0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	7858      	ldrb	r0, [r3, #1]
 80144e6:	687b      	ldr	r3, [r7, #4]
 80144e8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80144ec:	2301      	movs	r3, #1
 80144ee:	697a      	ldr	r2, [r7, #20]
 80144f0:	f7ff fd3e 	bl	8013f70 <disk_write>
 80144f4:	4603      	mov	r3, r0
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d002      	beq.n	8014500 <sync_window+0x38>
			res = FR_DISK_ERR;
 80144fa:	2301      	movs	r3, #1
 80144fc:	73fb      	strb	r3, [r7, #15]
 80144fe:	e022      	b.n	8014546 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	2200      	movs	r2, #0
 8014504:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801450a:	697a      	ldr	r2, [r7, #20]
 801450c:	1ad2      	subs	r2, r2, r3
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	69db      	ldr	r3, [r3, #28]
 8014512:	429a      	cmp	r2, r3
 8014514:	d217      	bcs.n	8014546 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	789b      	ldrb	r3, [r3, #2]
 801451a:	613b      	str	r3, [r7, #16]
 801451c:	e010      	b.n	8014540 <sync_window+0x78>
					wsect += fs->fsize;
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	69db      	ldr	r3, [r3, #28]
 8014522:	697a      	ldr	r2, [r7, #20]
 8014524:	4413      	add	r3, r2
 8014526:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	7858      	ldrb	r0, [r3, #1]
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014532:	2301      	movs	r3, #1
 8014534:	697a      	ldr	r2, [r7, #20]
 8014536:	f7ff fd1b 	bl	8013f70 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801453a:	693b      	ldr	r3, [r7, #16]
 801453c:	3b01      	subs	r3, #1
 801453e:	613b      	str	r3, [r7, #16]
 8014540:	693b      	ldr	r3, [r7, #16]
 8014542:	2b01      	cmp	r3, #1
 8014544:	d8eb      	bhi.n	801451e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8014546:	7bfb      	ldrb	r3, [r7, #15]
}
 8014548:	4618      	mov	r0, r3
 801454a:	3718      	adds	r7, #24
 801454c:	46bd      	mov	sp, r7
 801454e:	bd80      	pop	{r7, pc}

08014550 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014550:	b580      	push	{r7, lr}
 8014552:	b084      	sub	sp, #16
 8014554:	af00      	add	r7, sp, #0
 8014556:	6078      	str	r0, [r7, #4]
 8014558:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801455a:	2300      	movs	r3, #0
 801455c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014562:	683a      	ldr	r2, [r7, #0]
 8014564:	429a      	cmp	r2, r3
 8014566:	d01b      	beq.n	80145a0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014568:	6878      	ldr	r0, [r7, #4]
 801456a:	f7ff ffad 	bl	80144c8 <sync_window>
 801456e:	4603      	mov	r3, r0
 8014570:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8014572:	7bfb      	ldrb	r3, [r7, #15]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d113      	bne.n	80145a0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	7858      	ldrb	r0, [r3, #1]
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014582:	2301      	movs	r3, #1
 8014584:	683a      	ldr	r2, [r7, #0]
 8014586:	f7ff fcd3 	bl	8013f30 <disk_read>
 801458a:	4603      	mov	r3, r0
 801458c:	2b00      	cmp	r3, #0
 801458e:	d004      	beq.n	801459a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014590:	f04f 33ff 	mov.w	r3, #4294967295
 8014594:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014596:	2301      	movs	r3, #1
 8014598:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	683a      	ldr	r2, [r7, #0]
 801459e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80145a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80145a2:	4618      	mov	r0, r3
 80145a4:	3710      	adds	r7, #16
 80145a6:	46bd      	mov	sp, r7
 80145a8:	bd80      	pop	{r7, pc}
	...

080145ac <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80145ac:	b580      	push	{r7, lr}
 80145ae:	b084      	sub	sp, #16
 80145b0:	af00      	add	r7, sp, #0
 80145b2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80145b4:	6878      	ldr	r0, [r7, #4]
 80145b6:	f7ff ff87 	bl	80144c8 <sync_window>
 80145ba:	4603      	mov	r3, r0
 80145bc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80145be:	7bfb      	ldrb	r3, [r7, #15]
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d158      	bne.n	8014676 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	781b      	ldrb	r3, [r3, #0]
 80145c8:	2b03      	cmp	r3, #3
 80145ca:	d148      	bne.n	801465e <sync_fs+0xb2>
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	791b      	ldrb	r3, [r3, #4]
 80145d0:	2b01      	cmp	r3, #1
 80145d2:	d144      	bne.n	801465e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	3334      	adds	r3, #52	@ 0x34
 80145d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80145dc:	2100      	movs	r1, #0
 80145de:	4618      	mov	r0, r3
 80145e0:	f7ff fda8 	bl	8014134 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	3334      	adds	r3, #52	@ 0x34
 80145e8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80145ec:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80145f0:	4618      	mov	r0, r3
 80145f2:	f7ff fd37 	bl	8014064 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	3334      	adds	r3, #52	@ 0x34
 80145fa:	4921      	ldr	r1, [pc, #132]	@ (8014680 <sync_fs+0xd4>)
 80145fc:	4618      	mov	r0, r3
 80145fe:	f7ff fd4c 	bl	801409a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	3334      	adds	r3, #52	@ 0x34
 8014606:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801460a:	491e      	ldr	r1, [pc, #120]	@ (8014684 <sync_fs+0xd8>)
 801460c:	4618      	mov	r0, r3
 801460e:	f7ff fd44 	bl	801409a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	3334      	adds	r3, #52	@ 0x34
 8014616:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	695b      	ldr	r3, [r3, #20]
 801461e:	4619      	mov	r1, r3
 8014620:	4610      	mov	r0, r2
 8014622:	f7ff fd3a 	bl	801409a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	3334      	adds	r3, #52	@ 0x34
 801462a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	691b      	ldr	r3, [r3, #16]
 8014632:	4619      	mov	r1, r3
 8014634:	4610      	mov	r0, r2
 8014636:	f7ff fd30 	bl	801409a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	6a1b      	ldr	r3, [r3, #32]
 801463e:	1c5a      	adds	r2, r3, #1
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	7858      	ldrb	r0, [r3, #1]
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014652:	2301      	movs	r3, #1
 8014654:	f7ff fc8c 	bl	8013f70 <disk_write>
			fs->fsi_flag = 0;
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	2200      	movs	r2, #0
 801465c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	785b      	ldrb	r3, [r3, #1]
 8014662:	2200      	movs	r2, #0
 8014664:	2100      	movs	r1, #0
 8014666:	4618      	mov	r0, r3
 8014668:	f7ff fca2 	bl	8013fb0 <disk_ioctl>
 801466c:	4603      	mov	r3, r0
 801466e:	2b00      	cmp	r3, #0
 8014670:	d001      	beq.n	8014676 <sync_fs+0xca>
 8014672:	2301      	movs	r3, #1
 8014674:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014676:	7bfb      	ldrb	r3, [r7, #15]
}
 8014678:	4618      	mov	r0, r3
 801467a:	3710      	adds	r7, #16
 801467c:	46bd      	mov	sp, r7
 801467e:	bd80      	pop	{r7, pc}
 8014680:	41615252 	.word	0x41615252
 8014684:	61417272 	.word	0x61417272

08014688 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014688:	b480      	push	{r7}
 801468a:	b083      	sub	sp, #12
 801468c:	af00      	add	r7, sp, #0
 801468e:	6078      	str	r0, [r7, #4]
 8014690:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014692:	683b      	ldr	r3, [r7, #0]
 8014694:	3b02      	subs	r3, #2
 8014696:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	699b      	ldr	r3, [r3, #24]
 801469c:	3b02      	subs	r3, #2
 801469e:	683a      	ldr	r2, [r7, #0]
 80146a0:	429a      	cmp	r2, r3
 80146a2:	d301      	bcc.n	80146a8 <clust2sect+0x20>
 80146a4:	2300      	movs	r3, #0
 80146a6:	e008      	b.n	80146ba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	895b      	ldrh	r3, [r3, #10]
 80146ac:	461a      	mov	r2, r3
 80146ae:	683b      	ldr	r3, [r7, #0]
 80146b0:	fb03 f202 	mul.w	r2, r3, r2
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80146b8:	4413      	add	r3, r2
}
 80146ba:	4618      	mov	r0, r3
 80146bc:	370c      	adds	r7, #12
 80146be:	46bd      	mov	sp, r7
 80146c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146c4:	4770      	bx	lr

080146c6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80146c6:	b580      	push	{r7, lr}
 80146c8:	b086      	sub	sp, #24
 80146ca:	af00      	add	r7, sp, #0
 80146cc:	6078      	str	r0, [r7, #4]
 80146ce:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80146d6:	683b      	ldr	r3, [r7, #0]
 80146d8:	2b01      	cmp	r3, #1
 80146da:	d904      	bls.n	80146e6 <get_fat+0x20>
 80146dc:	693b      	ldr	r3, [r7, #16]
 80146de:	699b      	ldr	r3, [r3, #24]
 80146e0:	683a      	ldr	r2, [r7, #0]
 80146e2:	429a      	cmp	r2, r3
 80146e4:	d302      	bcc.n	80146ec <get_fat+0x26>
		val = 1;	/* Internal error */
 80146e6:	2301      	movs	r3, #1
 80146e8:	617b      	str	r3, [r7, #20]
 80146ea:	e08e      	b.n	801480a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80146ec:	f04f 33ff 	mov.w	r3, #4294967295
 80146f0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80146f2:	693b      	ldr	r3, [r7, #16]
 80146f4:	781b      	ldrb	r3, [r3, #0]
 80146f6:	2b03      	cmp	r3, #3
 80146f8:	d061      	beq.n	80147be <get_fat+0xf8>
 80146fa:	2b03      	cmp	r3, #3
 80146fc:	dc7b      	bgt.n	80147f6 <get_fat+0x130>
 80146fe:	2b01      	cmp	r3, #1
 8014700:	d002      	beq.n	8014708 <get_fat+0x42>
 8014702:	2b02      	cmp	r3, #2
 8014704:	d041      	beq.n	801478a <get_fat+0xc4>
 8014706:	e076      	b.n	80147f6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014708:	683b      	ldr	r3, [r7, #0]
 801470a:	60fb      	str	r3, [r7, #12]
 801470c:	68fb      	ldr	r3, [r7, #12]
 801470e:	085b      	lsrs	r3, r3, #1
 8014710:	68fa      	ldr	r2, [r7, #12]
 8014712:	4413      	add	r3, r2
 8014714:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014716:	693b      	ldr	r3, [r7, #16]
 8014718:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	0a5b      	lsrs	r3, r3, #9
 801471e:	4413      	add	r3, r2
 8014720:	4619      	mov	r1, r3
 8014722:	6938      	ldr	r0, [r7, #16]
 8014724:	f7ff ff14 	bl	8014550 <move_window>
 8014728:	4603      	mov	r3, r0
 801472a:	2b00      	cmp	r3, #0
 801472c:	d166      	bne.n	80147fc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	1c5a      	adds	r2, r3, #1
 8014732:	60fa      	str	r2, [r7, #12]
 8014734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014738:	693a      	ldr	r2, [r7, #16]
 801473a:	4413      	add	r3, r2
 801473c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014740:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014742:	693b      	ldr	r3, [r7, #16]
 8014744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	0a5b      	lsrs	r3, r3, #9
 801474a:	4413      	add	r3, r2
 801474c:	4619      	mov	r1, r3
 801474e:	6938      	ldr	r0, [r7, #16]
 8014750:	f7ff fefe 	bl	8014550 <move_window>
 8014754:	4603      	mov	r3, r0
 8014756:	2b00      	cmp	r3, #0
 8014758:	d152      	bne.n	8014800 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014760:	693a      	ldr	r2, [r7, #16]
 8014762:	4413      	add	r3, r2
 8014764:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014768:	021b      	lsls	r3, r3, #8
 801476a:	68ba      	ldr	r2, [r7, #8]
 801476c:	4313      	orrs	r3, r2
 801476e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014770:	683b      	ldr	r3, [r7, #0]
 8014772:	f003 0301 	and.w	r3, r3, #1
 8014776:	2b00      	cmp	r3, #0
 8014778:	d002      	beq.n	8014780 <get_fat+0xba>
 801477a:	68bb      	ldr	r3, [r7, #8]
 801477c:	091b      	lsrs	r3, r3, #4
 801477e:	e002      	b.n	8014786 <get_fat+0xc0>
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014786:	617b      	str	r3, [r7, #20]
			break;
 8014788:	e03f      	b.n	801480a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801478a:	693b      	ldr	r3, [r7, #16]
 801478c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801478e:	683b      	ldr	r3, [r7, #0]
 8014790:	0a1b      	lsrs	r3, r3, #8
 8014792:	4413      	add	r3, r2
 8014794:	4619      	mov	r1, r3
 8014796:	6938      	ldr	r0, [r7, #16]
 8014798:	f7ff feda 	bl	8014550 <move_window>
 801479c:	4603      	mov	r3, r0
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d130      	bne.n	8014804 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80147a2:	693b      	ldr	r3, [r7, #16]
 80147a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80147a8:	683b      	ldr	r3, [r7, #0]
 80147aa:	005b      	lsls	r3, r3, #1
 80147ac:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80147b0:	4413      	add	r3, r2
 80147b2:	4618      	mov	r0, r3
 80147b4:	f7ff fc1a 	bl	8013fec <ld_word>
 80147b8:	4603      	mov	r3, r0
 80147ba:	617b      	str	r3, [r7, #20]
			break;
 80147bc:	e025      	b.n	801480a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80147be:	693b      	ldr	r3, [r7, #16]
 80147c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80147c2:	683b      	ldr	r3, [r7, #0]
 80147c4:	09db      	lsrs	r3, r3, #7
 80147c6:	4413      	add	r3, r2
 80147c8:	4619      	mov	r1, r3
 80147ca:	6938      	ldr	r0, [r7, #16]
 80147cc:	f7ff fec0 	bl	8014550 <move_window>
 80147d0:	4603      	mov	r3, r0
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d118      	bne.n	8014808 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80147d6:	693b      	ldr	r3, [r7, #16]
 80147d8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80147dc:	683b      	ldr	r3, [r7, #0]
 80147de:	009b      	lsls	r3, r3, #2
 80147e0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80147e4:	4413      	add	r3, r2
 80147e6:	4618      	mov	r0, r3
 80147e8:	f7ff fc19 	bl	801401e <ld_dword>
 80147ec:	4603      	mov	r3, r0
 80147ee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80147f2:	617b      	str	r3, [r7, #20]
			break;
 80147f4:	e009      	b.n	801480a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80147f6:	2301      	movs	r3, #1
 80147f8:	617b      	str	r3, [r7, #20]
 80147fa:	e006      	b.n	801480a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80147fc:	bf00      	nop
 80147fe:	e004      	b.n	801480a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014800:	bf00      	nop
 8014802:	e002      	b.n	801480a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014804:	bf00      	nop
 8014806:	e000      	b.n	801480a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014808:	bf00      	nop
		}
	}

	return val;
 801480a:	697b      	ldr	r3, [r7, #20]
}
 801480c:	4618      	mov	r0, r3
 801480e:	3718      	adds	r7, #24
 8014810:	46bd      	mov	sp, r7
 8014812:	bd80      	pop	{r7, pc}

08014814 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014814:	b590      	push	{r4, r7, lr}
 8014816:	b089      	sub	sp, #36	@ 0x24
 8014818:	af00      	add	r7, sp, #0
 801481a:	60f8      	str	r0, [r7, #12]
 801481c:	60b9      	str	r1, [r7, #8]
 801481e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014820:	2302      	movs	r3, #2
 8014822:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014824:	68bb      	ldr	r3, [r7, #8]
 8014826:	2b01      	cmp	r3, #1
 8014828:	f240 80d9 	bls.w	80149de <put_fat+0x1ca>
 801482c:	68fb      	ldr	r3, [r7, #12]
 801482e:	699b      	ldr	r3, [r3, #24]
 8014830:	68ba      	ldr	r2, [r7, #8]
 8014832:	429a      	cmp	r2, r3
 8014834:	f080 80d3 	bcs.w	80149de <put_fat+0x1ca>
		switch (fs->fs_type) {
 8014838:	68fb      	ldr	r3, [r7, #12]
 801483a:	781b      	ldrb	r3, [r3, #0]
 801483c:	2b03      	cmp	r3, #3
 801483e:	f000 8096 	beq.w	801496e <put_fat+0x15a>
 8014842:	2b03      	cmp	r3, #3
 8014844:	f300 80cb 	bgt.w	80149de <put_fat+0x1ca>
 8014848:	2b01      	cmp	r3, #1
 801484a:	d002      	beq.n	8014852 <put_fat+0x3e>
 801484c:	2b02      	cmp	r3, #2
 801484e:	d06e      	beq.n	801492e <put_fat+0x11a>
 8014850:	e0c5      	b.n	80149de <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014852:	68bb      	ldr	r3, [r7, #8]
 8014854:	61bb      	str	r3, [r7, #24]
 8014856:	69bb      	ldr	r3, [r7, #24]
 8014858:	085b      	lsrs	r3, r3, #1
 801485a:	69ba      	ldr	r2, [r7, #24]
 801485c:	4413      	add	r3, r2
 801485e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014864:	69bb      	ldr	r3, [r7, #24]
 8014866:	0a5b      	lsrs	r3, r3, #9
 8014868:	4413      	add	r3, r2
 801486a:	4619      	mov	r1, r3
 801486c:	68f8      	ldr	r0, [r7, #12]
 801486e:	f7ff fe6f 	bl	8014550 <move_window>
 8014872:	4603      	mov	r3, r0
 8014874:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014876:	7ffb      	ldrb	r3, [r7, #31]
 8014878:	2b00      	cmp	r3, #0
 801487a:	f040 80a9 	bne.w	80149d0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801487e:	68fb      	ldr	r3, [r7, #12]
 8014880:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014884:	69bb      	ldr	r3, [r7, #24]
 8014886:	1c59      	adds	r1, r3, #1
 8014888:	61b9      	str	r1, [r7, #24]
 801488a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801488e:	4413      	add	r3, r2
 8014890:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014892:	68bb      	ldr	r3, [r7, #8]
 8014894:	f003 0301 	and.w	r3, r3, #1
 8014898:	2b00      	cmp	r3, #0
 801489a:	d00d      	beq.n	80148b8 <put_fat+0xa4>
 801489c:	697b      	ldr	r3, [r7, #20]
 801489e:	781b      	ldrb	r3, [r3, #0]
 80148a0:	b25b      	sxtb	r3, r3
 80148a2:	f003 030f 	and.w	r3, r3, #15
 80148a6:	b25a      	sxtb	r2, r3
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	b25b      	sxtb	r3, r3
 80148ac:	011b      	lsls	r3, r3, #4
 80148ae:	b25b      	sxtb	r3, r3
 80148b0:	4313      	orrs	r3, r2
 80148b2:	b25b      	sxtb	r3, r3
 80148b4:	b2db      	uxtb	r3, r3
 80148b6:	e001      	b.n	80148bc <put_fat+0xa8>
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	b2db      	uxtb	r3, r3
 80148bc:	697a      	ldr	r2, [r7, #20]
 80148be:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80148c0:	68fb      	ldr	r3, [r7, #12]
 80148c2:	2201      	movs	r2, #1
 80148c4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80148ca:	69bb      	ldr	r3, [r7, #24]
 80148cc:	0a5b      	lsrs	r3, r3, #9
 80148ce:	4413      	add	r3, r2
 80148d0:	4619      	mov	r1, r3
 80148d2:	68f8      	ldr	r0, [r7, #12]
 80148d4:	f7ff fe3c 	bl	8014550 <move_window>
 80148d8:	4603      	mov	r3, r0
 80148da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80148dc:	7ffb      	ldrb	r3, [r7, #31]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d178      	bne.n	80149d4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80148e8:	69bb      	ldr	r3, [r7, #24]
 80148ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80148ee:	4413      	add	r3, r2
 80148f0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80148f2:	68bb      	ldr	r3, [r7, #8]
 80148f4:	f003 0301 	and.w	r3, r3, #1
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d003      	beq.n	8014904 <put_fat+0xf0>
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	091b      	lsrs	r3, r3, #4
 8014900:	b2db      	uxtb	r3, r3
 8014902:	e00e      	b.n	8014922 <put_fat+0x10e>
 8014904:	697b      	ldr	r3, [r7, #20]
 8014906:	781b      	ldrb	r3, [r3, #0]
 8014908:	b25b      	sxtb	r3, r3
 801490a:	f023 030f 	bic.w	r3, r3, #15
 801490e:	b25a      	sxtb	r2, r3
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	0a1b      	lsrs	r3, r3, #8
 8014914:	b25b      	sxtb	r3, r3
 8014916:	f003 030f 	and.w	r3, r3, #15
 801491a:	b25b      	sxtb	r3, r3
 801491c:	4313      	orrs	r3, r2
 801491e:	b25b      	sxtb	r3, r3
 8014920:	b2db      	uxtb	r3, r3
 8014922:	697a      	ldr	r2, [r7, #20]
 8014924:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	2201      	movs	r2, #1
 801492a:	70da      	strb	r2, [r3, #3]
			break;
 801492c:	e057      	b.n	80149de <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	0a1b      	lsrs	r3, r3, #8
 8014936:	4413      	add	r3, r2
 8014938:	4619      	mov	r1, r3
 801493a:	68f8      	ldr	r0, [r7, #12]
 801493c:	f7ff fe08 	bl	8014550 <move_window>
 8014940:	4603      	mov	r3, r0
 8014942:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014944:	7ffb      	ldrb	r3, [r7, #31]
 8014946:	2b00      	cmp	r3, #0
 8014948:	d146      	bne.n	80149d8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	005b      	lsls	r3, r3, #1
 8014954:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014958:	4413      	add	r3, r2
 801495a:	687a      	ldr	r2, [r7, #4]
 801495c:	b292      	uxth	r2, r2
 801495e:	4611      	mov	r1, r2
 8014960:	4618      	mov	r0, r3
 8014962:	f7ff fb7f 	bl	8014064 <st_word>
			fs->wflag = 1;
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	2201      	movs	r2, #1
 801496a:	70da      	strb	r2, [r3, #3]
			break;
 801496c:	e037      	b.n	80149de <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014972:	68bb      	ldr	r3, [r7, #8]
 8014974:	09db      	lsrs	r3, r3, #7
 8014976:	4413      	add	r3, r2
 8014978:	4619      	mov	r1, r3
 801497a:	68f8      	ldr	r0, [r7, #12]
 801497c:	f7ff fde8 	bl	8014550 <move_window>
 8014980:	4603      	mov	r3, r0
 8014982:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014984:	7ffb      	ldrb	r3, [r7, #31]
 8014986:	2b00      	cmp	r3, #0
 8014988:	d128      	bne.n	80149dc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014996:	68bb      	ldr	r3, [r7, #8]
 8014998:	009b      	lsls	r3, r3, #2
 801499a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801499e:	4413      	add	r3, r2
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7ff fb3c 	bl	801401e <ld_dword>
 80149a6:	4603      	mov	r3, r0
 80149a8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80149ac:	4323      	orrs	r3, r4
 80149ae:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80149b6:	68bb      	ldr	r3, [r7, #8]
 80149b8:	009b      	lsls	r3, r3, #2
 80149ba:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80149be:	4413      	add	r3, r2
 80149c0:	6879      	ldr	r1, [r7, #4]
 80149c2:	4618      	mov	r0, r3
 80149c4:	f7ff fb69 	bl	801409a <st_dword>
			fs->wflag = 1;
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	2201      	movs	r2, #1
 80149cc:	70da      	strb	r2, [r3, #3]
			break;
 80149ce:	e006      	b.n	80149de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80149d0:	bf00      	nop
 80149d2:	e004      	b.n	80149de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80149d4:	bf00      	nop
 80149d6:	e002      	b.n	80149de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80149d8:	bf00      	nop
 80149da:	e000      	b.n	80149de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80149dc:	bf00      	nop
		}
	}
	return res;
 80149de:	7ffb      	ldrb	r3, [r7, #31]
}
 80149e0:	4618      	mov	r0, r3
 80149e2:	3724      	adds	r7, #36	@ 0x24
 80149e4:	46bd      	mov	sp, r7
 80149e6:	bd90      	pop	{r4, r7, pc}

080149e8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80149e8:	b580      	push	{r7, lr}
 80149ea:	b088      	sub	sp, #32
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	60f8      	str	r0, [r7, #12]
 80149f0:	60b9      	str	r1, [r7, #8]
 80149f2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80149f4:	2300      	movs	r3, #0
 80149f6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	681b      	ldr	r3, [r3, #0]
 80149fc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80149fe:	68bb      	ldr	r3, [r7, #8]
 8014a00:	2b01      	cmp	r3, #1
 8014a02:	d904      	bls.n	8014a0e <remove_chain+0x26>
 8014a04:	69bb      	ldr	r3, [r7, #24]
 8014a06:	699b      	ldr	r3, [r3, #24]
 8014a08:	68ba      	ldr	r2, [r7, #8]
 8014a0a:	429a      	cmp	r2, r3
 8014a0c:	d301      	bcc.n	8014a12 <remove_chain+0x2a>
 8014a0e:	2302      	movs	r3, #2
 8014a10:	e04b      	b.n	8014aaa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d00c      	beq.n	8014a32 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014a18:	f04f 32ff 	mov.w	r2, #4294967295
 8014a1c:	6879      	ldr	r1, [r7, #4]
 8014a1e:	69b8      	ldr	r0, [r7, #24]
 8014a20:	f7ff fef8 	bl	8014814 <put_fat>
 8014a24:	4603      	mov	r3, r0
 8014a26:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014a28:	7ffb      	ldrb	r3, [r7, #31]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d001      	beq.n	8014a32 <remove_chain+0x4a>
 8014a2e:	7ffb      	ldrb	r3, [r7, #31]
 8014a30:	e03b      	b.n	8014aaa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014a32:	68b9      	ldr	r1, [r7, #8]
 8014a34:	68f8      	ldr	r0, [r7, #12]
 8014a36:	f7ff fe46 	bl	80146c6 <get_fat>
 8014a3a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014a3c:	697b      	ldr	r3, [r7, #20]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d031      	beq.n	8014aa6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014a42:	697b      	ldr	r3, [r7, #20]
 8014a44:	2b01      	cmp	r3, #1
 8014a46:	d101      	bne.n	8014a4c <remove_chain+0x64>
 8014a48:	2302      	movs	r3, #2
 8014a4a:	e02e      	b.n	8014aaa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014a4c:	697b      	ldr	r3, [r7, #20]
 8014a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a52:	d101      	bne.n	8014a58 <remove_chain+0x70>
 8014a54:	2301      	movs	r3, #1
 8014a56:	e028      	b.n	8014aaa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014a58:	2200      	movs	r2, #0
 8014a5a:	68b9      	ldr	r1, [r7, #8]
 8014a5c:	69b8      	ldr	r0, [r7, #24]
 8014a5e:	f7ff fed9 	bl	8014814 <put_fat>
 8014a62:	4603      	mov	r3, r0
 8014a64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014a66:	7ffb      	ldrb	r3, [r7, #31]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d001      	beq.n	8014a70 <remove_chain+0x88>
 8014a6c:	7ffb      	ldrb	r3, [r7, #31]
 8014a6e:	e01c      	b.n	8014aaa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014a70:	69bb      	ldr	r3, [r7, #24]
 8014a72:	695a      	ldr	r2, [r3, #20]
 8014a74:	69bb      	ldr	r3, [r7, #24]
 8014a76:	699b      	ldr	r3, [r3, #24]
 8014a78:	3b02      	subs	r3, #2
 8014a7a:	429a      	cmp	r2, r3
 8014a7c:	d20b      	bcs.n	8014a96 <remove_chain+0xae>
			fs->free_clst++;
 8014a7e:	69bb      	ldr	r3, [r7, #24]
 8014a80:	695b      	ldr	r3, [r3, #20]
 8014a82:	1c5a      	adds	r2, r3, #1
 8014a84:	69bb      	ldr	r3, [r7, #24]
 8014a86:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8014a88:	69bb      	ldr	r3, [r7, #24]
 8014a8a:	791b      	ldrb	r3, [r3, #4]
 8014a8c:	f043 0301 	orr.w	r3, r3, #1
 8014a90:	b2da      	uxtb	r2, r3
 8014a92:	69bb      	ldr	r3, [r7, #24]
 8014a94:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014a96:	697b      	ldr	r3, [r7, #20]
 8014a98:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014a9a:	69bb      	ldr	r3, [r7, #24]
 8014a9c:	699b      	ldr	r3, [r3, #24]
 8014a9e:	68ba      	ldr	r2, [r7, #8]
 8014aa0:	429a      	cmp	r2, r3
 8014aa2:	d3c6      	bcc.n	8014a32 <remove_chain+0x4a>
 8014aa4:	e000      	b.n	8014aa8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014aa6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014aa8:	2300      	movs	r3, #0
}
 8014aaa:	4618      	mov	r0, r3
 8014aac:	3720      	adds	r7, #32
 8014aae:	46bd      	mov	sp, r7
 8014ab0:	bd80      	pop	{r7, pc}

08014ab2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014ab2:	b580      	push	{r7, lr}
 8014ab4:	b088      	sub	sp, #32
 8014ab6:	af00      	add	r7, sp, #0
 8014ab8:	6078      	str	r0, [r7, #4]
 8014aba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	681b      	ldr	r3, [r3, #0]
 8014ac0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014ac2:	683b      	ldr	r3, [r7, #0]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d10d      	bne.n	8014ae4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014ac8:	693b      	ldr	r3, [r7, #16]
 8014aca:	691b      	ldr	r3, [r3, #16]
 8014acc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014ace:	69bb      	ldr	r3, [r7, #24]
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d004      	beq.n	8014ade <create_chain+0x2c>
 8014ad4:	693b      	ldr	r3, [r7, #16]
 8014ad6:	699b      	ldr	r3, [r3, #24]
 8014ad8:	69ba      	ldr	r2, [r7, #24]
 8014ada:	429a      	cmp	r2, r3
 8014adc:	d31b      	bcc.n	8014b16 <create_chain+0x64>
 8014ade:	2301      	movs	r3, #1
 8014ae0:	61bb      	str	r3, [r7, #24]
 8014ae2:	e018      	b.n	8014b16 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014ae4:	6839      	ldr	r1, [r7, #0]
 8014ae6:	6878      	ldr	r0, [r7, #4]
 8014ae8:	f7ff fded 	bl	80146c6 <get_fat>
 8014aec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014aee:	68fb      	ldr	r3, [r7, #12]
 8014af0:	2b01      	cmp	r3, #1
 8014af2:	d801      	bhi.n	8014af8 <create_chain+0x46>
 8014af4:	2301      	movs	r3, #1
 8014af6:	e070      	b.n	8014bda <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014af8:	68fb      	ldr	r3, [r7, #12]
 8014afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014afe:	d101      	bne.n	8014b04 <create_chain+0x52>
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	e06a      	b.n	8014bda <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014b04:	693b      	ldr	r3, [r7, #16]
 8014b06:	699b      	ldr	r3, [r3, #24]
 8014b08:	68fa      	ldr	r2, [r7, #12]
 8014b0a:	429a      	cmp	r2, r3
 8014b0c:	d201      	bcs.n	8014b12 <create_chain+0x60>
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	e063      	b.n	8014bda <create_chain+0x128>
		scl = clst;
 8014b12:	683b      	ldr	r3, [r7, #0]
 8014b14:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014b16:	69bb      	ldr	r3, [r7, #24]
 8014b18:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014b1a:	69fb      	ldr	r3, [r7, #28]
 8014b1c:	3301      	adds	r3, #1
 8014b1e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014b20:	693b      	ldr	r3, [r7, #16]
 8014b22:	699b      	ldr	r3, [r3, #24]
 8014b24:	69fa      	ldr	r2, [r7, #28]
 8014b26:	429a      	cmp	r2, r3
 8014b28:	d307      	bcc.n	8014b3a <create_chain+0x88>
				ncl = 2;
 8014b2a:	2302      	movs	r3, #2
 8014b2c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014b2e:	69fa      	ldr	r2, [r7, #28]
 8014b30:	69bb      	ldr	r3, [r7, #24]
 8014b32:	429a      	cmp	r2, r3
 8014b34:	d901      	bls.n	8014b3a <create_chain+0x88>
 8014b36:	2300      	movs	r3, #0
 8014b38:	e04f      	b.n	8014bda <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014b3a:	69f9      	ldr	r1, [r7, #28]
 8014b3c:	6878      	ldr	r0, [r7, #4]
 8014b3e:	f7ff fdc2 	bl	80146c6 <get_fat>
 8014b42:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014b44:	68fb      	ldr	r3, [r7, #12]
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d00e      	beq.n	8014b68 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014b4a:	68fb      	ldr	r3, [r7, #12]
 8014b4c:	2b01      	cmp	r3, #1
 8014b4e:	d003      	beq.n	8014b58 <create_chain+0xa6>
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b56:	d101      	bne.n	8014b5c <create_chain+0xaa>
 8014b58:	68fb      	ldr	r3, [r7, #12]
 8014b5a:	e03e      	b.n	8014bda <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014b5c:	69fa      	ldr	r2, [r7, #28]
 8014b5e:	69bb      	ldr	r3, [r7, #24]
 8014b60:	429a      	cmp	r2, r3
 8014b62:	d1da      	bne.n	8014b1a <create_chain+0x68>
 8014b64:	2300      	movs	r3, #0
 8014b66:	e038      	b.n	8014bda <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014b68:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8014b6e:	69f9      	ldr	r1, [r7, #28]
 8014b70:	6938      	ldr	r0, [r7, #16]
 8014b72:	f7ff fe4f 	bl	8014814 <put_fat>
 8014b76:	4603      	mov	r3, r0
 8014b78:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014b7a:	7dfb      	ldrb	r3, [r7, #23]
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d109      	bne.n	8014b94 <create_chain+0xe2>
 8014b80:	683b      	ldr	r3, [r7, #0]
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d006      	beq.n	8014b94 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014b86:	69fa      	ldr	r2, [r7, #28]
 8014b88:	6839      	ldr	r1, [r7, #0]
 8014b8a:	6938      	ldr	r0, [r7, #16]
 8014b8c:	f7ff fe42 	bl	8014814 <put_fat>
 8014b90:	4603      	mov	r3, r0
 8014b92:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014b94:	7dfb      	ldrb	r3, [r7, #23]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d116      	bne.n	8014bc8 <create_chain+0x116>
		fs->last_clst = ncl;
 8014b9a:	693b      	ldr	r3, [r7, #16]
 8014b9c:	69fa      	ldr	r2, [r7, #28]
 8014b9e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014ba0:	693b      	ldr	r3, [r7, #16]
 8014ba2:	695a      	ldr	r2, [r3, #20]
 8014ba4:	693b      	ldr	r3, [r7, #16]
 8014ba6:	699b      	ldr	r3, [r3, #24]
 8014ba8:	3b02      	subs	r3, #2
 8014baa:	429a      	cmp	r2, r3
 8014bac:	d804      	bhi.n	8014bb8 <create_chain+0x106>
 8014bae:	693b      	ldr	r3, [r7, #16]
 8014bb0:	695b      	ldr	r3, [r3, #20]
 8014bb2:	1e5a      	subs	r2, r3, #1
 8014bb4:	693b      	ldr	r3, [r7, #16]
 8014bb6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8014bb8:	693b      	ldr	r3, [r7, #16]
 8014bba:	791b      	ldrb	r3, [r3, #4]
 8014bbc:	f043 0301 	orr.w	r3, r3, #1
 8014bc0:	b2da      	uxtb	r2, r3
 8014bc2:	693b      	ldr	r3, [r7, #16]
 8014bc4:	711a      	strb	r2, [r3, #4]
 8014bc6:	e007      	b.n	8014bd8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014bc8:	7dfb      	ldrb	r3, [r7, #23]
 8014bca:	2b01      	cmp	r3, #1
 8014bcc:	d102      	bne.n	8014bd4 <create_chain+0x122>
 8014bce:	f04f 33ff 	mov.w	r3, #4294967295
 8014bd2:	e000      	b.n	8014bd6 <create_chain+0x124>
 8014bd4:	2301      	movs	r3, #1
 8014bd6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014bd8:	69fb      	ldr	r3, [r7, #28]
}
 8014bda:	4618      	mov	r0, r3
 8014bdc:	3720      	adds	r7, #32
 8014bde:	46bd      	mov	sp, r7
 8014be0:	bd80      	pop	{r7, pc}

08014be2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014be2:	b480      	push	{r7}
 8014be4:	b087      	sub	sp, #28
 8014be6:	af00      	add	r7, sp, #0
 8014be8:	6078      	str	r0, [r7, #4]
 8014bea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014bf6:	3304      	adds	r3, #4
 8014bf8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014bfa:	683b      	ldr	r3, [r7, #0]
 8014bfc:	0a5b      	lsrs	r3, r3, #9
 8014bfe:	68fa      	ldr	r2, [r7, #12]
 8014c00:	8952      	ldrh	r2, [r2, #10]
 8014c02:	fbb3 f3f2 	udiv	r3, r3, r2
 8014c06:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014c08:	693b      	ldr	r3, [r7, #16]
 8014c0a:	1d1a      	adds	r2, r3, #4
 8014c0c:	613a      	str	r2, [r7, #16]
 8014c0e:	681b      	ldr	r3, [r3, #0]
 8014c10:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014c12:	68bb      	ldr	r3, [r7, #8]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d101      	bne.n	8014c1c <clmt_clust+0x3a>
 8014c18:	2300      	movs	r3, #0
 8014c1a:	e010      	b.n	8014c3e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8014c1c:	697a      	ldr	r2, [r7, #20]
 8014c1e:	68bb      	ldr	r3, [r7, #8]
 8014c20:	429a      	cmp	r2, r3
 8014c22:	d307      	bcc.n	8014c34 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014c24:	697a      	ldr	r2, [r7, #20]
 8014c26:	68bb      	ldr	r3, [r7, #8]
 8014c28:	1ad3      	subs	r3, r2, r3
 8014c2a:	617b      	str	r3, [r7, #20]
 8014c2c:	693b      	ldr	r3, [r7, #16]
 8014c2e:	3304      	adds	r3, #4
 8014c30:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014c32:	e7e9      	b.n	8014c08 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014c34:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014c36:	693b      	ldr	r3, [r7, #16]
 8014c38:	681a      	ldr	r2, [r3, #0]
 8014c3a:	697b      	ldr	r3, [r7, #20]
 8014c3c:	4413      	add	r3, r2
}
 8014c3e:	4618      	mov	r0, r3
 8014c40:	371c      	adds	r7, #28
 8014c42:	46bd      	mov	sp, r7
 8014c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c48:	4770      	bx	lr

08014c4a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014c4a:	b580      	push	{r7, lr}
 8014c4c:	b086      	sub	sp, #24
 8014c4e:	af00      	add	r7, sp, #0
 8014c50:	6078      	str	r0, [r7, #4]
 8014c52:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014c5a:	683b      	ldr	r3, [r7, #0]
 8014c5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014c60:	d204      	bcs.n	8014c6c <dir_sdi+0x22>
 8014c62:	683b      	ldr	r3, [r7, #0]
 8014c64:	f003 031f 	and.w	r3, r3, #31
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d001      	beq.n	8014c70 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014c6c:	2302      	movs	r3, #2
 8014c6e:	e063      	b.n	8014d38 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	683a      	ldr	r2, [r7, #0]
 8014c74:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	689b      	ldr	r3, [r3, #8]
 8014c7a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014c7c:	697b      	ldr	r3, [r7, #20]
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d106      	bne.n	8014c90 <dir_sdi+0x46>
 8014c82:	693b      	ldr	r3, [r7, #16]
 8014c84:	781b      	ldrb	r3, [r3, #0]
 8014c86:	2b02      	cmp	r3, #2
 8014c88:	d902      	bls.n	8014c90 <dir_sdi+0x46>
		clst = fs->dirbase;
 8014c8a:	693b      	ldr	r3, [r7, #16]
 8014c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c8e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014c90:	697b      	ldr	r3, [r7, #20]
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d10c      	bne.n	8014cb0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014c96:	683b      	ldr	r3, [r7, #0]
 8014c98:	095b      	lsrs	r3, r3, #5
 8014c9a:	693a      	ldr	r2, [r7, #16]
 8014c9c:	8912      	ldrh	r2, [r2, #8]
 8014c9e:	4293      	cmp	r3, r2
 8014ca0:	d301      	bcc.n	8014ca6 <dir_sdi+0x5c>
 8014ca2:	2302      	movs	r3, #2
 8014ca4:	e048      	b.n	8014d38 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014ca6:	693b      	ldr	r3, [r7, #16]
 8014ca8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	61da      	str	r2, [r3, #28]
 8014cae:	e029      	b.n	8014d04 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014cb0:	693b      	ldr	r3, [r7, #16]
 8014cb2:	895b      	ldrh	r3, [r3, #10]
 8014cb4:	025b      	lsls	r3, r3, #9
 8014cb6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014cb8:	e019      	b.n	8014cee <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	6979      	ldr	r1, [r7, #20]
 8014cbe:	4618      	mov	r0, r3
 8014cc0:	f7ff fd01 	bl	80146c6 <get_fat>
 8014cc4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014cc6:	697b      	ldr	r3, [r7, #20]
 8014cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ccc:	d101      	bne.n	8014cd2 <dir_sdi+0x88>
 8014cce:	2301      	movs	r3, #1
 8014cd0:	e032      	b.n	8014d38 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014cd2:	697b      	ldr	r3, [r7, #20]
 8014cd4:	2b01      	cmp	r3, #1
 8014cd6:	d904      	bls.n	8014ce2 <dir_sdi+0x98>
 8014cd8:	693b      	ldr	r3, [r7, #16]
 8014cda:	699b      	ldr	r3, [r3, #24]
 8014cdc:	697a      	ldr	r2, [r7, #20]
 8014cde:	429a      	cmp	r2, r3
 8014ce0:	d301      	bcc.n	8014ce6 <dir_sdi+0x9c>
 8014ce2:	2302      	movs	r3, #2
 8014ce4:	e028      	b.n	8014d38 <dir_sdi+0xee>
			ofs -= csz;
 8014ce6:	683a      	ldr	r2, [r7, #0]
 8014ce8:	68fb      	ldr	r3, [r7, #12]
 8014cea:	1ad3      	subs	r3, r2, r3
 8014cec:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014cee:	683a      	ldr	r2, [r7, #0]
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	429a      	cmp	r2, r3
 8014cf4:	d2e1      	bcs.n	8014cba <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014cf6:	6979      	ldr	r1, [r7, #20]
 8014cf8:	6938      	ldr	r0, [r7, #16]
 8014cfa:	f7ff fcc5 	bl	8014688 <clust2sect>
 8014cfe:	4602      	mov	r2, r0
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	697a      	ldr	r2, [r7, #20]
 8014d08:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	69db      	ldr	r3, [r3, #28]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d101      	bne.n	8014d16 <dir_sdi+0xcc>
 8014d12:	2302      	movs	r3, #2
 8014d14:	e010      	b.n	8014d38 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	69da      	ldr	r2, [r3, #28]
 8014d1a:	683b      	ldr	r3, [r7, #0]
 8014d1c:	0a5b      	lsrs	r3, r3, #9
 8014d1e:	441a      	add	r2, r3
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014d24:	693b      	ldr	r3, [r7, #16]
 8014d26:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014d2a:	683b      	ldr	r3, [r7, #0]
 8014d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014d30:	441a      	add	r2, r3
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014d36:	2300      	movs	r3, #0
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3718      	adds	r7, #24
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}

08014d40 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b086      	sub	sp, #24
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
 8014d48:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	695b      	ldr	r3, [r3, #20]
 8014d54:	3320      	adds	r3, #32
 8014d56:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	69db      	ldr	r3, [r3, #28]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d003      	beq.n	8014d68 <dir_next+0x28>
 8014d60:	68bb      	ldr	r3, [r7, #8]
 8014d62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014d66:	d301      	bcc.n	8014d6c <dir_next+0x2c>
 8014d68:	2304      	movs	r3, #4
 8014d6a:	e0aa      	b.n	8014ec2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014d6c:	68bb      	ldr	r3, [r7, #8]
 8014d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	f040 8098 	bne.w	8014ea8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	69db      	ldr	r3, [r3, #28]
 8014d7c:	1c5a      	adds	r2, r3, #1
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	699b      	ldr	r3, [r3, #24]
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	d10b      	bne.n	8014da2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014d8a:	68bb      	ldr	r3, [r7, #8]
 8014d8c:	095b      	lsrs	r3, r3, #5
 8014d8e:	68fa      	ldr	r2, [r7, #12]
 8014d90:	8912      	ldrh	r2, [r2, #8]
 8014d92:	4293      	cmp	r3, r2
 8014d94:	f0c0 8088 	bcc.w	8014ea8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	61da      	str	r2, [r3, #28]
 8014d9e:	2304      	movs	r3, #4
 8014da0:	e08f      	b.n	8014ec2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8014da2:	68bb      	ldr	r3, [r7, #8]
 8014da4:	0a5b      	lsrs	r3, r3, #9
 8014da6:	68fa      	ldr	r2, [r7, #12]
 8014da8:	8952      	ldrh	r2, [r2, #10]
 8014daa:	3a01      	subs	r2, #1
 8014dac:	4013      	ands	r3, r2
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d17a      	bne.n	8014ea8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014db2:	687a      	ldr	r2, [r7, #4]
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	699b      	ldr	r3, [r3, #24]
 8014db8:	4619      	mov	r1, r3
 8014dba:	4610      	mov	r0, r2
 8014dbc:	f7ff fc83 	bl	80146c6 <get_fat>
 8014dc0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014dc2:	697b      	ldr	r3, [r7, #20]
 8014dc4:	2b01      	cmp	r3, #1
 8014dc6:	d801      	bhi.n	8014dcc <dir_next+0x8c>
 8014dc8:	2302      	movs	r3, #2
 8014dca:	e07a      	b.n	8014ec2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014dcc:	697b      	ldr	r3, [r7, #20]
 8014dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014dd2:	d101      	bne.n	8014dd8 <dir_next+0x98>
 8014dd4:	2301      	movs	r3, #1
 8014dd6:	e074      	b.n	8014ec2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	699b      	ldr	r3, [r3, #24]
 8014ddc:	697a      	ldr	r2, [r7, #20]
 8014dde:	429a      	cmp	r2, r3
 8014de0:	d358      	bcc.n	8014e94 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014de2:	683b      	ldr	r3, [r7, #0]
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d104      	bne.n	8014df2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	2200      	movs	r2, #0
 8014dec:	61da      	str	r2, [r3, #28]
 8014dee:	2304      	movs	r3, #4
 8014df0:	e067      	b.n	8014ec2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8014df2:	687a      	ldr	r2, [r7, #4]
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	699b      	ldr	r3, [r3, #24]
 8014df8:	4619      	mov	r1, r3
 8014dfa:	4610      	mov	r0, r2
 8014dfc:	f7ff fe59 	bl	8014ab2 <create_chain>
 8014e00:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8014e02:	697b      	ldr	r3, [r7, #20]
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d101      	bne.n	8014e0c <dir_next+0xcc>
 8014e08:	2307      	movs	r3, #7
 8014e0a:	e05a      	b.n	8014ec2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8014e0c:	697b      	ldr	r3, [r7, #20]
 8014e0e:	2b01      	cmp	r3, #1
 8014e10:	d101      	bne.n	8014e16 <dir_next+0xd6>
 8014e12:	2302      	movs	r3, #2
 8014e14:	e055      	b.n	8014ec2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014e16:	697b      	ldr	r3, [r7, #20]
 8014e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e1c:	d101      	bne.n	8014e22 <dir_next+0xe2>
 8014e1e:	2301      	movs	r3, #1
 8014e20:	e04f      	b.n	8014ec2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8014e22:	68f8      	ldr	r0, [r7, #12]
 8014e24:	f7ff fb50 	bl	80144c8 <sync_window>
 8014e28:	4603      	mov	r3, r0
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d001      	beq.n	8014e32 <dir_next+0xf2>
 8014e2e:	2301      	movs	r3, #1
 8014e30:	e047      	b.n	8014ec2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8014e32:	68fb      	ldr	r3, [r7, #12]
 8014e34:	3334      	adds	r3, #52	@ 0x34
 8014e36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014e3a:	2100      	movs	r1, #0
 8014e3c:	4618      	mov	r0, r3
 8014e3e:	f7ff f979 	bl	8014134 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014e42:	2300      	movs	r3, #0
 8014e44:	613b      	str	r3, [r7, #16]
 8014e46:	6979      	ldr	r1, [r7, #20]
 8014e48:	68f8      	ldr	r0, [r7, #12]
 8014e4a:	f7ff fc1d 	bl	8014688 <clust2sect>
 8014e4e:	4602      	mov	r2, r0
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	631a      	str	r2, [r3, #48]	@ 0x30
 8014e54:	e012      	b.n	8014e7c <dir_next+0x13c>
						fs->wflag = 1;
 8014e56:	68fb      	ldr	r3, [r7, #12]
 8014e58:	2201      	movs	r2, #1
 8014e5a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8014e5c:	68f8      	ldr	r0, [r7, #12]
 8014e5e:	f7ff fb33 	bl	80144c8 <sync_window>
 8014e62:	4603      	mov	r3, r0
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d001      	beq.n	8014e6c <dir_next+0x12c>
 8014e68:	2301      	movs	r3, #1
 8014e6a:	e02a      	b.n	8014ec2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014e6c:	693b      	ldr	r3, [r7, #16]
 8014e6e:	3301      	adds	r3, #1
 8014e70:	613b      	str	r3, [r7, #16]
 8014e72:	68fb      	ldr	r3, [r7, #12]
 8014e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e76:	1c5a      	adds	r2, r3, #1
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	895b      	ldrh	r3, [r3, #10]
 8014e80:	461a      	mov	r2, r3
 8014e82:	693b      	ldr	r3, [r7, #16]
 8014e84:	4293      	cmp	r3, r2
 8014e86:	d3e6      	bcc.n	8014e56 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014e8c:	693b      	ldr	r3, [r7, #16]
 8014e8e:	1ad2      	subs	r2, r2, r3
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	697a      	ldr	r2, [r7, #20]
 8014e98:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8014e9a:	6979      	ldr	r1, [r7, #20]
 8014e9c:	68f8      	ldr	r0, [r7, #12]
 8014e9e:	f7ff fbf3 	bl	8014688 <clust2sect>
 8014ea2:	4602      	mov	r2, r0
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	68ba      	ldr	r2, [r7, #8]
 8014eac:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8014eae:	68fb      	ldr	r3, [r7, #12]
 8014eb0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014eb4:	68bb      	ldr	r3, [r7, #8]
 8014eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014eba:	441a      	add	r2, r3
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014ec0:	2300      	movs	r3, #0
}
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	3718      	adds	r7, #24
 8014ec6:	46bd      	mov	sp, r7
 8014ec8:	bd80      	pop	{r7, pc}

08014eca <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014eca:	b580      	push	{r7, lr}
 8014ecc:	b086      	sub	sp, #24
 8014ece:	af00      	add	r7, sp, #0
 8014ed0:	6078      	str	r0, [r7, #4]
 8014ed2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8014eda:	2100      	movs	r1, #0
 8014edc:	6878      	ldr	r0, [r7, #4]
 8014ede:	f7ff feb4 	bl	8014c4a <dir_sdi>
 8014ee2:	4603      	mov	r3, r0
 8014ee4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014ee6:	7dfb      	ldrb	r3, [r7, #23]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d12b      	bne.n	8014f44 <dir_alloc+0x7a>
		n = 0;
 8014eec:	2300      	movs	r3, #0
 8014eee:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	69db      	ldr	r3, [r3, #28]
 8014ef4:	4619      	mov	r1, r3
 8014ef6:	68f8      	ldr	r0, [r7, #12]
 8014ef8:	f7ff fb2a 	bl	8014550 <move_window>
 8014efc:	4603      	mov	r3, r0
 8014efe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8014f00:	7dfb      	ldrb	r3, [r7, #23]
 8014f02:	2b00      	cmp	r3, #0
 8014f04:	d11d      	bne.n	8014f42 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6a1b      	ldr	r3, [r3, #32]
 8014f0a:	781b      	ldrb	r3, [r3, #0]
 8014f0c:	2be5      	cmp	r3, #229	@ 0xe5
 8014f0e:	d004      	beq.n	8014f1a <dir_alloc+0x50>
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	6a1b      	ldr	r3, [r3, #32]
 8014f14:	781b      	ldrb	r3, [r3, #0]
 8014f16:	2b00      	cmp	r3, #0
 8014f18:	d107      	bne.n	8014f2a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8014f1a:	693b      	ldr	r3, [r7, #16]
 8014f1c:	3301      	adds	r3, #1
 8014f1e:	613b      	str	r3, [r7, #16]
 8014f20:	693a      	ldr	r2, [r7, #16]
 8014f22:	683b      	ldr	r3, [r7, #0]
 8014f24:	429a      	cmp	r2, r3
 8014f26:	d102      	bne.n	8014f2e <dir_alloc+0x64>
 8014f28:	e00c      	b.n	8014f44 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8014f2e:	2101      	movs	r1, #1
 8014f30:	6878      	ldr	r0, [r7, #4]
 8014f32:	f7ff ff05 	bl	8014d40 <dir_next>
 8014f36:	4603      	mov	r3, r0
 8014f38:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8014f3a:	7dfb      	ldrb	r3, [r7, #23]
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d0d7      	beq.n	8014ef0 <dir_alloc+0x26>
 8014f40:	e000      	b.n	8014f44 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8014f42:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8014f44:	7dfb      	ldrb	r3, [r7, #23]
 8014f46:	2b04      	cmp	r3, #4
 8014f48:	d101      	bne.n	8014f4e <dir_alloc+0x84>
 8014f4a:	2307      	movs	r3, #7
 8014f4c:	75fb      	strb	r3, [r7, #23]
	return res;
 8014f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f50:	4618      	mov	r0, r3
 8014f52:	3718      	adds	r7, #24
 8014f54:	46bd      	mov	sp, r7
 8014f56:	bd80      	pop	{r7, pc}

08014f58 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8014f58:	b580      	push	{r7, lr}
 8014f5a:	b084      	sub	sp, #16
 8014f5c:	af00      	add	r7, sp, #0
 8014f5e:	6078      	str	r0, [r7, #4]
 8014f60:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8014f62:	683b      	ldr	r3, [r7, #0]
 8014f64:	331a      	adds	r3, #26
 8014f66:	4618      	mov	r0, r3
 8014f68:	f7ff f840 	bl	8013fec <ld_word>
 8014f6c:	4603      	mov	r3, r0
 8014f6e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	781b      	ldrb	r3, [r3, #0]
 8014f74:	2b03      	cmp	r3, #3
 8014f76:	d109      	bne.n	8014f8c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8014f78:	683b      	ldr	r3, [r7, #0]
 8014f7a:	3314      	adds	r3, #20
 8014f7c:	4618      	mov	r0, r3
 8014f7e:	f7ff f835 	bl	8013fec <ld_word>
 8014f82:	4603      	mov	r3, r0
 8014f84:	041b      	lsls	r3, r3, #16
 8014f86:	68fa      	ldr	r2, [r7, #12]
 8014f88:	4313      	orrs	r3, r2
 8014f8a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8014f8c:	68fb      	ldr	r3, [r7, #12]
}
 8014f8e:	4618      	mov	r0, r3
 8014f90:	3710      	adds	r7, #16
 8014f92:	46bd      	mov	sp, r7
 8014f94:	bd80      	pop	{r7, pc}

08014f96 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8014f96:	b580      	push	{r7, lr}
 8014f98:	b084      	sub	sp, #16
 8014f9a:	af00      	add	r7, sp, #0
 8014f9c:	60f8      	str	r0, [r7, #12]
 8014f9e:	60b9      	str	r1, [r7, #8]
 8014fa0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8014fa2:	68bb      	ldr	r3, [r7, #8]
 8014fa4:	331a      	adds	r3, #26
 8014fa6:	687a      	ldr	r2, [r7, #4]
 8014fa8:	b292      	uxth	r2, r2
 8014faa:	4611      	mov	r1, r2
 8014fac:	4618      	mov	r0, r3
 8014fae:	f7ff f859 	bl	8014064 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	781b      	ldrb	r3, [r3, #0]
 8014fb6:	2b03      	cmp	r3, #3
 8014fb8:	d109      	bne.n	8014fce <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8014fba:	68bb      	ldr	r3, [r7, #8]
 8014fbc:	f103 0214 	add.w	r2, r3, #20
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	0c1b      	lsrs	r3, r3, #16
 8014fc4:	b29b      	uxth	r3, r3
 8014fc6:	4619      	mov	r1, r3
 8014fc8:	4610      	mov	r0, r2
 8014fca:	f7ff f84b 	bl	8014064 <st_word>
	}
}
 8014fce:	bf00      	nop
 8014fd0:	3710      	adds	r7, #16
 8014fd2:	46bd      	mov	sp, r7
 8014fd4:	bd80      	pop	{r7, pc}
	...

08014fd8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8014fd8:	b590      	push	{r4, r7, lr}
 8014fda:	b087      	sub	sp, #28
 8014fdc:	af00      	add	r7, sp, #0
 8014fde:	6078      	str	r0, [r7, #4]
 8014fe0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8014fe2:	683b      	ldr	r3, [r7, #0]
 8014fe4:	331a      	adds	r3, #26
 8014fe6:	4618      	mov	r0, r3
 8014fe8:	f7ff f800 	bl	8013fec <ld_word>
 8014fec:	4603      	mov	r3, r0
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d001      	beq.n	8014ff6 <cmp_lfn+0x1e>
 8014ff2:	2300      	movs	r3, #0
 8014ff4:	e059      	b.n	80150aa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8014ff6:	683b      	ldr	r3, [r7, #0]
 8014ff8:	781b      	ldrb	r3, [r3, #0]
 8014ffa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014ffe:	1e5a      	subs	r2, r3, #1
 8015000:	4613      	mov	r3, r2
 8015002:	005b      	lsls	r3, r3, #1
 8015004:	4413      	add	r3, r2
 8015006:	009b      	lsls	r3, r3, #2
 8015008:	4413      	add	r3, r2
 801500a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801500c:	2301      	movs	r3, #1
 801500e:	81fb      	strh	r3, [r7, #14]
 8015010:	2300      	movs	r3, #0
 8015012:	613b      	str	r3, [r7, #16]
 8015014:	e033      	b.n	801507e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015016:	4a27      	ldr	r2, [pc, #156]	@ (80150b4 <cmp_lfn+0xdc>)
 8015018:	693b      	ldr	r3, [r7, #16]
 801501a:	4413      	add	r3, r2
 801501c:	781b      	ldrb	r3, [r3, #0]
 801501e:	461a      	mov	r2, r3
 8015020:	683b      	ldr	r3, [r7, #0]
 8015022:	4413      	add	r3, r2
 8015024:	4618      	mov	r0, r3
 8015026:	f7fe ffe1 	bl	8013fec <ld_word>
 801502a:	4603      	mov	r3, r0
 801502c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801502e:	89fb      	ldrh	r3, [r7, #14]
 8015030:	2b00      	cmp	r3, #0
 8015032:	d01a      	beq.n	801506a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8015034:	697b      	ldr	r3, [r7, #20]
 8015036:	2bfe      	cmp	r3, #254	@ 0xfe
 8015038:	d812      	bhi.n	8015060 <cmp_lfn+0x88>
 801503a:	89bb      	ldrh	r3, [r7, #12]
 801503c:	4618      	mov	r0, r3
 801503e:	f001 ff13 	bl	8016e68 <ff_wtoupper>
 8015042:	4603      	mov	r3, r0
 8015044:	461c      	mov	r4, r3
 8015046:	697b      	ldr	r3, [r7, #20]
 8015048:	1c5a      	adds	r2, r3, #1
 801504a:	617a      	str	r2, [r7, #20]
 801504c:	005b      	lsls	r3, r3, #1
 801504e:	687a      	ldr	r2, [r7, #4]
 8015050:	4413      	add	r3, r2
 8015052:	881b      	ldrh	r3, [r3, #0]
 8015054:	4618      	mov	r0, r3
 8015056:	f001 ff07 	bl	8016e68 <ff_wtoupper>
 801505a:	4603      	mov	r3, r0
 801505c:	429c      	cmp	r4, r3
 801505e:	d001      	beq.n	8015064 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015060:	2300      	movs	r3, #0
 8015062:	e022      	b.n	80150aa <cmp_lfn+0xd2>
			}
			wc = uc;
 8015064:	89bb      	ldrh	r3, [r7, #12]
 8015066:	81fb      	strh	r3, [r7, #14]
 8015068:	e006      	b.n	8015078 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801506a:	89bb      	ldrh	r3, [r7, #12]
 801506c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015070:	4293      	cmp	r3, r2
 8015072:	d001      	beq.n	8015078 <cmp_lfn+0xa0>
 8015074:	2300      	movs	r3, #0
 8015076:	e018      	b.n	80150aa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015078:	693b      	ldr	r3, [r7, #16]
 801507a:	3301      	adds	r3, #1
 801507c:	613b      	str	r3, [r7, #16]
 801507e:	693b      	ldr	r3, [r7, #16]
 8015080:	2b0c      	cmp	r3, #12
 8015082:	d9c8      	bls.n	8015016 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015084:	683b      	ldr	r3, [r7, #0]
 8015086:	781b      	ldrb	r3, [r3, #0]
 8015088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801508c:	2b00      	cmp	r3, #0
 801508e:	d00b      	beq.n	80150a8 <cmp_lfn+0xd0>
 8015090:	89fb      	ldrh	r3, [r7, #14]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d008      	beq.n	80150a8 <cmp_lfn+0xd0>
 8015096:	697b      	ldr	r3, [r7, #20]
 8015098:	005b      	lsls	r3, r3, #1
 801509a:	687a      	ldr	r2, [r7, #4]
 801509c:	4413      	add	r3, r2
 801509e:	881b      	ldrh	r3, [r3, #0]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d001      	beq.n	80150a8 <cmp_lfn+0xd0>
 80150a4:	2300      	movs	r3, #0
 80150a6:	e000      	b.n	80150aa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80150a8:	2301      	movs	r3, #1
}
 80150aa:	4618      	mov	r0, r3
 80150ac:	371c      	adds	r7, #28
 80150ae:	46bd      	mov	sp, r7
 80150b0:	bd90      	pop	{r4, r7, pc}
 80150b2:	bf00      	nop
 80150b4:	0801c670 	.word	0x0801c670

080150b8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80150b8:	b580      	push	{r7, lr}
 80150ba:	b088      	sub	sp, #32
 80150bc:	af00      	add	r7, sp, #0
 80150be:	60f8      	str	r0, [r7, #12]
 80150c0:	60b9      	str	r1, [r7, #8]
 80150c2:	4611      	mov	r1, r2
 80150c4:	461a      	mov	r2, r3
 80150c6:	460b      	mov	r3, r1
 80150c8:	71fb      	strb	r3, [r7, #7]
 80150ca:	4613      	mov	r3, r2
 80150cc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80150ce:	68bb      	ldr	r3, [r7, #8]
 80150d0:	330d      	adds	r3, #13
 80150d2:	79ba      	ldrb	r2, [r7, #6]
 80150d4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80150d6:	68bb      	ldr	r3, [r7, #8]
 80150d8:	330b      	adds	r3, #11
 80150da:	220f      	movs	r2, #15
 80150dc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80150de:	68bb      	ldr	r3, [r7, #8]
 80150e0:	330c      	adds	r3, #12
 80150e2:	2200      	movs	r2, #0
 80150e4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	331a      	adds	r3, #26
 80150ea:	2100      	movs	r1, #0
 80150ec:	4618      	mov	r0, r3
 80150ee:	f7fe ffb9 	bl	8014064 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80150f2:	79fb      	ldrb	r3, [r7, #7]
 80150f4:	1e5a      	subs	r2, r3, #1
 80150f6:	4613      	mov	r3, r2
 80150f8:	005b      	lsls	r3, r3, #1
 80150fa:	4413      	add	r3, r2
 80150fc:	009b      	lsls	r3, r3, #2
 80150fe:	4413      	add	r3, r2
 8015100:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8015102:	2300      	movs	r3, #0
 8015104:	82fb      	strh	r3, [r7, #22]
 8015106:	2300      	movs	r3, #0
 8015108:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801510a:	8afb      	ldrh	r3, [r7, #22]
 801510c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015110:	4293      	cmp	r3, r2
 8015112:	d007      	beq.n	8015124 <put_lfn+0x6c>
 8015114:	69fb      	ldr	r3, [r7, #28]
 8015116:	1c5a      	adds	r2, r3, #1
 8015118:	61fa      	str	r2, [r7, #28]
 801511a:	005b      	lsls	r3, r3, #1
 801511c:	68fa      	ldr	r2, [r7, #12]
 801511e:	4413      	add	r3, r2
 8015120:	881b      	ldrh	r3, [r3, #0]
 8015122:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015124:	4a17      	ldr	r2, [pc, #92]	@ (8015184 <put_lfn+0xcc>)
 8015126:	69bb      	ldr	r3, [r7, #24]
 8015128:	4413      	add	r3, r2
 801512a:	781b      	ldrb	r3, [r3, #0]
 801512c:	461a      	mov	r2, r3
 801512e:	68bb      	ldr	r3, [r7, #8]
 8015130:	4413      	add	r3, r2
 8015132:	8afa      	ldrh	r2, [r7, #22]
 8015134:	4611      	mov	r1, r2
 8015136:	4618      	mov	r0, r3
 8015138:	f7fe ff94 	bl	8014064 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801513c:	8afb      	ldrh	r3, [r7, #22]
 801513e:	2b00      	cmp	r3, #0
 8015140:	d102      	bne.n	8015148 <put_lfn+0x90>
 8015142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015146:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015148:	69bb      	ldr	r3, [r7, #24]
 801514a:	3301      	adds	r3, #1
 801514c:	61bb      	str	r3, [r7, #24]
 801514e:	69bb      	ldr	r3, [r7, #24]
 8015150:	2b0c      	cmp	r3, #12
 8015152:	d9da      	bls.n	801510a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015154:	8afb      	ldrh	r3, [r7, #22]
 8015156:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801515a:	4293      	cmp	r3, r2
 801515c:	d006      	beq.n	801516c <put_lfn+0xb4>
 801515e:	69fb      	ldr	r3, [r7, #28]
 8015160:	005b      	lsls	r3, r3, #1
 8015162:	68fa      	ldr	r2, [r7, #12]
 8015164:	4413      	add	r3, r2
 8015166:	881b      	ldrh	r3, [r3, #0]
 8015168:	2b00      	cmp	r3, #0
 801516a:	d103      	bne.n	8015174 <put_lfn+0xbc>
 801516c:	79fb      	ldrb	r3, [r7, #7]
 801516e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015172:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015174:	68bb      	ldr	r3, [r7, #8]
 8015176:	79fa      	ldrb	r2, [r7, #7]
 8015178:	701a      	strb	r2, [r3, #0]
}
 801517a:	bf00      	nop
 801517c:	3720      	adds	r7, #32
 801517e:	46bd      	mov	sp, r7
 8015180:	bd80      	pop	{r7, pc}
 8015182:	bf00      	nop
 8015184:	0801c670 	.word	0x0801c670

08015188 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015188:	b580      	push	{r7, lr}
 801518a:	b08c      	sub	sp, #48	@ 0x30
 801518c:	af00      	add	r7, sp, #0
 801518e:	60f8      	str	r0, [r7, #12]
 8015190:	60b9      	str	r1, [r7, #8]
 8015192:	607a      	str	r2, [r7, #4]
 8015194:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015196:	220b      	movs	r2, #11
 8015198:	68b9      	ldr	r1, [r7, #8]
 801519a:	68f8      	ldr	r0, [r7, #12]
 801519c:	f7fe ffa9 	bl	80140f2 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80151a0:	683b      	ldr	r3, [r7, #0]
 80151a2:	2b05      	cmp	r3, #5
 80151a4:	d92b      	bls.n	80151fe <gen_numname+0x76>
		sr = seq;
 80151a6:	683b      	ldr	r3, [r7, #0]
 80151a8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80151aa:	e022      	b.n	80151f2 <gen_numname+0x6a>
			wc = *lfn++;
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	1c9a      	adds	r2, r3, #2
 80151b0:	607a      	str	r2, [r7, #4]
 80151b2:	881b      	ldrh	r3, [r3, #0]
 80151b4:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80151b6:	2300      	movs	r3, #0
 80151b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80151ba:	e017      	b.n	80151ec <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80151bc:	69fb      	ldr	r3, [r7, #28]
 80151be:	005a      	lsls	r2, r3, #1
 80151c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80151c2:	f003 0301 	and.w	r3, r3, #1
 80151c6:	4413      	add	r3, r2
 80151c8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80151ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80151cc:	085b      	lsrs	r3, r3, #1
 80151ce:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80151d0:	69fb      	ldr	r3, [r7, #28]
 80151d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d005      	beq.n	80151e6 <gen_numname+0x5e>
 80151da:	69fb      	ldr	r3, [r7, #28]
 80151dc:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80151e0:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80151e4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80151e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151e8:	3301      	adds	r3, #1
 80151ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80151ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151ee:	2b0f      	cmp	r3, #15
 80151f0:	d9e4      	bls.n	80151bc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	881b      	ldrh	r3, [r3, #0]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d1d8      	bne.n	80151ac <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80151fa:	69fb      	ldr	r3, [r7, #28]
 80151fc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80151fe:	2307      	movs	r3, #7
 8015200:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015202:	683b      	ldr	r3, [r7, #0]
 8015204:	b2db      	uxtb	r3, r3
 8015206:	f003 030f 	and.w	r3, r3, #15
 801520a:	b2db      	uxtb	r3, r3
 801520c:	3330      	adds	r3, #48	@ 0x30
 801520e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015212:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015216:	2b39      	cmp	r3, #57	@ 0x39
 8015218:	d904      	bls.n	8015224 <gen_numname+0x9c>
 801521a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801521e:	3307      	adds	r3, #7
 8015220:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015226:	1e5a      	subs	r2, r3, #1
 8015228:	62ba      	str	r2, [r7, #40]	@ 0x28
 801522a:	3330      	adds	r3, #48	@ 0x30
 801522c:	443b      	add	r3, r7
 801522e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8015232:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8015236:	683b      	ldr	r3, [r7, #0]
 8015238:	091b      	lsrs	r3, r3, #4
 801523a:	603b      	str	r3, [r7, #0]
	} while (seq);
 801523c:	683b      	ldr	r3, [r7, #0]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d1df      	bne.n	8015202 <gen_numname+0x7a>
	ns[i] = '~';
 8015242:	f107 0214 	add.w	r2, r7, #20
 8015246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015248:	4413      	add	r3, r2
 801524a:	227e      	movs	r2, #126	@ 0x7e
 801524c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 801524e:	2300      	movs	r3, #0
 8015250:	627b      	str	r3, [r7, #36]	@ 0x24
 8015252:	e002      	b.n	801525a <gen_numname+0xd2>
 8015254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015256:	3301      	adds	r3, #1
 8015258:	627b      	str	r3, [r7, #36]	@ 0x24
 801525a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801525e:	429a      	cmp	r2, r3
 8015260:	d205      	bcs.n	801526e <gen_numname+0xe6>
 8015262:	68fa      	ldr	r2, [r7, #12]
 8015264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015266:	4413      	add	r3, r2
 8015268:	781b      	ldrb	r3, [r3, #0]
 801526a:	2b20      	cmp	r3, #32
 801526c:	d1f2      	bne.n	8015254 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 801526e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015270:	2b07      	cmp	r3, #7
 8015272:	d807      	bhi.n	8015284 <gen_numname+0xfc>
 8015274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015276:	1c5a      	adds	r2, r3, #1
 8015278:	62ba      	str	r2, [r7, #40]	@ 0x28
 801527a:	3330      	adds	r3, #48	@ 0x30
 801527c:	443b      	add	r3, r7
 801527e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015282:	e000      	b.n	8015286 <gen_numname+0xfe>
 8015284:	2120      	movs	r1, #32
 8015286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015288:	1c5a      	adds	r2, r3, #1
 801528a:	627a      	str	r2, [r7, #36]	@ 0x24
 801528c:	68fa      	ldr	r2, [r7, #12]
 801528e:	4413      	add	r3, r2
 8015290:	460a      	mov	r2, r1
 8015292:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015296:	2b07      	cmp	r3, #7
 8015298:	d9e9      	bls.n	801526e <gen_numname+0xe6>
}
 801529a:	bf00      	nop
 801529c:	bf00      	nop
 801529e:	3730      	adds	r7, #48	@ 0x30
 80152a0:	46bd      	mov	sp, r7
 80152a2:	bd80      	pop	{r7, pc}

080152a4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80152a4:	b480      	push	{r7}
 80152a6:	b085      	sub	sp, #20
 80152a8:	af00      	add	r7, sp, #0
 80152aa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80152ac:	2300      	movs	r3, #0
 80152ae:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80152b0:	230b      	movs	r3, #11
 80152b2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80152b4:	7bfb      	ldrb	r3, [r7, #15]
 80152b6:	b2da      	uxtb	r2, r3
 80152b8:	0852      	lsrs	r2, r2, #1
 80152ba:	01db      	lsls	r3, r3, #7
 80152bc:	4313      	orrs	r3, r2
 80152be:	b2da      	uxtb	r2, r3
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	1c59      	adds	r1, r3, #1
 80152c4:	6079      	str	r1, [r7, #4]
 80152c6:	781b      	ldrb	r3, [r3, #0]
 80152c8:	4413      	add	r3, r2
 80152ca:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80152cc:	68bb      	ldr	r3, [r7, #8]
 80152ce:	3b01      	subs	r3, #1
 80152d0:	60bb      	str	r3, [r7, #8]
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d1ed      	bne.n	80152b4 <sum_sfn+0x10>
	return sum;
 80152d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80152da:	4618      	mov	r0, r3
 80152dc:	3714      	adds	r7, #20
 80152de:	46bd      	mov	sp, r7
 80152e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e4:	4770      	bx	lr

080152e6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80152e6:	b580      	push	{r7, lr}
 80152e8:	b086      	sub	sp, #24
 80152ea:	af00      	add	r7, sp, #0
 80152ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	681b      	ldr	r3, [r3, #0]
 80152f2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80152f4:	2100      	movs	r1, #0
 80152f6:	6878      	ldr	r0, [r7, #4]
 80152f8:	f7ff fca7 	bl	8014c4a <dir_sdi>
 80152fc:	4603      	mov	r3, r0
 80152fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015300:	7dfb      	ldrb	r3, [r7, #23]
 8015302:	2b00      	cmp	r3, #0
 8015304:	d001      	beq.n	801530a <dir_find+0x24>
 8015306:	7dfb      	ldrb	r3, [r7, #23]
 8015308:	e0a9      	b.n	801545e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801530a:	23ff      	movs	r3, #255	@ 0xff
 801530c:	753b      	strb	r3, [r7, #20]
 801530e:	7d3b      	ldrb	r3, [r7, #20]
 8015310:	757b      	strb	r3, [r7, #21]
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	f04f 32ff 	mov.w	r2, #4294967295
 8015318:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	69db      	ldr	r3, [r3, #28]
 801531e:	4619      	mov	r1, r3
 8015320:	6938      	ldr	r0, [r7, #16]
 8015322:	f7ff f915 	bl	8014550 <move_window>
 8015326:	4603      	mov	r3, r0
 8015328:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801532a:	7dfb      	ldrb	r3, [r7, #23]
 801532c:	2b00      	cmp	r3, #0
 801532e:	f040 8090 	bne.w	8015452 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	6a1b      	ldr	r3, [r3, #32]
 8015336:	781b      	ldrb	r3, [r3, #0]
 8015338:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801533a:	7dbb      	ldrb	r3, [r7, #22]
 801533c:	2b00      	cmp	r3, #0
 801533e:	d102      	bne.n	8015346 <dir_find+0x60>
 8015340:	2304      	movs	r3, #4
 8015342:	75fb      	strb	r3, [r7, #23]
 8015344:	e08a      	b.n	801545c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	6a1b      	ldr	r3, [r3, #32]
 801534a:	330b      	adds	r3, #11
 801534c:	781b      	ldrb	r3, [r3, #0]
 801534e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015352:	73fb      	strb	r3, [r7, #15]
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	7bfa      	ldrb	r2, [r7, #15]
 8015358:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801535a:	7dbb      	ldrb	r3, [r7, #22]
 801535c:	2be5      	cmp	r3, #229	@ 0xe5
 801535e:	d007      	beq.n	8015370 <dir_find+0x8a>
 8015360:	7bfb      	ldrb	r3, [r7, #15]
 8015362:	f003 0308 	and.w	r3, r3, #8
 8015366:	2b00      	cmp	r3, #0
 8015368:	d009      	beq.n	801537e <dir_find+0x98>
 801536a:	7bfb      	ldrb	r3, [r7, #15]
 801536c:	2b0f      	cmp	r3, #15
 801536e:	d006      	beq.n	801537e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015370:	23ff      	movs	r3, #255	@ 0xff
 8015372:	757b      	strb	r3, [r7, #21]
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	f04f 32ff 	mov.w	r2, #4294967295
 801537a:	631a      	str	r2, [r3, #48]	@ 0x30
 801537c:	e05e      	b.n	801543c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 801537e:	7bfb      	ldrb	r3, [r7, #15]
 8015380:	2b0f      	cmp	r3, #15
 8015382:	d136      	bne.n	80153f2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801538a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801538e:	2b00      	cmp	r3, #0
 8015390:	d154      	bne.n	801543c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015392:	7dbb      	ldrb	r3, [r7, #22]
 8015394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015398:	2b00      	cmp	r3, #0
 801539a:	d00d      	beq.n	80153b8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	6a1b      	ldr	r3, [r3, #32]
 80153a0:	7b5b      	ldrb	r3, [r3, #13]
 80153a2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80153a4:	7dbb      	ldrb	r3, [r7, #22]
 80153a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80153aa:	75bb      	strb	r3, [r7, #22]
 80153ac:	7dbb      	ldrb	r3, [r7, #22]
 80153ae:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	695a      	ldr	r2, [r3, #20]
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80153b8:	7dba      	ldrb	r2, [r7, #22]
 80153ba:	7d7b      	ldrb	r3, [r7, #21]
 80153bc:	429a      	cmp	r2, r3
 80153be:	d115      	bne.n	80153ec <dir_find+0x106>
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	6a1b      	ldr	r3, [r3, #32]
 80153c4:	330d      	adds	r3, #13
 80153c6:	781b      	ldrb	r3, [r3, #0]
 80153c8:	7d3a      	ldrb	r2, [r7, #20]
 80153ca:	429a      	cmp	r2, r3
 80153cc:	d10e      	bne.n	80153ec <dir_find+0x106>
 80153ce:	693b      	ldr	r3, [r7, #16]
 80153d0:	68da      	ldr	r2, [r3, #12]
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	6a1b      	ldr	r3, [r3, #32]
 80153d6:	4619      	mov	r1, r3
 80153d8:	4610      	mov	r0, r2
 80153da:	f7ff fdfd 	bl	8014fd8 <cmp_lfn>
 80153de:	4603      	mov	r3, r0
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d003      	beq.n	80153ec <dir_find+0x106>
 80153e4:	7d7b      	ldrb	r3, [r7, #21]
 80153e6:	3b01      	subs	r3, #1
 80153e8:	b2db      	uxtb	r3, r3
 80153ea:	e000      	b.n	80153ee <dir_find+0x108>
 80153ec:	23ff      	movs	r3, #255	@ 0xff
 80153ee:	757b      	strb	r3, [r7, #21]
 80153f0:	e024      	b.n	801543c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80153f2:	7d7b      	ldrb	r3, [r7, #21]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	d109      	bne.n	801540c <dir_find+0x126>
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	6a1b      	ldr	r3, [r3, #32]
 80153fc:	4618      	mov	r0, r3
 80153fe:	f7ff ff51 	bl	80152a4 <sum_sfn>
 8015402:	4603      	mov	r3, r0
 8015404:	461a      	mov	r2, r3
 8015406:	7d3b      	ldrb	r3, [r7, #20]
 8015408:	4293      	cmp	r3, r2
 801540a:	d024      	beq.n	8015456 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015412:	f003 0301 	and.w	r3, r3, #1
 8015416:	2b00      	cmp	r3, #0
 8015418:	d10a      	bne.n	8015430 <dir_find+0x14a>
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	6a18      	ldr	r0, [r3, #32]
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	3324      	adds	r3, #36	@ 0x24
 8015422:	220b      	movs	r2, #11
 8015424:	4619      	mov	r1, r3
 8015426:	f7fe fea0 	bl	801416a <mem_cmp>
 801542a:	4603      	mov	r3, r0
 801542c:	2b00      	cmp	r3, #0
 801542e:	d014      	beq.n	801545a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015430:	23ff      	movs	r3, #255	@ 0xff
 8015432:	757b      	strb	r3, [r7, #21]
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	f04f 32ff 	mov.w	r2, #4294967295
 801543a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801543c:	2100      	movs	r1, #0
 801543e:	6878      	ldr	r0, [r7, #4]
 8015440:	f7ff fc7e 	bl	8014d40 <dir_next>
 8015444:	4603      	mov	r3, r0
 8015446:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015448:	7dfb      	ldrb	r3, [r7, #23]
 801544a:	2b00      	cmp	r3, #0
 801544c:	f43f af65 	beq.w	801531a <dir_find+0x34>
 8015450:	e004      	b.n	801545c <dir_find+0x176>
		if (res != FR_OK) break;
 8015452:	bf00      	nop
 8015454:	e002      	b.n	801545c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015456:	bf00      	nop
 8015458:	e000      	b.n	801545c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801545a:	bf00      	nop

	return res;
 801545c:	7dfb      	ldrb	r3, [r7, #23]
}
 801545e:	4618      	mov	r0, r3
 8015460:	3718      	adds	r7, #24
 8015462:	46bd      	mov	sp, r7
 8015464:	bd80      	pop	{r7, pc}
	...

08015468 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015468:	b580      	push	{r7, lr}
 801546a:	b08c      	sub	sp, #48	@ 0x30
 801546c:	af00      	add	r7, sp, #0
 801546e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801547c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015480:	2b00      	cmp	r3, #0
 8015482:	d001      	beq.n	8015488 <dir_register+0x20>
 8015484:	2306      	movs	r3, #6
 8015486:	e0e0      	b.n	801564a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8015488:	2300      	movs	r3, #0
 801548a:	627b      	str	r3, [r7, #36]	@ 0x24
 801548c:	e002      	b.n	8015494 <dir_register+0x2c>
 801548e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015490:	3301      	adds	r3, #1
 8015492:	627b      	str	r3, [r7, #36]	@ 0x24
 8015494:	69fb      	ldr	r3, [r7, #28]
 8015496:	68da      	ldr	r2, [r3, #12]
 8015498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801549a:	005b      	lsls	r3, r3, #1
 801549c:	4413      	add	r3, r2
 801549e:	881b      	ldrh	r3, [r3, #0]
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d1f4      	bne.n	801548e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80154aa:	f107 030c 	add.w	r3, r7, #12
 80154ae:	220c      	movs	r2, #12
 80154b0:	4618      	mov	r0, r3
 80154b2:	f7fe fe1e 	bl	80140f2 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80154b6:	7dfb      	ldrb	r3, [r7, #23]
 80154b8:	f003 0301 	and.w	r3, r3, #1
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d032      	beq.n	8015526 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	2240      	movs	r2, #64	@ 0x40
 80154c4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80154c8:	2301      	movs	r3, #1
 80154ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80154cc:	e016      	b.n	80154fc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80154d4:	69fb      	ldr	r3, [r7, #28]
 80154d6:	68da      	ldr	r2, [r3, #12]
 80154d8:	f107 010c 	add.w	r1, r7, #12
 80154dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154de:	f7ff fe53 	bl	8015188 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80154e2:	6878      	ldr	r0, [r7, #4]
 80154e4:	f7ff feff 	bl	80152e6 <dir_find>
 80154e8:	4603      	mov	r3, r0
 80154ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80154ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d106      	bne.n	8015504 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80154f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154f8:	3301      	adds	r3, #1
 80154fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80154fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154fe:	2b63      	cmp	r3, #99	@ 0x63
 8015500:	d9e5      	bls.n	80154ce <dir_register+0x66>
 8015502:	e000      	b.n	8015506 <dir_register+0x9e>
			if (res != FR_OK) break;
 8015504:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8015506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015508:	2b64      	cmp	r3, #100	@ 0x64
 801550a:	d101      	bne.n	8015510 <dir_register+0xa8>
 801550c:	2307      	movs	r3, #7
 801550e:	e09c      	b.n	801564a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015510:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015514:	2b04      	cmp	r3, #4
 8015516:	d002      	beq.n	801551e <dir_register+0xb6>
 8015518:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801551c:	e095      	b.n	801564a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801551e:	7dfa      	ldrb	r2, [r7, #23]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8015526:	7dfb      	ldrb	r3, [r7, #23]
 8015528:	f003 0302 	and.w	r3, r3, #2
 801552c:	2b00      	cmp	r3, #0
 801552e:	d007      	beq.n	8015540 <dir_register+0xd8>
 8015530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015532:	330c      	adds	r3, #12
 8015534:	4a47      	ldr	r2, [pc, #284]	@ (8015654 <dir_register+0x1ec>)
 8015536:	fba2 2303 	umull	r2, r3, r2, r3
 801553a:	089b      	lsrs	r3, r3, #2
 801553c:	3301      	adds	r3, #1
 801553e:	e000      	b.n	8015542 <dir_register+0xda>
 8015540:	2301      	movs	r3, #1
 8015542:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8015544:	6a39      	ldr	r1, [r7, #32]
 8015546:	6878      	ldr	r0, [r7, #4]
 8015548:	f7ff fcbf 	bl	8014eca <dir_alloc>
 801554c:	4603      	mov	r3, r0
 801554e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8015552:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015556:	2b00      	cmp	r3, #0
 8015558:	d148      	bne.n	80155ec <dir_register+0x184>
 801555a:	6a3b      	ldr	r3, [r7, #32]
 801555c:	3b01      	subs	r3, #1
 801555e:	623b      	str	r3, [r7, #32]
 8015560:	6a3b      	ldr	r3, [r7, #32]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d042      	beq.n	80155ec <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	695a      	ldr	r2, [r3, #20]
 801556a:	6a3b      	ldr	r3, [r7, #32]
 801556c:	015b      	lsls	r3, r3, #5
 801556e:	1ad3      	subs	r3, r2, r3
 8015570:	4619      	mov	r1, r3
 8015572:	6878      	ldr	r0, [r7, #4]
 8015574:	f7ff fb69 	bl	8014c4a <dir_sdi>
 8015578:	4603      	mov	r3, r0
 801557a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801557e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015582:	2b00      	cmp	r3, #0
 8015584:	d132      	bne.n	80155ec <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	3324      	adds	r3, #36	@ 0x24
 801558a:	4618      	mov	r0, r3
 801558c:	f7ff fe8a 	bl	80152a4 <sum_sfn>
 8015590:	4603      	mov	r3, r0
 8015592:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	69db      	ldr	r3, [r3, #28]
 8015598:	4619      	mov	r1, r3
 801559a:	69f8      	ldr	r0, [r7, #28]
 801559c:	f7fe ffd8 	bl	8014550 <move_window>
 80155a0:	4603      	mov	r3, r0
 80155a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80155a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d11d      	bne.n	80155ea <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80155ae:	69fb      	ldr	r3, [r7, #28]
 80155b0:	68d8      	ldr	r0, [r3, #12]
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	6a19      	ldr	r1, [r3, #32]
 80155b6:	6a3b      	ldr	r3, [r7, #32]
 80155b8:	b2da      	uxtb	r2, r3
 80155ba:	7efb      	ldrb	r3, [r7, #27]
 80155bc:	f7ff fd7c 	bl	80150b8 <put_lfn>
				fs->wflag = 1;
 80155c0:	69fb      	ldr	r3, [r7, #28]
 80155c2:	2201      	movs	r2, #1
 80155c4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80155c6:	2100      	movs	r1, #0
 80155c8:	6878      	ldr	r0, [r7, #4]
 80155ca:	f7ff fbb9 	bl	8014d40 <dir_next>
 80155ce:	4603      	mov	r3, r0
 80155d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80155d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d107      	bne.n	80155ec <dir_register+0x184>
 80155dc:	6a3b      	ldr	r3, [r7, #32]
 80155de:	3b01      	subs	r3, #1
 80155e0:	623b      	str	r3, [r7, #32]
 80155e2:	6a3b      	ldr	r3, [r7, #32]
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d1d5      	bne.n	8015594 <dir_register+0x12c>
 80155e8:	e000      	b.n	80155ec <dir_register+0x184>
				if (res != FR_OK) break;
 80155ea:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80155ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d128      	bne.n	8015646 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	69db      	ldr	r3, [r3, #28]
 80155f8:	4619      	mov	r1, r3
 80155fa:	69f8      	ldr	r0, [r7, #28]
 80155fc:	f7fe ffa8 	bl	8014550 <move_window>
 8015600:	4603      	mov	r3, r0
 8015602:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015606:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801560a:	2b00      	cmp	r3, #0
 801560c:	d11b      	bne.n	8015646 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	6a1b      	ldr	r3, [r3, #32]
 8015612:	2220      	movs	r2, #32
 8015614:	2100      	movs	r1, #0
 8015616:	4618      	mov	r0, r3
 8015618:	f7fe fd8c 	bl	8014134 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	6a18      	ldr	r0, [r3, #32]
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	3324      	adds	r3, #36	@ 0x24
 8015624:	220b      	movs	r2, #11
 8015626:	4619      	mov	r1, r3
 8015628:	f7fe fd63 	bl	80140f2 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	6a1b      	ldr	r3, [r3, #32]
 8015636:	330c      	adds	r3, #12
 8015638:	f002 0218 	and.w	r2, r2, #24
 801563c:	b2d2      	uxtb	r2, r2
 801563e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015640:	69fb      	ldr	r3, [r7, #28]
 8015642:	2201      	movs	r2, #1
 8015644:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8015646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801564a:	4618      	mov	r0, r3
 801564c:	3730      	adds	r7, #48	@ 0x30
 801564e:	46bd      	mov	sp, r7
 8015650:	bd80      	pop	{r7, pc}
 8015652:	bf00      	nop
 8015654:	4ec4ec4f 	.word	0x4ec4ec4f

08015658 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8015658:	b580      	push	{r7, lr}
 801565a:	b08a      	sub	sp, #40	@ 0x28
 801565c:	af00      	add	r7, sp, #0
 801565e:	6078      	str	r0, [r7, #4]
 8015660:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8015662:	683b      	ldr	r3, [r7, #0]
 8015664:	681b      	ldr	r3, [r3, #0]
 8015666:	613b      	str	r3, [r7, #16]
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	681b      	ldr	r3, [r3, #0]
 801566c:	68db      	ldr	r3, [r3, #12]
 801566e:	60fb      	str	r3, [r7, #12]
 8015670:	2300      	movs	r3, #0
 8015672:	617b      	str	r3, [r7, #20]
 8015674:	697b      	ldr	r3, [r7, #20]
 8015676:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015678:	69bb      	ldr	r3, [r7, #24]
 801567a:	1c5a      	adds	r2, r3, #1
 801567c:	61ba      	str	r2, [r7, #24]
 801567e:	693a      	ldr	r2, [r7, #16]
 8015680:	4413      	add	r3, r2
 8015682:	781b      	ldrb	r3, [r3, #0]
 8015684:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8015686:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015688:	2b1f      	cmp	r3, #31
 801568a:	d940      	bls.n	801570e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801568c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801568e:	2b2f      	cmp	r3, #47	@ 0x2f
 8015690:	d006      	beq.n	80156a0 <create_name+0x48>
 8015692:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015694:	2b5c      	cmp	r3, #92	@ 0x5c
 8015696:	d110      	bne.n	80156ba <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8015698:	e002      	b.n	80156a0 <create_name+0x48>
 801569a:	69bb      	ldr	r3, [r7, #24]
 801569c:	3301      	adds	r3, #1
 801569e:	61bb      	str	r3, [r7, #24]
 80156a0:	693a      	ldr	r2, [r7, #16]
 80156a2:	69bb      	ldr	r3, [r7, #24]
 80156a4:	4413      	add	r3, r2
 80156a6:	781b      	ldrb	r3, [r3, #0]
 80156a8:	2b2f      	cmp	r3, #47	@ 0x2f
 80156aa:	d0f6      	beq.n	801569a <create_name+0x42>
 80156ac:	693a      	ldr	r2, [r7, #16]
 80156ae:	69bb      	ldr	r3, [r7, #24]
 80156b0:	4413      	add	r3, r2
 80156b2:	781b      	ldrb	r3, [r3, #0]
 80156b4:	2b5c      	cmp	r3, #92	@ 0x5c
 80156b6:	d0f0      	beq.n	801569a <create_name+0x42>
			break;
 80156b8:	e02a      	b.n	8015710 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80156ba:	697b      	ldr	r3, [r7, #20]
 80156bc:	2bfe      	cmp	r3, #254	@ 0xfe
 80156be:	d901      	bls.n	80156c4 <create_name+0x6c>
 80156c0:	2306      	movs	r3, #6
 80156c2:	e17d      	b.n	80159c0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80156c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80156c6:	b2db      	uxtb	r3, r3
 80156c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80156ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80156cc:	2101      	movs	r1, #1
 80156ce:	4618      	mov	r0, r3
 80156d0:	f001 fb8e 	bl	8016df0 <ff_convert>
 80156d4:	4603      	mov	r3, r0
 80156d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80156d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80156da:	2b00      	cmp	r3, #0
 80156dc:	d101      	bne.n	80156e2 <create_name+0x8a>
 80156de:	2306      	movs	r3, #6
 80156e0:	e16e      	b.n	80159c0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80156e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80156e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80156e6:	d809      	bhi.n	80156fc <create_name+0xa4>
 80156e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80156ea:	4619      	mov	r1, r3
 80156ec:	488d      	ldr	r0, [pc, #564]	@ (8015924 <create_name+0x2cc>)
 80156ee:	f7fe fd63 	bl	80141b8 <chk_chr>
 80156f2:	4603      	mov	r3, r0
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d001      	beq.n	80156fc <create_name+0xa4>
 80156f8:	2306      	movs	r3, #6
 80156fa:	e161      	b.n	80159c0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80156fc:	697b      	ldr	r3, [r7, #20]
 80156fe:	1c5a      	adds	r2, r3, #1
 8015700:	617a      	str	r2, [r7, #20]
 8015702:	005b      	lsls	r3, r3, #1
 8015704:	68fa      	ldr	r2, [r7, #12]
 8015706:	4413      	add	r3, r2
 8015708:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801570a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801570c:	e7b4      	b.n	8015678 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801570e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015710:	693a      	ldr	r2, [r7, #16]
 8015712:	69bb      	ldr	r3, [r7, #24]
 8015714:	441a      	add	r2, r3
 8015716:	683b      	ldr	r3, [r7, #0]
 8015718:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801571a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801571c:	2b1f      	cmp	r3, #31
 801571e:	d801      	bhi.n	8015724 <create_name+0xcc>
 8015720:	2304      	movs	r3, #4
 8015722:	e000      	b.n	8015726 <create_name+0xce>
 8015724:	2300      	movs	r3, #0
 8015726:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801572a:	e011      	b.n	8015750 <create_name+0xf8>
		w = lfn[di - 1];
 801572c:	697b      	ldr	r3, [r7, #20]
 801572e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015732:	3b01      	subs	r3, #1
 8015734:	005b      	lsls	r3, r3, #1
 8015736:	68fa      	ldr	r2, [r7, #12]
 8015738:	4413      	add	r3, r2
 801573a:	881b      	ldrh	r3, [r3, #0]
 801573c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801573e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015740:	2b20      	cmp	r3, #32
 8015742:	d002      	beq.n	801574a <create_name+0xf2>
 8015744:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015746:	2b2e      	cmp	r3, #46	@ 0x2e
 8015748:	d106      	bne.n	8015758 <create_name+0x100>
		di--;
 801574a:	697b      	ldr	r3, [r7, #20]
 801574c:	3b01      	subs	r3, #1
 801574e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015750:	697b      	ldr	r3, [r7, #20]
 8015752:	2b00      	cmp	r3, #0
 8015754:	d1ea      	bne.n	801572c <create_name+0xd4>
 8015756:	e000      	b.n	801575a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8015758:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801575a:	697b      	ldr	r3, [r7, #20]
 801575c:	005b      	lsls	r3, r3, #1
 801575e:	68fa      	ldr	r2, [r7, #12]
 8015760:	4413      	add	r3, r2
 8015762:	2200      	movs	r2, #0
 8015764:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8015766:	697b      	ldr	r3, [r7, #20]
 8015768:	2b00      	cmp	r3, #0
 801576a:	d101      	bne.n	8015770 <create_name+0x118>
 801576c:	2306      	movs	r3, #6
 801576e:	e127      	b.n	80159c0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	3324      	adds	r3, #36	@ 0x24
 8015774:	220b      	movs	r2, #11
 8015776:	2120      	movs	r1, #32
 8015778:	4618      	mov	r0, r3
 801577a:	f7fe fcdb 	bl	8014134 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801577e:	2300      	movs	r3, #0
 8015780:	61bb      	str	r3, [r7, #24]
 8015782:	e002      	b.n	801578a <create_name+0x132>
 8015784:	69bb      	ldr	r3, [r7, #24]
 8015786:	3301      	adds	r3, #1
 8015788:	61bb      	str	r3, [r7, #24]
 801578a:	69bb      	ldr	r3, [r7, #24]
 801578c:	005b      	lsls	r3, r3, #1
 801578e:	68fa      	ldr	r2, [r7, #12]
 8015790:	4413      	add	r3, r2
 8015792:	881b      	ldrh	r3, [r3, #0]
 8015794:	2b20      	cmp	r3, #32
 8015796:	d0f5      	beq.n	8015784 <create_name+0x12c>
 8015798:	69bb      	ldr	r3, [r7, #24]
 801579a:	005b      	lsls	r3, r3, #1
 801579c:	68fa      	ldr	r2, [r7, #12]
 801579e:	4413      	add	r3, r2
 80157a0:	881b      	ldrh	r3, [r3, #0]
 80157a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80157a4:	d0ee      	beq.n	8015784 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80157a6:	69bb      	ldr	r3, [r7, #24]
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d009      	beq.n	80157c0 <create_name+0x168>
 80157ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80157b0:	f043 0303 	orr.w	r3, r3, #3
 80157b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80157b8:	e002      	b.n	80157c0 <create_name+0x168>
 80157ba:	697b      	ldr	r3, [r7, #20]
 80157bc:	3b01      	subs	r3, #1
 80157be:	617b      	str	r3, [r7, #20]
 80157c0:	697b      	ldr	r3, [r7, #20]
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d009      	beq.n	80157da <create_name+0x182>
 80157c6:	697b      	ldr	r3, [r7, #20]
 80157c8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80157cc:	3b01      	subs	r3, #1
 80157ce:	005b      	lsls	r3, r3, #1
 80157d0:	68fa      	ldr	r2, [r7, #12]
 80157d2:	4413      	add	r3, r2
 80157d4:	881b      	ldrh	r3, [r3, #0]
 80157d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80157d8:	d1ef      	bne.n	80157ba <create_name+0x162>

	i = b = 0; ni = 8;
 80157da:	2300      	movs	r3, #0
 80157dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80157e0:	2300      	movs	r3, #0
 80157e2:	623b      	str	r3, [r7, #32]
 80157e4:	2308      	movs	r3, #8
 80157e6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80157e8:	69bb      	ldr	r3, [r7, #24]
 80157ea:	1c5a      	adds	r2, r3, #1
 80157ec:	61ba      	str	r2, [r7, #24]
 80157ee:	005b      	lsls	r3, r3, #1
 80157f0:	68fa      	ldr	r2, [r7, #12]
 80157f2:	4413      	add	r3, r2
 80157f4:	881b      	ldrh	r3, [r3, #0]
 80157f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 80157f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	f000 8090 	beq.w	8015920 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015800:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015802:	2b20      	cmp	r3, #32
 8015804:	d006      	beq.n	8015814 <create_name+0x1bc>
 8015806:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015808:	2b2e      	cmp	r3, #46	@ 0x2e
 801580a:	d10a      	bne.n	8015822 <create_name+0x1ca>
 801580c:	69ba      	ldr	r2, [r7, #24]
 801580e:	697b      	ldr	r3, [r7, #20]
 8015810:	429a      	cmp	r2, r3
 8015812:	d006      	beq.n	8015822 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8015814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015818:	f043 0303 	orr.w	r3, r3, #3
 801581c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015820:	e07d      	b.n	801591e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8015822:	6a3a      	ldr	r2, [r7, #32]
 8015824:	69fb      	ldr	r3, [r7, #28]
 8015826:	429a      	cmp	r2, r3
 8015828:	d203      	bcs.n	8015832 <create_name+0x1da>
 801582a:	69ba      	ldr	r2, [r7, #24]
 801582c:	697b      	ldr	r3, [r7, #20]
 801582e:	429a      	cmp	r2, r3
 8015830:	d123      	bne.n	801587a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8015832:	69fb      	ldr	r3, [r7, #28]
 8015834:	2b0b      	cmp	r3, #11
 8015836:	d106      	bne.n	8015846 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801583c:	f043 0303 	orr.w	r3, r3, #3
 8015840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015844:	e075      	b.n	8015932 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8015846:	69ba      	ldr	r2, [r7, #24]
 8015848:	697b      	ldr	r3, [r7, #20]
 801584a:	429a      	cmp	r2, r3
 801584c:	d005      	beq.n	801585a <create_name+0x202>
 801584e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015852:	f043 0303 	orr.w	r3, r3, #3
 8015856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 801585a:	69ba      	ldr	r2, [r7, #24]
 801585c:	697b      	ldr	r3, [r7, #20]
 801585e:	429a      	cmp	r2, r3
 8015860:	d866      	bhi.n	8015930 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8015862:	697b      	ldr	r3, [r7, #20]
 8015864:	61bb      	str	r3, [r7, #24]
 8015866:	2308      	movs	r3, #8
 8015868:	623b      	str	r3, [r7, #32]
 801586a:	230b      	movs	r3, #11
 801586c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801586e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015872:	009b      	lsls	r3, r3, #2
 8015874:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015878:	e051      	b.n	801591e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801587a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801587c:	2b7f      	cmp	r3, #127	@ 0x7f
 801587e:	d914      	bls.n	80158aa <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015880:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015882:	2100      	movs	r1, #0
 8015884:	4618      	mov	r0, r3
 8015886:	f001 fab3 	bl	8016df0 <ff_convert>
 801588a:	4603      	mov	r3, r0
 801588c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801588e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015890:	2b00      	cmp	r3, #0
 8015892:	d004      	beq.n	801589e <create_name+0x246>
 8015894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015896:	3b80      	subs	r3, #128	@ 0x80
 8015898:	4a23      	ldr	r2, [pc, #140]	@ (8015928 <create_name+0x2d0>)
 801589a:	5cd3      	ldrb	r3, [r2, r3]
 801589c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801589e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158a2:	f043 0302 	orr.w	r3, r3, #2
 80158a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80158aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d007      	beq.n	80158c0 <create_name+0x268>
 80158b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158b2:	4619      	mov	r1, r3
 80158b4:	481d      	ldr	r0, [pc, #116]	@ (801592c <create_name+0x2d4>)
 80158b6:	f7fe fc7f 	bl	80141b8 <chk_chr>
 80158ba:	4603      	mov	r3, r0
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d008      	beq.n	80158d2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80158c0:	235f      	movs	r3, #95	@ 0x5f
 80158c2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80158c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158c8:	f043 0303 	orr.w	r3, r3, #3
 80158cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80158d0:	e01b      	b.n	801590a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80158d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158d4:	2b40      	cmp	r3, #64	@ 0x40
 80158d6:	d909      	bls.n	80158ec <create_name+0x294>
 80158d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158da:	2b5a      	cmp	r3, #90	@ 0x5a
 80158dc:	d806      	bhi.n	80158ec <create_name+0x294>
					b |= 2;
 80158de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80158e2:	f043 0302 	orr.w	r3, r3, #2
 80158e6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80158ea:	e00e      	b.n	801590a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80158ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158ee:	2b60      	cmp	r3, #96	@ 0x60
 80158f0:	d90b      	bls.n	801590a <create_name+0x2b2>
 80158f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158f4:	2b7a      	cmp	r3, #122	@ 0x7a
 80158f6:	d808      	bhi.n	801590a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80158f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80158fc:	f043 0301 	orr.w	r3, r3, #1
 8015900:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015904:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015906:	3b20      	subs	r3, #32
 8015908:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801590a:	6a3b      	ldr	r3, [r7, #32]
 801590c:	1c5a      	adds	r2, r3, #1
 801590e:	623a      	str	r2, [r7, #32]
 8015910:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015912:	b2d1      	uxtb	r1, r2
 8015914:	687a      	ldr	r2, [r7, #4]
 8015916:	4413      	add	r3, r2
 8015918:	460a      	mov	r2, r1
 801591a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801591e:	e763      	b.n	80157e8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8015920:	bf00      	nop
 8015922:	e006      	b.n	8015932 <create_name+0x2da>
 8015924:	0801aa44 	.word	0x0801aa44
 8015928:	0801c5f0 	.word	0x0801c5f0
 801592c:	0801aa50 	.word	0x0801aa50
			if (si > di) break;			/* No extension */
 8015930:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8015938:	2be5      	cmp	r3, #229	@ 0xe5
 801593a:	d103      	bne.n	8015944 <create_name+0x2ec>
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	2205      	movs	r2, #5
 8015940:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8015944:	69fb      	ldr	r3, [r7, #28]
 8015946:	2b08      	cmp	r3, #8
 8015948:	d104      	bne.n	8015954 <create_name+0x2fc>
 801594a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801594e:	009b      	lsls	r3, r3, #2
 8015950:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8015954:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015958:	f003 030c 	and.w	r3, r3, #12
 801595c:	2b0c      	cmp	r3, #12
 801595e:	d005      	beq.n	801596c <create_name+0x314>
 8015960:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015964:	f003 0303 	and.w	r3, r3, #3
 8015968:	2b03      	cmp	r3, #3
 801596a:	d105      	bne.n	8015978 <create_name+0x320>
 801596c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015970:	f043 0302 	orr.w	r3, r3, #2
 8015974:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801597c:	f003 0302 	and.w	r3, r3, #2
 8015980:	2b00      	cmp	r3, #0
 8015982:	d117      	bne.n	80159b4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015984:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015988:	f003 0303 	and.w	r3, r3, #3
 801598c:	2b01      	cmp	r3, #1
 801598e:	d105      	bne.n	801599c <create_name+0x344>
 8015990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015994:	f043 0310 	orr.w	r3, r3, #16
 8015998:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801599c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159a0:	f003 030c 	and.w	r3, r3, #12
 80159a4:	2b04      	cmp	r3, #4
 80159a6:	d105      	bne.n	80159b4 <create_name+0x35c>
 80159a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159ac:	f043 0308 	orr.w	r3, r3, #8
 80159b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80159ba:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80159be:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80159c0:	4618      	mov	r0, r3
 80159c2:	3728      	adds	r7, #40	@ 0x28
 80159c4:	46bd      	mov	sp, r7
 80159c6:	bd80      	pop	{r7, pc}

080159c8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80159c8:	b580      	push	{r7, lr}
 80159ca:	b086      	sub	sp, #24
 80159cc:	af00      	add	r7, sp, #0
 80159ce:	6078      	str	r0, [r7, #4]
 80159d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80159d6:	693b      	ldr	r3, [r7, #16]
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80159dc:	e002      	b.n	80159e4 <follow_path+0x1c>
 80159de:	683b      	ldr	r3, [r7, #0]
 80159e0:	3301      	adds	r3, #1
 80159e2:	603b      	str	r3, [r7, #0]
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	781b      	ldrb	r3, [r3, #0]
 80159e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80159ea:	d0f8      	beq.n	80159de <follow_path+0x16>
 80159ec:	683b      	ldr	r3, [r7, #0]
 80159ee:	781b      	ldrb	r3, [r3, #0]
 80159f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80159f2:	d0f4      	beq.n	80159de <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80159f4:	693b      	ldr	r3, [r7, #16]
 80159f6:	2200      	movs	r2, #0
 80159f8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80159fa:	683b      	ldr	r3, [r7, #0]
 80159fc:	781b      	ldrb	r3, [r3, #0]
 80159fe:	2b1f      	cmp	r3, #31
 8015a00:	d80a      	bhi.n	8015a18 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	2280      	movs	r2, #128	@ 0x80
 8015a06:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015a0a:	2100      	movs	r1, #0
 8015a0c:	6878      	ldr	r0, [r7, #4]
 8015a0e:	f7ff f91c 	bl	8014c4a <dir_sdi>
 8015a12:	4603      	mov	r3, r0
 8015a14:	75fb      	strb	r3, [r7, #23]
 8015a16:	e043      	b.n	8015aa0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015a18:	463b      	mov	r3, r7
 8015a1a:	4619      	mov	r1, r3
 8015a1c:	6878      	ldr	r0, [r7, #4]
 8015a1e:	f7ff fe1b 	bl	8015658 <create_name>
 8015a22:	4603      	mov	r3, r0
 8015a24:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015a26:	7dfb      	ldrb	r3, [r7, #23]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d134      	bne.n	8015a96 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015a2c:	6878      	ldr	r0, [r7, #4]
 8015a2e:	f7ff fc5a 	bl	80152e6 <dir_find>
 8015a32:	4603      	mov	r3, r0
 8015a34:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015a3c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8015a3e:	7dfb      	ldrb	r3, [r7, #23]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d00a      	beq.n	8015a5a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015a44:	7dfb      	ldrb	r3, [r7, #23]
 8015a46:	2b04      	cmp	r3, #4
 8015a48:	d127      	bne.n	8015a9a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015a4a:	7afb      	ldrb	r3, [r7, #11]
 8015a4c:	f003 0304 	and.w	r3, r3, #4
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d122      	bne.n	8015a9a <follow_path+0xd2>
 8015a54:	2305      	movs	r3, #5
 8015a56:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015a58:	e01f      	b.n	8015a9a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015a5a:	7afb      	ldrb	r3, [r7, #11]
 8015a5c:	f003 0304 	and.w	r3, r3, #4
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d11c      	bne.n	8015a9e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015a64:	693b      	ldr	r3, [r7, #16]
 8015a66:	799b      	ldrb	r3, [r3, #6]
 8015a68:	f003 0310 	and.w	r3, r3, #16
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d102      	bne.n	8015a76 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015a70:	2305      	movs	r3, #5
 8015a72:	75fb      	strb	r3, [r7, #23]
 8015a74:	e014      	b.n	8015aa0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015a76:	68fb      	ldr	r3, [r7, #12]
 8015a78:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	695b      	ldr	r3, [r3, #20]
 8015a80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015a84:	4413      	add	r3, r2
 8015a86:	4619      	mov	r1, r3
 8015a88:	68f8      	ldr	r0, [r7, #12]
 8015a8a:	f7ff fa65 	bl	8014f58 <ld_clust>
 8015a8e:	4602      	mov	r2, r0
 8015a90:	693b      	ldr	r3, [r7, #16]
 8015a92:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015a94:	e7c0      	b.n	8015a18 <follow_path+0x50>
			if (res != FR_OK) break;
 8015a96:	bf00      	nop
 8015a98:	e002      	b.n	8015aa0 <follow_path+0xd8>
				break;
 8015a9a:	bf00      	nop
 8015a9c:	e000      	b.n	8015aa0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015a9e:	bf00      	nop
			}
		}
	}

	return res;
 8015aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	3718      	adds	r7, #24
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	bd80      	pop	{r7, pc}

08015aaa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015aaa:	b480      	push	{r7}
 8015aac:	b087      	sub	sp, #28
 8015aae:	af00      	add	r7, sp, #0
 8015ab0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8015ab6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d031      	beq.n	8015b24 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	681b      	ldr	r3, [r3, #0]
 8015ac4:	617b      	str	r3, [r7, #20]
 8015ac6:	e002      	b.n	8015ace <get_ldnumber+0x24>
 8015ac8:	697b      	ldr	r3, [r7, #20]
 8015aca:	3301      	adds	r3, #1
 8015acc:	617b      	str	r3, [r7, #20]
 8015ace:	697b      	ldr	r3, [r7, #20]
 8015ad0:	781b      	ldrb	r3, [r3, #0]
 8015ad2:	2b1f      	cmp	r3, #31
 8015ad4:	d903      	bls.n	8015ade <get_ldnumber+0x34>
 8015ad6:	697b      	ldr	r3, [r7, #20]
 8015ad8:	781b      	ldrb	r3, [r3, #0]
 8015ada:	2b3a      	cmp	r3, #58	@ 0x3a
 8015adc:	d1f4      	bne.n	8015ac8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015ade:	697b      	ldr	r3, [r7, #20]
 8015ae0:	781b      	ldrb	r3, [r3, #0]
 8015ae2:	2b3a      	cmp	r3, #58	@ 0x3a
 8015ae4:	d11c      	bne.n	8015b20 <get_ldnumber+0x76>
			tp = *path;
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	1c5a      	adds	r2, r3, #1
 8015af0:	60fa      	str	r2, [r7, #12]
 8015af2:	781b      	ldrb	r3, [r3, #0]
 8015af4:	3b30      	subs	r3, #48	@ 0x30
 8015af6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015af8:	68bb      	ldr	r3, [r7, #8]
 8015afa:	2b09      	cmp	r3, #9
 8015afc:	d80e      	bhi.n	8015b1c <get_ldnumber+0x72>
 8015afe:	68fa      	ldr	r2, [r7, #12]
 8015b00:	697b      	ldr	r3, [r7, #20]
 8015b02:	429a      	cmp	r2, r3
 8015b04:	d10a      	bne.n	8015b1c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015b06:	68bb      	ldr	r3, [r7, #8]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d107      	bne.n	8015b1c <get_ldnumber+0x72>
					vol = (int)i;
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015b10:	697b      	ldr	r3, [r7, #20]
 8015b12:	3301      	adds	r3, #1
 8015b14:	617b      	str	r3, [r7, #20]
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	697a      	ldr	r2, [r7, #20]
 8015b1a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015b1c:	693b      	ldr	r3, [r7, #16]
 8015b1e:	e002      	b.n	8015b26 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015b20:	2300      	movs	r3, #0
 8015b22:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015b24:	693b      	ldr	r3, [r7, #16]
}
 8015b26:	4618      	mov	r0, r3
 8015b28:	371c      	adds	r7, #28
 8015b2a:	46bd      	mov	sp, r7
 8015b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b30:	4770      	bx	lr
	...

08015b34 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015b34:	b580      	push	{r7, lr}
 8015b36:	b082      	sub	sp, #8
 8015b38:	af00      	add	r7, sp, #0
 8015b3a:	6078      	str	r0, [r7, #4]
 8015b3c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	2200      	movs	r2, #0
 8015b42:	70da      	strb	r2, [r3, #3]
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	f04f 32ff 	mov.w	r2, #4294967295
 8015b4a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015b4c:	6839      	ldr	r1, [r7, #0]
 8015b4e:	6878      	ldr	r0, [r7, #4]
 8015b50:	f7fe fcfe 	bl	8014550 <move_window>
 8015b54:	4603      	mov	r3, r0
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d001      	beq.n	8015b5e <check_fs+0x2a>
 8015b5a:	2304      	movs	r3, #4
 8015b5c:	e038      	b.n	8015bd0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	3334      	adds	r3, #52	@ 0x34
 8015b62:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015b66:	4618      	mov	r0, r3
 8015b68:	f7fe fa40 	bl	8013fec <ld_word>
 8015b6c:	4603      	mov	r3, r0
 8015b6e:	461a      	mov	r2, r3
 8015b70:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015b74:	429a      	cmp	r2, r3
 8015b76:	d001      	beq.n	8015b7c <check_fs+0x48>
 8015b78:	2303      	movs	r3, #3
 8015b7a:	e029      	b.n	8015bd0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015b82:	2be9      	cmp	r3, #233	@ 0xe9
 8015b84:	d009      	beq.n	8015b9a <check_fs+0x66>
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015b8c:	2beb      	cmp	r3, #235	@ 0xeb
 8015b8e:	d11e      	bne.n	8015bce <check_fs+0x9a>
 8015b90:	687b      	ldr	r3, [r7, #4]
 8015b92:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8015b96:	2b90      	cmp	r3, #144	@ 0x90
 8015b98:	d119      	bne.n	8015bce <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	3334      	adds	r3, #52	@ 0x34
 8015b9e:	3336      	adds	r3, #54	@ 0x36
 8015ba0:	4618      	mov	r0, r3
 8015ba2:	f7fe fa3c 	bl	801401e <ld_dword>
 8015ba6:	4603      	mov	r3, r0
 8015ba8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015bac:	4a0a      	ldr	r2, [pc, #40]	@ (8015bd8 <check_fs+0xa4>)
 8015bae:	4293      	cmp	r3, r2
 8015bb0:	d101      	bne.n	8015bb6 <check_fs+0x82>
 8015bb2:	2300      	movs	r3, #0
 8015bb4:	e00c      	b.n	8015bd0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	3334      	adds	r3, #52	@ 0x34
 8015bba:	3352      	adds	r3, #82	@ 0x52
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f7fe fa2e 	bl	801401e <ld_dword>
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	4a05      	ldr	r2, [pc, #20]	@ (8015bdc <check_fs+0xa8>)
 8015bc6:	4293      	cmp	r3, r2
 8015bc8:	d101      	bne.n	8015bce <check_fs+0x9a>
 8015bca:	2300      	movs	r3, #0
 8015bcc:	e000      	b.n	8015bd0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015bce:	2302      	movs	r3, #2
}
 8015bd0:	4618      	mov	r0, r3
 8015bd2:	3708      	adds	r7, #8
 8015bd4:	46bd      	mov	sp, r7
 8015bd6:	bd80      	pop	{r7, pc}
 8015bd8:	00544146 	.word	0x00544146
 8015bdc:	33544146 	.word	0x33544146

08015be0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015be0:	b580      	push	{r7, lr}
 8015be2:	b096      	sub	sp, #88	@ 0x58
 8015be4:	af00      	add	r7, sp, #0
 8015be6:	60f8      	str	r0, [r7, #12]
 8015be8:	60b9      	str	r1, [r7, #8]
 8015bea:	4613      	mov	r3, r2
 8015bec:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8015bee:	68bb      	ldr	r3, [r7, #8]
 8015bf0:	2200      	movs	r2, #0
 8015bf2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015bf4:	68f8      	ldr	r0, [r7, #12]
 8015bf6:	f7ff ff58 	bl	8015aaa <get_ldnumber>
 8015bfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	da01      	bge.n	8015c06 <find_volume+0x26>
 8015c02:	230b      	movs	r3, #11
 8015c04:	e230      	b.n	8016068 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015c06:	4aa1      	ldr	r2, [pc, #644]	@ (8015e8c <find_volume+0x2ac>)
 8015c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d101      	bne.n	8015c1a <find_volume+0x3a>
 8015c16:	230c      	movs	r3, #12
 8015c18:	e226      	b.n	8016068 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015c1a:	68bb      	ldr	r3, [r7, #8]
 8015c1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015c1e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015c20:	79fb      	ldrb	r3, [r7, #7]
 8015c22:	f023 0301 	bic.w	r3, r3, #1
 8015c26:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c2a:	781b      	ldrb	r3, [r3, #0]
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d01a      	beq.n	8015c66 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c32:	785b      	ldrb	r3, [r3, #1]
 8015c34:	4618      	mov	r0, r3
 8015c36:	f7fe f93b 	bl	8013eb0 <disk_status>
 8015c3a:	4603      	mov	r3, r0
 8015c3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015c40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015c44:	f003 0301 	and.w	r3, r3, #1
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d10c      	bne.n	8015c66 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015c4c:	79fb      	ldrb	r3, [r7, #7]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d007      	beq.n	8015c62 <find_volume+0x82>
 8015c52:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015c56:	f003 0304 	and.w	r3, r3, #4
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d001      	beq.n	8015c62 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015c5e:	230a      	movs	r3, #10
 8015c60:	e202      	b.n	8016068 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8015c62:	2300      	movs	r3, #0
 8015c64:	e200      	b.n	8016068 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c68:	2200      	movs	r2, #0
 8015c6a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015c6e:	b2da      	uxtb	r2, r3
 8015c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c72:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c76:	785b      	ldrb	r3, [r3, #1]
 8015c78:	4618      	mov	r0, r3
 8015c7a:	f7fe f933 	bl	8013ee4 <disk_initialize>
 8015c7e:	4603      	mov	r3, r0
 8015c80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015c84:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015c88:	f003 0301 	and.w	r3, r3, #1
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	d001      	beq.n	8015c94 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015c90:	2303      	movs	r3, #3
 8015c92:	e1e9      	b.n	8016068 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015c94:	79fb      	ldrb	r3, [r7, #7]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d007      	beq.n	8015caa <find_volume+0xca>
 8015c9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015c9e:	f003 0304 	and.w	r3, r3, #4
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d001      	beq.n	8015caa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015ca6:	230a      	movs	r3, #10
 8015ca8:	e1de      	b.n	8016068 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015caa:	2300      	movs	r3, #0
 8015cac:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015cae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015cb0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015cb2:	f7ff ff3f 	bl	8015b34 <check_fs>
 8015cb6:	4603      	mov	r3, r0
 8015cb8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015cbc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015cc0:	2b02      	cmp	r3, #2
 8015cc2:	d149      	bne.n	8015d58 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8015cc8:	e01e      	b.n	8015d08 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ccc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015cd2:	011b      	lsls	r3, r3, #4
 8015cd4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015cd8:	4413      	add	r3, r2
 8015cda:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cde:	3304      	adds	r3, #4
 8015ce0:	781b      	ldrb	r3, [r3, #0]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d006      	beq.n	8015cf4 <find_volume+0x114>
 8015ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ce8:	3308      	adds	r3, #8
 8015cea:	4618      	mov	r0, r3
 8015cec:	f7fe f997 	bl	801401e <ld_dword>
 8015cf0:	4602      	mov	r2, r0
 8015cf2:	e000      	b.n	8015cf6 <find_volume+0x116>
 8015cf4:	2200      	movs	r2, #0
 8015cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015cf8:	009b      	lsls	r3, r3, #2
 8015cfa:	3358      	adds	r3, #88	@ 0x58
 8015cfc:	443b      	add	r3, r7
 8015cfe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d04:	3301      	adds	r3, #1
 8015d06:	643b      	str	r3, [r7, #64]	@ 0x40
 8015d08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d0a:	2b03      	cmp	r3, #3
 8015d0c:	d9dd      	bls.n	8015cca <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8015d0e:	2300      	movs	r3, #0
 8015d10:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d002      	beq.n	8015d1e <find_volume+0x13e>
 8015d18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d1a:	3b01      	subs	r3, #1
 8015d1c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8015d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d20:	009b      	lsls	r3, r3, #2
 8015d22:	3358      	adds	r3, #88	@ 0x58
 8015d24:	443b      	add	r3, r7
 8015d26:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8015d2a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8015d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d005      	beq.n	8015d3e <find_volume+0x15e>
 8015d32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015d34:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015d36:	f7ff fefd 	bl	8015b34 <check_fs>
 8015d3a:	4603      	mov	r3, r0
 8015d3c:	e000      	b.n	8015d40 <find_volume+0x160>
 8015d3e:	2303      	movs	r3, #3
 8015d40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015d44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015d48:	2b01      	cmp	r3, #1
 8015d4a:	d905      	bls.n	8015d58 <find_volume+0x178>
 8015d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d4e:	3301      	adds	r3, #1
 8015d50:	643b      	str	r3, [r7, #64]	@ 0x40
 8015d52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d54:	2b03      	cmp	r3, #3
 8015d56:	d9e2      	bls.n	8015d1e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8015d58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015d5c:	2b04      	cmp	r3, #4
 8015d5e:	d101      	bne.n	8015d64 <find_volume+0x184>
 8015d60:	2301      	movs	r3, #1
 8015d62:	e181      	b.n	8016068 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015d64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015d68:	2b01      	cmp	r3, #1
 8015d6a:	d901      	bls.n	8015d70 <find_volume+0x190>
 8015d6c:	230d      	movs	r3, #13
 8015d6e:	e17b      	b.n	8016068 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8015d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d72:	3334      	adds	r3, #52	@ 0x34
 8015d74:	330b      	adds	r3, #11
 8015d76:	4618      	mov	r0, r3
 8015d78:	f7fe f938 	bl	8013fec <ld_word>
 8015d7c:	4603      	mov	r3, r0
 8015d7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015d82:	d001      	beq.n	8015d88 <find_volume+0x1a8>
 8015d84:	230d      	movs	r3, #13
 8015d86:	e16f      	b.n	8016068 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d8a:	3334      	adds	r3, #52	@ 0x34
 8015d8c:	3316      	adds	r3, #22
 8015d8e:	4618      	mov	r0, r3
 8015d90:	f7fe f92c 	bl	8013fec <ld_word>
 8015d94:	4603      	mov	r3, r0
 8015d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8015d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015d9a:	2b00      	cmp	r3, #0
 8015d9c:	d106      	bne.n	8015dac <find_volume+0x1cc>
 8015d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015da0:	3334      	adds	r3, #52	@ 0x34
 8015da2:	3324      	adds	r3, #36	@ 0x24
 8015da4:	4618      	mov	r0, r3
 8015da6:	f7fe f93a 	bl	801401e <ld_dword>
 8015daa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8015dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015db0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8015db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015db4:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8015db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dba:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8015dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dbe:	789b      	ldrb	r3, [r3, #2]
 8015dc0:	2b01      	cmp	r3, #1
 8015dc2:	d005      	beq.n	8015dd0 <find_volume+0x1f0>
 8015dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dc6:	789b      	ldrb	r3, [r3, #2]
 8015dc8:	2b02      	cmp	r3, #2
 8015dca:	d001      	beq.n	8015dd0 <find_volume+0x1f0>
 8015dcc:	230d      	movs	r3, #13
 8015dce:	e14b      	b.n	8016068 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8015dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dd2:	789b      	ldrb	r3, [r3, #2]
 8015dd4:	461a      	mov	r2, r3
 8015dd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015dd8:	fb02 f303 	mul.w	r3, r2, r3
 8015ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8015dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015de4:	461a      	mov	r2, r3
 8015de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015de8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8015dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dec:	895b      	ldrh	r3, [r3, #10]
 8015dee:	2b00      	cmp	r3, #0
 8015df0:	d008      	beq.n	8015e04 <find_volume+0x224>
 8015df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015df4:	895b      	ldrh	r3, [r3, #10]
 8015df6:	461a      	mov	r2, r3
 8015df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dfa:	895b      	ldrh	r3, [r3, #10]
 8015dfc:	3b01      	subs	r3, #1
 8015dfe:	4013      	ands	r3, r2
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	d001      	beq.n	8015e08 <find_volume+0x228>
 8015e04:	230d      	movs	r3, #13
 8015e06:	e12f      	b.n	8016068 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e0a:	3334      	adds	r3, #52	@ 0x34
 8015e0c:	3311      	adds	r3, #17
 8015e0e:	4618      	mov	r0, r3
 8015e10:	f7fe f8ec 	bl	8013fec <ld_word>
 8015e14:	4603      	mov	r3, r0
 8015e16:	461a      	mov	r2, r3
 8015e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e1a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8015e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e1e:	891b      	ldrh	r3, [r3, #8]
 8015e20:	f003 030f 	and.w	r3, r3, #15
 8015e24:	b29b      	uxth	r3, r3
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d001      	beq.n	8015e2e <find_volume+0x24e>
 8015e2a:	230d      	movs	r3, #13
 8015e2c:	e11c      	b.n	8016068 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8015e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e30:	3334      	adds	r3, #52	@ 0x34
 8015e32:	3313      	adds	r3, #19
 8015e34:	4618      	mov	r0, r3
 8015e36:	f7fe f8d9 	bl	8013fec <ld_word>
 8015e3a:	4603      	mov	r3, r0
 8015e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8015e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d106      	bne.n	8015e52 <find_volume+0x272>
 8015e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e46:	3334      	adds	r3, #52	@ 0x34
 8015e48:	3320      	adds	r3, #32
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	f7fe f8e7 	bl	801401e <ld_dword>
 8015e50:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8015e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e54:	3334      	adds	r3, #52	@ 0x34
 8015e56:	330e      	adds	r3, #14
 8015e58:	4618      	mov	r0, r3
 8015e5a:	f7fe f8c7 	bl	8013fec <ld_word>
 8015e5e:	4603      	mov	r3, r0
 8015e60:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8015e62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d101      	bne.n	8015e6c <find_volume+0x28c>
 8015e68:	230d      	movs	r3, #13
 8015e6a:	e0fd      	b.n	8016068 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015e6c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015e70:	4413      	add	r3, r2
 8015e72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015e74:	8912      	ldrh	r2, [r2, #8]
 8015e76:	0912      	lsrs	r2, r2, #4
 8015e78:	b292      	uxth	r2, r2
 8015e7a:	4413      	add	r3, r2
 8015e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8015e7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e82:	429a      	cmp	r2, r3
 8015e84:	d204      	bcs.n	8015e90 <find_volume+0x2b0>
 8015e86:	230d      	movs	r3, #13
 8015e88:	e0ee      	b.n	8016068 <find_volume+0x488>
 8015e8a:	bf00      	nop
 8015e8c:	2000298c 	.word	0x2000298c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8015e90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e94:	1ad3      	subs	r3, r2, r3
 8015e96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015e98:	8952      	ldrh	r2, [r2, #10]
 8015e9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8015e9e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8015ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	d101      	bne.n	8015eaa <find_volume+0x2ca>
 8015ea6:	230d      	movs	r3, #13
 8015ea8:	e0de      	b.n	8016068 <find_volume+0x488>
		fmt = FS_FAT32;
 8015eaa:	2303      	movs	r3, #3
 8015eac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8015eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015eb2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8015eb6:	4293      	cmp	r3, r2
 8015eb8:	d802      	bhi.n	8015ec0 <find_volume+0x2e0>
 8015eba:	2302      	movs	r3, #2
 8015ebc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8015ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ec2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8015ec6:	4293      	cmp	r3, r2
 8015ec8:	d802      	bhi.n	8015ed0 <find_volume+0x2f0>
 8015eca:	2301      	movs	r3, #1
 8015ecc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8015ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ed2:	1c9a      	adds	r2, r3, #2
 8015ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ed6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8015ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015edc:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8015ede:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015ee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ee2:	441a      	add	r2, r3
 8015ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ee6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8015ee8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015eec:	441a      	add	r2, r3
 8015eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8015ef2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015ef6:	2b03      	cmp	r3, #3
 8015ef8:	d11e      	bne.n	8015f38 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8015efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015efc:	3334      	adds	r3, #52	@ 0x34
 8015efe:	332a      	adds	r3, #42	@ 0x2a
 8015f00:	4618      	mov	r0, r3
 8015f02:	f7fe f873 	bl	8013fec <ld_word>
 8015f06:	4603      	mov	r3, r0
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d001      	beq.n	8015f10 <find_volume+0x330>
 8015f0c:	230d      	movs	r3, #13
 8015f0e:	e0ab      	b.n	8016068 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8015f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f12:	891b      	ldrh	r3, [r3, #8]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d001      	beq.n	8015f1c <find_volume+0x33c>
 8015f18:	230d      	movs	r3, #13
 8015f1a:	e0a5      	b.n	8016068 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8015f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f1e:	3334      	adds	r3, #52	@ 0x34
 8015f20:	332c      	adds	r3, #44	@ 0x2c
 8015f22:	4618      	mov	r0, r3
 8015f24:	f7fe f87b 	bl	801401e <ld_dword>
 8015f28:	4602      	mov	r2, r0
 8015f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f2c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8015f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f30:	699b      	ldr	r3, [r3, #24]
 8015f32:	009b      	lsls	r3, r3, #2
 8015f34:	647b      	str	r3, [r7, #68]	@ 0x44
 8015f36:	e01f      	b.n	8015f78 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8015f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f3a:	891b      	ldrh	r3, [r3, #8]
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d101      	bne.n	8015f44 <find_volume+0x364>
 8015f40:	230d      	movs	r3, #13
 8015f42:	e091      	b.n	8016068 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8015f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f4a:	441a      	add	r2, r3
 8015f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f4e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8015f50:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015f54:	2b02      	cmp	r3, #2
 8015f56:	d103      	bne.n	8015f60 <find_volume+0x380>
 8015f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f5a:	699b      	ldr	r3, [r3, #24]
 8015f5c:	005b      	lsls	r3, r3, #1
 8015f5e:	e00a      	b.n	8015f76 <find_volume+0x396>
 8015f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f62:	699a      	ldr	r2, [r3, #24]
 8015f64:	4613      	mov	r3, r2
 8015f66:	005b      	lsls	r3, r3, #1
 8015f68:	4413      	add	r3, r2
 8015f6a:	085a      	lsrs	r2, r3, #1
 8015f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f6e:	699b      	ldr	r3, [r3, #24]
 8015f70:	f003 0301 	and.w	r3, r3, #1
 8015f74:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8015f76:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8015f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f7a:	69da      	ldr	r2, [r3, #28]
 8015f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015f7e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8015f82:	0a5b      	lsrs	r3, r3, #9
 8015f84:	429a      	cmp	r2, r3
 8015f86:	d201      	bcs.n	8015f8c <find_volume+0x3ac>
 8015f88:	230d      	movs	r3, #13
 8015f8a:	e06d      	b.n	8016068 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8015f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8015f92:	615a      	str	r2, [r3, #20]
 8015f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f96:	695a      	ldr	r2, [r3, #20]
 8015f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f9a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8015f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f9e:	2280      	movs	r2, #128	@ 0x80
 8015fa0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8015fa2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015fa6:	2b03      	cmp	r3, #3
 8015fa8:	d149      	bne.n	801603e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8015faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fac:	3334      	adds	r3, #52	@ 0x34
 8015fae:	3330      	adds	r3, #48	@ 0x30
 8015fb0:	4618      	mov	r0, r3
 8015fb2:	f7fe f81b 	bl	8013fec <ld_word>
 8015fb6:	4603      	mov	r3, r0
 8015fb8:	2b01      	cmp	r3, #1
 8015fba:	d140      	bne.n	801603e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8015fbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015fbe:	3301      	adds	r3, #1
 8015fc0:	4619      	mov	r1, r3
 8015fc2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015fc4:	f7fe fac4 	bl	8014550 <move_window>
 8015fc8:	4603      	mov	r3, r0
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d137      	bne.n	801603e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8015fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fd0:	2200      	movs	r2, #0
 8015fd2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8015fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fd6:	3334      	adds	r3, #52	@ 0x34
 8015fd8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015fdc:	4618      	mov	r0, r3
 8015fde:	f7fe f805 	bl	8013fec <ld_word>
 8015fe2:	4603      	mov	r3, r0
 8015fe4:	461a      	mov	r2, r3
 8015fe6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015fea:	429a      	cmp	r2, r3
 8015fec:	d127      	bne.n	801603e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8015fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ff0:	3334      	adds	r3, #52	@ 0x34
 8015ff2:	4618      	mov	r0, r3
 8015ff4:	f7fe f813 	bl	801401e <ld_dword>
 8015ff8:	4603      	mov	r3, r0
 8015ffa:	4a1d      	ldr	r2, [pc, #116]	@ (8016070 <find_volume+0x490>)
 8015ffc:	4293      	cmp	r3, r2
 8015ffe:	d11e      	bne.n	801603e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016002:	3334      	adds	r3, #52	@ 0x34
 8016004:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016008:	4618      	mov	r0, r3
 801600a:	f7fe f808 	bl	801401e <ld_dword>
 801600e:	4603      	mov	r3, r0
 8016010:	4a18      	ldr	r2, [pc, #96]	@ (8016074 <find_volume+0x494>)
 8016012:	4293      	cmp	r3, r2
 8016014:	d113      	bne.n	801603e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016018:	3334      	adds	r3, #52	@ 0x34
 801601a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801601e:	4618      	mov	r0, r3
 8016020:	f7fd fffd 	bl	801401e <ld_dword>
 8016024:	4602      	mov	r2, r0
 8016026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016028:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801602a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801602c:	3334      	adds	r3, #52	@ 0x34
 801602e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016032:	4618      	mov	r0, r3
 8016034:	f7fd fff3 	bl	801401e <ld_dword>
 8016038:	4602      	mov	r2, r0
 801603a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801603c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801603e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016040:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016044:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016046:	4b0c      	ldr	r3, [pc, #48]	@ (8016078 <find_volume+0x498>)
 8016048:	881b      	ldrh	r3, [r3, #0]
 801604a:	3301      	adds	r3, #1
 801604c:	b29a      	uxth	r2, r3
 801604e:	4b0a      	ldr	r3, [pc, #40]	@ (8016078 <find_volume+0x498>)
 8016050:	801a      	strh	r2, [r3, #0]
 8016052:	4b09      	ldr	r3, [pc, #36]	@ (8016078 <find_volume+0x498>)
 8016054:	881a      	ldrh	r2, [r3, #0]
 8016056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016058:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801605a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801605c:	4a07      	ldr	r2, [pc, #28]	@ (801607c <find_volume+0x49c>)
 801605e:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016060:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016062:	f7fe fa0d 	bl	8014480 <clear_lock>
#endif
	return FR_OK;
 8016066:	2300      	movs	r3, #0
}
 8016068:	4618      	mov	r0, r3
 801606a:	3758      	adds	r7, #88	@ 0x58
 801606c:	46bd      	mov	sp, r7
 801606e:	bd80      	pop	{r7, pc}
 8016070:	41615252 	.word	0x41615252
 8016074:	61417272 	.word	0x61417272
 8016078:	20002990 	.word	0x20002990
 801607c:	200029b4 	.word	0x200029b4

08016080 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016080:	b580      	push	{r7, lr}
 8016082:	b084      	sub	sp, #16
 8016084:	af00      	add	r7, sp, #0
 8016086:	6078      	str	r0, [r7, #4]
 8016088:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801608a:	2309      	movs	r3, #9
 801608c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	2b00      	cmp	r3, #0
 8016092:	d01c      	beq.n	80160ce <validate+0x4e>
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	681b      	ldr	r3, [r3, #0]
 8016098:	2b00      	cmp	r3, #0
 801609a:	d018      	beq.n	80160ce <validate+0x4e>
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	681b      	ldr	r3, [r3, #0]
 80160a0:	781b      	ldrb	r3, [r3, #0]
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	d013      	beq.n	80160ce <validate+0x4e>
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	889a      	ldrh	r2, [r3, #4]
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	681b      	ldr	r3, [r3, #0]
 80160ae:	88db      	ldrh	r3, [r3, #6]
 80160b0:	429a      	cmp	r2, r3
 80160b2:	d10c      	bne.n	80160ce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	681b      	ldr	r3, [r3, #0]
 80160b8:	785b      	ldrb	r3, [r3, #1]
 80160ba:	4618      	mov	r0, r3
 80160bc:	f7fd fef8 	bl	8013eb0 <disk_status>
 80160c0:	4603      	mov	r3, r0
 80160c2:	f003 0301 	and.w	r3, r3, #1
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d101      	bne.n	80160ce <validate+0x4e>
			res = FR_OK;
 80160ca:	2300      	movs	r3, #0
 80160cc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80160ce:	7bfb      	ldrb	r3, [r7, #15]
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	d102      	bne.n	80160da <validate+0x5a>
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	681b      	ldr	r3, [r3, #0]
 80160d8:	e000      	b.n	80160dc <validate+0x5c>
 80160da:	2300      	movs	r3, #0
 80160dc:	683a      	ldr	r2, [r7, #0]
 80160de:	6013      	str	r3, [r2, #0]
	return res;
 80160e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80160e2:	4618      	mov	r0, r3
 80160e4:	3710      	adds	r7, #16
 80160e6:	46bd      	mov	sp, r7
 80160e8:	bd80      	pop	{r7, pc}
	...

080160ec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80160ec:	b580      	push	{r7, lr}
 80160ee:	b088      	sub	sp, #32
 80160f0:	af00      	add	r7, sp, #0
 80160f2:	60f8      	str	r0, [r7, #12]
 80160f4:	60b9      	str	r1, [r7, #8]
 80160f6:	4613      	mov	r3, r2
 80160f8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80160fa:	68bb      	ldr	r3, [r7, #8]
 80160fc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80160fe:	f107 0310 	add.w	r3, r7, #16
 8016102:	4618      	mov	r0, r3
 8016104:	f7ff fcd1 	bl	8015aaa <get_ldnumber>
 8016108:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801610a:	69fb      	ldr	r3, [r7, #28]
 801610c:	2b00      	cmp	r3, #0
 801610e:	da01      	bge.n	8016114 <f_mount+0x28>
 8016110:	230b      	movs	r3, #11
 8016112:	e02b      	b.n	801616c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016114:	4a17      	ldr	r2, [pc, #92]	@ (8016174 <f_mount+0x88>)
 8016116:	69fb      	ldr	r3, [r7, #28]
 8016118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801611c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801611e:	69bb      	ldr	r3, [r7, #24]
 8016120:	2b00      	cmp	r3, #0
 8016122:	d005      	beq.n	8016130 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016124:	69b8      	ldr	r0, [r7, #24]
 8016126:	f7fe f9ab 	bl	8014480 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801612a:	69bb      	ldr	r3, [r7, #24]
 801612c:	2200      	movs	r2, #0
 801612e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	2b00      	cmp	r3, #0
 8016134:	d002      	beq.n	801613c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	2200      	movs	r2, #0
 801613a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801613c:	68fa      	ldr	r2, [r7, #12]
 801613e:	490d      	ldr	r1, [pc, #52]	@ (8016174 <f_mount+0x88>)
 8016140:	69fb      	ldr	r3, [r7, #28]
 8016142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	2b00      	cmp	r3, #0
 801614a:	d002      	beq.n	8016152 <f_mount+0x66>
 801614c:	79fb      	ldrb	r3, [r7, #7]
 801614e:	2b01      	cmp	r3, #1
 8016150:	d001      	beq.n	8016156 <f_mount+0x6a>
 8016152:	2300      	movs	r3, #0
 8016154:	e00a      	b.n	801616c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016156:	f107 010c 	add.w	r1, r7, #12
 801615a:	f107 0308 	add.w	r3, r7, #8
 801615e:	2200      	movs	r2, #0
 8016160:	4618      	mov	r0, r3
 8016162:	f7ff fd3d 	bl	8015be0 <find_volume>
 8016166:	4603      	mov	r3, r0
 8016168:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801616a:	7dfb      	ldrb	r3, [r7, #23]
}
 801616c:	4618      	mov	r0, r3
 801616e:	3720      	adds	r7, #32
 8016170:	46bd      	mov	sp, r7
 8016172:	bd80      	pop	{r7, pc}
 8016174:	2000298c 	.word	0x2000298c

08016178 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016178:	b580      	push	{r7, lr}
 801617a:	b09a      	sub	sp, #104	@ 0x68
 801617c:	af00      	add	r7, sp, #0
 801617e:	60f8      	str	r0, [r7, #12]
 8016180:	60b9      	str	r1, [r7, #8]
 8016182:	4613      	mov	r3, r2
 8016184:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016186:	68fb      	ldr	r3, [r7, #12]
 8016188:	2b00      	cmp	r3, #0
 801618a:	d101      	bne.n	8016190 <f_open+0x18>
 801618c:	2309      	movs	r3, #9
 801618e:	e1a9      	b.n	80164e4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016190:	79fb      	ldrb	r3, [r7, #7]
 8016192:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016196:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016198:	79fa      	ldrb	r2, [r7, #7]
 801619a:	f107 0114 	add.w	r1, r7, #20
 801619e:	f107 0308 	add.w	r3, r7, #8
 80161a2:	4618      	mov	r0, r3
 80161a4:	f7ff fd1c 	bl	8015be0 <find_volume>
 80161a8:	4603      	mov	r3, r0
 80161aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80161ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	f040 818d 	bne.w	80164d2 <f_open+0x35a>
		dj.obj.fs = fs;
 80161b8:	697b      	ldr	r3, [r7, #20]
 80161ba:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80161bc:	68ba      	ldr	r2, [r7, #8]
 80161be:	f107 0318 	add.w	r3, r7, #24
 80161c2:	4611      	mov	r1, r2
 80161c4:	4618      	mov	r0, r3
 80161c6:	f7ff fbff 	bl	80159c8 <follow_path>
 80161ca:	4603      	mov	r3, r0
 80161cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80161d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	d118      	bne.n	801620a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80161d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80161dc:	b25b      	sxtb	r3, r3
 80161de:	2b00      	cmp	r3, #0
 80161e0:	da03      	bge.n	80161ea <f_open+0x72>
				res = FR_INVALID_NAME;
 80161e2:	2306      	movs	r3, #6
 80161e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80161e8:	e00f      	b.n	801620a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80161ea:	79fb      	ldrb	r3, [r7, #7]
 80161ec:	2b01      	cmp	r3, #1
 80161ee:	bf8c      	ite	hi
 80161f0:	2301      	movhi	r3, #1
 80161f2:	2300      	movls	r3, #0
 80161f4:	b2db      	uxtb	r3, r3
 80161f6:	461a      	mov	r2, r3
 80161f8:	f107 0318 	add.w	r3, r7, #24
 80161fc:	4611      	mov	r1, r2
 80161fe:	4618      	mov	r0, r3
 8016200:	f7fd fff6 	bl	80141f0 <chk_lock>
 8016204:	4603      	mov	r3, r0
 8016206:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801620a:	79fb      	ldrb	r3, [r7, #7]
 801620c:	f003 031c 	and.w	r3, r3, #28
 8016210:	2b00      	cmp	r3, #0
 8016212:	d07f      	beq.n	8016314 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016214:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016218:	2b00      	cmp	r3, #0
 801621a:	d017      	beq.n	801624c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801621c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016220:	2b04      	cmp	r3, #4
 8016222:	d10e      	bne.n	8016242 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016224:	f7fe f840 	bl	80142a8 <enq_lock>
 8016228:	4603      	mov	r3, r0
 801622a:	2b00      	cmp	r3, #0
 801622c:	d006      	beq.n	801623c <f_open+0xc4>
 801622e:	f107 0318 	add.w	r3, r7, #24
 8016232:	4618      	mov	r0, r3
 8016234:	f7ff f918 	bl	8015468 <dir_register>
 8016238:	4603      	mov	r3, r0
 801623a:	e000      	b.n	801623e <f_open+0xc6>
 801623c:	2312      	movs	r3, #18
 801623e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016242:	79fb      	ldrb	r3, [r7, #7]
 8016244:	f043 0308 	orr.w	r3, r3, #8
 8016248:	71fb      	strb	r3, [r7, #7]
 801624a:	e010      	b.n	801626e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801624c:	7fbb      	ldrb	r3, [r7, #30]
 801624e:	f003 0311 	and.w	r3, r3, #17
 8016252:	2b00      	cmp	r3, #0
 8016254:	d003      	beq.n	801625e <f_open+0xe6>
					res = FR_DENIED;
 8016256:	2307      	movs	r3, #7
 8016258:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801625c:	e007      	b.n	801626e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801625e:	79fb      	ldrb	r3, [r7, #7]
 8016260:	f003 0304 	and.w	r3, r3, #4
 8016264:	2b00      	cmp	r3, #0
 8016266:	d002      	beq.n	801626e <f_open+0xf6>
 8016268:	2308      	movs	r3, #8
 801626a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801626e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016272:	2b00      	cmp	r3, #0
 8016274:	d168      	bne.n	8016348 <f_open+0x1d0>
 8016276:	79fb      	ldrb	r3, [r7, #7]
 8016278:	f003 0308 	and.w	r3, r3, #8
 801627c:	2b00      	cmp	r3, #0
 801627e:	d063      	beq.n	8016348 <f_open+0x1d0>
				dw = GET_FATTIME();
 8016280:	f7fc f974 	bl	801256c <get_fattime>
 8016284:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016288:	330e      	adds	r3, #14
 801628a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801628c:	4618      	mov	r0, r3
 801628e:	f7fd ff04 	bl	801409a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016294:	3316      	adds	r3, #22
 8016296:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016298:	4618      	mov	r0, r3
 801629a:	f7fd fefe 	bl	801409a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801629e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162a0:	330b      	adds	r3, #11
 80162a2:	2220      	movs	r2, #32
 80162a4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80162a6:	697b      	ldr	r3, [r7, #20]
 80162a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80162aa:	4611      	mov	r1, r2
 80162ac:	4618      	mov	r0, r3
 80162ae:	f7fe fe53 	bl	8014f58 <ld_clust>
 80162b2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80162b4:	697b      	ldr	r3, [r7, #20]
 80162b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80162b8:	2200      	movs	r2, #0
 80162ba:	4618      	mov	r0, r3
 80162bc:	f7fe fe6b 	bl	8014f96 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80162c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162c2:	331c      	adds	r3, #28
 80162c4:	2100      	movs	r1, #0
 80162c6:	4618      	mov	r0, r3
 80162c8:	f7fd fee7 	bl	801409a <st_dword>
					fs->wflag = 1;
 80162cc:	697b      	ldr	r3, [r7, #20]
 80162ce:	2201      	movs	r2, #1
 80162d0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80162d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d037      	beq.n	8016348 <f_open+0x1d0>
						dw = fs->winsect;
 80162d8:	697b      	ldr	r3, [r7, #20]
 80162da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80162dc:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80162de:	f107 0318 	add.w	r3, r7, #24
 80162e2:	2200      	movs	r2, #0
 80162e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80162e6:	4618      	mov	r0, r3
 80162e8:	f7fe fb7e 	bl	80149e8 <remove_chain>
 80162ec:	4603      	mov	r3, r0
 80162ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80162f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d126      	bne.n	8016348 <f_open+0x1d0>
							res = move_window(fs, dw);
 80162fa:	697b      	ldr	r3, [r7, #20]
 80162fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80162fe:	4618      	mov	r0, r3
 8016300:	f7fe f926 	bl	8014550 <move_window>
 8016304:	4603      	mov	r3, r0
 8016306:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801630a:	697b      	ldr	r3, [r7, #20]
 801630c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801630e:	3a01      	subs	r2, #1
 8016310:	611a      	str	r2, [r3, #16]
 8016312:	e019      	b.n	8016348 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016314:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016318:	2b00      	cmp	r3, #0
 801631a:	d115      	bne.n	8016348 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801631c:	7fbb      	ldrb	r3, [r7, #30]
 801631e:	f003 0310 	and.w	r3, r3, #16
 8016322:	2b00      	cmp	r3, #0
 8016324:	d003      	beq.n	801632e <f_open+0x1b6>
					res = FR_NO_FILE;
 8016326:	2304      	movs	r3, #4
 8016328:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801632c:	e00c      	b.n	8016348 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801632e:	79fb      	ldrb	r3, [r7, #7]
 8016330:	f003 0302 	and.w	r3, r3, #2
 8016334:	2b00      	cmp	r3, #0
 8016336:	d007      	beq.n	8016348 <f_open+0x1d0>
 8016338:	7fbb      	ldrb	r3, [r7, #30]
 801633a:	f003 0301 	and.w	r3, r3, #1
 801633e:	2b00      	cmp	r3, #0
 8016340:	d002      	beq.n	8016348 <f_open+0x1d0>
						res = FR_DENIED;
 8016342:	2307      	movs	r3, #7
 8016344:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016348:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801634c:	2b00      	cmp	r3, #0
 801634e:	d126      	bne.n	801639e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016350:	79fb      	ldrb	r3, [r7, #7]
 8016352:	f003 0308 	and.w	r3, r3, #8
 8016356:	2b00      	cmp	r3, #0
 8016358:	d003      	beq.n	8016362 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801635a:	79fb      	ldrb	r3, [r7, #7]
 801635c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016360:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016362:	697b      	ldr	r3, [r7, #20]
 8016364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016366:	68fb      	ldr	r3, [r7, #12]
 8016368:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801636a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801636c:	68fb      	ldr	r3, [r7, #12]
 801636e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016370:	79fb      	ldrb	r3, [r7, #7]
 8016372:	2b01      	cmp	r3, #1
 8016374:	bf8c      	ite	hi
 8016376:	2301      	movhi	r3, #1
 8016378:	2300      	movls	r3, #0
 801637a:	b2db      	uxtb	r3, r3
 801637c:	461a      	mov	r2, r3
 801637e:	f107 0318 	add.w	r3, r7, #24
 8016382:	4611      	mov	r1, r2
 8016384:	4618      	mov	r0, r3
 8016386:	f7fd ffb1 	bl	80142ec <inc_lock>
 801638a:	4602      	mov	r2, r0
 801638c:	68fb      	ldr	r3, [r7, #12]
 801638e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016390:	68fb      	ldr	r3, [r7, #12]
 8016392:	691b      	ldr	r3, [r3, #16]
 8016394:	2b00      	cmp	r3, #0
 8016396:	d102      	bne.n	801639e <f_open+0x226>
 8016398:	2302      	movs	r3, #2
 801639a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801639e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	f040 8095 	bne.w	80164d2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80163a8:	697b      	ldr	r3, [r7, #20]
 80163aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80163ac:	4611      	mov	r1, r2
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7fe fdd2 	bl	8014f58 <ld_clust>
 80163b4:	4602      	mov	r2, r0
 80163b6:	68fb      	ldr	r3, [r7, #12]
 80163b8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80163ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163bc:	331c      	adds	r3, #28
 80163be:	4618      	mov	r0, r3
 80163c0:	f7fd fe2d 	bl	801401e <ld_dword>
 80163c4:	4602      	mov	r2, r0
 80163c6:	68fb      	ldr	r3, [r7, #12]
 80163c8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80163ca:	68fb      	ldr	r3, [r7, #12]
 80163cc:	2200      	movs	r2, #0
 80163ce:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80163d0:	697a      	ldr	r2, [r7, #20]
 80163d2:	68fb      	ldr	r3, [r7, #12]
 80163d4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80163d6:	697b      	ldr	r3, [r7, #20]
 80163d8:	88da      	ldrh	r2, [r3, #6]
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	79fa      	ldrb	r2, [r7, #7]
 80163e2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80163e4:	68fb      	ldr	r3, [r7, #12]
 80163e6:	2200      	movs	r2, #0
 80163e8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80163ea:	68fb      	ldr	r3, [r7, #12]
 80163ec:	2200      	movs	r2, #0
 80163ee:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	2200      	movs	r2, #0
 80163f4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	3330      	adds	r3, #48	@ 0x30
 80163fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80163fe:	2100      	movs	r1, #0
 8016400:	4618      	mov	r0, r3
 8016402:	f7fd fe97 	bl	8014134 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016406:	79fb      	ldrb	r3, [r7, #7]
 8016408:	f003 0320 	and.w	r3, r3, #32
 801640c:	2b00      	cmp	r3, #0
 801640e:	d060      	beq.n	80164d2 <f_open+0x35a>
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	68db      	ldr	r3, [r3, #12]
 8016414:	2b00      	cmp	r3, #0
 8016416:	d05c      	beq.n	80164d2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016418:	68fb      	ldr	r3, [r7, #12]
 801641a:	68da      	ldr	r2, [r3, #12]
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016420:	697b      	ldr	r3, [r7, #20]
 8016422:	895b      	ldrh	r3, [r3, #10]
 8016424:	025b      	lsls	r3, r3, #9
 8016426:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016428:	68fb      	ldr	r3, [r7, #12]
 801642a:	689b      	ldr	r3, [r3, #8]
 801642c:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801642e:	68fb      	ldr	r3, [r7, #12]
 8016430:	68db      	ldr	r3, [r3, #12]
 8016432:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016434:	e016      	b.n	8016464 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8016436:	68fb      	ldr	r3, [r7, #12]
 8016438:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801643a:	4618      	mov	r0, r3
 801643c:	f7fe f943 	bl	80146c6 <get_fat>
 8016440:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8016442:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016444:	2b01      	cmp	r3, #1
 8016446:	d802      	bhi.n	801644e <f_open+0x2d6>
 8016448:	2302      	movs	r3, #2
 801644a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801644e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016454:	d102      	bne.n	801645c <f_open+0x2e4>
 8016456:	2301      	movs	r3, #1
 8016458:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801645c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801645e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016460:	1ad3      	subs	r3, r2, r3
 8016462:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016464:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016468:	2b00      	cmp	r3, #0
 801646a:	d103      	bne.n	8016474 <f_open+0x2fc>
 801646c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801646e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016470:	429a      	cmp	r2, r3
 8016472:	d8e0      	bhi.n	8016436 <f_open+0x2be>
				}
				fp->clust = clst;
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016478:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801647a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801647e:	2b00      	cmp	r3, #0
 8016480:	d127      	bne.n	80164d2 <f_open+0x35a>
 8016482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016488:	2b00      	cmp	r3, #0
 801648a:	d022      	beq.n	80164d2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801648c:	697b      	ldr	r3, [r7, #20]
 801648e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016490:	4618      	mov	r0, r3
 8016492:	f7fe f8f9 	bl	8014688 <clust2sect>
 8016496:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8016498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801649a:	2b00      	cmp	r3, #0
 801649c:	d103      	bne.n	80164a6 <f_open+0x32e>
						res = FR_INT_ERR;
 801649e:	2302      	movs	r3, #2
 80164a0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80164a4:	e015      	b.n	80164d2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80164a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80164a8:	0a5a      	lsrs	r2, r3, #9
 80164aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80164ac:	441a      	add	r2, r3
 80164ae:	68fb      	ldr	r3, [r7, #12]
 80164b0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80164b2:	697b      	ldr	r3, [r7, #20]
 80164b4:	7858      	ldrb	r0, [r3, #1]
 80164b6:	68fb      	ldr	r3, [r7, #12]
 80164b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	6a1a      	ldr	r2, [r3, #32]
 80164c0:	2301      	movs	r3, #1
 80164c2:	f7fd fd35 	bl	8013f30 <disk_read>
 80164c6:	4603      	mov	r3, r0
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d002      	beq.n	80164d2 <f_open+0x35a>
 80164cc:	2301      	movs	r3, #1
 80164ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80164d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d002      	beq.n	80164e0 <f_open+0x368>
 80164da:	68fb      	ldr	r3, [r7, #12]
 80164dc:	2200      	movs	r2, #0
 80164de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80164e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80164e4:	4618      	mov	r0, r3
 80164e6:	3768      	adds	r7, #104	@ 0x68
 80164e8:	46bd      	mov	sp, r7
 80164ea:	bd80      	pop	{r7, pc}

080164ec <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80164ec:	b580      	push	{r7, lr}
 80164ee:	b08c      	sub	sp, #48	@ 0x30
 80164f0:	af00      	add	r7, sp, #0
 80164f2:	60f8      	str	r0, [r7, #12]
 80164f4:	60b9      	str	r1, [r7, #8]
 80164f6:	607a      	str	r2, [r7, #4]
 80164f8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80164fa:	68bb      	ldr	r3, [r7, #8]
 80164fc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80164fe:	683b      	ldr	r3, [r7, #0]
 8016500:	2200      	movs	r2, #0
 8016502:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	f107 0210 	add.w	r2, r7, #16
 801650a:	4611      	mov	r1, r2
 801650c:	4618      	mov	r0, r3
 801650e:	f7ff fdb7 	bl	8016080 <validate>
 8016512:	4603      	mov	r3, r0
 8016514:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016518:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801651c:	2b00      	cmp	r3, #0
 801651e:	d107      	bne.n	8016530 <f_write+0x44>
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	7d5b      	ldrb	r3, [r3, #21]
 8016524:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016528:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801652c:	2b00      	cmp	r3, #0
 801652e:	d002      	beq.n	8016536 <f_write+0x4a>
 8016530:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016534:	e14b      	b.n	80167ce <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8016536:	68fb      	ldr	r3, [r7, #12]
 8016538:	7d1b      	ldrb	r3, [r3, #20]
 801653a:	f003 0302 	and.w	r3, r3, #2
 801653e:	2b00      	cmp	r3, #0
 8016540:	d101      	bne.n	8016546 <f_write+0x5a>
 8016542:	2307      	movs	r3, #7
 8016544:	e143      	b.n	80167ce <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	699a      	ldr	r2, [r3, #24]
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	441a      	add	r2, r3
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	699b      	ldr	r3, [r3, #24]
 8016552:	429a      	cmp	r2, r3
 8016554:	f080 812d 	bcs.w	80167b2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8016558:	68fb      	ldr	r3, [r7, #12]
 801655a:	699b      	ldr	r3, [r3, #24]
 801655c:	43db      	mvns	r3, r3
 801655e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016560:	e127      	b.n	80167b2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016562:	68fb      	ldr	r3, [r7, #12]
 8016564:	699b      	ldr	r3, [r3, #24]
 8016566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801656a:	2b00      	cmp	r3, #0
 801656c:	f040 80e3 	bne.w	8016736 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016570:	68fb      	ldr	r3, [r7, #12]
 8016572:	699b      	ldr	r3, [r3, #24]
 8016574:	0a5b      	lsrs	r3, r3, #9
 8016576:	693a      	ldr	r2, [r7, #16]
 8016578:	8952      	ldrh	r2, [r2, #10]
 801657a:	3a01      	subs	r2, #1
 801657c:	4013      	ands	r3, r2
 801657e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016580:	69bb      	ldr	r3, [r7, #24]
 8016582:	2b00      	cmp	r3, #0
 8016584:	d143      	bne.n	801660e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8016586:	68fb      	ldr	r3, [r7, #12]
 8016588:	699b      	ldr	r3, [r3, #24]
 801658a:	2b00      	cmp	r3, #0
 801658c:	d10c      	bne.n	80165a8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801658e:	68fb      	ldr	r3, [r7, #12]
 8016590:	689b      	ldr	r3, [r3, #8]
 8016592:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016596:	2b00      	cmp	r3, #0
 8016598:	d11a      	bne.n	80165d0 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801659a:	68fb      	ldr	r3, [r7, #12]
 801659c:	2100      	movs	r1, #0
 801659e:	4618      	mov	r0, r3
 80165a0:	f7fe fa87 	bl	8014ab2 <create_chain>
 80165a4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80165a6:	e013      	b.n	80165d0 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80165a8:	68fb      	ldr	r3, [r7, #12]
 80165aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d007      	beq.n	80165c0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80165b0:	68fb      	ldr	r3, [r7, #12]
 80165b2:	699b      	ldr	r3, [r3, #24]
 80165b4:	4619      	mov	r1, r3
 80165b6:	68f8      	ldr	r0, [r7, #12]
 80165b8:	f7fe fb13 	bl	8014be2 <clmt_clust>
 80165bc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80165be:	e007      	b.n	80165d0 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80165c0:	68fa      	ldr	r2, [r7, #12]
 80165c2:	68fb      	ldr	r3, [r7, #12]
 80165c4:	69db      	ldr	r3, [r3, #28]
 80165c6:	4619      	mov	r1, r3
 80165c8:	4610      	mov	r0, r2
 80165ca:	f7fe fa72 	bl	8014ab2 <create_chain>
 80165ce:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80165d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	f000 80f2 	beq.w	80167bc <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80165d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165da:	2b01      	cmp	r3, #1
 80165dc:	d104      	bne.n	80165e8 <f_write+0xfc>
 80165de:	68fb      	ldr	r3, [r7, #12]
 80165e0:	2202      	movs	r2, #2
 80165e2:	755a      	strb	r2, [r3, #21]
 80165e4:	2302      	movs	r3, #2
 80165e6:	e0f2      	b.n	80167ce <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80165e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165ee:	d104      	bne.n	80165fa <f_write+0x10e>
 80165f0:	68fb      	ldr	r3, [r7, #12]
 80165f2:	2201      	movs	r2, #1
 80165f4:	755a      	strb	r2, [r3, #21]
 80165f6:	2301      	movs	r3, #1
 80165f8:	e0e9      	b.n	80167ce <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80165fa:	68fb      	ldr	r3, [r7, #12]
 80165fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80165fe:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016600:	68fb      	ldr	r3, [r7, #12]
 8016602:	689b      	ldr	r3, [r3, #8]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d102      	bne.n	801660e <f_write+0x122>
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801660c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801660e:	68fb      	ldr	r3, [r7, #12]
 8016610:	7d1b      	ldrb	r3, [r3, #20]
 8016612:	b25b      	sxtb	r3, r3
 8016614:	2b00      	cmp	r3, #0
 8016616:	da18      	bge.n	801664a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016618:	693b      	ldr	r3, [r7, #16]
 801661a:	7858      	ldrb	r0, [r3, #1]
 801661c:	68fb      	ldr	r3, [r7, #12]
 801661e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	6a1a      	ldr	r2, [r3, #32]
 8016626:	2301      	movs	r3, #1
 8016628:	f7fd fca2 	bl	8013f70 <disk_write>
 801662c:	4603      	mov	r3, r0
 801662e:	2b00      	cmp	r3, #0
 8016630:	d004      	beq.n	801663c <f_write+0x150>
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	2201      	movs	r2, #1
 8016636:	755a      	strb	r2, [r3, #21]
 8016638:	2301      	movs	r3, #1
 801663a:	e0c8      	b.n	80167ce <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	7d1b      	ldrb	r3, [r3, #20]
 8016640:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016644:	b2da      	uxtb	r2, r3
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801664a:	693a      	ldr	r2, [r7, #16]
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	69db      	ldr	r3, [r3, #28]
 8016650:	4619      	mov	r1, r3
 8016652:	4610      	mov	r0, r2
 8016654:	f7fe f818 	bl	8014688 <clust2sect>
 8016658:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801665a:	697b      	ldr	r3, [r7, #20]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d104      	bne.n	801666a <f_write+0x17e>
 8016660:	68fb      	ldr	r3, [r7, #12]
 8016662:	2202      	movs	r2, #2
 8016664:	755a      	strb	r2, [r3, #21]
 8016666:	2302      	movs	r3, #2
 8016668:	e0b1      	b.n	80167ce <f_write+0x2e2>
			sect += csect;
 801666a:	697a      	ldr	r2, [r7, #20]
 801666c:	69bb      	ldr	r3, [r7, #24]
 801666e:	4413      	add	r3, r2
 8016670:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	0a5b      	lsrs	r3, r3, #9
 8016676:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016678:	6a3b      	ldr	r3, [r7, #32]
 801667a:	2b00      	cmp	r3, #0
 801667c:	d03c      	beq.n	80166f8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801667e:	69ba      	ldr	r2, [r7, #24]
 8016680:	6a3b      	ldr	r3, [r7, #32]
 8016682:	4413      	add	r3, r2
 8016684:	693a      	ldr	r2, [r7, #16]
 8016686:	8952      	ldrh	r2, [r2, #10]
 8016688:	4293      	cmp	r3, r2
 801668a:	d905      	bls.n	8016698 <f_write+0x1ac>
					cc = fs->csize - csect;
 801668c:	693b      	ldr	r3, [r7, #16]
 801668e:	895b      	ldrh	r3, [r3, #10]
 8016690:	461a      	mov	r2, r3
 8016692:	69bb      	ldr	r3, [r7, #24]
 8016694:	1ad3      	subs	r3, r2, r3
 8016696:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016698:	693b      	ldr	r3, [r7, #16]
 801669a:	7858      	ldrb	r0, [r3, #1]
 801669c:	6a3b      	ldr	r3, [r7, #32]
 801669e:	697a      	ldr	r2, [r7, #20]
 80166a0:	69f9      	ldr	r1, [r7, #28]
 80166a2:	f7fd fc65 	bl	8013f70 <disk_write>
 80166a6:	4603      	mov	r3, r0
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d004      	beq.n	80166b6 <f_write+0x1ca>
 80166ac:	68fb      	ldr	r3, [r7, #12]
 80166ae:	2201      	movs	r2, #1
 80166b0:	755a      	strb	r2, [r3, #21]
 80166b2:	2301      	movs	r3, #1
 80166b4:	e08b      	b.n	80167ce <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80166b6:	68fb      	ldr	r3, [r7, #12]
 80166b8:	6a1a      	ldr	r2, [r3, #32]
 80166ba:	697b      	ldr	r3, [r7, #20]
 80166bc:	1ad3      	subs	r3, r2, r3
 80166be:	6a3a      	ldr	r2, [r7, #32]
 80166c0:	429a      	cmp	r2, r3
 80166c2:	d915      	bls.n	80166f0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80166c4:	68fb      	ldr	r3, [r7, #12]
 80166c6:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80166ca:	68fb      	ldr	r3, [r7, #12]
 80166cc:	6a1a      	ldr	r2, [r3, #32]
 80166ce:	697b      	ldr	r3, [r7, #20]
 80166d0:	1ad3      	subs	r3, r2, r3
 80166d2:	025b      	lsls	r3, r3, #9
 80166d4:	69fa      	ldr	r2, [r7, #28]
 80166d6:	4413      	add	r3, r2
 80166d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80166dc:	4619      	mov	r1, r3
 80166de:	f7fd fd08 	bl	80140f2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	7d1b      	ldrb	r3, [r3, #20]
 80166e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80166ea:	b2da      	uxtb	r2, r3
 80166ec:	68fb      	ldr	r3, [r7, #12]
 80166ee:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80166f0:	6a3b      	ldr	r3, [r7, #32]
 80166f2:	025b      	lsls	r3, r3, #9
 80166f4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80166f6:	e03f      	b.n	8016778 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80166f8:	68fb      	ldr	r3, [r7, #12]
 80166fa:	6a1b      	ldr	r3, [r3, #32]
 80166fc:	697a      	ldr	r2, [r7, #20]
 80166fe:	429a      	cmp	r2, r3
 8016700:	d016      	beq.n	8016730 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8016702:	68fb      	ldr	r3, [r7, #12]
 8016704:	699a      	ldr	r2, [r3, #24]
 8016706:	68fb      	ldr	r3, [r7, #12]
 8016708:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801670a:	429a      	cmp	r2, r3
 801670c:	d210      	bcs.n	8016730 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801670e:	693b      	ldr	r3, [r7, #16]
 8016710:	7858      	ldrb	r0, [r3, #1]
 8016712:	68fb      	ldr	r3, [r7, #12]
 8016714:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016718:	2301      	movs	r3, #1
 801671a:	697a      	ldr	r2, [r7, #20]
 801671c:	f7fd fc08 	bl	8013f30 <disk_read>
 8016720:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016722:	2b00      	cmp	r3, #0
 8016724:	d004      	beq.n	8016730 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	2201      	movs	r2, #1
 801672a:	755a      	strb	r2, [r3, #21]
 801672c:	2301      	movs	r3, #1
 801672e:	e04e      	b.n	80167ce <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	697a      	ldr	r2, [r7, #20]
 8016734:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016736:	68fb      	ldr	r3, [r7, #12]
 8016738:	699b      	ldr	r3, [r3, #24]
 801673a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801673e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8016742:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016746:	687b      	ldr	r3, [r7, #4]
 8016748:	429a      	cmp	r2, r3
 801674a:	d901      	bls.n	8016750 <f_write+0x264>
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016750:	68fb      	ldr	r3, [r7, #12]
 8016752:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8016756:	68fb      	ldr	r3, [r7, #12]
 8016758:	699b      	ldr	r3, [r3, #24]
 801675a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801675e:	4413      	add	r3, r2
 8016760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016762:	69f9      	ldr	r1, [r7, #28]
 8016764:	4618      	mov	r0, r3
 8016766:	f7fd fcc4 	bl	80140f2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801676a:	68fb      	ldr	r3, [r7, #12]
 801676c:	7d1b      	ldrb	r3, [r3, #20]
 801676e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016772:	b2da      	uxtb	r2, r3
 8016774:	68fb      	ldr	r3, [r7, #12]
 8016776:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016778:	69fa      	ldr	r2, [r7, #28]
 801677a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801677c:	4413      	add	r3, r2
 801677e:	61fb      	str	r3, [r7, #28]
 8016780:	68fb      	ldr	r3, [r7, #12]
 8016782:	699a      	ldr	r2, [r3, #24]
 8016784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016786:	441a      	add	r2, r3
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	619a      	str	r2, [r3, #24]
 801678c:	68fb      	ldr	r3, [r7, #12]
 801678e:	68da      	ldr	r2, [r3, #12]
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	699b      	ldr	r3, [r3, #24]
 8016794:	429a      	cmp	r2, r3
 8016796:	bf38      	it	cc
 8016798:	461a      	movcc	r2, r3
 801679a:	68fb      	ldr	r3, [r7, #12]
 801679c:	60da      	str	r2, [r3, #12]
 801679e:	683b      	ldr	r3, [r7, #0]
 80167a0:	681a      	ldr	r2, [r3, #0]
 80167a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167a4:	441a      	add	r2, r3
 80167a6:	683b      	ldr	r3, [r7, #0]
 80167a8:	601a      	str	r2, [r3, #0]
 80167aa:	687a      	ldr	r2, [r7, #4]
 80167ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167ae:	1ad3      	subs	r3, r2, r3
 80167b0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	f47f aed4 	bne.w	8016562 <f_write+0x76>
 80167ba:	e000      	b.n	80167be <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80167bc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80167be:	68fb      	ldr	r3, [r7, #12]
 80167c0:	7d1b      	ldrb	r3, [r3, #20]
 80167c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167c6:	b2da      	uxtb	r2, r3
 80167c8:	68fb      	ldr	r3, [r7, #12]
 80167ca:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80167cc:	2300      	movs	r3, #0
}
 80167ce:	4618      	mov	r0, r3
 80167d0:	3730      	adds	r7, #48	@ 0x30
 80167d2:	46bd      	mov	sp, r7
 80167d4:	bd80      	pop	{r7, pc}

080167d6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80167d6:	b580      	push	{r7, lr}
 80167d8:	b086      	sub	sp, #24
 80167da:	af00      	add	r7, sp, #0
 80167dc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	f107 0208 	add.w	r2, r7, #8
 80167e4:	4611      	mov	r1, r2
 80167e6:	4618      	mov	r0, r3
 80167e8:	f7ff fc4a 	bl	8016080 <validate>
 80167ec:	4603      	mov	r3, r0
 80167ee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80167f0:	7dfb      	ldrb	r3, [r7, #23]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d168      	bne.n	80168c8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	7d1b      	ldrb	r3, [r3, #20]
 80167fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80167fe:	2b00      	cmp	r3, #0
 8016800:	d062      	beq.n	80168c8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	7d1b      	ldrb	r3, [r3, #20]
 8016806:	b25b      	sxtb	r3, r3
 8016808:	2b00      	cmp	r3, #0
 801680a:	da15      	bge.n	8016838 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801680c:	68bb      	ldr	r3, [r7, #8]
 801680e:	7858      	ldrb	r0, [r3, #1]
 8016810:	687b      	ldr	r3, [r7, #4]
 8016812:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016816:	687b      	ldr	r3, [r7, #4]
 8016818:	6a1a      	ldr	r2, [r3, #32]
 801681a:	2301      	movs	r3, #1
 801681c:	f7fd fba8 	bl	8013f70 <disk_write>
 8016820:	4603      	mov	r3, r0
 8016822:	2b00      	cmp	r3, #0
 8016824:	d001      	beq.n	801682a <f_sync+0x54>
 8016826:	2301      	movs	r3, #1
 8016828:	e04f      	b.n	80168ca <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801682a:	687b      	ldr	r3, [r7, #4]
 801682c:	7d1b      	ldrb	r3, [r3, #20]
 801682e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016832:	b2da      	uxtb	r2, r3
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016838:	f7fb fe98 	bl	801256c <get_fattime>
 801683c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801683e:	68ba      	ldr	r2, [r7, #8]
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016844:	4619      	mov	r1, r3
 8016846:	4610      	mov	r0, r2
 8016848:	f7fd fe82 	bl	8014550 <move_window>
 801684c:	4603      	mov	r3, r0
 801684e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016850:	7dfb      	ldrb	r3, [r7, #23]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d138      	bne.n	80168c8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801685a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	330b      	adds	r3, #11
 8016860:	781a      	ldrb	r2, [r3, #0]
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	330b      	adds	r3, #11
 8016866:	f042 0220 	orr.w	r2, r2, #32
 801686a:	b2d2      	uxtb	r2, r2
 801686c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	6818      	ldr	r0, [r3, #0]
 8016872:	687b      	ldr	r3, [r7, #4]
 8016874:	689b      	ldr	r3, [r3, #8]
 8016876:	461a      	mov	r2, r3
 8016878:	68f9      	ldr	r1, [r7, #12]
 801687a:	f7fe fb8c 	bl	8014f96 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801687e:	68fb      	ldr	r3, [r7, #12]
 8016880:	f103 021c 	add.w	r2, r3, #28
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	68db      	ldr	r3, [r3, #12]
 8016888:	4619      	mov	r1, r3
 801688a:	4610      	mov	r0, r2
 801688c:	f7fd fc05 	bl	801409a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	3316      	adds	r3, #22
 8016894:	6939      	ldr	r1, [r7, #16]
 8016896:	4618      	mov	r0, r3
 8016898:	f7fd fbff 	bl	801409a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	3312      	adds	r3, #18
 80168a0:	2100      	movs	r1, #0
 80168a2:	4618      	mov	r0, r3
 80168a4:	f7fd fbde 	bl	8014064 <st_word>
					fs->wflag = 1;
 80168a8:	68bb      	ldr	r3, [r7, #8]
 80168aa:	2201      	movs	r2, #1
 80168ac:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80168ae:	68bb      	ldr	r3, [r7, #8]
 80168b0:	4618      	mov	r0, r3
 80168b2:	f7fd fe7b 	bl	80145ac <sync_fs>
 80168b6:	4603      	mov	r3, r0
 80168b8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	7d1b      	ldrb	r3, [r3, #20]
 80168be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80168c2:	b2da      	uxtb	r2, r3
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80168c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80168ca:	4618      	mov	r0, r3
 80168cc:	3718      	adds	r7, #24
 80168ce:	46bd      	mov	sp, r7
 80168d0:	bd80      	pop	{r7, pc}

080168d2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80168d2:	b580      	push	{r7, lr}
 80168d4:	b084      	sub	sp, #16
 80168d6:	af00      	add	r7, sp, #0
 80168d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80168da:	6878      	ldr	r0, [r7, #4]
 80168dc:	f7ff ff7b 	bl	80167d6 <f_sync>
 80168e0:	4603      	mov	r3, r0
 80168e2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80168e4:	7bfb      	ldrb	r3, [r7, #15]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d118      	bne.n	801691c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	f107 0208 	add.w	r2, r7, #8
 80168f0:	4611      	mov	r1, r2
 80168f2:	4618      	mov	r0, r3
 80168f4:	f7ff fbc4 	bl	8016080 <validate>
 80168f8:	4603      	mov	r3, r0
 80168fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80168fc:	7bfb      	ldrb	r3, [r7, #15]
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d10c      	bne.n	801691c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	691b      	ldr	r3, [r3, #16]
 8016906:	4618      	mov	r0, r3
 8016908:	f7fd fd7e 	bl	8014408 <dec_lock>
 801690c:	4603      	mov	r3, r0
 801690e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016910:	7bfb      	ldrb	r3, [r7, #15]
 8016912:	2b00      	cmp	r3, #0
 8016914:	d102      	bne.n	801691c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	2200      	movs	r2, #0
 801691a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801691c:	7bfb      	ldrb	r3, [r7, #15]
}
 801691e:	4618      	mov	r0, r3
 8016920:	3710      	adds	r7, #16
 8016922:	46bd      	mov	sp, r7
 8016924:	bd80      	pop	{r7, pc}

08016926 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8016926:	b580      	push	{r7, lr}
 8016928:	b090      	sub	sp, #64	@ 0x40
 801692a:	af00      	add	r7, sp, #0
 801692c:	6078      	str	r0, [r7, #4]
 801692e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	f107 0208 	add.w	r2, r7, #8
 8016936:	4611      	mov	r1, r2
 8016938:	4618      	mov	r0, r3
 801693a:	f7ff fba1 	bl	8016080 <validate>
 801693e:	4603      	mov	r3, r0
 8016940:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8016944:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016948:	2b00      	cmp	r3, #0
 801694a:	d103      	bne.n	8016954 <f_lseek+0x2e>
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	7d5b      	ldrb	r3, [r3, #21]
 8016950:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8016954:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016958:	2b00      	cmp	r3, #0
 801695a:	d002      	beq.n	8016962 <f_lseek+0x3c>
 801695c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016960:	e1e6      	b.n	8016d30 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016966:	2b00      	cmp	r3, #0
 8016968:	f000 80d1 	beq.w	8016b0e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801696c:	683b      	ldr	r3, [r7, #0]
 801696e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016972:	d15a      	bne.n	8016a2a <f_lseek+0x104>
			tbl = fp->cltbl;
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016978:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801697c:	1d1a      	adds	r2, r3, #4
 801697e:	627a      	str	r2, [r7, #36]	@ 0x24
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	617b      	str	r3, [r7, #20]
 8016984:	2302      	movs	r3, #2
 8016986:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	689b      	ldr	r3, [r3, #8]
 801698c:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801698e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016990:	2b00      	cmp	r3, #0
 8016992:	d03a      	beq.n	8016a0a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016996:	613b      	str	r3, [r7, #16]
 8016998:	2300      	movs	r3, #0
 801699a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801699c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801699e:	3302      	adds	r3, #2
 80169a0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80169a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169a4:	60fb      	str	r3, [r7, #12]
 80169a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169a8:	3301      	adds	r3, #1
 80169aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80169b0:	4618      	mov	r0, r3
 80169b2:	f7fd fe88 	bl	80146c6 <get_fat>
 80169b6:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80169b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ba:	2b01      	cmp	r3, #1
 80169bc:	d804      	bhi.n	80169c8 <f_lseek+0xa2>
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	2202      	movs	r2, #2
 80169c2:	755a      	strb	r2, [r3, #21]
 80169c4:	2302      	movs	r3, #2
 80169c6:	e1b3      	b.n	8016d30 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80169c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169ce:	d104      	bne.n	80169da <f_lseek+0xb4>
 80169d0:	687b      	ldr	r3, [r7, #4]
 80169d2:	2201      	movs	r2, #1
 80169d4:	755a      	strb	r2, [r3, #21]
 80169d6:	2301      	movs	r3, #1
 80169d8:	e1aa      	b.n	8016d30 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	3301      	adds	r3, #1
 80169de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80169e0:	429a      	cmp	r2, r3
 80169e2:	d0de      	beq.n	80169a2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80169e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80169e6:	697b      	ldr	r3, [r7, #20]
 80169e8:	429a      	cmp	r2, r3
 80169ea:	d809      	bhi.n	8016a00 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80169ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169ee:	1d1a      	adds	r2, r3, #4
 80169f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80169f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80169f4:	601a      	str	r2, [r3, #0]
 80169f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169f8:	1d1a      	adds	r2, r3, #4
 80169fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80169fc:	693a      	ldr	r2, [r7, #16]
 80169fe:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8016a00:	68bb      	ldr	r3, [r7, #8]
 8016a02:	699b      	ldr	r3, [r3, #24]
 8016a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016a06:	429a      	cmp	r2, r3
 8016a08:	d3c4      	bcc.n	8016994 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016a10:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8016a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016a14:	697b      	ldr	r3, [r7, #20]
 8016a16:	429a      	cmp	r2, r3
 8016a18:	d803      	bhi.n	8016a22 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8016a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a1c:	2200      	movs	r2, #0
 8016a1e:	601a      	str	r2, [r3, #0]
 8016a20:	e184      	b.n	8016d2c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8016a22:	2311      	movs	r3, #17
 8016a24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8016a28:	e180      	b.n	8016d2c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	68db      	ldr	r3, [r3, #12]
 8016a2e:	683a      	ldr	r2, [r7, #0]
 8016a30:	429a      	cmp	r2, r3
 8016a32:	d902      	bls.n	8016a3a <f_lseek+0x114>
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	68db      	ldr	r3, [r3, #12]
 8016a38:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	683a      	ldr	r2, [r7, #0]
 8016a3e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016a40:	683b      	ldr	r3, [r7, #0]
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	f000 8172 	beq.w	8016d2c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8016a48:	683b      	ldr	r3, [r7, #0]
 8016a4a:	3b01      	subs	r3, #1
 8016a4c:	4619      	mov	r1, r3
 8016a4e:	6878      	ldr	r0, [r7, #4]
 8016a50:	f7fe f8c7 	bl	8014be2 <clmt_clust>
 8016a54:	4602      	mov	r2, r0
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8016a5a:	68ba      	ldr	r2, [r7, #8]
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	69db      	ldr	r3, [r3, #28]
 8016a60:	4619      	mov	r1, r3
 8016a62:	4610      	mov	r0, r2
 8016a64:	f7fd fe10 	bl	8014688 <clust2sect>
 8016a68:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8016a6a:	69bb      	ldr	r3, [r7, #24]
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d104      	bne.n	8016a7a <f_lseek+0x154>
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	2202      	movs	r2, #2
 8016a74:	755a      	strb	r2, [r3, #21]
 8016a76:	2302      	movs	r3, #2
 8016a78:	e15a      	b.n	8016d30 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8016a7a:	683b      	ldr	r3, [r7, #0]
 8016a7c:	3b01      	subs	r3, #1
 8016a7e:	0a5b      	lsrs	r3, r3, #9
 8016a80:	68ba      	ldr	r2, [r7, #8]
 8016a82:	8952      	ldrh	r2, [r2, #10]
 8016a84:	3a01      	subs	r2, #1
 8016a86:	4013      	ands	r3, r2
 8016a88:	69ba      	ldr	r2, [r7, #24]
 8016a8a:	4413      	add	r3, r2
 8016a8c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	699b      	ldr	r3, [r3, #24]
 8016a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	f000 8148 	beq.w	8016d2c <f_lseek+0x406>
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	6a1b      	ldr	r3, [r3, #32]
 8016aa0:	69ba      	ldr	r2, [r7, #24]
 8016aa2:	429a      	cmp	r2, r3
 8016aa4:	f000 8142 	beq.w	8016d2c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	7d1b      	ldrb	r3, [r3, #20]
 8016aac:	b25b      	sxtb	r3, r3
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	da18      	bge.n	8016ae4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016ab2:	68bb      	ldr	r3, [r7, #8]
 8016ab4:	7858      	ldrb	r0, [r3, #1]
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	6a1a      	ldr	r2, [r3, #32]
 8016ac0:	2301      	movs	r3, #1
 8016ac2:	f7fd fa55 	bl	8013f70 <disk_write>
 8016ac6:	4603      	mov	r3, r0
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d004      	beq.n	8016ad6 <f_lseek+0x1b0>
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2201      	movs	r2, #1
 8016ad0:	755a      	strb	r2, [r3, #21]
 8016ad2:	2301      	movs	r3, #1
 8016ad4:	e12c      	b.n	8016d30 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	7d1b      	ldrb	r3, [r3, #20]
 8016ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016ade:	b2da      	uxtb	r2, r3
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016ae4:	68bb      	ldr	r3, [r7, #8]
 8016ae6:	7858      	ldrb	r0, [r3, #1]
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016aee:	2301      	movs	r3, #1
 8016af0:	69ba      	ldr	r2, [r7, #24]
 8016af2:	f7fd fa1d 	bl	8013f30 <disk_read>
 8016af6:	4603      	mov	r3, r0
 8016af8:	2b00      	cmp	r3, #0
 8016afa:	d004      	beq.n	8016b06 <f_lseek+0x1e0>
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	2201      	movs	r2, #1
 8016b00:	755a      	strb	r2, [r3, #21]
 8016b02:	2301      	movs	r3, #1
 8016b04:	e114      	b.n	8016d30 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	69ba      	ldr	r2, [r7, #24]
 8016b0a:	621a      	str	r2, [r3, #32]
 8016b0c:	e10e      	b.n	8016d2c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	68db      	ldr	r3, [r3, #12]
 8016b12:	683a      	ldr	r2, [r7, #0]
 8016b14:	429a      	cmp	r2, r3
 8016b16:	d908      	bls.n	8016b2a <f_lseek+0x204>
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	7d1b      	ldrb	r3, [r3, #20]
 8016b1c:	f003 0302 	and.w	r3, r3, #2
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d102      	bne.n	8016b2a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	68db      	ldr	r3, [r3, #12]
 8016b28:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	699b      	ldr	r3, [r3, #24]
 8016b2e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016b30:	2300      	movs	r3, #0
 8016b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016b38:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8016b3a:	683b      	ldr	r3, [r7, #0]
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	f000 80a7 	beq.w	8016c90 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8016b42:	68bb      	ldr	r3, [r7, #8]
 8016b44:	895b      	ldrh	r3, [r3, #10]
 8016b46:	025b      	lsls	r3, r3, #9
 8016b48:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8016b4a:	6a3b      	ldr	r3, [r7, #32]
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d01b      	beq.n	8016b88 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016b50:	683b      	ldr	r3, [r7, #0]
 8016b52:	1e5a      	subs	r2, r3, #1
 8016b54:	69fb      	ldr	r3, [r7, #28]
 8016b56:	fbb2 f2f3 	udiv	r2, r2, r3
 8016b5a:	6a3b      	ldr	r3, [r7, #32]
 8016b5c:	1e59      	subs	r1, r3, #1
 8016b5e:	69fb      	ldr	r3, [r7, #28]
 8016b60:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016b64:	429a      	cmp	r2, r3
 8016b66:	d30f      	bcc.n	8016b88 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8016b68:	6a3b      	ldr	r3, [r7, #32]
 8016b6a:	1e5a      	subs	r2, r3, #1
 8016b6c:	69fb      	ldr	r3, [r7, #28]
 8016b6e:	425b      	negs	r3, r3
 8016b70:	401a      	ands	r2, r3
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	699b      	ldr	r3, [r3, #24]
 8016b7a:	683a      	ldr	r2, [r7, #0]
 8016b7c:	1ad3      	subs	r3, r2, r3
 8016b7e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	69db      	ldr	r3, [r3, #28]
 8016b84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016b86:	e022      	b.n	8016bce <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	689b      	ldr	r3, [r3, #8]
 8016b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d119      	bne.n	8016bc8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	2100      	movs	r1, #0
 8016b98:	4618      	mov	r0, r3
 8016b9a:	f7fd ff8a 	bl	8014ab2 <create_chain>
 8016b9e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ba2:	2b01      	cmp	r3, #1
 8016ba4:	d104      	bne.n	8016bb0 <f_lseek+0x28a>
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	2202      	movs	r2, #2
 8016baa:	755a      	strb	r2, [r3, #21]
 8016bac:	2302      	movs	r3, #2
 8016bae:	e0bf      	b.n	8016d30 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bb6:	d104      	bne.n	8016bc2 <f_lseek+0x29c>
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	2201      	movs	r2, #1
 8016bbc:	755a      	strb	r2, [r3, #21]
 8016bbe:	2301      	movs	r3, #1
 8016bc0:	e0b6      	b.n	8016d30 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016bc6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016bcc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8016bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d05d      	beq.n	8016c90 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016bd4:	e03a      	b.n	8016c4c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8016bd6:	683a      	ldr	r2, [r7, #0]
 8016bd8:	69fb      	ldr	r3, [r7, #28]
 8016bda:	1ad3      	subs	r3, r2, r3
 8016bdc:	603b      	str	r3, [r7, #0]
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	699a      	ldr	r2, [r3, #24]
 8016be2:	69fb      	ldr	r3, [r7, #28]
 8016be4:	441a      	add	r2, r3
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	7d1b      	ldrb	r3, [r3, #20]
 8016bee:	f003 0302 	and.w	r3, r3, #2
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d00b      	beq.n	8016c0e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016bfa:	4618      	mov	r0, r3
 8016bfc:	f7fd ff59 	bl	8014ab2 <create_chain>
 8016c00:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8016c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d108      	bne.n	8016c1a <f_lseek+0x2f4>
							ofs = 0; break;
 8016c08:	2300      	movs	r3, #0
 8016c0a:	603b      	str	r3, [r7, #0]
 8016c0c:	e022      	b.n	8016c54 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016c12:	4618      	mov	r0, r3
 8016c14:	f7fd fd57 	bl	80146c6 <get_fat>
 8016c18:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c20:	d104      	bne.n	8016c2c <f_lseek+0x306>
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	2201      	movs	r2, #1
 8016c26:	755a      	strb	r2, [r3, #21]
 8016c28:	2301      	movs	r3, #1
 8016c2a:	e081      	b.n	8016d30 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8016c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c2e:	2b01      	cmp	r3, #1
 8016c30:	d904      	bls.n	8016c3c <f_lseek+0x316>
 8016c32:	68bb      	ldr	r3, [r7, #8]
 8016c34:	699b      	ldr	r3, [r3, #24]
 8016c36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016c38:	429a      	cmp	r2, r3
 8016c3a:	d304      	bcc.n	8016c46 <f_lseek+0x320>
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	2202      	movs	r2, #2
 8016c40:	755a      	strb	r2, [r3, #21]
 8016c42:	2302      	movs	r3, #2
 8016c44:	e074      	b.n	8016d30 <f_lseek+0x40a>
					fp->clust = clst;
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016c4a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016c4c:	683a      	ldr	r2, [r7, #0]
 8016c4e:	69fb      	ldr	r3, [r7, #28]
 8016c50:	429a      	cmp	r2, r3
 8016c52:	d8c0      	bhi.n	8016bd6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	699a      	ldr	r2, [r3, #24]
 8016c58:	683b      	ldr	r3, [r7, #0]
 8016c5a:	441a      	add	r2, r3
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016c60:	683b      	ldr	r3, [r7, #0]
 8016c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d012      	beq.n	8016c90 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8016c6a:	68bb      	ldr	r3, [r7, #8]
 8016c6c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016c6e:	4618      	mov	r0, r3
 8016c70:	f7fd fd0a 	bl	8014688 <clust2sect>
 8016c74:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8016c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d104      	bne.n	8016c86 <f_lseek+0x360>
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	2202      	movs	r2, #2
 8016c80:	755a      	strb	r2, [r3, #21]
 8016c82:	2302      	movs	r3, #2
 8016c84:	e054      	b.n	8016d30 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8016c86:	683b      	ldr	r3, [r7, #0]
 8016c88:	0a5b      	lsrs	r3, r3, #9
 8016c8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016c8c:	4413      	add	r3, r2
 8016c8e:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016c90:	687b      	ldr	r3, [r7, #4]
 8016c92:	699a      	ldr	r2, [r3, #24]
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	68db      	ldr	r3, [r3, #12]
 8016c98:	429a      	cmp	r2, r3
 8016c9a:	d90a      	bls.n	8016cb2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	699a      	ldr	r2, [r3, #24]
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	7d1b      	ldrb	r3, [r3, #20]
 8016ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016cac:	b2da      	uxtb	r2, r3
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	699b      	ldr	r3, [r3, #24]
 8016cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d036      	beq.n	8016d2c <f_lseek+0x406>
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	6a1b      	ldr	r3, [r3, #32]
 8016cc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016cc4:	429a      	cmp	r2, r3
 8016cc6:	d031      	beq.n	8016d2c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	7d1b      	ldrb	r3, [r3, #20]
 8016ccc:	b25b      	sxtb	r3, r3
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	da18      	bge.n	8016d04 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016cd2:	68bb      	ldr	r3, [r7, #8]
 8016cd4:	7858      	ldrb	r0, [r3, #1]
 8016cd6:	687b      	ldr	r3, [r7, #4]
 8016cd8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	6a1a      	ldr	r2, [r3, #32]
 8016ce0:	2301      	movs	r3, #1
 8016ce2:	f7fd f945 	bl	8013f70 <disk_write>
 8016ce6:	4603      	mov	r3, r0
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d004      	beq.n	8016cf6 <f_lseek+0x3d0>
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	2201      	movs	r2, #1
 8016cf0:	755a      	strb	r2, [r3, #21]
 8016cf2:	2301      	movs	r3, #1
 8016cf4:	e01c      	b.n	8016d30 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	7d1b      	ldrb	r3, [r3, #20]
 8016cfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016cfe:	b2da      	uxtb	r2, r3
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016d04:	68bb      	ldr	r3, [r7, #8]
 8016d06:	7858      	ldrb	r0, [r3, #1]
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016d0e:	2301      	movs	r3, #1
 8016d10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016d12:	f7fd f90d 	bl	8013f30 <disk_read>
 8016d16:	4603      	mov	r3, r0
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d004      	beq.n	8016d26 <f_lseek+0x400>
 8016d1c:	687b      	ldr	r3, [r7, #4]
 8016d1e:	2201      	movs	r2, #1
 8016d20:	755a      	strb	r2, [r3, #21]
 8016d22:	2301      	movs	r3, #1
 8016d24:	e004      	b.n	8016d30 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016d2a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8016d2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8016d30:	4618      	mov	r0, r3
 8016d32:	3740      	adds	r7, #64	@ 0x40
 8016d34:	46bd      	mov	sp, r7
 8016d36:	bd80      	pop	{r7, pc}

08016d38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016d38:	b480      	push	{r7}
 8016d3a:	b087      	sub	sp, #28
 8016d3c:	af00      	add	r7, sp, #0
 8016d3e:	60f8      	str	r0, [r7, #12]
 8016d40:	60b9      	str	r1, [r7, #8]
 8016d42:	4613      	mov	r3, r2
 8016d44:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016d46:	2301      	movs	r3, #1
 8016d48:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d50:	7a5b      	ldrb	r3, [r3, #9]
 8016d52:	b2db      	uxtb	r3, r3
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d131      	bne.n	8016dbc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016d58:	4b1c      	ldr	r3, [pc, #112]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d5a:	7a5b      	ldrb	r3, [r3, #9]
 8016d5c:	b2db      	uxtb	r3, r3
 8016d5e:	461a      	mov	r2, r3
 8016d60:	4b1a      	ldr	r3, [pc, #104]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d62:	2100      	movs	r1, #0
 8016d64:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016d66:	4b19      	ldr	r3, [pc, #100]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d68:	7a5b      	ldrb	r3, [r3, #9]
 8016d6a:	b2db      	uxtb	r3, r3
 8016d6c:	4a17      	ldr	r2, [pc, #92]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d6e:	009b      	lsls	r3, r3, #2
 8016d70:	4413      	add	r3, r2
 8016d72:	68fa      	ldr	r2, [r7, #12]
 8016d74:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016d76:	4b15      	ldr	r3, [pc, #84]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d78:	7a5b      	ldrb	r3, [r3, #9]
 8016d7a:	b2db      	uxtb	r3, r3
 8016d7c:	461a      	mov	r2, r3
 8016d7e:	4b13      	ldr	r3, [pc, #76]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d80:	4413      	add	r3, r2
 8016d82:	79fa      	ldrb	r2, [r7, #7]
 8016d84:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016d86:	4b11      	ldr	r3, [pc, #68]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d88:	7a5b      	ldrb	r3, [r3, #9]
 8016d8a:	b2db      	uxtb	r3, r3
 8016d8c:	1c5a      	adds	r2, r3, #1
 8016d8e:	b2d1      	uxtb	r1, r2
 8016d90:	4a0e      	ldr	r2, [pc, #56]	@ (8016dcc <FATFS_LinkDriverEx+0x94>)
 8016d92:	7251      	strb	r1, [r2, #9]
 8016d94:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016d96:	7dbb      	ldrb	r3, [r7, #22]
 8016d98:	3330      	adds	r3, #48	@ 0x30
 8016d9a:	b2da      	uxtb	r2, r3
 8016d9c:	68bb      	ldr	r3, [r7, #8]
 8016d9e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016da0:	68bb      	ldr	r3, [r7, #8]
 8016da2:	3301      	adds	r3, #1
 8016da4:	223a      	movs	r2, #58	@ 0x3a
 8016da6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016da8:	68bb      	ldr	r3, [r7, #8]
 8016daa:	3302      	adds	r3, #2
 8016dac:	222f      	movs	r2, #47	@ 0x2f
 8016dae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016db0:	68bb      	ldr	r3, [r7, #8]
 8016db2:	3303      	adds	r3, #3
 8016db4:	2200      	movs	r2, #0
 8016db6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016db8:	2300      	movs	r3, #0
 8016dba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8016dbe:	4618      	mov	r0, r3
 8016dc0:	371c      	adds	r7, #28
 8016dc2:	46bd      	mov	sp, r7
 8016dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dc8:	4770      	bx	lr
 8016dca:	bf00      	nop
 8016dcc:	20002bb4 	.word	0x20002bb4

08016dd0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016dd0:	b580      	push	{r7, lr}
 8016dd2:	b082      	sub	sp, #8
 8016dd4:	af00      	add	r7, sp, #0
 8016dd6:	6078      	str	r0, [r7, #4]
 8016dd8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8016dda:	2200      	movs	r2, #0
 8016ddc:	6839      	ldr	r1, [r7, #0]
 8016dde:	6878      	ldr	r0, [r7, #4]
 8016de0:	f7ff ffaa 	bl	8016d38 <FATFS_LinkDriverEx>
 8016de4:	4603      	mov	r3, r0
}
 8016de6:	4618      	mov	r0, r3
 8016de8:	3708      	adds	r7, #8
 8016dea:	46bd      	mov	sp, r7
 8016dec:	bd80      	pop	{r7, pc}
	...

08016df0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8016df0:	b480      	push	{r7}
 8016df2:	b085      	sub	sp, #20
 8016df4:	af00      	add	r7, sp, #0
 8016df6:	4603      	mov	r3, r0
 8016df8:	6039      	str	r1, [r7, #0]
 8016dfa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8016dfc:	88fb      	ldrh	r3, [r7, #6]
 8016dfe:	2b7f      	cmp	r3, #127	@ 0x7f
 8016e00:	d802      	bhi.n	8016e08 <ff_convert+0x18>
		c = chr;
 8016e02:	88fb      	ldrh	r3, [r7, #6]
 8016e04:	81fb      	strh	r3, [r7, #14]
 8016e06:	e025      	b.n	8016e54 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8016e08:	683b      	ldr	r3, [r7, #0]
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d00b      	beq.n	8016e26 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8016e0e:	88fb      	ldrh	r3, [r7, #6]
 8016e10:	2bff      	cmp	r3, #255	@ 0xff
 8016e12:	d805      	bhi.n	8016e20 <ff_convert+0x30>
 8016e14:	88fb      	ldrh	r3, [r7, #6]
 8016e16:	3b80      	subs	r3, #128	@ 0x80
 8016e18:	4a12      	ldr	r2, [pc, #72]	@ (8016e64 <ff_convert+0x74>)
 8016e1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016e1e:	e000      	b.n	8016e22 <ff_convert+0x32>
 8016e20:	2300      	movs	r3, #0
 8016e22:	81fb      	strh	r3, [r7, #14]
 8016e24:	e016      	b.n	8016e54 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8016e26:	2300      	movs	r3, #0
 8016e28:	81fb      	strh	r3, [r7, #14]
 8016e2a:	e009      	b.n	8016e40 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8016e2c:	89fb      	ldrh	r3, [r7, #14]
 8016e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8016e64 <ff_convert+0x74>)
 8016e30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016e34:	88fa      	ldrh	r2, [r7, #6]
 8016e36:	429a      	cmp	r2, r3
 8016e38:	d006      	beq.n	8016e48 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8016e3a:	89fb      	ldrh	r3, [r7, #14]
 8016e3c:	3301      	adds	r3, #1
 8016e3e:	81fb      	strh	r3, [r7, #14]
 8016e40:	89fb      	ldrh	r3, [r7, #14]
 8016e42:	2b7f      	cmp	r3, #127	@ 0x7f
 8016e44:	d9f2      	bls.n	8016e2c <ff_convert+0x3c>
 8016e46:	e000      	b.n	8016e4a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8016e48:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8016e4a:	89fb      	ldrh	r3, [r7, #14]
 8016e4c:	3380      	adds	r3, #128	@ 0x80
 8016e4e:	b29b      	uxth	r3, r3
 8016e50:	b2db      	uxtb	r3, r3
 8016e52:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8016e54:	89fb      	ldrh	r3, [r7, #14]
}
 8016e56:	4618      	mov	r0, r3
 8016e58:	3714      	adds	r7, #20
 8016e5a:	46bd      	mov	sp, r7
 8016e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e60:	4770      	bx	lr
 8016e62:	bf00      	nop
 8016e64:	0801c680 	.word	0x0801c680

08016e68 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8016e68:	b480      	push	{r7}
 8016e6a:	b087      	sub	sp, #28
 8016e6c:	af00      	add	r7, sp, #0
 8016e6e:	4603      	mov	r3, r0
 8016e70:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8016e72:	88fb      	ldrh	r3, [r7, #6]
 8016e74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016e78:	d201      	bcs.n	8016e7e <ff_wtoupper+0x16>
 8016e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8016f74 <ff_wtoupper+0x10c>)
 8016e7c:	e000      	b.n	8016e80 <ff_wtoupper+0x18>
 8016e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8016f78 <ff_wtoupper+0x110>)
 8016e80:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8016e82:	697b      	ldr	r3, [r7, #20]
 8016e84:	1c9a      	adds	r2, r3, #2
 8016e86:	617a      	str	r2, [r7, #20]
 8016e88:	881b      	ldrh	r3, [r3, #0]
 8016e8a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8016e8c:	8a7b      	ldrh	r3, [r7, #18]
 8016e8e:	2b00      	cmp	r3, #0
 8016e90:	d068      	beq.n	8016f64 <ff_wtoupper+0xfc>
 8016e92:	88fa      	ldrh	r2, [r7, #6]
 8016e94:	8a7b      	ldrh	r3, [r7, #18]
 8016e96:	429a      	cmp	r2, r3
 8016e98:	d364      	bcc.n	8016f64 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8016e9a:	697b      	ldr	r3, [r7, #20]
 8016e9c:	1c9a      	adds	r2, r3, #2
 8016e9e:	617a      	str	r2, [r7, #20]
 8016ea0:	881b      	ldrh	r3, [r3, #0]
 8016ea2:	823b      	strh	r3, [r7, #16]
 8016ea4:	8a3b      	ldrh	r3, [r7, #16]
 8016ea6:	0a1b      	lsrs	r3, r3, #8
 8016ea8:	81fb      	strh	r3, [r7, #14]
 8016eaa:	8a3b      	ldrh	r3, [r7, #16]
 8016eac:	b2db      	uxtb	r3, r3
 8016eae:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016eb0:	88fa      	ldrh	r2, [r7, #6]
 8016eb2:	8a79      	ldrh	r1, [r7, #18]
 8016eb4:	8a3b      	ldrh	r3, [r7, #16]
 8016eb6:	440b      	add	r3, r1
 8016eb8:	429a      	cmp	r2, r3
 8016eba:	da49      	bge.n	8016f50 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016ebc:	89fb      	ldrh	r3, [r7, #14]
 8016ebe:	2b08      	cmp	r3, #8
 8016ec0:	d84f      	bhi.n	8016f62 <ff_wtoupper+0xfa>
 8016ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8016ec8 <ff_wtoupper+0x60>)
 8016ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ec8:	08016eed 	.word	0x08016eed
 8016ecc:	08016eff 	.word	0x08016eff
 8016ed0:	08016f15 	.word	0x08016f15
 8016ed4:	08016f1d 	.word	0x08016f1d
 8016ed8:	08016f25 	.word	0x08016f25
 8016edc:	08016f2d 	.word	0x08016f2d
 8016ee0:	08016f35 	.word	0x08016f35
 8016ee4:	08016f3d 	.word	0x08016f3d
 8016ee8:	08016f45 	.word	0x08016f45
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8016eec:	88fa      	ldrh	r2, [r7, #6]
 8016eee:	8a7b      	ldrh	r3, [r7, #18]
 8016ef0:	1ad3      	subs	r3, r2, r3
 8016ef2:	005b      	lsls	r3, r3, #1
 8016ef4:	697a      	ldr	r2, [r7, #20]
 8016ef6:	4413      	add	r3, r2
 8016ef8:	881b      	ldrh	r3, [r3, #0]
 8016efa:	80fb      	strh	r3, [r7, #6]
 8016efc:	e027      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8016efe:	88fa      	ldrh	r2, [r7, #6]
 8016f00:	8a7b      	ldrh	r3, [r7, #18]
 8016f02:	1ad3      	subs	r3, r2, r3
 8016f04:	b29b      	uxth	r3, r3
 8016f06:	f003 0301 	and.w	r3, r3, #1
 8016f0a:	b29b      	uxth	r3, r3
 8016f0c:	88fa      	ldrh	r2, [r7, #6]
 8016f0e:	1ad3      	subs	r3, r2, r3
 8016f10:	80fb      	strh	r3, [r7, #6]
 8016f12:	e01c      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8016f14:	88fb      	ldrh	r3, [r7, #6]
 8016f16:	3b10      	subs	r3, #16
 8016f18:	80fb      	strh	r3, [r7, #6]
 8016f1a:	e018      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8016f1c:	88fb      	ldrh	r3, [r7, #6]
 8016f1e:	3b20      	subs	r3, #32
 8016f20:	80fb      	strh	r3, [r7, #6]
 8016f22:	e014      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8016f24:	88fb      	ldrh	r3, [r7, #6]
 8016f26:	3b30      	subs	r3, #48	@ 0x30
 8016f28:	80fb      	strh	r3, [r7, #6]
 8016f2a:	e010      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8016f2c:	88fb      	ldrh	r3, [r7, #6]
 8016f2e:	3b1a      	subs	r3, #26
 8016f30:	80fb      	strh	r3, [r7, #6]
 8016f32:	e00c      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8016f34:	88fb      	ldrh	r3, [r7, #6]
 8016f36:	3308      	adds	r3, #8
 8016f38:	80fb      	strh	r3, [r7, #6]
 8016f3a:	e008      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8016f3c:	88fb      	ldrh	r3, [r7, #6]
 8016f3e:	3b50      	subs	r3, #80	@ 0x50
 8016f40:	80fb      	strh	r3, [r7, #6]
 8016f42:	e004      	b.n	8016f4e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8016f44:	88fb      	ldrh	r3, [r7, #6]
 8016f46:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8016f4a:	80fb      	strh	r3, [r7, #6]
 8016f4c:	bf00      	nop
			}
			break;
 8016f4e:	e008      	b.n	8016f62 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8016f50:	89fb      	ldrh	r3, [r7, #14]
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	d195      	bne.n	8016e82 <ff_wtoupper+0x1a>
 8016f56:	8a3b      	ldrh	r3, [r7, #16]
 8016f58:	005b      	lsls	r3, r3, #1
 8016f5a:	697a      	ldr	r2, [r7, #20]
 8016f5c:	4413      	add	r3, r2
 8016f5e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8016f60:	e78f      	b.n	8016e82 <ff_wtoupper+0x1a>
			break;
 8016f62:	bf00      	nop
	}

	return chr;
 8016f64:	88fb      	ldrh	r3, [r7, #6]
}
 8016f66:	4618      	mov	r0, r3
 8016f68:	371c      	adds	r7, #28
 8016f6a:	46bd      	mov	sp, r7
 8016f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f70:	4770      	bx	lr
 8016f72:	bf00      	nop
 8016f74:	0801c780 	.word	0x0801c780
 8016f78:	0801c974 	.word	0x0801c974

08016f7c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8016f7c:	b580      	push	{r7, lr}
 8016f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8016f80:	2200      	movs	r2, #0
 8016f82:	4912      	ldr	r1, [pc, #72]	@ (8016fcc <MX_USB_Device_Init+0x50>)
 8016f84:	4812      	ldr	r0, [pc, #72]	@ (8016fd0 <MX_USB_Device_Init+0x54>)
 8016f86:	f7fb fe71 	bl	8012c6c <USBD_Init>
 8016f8a:	4603      	mov	r3, r0
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d001      	beq.n	8016f94 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8016f90:	f7ed fb50 	bl	8004634 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8016f94:	490f      	ldr	r1, [pc, #60]	@ (8016fd4 <MX_USB_Device_Init+0x58>)
 8016f96:	480e      	ldr	r0, [pc, #56]	@ (8016fd0 <MX_USB_Device_Init+0x54>)
 8016f98:	f7fb fe98 	bl	8012ccc <USBD_RegisterClass>
 8016f9c:	4603      	mov	r3, r0
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d001      	beq.n	8016fa6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8016fa2:	f7ed fb47 	bl	8004634 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8016fa6:	490c      	ldr	r1, [pc, #48]	@ (8016fd8 <MX_USB_Device_Init+0x5c>)
 8016fa8:	4809      	ldr	r0, [pc, #36]	@ (8016fd0 <MX_USB_Device_Init+0x54>)
 8016faa:	f7fb fdb9 	bl	8012b20 <USBD_CDC_RegisterInterface>
 8016fae:	4603      	mov	r3, r0
 8016fb0:	2b00      	cmp	r3, #0
 8016fb2:	d001      	beq.n	8016fb8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8016fb4:	f7ed fb3e 	bl	8004634 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8016fb8:	4805      	ldr	r0, [pc, #20]	@ (8016fd0 <MX_USB_Device_Init+0x54>)
 8016fba:	f7fb feae 	bl	8012d1a <USBD_Start>
 8016fbe:	4603      	mov	r3, r0
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	d001      	beq.n	8016fc8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8016fc4:	f7ed fb36 	bl	8004634 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8016fc8:	bf00      	nop
 8016fca:	bd80      	pop	{r7, pc}
 8016fcc:	2000014c 	.word	0x2000014c
 8016fd0:	20002bc0 	.word	0x20002bc0
 8016fd4:	20000034 	.word	0x20000034
 8016fd8:	20000138 	.word	0x20000138

08016fdc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016fe0:	2200      	movs	r2, #0
 8016fe2:	4905      	ldr	r1, [pc, #20]	@ (8016ff8 <CDC_Init_FS+0x1c>)
 8016fe4:	4805      	ldr	r0, [pc, #20]	@ (8016ffc <CDC_Init_FS+0x20>)
 8016fe6:	f7fb fdb0 	bl	8012b4a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016fea:	4905      	ldr	r1, [pc, #20]	@ (8017000 <CDC_Init_FS+0x24>)
 8016fec:	4803      	ldr	r0, [pc, #12]	@ (8016ffc <CDC_Init_FS+0x20>)
 8016fee:	f7fb fdca 	bl	8012b86 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016ff2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016ff4:	4618      	mov	r0, r3
 8016ff6:	bd80      	pop	{r7, pc}
 8016ff8:	20003290 	.word	0x20003290
 8016ffc:	20002bc0 	.word	0x20002bc0
 8017000:	20002e90 	.word	0x20002e90

08017004 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017004:	b480      	push	{r7}
 8017006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017008:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801700a:	4618      	mov	r0, r3
 801700c:	46bd      	mov	sp, r7
 801700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017012:	4770      	bx	lr

08017014 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017014:	b480      	push	{r7}
 8017016:	b083      	sub	sp, #12
 8017018:	af00      	add	r7, sp, #0
 801701a:	4603      	mov	r3, r0
 801701c:	6039      	str	r1, [r7, #0]
 801701e:	71fb      	strb	r3, [r7, #7]
 8017020:	4613      	mov	r3, r2
 8017022:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017024:	79fb      	ldrb	r3, [r7, #7]
 8017026:	2b23      	cmp	r3, #35	@ 0x23
 8017028:	d84a      	bhi.n	80170c0 <CDC_Control_FS+0xac>
 801702a:	a201      	add	r2, pc, #4	@ (adr r2, 8017030 <CDC_Control_FS+0x1c>)
 801702c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017030:	080170c1 	.word	0x080170c1
 8017034:	080170c1 	.word	0x080170c1
 8017038:	080170c1 	.word	0x080170c1
 801703c:	080170c1 	.word	0x080170c1
 8017040:	080170c1 	.word	0x080170c1
 8017044:	080170c1 	.word	0x080170c1
 8017048:	080170c1 	.word	0x080170c1
 801704c:	080170c1 	.word	0x080170c1
 8017050:	080170c1 	.word	0x080170c1
 8017054:	080170c1 	.word	0x080170c1
 8017058:	080170c1 	.word	0x080170c1
 801705c:	080170c1 	.word	0x080170c1
 8017060:	080170c1 	.word	0x080170c1
 8017064:	080170c1 	.word	0x080170c1
 8017068:	080170c1 	.word	0x080170c1
 801706c:	080170c1 	.word	0x080170c1
 8017070:	080170c1 	.word	0x080170c1
 8017074:	080170c1 	.word	0x080170c1
 8017078:	080170c1 	.word	0x080170c1
 801707c:	080170c1 	.word	0x080170c1
 8017080:	080170c1 	.word	0x080170c1
 8017084:	080170c1 	.word	0x080170c1
 8017088:	080170c1 	.word	0x080170c1
 801708c:	080170c1 	.word	0x080170c1
 8017090:	080170c1 	.word	0x080170c1
 8017094:	080170c1 	.word	0x080170c1
 8017098:	080170c1 	.word	0x080170c1
 801709c:	080170c1 	.word	0x080170c1
 80170a0:	080170c1 	.word	0x080170c1
 80170a4:	080170c1 	.word	0x080170c1
 80170a8:	080170c1 	.word	0x080170c1
 80170ac:	080170c1 	.word	0x080170c1
 80170b0:	080170c1 	.word	0x080170c1
 80170b4:	080170c1 	.word	0x080170c1
 80170b8:	080170c1 	.word	0x080170c1
 80170bc:	080170c1 	.word	0x080170c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80170c0:	bf00      	nop
  }

  return (USBD_OK);
 80170c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80170c4:	4618      	mov	r0, r3
 80170c6:	370c      	adds	r7, #12
 80170c8:	46bd      	mov	sp, r7
 80170ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ce:	4770      	bx	lr

080170d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80170d0:	b580      	push	{r7, lr}
 80170d2:	b082      	sub	sp, #8
 80170d4:	af00      	add	r7, sp, #0
 80170d6:	6078      	str	r0, [r7, #4]
 80170d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80170da:	6879      	ldr	r1, [r7, #4]
 80170dc:	4805      	ldr	r0, [pc, #20]	@ (80170f4 <CDC_Receive_FS+0x24>)
 80170de:	f7fb fd52 	bl	8012b86 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80170e2:	4804      	ldr	r0, [pc, #16]	@ (80170f4 <CDC_Receive_FS+0x24>)
 80170e4:	f7fb fd98 	bl	8012c18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80170e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80170ea:	4618      	mov	r0, r3
 80170ec:	3708      	adds	r7, #8
 80170ee:	46bd      	mov	sp, r7
 80170f0:	bd80      	pop	{r7, pc}
 80170f2:	bf00      	nop
 80170f4:	20002bc0 	.word	0x20002bc0

080170f8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80170f8:	b580      	push	{r7, lr}
 80170fa:	b084      	sub	sp, #16
 80170fc:	af00      	add	r7, sp, #0
 80170fe:	6078      	str	r0, [r7, #4]
 8017100:	460b      	mov	r3, r1
 8017102:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017104:	2300      	movs	r3, #0
 8017106:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017108:	4b0d      	ldr	r3, [pc, #52]	@ (8017140 <CDC_Transmit_FS+0x48>)
 801710a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801710e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017110:	68bb      	ldr	r3, [r7, #8]
 8017112:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017116:	2b00      	cmp	r3, #0
 8017118:	d001      	beq.n	801711e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801711a:	2301      	movs	r3, #1
 801711c:	e00b      	b.n	8017136 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801711e:	887b      	ldrh	r3, [r7, #2]
 8017120:	461a      	mov	r2, r3
 8017122:	6879      	ldr	r1, [r7, #4]
 8017124:	4806      	ldr	r0, [pc, #24]	@ (8017140 <CDC_Transmit_FS+0x48>)
 8017126:	f7fb fd10 	bl	8012b4a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801712a:	4805      	ldr	r0, [pc, #20]	@ (8017140 <CDC_Transmit_FS+0x48>)
 801712c:	f7fb fd44 	bl	8012bb8 <USBD_CDC_TransmitPacket>
 8017130:	4603      	mov	r3, r0
 8017132:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017134:	7bfb      	ldrb	r3, [r7, #15]
}
 8017136:	4618      	mov	r0, r3
 8017138:	3710      	adds	r7, #16
 801713a:	46bd      	mov	sp, r7
 801713c:	bd80      	pop	{r7, pc}
 801713e:	bf00      	nop
 8017140:	20002bc0 	.word	0x20002bc0

08017144 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017144:	b480      	push	{r7}
 8017146:	b087      	sub	sp, #28
 8017148:	af00      	add	r7, sp, #0
 801714a:	60f8      	str	r0, [r7, #12]
 801714c:	60b9      	str	r1, [r7, #8]
 801714e:	4613      	mov	r3, r2
 8017150:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017152:	2300      	movs	r3, #0
 8017154:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8017156:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801715a:	4618      	mov	r0, r3
 801715c:	371c      	adds	r7, #28
 801715e:	46bd      	mov	sp, r7
 8017160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017164:	4770      	bx	lr
	...

08017168 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017168:	b480      	push	{r7}
 801716a:	b083      	sub	sp, #12
 801716c:	af00      	add	r7, sp, #0
 801716e:	4603      	mov	r3, r0
 8017170:	6039      	str	r1, [r7, #0]
 8017172:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017174:	683b      	ldr	r3, [r7, #0]
 8017176:	2212      	movs	r2, #18
 8017178:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801717a:	4b03      	ldr	r3, [pc, #12]	@ (8017188 <USBD_CDC_DeviceDescriptor+0x20>)
}
 801717c:	4618      	mov	r0, r3
 801717e:	370c      	adds	r7, #12
 8017180:	46bd      	mov	sp, r7
 8017182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017186:	4770      	bx	lr
 8017188:	2000016c 	.word	0x2000016c

0801718c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801718c:	b480      	push	{r7}
 801718e:	b083      	sub	sp, #12
 8017190:	af00      	add	r7, sp, #0
 8017192:	4603      	mov	r3, r0
 8017194:	6039      	str	r1, [r7, #0]
 8017196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017198:	683b      	ldr	r3, [r7, #0]
 801719a:	2204      	movs	r2, #4
 801719c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801719e:	4b03      	ldr	r3, [pc, #12]	@ (80171ac <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80171a0:	4618      	mov	r0, r3
 80171a2:	370c      	adds	r7, #12
 80171a4:	46bd      	mov	sp, r7
 80171a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171aa:	4770      	bx	lr
 80171ac:	20000180 	.word	0x20000180

080171b0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171b0:	b580      	push	{r7, lr}
 80171b2:	b082      	sub	sp, #8
 80171b4:	af00      	add	r7, sp, #0
 80171b6:	4603      	mov	r3, r0
 80171b8:	6039      	str	r1, [r7, #0]
 80171ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80171bc:	79fb      	ldrb	r3, [r7, #7]
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d105      	bne.n	80171ce <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80171c2:	683a      	ldr	r2, [r7, #0]
 80171c4:	4907      	ldr	r1, [pc, #28]	@ (80171e4 <USBD_CDC_ProductStrDescriptor+0x34>)
 80171c6:	4808      	ldr	r0, [pc, #32]	@ (80171e8 <USBD_CDC_ProductStrDescriptor+0x38>)
 80171c8:	f7fc fd91 	bl	8013cee <USBD_GetString>
 80171cc:	e004      	b.n	80171d8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80171ce:	683a      	ldr	r2, [r7, #0]
 80171d0:	4904      	ldr	r1, [pc, #16]	@ (80171e4 <USBD_CDC_ProductStrDescriptor+0x34>)
 80171d2:	4805      	ldr	r0, [pc, #20]	@ (80171e8 <USBD_CDC_ProductStrDescriptor+0x38>)
 80171d4:	f7fc fd8b 	bl	8013cee <USBD_GetString>
  }
  return USBD_StrDesc;
 80171d8:	4b02      	ldr	r3, [pc, #8]	@ (80171e4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80171da:	4618      	mov	r0, r3
 80171dc:	3708      	adds	r7, #8
 80171de:	46bd      	mov	sp, r7
 80171e0:	bd80      	pop	{r7, pc}
 80171e2:	bf00      	nop
 80171e4:	20003690 	.word	0x20003690
 80171e8:	0801aa8c 	.word	0x0801aa8c

080171ec <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171ec:	b580      	push	{r7, lr}
 80171ee:	b082      	sub	sp, #8
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	4603      	mov	r3, r0
 80171f4:	6039      	str	r1, [r7, #0]
 80171f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80171f8:	683a      	ldr	r2, [r7, #0]
 80171fa:	4904      	ldr	r1, [pc, #16]	@ (801720c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80171fc:	4804      	ldr	r0, [pc, #16]	@ (8017210 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80171fe:	f7fc fd76 	bl	8013cee <USBD_GetString>
  return USBD_StrDesc;
 8017202:	4b02      	ldr	r3, [pc, #8]	@ (801720c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017204:	4618      	mov	r0, r3
 8017206:	3708      	adds	r7, #8
 8017208:	46bd      	mov	sp, r7
 801720a:	bd80      	pop	{r7, pc}
 801720c:	20003690 	.word	0x20003690
 8017210:	0801aaa4 	.word	0x0801aaa4

08017214 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017214:	b580      	push	{r7, lr}
 8017216:	b082      	sub	sp, #8
 8017218:	af00      	add	r7, sp, #0
 801721a:	4603      	mov	r3, r0
 801721c:	6039      	str	r1, [r7, #0]
 801721e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017220:	683b      	ldr	r3, [r7, #0]
 8017222:	221a      	movs	r2, #26
 8017224:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017226:	f000 f843 	bl	80172b0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801722a:	4b02      	ldr	r3, [pc, #8]	@ (8017234 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 801722c:	4618      	mov	r0, r3
 801722e:	3708      	adds	r7, #8
 8017230:	46bd      	mov	sp, r7
 8017232:	bd80      	pop	{r7, pc}
 8017234:	20000184 	.word	0x20000184

08017238 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017238:	b580      	push	{r7, lr}
 801723a:	b082      	sub	sp, #8
 801723c:	af00      	add	r7, sp, #0
 801723e:	4603      	mov	r3, r0
 8017240:	6039      	str	r1, [r7, #0]
 8017242:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017244:	79fb      	ldrb	r3, [r7, #7]
 8017246:	2b00      	cmp	r3, #0
 8017248:	d105      	bne.n	8017256 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801724a:	683a      	ldr	r2, [r7, #0]
 801724c:	4907      	ldr	r1, [pc, #28]	@ (801726c <USBD_CDC_ConfigStrDescriptor+0x34>)
 801724e:	4808      	ldr	r0, [pc, #32]	@ (8017270 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017250:	f7fc fd4d 	bl	8013cee <USBD_GetString>
 8017254:	e004      	b.n	8017260 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017256:	683a      	ldr	r2, [r7, #0]
 8017258:	4904      	ldr	r1, [pc, #16]	@ (801726c <USBD_CDC_ConfigStrDescriptor+0x34>)
 801725a:	4805      	ldr	r0, [pc, #20]	@ (8017270 <USBD_CDC_ConfigStrDescriptor+0x38>)
 801725c:	f7fc fd47 	bl	8013cee <USBD_GetString>
  }
  return USBD_StrDesc;
 8017260:	4b02      	ldr	r3, [pc, #8]	@ (801726c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017262:	4618      	mov	r0, r3
 8017264:	3708      	adds	r7, #8
 8017266:	46bd      	mov	sp, r7
 8017268:	bd80      	pop	{r7, pc}
 801726a:	bf00      	nop
 801726c:	20003690 	.word	0x20003690
 8017270:	0801aab8 	.word	0x0801aab8

08017274 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017274:	b580      	push	{r7, lr}
 8017276:	b082      	sub	sp, #8
 8017278:	af00      	add	r7, sp, #0
 801727a:	4603      	mov	r3, r0
 801727c:	6039      	str	r1, [r7, #0]
 801727e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017280:	79fb      	ldrb	r3, [r7, #7]
 8017282:	2b00      	cmp	r3, #0
 8017284:	d105      	bne.n	8017292 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017286:	683a      	ldr	r2, [r7, #0]
 8017288:	4907      	ldr	r1, [pc, #28]	@ (80172a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801728a:	4808      	ldr	r0, [pc, #32]	@ (80172ac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801728c:	f7fc fd2f 	bl	8013cee <USBD_GetString>
 8017290:	e004      	b.n	801729c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017292:	683a      	ldr	r2, [r7, #0]
 8017294:	4904      	ldr	r1, [pc, #16]	@ (80172a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017296:	4805      	ldr	r0, [pc, #20]	@ (80172ac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017298:	f7fc fd29 	bl	8013cee <USBD_GetString>
  }
  return USBD_StrDesc;
 801729c:	4b02      	ldr	r3, [pc, #8]	@ (80172a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801729e:	4618      	mov	r0, r3
 80172a0:	3708      	adds	r7, #8
 80172a2:	46bd      	mov	sp, r7
 80172a4:	bd80      	pop	{r7, pc}
 80172a6:	bf00      	nop
 80172a8:	20003690 	.word	0x20003690
 80172ac:	0801aac4 	.word	0x0801aac4

080172b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b084      	sub	sp, #16
 80172b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80172b6:	4b0f      	ldr	r3, [pc, #60]	@ (80172f4 <Get_SerialNum+0x44>)
 80172b8:	681b      	ldr	r3, [r3, #0]
 80172ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80172bc:	4b0e      	ldr	r3, [pc, #56]	@ (80172f8 <Get_SerialNum+0x48>)
 80172be:	681b      	ldr	r3, [r3, #0]
 80172c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80172c2:	4b0e      	ldr	r3, [pc, #56]	@ (80172fc <Get_SerialNum+0x4c>)
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80172c8:	68fa      	ldr	r2, [r7, #12]
 80172ca:	687b      	ldr	r3, [r7, #4]
 80172cc:	4413      	add	r3, r2
 80172ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80172d0:	68fb      	ldr	r3, [r7, #12]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d009      	beq.n	80172ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80172d6:	2208      	movs	r2, #8
 80172d8:	4909      	ldr	r1, [pc, #36]	@ (8017300 <Get_SerialNum+0x50>)
 80172da:	68f8      	ldr	r0, [r7, #12]
 80172dc:	f000 f814 	bl	8017308 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80172e0:	2204      	movs	r2, #4
 80172e2:	4908      	ldr	r1, [pc, #32]	@ (8017304 <Get_SerialNum+0x54>)
 80172e4:	68b8      	ldr	r0, [r7, #8]
 80172e6:	f000 f80f 	bl	8017308 <IntToUnicode>
  }
}
 80172ea:	bf00      	nop
 80172ec:	3710      	adds	r7, #16
 80172ee:	46bd      	mov	sp, r7
 80172f0:	bd80      	pop	{r7, pc}
 80172f2:	bf00      	nop
 80172f4:	1fff7590 	.word	0x1fff7590
 80172f8:	1fff7594 	.word	0x1fff7594
 80172fc:	1fff7598 	.word	0x1fff7598
 8017300:	20000186 	.word	0x20000186
 8017304:	20000196 	.word	0x20000196

08017308 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017308:	b480      	push	{r7}
 801730a:	b087      	sub	sp, #28
 801730c:	af00      	add	r7, sp, #0
 801730e:	60f8      	str	r0, [r7, #12]
 8017310:	60b9      	str	r1, [r7, #8]
 8017312:	4613      	mov	r3, r2
 8017314:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017316:	2300      	movs	r3, #0
 8017318:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801731a:	2300      	movs	r3, #0
 801731c:	75fb      	strb	r3, [r7, #23]
 801731e:	e027      	b.n	8017370 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017320:	68fb      	ldr	r3, [r7, #12]
 8017322:	0f1b      	lsrs	r3, r3, #28
 8017324:	2b09      	cmp	r3, #9
 8017326:	d80b      	bhi.n	8017340 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017328:	68fb      	ldr	r3, [r7, #12]
 801732a:	0f1b      	lsrs	r3, r3, #28
 801732c:	b2da      	uxtb	r2, r3
 801732e:	7dfb      	ldrb	r3, [r7, #23]
 8017330:	005b      	lsls	r3, r3, #1
 8017332:	4619      	mov	r1, r3
 8017334:	68bb      	ldr	r3, [r7, #8]
 8017336:	440b      	add	r3, r1
 8017338:	3230      	adds	r2, #48	@ 0x30
 801733a:	b2d2      	uxtb	r2, r2
 801733c:	701a      	strb	r2, [r3, #0]
 801733e:	e00a      	b.n	8017356 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017340:	68fb      	ldr	r3, [r7, #12]
 8017342:	0f1b      	lsrs	r3, r3, #28
 8017344:	b2da      	uxtb	r2, r3
 8017346:	7dfb      	ldrb	r3, [r7, #23]
 8017348:	005b      	lsls	r3, r3, #1
 801734a:	4619      	mov	r1, r3
 801734c:	68bb      	ldr	r3, [r7, #8]
 801734e:	440b      	add	r3, r1
 8017350:	3237      	adds	r2, #55	@ 0x37
 8017352:	b2d2      	uxtb	r2, r2
 8017354:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017356:	68fb      	ldr	r3, [r7, #12]
 8017358:	011b      	lsls	r3, r3, #4
 801735a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801735c:	7dfb      	ldrb	r3, [r7, #23]
 801735e:	005b      	lsls	r3, r3, #1
 8017360:	3301      	adds	r3, #1
 8017362:	68ba      	ldr	r2, [r7, #8]
 8017364:	4413      	add	r3, r2
 8017366:	2200      	movs	r2, #0
 8017368:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801736a:	7dfb      	ldrb	r3, [r7, #23]
 801736c:	3301      	adds	r3, #1
 801736e:	75fb      	strb	r3, [r7, #23]
 8017370:	7dfa      	ldrb	r2, [r7, #23]
 8017372:	79fb      	ldrb	r3, [r7, #7]
 8017374:	429a      	cmp	r2, r3
 8017376:	d3d3      	bcc.n	8017320 <IntToUnicode+0x18>
  }
}
 8017378:	bf00      	nop
 801737a:	bf00      	nop
 801737c:	371c      	adds	r7, #28
 801737e:	46bd      	mov	sp, r7
 8017380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017384:	4770      	bx	lr
	...

08017388 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017388:	b580      	push	{r7, lr}
 801738a:	b094      	sub	sp, #80	@ 0x50
 801738c:	af00      	add	r7, sp, #0
 801738e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8017390:	f107 030c 	add.w	r3, r7, #12
 8017394:	2244      	movs	r2, #68	@ 0x44
 8017396:	2100      	movs	r1, #0
 8017398:	4618      	mov	r0, r3
 801739a:	f001 f8c6 	bl	801852a <memset>
  if(pcdHandle->Instance==USB)
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	681b      	ldr	r3, [r3, #0]
 80173a2:	4a15      	ldr	r2, [pc, #84]	@ (80173f8 <HAL_PCD_MspInit+0x70>)
 80173a4:	4293      	cmp	r3, r2
 80173a6:	d123      	bne.n	80173f0 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80173a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80173ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80173ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80173b2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80173b4:	f107 030c 	add.w	r3, r7, #12
 80173b8:	4618      	mov	r0, r3
 80173ba:	f7f6 fd83 	bl	800dec4 <HAL_RCCEx_PeriphCLKConfig>
 80173be:	4603      	mov	r3, r0
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d001      	beq.n	80173c8 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80173c4:	f7ed f936 	bl	8004634 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80173c8:	4b0c      	ldr	r3, [pc, #48]	@ (80173fc <HAL_PCD_MspInit+0x74>)
 80173ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173cc:	4a0b      	ldr	r2, [pc, #44]	@ (80173fc <HAL_PCD_MspInit+0x74>)
 80173ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80173d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80173d4:	4b09      	ldr	r3, [pc, #36]	@ (80173fc <HAL_PCD_MspInit+0x74>)
 80173d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80173dc:	60bb      	str	r3, [r7, #8]
 80173de:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80173e0:	2200      	movs	r2, #0
 80173e2:	2100      	movs	r1, #0
 80173e4:	2014      	movs	r0, #20
 80173e6:	f7f2 fbac 	bl	8009b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80173ea:	2014      	movs	r0, #20
 80173ec:	f7f2 fbc3 	bl	8009b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80173f0:	bf00      	nop
 80173f2:	3750      	adds	r7, #80	@ 0x50
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}
 80173f8:	40005c00 	.word	0x40005c00
 80173fc:	40021000 	.word	0x40021000

08017400 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017400:	b580      	push	{r7, lr}
 8017402:	b082      	sub	sp, #8
 8017404:	af00      	add	r7, sp, #0
 8017406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801740e:	687b      	ldr	r3, [r7, #4]
 8017410:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8017414:	4619      	mov	r1, r3
 8017416:	4610      	mov	r0, r2
 8017418:	f7fb fcca 	bl	8012db0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 801741c:	bf00      	nop
 801741e:	3708      	adds	r7, #8
 8017420:	46bd      	mov	sp, r7
 8017422:	bd80      	pop	{r7, pc}

08017424 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017424:	b580      	push	{r7, lr}
 8017426:	b082      	sub	sp, #8
 8017428:	af00      	add	r7, sp, #0
 801742a:	6078      	str	r0, [r7, #4]
 801742c:	460b      	mov	r3, r1
 801742e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017436:	78fa      	ldrb	r2, [r7, #3]
 8017438:	6879      	ldr	r1, [r7, #4]
 801743a:	4613      	mov	r3, r2
 801743c:	009b      	lsls	r3, r3, #2
 801743e:	4413      	add	r3, r2
 8017440:	00db      	lsls	r3, r3, #3
 8017442:	440b      	add	r3, r1
 8017444:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017448:	681a      	ldr	r2, [r3, #0]
 801744a:	78fb      	ldrb	r3, [r7, #3]
 801744c:	4619      	mov	r1, r3
 801744e:	f7fb fd04 	bl	8012e5a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8017452:	bf00      	nop
 8017454:	3708      	adds	r7, #8
 8017456:	46bd      	mov	sp, r7
 8017458:	bd80      	pop	{r7, pc}

0801745a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801745a:	b580      	push	{r7, lr}
 801745c:	b082      	sub	sp, #8
 801745e:	af00      	add	r7, sp, #0
 8017460:	6078      	str	r0, [r7, #4]
 8017462:	460b      	mov	r3, r1
 8017464:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801746c:	78fa      	ldrb	r2, [r7, #3]
 801746e:	6879      	ldr	r1, [r7, #4]
 8017470:	4613      	mov	r3, r2
 8017472:	009b      	lsls	r3, r3, #2
 8017474:	4413      	add	r3, r2
 8017476:	00db      	lsls	r3, r3, #3
 8017478:	440b      	add	r3, r1
 801747a:	3324      	adds	r3, #36	@ 0x24
 801747c:	681a      	ldr	r2, [r3, #0]
 801747e:	78fb      	ldrb	r3, [r7, #3]
 8017480:	4619      	mov	r1, r3
 8017482:	f7fb fd4d 	bl	8012f20 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8017486:	bf00      	nop
 8017488:	3708      	adds	r7, #8
 801748a:	46bd      	mov	sp, r7
 801748c:	bd80      	pop	{r7, pc}

0801748e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801748e:	b580      	push	{r7, lr}
 8017490:	b082      	sub	sp, #8
 8017492:	af00      	add	r7, sp, #0
 8017494:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801749c:	4618      	mov	r0, r3
 801749e:	f7fb fe61 	bl	8013164 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80174a2:	bf00      	nop
 80174a4:	3708      	adds	r7, #8
 80174a6:	46bd      	mov	sp, r7
 80174a8:	bd80      	pop	{r7, pc}

080174aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174aa:	b580      	push	{r7, lr}
 80174ac:	b084      	sub	sp, #16
 80174ae:	af00      	add	r7, sp, #0
 80174b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80174b2:	2301      	movs	r3, #1
 80174b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	795b      	ldrb	r3, [r3, #5]
 80174ba:	2b02      	cmp	r3, #2
 80174bc:	d001      	beq.n	80174c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80174be:	f7ed f8b9 	bl	8004634 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80174c2:	687b      	ldr	r3, [r7, #4]
 80174c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80174c8:	7bfa      	ldrb	r2, [r7, #15]
 80174ca:	4611      	mov	r1, r2
 80174cc:	4618      	mov	r0, r3
 80174ce:	f7fb fe0b 	bl	80130e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80174d8:	4618      	mov	r0, r3
 80174da:	f7fb fdb7 	bl	801304c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80174de:	bf00      	nop
 80174e0:	3710      	adds	r7, #16
 80174e2:	46bd      	mov	sp, r7
 80174e4:	bd80      	pop	{r7, pc}
	...

080174e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174e8:	b580      	push	{r7, lr}
 80174ea:	b082      	sub	sp, #8
 80174ec:	af00      	add	r7, sp, #0
 80174ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80174f6:	4618      	mov	r0, r3
 80174f8:	f7fb fe06 	bl	8013108 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	7a5b      	ldrb	r3, [r3, #9]
 8017500:	2b00      	cmp	r3, #0
 8017502:	d005      	beq.n	8017510 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017504:	4b04      	ldr	r3, [pc, #16]	@ (8017518 <HAL_PCD_SuspendCallback+0x30>)
 8017506:	691b      	ldr	r3, [r3, #16]
 8017508:	4a03      	ldr	r2, [pc, #12]	@ (8017518 <HAL_PCD_SuspendCallback+0x30>)
 801750a:	f043 0306 	orr.w	r3, r3, #6
 801750e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017510:	bf00      	nop
 8017512:	3708      	adds	r7, #8
 8017514:	46bd      	mov	sp, r7
 8017516:	bd80      	pop	{r7, pc}
 8017518:	e000ed00 	.word	0xe000ed00

0801751c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801751c:	b580      	push	{r7, lr}
 801751e:	b082      	sub	sp, #8
 8017520:	af00      	add	r7, sp, #0
 8017522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	7a5b      	ldrb	r3, [r3, #9]
 8017528:	2b00      	cmp	r3, #0
 801752a:	d007      	beq.n	801753c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801752c:	4b08      	ldr	r3, [pc, #32]	@ (8017550 <HAL_PCD_ResumeCallback+0x34>)
 801752e:	691b      	ldr	r3, [r3, #16]
 8017530:	4a07      	ldr	r2, [pc, #28]	@ (8017550 <HAL_PCD_ResumeCallback+0x34>)
 8017532:	f023 0306 	bic.w	r3, r3, #6
 8017536:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017538:	f000 f9f8 	bl	801792c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017542:	4618      	mov	r0, r3
 8017544:	f7fb fdf6 	bl	8013134 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017548:	bf00      	nop
 801754a:	3708      	adds	r7, #8
 801754c:	46bd      	mov	sp, r7
 801754e:	bd80      	pop	{r7, pc}
 8017550:	e000ed00 	.word	0xe000ed00

08017554 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017554:	b580      	push	{r7, lr}
 8017556:	b082      	sub	sp, #8
 8017558:	af00      	add	r7, sp, #0
 801755a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 801755c:	4a2b      	ldr	r2, [pc, #172]	@ (801760c <USBD_LL_Init+0xb8>)
 801755e:	687b      	ldr	r3, [r7, #4]
 8017560:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	4a29      	ldr	r2, [pc, #164]	@ (801760c <USBD_LL_Init+0xb8>)
 8017568:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 801756c:	4b27      	ldr	r3, [pc, #156]	@ (801760c <USBD_LL_Init+0xb8>)
 801756e:	4a28      	ldr	r2, [pc, #160]	@ (8017610 <USBD_LL_Init+0xbc>)
 8017570:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017572:	4b26      	ldr	r3, [pc, #152]	@ (801760c <USBD_LL_Init+0xb8>)
 8017574:	2208      	movs	r2, #8
 8017576:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017578:	4b24      	ldr	r3, [pc, #144]	@ (801760c <USBD_LL_Init+0xb8>)
 801757a:	2202      	movs	r2, #2
 801757c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801757e:	4b23      	ldr	r3, [pc, #140]	@ (801760c <USBD_LL_Init+0xb8>)
 8017580:	2202      	movs	r2, #2
 8017582:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017584:	4b21      	ldr	r3, [pc, #132]	@ (801760c <USBD_LL_Init+0xb8>)
 8017586:	2200      	movs	r2, #0
 8017588:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801758a:	4b20      	ldr	r3, [pc, #128]	@ (801760c <USBD_LL_Init+0xb8>)
 801758c:	2200      	movs	r2, #0
 801758e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017590:	4b1e      	ldr	r3, [pc, #120]	@ (801760c <USBD_LL_Init+0xb8>)
 8017592:	2200      	movs	r2, #0
 8017594:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017596:	4b1d      	ldr	r3, [pc, #116]	@ (801760c <USBD_LL_Init+0xb8>)
 8017598:	2200      	movs	r2, #0
 801759a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801759c:	481b      	ldr	r0, [pc, #108]	@ (801760c <USBD_LL_Init+0xb8>)
 801759e:	f7f4 f9ae 	bl	800b8fe <HAL_PCD_Init>
 80175a2:	4603      	mov	r3, r0
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d001      	beq.n	80175ac <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80175a8:	f7ed f844 	bl	8004634 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80175b2:	2318      	movs	r3, #24
 80175b4:	2200      	movs	r2, #0
 80175b6:	2100      	movs	r1, #0
 80175b8:	f7f5 fe35 	bl	800d226 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80175c2:	2358      	movs	r3, #88	@ 0x58
 80175c4:	2200      	movs	r2, #0
 80175c6:	2180      	movs	r1, #128	@ 0x80
 80175c8:	f7f5 fe2d 	bl	800d226 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80175d2:	23c0      	movs	r3, #192	@ 0xc0
 80175d4:	2200      	movs	r2, #0
 80175d6:	2181      	movs	r1, #129	@ 0x81
 80175d8:	f7f5 fe25 	bl	800d226 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80175e2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80175e6:	2200      	movs	r2, #0
 80175e8:	2101      	movs	r1, #1
 80175ea:	f7f5 fe1c 	bl	800d226 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80175f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80175f8:	2200      	movs	r2, #0
 80175fa:	2182      	movs	r1, #130	@ 0x82
 80175fc:	f7f5 fe13 	bl	800d226 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017600:	2300      	movs	r3, #0
}
 8017602:	4618      	mov	r0, r3
 8017604:	3708      	adds	r7, #8
 8017606:	46bd      	mov	sp, r7
 8017608:	bd80      	pop	{r7, pc}
 801760a:	bf00      	nop
 801760c:	20003890 	.word	0x20003890
 8017610:	40005c00 	.word	0x40005c00

08017614 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017614:	b580      	push	{r7, lr}
 8017616:	b084      	sub	sp, #16
 8017618:	af00      	add	r7, sp, #0
 801761a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801761c:	2300      	movs	r3, #0
 801761e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017620:	2300      	movs	r3, #0
 8017622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801762a:	4618      	mov	r0, r3
 801762c:	f7f4 fa35 	bl	800ba9a <HAL_PCD_Start>
 8017630:	4603      	mov	r3, r0
 8017632:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017634:	7bfb      	ldrb	r3, [r7, #15]
 8017636:	4618      	mov	r0, r3
 8017638:	f000 f97e 	bl	8017938 <USBD_Get_USB_Status>
 801763c:	4603      	mov	r3, r0
 801763e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017640:	7bbb      	ldrb	r3, [r7, #14]
}
 8017642:	4618      	mov	r0, r3
 8017644:	3710      	adds	r7, #16
 8017646:	46bd      	mov	sp, r7
 8017648:	bd80      	pop	{r7, pc}

0801764a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801764a:	b580      	push	{r7, lr}
 801764c:	b084      	sub	sp, #16
 801764e:	af00      	add	r7, sp, #0
 8017650:	6078      	str	r0, [r7, #4]
 8017652:	4608      	mov	r0, r1
 8017654:	4611      	mov	r1, r2
 8017656:	461a      	mov	r2, r3
 8017658:	4603      	mov	r3, r0
 801765a:	70fb      	strb	r3, [r7, #3]
 801765c:	460b      	mov	r3, r1
 801765e:	70bb      	strb	r3, [r7, #2]
 8017660:	4613      	mov	r3, r2
 8017662:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017664:	2300      	movs	r3, #0
 8017666:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017668:	2300      	movs	r3, #0
 801766a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017672:	78bb      	ldrb	r3, [r7, #2]
 8017674:	883a      	ldrh	r2, [r7, #0]
 8017676:	78f9      	ldrb	r1, [r7, #3]
 8017678:	f7f4 fb7c 	bl	800bd74 <HAL_PCD_EP_Open>
 801767c:	4603      	mov	r3, r0
 801767e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017680:	7bfb      	ldrb	r3, [r7, #15]
 8017682:	4618      	mov	r0, r3
 8017684:	f000 f958 	bl	8017938 <USBD_Get_USB_Status>
 8017688:	4603      	mov	r3, r0
 801768a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801768c:	7bbb      	ldrb	r3, [r7, #14]
}
 801768e:	4618      	mov	r0, r3
 8017690:	3710      	adds	r7, #16
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}

08017696 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017696:	b580      	push	{r7, lr}
 8017698:	b084      	sub	sp, #16
 801769a:	af00      	add	r7, sp, #0
 801769c:	6078      	str	r0, [r7, #4]
 801769e:	460b      	mov	r3, r1
 80176a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80176a2:	2300      	movs	r3, #0
 80176a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80176a6:	2300      	movs	r3, #0
 80176a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80176aa:	687b      	ldr	r3, [r7, #4]
 80176ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80176b0:	78fa      	ldrb	r2, [r7, #3]
 80176b2:	4611      	mov	r1, r2
 80176b4:	4618      	mov	r0, r3
 80176b6:	f7f4 fbbc 	bl	800be32 <HAL_PCD_EP_Close>
 80176ba:	4603      	mov	r3, r0
 80176bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80176be:	7bfb      	ldrb	r3, [r7, #15]
 80176c0:	4618      	mov	r0, r3
 80176c2:	f000 f939 	bl	8017938 <USBD_Get_USB_Status>
 80176c6:	4603      	mov	r3, r0
 80176c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80176ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80176cc:	4618      	mov	r0, r3
 80176ce:	3710      	adds	r7, #16
 80176d0:	46bd      	mov	sp, r7
 80176d2:	bd80      	pop	{r7, pc}

080176d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80176d4:	b580      	push	{r7, lr}
 80176d6:	b084      	sub	sp, #16
 80176d8:	af00      	add	r7, sp, #0
 80176da:	6078      	str	r0, [r7, #4]
 80176dc:	460b      	mov	r3, r1
 80176de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80176e0:	2300      	movs	r3, #0
 80176e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80176e4:	2300      	movs	r3, #0
 80176e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80176e8:	687b      	ldr	r3, [r7, #4]
 80176ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80176ee:	78fa      	ldrb	r2, [r7, #3]
 80176f0:	4611      	mov	r1, r2
 80176f2:	4618      	mov	r0, r3
 80176f4:	f7f4 fc65 	bl	800bfc2 <HAL_PCD_EP_SetStall>
 80176f8:	4603      	mov	r3, r0
 80176fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80176fc:	7bfb      	ldrb	r3, [r7, #15]
 80176fe:	4618      	mov	r0, r3
 8017700:	f000 f91a 	bl	8017938 <USBD_Get_USB_Status>
 8017704:	4603      	mov	r3, r0
 8017706:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017708:	7bbb      	ldrb	r3, [r7, #14]
}
 801770a:	4618      	mov	r0, r3
 801770c:	3710      	adds	r7, #16
 801770e:	46bd      	mov	sp, r7
 8017710:	bd80      	pop	{r7, pc}

08017712 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017712:	b580      	push	{r7, lr}
 8017714:	b084      	sub	sp, #16
 8017716:	af00      	add	r7, sp, #0
 8017718:	6078      	str	r0, [r7, #4]
 801771a:	460b      	mov	r3, r1
 801771c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801771e:	2300      	movs	r3, #0
 8017720:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017722:	2300      	movs	r3, #0
 8017724:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801772c:	78fa      	ldrb	r2, [r7, #3]
 801772e:	4611      	mov	r1, r2
 8017730:	4618      	mov	r0, r3
 8017732:	f7f4 fc98 	bl	800c066 <HAL_PCD_EP_ClrStall>
 8017736:	4603      	mov	r3, r0
 8017738:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801773a:	7bfb      	ldrb	r3, [r7, #15]
 801773c:	4618      	mov	r0, r3
 801773e:	f000 f8fb 	bl	8017938 <USBD_Get_USB_Status>
 8017742:	4603      	mov	r3, r0
 8017744:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017746:	7bbb      	ldrb	r3, [r7, #14]
}
 8017748:	4618      	mov	r0, r3
 801774a:	3710      	adds	r7, #16
 801774c:	46bd      	mov	sp, r7
 801774e:	bd80      	pop	{r7, pc}

08017750 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017750:	b480      	push	{r7}
 8017752:	b085      	sub	sp, #20
 8017754:	af00      	add	r7, sp, #0
 8017756:	6078      	str	r0, [r7, #4]
 8017758:	460b      	mov	r3, r1
 801775a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801775c:	687b      	ldr	r3, [r7, #4]
 801775e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017762:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017764:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017768:	2b00      	cmp	r3, #0
 801776a:	da0b      	bge.n	8017784 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801776c:	78fb      	ldrb	r3, [r7, #3]
 801776e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017772:	68f9      	ldr	r1, [r7, #12]
 8017774:	4613      	mov	r3, r2
 8017776:	009b      	lsls	r3, r3, #2
 8017778:	4413      	add	r3, r2
 801777a:	00db      	lsls	r3, r3, #3
 801777c:	440b      	add	r3, r1
 801777e:	3312      	adds	r3, #18
 8017780:	781b      	ldrb	r3, [r3, #0]
 8017782:	e00b      	b.n	801779c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017784:	78fb      	ldrb	r3, [r7, #3]
 8017786:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801778a:	68f9      	ldr	r1, [r7, #12]
 801778c:	4613      	mov	r3, r2
 801778e:	009b      	lsls	r3, r3, #2
 8017790:	4413      	add	r3, r2
 8017792:	00db      	lsls	r3, r3, #3
 8017794:	440b      	add	r3, r1
 8017796:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801779a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801779c:	4618      	mov	r0, r3
 801779e:	3714      	adds	r7, #20
 80177a0:	46bd      	mov	sp, r7
 80177a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177a6:	4770      	bx	lr

080177a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80177a8:	b580      	push	{r7, lr}
 80177aa:	b084      	sub	sp, #16
 80177ac:	af00      	add	r7, sp, #0
 80177ae:	6078      	str	r0, [r7, #4]
 80177b0:	460b      	mov	r3, r1
 80177b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177b4:	2300      	movs	r3, #0
 80177b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177b8:	2300      	movs	r3, #0
 80177ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80177c2:	78fa      	ldrb	r2, [r7, #3]
 80177c4:	4611      	mov	r1, r2
 80177c6:	4618      	mov	r0, r3
 80177c8:	f7f4 fab0 	bl	800bd2c <HAL_PCD_SetAddress>
 80177cc:	4603      	mov	r3, r0
 80177ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177d0:	7bfb      	ldrb	r3, [r7, #15]
 80177d2:	4618      	mov	r0, r3
 80177d4:	f000 f8b0 	bl	8017938 <USBD_Get_USB_Status>
 80177d8:	4603      	mov	r3, r0
 80177da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80177de:	4618      	mov	r0, r3
 80177e0:	3710      	adds	r7, #16
 80177e2:	46bd      	mov	sp, r7
 80177e4:	bd80      	pop	{r7, pc}

080177e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80177e6:	b580      	push	{r7, lr}
 80177e8:	b086      	sub	sp, #24
 80177ea:	af00      	add	r7, sp, #0
 80177ec:	60f8      	str	r0, [r7, #12]
 80177ee:	607a      	str	r2, [r7, #4]
 80177f0:	603b      	str	r3, [r7, #0]
 80177f2:	460b      	mov	r3, r1
 80177f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177f6:	2300      	movs	r3, #0
 80177f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177fa:	2300      	movs	r3, #0
 80177fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017804:	7af9      	ldrb	r1, [r7, #11]
 8017806:	683b      	ldr	r3, [r7, #0]
 8017808:	687a      	ldr	r2, [r7, #4]
 801780a:	f7f4 fba3 	bl	800bf54 <HAL_PCD_EP_Transmit>
 801780e:	4603      	mov	r3, r0
 8017810:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017812:	7dfb      	ldrb	r3, [r7, #23]
 8017814:	4618      	mov	r0, r3
 8017816:	f000 f88f 	bl	8017938 <USBD_Get_USB_Status>
 801781a:	4603      	mov	r3, r0
 801781c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801781e:	7dbb      	ldrb	r3, [r7, #22]
}
 8017820:	4618      	mov	r0, r3
 8017822:	3718      	adds	r7, #24
 8017824:	46bd      	mov	sp, r7
 8017826:	bd80      	pop	{r7, pc}

08017828 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017828:	b580      	push	{r7, lr}
 801782a:	b086      	sub	sp, #24
 801782c:	af00      	add	r7, sp, #0
 801782e:	60f8      	str	r0, [r7, #12]
 8017830:	607a      	str	r2, [r7, #4]
 8017832:	603b      	str	r3, [r7, #0]
 8017834:	460b      	mov	r3, r1
 8017836:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017838:	2300      	movs	r3, #0
 801783a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801783c:	2300      	movs	r3, #0
 801783e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017840:	68fb      	ldr	r3, [r7, #12]
 8017842:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017846:	7af9      	ldrb	r1, [r7, #11]
 8017848:	683b      	ldr	r3, [r7, #0]
 801784a:	687a      	ldr	r2, [r7, #4]
 801784c:	f7f4 fb39 	bl	800bec2 <HAL_PCD_EP_Receive>
 8017850:	4603      	mov	r3, r0
 8017852:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017854:	7dfb      	ldrb	r3, [r7, #23]
 8017856:	4618      	mov	r0, r3
 8017858:	f000 f86e 	bl	8017938 <USBD_Get_USB_Status>
 801785c:	4603      	mov	r3, r0
 801785e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017860:	7dbb      	ldrb	r3, [r7, #22]
}
 8017862:	4618      	mov	r0, r3
 8017864:	3718      	adds	r7, #24
 8017866:	46bd      	mov	sp, r7
 8017868:	bd80      	pop	{r7, pc}

0801786a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801786a:	b580      	push	{r7, lr}
 801786c:	b082      	sub	sp, #8
 801786e:	af00      	add	r7, sp, #0
 8017870:	6078      	str	r0, [r7, #4]
 8017872:	460b      	mov	r3, r1
 8017874:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017876:	687b      	ldr	r3, [r7, #4]
 8017878:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801787c:	78fa      	ldrb	r2, [r7, #3]
 801787e:	4611      	mov	r1, r2
 8017880:	4618      	mov	r0, r3
 8017882:	f7f4 fb4f 	bl	800bf24 <HAL_PCD_EP_GetRxCount>
 8017886:	4603      	mov	r3, r0
}
 8017888:	4618      	mov	r0, r3
 801788a:	3708      	adds	r7, #8
 801788c:	46bd      	mov	sp, r7
 801788e:	bd80      	pop	{r7, pc}

08017890 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017890:	b580      	push	{r7, lr}
 8017892:	b082      	sub	sp, #8
 8017894:	af00      	add	r7, sp, #0
 8017896:	6078      	str	r0, [r7, #4]
 8017898:	460b      	mov	r3, r1
 801789a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801789c:	78fb      	ldrb	r3, [r7, #3]
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d002      	beq.n	80178a8 <HAL_PCDEx_LPM_Callback+0x18>
 80178a2:	2b01      	cmp	r3, #1
 80178a4:	d013      	beq.n	80178ce <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80178a6:	e023      	b.n	80178f0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80178a8:	687b      	ldr	r3, [r7, #4]
 80178aa:	7a5b      	ldrb	r3, [r3, #9]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d007      	beq.n	80178c0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80178b0:	f000 f83c 	bl	801792c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80178b4:	4b10      	ldr	r3, [pc, #64]	@ (80178f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80178b6:	691b      	ldr	r3, [r3, #16]
 80178b8:	4a0f      	ldr	r2, [pc, #60]	@ (80178f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80178ba:	f023 0306 	bic.w	r3, r3, #6
 80178be:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80178c6:	4618      	mov	r0, r3
 80178c8:	f7fb fc34 	bl	8013134 <USBD_LL_Resume>
    break;
 80178cc:	e010      	b.n	80178f0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80178ce:	687b      	ldr	r3, [r7, #4]
 80178d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80178d4:	4618      	mov	r0, r3
 80178d6:	f7fb fc17 	bl	8013108 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80178da:	687b      	ldr	r3, [r7, #4]
 80178dc:	7a5b      	ldrb	r3, [r3, #9]
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d005      	beq.n	80178ee <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80178e2:	4b05      	ldr	r3, [pc, #20]	@ (80178f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80178e4:	691b      	ldr	r3, [r3, #16]
 80178e6:	4a04      	ldr	r2, [pc, #16]	@ (80178f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80178e8:	f043 0306 	orr.w	r3, r3, #6
 80178ec:	6113      	str	r3, [r2, #16]
    break;
 80178ee:	bf00      	nop
}
 80178f0:	bf00      	nop
 80178f2:	3708      	adds	r7, #8
 80178f4:	46bd      	mov	sp, r7
 80178f6:	bd80      	pop	{r7, pc}
 80178f8:	e000ed00 	.word	0xe000ed00

080178fc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80178fc:	b480      	push	{r7}
 80178fe:	b083      	sub	sp, #12
 8017900:	af00      	add	r7, sp, #0
 8017902:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017904:	4b03      	ldr	r3, [pc, #12]	@ (8017914 <USBD_static_malloc+0x18>)
}
 8017906:	4618      	mov	r0, r3
 8017908:	370c      	adds	r7, #12
 801790a:	46bd      	mov	sp, r7
 801790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017910:	4770      	bx	lr
 8017912:	bf00      	nop
 8017914:	20003b6c 	.word	0x20003b6c

08017918 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017918:	b480      	push	{r7}
 801791a:	b083      	sub	sp, #12
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]

}
 8017920:	bf00      	nop
 8017922:	370c      	adds	r7, #12
 8017924:	46bd      	mov	sp, r7
 8017926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801792a:	4770      	bx	lr

0801792c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801792c:	b580      	push	{r7, lr}
 801792e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017930:	f7ec fbc0 	bl	80040b4 <SystemClock_Config>
}
 8017934:	bf00      	nop
 8017936:	bd80      	pop	{r7, pc}

08017938 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017938:	b480      	push	{r7}
 801793a:	b085      	sub	sp, #20
 801793c:	af00      	add	r7, sp, #0
 801793e:	4603      	mov	r3, r0
 8017940:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017942:	2300      	movs	r3, #0
 8017944:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017946:	79fb      	ldrb	r3, [r7, #7]
 8017948:	2b03      	cmp	r3, #3
 801794a:	d817      	bhi.n	801797c <USBD_Get_USB_Status+0x44>
 801794c:	a201      	add	r2, pc, #4	@ (adr r2, 8017954 <USBD_Get_USB_Status+0x1c>)
 801794e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017952:	bf00      	nop
 8017954:	08017965 	.word	0x08017965
 8017958:	0801796b 	.word	0x0801796b
 801795c:	08017971 	.word	0x08017971
 8017960:	08017977 	.word	0x08017977
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017964:	2300      	movs	r3, #0
 8017966:	73fb      	strb	r3, [r7, #15]
    break;
 8017968:	e00b      	b.n	8017982 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801796a:	2303      	movs	r3, #3
 801796c:	73fb      	strb	r3, [r7, #15]
    break;
 801796e:	e008      	b.n	8017982 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017970:	2301      	movs	r3, #1
 8017972:	73fb      	strb	r3, [r7, #15]
    break;
 8017974:	e005      	b.n	8017982 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017976:	2303      	movs	r3, #3
 8017978:	73fb      	strb	r3, [r7, #15]
    break;
 801797a:	e002      	b.n	8017982 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801797c:	2303      	movs	r3, #3
 801797e:	73fb      	strb	r3, [r7, #15]
    break;
 8017980:	bf00      	nop
  }
  return usb_status;
 8017982:	7bfb      	ldrb	r3, [r7, #15]
}
 8017984:	4618      	mov	r0, r3
 8017986:	3714      	adds	r7, #20
 8017988:	46bd      	mov	sp, r7
 801798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801798e:	4770      	bx	lr

08017990 <__cvt>:
 8017990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017994:	ec57 6b10 	vmov	r6, r7, d0
 8017998:	2f00      	cmp	r7, #0
 801799a:	460c      	mov	r4, r1
 801799c:	4619      	mov	r1, r3
 801799e:	463b      	mov	r3, r7
 80179a0:	bfbb      	ittet	lt
 80179a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80179a6:	461f      	movlt	r7, r3
 80179a8:	2300      	movge	r3, #0
 80179aa:	232d      	movlt	r3, #45	@ 0x2d
 80179ac:	700b      	strb	r3, [r1, #0]
 80179ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80179b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80179b4:	4691      	mov	r9, r2
 80179b6:	f023 0820 	bic.w	r8, r3, #32
 80179ba:	bfbc      	itt	lt
 80179bc:	4632      	movlt	r2, r6
 80179be:	4616      	movlt	r6, r2
 80179c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80179c4:	d005      	beq.n	80179d2 <__cvt+0x42>
 80179c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80179ca:	d100      	bne.n	80179ce <__cvt+0x3e>
 80179cc:	3401      	adds	r4, #1
 80179ce:	2102      	movs	r1, #2
 80179d0:	e000      	b.n	80179d4 <__cvt+0x44>
 80179d2:	2103      	movs	r1, #3
 80179d4:	ab03      	add	r3, sp, #12
 80179d6:	9301      	str	r3, [sp, #4]
 80179d8:	ab02      	add	r3, sp, #8
 80179da:	9300      	str	r3, [sp, #0]
 80179dc:	ec47 6b10 	vmov	d0, r6, r7
 80179e0:	4653      	mov	r3, sl
 80179e2:	4622      	mov	r2, r4
 80179e4:	f000 feb8 	bl	8018758 <_dtoa_r>
 80179e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80179ec:	4605      	mov	r5, r0
 80179ee:	d119      	bne.n	8017a24 <__cvt+0x94>
 80179f0:	f019 0f01 	tst.w	r9, #1
 80179f4:	d00e      	beq.n	8017a14 <__cvt+0x84>
 80179f6:	eb00 0904 	add.w	r9, r0, r4
 80179fa:	2200      	movs	r2, #0
 80179fc:	2300      	movs	r3, #0
 80179fe:	4630      	mov	r0, r6
 8017a00:	4639      	mov	r1, r7
 8017a02:	f7e9 f889 	bl	8000b18 <__aeabi_dcmpeq>
 8017a06:	b108      	cbz	r0, 8017a0c <__cvt+0x7c>
 8017a08:	f8cd 900c 	str.w	r9, [sp, #12]
 8017a0c:	2230      	movs	r2, #48	@ 0x30
 8017a0e:	9b03      	ldr	r3, [sp, #12]
 8017a10:	454b      	cmp	r3, r9
 8017a12:	d31e      	bcc.n	8017a52 <__cvt+0xc2>
 8017a14:	9b03      	ldr	r3, [sp, #12]
 8017a16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017a18:	1b5b      	subs	r3, r3, r5
 8017a1a:	4628      	mov	r0, r5
 8017a1c:	6013      	str	r3, [r2, #0]
 8017a1e:	b004      	add	sp, #16
 8017a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017a28:	eb00 0904 	add.w	r9, r0, r4
 8017a2c:	d1e5      	bne.n	80179fa <__cvt+0x6a>
 8017a2e:	7803      	ldrb	r3, [r0, #0]
 8017a30:	2b30      	cmp	r3, #48	@ 0x30
 8017a32:	d10a      	bne.n	8017a4a <__cvt+0xba>
 8017a34:	2200      	movs	r2, #0
 8017a36:	2300      	movs	r3, #0
 8017a38:	4630      	mov	r0, r6
 8017a3a:	4639      	mov	r1, r7
 8017a3c:	f7e9 f86c 	bl	8000b18 <__aeabi_dcmpeq>
 8017a40:	b918      	cbnz	r0, 8017a4a <__cvt+0xba>
 8017a42:	f1c4 0401 	rsb	r4, r4, #1
 8017a46:	f8ca 4000 	str.w	r4, [sl]
 8017a4a:	f8da 3000 	ldr.w	r3, [sl]
 8017a4e:	4499      	add	r9, r3
 8017a50:	e7d3      	b.n	80179fa <__cvt+0x6a>
 8017a52:	1c59      	adds	r1, r3, #1
 8017a54:	9103      	str	r1, [sp, #12]
 8017a56:	701a      	strb	r2, [r3, #0]
 8017a58:	e7d9      	b.n	8017a0e <__cvt+0x7e>

08017a5a <__exponent>:
 8017a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017a5c:	2900      	cmp	r1, #0
 8017a5e:	bfba      	itte	lt
 8017a60:	4249      	neglt	r1, r1
 8017a62:	232d      	movlt	r3, #45	@ 0x2d
 8017a64:	232b      	movge	r3, #43	@ 0x2b
 8017a66:	2909      	cmp	r1, #9
 8017a68:	7002      	strb	r2, [r0, #0]
 8017a6a:	7043      	strb	r3, [r0, #1]
 8017a6c:	dd29      	ble.n	8017ac2 <__exponent+0x68>
 8017a6e:	f10d 0307 	add.w	r3, sp, #7
 8017a72:	461d      	mov	r5, r3
 8017a74:	270a      	movs	r7, #10
 8017a76:	461a      	mov	r2, r3
 8017a78:	fbb1 f6f7 	udiv	r6, r1, r7
 8017a7c:	fb07 1416 	mls	r4, r7, r6, r1
 8017a80:	3430      	adds	r4, #48	@ 0x30
 8017a82:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017a86:	460c      	mov	r4, r1
 8017a88:	2c63      	cmp	r4, #99	@ 0x63
 8017a8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8017a8e:	4631      	mov	r1, r6
 8017a90:	dcf1      	bgt.n	8017a76 <__exponent+0x1c>
 8017a92:	3130      	adds	r1, #48	@ 0x30
 8017a94:	1e94      	subs	r4, r2, #2
 8017a96:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017a9a:	1c41      	adds	r1, r0, #1
 8017a9c:	4623      	mov	r3, r4
 8017a9e:	42ab      	cmp	r3, r5
 8017aa0:	d30a      	bcc.n	8017ab8 <__exponent+0x5e>
 8017aa2:	f10d 0309 	add.w	r3, sp, #9
 8017aa6:	1a9b      	subs	r3, r3, r2
 8017aa8:	42ac      	cmp	r4, r5
 8017aaa:	bf88      	it	hi
 8017aac:	2300      	movhi	r3, #0
 8017aae:	3302      	adds	r3, #2
 8017ab0:	4403      	add	r3, r0
 8017ab2:	1a18      	subs	r0, r3, r0
 8017ab4:	b003      	add	sp, #12
 8017ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017ab8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017abc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017ac0:	e7ed      	b.n	8017a9e <__exponent+0x44>
 8017ac2:	2330      	movs	r3, #48	@ 0x30
 8017ac4:	3130      	adds	r1, #48	@ 0x30
 8017ac6:	7083      	strb	r3, [r0, #2]
 8017ac8:	70c1      	strb	r1, [r0, #3]
 8017aca:	1d03      	adds	r3, r0, #4
 8017acc:	e7f1      	b.n	8017ab2 <__exponent+0x58>
	...

08017ad0 <_printf_float>:
 8017ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ad4:	b08d      	sub	sp, #52	@ 0x34
 8017ad6:	460c      	mov	r4, r1
 8017ad8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017adc:	4616      	mov	r6, r2
 8017ade:	461f      	mov	r7, r3
 8017ae0:	4605      	mov	r5, r0
 8017ae2:	f000 fd2b 	bl	801853c <_localeconv_r>
 8017ae6:	6803      	ldr	r3, [r0, #0]
 8017ae8:	9304      	str	r3, [sp, #16]
 8017aea:	4618      	mov	r0, r3
 8017aec:	f7e8 fbe8 	bl	80002c0 <strlen>
 8017af0:	2300      	movs	r3, #0
 8017af2:	930a      	str	r3, [sp, #40]	@ 0x28
 8017af4:	f8d8 3000 	ldr.w	r3, [r8]
 8017af8:	9005      	str	r0, [sp, #20]
 8017afa:	3307      	adds	r3, #7
 8017afc:	f023 0307 	bic.w	r3, r3, #7
 8017b00:	f103 0208 	add.w	r2, r3, #8
 8017b04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017b08:	f8d4 b000 	ldr.w	fp, [r4]
 8017b0c:	f8c8 2000 	str.w	r2, [r8]
 8017b10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017b14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017b18:	9307      	str	r3, [sp, #28]
 8017b1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8017b1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017b22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017b26:	4b9c      	ldr	r3, [pc, #624]	@ (8017d98 <_printf_float+0x2c8>)
 8017b28:	f04f 32ff 	mov.w	r2, #4294967295
 8017b2c:	f7e9 f826 	bl	8000b7c <__aeabi_dcmpun>
 8017b30:	bb70      	cbnz	r0, 8017b90 <_printf_float+0xc0>
 8017b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017b36:	4b98      	ldr	r3, [pc, #608]	@ (8017d98 <_printf_float+0x2c8>)
 8017b38:	f04f 32ff 	mov.w	r2, #4294967295
 8017b3c:	f7e9 f800 	bl	8000b40 <__aeabi_dcmple>
 8017b40:	bb30      	cbnz	r0, 8017b90 <_printf_float+0xc0>
 8017b42:	2200      	movs	r2, #0
 8017b44:	2300      	movs	r3, #0
 8017b46:	4640      	mov	r0, r8
 8017b48:	4649      	mov	r1, r9
 8017b4a:	f7e8 ffef 	bl	8000b2c <__aeabi_dcmplt>
 8017b4e:	b110      	cbz	r0, 8017b56 <_printf_float+0x86>
 8017b50:	232d      	movs	r3, #45	@ 0x2d
 8017b52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017b56:	4a91      	ldr	r2, [pc, #580]	@ (8017d9c <_printf_float+0x2cc>)
 8017b58:	4b91      	ldr	r3, [pc, #580]	@ (8017da0 <_printf_float+0x2d0>)
 8017b5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017b5e:	bf8c      	ite	hi
 8017b60:	4690      	movhi	r8, r2
 8017b62:	4698      	movls	r8, r3
 8017b64:	2303      	movs	r3, #3
 8017b66:	6123      	str	r3, [r4, #16]
 8017b68:	f02b 0304 	bic.w	r3, fp, #4
 8017b6c:	6023      	str	r3, [r4, #0]
 8017b6e:	f04f 0900 	mov.w	r9, #0
 8017b72:	9700      	str	r7, [sp, #0]
 8017b74:	4633      	mov	r3, r6
 8017b76:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017b78:	4621      	mov	r1, r4
 8017b7a:	4628      	mov	r0, r5
 8017b7c:	f000 f9d2 	bl	8017f24 <_printf_common>
 8017b80:	3001      	adds	r0, #1
 8017b82:	f040 808d 	bne.w	8017ca0 <_printf_float+0x1d0>
 8017b86:	f04f 30ff 	mov.w	r0, #4294967295
 8017b8a:	b00d      	add	sp, #52	@ 0x34
 8017b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b90:	4642      	mov	r2, r8
 8017b92:	464b      	mov	r3, r9
 8017b94:	4640      	mov	r0, r8
 8017b96:	4649      	mov	r1, r9
 8017b98:	f7e8 fff0 	bl	8000b7c <__aeabi_dcmpun>
 8017b9c:	b140      	cbz	r0, 8017bb0 <_printf_float+0xe0>
 8017b9e:	464b      	mov	r3, r9
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	bfbc      	itt	lt
 8017ba4:	232d      	movlt	r3, #45	@ 0x2d
 8017ba6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017baa:	4a7e      	ldr	r2, [pc, #504]	@ (8017da4 <_printf_float+0x2d4>)
 8017bac:	4b7e      	ldr	r3, [pc, #504]	@ (8017da8 <_printf_float+0x2d8>)
 8017bae:	e7d4      	b.n	8017b5a <_printf_float+0x8a>
 8017bb0:	6863      	ldr	r3, [r4, #4]
 8017bb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017bb6:	9206      	str	r2, [sp, #24]
 8017bb8:	1c5a      	adds	r2, r3, #1
 8017bba:	d13b      	bne.n	8017c34 <_printf_float+0x164>
 8017bbc:	2306      	movs	r3, #6
 8017bbe:	6063      	str	r3, [r4, #4]
 8017bc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017bc4:	2300      	movs	r3, #0
 8017bc6:	6022      	str	r2, [r4, #0]
 8017bc8:	9303      	str	r3, [sp, #12]
 8017bca:	ab0a      	add	r3, sp, #40	@ 0x28
 8017bcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017bd0:	ab09      	add	r3, sp, #36	@ 0x24
 8017bd2:	9300      	str	r3, [sp, #0]
 8017bd4:	6861      	ldr	r1, [r4, #4]
 8017bd6:	ec49 8b10 	vmov	d0, r8, r9
 8017bda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017bde:	4628      	mov	r0, r5
 8017be0:	f7ff fed6 	bl	8017990 <__cvt>
 8017be4:	9b06      	ldr	r3, [sp, #24]
 8017be6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017be8:	2b47      	cmp	r3, #71	@ 0x47
 8017bea:	4680      	mov	r8, r0
 8017bec:	d129      	bne.n	8017c42 <_printf_float+0x172>
 8017bee:	1cc8      	adds	r0, r1, #3
 8017bf0:	db02      	blt.n	8017bf8 <_printf_float+0x128>
 8017bf2:	6863      	ldr	r3, [r4, #4]
 8017bf4:	4299      	cmp	r1, r3
 8017bf6:	dd41      	ble.n	8017c7c <_printf_float+0x1ac>
 8017bf8:	f1aa 0a02 	sub.w	sl, sl, #2
 8017bfc:	fa5f fa8a 	uxtb.w	sl, sl
 8017c00:	3901      	subs	r1, #1
 8017c02:	4652      	mov	r2, sl
 8017c04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017c08:	9109      	str	r1, [sp, #36]	@ 0x24
 8017c0a:	f7ff ff26 	bl	8017a5a <__exponent>
 8017c0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017c10:	1813      	adds	r3, r2, r0
 8017c12:	2a01      	cmp	r2, #1
 8017c14:	4681      	mov	r9, r0
 8017c16:	6123      	str	r3, [r4, #16]
 8017c18:	dc02      	bgt.n	8017c20 <_printf_float+0x150>
 8017c1a:	6822      	ldr	r2, [r4, #0]
 8017c1c:	07d2      	lsls	r2, r2, #31
 8017c1e:	d501      	bpl.n	8017c24 <_printf_float+0x154>
 8017c20:	3301      	adds	r3, #1
 8017c22:	6123      	str	r3, [r4, #16]
 8017c24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	d0a2      	beq.n	8017b72 <_printf_float+0xa2>
 8017c2c:	232d      	movs	r3, #45	@ 0x2d
 8017c2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017c32:	e79e      	b.n	8017b72 <_printf_float+0xa2>
 8017c34:	9a06      	ldr	r2, [sp, #24]
 8017c36:	2a47      	cmp	r2, #71	@ 0x47
 8017c38:	d1c2      	bne.n	8017bc0 <_printf_float+0xf0>
 8017c3a:	2b00      	cmp	r3, #0
 8017c3c:	d1c0      	bne.n	8017bc0 <_printf_float+0xf0>
 8017c3e:	2301      	movs	r3, #1
 8017c40:	e7bd      	b.n	8017bbe <_printf_float+0xee>
 8017c42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017c46:	d9db      	bls.n	8017c00 <_printf_float+0x130>
 8017c48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8017c4c:	d118      	bne.n	8017c80 <_printf_float+0x1b0>
 8017c4e:	2900      	cmp	r1, #0
 8017c50:	6863      	ldr	r3, [r4, #4]
 8017c52:	dd0b      	ble.n	8017c6c <_printf_float+0x19c>
 8017c54:	6121      	str	r1, [r4, #16]
 8017c56:	b913      	cbnz	r3, 8017c5e <_printf_float+0x18e>
 8017c58:	6822      	ldr	r2, [r4, #0]
 8017c5a:	07d0      	lsls	r0, r2, #31
 8017c5c:	d502      	bpl.n	8017c64 <_printf_float+0x194>
 8017c5e:	3301      	adds	r3, #1
 8017c60:	440b      	add	r3, r1
 8017c62:	6123      	str	r3, [r4, #16]
 8017c64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017c66:	f04f 0900 	mov.w	r9, #0
 8017c6a:	e7db      	b.n	8017c24 <_printf_float+0x154>
 8017c6c:	b913      	cbnz	r3, 8017c74 <_printf_float+0x1a4>
 8017c6e:	6822      	ldr	r2, [r4, #0]
 8017c70:	07d2      	lsls	r2, r2, #31
 8017c72:	d501      	bpl.n	8017c78 <_printf_float+0x1a8>
 8017c74:	3302      	adds	r3, #2
 8017c76:	e7f4      	b.n	8017c62 <_printf_float+0x192>
 8017c78:	2301      	movs	r3, #1
 8017c7a:	e7f2      	b.n	8017c62 <_printf_float+0x192>
 8017c7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8017c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017c82:	4299      	cmp	r1, r3
 8017c84:	db05      	blt.n	8017c92 <_printf_float+0x1c2>
 8017c86:	6823      	ldr	r3, [r4, #0]
 8017c88:	6121      	str	r1, [r4, #16]
 8017c8a:	07d8      	lsls	r0, r3, #31
 8017c8c:	d5ea      	bpl.n	8017c64 <_printf_float+0x194>
 8017c8e:	1c4b      	adds	r3, r1, #1
 8017c90:	e7e7      	b.n	8017c62 <_printf_float+0x192>
 8017c92:	2900      	cmp	r1, #0
 8017c94:	bfd4      	ite	le
 8017c96:	f1c1 0202 	rsble	r2, r1, #2
 8017c9a:	2201      	movgt	r2, #1
 8017c9c:	4413      	add	r3, r2
 8017c9e:	e7e0      	b.n	8017c62 <_printf_float+0x192>
 8017ca0:	6823      	ldr	r3, [r4, #0]
 8017ca2:	055a      	lsls	r2, r3, #21
 8017ca4:	d407      	bmi.n	8017cb6 <_printf_float+0x1e6>
 8017ca6:	6923      	ldr	r3, [r4, #16]
 8017ca8:	4642      	mov	r2, r8
 8017caa:	4631      	mov	r1, r6
 8017cac:	4628      	mov	r0, r5
 8017cae:	47b8      	blx	r7
 8017cb0:	3001      	adds	r0, #1
 8017cb2:	d12b      	bne.n	8017d0c <_printf_float+0x23c>
 8017cb4:	e767      	b.n	8017b86 <_printf_float+0xb6>
 8017cb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017cba:	f240 80dd 	bls.w	8017e78 <_printf_float+0x3a8>
 8017cbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017cc2:	2200      	movs	r2, #0
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	f7e8 ff27 	bl	8000b18 <__aeabi_dcmpeq>
 8017cca:	2800      	cmp	r0, #0
 8017ccc:	d033      	beq.n	8017d36 <_printf_float+0x266>
 8017cce:	4a37      	ldr	r2, [pc, #220]	@ (8017dac <_printf_float+0x2dc>)
 8017cd0:	2301      	movs	r3, #1
 8017cd2:	4631      	mov	r1, r6
 8017cd4:	4628      	mov	r0, r5
 8017cd6:	47b8      	blx	r7
 8017cd8:	3001      	adds	r0, #1
 8017cda:	f43f af54 	beq.w	8017b86 <_printf_float+0xb6>
 8017cde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017ce2:	4543      	cmp	r3, r8
 8017ce4:	db02      	blt.n	8017cec <_printf_float+0x21c>
 8017ce6:	6823      	ldr	r3, [r4, #0]
 8017ce8:	07d8      	lsls	r0, r3, #31
 8017cea:	d50f      	bpl.n	8017d0c <_printf_float+0x23c>
 8017cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017cf0:	4631      	mov	r1, r6
 8017cf2:	4628      	mov	r0, r5
 8017cf4:	47b8      	blx	r7
 8017cf6:	3001      	adds	r0, #1
 8017cf8:	f43f af45 	beq.w	8017b86 <_printf_float+0xb6>
 8017cfc:	f04f 0900 	mov.w	r9, #0
 8017d00:	f108 38ff 	add.w	r8, r8, #4294967295
 8017d04:	f104 0a1a 	add.w	sl, r4, #26
 8017d08:	45c8      	cmp	r8, r9
 8017d0a:	dc09      	bgt.n	8017d20 <_printf_float+0x250>
 8017d0c:	6823      	ldr	r3, [r4, #0]
 8017d0e:	079b      	lsls	r3, r3, #30
 8017d10:	f100 8103 	bmi.w	8017f1a <_printf_float+0x44a>
 8017d14:	68e0      	ldr	r0, [r4, #12]
 8017d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017d18:	4298      	cmp	r0, r3
 8017d1a:	bfb8      	it	lt
 8017d1c:	4618      	movlt	r0, r3
 8017d1e:	e734      	b.n	8017b8a <_printf_float+0xba>
 8017d20:	2301      	movs	r3, #1
 8017d22:	4652      	mov	r2, sl
 8017d24:	4631      	mov	r1, r6
 8017d26:	4628      	mov	r0, r5
 8017d28:	47b8      	blx	r7
 8017d2a:	3001      	adds	r0, #1
 8017d2c:	f43f af2b 	beq.w	8017b86 <_printf_float+0xb6>
 8017d30:	f109 0901 	add.w	r9, r9, #1
 8017d34:	e7e8      	b.n	8017d08 <_printf_float+0x238>
 8017d36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d38:	2b00      	cmp	r3, #0
 8017d3a:	dc39      	bgt.n	8017db0 <_printf_float+0x2e0>
 8017d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8017dac <_printf_float+0x2dc>)
 8017d3e:	2301      	movs	r3, #1
 8017d40:	4631      	mov	r1, r6
 8017d42:	4628      	mov	r0, r5
 8017d44:	47b8      	blx	r7
 8017d46:	3001      	adds	r0, #1
 8017d48:	f43f af1d 	beq.w	8017b86 <_printf_float+0xb6>
 8017d4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8017d50:	ea59 0303 	orrs.w	r3, r9, r3
 8017d54:	d102      	bne.n	8017d5c <_printf_float+0x28c>
 8017d56:	6823      	ldr	r3, [r4, #0]
 8017d58:	07d9      	lsls	r1, r3, #31
 8017d5a:	d5d7      	bpl.n	8017d0c <_printf_float+0x23c>
 8017d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017d60:	4631      	mov	r1, r6
 8017d62:	4628      	mov	r0, r5
 8017d64:	47b8      	blx	r7
 8017d66:	3001      	adds	r0, #1
 8017d68:	f43f af0d 	beq.w	8017b86 <_printf_float+0xb6>
 8017d6c:	f04f 0a00 	mov.w	sl, #0
 8017d70:	f104 0b1a 	add.w	fp, r4, #26
 8017d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d76:	425b      	negs	r3, r3
 8017d78:	4553      	cmp	r3, sl
 8017d7a:	dc01      	bgt.n	8017d80 <_printf_float+0x2b0>
 8017d7c:	464b      	mov	r3, r9
 8017d7e:	e793      	b.n	8017ca8 <_printf_float+0x1d8>
 8017d80:	2301      	movs	r3, #1
 8017d82:	465a      	mov	r2, fp
 8017d84:	4631      	mov	r1, r6
 8017d86:	4628      	mov	r0, r5
 8017d88:	47b8      	blx	r7
 8017d8a:	3001      	adds	r0, #1
 8017d8c:	f43f aefb 	beq.w	8017b86 <_printf_float+0xb6>
 8017d90:	f10a 0a01 	add.w	sl, sl, #1
 8017d94:	e7ee      	b.n	8017d74 <_printf_float+0x2a4>
 8017d96:	bf00      	nop
 8017d98:	7fefffff 	.word	0x7fefffff
 8017d9c:	0801ca34 	.word	0x0801ca34
 8017da0:	0801ca30 	.word	0x0801ca30
 8017da4:	0801ca3c 	.word	0x0801ca3c
 8017da8:	0801ca38 	.word	0x0801ca38
 8017dac:	0801ca40 	.word	0x0801ca40
 8017db0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017db2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017db6:	4553      	cmp	r3, sl
 8017db8:	bfa8      	it	ge
 8017dba:	4653      	movge	r3, sl
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	4699      	mov	r9, r3
 8017dc0:	dc36      	bgt.n	8017e30 <_printf_float+0x360>
 8017dc2:	f04f 0b00 	mov.w	fp, #0
 8017dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017dca:	f104 021a 	add.w	r2, r4, #26
 8017dce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017dd0:	9306      	str	r3, [sp, #24]
 8017dd2:	eba3 0309 	sub.w	r3, r3, r9
 8017dd6:	455b      	cmp	r3, fp
 8017dd8:	dc31      	bgt.n	8017e3e <_printf_float+0x36e>
 8017dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ddc:	459a      	cmp	sl, r3
 8017dde:	dc3a      	bgt.n	8017e56 <_printf_float+0x386>
 8017de0:	6823      	ldr	r3, [r4, #0]
 8017de2:	07da      	lsls	r2, r3, #31
 8017de4:	d437      	bmi.n	8017e56 <_printf_float+0x386>
 8017de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017de8:	ebaa 0903 	sub.w	r9, sl, r3
 8017dec:	9b06      	ldr	r3, [sp, #24]
 8017dee:	ebaa 0303 	sub.w	r3, sl, r3
 8017df2:	4599      	cmp	r9, r3
 8017df4:	bfa8      	it	ge
 8017df6:	4699      	movge	r9, r3
 8017df8:	f1b9 0f00 	cmp.w	r9, #0
 8017dfc:	dc33      	bgt.n	8017e66 <_printf_float+0x396>
 8017dfe:	f04f 0800 	mov.w	r8, #0
 8017e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017e06:	f104 0b1a 	add.w	fp, r4, #26
 8017e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8017e10:	eba3 0309 	sub.w	r3, r3, r9
 8017e14:	4543      	cmp	r3, r8
 8017e16:	f77f af79 	ble.w	8017d0c <_printf_float+0x23c>
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	465a      	mov	r2, fp
 8017e1e:	4631      	mov	r1, r6
 8017e20:	4628      	mov	r0, r5
 8017e22:	47b8      	blx	r7
 8017e24:	3001      	adds	r0, #1
 8017e26:	f43f aeae 	beq.w	8017b86 <_printf_float+0xb6>
 8017e2a:	f108 0801 	add.w	r8, r8, #1
 8017e2e:	e7ec      	b.n	8017e0a <_printf_float+0x33a>
 8017e30:	4642      	mov	r2, r8
 8017e32:	4631      	mov	r1, r6
 8017e34:	4628      	mov	r0, r5
 8017e36:	47b8      	blx	r7
 8017e38:	3001      	adds	r0, #1
 8017e3a:	d1c2      	bne.n	8017dc2 <_printf_float+0x2f2>
 8017e3c:	e6a3      	b.n	8017b86 <_printf_float+0xb6>
 8017e3e:	2301      	movs	r3, #1
 8017e40:	4631      	mov	r1, r6
 8017e42:	4628      	mov	r0, r5
 8017e44:	9206      	str	r2, [sp, #24]
 8017e46:	47b8      	blx	r7
 8017e48:	3001      	adds	r0, #1
 8017e4a:	f43f ae9c 	beq.w	8017b86 <_printf_float+0xb6>
 8017e4e:	9a06      	ldr	r2, [sp, #24]
 8017e50:	f10b 0b01 	add.w	fp, fp, #1
 8017e54:	e7bb      	b.n	8017dce <_printf_float+0x2fe>
 8017e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017e5a:	4631      	mov	r1, r6
 8017e5c:	4628      	mov	r0, r5
 8017e5e:	47b8      	blx	r7
 8017e60:	3001      	adds	r0, #1
 8017e62:	d1c0      	bne.n	8017de6 <_printf_float+0x316>
 8017e64:	e68f      	b.n	8017b86 <_printf_float+0xb6>
 8017e66:	9a06      	ldr	r2, [sp, #24]
 8017e68:	464b      	mov	r3, r9
 8017e6a:	4442      	add	r2, r8
 8017e6c:	4631      	mov	r1, r6
 8017e6e:	4628      	mov	r0, r5
 8017e70:	47b8      	blx	r7
 8017e72:	3001      	adds	r0, #1
 8017e74:	d1c3      	bne.n	8017dfe <_printf_float+0x32e>
 8017e76:	e686      	b.n	8017b86 <_printf_float+0xb6>
 8017e78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017e7c:	f1ba 0f01 	cmp.w	sl, #1
 8017e80:	dc01      	bgt.n	8017e86 <_printf_float+0x3b6>
 8017e82:	07db      	lsls	r3, r3, #31
 8017e84:	d536      	bpl.n	8017ef4 <_printf_float+0x424>
 8017e86:	2301      	movs	r3, #1
 8017e88:	4642      	mov	r2, r8
 8017e8a:	4631      	mov	r1, r6
 8017e8c:	4628      	mov	r0, r5
 8017e8e:	47b8      	blx	r7
 8017e90:	3001      	adds	r0, #1
 8017e92:	f43f ae78 	beq.w	8017b86 <_printf_float+0xb6>
 8017e96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017e9a:	4631      	mov	r1, r6
 8017e9c:	4628      	mov	r0, r5
 8017e9e:	47b8      	blx	r7
 8017ea0:	3001      	adds	r0, #1
 8017ea2:	f43f ae70 	beq.w	8017b86 <_printf_float+0xb6>
 8017ea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017eaa:	2200      	movs	r2, #0
 8017eac:	2300      	movs	r3, #0
 8017eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017eb2:	f7e8 fe31 	bl	8000b18 <__aeabi_dcmpeq>
 8017eb6:	b9c0      	cbnz	r0, 8017eea <_printf_float+0x41a>
 8017eb8:	4653      	mov	r3, sl
 8017eba:	f108 0201 	add.w	r2, r8, #1
 8017ebe:	4631      	mov	r1, r6
 8017ec0:	4628      	mov	r0, r5
 8017ec2:	47b8      	blx	r7
 8017ec4:	3001      	adds	r0, #1
 8017ec6:	d10c      	bne.n	8017ee2 <_printf_float+0x412>
 8017ec8:	e65d      	b.n	8017b86 <_printf_float+0xb6>
 8017eca:	2301      	movs	r3, #1
 8017ecc:	465a      	mov	r2, fp
 8017ece:	4631      	mov	r1, r6
 8017ed0:	4628      	mov	r0, r5
 8017ed2:	47b8      	blx	r7
 8017ed4:	3001      	adds	r0, #1
 8017ed6:	f43f ae56 	beq.w	8017b86 <_printf_float+0xb6>
 8017eda:	f108 0801 	add.w	r8, r8, #1
 8017ede:	45d0      	cmp	r8, sl
 8017ee0:	dbf3      	blt.n	8017eca <_printf_float+0x3fa>
 8017ee2:	464b      	mov	r3, r9
 8017ee4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8017ee8:	e6df      	b.n	8017caa <_printf_float+0x1da>
 8017eea:	f04f 0800 	mov.w	r8, #0
 8017eee:	f104 0b1a 	add.w	fp, r4, #26
 8017ef2:	e7f4      	b.n	8017ede <_printf_float+0x40e>
 8017ef4:	2301      	movs	r3, #1
 8017ef6:	4642      	mov	r2, r8
 8017ef8:	e7e1      	b.n	8017ebe <_printf_float+0x3ee>
 8017efa:	2301      	movs	r3, #1
 8017efc:	464a      	mov	r2, r9
 8017efe:	4631      	mov	r1, r6
 8017f00:	4628      	mov	r0, r5
 8017f02:	47b8      	blx	r7
 8017f04:	3001      	adds	r0, #1
 8017f06:	f43f ae3e 	beq.w	8017b86 <_printf_float+0xb6>
 8017f0a:	f108 0801 	add.w	r8, r8, #1
 8017f0e:	68e3      	ldr	r3, [r4, #12]
 8017f10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017f12:	1a5b      	subs	r3, r3, r1
 8017f14:	4543      	cmp	r3, r8
 8017f16:	dcf0      	bgt.n	8017efa <_printf_float+0x42a>
 8017f18:	e6fc      	b.n	8017d14 <_printf_float+0x244>
 8017f1a:	f04f 0800 	mov.w	r8, #0
 8017f1e:	f104 0919 	add.w	r9, r4, #25
 8017f22:	e7f4      	b.n	8017f0e <_printf_float+0x43e>

08017f24 <_printf_common>:
 8017f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f28:	4616      	mov	r6, r2
 8017f2a:	4698      	mov	r8, r3
 8017f2c:	688a      	ldr	r2, [r1, #8]
 8017f2e:	690b      	ldr	r3, [r1, #16]
 8017f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017f34:	4293      	cmp	r3, r2
 8017f36:	bfb8      	it	lt
 8017f38:	4613      	movlt	r3, r2
 8017f3a:	6033      	str	r3, [r6, #0]
 8017f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017f40:	4607      	mov	r7, r0
 8017f42:	460c      	mov	r4, r1
 8017f44:	b10a      	cbz	r2, 8017f4a <_printf_common+0x26>
 8017f46:	3301      	adds	r3, #1
 8017f48:	6033      	str	r3, [r6, #0]
 8017f4a:	6823      	ldr	r3, [r4, #0]
 8017f4c:	0699      	lsls	r1, r3, #26
 8017f4e:	bf42      	ittt	mi
 8017f50:	6833      	ldrmi	r3, [r6, #0]
 8017f52:	3302      	addmi	r3, #2
 8017f54:	6033      	strmi	r3, [r6, #0]
 8017f56:	6825      	ldr	r5, [r4, #0]
 8017f58:	f015 0506 	ands.w	r5, r5, #6
 8017f5c:	d106      	bne.n	8017f6c <_printf_common+0x48>
 8017f5e:	f104 0a19 	add.w	sl, r4, #25
 8017f62:	68e3      	ldr	r3, [r4, #12]
 8017f64:	6832      	ldr	r2, [r6, #0]
 8017f66:	1a9b      	subs	r3, r3, r2
 8017f68:	42ab      	cmp	r3, r5
 8017f6a:	dc26      	bgt.n	8017fba <_printf_common+0x96>
 8017f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017f70:	6822      	ldr	r2, [r4, #0]
 8017f72:	3b00      	subs	r3, #0
 8017f74:	bf18      	it	ne
 8017f76:	2301      	movne	r3, #1
 8017f78:	0692      	lsls	r2, r2, #26
 8017f7a:	d42b      	bmi.n	8017fd4 <_printf_common+0xb0>
 8017f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017f80:	4641      	mov	r1, r8
 8017f82:	4638      	mov	r0, r7
 8017f84:	47c8      	blx	r9
 8017f86:	3001      	adds	r0, #1
 8017f88:	d01e      	beq.n	8017fc8 <_printf_common+0xa4>
 8017f8a:	6823      	ldr	r3, [r4, #0]
 8017f8c:	6922      	ldr	r2, [r4, #16]
 8017f8e:	f003 0306 	and.w	r3, r3, #6
 8017f92:	2b04      	cmp	r3, #4
 8017f94:	bf02      	ittt	eq
 8017f96:	68e5      	ldreq	r5, [r4, #12]
 8017f98:	6833      	ldreq	r3, [r6, #0]
 8017f9a:	1aed      	subeq	r5, r5, r3
 8017f9c:	68a3      	ldr	r3, [r4, #8]
 8017f9e:	bf0c      	ite	eq
 8017fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017fa4:	2500      	movne	r5, #0
 8017fa6:	4293      	cmp	r3, r2
 8017fa8:	bfc4      	itt	gt
 8017faa:	1a9b      	subgt	r3, r3, r2
 8017fac:	18ed      	addgt	r5, r5, r3
 8017fae:	2600      	movs	r6, #0
 8017fb0:	341a      	adds	r4, #26
 8017fb2:	42b5      	cmp	r5, r6
 8017fb4:	d11a      	bne.n	8017fec <_printf_common+0xc8>
 8017fb6:	2000      	movs	r0, #0
 8017fb8:	e008      	b.n	8017fcc <_printf_common+0xa8>
 8017fba:	2301      	movs	r3, #1
 8017fbc:	4652      	mov	r2, sl
 8017fbe:	4641      	mov	r1, r8
 8017fc0:	4638      	mov	r0, r7
 8017fc2:	47c8      	blx	r9
 8017fc4:	3001      	adds	r0, #1
 8017fc6:	d103      	bne.n	8017fd0 <_printf_common+0xac>
 8017fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8017fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fd0:	3501      	adds	r5, #1
 8017fd2:	e7c6      	b.n	8017f62 <_printf_common+0x3e>
 8017fd4:	18e1      	adds	r1, r4, r3
 8017fd6:	1c5a      	adds	r2, r3, #1
 8017fd8:	2030      	movs	r0, #48	@ 0x30
 8017fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017fde:	4422      	add	r2, r4
 8017fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017fe8:	3302      	adds	r3, #2
 8017fea:	e7c7      	b.n	8017f7c <_printf_common+0x58>
 8017fec:	2301      	movs	r3, #1
 8017fee:	4622      	mov	r2, r4
 8017ff0:	4641      	mov	r1, r8
 8017ff2:	4638      	mov	r0, r7
 8017ff4:	47c8      	blx	r9
 8017ff6:	3001      	adds	r0, #1
 8017ff8:	d0e6      	beq.n	8017fc8 <_printf_common+0xa4>
 8017ffa:	3601      	adds	r6, #1
 8017ffc:	e7d9      	b.n	8017fb2 <_printf_common+0x8e>
	...

08018000 <_printf_i>:
 8018000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018004:	7e0f      	ldrb	r7, [r1, #24]
 8018006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018008:	2f78      	cmp	r7, #120	@ 0x78
 801800a:	4691      	mov	r9, r2
 801800c:	4680      	mov	r8, r0
 801800e:	460c      	mov	r4, r1
 8018010:	469a      	mov	sl, r3
 8018012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018016:	d807      	bhi.n	8018028 <_printf_i+0x28>
 8018018:	2f62      	cmp	r7, #98	@ 0x62
 801801a:	d80a      	bhi.n	8018032 <_printf_i+0x32>
 801801c:	2f00      	cmp	r7, #0
 801801e:	f000 80d1 	beq.w	80181c4 <_printf_i+0x1c4>
 8018022:	2f58      	cmp	r7, #88	@ 0x58
 8018024:	f000 80b8 	beq.w	8018198 <_printf_i+0x198>
 8018028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801802c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018030:	e03a      	b.n	80180a8 <_printf_i+0xa8>
 8018032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018036:	2b15      	cmp	r3, #21
 8018038:	d8f6      	bhi.n	8018028 <_printf_i+0x28>
 801803a:	a101      	add	r1, pc, #4	@ (adr r1, 8018040 <_printf_i+0x40>)
 801803c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018040:	08018099 	.word	0x08018099
 8018044:	080180ad 	.word	0x080180ad
 8018048:	08018029 	.word	0x08018029
 801804c:	08018029 	.word	0x08018029
 8018050:	08018029 	.word	0x08018029
 8018054:	08018029 	.word	0x08018029
 8018058:	080180ad 	.word	0x080180ad
 801805c:	08018029 	.word	0x08018029
 8018060:	08018029 	.word	0x08018029
 8018064:	08018029 	.word	0x08018029
 8018068:	08018029 	.word	0x08018029
 801806c:	080181ab 	.word	0x080181ab
 8018070:	080180d7 	.word	0x080180d7
 8018074:	08018165 	.word	0x08018165
 8018078:	08018029 	.word	0x08018029
 801807c:	08018029 	.word	0x08018029
 8018080:	080181cd 	.word	0x080181cd
 8018084:	08018029 	.word	0x08018029
 8018088:	080180d7 	.word	0x080180d7
 801808c:	08018029 	.word	0x08018029
 8018090:	08018029 	.word	0x08018029
 8018094:	0801816d 	.word	0x0801816d
 8018098:	6833      	ldr	r3, [r6, #0]
 801809a:	1d1a      	adds	r2, r3, #4
 801809c:	681b      	ldr	r3, [r3, #0]
 801809e:	6032      	str	r2, [r6, #0]
 80180a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80180a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80180a8:	2301      	movs	r3, #1
 80180aa:	e09c      	b.n	80181e6 <_printf_i+0x1e6>
 80180ac:	6833      	ldr	r3, [r6, #0]
 80180ae:	6820      	ldr	r0, [r4, #0]
 80180b0:	1d19      	adds	r1, r3, #4
 80180b2:	6031      	str	r1, [r6, #0]
 80180b4:	0606      	lsls	r6, r0, #24
 80180b6:	d501      	bpl.n	80180bc <_printf_i+0xbc>
 80180b8:	681d      	ldr	r5, [r3, #0]
 80180ba:	e003      	b.n	80180c4 <_printf_i+0xc4>
 80180bc:	0645      	lsls	r5, r0, #25
 80180be:	d5fb      	bpl.n	80180b8 <_printf_i+0xb8>
 80180c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80180c4:	2d00      	cmp	r5, #0
 80180c6:	da03      	bge.n	80180d0 <_printf_i+0xd0>
 80180c8:	232d      	movs	r3, #45	@ 0x2d
 80180ca:	426d      	negs	r5, r5
 80180cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80180d0:	4858      	ldr	r0, [pc, #352]	@ (8018234 <_printf_i+0x234>)
 80180d2:	230a      	movs	r3, #10
 80180d4:	e011      	b.n	80180fa <_printf_i+0xfa>
 80180d6:	6821      	ldr	r1, [r4, #0]
 80180d8:	6833      	ldr	r3, [r6, #0]
 80180da:	0608      	lsls	r0, r1, #24
 80180dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80180e0:	d402      	bmi.n	80180e8 <_printf_i+0xe8>
 80180e2:	0649      	lsls	r1, r1, #25
 80180e4:	bf48      	it	mi
 80180e6:	b2ad      	uxthmi	r5, r5
 80180e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80180ea:	4852      	ldr	r0, [pc, #328]	@ (8018234 <_printf_i+0x234>)
 80180ec:	6033      	str	r3, [r6, #0]
 80180ee:	bf14      	ite	ne
 80180f0:	230a      	movne	r3, #10
 80180f2:	2308      	moveq	r3, #8
 80180f4:	2100      	movs	r1, #0
 80180f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80180fa:	6866      	ldr	r6, [r4, #4]
 80180fc:	60a6      	str	r6, [r4, #8]
 80180fe:	2e00      	cmp	r6, #0
 8018100:	db05      	blt.n	801810e <_printf_i+0x10e>
 8018102:	6821      	ldr	r1, [r4, #0]
 8018104:	432e      	orrs	r6, r5
 8018106:	f021 0104 	bic.w	r1, r1, #4
 801810a:	6021      	str	r1, [r4, #0]
 801810c:	d04b      	beq.n	80181a6 <_printf_i+0x1a6>
 801810e:	4616      	mov	r6, r2
 8018110:	fbb5 f1f3 	udiv	r1, r5, r3
 8018114:	fb03 5711 	mls	r7, r3, r1, r5
 8018118:	5dc7      	ldrb	r7, [r0, r7]
 801811a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801811e:	462f      	mov	r7, r5
 8018120:	42bb      	cmp	r3, r7
 8018122:	460d      	mov	r5, r1
 8018124:	d9f4      	bls.n	8018110 <_printf_i+0x110>
 8018126:	2b08      	cmp	r3, #8
 8018128:	d10b      	bne.n	8018142 <_printf_i+0x142>
 801812a:	6823      	ldr	r3, [r4, #0]
 801812c:	07df      	lsls	r7, r3, #31
 801812e:	d508      	bpl.n	8018142 <_printf_i+0x142>
 8018130:	6923      	ldr	r3, [r4, #16]
 8018132:	6861      	ldr	r1, [r4, #4]
 8018134:	4299      	cmp	r1, r3
 8018136:	bfde      	ittt	le
 8018138:	2330      	movle	r3, #48	@ 0x30
 801813a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801813e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018142:	1b92      	subs	r2, r2, r6
 8018144:	6122      	str	r2, [r4, #16]
 8018146:	f8cd a000 	str.w	sl, [sp]
 801814a:	464b      	mov	r3, r9
 801814c:	aa03      	add	r2, sp, #12
 801814e:	4621      	mov	r1, r4
 8018150:	4640      	mov	r0, r8
 8018152:	f7ff fee7 	bl	8017f24 <_printf_common>
 8018156:	3001      	adds	r0, #1
 8018158:	d14a      	bne.n	80181f0 <_printf_i+0x1f0>
 801815a:	f04f 30ff 	mov.w	r0, #4294967295
 801815e:	b004      	add	sp, #16
 8018160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018164:	6823      	ldr	r3, [r4, #0]
 8018166:	f043 0320 	orr.w	r3, r3, #32
 801816a:	6023      	str	r3, [r4, #0]
 801816c:	4832      	ldr	r0, [pc, #200]	@ (8018238 <_printf_i+0x238>)
 801816e:	2778      	movs	r7, #120	@ 0x78
 8018170:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018174:	6823      	ldr	r3, [r4, #0]
 8018176:	6831      	ldr	r1, [r6, #0]
 8018178:	061f      	lsls	r7, r3, #24
 801817a:	f851 5b04 	ldr.w	r5, [r1], #4
 801817e:	d402      	bmi.n	8018186 <_printf_i+0x186>
 8018180:	065f      	lsls	r7, r3, #25
 8018182:	bf48      	it	mi
 8018184:	b2ad      	uxthmi	r5, r5
 8018186:	6031      	str	r1, [r6, #0]
 8018188:	07d9      	lsls	r1, r3, #31
 801818a:	bf44      	itt	mi
 801818c:	f043 0320 	orrmi.w	r3, r3, #32
 8018190:	6023      	strmi	r3, [r4, #0]
 8018192:	b11d      	cbz	r5, 801819c <_printf_i+0x19c>
 8018194:	2310      	movs	r3, #16
 8018196:	e7ad      	b.n	80180f4 <_printf_i+0xf4>
 8018198:	4826      	ldr	r0, [pc, #152]	@ (8018234 <_printf_i+0x234>)
 801819a:	e7e9      	b.n	8018170 <_printf_i+0x170>
 801819c:	6823      	ldr	r3, [r4, #0]
 801819e:	f023 0320 	bic.w	r3, r3, #32
 80181a2:	6023      	str	r3, [r4, #0]
 80181a4:	e7f6      	b.n	8018194 <_printf_i+0x194>
 80181a6:	4616      	mov	r6, r2
 80181a8:	e7bd      	b.n	8018126 <_printf_i+0x126>
 80181aa:	6833      	ldr	r3, [r6, #0]
 80181ac:	6825      	ldr	r5, [r4, #0]
 80181ae:	6961      	ldr	r1, [r4, #20]
 80181b0:	1d18      	adds	r0, r3, #4
 80181b2:	6030      	str	r0, [r6, #0]
 80181b4:	062e      	lsls	r6, r5, #24
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	d501      	bpl.n	80181be <_printf_i+0x1be>
 80181ba:	6019      	str	r1, [r3, #0]
 80181bc:	e002      	b.n	80181c4 <_printf_i+0x1c4>
 80181be:	0668      	lsls	r0, r5, #25
 80181c0:	d5fb      	bpl.n	80181ba <_printf_i+0x1ba>
 80181c2:	8019      	strh	r1, [r3, #0]
 80181c4:	2300      	movs	r3, #0
 80181c6:	6123      	str	r3, [r4, #16]
 80181c8:	4616      	mov	r6, r2
 80181ca:	e7bc      	b.n	8018146 <_printf_i+0x146>
 80181cc:	6833      	ldr	r3, [r6, #0]
 80181ce:	1d1a      	adds	r2, r3, #4
 80181d0:	6032      	str	r2, [r6, #0]
 80181d2:	681e      	ldr	r6, [r3, #0]
 80181d4:	6862      	ldr	r2, [r4, #4]
 80181d6:	2100      	movs	r1, #0
 80181d8:	4630      	mov	r0, r6
 80181da:	f7e8 f821 	bl	8000220 <memchr>
 80181de:	b108      	cbz	r0, 80181e4 <_printf_i+0x1e4>
 80181e0:	1b80      	subs	r0, r0, r6
 80181e2:	6060      	str	r0, [r4, #4]
 80181e4:	6863      	ldr	r3, [r4, #4]
 80181e6:	6123      	str	r3, [r4, #16]
 80181e8:	2300      	movs	r3, #0
 80181ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80181ee:	e7aa      	b.n	8018146 <_printf_i+0x146>
 80181f0:	6923      	ldr	r3, [r4, #16]
 80181f2:	4632      	mov	r2, r6
 80181f4:	4649      	mov	r1, r9
 80181f6:	4640      	mov	r0, r8
 80181f8:	47d0      	blx	sl
 80181fa:	3001      	adds	r0, #1
 80181fc:	d0ad      	beq.n	801815a <_printf_i+0x15a>
 80181fe:	6823      	ldr	r3, [r4, #0]
 8018200:	079b      	lsls	r3, r3, #30
 8018202:	d413      	bmi.n	801822c <_printf_i+0x22c>
 8018204:	68e0      	ldr	r0, [r4, #12]
 8018206:	9b03      	ldr	r3, [sp, #12]
 8018208:	4298      	cmp	r0, r3
 801820a:	bfb8      	it	lt
 801820c:	4618      	movlt	r0, r3
 801820e:	e7a6      	b.n	801815e <_printf_i+0x15e>
 8018210:	2301      	movs	r3, #1
 8018212:	4632      	mov	r2, r6
 8018214:	4649      	mov	r1, r9
 8018216:	4640      	mov	r0, r8
 8018218:	47d0      	blx	sl
 801821a:	3001      	adds	r0, #1
 801821c:	d09d      	beq.n	801815a <_printf_i+0x15a>
 801821e:	3501      	adds	r5, #1
 8018220:	68e3      	ldr	r3, [r4, #12]
 8018222:	9903      	ldr	r1, [sp, #12]
 8018224:	1a5b      	subs	r3, r3, r1
 8018226:	42ab      	cmp	r3, r5
 8018228:	dcf2      	bgt.n	8018210 <_printf_i+0x210>
 801822a:	e7eb      	b.n	8018204 <_printf_i+0x204>
 801822c:	2500      	movs	r5, #0
 801822e:	f104 0619 	add.w	r6, r4, #25
 8018232:	e7f5      	b.n	8018220 <_printf_i+0x220>
 8018234:	0801ca42 	.word	0x0801ca42
 8018238:	0801ca53 	.word	0x0801ca53

0801823c <std>:
 801823c:	2300      	movs	r3, #0
 801823e:	b510      	push	{r4, lr}
 8018240:	4604      	mov	r4, r0
 8018242:	e9c0 3300 	strd	r3, r3, [r0]
 8018246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801824a:	6083      	str	r3, [r0, #8]
 801824c:	8181      	strh	r1, [r0, #12]
 801824e:	6643      	str	r3, [r0, #100]	@ 0x64
 8018250:	81c2      	strh	r2, [r0, #14]
 8018252:	6183      	str	r3, [r0, #24]
 8018254:	4619      	mov	r1, r3
 8018256:	2208      	movs	r2, #8
 8018258:	305c      	adds	r0, #92	@ 0x5c
 801825a:	f000 f966 	bl	801852a <memset>
 801825e:	4b0d      	ldr	r3, [pc, #52]	@ (8018294 <std+0x58>)
 8018260:	6263      	str	r3, [r4, #36]	@ 0x24
 8018262:	4b0d      	ldr	r3, [pc, #52]	@ (8018298 <std+0x5c>)
 8018264:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018266:	4b0d      	ldr	r3, [pc, #52]	@ (801829c <std+0x60>)
 8018268:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801826a:	4b0d      	ldr	r3, [pc, #52]	@ (80182a0 <std+0x64>)
 801826c:	6323      	str	r3, [r4, #48]	@ 0x30
 801826e:	4b0d      	ldr	r3, [pc, #52]	@ (80182a4 <std+0x68>)
 8018270:	6224      	str	r4, [r4, #32]
 8018272:	429c      	cmp	r4, r3
 8018274:	d006      	beq.n	8018284 <std+0x48>
 8018276:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801827a:	4294      	cmp	r4, r2
 801827c:	d002      	beq.n	8018284 <std+0x48>
 801827e:	33d0      	adds	r3, #208	@ 0xd0
 8018280:	429c      	cmp	r4, r3
 8018282:	d105      	bne.n	8018290 <std+0x54>
 8018284:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801828c:	f000 b9ca 	b.w	8018624 <__retarget_lock_init_recursive>
 8018290:	bd10      	pop	{r4, pc}
 8018292:	bf00      	nop
 8018294:	08018471 	.word	0x08018471
 8018298:	08018493 	.word	0x08018493
 801829c:	080184cb 	.word	0x080184cb
 80182a0:	080184ef 	.word	0x080184ef
 80182a4:	20003d8c 	.word	0x20003d8c

080182a8 <stdio_exit_handler>:
 80182a8:	4a02      	ldr	r2, [pc, #8]	@ (80182b4 <stdio_exit_handler+0xc>)
 80182aa:	4903      	ldr	r1, [pc, #12]	@ (80182b8 <stdio_exit_handler+0x10>)
 80182ac:	4803      	ldr	r0, [pc, #12]	@ (80182bc <stdio_exit_handler+0x14>)
 80182ae:	f000 b869 	b.w	8018384 <_fwalk_sglue>
 80182b2:	bf00      	nop
 80182b4:	200001a0 	.word	0x200001a0
 80182b8:	08019fa5 	.word	0x08019fa5
 80182bc:	200001b0 	.word	0x200001b0

080182c0 <cleanup_stdio>:
 80182c0:	6841      	ldr	r1, [r0, #4]
 80182c2:	4b0c      	ldr	r3, [pc, #48]	@ (80182f4 <cleanup_stdio+0x34>)
 80182c4:	4299      	cmp	r1, r3
 80182c6:	b510      	push	{r4, lr}
 80182c8:	4604      	mov	r4, r0
 80182ca:	d001      	beq.n	80182d0 <cleanup_stdio+0x10>
 80182cc:	f001 fe6a 	bl	8019fa4 <_fflush_r>
 80182d0:	68a1      	ldr	r1, [r4, #8]
 80182d2:	4b09      	ldr	r3, [pc, #36]	@ (80182f8 <cleanup_stdio+0x38>)
 80182d4:	4299      	cmp	r1, r3
 80182d6:	d002      	beq.n	80182de <cleanup_stdio+0x1e>
 80182d8:	4620      	mov	r0, r4
 80182da:	f001 fe63 	bl	8019fa4 <_fflush_r>
 80182de:	68e1      	ldr	r1, [r4, #12]
 80182e0:	4b06      	ldr	r3, [pc, #24]	@ (80182fc <cleanup_stdio+0x3c>)
 80182e2:	4299      	cmp	r1, r3
 80182e4:	d004      	beq.n	80182f0 <cleanup_stdio+0x30>
 80182e6:	4620      	mov	r0, r4
 80182e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80182ec:	f001 be5a 	b.w	8019fa4 <_fflush_r>
 80182f0:	bd10      	pop	{r4, pc}
 80182f2:	bf00      	nop
 80182f4:	20003d8c 	.word	0x20003d8c
 80182f8:	20003df4 	.word	0x20003df4
 80182fc:	20003e5c 	.word	0x20003e5c

08018300 <global_stdio_init.part.0>:
 8018300:	b510      	push	{r4, lr}
 8018302:	4b0b      	ldr	r3, [pc, #44]	@ (8018330 <global_stdio_init.part.0+0x30>)
 8018304:	4c0b      	ldr	r4, [pc, #44]	@ (8018334 <global_stdio_init.part.0+0x34>)
 8018306:	4a0c      	ldr	r2, [pc, #48]	@ (8018338 <global_stdio_init.part.0+0x38>)
 8018308:	601a      	str	r2, [r3, #0]
 801830a:	4620      	mov	r0, r4
 801830c:	2200      	movs	r2, #0
 801830e:	2104      	movs	r1, #4
 8018310:	f7ff ff94 	bl	801823c <std>
 8018314:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018318:	2201      	movs	r2, #1
 801831a:	2109      	movs	r1, #9
 801831c:	f7ff ff8e 	bl	801823c <std>
 8018320:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018324:	2202      	movs	r2, #2
 8018326:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801832a:	2112      	movs	r1, #18
 801832c:	f7ff bf86 	b.w	801823c <std>
 8018330:	20003ec4 	.word	0x20003ec4
 8018334:	20003d8c 	.word	0x20003d8c
 8018338:	080182a9 	.word	0x080182a9

0801833c <__sfp_lock_acquire>:
 801833c:	4801      	ldr	r0, [pc, #4]	@ (8018344 <__sfp_lock_acquire+0x8>)
 801833e:	f000 b972 	b.w	8018626 <__retarget_lock_acquire_recursive>
 8018342:	bf00      	nop
 8018344:	20003ecd 	.word	0x20003ecd

08018348 <__sfp_lock_release>:
 8018348:	4801      	ldr	r0, [pc, #4]	@ (8018350 <__sfp_lock_release+0x8>)
 801834a:	f000 b96d 	b.w	8018628 <__retarget_lock_release_recursive>
 801834e:	bf00      	nop
 8018350:	20003ecd 	.word	0x20003ecd

08018354 <__sinit>:
 8018354:	b510      	push	{r4, lr}
 8018356:	4604      	mov	r4, r0
 8018358:	f7ff fff0 	bl	801833c <__sfp_lock_acquire>
 801835c:	6a23      	ldr	r3, [r4, #32]
 801835e:	b11b      	cbz	r3, 8018368 <__sinit+0x14>
 8018360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018364:	f7ff bff0 	b.w	8018348 <__sfp_lock_release>
 8018368:	4b04      	ldr	r3, [pc, #16]	@ (801837c <__sinit+0x28>)
 801836a:	6223      	str	r3, [r4, #32]
 801836c:	4b04      	ldr	r3, [pc, #16]	@ (8018380 <__sinit+0x2c>)
 801836e:	681b      	ldr	r3, [r3, #0]
 8018370:	2b00      	cmp	r3, #0
 8018372:	d1f5      	bne.n	8018360 <__sinit+0xc>
 8018374:	f7ff ffc4 	bl	8018300 <global_stdio_init.part.0>
 8018378:	e7f2      	b.n	8018360 <__sinit+0xc>
 801837a:	bf00      	nop
 801837c:	080182c1 	.word	0x080182c1
 8018380:	20003ec4 	.word	0x20003ec4

08018384 <_fwalk_sglue>:
 8018384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018388:	4607      	mov	r7, r0
 801838a:	4688      	mov	r8, r1
 801838c:	4614      	mov	r4, r2
 801838e:	2600      	movs	r6, #0
 8018390:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018394:	f1b9 0901 	subs.w	r9, r9, #1
 8018398:	d505      	bpl.n	80183a6 <_fwalk_sglue+0x22>
 801839a:	6824      	ldr	r4, [r4, #0]
 801839c:	2c00      	cmp	r4, #0
 801839e:	d1f7      	bne.n	8018390 <_fwalk_sglue+0xc>
 80183a0:	4630      	mov	r0, r6
 80183a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183a6:	89ab      	ldrh	r3, [r5, #12]
 80183a8:	2b01      	cmp	r3, #1
 80183aa:	d907      	bls.n	80183bc <_fwalk_sglue+0x38>
 80183ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80183b0:	3301      	adds	r3, #1
 80183b2:	d003      	beq.n	80183bc <_fwalk_sglue+0x38>
 80183b4:	4629      	mov	r1, r5
 80183b6:	4638      	mov	r0, r7
 80183b8:	47c0      	blx	r8
 80183ba:	4306      	orrs	r6, r0
 80183bc:	3568      	adds	r5, #104	@ 0x68
 80183be:	e7e9      	b.n	8018394 <_fwalk_sglue+0x10>

080183c0 <sniprintf>:
 80183c0:	b40c      	push	{r2, r3}
 80183c2:	b530      	push	{r4, r5, lr}
 80183c4:	4b18      	ldr	r3, [pc, #96]	@ (8018428 <sniprintf+0x68>)
 80183c6:	1e0c      	subs	r4, r1, #0
 80183c8:	681d      	ldr	r5, [r3, #0]
 80183ca:	b09d      	sub	sp, #116	@ 0x74
 80183cc:	da08      	bge.n	80183e0 <sniprintf+0x20>
 80183ce:	238b      	movs	r3, #139	@ 0x8b
 80183d0:	602b      	str	r3, [r5, #0]
 80183d2:	f04f 30ff 	mov.w	r0, #4294967295
 80183d6:	b01d      	add	sp, #116	@ 0x74
 80183d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80183dc:	b002      	add	sp, #8
 80183de:	4770      	bx	lr
 80183e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80183e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80183e8:	f04f 0300 	mov.w	r3, #0
 80183ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80183ee:	bf14      	ite	ne
 80183f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80183f4:	4623      	moveq	r3, r4
 80183f6:	9304      	str	r3, [sp, #16]
 80183f8:	9307      	str	r3, [sp, #28]
 80183fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80183fe:	9002      	str	r0, [sp, #8]
 8018400:	9006      	str	r0, [sp, #24]
 8018402:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018406:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018408:	ab21      	add	r3, sp, #132	@ 0x84
 801840a:	a902      	add	r1, sp, #8
 801840c:	4628      	mov	r0, r5
 801840e:	9301      	str	r3, [sp, #4]
 8018410:	f001 fc48 	bl	8019ca4 <_svfiprintf_r>
 8018414:	1c43      	adds	r3, r0, #1
 8018416:	bfbc      	itt	lt
 8018418:	238b      	movlt	r3, #139	@ 0x8b
 801841a:	602b      	strlt	r3, [r5, #0]
 801841c:	2c00      	cmp	r4, #0
 801841e:	d0da      	beq.n	80183d6 <sniprintf+0x16>
 8018420:	9b02      	ldr	r3, [sp, #8]
 8018422:	2200      	movs	r2, #0
 8018424:	701a      	strb	r2, [r3, #0]
 8018426:	e7d6      	b.n	80183d6 <sniprintf+0x16>
 8018428:	200001ac 	.word	0x200001ac

0801842c <siprintf>:
 801842c:	b40e      	push	{r1, r2, r3}
 801842e:	b510      	push	{r4, lr}
 8018430:	b09d      	sub	sp, #116	@ 0x74
 8018432:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018434:	9002      	str	r0, [sp, #8]
 8018436:	9006      	str	r0, [sp, #24]
 8018438:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801843c:	480a      	ldr	r0, [pc, #40]	@ (8018468 <siprintf+0x3c>)
 801843e:	9107      	str	r1, [sp, #28]
 8018440:	9104      	str	r1, [sp, #16]
 8018442:	490a      	ldr	r1, [pc, #40]	@ (801846c <siprintf+0x40>)
 8018444:	f853 2b04 	ldr.w	r2, [r3], #4
 8018448:	9105      	str	r1, [sp, #20]
 801844a:	2400      	movs	r4, #0
 801844c:	a902      	add	r1, sp, #8
 801844e:	6800      	ldr	r0, [r0, #0]
 8018450:	9301      	str	r3, [sp, #4]
 8018452:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018454:	f001 fc26 	bl	8019ca4 <_svfiprintf_r>
 8018458:	9b02      	ldr	r3, [sp, #8]
 801845a:	701c      	strb	r4, [r3, #0]
 801845c:	b01d      	add	sp, #116	@ 0x74
 801845e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018462:	b003      	add	sp, #12
 8018464:	4770      	bx	lr
 8018466:	bf00      	nop
 8018468:	200001ac 	.word	0x200001ac
 801846c:	ffff0208 	.word	0xffff0208

08018470 <__sread>:
 8018470:	b510      	push	{r4, lr}
 8018472:	460c      	mov	r4, r1
 8018474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018478:	f000 f886 	bl	8018588 <_read_r>
 801847c:	2800      	cmp	r0, #0
 801847e:	bfab      	itete	ge
 8018480:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018482:	89a3      	ldrhlt	r3, [r4, #12]
 8018484:	181b      	addge	r3, r3, r0
 8018486:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801848a:	bfac      	ite	ge
 801848c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801848e:	81a3      	strhlt	r3, [r4, #12]
 8018490:	bd10      	pop	{r4, pc}

08018492 <__swrite>:
 8018492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018496:	461f      	mov	r7, r3
 8018498:	898b      	ldrh	r3, [r1, #12]
 801849a:	05db      	lsls	r3, r3, #23
 801849c:	4605      	mov	r5, r0
 801849e:	460c      	mov	r4, r1
 80184a0:	4616      	mov	r6, r2
 80184a2:	d505      	bpl.n	80184b0 <__swrite+0x1e>
 80184a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80184a8:	2302      	movs	r3, #2
 80184aa:	2200      	movs	r2, #0
 80184ac:	f000 f85a 	bl	8018564 <_lseek_r>
 80184b0:	89a3      	ldrh	r3, [r4, #12]
 80184b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80184b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80184ba:	81a3      	strh	r3, [r4, #12]
 80184bc:	4632      	mov	r2, r6
 80184be:	463b      	mov	r3, r7
 80184c0:	4628      	mov	r0, r5
 80184c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80184c6:	f000 b871 	b.w	80185ac <_write_r>

080184ca <__sseek>:
 80184ca:	b510      	push	{r4, lr}
 80184cc:	460c      	mov	r4, r1
 80184ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80184d2:	f000 f847 	bl	8018564 <_lseek_r>
 80184d6:	1c43      	adds	r3, r0, #1
 80184d8:	89a3      	ldrh	r3, [r4, #12]
 80184da:	bf15      	itete	ne
 80184dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80184de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80184e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80184e6:	81a3      	strheq	r3, [r4, #12]
 80184e8:	bf18      	it	ne
 80184ea:	81a3      	strhne	r3, [r4, #12]
 80184ec:	bd10      	pop	{r4, pc}

080184ee <__sclose>:
 80184ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80184f2:	f000 b827 	b.w	8018544 <_close_r>

080184f6 <memmove>:
 80184f6:	4288      	cmp	r0, r1
 80184f8:	b510      	push	{r4, lr}
 80184fa:	eb01 0402 	add.w	r4, r1, r2
 80184fe:	d902      	bls.n	8018506 <memmove+0x10>
 8018500:	4284      	cmp	r4, r0
 8018502:	4623      	mov	r3, r4
 8018504:	d807      	bhi.n	8018516 <memmove+0x20>
 8018506:	1e43      	subs	r3, r0, #1
 8018508:	42a1      	cmp	r1, r4
 801850a:	d008      	beq.n	801851e <memmove+0x28>
 801850c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018510:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018514:	e7f8      	b.n	8018508 <memmove+0x12>
 8018516:	4402      	add	r2, r0
 8018518:	4601      	mov	r1, r0
 801851a:	428a      	cmp	r2, r1
 801851c:	d100      	bne.n	8018520 <memmove+0x2a>
 801851e:	bd10      	pop	{r4, pc}
 8018520:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018524:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018528:	e7f7      	b.n	801851a <memmove+0x24>

0801852a <memset>:
 801852a:	4402      	add	r2, r0
 801852c:	4603      	mov	r3, r0
 801852e:	4293      	cmp	r3, r2
 8018530:	d100      	bne.n	8018534 <memset+0xa>
 8018532:	4770      	bx	lr
 8018534:	f803 1b01 	strb.w	r1, [r3], #1
 8018538:	e7f9      	b.n	801852e <memset+0x4>
	...

0801853c <_localeconv_r>:
 801853c:	4800      	ldr	r0, [pc, #0]	@ (8018540 <_localeconv_r+0x4>)
 801853e:	4770      	bx	lr
 8018540:	200002ec 	.word	0x200002ec

08018544 <_close_r>:
 8018544:	b538      	push	{r3, r4, r5, lr}
 8018546:	4d06      	ldr	r5, [pc, #24]	@ (8018560 <_close_r+0x1c>)
 8018548:	2300      	movs	r3, #0
 801854a:	4604      	mov	r4, r0
 801854c:	4608      	mov	r0, r1
 801854e:	602b      	str	r3, [r5, #0]
 8018550:	f7ec fba0 	bl	8004c94 <_close>
 8018554:	1c43      	adds	r3, r0, #1
 8018556:	d102      	bne.n	801855e <_close_r+0x1a>
 8018558:	682b      	ldr	r3, [r5, #0]
 801855a:	b103      	cbz	r3, 801855e <_close_r+0x1a>
 801855c:	6023      	str	r3, [r4, #0]
 801855e:	bd38      	pop	{r3, r4, r5, pc}
 8018560:	20003ec8 	.word	0x20003ec8

08018564 <_lseek_r>:
 8018564:	b538      	push	{r3, r4, r5, lr}
 8018566:	4d07      	ldr	r5, [pc, #28]	@ (8018584 <_lseek_r+0x20>)
 8018568:	4604      	mov	r4, r0
 801856a:	4608      	mov	r0, r1
 801856c:	4611      	mov	r1, r2
 801856e:	2200      	movs	r2, #0
 8018570:	602a      	str	r2, [r5, #0]
 8018572:	461a      	mov	r2, r3
 8018574:	f7ec fbb5 	bl	8004ce2 <_lseek>
 8018578:	1c43      	adds	r3, r0, #1
 801857a:	d102      	bne.n	8018582 <_lseek_r+0x1e>
 801857c:	682b      	ldr	r3, [r5, #0]
 801857e:	b103      	cbz	r3, 8018582 <_lseek_r+0x1e>
 8018580:	6023      	str	r3, [r4, #0]
 8018582:	bd38      	pop	{r3, r4, r5, pc}
 8018584:	20003ec8 	.word	0x20003ec8

08018588 <_read_r>:
 8018588:	b538      	push	{r3, r4, r5, lr}
 801858a:	4d07      	ldr	r5, [pc, #28]	@ (80185a8 <_read_r+0x20>)
 801858c:	4604      	mov	r4, r0
 801858e:	4608      	mov	r0, r1
 8018590:	4611      	mov	r1, r2
 8018592:	2200      	movs	r2, #0
 8018594:	602a      	str	r2, [r5, #0]
 8018596:	461a      	mov	r2, r3
 8018598:	f7ec fb43 	bl	8004c22 <_read>
 801859c:	1c43      	adds	r3, r0, #1
 801859e:	d102      	bne.n	80185a6 <_read_r+0x1e>
 80185a0:	682b      	ldr	r3, [r5, #0]
 80185a2:	b103      	cbz	r3, 80185a6 <_read_r+0x1e>
 80185a4:	6023      	str	r3, [r4, #0]
 80185a6:	bd38      	pop	{r3, r4, r5, pc}
 80185a8:	20003ec8 	.word	0x20003ec8

080185ac <_write_r>:
 80185ac:	b538      	push	{r3, r4, r5, lr}
 80185ae:	4d07      	ldr	r5, [pc, #28]	@ (80185cc <_write_r+0x20>)
 80185b0:	4604      	mov	r4, r0
 80185b2:	4608      	mov	r0, r1
 80185b4:	4611      	mov	r1, r2
 80185b6:	2200      	movs	r2, #0
 80185b8:	602a      	str	r2, [r5, #0]
 80185ba:	461a      	mov	r2, r3
 80185bc:	f7ec fb4e 	bl	8004c5c <_write>
 80185c0:	1c43      	adds	r3, r0, #1
 80185c2:	d102      	bne.n	80185ca <_write_r+0x1e>
 80185c4:	682b      	ldr	r3, [r5, #0]
 80185c6:	b103      	cbz	r3, 80185ca <_write_r+0x1e>
 80185c8:	6023      	str	r3, [r4, #0]
 80185ca:	bd38      	pop	{r3, r4, r5, pc}
 80185cc:	20003ec8 	.word	0x20003ec8

080185d0 <__errno>:
 80185d0:	4b01      	ldr	r3, [pc, #4]	@ (80185d8 <__errno+0x8>)
 80185d2:	6818      	ldr	r0, [r3, #0]
 80185d4:	4770      	bx	lr
 80185d6:	bf00      	nop
 80185d8:	200001ac 	.word	0x200001ac

080185dc <__libc_init_array>:
 80185dc:	b570      	push	{r4, r5, r6, lr}
 80185de:	4d0d      	ldr	r5, [pc, #52]	@ (8018614 <__libc_init_array+0x38>)
 80185e0:	4c0d      	ldr	r4, [pc, #52]	@ (8018618 <__libc_init_array+0x3c>)
 80185e2:	1b64      	subs	r4, r4, r5
 80185e4:	10a4      	asrs	r4, r4, #2
 80185e6:	2600      	movs	r6, #0
 80185e8:	42a6      	cmp	r6, r4
 80185ea:	d109      	bne.n	8018600 <__libc_init_array+0x24>
 80185ec:	4d0b      	ldr	r5, [pc, #44]	@ (801861c <__libc_init_array+0x40>)
 80185ee:	4c0c      	ldr	r4, [pc, #48]	@ (8018620 <__libc_init_array+0x44>)
 80185f0:	f002 f84e 	bl	801a690 <_init>
 80185f4:	1b64      	subs	r4, r4, r5
 80185f6:	10a4      	asrs	r4, r4, #2
 80185f8:	2600      	movs	r6, #0
 80185fa:	42a6      	cmp	r6, r4
 80185fc:	d105      	bne.n	801860a <__libc_init_array+0x2e>
 80185fe:	bd70      	pop	{r4, r5, r6, pc}
 8018600:	f855 3b04 	ldr.w	r3, [r5], #4
 8018604:	4798      	blx	r3
 8018606:	3601      	adds	r6, #1
 8018608:	e7ee      	b.n	80185e8 <__libc_init_array+0xc>
 801860a:	f855 3b04 	ldr.w	r3, [r5], #4
 801860e:	4798      	blx	r3
 8018610:	3601      	adds	r6, #1
 8018612:	e7f2      	b.n	80185fa <__libc_init_array+0x1e>
 8018614:	0801cdac 	.word	0x0801cdac
 8018618:	0801cdac 	.word	0x0801cdac
 801861c:	0801cdac 	.word	0x0801cdac
 8018620:	0801cdb0 	.word	0x0801cdb0

08018624 <__retarget_lock_init_recursive>:
 8018624:	4770      	bx	lr

08018626 <__retarget_lock_acquire_recursive>:
 8018626:	4770      	bx	lr

08018628 <__retarget_lock_release_recursive>:
 8018628:	4770      	bx	lr

0801862a <memcpy>:
 801862a:	440a      	add	r2, r1
 801862c:	4291      	cmp	r1, r2
 801862e:	f100 33ff 	add.w	r3, r0, #4294967295
 8018632:	d100      	bne.n	8018636 <memcpy+0xc>
 8018634:	4770      	bx	lr
 8018636:	b510      	push	{r4, lr}
 8018638:	f811 4b01 	ldrb.w	r4, [r1], #1
 801863c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018640:	4291      	cmp	r1, r2
 8018642:	d1f9      	bne.n	8018638 <memcpy+0xe>
 8018644:	bd10      	pop	{r4, pc}

08018646 <quorem>:
 8018646:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801864a:	6903      	ldr	r3, [r0, #16]
 801864c:	690c      	ldr	r4, [r1, #16]
 801864e:	42a3      	cmp	r3, r4
 8018650:	4607      	mov	r7, r0
 8018652:	db7e      	blt.n	8018752 <quorem+0x10c>
 8018654:	3c01      	subs	r4, #1
 8018656:	f101 0814 	add.w	r8, r1, #20
 801865a:	00a3      	lsls	r3, r4, #2
 801865c:	f100 0514 	add.w	r5, r0, #20
 8018660:	9300      	str	r3, [sp, #0]
 8018662:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018666:	9301      	str	r3, [sp, #4]
 8018668:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801866c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018670:	3301      	adds	r3, #1
 8018672:	429a      	cmp	r2, r3
 8018674:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018678:	fbb2 f6f3 	udiv	r6, r2, r3
 801867c:	d32e      	bcc.n	80186dc <quorem+0x96>
 801867e:	f04f 0a00 	mov.w	sl, #0
 8018682:	46c4      	mov	ip, r8
 8018684:	46ae      	mov	lr, r5
 8018686:	46d3      	mov	fp, sl
 8018688:	f85c 3b04 	ldr.w	r3, [ip], #4
 801868c:	b298      	uxth	r0, r3
 801868e:	fb06 a000 	mla	r0, r6, r0, sl
 8018692:	0c02      	lsrs	r2, r0, #16
 8018694:	0c1b      	lsrs	r3, r3, #16
 8018696:	fb06 2303 	mla	r3, r6, r3, r2
 801869a:	f8de 2000 	ldr.w	r2, [lr]
 801869e:	b280      	uxth	r0, r0
 80186a0:	b292      	uxth	r2, r2
 80186a2:	1a12      	subs	r2, r2, r0
 80186a4:	445a      	add	r2, fp
 80186a6:	f8de 0000 	ldr.w	r0, [lr]
 80186aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80186ae:	b29b      	uxth	r3, r3
 80186b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80186b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80186b8:	b292      	uxth	r2, r2
 80186ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80186be:	45e1      	cmp	r9, ip
 80186c0:	f84e 2b04 	str.w	r2, [lr], #4
 80186c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80186c8:	d2de      	bcs.n	8018688 <quorem+0x42>
 80186ca:	9b00      	ldr	r3, [sp, #0]
 80186cc:	58eb      	ldr	r3, [r5, r3]
 80186ce:	b92b      	cbnz	r3, 80186dc <quorem+0x96>
 80186d0:	9b01      	ldr	r3, [sp, #4]
 80186d2:	3b04      	subs	r3, #4
 80186d4:	429d      	cmp	r5, r3
 80186d6:	461a      	mov	r2, r3
 80186d8:	d32f      	bcc.n	801873a <quorem+0xf4>
 80186da:	613c      	str	r4, [r7, #16]
 80186dc:	4638      	mov	r0, r7
 80186de:	f001 f97d 	bl	80199dc <__mcmp>
 80186e2:	2800      	cmp	r0, #0
 80186e4:	db25      	blt.n	8018732 <quorem+0xec>
 80186e6:	4629      	mov	r1, r5
 80186e8:	2000      	movs	r0, #0
 80186ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80186ee:	f8d1 c000 	ldr.w	ip, [r1]
 80186f2:	fa1f fe82 	uxth.w	lr, r2
 80186f6:	fa1f f38c 	uxth.w	r3, ip
 80186fa:	eba3 030e 	sub.w	r3, r3, lr
 80186fe:	4403      	add	r3, r0
 8018700:	0c12      	lsrs	r2, r2, #16
 8018702:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8018706:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801870a:	b29b      	uxth	r3, r3
 801870c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018710:	45c1      	cmp	r9, r8
 8018712:	f841 3b04 	str.w	r3, [r1], #4
 8018716:	ea4f 4022 	mov.w	r0, r2, asr #16
 801871a:	d2e6      	bcs.n	80186ea <quorem+0xa4>
 801871c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018720:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018724:	b922      	cbnz	r2, 8018730 <quorem+0xea>
 8018726:	3b04      	subs	r3, #4
 8018728:	429d      	cmp	r5, r3
 801872a:	461a      	mov	r2, r3
 801872c:	d30b      	bcc.n	8018746 <quorem+0x100>
 801872e:	613c      	str	r4, [r7, #16]
 8018730:	3601      	adds	r6, #1
 8018732:	4630      	mov	r0, r6
 8018734:	b003      	add	sp, #12
 8018736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801873a:	6812      	ldr	r2, [r2, #0]
 801873c:	3b04      	subs	r3, #4
 801873e:	2a00      	cmp	r2, #0
 8018740:	d1cb      	bne.n	80186da <quorem+0x94>
 8018742:	3c01      	subs	r4, #1
 8018744:	e7c6      	b.n	80186d4 <quorem+0x8e>
 8018746:	6812      	ldr	r2, [r2, #0]
 8018748:	3b04      	subs	r3, #4
 801874a:	2a00      	cmp	r2, #0
 801874c:	d1ef      	bne.n	801872e <quorem+0xe8>
 801874e:	3c01      	subs	r4, #1
 8018750:	e7ea      	b.n	8018728 <quorem+0xe2>
 8018752:	2000      	movs	r0, #0
 8018754:	e7ee      	b.n	8018734 <quorem+0xee>
	...

08018758 <_dtoa_r>:
 8018758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801875c:	69c7      	ldr	r7, [r0, #28]
 801875e:	b097      	sub	sp, #92	@ 0x5c
 8018760:	ed8d 0b04 	vstr	d0, [sp, #16]
 8018764:	ec55 4b10 	vmov	r4, r5, d0
 8018768:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801876a:	9107      	str	r1, [sp, #28]
 801876c:	4681      	mov	r9, r0
 801876e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018770:	9311      	str	r3, [sp, #68]	@ 0x44
 8018772:	b97f      	cbnz	r7, 8018794 <_dtoa_r+0x3c>
 8018774:	2010      	movs	r0, #16
 8018776:	f000 fe09 	bl	801938c <malloc>
 801877a:	4602      	mov	r2, r0
 801877c:	f8c9 001c 	str.w	r0, [r9, #28]
 8018780:	b920      	cbnz	r0, 801878c <_dtoa_r+0x34>
 8018782:	4ba9      	ldr	r3, [pc, #676]	@ (8018a28 <_dtoa_r+0x2d0>)
 8018784:	21ef      	movs	r1, #239	@ 0xef
 8018786:	48a9      	ldr	r0, [pc, #676]	@ (8018a2c <_dtoa_r+0x2d4>)
 8018788:	f001 fc44 	bl	801a014 <__assert_func>
 801878c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018790:	6007      	str	r7, [r0, #0]
 8018792:	60c7      	str	r7, [r0, #12]
 8018794:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018798:	6819      	ldr	r1, [r3, #0]
 801879a:	b159      	cbz	r1, 80187b4 <_dtoa_r+0x5c>
 801879c:	685a      	ldr	r2, [r3, #4]
 801879e:	604a      	str	r2, [r1, #4]
 80187a0:	2301      	movs	r3, #1
 80187a2:	4093      	lsls	r3, r2
 80187a4:	608b      	str	r3, [r1, #8]
 80187a6:	4648      	mov	r0, r9
 80187a8:	f000 fee6 	bl	8019578 <_Bfree>
 80187ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80187b0:	2200      	movs	r2, #0
 80187b2:	601a      	str	r2, [r3, #0]
 80187b4:	1e2b      	subs	r3, r5, #0
 80187b6:	bfb9      	ittee	lt
 80187b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80187bc:	9305      	strlt	r3, [sp, #20]
 80187be:	2300      	movge	r3, #0
 80187c0:	6033      	strge	r3, [r6, #0]
 80187c2:	9f05      	ldr	r7, [sp, #20]
 80187c4:	4b9a      	ldr	r3, [pc, #616]	@ (8018a30 <_dtoa_r+0x2d8>)
 80187c6:	bfbc      	itt	lt
 80187c8:	2201      	movlt	r2, #1
 80187ca:	6032      	strlt	r2, [r6, #0]
 80187cc:	43bb      	bics	r3, r7
 80187ce:	d112      	bne.n	80187f6 <_dtoa_r+0x9e>
 80187d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80187d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80187d6:	6013      	str	r3, [r2, #0]
 80187d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80187dc:	4323      	orrs	r3, r4
 80187de:	f000 855a 	beq.w	8019296 <_dtoa_r+0xb3e>
 80187e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80187e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8018a44 <_dtoa_r+0x2ec>
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	f000 855c 	beq.w	80192a6 <_dtoa_r+0xb4e>
 80187ee:	f10a 0303 	add.w	r3, sl, #3
 80187f2:	f000 bd56 	b.w	80192a2 <_dtoa_r+0xb4a>
 80187f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80187fa:	2200      	movs	r2, #0
 80187fc:	ec51 0b17 	vmov	r0, r1, d7
 8018800:	2300      	movs	r3, #0
 8018802:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8018806:	f7e8 f987 	bl	8000b18 <__aeabi_dcmpeq>
 801880a:	4680      	mov	r8, r0
 801880c:	b158      	cbz	r0, 8018826 <_dtoa_r+0xce>
 801880e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018810:	2301      	movs	r3, #1
 8018812:	6013      	str	r3, [r2, #0]
 8018814:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018816:	b113      	cbz	r3, 801881e <_dtoa_r+0xc6>
 8018818:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801881a:	4b86      	ldr	r3, [pc, #536]	@ (8018a34 <_dtoa_r+0x2dc>)
 801881c:	6013      	str	r3, [r2, #0]
 801881e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018a48 <_dtoa_r+0x2f0>
 8018822:	f000 bd40 	b.w	80192a6 <_dtoa_r+0xb4e>
 8018826:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801882a:	aa14      	add	r2, sp, #80	@ 0x50
 801882c:	a915      	add	r1, sp, #84	@ 0x54
 801882e:	4648      	mov	r0, r9
 8018830:	f001 f984 	bl	8019b3c <__d2b>
 8018834:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8018838:	9002      	str	r0, [sp, #8]
 801883a:	2e00      	cmp	r6, #0
 801883c:	d078      	beq.n	8018930 <_dtoa_r+0x1d8>
 801883e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018840:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8018844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018848:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801884c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8018850:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8018854:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018858:	4619      	mov	r1, r3
 801885a:	2200      	movs	r2, #0
 801885c:	4b76      	ldr	r3, [pc, #472]	@ (8018a38 <_dtoa_r+0x2e0>)
 801885e:	f7e7 fd3b 	bl	80002d8 <__aeabi_dsub>
 8018862:	a36b      	add	r3, pc, #428	@ (adr r3, 8018a10 <_dtoa_r+0x2b8>)
 8018864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018868:	f7e7 feee 	bl	8000648 <__aeabi_dmul>
 801886c:	a36a      	add	r3, pc, #424	@ (adr r3, 8018a18 <_dtoa_r+0x2c0>)
 801886e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018872:	f7e7 fd33 	bl	80002dc <__adddf3>
 8018876:	4604      	mov	r4, r0
 8018878:	4630      	mov	r0, r6
 801887a:	460d      	mov	r5, r1
 801887c:	f7e7 fe7a 	bl	8000574 <__aeabi_i2d>
 8018880:	a367      	add	r3, pc, #412	@ (adr r3, 8018a20 <_dtoa_r+0x2c8>)
 8018882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018886:	f7e7 fedf 	bl	8000648 <__aeabi_dmul>
 801888a:	4602      	mov	r2, r0
 801888c:	460b      	mov	r3, r1
 801888e:	4620      	mov	r0, r4
 8018890:	4629      	mov	r1, r5
 8018892:	f7e7 fd23 	bl	80002dc <__adddf3>
 8018896:	4604      	mov	r4, r0
 8018898:	460d      	mov	r5, r1
 801889a:	f7e8 f985 	bl	8000ba8 <__aeabi_d2iz>
 801889e:	2200      	movs	r2, #0
 80188a0:	4607      	mov	r7, r0
 80188a2:	2300      	movs	r3, #0
 80188a4:	4620      	mov	r0, r4
 80188a6:	4629      	mov	r1, r5
 80188a8:	f7e8 f940 	bl	8000b2c <__aeabi_dcmplt>
 80188ac:	b140      	cbz	r0, 80188c0 <_dtoa_r+0x168>
 80188ae:	4638      	mov	r0, r7
 80188b0:	f7e7 fe60 	bl	8000574 <__aeabi_i2d>
 80188b4:	4622      	mov	r2, r4
 80188b6:	462b      	mov	r3, r5
 80188b8:	f7e8 f92e 	bl	8000b18 <__aeabi_dcmpeq>
 80188bc:	b900      	cbnz	r0, 80188c0 <_dtoa_r+0x168>
 80188be:	3f01      	subs	r7, #1
 80188c0:	2f16      	cmp	r7, #22
 80188c2:	d852      	bhi.n	801896a <_dtoa_r+0x212>
 80188c4:	4b5d      	ldr	r3, [pc, #372]	@ (8018a3c <_dtoa_r+0x2e4>)
 80188c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80188ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80188d2:	f7e8 f92b 	bl	8000b2c <__aeabi_dcmplt>
 80188d6:	2800      	cmp	r0, #0
 80188d8:	d049      	beq.n	801896e <_dtoa_r+0x216>
 80188da:	3f01      	subs	r7, #1
 80188dc:	2300      	movs	r3, #0
 80188de:	9310      	str	r3, [sp, #64]	@ 0x40
 80188e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80188e2:	1b9b      	subs	r3, r3, r6
 80188e4:	1e5a      	subs	r2, r3, #1
 80188e6:	bf45      	ittet	mi
 80188e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80188ec:	9300      	strmi	r3, [sp, #0]
 80188ee:	2300      	movpl	r3, #0
 80188f0:	2300      	movmi	r3, #0
 80188f2:	9206      	str	r2, [sp, #24]
 80188f4:	bf54      	ite	pl
 80188f6:	9300      	strpl	r3, [sp, #0]
 80188f8:	9306      	strmi	r3, [sp, #24]
 80188fa:	2f00      	cmp	r7, #0
 80188fc:	db39      	blt.n	8018972 <_dtoa_r+0x21a>
 80188fe:	9b06      	ldr	r3, [sp, #24]
 8018900:	970d      	str	r7, [sp, #52]	@ 0x34
 8018902:	443b      	add	r3, r7
 8018904:	9306      	str	r3, [sp, #24]
 8018906:	2300      	movs	r3, #0
 8018908:	9308      	str	r3, [sp, #32]
 801890a:	9b07      	ldr	r3, [sp, #28]
 801890c:	2b09      	cmp	r3, #9
 801890e:	d863      	bhi.n	80189d8 <_dtoa_r+0x280>
 8018910:	2b05      	cmp	r3, #5
 8018912:	bfc4      	itt	gt
 8018914:	3b04      	subgt	r3, #4
 8018916:	9307      	strgt	r3, [sp, #28]
 8018918:	9b07      	ldr	r3, [sp, #28]
 801891a:	f1a3 0302 	sub.w	r3, r3, #2
 801891e:	bfcc      	ite	gt
 8018920:	2400      	movgt	r4, #0
 8018922:	2401      	movle	r4, #1
 8018924:	2b03      	cmp	r3, #3
 8018926:	d863      	bhi.n	80189f0 <_dtoa_r+0x298>
 8018928:	e8df f003 	tbb	[pc, r3]
 801892c:	2b375452 	.word	0x2b375452
 8018930:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8018934:	441e      	add	r6, r3
 8018936:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801893a:	2b20      	cmp	r3, #32
 801893c:	bfc1      	itttt	gt
 801893e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8018942:	409f      	lslgt	r7, r3
 8018944:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8018948:	fa24 f303 	lsrgt.w	r3, r4, r3
 801894c:	bfd6      	itet	le
 801894e:	f1c3 0320 	rsble	r3, r3, #32
 8018952:	ea47 0003 	orrgt.w	r0, r7, r3
 8018956:	fa04 f003 	lslle.w	r0, r4, r3
 801895a:	f7e7 fdfb 	bl	8000554 <__aeabi_ui2d>
 801895e:	2201      	movs	r2, #1
 8018960:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8018964:	3e01      	subs	r6, #1
 8018966:	9212      	str	r2, [sp, #72]	@ 0x48
 8018968:	e776      	b.n	8018858 <_dtoa_r+0x100>
 801896a:	2301      	movs	r3, #1
 801896c:	e7b7      	b.n	80188de <_dtoa_r+0x186>
 801896e:	9010      	str	r0, [sp, #64]	@ 0x40
 8018970:	e7b6      	b.n	80188e0 <_dtoa_r+0x188>
 8018972:	9b00      	ldr	r3, [sp, #0]
 8018974:	1bdb      	subs	r3, r3, r7
 8018976:	9300      	str	r3, [sp, #0]
 8018978:	427b      	negs	r3, r7
 801897a:	9308      	str	r3, [sp, #32]
 801897c:	2300      	movs	r3, #0
 801897e:	930d      	str	r3, [sp, #52]	@ 0x34
 8018980:	e7c3      	b.n	801890a <_dtoa_r+0x1b2>
 8018982:	2301      	movs	r3, #1
 8018984:	9309      	str	r3, [sp, #36]	@ 0x24
 8018986:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018988:	eb07 0b03 	add.w	fp, r7, r3
 801898c:	f10b 0301 	add.w	r3, fp, #1
 8018990:	2b01      	cmp	r3, #1
 8018992:	9303      	str	r3, [sp, #12]
 8018994:	bfb8      	it	lt
 8018996:	2301      	movlt	r3, #1
 8018998:	e006      	b.n	80189a8 <_dtoa_r+0x250>
 801899a:	2301      	movs	r3, #1
 801899c:	9309      	str	r3, [sp, #36]	@ 0x24
 801899e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80189a0:	2b00      	cmp	r3, #0
 80189a2:	dd28      	ble.n	80189f6 <_dtoa_r+0x29e>
 80189a4:	469b      	mov	fp, r3
 80189a6:	9303      	str	r3, [sp, #12]
 80189a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80189ac:	2100      	movs	r1, #0
 80189ae:	2204      	movs	r2, #4
 80189b0:	f102 0514 	add.w	r5, r2, #20
 80189b4:	429d      	cmp	r5, r3
 80189b6:	d926      	bls.n	8018a06 <_dtoa_r+0x2ae>
 80189b8:	6041      	str	r1, [r0, #4]
 80189ba:	4648      	mov	r0, r9
 80189bc:	f000 fd9c 	bl	80194f8 <_Balloc>
 80189c0:	4682      	mov	sl, r0
 80189c2:	2800      	cmp	r0, #0
 80189c4:	d142      	bne.n	8018a4c <_dtoa_r+0x2f4>
 80189c6:	4b1e      	ldr	r3, [pc, #120]	@ (8018a40 <_dtoa_r+0x2e8>)
 80189c8:	4602      	mov	r2, r0
 80189ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80189ce:	e6da      	b.n	8018786 <_dtoa_r+0x2e>
 80189d0:	2300      	movs	r3, #0
 80189d2:	e7e3      	b.n	801899c <_dtoa_r+0x244>
 80189d4:	2300      	movs	r3, #0
 80189d6:	e7d5      	b.n	8018984 <_dtoa_r+0x22c>
 80189d8:	2401      	movs	r4, #1
 80189da:	2300      	movs	r3, #0
 80189dc:	9307      	str	r3, [sp, #28]
 80189de:	9409      	str	r4, [sp, #36]	@ 0x24
 80189e0:	f04f 3bff 	mov.w	fp, #4294967295
 80189e4:	2200      	movs	r2, #0
 80189e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80189ea:	2312      	movs	r3, #18
 80189ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80189ee:	e7db      	b.n	80189a8 <_dtoa_r+0x250>
 80189f0:	2301      	movs	r3, #1
 80189f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80189f4:	e7f4      	b.n	80189e0 <_dtoa_r+0x288>
 80189f6:	f04f 0b01 	mov.w	fp, #1
 80189fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80189fe:	465b      	mov	r3, fp
 8018a00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8018a04:	e7d0      	b.n	80189a8 <_dtoa_r+0x250>
 8018a06:	3101      	adds	r1, #1
 8018a08:	0052      	lsls	r2, r2, #1
 8018a0a:	e7d1      	b.n	80189b0 <_dtoa_r+0x258>
 8018a0c:	f3af 8000 	nop.w
 8018a10:	636f4361 	.word	0x636f4361
 8018a14:	3fd287a7 	.word	0x3fd287a7
 8018a18:	8b60c8b3 	.word	0x8b60c8b3
 8018a1c:	3fc68a28 	.word	0x3fc68a28
 8018a20:	509f79fb 	.word	0x509f79fb
 8018a24:	3fd34413 	.word	0x3fd34413
 8018a28:	0801ca71 	.word	0x0801ca71
 8018a2c:	0801ca88 	.word	0x0801ca88
 8018a30:	7ff00000 	.word	0x7ff00000
 8018a34:	0801ca41 	.word	0x0801ca41
 8018a38:	3ff80000 	.word	0x3ff80000
 8018a3c:	0801cbd8 	.word	0x0801cbd8
 8018a40:	0801cae0 	.word	0x0801cae0
 8018a44:	0801ca6d 	.word	0x0801ca6d
 8018a48:	0801ca40 	.word	0x0801ca40
 8018a4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018a50:	6018      	str	r0, [r3, #0]
 8018a52:	9b03      	ldr	r3, [sp, #12]
 8018a54:	2b0e      	cmp	r3, #14
 8018a56:	f200 80a1 	bhi.w	8018b9c <_dtoa_r+0x444>
 8018a5a:	2c00      	cmp	r4, #0
 8018a5c:	f000 809e 	beq.w	8018b9c <_dtoa_r+0x444>
 8018a60:	2f00      	cmp	r7, #0
 8018a62:	dd33      	ble.n	8018acc <_dtoa_r+0x374>
 8018a64:	4b9c      	ldr	r3, [pc, #624]	@ (8018cd8 <_dtoa_r+0x580>)
 8018a66:	f007 020f 	and.w	r2, r7, #15
 8018a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018a6e:	ed93 7b00 	vldr	d7, [r3]
 8018a72:	05f8      	lsls	r0, r7, #23
 8018a74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018a78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8018a7c:	d516      	bpl.n	8018aac <_dtoa_r+0x354>
 8018a7e:	4b97      	ldr	r3, [pc, #604]	@ (8018cdc <_dtoa_r+0x584>)
 8018a80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018a84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018a88:	f7e7 ff08 	bl	800089c <__aeabi_ddiv>
 8018a8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018a90:	f004 040f 	and.w	r4, r4, #15
 8018a94:	2603      	movs	r6, #3
 8018a96:	4d91      	ldr	r5, [pc, #580]	@ (8018cdc <_dtoa_r+0x584>)
 8018a98:	b954      	cbnz	r4, 8018ab0 <_dtoa_r+0x358>
 8018a9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018a9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018aa2:	f7e7 fefb 	bl	800089c <__aeabi_ddiv>
 8018aa6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018aaa:	e028      	b.n	8018afe <_dtoa_r+0x3a6>
 8018aac:	2602      	movs	r6, #2
 8018aae:	e7f2      	b.n	8018a96 <_dtoa_r+0x33e>
 8018ab0:	07e1      	lsls	r1, r4, #31
 8018ab2:	d508      	bpl.n	8018ac6 <_dtoa_r+0x36e>
 8018ab4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018ab8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018abc:	f7e7 fdc4 	bl	8000648 <__aeabi_dmul>
 8018ac0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018ac4:	3601      	adds	r6, #1
 8018ac6:	1064      	asrs	r4, r4, #1
 8018ac8:	3508      	adds	r5, #8
 8018aca:	e7e5      	b.n	8018a98 <_dtoa_r+0x340>
 8018acc:	f000 80af 	beq.w	8018c2e <_dtoa_r+0x4d6>
 8018ad0:	427c      	negs	r4, r7
 8018ad2:	4b81      	ldr	r3, [pc, #516]	@ (8018cd8 <_dtoa_r+0x580>)
 8018ad4:	4d81      	ldr	r5, [pc, #516]	@ (8018cdc <_dtoa_r+0x584>)
 8018ad6:	f004 020f 	and.w	r2, r4, #15
 8018ada:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ae2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018ae6:	f7e7 fdaf 	bl	8000648 <__aeabi_dmul>
 8018aea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018aee:	1124      	asrs	r4, r4, #4
 8018af0:	2300      	movs	r3, #0
 8018af2:	2602      	movs	r6, #2
 8018af4:	2c00      	cmp	r4, #0
 8018af6:	f040 808f 	bne.w	8018c18 <_dtoa_r+0x4c0>
 8018afa:	2b00      	cmp	r3, #0
 8018afc:	d1d3      	bne.n	8018aa6 <_dtoa_r+0x34e>
 8018afe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018b00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018b04:	2b00      	cmp	r3, #0
 8018b06:	f000 8094 	beq.w	8018c32 <_dtoa_r+0x4da>
 8018b0a:	4b75      	ldr	r3, [pc, #468]	@ (8018ce0 <_dtoa_r+0x588>)
 8018b0c:	2200      	movs	r2, #0
 8018b0e:	4620      	mov	r0, r4
 8018b10:	4629      	mov	r1, r5
 8018b12:	f7e8 f80b 	bl	8000b2c <__aeabi_dcmplt>
 8018b16:	2800      	cmp	r0, #0
 8018b18:	f000 808b 	beq.w	8018c32 <_dtoa_r+0x4da>
 8018b1c:	9b03      	ldr	r3, [sp, #12]
 8018b1e:	2b00      	cmp	r3, #0
 8018b20:	f000 8087 	beq.w	8018c32 <_dtoa_r+0x4da>
 8018b24:	f1bb 0f00 	cmp.w	fp, #0
 8018b28:	dd34      	ble.n	8018b94 <_dtoa_r+0x43c>
 8018b2a:	4620      	mov	r0, r4
 8018b2c:	4b6d      	ldr	r3, [pc, #436]	@ (8018ce4 <_dtoa_r+0x58c>)
 8018b2e:	2200      	movs	r2, #0
 8018b30:	4629      	mov	r1, r5
 8018b32:	f7e7 fd89 	bl	8000648 <__aeabi_dmul>
 8018b36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018b3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8018b3e:	3601      	adds	r6, #1
 8018b40:	465c      	mov	r4, fp
 8018b42:	4630      	mov	r0, r6
 8018b44:	f7e7 fd16 	bl	8000574 <__aeabi_i2d>
 8018b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b4c:	f7e7 fd7c 	bl	8000648 <__aeabi_dmul>
 8018b50:	4b65      	ldr	r3, [pc, #404]	@ (8018ce8 <_dtoa_r+0x590>)
 8018b52:	2200      	movs	r2, #0
 8018b54:	f7e7 fbc2 	bl	80002dc <__adddf3>
 8018b58:	4605      	mov	r5, r0
 8018b5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018b5e:	2c00      	cmp	r4, #0
 8018b60:	d16a      	bne.n	8018c38 <_dtoa_r+0x4e0>
 8018b62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018b66:	4b61      	ldr	r3, [pc, #388]	@ (8018cec <_dtoa_r+0x594>)
 8018b68:	2200      	movs	r2, #0
 8018b6a:	f7e7 fbb5 	bl	80002d8 <__aeabi_dsub>
 8018b6e:	4602      	mov	r2, r0
 8018b70:	460b      	mov	r3, r1
 8018b72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018b76:	462a      	mov	r2, r5
 8018b78:	4633      	mov	r3, r6
 8018b7a:	f7e7 fff5 	bl	8000b68 <__aeabi_dcmpgt>
 8018b7e:	2800      	cmp	r0, #0
 8018b80:	f040 8298 	bne.w	80190b4 <_dtoa_r+0x95c>
 8018b84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018b88:	462a      	mov	r2, r5
 8018b8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8018b8e:	f7e7 ffcd 	bl	8000b2c <__aeabi_dcmplt>
 8018b92:	bb38      	cbnz	r0, 8018be4 <_dtoa_r+0x48c>
 8018b94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018b98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8018b9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018b9e:	2b00      	cmp	r3, #0
 8018ba0:	f2c0 8157 	blt.w	8018e52 <_dtoa_r+0x6fa>
 8018ba4:	2f0e      	cmp	r7, #14
 8018ba6:	f300 8154 	bgt.w	8018e52 <_dtoa_r+0x6fa>
 8018baa:	4b4b      	ldr	r3, [pc, #300]	@ (8018cd8 <_dtoa_r+0x580>)
 8018bac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018bb0:	ed93 7b00 	vldr	d7, [r3]
 8018bb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	ed8d 7b00 	vstr	d7, [sp]
 8018bbc:	f280 80e5 	bge.w	8018d8a <_dtoa_r+0x632>
 8018bc0:	9b03      	ldr	r3, [sp, #12]
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	f300 80e1 	bgt.w	8018d8a <_dtoa_r+0x632>
 8018bc8:	d10c      	bne.n	8018be4 <_dtoa_r+0x48c>
 8018bca:	4b48      	ldr	r3, [pc, #288]	@ (8018cec <_dtoa_r+0x594>)
 8018bcc:	2200      	movs	r2, #0
 8018bce:	ec51 0b17 	vmov	r0, r1, d7
 8018bd2:	f7e7 fd39 	bl	8000648 <__aeabi_dmul>
 8018bd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018bda:	f7e7 ffbb 	bl	8000b54 <__aeabi_dcmpge>
 8018bde:	2800      	cmp	r0, #0
 8018be0:	f000 8266 	beq.w	80190b0 <_dtoa_r+0x958>
 8018be4:	2400      	movs	r4, #0
 8018be6:	4625      	mov	r5, r4
 8018be8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018bea:	4656      	mov	r6, sl
 8018bec:	ea6f 0803 	mvn.w	r8, r3
 8018bf0:	2700      	movs	r7, #0
 8018bf2:	4621      	mov	r1, r4
 8018bf4:	4648      	mov	r0, r9
 8018bf6:	f000 fcbf 	bl	8019578 <_Bfree>
 8018bfa:	2d00      	cmp	r5, #0
 8018bfc:	f000 80bd 	beq.w	8018d7a <_dtoa_r+0x622>
 8018c00:	b12f      	cbz	r7, 8018c0e <_dtoa_r+0x4b6>
 8018c02:	42af      	cmp	r7, r5
 8018c04:	d003      	beq.n	8018c0e <_dtoa_r+0x4b6>
 8018c06:	4639      	mov	r1, r7
 8018c08:	4648      	mov	r0, r9
 8018c0a:	f000 fcb5 	bl	8019578 <_Bfree>
 8018c0e:	4629      	mov	r1, r5
 8018c10:	4648      	mov	r0, r9
 8018c12:	f000 fcb1 	bl	8019578 <_Bfree>
 8018c16:	e0b0      	b.n	8018d7a <_dtoa_r+0x622>
 8018c18:	07e2      	lsls	r2, r4, #31
 8018c1a:	d505      	bpl.n	8018c28 <_dtoa_r+0x4d0>
 8018c1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018c20:	f7e7 fd12 	bl	8000648 <__aeabi_dmul>
 8018c24:	3601      	adds	r6, #1
 8018c26:	2301      	movs	r3, #1
 8018c28:	1064      	asrs	r4, r4, #1
 8018c2a:	3508      	adds	r5, #8
 8018c2c:	e762      	b.n	8018af4 <_dtoa_r+0x39c>
 8018c2e:	2602      	movs	r6, #2
 8018c30:	e765      	b.n	8018afe <_dtoa_r+0x3a6>
 8018c32:	9c03      	ldr	r4, [sp, #12]
 8018c34:	46b8      	mov	r8, r7
 8018c36:	e784      	b.n	8018b42 <_dtoa_r+0x3ea>
 8018c38:	4b27      	ldr	r3, [pc, #156]	@ (8018cd8 <_dtoa_r+0x580>)
 8018c3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018c3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018c40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018c44:	4454      	add	r4, sl
 8018c46:	2900      	cmp	r1, #0
 8018c48:	d054      	beq.n	8018cf4 <_dtoa_r+0x59c>
 8018c4a:	4929      	ldr	r1, [pc, #164]	@ (8018cf0 <_dtoa_r+0x598>)
 8018c4c:	2000      	movs	r0, #0
 8018c4e:	f7e7 fe25 	bl	800089c <__aeabi_ddiv>
 8018c52:	4633      	mov	r3, r6
 8018c54:	462a      	mov	r2, r5
 8018c56:	f7e7 fb3f 	bl	80002d8 <__aeabi_dsub>
 8018c5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018c5e:	4656      	mov	r6, sl
 8018c60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018c64:	f7e7 ffa0 	bl	8000ba8 <__aeabi_d2iz>
 8018c68:	4605      	mov	r5, r0
 8018c6a:	f7e7 fc83 	bl	8000574 <__aeabi_i2d>
 8018c6e:	4602      	mov	r2, r0
 8018c70:	460b      	mov	r3, r1
 8018c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018c76:	f7e7 fb2f 	bl	80002d8 <__aeabi_dsub>
 8018c7a:	3530      	adds	r5, #48	@ 0x30
 8018c7c:	4602      	mov	r2, r0
 8018c7e:	460b      	mov	r3, r1
 8018c80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018c84:	f806 5b01 	strb.w	r5, [r6], #1
 8018c88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018c8c:	f7e7 ff4e 	bl	8000b2c <__aeabi_dcmplt>
 8018c90:	2800      	cmp	r0, #0
 8018c92:	d172      	bne.n	8018d7a <_dtoa_r+0x622>
 8018c94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018c98:	4911      	ldr	r1, [pc, #68]	@ (8018ce0 <_dtoa_r+0x588>)
 8018c9a:	2000      	movs	r0, #0
 8018c9c:	f7e7 fb1c 	bl	80002d8 <__aeabi_dsub>
 8018ca0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018ca4:	f7e7 ff42 	bl	8000b2c <__aeabi_dcmplt>
 8018ca8:	2800      	cmp	r0, #0
 8018caa:	f040 80b4 	bne.w	8018e16 <_dtoa_r+0x6be>
 8018cae:	42a6      	cmp	r6, r4
 8018cb0:	f43f af70 	beq.w	8018b94 <_dtoa_r+0x43c>
 8018cb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8018ce4 <_dtoa_r+0x58c>)
 8018cba:	2200      	movs	r2, #0
 8018cbc:	f7e7 fcc4 	bl	8000648 <__aeabi_dmul>
 8018cc0:	4b08      	ldr	r3, [pc, #32]	@ (8018ce4 <_dtoa_r+0x58c>)
 8018cc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018cc6:	2200      	movs	r2, #0
 8018cc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018ccc:	f7e7 fcbc 	bl	8000648 <__aeabi_dmul>
 8018cd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018cd4:	e7c4      	b.n	8018c60 <_dtoa_r+0x508>
 8018cd6:	bf00      	nop
 8018cd8:	0801cbd8 	.word	0x0801cbd8
 8018cdc:	0801cbb0 	.word	0x0801cbb0
 8018ce0:	3ff00000 	.word	0x3ff00000
 8018ce4:	40240000 	.word	0x40240000
 8018ce8:	401c0000 	.word	0x401c0000
 8018cec:	40140000 	.word	0x40140000
 8018cf0:	3fe00000 	.word	0x3fe00000
 8018cf4:	4631      	mov	r1, r6
 8018cf6:	4628      	mov	r0, r5
 8018cf8:	f7e7 fca6 	bl	8000648 <__aeabi_dmul>
 8018cfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018d00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8018d02:	4656      	mov	r6, sl
 8018d04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d08:	f7e7 ff4e 	bl	8000ba8 <__aeabi_d2iz>
 8018d0c:	4605      	mov	r5, r0
 8018d0e:	f7e7 fc31 	bl	8000574 <__aeabi_i2d>
 8018d12:	4602      	mov	r2, r0
 8018d14:	460b      	mov	r3, r1
 8018d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d1a:	f7e7 fadd 	bl	80002d8 <__aeabi_dsub>
 8018d1e:	3530      	adds	r5, #48	@ 0x30
 8018d20:	f806 5b01 	strb.w	r5, [r6], #1
 8018d24:	4602      	mov	r2, r0
 8018d26:	460b      	mov	r3, r1
 8018d28:	42a6      	cmp	r6, r4
 8018d2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018d2e:	f04f 0200 	mov.w	r2, #0
 8018d32:	d124      	bne.n	8018d7e <_dtoa_r+0x626>
 8018d34:	4baf      	ldr	r3, [pc, #700]	@ (8018ff4 <_dtoa_r+0x89c>)
 8018d36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018d3a:	f7e7 facf 	bl	80002dc <__adddf3>
 8018d3e:	4602      	mov	r2, r0
 8018d40:	460b      	mov	r3, r1
 8018d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d46:	f7e7 ff0f 	bl	8000b68 <__aeabi_dcmpgt>
 8018d4a:	2800      	cmp	r0, #0
 8018d4c:	d163      	bne.n	8018e16 <_dtoa_r+0x6be>
 8018d4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018d52:	49a8      	ldr	r1, [pc, #672]	@ (8018ff4 <_dtoa_r+0x89c>)
 8018d54:	2000      	movs	r0, #0
 8018d56:	f7e7 fabf 	bl	80002d8 <__aeabi_dsub>
 8018d5a:	4602      	mov	r2, r0
 8018d5c:	460b      	mov	r3, r1
 8018d5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d62:	f7e7 fee3 	bl	8000b2c <__aeabi_dcmplt>
 8018d66:	2800      	cmp	r0, #0
 8018d68:	f43f af14 	beq.w	8018b94 <_dtoa_r+0x43c>
 8018d6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8018d6e:	1e73      	subs	r3, r6, #1
 8018d70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018d72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018d76:	2b30      	cmp	r3, #48	@ 0x30
 8018d78:	d0f8      	beq.n	8018d6c <_dtoa_r+0x614>
 8018d7a:	4647      	mov	r7, r8
 8018d7c:	e03b      	b.n	8018df6 <_dtoa_r+0x69e>
 8018d7e:	4b9e      	ldr	r3, [pc, #632]	@ (8018ff8 <_dtoa_r+0x8a0>)
 8018d80:	f7e7 fc62 	bl	8000648 <__aeabi_dmul>
 8018d84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018d88:	e7bc      	b.n	8018d04 <_dtoa_r+0x5ac>
 8018d8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018d8e:	4656      	mov	r6, sl
 8018d90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018d94:	4620      	mov	r0, r4
 8018d96:	4629      	mov	r1, r5
 8018d98:	f7e7 fd80 	bl	800089c <__aeabi_ddiv>
 8018d9c:	f7e7 ff04 	bl	8000ba8 <__aeabi_d2iz>
 8018da0:	4680      	mov	r8, r0
 8018da2:	f7e7 fbe7 	bl	8000574 <__aeabi_i2d>
 8018da6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018daa:	f7e7 fc4d 	bl	8000648 <__aeabi_dmul>
 8018dae:	4602      	mov	r2, r0
 8018db0:	460b      	mov	r3, r1
 8018db2:	4620      	mov	r0, r4
 8018db4:	4629      	mov	r1, r5
 8018db6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8018dba:	f7e7 fa8d 	bl	80002d8 <__aeabi_dsub>
 8018dbe:	f806 4b01 	strb.w	r4, [r6], #1
 8018dc2:	9d03      	ldr	r5, [sp, #12]
 8018dc4:	eba6 040a 	sub.w	r4, r6, sl
 8018dc8:	42a5      	cmp	r5, r4
 8018dca:	4602      	mov	r2, r0
 8018dcc:	460b      	mov	r3, r1
 8018dce:	d133      	bne.n	8018e38 <_dtoa_r+0x6e0>
 8018dd0:	f7e7 fa84 	bl	80002dc <__adddf3>
 8018dd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018dd8:	4604      	mov	r4, r0
 8018dda:	460d      	mov	r5, r1
 8018ddc:	f7e7 fec4 	bl	8000b68 <__aeabi_dcmpgt>
 8018de0:	b9c0      	cbnz	r0, 8018e14 <_dtoa_r+0x6bc>
 8018de2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018de6:	4620      	mov	r0, r4
 8018de8:	4629      	mov	r1, r5
 8018dea:	f7e7 fe95 	bl	8000b18 <__aeabi_dcmpeq>
 8018dee:	b110      	cbz	r0, 8018df6 <_dtoa_r+0x69e>
 8018df0:	f018 0f01 	tst.w	r8, #1
 8018df4:	d10e      	bne.n	8018e14 <_dtoa_r+0x6bc>
 8018df6:	9902      	ldr	r1, [sp, #8]
 8018df8:	4648      	mov	r0, r9
 8018dfa:	f000 fbbd 	bl	8019578 <_Bfree>
 8018dfe:	2300      	movs	r3, #0
 8018e00:	7033      	strb	r3, [r6, #0]
 8018e02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018e04:	3701      	adds	r7, #1
 8018e06:	601f      	str	r7, [r3, #0]
 8018e08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	f000 824b 	beq.w	80192a6 <_dtoa_r+0xb4e>
 8018e10:	601e      	str	r6, [r3, #0]
 8018e12:	e248      	b.n	80192a6 <_dtoa_r+0xb4e>
 8018e14:	46b8      	mov	r8, r7
 8018e16:	4633      	mov	r3, r6
 8018e18:	461e      	mov	r6, r3
 8018e1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018e1e:	2a39      	cmp	r2, #57	@ 0x39
 8018e20:	d106      	bne.n	8018e30 <_dtoa_r+0x6d8>
 8018e22:	459a      	cmp	sl, r3
 8018e24:	d1f8      	bne.n	8018e18 <_dtoa_r+0x6c0>
 8018e26:	2230      	movs	r2, #48	@ 0x30
 8018e28:	f108 0801 	add.w	r8, r8, #1
 8018e2c:	f88a 2000 	strb.w	r2, [sl]
 8018e30:	781a      	ldrb	r2, [r3, #0]
 8018e32:	3201      	adds	r2, #1
 8018e34:	701a      	strb	r2, [r3, #0]
 8018e36:	e7a0      	b.n	8018d7a <_dtoa_r+0x622>
 8018e38:	4b6f      	ldr	r3, [pc, #444]	@ (8018ff8 <_dtoa_r+0x8a0>)
 8018e3a:	2200      	movs	r2, #0
 8018e3c:	f7e7 fc04 	bl	8000648 <__aeabi_dmul>
 8018e40:	2200      	movs	r2, #0
 8018e42:	2300      	movs	r3, #0
 8018e44:	4604      	mov	r4, r0
 8018e46:	460d      	mov	r5, r1
 8018e48:	f7e7 fe66 	bl	8000b18 <__aeabi_dcmpeq>
 8018e4c:	2800      	cmp	r0, #0
 8018e4e:	d09f      	beq.n	8018d90 <_dtoa_r+0x638>
 8018e50:	e7d1      	b.n	8018df6 <_dtoa_r+0x69e>
 8018e52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018e54:	2a00      	cmp	r2, #0
 8018e56:	f000 80ea 	beq.w	801902e <_dtoa_r+0x8d6>
 8018e5a:	9a07      	ldr	r2, [sp, #28]
 8018e5c:	2a01      	cmp	r2, #1
 8018e5e:	f300 80cd 	bgt.w	8018ffc <_dtoa_r+0x8a4>
 8018e62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018e64:	2a00      	cmp	r2, #0
 8018e66:	f000 80c1 	beq.w	8018fec <_dtoa_r+0x894>
 8018e6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8018e6e:	9c08      	ldr	r4, [sp, #32]
 8018e70:	9e00      	ldr	r6, [sp, #0]
 8018e72:	9a00      	ldr	r2, [sp, #0]
 8018e74:	441a      	add	r2, r3
 8018e76:	9200      	str	r2, [sp, #0]
 8018e78:	9a06      	ldr	r2, [sp, #24]
 8018e7a:	2101      	movs	r1, #1
 8018e7c:	441a      	add	r2, r3
 8018e7e:	4648      	mov	r0, r9
 8018e80:	9206      	str	r2, [sp, #24]
 8018e82:	f000 fc2d 	bl	80196e0 <__i2b>
 8018e86:	4605      	mov	r5, r0
 8018e88:	b166      	cbz	r6, 8018ea4 <_dtoa_r+0x74c>
 8018e8a:	9b06      	ldr	r3, [sp, #24]
 8018e8c:	2b00      	cmp	r3, #0
 8018e8e:	dd09      	ble.n	8018ea4 <_dtoa_r+0x74c>
 8018e90:	42b3      	cmp	r3, r6
 8018e92:	9a00      	ldr	r2, [sp, #0]
 8018e94:	bfa8      	it	ge
 8018e96:	4633      	movge	r3, r6
 8018e98:	1ad2      	subs	r2, r2, r3
 8018e9a:	9200      	str	r2, [sp, #0]
 8018e9c:	9a06      	ldr	r2, [sp, #24]
 8018e9e:	1af6      	subs	r6, r6, r3
 8018ea0:	1ad3      	subs	r3, r2, r3
 8018ea2:	9306      	str	r3, [sp, #24]
 8018ea4:	9b08      	ldr	r3, [sp, #32]
 8018ea6:	b30b      	cbz	r3, 8018eec <_dtoa_r+0x794>
 8018ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018eaa:	2b00      	cmp	r3, #0
 8018eac:	f000 80c6 	beq.w	801903c <_dtoa_r+0x8e4>
 8018eb0:	2c00      	cmp	r4, #0
 8018eb2:	f000 80c0 	beq.w	8019036 <_dtoa_r+0x8de>
 8018eb6:	4629      	mov	r1, r5
 8018eb8:	4622      	mov	r2, r4
 8018eba:	4648      	mov	r0, r9
 8018ebc:	f000 fcc8 	bl	8019850 <__pow5mult>
 8018ec0:	9a02      	ldr	r2, [sp, #8]
 8018ec2:	4601      	mov	r1, r0
 8018ec4:	4605      	mov	r5, r0
 8018ec6:	4648      	mov	r0, r9
 8018ec8:	f000 fc20 	bl	801970c <__multiply>
 8018ecc:	9902      	ldr	r1, [sp, #8]
 8018ece:	4680      	mov	r8, r0
 8018ed0:	4648      	mov	r0, r9
 8018ed2:	f000 fb51 	bl	8019578 <_Bfree>
 8018ed6:	9b08      	ldr	r3, [sp, #32]
 8018ed8:	1b1b      	subs	r3, r3, r4
 8018eda:	9308      	str	r3, [sp, #32]
 8018edc:	f000 80b1 	beq.w	8019042 <_dtoa_r+0x8ea>
 8018ee0:	9a08      	ldr	r2, [sp, #32]
 8018ee2:	4641      	mov	r1, r8
 8018ee4:	4648      	mov	r0, r9
 8018ee6:	f000 fcb3 	bl	8019850 <__pow5mult>
 8018eea:	9002      	str	r0, [sp, #8]
 8018eec:	2101      	movs	r1, #1
 8018eee:	4648      	mov	r0, r9
 8018ef0:	f000 fbf6 	bl	80196e0 <__i2b>
 8018ef4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018ef6:	4604      	mov	r4, r0
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	f000 81d8 	beq.w	80192ae <_dtoa_r+0xb56>
 8018efe:	461a      	mov	r2, r3
 8018f00:	4601      	mov	r1, r0
 8018f02:	4648      	mov	r0, r9
 8018f04:	f000 fca4 	bl	8019850 <__pow5mult>
 8018f08:	9b07      	ldr	r3, [sp, #28]
 8018f0a:	2b01      	cmp	r3, #1
 8018f0c:	4604      	mov	r4, r0
 8018f0e:	f300 809f 	bgt.w	8019050 <_dtoa_r+0x8f8>
 8018f12:	9b04      	ldr	r3, [sp, #16]
 8018f14:	2b00      	cmp	r3, #0
 8018f16:	f040 8097 	bne.w	8019048 <_dtoa_r+0x8f0>
 8018f1a:	9b05      	ldr	r3, [sp, #20]
 8018f1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018f20:	2b00      	cmp	r3, #0
 8018f22:	f040 8093 	bne.w	801904c <_dtoa_r+0x8f4>
 8018f26:	9b05      	ldr	r3, [sp, #20]
 8018f28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018f2c:	0d1b      	lsrs	r3, r3, #20
 8018f2e:	051b      	lsls	r3, r3, #20
 8018f30:	b133      	cbz	r3, 8018f40 <_dtoa_r+0x7e8>
 8018f32:	9b00      	ldr	r3, [sp, #0]
 8018f34:	3301      	adds	r3, #1
 8018f36:	9300      	str	r3, [sp, #0]
 8018f38:	9b06      	ldr	r3, [sp, #24]
 8018f3a:	3301      	adds	r3, #1
 8018f3c:	9306      	str	r3, [sp, #24]
 8018f3e:	2301      	movs	r3, #1
 8018f40:	9308      	str	r3, [sp, #32]
 8018f42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018f44:	2b00      	cmp	r3, #0
 8018f46:	f000 81b8 	beq.w	80192ba <_dtoa_r+0xb62>
 8018f4a:	6923      	ldr	r3, [r4, #16]
 8018f4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018f50:	6918      	ldr	r0, [r3, #16]
 8018f52:	f000 fb79 	bl	8019648 <__hi0bits>
 8018f56:	f1c0 0020 	rsb	r0, r0, #32
 8018f5a:	9b06      	ldr	r3, [sp, #24]
 8018f5c:	4418      	add	r0, r3
 8018f5e:	f010 001f 	ands.w	r0, r0, #31
 8018f62:	f000 8082 	beq.w	801906a <_dtoa_r+0x912>
 8018f66:	f1c0 0320 	rsb	r3, r0, #32
 8018f6a:	2b04      	cmp	r3, #4
 8018f6c:	dd73      	ble.n	8019056 <_dtoa_r+0x8fe>
 8018f6e:	9b00      	ldr	r3, [sp, #0]
 8018f70:	f1c0 001c 	rsb	r0, r0, #28
 8018f74:	4403      	add	r3, r0
 8018f76:	9300      	str	r3, [sp, #0]
 8018f78:	9b06      	ldr	r3, [sp, #24]
 8018f7a:	4403      	add	r3, r0
 8018f7c:	4406      	add	r6, r0
 8018f7e:	9306      	str	r3, [sp, #24]
 8018f80:	9b00      	ldr	r3, [sp, #0]
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	dd05      	ble.n	8018f92 <_dtoa_r+0x83a>
 8018f86:	9902      	ldr	r1, [sp, #8]
 8018f88:	461a      	mov	r2, r3
 8018f8a:	4648      	mov	r0, r9
 8018f8c:	f000 fcba 	bl	8019904 <__lshift>
 8018f90:	9002      	str	r0, [sp, #8]
 8018f92:	9b06      	ldr	r3, [sp, #24]
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	dd05      	ble.n	8018fa4 <_dtoa_r+0x84c>
 8018f98:	4621      	mov	r1, r4
 8018f9a:	461a      	mov	r2, r3
 8018f9c:	4648      	mov	r0, r9
 8018f9e:	f000 fcb1 	bl	8019904 <__lshift>
 8018fa2:	4604      	mov	r4, r0
 8018fa4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d061      	beq.n	801906e <_dtoa_r+0x916>
 8018faa:	9802      	ldr	r0, [sp, #8]
 8018fac:	4621      	mov	r1, r4
 8018fae:	f000 fd15 	bl	80199dc <__mcmp>
 8018fb2:	2800      	cmp	r0, #0
 8018fb4:	da5b      	bge.n	801906e <_dtoa_r+0x916>
 8018fb6:	2300      	movs	r3, #0
 8018fb8:	9902      	ldr	r1, [sp, #8]
 8018fba:	220a      	movs	r2, #10
 8018fbc:	4648      	mov	r0, r9
 8018fbe:	f000 fafd 	bl	80195bc <__multadd>
 8018fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fc4:	9002      	str	r0, [sp, #8]
 8018fc6:	f107 38ff 	add.w	r8, r7, #4294967295
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	f000 8177 	beq.w	80192be <_dtoa_r+0xb66>
 8018fd0:	4629      	mov	r1, r5
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	220a      	movs	r2, #10
 8018fd6:	4648      	mov	r0, r9
 8018fd8:	f000 faf0 	bl	80195bc <__multadd>
 8018fdc:	f1bb 0f00 	cmp.w	fp, #0
 8018fe0:	4605      	mov	r5, r0
 8018fe2:	dc6f      	bgt.n	80190c4 <_dtoa_r+0x96c>
 8018fe4:	9b07      	ldr	r3, [sp, #28]
 8018fe6:	2b02      	cmp	r3, #2
 8018fe8:	dc49      	bgt.n	801907e <_dtoa_r+0x926>
 8018fea:	e06b      	b.n	80190c4 <_dtoa_r+0x96c>
 8018fec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018fee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8018ff2:	e73c      	b.n	8018e6e <_dtoa_r+0x716>
 8018ff4:	3fe00000 	.word	0x3fe00000
 8018ff8:	40240000 	.word	0x40240000
 8018ffc:	9b03      	ldr	r3, [sp, #12]
 8018ffe:	1e5c      	subs	r4, r3, #1
 8019000:	9b08      	ldr	r3, [sp, #32]
 8019002:	42a3      	cmp	r3, r4
 8019004:	db09      	blt.n	801901a <_dtoa_r+0x8c2>
 8019006:	1b1c      	subs	r4, r3, r4
 8019008:	9b03      	ldr	r3, [sp, #12]
 801900a:	2b00      	cmp	r3, #0
 801900c:	f6bf af30 	bge.w	8018e70 <_dtoa_r+0x718>
 8019010:	9b00      	ldr	r3, [sp, #0]
 8019012:	9a03      	ldr	r2, [sp, #12]
 8019014:	1a9e      	subs	r6, r3, r2
 8019016:	2300      	movs	r3, #0
 8019018:	e72b      	b.n	8018e72 <_dtoa_r+0x71a>
 801901a:	9b08      	ldr	r3, [sp, #32]
 801901c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801901e:	9408      	str	r4, [sp, #32]
 8019020:	1ae3      	subs	r3, r4, r3
 8019022:	441a      	add	r2, r3
 8019024:	9e00      	ldr	r6, [sp, #0]
 8019026:	9b03      	ldr	r3, [sp, #12]
 8019028:	920d      	str	r2, [sp, #52]	@ 0x34
 801902a:	2400      	movs	r4, #0
 801902c:	e721      	b.n	8018e72 <_dtoa_r+0x71a>
 801902e:	9c08      	ldr	r4, [sp, #32]
 8019030:	9e00      	ldr	r6, [sp, #0]
 8019032:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8019034:	e728      	b.n	8018e88 <_dtoa_r+0x730>
 8019036:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801903a:	e751      	b.n	8018ee0 <_dtoa_r+0x788>
 801903c:	9a08      	ldr	r2, [sp, #32]
 801903e:	9902      	ldr	r1, [sp, #8]
 8019040:	e750      	b.n	8018ee4 <_dtoa_r+0x78c>
 8019042:	f8cd 8008 	str.w	r8, [sp, #8]
 8019046:	e751      	b.n	8018eec <_dtoa_r+0x794>
 8019048:	2300      	movs	r3, #0
 801904a:	e779      	b.n	8018f40 <_dtoa_r+0x7e8>
 801904c:	9b04      	ldr	r3, [sp, #16]
 801904e:	e777      	b.n	8018f40 <_dtoa_r+0x7e8>
 8019050:	2300      	movs	r3, #0
 8019052:	9308      	str	r3, [sp, #32]
 8019054:	e779      	b.n	8018f4a <_dtoa_r+0x7f2>
 8019056:	d093      	beq.n	8018f80 <_dtoa_r+0x828>
 8019058:	9a00      	ldr	r2, [sp, #0]
 801905a:	331c      	adds	r3, #28
 801905c:	441a      	add	r2, r3
 801905e:	9200      	str	r2, [sp, #0]
 8019060:	9a06      	ldr	r2, [sp, #24]
 8019062:	441a      	add	r2, r3
 8019064:	441e      	add	r6, r3
 8019066:	9206      	str	r2, [sp, #24]
 8019068:	e78a      	b.n	8018f80 <_dtoa_r+0x828>
 801906a:	4603      	mov	r3, r0
 801906c:	e7f4      	b.n	8019058 <_dtoa_r+0x900>
 801906e:	9b03      	ldr	r3, [sp, #12]
 8019070:	2b00      	cmp	r3, #0
 8019072:	46b8      	mov	r8, r7
 8019074:	dc20      	bgt.n	80190b8 <_dtoa_r+0x960>
 8019076:	469b      	mov	fp, r3
 8019078:	9b07      	ldr	r3, [sp, #28]
 801907a:	2b02      	cmp	r3, #2
 801907c:	dd1e      	ble.n	80190bc <_dtoa_r+0x964>
 801907e:	f1bb 0f00 	cmp.w	fp, #0
 8019082:	f47f adb1 	bne.w	8018be8 <_dtoa_r+0x490>
 8019086:	4621      	mov	r1, r4
 8019088:	465b      	mov	r3, fp
 801908a:	2205      	movs	r2, #5
 801908c:	4648      	mov	r0, r9
 801908e:	f000 fa95 	bl	80195bc <__multadd>
 8019092:	4601      	mov	r1, r0
 8019094:	4604      	mov	r4, r0
 8019096:	9802      	ldr	r0, [sp, #8]
 8019098:	f000 fca0 	bl	80199dc <__mcmp>
 801909c:	2800      	cmp	r0, #0
 801909e:	f77f ada3 	ble.w	8018be8 <_dtoa_r+0x490>
 80190a2:	4656      	mov	r6, sl
 80190a4:	2331      	movs	r3, #49	@ 0x31
 80190a6:	f806 3b01 	strb.w	r3, [r6], #1
 80190aa:	f108 0801 	add.w	r8, r8, #1
 80190ae:	e59f      	b.n	8018bf0 <_dtoa_r+0x498>
 80190b0:	9c03      	ldr	r4, [sp, #12]
 80190b2:	46b8      	mov	r8, r7
 80190b4:	4625      	mov	r5, r4
 80190b6:	e7f4      	b.n	80190a2 <_dtoa_r+0x94a>
 80190b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80190bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80190be:	2b00      	cmp	r3, #0
 80190c0:	f000 8101 	beq.w	80192c6 <_dtoa_r+0xb6e>
 80190c4:	2e00      	cmp	r6, #0
 80190c6:	dd05      	ble.n	80190d4 <_dtoa_r+0x97c>
 80190c8:	4629      	mov	r1, r5
 80190ca:	4632      	mov	r2, r6
 80190cc:	4648      	mov	r0, r9
 80190ce:	f000 fc19 	bl	8019904 <__lshift>
 80190d2:	4605      	mov	r5, r0
 80190d4:	9b08      	ldr	r3, [sp, #32]
 80190d6:	2b00      	cmp	r3, #0
 80190d8:	d05c      	beq.n	8019194 <_dtoa_r+0xa3c>
 80190da:	6869      	ldr	r1, [r5, #4]
 80190dc:	4648      	mov	r0, r9
 80190de:	f000 fa0b 	bl	80194f8 <_Balloc>
 80190e2:	4606      	mov	r6, r0
 80190e4:	b928      	cbnz	r0, 80190f2 <_dtoa_r+0x99a>
 80190e6:	4b82      	ldr	r3, [pc, #520]	@ (80192f0 <_dtoa_r+0xb98>)
 80190e8:	4602      	mov	r2, r0
 80190ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80190ee:	f7ff bb4a 	b.w	8018786 <_dtoa_r+0x2e>
 80190f2:	692a      	ldr	r2, [r5, #16]
 80190f4:	3202      	adds	r2, #2
 80190f6:	0092      	lsls	r2, r2, #2
 80190f8:	f105 010c 	add.w	r1, r5, #12
 80190fc:	300c      	adds	r0, #12
 80190fe:	f7ff fa94 	bl	801862a <memcpy>
 8019102:	2201      	movs	r2, #1
 8019104:	4631      	mov	r1, r6
 8019106:	4648      	mov	r0, r9
 8019108:	f000 fbfc 	bl	8019904 <__lshift>
 801910c:	f10a 0301 	add.w	r3, sl, #1
 8019110:	9300      	str	r3, [sp, #0]
 8019112:	eb0a 030b 	add.w	r3, sl, fp
 8019116:	9308      	str	r3, [sp, #32]
 8019118:	9b04      	ldr	r3, [sp, #16]
 801911a:	f003 0301 	and.w	r3, r3, #1
 801911e:	462f      	mov	r7, r5
 8019120:	9306      	str	r3, [sp, #24]
 8019122:	4605      	mov	r5, r0
 8019124:	9b00      	ldr	r3, [sp, #0]
 8019126:	9802      	ldr	r0, [sp, #8]
 8019128:	4621      	mov	r1, r4
 801912a:	f103 3bff 	add.w	fp, r3, #4294967295
 801912e:	f7ff fa8a 	bl	8018646 <quorem>
 8019132:	4603      	mov	r3, r0
 8019134:	3330      	adds	r3, #48	@ 0x30
 8019136:	9003      	str	r0, [sp, #12]
 8019138:	4639      	mov	r1, r7
 801913a:	9802      	ldr	r0, [sp, #8]
 801913c:	9309      	str	r3, [sp, #36]	@ 0x24
 801913e:	f000 fc4d 	bl	80199dc <__mcmp>
 8019142:	462a      	mov	r2, r5
 8019144:	9004      	str	r0, [sp, #16]
 8019146:	4621      	mov	r1, r4
 8019148:	4648      	mov	r0, r9
 801914a:	f000 fc63 	bl	8019a14 <__mdiff>
 801914e:	68c2      	ldr	r2, [r0, #12]
 8019150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019152:	4606      	mov	r6, r0
 8019154:	bb02      	cbnz	r2, 8019198 <_dtoa_r+0xa40>
 8019156:	4601      	mov	r1, r0
 8019158:	9802      	ldr	r0, [sp, #8]
 801915a:	f000 fc3f 	bl	80199dc <__mcmp>
 801915e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019160:	4602      	mov	r2, r0
 8019162:	4631      	mov	r1, r6
 8019164:	4648      	mov	r0, r9
 8019166:	920c      	str	r2, [sp, #48]	@ 0x30
 8019168:	9309      	str	r3, [sp, #36]	@ 0x24
 801916a:	f000 fa05 	bl	8019578 <_Bfree>
 801916e:	9b07      	ldr	r3, [sp, #28]
 8019170:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019172:	9e00      	ldr	r6, [sp, #0]
 8019174:	ea42 0103 	orr.w	r1, r2, r3
 8019178:	9b06      	ldr	r3, [sp, #24]
 801917a:	4319      	orrs	r1, r3
 801917c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801917e:	d10d      	bne.n	801919c <_dtoa_r+0xa44>
 8019180:	2b39      	cmp	r3, #57	@ 0x39
 8019182:	d027      	beq.n	80191d4 <_dtoa_r+0xa7c>
 8019184:	9a04      	ldr	r2, [sp, #16]
 8019186:	2a00      	cmp	r2, #0
 8019188:	dd01      	ble.n	801918e <_dtoa_r+0xa36>
 801918a:	9b03      	ldr	r3, [sp, #12]
 801918c:	3331      	adds	r3, #49	@ 0x31
 801918e:	f88b 3000 	strb.w	r3, [fp]
 8019192:	e52e      	b.n	8018bf2 <_dtoa_r+0x49a>
 8019194:	4628      	mov	r0, r5
 8019196:	e7b9      	b.n	801910c <_dtoa_r+0x9b4>
 8019198:	2201      	movs	r2, #1
 801919a:	e7e2      	b.n	8019162 <_dtoa_r+0xa0a>
 801919c:	9904      	ldr	r1, [sp, #16]
 801919e:	2900      	cmp	r1, #0
 80191a0:	db04      	blt.n	80191ac <_dtoa_r+0xa54>
 80191a2:	9807      	ldr	r0, [sp, #28]
 80191a4:	4301      	orrs	r1, r0
 80191a6:	9806      	ldr	r0, [sp, #24]
 80191a8:	4301      	orrs	r1, r0
 80191aa:	d120      	bne.n	80191ee <_dtoa_r+0xa96>
 80191ac:	2a00      	cmp	r2, #0
 80191ae:	ddee      	ble.n	801918e <_dtoa_r+0xa36>
 80191b0:	9902      	ldr	r1, [sp, #8]
 80191b2:	9300      	str	r3, [sp, #0]
 80191b4:	2201      	movs	r2, #1
 80191b6:	4648      	mov	r0, r9
 80191b8:	f000 fba4 	bl	8019904 <__lshift>
 80191bc:	4621      	mov	r1, r4
 80191be:	9002      	str	r0, [sp, #8]
 80191c0:	f000 fc0c 	bl	80199dc <__mcmp>
 80191c4:	2800      	cmp	r0, #0
 80191c6:	9b00      	ldr	r3, [sp, #0]
 80191c8:	dc02      	bgt.n	80191d0 <_dtoa_r+0xa78>
 80191ca:	d1e0      	bne.n	801918e <_dtoa_r+0xa36>
 80191cc:	07da      	lsls	r2, r3, #31
 80191ce:	d5de      	bpl.n	801918e <_dtoa_r+0xa36>
 80191d0:	2b39      	cmp	r3, #57	@ 0x39
 80191d2:	d1da      	bne.n	801918a <_dtoa_r+0xa32>
 80191d4:	2339      	movs	r3, #57	@ 0x39
 80191d6:	f88b 3000 	strb.w	r3, [fp]
 80191da:	4633      	mov	r3, r6
 80191dc:	461e      	mov	r6, r3
 80191de:	3b01      	subs	r3, #1
 80191e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80191e4:	2a39      	cmp	r2, #57	@ 0x39
 80191e6:	d04e      	beq.n	8019286 <_dtoa_r+0xb2e>
 80191e8:	3201      	adds	r2, #1
 80191ea:	701a      	strb	r2, [r3, #0]
 80191ec:	e501      	b.n	8018bf2 <_dtoa_r+0x49a>
 80191ee:	2a00      	cmp	r2, #0
 80191f0:	dd03      	ble.n	80191fa <_dtoa_r+0xaa2>
 80191f2:	2b39      	cmp	r3, #57	@ 0x39
 80191f4:	d0ee      	beq.n	80191d4 <_dtoa_r+0xa7c>
 80191f6:	3301      	adds	r3, #1
 80191f8:	e7c9      	b.n	801918e <_dtoa_r+0xa36>
 80191fa:	9a00      	ldr	r2, [sp, #0]
 80191fc:	9908      	ldr	r1, [sp, #32]
 80191fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019202:	428a      	cmp	r2, r1
 8019204:	d028      	beq.n	8019258 <_dtoa_r+0xb00>
 8019206:	9902      	ldr	r1, [sp, #8]
 8019208:	2300      	movs	r3, #0
 801920a:	220a      	movs	r2, #10
 801920c:	4648      	mov	r0, r9
 801920e:	f000 f9d5 	bl	80195bc <__multadd>
 8019212:	42af      	cmp	r7, r5
 8019214:	9002      	str	r0, [sp, #8]
 8019216:	f04f 0300 	mov.w	r3, #0
 801921a:	f04f 020a 	mov.w	r2, #10
 801921e:	4639      	mov	r1, r7
 8019220:	4648      	mov	r0, r9
 8019222:	d107      	bne.n	8019234 <_dtoa_r+0xadc>
 8019224:	f000 f9ca 	bl	80195bc <__multadd>
 8019228:	4607      	mov	r7, r0
 801922a:	4605      	mov	r5, r0
 801922c:	9b00      	ldr	r3, [sp, #0]
 801922e:	3301      	adds	r3, #1
 8019230:	9300      	str	r3, [sp, #0]
 8019232:	e777      	b.n	8019124 <_dtoa_r+0x9cc>
 8019234:	f000 f9c2 	bl	80195bc <__multadd>
 8019238:	4629      	mov	r1, r5
 801923a:	4607      	mov	r7, r0
 801923c:	2300      	movs	r3, #0
 801923e:	220a      	movs	r2, #10
 8019240:	4648      	mov	r0, r9
 8019242:	f000 f9bb 	bl	80195bc <__multadd>
 8019246:	4605      	mov	r5, r0
 8019248:	e7f0      	b.n	801922c <_dtoa_r+0xad4>
 801924a:	f1bb 0f00 	cmp.w	fp, #0
 801924e:	bfcc      	ite	gt
 8019250:	465e      	movgt	r6, fp
 8019252:	2601      	movle	r6, #1
 8019254:	4456      	add	r6, sl
 8019256:	2700      	movs	r7, #0
 8019258:	9902      	ldr	r1, [sp, #8]
 801925a:	9300      	str	r3, [sp, #0]
 801925c:	2201      	movs	r2, #1
 801925e:	4648      	mov	r0, r9
 8019260:	f000 fb50 	bl	8019904 <__lshift>
 8019264:	4621      	mov	r1, r4
 8019266:	9002      	str	r0, [sp, #8]
 8019268:	f000 fbb8 	bl	80199dc <__mcmp>
 801926c:	2800      	cmp	r0, #0
 801926e:	dcb4      	bgt.n	80191da <_dtoa_r+0xa82>
 8019270:	d102      	bne.n	8019278 <_dtoa_r+0xb20>
 8019272:	9b00      	ldr	r3, [sp, #0]
 8019274:	07db      	lsls	r3, r3, #31
 8019276:	d4b0      	bmi.n	80191da <_dtoa_r+0xa82>
 8019278:	4633      	mov	r3, r6
 801927a:	461e      	mov	r6, r3
 801927c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019280:	2a30      	cmp	r2, #48	@ 0x30
 8019282:	d0fa      	beq.n	801927a <_dtoa_r+0xb22>
 8019284:	e4b5      	b.n	8018bf2 <_dtoa_r+0x49a>
 8019286:	459a      	cmp	sl, r3
 8019288:	d1a8      	bne.n	80191dc <_dtoa_r+0xa84>
 801928a:	2331      	movs	r3, #49	@ 0x31
 801928c:	f108 0801 	add.w	r8, r8, #1
 8019290:	f88a 3000 	strb.w	r3, [sl]
 8019294:	e4ad      	b.n	8018bf2 <_dtoa_r+0x49a>
 8019296:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019298:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80192f4 <_dtoa_r+0xb9c>
 801929c:	b11b      	cbz	r3, 80192a6 <_dtoa_r+0xb4e>
 801929e:	f10a 0308 	add.w	r3, sl, #8
 80192a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80192a4:	6013      	str	r3, [r2, #0]
 80192a6:	4650      	mov	r0, sl
 80192a8:	b017      	add	sp, #92	@ 0x5c
 80192aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192ae:	9b07      	ldr	r3, [sp, #28]
 80192b0:	2b01      	cmp	r3, #1
 80192b2:	f77f ae2e 	ble.w	8018f12 <_dtoa_r+0x7ba>
 80192b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80192b8:	9308      	str	r3, [sp, #32]
 80192ba:	2001      	movs	r0, #1
 80192bc:	e64d      	b.n	8018f5a <_dtoa_r+0x802>
 80192be:	f1bb 0f00 	cmp.w	fp, #0
 80192c2:	f77f aed9 	ble.w	8019078 <_dtoa_r+0x920>
 80192c6:	4656      	mov	r6, sl
 80192c8:	9802      	ldr	r0, [sp, #8]
 80192ca:	4621      	mov	r1, r4
 80192cc:	f7ff f9bb 	bl	8018646 <quorem>
 80192d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80192d4:	f806 3b01 	strb.w	r3, [r6], #1
 80192d8:	eba6 020a 	sub.w	r2, r6, sl
 80192dc:	4593      	cmp	fp, r2
 80192de:	ddb4      	ble.n	801924a <_dtoa_r+0xaf2>
 80192e0:	9902      	ldr	r1, [sp, #8]
 80192e2:	2300      	movs	r3, #0
 80192e4:	220a      	movs	r2, #10
 80192e6:	4648      	mov	r0, r9
 80192e8:	f000 f968 	bl	80195bc <__multadd>
 80192ec:	9002      	str	r0, [sp, #8]
 80192ee:	e7eb      	b.n	80192c8 <_dtoa_r+0xb70>
 80192f0:	0801cae0 	.word	0x0801cae0
 80192f4:	0801ca64 	.word	0x0801ca64

080192f8 <_free_r>:
 80192f8:	b538      	push	{r3, r4, r5, lr}
 80192fa:	4605      	mov	r5, r0
 80192fc:	2900      	cmp	r1, #0
 80192fe:	d041      	beq.n	8019384 <_free_r+0x8c>
 8019300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019304:	1f0c      	subs	r4, r1, #4
 8019306:	2b00      	cmp	r3, #0
 8019308:	bfb8      	it	lt
 801930a:	18e4      	addlt	r4, r4, r3
 801930c:	f000 f8e8 	bl	80194e0 <__malloc_lock>
 8019310:	4a1d      	ldr	r2, [pc, #116]	@ (8019388 <_free_r+0x90>)
 8019312:	6813      	ldr	r3, [r2, #0]
 8019314:	b933      	cbnz	r3, 8019324 <_free_r+0x2c>
 8019316:	6063      	str	r3, [r4, #4]
 8019318:	6014      	str	r4, [r2, #0]
 801931a:	4628      	mov	r0, r5
 801931c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019320:	f000 b8e4 	b.w	80194ec <__malloc_unlock>
 8019324:	42a3      	cmp	r3, r4
 8019326:	d908      	bls.n	801933a <_free_r+0x42>
 8019328:	6820      	ldr	r0, [r4, #0]
 801932a:	1821      	adds	r1, r4, r0
 801932c:	428b      	cmp	r3, r1
 801932e:	bf01      	itttt	eq
 8019330:	6819      	ldreq	r1, [r3, #0]
 8019332:	685b      	ldreq	r3, [r3, #4]
 8019334:	1809      	addeq	r1, r1, r0
 8019336:	6021      	streq	r1, [r4, #0]
 8019338:	e7ed      	b.n	8019316 <_free_r+0x1e>
 801933a:	461a      	mov	r2, r3
 801933c:	685b      	ldr	r3, [r3, #4]
 801933e:	b10b      	cbz	r3, 8019344 <_free_r+0x4c>
 8019340:	42a3      	cmp	r3, r4
 8019342:	d9fa      	bls.n	801933a <_free_r+0x42>
 8019344:	6811      	ldr	r1, [r2, #0]
 8019346:	1850      	adds	r0, r2, r1
 8019348:	42a0      	cmp	r0, r4
 801934a:	d10b      	bne.n	8019364 <_free_r+0x6c>
 801934c:	6820      	ldr	r0, [r4, #0]
 801934e:	4401      	add	r1, r0
 8019350:	1850      	adds	r0, r2, r1
 8019352:	4283      	cmp	r3, r0
 8019354:	6011      	str	r1, [r2, #0]
 8019356:	d1e0      	bne.n	801931a <_free_r+0x22>
 8019358:	6818      	ldr	r0, [r3, #0]
 801935a:	685b      	ldr	r3, [r3, #4]
 801935c:	6053      	str	r3, [r2, #4]
 801935e:	4408      	add	r0, r1
 8019360:	6010      	str	r0, [r2, #0]
 8019362:	e7da      	b.n	801931a <_free_r+0x22>
 8019364:	d902      	bls.n	801936c <_free_r+0x74>
 8019366:	230c      	movs	r3, #12
 8019368:	602b      	str	r3, [r5, #0]
 801936a:	e7d6      	b.n	801931a <_free_r+0x22>
 801936c:	6820      	ldr	r0, [r4, #0]
 801936e:	1821      	adds	r1, r4, r0
 8019370:	428b      	cmp	r3, r1
 8019372:	bf04      	itt	eq
 8019374:	6819      	ldreq	r1, [r3, #0]
 8019376:	685b      	ldreq	r3, [r3, #4]
 8019378:	6063      	str	r3, [r4, #4]
 801937a:	bf04      	itt	eq
 801937c:	1809      	addeq	r1, r1, r0
 801937e:	6021      	streq	r1, [r4, #0]
 8019380:	6054      	str	r4, [r2, #4]
 8019382:	e7ca      	b.n	801931a <_free_r+0x22>
 8019384:	bd38      	pop	{r3, r4, r5, pc}
 8019386:	bf00      	nop
 8019388:	20003ed4 	.word	0x20003ed4

0801938c <malloc>:
 801938c:	4b02      	ldr	r3, [pc, #8]	@ (8019398 <malloc+0xc>)
 801938e:	4601      	mov	r1, r0
 8019390:	6818      	ldr	r0, [r3, #0]
 8019392:	f000 b825 	b.w	80193e0 <_malloc_r>
 8019396:	bf00      	nop
 8019398:	200001ac 	.word	0x200001ac

0801939c <sbrk_aligned>:
 801939c:	b570      	push	{r4, r5, r6, lr}
 801939e:	4e0f      	ldr	r6, [pc, #60]	@ (80193dc <sbrk_aligned+0x40>)
 80193a0:	460c      	mov	r4, r1
 80193a2:	6831      	ldr	r1, [r6, #0]
 80193a4:	4605      	mov	r5, r0
 80193a6:	b911      	cbnz	r1, 80193ae <sbrk_aligned+0x12>
 80193a8:	f000 fe24 	bl	8019ff4 <_sbrk_r>
 80193ac:	6030      	str	r0, [r6, #0]
 80193ae:	4621      	mov	r1, r4
 80193b0:	4628      	mov	r0, r5
 80193b2:	f000 fe1f 	bl	8019ff4 <_sbrk_r>
 80193b6:	1c43      	adds	r3, r0, #1
 80193b8:	d103      	bne.n	80193c2 <sbrk_aligned+0x26>
 80193ba:	f04f 34ff 	mov.w	r4, #4294967295
 80193be:	4620      	mov	r0, r4
 80193c0:	bd70      	pop	{r4, r5, r6, pc}
 80193c2:	1cc4      	adds	r4, r0, #3
 80193c4:	f024 0403 	bic.w	r4, r4, #3
 80193c8:	42a0      	cmp	r0, r4
 80193ca:	d0f8      	beq.n	80193be <sbrk_aligned+0x22>
 80193cc:	1a21      	subs	r1, r4, r0
 80193ce:	4628      	mov	r0, r5
 80193d0:	f000 fe10 	bl	8019ff4 <_sbrk_r>
 80193d4:	3001      	adds	r0, #1
 80193d6:	d1f2      	bne.n	80193be <sbrk_aligned+0x22>
 80193d8:	e7ef      	b.n	80193ba <sbrk_aligned+0x1e>
 80193da:	bf00      	nop
 80193dc:	20003ed0 	.word	0x20003ed0

080193e0 <_malloc_r>:
 80193e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80193e4:	1ccd      	adds	r5, r1, #3
 80193e6:	f025 0503 	bic.w	r5, r5, #3
 80193ea:	3508      	adds	r5, #8
 80193ec:	2d0c      	cmp	r5, #12
 80193ee:	bf38      	it	cc
 80193f0:	250c      	movcc	r5, #12
 80193f2:	2d00      	cmp	r5, #0
 80193f4:	4606      	mov	r6, r0
 80193f6:	db01      	blt.n	80193fc <_malloc_r+0x1c>
 80193f8:	42a9      	cmp	r1, r5
 80193fa:	d904      	bls.n	8019406 <_malloc_r+0x26>
 80193fc:	230c      	movs	r3, #12
 80193fe:	6033      	str	r3, [r6, #0]
 8019400:	2000      	movs	r0, #0
 8019402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80194dc <_malloc_r+0xfc>
 801940a:	f000 f869 	bl	80194e0 <__malloc_lock>
 801940e:	f8d8 3000 	ldr.w	r3, [r8]
 8019412:	461c      	mov	r4, r3
 8019414:	bb44      	cbnz	r4, 8019468 <_malloc_r+0x88>
 8019416:	4629      	mov	r1, r5
 8019418:	4630      	mov	r0, r6
 801941a:	f7ff ffbf 	bl	801939c <sbrk_aligned>
 801941e:	1c43      	adds	r3, r0, #1
 8019420:	4604      	mov	r4, r0
 8019422:	d158      	bne.n	80194d6 <_malloc_r+0xf6>
 8019424:	f8d8 4000 	ldr.w	r4, [r8]
 8019428:	4627      	mov	r7, r4
 801942a:	2f00      	cmp	r7, #0
 801942c:	d143      	bne.n	80194b6 <_malloc_r+0xd6>
 801942e:	2c00      	cmp	r4, #0
 8019430:	d04b      	beq.n	80194ca <_malloc_r+0xea>
 8019432:	6823      	ldr	r3, [r4, #0]
 8019434:	4639      	mov	r1, r7
 8019436:	4630      	mov	r0, r6
 8019438:	eb04 0903 	add.w	r9, r4, r3
 801943c:	f000 fdda 	bl	8019ff4 <_sbrk_r>
 8019440:	4581      	cmp	r9, r0
 8019442:	d142      	bne.n	80194ca <_malloc_r+0xea>
 8019444:	6821      	ldr	r1, [r4, #0]
 8019446:	1a6d      	subs	r5, r5, r1
 8019448:	4629      	mov	r1, r5
 801944a:	4630      	mov	r0, r6
 801944c:	f7ff ffa6 	bl	801939c <sbrk_aligned>
 8019450:	3001      	adds	r0, #1
 8019452:	d03a      	beq.n	80194ca <_malloc_r+0xea>
 8019454:	6823      	ldr	r3, [r4, #0]
 8019456:	442b      	add	r3, r5
 8019458:	6023      	str	r3, [r4, #0]
 801945a:	f8d8 3000 	ldr.w	r3, [r8]
 801945e:	685a      	ldr	r2, [r3, #4]
 8019460:	bb62      	cbnz	r2, 80194bc <_malloc_r+0xdc>
 8019462:	f8c8 7000 	str.w	r7, [r8]
 8019466:	e00f      	b.n	8019488 <_malloc_r+0xa8>
 8019468:	6822      	ldr	r2, [r4, #0]
 801946a:	1b52      	subs	r2, r2, r5
 801946c:	d420      	bmi.n	80194b0 <_malloc_r+0xd0>
 801946e:	2a0b      	cmp	r2, #11
 8019470:	d917      	bls.n	80194a2 <_malloc_r+0xc2>
 8019472:	1961      	adds	r1, r4, r5
 8019474:	42a3      	cmp	r3, r4
 8019476:	6025      	str	r5, [r4, #0]
 8019478:	bf18      	it	ne
 801947a:	6059      	strne	r1, [r3, #4]
 801947c:	6863      	ldr	r3, [r4, #4]
 801947e:	bf08      	it	eq
 8019480:	f8c8 1000 	streq.w	r1, [r8]
 8019484:	5162      	str	r2, [r4, r5]
 8019486:	604b      	str	r3, [r1, #4]
 8019488:	4630      	mov	r0, r6
 801948a:	f000 f82f 	bl	80194ec <__malloc_unlock>
 801948e:	f104 000b 	add.w	r0, r4, #11
 8019492:	1d23      	adds	r3, r4, #4
 8019494:	f020 0007 	bic.w	r0, r0, #7
 8019498:	1ac2      	subs	r2, r0, r3
 801949a:	bf1c      	itt	ne
 801949c:	1a1b      	subne	r3, r3, r0
 801949e:	50a3      	strne	r3, [r4, r2]
 80194a0:	e7af      	b.n	8019402 <_malloc_r+0x22>
 80194a2:	6862      	ldr	r2, [r4, #4]
 80194a4:	42a3      	cmp	r3, r4
 80194a6:	bf0c      	ite	eq
 80194a8:	f8c8 2000 	streq.w	r2, [r8]
 80194ac:	605a      	strne	r2, [r3, #4]
 80194ae:	e7eb      	b.n	8019488 <_malloc_r+0xa8>
 80194b0:	4623      	mov	r3, r4
 80194b2:	6864      	ldr	r4, [r4, #4]
 80194b4:	e7ae      	b.n	8019414 <_malloc_r+0x34>
 80194b6:	463c      	mov	r4, r7
 80194b8:	687f      	ldr	r7, [r7, #4]
 80194ba:	e7b6      	b.n	801942a <_malloc_r+0x4a>
 80194bc:	461a      	mov	r2, r3
 80194be:	685b      	ldr	r3, [r3, #4]
 80194c0:	42a3      	cmp	r3, r4
 80194c2:	d1fb      	bne.n	80194bc <_malloc_r+0xdc>
 80194c4:	2300      	movs	r3, #0
 80194c6:	6053      	str	r3, [r2, #4]
 80194c8:	e7de      	b.n	8019488 <_malloc_r+0xa8>
 80194ca:	230c      	movs	r3, #12
 80194cc:	6033      	str	r3, [r6, #0]
 80194ce:	4630      	mov	r0, r6
 80194d0:	f000 f80c 	bl	80194ec <__malloc_unlock>
 80194d4:	e794      	b.n	8019400 <_malloc_r+0x20>
 80194d6:	6005      	str	r5, [r0, #0]
 80194d8:	e7d6      	b.n	8019488 <_malloc_r+0xa8>
 80194da:	bf00      	nop
 80194dc:	20003ed4 	.word	0x20003ed4

080194e0 <__malloc_lock>:
 80194e0:	4801      	ldr	r0, [pc, #4]	@ (80194e8 <__malloc_lock+0x8>)
 80194e2:	f7ff b8a0 	b.w	8018626 <__retarget_lock_acquire_recursive>
 80194e6:	bf00      	nop
 80194e8:	20003ecc 	.word	0x20003ecc

080194ec <__malloc_unlock>:
 80194ec:	4801      	ldr	r0, [pc, #4]	@ (80194f4 <__malloc_unlock+0x8>)
 80194ee:	f7ff b89b 	b.w	8018628 <__retarget_lock_release_recursive>
 80194f2:	bf00      	nop
 80194f4:	20003ecc 	.word	0x20003ecc

080194f8 <_Balloc>:
 80194f8:	b570      	push	{r4, r5, r6, lr}
 80194fa:	69c6      	ldr	r6, [r0, #28]
 80194fc:	4604      	mov	r4, r0
 80194fe:	460d      	mov	r5, r1
 8019500:	b976      	cbnz	r6, 8019520 <_Balloc+0x28>
 8019502:	2010      	movs	r0, #16
 8019504:	f7ff ff42 	bl	801938c <malloc>
 8019508:	4602      	mov	r2, r0
 801950a:	61e0      	str	r0, [r4, #28]
 801950c:	b920      	cbnz	r0, 8019518 <_Balloc+0x20>
 801950e:	4b18      	ldr	r3, [pc, #96]	@ (8019570 <_Balloc+0x78>)
 8019510:	4818      	ldr	r0, [pc, #96]	@ (8019574 <_Balloc+0x7c>)
 8019512:	216b      	movs	r1, #107	@ 0x6b
 8019514:	f000 fd7e 	bl	801a014 <__assert_func>
 8019518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801951c:	6006      	str	r6, [r0, #0]
 801951e:	60c6      	str	r6, [r0, #12]
 8019520:	69e6      	ldr	r6, [r4, #28]
 8019522:	68f3      	ldr	r3, [r6, #12]
 8019524:	b183      	cbz	r3, 8019548 <_Balloc+0x50>
 8019526:	69e3      	ldr	r3, [r4, #28]
 8019528:	68db      	ldr	r3, [r3, #12]
 801952a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801952e:	b9b8      	cbnz	r0, 8019560 <_Balloc+0x68>
 8019530:	2101      	movs	r1, #1
 8019532:	fa01 f605 	lsl.w	r6, r1, r5
 8019536:	1d72      	adds	r2, r6, #5
 8019538:	0092      	lsls	r2, r2, #2
 801953a:	4620      	mov	r0, r4
 801953c:	f000 fd88 	bl	801a050 <_calloc_r>
 8019540:	b160      	cbz	r0, 801955c <_Balloc+0x64>
 8019542:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019546:	e00e      	b.n	8019566 <_Balloc+0x6e>
 8019548:	2221      	movs	r2, #33	@ 0x21
 801954a:	2104      	movs	r1, #4
 801954c:	4620      	mov	r0, r4
 801954e:	f000 fd7f 	bl	801a050 <_calloc_r>
 8019552:	69e3      	ldr	r3, [r4, #28]
 8019554:	60f0      	str	r0, [r6, #12]
 8019556:	68db      	ldr	r3, [r3, #12]
 8019558:	2b00      	cmp	r3, #0
 801955a:	d1e4      	bne.n	8019526 <_Balloc+0x2e>
 801955c:	2000      	movs	r0, #0
 801955e:	bd70      	pop	{r4, r5, r6, pc}
 8019560:	6802      	ldr	r2, [r0, #0]
 8019562:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019566:	2300      	movs	r3, #0
 8019568:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801956c:	e7f7      	b.n	801955e <_Balloc+0x66>
 801956e:	bf00      	nop
 8019570:	0801ca71 	.word	0x0801ca71
 8019574:	0801caf1 	.word	0x0801caf1

08019578 <_Bfree>:
 8019578:	b570      	push	{r4, r5, r6, lr}
 801957a:	69c6      	ldr	r6, [r0, #28]
 801957c:	4605      	mov	r5, r0
 801957e:	460c      	mov	r4, r1
 8019580:	b976      	cbnz	r6, 80195a0 <_Bfree+0x28>
 8019582:	2010      	movs	r0, #16
 8019584:	f7ff ff02 	bl	801938c <malloc>
 8019588:	4602      	mov	r2, r0
 801958a:	61e8      	str	r0, [r5, #28]
 801958c:	b920      	cbnz	r0, 8019598 <_Bfree+0x20>
 801958e:	4b09      	ldr	r3, [pc, #36]	@ (80195b4 <_Bfree+0x3c>)
 8019590:	4809      	ldr	r0, [pc, #36]	@ (80195b8 <_Bfree+0x40>)
 8019592:	218f      	movs	r1, #143	@ 0x8f
 8019594:	f000 fd3e 	bl	801a014 <__assert_func>
 8019598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801959c:	6006      	str	r6, [r0, #0]
 801959e:	60c6      	str	r6, [r0, #12]
 80195a0:	b13c      	cbz	r4, 80195b2 <_Bfree+0x3a>
 80195a2:	69eb      	ldr	r3, [r5, #28]
 80195a4:	6862      	ldr	r2, [r4, #4]
 80195a6:	68db      	ldr	r3, [r3, #12]
 80195a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80195ac:	6021      	str	r1, [r4, #0]
 80195ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80195b2:	bd70      	pop	{r4, r5, r6, pc}
 80195b4:	0801ca71 	.word	0x0801ca71
 80195b8:	0801caf1 	.word	0x0801caf1

080195bc <__multadd>:
 80195bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195c0:	690d      	ldr	r5, [r1, #16]
 80195c2:	4607      	mov	r7, r0
 80195c4:	460c      	mov	r4, r1
 80195c6:	461e      	mov	r6, r3
 80195c8:	f101 0c14 	add.w	ip, r1, #20
 80195cc:	2000      	movs	r0, #0
 80195ce:	f8dc 3000 	ldr.w	r3, [ip]
 80195d2:	b299      	uxth	r1, r3
 80195d4:	fb02 6101 	mla	r1, r2, r1, r6
 80195d8:	0c1e      	lsrs	r6, r3, #16
 80195da:	0c0b      	lsrs	r3, r1, #16
 80195dc:	fb02 3306 	mla	r3, r2, r6, r3
 80195e0:	b289      	uxth	r1, r1
 80195e2:	3001      	adds	r0, #1
 80195e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80195e8:	4285      	cmp	r5, r0
 80195ea:	f84c 1b04 	str.w	r1, [ip], #4
 80195ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80195f2:	dcec      	bgt.n	80195ce <__multadd+0x12>
 80195f4:	b30e      	cbz	r6, 801963a <__multadd+0x7e>
 80195f6:	68a3      	ldr	r3, [r4, #8]
 80195f8:	42ab      	cmp	r3, r5
 80195fa:	dc19      	bgt.n	8019630 <__multadd+0x74>
 80195fc:	6861      	ldr	r1, [r4, #4]
 80195fe:	4638      	mov	r0, r7
 8019600:	3101      	adds	r1, #1
 8019602:	f7ff ff79 	bl	80194f8 <_Balloc>
 8019606:	4680      	mov	r8, r0
 8019608:	b928      	cbnz	r0, 8019616 <__multadd+0x5a>
 801960a:	4602      	mov	r2, r0
 801960c:	4b0c      	ldr	r3, [pc, #48]	@ (8019640 <__multadd+0x84>)
 801960e:	480d      	ldr	r0, [pc, #52]	@ (8019644 <__multadd+0x88>)
 8019610:	21ba      	movs	r1, #186	@ 0xba
 8019612:	f000 fcff 	bl	801a014 <__assert_func>
 8019616:	6922      	ldr	r2, [r4, #16]
 8019618:	3202      	adds	r2, #2
 801961a:	f104 010c 	add.w	r1, r4, #12
 801961e:	0092      	lsls	r2, r2, #2
 8019620:	300c      	adds	r0, #12
 8019622:	f7ff f802 	bl	801862a <memcpy>
 8019626:	4621      	mov	r1, r4
 8019628:	4638      	mov	r0, r7
 801962a:	f7ff ffa5 	bl	8019578 <_Bfree>
 801962e:	4644      	mov	r4, r8
 8019630:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019634:	3501      	adds	r5, #1
 8019636:	615e      	str	r6, [r3, #20]
 8019638:	6125      	str	r5, [r4, #16]
 801963a:	4620      	mov	r0, r4
 801963c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019640:	0801cae0 	.word	0x0801cae0
 8019644:	0801caf1 	.word	0x0801caf1

08019648 <__hi0bits>:
 8019648:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801964c:	4603      	mov	r3, r0
 801964e:	bf36      	itet	cc
 8019650:	0403      	lslcc	r3, r0, #16
 8019652:	2000      	movcs	r0, #0
 8019654:	2010      	movcc	r0, #16
 8019656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801965a:	bf3c      	itt	cc
 801965c:	021b      	lslcc	r3, r3, #8
 801965e:	3008      	addcc	r0, #8
 8019660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019664:	bf3c      	itt	cc
 8019666:	011b      	lslcc	r3, r3, #4
 8019668:	3004      	addcc	r0, #4
 801966a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801966e:	bf3c      	itt	cc
 8019670:	009b      	lslcc	r3, r3, #2
 8019672:	3002      	addcc	r0, #2
 8019674:	2b00      	cmp	r3, #0
 8019676:	db05      	blt.n	8019684 <__hi0bits+0x3c>
 8019678:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801967c:	f100 0001 	add.w	r0, r0, #1
 8019680:	bf08      	it	eq
 8019682:	2020      	moveq	r0, #32
 8019684:	4770      	bx	lr

08019686 <__lo0bits>:
 8019686:	6803      	ldr	r3, [r0, #0]
 8019688:	4602      	mov	r2, r0
 801968a:	f013 0007 	ands.w	r0, r3, #7
 801968e:	d00b      	beq.n	80196a8 <__lo0bits+0x22>
 8019690:	07d9      	lsls	r1, r3, #31
 8019692:	d421      	bmi.n	80196d8 <__lo0bits+0x52>
 8019694:	0798      	lsls	r0, r3, #30
 8019696:	bf49      	itett	mi
 8019698:	085b      	lsrmi	r3, r3, #1
 801969a:	089b      	lsrpl	r3, r3, #2
 801969c:	2001      	movmi	r0, #1
 801969e:	6013      	strmi	r3, [r2, #0]
 80196a0:	bf5c      	itt	pl
 80196a2:	6013      	strpl	r3, [r2, #0]
 80196a4:	2002      	movpl	r0, #2
 80196a6:	4770      	bx	lr
 80196a8:	b299      	uxth	r1, r3
 80196aa:	b909      	cbnz	r1, 80196b0 <__lo0bits+0x2a>
 80196ac:	0c1b      	lsrs	r3, r3, #16
 80196ae:	2010      	movs	r0, #16
 80196b0:	b2d9      	uxtb	r1, r3
 80196b2:	b909      	cbnz	r1, 80196b8 <__lo0bits+0x32>
 80196b4:	3008      	adds	r0, #8
 80196b6:	0a1b      	lsrs	r3, r3, #8
 80196b8:	0719      	lsls	r1, r3, #28
 80196ba:	bf04      	itt	eq
 80196bc:	091b      	lsreq	r3, r3, #4
 80196be:	3004      	addeq	r0, #4
 80196c0:	0799      	lsls	r1, r3, #30
 80196c2:	bf04      	itt	eq
 80196c4:	089b      	lsreq	r3, r3, #2
 80196c6:	3002      	addeq	r0, #2
 80196c8:	07d9      	lsls	r1, r3, #31
 80196ca:	d403      	bmi.n	80196d4 <__lo0bits+0x4e>
 80196cc:	085b      	lsrs	r3, r3, #1
 80196ce:	f100 0001 	add.w	r0, r0, #1
 80196d2:	d003      	beq.n	80196dc <__lo0bits+0x56>
 80196d4:	6013      	str	r3, [r2, #0]
 80196d6:	4770      	bx	lr
 80196d8:	2000      	movs	r0, #0
 80196da:	4770      	bx	lr
 80196dc:	2020      	movs	r0, #32
 80196de:	4770      	bx	lr

080196e0 <__i2b>:
 80196e0:	b510      	push	{r4, lr}
 80196e2:	460c      	mov	r4, r1
 80196e4:	2101      	movs	r1, #1
 80196e6:	f7ff ff07 	bl	80194f8 <_Balloc>
 80196ea:	4602      	mov	r2, r0
 80196ec:	b928      	cbnz	r0, 80196fa <__i2b+0x1a>
 80196ee:	4b05      	ldr	r3, [pc, #20]	@ (8019704 <__i2b+0x24>)
 80196f0:	4805      	ldr	r0, [pc, #20]	@ (8019708 <__i2b+0x28>)
 80196f2:	f240 1145 	movw	r1, #325	@ 0x145
 80196f6:	f000 fc8d 	bl	801a014 <__assert_func>
 80196fa:	2301      	movs	r3, #1
 80196fc:	6144      	str	r4, [r0, #20]
 80196fe:	6103      	str	r3, [r0, #16]
 8019700:	bd10      	pop	{r4, pc}
 8019702:	bf00      	nop
 8019704:	0801cae0 	.word	0x0801cae0
 8019708:	0801caf1 	.word	0x0801caf1

0801970c <__multiply>:
 801970c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019710:	4617      	mov	r7, r2
 8019712:	690a      	ldr	r2, [r1, #16]
 8019714:	693b      	ldr	r3, [r7, #16]
 8019716:	429a      	cmp	r2, r3
 8019718:	bfa8      	it	ge
 801971a:	463b      	movge	r3, r7
 801971c:	4689      	mov	r9, r1
 801971e:	bfa4      	itt	ge
 8019720:	460f      	movge	r7, r1
 8019722:	4699      	movge	r9, r3
 8019724:	693d      	ldr	r5, [r7, #16]
 8019726:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801972a:	68bb      	ldr	r3, [r7, #8]
 801972c:	6879      	ldr	r1, [r7, #4]
 801972e:	eb05 060a 	add.w	r6, r5, sl
 8019732:	42b3      	cmp	r3, r6
 8019734:	b085      	sub	sp, #20
 8019736:	bfb8      	it	lt
 8019738:	3101      	addlt	r1, #1
 801973a:	f7ff fedd 	bl	80194f8 <_Balloc>
 801973e:	b930      	cbnz	r0, 801974e <__multiply+0x42>
 8019740:	4602      	mov	r2, r0
 8019742:	4b41      	ldr	r3, [pc, #260]	@ (8019848 <__multiply+0x13c>)
 8019744:	4841      	ldr	r0, [pc, #260]	@ (801984c <__multiply+0x140>)
 8019746:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801974a:	f000 fc63 	bl	801a014 <__assert_func>
 801974e:	f100 0414 	add.w	r4, r0, #20
 8019752:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8019756:	4623      	mov	r3, r4
 8019758:	2200      	movs	r2, #0
 801975a:	4573      	cmp	r3, lr
 801975c:	d320      	bcc.n	80197a0 <__multiply+0x94>
 801975e:	f107 0814 	add.w	r8, r7, #20
 8019762:	f109 0114 	add.w	r1, r9, #20
 8019766:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801976a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801976e:	9302      	str	r3, [sp, #8]
 8019770:	1beb      	subs	r3, r5, r7
 8019772:	3b15      	subs	r3, #21
 8019774:	f023 0303 	bic.w	r3, r3, #3
 8019778:	3304      	adds	r3, #4
 801977a:	3715      	adds	r7, #21
 801977c:	42bd      	cmp	r5, r7
 801977e:	bf38      	it	cc
 8019780:	2304      	movcc	r3, #4
 8019782:	9301      	str	r3, [sp, #4]
 8019784:	9b02      	ldr	r3, [sp, #8]
 8019786:	9103      	str	r1, [sp, #12]
 8019788:	428b      	cmp	r3, r1
 801978a:	d80c      	bhi.n	80197a6 <__multiply+0x9a>
 801978c:	2e00      	cmp	r6, #0
 801978e:	dd03      	ble.n	8019798 <__multiply+0x8c>
 8019790:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8019794:	2b00      	cmp	r3, #0
 8019796:	d055      	beq.n	8019844 <__multiply+0x138>
 8019798:	6106      	str	r6, [r0, #16]
 801979a:	b005      	add	sp, #20
 801979c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197a0:	f843 2b04 	str.w	r2, [r3], #4
 80197a4:	e7d9      	b.n	801975a <__multiply+0x4e>
 80197a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80197aa:	f1ba 0f00 	cmp.w	sl, #0
 80197ae:	d01f      	beq.n	80197f0 <__multiply+0xe4>
 80197b0:	46c4      	mov	ip, r8
 80197b2:	46a1      	mov	r9, r4
 80197b4:	2700      	movs	r7, #0
 80197b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80197ba:	f8d9 3000 	ldr.w	r3, [r9]
 80197be:	fa1f fb82 	uxth.w	fp, r2
 80197c2:	b29b      	uxth	r3, r3
 80197c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80197c8:	443b      	add	r3, r7
 80197ca:	f8d9 7000 	ldr.w	r7, [r9]
 80197ce:	0c12      	lsrs	r2, r2, #16
 80197d0:	0c3f      	lsrs	r7, r7, #16
 80197d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80197d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80197da:	b29b      	uxth	r3, r3
 80197dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80197e0:	4565      	cmp	r5, ip
 80197e2:	f849 3b04 	str.w	r3, [r9], #4
 80197e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80197ea:	d8e4      	bhi.n	80197b6 <__multiply+0xaa>
 80197ec:	9b01      	ldr	r3, [sp, #4]
 80197ee:	50e7      	str	r7, [r4, r3]
 80197f0:	9b03      	ldr	r3, [sp, #12]
 80197f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80197f6:	3104      	adds	r1, #4
 80197f8:	f1b9 0f00 	cmp.w	r9, #0
 80197fc:	d020      	beq.n	8019840 <__multiply+0x134>
 80197fe:	6823      	ldr	r3, [r4, #0]
 8019800:	4647      	mov	r7, r8
 8019802:	46a4      	mov	ip, r4
 8019804:	f04f 0a00 	mov.w	sl, #0
 8019808:	f8b7 b000 	ldrh.w	fp, [r7]
 801980c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8019810:	fb09 220b 	mla	r2, r9, fp, r2
 8019814:	4452      	add	r2, sl
 8019816:	b29b      	uxth	r3, r3
 8019818:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801981c:	f84c 3b04 	str.w	r3, [ip], #4
 8019820:	f857 3b04 	ldr.w	r3, [r7], #4
 8019824:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019828:	f8bc 3000 	ldrh.w	r3, [ip]
 801982c:	fb09 330a 	mla	r3, r9, sl, r3
 8019830:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8019834:	42bd      	cmp	r5, r7
 8019836:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801983a:	d8e5      	bhi.n	8019808 <__multiply+0xfc>
 801983c:	9a01      	ldr	r2, [sp, #4]
 801983e:	50a3      	str	r3, [r4, r2]
 8019840:	3404      	adds	r4, #4
 8019842:	e79f      	b.n	8019784 <__multiply+0x78>
 8019844:	3e01      	subs	r6, #1
 8019846:	e7a1      	b.n	801978c <__multiply+0x80>
 8019848:	0801cae0 	.word	0x0801cae0
 801984c:	0801caf1 	.word	0x0801caf1

08019850 <__pow5mult>:
 8019850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019854:	4615      	mov	r5, r2
 8019856:	f012 0203 	ands.w	r2, r2, #3
 801985a:	4607      	mov	r7, r0
 801985c:	460e      	mov	r6, r1
 801985e:	d007      	beq.n	8019870 <__pow5mult+0x20>
 8019860:	4c25      	ldr	r4, [pc, #148]	@ (80198f8 <__pow5mult+0xa8>)
 8019862:	3a01      	subs	r2, #1
 8019864:	2300      	movs	r3, #0
 8019866:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801986a:	f7ff fea7 	bl	80195bc <__multadd>
 801986e:	4606      	mov	r6, r0
 8019870:	10ad      	asrs	r5, r5, #2
 8019872:	d03d      	beq.n	80198f0 <__pow5mult+0xa0>
 8019874:	69fc      	ldr	r4, [r7, #28]
 8019876:	b97c      	cbnz	r4, 8019898 <__pow5mult+0x48>
 8019878:	2010      	movs	r0, #16
 801987a:	f7ff fd87 	bl	801938c <malloc>
 801987e:	4602      	mov	r2, r0
 8019880:	61f8      	str	r0, [r7, #28]
 8019882:	b928      	cbnz	r0, 8019890 <__pow5mult+0x40>
 8019884:	4b1d      	ldr	r3, [pc, #116]	@ (80198fc <__pow5mult+0xac>)
 8019886:	481e      	ldr	r0, [pc, #120]	@ (8019900 <__pow5mult+0xb0>)
 8019888:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801988c:	f000 fbc2 	bl	801a014 <__assert_func>
 8019890:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019894:	6004      	str	r4, [r0, #0]
 8019896:	60c4      	str	r4, [r0, #12]
 8019898:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801989c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80198a0:	b94c      	cbnz	r4, 80198b6 <__pow5mult+0x66>
 80198a2:	f240 2171 	movw	r1, #625	@ 0x271
 80198a6:	4638      	mov	r0, r7
 80198a8:	f7ff ff1a 	bl	80196e0 <__i2b>
 80198ac:	2300      	movs	r3, #0
 80198ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80198b2:	4604      	mov	r4, r0
 80198b4:	6003      	str	r3, [r0, #0]
 80198b6:	f04f 0900 	mov.w	r9, #0
 80198ba:	07eb      	lsls	r3, r5, #31
 80198bc:	d50a      	bpl.n	80198d4 <__pow5mult+0x84>
 80198be:	4631      	mov	r1, r6
 80198c0:	4622      	mov	r2, r4
 80198c2:	4638      	mov	r0, r7
 80198c4:	f7ff ff22 	bl	801970c <__multiply>
 80198c8:	4631      	mov	r1, r6
 80198ca:	4680      	mov	r8, r0
 80198cc:	4638      	mov	r0, r7
 80198ce:	f7ff fe53 	bl	8019578 <_Bfree>
 80198d2:	4646      	mov	r6, r8
 80198d4:	106d      	asrs	r5, r5, #1
 80198d6:	d00b      	beq.n	80198f0 <__pow5mult+0xa0>
 80198d8:	6820      	ldr	r0, [r4, #0]
 80198da:	b938      	cbnz	r0, 80198ec <__pow5mult+0x9c>
 80198dc:	4622      	mov	r2, r4
 80198de:	4621      	mov	r1, r4
 80198e0:	4638      	mov	r0, r7
 80198e2:	f7ff ff13 	bl	801970c <__multiply>
 80198e6:	6020      	str	r0, [r4, #0]
 80198e8:	f8c0 9000 	str.w	r9, [r0]
 80198ec:	4604      	mov	r4, r0
 80198ee:	e7e4      	b.n	80198ba <__pow5mult+0x6a>
 80198f0:	4630      	mov	r0, r6
 80198f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80198f6:	bf00      	nop
 80198f8:	0801cba4 	.word	0x0801cba4
 80198fc:	0801ca71 	.word	0x0801ca71
 8019900:	0801caf1 	.word	0x0801caf1

08019904 <__lshift>:
 8019904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019908:	460c      	mov	r4, r1
 801990a:	6849      	ldr	r1, [r1, #4]
 801990c:	6923      	ldr	r3, [r4, #16]
 801990e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019912:	68a3      	ldr	r3, [r4, #8]
 8019914:	4607      	mov	r7, r0
 8019916:	4691      	mov	r9, r2
 8019918:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801991c:	f108 0601 	add.w	r6, r8, #1
 8019920:	42b3      	cmp	r3, r6
 8019922:	db0b      	blt.n	801993c <__lshift+0x38>
 8019924:	4638      	mov	r0, r7
 8019926:	f7ff fde7 	bl	80194f8 <_Balloc>
 801992a:	4605      	mov	r5, r0
 801992c:	b948      	cbnz	r0, 8019942 <__lshift+0x3e>
 801992e:	4602      	mov	r2, r0
 8019930:	4b28      	ldr	r3, [pc, #160]	@ (80199d4 <__lshift+0xd0>)
 8019932:	4829      	ldr	r0, [pc, #164]	@ (80199d8 <__lshift+0xd4>)
 8019934:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8019938:	f000 fb6c 	bl	801a014 <__assert_func>
 801993c:	3101      	adds	r1, #1
 801993e:	005b      	lsls	r3, r3, #1
 8019940:	e7ee      	b.n	8019920 <__lshift+0x1c>
 8019942:	2300      	movs	r3, #0
 8019944:	f100 0114 	add.w	r1, r0, #20
 8019948:	f100 0210 	add.w	r2, r0, #16
 801994c:	4618      	mov	r0, r3
 801994e:	4553      	cmp	r3, sl
 8019950:	db33      	blt.n	80199ba <__lshift+0xb6>
 8019952:	6920      	ldr	r0, [r4, #16]
 8019954:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019958:	f104 0314 	add.w	r3, r4, #20
 801995c:	f019 091f 	ands.w	r9, r9, #31
 8019960:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019964:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019968:	d02b      	beq.n	80199c2 <__lshift+0xbe>
 801996a:	f1c9 0e20 	rsb	lr, r9, #32
 801996e:	468a      	mov	sl, r1
 8019970:	2200      	movs	r2, #0
 8019972:	6818      	ldr	r0, [r3, #0]
 8019974:	fa00 f009 	lsl.w	r0, r0, r9
 8019978:	4310      	orrs	r0, r2
 801997a:	f84a 0b04 	str.w	r0, [sl], #4
 801997e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019982:	459c      	cmp	ip, r3
 8019984:	fa22 f20e 	lsr.w	r2, r2, lr
 8019988:	d8f3      	bhi.n	8019972 <__lshift+0x6e>
 801998a:	ebac 0304 	sub.w	r3, ip, r4
 801998e:	3b15      	subs	r3, #21
 8019990:	f023 0303 	bic.w	r3, r3, #3
 8019994:	3304      	adds	r3, #4
 8019996:	f104 0015 	add.w	r0, r4, #21
 801999a:	4560      	cmp	r0, ip
 801999c:	bf88      	it	hi
 801999e:	2304      	movhi	r3, #4
 80199a0:	50ca      	str	r2, [r1, r3]
 80199a2:	b10a      	cbz	r2, 80199a8 <__lshift+0xa4>
 80199a4:	f108 0602 	add.w	r6, r8, #2
 80199a8:	3e01      	subs	r6, #1
 80199aa:	4638      	mov	r0, r7
 80199ac:	612e      	str	r6, [r5, #16]
 80199ae:	4621      	mov	r1, r4
 80199b0:	f7ff fde2 	bl	8019578 <_Bfree>
 80199b4:	4628      	mov	r0, r5
 80199b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80199ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80199be:	3301      	adds	r3, #1
 80199c0:	e7c5      	b.n	801994e <__lshift+0x4a>
 80199c2:	3904      	subs	r1, #4
 80199c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80199c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80199cc:	459c      	cmp	ip, r3
 80199ce:	d8f9      	bhi.n	80199c4 <__lshift+0xc0>
 80199d0:	e7ea      	b.n	80199a8 <__lshift+0xa4>
 80199d2:	bf00      	nop
 80199d4:	0801cae0 	.word	0x0801cae0
 80199d8:	0801caf1 	.word	0x0801caf1

080199dc <__mcmp>:
 80199dc:	690a      	ldr	r2, [r1, #16]
 80199de:	4603      	mov	r3, r0
 80199e0:	6900      	ldr	r0, [r0, #16]
 80199e2:	1a80      	subs	r0, r0, r2
 80199e4:	b530      	push	{r4, r5, lr}
 80199e6:	d10e      	bne.n	8019a06 <__mcmp+0x2a>
 80199e8:	3314      	adds	r3, #20
 80199ea:	3114      	adds	r1, #20
 80199ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80199f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80199f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80199f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80199fc:	4295      	cmp	r5, r2
 80199fe:	d003      	beq.n	8019a08 <__mcmp+0x2c>
 8019a00:	d205      	bcs.n	8019a0e <__mcmp+0x32>
 8019a02:	f04f 30ff 	mov.w	r0, #4294967295
 8019a06:	bd30      	pop	{r4, r5, pc}
 8019a08:	42a3      	cmp	r3, r4
 8019a0a:	d3f3      	bcc.n	80199f4 <__mcmp+0x18>
 8019a0c:	e7fb      	b.n	8019a06 <__mcmp+0x2a>
 8019a0e:	2001      	movs	r0, #1
 8019a10:	e7f9      	b.n	8019a06 <__mcmp+0x2a>
	...

08019a14 <__mdiff>:
 8019a14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a18:	4689      	mov	r9, r1
 8019a1a:	4606      	mov	r6, r0
 8019a1c:	4611      	mov	r1, r2
 8019a1e:	4648      	mov	r0, r9
 8019a20:	4614      	mov	r4, r2
 8019a22:	f7ff ffdb 	bl	80199dc <__mcmp>
 8019a26:	1e05      	subs	r5, r0, #0
 8019a28:	d112      	bne.n	8019a50 <__mdiff+0x3c>
 8019a2a:	4629      	mov	r1, r5
 8019a2c:	4630      	mov	r0, r6
 8019a2e:	f7ff fd63 	bl	80194f8 <_Balloc>
 8019a32:	4602      	mov	r2, r0
 8019a34:	b928      	cbnz	r0, 8019a42 <__mdiff+0x2e>
 8019a36:	4b3f      	ldr	r3, [pc, #252]	@ (8019b34 <__mdiff+0x120>)
 8019a38:	f240 2137 	movw	r1, #567	@ 0x237
 8019a3c:	483e      	ldr	r0, [pc, #248]	@ (8019b38 <__mdiff+0x124>)
 8019a3e:	f000 fae9 	bl	801a014 <__assert_func>
 8019a42:	2301      	movs	r3, #1
 8019a44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019a48:	4610      	mov	r0, r2
 8019a4a:	b003      	add	sp, #12
 8019a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a50:	bfbc      	itt	lt
 8019a52:	464b      	movlt	r3, r9
 8019a54:	46a1      	movlt	r9, r4
 8019a56:	4630      	mov	r0, r6
 8019a58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019a5c:	bfba      	itte	lt
 8019a5e:	461c      	movlt	r4, r3
 8019a60:	2501      	movlt	r5, #1
 8019a62:	2500      	movge	r5, #0
 8019a64:	f7ff fd48 	bl	80194f8 <_Balloc>
 8019a68:	4602      	mov	r2, r0
 8019a6a:	b918      	cbnz	r0, 8019a74 <__mdiff+0x60>
 8019a6c:	4b31      	ldr	r3, [pc, #196]	@ (8019b34 <__mdiff+0x120>)
 8019a6e:	f240 2145 	movw	r1, #581	@ 0x245
 8019a72:	e7e3      	b.n	8019a3c <__mdiff+0x28>
 8019a74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019a78:	6926      	ldr	r6, [r4, #16]
 8019a7a:	60c5      	str	r5, [r0, #12]
 8019a7c:	f109 0310 	add.w	r3, r9, #16
 8019a80:	f109 0514 	add.w	r5, r9, #20
 8019a84:	f104 0e14 	add.w	lr, r4, #20
 8019a88:	f100 0b14 	add.w	fp, r0, #20
 8019a8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019a90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019a94:	9301      	str	r3, [sp, #4]
 8019a96:	46d9      	mov	r9, fp
 8019a98:	f04f 0c00 	mov.w	ip, #0
 8019a9c:	9b01      	ldr	r3, [sp, #4]
 8019a9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8019aa2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019aa6:	9301      	str	r3, [sp, #4]
 8019aa8:	fa1f f38a 	uxth.w	r3, sl
 8019aac:	4619      	mov	r1, r3
 8019aae:	b283      	uxth	r3, r0
 8019ab0:	1acb      	subs	r3, r1, r3
 8019ab2:	0c00      	lsrs	r0, r0, #16
 8019ab4:	4463      	add	r3, ip
 8019ab6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019aba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8019abe:	b29b      	uxth	r3, r3
 8019ac0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019ac4:	4576      	cmp	r6, lr
 8019ac6:	f849 3b04 	str.w	r3, [r9], #4
 8019aca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019ace:	d8e5      	bhi.n	8019a9c <__mdiff+0x88>
 8019ad0:	1b33      	subs	r3, r6, r4
 8019ad2:	3b15      	subs	r3, #21
 8019ad4:	f023 0303 	bic.w	r3, r3, #3
 8019ad8:	3415      	adds	r4, #21
 8019ada:	3304      	adds	r3, #4
 8019adc:	42a6      	cmp	r6, r4
 8019ade:	bf38      	it	cc
 8019ae0:	2304      	movcc	r3, #4
 8019ae2:	441d      	add	r5, r3
 8019ae4:	445b      	add	r3, fp
 8019ae6:	461e      	mov	r6, r3
 8019ae8:	462c      	mov	r4, r5
 8019aea:	4544      	cmp	r4, r8
 8019aec:	d30e      	bcc.n	8019b0c <__mdiff+0xf8>
 8019aee:	f108 0103 	add.w	r1, r8, #3
 8019af2:	1b49      	subs	r1, r1, r5
 8019af4:	f021 0103 	bic.w	r1, r1, #3
 8019af8:	3d03      	subs	r5, #3
 8019afa:	45a8      	cmp	r8, r5
 8019afc:	bf38      	it	cc
 8019afe:	2100      	movcc	r1, #0
 8019b00:	440b      	add	r3, r1
 8019b02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019b06:	b191      	cbz	r1, 8019b2e <__mdiff+0x11a>
 8019b08:	6117      	str	r7, [r2, #16]
 8019b0a:	e79d      	b.n	8019a48 <__mdiff+0x34>
 8019b0c:	f854 1b04 	ldr.w	r1, [r4], #4
 8019b10:	46e6      	mov	lr, ip
 8019b12:	0c08      	lsrs	r0, r1, #16
 8019b14:	fa1c fc81 	uxtah	ip, ip, r1
 8019b18:	4471      	add	r1, lr
 8019b1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8019b1e:	b289      	uxth	r1, r1
 8019b20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019b24:	f846 1b04 	str.w	r1, [r6], #4
 8019b28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019b2c:	e7dd      	b.n	8019aea <__mdiff+0xd6>
 8019b2e:	3f01      	subs	r7, #1
 8019b30:	e7e7      	b.n	8019b02 <__mdiff+0xee>
 8019b32:	bf00      	nop
 8019b34:	0801cae0 	.word	0x0801cae0
 8019b38:	0801caf1 	.word	0x0801caf1

08019b3c <__d2b>:
 8019b3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019b40:	460f      	mov	r7, r1
 8019b42:	2101      	movs	r1, #1
 8019b44:	ec59 8b10 	vmov	r8, r9, d0
 8019b48:	4616      	mov	r6, r2
 8019b4a:	f7ff fcd5 	bl	80194f8 <_Balloc>
 8019b4e:	4604      	mov	r4, r0
 8019b50:	b930      	cbnz	r0, 8019b60 <__d2b+0x24>
 8019b52:	4602      	mov	r2, r0
 8019b54:	4b23      	ldr	r3, [pc, #140]	@ (8019be4 <__d2b+0xa8>)
 8019b56:	4824      	ldr	r0, [pc, #144]	@ (8019be8 <__d2b+0xac>)
 8019b58:	f240 310f 	movw	r1, #783	@ 0x30f
 8019b5c:	f000 fa5a 	bl	801a014 <__assert_func>
 8019b60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019b64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019b68:	b10d      	cbz	r5, 8019b6e <__d2b+0x32>
 8019b6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019b6e:	9301      	str	r3, [sp, #4]
 8019b70:	f1b8 0300 	subs.w	r3, r8, #0
 8019b74:	d023      	beq.n	8019bbe <__d2b+0x82>
 8019b76:	4668      	mov	r0, sp
 8019b78:	9300      	str	r3, [sp, #0]
 8019b7a:	f7ff fd84 	bl	8019686 <__lo0bits>
 8019b7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019b82:	b1d0      	cbz	r0, 8019bba <__d2b+0x7e>
 8019b84:	f1c0 0320 	rsb	r3, r0, #32
 8019b88:	fa02 f303 	lsl.w	r3, r2, r3
 8019b8c:	430b      	orrs	r3, r1
 8019b8e:	40c2      	lsrs	r2, r0
 8019b90:	6163      	str	r3, [r4, #20]
 8019b92:	9201      	str	r2, [sp, #4]
 8019b94:	9b01      	ldr	r3, [sp, #4]
 8019b96:	61a3      	str	r3, [r4, #24]
 8019b98:	2b00      	cmp	r3, #0
 8019b9a:	bf0c      	ite	eq
 8019b9c:	2201      	moveq	r2, #1
 8019b9e:	2202      	movne	r2, #2
 8019ba0:	6122      	str	r2, [r4, #16]
 8019ba2:	b1a5      	cbz	r5, 8019bce <__d2b+0x92>
 8019ba4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019ba8:	4405      	add	r5, r0
 8019baa:	603d      	str	r5, [r7, #0]
 8019bac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019bb0:	6030      	str	r0, [r6, #0]
 8019bb2:	4620      	mov	r0, r4
 8019bb4:	b003      	add	sp, #12
 8019bb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019bba:	6161      	str	r1, [r4, #20]
 8019bbc:	e7ea      	b.n	8019b94 <__d2b+0x58>
 8019bbe:	a801      	add	r0, sp, #4
 8019bc0:	f7ff fd61 	bl	8019686 <__lo0bits>
 8019bc4:	9b01      	ldr	r3, [sp, #4]
 8019bc6:	6163      	str	r3, [r4, #20]
 8019bc8:	3020      	adds	r0, #32
 8019bca:	2201      	movs	r2, #1
 8019bcc:	e7e8      	b.n	8019ba0 <__d2b+0x64>
 8019bce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019bd2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019bd6:	6038      	str	r0, [r7, #0]
 8019bd8:	6918      	ldr	r0, [r3, #16]
 8019bda:	f7ff fd35 	bl	8019648 <__hi0bits>
 8019bde:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019be2:	e7e5      	b.n	8019bb0 <__d2b+0x74>
 8019be4:	0801cae0 	.word	0x0801cae0
 8019be8:	0801caf1 	.word	0x0801caf1

08019bec <__ssputs_r>:
 8019bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019bf0:	688e      	ldr	r6, [r1, #8]
 8019bf2:	461f      	mov	r7, r3
 8019bf4:	42be      	cmp	r6, r7
 8019bf6:	680b      	ldr	r3, [r1, #0]
 8019bf8:	4682      	mov	sl, r0
 8019bfa:	460c      	mov	r4, r1
 8019bfc:	4690      	mov	r8, r2
 8019bfe:	d82d      	bhi.n	8019c5c <__ssputs_r+0x70>
 8019c00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019c04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019c08:	d026      	beq.n	8019c58 <__ssputs_r+0x6c>
 8019c0a:	6965      	ldr	r5, [r4, #20]
 8019c0c:	6909      	ldr	r1, [r1, #16]
 8019c0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019c12:	eba3 0901 	sub.w	r9, r3, r1
 8019c16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019c1a:	1c7b      	adds	r3, r7, #1
 8019c1c:	444b      	add	r3, r9
 8019c1e:	106d      	asrs	r5, r5, #1
 8019c20:	429d      	cmp	r5, r3
 8019c22:	bf38      	it	cc
 8019c24:	461d      	movcc	r5, r3
 8019c26:	0553      	lsls	r3, r2, #21
 8019c28:	d527      	bpl.n	8019c7a <__ssputs_r+0x8e>
 8019c2a:	4629      	mov	r1, r5
 8019c2c:	f7ff fbd8 	bl	80193e0 <_malloc_r>
 8019c30:	4606      	mov	r6, r0
 8019c32:	b360      	cbz	r0, 8019c8e <__ssputs_r+0xa2>
 8019c34:	6921      	ldr	r1, [r4, #16]
 8019c36:	464a      	mov	r2, r9
 8019c38:	f7fe fcf7 	bl	801862a <memcpy>
 8019c3c:	89a3      	ldrh	r3, [r4, #12]
 8019c3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019c46:	81a3      	strh	r3, [r4, #12]
 8019c48:	6126      	str	r6, [r4, #16]
 8019c4a:	6165      	str	r5, [r4, #20]
 8019c4c:	444e      	add	r6, r9
 8019c4e:	eba5 0509 	sub.w	r5, r5, r9
 8019c52:	6026      	str	r6, [r4, #0]
 8019c54:	60a5      	str	r5, [r4, #8]
 8019c56:	463e      	mov	r6, r7
 8019c58:	42be      	cmp	r6, r7
 8019c5a:	d900      	bls.n	8019c5e <__ssputs_r+0x72>
 8019c5c:	463e      	mov	r6, r7
 8019c5e:	6820      	ldr	r0, [r4, #0]
 8019c60:	4632      	mov	r2, r6
 8019c62:	4641      	mov	r1, r8
 8019c64:	f7fe fc47 	bl	80184f6 <memmove>
 8019c68:	68a3      	ldr	r3, [r4, #8]
 8019c6a:	1b9b      	subs	r3, r3, r6
 8019c6c:	60a3      	str	r3, [r4, #8]
 8019c6e:	6823      	ldr	r3, [r4, #0]
 8019c70:	4433      	add	r3, r6
 8019c72:	6023      	str	r3, [r4, #0]
 8019c74:	2000      	movs	r0, #0
 8019c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019c7a:	462a      	mov	r2, r5
 8019c7c:	f000 fa0e 	bl	801a09c <_realloc_r>
 8019c80:	4606      	mov	r6, r0
 8019c82:	2800      	cmp	r0, #0
 8019c84:	d1e0      	bne.n	8019c48 <__ssputs_r+0x5c>
 8019c86:	6921      	ldr	r1, [r4, #16]
 8019c88:	4650      	mov	r0, sl
 8019c8a:	f7ff fb35 	bl	80192f8 <_free_r>
 8019c8e:	230c      	movs	r3, #12
 8019c90:	f8ca 3000 	str.w	r3, [sl]
 8019c94:	89a3      	ldrh	r3, [r4, #12]
 8019c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c9a:	81a3      	strh	r3, [r4, #12]
 8019c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8019ca0:	e7e9      	b.n	8019c76 <__ssputs_r+0x8a>
	...

08019ca4 <_svfiprintf_r>:
 8019ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ca8:	4698      	mov	r8, r3
 8019caa:	898b      	ldrh	r3, [r1, #12]
 8019cac:	061b      	lsls	r3, r3, #24
 8019cae:	b09d      	sub	sp, #116	@ 0x74
 8019cb0:	4607      	mov	r7, r0
 8019cb2:	460d      	mov	r5, r1
 8019cb4:	4614      	mov	r4, r2
 8019cb6:	d510      	bpl.n	8019cda <_svfiprintf_r+0x36>
 8019cb8:	690b      	ldr	r3, [r1, #16]
 8019cba:	b973      	cbnz	r3, 8019cda <_svfiprintf_r+0x36>
 8019cbc:	2140      	movs	r1, #64	@ 0x40
 8019cbe:	f7ff fb8f 	bl	80193e0 <_malloc_r>
 8019cc2:	6028      	str	r0, [r5, #0]
 8019cc4:	6128      	str	r0, [r5, #16]
 8019cc6:	b930      	cbnz	r0, 8019cd6 <_svfiprintf_r+0x32>
 8019cc8:	230c      	movs	r3, #12
 8019cca:	603b      	str	r3, [r7, #0]
 8019ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8019cd0:	b01d      	add	sp, #116	@ 0x74
 8019cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cd6:	2340      	movs	r3, #64	@ 0x40
 8019cd8:	616b      	str	r3, [r5, #20]
 8019cda:	2300      	movs	r3, #0
 8019cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8019cde:	2320      	movs	r3, #32
 8019ce0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019ce4:	f8cd 800c 	str.w	r8, [sp, #12]
 8019ce8:	2330      	movs	r3, #48	@ 0x30
 8019cea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019e88 <_svfiprintf_r+0x1e4>
 8019cee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019cf2:	f04f 0901 	mov.w	r9, #1
 8019cf6:	4623      	mov	r3, r4
 8019cf8:	469a      	mov	sl, r3
 8019cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019cfe:	b10a      	cbz	r2, 8019d04 <_svfiprintf_r+0x60>
 8019d00:	2a25      	cmp	r2, #37	@ 0x25
 8019d02:	d1f9      	bne.n	8019cf8 <_svfiprintf_r+0x54>
 8019d04:	ebba 0b04 	subs.w	fp, sl, r4
 8019d08:	d00b      	beq.n	8019d22 <_svfiprintf_r+0x7e>
 8019d0a:	465b      	mov	r3, fp
 8019d0c:	4622      	mov	r2, r4
 8019d0e:	4629      	mov	r1, r5
 8019d10:	4638      	mov	r0, r7
 8019d12:	f7ff ff6b 	bl	8019bec <__ssputs_r>
 8019d16:	3001      	adds	r0, #1
 8019d18:	f000 80a7 	beq.w	8019e6a <_svfiprintf_r+0x1c6>
 8019d1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d1e:	445a      	add	r2, fp
 8019d20:	9209      	str	r2, [sp, #36]	@ 0x24
 8019d22:	f89a 3000 	ldrb.w	r3, [sl]
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	f000 809f 	beq.w	8019e6a <_svfiprintf_r+0x1c6>
 8019d2c:	2300      	movs	r3, #0
 8019d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8019d32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019d36:	f10a 0a01 	add.w	sl, sl, #1
 8019d3a:	9304      	str	r3, [sp, #16]
 8019d3c:	9307      	str	r3, [sp, #28]
 8019d3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019d42:	931a      	str	r3, [sp, #104]	@ 0x68
 8019d44:	4654      	mov	r4, sl
 8019d46:	2205      	movs	r2, #5
 8019d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019d4c:	484e      	ldr	r0, [pc, #312]	@ (8019e88 <_svfiprintf_r+0x1e4>)
 8019d4e:	f7e6 fa67 	bl	8000220 <memchr>
 8019d52:	9a04      	ldr	r2, [sp, #16]
 8019d54:	b9d8      	cbnz	r0, 8019d8e <_svfiprintf_r+0xea>
 8019d56:	06d0      	lsls	r0, r2, #27
 8019d58:	bf44      	itt	mi
 8019d5a:	2320      	movmi	r3, #32
 8019d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d60:	0711      	lsls	r1, r2, #28
 8019d62:	bf44      	itt	mi
 8019d64:	232b      	movmi	r3, #43	@ 0x2b
 8019d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8019d6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8019d70:	d015      	beq.n	8019d9e <_svfiprintf_r+0xfa>
 8019d72:	9a07      	ldr	r2, [sp, #28]
 8019d74:	4654      	mov	r4, sl
 8019d76:	2000      	movs	r0, #0
 8019d78:	f04f 0c0a 	mov.w	ip, #10
 8019d7c:	4621      	mov	r1, r4
 8019d7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019d82:	3b30      	subs	r3, #48	@ 0x30
 8019d84:	2b09      	cmp	r3, #9
 8019d86:	d94b      	bls.n	8019e20 <_svfiprintf_r+0x17c>
 8019d88:	b1b0      	cbz	r0, 8019db8 <_svfiprintf_r+0x114>
 8019d8a:	9207      	str	r2, [sp, #28]
 8019d8c:	e014      	b.n	8019db8 <_svfiprintf_r+0x114>
 8019d8e:	eba0 0308 	sub.w	r3, r0, r8
 8019d92:	fa09 f303 	lsl.w	r3, r9, r3
 8019d96:	4313      	orrs	r3, r2
 8019d98:	9304      	str	r3, [sp, #16]
 8019d9a:	46a2      	mov	sl, r4
 8019d9c:	e7d2      	b.n	8019d44 <_svfiprintf_r+0xa0>
 8019d9e:	9b03      	ldr	r3, [sp, #12]
 8019da0:	1d19      	adds	r1, r3, #4
 8019da2:	681b      	ldr	r3, [r3, #0]
 8019da4:	9103      	str	r1, [sp, #12]
 8019da6:	2b00      	cmp	r3, #0
 8019da8:	bfbb      	ittet	lt
 8019daa:	425b      	neglt	r3, r3
 8019dac:	f042 0202 	orrlt.w	r2, r2, #2
 8019db0:	9307      	strge	r3, [sp, #28]
 8019db2:	9307      	strlt	r3, [sp, #28]
 8019db4:	bfb8      	it	lt
 8019db6:	9204      	strlt	r2, [sp, #16]
 8019db8:	7823      	ldrb	r3, [r4, #0]
 8019dba:	2b2e      	cmp	r3, #46	@ 0x2e
 8019dbc:	d10a      	bne.n	8019dd4 <_svfiprintf_r+0x130>
 8019dbe:	7863      	ldrb	r3, [r4, #1]
 8019dc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8019dc2:	d132      	bne.n	8019e2a <_svfiprintf_r+0x186>
 8019dc4:	9b03      	ldr	r3, [sp, #12]
 8019dc6:	1d1a      	adds	r2, r3, #4
 8019dc8:	681b      	ldr	r3, [r3, #0]
 8019dca:	9203      	str	r2, [sp, #12]
 8019dcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019dd0:	3402      	adds	r4, #2
 8019dd2:	9305      	str	r3, [sp, #20]
 8019dd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019e98 <_svfiprintf_r+0x1f4>
 8019dd8:	7821      	ldrb	r1, [r4, #0]
 8019dda:	2203      	movs	r2, #3
 8019ddc:	4650      	mov	r0, sl
 8019dde:	f7e6 fa1f 	bl	8000220 <memchr>
 8019de2:	b138      	cbz	r0, 8019df4 <_svfiprintf_r+0x150>
 8019de4:	9b04      	ldr	r3, [sp, #16]
 8019de6:	eba0 000a 	sub.w	r0, r0, sl
 8019dea:	2240      	movs	r2, #64	@ 0x40
 8019dec:	4082      	lsls	r2, r0
 8019dee:	4313      	orrs	r3, r2
 8019df0:	3401      	adds	r4, #1
 8019df2:	9304      	str	r3, [sp, #16]
 8019df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019df8:	4824      	ldr	r0, [pc, #144]	@ (8019e8c <_svfiprintf_r+0x1e8>)
 8019dfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019dfe:	2206      	movs	r2, #6
 8019e00:	f7e6 fa0e 	bl	8000220 <memchr>
 8019e04:	2800      	cmp	r0, #0
 8019e06:	d036      	beq.n	8019e76 <_svfiprintf_r+0x1d2>
 8019e08:	4b21      	ldr	r3, [pc, #132]	@ (8019e90 <_svfiprintf_r+0x1ec>)
 8019e0a:	bb1b      	cbnz	r3, 8019e54 <_svfiprintf_r+0x1b0>
 8019e0c:	9b03      	ldr	r3, [sp, #12]
 8019e0e:	3307      	adds	r3, #7
 8019e10:	f023 0307 	bic.w	r3, r3, #7
 8019e14:	3308      	adds	r3, #8
 8019e16:	9303      	str	r3, [sp, #12]
 8019e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e1a:	4433      	add	r3, r6
 8019e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e1e:	e76a      	b.n	8019cf6 <_svfiprintf_r+0x52>
 8019e20:	fb0c 3202 	mla	r2, ip, r2, r3
 8019e24:	460c      	mov	r4, r1
 8019e26:	2001      	movs	r0, #1
 8019e28:	e7a8      	b.n	8019d7c <_svfiprintf_r+0xd8>
 8019e2a:	2300      	movs	r3, #0
 8019e2c:	3401      	adds	r4, #1
 8019e2e:	9305      	str	r3, [sp, #20]
 8019e30:	4619      	mov	r1, r3
 8019e32:	f04f 0c0a 	mov.w	ip, #10
 8019e36:	4620      	mov	r0, r4
 8019e38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019e3c:	3a30      	subs	r2, #48	@ 0x30
 8019e3e:	2a09      	cmp	r2, #9
 8019e40:	d903      	bls.n	8019e4a <_svfiprintf_r+0x1a6>
 8019e42:	2b00      	cmp	r3, #0
 8019e44:	d0c6      	beq.n	8019dd4 <_svfiprintf_r+0x130>
 8019e46:	9105      	str	r1, [sp, #20]
 8019e48:	e7c4      	b.n	8019dd4 <_svfiprintf_r+0x130>
 8019e4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8019e4e:	4604      	mov	r4, r0
 8019e50:	2301      	movs	r3, #1
 8019e52:	e7f0      	b.n	8019e36 <_svfiprintf_r+0x192>
 8019e54:	ab03      	add	r3, sp, #12
 8019e56:	9300      	str	r3, [sp, #0]
 8019e58:	462a      	mov	r2, r5
 8019e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8019e94 <_svfiprintf_r+0x1f0>)
 8019e5c:	a904      	add	r1, sp, #16
 8019e5e:	4638      	mov	r0, r7
 8019e60:	f7fd fe36 	bl	8017ad0 <_printf_float>
 8019e64:	1c42      	adds	r2, r0, #1
 8019e66:	4606      	mov	r6, r0
 8019e68:	d1d6      	bne.n	8019e18 <_svfiprintf_r+0x174>
 8019e6a:	89ab      	ldrh	r3, [r5, #12]
 8019e6c:	065b      	lsls	r3, r3, #25
 8019e6e:	f53f af2d 	bmi.w	8019ccc <_svfiprintf_r+0x28>
 8019e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019e74:	e72c      	b.n	8019cd0 <_svfiprintf_r+0x2c>
 8019e76:	ab03      	add	r3, sp, #12
 8019e78:	9300      	str	r3, [sp, #0]
 8019e7a:	462a      	mov	r2, r5
 8019e7c:	4b05      	ldr	r3, [pc, #20]	@ (8019e94 <_svfiprintf_r+0x1f0>)
 8019e7e:	a904      	add	r1, sp, #16
 8019e80:	4638      	mov	r0, r7
 8019e82:	f7fe f8bd 	bl	8018000 <_printf_i>
 8019e86:	e7ed      	b.n	8019e64 <_svfiprintf_r+0x1c0>
 8019e88:	0801cb4a 	.word	0x0801cb4a
 8019e8c:	0801cb54 	.word	0x0801cb54
 8019e90:	08017ad1 	.word	0x08017ad1
 8019e94:	08019bed 	.word	0x08019bed
 8019e98:	0801cb50 	.word	0x0801cb50

08019e9c <__sflush_r>:
 8019e9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ea4:	0716      	lsls	r6, r2, #28
 8019ea6:	4605      	mov	r5, r0
 8019ea8:	460c      	mov	r4, r1
 8019eaa:	d454      	bmi.n	8019f56 <__sflush_r+0xba>
 8019eac:	684b      	ldr	r3, [r1, #4]
 8019eae:	2b00      	cmp	r3, #0
 8019eb0:	dc02      	bgt.n	8019eb8 <__sflush_r+0x1c>
 8019eb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	dd48      	ble.n	8019f4a <__sflush_r+0xae>
 8019eb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019eba:	2e00      	cmp	r6, #0
 8019ebc:	d045      	beq.n	8019f4a <__sflush_r+0xae>
 8019ebe:	2300      	movs	r3, #0
 8019ec0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019ec4:	682f      	ldr	r7, [r5, #0]
 8019ec6:	6a21      	ldr	r1, [r4, #32]
 8019ec8:	602b      	str	r3, [r5, #0]
 8019eca:	d030      	beq.n	8019f2e <__sflush_r+0x92>
 8019ecc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019ece:	89a3      	ldrh	r3, [r4, #12]
 8019ed0:	0759      	lsls	r1, r3, #29
 8019ed2:	d505      	bpl.n	8019ee0 <__sflush_r+0x44>
 8019ed4:	6863      	ldr	r3, [r4, #4]
 8019ed6:	1ad2      	subs	r2, r2, r3
 8019ed8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019eda:	b10b      	cbz	r3, 8019ee0 <__sflush_r+0x44>
 8019edc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019ede:	1ad2      	subs	r2, r2, r3
 8019ee0:	2300      	movs	r3, #0
 8019ee2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019ee4:	6a21      	ldr	r1, [r4, #32]
 8019ee6:	4628      	mov	r0, r5
 8019ee8:	47b0      	blx	r6
 8019eea:	1c43      	adds	r3, r0, #1
 8019eec:	89a3      	ldrh	r3, [r4, #12]
 8019eee:	d106      	bne.n	8019efe <__sflush_r+0x62>
 8019ef0:	6829      	ldr	r1, [r5, #0]
 8019ef2:	291d      	cmp	r1, #29
 8019ef4:	d82b      	bhi.n	8019f4e <__sflush_r+0xb2>
 8019ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8019fa0 <__sflush_r+0x104>)
 8019ef8:	40ca      	lsrs	r2, r1
 8019efa:	07d6      	lsls	r6, r2, #31
 8019efc:	d527      	bpl.n	8019f4e <__sflush_r+0xb2>
 8019efe:	2200      	movs	r2, #0
 8019f00:	6062      	str	r2, [r4, #4]
 8019f02:	04d9      	lsls	r1, r3, #19
 8019f04:	6922      	ldr	r2, [r4, #16]
 8019f06:	6022      	str	r2, [r4, #0]
 8019f08:	d504      	bpl.n	8019f14 <__sflush_r+0x78>
 8019f0a:	1c42      	adds	r2, r0, #1
 8019f0c:	d101      	bne.n	8019f12 <__sflush_r+0x76>
 8019f0e:	682b      	ldr	r3, [r5, #0]
 8019f10:	b903      	cbnz	r3, 8019f14 <__sflush_r+0x78>
 8019f12:	6560      	str	r0, [r4, #84]	@ 0x54
 8019f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019f16:	602f      	str	r7, [r5, #0]
 8019f18:	b1b9      	cbz	r1, 8019f4a <__sflush_r+0xae>
 8019f1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019f1e:	4299      	cmp	r1, r3
 8019f20:	d002      	beq.n	8019f28 <__sflush_r+0x8c>
 8019f22:	4628      	mov	r0, r5
 8019f24:	f7ff f9e8 	bl	80192f8 <_free_r>
 8019f28:	2300      	movs	r3, #0
 8019f2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8019f2c:	e00d      	b.n	8019f4a <__sflush_r+0xae>
 8019f2e:	2301      	movs	r3, #1
 8019f30:	4628      	mov	r0, r5
 8019f32:	47b0      	blx	r6
 8019f34:	4602      	mov	r2, r0
 8019f36:	1c50      	adds	r0, r2, #1
 8019f38:	d1c9      	bne.n	8019ece <__sflush_r+0x32>
 8019f3a:	682b      	ldr	r3, [r5, #0]
 8019f3c:	2b00      	cmp	r3, #0
 8019f3e:	d0c6      	beq.n	8019ece <__sflush_r+0x32>
 8019f40:	2b1d      	cmp	r3, #29
 8019f42:	d001      	beq.n	8019f48 <__sflush_r+0xac>
 8019f44:	2b16      	cmp	r3, #22
 8019f46:	d11e      	bne.n	8019f86 <__sflush_r+0xea>
 8019f48:	602f      	str	r7, [r5, #0]
 8019f4a:	2000      	movs	r0, #0
 8019f4c:	e022      	b.n	8019f94 <__sflush_r+0xf8>
 8019f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019f52:	b21b      	sxth	r3, r3
 8019f54:	e01b      	b.n	8019f8e <__sflush_r+0xf2>
 8019f56:	690f      	ldr	r7, [r1, #16]
 8019f58:	2f00      	cmp	r7, #0
 8019f5a:	d0f6      	beq.n	8019f4a <__sflush_r+0xae>
 8019f5c:	0793      	lsls	r3, r2, #30
 8019f5e:	680e      	ldr	r6, [r1, #0]
 8019f60:	bf08      	it	eq
 8019f62:	694b      	ldreq	r3, [r1, #20]
 8019f64:	600f      	str	r7, [r1, #0]
 8019f66:	bf18      	it	ne
 8019f68:	2300      	movne	r3, #0
 8019f6a:	eba6 0807 	sub.w	r8, r6, r7
 8019f6e:	608b      	str	r3, [r1, #8]
 8019f70:	f1b8 0f00 	cmp.w	r8, #0
 8019f74:	dde9      	ble.n	8019f4a <__sflush_r+0xae>
 8019f76:	6a21      	ldr	r1, [r4, #32]
 8019f78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019f7a:	4643      	mov	r3, r8
 8019f7c:	463a      	mov	r2, r7
 8019f7e:	4628      	mov	r0, r5
 8019f80:	47b0      	blx	r6
 8019f82:	2800      	cmp	r0, #0
 8019f84:	dc08      	bgt.n	8019f98 <__sflush_r+0xfc>
 8019f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019f8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019f8e:	81a3      	strh	r3, [r4, #12]
 8019f90:	f04f 30ff 	mov.w	r0, #4294967295
 8019f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f98:	4407      	add	r7, r0
 8019f9a:	eba8 0800 	sub.w	r8, r8, r0
 8019f9e:	e7e7      	b.n	8019f70 <__sflush_r+0xd4>
 8019fa0:	20400001 	.word	0x20400001

08019fa4 <_fflush_r>:
 8019fa4:	b538      	push	{r3, r4, r5, lr}
 8019fa6:	690b      	ldr	r3, [r1, #16]
 8019fa8:	4605      	mov	r5, r0
 8019faa:	460c      	mov	r4, r1
 8019fac:	b913      	cbnz	r3, 8019fb4 <_fflush_r+0x10>
 8019fae:	2500      	movs	r5, #0
 8019fb0:	4628      	mov	r0, r5
 8019fb2:	bd38      	pop	{r3, r4, r5, pc}
 8019fb4:	b118      	cbz	r0, 8019fbe <_fflush_r+0x1a>
 8019fb6:	6a03      	ldr	r3, [r0, #32]
 8019fb8:	b90b      	cbnz	r3, 8019fbe <_fflush_r+0x1a>
 8019fba:	f7fe f9cb 	bl	8018354 <__sinit>
 8019fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fc2:	2b00      	cmp	r3, #0
 8019fc4:	d0f3      	beq.n	8019fae <_fflush_r+0xa>
 8019fc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019fc8:	07d0      	lsls	r0, r2, #31
 8019fca:	d404      	bmi.n	8019fd6 <_fflush_r+0x32>
 8019fcc:	0599      	lsls	r1, r3, #22
 8019fce:	d402      	bmi.n	8019fd6 <_fflush_r+0x32>
 8019fd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019fd2:	f7fe fb28 	bl	8018626 <__retarget_lock_acquire_recursive>
 8019fd6:	4628      	mov	r0, r5
 8019fd8:	4621      	mov	r1, r4
 8019fda:	f7ff ff5f 	bl	8019e9c <__sflush_r>
 8019fde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019fe0:	07da      	lsls	r2, r3, #31
 8019fe2:	4605      	mov	r5, r0
 8019fe4:	d4e4      	bmi.n	8019fb0 <_fflush_r+0xc>
 8019fe6:	89a3      	ldrh	r3, [r4, #12]
 8019fe8:	059b      	lsls	r3, r3, #22
 8019fea:	d4e1      	bmi.n	8019fb0 <_fflush_r+0xc>
 8019fec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019fee:	f7fe fb1b 	bl	8018628 <__retarget_lock_release_recursive>
 8019ff2:	e7dd      	b.n	8019fb0 <_fflush_r+0xc>

08019ff4 <_sbrk_r>:
 8019ff4:	b538      	push	{r3, r4, r5, lr}
 8019ff6:	4d06      	ldr	r5, [pc, #24]	@ (801a010 <_sbrk_r+0x1c>)
 8019ff8:	2300      	movs	r3, #0
 8019ffa:	4604      	mov	r4, r0
 8019ffc:	4608      	mov	r0, r1
 8019ffe:	602b      	str	r3, [r5, #0]
 801a000:	f7ea fe7c 	bl	8004cfc <_sbrk>
 801a004:	1c43      	adds	r3, r0, #1
 801a006:	d102      	bne.n	801a00e <_sbrk_r+0x1a>
 801a008:	682b      	ldr	r3, [r5, #0]
 801a00a:	b103      	cbz	r3, 801a00e <_sbrk_r+0x1a>
 801a00c:	6023      	str	r3, [r4, #0]
 801a00e:	bd38      	pop	{r3, r4, r5, pc}
 801a010:	20003ec8 	.word	0x20003ec8

0801a014 <__assert_func>:
 801a014:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a016:	4614      	mov	r4, r2
 801a018:	461a      	mov	r2, r3
 801a01a:	4b09      	ldr	r3, [pc, #36]	@ (801a040 <__assert_func+0x2c>)
 801a01c:	681b      	ldr	r3, [r3, #0]
 801a01e:	4605      	mov	r5, r0
 801a020:	68d8      	ldr	r0, [r3, #12]
 801a022:	b14c      	cbz	r4, 801a038 <__assert_func+0x24>
 801a024:	4b07      	ldr	r3, [pc, #28]	@ (801a044 <__assert_func+0x30>)
 801a026:	9100      	str	r1, [sp, #0]
 801a028:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a02c:	4906      	ldr	r1, [pc, #24]	@ (801a048 <__assert_func+0x34>)
 801a02e:	462b      	mov	r3, r5
 801a030:	f000 f870 	bl	801a114 <fiprintf>
 801a034:	f000 f880 	bl	801a138 <abort>
 801a038:	4b04      	ldr	r3, [pc, #16]	@ (801a04c <__assert_func+0x38>)
 801a03a:	461c      	mov	r4, r3
 801a03c:	e7f3      	b.n	801a026 <__assert_func+0x12>
 801a03e:	bf00      	nop
 801a040:	200001ac 	.word	0x200001ac
 801a044:	0801cb65 	.word	0x0801cb65
 801a048:	0801cb72 	.word	0x0801cb72
 801a04c:	0801cba0 	.word	0x0801cba0

0801a050 <_calloc_r>:
 801a050:	b570      	push	{r4, r5, r6, lr}
 801a052:	fba1 5402 	umull	r5, r4, r1, r2
 801a056:	b934      	cbnz	r4, 801a066 <_calloc_r+0x16>
 801a058:	4629      	mov	r1, r5
 801a05a:	f7ff f9c1 	bl	80193e0 <_malloc_r>
 801a05e:	4606      	mov	r6, r0
 801a060:	b928      	cbnz	r0, 801a06e <_calloc_r+0x1e>
 801a062:	4630      	mov	r0, r6
 801a064:	bd70      	pop	{r4, r5, r6, pc}
 801a066:	220c      	movs	r2, #12
 801a068:	6002      	str	r2, [r0, #0]
 801a06a:	2600      	movs	r6, #0
 801a06c:	e7f9      	b.n	801a062 <_calloc_r+0x12>
 801a06e:	462a      	mov	r2, r5
 801a070:	4621      	mov	r1, r4
 801a072:	f7fe fa5a 	bl	801852a <memset>
 801a076:	e7f4      	b.n	801a062 <_calloc_r+0x12>

0801a078 <__ascii_mbtowc>:
 801a078:	b082      	sub	sp, #8
 801a07a:	b901      	cbnz	r1, 801a07e <__ascii_mbtowc+0x6>
 801a07c:	a901      	add	r1, sp, #4
 801a07e:	b142      	cbz	r2, 801a092 <__ascii_mbtowc+0x1a>
 801a080:	b14b      	cbz	r3, 801a096 <__ascii_mbtowc+0x1e>
 801a082:	7813      	ldrb	r3, [r2, #0]
 801a084:	600b      	str	r3, [r1, #0]
 801a086:	7812      	ldrb	r2, [r2, #0]
 801a088:	1e10      	subs	r0, r2, #0
 801a08a:	bf18      	it	ne
 801a08c:	2001      	movne	r0, #1
 801a08e:	b002      	add	sp, #8
 801a090:	4770      	bx	lr
 801a092:	4610      	mov	r0, r2
 801a094:	e7fb      	b.n	801a08e <__ascii_mbtowc+0x16>
 801a096:	f06f 0001 	mvn.w	r0, #1
 801a09a:	e7f8      	b.n	801a08e <__ascii_mbtowc+0x16>

0801a09c <_realloc_r>:
 801a09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a0a0:	4607      	mov	r7, r0
 801a0a2:	4614      	mov	r4, r2
 801a0a4:	460d      	mov	r5, r1
 801a0a6:	b921      	cbnz	r1, 801a0b2 <_realloc_r+0x16>
 801a0a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a0ac:	4611      	mov	r1, r2
 801a0ae:	f7ff b997 	b.w	80193e0 <_malloc_r>
 801a0b2:	b92a      	cbnz	r2, 801a0c0 <_realloc_r+0x24>
 801a0b4:	f7ff f920 	bl	80192f8 <_free_r>
 801a0b8:	4625      	mov	r5, r4
 801a0ba:	4628      	mov	r0, r5
 801a0bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a0c0:	f000 f841 	bl	801a146 <_malloc_usable_size_r>
 801a0c4:	4284      	cmp	r4, r0
 801a0c6:	4606      	mov	r6, r0
 801a0c8:	d802      	bhi.n	801a0d0 <_realloc_r+0x34>
 801a0ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a0ce:	d8f4      	bhi.n	801a0ba <_realloc_r+0x1e>
 801a0d0:	4621      	mov	r1, r4
 801a0d2:	4638      	mov	r0, r7
 801a0d4:	f7ff f984 	bl	80193e0 <_malloc_r>
 801a0d8:	4680      	mov	r8, r0
 801a0da:	b908      	cbnz	r0, 801a0e0 <_realloc_r+0x44>
 801a0dc:	4645      	mov	r5, r8
 801a0de:	e7ec      	b.n	801a0ba <_realloc_r+0x1e>
 801a0e0:	42b4      	cmp	r4, r6
 801a0e2:	4622      	mov	r2, r4
 801a0e4:	4629      	mov	r1, r5
 801a0e6:	bf28      	it	cs
 801a0e8:	4632      	movcs	r2, r6
 801a0ea:	f7fe fa9e 	bl	801862a <memcpy>
 801a0ee:	4629      	mov	r1, r5
 801a0f0:	4638      	mov	r0, r7
 801a0f2:	f7ff f901 	bl	80192f8 <_free_r>
 801a0f6:	e7f1      	b.n	801a0dc <_realloc_r+0x40>

0801a0f8 <__ascii_wctomb>:
 801a0f8:	4603      	mov	r3, r0
 801a0fa:	4608      	mov	r0, r1
 801a0fc:	b141      	cbz	r1, 801a110 <__ascii_wctomb+0x18>
 801a0fe:	2aff      	cmp	r2, #255	@ 0xff
 801a100:	d904      	bls.n	801a10c <__ascii_wctomb+0x14>
 801a102:	228a      	movs	r2, #138	@ 0x8a
 801a104:	601a      	str	r2, [r3, #0]
 801a106:	f04f 30ff 	mov.w	r0, #4294967295
 801a10a:	4770      	bx	lr
 801a10c:	700a      	strb	r2, [r1, #0]
 801a10e:	2001      	movs	r0, #1
 801a110:	4770      	bx	lr
	...

0801a114 <fiprintf>:
 801a114:	b40e      	push	{r1, r2, r3}
 801a116:	b503      	push	{r0, r1, lr}
 801a118:	4601      	mov	r1, r0
 801a11a:	ab03      	add	r3, sp, #12
 801a11c:	4805      	ldr	r0, [pc, #20]	@ (801a134 <fiprintf+0x20>)
 801a11e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a122:	6800      	ldr	r0, [r0, #0]
 801a124:	9301      	str	r3, [sp, #4]
 801a126:	f000 f83f 	bl	801a1a8 <_vfiprintf_r>
 801a12a:	b002      	add	sp, #8
 801a12c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a130:	b003      	add	sp, #12
 801a132:	4770      	bx	lr
 801a134:	200001ac 	.word	0x200001ac

0801a138 <abort>:
 801a138:	b508      	push	{r3, lr}
 801a13a:	2006      	movs	r0, #6
 801a13c:	f000 fa08 	bl	801a550 <raise>
 801a140:	2001      	movs	r0, #1
 801a142:	f7ea fd63 	bl	8004c0c <_exit>

0801a146 <_malloc_usable_size_r>:
 801a146:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a14a:	1f18      	subs	r0, r3, #4
 801a14c:	2b00      	cmp	r3, #0
 801a14e:	bfbc      	itt	lt
 801a150:	580b      	ldrlt	r3, [r1, r0]
 801a152:	18c0      	addlt	r0, r0, r3
 801a154:	4770      	bx	lr

0801a156 <__sfputc_r>:
 801a156:	6893      	ldr	r3, [r2, #8]
 801a158:	3b01      	subs	r3, #1
 801a15a:	2b00      	cmp	r3, #0
 801a15c:	b410      	push	{r4}
 801a15e:	6093      	str	r3, [r2, #8]
 801a160:	da08      	bge.n	801a174 <__sfputc_r+0x1e>
 801a162:	6994      	ldr	r4, [r2, #24]
 801a164:	42a3      	cmp	r3, r4
 801a166:	db01      	blt.n	801a16c <__sfputc_r+0x16>
 801a168:	290a      	cmp	r1, #10
 801a16a:	d103      	bne.n	801a174 <__sfputc_r+0x1e>
 801a16c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a170:	f000 b932 	b.w	801a3d8 <__swbuf_r>
 801a174:	6813      	ldr	r3, [r2, #0]
 801a176:	1c58      	adds	r0, r3, #1
 801a178:	6010      	str	r0, [r2, #0]
 801a17a:	7019      	strb	r1, [r3, #0]
 801a17c:	4608      	mov	r0, r1
 801a17e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a182:	4770      	bx	lr

0801a184 <__sfputs_r>:
 801a184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a186:	4606      	mov	r6, r0
 801a188:	460f      	mov	r7, r1
 801a18a:	4614      	mov	r4, r2
 801a18c:	18d5      	adds	r5, r2, r3
 801a18e:	42ac      	cmp	r4, r5
 801a190:	d101      	bne.n	801a196 <__sfputs_r+0x12>
 801a192:	2000      	movs	r0, #0
 801a194:	e007      	b.n	801a1a6 <__sfputs_r+0x22>
 801a196:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a19a:	463a      	mov	r2, r7
 801a19c:	4630      	mov	r0, r6
 801a19e:	f7ff ffda 	bl	801a156 <__sfputc_r>
 801a1a2:	1c43      	adds	r3, r0, #1
 801a1a4:	d1f3      	bne.n	801a18e <__sfputs_r+0xa>
 801a1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a1a8 <_vfiprintf_r>:
 801a1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1ac:	460d      	mov	r5, r1
 801a1ae:	b09d      	sub	sp, #116	@ 0x74
 801a1b0:	4614      	mov	r4, r2
 801a1b2:	4698      	mov	r8, r3
 801a1b4:	4606      	mov	r6, r0
 801a1b6:	b118      	cbz	r0, 801a1c0 <_vfiprintf_r+0x18>
 801a1b8:	6a03      	ldr	r3, [r0, #32]
 801a1ba:	b90b      	cbnz	r3, 801a1c0 <_vfiprintf_r+0x18>
 801a1bc:	f7fe f8ca 	bl	8018354 <__sinit>
 801a1c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a1c2:	07d9      	lsls	r1, r3, #31
 801a1c4:	d405      	bmi.n	801a1d2 <_vfiprintf_r+0x2a>
 801a1c6:	89ab      	ldrh	r3, [r5, #12]
 801a1c8:	059a      	lsls	r2, r3, #22
 801a1ca:	d402      	bmi.n	801a1d2 <_vfiprintf_r+0x2a>
 801a1cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a1ce:	f7fe fa2a 	bl	8018626 <__retarget_lock_acquire_recursive>
 801a1d2:	89ab      	ldrh	r3, [r5, #12]
 801a1d4:	071b      	lsls	r3, r3, #28
 801a1d6:	d501      	bpl.n	801a1dc <_vfiprintf_r+0x34>
 801a1d8:	692b      	ldr	r3, [r5, #16]
 801a1da:	b99b      	cbnz	r3, 801a204 <_vfiprintf_r+0x5c>
 801a1dc:	4629      	mov	r1, r5
 801a1de:	4630      	mov	r0, r6
 801a1e0:	f000 f938 	bl	801a454 <__swsetup_r>
 801a1e4:	b170      	cbz	r0, 801a204 <_vfiprintf_r+0x5c>
 801a1e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a1e8:	07dc      	lsls	r4, r3, #31
 801a1ea:	d504      	bpl.n	801a1f6 <_vfiprintf_r+0x4e>
 801a1ec:	f04f 30ff 	mov.w	r0, #4294967295
 801a1f0:	b01d      	add	sp, #116	@ 0x74
 801a1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a1f6:	89ab      	ldrh	r3, [r5, #12]
 801a1f8:	0598      	lsls	r0, r3, #22
 801a1fa:	d4f7      	bmi.n	801a1ec <_vfiprintf_r+0x44>
 801a1fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a1fe:	f7fe fa13 	bl	8018628 <__retarget_lock_release_recursive>
 801a202:	e7f3      	b.n	801a1ec <_vfiprintf_r+0x44>
 801a204:	2300      	movs	r3, #0
 801a206:	9309      	str	r3, [sp, #36]	@ 0x24
 801a208:	2320      	movs	r3, #32
 801a20a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a20e:	f8cd 800c 	str.w	r8, [sp, #12]
 801a212:	2330      	movs	r3, #48	@ 0x30
 801a214:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a3c4 <_vfiprintf_r+0x21c>
 801a218:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a21c:	f04f 0901 	mov.w	r9, #1
 801a220:	4623      	mov	r3, r4
 801a222:	469a      	mov	sl, r3
 801a224:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a228:	b10a      	cbz	r2, 801a22e <_vfiprintf_r+0x86>
 801a22a:	2a25      	cmp	r2, #37	@ 0x25
 801a22c:	d1f9      	bne.n	801a222 <_vfiprintf_r+0x7a>
 801a22e:	ebba 0b04 	subs.w	fp, sl, r4
 801a232:	d00b      	beq.n	801a24c <_vfiprintf_r+0xa4>
 801a234:	465b      	mov	r3, fp
 801a236:	4622      	mov	r2, r4
 801a238:	4629      	mov	r1, r5
 801a23a:	4630      	mov	r0, r6
 801a23c:	f7ff ffa2 	bl	801a184 <__sfputs_r>
 801a240:	3001      	adds	r0, #1
 801a242:	f000 80a7 	beq.w	801a394 <_vfiprintf_r+0x1ec>
 801a246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a248:	445a      	add	r2, fp
 801a24a:	9209      	str	r2, [sp, #36]	@ 0x24
 801a24c:	f89a 3000 	ldrb.w	r3, [sl]
 801a250:	2b00      	cmp	r3, #0
 801a252:	f000 809f 	beq.w	801a394 <_vfiprintf_r+0x1ec>
 801a256:	2300      	movs	r3, #0
 801a258:	f04f 32ff 	mov.w	r2, #4294967295
 801a25c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a260:	f10a 0a01 	add.w	sl, sl, #1
 801a264:	9304      	str	r3, [sp, #16]
 801a266:	9307      	str	r3, [sp, #28]
 801a268:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a26c:	931a      	str	r3, [sp, #104]	@ 0x68
 801a26e:	4654      	mov	r4, sl
 801a270:	2205      	movs	r2, #5
 801a272:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a276:	4853      	ldr	r0, [pc, #332]	@ (801a3c4 <_vfiprintf_r+0x21c>)
 801a278:	f7e5 ffd2 	bl	8000220 <memchr>
 801a27c:	9a04      	ldr	r2, [sp, #16]
 801a27e:	b9d8      	cbnz	r0, 801a2b8 <_vfiprintf_r+0x110>
 801a280:	06d1      	lsls	r1, r2, #27
 801a282:	bf44      	itt	mi
 801a284:	2320      	movmi	r3, #32
 801a286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a28a:	0713      	lsls	r3, r2, #28
 801a28c:	bf44      	itt	mi
 801a28e:	232b      	movmi	r3, #43	@ 0x2b
 801a290:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a294:	f89a 3000 	ldrb.w	r3, [sl]
 801a298:	2b2a      	cmp	r3, #42	@ 0x2a
 801a29a:	d015      	beq.n	801a2c8 <_vfiprintf_r+0x120>
 801a29c:	9a07      	ldr	r2, [sp, #28]
 801a29e:	4654      	mov	r4, sl
 801a2a0:	2000      	movs	r0, #0
 801a2a2:	f04f 0c0a 	mov.w	ip, #10
 801a2a6:	4621      	mov	r1, r4
 801a2a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a2ac:	3b30      	subs	r3, #48	@ 0x30
 801a2ae:	2b09      	cmp	r3, #9
 801a2b0:	d94b      	bls.n	801a34a <_vfiprintf_r+0x1a2>
 801a2b2:	b1b0      	cbz	r0, 801a2e2 <_vfiprintf_r+0x13a>
 801a2b4:	9207      	str	r2, [sp, #28]
 801a2b6:	e014      	b.n	801a2e2 <_vfiprintf_r+0x13a>
 801a2b8:	eba0 0308 	sub.w	r3, r0, r8
 801a2bc:	fa09 f303 	lsl.w	r3, r9, r3
 801a2c0:	4313      	orrs	r3, r2
 801a2c2:	9304      	str	r3, [sp, #16]
 801a2c4:	46a2      	mov	sl, r4
 801a2c6:	e7d2      	b.n	801a26e <_vfiprintf_r+0xc6>
 801a2c8:	9b03      	ldr	r3, [sp, #12]
 801a2ca:	1d19      	adds	r1, r3, #4
 801a2cc:	681b      	ldr	r3, [r3, #0]
 801a2ce:	9103      	str	r1, [sp, #12]
 801a2d0:	2b00      	cmp	r3, #0
 801a2d2:	bfbb      	ittet	lt
 801a2d4:	425b      	neglt	r3, r3
 801a2d6:	f042 0202 	orrlt.w	r2, r2, #2
 801a2da:	9307      	strge	r3, [sp, #28]
 801a2dc:	9307      	strlt	r3, [sp, #28]
 801a2de:	bfb8      	it	lt
 801a2e0:	9204      	strlt	r2, [sp, #16]
 801a2e2:	7823      	ldrb	r3, [r4, #0]
 801a2e4:	2b2e      	cmp	r3, #46	@ 0x2e
 801a2e6:	d10a      	bne.n	801a2fe <_vfiprintf_r+0x156>
 801a2e8:	7863      	ldrb	r3, [r4, #1]
 801a2ea:	2b2a      	cmp	r3, #42	@ 0x2a
 801a2ec:	d132      	bne.n	801a354 <_vfiprintf_r+0x1ac>
 801a2ee:	9b03      	ldr	r3, [sp, #12]
 801a2f0:	1d1a      	adds	r2, r3, #4
 801a2f2:	681b      	ldr	r3, [r3, #0]
 801a2f4:	9203      	str	r2, [sp, #12]
 801a2f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a2fa:	3402      	adds	r4, #2
 801a2fc:	9305      	str	r3, [sp, #20]
 801a2fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a3d4 <_vfiprintf_r+0x22c>
 801a302:	7821      	ldrb	r1, [r4, #0]
 801a304:	2203      	movs	r2, #3
 801a306:	4650      	mov	r0, sl
 801a308:	f7e5 ff8a 	bl	8000220 <memchr>
 801a30c:	b138      	cbz	r0, 801a31e <_vfiprintf_r+0x176>
 801a30e:	9b04      	ldr	r3, [sp, #16]
 801a310:	eba0 000a 	sub.w	r0, r0, sl
 801a314:	2240      	movs	r2, #64	@ 0x40
 801a316:	4082      	lsls	r2, r0
 801a318:	4313      	orrs	r3, r2
 801a31a:	3401      	adds	r4, #1
 801a31c:	9304      	str	r3, [sp, #16]
 801a31e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a322:	4829      	ldr	r0, [pc, #164]	@ (801a3c8 <_vfiprintf_r+0x220>)
 801a324:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a328:	2206      	movs	r2, #6
 801a32a:	f7e5 ff79 	bl	8000220 <memchr>
 801a32e:	2800      	cmp	r0, #0
 801a330:	d03f      	beq.n	801a3b2 <_vfiprintf_r+0x20a>
 801a332:	4b26      	ldr	r3, [pc, #152]	@ (801a3cc <_vfiprintf_r+0x224>)
 801a334:	bb1b      	cbnz	r3, 801a37e <_vfiprintf_r+0x1d6>
 801a336:	9b03      	ldr	r3, [sp, #12]
 801a338:	3307      	adds	r3, #7
 801a33a:	f023 0307 	bic.w	r3, r3, #7
 801a33e:	3308      	adds	r3, #8
 801a340:	9303      	str	r3, [sp, #12]
 801a342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a344:	443b      	add	r3, r7
 801a346:	9309      	str	r3, [sp, #36]	@ 0x24
 801a348:	e76a      	b.n	801a220 <_vfiprintf_r+0x78>
 801a34a:	fb0c 3202 	mla	r2, ip, r2, r3
 801a34e:	460c      	mov	r4, r1
 801a350:	2001      	movs	r0, #1
 801a352:	e7a8      	b.n	801a2a6 <_vfiprintf_r+0xfe>
 801a354:	2300      	movs	r3, #0
 801a356:	3401      	adds	r4, #1
 801a358:	9305      	str	r3, [sp, #20]
 801a35a:	4619      	mov	r1, r3
 801a35c:	f04f 0c0a 	mov.w	ip, #10
 801a360:	4620      	mov	r0, r4
 801a362:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a366:	3a30      	subs	r2, #48	@ 0x30
 801a368:	2a09      	cmp	r2, #9
 801a36a:	d903      	bls.n	801a374 <_vfiprintf_r+0x1cc>
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	d0c6      	beq.n	801a2fe <_vfiprintf_r+0x156>
 801a370:	9105      	str	r1, [sp, #20]
 801a372:	e7c4      	b.n	801a2fe <_vfiprintf_r+0x156>
 801a374:	fb0c 2101 	mla	r1, ip, r1, r2
 801a378:	4604      	mov	r4, r0
 801a37a:	2301      	movs	r3, #1
 801a37c:	e7f0      	b.n	801a360 <_vfiprintf_r+0x1b8>
 801a37e:	ab03      	add	r3, sp, #12
 801a380:	9300      	str	r3, [sp, #0]
 801a382:	462a      	mov	r2, r5
 801a384:	4b12      	ldr	r3, [pc, #72]	@ (801a3d0 <_vfiprintf_r+0x228>)
 801a386:	a904      	add	r1, sp, #16
 801a388:	4630      	mov	r0, r6
 801a38a:	f7fd fba1 	bl	8017ad0 <_printf_float>
 801a38e:	4607      	mov	r7, r0
 801a390:	1c78      	adds	r0, r7, #1
 801a392:	d1d6      	bne.n	801a342 <_vfiprintf_r+0x19a>
 801a394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a396:	07d9      	lsls	r1, r3, #31
 801a398:	d405      	bmi.n	801a3a6 <_vfiprintf_r+0x1fe>
 801a39a:	89ab      	ldrh	r3, [r5, #12]
 801a39c:	059a      	lsls	r2, r3, #22
 801a39e:	d402      	bmi.n	801a3a6 <_vfiprintf_r+0x1fe>
 801a3a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a3a2:	f7fe f941 	bl	8018628 <__retarget_lock_release_recursive>
 801a3a6:	89ab      	ldrh	r3, [r5, #12]
 801a3a8:	065b      	lsls	r3, r3, #25
 801a3aa:	f53f af1f 	bmi.w	801a1ec <_vfiprintf_r+0x44>
 801a3ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a3b0:	e71e      	b.n	801a1f0 <_vfiprintf_r+0x48>
 801a3b2:	ab03      	add	r3, sp, #12
 801a3b4:	9300      	str	r3, [sp, #0]
 801a3b6:	462a      	mov	r2, r5
 801a3b8:	4b05      	ldr	r3, [pc, #20]	@ (801a3d0 <_vfiprintf_r+0x228>)
 801a3ba:	a904      	add	r1, sp, #16
 801a3bc:	4630      	mov	r0, r6
 801a3be:	f7fd fe1f 	bl	8018000 <_printf_i>
 801a3c2:	e7e4      	b.n	801a38e <_vfiprintf_r+0x1e6>
 801a3c4:	0801cb4a 	.word	0x0801cb4a
 801a3c8:	0801cb54 	.word	0x0801cb54
 801a3cc:	08017ad1 	.word	0x08017ad1
 801a3d0:	0801a185 	.word	0x0801a185
 801a3d4:	0801cb50 	.word	0x0801cb50

0801a3d8 <__swbuf_r>:
 801a3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3da:	460e      	mov	r6, r1
 801a3dc:	4614      	mov	r4, r2
 801a3de:	4605      	mov	r5, r0
 801a3e0:	b118      	cbz	r0, 801a3ea <__swbuf_r+0x12>
 801a3e2:	6a03      	ldr	r3, [r0, #32]
 801a3e4:	b90b      	cbnz	r3, 801a3ea <__swbuf_r+0x12>
 801a3e6:	f7fd ffb5 	bl	8018354 <__sinit>
 801a3ea:	69a3      	ldr	r3, [r4, #24]
 801a3ec:	60a3      	str	r3, [r4, #8]
 801a3ee:	89a3      	ldrh	r3, [r4, #12]
 801a3f0:	071a      	lsls	r2, r3, #28
 801a3f2:	d501      	bpl.n	801a3f8 <__swbuf_r+0x20>
 801a3f4:	6923      	ldr	r3, [r4, #16]
 801a3f6:	b943      	cbnz	r3, 801a40a <__swbuf_r+0x32>
 801a3f8:	4621      	mov	r1, r4
 801a3fa:	4628      	mov	r0, r5
 801a3fc:	f000 f82a 	bl	801a454 <__swsetup_r>
 801a400:	b118      	cbz	r0, 801a40a <__swbuf_r+0x32>
 801a402:	f04f 37ff 	mov.w	r7, #4294967295
 801a406:	4638      	mov	r0, r7
 801a408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a40a:	6823      	ldr	r3, [r4, #0]
 801a40c:	6922      	ldr	r2, [r4, #16]
 801a40e:	1a98      	subs	r0, r3, r2
 801a410:	6963      	ldr	r3, [r4, #20]
 801a412:	b2f6      	uxtb	r6, r6
 801a414:	4283      	cmp	r3, r0
 801a416:	4637      	mov	r7, r6
 801a418:	dc05      	bgt.n	801a426 <__swbuf_r+0x4e>
 801a41a:	4621      	mov	r1, r4
 801a41c:	4628      	mov	r0, r5
 801a41e:	f7ff fdc1 	bl	8019fa4 <_fflush_r>
 801a422:	2800      	cmp	r0, #0
 801a424:	d1ed      	bne.n	801a402 <__swbuf_r+0x2a>
 801a426:	68a3      	ldr	r3, [r4, #8]
 801a428:	3b01      	subs	r3, #1
 801a42a:	60a3      	str	r3, [r4, #8]
 801a42c:	6823      	ldr	r3, [r4, #0]
 801a42e:	1c5a      	adds	r2, r3, #1
 801a430:	6022      	str	r2, [r4, #0]
 801a432:	701e      	strb	r6, [r3, #0]
 801a434:	6962      	ldr	r2, [r4, #20]
 801a436:	1c43      	adds	r3, r0, #1
 801a438:	429a      	cmp	r2, r3
 801a43a:	d004      	beq.n	801a446 <__swbuf_r+0x6e>
 801a43c:	89a3      	ldrh	r3, [r4, #12]
 801a43e:	07db      	lsls	r3, r3, #31
 801a440:	d5e1      	bpl.n	801a406 <__swbuf_r+0x2e>
 801a442:	2e0a      	cmp	r6, #10
 801a444:	d1df      	bne.n	801a406 <__swbuf_r+0x2e>
 801a446:	4621      	mov	r1, r4
 801a448:	4628      	mov	r0, r5
 801a44a:	f7ff fdab 	bl	8019fa4 <_fflush_r>
 801a44e:	2800      	cmp	r0, #0
 801a450:	d0d9      	beq.n	801a406 <__swbuf_r+0x2e>
 801a452:	e7d6      	b.n	801a402 <__swbuf_r+0x2a>

0801a454 <__swsetup_r>:
 801a454:	b538      	push	{r3, r4, r5, lr}
 801a456:	4b29      	ldr	r3, [pc, #164]	@ (801a4fc <__swsetup_r+0xa8>)
 801a458:	4605      	mov	r5, r0
 801a45a:	6818      	ldr	r0, [r3, #0]
 801a45c:	460c      	mov	r4, r1
 801a45e:	b118      	cbz	r0, 801a468 <__swsetup_r+0x14>
 801a460:	6a03      	ldr	r3, [r0, #32]
 801a462:	b90b      	cbnz	r3, 801a468 <__swsetup_r+0x14>
 801a464:	f7fd ff76 	bl	8018354 <__sinit>
 801a468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a46c:	0719      	lsls	r1, r3, #28
 801a46e:	d422      	bmi.n	801a4b6 <__swsetup_r+0x62>
 801a470:	06da      	lsls	r2, r3, #27
 801a472:	d407      	bmi.n	801a484 <__swsetup_r+0x30>
 801a474:	2209      	movs	r2, #9
 801a476:	602a      	str	r2, [r5, #0]
 801a478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a47c:	81a3      	strh	r3, [r4, #12]
 801a47e:	f04f 30ff 	mov.w	r0, #4294967295
 801a482:	e033      	b.n	801a4ec <__swsetup_r+0x98>
 801a484:	0758      	lsls	r0, r3, #29
 801a486:	d512      	bpl.n	801a4ae <__swsetup_r+0x5a>
 801a488:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a48a:	b141      	cbz	r1, 801a49e <__swsetup_r+0x4a>
 801a48c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a490:	4299      	cmp	r1, r3
 801a492:	d002      	beq.n	801a49a <__swsetup_r+0x46>
 801a494:	4628      	mov	r0, r5
 801a496:	f7fe ff2f 	bl	80192f8 <_free_r>
 801a49a:	2300      	movs	r3, #0
 801a49c:	6363      	str	r3, [r4, #52]	@ 0x34
 801a49e:	89a3      	ldrh	r3, [r4, #12]
 801a4a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a4a4:	81a3      	strh	r3, [r4, #12]
 801a4a6:	2300      	movs	r3, #0
 801a4a8:	6063      	str	r3, [r4, #4]
 801a4aa:	6923      	ldr	r3, [r4, #16]
 801a4ac:	6023      	str	r3, [r4, #0]
 801a4ae:	89a3      	ldrh	r3, [r4, #12]
 801a4b0:	f043 0308 	orr.w	r3, r3, #8
 801a4b4:	81a3      	strh	r3, [r4, #12]
 801a4b6:	6923      	ldr	r3, [r4, #16]
 801a4b8:	b94b      	cbnz	r3, 801a4ce <__swsetup_r+0x7a>
 801a4ba:	89a3      	ldrh	r3, [r4, #12]
 801a4bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a4c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a4c4:	d003      	beq.n	801a4ce <__swsetup_r+0x7a>
 801a4c6:	4621      	mov	r1, r4
 801a4c8:	4628      	mov	r0, r5
 801a4ca:	f000 f883 	bl	801a5d4 <__smakebuf_r>
 801a4ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a4d2:	f013 0201 	ands.w	r2, r3, #1
 801a4d6:	d00a      	beq.n	801a4ee <__swsetup_r+0x9a>
 801a4d8:	2200      	movs	r2, #0
 801a4da:	60a2      	str	r2, [r4, #8]
 801a4dc:	6962      	ldr	r2, [r4, #20]
 801a4de:	4252      	negs	r2, r2
 801a4e0:	61a2      	str	r2, [r4, #24]
 801a4e2:	6922      	ldr	r2, [r4, #16]
 801a4e4:	b942      	cbnz	r2, 801a4f8 <__swsetup_r+0xa4>
 801a4e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a4ea:	d1c5      	bne.n	801a478 <__swsetup_r+0x24>
 801a4ec:	bd38      	pop	{r3, r4, r5, pc}
 801a4ee:	0799      	lsls	r1, r3, #30
 801a4f0:	bf58      	it	pl
 801a4f2:	6962      	ldrpl	r2, [r4, #20]
 801a4f4:	60a2      	str	r2, [r4, #8]
 801a4f6:	e7f4      	b.n	801a4e2 <__swsetup_r+0x8e>
 801a4f8:	2000      	movs	r0, #0
 801a4fa:	e7f7      	b.n	801a4ec <__swsetup_r+0x98>
 801a4fc:	200001ac 	.word	0x200001ac

0801a500 <_raise_r>:
 801a500:	291f      	cmp	r1, #31
 801a502:	b538      	push	{r3, r4, r5, lr}
 801a504:	4605      	mov	r5, r0
 801a506:	460c      	mov	r4, r1
 801a508:	d904      	bls.n	801a514 <_raise_r+0x14>
 801a50a:	2316      	movs	r3, #22
 801a50c:	6003      	str	r3, [r0, #0]
 801a50e:	f04f 30ff 	mov.w	r0, #4294967295
 801a512:	bd38      	pop	{r3, r4, r5, pc}
 801a514:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a516:	b112      	cbz	r2, 801a51e <_raise_r+0x1e>
 801a518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a51c:	b94b      	cbnz	r3, 801a532 <_raise_r+0x32>
 801a51e:	4628      	mov	r0, r5
 801a520:	f000 f830 	bl	801a584 <_getpid_r>
 801a524:	4622      	mov	r2, r4
 801a526:	4601      	mov	r1, r0
 801a528:	4628      	mov	r0, r5
 801a52a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a52e:	f000 b817 	b.w	801a560 <_kill_r>
 801a532:	2b01      	cmp	r3, #1
 801a534:	d00a      	beq.n	801a54c <_raise_r+0x4c>
 801a536:	1c59      	adds	r1, r3, #1
 801a538:	d103      	bne.n	801a542 <_raise_r+0x42>
 801a53a:	2316      	movs	r3, #22
 801a53c:	6003      	str	r3, [r0, #0]
 801a53e:	2001      	movs	r0, #1
 801a540:	e7e7      	b.n	801a512 <_raise_r+0x12>
 801a542:	2100      	movs	r1, #0
 801a544:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a548:	4620      	mov	r0, r4
 801a54a:	4798      	blx	r3
 801a54c:	2000      	movs	r0, #0
 801a54e:	e7e0      	b.n	801a512 <_raise_r+0x12>

0801a550 <raise>:
 801a550:	4b02      	ldr	r3, [pc, #8]	@ (801a55c <raise+0xc>)
 801a552:	4601      	mov	r1, r0
 801a554:	6818      	ldr	r0, [r3, #0]
 801a556:	f7ff bfd3 	b.w	801a500 <_raise_r>
 801a55a:	bf00      	nop
 801a55c:	200001ac 	.word	0x200001ac

0801a560 <_kill_r>:
 801a560:	b538      	push	{r3, r4, r5, lr}
 801a562:	4d07      	ldr	r5, [pc, #28]	@ (801a580 <_kill_r+0x20>)
 801a564:	2300      	movs	r3, #0
 801a566:	4604      	mov	r4, r0
 801a568:	4608      	mov	r0, r1
 801a56a:	4611      	mov	r1, r2
 801a56c:	602b      	str	r3, [r5, #0]
 801a56e:	f7ea fb3d 	bl	8004bec <_kill>
 801a572:	1c43      	adds	r3, r0, #1
 801a574:	d102      	bne.n	801a57c <_kill_r+0x1c>
 801a576:	682b      	ldr	r3, [r5, #0]
 801a578:	b103      	cbz	r3, 801a57c <_kill_r+0x1c>
 801a57a:	6023      	str	r3, [r4, #0]
 801a57c:	bd38      	pop	{r3, r4, r5, pc}
 801a57e:	bf00      	nop
 801a580:	20003ec8 	.word	0x20003ec8

0801a584 <_getpid_r>:
 801a584:	f7ea bb2a 	b.w	8004bdc <_getpid>

0801a588 <__swhatbuf_r>:
 801a588:	b570      	push	{r4, r5, r6, lr}
 801a58a:	460c      	mov	r4, r1
 801a58c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a590:	2900      	cmp	r1, #0
 801a592:	b096      	sub	sp, #88	@ 0x58
 801a594:	4615      	mov	r5, r2
 801a596:	461e      	mov	r6, r3
 801a598:	da0d      	bge.n	801a5b6 <__swhatbuf_r+0x2e>
 801a59a:	89a3      	ldrh	r3, [r4, #12]
 801a59c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a5a0:	f04f 0100 	mov.w	r1, #0
 801a5a4:	bf14      	ite	ne
 801a5a6:	2340      	movne	r3, #64	@ 0x40
 801a5a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a5ac:	2000      	movs	r0, #0
 801a5ae:	6031      	str	r1, [r6, #0]
 801a5b0:	602b      	str	r3, [r5, #0]
 801a5b2:	b016      	add	sp, #88	@ 0x58
 801a5b4:	bd70      	pop	{r4, r5, r6, pc}
 801a5b6:	466a      	mov	r2, sp
 801a5b8:	f000 f848 	bl	801a64c <_fstat_r>
 801a5bc:	2800      	cmp	r0, #0
 801a5be:	dbec      	blt.n	801a59a <__swhatbuf_r+0x12>
 801a5c0:	9901      	ldr	r1, [sp, #4]
 801a5c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a5c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a5ca:	4259      	negs	r1, r3
 801a5cc:	4159      	adcs	r1, r3
 801a5ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a5d2:	e7eb      	b.n	801a5ac <__swhatbuf_r+0x24>

0801a5d4 <__smakebuf_r>:
 801a5d4:	898b      	ldrh	r3, [r1, #12]
 801a5d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a5d8:	079d      	lsls	r5, r3, #30
 801a5da:	4606      	mov	r6, r0
 801a5dc:	460c      	mov	r4, r1
 801a5de:	d507      	bpl.n	801a5f0 <__smakebuf_r+0x1c>
 801a5e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a5e4:	6023      	str	r3, [r4, #0]
 801a5e6:	6123      	str	r3, [r4, #16]
 801a5e8:	2301      	movs	r3, #1
 801a5ea:	6163      	str	r3, [r4, #20]
 801a5ec:	b003      	add	sp, #12
 801a5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a5f0:	ab01      	add	r3, sp, #4
 801a5f2:	466a      	mov	r2, sp
 801a5f4:	f7ff ffc8 	bl	801a588 <__swhatbuf_r>
 801a5f8:	9f00      	ldr	r7, [sp, #0]
 801a5fa:	4605      	mov	r5, r0
 801a5fc:	4639      	mov	r1, r7
 801a5fe:	4630      	mov	r0, r6
 801a600:	f7fe feee 	bl	80193e0 <_malloc_r>
 801a604:	b948      	cbnz	r0, 801a61a <__smakebuf_r+0x46>
 801a606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a60a:	059a      	lsls	r2, r3, #22
 801a60c:	d4ee      	bmi.n	801a5ec <__smakebuf_r+0x18>
 801a60e:	f023 0303 	bic.w	r3, r3, #3
 801a612:	f043 0302 	orr.w	r3, r3, #2
 801a616:	81a3      	strh	r3, [r4, #12]
 801a618:	e7e2      	b.n	801a5e0 <__smakebuf_r+0xc>
 801a61a:	89a3      	ldrh	r3, [r4, #12]
 801a61c:	6020      	str	r0, [r4, #0]
 801a61e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a622:	81a3      	strh	r3, [r4, #12]
 801a624:	9b01      	ldr	r3, [sp, #4]
 801a626:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a62a:	b15b      	cbz	r3, 801a644 <__smakebuf_r+0x70>
 801a62c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a630:	4630      	mov	r0, r6
 801a632:	f000 f81d 	bl	801a670 <_isatty_r>
 801a636:	b128      	cbz	r0, 801a644 <__smakebuf_r+0x70>
 801a638:	89a3      	ldrh	r3, [r4, #12]
 801a63a:	f023 0303 	bic.w	r3, r3, #3
 801a63e:	f043 0301 	orr.w	r3, r3, #1
 801a642:	81a3      	strh	r3, [r4, #12]
 801a644:	89a3      	ldrh	r3, [r4, #12]
 801a646:	431d      	orrs	r5, r3
 801a648:	81a5      	strh	r5, [r4, #12]
 801a64a:	e7cf      	b.n	801a5ec <__smakebuf_r+0x18>

0801a64c <_fstat_r>:
 801a64c:	b538      	push	{r3, r4, r5, lr}
 801a64e:	4d07      	ldr	r5, [pc, #28]	@ (801a66c <_fstat_r+0x20>)
 801a650:	2300      	movs	r3, #0
 801a652:	4604      	mov	r4, r0
 801a654:	4608      	mov	r0, r1
 801a656:	4611      	mov	r1, r2
 801a658:	602b      	str	r3, [r5, #0]
 801a65a:	f7ea fb27 	bl	8004cac <_fstat>
 801a65e:	1c43      	adds	r3, r0, #1
 801a660:	d102      	bne.n	801a668 <_fstat_r+0x1c>
 801a662:	682b      	ldr	r3, [r5, #0]
 801a664:	b103      	cbz	r3, 801a668 <_fstat_r+0x1c>
 801a666:	6023      	str	r3, [r4, #0]
 801a668:	bd38      	pop	{r3, r4, r5, pc}
 801a66a:	bf00      	nop
 801a66c:	20003ec8 	.word	0x20003ec8

0801a670 <_isatty_r>:
 801a670:	b538      	push	{r3, r4, r5, lr}
 801a672:	4d06      	ldr	r5, [pc, #24]	@ (801a68c <_isatty_r+0x1c>)
 801a674:	2300      	movs	r3, #0
 801a676:	4604      	mov	r4, r0
 801a678:	4608      	mov	r0, r1
 801a67a:	602b      	str	r3, [r5, #0]
 801a67c:	f7ea fb26 	bl	8004ccc <_isatty>
 801a680:	1c43      	adds	r3, r0, #1
 801a682:	d102      	bne.n	801a68a <_isatty_r+0x1a>
 801a684:	682b      	ldr	r3, [r5, #0]
 801a686:	b103      	cbz	r3, 801a68a <_isatty_r+0x1a>
 801a688:	6023      	str	r3, [r4, #0]
 801a68a:	bd38      	pop	{r3, r4, r5, pc}
 801a68c:	20003ec8 	.word	0x20003ec8

0801a690 <_init>:
 801a690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a692:	bf00      	nop
 801a694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a696:	bc08      	pop	{r3}
 801a698:	469e      	mov	lr, r3
 801a69a:	4770      	bx	lr

0801a69c <_fini>:
 801a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a69e:	bf00      	nop
 801a6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a6a2:	bc08      	pop	{r3}
 801a6a4:	469e      	mov	lr, r3
 801a6a6:	4770      	bx	lr
