****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Thu Jun  4 13:09:50 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: func
  Clock: wclk

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  wptr_full/wbin_reg_10_/CLK                   0.20                       rp-+       slow
  fifomem/genblk1_5__U/CE1                     0.16     0.01      0.03    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: rclk

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  rptr_empty/rbin_reg_6_/CLK                   0.19                       rp-+       slow
  fifomem/genblk1_31__U/CE2                    0.15     0.01      0.03    rp-+       slow

------------------------------------------------------------------------------------------

  Mode: func
  Clock: wclk2x

  No local skews.

1
