command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4953616	File	/home/p4ultr4n/workplace/ReVeal/raw_code/intel_hda_update_int_sts_1.c								
ANR	4953617	Function	intel_hda_update_int_sts	1:0:0:682							
ANR	4953618	FunctionDef	intel_hda_update_int_sts (IntelHDAState * d)		4953617	0					
ANR	4953619	CompoundStatement		3:0:56:682	4953617	0					
ANR	4953620	IdentifierDeclStatement	uint32_t sts = 0 ;	5:4:63:79	4953617	0	True				
ANR	4953621	IdentifierDecl	sts = 0		4953617	0					
ANR	4953622	IdentifierDeclType	uint32_t		4953617	0					
ANR	4953623	Identifier	sts		4953617	1					
ANR	4953624	AssignmentExpression	sts = 0		4953617	2		=			
ANR	4953625	Identifier	sts		4953617	0					
ANR	4953626	PrimaryExpression	0		4953617	1					
ANR	4953627	IdentifierDeclStatement	uint32_t i ;	7:4:86:96	4953617	1	True				
ANR	4953628	IdentifierDecl	i		4953617	0					
ANR	4953629	IdentifierDeclType	uint32_t		4953617	0					
ANR	4953630	Identifier	i		4953617	1					
ANR	4953631	IfStatement	if ( d -> rirb_sts & ICH6_RBSTS_IRQ )		4953617	2					
ANR	4953632	Condition	d -> rirb_sts & ICH6_RBSTS_IRQ	13:8:145:172	4953617	0	True				
ANR	4953633	BitAndExpression	d -> rirb_sts & ICH6_RBSTS_IRQ		4953617	0		&			
ANR	4953634	PtrMemberAccess	d -> rirb_sts		4953617	0					
ANR	4953635	Identifier	d		4953617	0					
ANR	4953636	Identifier	rirb_sts		4953617	1					
ANR	4953637	Identifier	ICH6_RBSTS_IRQ		4953617	1					
ANR	4953638	CompoundStatement		11:38:118:118	4953617	1					
ANR	4953639	ExpressionStatement	sts |= ( 1 << 30 )	15:8:186:202	4953617	0	True				
ANR	4953640	AssignmentExpression	sts |= ( 1 << 30 )		4953617	0		|=			
ANR	4953641	Identifier	sts		4953617	0					
ANR	4953642	ShiftExpression	1 << 30		4953617	1		<<			
ANR	4953643	PrimaryExpression	1		4953617	0					
ANR	4953644	PrimaryExpression	30		4953617	1					
ANR	4953645	IfStatement	if ( d -> rirb_sts & ICH6_RBSTS_OVERRUN )		4953617	3					
ANR	4953646	Condition	d -> rirb_sts & ICH6_RBSTS_OVERRUN	19:8:220:251	4953617	0	True				
ANR	4953647	BitAndExpression	d -> rirb_sts & ICH6_RBSTS_OVERRUN		4953617	0		&			
ANR	4953648	PtrMemberAccess	d -> rirb_sts		4953617	0					
ANR	4953649	Identifier	d		4953617	0					
ANR	4953650	Identifier	rirb_sts		4953617	1					
ANR	4953651	Identifier	ICH6_RBSTS_OVERRUN		4953617	1					
ANR	4953652	CompoundStatement		17:42:197:197	4953617	1					
ANR	4953653	ExpressionStatement	sts |= ( 1 << 30 )	21:8:265:281	4953617	0	True				
ANR	4953654	AssignmentExpression	sts |= ( 1 << 30 )		4953617	0		|=			
ANR	4953655	Identifier	sts		4953617	0					
ANR	4953656	ShiftExpression	1 << 30		4953617	1		<<			
ANR	4953657	PrimaryExpression	1		4953617	0					
ANR	4953658	PrimaryExpression	30		4953617	1					
ANR	4953659	IfStatement	if ( d -> state_sts & d -> wake_en )		4953617	4					
ANR	4953660	Condition	d -> state_sts & d -> wake_en	25:8:299:323	4953617	0	True				
ANR	4953661	BitAndExpression	d -> state_sts & d -> wake_en		4953617	0		&			
ANR	4953662	PtrMemberAccess	d -> state_sts		4953617	0					
ANR	4953663	Identifier	d		4953617	0					
ANR	4953664	Identifier	state_sts		4953617	1					
ANR	4953665	PtrMemberAccess	d -> wake_en		4953617	1					
ANR	4953666	Identifier	d		4953617	0					
ANR	4953667	Identifier	wake_en		4953617	1					
ANR	4953668	CompoundStatement		23:35:269:269	4953617	1					
ANR	4953669	ExpressionStatement	sts |= ( 1 << 30 )	27:8:337:353	4953617	0	True				
ANR	4953670	AssignmentExpression	sts |= ( 1 << 30 )		4953617	0		|=			
ANR	4953671	Identifier	sts		4953617	0					
ANR	4953672	ShiftExpression	1 << 30		4953617	1		<<			
ANR	4953673	PrimaryExpression	1		4953617	0					
ANR	4953674	PrimaryExpression	30		4953617	1					
ANR	4953675	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		4953617	5					
ANR	4953676	ForInit	i = 0 ;	35:9:406:411	4953617	0	True				
ANR	4953677	AssignmentExpression	i = 0		4953617	0		=			
ANR	4953678	Identifier	i		4953617	0					
ANR	4953679	PrimaryExpression	0		4953617	1					
ANR	4953680	Condition	i < 8	35:16:413:417	4953617	1	True				
ANR	4953681	RelationalExpression	i < 8		4953617	0		<			
ANR	4953682	Identifier	i		4953617	0					
ANR	4953683	PrimaryExpression	8		4953617	1					
ANR	4953684	PostIncDecOperationExpression	i ++	35:23:420:422	4953617	2	True				
ANR	4953685	Identifier	i		4953617	0					
ANR	4953686	IncDec	++		4953617	1					
ANR	4953687	CompoundStatement		33:28:368:368	4953617	3					
ANR	4953688	IfStatement	if ( d -> st [ i ] . ctl & ( 1 << 26 ) )		4953617	0					
ANR	4953689	Condition	d -> st [ i ] . ctl & ( 1 << 26 )	39:12:483:506	4953617	0	True				
ANR	4953690	BitAndExpression	d -> st [ i ] . ctl & ( 1 << 26 )		4953617	0		&			
ANR	4953691	MemberAccess	d -> st [ i ] . ctl		4953617	0					
ANR	4953692	ArrayIndexing	d -> st [ i ]		4953617	0					
ANR	4953693	PtrMemberAccess	d -> st		4953617	0					
ANR	4953694	Identifier	d		4953617	0					
ANR	4953695	Identifier	st		4953617	1					
ANR	4953696	Identifier	i		4953617	1					
ANR	4953697	Identifier	ctl		4953617	1					
ANR	4953698	ShiftExpression	1 << 26		4953617	1		<<			
ANR	4953699	PrimaryExpression	1		4953617	0					
ANR	4953700	PrimaryExpression	26		4953617	1					
ANR	4953701	CompoundStatement		37:38:452:452	4953617	1					
ANR	4953702	ExpressionStatement	sts |= ( 1 << i )	41:12:524:539	4953617	0	True				
ANR	4953703	AssignmentExpression	sts |= ( 1 << i )		4953617	0		|=			
ANR	4953704	Identifier	sts		4953617	0					
ANR	4953705	ShiftExpression	1 << i		4953617	1		<<			
ANR	4953706	PrimaryExpression	1		4953617	0					
ANR	4953707	Identifier	i		4953617	1					
ANR	4953708	IfStatement	if ( sts & d -> int_ctl )		4953617	6					
ANR	4953709	Condition	sts & d -> int_ctl	51:8:602:617	4953617	0	True				
ANR	4953710	BitAndExpression	sts & d -> int_ctl		4953617	0		&			
ANR	4953711	Identifier	sts		4953617	0					
ANR	4953712	PtrMemberAccess	d -> int_ctl		4953617	1					
ANR	4953713	Identifier	d		4953617	0					
ANR	4953714	Identifier	int_ctl		4953617	1					
ANR	4953715	CompoundStatement		49:26:563:563	4953617	1					
ANR	4953716	ExpressionStatement	sts |= ( 1 << 31 )	53:8:631:647	4953617	0	True				
ANR	4953717	AssignmentExpression	sts |= ( 1 << 31 )		4953617	0		|=			
ANR	4953718	Identifier	sts		4953617	0					
ANR	4953719	ShiftExpression	1 << 31		4953617	1		<<			
ANR	4953720	PrimaryExpression	1		4953617	0					
ANR	4953721	PrimaryExpression	31		4953617	1					
ANR	4953722	ExpressionStatement	d -> int_sts = sts	59:4:663:679	4953617	7	True				
ANR	4953723	AssignmentExpression	d -> int_sts = sts		4953617	0		=			
ANR	4953724	PtrMemberAccess	d -> int_sts		4953617	0					
ANR	4953725	Identifier	d		4953617	0					
ANR	4953726	Identifier	int_sts		4953617	1					
ANR	4953727	Identifier	sts		4953617	1					
ANR	4953728	ReturnType	static void		4953617	1					
ANR	4953729	Identifier	intel_hda_update_int_sts		4953617	2					
ANR	4953730	ParameterList	IntelHDAState * d		4953617	3					
ANR	4953731	Parameter	IntelHDAState * d	1:37:37:52	4953617	0	True				
ANR	4953732	ParameterType	IntelHDAState *		4953617	0					
ANR	4953733	Identifier	d		4953617	1					
ANR	4953734	CFGEntryNode	ENTRY		4953617		True				
ANR	4953735	CFGExitNode	EXIT		4953617		True				
ANR	4953736	Symbol	d -> int_sts		4953617						
ANR	4953737	Symbol	d		4953617						
ANR	4953738	Symbol	ICH6_RBSTS_IRQ		4953617						
ANR	4953739	Symbol	* * d		4953617						
ANR	4953740	Symbol	i		4953617						
ANR	4953741	Symbol	d -> wake_en		4953617						
ANR	4953742	Symbol	ICH6_RBSTS_OVERRUN		4953617						
ANR	4953743	Symbol	* d		4953617						
ANR	4953744	Symbol	d -> rirb_sts		4953617						
ANR	4953745	Symbol	d -> state_sts		4953617						
ANR	4953746	Symbol	sts		4953617						
ANR	4953747	Symbol	* i		4953617						
ANR	4953748	Symbol	d -> st		4953617						
ANR	4953749	Symbol	d -> int_ctl		4953617						
ANR	4953750	Symbol	d -> st [ i ] . ctl		4953617						
ANR	4953751	Symbol	* d -> st		4953617						
