// Seed: 527693153
`timescale 1ps / 1ps
`define pp_5 0
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  assign id_3 = id_1;
  logic id_5 = id_1;
endmodule
