// Seed: 779085000
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  assign id_2 = id_1[1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  output id_9;
  output id_8;
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_11;
  always @(posedge 1)
    if (1) begin
      id_8 = "";
    end else id_9 <= 1;
endmodule
