/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#ifndef _MTK_EEMG_INTERNAL_AP_H_
#define _MTK_EEMG_INTERNAL_AP_H_

struct eemg_det;
struct eemg_ctrl;

struct eemg_det_ops {
	/* interface to EEM */
	void (*enable_gpu)(struct eemg_det *det, int reason);
	void (*disable_gpu)(struct eemg_det *det, int reason);
	void (*disable_locked_gpu)(struct eemg_det *det, int reason);
	void (*switch_bank_gpu)(struct eemg_det *det, enum eemg_phase phase);

	int (*init01_gpu)(struct eemg_det *det);
	int (*init02_gpu)(struct eemg_det *det);
	int (*mon_mode_gpu)(struct eemg_det *det);

	int (*get_status_gpu)(struct eemg_det *det);
	void (*dump_status_gpu)(struct eemg_det *det);

	void (*set_phase_gpu)(struct eemg_det *det, enum eemg_phase phase);

	/* interface to thermal */
	int (*get_temp_gpu)(struct eemg_det *det);

	/* interface to DVFS */
	int (*get_volt_gpu)(struct eemg_det *det);
	int (*set_volt_gpu)(struct eemg_det *det);
	void (*restore_default_volt_gpu)(struct eemg_det *det);
	void (*get_freq_table_gpu)(struct eemg_det *det, unsigned int gpu_freq_base,
		unsigned int gpu_m_freq_base);
	void (*get_orig_volt_table_gpu)(struct eemg_det *det);

	/* interface to PMIC */
	int (*volt_2_pmic_gpu)(struct eemg_det *det, int volt);
	int (*volt_2_eemg)(struct eemg_det *det, int volt);
	int (*pmic_2_volt_gpu)(struct eemg_det *det, int pmic_val);
	int (*eemg_2_pmic)(struct eemg_det *det, int eev_val);
};

struct eemg_det {
	const char *name;
	struct eemg_det_ops *ops;
	int status;			/* TODO: enable/disable */
	int features;		/* enum eemg_features */
	enum eemg_ctrl_id ctrl_id;

	/* devinfo */
	unsigned int EEMINITEN;
	unsigned int EEMMONEN;
	unsigned int MDES;
	unsigned int BDES;
	unsigned int DCMDET;
	unsigned int DCBDET;
	unsigned int AGEDELTA;
	unsigned int MTDES;
	unsigned int SPEC;

	/* constant */
	unsigned int DETWINDOW;
	unsigned int VMAX;
	unsigned int VMIN;
	unsigned int DTHI;
	unsigned int DTLO;
	unsigned int VBOOT;
	unsigned int DETMAX;
	unsigned int AGECONFIG;
	unsigned int AGEM;
	unsigned int DVTFIXED;
	unsigned int VCO;
	unsigned int DCCONFIG;

	/* Generated by EEM init01. Used in EEM init02 */
	unsigned int DCVOFFSETIN;
	unsigned int AGEVOFFSETIN;
	unsigned int EEMCTL0;

	/* for PMIC */
	unsigned int eemg_v_base;
	unsigned int eemg_step;
	unsigned int pmic_base;
	unsigned int pmic_step;

	/* for debug */
	unsigned int dcvalues[NR_EEMG_PHASE];

	unsigned int freqpct30[NR_EEMG_PHASE];
	unsigned int eemg_26c[NR_EEMG_PHASE];
	unsigned int vop30[NR_EEMG_PHASE];
	unsigned int eemg_eemEn[NR_EEMG_PHASE];
	int temp; /* temperature */
	unsigned int real_vboot;

#if DUMP_DATA_TO_DE
	unsigned int reg_dump_data[ARRAY_SIZE(reg_gpu_addr_off)][NR_EEMG_PHASE];
#endif
	/* slope */
	unsigned int MTS;
	unsigned int BTS;
	unsigned int t250;
	/* dvfs */
	unsigned int init2_vop30;
	unsigned int init2_vop74;
	unsigned int mon_vop30;
	unsigned int mon_vop74;
	/* could be got @ the same time with freq_tbl[] */
	unsigned int num_freq_tbl;
	/* maximum frequency used to calculate percentage */
	unsigned int max_freq_khz;
	unsigned char freq_tbl[NR_FREQ]; /* percentage to maximum freq */
	/* orig volt table for restoreing to dvfs*/
	unsigned int volt_tbl_orig[NR_FREQ];
	unsigned int volt_tbl[NR_FREQ]; /* pmic value */
	unsigned int volt_tbl_init2[NR_FREQ]; /* pmic value */
	unsigned int volt_tbl_pmic[NR_FREQ]; /* pmic value */
	int volt_aging[NR_FREQ]; /* aging margin value */
	struct mutex *loo_mutex;
	//unsigned char loo_role;
	unsigned int loo_role;
	unsigned char loo_couple;
	unsigned char turn_pt;

	/* Picachu */
	unsigned int pi_efuse;

	unsigned int pi_dvtfixed : 16;
	unsigned int pi_loo_enabled: 1;
	unsigned int pi_reserved: 15;

	int volt_dcv:8;
	int volt_offset:8;
	int volt_clamp:8;

	unsigned int disabled:8; /* Disabled by error or sysfs */
	unsigned int low_temp_off:8;
	unsigned int high_temp_off:8;
	unsigned int isTempInv:2;
	unsigned int volt_policy:1;
	/* only when init2, eem need to set volt to upower */
	unsigned int set_volt_to_upower:1;
	unsigned int init2_done:1;
	unsigned int vop_check:1;

};

struct eemg_devinfo {
	/* M_HW_RES0 0x11c1_0580 */
	unsigned int FT_PGM:8;
	unsigned int FT_BIN:4;
	unsigned int RSV0_1:20;

	/* M_HW_RES1 */
	unsigned int CPU_B_MTDES:8;
	unsigned int CPU_B_INITEN:1;
	unsigned int CPU_B_MONEN:1;
	unsigned int CPU_B_DVFS_LOW:3;
	unsigned int CPU_B_SPEC:3;
	unsigned int CPU_B_BDES:8;
	unsigned int CPU_B_MDES:8;

	/* M_HW_RES2 */
	unsigned int CPU_B_HI_MTDES:8;
	unsigned int CPU_B_HI_INITEN:1;
	unsigned int CPU_B_HI_MONEN:1;
	unsigned int CPU_B_HI_DVFS_LOW:3;
	unsigned int CPU_B_HI_SPEC:3;
	unsigned int CPU_B_HI_BDES:8;
	unsigned int CPU_B_HI_MDES:8;

	/* M_HW_RES3 */
	unsigned int CPU_B_LO_MTDES:8;
	unsigned int CPU_B_LO_INITEN:1;
	unsigned int CPU_B_LO_MONEN:1;
	unsigned int CPU_B_LO_DVFS_LOW:3;
	unsigned int CPU_B_LO_SPEC:3;
	unsigned int CPU_B_LO_BDES:8;
	unsigned int CPU_B_LO_MDES:8;

	/* M_HW_RES4 */
	unsigned int CPU_L_MTDES:8;
	unsigned int CPU_L_INITEN:1;
	unsigned int CPU_L_MONEN:1;
	unsigned int CPU_L_DVFS_LOW:3;
	unsigned int CPU_L_SPEC:3;
	unsigned int CPU_L_BDES:8;
	unsigned int CPU_L_MDES:8;

	/* M_HW_RES5 */
	unsigned int CPU_L_HI_MTDES:8;
	unsigned int CPU_L_HI_INITEN:1;
	unsigned int CPU_L_HI__MONEN:1;
	unsigned int CPU_L_HI_DVFS_LOW:3;
	unsigned int CPU_L_HI_SPEC:3;
	unsigned int CPU_L_HI_BDES:8;
	unsigned int CPU_L_HI_MDES:8;

	/* M_HW_RES6 */
	unsigned int CPU_L_LO_MTDES:8;
	unsigned int CPU_L_LO_INITEN:1;
	unsigned int CPU_L_LO_MONEN:1;
	unsigned int CPU_L_LO_DVFS_LOW:3;
	unsigned int CPU_L_LO_SPEC:3;
	unsigned int CPU_L_LO_BDES:8;
	unsigned int CPU_L_LO_MDES:8;

	/* M_HW_RES7 */
	unsigned int CCI_MTDES:8;
	unsigned int CCI_INITEN:1;
	unsigned int CCI_MONEN:1;
	unsigned int CCI_DVFS_LOW:3;
	unsigned int CCI_SPEC:3;
	unsigned int CCI_BDES:8;
	unsigned int CCI_MDES:8;

	/* M_HW_RES8 */
	unsigned int GPU_MTDES:8;
	unsigned int GPU_INITEN:1;
	unsigned int GPU_MONEN:1;
	unsigned int GPU_DVFS_LOW:3;
	unsigned int GPU_SPEC:3;
	unsigned int GPU_BDES:8;
	unsigned int GPU_MDES:8;

	/* M_HW_RES9 */
	unsigned int GPU_HI_MTDES:8;
	unsigned int GPU_HI_INITEN:1;
	unsigned int GPU_HI_MONEN:1;
	unsigned int GPU_HI_DVFS_LOW:3;
	unsigned int GPU_HI_SPEC:3;
	unsigned int GPU_HI_BDES:8;
	unsigned int GPU_HI_MDES:8;

	/* M_HW_RES10 */
	unsigned int GPU_LO_MTDES:8;
	unsigned int GPU_LO_INITEN:1;
	unsigned int GPU_LO_MONEN:1;
	unsigned int GPU_LO_DVFS_LOW:3;
	unsigned int GPU_LO_SPEC:3;
	unsigned int GPU_LO_BDES:8;
	unsigned int GPU_LO_MDES:8;

	/* M_HW_RES11 */
	unsigned int MD_VMODEM:32;

	/* M_HW_RES12 */
	unsigned int MD_VNR:32;

	/* M_HW_RES13 */
	unsigned int CPU_B_HI_DCBDET:8;
	unsigned int CPU_B_HI_DCMDET:8;
	unsigned int CPU_B_DCBDET:8;
	unsigned int CPU_B_DCMDET:8;

	/* M_HW_RES14 */
	unsigned int CPU_L_DCBDET:8;
	unsigned int CPU_L_DCMDET:8;
	unsigned int CPU_B_LO_DCBDET:8;
	unsigned int CPU_B_LO_DCMDET:8;

	/* M_HW_RES15 */
	unsigned int CPU_L_LO_DCBDET:8;
	unsigned int CPU_L_LO_DCMDET:8;
	unsigned int CPU_L_HI_DCBDET:8;
	unsigned int CPU_L_HI_DCMDET:8;

	/* M_HW_RES16 */
	unsigned int GPU_DCBDET:8;
	unsigned int GPU_DCMDET:8;
	unsigned int CCI_DCBDET:8;
	unsigned int CCI_DCMDET:8;


	/* M_HW_RES17 */
	unsigned int GPU_LO_DCBDET:8;
	unsigned int GPU_LO_DCMDET:8;
	unsigned int GPU_HI_DCBDET:8;
	unsigned int GPU_HI_DCMDET:8;

};

/*********************************************
 *extern variables defined at mtk_eem.c
 *********************************************
 */
extern unsigned int freq[NR_FREQ];

extern struct mutex gpu_record_mutex;
extern struct mutex gpu_mutex_g;

extern void mt_record_lock(unsigned long *flags);
extern void mt_record_unlock(unsigned long *flags);

/* table used to apply to dvfs at final */
extern unsigned int record_tbl_locked[NR_FREQ];

/**************************************************
 *extern variables and operations defined at mtk_eemg_platform.c
 ***************************************************
 */
extern struct eemg_det_ops gpu_det_ops;

extern int get_volt_gpu(struct eemg_det *det);
extern int set_volt_gpu(struct eemg_det *det);
extern void restore_default_volt_gpu(struct eemg_det *det);
extern void get_freq_table_gpu(struct eemg_det *det, unsigned int gpu_freq_base,
	unsigned int gpu_m_freq_base);
extern void get_orig_volt_table_gpu(struct eemg_det *det);

/*********************************************
 *extern operations defined at mtk_eem.c
 *********************************************
 */
extern void base_ops_enable_gpu(struct eemg_det *det, int reason);
extern void base_ops_disable_gpu(struct eemg_det *det, int reason);
extern void base_ops_disable_locked_gpu(struct eemg_det *det, int reason);
extern void base_ops_switch_bank_gpu(struct eemg_det *det,
	enum eemg_phase phase);
extern int base_ops_init01_gpu(struct eemg_det *det);
extern int base_ops_init02_gpu(struct eemg_det *det);
extern int base_ops_mon_mode_gpu(struct eemg_det *det);

extern int base_ops_get_status_gpu(struct eemg_det *det);
extern void base_ops_dump_status_gpu(struct eemg_det *det);

extern void base_ops_set_phase_gpu(struct eemg_det *det, enum eemg_phase phase);
extern int base_ops_get_temp_gpu(struct eemg_det *det);
extern int base_ops_get_volt_gpu(struct eemg_det *det);
extern int base_ops_set_volt_gpu(struct eemg_det *det);
extern void base_ops_restore_default_volt_gpu(struct eemg_det *det);
extern void base_ops_get_freq_table_gpu(struct eemg_det *det, unsigned int gpu_freq_base,
	unsigned int gpu_m_freq_base);
extern void base_ops_get_orig_volt_table_gpu(struct eemg_det *det);
#endif

