VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob116_m2014_q3_test.sv:16: $finish called at 501 (1ps)
Hint: Output 'f' has 24 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 24 out of 100 samples

Simulation finished at 501 ps
Mismatches: 24 in 100 samples
