
TrekerSIM868.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5a8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  0800e6b8  0800e6b8  0001e6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800ec68  0800ec68  0001ec68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800ec6c  0800ec6c  0001ec6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000354  20000000  0800ec70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001f58  20000354  0800efc4  00020354  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200022ac  0800efc4  000222ac  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY
  9 .debug_info   000210e3  00000000  00000000  0002037d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004c5a  00000000  00000000  00041460  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001908  00000000  00000000  000460c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000016d0  00000000  00000000  000479c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ef8e  00000000  00000000  00049098  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000734a  00000000  00000000  00058026  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0005f370  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00007238  00000000  00000000  0005f3ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000354 	.word	0x20000354
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e6a0 	.word	0x0800e6a0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000358 	.word	0x20000358
 800014c:	0800e6a0 	.word	0x0800e6a0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002b2:	f1a4 0401 	sub.w	r4, r4, #1
 80002b6:	d1e9      	bne.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f092 0f00 	teq	r2, #0
 800045e:	bf14      	ite	ne
 8000460:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 7460 	mov.w	r4, #896	; 0x380
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000474:	e720      	b.n	80002b8 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_ul2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f04f 0500 	mov.w	r5, #0
 8000486:	e00a      	b.n	800049e <__aeabi_l2d+0x16>

08000488 <__aeabi_l2d>:
 8000488:	ea50 0201 	orrs.w	r2, r0, r1
 800048c:	bf08      	it	eq
 800048e:	4770      	bxeq	lr
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000496:	d502      	bpl.n	800049e <__aeabi_l2d+0x16>
 8000498:	4240      	negs	r0, r0
 800049a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800049e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004aa:	f43f aedc 	beq.w	8000266 <__adddf3+0xe6>
 80004ae:	f04f 0203 	mov.w	r2, #3
 80004b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b6:	bf18      	it	ne
 80004b8:	3203      	addne	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004c6:	f1c2 0320 	rsb	r3, r2, #32
 80004ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ce:	fa20 f002 	lsr.w	r0, r0, r2
 80004d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004d6:	ea40 000e 	orr.w	r0, r0, lr
 80004da:	fa21 f102 	lsr.w	r1, r1, r2
 80004de:	4414      	add	r4, r2
 80004e0:	e6c1      	b.n	8000266 <__adddf3+0xe6>
 80004e2:	bf00      	nop

080004e4 <__aeabi_dmul>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f2:	bf1d      	ittte	ne
 80004f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004f8:	ea94 0f0c 	teqne	r4, ip
 80004fc:	ea95 0f0c 	teqne	r5, ip
 8000500:	f000 f8de 	bleq	80006c0 <__aeabi_dmul+0x1dc>
 8000504:	442c      	add	r4, r5
 8000506:	ea81 0603 	eor.w	r6, r1, r3
 800050a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800050e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000512:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000516:	bf18      	it	ne
 8000518:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800051c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000524:	d038      	beq.n	8000598 <__aeabi_dmul+0xb4>
 8000526:	fba0 ce02 	umull	ip, lr, r0, r2
 800052a:	f04f 0500 	mov.w	r5, #0
 800052e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000532:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000536:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053a:	f04f 0600 	mov.w	r6, #0
 800053e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000542:	f09c 0f00 	teq	ip, #0
 8000546:	bf18      	it	ne
 8000548:	f04e 0e01 	orrne.w	lr, lr, #1
 800054c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000550:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000554:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000558:	d204      	bcs.n	8000564 <__aeabi_dmul+0x80>
 800055a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800055e:	416d      	adcs	r5, r5
 8000560:	eb46 0606 	adc.w	r6, r6, r6
 8000564:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000568:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800056c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000570:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000574:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000578:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800057c:	bf88      	it	hi
 800057e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000582:	d81e      	bhi.n	80005c2 <__aeabi_dmul+0xde>
 8000584:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	bd70      	pop	{r4, r5, r6, pc}
 8000598:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800059c:	ea46 0101 	orr.w	r1, r6, r1
 80005a0:	ea40 0002 	orr.w	r0, r0, r2
 80005a4:	ea81 0103 	eor.w	r1, r1, r3
 80005a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005ac:	bfc2      	ittt	gt
 80005ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005b6:	bd70      	popgt	{r4, r5, r6, pc}
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f04f 0e00 	mov.w	lr, #0
 80005c0:	3c01      	subs	r4, #1
 80005c2:	f300 80ab 	bgt.w	800071c <__aeabi_dmul+0x238>
 80005c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ca:	bfde      	ittt	le
 80005cc:	2000      	movle	r0, #0
 80005ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d2:	bd70      	pople	{r4, r5, r6, pc}
 80005d4:	f1c4 0400 	rsb	r4, r4, #0
 80005d8:	3c20      	subs	r4, #32
 80005da:	da35      	bge.n	8000648 <__aeabi_dmul+0x164>
 80005dc:	340c      	adds	r4, #12
 80005de:	dc1b      	bgt.n	8000618 <__aeabi_dmul+0x134>
 80005e0:	f104 0414 	add.w	r4, r4, #20
 80005e4:	f1c4 0520 	rsb	r5, r4, #32
 80005e8:	fa00 f305 	lsl.w	r3, r0, r5
 80005ec:	fa20 f004 	lsr.w	r0, r0, r4
 80005f0:	fa01 f205 	lsl.w	r2, r1, r5
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000604:	fa21 f604 	lsr.w	r6, r1, r4
 8000608:	eb42 0106 	adc.w	r1, r2, r6
 800060c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000610:	bf08      	it	eq
 8000612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f1c4 040c 	rsb	r4, r4, #12
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f304 	lsl.w	r3, r0, r4
 8000624:	fa20 f005 	lsr.w	r0, r0, r5
 8000628:	fa01 f204 	lsl.w	r2, r1, r4
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000638:	f141 0100 	adc.w	r1, r1, #0
 800063c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000640:	bf08      	it	eq
 8000642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000646:	bd70      	pop	{r4, r5, r6, pc}
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f205 	lsl.w	r2, r0, r5
 8000650:	ea4e 0e02 	orr.w	lr, lr, r2
 8000654:	fa20 f304 	lsr.w	r3, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea43 0302 	orr.w	r3, r3, r2
 8000660:	fa21 f004 	lsr.w	r0, r1, r4
 8000664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000668:	fa21 f204 	lsr.w	r2, r1, r4
 800066c:	ea20 0002 	bic.w	r0, r0, r2
 8000670:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f094 0f00 	teq	r4, #0
 8000684:	d10f      	bne.n	80006a6 <__aeabi_dmul+0x1c2>
 8000686:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068a:	0040      	lsls	r0, r0, #1
 800068c:	eb41 0101 	adc.w	r1, r1, r1
 8000690:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3c01      	subeq	r4, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1a6>
 800069a:	ea41 0106 	orr.w	r1, r1, r6
 800069e:	f095 0f00 	teq	r5, #0
 80006a2:	bf18      	it	ne
 80006a4:	4770      	bxne	lr
 80006a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006aa:	0052      	lsls	r2, r2, #1
 80006ac:	eb43 0303 	adc.w	r3, r3, r3
 80006b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b4:	bf08      	it	eq
 80006b6:	3d01      	subeq	r5, #1
 80006b8:	d0f7      	beq.n	80006aa <__aeabi_dmul+0x1c6>
 80006ba:	ea43 0306 	orr.w	r3, r3, r6
 80006be:	4770      	bx	lr
 80006c0:	ea94 0f0c 	teq	r4, ip
 80006c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006c8:	bf18      	it	ne
 80006ca:	ea95 0f0c 	teqne	r5, ip
 80006ce:	d00c      	beq.n	80006ea <__aeabi_dmul+0x206>
 80006d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d4:	bf18      	it	ne
 80006d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006da:	d1d1      	bne.n	8000680 <__aeabi_dmul+0x19c>
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	f04f 0000 	mov.w	r0, #0
 80006e8:	bd70      	pop	{r4, r5, r6, pc}
 80006ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ee:	bf06      	itte	eq
 80006f0:	4610      	moveq	r0, r2
 80006f2:	4619      	moveq	r1, r3
 80006f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f8:	d019      	beq.n	800072e <__aeabi_dmul+0x24a>
 80006fa:	ea94 0f0c 	teq	r4, ip
 80006fe:	d102      	bne.n	8000706 <__aeabi_dmul+0x222>
 8000700:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000704:	d113      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000706:	ea95 0f0c 	teq	r5, ip
 800070a:	d105      	bne.n	8000718 <__aeabi_dmul+0x234>
 800070c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000710:	bf1c      	itt	ne
 8000712:	4610      	movne	r0, r2
 8000714:	4619      	movne	r1, r3
 8000716:	d10a      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd70      	pop	{r4, r5, r6, pc}
 800072e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000732:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000736:	bd70      	pop	{r4, r5, r6, pc}

08000738 <__aeabi_ddiv>:
 8000738:	b570      	push	{r4, r5, r6, lr}
 800073a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800073e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000742:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000746:	bf1d      	ittte	ne
 8000748:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800074c:	ea94 0f0c 	teqne	r4, ip
 8000750:	ea95 0f0c 	teqne	r5, ip
 8000754:	f000 f8a7 	bleq	80008a6 <__aeabi_ddiv+0x16e>
 8000758:	eba4 0405 	sub.w	r4, r4, r5
 800075c:	ea81 0e03 	eor.w	lr, r1, r3
 8000760:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000764:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000768:	f000 8088 	beq.w	800087c <__aeabi_ddiv+0x144>
 800076c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000770:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000774:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000778:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800077c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000780:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000784:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000788:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800078c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000790:	429d      	cmp	r5, r3
 8000792:	bf08      	it	eq
 8000794:	4296      	cmpeq	r6, r2
 8000796:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800079e:	d202      	bcs.n	80007a6 <__aeabi_ddiv+0x6e>
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	1ab6      	subs	r6, r6, r2
 80007a8:	eb65 0503 	sbc.w	r5, r5, r3
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80007be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c2:	bf22      	ittt	cs
 80007c4:	1ab6      	subcs	r6, r6, r2
 80007c6:	4675      	movcs	r5, lr
 80007c8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	ebb6 0e02 	subs.w	lr, r6, r2
 8000806:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080a:	bf22      	ittt	cs
 800080c:	1ab6      	subcs	r6, r6, r2
 800080e:	4675      	movcs	r5, lr
 8000810:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000814:	ea55 0e06 	orrs.w	lr, r5, r6
 8000818:	d018      	beq.n	800084c <__aeabi_ddiv+0x114>
 800081a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800081e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000822:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000826:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800082e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000832:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000836:	d1c0      	bne.n	80007ba <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	d10b      	bne.n	8000856 <__aeabi_ddiv+0x11e>
 800083e:	ea41 0100 	orr.w	r1, r1, r0
 8000842:	f04f 0000 	mov.w	r0, #0
 8000846:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084a:	e7b6      	b.n	80007ba <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	bf04      	itt	eq
 8000852:	4301      	orreq	r1, r0
 8000854:	2000      	moveq	r0, #0
 8000856:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085a:	bf88      	it	hi
 800085c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000860:	f63f aeaf 	bhi.w	80005c2 <__aeabi_dmul+0xde>
 8000864:	ebb5 0c03 	subs.w	ip, r5, r3
 8000868:	bf04      	itt	eq
 800086a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800086e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000872:	f150 0000 	adcs.w	r0, r0, #0
 8000876:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000880:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000884:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000888:	bfc2      	ittt	gt
 800088a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800088e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000892:	bd70      	popgt	{r4, r5, r6, pc}
 8000894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000898:	f04f 0e00 	mov.w	lr, #0
 800089c:	3c01      	subs	r4, #1
 800089e:	e690      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a0:	ea45 0e06 	orr.w	lr, r5, r6
 80008a4:	e68d      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008aa:	ea94 0f0c 	teq	r4, ip
 80008ae:	bf08      	it	eq
 80008b0:	ea95 0f0c 	teqeq	r5, ip
 80008b4:	f43f af3b 	beq.w	800072e <__aeabi_dmul+0x24a>
 80008b8:	ea94 0f0c 	teq	r4, ip
 80008bc:	d10a      	bne.n	80008d4 <__aeabi_ddiv+0x19c>
 80008be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c2:	f47f af34 	bne.w	800072e <__aeabi_dmul+0x24a>
 80008c6:	ea95 0f0c 	teq	r5, ip
 80008ca:	f47f af25 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e72c      	b.n	800072e <__aeabi_dmul+0x24a>
 80008d4:	ea95 0f0c 	teq	r5, ip
 80008d8:	d106      	bne.n	80008e8 <__aeabi_ddiv+0x1b0>
 80008da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008de:	f43f aefd 	beq.w	80006dc <__aeabi_dmul+0x1f8>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e722      	b.n	800072e <__aeabi_dmul+0x24a>
 80008e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ec:	bf18      	it	ne
 80008ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f2:	f47f aec5 	bne.w	8000680 <__aeabi_dmul+0x19c>
 80008f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fa:	f47f af0d 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000902:	f47f aeeb 	bne.w	80006dc <__aeabi_dmul+0x1f8>
 8000906:	e712      	b.n	800072e <__aeabi_dmul+0x24a>

08000908 <__gedf2>:
 8000908:	f04f 3cff 	mov.w	ip, #4294967295
 800090c:	e006      	b.n	800091c <__cmpdf2+0x4>
 800090e:	bf00      	nop

08000910 <__ledf2>:
 8000910:	f04f 0c01 	mov.w	ip, #1
 8000914:	e002      	b.n	800091c <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__cmpdf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000920:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800092c:	bf18      	it	ne
 800092e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000932:	d01b      	beq.n	800096c <__cmpdf2+0x54>
 8000934:	b001      	add	sp, #4
 8000936:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093a:	bf0c      	ite	eq
 800093c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000940:	ea91 0f03 	teqne	r1, r3
 8000944:	bf02      	ittt	eq
 8000946:	ea90 0f02 	teqeq	r0, r2
 800094a:	2000      	moveq	r0, #0
 800094c:	4770      	bxeq	lr
 800094e:	f110 0f00 	cmn.w	r0, #0
 8000952:	ea91 0f03 	teq	r1, r3
 8000956:	bf58      	it	pl
 8000958:	4299      	cmppl	r1, r3
 800095a:	bf08      	it	eq
 800095c:	4290      	cmpeq	r0, r2
 800095e:	bf2c      	ite	cs
 8000960:	17d8      	asrcs	r0, r3, #31
 8000962:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000966:	f040 0001 	orr.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000970:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000974:	d102      	bne.n	800097c <__cmpdf2+0x64>
 8000976:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097a:	d107      	bne.n	800098c <__cmpdf2+0x74>
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	d1d6      	bne.n	8000934 <__cmpdf2+0x1c>
 8000986:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098a:	d0d3      	beq.n	8000934 <__cmpdf2+0x1c>
 800098c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_cdrcmple>:
 8000994:	4684      	mov	ip, r0
 8000996:	4610      	mov	r0, r2
 8000998:	4662      	mov	r2, ip
 800099a:	468c      	mov	ip, r1
 800099c:	4619      	mov	r1, r3
 800099e:	4663      	mov	r3, ip
 80009a0:	e000      	b.n	80009a4 <__aeabi_cdcmpeq>
 80009a2:	bf00      	nop

080009a4 <__aeabi_cdcmpeq>:
 80009a4:	b501      	push	{r0, lr}
 80009a6:	f7ff ffb7 	bl	8000918 <__cmpdf2>
 80009aa:	2800      	cmp	r0, #0
 80009ac:	bf48      	it	mi
 80009ae:	f110 0f00 	cmnmi.w	r0, #0
 80009b2:	bd01      	pop	{r0, pc}

080009b4 <__aeabi_dcmpeq>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff fff4 	bl	80009a4 <__aeabi_cdcmpeq>
 80009bc:	bf0c      	ite	eq
 80009be:	2001      	moveq	r0, #1
 80009c0:	2000      	movne	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmplt>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffea 	bl	80009a4 <__aeabi_cdcmpeq>
 80009d0:	bf34      	ite	cc
 80009d2:	2001      	movcc	r0, #1
 80009d4:	2000      	movcs	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmple>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffe0 	bl	80009a4 <__aeabi_cdcmpeq>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpge>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffce 	bl	8000994 <__aeabi_cdrcmple>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpgt>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffc4 	bl	8000994 <__aeabi_cdrcmple>
 8000a0c:	bf34      	ite	cc
 8000a0e:	2001      	movcc	r0, #1
 8000a10:	2000      	movcs	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpun>:
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__aeabi_dcmpun+0x10>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d10a      	bne.n	8000a3e <__aeabi_dcmpun+0x26>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__aeabi_dcmpun+0x20>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_dcmpun+0x26>
 8000a38:	f04f 0000 	mov.w	r0, #0
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0001 	mov.w	r0, #1
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2iz>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d215      	bcs.n	8000a7a <__aeabi_d2iz+0x36>
 8000a4e:	d511      	bpl.n	8000a74 <__aeabi_d2iz+0x30>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d912      	bls.n	8000a80 <__aeabi_d2iz+0x3c>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d105      	bne.n	8000a8c <__aeabi_d2iz+0x48>
 8000a80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a84:	bf08      	it	eq
 8000a86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2uiz>:
 8000a94:	004a      	lsls	r2, r1, #1
 8000a96:	d211      	bcs.n	8000abc <__aeabi_d2uiz+0x28>
 8000a98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a9c:	d211      	bcs.n	8000ac2 <__aeabi_d2uiz+0x2e>
 8000a9e:	d50d      	bpl.n	8000abc <__aeabi_d2uiz+0x28>
 8000aa0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa8:	d40e      	bmi.n	8000ac8 <__aeabi_d2uiz+0x34>
 8000aaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ab6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ac6:	d102      	bne.n	8000ace <__aeabi_d2uiz+0x3a>
 8000ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8000acc:	4770      	bx	lr
 8000ace:	f04f 0000 	mov.w	r0, #0
 8000ad2:	4770      	bx	lr

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_frsub>:
 8000b74:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b78:	e002      	b.n	8000b80 <__addsf3>
 8000b7a:	bf00      	nop

08000b7c <__aeabi_fsub>:
 8000b7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b80 <__addsf3>:
 8000b80:	0042      	lsls	r2, r0, #1
 8000b82:	bf1f      	itttt	ne
 8000b84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b88:	ea92 0f03 	teqne	r2, r3
 8000b8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b94:	d06a      	beq.n	8000c6c <__addsf3+0xec>
 8000b96:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b9e:	bfc1      	itttt	gt
 8000ba0:	18d2      	addgt	r2, r2, r3
 8000ba2:	4041      	eorgt	r1, r0
 8000ba4:	4048      	eorgt	r0, r1
 8000ba6:	4041      	eorgt	r1, r0
 8000ba8:	bfb8      	it	lt
 8000baa:	425b      	neglt	r3, r3
 8000bac:	2b19      	cmp	r3, #25
 8000bae:	bf88      	it	hi
 8000bb0:	4770      	bxhi	lr
 8000bb2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bb6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4240      	negne	r0, r0
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bce:	bf18      	it	ne
 8000bd0:	4249      	negne	r1, r1
 8000bd2:	ea92 0f03 	teq	r2, r3
 8000bd6:	d03f      	beq.n	8000c58 <__addsf3+0xd8>
 8000bd8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bdc:	fa41 fc03 	asr.w	ip, r1, r3
 8000be0:	eb10 000c 	adds.w	r0, r0, ip
 8000be4:	f1c3 0320 	rsb	r3, r3, #32
 8000be8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf0:	d502      	bpl.n	8000bf8 <__addsf3+0x78>
 8000bf2:	4249      	negs	r1, r1
 8000bf4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bf8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bfc:	d313      	bcc.n	8000c26 <__addsf3+0xa6>
 8000bfe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c02:	d306      	bcc.n	8000c12 <__addsf3+0x92>
 8000c04:	0840      	lsrs	r0, r0, #1
 8000c06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c0a:	f102 0201 	add.w	r2, r2, #1
 8000c0e:	2afe      	cmp	r2, #254	; 0xfe
 8000c10:	d251      	bcs.n	8000cb6 <__addsf3+0x136>
 8000c12:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c1a:	bf08      	it	eq
 8000c1c:	f020 0001 	biceq.w	r0, r0, #1
 8000c20:	ea40 0003 	orr.w	r0, r0, r3
 8000c24:	4770      	bx	lr
 8000c26:	0049      	lsls	r1, r1, #1
 8000c28:	eb40 0000 	adc.w	r0, r0, r0
 8000c2c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c30:	f1a2 0201 	sub.w	r2, r2, #1
 8000c34:	d1ed      	bne.n	8000c12 <__addsf3+0x92>
 8000c36:	fab0 fc80 	clz	ip, r0
 8000c3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c46:	bfaa      	itet	ge
 8000c48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c4c:	4252      	neglt	r2, r2
 8000c4e:	4318      	orrge	r0, r3
 8000c50:	bfbc      	itt	lt
 8000c52:	40d0      	lsrlt	r0, r2
 8000c54:	4318      	orrlt	r0, r3
 8000c56:	4770      	bx	lr
 8000c58:	f092 0f00 	teq	r2, #0
 8000c5c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c60:	bf06      	itte	eq
 8000c62:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c66:	3201      	addeq	r2, #1
 8000c68:	3b01      	subne	r3, #1
 8000c6a:	e7b5      	b.n	8000bd8 <__addsf3+0x58>
 8000c6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c74:	bf18      	it	ne
 8000c76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c7a:	d021      	beq.n	8000cc0 <__addsf3+0x140>
 8000c7c:	ea92 0f03 	teq	r2, r3
 8000c80:	d004      	beq.n	8000c8c <__addsf3+0x10c>
 8000c82:	f092 0f00 	teq	r2, #0
 8000c86:	bf08      	it	eq
 8000c88:	4608      	moveq	r0, r1
 8000c8a:	4770      	bx	lr
 8000c8c:	ea90 0f01 	teq	r0, r1
 8000c90:	bf1c      	itt	ne
 8000c92:	2000      	movne	r0, #0
 8000c94:	4770      	bxne	lr
 8000c96:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c9a:	d104      	bne.n	8000ca6 <__addsf3+0x126>
 8000c9c:	0040      	lsls	r0, r0, #1
 8000c9e:	bf28      	it	cs
 8000ca0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	4770      	bx	lr
 8000ca6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000caa:	bf3c      	itt	cc
 8000cac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb0:	4770      	bxcc	lr
 8000cb2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cb6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cbe:	4770      	bx	lr
 8000cc0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cc4:	bf16      	itet	ne
 8000cc6:	4608      	movne	r0, r1
 8000cc8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ccc:	4601      	movne	r1, r0
 8000cce:	0242      	lsls	r2, r0, #9
 8000cd0:	bf06      	itte	eq
 8000cd2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cd6:	ea90 0f01 	teqeq	r0, r1
 8000cda:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_ui2f>:
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	e004      	b.n	8000cf0 <__aeabi_i2f+0x8>
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_i2f>:
 8000ce8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cec:	bf48      	it	mi
 8000cee:	4240      	negmi	r0, r0
 8000cf0:	ea5f 0c00 	movs.w	ip, r0
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	f04f 0000 	mov.w	r0, #0
 8000d02:	e01c      	b.n	8000d3e <__aeabi_l2f+0x2a>

08000d04 <__aeabi_ul2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e00a      	b.n	8000d28 <__aeabi_l2f+0x14>
 8000d12:	bf00      	nop

08000d14 <__aeabi_l2f>:
 8000d14:	ea50 0201 	orrs.w	r2, r0, r1
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d20:	d502      	bpl.n	8000d28 <__aeabi_l2f+0x14>
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	ea5f 0c01 	movs.w	ip, r1
 8000d2c:	bf02      	ittt	eq
 8000d2e:	4684      	moveq	ip, r0
 8000d30:	4601      	moveq	r1, r0
 8000d32:	2000      	moveq	r0, #0
 8000d34:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d38:	bf08      	it	eq
 8000d3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d42:	fabc f28c 	clz	r2, ip
 8000d46:	3a08      	subs	r2, #8
 8000d48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d4c:	db10      	blt.n	8000d70 <__aeabi_l2f+0x5c>
 8000d4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d52:	4463      	add	r3, ip
 8000d54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d58:	f1c2 0220 	rsb	r2, r2, #32
 8000d5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d60:	fa20 f202 	lsr.w	r2, r0, r2
 8000d64:	eb43 0002 	adc.w	r0, r3, r2
 8000d68:	bf08      	it	eq
 8000d6a:	f020 0001 	biceq.w	r0, r0, #1
 8000d6e:	4770      	bx	lr
 8000d70:	f102 0220 	add.w	r2, r2, #32
 8000d74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d78:	f1c2 0220 	rsb	r2, r2, #32
 8000d7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d80:	fa21 f202 	lsr.w	r2, r1, r2
 8000d84:	eb43 0002 	adc.w	r0, r3, r2
 8000d88:	bf08      	it	eq
 8000d8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d8e:	4770      	bx	lr

08000d90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d96:	4a18      	ldr	r2, [pc, #96]	; (8000df8 <MX_DMA_Init+0x68>)
 8000d98:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <MX_DMA_Init+0x68>)
 8000d9a:	695b      	ldr	r3, [r3, #20]
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6153      	str	r3, [r2, #20]
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <MX_DMA_Init+0x68>)
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2105      	movs	r1, #5
 8000db2:	200e      	movs	r0, #14
 8000db4:	f000 fdcc 	bl	8001950 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000db8:	200e      	movs	r0, #14
 8000dba:	f000 fdf5 	bl	80019a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2105      	movs	r1, #5
 8000dc2:	200f      	movs	r0, #15
 8000dc4:	f000 fdc4 	bl	8001950 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000dc8:	200f      	movs	r0, #15
 8000dca:	f000 fded 	bl	80019a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2105      	movs	r1, #5
 8000dd2:	2010      	movs	r0, #16
 8000dd4:	f000 fdbc 	bl	8001950 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000dd8:	2010      	movs	r0, #16
 8000dda:	f000 fde5 	bl	80019a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2105      	movs	r1, #5
 8000de2:	2011      	movs	r0, #17
 8000de4:	f000 fdb4 	bl	8001950 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000de8:	2011      	movs	r0, #17
 8000dea:	f000 fddd 	bl	80019a8 <HAL_NVIC_EnableIRQ>

}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000

08000dfc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <vApplicationGetIdleTaskMemory+0x28>)
 8000e0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	4a05      	ldr	r2, [pc, #20]	; (8000e28 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2280      	movs	r2, #128	; 0x80
 8000e18:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e1a:	bf00      	nop
 8000e1c:	3714      	adds	r7, #20
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	20000370 	.word	0x20000370
 8000e28:	200003c4 	.word	0x200003c4

08000e2c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e2c:	b5b0      	push	{r4, r5, r7, lr}
 8000e2e:	b09c      	sub	sp, #112	; 0x70
 8000e30:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of GPS */
  osThreadDef(GPS, StartGPS, osPriorityNormal, 0, 128);
 8000e32:	4b27      	ldr	r3, [pc, #156]	; (8000ed0 <MX_FREERTOS_Init+0xa4>)
 8000e34:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000e38:	461d      	mov	r5, r3
 8000e3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 8000e46:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f008 ff0d 	bl	8009c6c <osThreadCreate>
 8000e52:	4602      	mov	r2, r0
 8000e54:	4b1f      	ldr	r3, [pc, #124]	; (8000ed4 <MX_FREERTOS_Init+0xa8>)
 8000e56:	601a      	str	r2, [r3, #0]

  /* definition and creation of GSM */
  osThreadDef(GSM, StartGSM, osPriorityIdle, 0, 128);
 8000e58:	4b1f      	ldr	r3, [pc, #124]	; (8000ed8 <MX_FREERTOS_Init+0xac>)
 8000e5a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000e5e:	461d      	mov	r5, r3
 8000e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GSMHandle = osThreadCreate(osThread(GSM), NULL);
 8000e6c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f008 fefa 	bl	8009c6c <osThreadCreate>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	4b18      	ldr	r3, [pc, #96]	; (8000edc <MX_FREERTOS_Init+0xb0>)
 8000e7c:	601a      	str	r2, [r3, #0]

  /* definition and creation of Masage */
  osThreadDef(Masage, StartMasage, osPriorityIdle, 0, 128);
 8000e7e:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <MX_FREERTOS_Init+0xb4>)
 8000e80:	f107 041c 	add.w	r4, r7, #28
 8000e84:	461d      	mov	r5, r3
 8000e86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasageHandle = osThreadCreate(osThread(Masage), NULL);
 8000e92:	f107 031c 	add.w	r3, r7, #28
 8000e96:	2100      	movs	r1, #0
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f008 fee7 	bl	8009c6c <osThreadCreate>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	4b10      	ldr	r3, [pc, #64]	; (8000ee4 <MX_FREERTOS_Init+0xb8>)
 8000ea2:	601a      	str	r2, [r3, #0]

  /* definition and creation of mySTATUS */
  osThreadDef(mySTATUS, StartSTATUS, osPriorityIdle, 0, 128);
 8000ea4:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <MX_FREERTOS_Init+0xbc>)
 8000ea6:	463c      	mov	r4, r7
 8000ea8:	461d      	mov	r5, r3
 8000eaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000eb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  mySTATUSHandle = osThreadCreate(osThread(mySTATUS), NULL);
 8000eb6:	463b      	mov	r3, r7
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f008 fed6 	bl	8009c6c <osThreadCreate>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <MX_FREERTOS_Init+0xc0>)
 8000ec4:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000ec6:	bf00      	nop
 8000ec8:	3770      	adds	r7, #112	; 0x70
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	0800e6bc 	.word	0x0800e6bc
 8000ed4:	200016ac 	.word	0x200016ac
 8000ed8:	0800e6dc 	.word	0x0800e6dc
 8000edc:	200016b8 	.word	0x200016b8
 8000ee0:	0800e700 	.word	0x0800e700
 8000ee4:	200016b4 	.word	0x200016b4
 8000ee8:	0800e728 	.word	0x0800e728
 8000eec:	200016b0 	.word	0x200016b0

08000ef0 <StartGPS>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartGPS */
void StartGPS(void const * argument)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000ef8:	f00a f858 	bl	800afac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartGPS */
  /* Infinite loop */
  for(;;)
  {
    osDelay(500);
 8000efc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f00:	f008 ff00 	bl	8009d04 <osDelay>
    HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0a:	4807      	ldr	r0, [pc, #28]	; (8000f28 <StartGPS+0x38>)
 8000f0c:	f001 fb02 	bl	8002514 <HAL_GPIO_WritePin>
    osDelay(500);
 8000f10:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f14:	f008 fef6 	bl	8009d04 <osDelay>
    HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1e:	4802      	ldr	r0, [pc, #8]	; (8000f28 <StartGPS+0x38>)
 8000f20:	f001 faf8 	bl	8002514 <HAL_GPIO_WritePin>
    osDelay(500);
 8000f24:	e7ea      	b.n	8000efc <StartGPS+0xc>
 8000f26:	bf00      	nop
 8000f28:	40011000 	.word	0x40011000

08000f2c <StartGSM>:
*/
/* USER CODE END Header_StartGSM */

    void ATcomand(char Comand);
void StartGSM(void const * argument)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGSM */
  /* Infinite loop */
  for(;;){
   //ATcomand(AT);
   //HAL_GPIO_WritePin(GNSS_EN_GPIO_Port, GNSS_EN_Pin, GPIO_PIN_SET);
    osDelay(2000);
 8000f34:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f38:	f008 fee4 	bl	8009d04 <osDelay>
 8000f3c:	e7fa      	b.n	8000f34 <StartGSM+0x8>

08000f3e <StartMasage>:
*/
/* USER CODE END Header_StartMasage */
void SendToUSB(void);

void StartMasage(void const * argument)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasage */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8000f46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f4a:	f008 fedb 	bl	8009d04 <osDelay>
    SendToUSB();
 8000f4e:	f00a fd05 	bl	800b95c <SendToUSB>
    osDelay(1000);
 8000f52:	e7f8      	b.n	8000f46 <StartMasage+0x8>

08000f54 <StartSTATUS>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSTATUS */
void StartSTATUS(void const * argument)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSTATUS */
  /* Infinite loop */
  for(;;)
  {

      osDelay(500);
 8000f5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f60:	f008 fed0 	bl	8009d04 <osDelay>
      HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f6a:	4807      	ldr	r0, [pc, #28]	; (8000f88 <StartSTATUS+0x34>)
 8000f6c:	f001 fad2 	bl	8002514 <HAL_GPIO_WritePin>
      osDelay(500);
 8000f70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f74:	f008 fec6 	bl	8009d04 <osDelay>
      HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_SET);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f7e:	4802      	ldr	r0, [pc, #8]	; (8000f88 <StartSTATUS+0x34>)
 8000f80:	f001 fac8 	bl	8002514 <HAL_GPIO_WritePin>
      osDelay(500);
 8000f84:	e7ea      	b.n	8000f5c <StartSTATUS+0x8>
 8000f86:	bf00      	nop
 8000f88:	40011000 	.word	0x40011000

08000f8c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f92:	f107 0310 	add.w	r3, r7, #16
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa0:	4a3e      	ldr	r2, [pc, #248]	; (800109c <MX_GPIO_Init+0x110>)
 8000fa2:	4b3e      	ldr	r3, [pc, #248]	; (800109c <MX_GPIO_Init+0x110>)
 8000fa4:	699b      	ldr	r3, [r3, #24]
 8000fa6:	f043 0310 	orr.w	r3, r3, #16
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b3b      	ldr	r3, [pc, #236]	; (800109c <MX_GPIO_Init+0x110>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0310 	and.w	r3, r3, #16
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fb8:	4a38      	ldr	r2, [pc, #224]	; (800109c <MX_GPIO_Init+0x110>)
 8000fba:	4b38      	ldr	r3, [pc, #224]	; (800109c <MX_GPIO_Init+0x110>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	f043 0320 	orr.w	r3, r3, #32
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b35      	ldr	r3, [pc, #212]	; (800109c <MX_GPIO_Init+0x110>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f003 0320 	and.w	r3, r3, #32
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd0:	4a32      	ldr	r2, [pc, #200]	; (800109c <MX_GPIO_Init+0x110>)
 8000fd2:	4b32      	ldr	r3, [pc, #200]	; (800109c <MX_GPIO_Init+0x110>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f043 0304 	orr.w	r3, r3, #4
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b2f      	ldr	r3, [pc, #188]	; (800109c <MX_GPIO_Init+0x110>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0304 	and.w	r3, r3, #4
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe8:	4a2c      	ldr	r2, [pc, #176]	; (800109c <MX_GPIO_Init+0x110>)
 8000fea:	4b2c      	ldr	r3, [pc, #176]	; (800109c <MX_GPIO_Init+0x110>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	f043 0308 	orr.w	r3, r3, #8
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b29      	ldr	r3, [pc, #164]	; (800109c <MX_GPIO_Init+0x110>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f003 0308 	and.w	r3, r3, #8
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_WORK_GPIO_Port, LED_WORK_Pin, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001006:	4826      	ldr	r0, [pc, #152]	; (80010a0 <MX_GPIO_Init+0x114>)
 8001008:	f001 fa84 	bl	8002514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DTR_SlEEP_Pin|SIM_PWR_KEY_Pin|GNSS_EN_Pin|PWR_Sensor_Pin, GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2172      	movs	r1, #114	; 0x72
 8001010:	4824      	ldr	r0, [pc, #144]	; (80010a4 <MX_GPIO_Init+0x118>)
 8001012:	f001 fa7f 	bl	8002514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_WORK_Pin;
 8001016:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800101a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	2301      	movs	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	2302      	movs	r3, #2
 8001026:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_WORK_GPIO_Port, &GPIO_InitStruct);
 8001028:	f107 0310 	add.w	r3, r7, #16
 800102c:	4619      	mov	r1, r3
 800102e:	481c      	ldr	r0, [pc, #112]	; (80010a0 <MX_GPIO_Init+0x114>)
 8001030:	f001 f836 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001034:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001038:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103a:	2303      	movs	r3, #3
 800103c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103e:	f107 0310 	add.w	r3, r7, #16
 8001042:	4619      	mov	r1, r3
 8001044:	4816      	ldr	r0, [pc, #88]	; (80010a0 <MX_GPIO_Init+0x114>)
 8001046:	f001 f82b 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DTR_SlEEP_Pin|SIM_PWR_KEY_Pin|GNSS_EN_Pin|PWR_Sensor_Pin;
 800104a:	2372      	movs	r3, #114	; 0x72
 800104c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104e:	2301      	movs	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2302      	movs	r3, #2
 8001058:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	4619      	mov	r1, r3
 8001060:	4810      	ldr	r0, [pc, #64]	; (80010a4 <MX_GPIO_Init+0x118>)
 8001062:	f001 f81d 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_15;
 8001066:	f248 1380 	movw	r3, #33152	; 0x8180
 800106a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106c:	2303      	movs	r3, #3
 800106e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4619      	mov	r1, r3
 8001076:	480b      	ldr	r0, [pc, #44]	; (80010a4 <MX_GPIO_Init+0x118>)
 8001078:	f001 f812 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800107c:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8001080:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001082:	2303      	movs	r3, #3
 8001084:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001086:	f107 0310 	add.w	r3, r7, #16
 800108a:	4619      	mov	r1, r3
 800108c:	4806      	ldr	r0, [pc, #24]	; (80010a8 <MX_GPIO_Init+0x11c>)
 800108e:	f001 f807 	bl	80020a0 <HAL_GPIO_Init>

}
 8001092:	bf00      	nop
 8001094:	3720      	adds	r7, #32
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40021000 	.word	0x40021000
 80010a0:	40011000 	.word	0x40011000
 80010a4:	40010800 	.word	0x40010800
 80010a8:	40010c00 	.word	0x40010c00

080010ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b0:	f000 fb54 	bl	800175c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b4:	f000 f818 	bl	80010e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b8:	f7ff ff68 	bl	8000f8c <MX_GPIO_Init>
  MX_DMA_Init();
 80010bc:	f7ff fe68 	bl	8000d90 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80010c0:	f000 f9ba 	bl	8001438 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80010c4:	f000 f9e2 	bl	800148c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010c8:	f000 f9b0 	bl	800142c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GNSS_EN_GPIO_Port, GNSS_EN_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2120      	movs	r1, #32
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <main+0x38>)
 80010d2:	f001 fa1f 	bl	8002514 <HAL_GPIO_WritePin>

  void ReadUart(void);
       ReadUart();
 80010d6:	f00a fd89 	bl	800bbec <ReadUart>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80010da:	f7ff fea7 	bl	8000e2c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010de:	f008 fdbe 	bl	8009c5e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010e2:	e7fe      	b.n	80010e2 <main+0x36>
 80010e4:	40010800 	.word	0x40010800

080010e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	; 0x50
 80010ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010f2:	2228      	movs	r2, #40	; 0x28
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f00a ff45 	bl	800bf86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001118:	2301      	movs	r3, #1
 800111a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800111c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001120:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001126:	2301      	movs	r3, #1
 8001128:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800112a:	2302      	movs	r3, #2
 800112c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800112e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001132:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001134:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001138:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800113a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800113e:	4618      	mov	r0, r3
 8001140:	f002 ff0a 	bl	8003f58 <HAL_RCC_OscConfig>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800114a:	f000 f83b 	bl	80011c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114e:	230f      	movs	r3, #15
 8001150:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001152:	2302      	movs	r3, #2
 8001154:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800115a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800115e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2101      	movs	r1, #1
 800116a:	4618      	mov	r0, r3
 800116c:	f003 fa64 	bl	8004638 <HAL_RCC_ClockConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001176:	f000 f825 	bl	80011c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800117a:	2310      	movs	r3, #16
 800117c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800117e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001182:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	4618      	mov	r0, r3
 8001188:	f003 fcda 	bl	8004b40 <HAL_RCCEx_PeriphCLKConfig>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001192:	f000 f817 	bl	80011c4 <Error_Handler>
  }
}
 8001196:	bf00      	nop
 8001198:	3750      	adds	r7, #80	; 0x50
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d101      	bne.n	80011b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011b2:	f000 fae9 	bl	8001788 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40012c00 	.word	0x40012c00

080011c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ca:	e7fe      	b.n	80011ca <Error_Handler+0x6>

080011cc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr

080011e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011e6:	4a18      	ldr	r2, [pc, #96]	; (8001248 <HAL_MspInit+0x68>)
 80011e8:	4b17      	ldr	r3, [pc, #92]	; (8001248 <HAL_MspInit+0x68>)
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6193      	str	r3, [r2, #24]
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <HAL_MspInit+0x68>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	4a12      	ldr	r2, [pc, #72]	; (8001248 <HAL_MspInit+0x68>)
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <HAL_MspInit+0x68>)
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001208:	61d3      	str	r3, [r2, #28]
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_MspInit+0x68>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	210f      	movs	r1, #15
 800121a:	f06f 0001 	mvn.w	r0, #1
 800121e:	f000 fb97 	bl	8001950 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001222:	4b0a      	ldr	r3, [pc, #40]	; (800124c <HAL_MspInit+0x6c>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	4a04      	ldr	r2, [pc, #16]	; (800124c <HAL_MspInit+0x6c>)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000
 800124c:	40010000 	.word	0x40010000

08001250 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08c      	sub	sp, #48	; 0x30
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001260:	2200      	movs	r2, #0
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	2019      	movs	r0, #25
 8001266:	f000 fb73 	bl	8001950 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800126a:	2019      	movs	r0, #25
 800126c:	f000 fb9c 	bl	80019a8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001270:	4a1e      	ldr	r2, [pc, #120]	; (80012ec <HAL_InitTick+0x9c>)
 8001272:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <HAL_InitTick+0x9c>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <HAL_InitTick+0x9c>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001288:	f107 0210 	add.w	r2, r7, #16
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4611      	mov	r1, r2
 8001292:	4618      	mov	r0, r3
 8001294:	f003 fbf4 	bl	8004a80 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001298:	f003 fbde 	bl	8004a58 <HAL_RCC_GetPCLK2Freq>
 800129c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800129e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a0:	4a13      	ldr	r2, [pc, #76]	; (80012f0 <HAL_InitTick+0xa0>)
 80012a2:	fba2 2303 	umull	r2, r3, r2, r3
 80012a6:	0c9b      	lsrs	r3, r3, #18
 80012a8:	3b01      	subs	r3, #1
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80012ac:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <HAL_InitTick+0xa4>)
 80012ae:	4a12      	ldr	r2, [pc, #72]	; (80012f8 <HAL_InitTick+0xa8>)
 80012b0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80012b2:	4b10      	ldr	r3, [pc, #64]	; (80012f4 <HAL_InitTick+0xa4>)
 80012b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012b8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80012ba:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <HAL_InitTick+0xa4>)
 80012bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012be:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80012c0:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <HAL_InitTick+0xa4>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c6:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <HAL_InitTick+0xa4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80012cc:	4809      	ldr	r0, [pc, #36]	; (80012f4 <HAL_InitTick+0xa4>)
 80012ce:	f003 fd41 	bl	8004d54 <HAL_TIM_Base_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d104      	bne.n	80012e2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80012d8:	4806      	ldr	r0, [pc, #24]	; (80012f4 <HAL_InitTick+0xa4>)
 80012da:	f003 fdef 	bl	8004ebc <HAL_TIM_Base_Start_IT>
 80012de:	4603      	mov	r3, r0
 80012e0:	e000      	b.n	80012e4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3730      	adds	r7, #48	; 0x30
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40021000 	.word	0x40021000
 80012f0:	431bde83 	.word	0x431bde83
 80012f4:	200016bc 	.word	0x200016bc
 80012f8:	40012c00 	.word	0x40012c00

080012fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <NMI_Handler+0x4>

08001302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <HardFault_Handler+0x4>

08001308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <MemManage_Handler+0x4>

0800130e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <BusFault_Handler+0x4>

08001314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <UsageFault_Handler+0x4>

0800131a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
	...

08001328 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800132c:	4802      	ldr	r0, [pc, #8]	; (8001338 <DMA1_Channel4_IRQHandler+0x10>)
 800132e:	f000 fd77 	bl	8001e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20001748 	.word	0x20001748

0800133c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <DMA1_Channel5_IRQHandler+0x10>)
 8001342:	f000 fd6d 	bl	8001e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000178c 	.word	0x2000178c

08001350 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001354:	4802      	ldr	r0, [pc, #8]	; (8001360 <DMA1_Channel6_IRQHandler+0x10>)
 8001356:	f000 fd63 	bl	8001e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20001704 	.word	0x20001704

08001364 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001368:	4802      	ldr	r0, [pc, #8]	; (8001374 <DMA1_Channel7_IRQHandler+0x10>)
 800136a:	f000 fd59 	bl	8001e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200017d0 	.word	0x200017d0

08001378 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800137c:	4802      	ldr	r0, [pc, #8]	; (8001388 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800137e:	f001 fa39 	bl	80027f4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20001e2c 	.word	0x20001e2c

0800138c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <TIM1_UP_IRQHandler+0x10>)
 8001392:	f003 fdff 	bl	8004f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200016bc 	.word	0x200016bc

080013a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013a4:	4802      	ldr	r0, [pc, #8]	; (80013b0 <USART1_IRQHandler+0x10>)
 80013a6:	f004 f8f9 	bl	800559c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20001814 	.word	0x20001814

080013b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013b8:	4802      	ldr	r0, [pc, #8]	; (80013c4 <USART2_IRQHandler+0x10>)
 80013ba:	f004 f8ef 	bl	800559c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20001858 	.word	0x20001858

080013c8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <_sbrk+0x50>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d102      	bne.n	80013de <_sbrk+0x16>
		heap_end = &end;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <_sbrk+0x50>)
 80013da:	4a10      	ldr	r2, [pc, #64]	; (800141c <_sbrk+0x54>)
 80013dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <_sbrk+0x50>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <_sbrk+0x50>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4413      	add	r3, r2
 80013ec:	466a      	mov	r2, sp
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d907      	bls.n	8001402 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80013f2:	f00a fd93 	bl	800bf1c <__errno>
 80013f6:	4602      	mov	r2, r0
 80013f8:	230c      	movs	r3, #12
 80013fa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	e006      	b.n	8001410 <_sbrk+0x48>
	}

	heap_end += incr;
 8001402:	4b05      	ldr	r3, [pc, #20]	; (8001418 <_sbrk+0x50>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4413      	add	r3, r2
 800140a:	4a03      	ldr	r2, [pc, #12]	; (8001418 <_sbrk+0x50>)
 800140c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800140e:	68fb      	ldr	r3, [r7, #12]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200005c4 	.word	0x200005c4
 800141c:	200022ac 	.word	0x200022ac

08001420 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM2_Init 1 */
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 800143e:	4a12      	ldr	r2, [pc, #72]	; (8001488 <MX_USART1_UART_Init+0x50>)
 8001440:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 8001444:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001448:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b08      	ldr	r3, [pc, #32]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <MX_USART1_UART_Init+0x4c>)
 8001470:	f003 ff30 	bl	80052d4 <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800147a:	f7ff fea3 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20001814 	.word	0x20001814
 8001488:	40013800 	.word	0x40013800

0800148c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 8001492:	4a12      	ldr	r2, [pc, #72]	; (80014dc <MX_USART2_UART_Init+0x50>)
 8001494:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001496:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 8001498:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800149c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_USART2_UART_Init+0x4c>)
 80014c4:	f003 ff06 	bl	80052d4 <HAL_UART_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014ce:	f7ff fe79 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20001858 	.word	0x20001858
 80014dc:	40004400 	.word	0x40004400

080014e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	; 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0318 	add.w	r3, r7, #24
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a8c      	ldr	r2, [pc, #560]	; (800172c <HAL_UART_MspInit+0x24c>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	f040 8087 	bne.w	8001610 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001502:	4a8b      	ldr	r2, [pc, #556]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001504:	4b8a      	ldr	r3, [pc, #552]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800150c:	6193      	str	r3, [r2, #24]
 800150e:	4b88      	ldr	r3, [pc, #544]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	4a85      	ldr	r2, [pc, #532]	; (8001730 <HAL_UART_MspInit+0x250>)
 800151c:	4b84      	ldr	r3, [pc, #528]	; (8001730 <HAL_UART_MspInit+0x250>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	6193      	str	r3, [r2, #24]
 8001526:	4b82      	ldr	r3, [pc, #520]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001532:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2302      	movs	r3, #2
 800153a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800153c:	2303      	movs	r3, #3
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 0318 	add.w	r3, r7, #24
 8001544:	4619      	mov	r1, r3
 8001546:	487b      	ldr	r0, [pc, #492]	; (8001734 <HAL_UART_MspInit+0x254>)
 8001548:	f000 fdaa 	bl	80020a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800154c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155a:	f107 0318 	add.w	r3, r7, #24
 800155e:	4619      	mov	r1, r3
 8001560:	4874      	ldr	r0, [pc, #464]	; (8001734 <HAL_UART_MspInit+0x254>)
 8001562:	f000 fd9d 	bl	80020a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001566:	4b74      	ldr	r3, [pc, #464]	; (8001738 <HAL_UART_MspInit+0x258>)
 8001568:	4a74      	ldr	r2, [pc, #464]	; (800173c <HAL_UART_MspInit+0x25c>)
 800156a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800156c:	4b72      	ldr	r3, [pc, #456]	; (8001738 <HAL_UART_MspInit+0x258>)
 800156e:	2200      	movs	r2, #0
 8001570:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001572:	4b71      	ldr	r3, [pc, #452]	; (8001738 <HAL_UART_MspInit+0x258>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001578:	4b6f      	ldr	r3, [pc, #444]	; (8001738 <HAL_UART_MspInit+0x258>)
 800157a:	2280      	movs	r2, #128	; 0x80
 800157c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800157e:	4b6e      	ldr	r3, [pc, #440]	; (8001738 <HAL_UART_MspInit+0x258>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001584:	4b6c      	ldr	r3, [pc, #432]	; (8001738 <HAL_UART_MspInit+0x258>)
 8001586:	2200      	movs	r2, #0
 8001588:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800158a:	4b6b      	ldr	r3, [pc, #428]	; (8001738 <HAL_UART_MspInit+0x258>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001590:	4b69      	ldr	r3, [pc, #420]	; (8001738 <HAL_UART_MspInit+0x258>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001596:	4868      	ldr	r0, [pc, #416]	; (8001738 <HAL_UART_MspInit+0x258>)
 8001598:	f000 fa1e 	bl	80019d8 <HAL_DMA_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80015a2:	f7ff fe0f 	bl	80011c4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a63      	ldr	r2, [pc, #396]	; (8001738 <HAL_UART_MspInit+0x258>)
 80015aa:	639a      	str	r2, [r3, #56]	; 0x38
 80015ac:	4a62      	ldr	r2, [pc, #392]	; (8001738 <HAL_UART_MspInit+0x258>)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80015b2:	4b63      	ldr	r3, [pc, #396]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015b4:	4a63      	ldr	r2, [pc, #396]	; (8001744 <HAL_UART_MspInit+0x264>)
 80015b6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015b8:	4b61      	ldr	r3, [pc, #388]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015ba:	2210      	movs	r2, #16
 80015bc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015be:	4b60      	ldr	r3, [pc, #384]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015c4:	4b5e      	ldr	r3, [pc, #376]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015c6:	2280      	movs	r2, #128	; 0x80
 80015c8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015ca:	4b5d      	ldr	r3, [pc, #372]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015d0:	4b5b      	ldr	r3, [pc, #364]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80015d6:	4b5a      	ldr	r3, [pc, #360]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015dc:	4b58      	ldr	r3, [pc, #352]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80015e2:	4857      	ldr	r0, [pc, #348]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015e4:	f000 f9f8 	bl	80019d8 <HAL_DMA_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80015ee:	f7ff fde9 	bl	80011c4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a52      	ldr	r2, [pc, #328]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015f6:	635a      	str	r2, [r3, #52]	; 0x34
 80015f8:	4a51      	ldr	r2, [pc, #324]	; (8001740 <HAL_UART_MspInit+0x260>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2105      	movs	r1, #5
 8001602:	2025      	movs	r0, #37	; 0x25
 8001604:	f000 f9a4 	bl	8001950 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001608:	2025      	movs	r0, #37	; 0x25
 800160a:	f000 f9cd 	bl	80019a8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800160e:	e089      	b.n	8001724 <HAL_UART_MspInit+0x244>
  else if(uartHandle->Instance==USART2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a4c      	ldr	r2, [pc, #304]	; (8001748 <HAL_UART_MspInit+0x268>)
 8001616:	4293      	cmp	r3, r2
 8001618:	f040 8084 	bne.w	8001724 <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART2_CLK_ENABLE();
 800161c:	4a44      	ldr	r2, [pc, #272]	; (8001730 <HAL_UART_MspInit+0x250>)
 800161e:	4b44      	ldr	r3, [pc, #272]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001626:	61d3      	str	r3, [r2, #28]
 8001628:	4b41      	ldr	r3, [pc, #260]	; (8001730 <HAL_UART_MspInit+0x250>)
 800162a:	69db      	ldr	r3, [r3, #28]
 800162c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001634:	4a3e      	ldr	r2, [pc, #248]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001636:	4b3e      	ldr	r3, [pc, #248]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001638:	699b      	ldr	r3, [r3, #24]
 800163a:	f043 0304 	orr.w	r3, r3, #4
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b3b      	ldr	r3, [pc, #236]	; (8001730 <HAL_UART_MspInit+0x250>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0304 	and.w	r3, r3, #4
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800164c:	2304      	movs	r3, #4
 800164e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001658:	f107 0318 	add.w	r3, r7, #24
 800165c:	4619      	mov	r1, r3
 800165e:	4835      	ldr	r0, [pc, #212]	; (8001734 <HAL_UART_MspInit+0x254>)
 8001660:	f000 fd1e 	bl	80020a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001664:	2308      	movs	r3, #8
 8001666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001670:	f107 0318 	add.w	r3, r7, #24
 8001674:	4619      	mov	r1, r3
 8001676:	482f      	ldr	r0, [pc, #188]	; (8001734 <HAL_UART_MspInit+0x254>)
 8001678:	f000 fd12 	bl	80020a0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800167c:	4b33      	ldr	r3, [pc, #204]	; (800174c <HAL_UART_MspInit+0x26c>)
 800167e:	4a34      	ldr	r2, [pc, #208]	; (8001750 <HAL_UART_MspInit+0x270>)
 8001680:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001682:	4b32      	ldr	r3, [pc, #200]	; (800174c <HAL_UART_MspInit+0x26c>)
 8001684:	2200      	movs	r2, #0
 8001686:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001688:	4b30      	ldr	r3, [pc, #192]	; (800174c <HAL_UART_MspInit+0x26c>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800168e:	4b2f      	ldr	r3, [pc, #188]	; (800174c <HAL_UART_MspInit+0x26c>)
 8001690:	2280      	movs	r2, #128	; 0x80
 8001692:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001694:	4b2d      	ldr	r3, [pc, #180]	; (800174c <HAL_UART_MspInit+0x26c>)
 8001696:	2200      	movs	r2, #0
 8001698:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800169a:	4b2c      	ldr	r3, [pc, #176]	; (800174c <HAL_UART_MspInit+0x26c>)
 800169c:	2200      	movs	r2, #0
 800169e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80016a0:	4b2a      	ldr	r3, [pc, #168]	; (800174c <HAL_UART_MspInit+0x26c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016a6:	4b29      	ldr	r3, [pc, #164]	; (800174c <HAL_UART_MspInit+0x26c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80016ac:	4827      	ldr	r0, [pc, #156]	; (800174c <HAL_UART_MspInit+0x26c>)
 80016ae:	f000 f993 	bl	80019d8 <HAL_DMA_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 80016b8:	f7ff fd84 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a23      	ldr	r2, [pc, #140]	; (800174c <HAL_UART_MspInit+0x26c>)
 80016c0:	639a      	str	r2, [r3, #56]	; 0x38
 80016c2:	4a22      	ldr	r2, [pc, #136]	; (800174c <HAL_UART_MspInit+0x26c>)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80016c8:	4b22      	ldr	r3, [pc, #136]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016ca:	4a23      	ldr	r2, [pc, #140]	; (8001758 <HAL_UART_MspInit+0x278>)
 80016cc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016ce:	4b21      	ldr	r3, [pc, #132]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016d0:	2210      	movs	r2, #16
 80016d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016d4:	4b1f      	ldr	r3, [pc, #124]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016da:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016dc:	2280      	movs	r2, #128	; 0x80
 80016de:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016e0:	4b1c      	ldr	r3, [pc, #112]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016e6:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80016ec:	4b19      	ldr	r3, [pc, #100]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016f2:	4b18      	ldr	r3, [pc, #96]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80016f8:	4816      	ldr	r0, [pc, #88]	; (8001754 <HAL_UART_MspInit+0x274>)
 80016fa:	f000 f96d 	bl	80019d8 <HAL_DMA_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <HAL_UART_MspInit+0x228>
      Error_Handler();
 8001704:	f7ff fd5e 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a12      	ldr	r2, [pc, #72]	; (8001754 <HAL_UART_MspInit+0x274>)
 800170c:	635a      	str	r2, [r3, #52]	; 0x34
 800170e:	4a11      	ldr	r2, [pc, #68]	; (8001754 <HAL_UART_MspInit+0x274>)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001714:	2200      	movs	r2, #0
 8001716:	2105      	movs	r1, #5
 8001718:	2026      	movs	r0, #38	; 0x26
 800171a:	f000 f919 	bl	8001950 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800171e:	2026      	movs	r0, #38	; 0x26
 8001720:	f000 f942 	bl	80019a8 <HAL_NVIC_EnableIRQ>
}
 8001724:	bf00      	nop
 8001726:	3728      	adds	r7, #40	; 0x28
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40013800 	.word	0x40013800
 8001730:	40021000 	.word	0x40021000
 8001734:	40010800 	.word	0x40010800
 8001738:	2000178c 	.word	0x2000178c
 800173c:	40020058 	.word	0x40020058
 8001740:	20001748 	.word	0x20001748
 8001744:	40020044 	.word	0x40020044
 8001748:	40004400 	.word	0x40004400
 800174c:	20001704 	.word	0x20001704
 8001750:	4002006c 	.word	0x4002006c
 8001754:	200017d0 	.word	0x200017d0
 8001758:	40020080 	.word	0x40020080

0800175c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001760:	4a08      	ldr	r2, [pc, #32]	; (8001784 <HAL_Init+0x28>)
 8001762:	4b08      	ldr	r3, [pc, #32]	; (8001784 <HAL_Init+0x28>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f043 0310 	orr.w	r3, r3, #16
 800176a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800176c:	2003      	movs	r0, #3
 800176e:	f000 f8cf 	bl	8001910 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001772:	200f      	movs	r0, #15
 8001774:	f7ff fd6c 	bl	8001250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001778:	f7ff fd32 	bl	80011e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40022000 	.word	0x40022000

08001788 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <HAL_IncTick+0x1c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_IncTick+0x20>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4413      	add	r3, r2
 8001798:	4a03      	ldr	r2, [pc, #12]	; (80017a8 <HAL_IncTick+0x20>)
 800179a:	6013      	str	r3, [r2, #0]
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	20000008 	.word	0x20000008
 80017a8:	2000189c 	.word	0x2000189c

080017ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return uwTick;
 80017b0:	4b02      	ldr	r3, [pc, #8]	; (80017bc <HAL_GetTick+0x10>)
 80017b2:	681b      	ldr	r3, [r3, #0]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	2000189c 	.word	0x2000189c

080017c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017dc:	4013      	ands	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f2:	4a04      	ldr	r2, [pc, #16]	; (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	60d3      	str	r3, [r2, #12]
}
 80017f8:	bf00      	nop
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <__NVIC_GetPriorityGrouping+0x18>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	f003 0307 	and.w	r3, r3, #7
}
 8001816:	4618      	mov	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	2b00      	cmp	r3, #0
 8001834:	db0b      	blt.n	800184e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001836:	4908      	ldr	r1, [pc, #32]	; (8001858 <__NVIC_EnableIRQ+0x34>)
 8001838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183c:	095b      	lsrs	r3, r3, #5
 800183e:	79fa      	ldrb	r2, [r7, #7]
 8001840:	f002 021f 	and.w	r2, r2, #31
 8001844:	2001      	movs	r0, #1
 8001846:	fa00 f202 	lsl.w	r2, r0, r2
 800184a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	e000e100 	.word	0xe000e100

0800185c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	6039      	str	r1, [r7, #0]
 8001866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186c:	2b00      	cmp	r3, #0
 800186e:	db0a      	blt.n	8001886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001870:	490d      	ldr	r1, [pc, #52]	; (80018a8 <__NVIC_SetPriority+0x4c>)
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	0112      	lsls	r2, r2, #4
 800187c:	b2d2      	uxtb	r2, r2
 800187e:	440b      	add	r3, r1
 8001880:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001884:	e00a      	b.n	800189c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001886:	4909      	ldr	r1, [pc, #36]	; (80018ac <__NVIC_SetPriority+0x50>)
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	3b04      	subs	r3, #4
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	0112      	lsls	r2, r2, #4
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	440b      	add	r3, r1
 800189a:	761a      	strb	r2, [r3, #24]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bc80      	pop	{r7}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000e100 	.word	0xe000e100
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b089      	sub	sp, #36	; 0x24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f1c3 0307 	rsb	r3, r3, #7
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	bf28      	it	cs
 80018ce:	2304      	movcs	r3, #4
 80018d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	3304      	adds	r3, #4
 80018d6:	2b06      	cmp	r3, #6
 80018d8:	d902      	bls.n	80018e0 <NVIC_EncodePriority+0x30>
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3b03      	subs	r3, #3
 80018de:	e000      	b.n	80018e2 <NVIC_EncodePriority+0x32>
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e4:	2201      	movs	r2, #1
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	1e5a      	subs	r2, r3, #1
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	401a      	ands	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018f6:	2101      	movs	r1, #1
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	fa01 f303 	lsl.w	r3, r1, r3
 80018fe:	1e59      	subs	r1, r3, #1
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001904:	4313      	orrs	r3, r2
         );
}
 8001906:	4618      	mov	r0, r3
 8001908:	3724      	adds	r7, #36	; 0x24
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b07      	cmp	r3, #7
 800191c:	d00f      	beq.n	800193e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b06      	cmp	r3, #6
 8001922:	d00c      	beq.n	800193e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b05      	cmp	r3, #5
 8001928:	d009      	beq.n	800193e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b04      	cmp	r3, #4
 800192e:	d006      	beq.n	800193e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b03      	cmp	r3, #3
 8001934:	d003      	beq.n	800193e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001936:	2192      	movs	r1, #146	; 0x92
 8001938:	4804      	ldr	r0, [pc, #16]	; (800194c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800193a:	f7ff fc47 	bl	80011cc <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ff3e 	bl	80017c0 <__NVIC_SetPriorityGrouping>
}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	0800e744 	.word	0x0800e744

08001950 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
 800195c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b0f      	cmp	r3, #15
 8001966:	d903      	bls.n	8001970 <HAL_NVIC_SetPriority+0x20>
 8001968:	21aa      	movs	r1, #170	; 0xaa
 800196a:	480e      	ldr	r0, [pc, #56]	; (80019a4 <HAL_NVIC_SetPriority+0x54>)
 800196c:	f7ff fc2e 	bl	80011cc <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	2b0f      	cmp	r3, #15
 8001974:	d903      	bls.n	800197e <HAL_NVIC_SetPriority+0x2e>
 8001976:	21ab      	movs	r1, #171	; 0xab
 8001978:	480a      	ldr	r0, [pc, #40]	; (80019a4 <HAL_NVIC_SetPriority+0x54>)
 800197a:	f7ff fc27 	bl	80011cc <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800197e:	f7ff ff43 	bl	8001808 <__NVIC_GetPriorityGrouping>
 8001982:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	68b9      	ldr	r1, [r7, #8]
 8001988:	6978      	ldr	r0, [r7, #20]
 800198a:	f7ff ff91 	bl	80018b0 <NVIC_EncodePriority>
 800198e:	4602      	mov	r2, r0
 8001990:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001994:	4611      	mov	r1, r2
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff ff60 	bl	800185c <__NVIC_SetPriority>
}
 800199c:	bf00      	nop
 800199e:	3718      	adds	r7, #24
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	0800e744 	.word	0x0800e744

080019a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80019b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	da03      	bge.n	80019c2 <HAL_NVIC_EnableIRQ+0x1a>
 80019ba:	21be      	movs	r1, #190	; 0xbe
 80019bc:	4805      	ldr	r0, [pc, #20]	; (80019d4 <HAL_NVIC_EnableIRQ+0x2c>)
 80019be:	f7ff fc05 	bl	80011cc <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ff2c 	bl	8001824 <__NVIC_EnableIRQ>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	0800e744 	.word	0x0800e744

080019d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e0da      	b.n	8001ba4 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a6e      	ldr	r2, [pc, #440]	; (8001bac <HAL_DMA_Init+0x1d4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d021      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a6c      	ldr	r2, [pc, #432]	; (8001bb0 <HAL_DMA_Init+0x1d8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d01c      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a6b      	ldr	r2, [pc, #428]	; (8001bb4 <HAL_DMA_Init+0x1dc>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d017      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a69      	ldr	r2, [pc, #420]	; (8001bb8 <HAL_DMA_Init+0x1e0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d012      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a68      	ldr	r2, [pc, #416]	; (8001bbc <HAL_DMA_Init+0x1e4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d00d      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a66      	ldr	r2, [pc, #408]	; (8001bc0 <HAL_DMA_Init+0x1e8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d008      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a65      	ldr	r2, [pc, #404]	; (8001bc4 <HAL_DMA_Init+0x1ec>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d003      	beq.n	8001a3c <HAL_DMA_Init+0x64>
 8001a34:	219a      	movs	r1, #154	; 0x9a
 8001a36:	4864      	ldr	r0, [pc, #400]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001a38:	f7ff fbc8 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d00c      	beq.n	8001a5e <HAL_DMA_Init+0x86>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b10      	cmp	r3, #16
 8001a4a:	d008      	beq.n	8001a5e <HAL_DMA_Init+0x86>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a54:	d003      	beq.n	8001a5e <HAL_DMA_Init+0x86>
 8001a56:	219b      	movs	r1, #155	; 0x9b
 8001a58:	485b      	ldr	r0, [pc, #364]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001a5a:	f7ff fbb7 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2b40      	cmp	r3, #64	; 0x40
 8001a64:	d007      	beq.n	8001a76 <HAL_DMA_Init+0x9e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_DMA_Init+0x9e>
 8001a6e:	219c      	movs	r1, #156	; 0x9c
 8001a70:	4855      	ldr	r0, [pc, #340]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001a72:	f7ff fbab 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b80      	cmp	r3, #128	; 0x80
 8001a7c:	d007      	beq.n	8001a8e <HAL_DMA_Init+0xb6>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_DMA_Init+0xb6>
 8001a86:	219d      	movs	r1, #157	; 0x9d
 8001a88:	484f      	ldr	r0, [pc, #316]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001a8a:	f7ff fb9f 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00d      	beq.n	8001ab2 <HAL_DMA_Init+0xda>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a9e:	d008      	beq.n	8001ab2 <HAL_DMA_Init+0xda>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aa8:	d003      	beq.n	8001ab2 <HAL_DMA_Init+0xda>
 8001aaa:	219e      	movs	r1, #158	; 0x9e
 8001aac:	4846      	ldr	r0, [pc, #280]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001aae:	f7ff fb8d 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00d      	beq.n	8001ad6 <HAL_DMA_Init+0xfe>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ac2:	d008      	beq.n	8001ad6 <HAL_DMA_Init+0xfe>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001acc:	d003      	beq.n	8001ad6 <HAL_DMA_Init+0xfe>
 8001ace:	219f      	movs	r1, #159	; 0x9f
 8001ad0:	483d      	ldr	r0, [pc, #244]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001ad2:	f7ff fb7b 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d007      	beq.n	8001aee <HAL_DMA_Init+0x116>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	2b20      	cmp	r3, #32
 8001ae4:	d003      	beq.n	8001aee <HAL_DMA_Init+0x116>
 8001ae6:	21a0      	movs	r1, #160	; 0xa0
 8001ae8:	4837      	ldr	r0, [pc, #220]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001aea:	f7ff fb6f 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d012      	beq.n	8001b1c <HAL_DMA_Init+0x144>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	69db      	ldr	r3, [r3, #28]
 8001afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001afe:	d00d      	beq.n	8001b1c <HAL_DMA_Init+0x144>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b08:	d008      	beq.n	8001b1c <HAL_DMA_Init+0x144>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001b12:	d003      	beq.n	8001b1c <HAL_DMA_Init+0x144>
 8001b14:	21a1      	movs	r1, #161	; 0xa1
 8001b16:	482c      	ldr	r0, [pc, #176]	; (8001bc8 <HAL_DMA_Init+0x1f0>)
 8001b18:	f7ff fb58 	bl	80011cc <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b2a      	ldr	r3, [pc, #168]	; (8001bcc <HAL_DMA_Init+0x1f4>)
 8001b24:	4413      	add	r3, r2
 8001b26:	4a2a      	ldr	r2, [pc, #168]	; (8001bd0 <HAL_DMA_Init+0x1f8>)
 8001b28:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2c:	091b      	lsrs	r3, r3, #4
 8001b2e:	009a      	lsls	r2, r3, #2
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a27      	ldr	r2, [pc, #156]	; (8001bd4 <HAL_DMA_Init+0x1fc>)
 8001b38:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b50:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b54:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2201      	movs	r2, #1
 8001b96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40020008 	.word	0x40020008
 8001bb0:	4002001c 	.word	0x4002001c
 8001bb4:	40020030 	.word	0x40020030
 8001bb8:	40020044 	.word	0x40020044
 8001bbc:	40020058 	.word	0x40020058
 8001bc0:	4002006c 	.word	0x4002006c
 8001bc4:	40020080 	.word	0x40020080
 8001bc8:	0800e780 	.word	0x0800e780
 8001bcc:	bffdfff8 	.word	0xbffdfff8
 8001bd0:	cccccccd 	.word	0xcccccccd
 8001bd4:	40020000 	.word	0x40020000

08001bd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_DMA_Start_IT+0x20>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf6:	d304      	bcc.n	8001c02 <HAL_DMA_Start_IT+0x2a>
 8001bf8:	f240 116f 	movw	r1, #367	; 0x16f
 8001bfc:	482c      	ldr	r0, [pc, #176]	; (8001cb0 <HAL_DMA_Start_IT+0xd8>)
 8001bfe:	f7ff fae5 	bl	80011cc <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d101      	bne.n	8001c10 <HAL_DMA_Start_IT+0x38>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e04a      	b.n	8001ca6 <HAL_DMA_Start_IT+0xce>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d13a      	bne.n	8001c98 <HAL_DMA_Start_IT+0xc0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2202      	movs	r2, #2
 8001c26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	6812      	ldr	r2, [r2, #0]
 8001c3a:	f022 0201 	bic.w	r2, r2, #1
 8001c3e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 f9fc 	bl	8002044 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <HAL_DMA_Start_IT+0x8e>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	6812      	ldr	r2, [r2, #0]
 8001c5c:	6812      	ldr	r2, [r2, #0]
 8001c5e:	f042 020e 	orr.w	r2, r2, #14
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	e00f      	b.n	8001c86 <HAL_DMA_Start_IT+0xae>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	6812      	ldr	r2, [r2, #0]
 8001c70:	f022 0204 	bic.w	r2, r2, #4
 8001c74:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	6812      	ldr	r2, [r2, #0]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	f042 020a 	orr.w	r2, r2, #10
 8001c84:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	f042 0201 	orr.w	r2, r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	e005      	b.n	8001ca4 <HAL_DMA_Start_IT+0xcc>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	0800e780 	.word	0x0800e780

08001cb4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d008      	beq.n	8001cdc <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2204      	movs	r2, #4
 8001cce:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e020      	b.n	8001d1e <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	f022 020e 	bic.w	r2, r2, #14
 8001cea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6812      	ldr	r2, [r2, #0]
 8001cf4:	6812      	ldr	r2, [r2, #0]
 8001cf6:	f022 0201 	bic.w	r2, r2, #1
 8001cfa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d04:	2101      	movs	r1, #1
 8001d06:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3714      	adds	r7, #20
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d005      	beq.n	8001d4a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2204      	movs	r2, #4
 8001d42:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
 8001d48:	e057      	b.n	8001dfa <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6812      	ldr	r2, [r2, #0]
 8001d52:	6812      	ldr	r2, [r2, #0]
 8001d54:	f022 020e 	bic.w	r2, r2, #14
 8001d58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	f022 0201 	bic.w	r2, r2, #1
 8001d68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d6a:	4a26      	ldr	r2, [pc, #152]	; (8001e04 <HAL_DMA_Abort_IT+0xdc>)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4619      	mov	r1, r3
 8001d72:	4b25      	ldr	r3, [pc, #148]	; (8001e08 <HAL_DMA_Abort_IT+0xe0>)
 8001d74:	4299      	cmp	r1, r3
 8001d76:	d02e      	beq.n	8001dd6 <HAL_DMA_Abort_IT+0xae>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4b23      	ldr	r3, [pc, #140]	; (8001e0c <HAL_DMA_Abort_IT+0xe4>)
 8001d80:	4299      	cmp	r1, r3
 8001d82:	d026      	beq.n	8001dd2 <HAL_DMA_Abort_IT+0xaa>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4b21      	ldr	r3, [pc, #132]	; (8001e10 <HAL_DMA_Abort_IT+0xe8>)
 8001d8c:	4299      	cmp	r1, r3
 8001d8e:	d01d      	beq.n	8001dcc <HAL_DMA_Abort_IT+0xa4>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4619      	mov	r1, r3
 8001d96:	4b1f      	ldr	r3, [pc, #124]	; (8001e14 <HAL_DMA_Abort_IT+0xec>)
 8001d98:	4299      	cmp	r1, r3
 8001d9a:	d014      	beq.n	8001dc6 <HAL_DMA_Abort_IT+0x9e>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4619      	mov	r1, r3
 8001da2:	4b1d      	ldr	r3, [pc, #116]	; (8001e18 <HAL_DMA_Abort_IT+0xf0>)
 8001da4:	4299      	cmp	r1, r3
 8001da6:	d00b      	beq.n	8001dc0 <HAL_DMA_Abort_IT+0x98>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4619      	mov	r1, r3
 8001dae:	4b1b      	ldr	r3, [pc, #108]	; (8001e1c <HAL_DMA_Abort_IT+0xf4>)
 8001db0:	4299      	cmp	r1, r3
 8001db2:	d102      	bne.n	8001dba <HAL_DMA_Abort_IT+0x92>
 8001db4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001db8:	e00e      	b.n	8001dd8 <HAL_DMA_Abort_IT+0xb0>
 8001dba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dbe:	e00b      	b.n	8001dd8 <HAL_DMA_Abort_IT+0xb0>
 8001dc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001dc4:	e008      	b.n	8001dd8 <HAL_DMA_Abort_IT+0xb0>
 8001dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dca:	e005      	b.n	8001dd8 <HAL_DMA_Abort_IT+0xb0>
 8001dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dd0:	e002      	b.n	8001dd8 <HAL_DMA_Abort_IT+0xb0>
 8001dd2:	2310      	movs	r3, #16
 8001dd4:	e000      	b.n	8001dd8 <HAL_DMA_Abort_IT+0xb0>
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	4798      	blx	r3
    } 
  }
  return status;
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020008 	.word	0x40020008
 8001e0c:	4002001c 	.word	0x4002001c
 8001e10:	40020030 	.word	0x40020030
 8001e14:	40020044 	.word	0x40020044
 8001e18:	40020058 	.word	0x40020058
 8001e1c:	4002006c 	.word	0x4002006c

08001e20 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	2204      	movs	r2, #4
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d055      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0xd4>
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 0304 	and.w	r3, r3, #4
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d050      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0320 	and.w	r3, r3, #32
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d107      	bne.n	8001e70 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	6812      	ldr	r2, [r2, #0]
 8001e6a:	f022 0204 	bic.w	r2, r2, #4
 8001e6e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e70:	4a6d      	ldr	r2, [pc, #436]	; (8002028 <HAL_DMA_IRQHandler+0x208>)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4619      	mov	r1, r3
 8001e78:	4b6c      	ldr	r3, [pc, #432]	; (800202c <HAL_DMA_IRQHandler+0x20c>)
 8001e7a:	4299      	cmp	r1, r3
 8001e7c:	d02e      	beq.n	8001edc <HAL_DMA_IRQHandler+0xbc>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4619      	mov	r1, r3
 8001e84:	4b6a      	ldr	r3, [pc, #424]	; (8002030 <HAL_DMA_IRQHandler+0x210>)
 8001e86:	4299      	cmp	r1, r3
 8001e88:	d026      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0xb8>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4b68      	ldr	r3, [pc, #416]	; (8002034 <HAL_DMA_IRQHandler+0x214>)
 8001e92:	4299      	cmp	r1, r3
 8001e94:	d01d      	beq.n	8001ed2 <HAL_DMA_IRQHandler+0xb2>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4b66      	ldr	r3, [pc, #408]	; (8002038 <HAL_DMA_IRQHandler+0x218>)
 8001e9e:	4299      	cmp	r1, r3
 8001ea0:	d014      	beq.n	8001ecc <HAL_DMA_IRQHandler+0xac>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4b64      	ldr	r3, [pc, #400]	; (800203c <HAL_DMA_IRQHandler+0x21c>)
 8001eaa:	4299      	cmp	r1, r3
 8001eac:	d00b      	beq.n	8001ec6 <HAL_DMA_IRQHandler+0xa6>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4b62      	ldr	r3, [pc, #392]	; (8002040 <HAL_DMA_IRQHandler+0x220>)
 8001eb6:	4299      	cmp	r1, r3
 8001eb8:	d102      	bne.n	8001ec0 <HAL_DMA_IRQHandler+0xa0>
 8001eba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ebe:	e00e      	b.n	8001ede <HAL_DMA_IRQHandler+0xbe>
 8001ec0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ec4:	e00b      	b.n	8001ede <HAL_DMA_IRQHandler+0xbe>
 8001ec6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001eca:	e008      	b.n	8001ede <HAL_DMA_IRQHandler+0xbe>
 8001ecc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ed0:	e005      	b.n	8001ede <HAL_DMA_IRQHandler+0xbe>
 8001ed2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed6:	e002      	b.n	8001ede <HAL_DMA_IRQHandler+0xbe>
 8001ed8:	2340      	movs	r3, #64	; 0x40
 8001eda:	e000      	b.n	8001ede <HAL_DMA_IRQHandler+0xbe>
 8001edc:	2304      	movs	r3, #4
 8001ede:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 809a 	beq.w	800201e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001ef2:	e094      	b.n	800201e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	2202      	movs	r2, #2
 8001efa:	409a      	lsls	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4013      	ands	r3, r2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d05c      	beq.n	8001fbe <HAL_DMA_IRQHandler+0x19e>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d057      	beq.n	8001fbe <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0320 	and.w	r3, r3, #32
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10b      	bne.n	8001f34 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	6812      	ldr	r2, [r2, #0]
 8001f26:	f022 020a 	bic.w	r2, r2, #10
 8001f2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001f34:	4a3c      	ldr	r2, [pc, #240]	; (8002028 <HAL_DMA_IRQHandler+0x208>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4b3b      	ldr	r3, [pc, #236]	; (800202c <HAL_DMA_IRQHandler+0x20c>)
 8001f3e:	4299      	cmp	r1, r3
 8001f40:	d02e      	beq.n	8001fa0 <HAL_DMA_IRQHandler+0x180>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4619      	mov	r1, r3
 8001f48:	4b39      	ldr	r3, [pc, #228]	; (8002030 <HAL_DMA_IRQHandler+0x210>)
 8001f4a:	4299      	cmp	r1, r3
 8001f4c:	d026      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x17c>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4619      	mov	r1, r3
 8001f54:	4b37      	ldr	r3, [pc, #220]	; (8002034 <HAL_DMA_IRQHandler+0x214>)
 8001f56:	4299      	cmp	r1, r3
 8001f58:	d01d      	beq.n	8001f96 <HAL_DMA_IRQHandler+0x176>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4b35      	ldr	r3, [pc, #212]	; (8002038 <HAL_DMA_IRQHandler+0x218>)
 8001f62:	4299      	cmp	r1, r3
 8001f64:	d014      	beq.n	8001f90 <HAL_DMA_IRQHandler+0x170>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4b33      	ldr	r3, [pc, #204]	; (800203c <HAL_DMA_IRQHandler+0x21c>)
 8001f6e:	4299      	cmp	r1, r3
 8001f70:	d00b      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x16a>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4619      	mov	r1, r3
 8001f78:	4b31      	ldr	r3, [pc, #196]	; (8002040 <HAL_DMA_IRQHandler+0x220>)
 8001f7a:	4299      	cmp	r1, r3
 8001f7c:	d102      	bne.n	8001f84 <HAL_DMA_IRQHandler+0x164>
 8001f7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f82:	e00e      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x182>
 8001f84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f88:	e00b      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x182>
 8001f8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f8e:	e008      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x182>
 8001f90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f94:	e005      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x182>
 8001f96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f9a:	e002      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x182>
 8001f9c:	2320      	movs	r3, #32
 8001f9e:	e000      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x182>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d034      	beq.n	800201e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001fbc:	e02f      	b.n	800201e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	2208      	movs	r2, #8
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d028      	beq.n	8002020 <HAL_DMA_IRQHandler+0x200>
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d023      	beq.n	8002020 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6812      	ldr	r2, [r2, #0]
 8001fe0:	6812      	ldr	r2, [r2, #0]
 8001fe2:	f022 020e 	bic.w	r2, r2, #14
 8001fe6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	2b00      	cmp	r3, #0
 8002014:	d004      	beq.n	8002020 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	4798      	blx	r3
    }
  }
  return;
 800201e:	bf00      	nop
 8002020:	bf00      	nop
}
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40020000 	.word	0x40020000
 800202c:	40020008 	.word	0x40020008
 8002030:	4002001c 	.word	0x4002001c
 8002034:	40020030 	.word	0x40020030
 8002038:	40020044 	.word	0x40020044
 800203c:	40020058 	.word	0x40020058
 8002040:	4002006c 	.word	0x4002006c

08002044 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800205a:	2101      	movs	r1, #1
 800205c:	fa01 f202 	lsl.w	r2, r1, r2
 8002060:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b10      	cmp	r3, #16
 8002070:	d108      	bne.n	8002084 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002082:	e007      	b.n	8002094 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	60da      	str	r2, [r3, #12]
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr
	...

080020a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	; 0x28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020aa:	2300      	movs	r3, #0
 80020ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a9c      	ldr	r2, [pc, #624]	; (8002328 <HAL_GPIO_Init+0x288>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d013      	beq.n	80020e2 <HAL_GPIO_Init+0x42>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a9b      	ldr	r2, [pc, #620]	; (800232c <HAL_GPIO_Init+0x28c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d00f      	beq.n	80020e2 <HAL_GPIO_Init+0x42>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a9a      	ldr	r2, [pc, #616]	; (8002330 <HAL_GPIO_Init+0x290>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d00b      	beq.n	80020e2 <HAL_GPIO_Init+0x42>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a99      	ldr	r2, [pc, #612]	; (8002334 <HAL_GPIO_Init+0x294>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d007      	beq.n	80020e2 <HAL_GPIO_Init+0x42>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a98      	ldr	r2, [pc, #608]	; (8002338 <HAL_GPIO_Init+0x298>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d003      	beq.n	80020e2 <HAL_GPIO_Init+0x42>
 80020da:	21bd      	movs	r1, #189	; 0xbd
 80020dc:	4897      	ldr	r0, [pc, #604]	; (800233c <HAL_GPIO_Init+0x29c>)
 80020de:	f7ff f875 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d005      	beq.n	80020f8 <HAL_GPIO_Init+0x58>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	0c1b      	lsrs	r3, r3, #16
 80020f2:	041b      	lsls	r3, r3, #16
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x60>
 80020f8:	21be      	movs	r1, #190	; 0xbe
 80020fa:	4890      	ldr	r0, [pc, #576]	; (800233c <HAL_GPIO_Init+0x29c>)
 80020fc:	f7ff f866 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 81eb 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b01      	cmp	r3, #1
 8002110:	f000 81e6 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b11      	cmp	r3, #17
 800211a:	f000 81e1 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b02      	cmp	r3, #2
 8002124:	f000 81dc 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b12      	cmp	r3, #18
 800212e:	f000 81d7 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4a82      	ldr	r2, [pc, #520]	; (8002340 <HAL_GPIO_Init+0x2a0>)
 8002138:	4293      	cmp	r3, r2
 800213a:	f000 81d1 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4a80      	ldr	r2, [pc, #512]	; (8002344 <HAL_GPIO_Init+0x2a4>)
 8002144:	4293      	cmp	r3, r2
 8002146:	f000 81cb 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	4a7e      	ldr	r2, [pc, #504]	; (8002348 <HAL_GPIO_Init+0x2a8>)
 8002150:	4293      	cmp	r3, r2
 8002152:	f000 81c5 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4a7c      	ldr	r2, [pc, #496]	; (800234c <HAL_GPIO_Init+0x2ac>)
 800215c:	4293      	cmp	r3, r2
 800215e:	f000 81bf 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	4a7a      	ldr	r2, [pc, #488]	; (8002350 <HAL_GPIO_Init+0x2b0>)
 8002168:	4293      	cmp	r3, r2
 800216a:	f000 81b9 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	4a78      	ldr	r2, [pc, #480]	; (8002354 <HAL_GPIO_Init+0x2b4>)
 8002174:	4293      	cmp	r3, r2
 8002176:	f000 81b3 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b03      	cmp	r3, #3
 8002180:	f000 81ae 	beq.w	80024e0 <HAL_GPIO_Init+0x440>
 8002184:	21bf      	movs	r1, #191	; 0xbf
 8002186:	486d      	ldr	r0, [pc, #436]	; (800233c <HAL_GPIO_Init+0x29c>)
 8002188:	f7ff f820 	bl	80011cc <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800218c:	e1a8      	b.n	80024e0 <HAL_GPIO_Init+0x440>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800218e:	2201      	movs	r2, #1
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	f040 8197 	bne.w	80024da <HAL_GPIO_Init+0x43a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a5e      	ldr	r2, [pc, #376]	; (8002328 <HAL_GPIO_Init+0x288>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d013      	beq.n	80021dc <HAL_GPIO_Init+0x13c>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a5d      	ldr	r2, [pc, #372]	; (800232c <HAL_GPIO_Init+0x28c>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d00f      	beq.n	80021dc <HAL_GPIO_Init+0x13c>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a5c      	ldr	r2, [pc, #368]	; (8002330 <HAL_GPIO_Init+0x290>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d00b      	beq.n	80021dc <HAL_GPIO_Init+0x13c>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a5b      	ldr	r2, [pc, #364]	; (8002334 <HAL_GPIO_Init+0x294>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d007      	beq.n	80021dc <HAL_GPIO_Init+0x13c>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a5a      	ldr	r2, [pc, #360]	; (8002338 <HAL_GPIO_Init+0x298>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <HAL_GPIO_Init+0x13c>
 80021d4:	21cd      	movs	r1, #205	; 0xcd
 80021d6:	4859      	ldr	r0, [pc, #356]	; (800233c <HAL_GPIO_Init+0x29c>)
 80021d8:	f7fe fff8 	bl	80011cc <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b12      	cmp	r3, #18
 80021e2:	d065      	beq.n	80022b0 <HAL_GPIO_Init+0x210>
 80021e4:	2b12      	cmp	r3, #18
 80021e6:	d80e      	bhi.n	8002206 <HAL_GPIO_Init+0x166>
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d04c      	beq.n	8002286 <HAL_GPIO_Init+0x1e6>
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d804      	bhi.n	80021fa <HAL_GPIO_Init+0x15a>
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d072      	beq.n	80022da <HAL_GPIO_Init+0x23a>
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d01d      	beq.n	8002234 <HAL_GPIO_Init+0x194>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021f8:	e0b1      	b.n	800235e <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	f000 80ac 	beq.w	8002358 <HAL_GPIO_Init+0x2b8>
 8002200:	2b11      	cmp	r3, #17
 8002202:	d02b      	beq.n	800225c <HAL_GPIO_Init+0x1bc>
          break;
 8002204:	e0ab      	b.n	800235e <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002206:	4a4f      	ldr	r2, [pc, #316]	; (8002344 <HAL_GPIO_Init+0x2a4>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d066      	beq.n	80022da <HAL_GPIO_Init+0x23a>
 800220c:	4a4d      	ldr	r2, [pc, #308]	; (8002344 <HAL_GPIO_Init+0x2a4>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d806      	bhi.n	8002220 <HAL_GPIO_Init+0x180>
 8002212:	4a4b      	ldr	r2, [pc, #300]	; (8002340 <HAL_GPIO_Init+0x2a0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d060      	beq.n	80022da <HAL_GPIO_Init+0x23a>
 8002218:	4a4c      	ldr	r2, [pc, #304]	; (800234c <HAL_GPIO_Init+0x2ac>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d05d      	beq.n	80022da <HAL_GPIO_Init+0x23a>
          break;
 800221e:	e09e      	b.n	800235e <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002220:	4a49      	ldr	r2, [pc, #292]	; (8002348 <HAL_GPIO_Init+0x2a8>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d059      	beq.n	80022da <HAL_GPIO_Init+0x23a>
 8002226:	4a4b      	ldr	r2, [pc, #300]	; (8002354 <HAL_GPIO_Init+0x2b4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d056      	beq.n	80022da <HAL_GPIO_Init+0x23a>
 800222c:	4a48      	ldr	r2, [pc, #288]	; (8002350 <HAL_GPIO_Init+0x2b0>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d053      	beq.n	80022da <HAL_GPIO_Init+0x23a>
          break;
 8002232:	e094      	b.n	800235e <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d00b      	beq.n	8002254 <HAL_GPIO_Init+0x1b4>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d007      	beq.n	8002254 <HAL_GPIO_Init+0x1b4>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	2b03      	cmp	r3, #3
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_Init+0x1b4>
 800224c:	21d5      	movs	r1, #213	; 0xd5
 800224e:	483b      	ldr	r0, [pc, #236]	; (800233c <HAL_GPIO_Init+0x29c>)
 8002250:	f7fe ffbc 	bl	80011cc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	623b      	str	r3, [r7, #32]
          break;
 800225a:	e080      	b.n	800235e <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	2b02      	cmp	r3, #2
 8002262:	d00b      	beq.n	800227c <HAL_GPIO_Init+0x1dc>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d007      	beq.n	800227c <HAL_GPIO_Init+0x1dc>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b03      	cmp	r3, #3
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x1dc>
 8002274:	21dc      	movs	r1, #220	; 0xdc
 8002276:	4831      	ldr	r0, [pc, #196]	; (800233c <HAL_GPIO_Init+0x29c>)
 8002278:	f7fe ffa8 	bl	80011cc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	3304      	adds	r3, #4
 8002282:	623b      	str	r3, [r7, #32]
          break;
 8002284:	e06b      	b.n	800235e <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d00b      	beq.n	80022a6 <HAL_GPIO_Init+0x206>
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d007      	beq.n	80022a6 <HAL_GPIO_Init+0x206>
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x206>
 800229e:	21e3      	movs	r1, #227	; 0xe3
 80022a0:	4826      	ldr	r0, [pc, #152]	; (800233c <HAL_GPIO_Init+0x29c>)
 80022a2:	f7fe ff93 	bl	80011cc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	3308      	adds	r3, #8
 80022ac:	623b      	str	r3, [r7, #32]
          break;
 80022ae:	e056      	b.n	800235e <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d00b      	beq.n	80022d0 <HAL_GPIO_Init+0x230>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d007      	beq.n	80022d0 <HAL_GPIO_Init+0x230>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d003      	beq.n	80022d0 <HAL_GPIO_Init+0x230>
 80022c8:	21ea      	movs	r1, #234	; 0xea
 80022ca:	481c      	ldr	r0, [pc, #112]	; (800233c <HAL_GPIO_Init+0x29c>)
 80022cc:	f7fe ff7e 	bl	80011cc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	330c      	adds	r3, #12
 80022d6:	623b      	str	r3, [r7, #32]
          break;
 80022d8:	e041      	b.n	800235e <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00b      	beq.n	80022fa <HAL_GPIO_Init+0x25a>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d007      	beq.n	80022fa <HAL_GPIO_Init+0x25a>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_Init+0x25a>
 80022f2:	21f7      	movs	r1, #247	; 0xf7
 80022f4:	4811      	ldr	r0, [pc, #68]	; (800233c <HAL_GPIO_Init+0x29c>)
 80022f6:	f7fe ff69 	bl	80011cc <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d102      	bne.n	8002308 <HAL_GPIO_Init+0x268>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002302:	2304      	movs	r3, #4
 8002304:	623b      	str	r3, [r7, #32]
          break;
 8002306:	e02a      	b.n	800235e <HAL_GPIO_Init+0x2be>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d105      	bne.n	800231c <HAL_GPIO_Init+0x27c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002310:	2308      	movs	r3, #8
 8002312:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69fa      	ldr	r2, [r7, #28]
 8002318:	611a      	str	r2, [r3, #16]
          break;
 800231a:	e020      	b.n	800235e <HAL_GPIO_Init+0x2be>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800231c:	2308      	movs	r3, #8
 800231e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	615a      	str	r2, [r3, #20]
          break;
 8002326:	e01a      	b.n	800235e <HAL_GPIO_Init+0x2be>
 8002328:	40010800 	.word	0x40010800
 800232c:	40010c00 	.word	0x40010c00
 8002330:	40011000 	.word	0x40011000
 8002334:	40011400 	.word	0x40011400
 8002338:	40011800 	.word	0x40011800
 800233c:	0800e7b8 	.word	0x0800e7b8
 8002340:	10110000 	.word	0x10110000
 8002344:	10210000 	.word	0x10210000
 8002348:	10310000 	.word	0x10310000
 800234c:	10120000 	.word	0x10120000
 8002350:	10220000 	.word	0x10220000
 8002354:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002358:	2300      	movs	r3, #0
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	2bff      	cmp	r3, #255	; 0xff
 8002362:	d801      	bhi.n	8002368 <HAL_GPIO_Init+0x2c8>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	e001      	b.n	800236c <HAL_GPIO_Init+0x2cc>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3304      	adds	r3, #4
 800236c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	2bff      	cmp	r3, #255	; 0xff
 8002372:	d802      	bhi.n	800237a <HAL_GPIO_Init+0x2da>
 8002374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	e002      	b.n	8002380 <HAL_GPIO_Init+0x2e0>
 800237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237c:	3b08      	subs	r3, #8
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	210f      	movs	r1, #15
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	401a      	ands	r2, r3
 8002392:	6a39      	ldr	r1, [r7, #32]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	fa01 f303 	lsl.w	r3, r1, r3
 800239a:	431a      	orrs	r2, r3
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f000 8096 	beq.w	80024da <HAL_GPIO_Init+0x43a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023ae:	4a52      	ldr	r2, [pc, #328]	; (80024f8 <HAL_GPIO_Init+0x458>)
 80023b0:	4b51      	ldr	r3, [pc, #324]	; (80024f8 <HAL_GPIO_Init+0x458>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6193      	str	r3, [r2, #24]
 80023ba:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <HAL_GPIO_Init+0x458>)
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023c6:	4a4d      	ldr	r2, [pc, #308]	; (80024fc <HAL_GPIO_Init+0x45c>)
 80023c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ca:	089b      	lsrs	r3, r3, #2
 80023cc:	3302      	adds	r3, #2
 80023ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	f003 0303 	and.w	r3, r3, #3
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	220f      	movs	r2, #15
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43db      	mvns	r3, r3
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	4013      	ands	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a44      	ldr	r2, [pc, #272]	; (8002500 <HAL_GPIO_Init+0x460>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d013      	beq.n	800241a <HAL_GPIO_Init+0x37a>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a43      	ldr	r2, [pc, #268]	; (8002504 <HAL_GPIO_Init+0x464>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d00d      	beq.n	8002416 <HAL_GPIO_Init+0x376>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a42      	ldr	r2, [pc, #264]	; (8002508 <HAL_GPIO_Init+0x468>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d007      	beq.n	8002412 <HAL_GPIO_Init+0x372>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a41      	ldr	r2, [pc, #260]	; (800250c <HAL_GPIO_Init+0x46c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d101      	bne.n	800240e <HAL_GPIO_Init+0x36e>
 800240a:	2303      	movs	r3, #3
 800240c:	e006      	b.n	800241c <HAL_GPIO_Init+0x37c>
 800240e:	2304      	movs	r3, #4
 8002410:	e004      	b.n	800241c <HAL_GPIO_Init+0x37c>
 8002412:	2302      	movs	r3, #2
 8002414:	e002      	b.n	800241c <HAL_GPIO_Init+0x37c>
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <HAL_GPIO_Init+0x37c>
 800241a:	2300      	movs	r3, #0
 800241c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800241e:	f002 0203 	and.w	r2, r2, #3
 8002422:	0092      	lsls	r2, r2, #2
 8002424:	4093      	lsls	r3, r2
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800242c:	4933      	ldr	r1, [pc, #204]	; (80024fc <HAL_GPIO_Init+0x45c>)
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	3302      	adds	r3, #2
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d006      	beq.n	8002454 <HAL_GPIO_Init+0x3b4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002446:	4932      	ldr	r1, [pc, #200]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002448:	4b31      	ldr	r3, [pc, #196]	; (8002510 <HAL_GPIO_Init+0x470>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	4313      	orrs	r3, r2
 8002450:	600b      	str	r3, [r1, #0]
 8002452:	e006      	b.n	8002462 <HAL_GPIO_Init+0x3c2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002454:	492e      	ldr	r1, [pc, #184]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002456:	4b2e      	ldr	r3, [pc, #184]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	43db      	mvns	r3, r3
 800245e:	4013      	ands	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d006      	beq.n	800247c <HAL_GPIO_Init+0x3dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800246e:	4928      	ldr	r1, [pc, #160]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002470:	4b27      	ldr	r3, [pc, #156]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	4313      	orrs	r3, r2
 8002478:	604b      	str	r3, [r1, #4]
 800247a:	e006      	b.n	800248a <HAL_GPIO_Init+0x3ea>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800247c:	4924      	ldr	r1, [pc, #144]	; (8002510 <HAL_GPIO_Init+0x470>)
 800247e:	4b24      	ldr	r3, [pc, #144]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	43db      	mvns	r3, r3
 8002486:	4013      	ands	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <HAL_GPIO_Init+0x404>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002496:	491e      	ldr	r1, [pc, #120]	; (8002510 <HAL_GPIO_Init+0x470>)
 8002498:	4b1d      	ldr	r3, [pc, #116]	; (8002510 <HAL_GPIO_Init+0x470>)
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	4313      	orrs	r3, r2
 80024a0:	608b      	str	r3, [r1, #8]
 80024a2:	e006      	b.n	80024b2 <HAL_GPIO_Init+0x412>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024a4:	491a      	ldr	r1, [pc, #104]	; (8002510 <HAL_GPIO_Init+0x470>)
 80024a6:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <HAL_GPIO_Init+0x470>)
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4013      	ands	r3, r2
 80024b0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d006      	beq.n	80024cc <HAL_GPIO_Init+0x42c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024be:	4914      	ldr	r1, [pc, #80]	; (8002510 <HAL_GPIO_Init+0x470>)
 80024c0:	4b13      	ldr	r3, [pc, #76]	; (8002510 <HAL_GPIO_Init+0x470>)
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	60cb      	str	r3, [r1, #12]
 80024ca:	e006      	b.n	80024da <HAL_GPIO_Init+0x43a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024cc:	4910      	ldr	r1, [pc, #64]	; (8002510 <HAL_GPIO_Init+0x470>)
 80024ce:	4b10      	ldr	r3, [pc, #64]	; (8002510 <HAL_GPIO_Init+0x470>)
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	4013      	ands	r3, r2
 80024d8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	3301      	adds	r3, #1
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f47f ae4f 	bne.w	800218e <HAL_GPIO_Init+0xee>
  }
}
 80024f0:	bf00      	nop
 80024f2:	3728      	adds	r7, #40	; 0x28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40010000 	.word	0x40010000
 8002500:	40010800 	.word	0x40010800
 8002504:	40010c00 	.word	0x40010c00
 8002508:	40011000 	.word	0x40011000
 800250c:	40011400 	.word	0x40011400
 8002510:	40010400 	.word	0x40010400

08002514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	807b      	strh	r3, [r7, #2]
 8002520:	4613      	mov	r3, r2
 8002522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002524:	887b      	ldrh	r3, [r7, #2]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <HAL_GPIO_WritePin+0x20>
 800252a:	887b      	ldrh	r3, [r7, #2]
 800252c:	0c1b      	lsrs	r3, r3, #16
 800252e:	041b      	lsls	r3, r3, #16
 8002530:	2b00      	cmp	r3, #0
 8002532:	d004      	beq.n	800253e <HAL_GPIO_WritePin+0x2a>
 8002534:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002538:	480e      	ldr	r0, [pc, #56]	; (8002574 <HAL_GPIO_WritePin+0x60>)
 800253a:	f7fe fe47 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800253e:	787b      	ldrb	r3, [r7, #1]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <HAL_GPIO_WritePin+0x40>
 8002544:	787b      	ldrb	r3, [r7, #1]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d004      	beq.n	8002554 <HAL_GPIO_WritePin+0x40>
 800254a:	f240 11d5 	movw	r1, #469	; 0x1d5
 800254e:	4809      	ldr	r0, [pc, #36]	; (8002574 <HAL_GPIO_WritePin+0x60>)
 8002550:	f7fe fe3c 	bl	80011cc <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002554:	787b      	ldrb	r3, [r7, #1]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800255a:	887a      	ldrh	r2, [r7, #2]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002560:	e003      	b.n	800256a <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002562:	887b      	ldrh	r3, [r7, #2]
 8002564:	041a      	lsls	r2, r3, #16
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	611a      	str	r2, [r3, #16]
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	0800e7b8 	.word	0x0800e7b8

08002578 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800257a:	b08b      	sub	sp, #44	; 0x2c
 800257c:	af06      	add	r7, sp, #24
 800257e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e106      	b.n	8002798 <HAL_PCD_Init+0x220>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a84      	ldr	r2, [pc, #528]	; (80027a0 <HAL_PCD_Init+0x228>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d003      	beq.n	800259c <HAL_PCD_Init+0x24>
 8002594:	218e      	movs	r1, #142	; 0x8e
 8002596:	4883      	ldr	r0, [pc, #524]	; (80027a4 <HAL_PCD_Init+0x22c>)
 8002598:	f7fe fe18 	bl	80011cc <assert_failed>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d106      	bne.n	80025b6 <HAL_PCD_Init+0x3e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f008 ff17 	bl	800b3e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2203      	movs	r2, #3
 80025ba:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f003 fd66 	bl	8006094 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	603b      	str	r3, [r7, #0]
 80025ce:	687e      	ldr	r6, [r7, #4]
 80025d0:	466d      	mov	r5, sp
 80025d2:	f106 0410 	add.w	r4, r6, #16
 80025d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	602b      	str	r3, [r5, #0]
 80025de:	1d33      	adds	r3, r6, #4
 80025e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025e2:	6838      	ldr	r0, [r7, #0]
 80025e4:	f003 fd30 	bl	8006048 <USB_CoreInit>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d005      	beq.n	80025fa <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2202      	movs	r2, #2
 80025f2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e0ce      	b.n	8002798 <HAL_PCD_Init+0x220>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2100      	movs	r1, #0
 8002600:	4618      	mov	r0, r3
 8002602:	f003 fd61 	bl	80060c8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002606:	2300      	movs	r3, #0
 8002608:	73fb      	strb	r3, [r7, #15]
 800260a:	e04c      	b.n	80026a6 <HAL_PCD_Init+0x12e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	6879      	ldr	r1, [r7, #4]
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	4613      	mov	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	440b      	add	r3, r1
 800261c:	3301      	adds	r3, #1
 800261e:	2201      	movs	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	4613      	mov	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	440b      	add	r3, r1
 8002632:	7bfa      	ldrb	r2, [r7, #15]
 8002634:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002636:	7bfa      	ldrb	r2, [r7, #15]
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	b298      	uxth	r0, r3
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	440b      	add	r3, r1
 8002648:	3336      	adds	r3, #54	; 0x36
 800264a:	4602      	mov	r2, r0
 800264c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	440b      	add	r3, r1
 800265e:	3303      	adds	r3, #3
 8002660:	2200      	movs	r2, #0
 8002662:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	440b      	add	r3, r1
 8002672:	3338      	adds	r3, #56	; 0x38
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002678:	7bfa      	ldrb	r2, [r7, #15]
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	440b      	add	r3, r1
 8002686:	333c      	adds	r3, #60	; 0x3c
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800268c:	7bfa      	ldrb	r2, [r7, #15]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	440b      	add	r3, r1
 800269a:	3340      	adds	r3, #64	; 0x40
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	3301      	adds	r3, #1
 80026a4:	73fb      	strb	r3, [r7, #15]
 80026a6:	7bfa      	ldrb	r2, [r7, #15]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d3ad      	bcc.n	800260c <HAL_PCD_Init+0x94>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026b0:	2300      	movs	r3, #0
 80026b2:	73fb      	strb	r3, [r7, #15]
 80026b4:	e044      	b.n	8002740 <HAL_PCD_Init+0x1c8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026b6:	7bfa      	ldrb	r2, [r7, #15]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	440b      	add	r3, r1
 80026c4:	f203 1369 	addw	r3, r3, #361	; 0x169
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026cc:	7bfa      	ldrb	r2, [r7, #15]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	440b      	add	r3, r1
 80026da:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80026de:	7bfa      	ldrb	r2, [r7, #15]
 80026e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026e2:	7bfa      	ldrb	r2, [r7, #15]
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	440b      	add	r3, r1
 80026f0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80026f4:	2200      	movs	r2, #0
 80026f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80026f8:	7bfa      	ldrb	r2, [r7, #15]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	440b      	add	r3, r1
 8002706:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	4613      	mov	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	4413      	add	r3, r2
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	440b      	add	r3, r1
 800271c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002724:	7bfa      	ldrb	r2, [r7, #15]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	440b      	add	r3, r1
 8002732:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	3301      	adds	r3, #1
 800273e:	73fb      	strb	r3, [r7, #15]
 8002740:	7bfa      	ldrb	r2, [r7, #15]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	429a      	cmp	r2, r3
 8002748:	d3b5      	bcc.n	80026b6 <HAL_PCD_Init+0x13e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	603b      	str	r3, [r7, #0]
 8002750:	687e      	ldr	r6, [r7, #4]
 8002752:	466d      	mov	r5, sp
 8002754:	f106 0410 	add.w	r4, r6, #16
 8002758:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800275a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800275c:	6823      	ldr	r3, [r4, #0]
 800275e:	602b      	str	r3, [r5, #0]
 8002760:	1d33      	adds	r3, r6, #4
 8002762:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002764:	6838      	ldr	r0, [r7, #0]
 8002766:	f003 fcbb 	bl	80060e0 <USB_DevInit>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d005      	beq.n	800277c <HAL_PCD_Init+0x204>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e00d      	b.n	8002798 <HAL_PCD_Init+0x220>
  }

  hpcd->USB_Address = 0U;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f005 fe36 	bl	8008402 <USB_DevDisconnect>

  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a0:	40005c00 	.word	0x40005c00
 80027a4:	0800e7f4 	.word	0x0800e7f4

080027a8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_PCD_Start+0x16>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e016      	b.n	80027ec <HAL_PCD_Start+0x44>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f003 fc4c 	bl	8006068 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80027d0:	2101      	movs	r1, #1
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f009 f879 	bl	800b8ca <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4618      	mov	r0, r3
 80027de:	f005 fe06 	bl	80083ee <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f005 fe08 	bl	8008416 <USB_ReadInterrupts>
 8002806:	4603      	mov	r3, r0
 8002808:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800280c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002810:	d102      	bne.n	8002818 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 fb61 	bl	8002eda <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f005 fdfa 	bl	8008416 <USB_ReadInterrupts>
 8002822:	4603      	mov	r3, r0
 8002824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800282c:	d112      	bne.n	8002854 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 800283a:	b292      	uxth	r2, r2
 800283c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002840:	b292      	uxth	r2, r2
 8002842:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f008 fe47 	bl	800b4da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800284c:	2100      	movs	r1, #0
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f925 	bl	8002a9e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f005 fddc 	bl	8008416 <USB_ReadInterrupts>
 800285e:	4603      	mov	r3, r0
 8002860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002864:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002868:	d10b      	bne.n	8002882 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6812      	ldr	r2, [r2, #0]
 8002872:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002876:	b292      	uxth	r2, r2
 8002878:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800287c:	b292      	uxth	r2, r2
 800287e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f005 fdc5 	bl	8008416 <USB_ReadInterrupts>
 800288c:	4603      	mov	r3, r0
 800288e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002896:	d10b      	bne.n	80028b0 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80028a4:	b292      	uxth	r2, r2
 80028a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028aa:	b292      	uxth	r2, r2
 80028ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f005 fdae 	bl	8008416 <USB_ReadInterrupts>
 80028ba:	4603      	mov	r3, r0
 80028bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028c4:	d126      	bne.n	8002914 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6812      	ldr	r2, [r2, #0]
 80028ce:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80028d2:	b292      	uxth	r2, r2
 80028d4:	f022 0204 	bic.w	r2, r2, #4
 80028d8:	b292      	uxth	r2, r2
 80028da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6812      	ldr	r2, [r2, #0]
 80028e6:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80028ea:	b292      	uxth	r2, r2
 80028ec:	f022 0208 	bic.w	r2, r2, #8
 80028f0:	b292      	uxth	r2, r2
 80028f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f008 fe28 	bl	800b54c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002908:	b292      	uxth	r2, r2
 800290a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800290e:	b292      	uxth	r2, r2
 8002910:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4618      	mov	r0, r3
 800291a:	f005 fd7c 	bl	8008416 <USB_ReadInterrupts>
 800291e:	4603      	mov	r3, r0
 8002920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002924:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002928:	f040 8084 	bne.w	8002a34 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 800292c:	2300      	movs	r3, #0
 800292e:	77fb      	strb	r3, [r7, #31]
 8002930:	e011      	b.n	8002956 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002932:	7ffb      	ldrb	r3, [r7, #31]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	4611      	mov	r1, r2
 800293a:	7ffa      	ldrb	r2, [r7, #31]
 800293c:	0092      	lsls	r2, r2, #2
 800293e:	440a      	add	r2, r1
 8002940:	8812      	ldrh	r2, [r2, #0]
 8002942:	b292      	uxth	r2, r2
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	f107 0120 	add.w	r1, r7, #32
 800294a:	440b      	add	r3, r1
 800294c:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8002950:	7ffb      	ldrb	r3, [r7, #31]
 8002952:	3301      	adds	r3, #1
 8002954:	77fb      	strb	r3, [r7, #31]
 8002956:	7ffb      	ldrb	r3, [r7, #31]
 8002958:	2b07      	cmp	r3, #7
 800295a:	d9ea      	bls.n	8002932 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6812      	ldr	r2, [r2, #0]
 8002964:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002968:	b292      	uxth	r2, r2
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	b292      	uxth	r2, r2
 8002970:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002980:	b292      	uxth	r2, r2
 8002982:	f022 0201 	bic.w	r2, r2, #1
 8002986:	b292      	uxth	r2, r2
 8002988:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800298c:	bf00      	nop
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002996:	b29b      	uxth	r3, r3
 8002998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0f6      	beq.n	800298e <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80029ac:	b292      	uxth	r2, r2
 80029ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b2:	b292      	uxth	r2, r2
 80029b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80029b8:	2300      	movs	r3, #0
 80029ba:	77fb      	strb	r3, [r7, #31]
 80029bc:	e010      	b.n	80029e0 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	7ffb      	ldrb	r3, [r7, #31]
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	441a      	add	r2, r3
 80029ca:	7ffb      	ldrb	r3, [r7, #31]
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	f107 0120 	add.w	r1, r7, #32
 80029d2:	440b      	add	r3, r1
 80029d4:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80029d8:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80029da:	7ffb      	ldrb	r3, [r7, #31]
 80029dc:	3301      	adds	r3, #1
 80029de:	77fb      	strb	r3, [r7, #31]
 80029e0:	7ffb      	ldrb	r3, [r7, #31]
 80029e2:	2b07      	cmp	r3, #7
 80029e4:	d9eb      	bls.n	80029be <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80029f2:	b292      	uxth	r2, r2
 80029f4:	f042 0208 	orr.w	r2, r2, #8
 80029f8:	b292      	uxth	r2, r2
 80029fa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002a0a:	b292      	uxth	r2, r2
 8002a0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a10:	b292      	uxth	r2, r2
 8002a12:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	6812      	ldr	r2, [r2, #0]
 8002a1e:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002a22:	b292      	uxth	r2, r2
 8002a24:	f042 0204 	orr.w	r2, r2, #4
 8002a28:	b292      	uxth	r2, r2
 8002a2a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f008 fd72 	bl	800b518 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f005 fcec 	bl	8008416 <USB_ReadInterrupts>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a48:	d10e      	bne.n	8002a68 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002a56:	b292      	uxth	r2, r2
 8002a58:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a5c:	b292      	uxth	r2, r2
 8002a5e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f008 fd2b 	bl	800b4be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f005 fcd2 	bl	8008416 <USB_ReadInterrupts>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a7c:	d10b      	bne.n	8002a96 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6812      	ldr	r2, [r2, #0]
 8002a86:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002a8a:	b292      	uxth	r2, r2
 8002a8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a90:	b292      	uxth	r2, r2
 8002a92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002a96:	bf00      	nop
 8002a98:	3720      	adds	r7, #32
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_PCD_SetAddress+0x1a>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e013      	b.n	8002ae0 <HAL_PCD_SetAddress+0x42>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	78fa      	ldrb	r2, [r7, #3]
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f005 fc79 	bl	80083c8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	4608      	mov	r0, r1
 8002af2:	4611      	mov	r1, r2
 8002af4:	461a      	mov	r2, r3
 8002af6:	4603      	mov	r3, r0
 8002af8:	70fb      	strb	r3, [r7, #3]
 8002afa:	460b      	mov	r3, r1
 8002afc:	803b      	strh	r3, [r7, #0]
 8002afe:	4613      	mov	r3, r2
 8002b00:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	da0e      	bge.n	8002b2c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b0e:	78fb      	ldrb	r3, [r7, #3]
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	1c5a      	adds	r2, r3, #1
 8002b16:	4613      	mov	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	4413      	add	r3, r2
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2201      	movs	r2, #1
 8002b28:	705a      	strb	r2, [r3, #1]
 8002b2a:	e00e      	b.n	8002b4a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b2c:	78fb      	ldrb	r3, [r7, #3]
 8002b2e:	f003 0207 	and.w	r2, r3, #7
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	00db      	lsls	r3, r3, #3
 8002b3a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	4413      	add	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b56:	883a      	ldrh	r2, [r7, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	78ba      	ldrb	r2, [r7, #2]
 8002b60:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	785b      	ldrb	r3, [r3, #1]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d004      	beq.n	8002b74 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002b74:	78bb      	ldrb	r3, [r7, #2]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d102      	bne.n	8002b80 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_PCD_EP_Open+0xa6>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e00e      	b.n	8002bac <HAL_PCD_EP_Open+0xc4>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68f9      	ldr	r1, [r7, #12]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f003 fabf 	bl	8006120 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8002baa:	7afb      	ldrb	r3, [r7, #11]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	da0e      	bge.n	8002be6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	4413      	add	r3, r2
 8002bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	705a      	strb	r2, [r3, #1]
 8002be4:	e00e      	b.n	8002c04 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	f003 0207 	and.w	r2, r3, #7
 8002bec:	4613      	mov	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4413      	add	r3, r2
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	b2da      	uxtb	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d101      	bne.n	8002c1e <HAL_PCD_EP_Close+0x6a>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	e00e      	b.n	8002c3c <HAL_PCD_EP_Close+0x88>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68f9      	ldr	r1, [r7, #12]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f003 fddb 	bl	80067e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	607a      	str	r2, [r7, #4]
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	460b      	mov	r3, r1
 8002c52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c54:	7afb      	ldrb	r3, [r7, #11]
 8002c56:	f003 0207 	and.w	r2, r3, #7
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	4413      	add	r3, r2
 8002c6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2200      	movs	r2, #0
 8002c82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c84:	7afb      	ldrb	r3, [r7, #11]
 8002c86:	f003 0307 	and.w	r3, r3, #7
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c90:	7afb      	ldrb	r3, [r7, #11]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d106      	bne.n	8002ca8 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6979      	ldr	r1, [r7, #20]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f003 ff8d 	bl	8006bc0 <USB_EPStartXfer>
 8002ca6:	e005      	b.n	8002cb4 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6979      	ldr	r1, [r7, #20]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f003 ff86 	bl	8006bc0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	f003 0207 	and.w	r2, r3, #7
 8002cd0:	6879      	ldr	r1, [r7, #4]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	440b      	add	r3, r1
 8002cdc:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002ce0:	681b      	ldr	r3, [r3, #0]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	607a      	str	r2, [r7, #4]
 8002cf6:	603b      	str	r3, [r7, #0]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cfc:	7afb      	ldrb	r3, [r7, #11]
 8002cfe:	f003 0307 	and.w	r3, r3, #7
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2201      	movs	r2, #1
 8002d36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d38:	7afb      	ldrb	r3, [r7, #11]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002d44:	7afb      	ldrb	r3, [r7, #11]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d106      	bne.n	8002d5c <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6979      	ldr	r1, [r7, #20]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f003 ff33 	bl	8006bc0 <USB_EPStartXfer>
 8002d5a:	e005      	b.n	8002d68 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6979      	ldr	r1, [r7, #20]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f003 ff2c 	bl	8006bc0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b084      	sub	sp, #16
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	f003 0207 	and.w	r2, r3, #7
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d901      	bls.n	8002d90 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e04c      	b.n	8002e2a <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002d90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	da0e      	bge.n	8002db6 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d98:	78fb      	ldrb	r3, [r7, #3]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	1c5a      	adds	r2, r3, #1
 8002da0:	4613      	mov	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	4413      	add	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	705a      	strb	r2, [r3, #1]
 8002db4:	e00c      	b.n	8002dd0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <HAL_PCD_EP_SetStall+0x7e>
 8002dec:	2302      	movs	r3, #2
 8002dee:	e01c      	b.n	8002e2a <HAL_PCD_EP_SetStall+0xb8>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68f9      	ldr	r1, [r7, #12]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f005 f9e5 	bl	80081ce <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e04:	78fb      	ldrb	r3, [r7, #3]
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d108      	bne.n	8002e20 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4610      	mov	r0, r2
 8002e1c:	f005 fb0a 	bl	8008434 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e3e:	78fb      	ldrb	r3, [r7, #3]
 8002e40:	f003 020f 	and.w	r2, r3, #15
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d901      	bls.n	8002e50 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e040      	b.n	8002ed2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	da0e      	bge.n	8002e76 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e58:	78fb      	ldrb	r3, [r7, #3]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	705a      	strb	r2, [r3, #1]
 8002e74:	e00e      	b.n	8002e94 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f003 0207 	and.w	r2, r3, #7
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e9a:	78fb      	ldrb	r3, [r7, #3]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d101      	bne.n	8002eb4 <HAL_PCD_EP_ClrStall+0x82>
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	e00e      	b.n	8002ed2 <HAL_PCD_EP_ClrStall+0xa0>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68f9      	ldr	r1, [r7, #12]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f005 f9d3 	bl	800826e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b08e      	sub	sp, #56	; 0x38
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002ee2:	e2ec      	b.n	80034be <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002eec:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002eee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002efa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f040 8161 	bne.w	80031c6 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002f04:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002f06:	f003 0310 	and.w	r3, r3, #16
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d152      	bne.n	8002fb4 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002f26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	3328      	adds	r3, #40	; 0x28
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	461a      	mov	r2, r3
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3302      	adds	r3, #2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	4413      	add	r3, r2
 8002f56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f5a:	881b      	ldrh	r3, [r3, #0]
 8002f5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f66:	695a      	ldr	r2, [r3, #20]
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	441a      	add	r2, r3
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f70:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002f72:	2100      	movs	r1, #0
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f008 fa88 	bl	800b48a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 829b 	beq.w	80034be <PCD_EP_ISR_Handler+0x5e4>
 8002f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f040 8296 	bne.w	80034be <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002f9c:	b2d2      	uxtb	r2, r2
 8002f9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	b292      	uxth	r2, r2
 8002fa6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002fb2:	e284      	b.n	80034be <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002fba:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	881b      	ldrh	r3, [r3, #0]
 8002fc2:	847b      	strh	r3, [r7, #34]	; 0x22

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002fc4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002fc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d034      	beq.n	8003038 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	461a      	mov	r2, r3
 8002fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3306      	adds	r3, #6
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6812      	ldr	r2, [r2, #0]
 8002fea:	4413      	add	r3, r2
 8002fec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ff0:	881b      	ldrh	r3, [r3, #0]
 8002ff2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6818      	ldr	r0, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800300c:	b29b      	uxth	r3, r3
 800300e:	f005 fa60 	bl	80084d2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	b29a      	uxth	r2, r3
 800301a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800301e:	4013      	ands	r3, r2
 8003020:	843b      	strh	r3, [r7, #32]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	8c3a      	ldrh	r2, [r7, #32]
 8003028:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800302c:	b292      	uxth	r2, r2
 800302e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f008 f9fd 	bl	800b430 <HAL_PCD_SetupStageCallback>
 8003036:	e242      	b.n	80034be <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003038:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800303c:	2b00      	cmp	r3, #0
 800303e:	f280 823e 	bge.w	80034be <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	881b      	ldrh	r3, [r3, #0]
 8003048:	b29a      	uxth	r2, r3
 800304a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800304e:	4013      	ands	r3, r2
 8003050:	83fb      	strh	r3, [r7, #30]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	8bfa      	ldrh	r2, [r7, #30]
 8003058:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800305c:	b292      	uxth	r2, r2
 800305e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003068:	b29b      	uxth	r3, r3
 800306a:	461a      	mov	r2, r3
 800306c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4413      	add	r3, r2
 8003074:	3306      	adds	r3, #6
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	4413      	add	r3, r2
 800307e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003082:	881b      	ldrh	r3, [r3, #0]
 8003084:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d019      	beq.n	80030c8 <PCD_EP_ISR_Handler+0x1ee>
 8003094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d015      	beq.n	80030c8 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6818      	ldr	r0, [r3, #0]
 80030a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a2:	6959      	ldr	r1, [r3, #20]
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030aa:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	f005 fa10 	bl	80084d2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	695a      	ldr	r2, [r3, #20]
 80030b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	441a      	add	r2, r3
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80030c0:	2100      	movs	r1, #0
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f008 f9c6 	bl	800b454 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f040 81f2 	bne.w	80034be <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	61bb      	str	r3, [r7, #24]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	4413      	add	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d112      	bne.n	8003128 <PCD_EP_ISR_Handler+0x24e>
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	881b      	ldrh	r3, [r3, #0]
 8003106:	b29b      	uxth	r3, r3
 8003108:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800310c:	b29a      	uxth	r2, r3
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	801a      	strh	r2, [r3, #0]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	b29b      	uxth	r3, r3
 8003118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800311c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003120:	b29a      	uxth	r2, r3
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	801a      	strh	r2, [r3, #0]
 8003126:	e02f      	b.n	8003188 <PCD_EP_ISR_Handler+0x2ae>
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	2b3e      	cmp	r3, #62	; 0x3e
 800312e:	d813      	bhi.n	8003158 <PCD_EP_ISR_Handler+0x27e>
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	085b      	lsrs	r3, r3, #1
 8003136:	633b      	str	r3, [r7, #48]	; 0x30
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <PCD_EP_ISR_Handler+0x270>
 8003144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003146:	3301      	adds	r3, #1
 8003148:	633b      	str	r3, [r7, #48]	; 0x30
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	b29b      	uxth	r3, r3
 800314e:	029b      	lsls	r3, r3, #10
 8003150:	b29a      	uxth	r2, r3
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	801a      	strh	r2, [r3, #0]
 8003156:	e017      	b.n	8003188 <PCD_EP_ISR_Handler+0x2ae>
 8003158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	095b      	lsrs	r3, r3, #5
 800315e:	633b      	str	r3, [r7, #48]	; 0x30
 8003160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	f003 031f 	and.w	r3, r3, #31
 8003168:	2b00      	cmp	r3, #0
 800316a:	d102      	bne.n	8003172 <PCD_EP_ISR_Handler+0x298>
 800316c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800316e:	3b01      	subs	r3, #1
 8003170:	633b      	str	r3, [r7, #48]	; 0x30
 8003172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003174:	b29b      	uxth	r3, r3
 8003176:	029b      	lsls	r3, r3, #10
 8003178:	b29b      	uxth	r3, r3
 800317a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800317e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003182:	b29a      	uxth	r2, r3
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	b29b      	uxth	r3, r3
 8003190:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003198:	827b      	strh	r3, [r7, #18]
 800319a:	8a7b      	ldrh	r3, [r7, #18]
 800319c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80031a0:	827b      	strh	r3, [r7, #18]
 80031a2:	8a7b      	ldrh	r3, [r7, #18]
 80031a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80031a8:	827b      	strh	r3, [r7, #18]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	8a7b      	ldrh	r3, [r7, #18]
 80031b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	8013      	strh	r3, [r2, #0]
 80031c4:	e17b      	b.n	80034be <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4413      	add	r3, r2
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	847b      	strh	r3, [r7, #34]	; 0x22

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80031d8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f280 80ea 	bge.w	80033b6 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	461a      	mov	r2, r3
 80031e8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80031f8:	4013      	ands	r3, r2
 80031fa:	823b      	strh	r3, [r7, #16]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	461a      	mov	r2, r3
 8003202:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	8a3a      	ldrh	r2, [r7, #16]
 800320c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003210:	b292      	uxth	r2, r2
 8003212:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003214:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	4413      	add	r3, r2
 8003228:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800322a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322c:	7b1b      	ldrb	r3, [r3, #12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d122      	bne.n	8003278 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800323a:	b29b      	uxth	r3, r3
 800323c:	461a      	mov	r2, r3
 800323e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	4413      	add	r3, r2
 8003246:	3306      	adds	r3, #6
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6812      	ldr	r2, [r2, #0]
 800324e:	4413      	add	r3, r2
 8003250:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003254:	881b      	ldrh	r3, [r3, #0]
 8003256:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800325a:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 800325c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800325e:	2b00      	cmp	r3, #0
 8003260:	f000 8087 	beq.w	8003372 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6818      	ldr	r0, [r3, #0]
 8003268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326a:	6959      	ldr	r1, [r3, #20]
 800326c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326e:	88da      	ldrh	r2, [r3, #6]
 8003270:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003272:	f005 f92e 	bl	80084d2 <USB_ReadPMA>
 8003276:	e07c      	b.n	8003372 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	78db      	ldrb	r3, [r3, #3]
 800327c:	2b02      	cmp	r3, #2
 800327e:	d108      	bne.n	8003292 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003280:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003282:	461a      	mov	r2, r3
 8003284:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f927 	bl	80034da <HAL_PCD_EP_DB_Receive>
 800328c:	4603      	mov	r3, r0
 800328e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003290:	e06f      	b.n	8003372 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4413      	add	r3, r2
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ac:	81fb      	strh	r3, [r7, #14]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	461a      	mov	r2, r3
 80032b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	441a      	add	r2, r3
 80032bc:	89fb      	ldrh	r3, [r7, #14]
 80032be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80032c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80032c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4413      	add	r3, r2
 80032e0:	881b      	ldrh	r3, [r3, #0]
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d021      	beq.n	8003330 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	461a      	mov	r2, r3
 80032f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	00db      	lsls	r3, r3, #3
 80032fe:	4413      	add	r3, r2
 8003300:	3302      	adds	r3, #2
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	4413      	add	r3, r2
 800330a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800330e:	881b      	ldrh	r3, [r3, #0]
 8003310:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003314:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003316:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003318:	2b00      	cmp	r3, #0
 800331a:	d02a      	beq.n	8003372 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6818      	ldr	r0, [r3, #0]
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	6959      	ldr	r1, [r3, #20]
 8003324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003326:	891a      	ldrh	r2, [r3, #8]
 8003328:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800332a:	f005 f8d2 	bl	80084d2 <USB_ReadPMA>
 800332e:	e020      	b.n	8003372 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003338:	b29b      	uxth	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	4413      	add	r3, r2
 8003344:	3306      	adds	r3, #6
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6812      	ldr	r2, [r2, #0]
 800334c:	4413      	add	r3, r2
 800334e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003352:	881b      	ldrh	r3, [r3, #0]
 8003354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003358:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800335a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800335c:	2b00      	cmp	r3, #0
 800335e:	d008      	beq.n	8003372 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6818      	ldr	r0, [r3, #0]
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	6959      	ldr	r1, [r3, #20]
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	895a      	ldrh	r2, [r3, #10]
 800336c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800336e:	f005 f8b0 	bl	80084d2 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	69da      	ldr	r2, [r3, #28]
 8003376:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003378:	441a      	add	r2, r3
 800337a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800337e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003380:	695a      	ldr	r2, [r3, #20]
 8003382:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003384:	441a      	add	r2, r3
 8003386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003388:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d004      	beq.n	800339c <PCD_EP_ISR_Handler+0x4c2>
 8003392:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	429a      	cmp	r2, r3
 800339a:	d206      	bcs.n	80033aa <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800339c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	4619      	mov	r1, r3
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f008 f856 	bl	800b454 <HAL_PCD_DataOutStageCallback>
 80033a8:	e005      	b.n	80033b6 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033b0:	4618      	mov	r0, r3
 80033b2:	f003 fc05 	bl	8006bc0 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80033b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80033b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d07e      	beq.n	80034be <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 80033c0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	4413      	add	r3, r2
 80033d2:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	461a      	mov	r2, r3
 80033da:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80033ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ee:	81bb      	strh	r3, [r7, #12]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	461a      	mov	r2, r3
 80033f6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	441a      	add	r2, r3
 80033fe:	89bb      	ldrh	r3, [r7, #12]
 8003400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003408:	b29b      	uxth	r3, r3
 800340a:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 800340c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340e:	78db      	ldrb	r3, [r3, #3]
 8003410:	2b03      	cmp	r3, #3
 8003412:	d00c      	beq.n	800342e <PCD_EP_ISR_Handler+0x554>
 8003414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003416:	78db      	ldrb	r3, [r3, #3]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003420:	2b02      	cmp	r3, #2
 8003422:	d146      	bne.n	80034b2 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003424:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342a:	2b00      	cmp	r3, #0
 800342c:	d141      	bne.n	80034b2 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003436:	b29b      	uxth	r3, r3
 8003438:	461a      	mov	r2, r3
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	4413      	add	r3, r2
 8003442:	3302      	adds	r3, #2
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	4413      	add	r3, r2
 800344c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003456:	817b      	strh	r3, [r7, #10]

          if (ep->xfer_len > TxByteNbre)
 8003458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345a:	699a      	ldr	r2, [r3, #24]
 800345c:	897b      	ldrh	r3, [r7, #10]
 800345e:	429a      	cmp	r2, r3
 8003460:	d906      	bls.n	8003470 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	699a      	ldr	r2, [r3, #24]
 8003466:	897b      	ldrh	r3, [r7, #10]
 8003468:	1ad2      	subs	r2, r2, r3
 800346a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346c:	619a      	str	r2, [r3, #24]
 800346e:	e002      	b.n	8003476 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	2200      	movs	r2, #0
 8003474:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d106      	bne.n	800348c <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	4619      	mov	r1, r3
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f008 f800 	bl	800b48a <HAL_PCD_DataInStageCallback>
 800348a:	e018      	b.n	80034be <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800348c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348e:	695a      	ldr	r2, [r3, #20]
 8003490:	897b      	ldrh	r3, [r7, #10]
 8003492:	441a      	add	r2, r3
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	69da      	ldr	r2, [r3, #28]
 800349c:	897b      	ldrh	r3, [r7, #10]
 800349e:	441a      	add	r2, r3
 80034a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a2:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034aa:	4618      	mov	r0, r3
 80034ac:	f003 fb88 	bl	8006bc0 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80034b0:	e005      	b.n	80034be <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80034b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034b4:	461a      	mov	r2, r3
 80034b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f91b 	bl	80036f4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f6ff ad0a 	blt.w	8002ee4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3738      	adds	r7, #56	; 0x38
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b088      	sub	sp, #32
 80034de:	af00      	add	r7, sp, #0
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	4613      	mov	r3, r2
 80034e6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80034e8:	88fb      	ldrh	r3, [r7, #6]
 80034ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d07e      	beq.n	80035f0 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4413      	add	r3, r2
 8003506:	3302      	adds	r3, #2
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	4413      	add	r3, r2
 8003510:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003514:	881b      	ldrh	r3, [r3, #0]
 8003516:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800351a:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	699a      	ldr	r2, [r3, #24]
 8003520:	8bfb      	ldrh	r3, [r7, #30]
 8003522:	429a      	cmp	r2, r3
 8003524:	d306      	bcc.n	8003534 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	699a      	ldr	r2, [r3, #24]
 800352a:	8bfb      	ldrh	r3, [r7, #30]
 800352c:	1ad2      	subs	r2, r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	619a      	str	r2, [r3, #24]
 8003532:	e002      	b.n	800353a <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2200      	movs	r2, #0
 8003538:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d123      	bne.n	800358a <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4413      	add	r3, r2
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	b29b      	uxth	r3, r3
 8003554:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800355c:	83bb      	strh	r3, [r7, #28]
 800355e:	8bbb      	ldrh	r3, [r7, #28]
 8003560:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003564:	83bb      	strh	r3, [r7, #28]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	461a      	mov	r2, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	441a      	add	r2, r3
 8003574:	8bbb      	ldrh	r3, [r7, #28]
 8003576:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800357a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800357e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003582:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003586:	b29b      	uxth	r3, r3
 8003588:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800358a:	88fb      	ldrh	r3, [r7, #6]
 800358c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003590:	2b00      	cmp	r3, #0
 8003592:	d01f      	beq.n	80035d4 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	461a      	mov	r2, r3
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ae:	837b      	strh	r3, [r7, #26]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	441a      	add	r2, r3
 80035be:	8b7b      	ldrh	r3, [r7, #26]
 80035c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80035d4:	8bfb      	ldrh	r3, [r7, #30]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 8087 	beq.w	80036ea <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	6959      	ldr	r1, [r3, #20]
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	891a      	ldrh	r2, [r3, #8]
 80035e8:	8bfb      	ldrh	r3, [r7, #30]
 80035ea:	f004 ff72 	bl	80084d2 <USB_ReadPMA>
 80035ee:	e07c      	b.n	80036ea <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	461a      	mov	r2, r3
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	4413      	add	r3, r2
 8003604:	3306      	adds	r3, #6
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	6812      	ldr	r2, [r2, #0]
 800360c:	4413      	add	r3, r2
 800360e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003618:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	699a      	ldr	r2, [r3, #24]
 800361e:	8bfb      	ldrh	r3, [r7, #30]
 8003620:	429a      	cmp	r2, r3
 8003622:	d306      	bcc.n	8003632 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	699a      	ldr	r2, [r3, #24]
 8003628:	8bfb      	ldrh	r3, [r7, #30]
 800362a:	1ad2      	subs	r2, r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	619a      	str	r2, [r3, #24]
 8003630:	e002      	b.n	8003638 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2200      	movs	r2, #0
 8003636:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d123      	bne.n	8003688 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	881b      	ldrh	r3, [r3, #0]
 8003650:	b29b      	uxth	r3, r3
 8003652:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003656:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800365a:	833b      	strh	r3, [r7, #24]
 800365c:	8b3b      	ldrh	r3, [r7, #24]
 800365e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003662:	833b      	strh	r3, [r7, #24]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	461a      	mov	r2, r3
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	441a      	add	r2, r3
 8003672:	8b3b      	ldrh	r3, [r7, #24]
 8003674:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003678:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800367c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003684:	b29b      	uxth	r3, r3
 8003686:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003688:	88fb      	ldrh	r3, [r7, #6]
 800368a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368e:	2b00      	cmp	r3, #0
 8003690:	d11f      	bne.n	80036d2 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ac:	82fb      	strh	r3, [r7, #22]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	461a      	mov	r2, r3
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	441a      	add	r2, r3
 80036bc:	8afb      	ldrh	r3, [r7, #22]
 80036be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80036d2:	8bfb      	ldrh	r3, [r7, #30]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d008      	beq.n	80036ea <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6818      	ldr	r0, [r3, #0]
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	6959      	ldr	r1, [r3, #20]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	895a      	ldrh	r2, [r3, #10]
 80036e4:	8bfb      	ldrh	r3, [r7, #30]
 80036e6:	f004 fef4 	bl	80084d2 <USB_ReadPMA>
    }
  }

  return count;
 80036ea:	8bfb      	ldrh	r3, [r7, #30]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3720      	adds	r7, #32
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b0a4      	sub	sp, #144	; 0x90
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	4613      	mov	r3, r2
 8003700:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 81dd 	beq.w	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003716:	b29b      	uxth	r3, r3
 8003718:	461a      	mov	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4413      	add	r3, r2
 8003722:	3302      	adds	r3, #2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	6812      	ldr	r2, [r2, #0]
 800372a:	4413      	add	r3, r2
 800372c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003736:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82

    if (ep->xfer_len > TxByteNbre)
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	699a      	ldr	r2, [r3, #24]
 800373e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003742:	429a      	cmp	r2, r3
 8003744:	d907      	bls.n	8003756 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	699a      	ldr	r2, [r3, #24]
 800374a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800374e:	1ad2      	subs	r2, r2, r3
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	619a      	str	r2, [r3, #24]
 8003754:	e002      	b.n	800375c <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2200      	movs	r2, #0
 800375a:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	2b00      	cmp	r3, #0
 8003762:	f040 80bb 	bne.w	80038dc <HAL_PCD_EP_DB_Transmit+0x1e8>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	785b      	ldrb	r3, [r3, #1]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d126      	bne.n	80037bc <HAL_PCD_EP_DB_Transmit+0xc8>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800377c:	b29b      	uxth	r3, r3
 800377e:	461a      	mov	r2, r3
 8003780:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003782:	4413      	add	r3, r2
 8003784:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	011a      	lsls	r2, r3, #4
 800378c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800378e:	4413      	add	r3, r2
 8003790:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003794:	67bb      	str	r3, [r7, #120]	; 0x78
 8003796:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	b29b      	uxth	r3, r3
 800379c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037a4:	801a      	strh	r2, [r3, #0]
 80037a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037b8:	801a      	strh	r2, [r3, #0]
 80037ba:	e01a      	b.n	80037f2 <HAL_PCD_EP_DB_Transmit+0xfe>
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	785b      	ldrb	r3, [r3, #1]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d116      	bne.n	80037f2 <HAL_PCD_EP_DB_Transmit+0xfe>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	677b      	str	r3, [r7, #116]	; 0x74
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	461a      	mov	r2, r3
 80037d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037d8:	4413      	add	r3, r2
 80037da:	677b      	str	r3, [r7, #116]	; 0x74
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	011a      	lsls	r2, r3, #4
 80037e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037e4:	4413      	add	r3, r2
 80037e6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037ea:	673b      	str	r3, [r7, #112]	; 0x70
 80037ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037ee:	2200      	movs	r2, #0
 80037f0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	785b      	ldrb	r3, [r3, #1]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d126      	bne.n	800384e <HAL_PCD_EP_DB_Transmit+0x15a>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	66bb      	str	r3, [r7, #104]	; 0x68
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800380e:	b29b      	uxth	r3, r3
 8003810:	461a      	mov	r2, r3
 8003812:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003814:	4413      	add	r3, r2
 8003816:	66bb      	str	r3, [r7, #104]	; 0x68
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	011a      	lsls	r2, r3, #4
 800381e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003820:	4413      	add	r3, r2
 8003822:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003826:	667b      	str	r3, [r7, #100]	; 0x64
 8003828:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	b29b      	uxth	r3, r3
 800382e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003832:	b29a      	uxth	r2, r3
 8003834:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003836:	801a      	strh	r2, [r3, #0]
 8003838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800383a:	881b      	ldrh	r3, [r3, #0]
 800383c:	b29b      	uxth	r3, r3
 800383e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003842:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003846:	b29a      	uxth	r2, r3
 8003848:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800384a:	801a      	strh	r2, [r3, #0]
 800384c:	e017      	b.n	800387e <HAL_PCD_EP_DB_Transmit+0x18a>
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	785b      	ldrb	r3, [r3, #1]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d113      	bne.n	800387e <HAL_PCD_EP_DB_Transmit+0x18a>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800385e:	b29b      	uxth	r3, r3
 8003860:	461a      	mov	r2, r3
 8003862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003864:	4413      	add	r3, r2
 8003866:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	011a      	lsls	r2, r3, #4
 800386e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003870:	4413      	add	r3, r2
 8003872:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003876:	663b      	str	r3, [r7, #96]	; 0x60
 8003878:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800387a:	2200      	movs	r2, #0
 800387c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	4619      	mov	r1, r3
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f007 fe00 	bl	800b48a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800388a:	88fb      	ldrh	r3, [r7, #6]
 800388c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003890:	2b00      	cmp	r3, #0
 8003892:	f000 82f1 	beq.w	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	4413      	add	r3, r2
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038b0:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	461a      	mov	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	441a      	add	r2, r3
 80038c2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80038c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80038ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80038ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	8013      	strh	r3, [r2, #0]
 80038da:	e2cd      	b.n	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80038dc:	88fb      	ldrh	r3, [r7, #6]
 80038de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d021      	beq.n	800392a <HAL_PCD_EP_DB_Transmit+0x236>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	881b      	ldrh	r3, [r3, #0]
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003900:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	461a      	mov	r2, r3
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	441a      	add	r2, r3
 8003912:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003916:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800391a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800391e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003926:	b29b      	uxth	r3, r3
 8003928:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003930:	2b01      	cmp	r3, #1
 8003932:	f040 82a1 	bne.w	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        ep->xfer_buff += TxByteNbre;
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	695a      	ldr	r2, [r3, #20]
 800393a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800393e:	441a      	add	r2, r3
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	69da      	ldr	r2, [r3, #28]
 8003948:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800394c:	441a      	add	r2, r3
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	6a1a      	ldr	r2, [r3, #32]
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	429a      	cmp	r2, r3
 800395c:	d30b      	bcc.n	8003976 <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	6a1a      	ldr	r2, [r3, #32]
 800396a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800396e:	1ad2      	subs	r2, r2, r3
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	621a      	str	r2, [r3, #32]
 8003974:	e017      	b.n	80039a6 <HAL_PCD_EP_DB_Transmit+0x2b2>
        }
        else if (ep->xfer_len_db == 0U)
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d108      	bne.n	8003990 <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxByteNbre;
 800397e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003982:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800398e:	e00a      	b.n	80039a6 <HAL_PCD_EP_DB_Transmit+0x2b2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2200      	movs	r2, #0
 80039a4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	785b      	ldrb	r3, [r3, #1]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d163      	bne.n	8003a76 <HAL_PCD_EP_DB_Transmit+0x382>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039bc:	b29b      	uxth	r3, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039c2:	4413      	add	r3, r2
 80039c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	011a      	lsls	r2, r3, #4
 80039cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039ce:	4413      	add	r3, r2
 80039d0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80039d4:	657b      	str	r3, [r7, #84]	; 0x54
 80039d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d112      	bne.n	8003a04 <HAL_PCD_EP_DB_Transmit+0x310>
 80039de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039ec:	801a      	strh	r2, [r3, #0]
 80039ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039f0:	881b      	ldrh	r3, [r3, #0]
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a00:	801a      	strh	r2, [r3, #0]
 8003a02:	e055      	b.n	8003ab0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a08:	2b3e      	cmp	r3, #62	; 0x3e
 8003a0a:	d817      	bhi.n	8003a3c <HAL_PCD_EP_DB_Transmit+0x348>
 8003a0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a10:	085b      	lsrs	r3, r3, #1
 8003a12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d004      	beq.n	8003a2c <HAL_PCD_EP_DB_Transmit+0x338>
 8003a22:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a26:	3301      	adds	r3, #1
 8003a28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	029b      	lsls	r3, r3, #10
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a38:	801a      	strh	r2, [r3, #0]
 8003a3a:	e039      	b.n	8003ab0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a40:	095b      	lsrs	r3, r3, #5
 8003a42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a4a:	f003 031f 	and.w	r3, r3, #31
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d104      	bne.n	8003a5c <HAL_PCD_EP_DB_Transmit+0x368>
 8003a52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a56:	3b01      	subs	r3, #1
 8003a58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	029b      	lsls	r3, r3, #10
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a72:	801a      	strh	r2, [r3, #0]
 8003a74:	e01c      	b.n	8003ab0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	785b      	ldrb	r3, [r3, #1]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d118      	bne.n	8003ab0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	653b      	str	r3, [r7, #80]	; 0x50
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a92:	4413      	add	r3, r2
 8003a94:	653b      	str	r3, [r7, #80]	; 0x50
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	011a      	lsls	r2, r3, #4
 8003a9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aae:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6818      	ldr	r0, [r3, #0]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	6959      	ldr	r1, [r3, #20]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	891a      	ldrh	r2, [r3, #8]
 8003abc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	f004 fcc2 	bl	800844a <USB_WritePMA>
 8003ac6:	e1d7      	b.n	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	4413      	add	r3, r2
 8003adc:	3306      	adds	r3, #6
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003af0:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82

    if (ep->xfer_len >= TxByteNbre)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	699a      	ldr	r2, [r3, #24]
 8003af8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d307      	bcc.n	8003b10 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxByteNbre;
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	699a      	ldr	r2, [r3, #24]
 8003b04:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003b08:	1ad2      	subs	r2, r2, r3
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	619a      	str	r2, [r3, #24]
 8003b0e:	e002      	b.n	8003b16 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2200      	movs	r2, #0
 8003b14:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f040 80b9 	bne.w	8003c92 <HAL_PCD_EP_DB_Transmit+0x59e>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	785b      	ldrb	r3, [r3, #1]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d126      	bne.n	8003b76 <HAL_PCD_EP_DB_Transmit+0x482>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	461a      	mov	r2, r3
 8003b3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b3c:	4413      	add	r3, r2
 8003b3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	011a      	lsls	r2, r3, #4
 8003b46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b48:	4413      	add	r3, r2
 8003b4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003b4e:	647b      	str	r3, [r7, #68]	; 0x44
 8003b50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b52:	881b      	ldrh	r3, [r3, #0]
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b5e:	801a      	strh	r2, [r3, #0]
 8003b60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b62:	881b      	ldrh	r3, [r3, #0]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b72:	801a      	strh	r2, [r3, #0]
 8003b74:	e01a      	b.n	8003bac <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	785b      	ldrb	r3, [r3, #1]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d116      	bne.n	8003bac <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	643b      	str	r3, [r7, #64]	; 0x40
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	461a      	mov	r2, r3
 8003b90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b92:	4413      	add	r3, r2
 8003b94:	643b      	str	r3, [r7, #64]	; 0x40
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	011a      	lsls	r2, r3, #4
 8003b9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b9e:	4413      	add	r3, r2
 8003ba0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba8:	2200      	movs	r2, #0
 8003baa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	785b      	ldrb	r3, [r3, #1]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d126      	bne.n	8003c08 <HAL_PCD_EP_DB_Transmit+0x514>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	637b      	str	r3, [r7, #52]	; 0x34
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bce:	4413      	add	r3, r2
 8003bd0:	637b      	str	r3, [r7, #52]	; 0x34
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	011a      	lsls	r2, r3, #4
 8003bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bda:	4413      	add	r3, r2
 8003bdc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003be0:	633b      	str	r3, [r7, #48]	; 0x30
 8003be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf0:	801a      	strh	r2, [r3, #0]
 8003bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003bfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c04:	801a      	strh	r2, [r3, #0]
 8003c06:	e017      	b.n	8003c38 <HAL_PCD_EP_DB_Transmit+0x544>
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	785b      	ldrb	r3, [r3, #1]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d113      	bne.n	8003c38 <HAL_PCD_EP_DB_Transmit+0x544>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c1e:	4413      	add	r3, r2
 8003c20:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	011a      	lsls	r2, r3, #4
 8003c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c2a:	4413      	add	r3, r2
 8003c2c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c34:	2200      	movs	r2, #0
 8003c36:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f007 fc23 	bl	800b48a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003c44:	88fb      	ldrh	r3, [r7, #6]
 8003c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f040 8114 	bne.w	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c6a:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	441a      	add	r2, r3
 8003c7a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003c7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	8013      	strh	r3, [r2, #0]
 8003c90:	e0f2      	b.n	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003c92:	88fb      	ldrh	r3, [r7, #6]
 8003c94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d11f      	bne.n	8003cdc <HAL_PCD_EP_DB_Transmit+0x5e8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	4413      	add	r3, r2
 8003caa:	881b      	ldrh	r3, [r3, #0]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb6:	853b      	strh	r3, [r7, #40]	; 0x28
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	441a      	add	r2, r3
 8003cc6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003cc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ccc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	f040 80c8 	bne.w	8003e78 <HAL_PCD_EP_DB_Transmit+0x784>
      {
        ep->xfer_buff += TxByteNbre;
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	695a      	ldr	r2, [r3, #20]
 8003cec:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003cf0:	441a      	add	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	69da      	ldr	r2, [r3, #28]
 8003cfa:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003cfe:	441a      	add	r2, r3
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	6a1a      	ldr	r2, [r3, #32]
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d30b      	bcc.n	8003d28 <HAL_PCD_EP_DB_Transmit+0x634>
        {
          len = ep->maxpacket;
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	6a1a      	ldr	r2, [r3, #32]
 8003d1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d20:	1ad2      	subs	r2, r2, r3
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	621a      	str	r2, [r3, #32]
 8003d26:	e017      	b.n	8003d58 <HAL_PCD_EP_DB_Transmit+0x664>
        }
        else if (ep->xfer_len_db == 0U)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d108      	bne.n	8003d42 <HAL_PCD_EP_DB_Transmit+0x64e>
        {
          len = TxByteNbre;
 8003d30:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003d34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003d40:	e00a      	b.n	8003d58 <HAL_PCD_EP_DB_Transmit+0x664>
        }
        else
        {
          len = ep->xfer_len_db;
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	785b      	ldrb	r3, [r3, #1]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d163      	bne.n	8003e2e <HAL_PCD_EP_DB_Transmit+0x73a>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	623b      	str	r3, [r7, #32]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	461a      	mov	r2, r3
 8003d78:	6a3b      	ldr	r3, [r7, #32]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	623b      	str	r3, [r7, #32]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	011a      	lsls	r2, r3, #4
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	4413      	add	r3, r2
 8003d88:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003d8c:	61fb      	str	r3, [r7, #28]
 8003d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d112      	bne.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x6c8>
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	881b      	ldrh	r3, [r3, #0]
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	801a      	strh	r2, [r3, #0]
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003db0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	801a      	strh	r2, [r3, #0]
 8003dba:	e052      	b.n	8003e62 <HAL_PCD_EP_DB_Transmit+0x76e>
 8003dbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dc0:	2b3e      	cmp	r3, #62	; 0x3e
 8003dc2:	d817      	bhi.n	8003df4 <HAL_PCD_EP_DB_Transmit+0x700>
 8003dc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dc8:	085b      	lsrs	r3, r3, #1
 8003dca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d004      	beq.n	8003de4 <HAL_PCD_EP_DB_Transmit+0x6f0>
 8003dda:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003dde:	3301      	adds	r3, #1
 8003de0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003de4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	029b      	lsls	r3, r3, #10
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	801a      	strh	r2, [r3, #0]
 8003df2:	e036      	b.n	8003e62 <HAL_PCD_EP_DB_Transmit+0x76e>
 8003df4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003dfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e02:	f003 031f 	and.w	r3, r3, #31
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d104      	bne.n	8003e14 <HAL_PCD_EP_DB_Transmit+0x720>
 8003e0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	029b      	lsls	r3, r3, #10
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	801a      	strh	r2, [r3, #0]
 8003e2c:	e019      	b.n	8003e62 <HAL_PCD_EP_DB_Transmit+0x76e>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	785b      	ldrb	r3, [r3, #1]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d115      	bne.n	8003e62 <HAL_PCD_EP_DB_Transmit+0x76e>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e44:	4413      	add	r3, r2
 8003e46:	627b      	str	r3, [r7, #36]	; 0x24
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	011a      	lsls	r2, r3, #4
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	4413      	add	r3, r2
 8003e52:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003e56:	61bb      	str	r3, [r7, #24]
 8003e58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	6959      	ldr	r1, [r3, #20]
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	895a      	ldrh	r2, [r3, #10]
 8003e6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	f004 fae9 	bl	800844a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4413      	add	r3, r2
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e92:	82fb      	strh	r3, [r7, #22]
 8003e94:	8afb      	ldrh	r3, [r7, #22]
 8003e96:	f083 0310 	eor.w	r3, r3, #16
 8003e9a:	82fb      	strh	r3, [r7, #22]
 8003e9c:	8afb      	ldrh	r3, [r7, #22]
 8003e9e:	f083 0320 	eor.w	r3, r3, #32
 8003ea2:	82fb      	strh	r3, [r7, #22]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	441a      	add	r2, r3
 8003eb2:	8afb      	ldrh	r3, [r7, #22]
 8003eb4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003eb8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ebc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3790      	adds	r7, #144	; 0x90
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b087      	sub	sp, #28
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	60f8      	str	r0, [r7, #12]
 8003eda:	607b      	str	r3, [r7, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	817b      	strh	r3, [r7, #10]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003ee4:	897b      	ldrh	r3, [r7, #10]
 8003ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00b      	beq.n	8003f08 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ef0:	897b      	ldrh	r3, [r7, #10]
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	1c5a      	adds	r2, r3, #1
 8003ef8:	4613      	mov	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4413      	add	r3, r2
 8003efe:	00db      	lsls	r3, r3, #3
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	4413      	add	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]
 8003f06:	e009      	b.n	8003f1c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003f08:	897a      	ldrh	r2, [r7, #10]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	4413      	add	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4413      	add	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003f1c:	893b      	ldrh	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d107      	bne.n	8003f32 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2200      	movs	r2, #0
 8003f26:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	80da      	strh	r2, [r3, #6]
 8003f30:	e00b      	b.n	8003f4a <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2201      	movs	r2, #1
 8003f36:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	0c1b      	lsrs	r3, r3, #16
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	371c      	adds	r7, #28
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bc80      	pop	{r7}
 8003f54:	4770      	bx	lr
	...

08003f58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e35c      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d01c      	beq.n	8003fac <HAL_RCC_OscConfig+0x54>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d116      	bne.n	8003fac <HAL_RCC_OscConfig+0x54>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d110      	bne.n	8003fac <HAL_RCC_OscConfig+0x54>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10a      	bne.n	8003fac <HAL_RCC_OscConfig+0x54>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d104      	bne.n	8003fac <HAL_RCC_OscConfig+0x54>
 8003fa2:	f240 1167 	movw	r1, #359	; 0x167
 8003fa6:	48a5      	ldr	r0, [pc, #660]	; (800423c <HAL_RCC_OscConfig+0x2e4>)
 8003fa8:	f7fd f910 	bl	80011cc <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 809a 	beq.w	80040ee <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x88>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fca:	d009      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x88>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fd4:	d004      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x88>
 8003fd6:	f240 116d 	movw	r1, #365	; 0x16d
 8003fda:	4898      	ldr	r0, [pc, #608]	; (800423c <HAL_RCC_OscConfig+0x2e4>)
 8003fdc:	f7fd f8f6 	bl	80011cc <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fe0:	4b97      	ldr	r3, [pc, #604]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f003 030c 	and.w	r3, r3, #12
 8003fe8:	2b04      	cmp	r3, #4
 8003fea:	d00c      	beq.n	8004006 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fec:	4b94      	ldr	r3, [pc, #592]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f003 030c 	and.w	r3, r3, #12
 8003ff4:	2b08      	cmp	r3, #8
 8003ff6:	d112      	bne.n	800401e <HAL_RCC_OscConfig+0xc6>
 8003ff8:	4b91      	ldr	r3, [pc, #580]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004004:	d10b      	bne.n	800401e <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004006:	4b8e      	ldr	r3, [pc, #568]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d06c      	beq.n	80040ec <HAL_RCC_OscConfig+0x194>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d168      	bne.n	80040ec <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e302      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004026:	d106      	bne.n	8004036 <HAL_RCC_OscConfig+0xde>
 8004028:	4a85      	ldr	r2, [pc, #532]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800402a:	4b85      	ldr	r3, [pc, #532]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	e02e      	b.n	8004094 <HAL_RCC_OscConfig+0x13c>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10c      	bne.n	8004058 <HAL_RCC_OscConfig+0x100>
 800403e:	4a80      	ldr	r2, [pc, #512]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004040:	4b7f      	ldr	r3, [pc, #508]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	4a7d      	ldr	r2, [pc, #500]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800404c:	4b7c      	ldr	r3, [pc, #496]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	e01d      	b.n	8004094 <HAL_RCC_OscConfig+0x13c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004060:	d10c      	bne.n	800407c <HAL_RCC_OscConfig+0x124>
 8004062:	4a77      	ldr	r2, [pc, #476]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004064:	4b76      	ldr	r3, [pc, #472]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4a74      	ldr	r2, [pc, #464]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004070:	4b73      	ldr	r3, [pc, #460]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	e00b      	b.n	8004094 <HAL_RCC_OscConfig+0x13c>
 800407c:	4a70      	ldr	r2, [pc, #448]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800407e:	4b70      	ldr	r3, [pc, #448]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	4a6d      	ldr	r2, [pc, #436]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800408a:	4b6d      	ldr	r3, [pc, #436]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004092:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d013      	beq.n	80040c4 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409c:	f7fd fb86 	bl	80017ac <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040a4:	f7fd fb82 	bl	80017ac <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b64      	cmp	r3, #100	; 0x64
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e2b6      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040b6:	4b62      	ldr	r3, [pc, #392]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x14c>
 80040c2:	e014      	b.n	80040ee <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c4:	f7fd fb72 	bl	80017ac <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040cc:	f7fd fb6e 	bl	80017ac <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b64      	cmp	r3, #100	; 0x64
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e2a2      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040de:	4b58      	ldr	r3, [pc, #352]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x174>
 80040ea:	e000      	b.n	80040ee <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d079      	beq.n	80041ee <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <HAL_RCC_OscConfig+0x1bc>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d004      	beq.n	8004114 <HAL_RCC_OscConfig+0x1bc>
 800410a:	f240 11a1 	movw	r1, #417	; 0x1a1
 800410e:	484b      	ldr	r0, [pc, #300]	; (800423c <HAL_RCC_OscConfig+0x2e4>)
 8004110:	f7fd f85c 	bl	80011cc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	2b1f      	cmp	r3, #31
 800411a:	d904      	bls.n	8004126 <HAL_RCC_OscConfig+0x1ce>
 800411c:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8004120:	4846      	ldr	r0, [pc, #280]	; (800423c <HAL_RCC_OscConfig+0x2e4>)
 8004122:	f7fd f853 	bl	80011cc <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004126:	4b46      	ldr	r3, [pc, #280]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f003 030c 	and.w	r3, r3, #12
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00b      	beq.n	800414a <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004132:	4b43      	ldr	r3, [pc, #268]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f003 030c 	and.w	r3, r3, #12
 800413a:	2b08      	cmp	r3, #8
 800413c:	d11c      	bne.n	8004178 <HAL_RCC_OscConfig+0x220>
 800413e:	4b40      	ldr	r3, [pc, #256]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d116      	bne.n	8004178 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800414a:	4b3d      	ldr	r3, [pc, #244]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d005      	beq.n	8004162 <HAL_RCC_OscConfig+0x20a>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d001      	beq.n	8004162 <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e260      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004162:	4937      	ldr	r1, [pc, #220]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004164:	4b36      	ldr	r3, [pc, #216]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	00db      	lsls	r3, r3, #3
 8004172:	4313      	orrs	r3, r2
 8004174:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004176:	e03a      	b.n	80041ee <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d020      	beq.n	80041c2 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004180:	4b30      	ldr	r3, [pc, #192]	; (8004244 <HAL_RCC_OscConfig+0x2ec>)
 8004182:	2201      	movs	r2, #1
 8004184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004186:	f7fd fb11 	bl	80017ac <HAL_GetTick>
 800418a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800418c:	e008      	b.n	80041a0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800418e:	f7fd fb0d 	bl	80017ac <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	2b02      	cmp	r3, #2
 800419a:	d901      	bls.n	80041a0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e241      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a0:	4b27      	ldr	r3, [pc, #156]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d0f0      	beq.n	800418e <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ac:	4924      	ldr	r1, [pc, #144]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 80041ae:	4b24      	ldr	r3, [pc, #144]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	4313      	orrs	r3, r2
 80041be:	600b      	str	r3, [r1, #0]
 80041c0:	e015      	b.n	80041ee <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041c2:	4b20      	ldr	r3, [pc, #128]	; (8004244 <HAL_RCC_OscConfig+0x2ec>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c8:	f7fd faf0 	bl	80017ac <HAL_GetTick>
 80041cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ce:	e008      	b.n	80041e2 <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041d0:	f7fd faec 	bl	80017ac <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e220      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e2:	4b17      	ldr	r3, [pc, #92]	; (8004240 <HAL_RCC_OscConfig+0x2e8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1f0      	bne.n	80041d0 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d048      	beq.n	800428c <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d008      	beq.n	8004214 <HAL_RCC_OscConfig+0x2bc>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d004      	beq.n	8004214 <HAL_RCC_OscConfig+0x2bc>
 800420a:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 800420e:	480b      	ldr	r0, [pc, #44]	; (800423c <HAL_RCC_OscConfig+0x2e4>)
 8004210:	f7fc ffdc 	bl	80011cc <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d021      	beq.n	8004260 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800421c:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <HAL_RCC_OscConfig+0x2f0>)
 800421e:	2201      	movs	r2, #1
 8004220:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004222:	f7fd fac3 	bl	80017ac <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004228:	e010      	b.n	800424c <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800422a:	f7fd fabf 	bl	80017ac <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d909      	bls.n	800424c <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e1f3      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
 800423c:	0800e82c 	.word	0x0800e82c
 8004240:	40021000 	.word	0x40021000
 8004244:	42420000 	.word	0x42420000
 8004248:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800424c:	4b67      	ldr	r3, [pc, #412]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0e8      	beq.n	800422a <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004258:	2001      	movs	r0, #1
 800425a:	f000 fc53 	bl	8004b04 <RCC_Delay>
 800425e:	e015      	b.n	800428c <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004260:	4b63      	ldr	r3, [pc, #396]	; (80043f0 <HAL_RCC_OscConfig+0x498>)
 8004262:	2200      	movs	r2, #0
 8004264:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004266:	f7fd faa1 	bl	80017ac <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800426c:	e008      	b.n	8004280 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800426e:	f7fd fa9d 	bl	80017ac <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e1d1      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004280:	4b5a      	ldr	r3, [pc, #360]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1f0      	bne.n	800426e <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 80c0 	beq.w	800441a <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800429a:	2300      	movs	r3, #0
 800429c:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00c      	beq.n	80042c0 <HAL_RCC_OscConfig+0x368>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d008      	beq.n	80042c0 <HAL_RCC_OscConfig+0x368>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	2b05      	cmp	r3, #5
 80042b4:	d004      	beq.n	80042c0 <HAL_RCC_OscConfig+0x368>
 80042b6:	f240 2111 	movw	r1, #529	; 0x211
 80042ba:	484e      	ldr	r0, [pc, #312]	; (80043f4 <HAL_RCC_OscConfig+0x49c>)
 80042bc:	f7fc ff86 	bl	80011cc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c0:	4b4a      	ldr	r3, [pc, #296]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10d      	bne.n	80042e8 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042cc:	4a47      	ldr	r2, [pc, #284]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 80042ce:	4b47      	ldr	r3, [pc, #284]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d6:	61d3      	str	r3, [r2, #28]
 80042d8:	4b44      	ldr	r3, [pc, #272]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e4:	2301      	movs	r3, #1
 80042e6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e8:	4b43      	ldr	r3, [pc, #268]	; (80043f8 <HAL_RCC_OscConfig+0x4a0>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d118      	bne.n	8004326 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042f4:	4a40      	ldr	r2, [pc, #256]	; (80043f8 <HAL_RCC_OscConfig+0x4a0>)
 80042f6:	4b40      	ldr	r3, [pc, #256]	; (80043f8 <HAL_RCC_OscConfig+0x4a0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004300:	f7fd fa54 	bl	80017ac <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004308:	f7fd fa50 	bl	80017ac <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b64      	cmp	r3, #100	; 0x64
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e184      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431a:	4b37      	ldr	r3, [pc, #220]	; (80043f8 <HAL_RCC_OscConfig+0x4a0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004322:	2b00      	cmp	r3, #0
 8004324:	d0f0      	beq.n	8004308 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d106      	bne.n	800433c <HAL_RCC_OscConfig+0x3e4>
 800432e:	4a2f      	ldr	r2, [pc, #188]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004330:	4b2e      	ldr	r3, [pc, #184]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	6213      	str	r3, [r2, #32]
 800433a:	e02d      	b.n	8004398 <HAL_RCC_OscConfig+0x440>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10c      	bne.n	800435e <HAL_RCC_OscConfig+0x406>
 8004344:	4a29      	ldr	r2, [pc, #164]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004346:	4b29      	ldr	r3, [pc, #164]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	f023 0301 	bic.w	r3, r3, #1
 800434e:	6213      	str	r3, [r2, #32]
 8004350:	4a26      	ldr	r2, [pc, #152]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004352:	4b26      	ldr	r3, [pc, #152]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	f023 0304 	bic.w	r3, r3, #4
 800435a:	6213      	str	r3, [r2, #32]
 800435c:	e01c      	b.n	8004398 <HAL_RCC_OscConfig+0x440>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	2b05      	cmp	r3, #5
 8004364:	d10c      	bne.n	8004380 <HAL_RCC_OscConfig+0x428>
 8004366:	4a21      	ldr	r2, [pc, #132]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004368:	4b20      	ldr	r3, [pc, #128]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 800436a:	6a1b      	ldr	r3, [r3, #32]
 800436c:	f043 0304 	orr.w	r3, r3, #4
 8004370:	6213      	str	r3, [r2, #32]
 8004372:	4a1e      	ldr	r2, [pc, #120]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004374:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	f043 0301 	orr.w	r3, r3, #1
 800437c:	6213      	str	r3, [r2, #32]
 800437e:	e00b      	b.n	8004398 <HAL_RCC_OscConfig+0x440>
 8004380:	4a1a      	ldr	r2, [pc, #104]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004382:	4b1a      	ldr	r3, [pc, #104]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f023 0301 	bic.w	r3, r3, #1
 800438a:	6213      	str	r3, [r2, #32]
 800438c:	4a17      	ldr	r2, [pc, #92]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 800438e:	4b17      	ldr	r3, [pc, #92]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	f023 0304 	bic.w	r3, r3, #4
 8004396:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d015      	beq.n	80043cc <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043a0:	f7fd fa04 	bl	80017ac <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a6:	e00a      	b.n	80043be <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a8:	f7fd fa00 	bl	80017ac <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e132      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <HAL_RCC_OscConfig+0x494>)
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0ee      	beq.n	80043a8 <HAL_RCC_OscConfig+0x450>
 80043ca:	e01d      	b.n	8004408 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043cc:	f7fd f9ee 	bl	80017ac <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043d2:	e013      	b.n	80043fc <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d4:	f7fd f9ea 	bl	80017ac <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d90a      	bls.n	80043fc <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e11c      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000
 80043f0:	42420480 	.word	0x42420480
 80043f4:	0800e82c 	.word	0x0800e82c
 80043f8:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043fc:	4b8b      	ldr	r3, [pc, #556]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1e5      	bne.n	80043d4 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004408:	7dfb      	ldrb	r3, [r7, #23]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d105      	bne.n	800441a <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800440e:	4a87      	ldr	r2, [pc, #540]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 8004410:	4b86      	ldr	r3, [pc, #536]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004418:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00c      	beq.n	800443c <HAL_RCC_OscConfig+0x4e4>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d008      	beq.n	800443c <HAL_RCC_OscConfig+0x4e4>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	2b02      	cmp	r3, #2
 8004430:	d004      	beq.n	800443c <HAL_RCC_OscConfig+0x4e4>
 8004432:	f240 21af 	movw	r1, #687	; 0x2af
 8004436:	487e      	ldr	r0, [pc, #504]	; (8004630 <HAL_RCC_OscConfig+0x6d8>)
 8004438:	f7fc fec8 	bl	80011cc <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 80ee 	beq.w	8004622 <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004446:	4b79      	ldr	r3, [pc, #484]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 030c 	and.w	r3, r3, #12
 800444e:	2b08      	cmp	r3, #8
 8004450:	f000 80ce 	beq.w	80045f0 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	2b02      	cmp	r3, #2
 800445a:	f040 80b2 	bne.w	80045c2 <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d009      	beq.n	800447a <HAL_RCC_OscConfig+0x522>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800446e:	d004      	beq.n	800447a <HAL_RCC_OscConfig+0x522>
 8004470:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8004474:	486e      	ldr	r0, [pc, #440]	; (8004630 <HAL_RCC_OscConfig+0x6d8>)
 8004476:	f7fc fea9 	bl	80011cc <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	2b00      	cmp	r3, #0
 8004480:	d04a      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004486:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800448a:	d045      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004490:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004494:	d040      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800449e:	d03b      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044a8:	d036      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ae:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80044b2:	d031      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80044bc:	d02c      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80044c6:	d027      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044d0:	d022      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80044da:	d01d      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80044e4:	d018      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80044ee:	d013      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80044f8:	d00e      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fe:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8004502:	d009      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 800450c:	d004      	beq.n	8004518 <HAL_RCC_OscConfig+0x5c0>
 800450e:	f240 21b9 	movw	r1, #697	; 0x2b9
 8004512:	4847      	ldr	r0, [pc, #284]	; (8004630 <HAL_RCC_OscConfig+0x6d8>)
 8004514:	f7fc fe5a 	bl	80011cc <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004518:	4b46      	ldr	r3, [pc, #280]	; (8004634 <HAL_RCC_OscConfig+0x6dc>)
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451e:	f7fd f945 	bl	80017ac <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004526:	f7fd f941 	bl	80017ac <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e075      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004538:	4b3c      	ldr	r3, [pc, #240]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1f0      	bne.n	8004526 <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a1b      	ldr	r3, [r3, #32]
 8004548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800454c:	d116      	bne.n	800457c <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <HAL_RCC_OscConfig+0x612>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800455e:	d004      	beq.n	800456a <HAL_RCC_OscConfig+0x612>
 8004560:	f240 21cf 	movw	r1, #719	; 0x2cf
 8004564:	4832      	ldr	r0, [pc, #200]	; (8004630 <HAL_RCC_OscConfig+0x6d8>)
 8004566:	f7fc fe31 	bl	80011cc <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800456a:	4930      	ldr	r1, [pc, #192]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 800456c:	4b2f      	ldr	r3, [pc, #188]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	4313      	orrs	r3, r2
 800457a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800457c:	482b      	ldr	r0, [pc, #172]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 800457e:	4b2b      	ldr	r3, [pc, #172]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a19      	ldr	r1, [r3, #32]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	430b      	orrs	r3, r1
 8004590:	4313      	orrs	r3, r2
 8004592:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004594:	4b27      	ldr	r3, [pc, #156]	; (8004634 <HAL_RCC_OscConfig+0x6dc>)
 8004596:	2201      	movs	r2, #1
 8004598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800459a:	f7fd f907 	bl	80017ac <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a2:	f7fd f903 	bl	80017ac <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e037      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045b4:	4b1d      	ldr	r3, [pc, #116]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d0f0      	beq.n	80045a2 <HAL_RCC_OscConfig+0x64a>
 80045c0:	e02f      	b.n	8004622 <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c2:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <HAL_RCC_OscConfig+0x6dc>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c8:	f7fd f8f0 	bl	80017ac <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045d0:	f7fd f8ec 	bl	80017ac <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e020      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045e2:	4b12      	ldr	r3, [pc, #72]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x678>
 80045ee:	e018      	b.n	8004622 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d101      	bne.n	80045fc <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e013      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045fc:	4b0b      	ldr	r3, [pc, #44]	; (800462c <HAL_RCC_OscConfig+0x6d4>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	429a      	cmp	r2, r3
 800460e:	d106      	bne.n	800461e <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461a:	429a      	cmp	r2, r3
 800461c:	d001      	beq.n	8004622 <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e000      	b.n	8004624 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3718      	adds	r7, #24
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40021000 	.word	0x40021000
 8004630:	0800e82c 	.word	0x0800e82c
 8004634:	42420060 	.word	0x42420060

08004638 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e176      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b00      	cmp	r3, #0
 8004656:	d116      	bne.n	8004686 <HAL_RCC_ClockConfig+0x4e>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d110      	bne.n	8004686 <HAL_RCC_ClockConfig+0x4e>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0304 	and.w	r3, r3, #4
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10a      	bne.n	8004686 <HAL_RCC_ClockConfig+0x4e>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0308 	and.w	r3, r3, #8
 8004678:	2b00      	cmp	r3, #0
 800467a:	d104      	bne.n	8004686 <HAL_RCC_ClockConfig+0x4e>
 800467c:	f44f 714e 	mov.w	r1, #824	; 0x338
 8004680:	4874      	ldr	r0, [pc, #464]	; (8004854 <HAL_RCC_ClockConfig+0x21c>)
 8004682:	f7fc fda3 	bl	80011cc <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00a      	beq.n	80046a2 <HAL_RCC_ClockConfig+0x6a>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d007      	beq.n	80046a2 <HAL_RCC_ClockConfig+0x6a>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b02      	cmp	r3, #2
 8004696:	d004      	beq.n	80046a2 <HAL_RCC_ClockConfig+0x6a>
 8004698:	f240 3139 	movw	r1, #825	; 0x339
 800469c:	486d      	ldr	r0, [pc, #436]	; (8004854 <HAL_RCC_ClockConfig+0x21c>)
 800469e:	f7fc fd95 	bl	80011cc <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046a2:	4b6d      	ldr	r3, [pc, #436]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0207 	and.w	r2, r3, #7
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d210      	bcs.n	80046d2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b0:	4969      	ldr	r1, [pc, #420]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 80046b2:	4b69      	ldr	r3, [pc, #420]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f023 0207 	bic.w	r2, r3, #7
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	4313      	orrs	r3, r2
 80046be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046c0:	4b65      	ldr	r3, [pc, #404]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0207 	and.w	r2, r3, #7
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d001      	beq.n	80046d2 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e133      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d049      	beq.n	8004772 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0304 	and.w	r3, r3, #4
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046ea:	4a5c      	ldr	r2, [pc, #368]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80046ec:	4b5b      	ldr	r3, [pc, #364]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80046f4:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0308 	and.w	r3, r3, #8
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004702:	4a56      	ldr	r2, [pc, #344]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 8004704:	4b55      	ldr	r3, [pc, #340]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800470c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d024      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b80      	cmp	r3, #128	; 0x80
 800471c:	d020      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	2b90      	cmp	r3, #144	; 0x90
 8004724:	d01c      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2ba0      	cmp	r3, #160	; 0xa0
 800472c:	d018      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	2bb0      	cmp	r3, #176	; 0xb0
 8004734:	d014      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2bc0      	cmp	r3, #192	; 0xc0
 800473c:	d010      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	2bd0      	cmp	r3, #208	; 0xd0
 8004744:	d00c      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2be0      	cmp	r3, #224	; 0xe0
 800474c:	d008      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	2bf0      	cmp	r3, #240	; 0xf0
 8004754:	d004      	beq.n	8004760 <HAL_RCC_ClockConfig+0x128>
 8004756:	f240 315f 	movw	r1, #863	; 0x35f
 800475a:	483e      	ldr	r0, [pc, #248]	; (8004854 <HAL_RCC_ClockConfig+0x21c>)
 800475c:	f7fc fd36 	bl	80011cc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004760:	493e      	ldr	r1, [pc, #248]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 8004762:	4b3e      	ldr	r3, [pc, #248]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	4313      	orrs	r3, r2
 8004770:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d051      	beq.n	8004822 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00c      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x168>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d008      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x168>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d004      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x168>
 8004796:	f240 3166 	movw	r1, #870	; 0x366
 800479a:	482e      	ldr	r0, [pc, #184]	; (8004854 <HAL_RCC_ClockConfig+0x21c>)
 800479c:	f7fc fd16 	bl	80011cc <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d107      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047a8:	4b2c      	ldr	r3, [pc, #176]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d115      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e0c0      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047c0:	4b26      	ldr	r3, [pc, #152]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d109      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0b4      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047d0:	4b22      	ldr	r3, [pc, #136]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e0ac      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047e0:	491e      	ldr	r1, [pc, #120]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80047e2:	4b1e      	ldr	r3, [pc, #120]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f023 0203 	bic.w	r2, r3, #3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047f2:	f7fc ffdb 	bl	80017ac <HAL_GetTick>
 80047f6:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047f8:	e00a      	b.n	8004810 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047fa:	f7fc ffd7 	bl	80017ac <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	f241 3288 	movw	r2, #5000	; 0x1388
 8004808:	4293      	cmp	r3, r2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e094      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004810:	4b12      	ldr	r3, [pc, #72]	; (800485c <HAL_RCC_ClockConfig+0x224>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f003 020c 	and.w	r2, r3, #12
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	429a      	cmp	r2, r3
 8004820:	d1eb      	bne.n	80047fa <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004822:	4b0d      	ldr	r3, [pc, #52]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0207 	and.w	r2, r3, #7
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d917      	bls.n	8004860 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004830:	4909      	ldr	r1, [pc, #36]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 8004832:	4b09      	ldr	r3, [pc, #36]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f023 0207 	bic.w	r2, r3, #7
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	4313      	orrs	r3, r2
 800483e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004840:	4b05      	ldr	r3, [pc, #20]	; (8004858 <HAL_RCC_ClockConfig+0x220>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0207 	and.w	r2, r3, #7
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	429a      	cmp	r2, r3
 800484c:	d008      	beq.n	8004860 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e073      	b.n	800493a <HAL_RCC_ClockConfig+0x302>
 8004852:	bf00      	nop
 8004854:	0800e82c 	.word	0x0800e82c
 8004858:	40022000 	.word	0x40022000
 800485c:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b00      	cmp	r3, #0
 800486a:	d025      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d018      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x26e>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800487c:	d013      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x26e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004886:	d00e      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x26e>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004890:	d009      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x26e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800489a:	d004      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x26e>
 800489c:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 80048a0:	4828      	ldr	r0, [pc, #160]	; (8004944 <HAL_RCC_ClockConfig+0x30c>)
 80048a2:	f7fc fc93 	bl	80011cc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048a6:	4928      	ldr	r1, [pc, #160]	; (8004948 <HAL_RCC_ClockConfig+0x310>)
 80048a8:	4b27      	ldr	r3, [pc, #156]	; (8004948 <HAL_RCC_ClockConfig+0x310>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0308 	and.w	r3, r3, #8
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d026      	beq.n	8004912 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d018      	beq.n	80048fe <HAL_RCC_ClockConfig+0x2c6>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048d4:	d013      	beq.n	80048fe <HAL_RCC_ClockConfig+0x2c6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80048de:	d00e      	beq.n	80048fe <HAL_RCC_ClockConfig+0x2c6>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80048e8:	d009      	beq.n	80048fe <HAL_RCC_ClockConfig+0x2c6>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048f2:	d004      	beq.n	80048fe <HAL_RCC_ClockConfig+0x2c6>
 80048f4:	f240 31ab 	movw	r1, #939	; 0x3ab
 80048f8:	4812      	ldr	r0, [pc, #72]	; (8004944 <HAL_RCC_ClockConfig+0x30c>)
 80048fa:	f7fc fc67 	bl	80011cc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048fe:	4912      	ldr	r1, [pc, #72]	; (8004948 <HAL_RCC_ClockConfig+0x310>)
 8004900:	4b11      	ldr	r3, [pc, #68]	; (8004948 <HAL_RCC_ClockConfig+0x310>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4313      	orrs	r3, r2
 8004910:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004912:	f000 f821 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 8004916:	4601      	mov	r1, r0
 8004918:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_RCC_ClockConfig+0x310>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	4a0a      	ldr	r2, [pc, #40]	; (800494c <HAL_RCC_ClockConfig+0x314>)
 8004924:	5cd3      	ldrb	r3, [r2, r3]
 8004926:	fa21 f303 	lsr.w	r3, r1, r3
 800492a:	4a09      	ldr	r2, [pc, #36]	; (8004950 <HAL_RCC_ClockConfig+0x318>)
 800492c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800492e:	4b09      	ldr	r3, [pc, #36]	; (8004954 <HAL_RCC_ClockConfig+0x31c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7fc fc8c 	bl	8001250 <HAL_InitTick>

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	0800e82c 	.word	0x0800e82c
 8004948:	40021000 	.word	0x40021000
 800494c:	0800e998 	.word	0x0800e998
 8004950:	20000000 	.word	0x20000000
 8004954:	20000004 	.word	0x20000004

08004958 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004958:	b490      	push	{r4, r7}
 800495a:	b08a      	sub	sp, #40	; 0x28
 800495c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800495e:	4b2a      	ldr	r3, [pc, #168]	; (8004a08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004960:	1d3c      	adds	r4, r7, #4
 8004962:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004964:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004968:	4b28      	ldr	r3, [pc, #160]	; (8004a0c <HAL_RCC_GetSysClockFreq+0xb4>)
 800496a:	881b      	ldrh	r3, [r3, #0]
 800496c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	61fb      	str	r3, [r7, #28]
 8004972:	2300      	movs	r3, #0
 8004974:	61bb      	str	r3, [r7, #24]
 8004976:	2300      	movs	r3, #0
 8004978:	627b      	str	r3, [r7, #36]	; 0x24
 800497a:	2300      	movs	r3, #0
 800497c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004982:	4b23      	ldr	r3, [pc, #140]	; (8004a10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	f003 030c 	and.w	r3, r3, #12
 800498e:	2b04      	cmp	r3, #4
 8004990:	d002      	beq.n	8004998 <HAL_RCC_GetSysClockFreq+0x40>
 8004992:	2b08      	cmp	r3, #8
 8004994:	d003      	beq.n	800499e <HAL_RCC_GetSysClockFreq+0x46>
 8004996:	e02d      	b.n	80049f4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004998:	4b1e      	ldr	r3, [pc, #120]	; (8004a14 <HAL_RCC_GetSysClockFreq+0xbc>)
 800499a:	623b      	str	r3, [r7, #32]
      break;
 800499c:	e02d      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	0c9b      	lsrs	r3, r3, #18
 80049a2:	f003 030f 	and.w	r3, r3, #15
 80049a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80049aa:	4413      	add	r3, r2
 80049ac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80049b0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d013      	beq.n	80049e4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049bc:	4b14      	ldr	r3, [pc, #80]	; (8004a10 <HAL_RCC_GetSysClockFreq+0xb8>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	0c5b      	lsrs	r3, r3, #17
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80049ca:	4413      	add	r3, r2
 80049cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80049d0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	4a0f      	ldr	r2, [pc, #60]	; (8004a14 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049d6:	fb02 f203 	mul.w	r2, r2, r3
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e0:	627b      	str	r3, [r7, #36]	; 0x24
 80049e2:	e004      	b.n	80049ee <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	4a0c      	ldr	r2, [pc, #48]	; (8004a18 <HAL_RCC_GetSysClockFreq+0xc0>)
 80049e8:	fb02 f303 	mul.w	r3, r2, r3
 80049ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	623b      	str	r3, [r7, #32]
      break;
 80049f2:	e002      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049f4:	4b07      	ldr	r3, [pc, #28]	; (8004a14 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049f6:	623b      	str	r3, [r7, #32]
      break;
 80049f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049fa:	6a3b      	ldr	r3, [r7, #32]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3728      	adds	r7, #40	; 0x28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc90      	pop	{r4, r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	0800e864 	.word	0x0800e864
 8004a0c:	0800e874 	.word	0x0800e874
 8004a10:	40021000 	.word	0x40021000
 8004a14:	007a1200 	.word	0x007a1200
 8004a18:	003d0900 	.word	0x003d0900

08004a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a20:	4b02      	ldr	r3, [pc, #8]	; (8004a2c <HAL_RCC_GetHCLKFreq+0x10>)
 8004a22:	681b      	ldr	r3, [r3, #0]
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr
 8004a2c:	20000000 	.word	0x20000000

08004a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a34:	f7ff fff2 	bl	8004a1c <HAL_RCC_GetHCLKFreq>
 8004a38:	4601      	mov	r1, r0
 8004a3a:	4b05      	ldr	r3, [pc, #20]	; (8004a50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	0a1b      	lsrs	r3, r3, #8
 8004a40:	f003 0307 	and.w	r3, r3, #7
 8004a44:	4a03      	ldr	r2, [pc, #12]	; (8004a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a46:	5cd3      	ldrb	r3, [r2, r3]
 8004a48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40021000 	.word	0x40021000
 8004a54:	0800e9a8 	.word	0x0800e9a8

08004a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a5c:	f7ff ffde 	bl	8004a1c <HAL_RCC_GetHCLKFreq>
 8004a60:	4601      	mov	r1, r0
 8004a62:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	0adb      	lsrs	r3, r3, #11
 8004a68:	f003 0307 	and.w	r3, r3, #7
 8004a6c:	4a03      	ldr	r2, [pc, #12]	; (8004a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a6e:	5cd3      	ldrb	r3, [r2, r3]
 8004a70:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	0800e9a8 	.word	0x0800e9a8

08004a80 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d104      	bne.n	8004a9a <HAL_RCC_GetClockConfig+0x1a>
 8004a90:	f240 5123 	movw	r1, #1315	; 0x523
 8004a94:	4818      	ldr	r0, [pc, #96]	; (8004af8 <HAL_RCC_GetClockConfig+0x78>)
 8004a96:	f7fc fb99 	bl	80011cc <assert_failed>
  assert_param(pFLatency != NULL);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d104      	bne.n	8004aaa <HAL_RCC_GetClockConfig+0x2a>
 8004aa0:	f240 5124 	movw	r1, #1316	; 0x524
 8004aa4:	4814      	ldr	r0, [pc, #80]	; (8004af8 <HAL_RCC_GetClockConfig+0x78>)
 8004aa6:	f7fc fb91 	bl	80011cc <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	220f      	movs	r2, #15
 8004aae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ab0:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_RCC_GetClockConfig+0x7c>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f003 0203 	and.w	r2, r3, #3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004abc:	4b0f      	ldr	r3, [pc, #60]	; (8004afc <HAL_RCC_GetClockConfig+0x7c>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ac8:	4b0c      	ldr	r3, [pc, #48]	; (8004afc <HAL_RCC_GetClockConfig+0x7c>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004ad4:	4b09      	ldr	r3, [pc, #36]	; (8004afc <HAL_RCC_GetClockConfig+0x7c>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	08db      	lsrs	r3, r3, #3
 8004ada:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ae2:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <HAL_RCC_GetClockConfig+0x80>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0207 	and.w	r2, r3, #7
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004aee:	bf00      	nop
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	0800e82c 	.word	0x0800e82c
 8004afc:	40021000 	.word	0x40021000
 8004b00:	40022000 	.word	0x40022000

08004b04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b0c:	4b0a      	ldr	r3, [pc, #40]	; (8004b38 <RCC_Delay+0x34>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a0a      	ldr	r2, [pc, #40]	; (8004b3c <RCC_Delay+0x38>)
 8004b12:	fba2 2303 	umull	r2, r3, r2, r3
 8004b16:	0a5b      	lsrs	r3, r3, #9
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	fb02 f303 	mul.w	r3, r2, r3
 8004b1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b20:	bf00      	nop
  }
  while (Delay --);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	1e5a      	subs	r2, r3, #1
 8004b26:	60fa      	str	r2, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1f9      	bne.n	8004b20 <RCC_Delay+0x1c>
}
 8004b2c:	bf00      	nop
 8004b2e:	3714      	adds	r7, #20
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bc80      	pop	{r7}
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	20000000 	.word	0x20000000
 8004b3c:	10624dd3 	.word	0x10624dd3

08004b40 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10f      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d109      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d103      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004b74:	216c      	movs	r1, #108	; 0x6c
 8004b76:	4873      	ldr	r0, [pc, #460]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004b78:	f7fc fb28 	bl	80011cc <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0301 	and.w	r3, r3, #1
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 8095 	beq.w	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    FlagStatus pwrclkchanged = RESET;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	75fb      	strb	r3, [r7, #23]

    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d012      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b9e:	d00d      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ba8:	d008      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bb2:	d003      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004bb4:	2174      	movs	r1, #116	; 0x74
 8004bb6:	4863      	ldr	r0, [pc, #396]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004bb8:	f7fc fb08 	bl	80011cc <assert_failed>

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bbc:	4b62      	ldr	r3, [pc, #392]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10d      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc8:	4a5f      	ldr	r2, [pc, #380]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004bca:	4b5f      	ldr	r3, [pc, #380]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	61d3      	str	r3, [r2, #28]
 8004bd4:	4b5c      	ldr	r3, [pc, #368]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004bd6:	69db      	ldr	r3, [r3, #28]
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be0:	2301      	movs	r3, #1
 8004be2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be4:	4b59      	ldr	r3, [pc, #356]	; (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d118      	bne.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bf0:	4a56      	ldr	r2, [pc, #344]	; (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004bf2:	4b56      	ldr	r3, [pc, #344]	; (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bfc:	f7fc fdd6 	bl	80017ac <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c02:	e008      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c04:	f7fc fdd2 	bl	80017ac <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b64      	cmp	r3, #100	; 0x64
 8004c10:	d901      	bls.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e092      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c16:	4b4d      	ldr	r3, [pc, #308]	; (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c22:	4b49      	ldr	r3, [pc, #292]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d02e      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d027      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c40:	4b41      	ldr	r3, [pc, #260]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c4a:	4b41      	ldr	r3, [pc, #260]	; (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c50:	4b3f      	ldr	r3, [pc, #252]	; (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c56:	4a3c      	ldr	r2, [pc, #240]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d014      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c66:	f7fc fda1 	bl	80017ac <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c6c:	e00a      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c6e:	f7fc fd9d 	bl	80017ac <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e05b      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c84:	4b30      	ldr	r3, [pc, #192]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ee      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c90:	492d      	ldr	r1, [pc, #180]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c92:	4b2d      	ldr	r3, [pc, #180]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ca2:	7dfb      	ldrb	r3, [r7, #23]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d105      	bne.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ca8:	4a27      	ldr	r2, [pc, #156]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004caa:	4b27      	ldr	r3, [pc, #156]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cb2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d01f      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d012      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cd0:	d00d      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cda:	d008      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004ce4:	d003      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004ce6:	21b9      	movs	r1, #185	; 0xb9
 8004ce8:	4816      	ldr	r0, [pc, #88]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004cea:	f7fc fa6f 	bl	80011cc <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cee:	4916      	ldr	r1, [pc, #88]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004cf0:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0310 	and.w	r3, r3, #16
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d016      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d14:	d008      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d004      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d1e:	f240 1115 	movw	r1, #277	; 0x115
 8004d22:	4808      	ldr	r0, [pc, #32]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004d24:	f7fc fa52 	bl	80011cc <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d28:	4907      	ldr	r1, [pc, #28]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d2a:	4b07      	ldr	r3, [pc, #28]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	0800e878 	.word	0x0800e878
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	40007000 	.word	0x40007000
 8004d50:	42420440 	.word	0x42420440

08004d54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e093      	b.n	8004e8e <HAL_TIM_Base_Init+0x13a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a4b      	ldr	r2, [pc, #300]	; (8004e98 <HAL_TIM_Base_Init+0x144>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d013      	beq.n	8004d98 <HAL_TIM_Base_Init+0x44>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d78:	d00e      	beq.n	8004d98 <HAL_TIM_Base_Init+0x44>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a47      	ldr	r2, [pc, #284]	; (8004e9c <HAL_TIM_Base_Init+0x148>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d009      	beq.n	8004d98 <HAL_TIM_Base_Init+0x44>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a45      	ldr	r2, [pc, #276]	; (8004ea0 <HAL_TIM_Base_Init+0x14c>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d004      	beq.n	8004d98 <HAL_TIM_Base_Init+0x44>
 8004d8e:	f240 1113 	movw	r1, #275	; 0x113
 8004d92:	4844      	ldr	r0, [pc, #272]	; (8004ea4 <HAL_TIM_Base_Init+0x150>)
 8004d94:	f7fc fa1a 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d014      	beq.n	8004dca <HAL_TIM_Base_Init+0x76>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	2b10      	cmp	r3, #16
 8004da6:	d010      	beq.n	8004dca <HAL_TIM_Base_Init+0x76>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2b20      	cmp	r3, #32
 8004dae:	d00c      	beq.n	8004dca <HAL_TIM_Base_Init+0x76>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b40      	cmp	r3, #64	; 0x40
 8004db6:	d008      	beq.n	8004dca <HAL_TIM_Base_Init+0x76>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	2b60      	cmp	r3, #96	; 0x60
 8004dbe:	d004      	beq.n	8004dca <HAL_TIM_Base_Init+0x76>
 8004dc0:	f44f 718a 	mov.w	r1, #276	; 0x114
 8004dc4:	4837      	ldr	r0, [pc, #220]	; (8004ea4 <HAL_TIM_Base_Init+0x150>)
 8004dc6:	f7fc fa01 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00e      	beq.n	8004df0 <HAL_TIM_Base_Init+0x9c>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dda:	d009      	beq.n	8004df0 <HAL_TIM_Base_Init+0x9c>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de4:	d004      	beq.n	8004df0 <HAL_TIM_Base_Init+0x9c>
 8004de6:	f240 1115 	movw	r1, #277	; 0x115
 8004dea:	482e      	ldr	r0, [pc, #184]	; (8004ea4 <HAL_TIM_Base_Init+0x150>)
 8004dec:	f7fc f9ee 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d008      	beq.n	8004e0a <HAL_TIM_Base_Init+0xb6>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	2b80      	cmp	r3, #128	; 0x80
 8004dfe:	d004      	beq.n	8004e0a <HAL_TIM_Base_Init+0xb6>
 8004e00:	f44f 718b 	mov.w	r1, #278	; 0x116
 8004e04:	4827      	ldr	r0, [pc, #156]	; (8004ea4 <HAL_TIM_Base_Init+0x150>)
 8004e06:	f7fc f9e1 	bl	80011cc <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d106      	bne.n	8004e24 <HAL_TIM_Base_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f842 	bl	8004ea8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	3304      	adds	r3, #4
 8004e34:	4619      	mov	r1, r3
 8004e36:	4610      	mov	r0, r2
 8004e38:	f000 f9d8 	bl	80051ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3708      	adds	r7, #8
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40012c00 	.word	0x40012c00
 8004e9c:	40000400 	.word	0x40000400
 8004ea0:	40000800 	.word	0x40000800
 8004ea4:	0800e8c8 	.word	0x0800e8c8

08004ea8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bc80      	pop	{r7}
 8004eb8:	4770      	bx	lr
	...

08004ebc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a2e      	ldr	r2, [pc, #184]	; (8004f84 <HAL_TIM_Base_Start_IT+0xc8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d013      	beq.n	8004ef6 <HAL_TIM_Base_Start_IT+0x3a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed6:	d00e      	beq.n	8004ef6 <HAL_TIM_Base_Start_IT+0x3a>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a2a      	ldr	r2, [pc, #168]	; (8004f88 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d009      	beq.n	8004ef6 <HAL_TIM_Base_Start_IT+0x3a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a29      	ldr	r2, [pc, #164]	; (8004f8c <HAL_TIM_Base_Start_IT+0xd0>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d004      	beq.n	8004ef6 <HAL_TIM_Base_Start_IT+0x3a>
 8004eec:	f240 11cf 	movw	r1, #463	; 0x1cf
 8004ef0:	4827      	ldr	r0, [pc, #156]	; (8004f90 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ef2:	f7fc f96b 	bl	80011cc <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d001      	beq.n	8004f06 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e03a      	b.n	8004f7c <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2202      	movs	r2, #2
 8004f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	68d2      	ldr	r2, [r2, #12]
 8004f18:	f042 0201 	orr.w	r2, r2, #1
 8004f1c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a18      	ldr	r2, [pc, #96]	; (8004f84 <HAL_TIM_Base_Start_IT+0xc8>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d00e      	beq.n	8004f46 <HAL_TIM_Base_Start_IT+0x8a>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f30:	d009      	beq.n	8004f46 <HAL_TIM_Base_Start_IT+0x8a>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a14      	ldr	r2, [pc, #80]	; (8004f88 <HAL_TIM_Base_Start_IT+0xcc>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d004      	beq.n	8004f46 <HAL_TIM_Base_Start_IT+0x8a>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a12      	ldr	r2, [pc, #72]	; (8004f8c <HAL_TIM_Base_Start_IT+0xd0>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d111      	bne.n	8004f6a <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2b06      	cmp	r3, #6
 8004f56:	d010      	beq.n	8004f7a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	6812      	ldr	r2, [r2, #0]
 8004f60:	6812      	ldr	r2, [r2, #0]
 8004f62:	f042 0201 	orr.w	r2, r2, #1
 8004f66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f68:	e007      	b.n	8004f7a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6812      	ldr	r2, [r2, #0]
 8004f72:	6812      	ldr	r2, [r2, #0]
 8004f74:	f042 0201 	orr.w	r2, r2, #1
 8004f78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	40012c00 	.word	0x40012c00
 8004f88:	40000400 	.word	0x40000400
 8004f8c:	40000800 	.word	0x40000800
 8004f90:	0800e8c8 	.word	0x0800e8c8

08004f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d122      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d11b      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0202 	mvn.w	r2, #2
 8004fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f8ed 	bl	80051b6 <HAL_TIM_IC_CaptureCallback>
 8004fdc:	e005      	b.n	8004fea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f8e0 	bl	80051a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 f8ef 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b04      	cmp	r3, #4
 8004ffc:	d122      	bne.n	8005044 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b04      	cmp	r3, #4
 800500a:	d11b      	bne.n	8005044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0204 	mvn.w	r2, #4
 8005014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f8c3 	bl	80051b6 <HAL_TIM_IC_CaptureCallback>
 8005030:	e005      	b.n	800503e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f8b6 	bl	80051a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f8c5 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	2b08      	cmp	r3, #8
 8005050:	d122      	bne.n	8005098 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f003 0308 	and.w	r3, r3, #8
 800505c:	2b08      	cmp	r3, #8
 800505e:	d11b      	bne.n	8005098 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f06f 0208 	mvn.w	r2, #8
 8005068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2204      	movs	r2, #4
 800506e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d003      	beq.n	8005086 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f899 	bl	80051b6 <HAL_TIM_IC_CaptureCallback>
 8005084:	e005      	b.n	8005092 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f88c 	bl	80051a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 f89b 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f003 0310 	and.w	r3, r3, #16
 80050a2:	2b10      	cmp	r3, #16
 80050a4:	d122      	bne.n	80050ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b10      	cmp	r3, #16
 80050b2:	d11b      	bne.n	80050ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0210 	mvn.w	r2, #16
 80050bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2208      	movs	r2, #8
 80050c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f86f 	bl	80051b6 <HAL_TIM_IC_CaptureCallback>
 80050d8:	e005      	b.n	80050e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f862 	bl	80051a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f871 	bl	80051c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d10e      	bne.n	8005118 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b01      	cmp	r3, #1
 8005106:	d107      	bne.n	8005118 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f06f 0201 	mvn.w	r2, #1
 8005110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc f844 	bl	80011a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005122:	2b80      	cmp	r3, #128	; 0x80
 8005124:	d10e      	bne.n	8005144 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005130:	2b80      	cmp	r3, #128	; 0x80
 8005132:	d107      	bne.n	8005144 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800513c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f8bf 	bl	80052c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800514e:	2b40      	cmp	r3, #64	; 0x40
 8005150:	d10e      	bne.n	8005170 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800515c:	2b40      	cmp	r3, #64	; 0x40
 800515e:	d107      	bne.n	8005170 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f835 	bl	80051da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	f003 0320 	and.w	r3, r3, #32
 800517a:	2b20      	cmp	r3, #32
 800517c:	d10e      	bne.n	800519c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f003 0320 	and.w	r3, r3, #32
 8005188:	2b20      	cmp	r3, #32
 800518a:	d107      	bne.n	800519c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f06f 0220 	mvn.w	r2, #32
 8005194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f88a 	bl	80052b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800519c:	bf00      	nop
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bc80      	pop	{r7}
 80051b4:	4770      	bx	lr

080051b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc80      	pop	{r7}
 80051d8:	4770      	bx	lr

080051da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bc80      	pop	{r7}
 80051ea:	4770      	bx	lr

080051ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a29      	ldr	r2, [pc, #164]	; (80052a4 <TIM_Base_SetConfig+0xb8>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d00b      	beq.n	800521c <TIM_Base_SetConfig+0x30>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800520a:	d007      	beq.n	800521c <TIM_Base_SetConfig+0x30>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a26      	ldr	r2, [pc, #152]	; (80052a8 <TIM_Base_SetConfig+0xbc>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d003      	beq.n	800521c <TIM_Base_SetConfig+0x30>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a25      	ldr	r2, [pc, #148]	; (80052ac <TIM_Base_SetConfig+0xc0>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d108      	bne.n	800522e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a1c      	ldr	r2, [pc, #112]	; (80052a4 <TIM_Base_SetConfig+0xb8>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00b      	beq.n	800524e <TIM_Base_SetConfig+0x62>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523c:	d007      	beq.n	800524e <TIM_Base_SetConfig+0x62>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a19      	ldr	r2, [pc, #100]	; (80052a8 <TIM_Base_SetConfig+0xbc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d003      	beq.n	800524e <TIM_Base_SetConfig+0x62>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a18      	ldr	r2, [pc, #96]	; (80052ac <TIM_Base_SetConfig+0xc0>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d108      	bne.n	8005260 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4313      	orrs	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a07      	ldr	r2, [pc, #28]	; (80052a4 <TIM_Base_SetConfig+0xb8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d103      	bne.n	8005294 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	691a      	ldr	r2, [r3, #16]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	615a      	str	r2, [r3, #20]
}
 800529a:	bf00      	nop
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	bc80      	pop	{r7}
 80052a2:	4770      	bx	lr
 80052a4:	40012c00 	.word	0x40012c00
 80052a8:	40000400 	.word	0x40000400
 80052ac:	40000800 	.word	0x40000800

080052b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr

080052c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr

080052d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e092      	b.n	800540c <HAL_UART_Init+0x138>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d02c      	beq.n	8005348 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a48      	ldr	r2, [pc, #288]	; (8005414 <HAL_UART_Init+0x140>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d00e      	beq.n	8005316 <HAL_UART_Init+0x42>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a46      	ldr	r2, [pc, #280]	; (8005418 <HAL_UART_Init+0x144>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d009      	beq.n	8005316 <HAL_UART_Init+0x42>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a45      	ldr	r2, [pc, #276]	; (800541c <HAL_UART_Init+0x148>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d004      	beq.n	8005316 <HAL_UART_Init+0x42>
 800530c:	f44f 71b6 	mov.w	r1, #364	; 0x16c
 8005310:	4843      	ldr	r0, [pc, #268]	; (8005420 <HAL_UART_Init+0x14c>)
 8005312:	f7fb ff5b 	bl	80011cc <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d028      	beq.n	8005370 <HAL_UART_Init+0x9c>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005326:	d023      	beq.n	8005370 <HAL_UART_Init+0x9c>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005330:	d01e      	beq.n	8005370 <HAL_UART_Init+0x9c>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800533a:	d019      	beq.n	8005370 <HAL_UART_Init+0x9c>
 800533c:	f240 116d 	movw	r1, #365	; 0x16d
 8005340:	4837      	ldr	r0, [pc, #220]	; (8005420 <HAL_UART_Init+0x14c>)
 8005342:	f7fb ff43 	bl	80011cc <assert_failed>
 8005346:	e013      	b.n	8005370 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a31      	ldr	r2, [pc, #196]	; (8005414 <HAL_UART_Init+0x140>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d00e      	beq.n	8005370 <HAL_UART_Init+0x9c>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a30      	ldr	r2, [pc, #192]	; (8005418 <HAL_UART_Init+0x144>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d009      	beq.n	8005370 <HAL_UART_Init+0x9c>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a2e      	ldr	r2, [pc, #184]	; (800541c <HAL_UART_Init+0x148>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d004      	beq.n	8005370 <HAL_UART_Init+0x9c>
 8005366:	f240 1171 	movw	r1, #369	; 0x171
 800536a:	482d      	ldr	r0, [pc, #180]	; (8005420 <HAL_UART_Init+0x14c>)
 800536c:	f7fb ff2e 	bl	80011cc <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d009      	beq.n	800538c <HAL_UART_Init+0xb8>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005380:	d004      	beq.n	800538c <HAL_UART_Init+0xb8>
 8005382:	f240 1173 	movw	r1, #371	; 0x173
 8005386:	4826      	ldr	r0, [pc, #152]	; (8005420 <HAL_UART_Init+0x14c>)
 8005388:	f7fb ff20 	bl	80011cc <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b00      	cmp	r3, #0
 8005396:	d106      	bne.n	80053a6 <HAL_UART_Init+0xd2>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f7fc f89d 	bl	80014e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2224      	movs	r2, #36	; 0x24
 80053aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	6812      	ldr	r2, [r2, #0]
 80053b6:	68d2      	ldr	r2, [r2, #12]
 80053b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053bc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fd74 	bl	8005eac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6812      	ldr	r2, [r2, #0]
 80053cc:	6912      	ldr	r2, [r2, #16]
 80053ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053d2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6812      	ldr	r2, [r2, #0]
 80053dc:	6952      	ldr	r2, [r2, #20]
 80053de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053e2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6812      	ldr	r2, [r2, #0]
 80053ec:	68d2      	ldr	r2, [r2, #12]
 80053ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053f2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2220      	movs	r2, #32
 80053fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2220      	movs	r2, #32
 8005406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40013800 	.word	0x40013800
 8005418:	40004400 	.word	0x40004400
 800541c:	40004800 	.word	0x40004800
 8005420:	0800e900 	.word	0x0800e900

08005424 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	4613      	mov	r3, r2
 8005430:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b20      	cmp	r3, #32
 800543c:	d153      	bne.n	80054e6 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <HAL_UART_Transmit_DMA+0x26>
 8005444:	88fb      	ldrh	r3, [r7, #6]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e04c      	b.n	80054e8 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005454:	2b01      	cmp	r3, #1
 8005456:	d101      	bne.n	800545c <HAL_UART_Transmit_DMA+0x38>
 8005458:	2302      	movs	r3, #2
 800545a:	e045      	b.n	80054e8 <HAL_UART_Transmit_DMA+0xc4>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	88fa      	ldrh	r2, [r7, #6]
 800546e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	88fa      	ldrh	r2, [r7, #6]
 8005474:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2221      	movs	r2, #33	; 0x21
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005488:	4a19      	ldr	r2, [pc, #100]	; (80054f0 <HAL_UART_Transmit_DMA+0xcc>)
 800548a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005490:	4a18      	ldr	r2, [pc, #96]	; (80054f4 <HAL_UART_Transmit_DMA+0xd0>)
 8005492:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005498:	4a17      	ldr	r2, [pc, #92]	; (80054f8 <HAL_UART_Transmit_DMA+0xd4>)
 800549a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a0:	2200      	movs	r2, #0
 80054a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80054a4:	f107 0308 	add.w	r3, r7, #8
 80054a8:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	6819      	ldr	r1, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	3304      	adds	r3, #4
 80054b8:	461a      	mov	r2, r3
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	f7fc fb8c 	bl	8001bd8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054c8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	6812      	ldr	r2, [r2, #0]
 80054da:	6952      	ldr	r2, [r2, #20]
 80054dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054e0:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80054e2:	2300      	movs	r3, #0
 80054e4:	e000      	b.n	80054e8 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80054e6:	2302      	movs	r3, #2
  }
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3718      	adds	r7, #24
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	0800594f 	.word	0x0800594f
 80054f4:	080059a1 	.word	0x080059a1
 80054f8:	08005a89 	.word	0x08005a89

080054fc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b086      	sub	sp, #24
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	4613      	mov	r3, r2
 8005508:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b20      	cmp	r3, #32
 8005514:	d13c      	bne.n	8005590 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800551c:	88fb      	ldrh	r3, [r7, #6]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e035      	b.n	8005592 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005530:	2302      	movs	r3, #2
 8005532:	e02e      	b.n	8005592 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2201      	movs	r2, #1
 8005540:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005542:	88fb      	ldrh	r3, [r7, #6]
 8005544:	461a      	mov	r2, r3
 8005546:	68b9      	ldr	r1, [r7, #8]
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 fae7 	bl	8005b1c <UART_Start_Receive_DMA>
 800554e:	4603      	mov	r3, r0
 8005550:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005552:	7dfb      	ldrb	r3, [r7, #23]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d119      	bne.n	800558c <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555c:	2b01      	cmp	r3, #1
 800555e:	d113      	bne.n	8005588 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005560:	2300      	movs	r3, #0
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	613b      	str	r3, [r7, #16]
 8005574:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	6812      	ldr	r2, [r2, #0]
 800557e:	68d2      	ldr	r2, [r2, #12]
 8005580:	f042 0210 	orr.w	r2, r2, #16
 8005584:	60da      	str	r2, [r3, #12]
 8005586:	e001      	b.n	800558c <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 800558c:	7dfb      	ldrb	r3, [r7, #23]
 800558e:	e000      	b.n	8005592 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
  }
}
 8005592:	4618      	mov	r0, r3
 8005594:	3718      	adds	r7, #24
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
	...

0800559c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b08a      	sub	sp, #40	; 0x28
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80055bc:	2300      	movs	r3, #0
 80055be:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c6:	f003 030f 	and.w	r3, r3, #15
 80055ca:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10d      	bne.n	80055ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d4:	f003 0320 	and.w	r3, r3, #32
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d008      	beq.n	80055ee <HAL_UART_IRQHandler+0x52>
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fbb7 	bl	8005d5a <UART_Receive_IT>
      return;
 80055ec:	e17c      	b.n	80058e8 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 80b1 	beq.w	8005758 <HAL_UART_IRQHandler+0x1bc>
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	f003 0301 	and.w	r3, r3, #1
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d105      	bne.n	800560c <HAL_UART_IRQHandler+0x70>
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 80a6 	beq.w	8005758 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00a      	beq.n	800562c <HAL_UART_IRQHandler+0x90>
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561c:	2b00      	cmp	r3, #0
 800561e:	d005      	beq.n	800562c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005624:	f043 0201 	orr.w	r2, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00a      	beq.n	800564c <HAL_UART_IRQHandler+0xb0>
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d005      	beq.n	800564c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	f043 0202 	orr.w	r2, r3, #2
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800564c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00a      	beq.n	800566c <HAL_UART_IRQHandler+0xd0>
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d005      	beq.n	800566c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005664:	f043 0204 	orr.w	r2, r3, #4
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800566c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566e:	f003 0308 	and.w	r3, r3, #8
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00f      	beq.n	8005696 <HAL_UART_IRQHandler+0xfa>
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	f003 0320 	and.w	r3, r3, #32
 800567c:	2b00      	cmp	r3, #0
 800567e:	d104      	bne.n	800568a <HAL_UART_IRQHandler+0xee>
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d005      	beq.n	8005696 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568e:	f043 0208 	orr.w	r2, r3, #8
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	2b00      	cmp	r3, #0
 800569c:	f000 811f 	beq.w	80058de <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	f003 0320 	and.w	r3, r3, #32
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d007      	beq.n	80056ba <HAL_UART_IRQHandler+0x11e>
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	f003 0320 	and.w	r3, r3, #32
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 fb50 	bl	8005d5a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	bf14      	ite	ne
 80056c8:	2301      	movne	r3, #1
 80056ca:	2300      	moveq	r3, #0
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d102      	bne.n	80056e2 <HAL_UART_IRQHandler+0x146>
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d031      	beq.n	8005746 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fa93 	bl	8005c0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d023      	beq.n	800573e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6812      	ldr	r2, [r2, #0]
 80056fe:	6952      	ldr	r2, [r2, #20]
 8005700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005704:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570a:	2b00      	cmp	r3, #0
 800570c:	d013      	beq.n	8005736 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005712:	4a77      	ldr	r2, [pc, #476]	; (80058f0 <HAL_UART_IRQHandler+0x354>)
 8005714:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571a:	4618      	mov	r0, r3
 800571c:	f7fc fb04 	bl	8001d28 <HAL_DMA_Abort_IT>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d016      	beq.n	8005754 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005730:	4610      	mov	r0, r2
 8005732:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005734:	e00e      	b.n	8005754 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f900 	bl	800593c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800573c:	e00a      	b.n	8005754 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f8fc 	bl	800593c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005744:	e006      	b.n	8005754 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f8f8 	bl	800593c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005752:	e0c4      	b.n	80058de <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005754:	bf00      	nop
    return;
 8005756:	e0c2      	b.n	80058de <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575c:	2b01      	cmp	r3, #1
 800575e:	f040 80a1 	bne.w	80058a4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005764:	f003 0310 	and.w	r3, r3, #16
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 809b 	beq.w	80058a4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	f003 0310 	and.w	r3, r3, #16
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 8095 	beq.w	80058a4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800577a:	2300      	movs	r3, #0
 800577c:	60fb      	str	r3, [r7, #12]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	60fb      	str	r3, [r7, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	60fb      	str	r3, [r7, #12]
 800578e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579a:	2b00      	cmp	r3, #0
 800579c:	d04e      	beq.n	800583c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 80057a8:	8a7b      	ldrh	r3, [r7, #18]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 8099 	beq.w	80058e2 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057b4:	8a7a      	ldrh	r2, [r7, #18]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	f080 8093 	bcs.w	80058e2 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8a7a      	ldrh	r2, [r7, #18]
 80057c0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	2b20      	cmp	r3, #32
 80057ca:	d02b      	beq.n	8005824 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	6812      	ldr	r2, [r2, #0]
 80057d4:	68d2      	ldr	r2, [r2, #12]
 80057d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057da:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	6812      	ldr	r2, [r2, #0]
 80057e4:	6952      	ldr	r2, [r2, #20]
 80057e6:	f022 0201 	bic.w	r2, r2, #1
 80057ea:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6812      	ldr	r2, [r2, #0]
 80057f4:	6952      	ldr	r2, [r2, #20]
 80057f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057fa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2220      	movs	r2, #32
 8005800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	6812      	ldr	r2, [r2, #0]
 8005812:	68d2      	ldr	r2, [r2, #12]
 8005814:	f022 0210 	bic.w	r2, r2, #16
 8005818:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581e:	4618      	mov	r0, r3
 8005820:	f7fc fa48 	bl	8001cb4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800582c:	b29b      	uxth	r3, r3
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	b29b      	uxth	r3, r3
 8005832:	4619      	mov	r1, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f006 f8fb 	bl	800ba30 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800583a:	e052      	b.n	80058e2 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005844:	b29b      	uxth	r3, r3
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800584e:	b29b      	uxth	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d048      	beq.n	80058e6 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005854:	8a3b      	ldrh	r3, [r7, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d045      	beq.n	80058e6 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6812      	ldr	r2, [r2, #0]
 8005862:	68d2      	ldr	r2, [r2, #12]
 8005864:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005868:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6812      	ldr	r2, [r2, #0]
 8005872:	6952      	ldr	r2, [r2, #20]
 8005874:	f022 0201 	bic.w	r2, r2, #1
 8005878:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2220      	movs	r2, #32
 800587e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6812      	ldr	r2, [r2, #0]
 8005890:	68d2      	ldr	r2, [r2, #12]
 8005892:	f022 0210 	bic.w	r2, r2, #16
 8005896:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005898:	8a3b      	ldrh	r3, [r7, #16]
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f006 f8c7 	bl	800ba30 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80058a2:	e020      	b.n	80058e6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d008      	beq.n	80058c0 <HAL_UART_IRQHandler+0x324>
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 f9e8 	bl	8005c8e <UART_Transmit_IT>
    return;
 80058be:	e013      	b.n	80058e8 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00e      	beq.n	80058e8 <HAL_UART_IRQHandler+0x34c>
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d009      	beq.n	80058e8 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 fa28 	bl	8005d2a <UART_EndTransmit_IT>
    return;
 80058da:	bf00      	nop
 80058dc:	e004      	b.n	80058e8 <HAL_UART_IRQHandler+0x34c>
    return;
 80058de:	bf00      	nop
 80058e0:	e002      	b.n	80058e8 <HAL_UART_IRQHandler+0x34c>
      return;
 80058e2:	bf00      	nop
 80058e4:	e000      	b.n	80058e8 <HAL_UART_IRQHandler+0x34c>
      return;
 80058e6:	bf00      	nop
  }
}
 80058e8:	3728      	adds	r7, #40	; 0x28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	08005c67 	.word	0x08005c67

080058f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	bc80      	pop	{r7}
 8005904:	4770      	bx	lr

08005906 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800590e:	bf00      	nop
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	bc80      	pop	{r7}
 8005916:	4770      	bx	lr

08005918 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	bc80      	pop	{r7}
 8005928:	4770      	bx	lr

0800592a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800592a:	b480      	push	{r7}
 800592c:	b083      	sub	sp, #12
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005932:	bf00      	nop
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr

0800593c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	bc80      	pop	{r7}
 800594c:	4770      	bx	lr

0800594e <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b084      	sub	sp, #16
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0320 	and.w	r3, r3, #32
 8005966:	2b00      	cmp	r3, #0
 8005968:	d113      	bne.n	8005992 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	6952      	ldr	r2, [r2, #20]
 800597a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800597e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	6812      	ldr	r2, [r2, #0]
 8005988:	68d2      	ldr	r2, [r2, #12]
 800598a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800598e:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005990:	e002      	b.n	8005998 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f7ff ffae 	bl	80058f4 <HAL_UART_TxCpltCallback>
}
 8005998:	bf00      	nop
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7ff ffa9 	bl	8005906 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059b4:	bf00      	nop
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d12a      	bne.n	8005a2e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	6812      	ldr	r2, [r2, #0]
 80059e6:	68d2      	ldr	r2, [r2, #12]
 80059e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059ec:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	6952      	ldr	r2, [r2, #20]
 80059f8:	f022 0201 	bic.w	r2, r2, #1
 80059fc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	6952      	ldr	r2, [r2, #20]
 8005a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a0c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d107      	bne.n	8005a2e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	6812      	ldr	r2, [r2, #0]
 8005a26:	68d2      	ldr	r2, [r2, #12]
 8005a28:	f022 0210 	bic.w	r2, r2, #16
 8005a2c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d106      	bne.n	8005a44 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f005 fff7 	bl	800ba30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a42:	e002      	b.n	8005a4a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f7ff ff67 	bl	8005918 <HAL_UART_RxCpltCallback>
}
 8005a4a:	bf00      	nop
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b084      	sub	sp, #16
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d108      	bne.n	8005a7a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a6c:	085b      	lsrs	r3, r3, #1
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	4619      	mov	r1, r3
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f005 ffdc 	bl	800ba30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a78:	e002      	b.n	8005a80 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a7a:	68f8      	ldr	r0, [r7, #12]
 8005a7c:	f7ff ff55 	bl	800592a <HAL_UART_RxHalfCpltCallback>
}
 8005a80:	bf00      	nop
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	bf14      	ite	ne
 8005aa8:	2301      	movne	r3, #1
 8005aaa:	2300      	moveq	r3, #0
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b21      	cmp	r3, #33	; 0x21
 8005aba:	d108      	bne.n	8005ace <UART_DMAError+0x46>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d005      	beq.n	8005ace <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005ac8:	68b8      	ldr	r0, [r7, #8]
 8005aca:	f000 f88b 	bl	8005be4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	bf14      	ite	ne
 8005adc:	2301      	movne	r3, #1
 8005ade:	2300      	moveq	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b22      	cmp	r3, #34	; 0x22
 8005aee:	d108      	bne.n	8005b02 <UART_DMAError+0x7a>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d005      	beq.n	8005b02 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2200      	movs	r2, #0
 8005afa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005afc:	68b8      	ldr	r0, [r7, #8]
 8005afe:	f000 f886 	bl	8005c0e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b06:	f043 0210 	orr.w	r2, r3, #16
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b0e:	68b8      	ldr	r0, [r7, #8]
 8005b10:	f7ff ff14 	bl	800593c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b14:	bf00      	nop
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	4613      	mov	r3, r2
 8005b28:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	88fa      	ldrh	r2, [r7, #6]
 8005b34:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2222      	movs	r2, #34	; 0x22
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b48:	4a23      	ldr	r2, [pc, #140]	; (8005bd8 <UART_Start_Receive_DMA+0xbc>)
 8005b4a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b50:	4a22      	ldr	r2, [pc, #136]	; (8005bdc <UART_Start_Receive_DMA+0xc0>)
 8005b52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b58:	4a21      	ldr	r2, [pc, #132]	; (8005be0 <UART_Start_Receive_DMA+0xc4>)
 8005b5a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b60:	2200      	movs	r2, #0
 8005b62:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005b64:	f107 0308 	add.w	r3, r7, #8
 8005b68:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3304      	adds	r3, #4
 8005b74:	4619      	mov	r1, r3
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	88fb      	ldrh	r3, [r7, #6]
 8005b7c:	f7fc f82c 	bl	8001bd8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005b80:	2300      	movs	r3, #0
 8005b82:	613b      	str	r3, [r7, #16]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	613b      	str	r3, [r7, #16]
 8005b94:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	6812      	ldr	r2, [r2, #0]
 8005ba6:	68d2      	ldr	r2, [r2, #12]
 8005ba8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bac:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	6812      	ldr	r2, [r2, #0]
 8005bb6:	6952      	ldr	r2, [r2, #20]
 8005bb8:	f042 0201 	orr.w	r2, r2, #1
 8005bbc:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	6812      	ldr	r2, [r2, #0]
 8005bc6:	6952      	ldr	r2, [r2, #20]
 8005bc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bcc:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3718      	adds	r7, #24
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	080059bd 	.word	0x080059bd
 8005bdc:	08005a53 	.word	0x08005a53
 8005be0:	08005a89 	.word	0x08005a89

08005be4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	6812      	ldr	r2, [r2, #0]
 8005bf4:	68d2      	ldr	r2, [r2, #12]
 8005bf6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005bfa:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bc80      	pop	{r7}
 8005c0c:	4770      	bx	lr

08005c0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b083      	sub	sp, #12
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	6812      	ldr	r2, [r2, #0]
 8005c1e:	68d2      	ldr	r2, [r2, #12]
 8005c20:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c24:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	6812      	ldr	r2, [r2, #0]
 8005c2e:	6952      	ldr	r2, [r2, #20]
 8005c30:	f022 0201 	bic.w	r2, r2, #1
 8005c34:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d107      	bne.n	8005c4e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	6812      	ldr	r2, [r2, #0]
 8005c46:	68d2      	ldr	r2, [r2, #12]
 8005c48:	f022 0210 	bic.w	r2, r2, #16
 8005c4c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr

08005c66 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b084      	sub	sp, #16
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f7ff fe5b 	bl	800593c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c86:	bf00      	nop
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	b085      	sub	sp, #20
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b21      	cmp	r3, #33	; 0x21
 8005ca0:	d13d      	bne.n	8005d1e <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005caa:	d113      	bne.n	8005cd4 <UART_Transmit_IT+0x46>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10f      	bne.n	8005cd4 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	8812      	ldrh	r2, [r2, #0]
 8005cc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cc6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	1c9a      	adds	r2, r3, #2
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	621a      	str	r2, [r3, #32]
 8005cd2:	e008      	b.n	8005ce6 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	1c58      	adds	r0, r3, #1
 8005cde:	6879      	ldr	r1, [r7, #4]
 8005ce0:	6208      	str	r0, [r1, #32]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	3b01      	subs	r3, #1
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10f      	bne.n	8005d1a <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	6812      	ldr	r2, [r2, #0]
 8005d02:	68d2      	ldr	r2, [r2, #12]
 8005d04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d08:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6812      	ldr	r2, [r2, #0]
 8005d12:	68d2      	ldr	r2, [r2, #12]
 8005d14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d18:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	e000      	b.n	8005d20 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8005d1e:	2302      	movs	r3, #2
  }
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr

08005d2a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b082      	sub	sp, #8
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	6812      	ldr	r2, [r2, #0]
 8005d3a:	68d2      	ldr	r2, [r2, #12]
 8005d3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d40:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2220      	movs	r2, #32
 8005d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f7ff fdd2 	bl	80058f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b086      	sub	sp, #24
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b22      	cmp	r3, #34	; 0x22
 8005d6c:	f040 8099 	bne.w	8005ea2 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d78:	d117      	bne.n	8005daa <UART_Receive_IT+0x50>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d113      	bne.n	8005daa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d82:	2300      	movs	r3, #0
 8005d84:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da2:	1c9a      	adds	r2, r3, #2
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	629a      	str	r2, [r3, #40]	; 0x28
 8005da8:	e026      	b.n	8005df8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dae:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005db0:	2300      	movs	r3, #0
 8005db2:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dbc:	d007      	beq.n	8005dce <UART_Receive_IT+0x74>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d10a      	bne.n	8005ddc <UART_Receive_IT+0x82>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d106      	bne.n	8005ddc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	701a      	strb	r2, [r3, #0]
 8005dda:	e008      	b.n	8005dee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	4619      	mov	r1, r3
 8005e06:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d148      	bne.n	8005e9e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6812      	ldr	r2, [r2, #0]
 8005e14:	68d2      	ldr	r2, [r2, #12]
 8005e16:	f022 0220 	bic.w	r2, r2, #32
 8005e1a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	6812      	ldr	r2, [r2, #0]
 8005e24:	68d2      	ldr	r2, [r2, #12]
 8005e26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	6952      	ldr	r2, [r2, #20]
 8005e36:	f022 0201 	bic.w	r2, r2, #1
 8005e3a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d123      	bne.n	8005e94 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6812      	ldr	r2, [r2, #0]
 8005e5a:	68d2      	ldr	r2, [r2, #12]
 8005e5c:	f022 0210 	bic.w	r2, r2, #16
 8005e60:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0310 	and.w	r3, r3, #16
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d10a      	bne.n	8005e86 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e70:	2300      	movs	r3, #0
 8005e72:	60fb      	str	r3, [r7, #12]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	60fb      	str	r3, [r7, #12]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	60fb      	str	r3, [r7, #12]
 8005e84:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f005 fdcf 	bl	800ba30 <HAL_UARTEx_RxEventCallback>
 8005e92:	e002      	b.n	8005e9a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff fd3f 	bl	8005918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e002      	b.n	8005ea4 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	e000      	b.n	8005ea4 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005ea2:	2302      	movs	r3, #2
  }
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3718      	adds	r7, #24
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005eac:	b590      	push	{r4, r7, lr}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	4a5f      	ldr	r2, [pc, #380]	; (8006038 <UART_SetConfig+0x18c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d904      	bls.n	8005ec8 <UART_SetConfig+0x1c>
 8005ebe:	f640 6153 	movw	r1, #3667	; 0xe53
 8005ec2:	485e      	ldr	r0, [pc, #376]	; (800603c <UART_SetConfig+0x190>)
 8005ec4:	f7fb f982 	bl	80011cc <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d009      	beq.n	8005ee4 <UART_SetConfig+0x38>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ed8:	d004      	beq.n	8005ee4 <UART_SetConfig+0x38>
 8005eda:	f640 6154 	movw	r1, #3668	; 0xe54
 8005ede:	4857      	ldr	r0, [pc, #348]	; (800603c <UART_SetConfig+0x190>)
 8005ee0:	f7fb f974 	bl	80011cc <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00e      	beq.n	8005f0a <UART_SetConfig+0x5e>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef4:	d009      	beq.n	8005f0a <UART_SetConfig+0x5e>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005efe:	d004      	beq.n	8005f0a <UART_SetConfig+0x5e>
 8005f00:	f640 6155 	movw	r1, #3669	; 0xe55
 8005f04:	484d      	ldr	r0, [pc, #308]	; (800603c <UART_SetConfig+0x190>)
 8005f06:	f7fb f961 	bl	80011cc <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	695a      	ldr	r2, [r3, #20]
 8005f0e:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8005f12:	4013      	ands	r3, r2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d103      	bne.n	8005f20 <UART_SetConfig+0x74>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d104      	bne.n	8005f2a <UART_SetConfig+0x7e>
 8005f20:	f640 6156 	movw	r1, #3670	; 0xe56
 8005f24:	4845      	ldr	r0, [pc, #276]	; (800603c <UART_SetConfig+0x190>)
 8005f26:	f7fb f951 	bl	80011cc <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6812      	ldr	r2, [r2, #0]
 8005f32:	6912      	ldr	r2, [r2, #16]
 8005f34:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	68d2      	ldr	r2, [r2, #12]
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005f60:	f023 030c 	bic.w	r3, r3, #12
 8005f64:	68b9      	ldr	r1, [r7, #8]
 8005f66:	430b      	orrs	r3, r1
 8005f68:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	6812      	ldr	r2, [r2, #0]
 8005f72:	6952      	ldr	r2, [r2, #20]
 8005f74:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	6992      	ldr	r2, [r2, #24]
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a2e      	ldr	r2, [pc, #184]	; (8006040 <UART_SetConfig+0x194>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d103      	bne.n	8005f92 <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005f8a:	f7fe fd65 	bl	8004a58 <HAL_RCC_GetPCLK2Freq>
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	e002      	b.n	8005f98 <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005f92:	f7fe fd4d 	bl	8004a30 <HAL_RCC_GetPCLK1Freq>
 8005f96:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6819      	ldr	r1, [r3, #0]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009a      	lsls	r2, r3, #2
 8005fa6:	441a      	add	r2, r3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb2:	4a24      	ldr	r2, [pc, #144]	; (8006044 <UART_SetConfig+0x198>)
 8005fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb8:	095b      	lsrs	r3, r3, #5
 8005fba:	0118      	lsls	r0, r3, #4
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	4413      	add	r3, r2
 8005fc4:	009a      	lsls	r2, r3, #2
 8005fc6:	441a      	add	r2, r3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fd2:	4b1c      	ldr	r3, [pc, #112]	; (8006044 <UART_SetConfig+0x198>)
 8005fd4:	fba3 4302 	umull	r4, r3, r3, r2
 8005fd8:	095b      	lsrs	r3, r3, #5
 8005fda:	2464      	movs	r4, #100	; 0x64
 8005fdc:	fb04 f303 	mul.w	r3, r4, r3
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	011b      	lsls	r3, r3, #4
 8005fe4:	3332      	adds	r3, #50	; 0x32
 8005fe6:	4a17      	ldr	r2, [pc, #92]	; (8006044 <UART_SetConfig+0x198>)
 8005fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fec:	095b      	lsrs	r3, r3, #5
 8005fee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ff2:	4418      	add	r0, r3
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	4413      	add	r3, r2
 8005ffc:	009a      	lsls	r2, r3, #2
 8005ffe:	441a      	add	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	fbb2 f2f3 	udiv	r2, r2, r3
 800600a:	4b0e      	ldr	r3, [pc, #56]	; (8006044 <UART_SetConfig+0x198>)
 800600c:	fba3 4302 	umull	r4, r3, r3, r2
 8006010:	095b      	lsrs	r3, r3, #5
 8006012:	2464      	movs	r4, #100	; 0x64
 8006014:	fb04 f303 	mul.w	r3, r4, r3
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	011b      	lsls	r3, r3, #4
 800601c:	3332      	adds	r3, #50	; 0x32
 800601e:	4a09      	ldr	r2, [pc, #36]	; (8006044 <UART_SetConfig+0x198>)
 8006020:	fba2 2303 	umull	r2, r3, r2, r3
 8006024:	095b      	lsrs	r3, r3, #5
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	4403      	add	r3, r0
 800602c:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800602e:	bf00      	nop
 8006030:	3714      	adds	r7, #20
 8006032:	46bd      	mov	sp, r7
 8006034:	bd90      	pop	{r4, r7, pc}
 8006036:	bf00      	nop
 8006038:	0044aa20 	.word	0x0044aa20
 800603c:	0800e900 	.word	0x0800e900
 8006040:	40013800 	.word	0x40013800
 8006044:	51eb851f 	.word	0x51eb851f

08006048 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006048:	b084      	sub	sp, #16
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
 8006052:	f107 0014 	add.w	r0, r7, #20
 8006056:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	bc80      	pop	{r7}
 8006064:	b004      	add	sp, #16
 8006066:	4770      	bx	lr

08006068 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006078:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800607c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	b29a      	uxth	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	bc80      	pop	{r7}
 8006092:	4770      	bx	lr

08006094 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800609c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80060a0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	43db      	mvns	r3, r3
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	4013      	ands	r3, r2
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bc80      	pop	{r7}
 80060c6:	4770      	bx	lr

080060c8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	460b      	mov	r3, r1
 80060d2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	bc80      	pop	{r7}
 80060de:	4770      	bx	lr

080060e0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80060e0:	b084      	sub	sp, #16
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	f107 0014 	add.w	r0, r7, #20
 80060ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	bc80      	pop	{r7}
 800611c:	b004      	add	sp, #16
 800611e:	4770      	bx	lr

08006120 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006120:	b480      	push	{r7}
 8006122:	b09b      	sub	sp, #108	; 0x6c
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	4413      	add	r3, r2
 800613a:	881b      	ldrh	r3, [r3, #0]
 800613c:	b29b      	uxth	r3, r3
 800613e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006146:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	78db      	ldrb	r3, [r3, #3]
 800614e:	2b03      	cmp	r3, #3
 8006150:	d81f      	bhi.n	8006192 <USB_ActivateEndpoint+0x72>
 8006152:	a201      	add	r2, pc, #4	; (adr r2, 8006158 <USB_ActivateEndpoint+0x38>)
 8006154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006158:	08006169 	.word	0x08006169
 800615c:	08006185 	.word	0x08006185
 8006160:	0800619b 	.word	0x0800619b
 8006164:	08006177 	.word	0x08006177
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006168:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800616c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006170:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006174:	e012      	b.n	800619c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006176:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800617a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800617e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006182:	e00b      	b.n	800619c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006184:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006188:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800618c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006190:	e004      	b.n	800619c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8006198:	e000      	b.n	800619c <USB_ActivateEndpoint+0x7c>
      break;
 800619a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	441a      	add	r2, r3
 80061a6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80061aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	881b      	ldrh	r3, [r3, #0]
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	b29b      	uxth	r3, r3
 80061dc:	4313      	orrs	r3, r2
 80061de:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	441a      	add	r2, r3
 80061ec:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80061f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006200:	b29b      	uxth	r3, r3
 8006202:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	7b1b      	ldrb	r3, [r3, #12]
 8006208:	2b00      	cmp	r3, #0
 800620a:	f040 8153 	bne.w	80064b4 <USB_ActivateEndpoint+0x394>
  {
    if (ep->is_in != 0U)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	785b      	ldrb	r3, [r3, #1]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 808e 	beq.w	8006334 <USB_ActivateEndpoint+0x214>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	65bb      	str	r3, [r7, #88]	; 0x58
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006222:	b29b      	uxth	r3, r3
 8006224:	461a      	mov	r2, r3
 8006226:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006228:	4413      	add	r3, r2
 800622a:	65bb      	str	r3, [r7, #88]	; 0x58
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	011a      	lsls	r2, r3, #4
 8006232:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006234:	4413      	add	r3, r2
 8006236:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800623a:	657b      	str	r3, [r7, #84]	; 0x54
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	88db      	ldrh	r3, [r3, #6]
 8006240:	085b      	lsrs	r3, r3, #1
 8006242:	b29b      	uxth	r3, r3
 8006244:	005b      	lsls	r3, r3, #1
 8006246:	b29a      	uxth	r2, r3
 8006248:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800624a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	4413      	add	r3, r2
 8006256:	881b      	ldrh	r3, [r3, #0]
 8006258:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800625c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006264:	2b00      	cmp	r3, #0
 8006266:	d01d      	beq.n	80062a4 <USB_ActivateEndpoint+0x184>
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	4413      	add	r3, r2
 8006272:	881b      	ldrh	r3, [r3, #0]
 8006274:	b29b      	uxth	r3, r3
 8006276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800627a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800627e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	441a      	add	r2, r3
 800628c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006290:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006294:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006298:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800629c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	78db      	ldrb	r3, [r3, #3]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d024      	beq.n	80062f6 <USB_ActivateEndpoint+0x1d6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	881b      	ldrh	r3, [r3, #0]
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062c2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80062c6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80062ca:	f083 0320 	eor.w	r3, r3, #32
 80062ce:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	441a      	add	r2, r3
 80062dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80062e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	8013      	strh	r3, [r2, #0]
 80062f4:	e271      	b.n	80067da <USB_ActivateEndpoint+0x6ba>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	4413      	add	r3, r2
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	b29b      	uxth	r3, r3
 8006304:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006308:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800630c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	441a      	add	r2, r3
 800631a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800631e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006322:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006326:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800632a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800632e:	b29b      	uxth	r3, r3
 8006330:	8013      	strh	r3, [r2, #0]
 8006332:	e252      	b.n	80067da <USB_ActivateEndpoint+0x6ba>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	64bb      	str	r3, [r7, #72]	; 0x48
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800633e:	b29b      	uxth	r3, r3
 8006340:	461a      	mov	r2, r3
 8006342:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006344:	4413      	add	r3, r2
 8006346:	64bb      	str	r3, [r7, #72]	; 0x48
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	011a      	lsls	r2, r3, #4
 800634e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006350:	4413      	add	r3, r2
 8006352:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006356:	647b      	str	r3, [r7, #68]	; 0x44
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	88db      	ldrh	r3, [r3, #6]
 800635c:	085b      	lsrs	r3, r3, #1
 800635e:	b29b      	uxth	r3, r3
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	b29a      	uxth	r2, r3
 8006364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006366:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	643b      	str	r3, [r7, #64]	; 0x40
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006372:	b29b      	uxth	r3, r3
 8006374:	461a      	mov	r2, r3
 8006376:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006378:	4413      	add	r3, r2
 800637a:	643b      	str	r3, [r7, #64]	; 0x40
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	011a      	lsls	r2, r3, #4
 8006382:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006384:	4413      	add	r3, r2
 8006386:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800638a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d112      	bne.n	80063ba <USB_ActivateEndpoint+0x29a>
 8006394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006396:	881b      	ldrh	r3, [r3, #0]
 8006398:	b29b      	uxth	r3, r3
 800639a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800639e:	b29a      	uxth	r2, r3
 80063a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a2:	801a      	strh	r2, [r3, #0]
 80063a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a6:	881b      	ldrh	r3, [r3, #0]
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063b2:	b29a      	uxth	r2, r3
 80063b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063b6:	801a      	strh	r2, [r3, #0]
 80063b8:	e02f      	b.n	800641a <USB_ActivateEndpoint+0x2fa>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	2b3e      	cmp	r3, #62	; 0x3e
 80063c0:	d813      	bhi.n	80063ea <USB_ActivateEndpoint+0x2ca>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	085b      	lsrs	r3, r3, #1
 80063c8:	663b      	str	r3, [r7, #96]	; 0x60
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d002      	beq.n	80063dc <USB_ActivateEndpoint+0x2bc>
 80063d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063d8:	3301      	adds	r3, #1
 80063da:	663b      	str	r3, [r7, #96]	; 0x60
 80063dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063de:	b29b      	uxth	r3, r3
 80063e0:	029b      	lsls	r3, r3, #10
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063e6:	801a      	strh	r2, [r3, #0]
 80063e8:	e017      	b.n	800641a <USB_ActivateEndpoint+0x2fa>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	663b      	str	r3, [r7, #96]	; 0x60
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 031f 	and.w	r3, r3, #31
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d102      	bne.n	8006404 <USB_ActivateEndpoint+0x2e4>
 80063fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006400:	3b01      	subs	r3, #1
 8006402:	663b      	str	r3, [r7, #96]	; 0x60
 8006404:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006406:	b29b      	uxth	r3, r3
 8006408:	029b      	lsls	r3, r3, #10
 800640a:	b29b      	uxth	r3, r3
 800640c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006410:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006414:	b29a      	uxth	r2, r3
 8006416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006418:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4413      	add	r3, r2
 8006424:	881b      	ldrh	r3, [r3, #0]
 8006426:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006428:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800642a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d01b      	beq.n	800646a <USB_ActivateEndpoint+0x34a>
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4413      	add	r3, r2
 800643c:	881b      	ldrh	r3, [r3, #0]
 800643e:	b29b      	uxth	r3, r3
 8006440:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006448:	873b      	strh	r3, [r7, #56]	; 0x38
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	441a      	add	r2, r3
 8006454:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006456:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800645a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800645e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006466:	b29b      	uxth	r3, r3
 8006468:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4413      	add	r3, r2
 8006474:	881b      	ldrh	r3, [r3, #0]
 8006476:	b29b      	uxth	r3, r3
 8006478:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800647c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006480:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006482:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006484:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006488:	86fb      	strh	r3, [r7, #54]	; 0x36
 800648a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800648c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006490:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	441a      	add	r2, r3
 800649c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800649e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	8013      	strh	r3, [r2, #0]
 80064b2:	e192      	b.n	80067da <USB_ActivateEndpoint+0x6ba>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4413      	add	r3, r2
 80064be:	881b      	ldrh	r3, [r3, #0]
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ca:	86bb      	strh	r3, [r7, #52]	; 0x34
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	441a      	add	r2, r3
 80064d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80064d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064e0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80064e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	633b      	str	r3, [r7, #48]	; 0x30
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	461a      	mov	r2, r3
 80064fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fc:	4413      	add	r3, r2
 80064fe:	633b      	str	r3, [r7, #48]	; 0x30
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	781b      	ldrb	r3, [r3, #0]
 8006504:	011a      	lsls	r2, r3, #4
 8006506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006508:	4413      	add	r3, r2
 800650a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800650e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	891b      	ldrh	r3, [r3, #8]
 8006514:	085b      	lsrs	r3, r3, #1
 8006516:	b29b      	uxth	r3, r3
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	b29a      	uxth	r2, r3
 800651c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651e:	801a      	strh	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	62bb      	str	r3, [r7, #40]	; 0x28
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800652a:	b29b      	uxth	r3, r3
 800652c:	461a      	mov	r2, r3
 800652e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006530:	4413      	add	r3, r2
 8006532:	62bb      	str	r3, [r7, #40]	; 0x28
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	011a      	lsls	r2, r3, #4
 800653a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653c:	4413      	add	r3, r2
 800653e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006542:	627b      	str	r3, [r7, #36]	; 0x24
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	895b      	ldrh	r3, [r3, #10]
 8006548:	085b      	lsrs	r3, r3, #1
 800654a:	b29b      	uxth	r3, r3
 800654c:	005b      	lsls	r3, r3, #1
 800654e:	b29a      	uxth	r2, r3
 8006550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006552:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	785b      	ldrb	r3, [r3, #1]
 8006558:	2b00      	cmp	r3, #0
 800655a:	f040 8091 	bne.w	8006680 <USB_ActivateEndpoint+0x560>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	881b      	ldrh	r3, [r3, #0]
 800656a:	847b      	strh	r3, [r7, #34]	; 0x22
 800656c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800656e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d01b      	beq.n	80065ae <USB_ActivateEndpoint+0x48e>
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	4413      	add	r3, r2
 8006580:	881b      	ldrh	r3, [r3, #0]
 8006582:	b29b      	uxth	r3, r3
 8006584:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006588:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800658c:	843b      	strh	r3, [r7, #32]
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	441a      	add	r2, r3
 8006598:	8c3b      	ldrh	r3, [r7, #32]
 800659a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800659e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	881b      	ldrh	r3, [r3, #0]
 80065ba:	83fb      	strh	r3, [r7, #30]
 80065bc:	8bfb      	ldrh	r3, [r7, #30]
 80065be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d01b      	beq.n	80065fe <USB_ActivateEndpoint+0x4de>
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4413      	add	r3, r2
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065dc:	83bb      	strh	r3, [r7, #28]
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	441a      	add	r2, r3
 80065e8:	8bbb      	ldrh	r3, [r7, #28]
 80065ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	881b      	ldrh	r3, [r3, #0]
 800660a:	b29b      	uxth	r3, r3
 800660c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006614:	837b      	strh	r3, [r7, #26]
 8006616:	8b7b      	ldrh	r3, [r7, #26]
 8006618:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800661c:	837b      	strh	r3, [r7, #26]
 800661e:	8b7b      	ldrh	r3, [r7, #26]
 8006620:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006624:	837b      	strh	r3, [r7, #26]
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	441a      	add	r2, r3
 8006630:	8b7b      	ldrh	r3, [r7, #26]
 8006632:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006636:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800663a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800663e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006642:	b29b      	uxth	r3, r3
 8006644:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	881b      	ldrh	r3, [r3, #0]
 8006652:	b29b      	uxth	r3, r3
 8006654:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800665c:	833b      	strh	r3, [r7, #24]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	441a      	add	r2, r3
 8006668:	8b3b      	ldrh	r3, [r7, #24]
 800666a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800666e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006672:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006676:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800667a:	b29b      	uxth	r3, r3
 800667c:	8013      	strh	r3, [r2, #0]
 800667e:	e0ac      	b.n	80067da <USB_ActivateEndpoint+0x6ba>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	881b      	ldrh	r3, [r3, #0]
 800668c:	82fb      	strh	r3, [r7, #22]
 800668e:	8afb      	ldrh	r3, [r7, #22]
 8006690:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d01b      	beq.n	80066d0 <USB_ActivateEndpoint+0x5b0>
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	881b      	ldrh	r3, [r3, #0]
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ae:	82bb      	strh	r3, [r7, #20]
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	441a      	add	r2, r3
 80066ba:	8abb      	ldrh	r3, [r7, #20]
 80066bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	881b      	ldrh	r3, [r3, #0]
 80066dc:	827b      	strh	r3, [r7, #18]
 80066de:	8a7b      	ldrh	r3, [r7, #18]
 80066e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d01b      	beq.n	8006720 <USB_ActivateEndpoint+0x600>
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	4413      	add	r3, r2
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066fe:	823b      	strh	r3, [r7, #16]
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	441a      	add	r2, r3
 800670a:	8a3b      	ldrh	r3, [r7, #16]
 800670c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006710:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006714:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006718:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800671c:	b29b      	uxth	r3, r3
 800671e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	78db      	ldrb	r3, [r3, #3]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d020      	beq.n	800676a <USB_ActivateEndpoint+0x64a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	4413      	add	r3, r2
 8006732:	881b      	ldrh	r3, [r3, #0]
 8006734:	b29b      	uxth	r3, r3
 8006736:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800673a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800673e:	81fb      	strh	r3, [r7, #14]
 8006740:	89fb      	ldrh	r3, [r7, #14]
 8006742:	f083 0320 	eor.w	r3, r3, #32
 8006746:	81fb      	strh	r3, [r7, #14]
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	441a      	add	r2, r3
 8006752:	89fb      	ldrh	r3, [r7, #14]
 8006754:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006758:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800675c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006764:	b29b      	uxth	r3, r3
 8006766:	8013      	strh	r3, [r2, #0]
 8006768:	e01b      	b.n	80067a2 <USB_ActivateEndpoint+0x682>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4413      	add	r3, r2
 8006774:	881b      	ldrh	r3, [r3, #0]
 8006776:	b29b      	uxth	r3, r3
 8006778:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800677c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006780:	81bb      	strh	r3, [r7, #12]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	441a      	add	r2, r3
 800678c:	89bb      	ldrh	r3, [r7, #12]
 800678e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006792:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800679a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800679e:	b29b      	uxth	r3, r3
 80067a0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4413      	add	r3, r2
 80067ac:	881b      	ldrh	r3, [r3, #0]
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067b8:	817b      	strh	r3, [r7, #10]
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	441a      	add	r2, r3
 80067c4:	897b      	ldrh	r3, [r7, #10]
 80067c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80067da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80067de:	4618      	mov	r0, r3
 80067e0:	376c      	adds	r7, #108	; 0x6c
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bc80      	pop	{r7}
 80067e6:	4770      	bx	lr

080067e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b08d      	sub	sp, #52	; 0x34
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	7b1b      	ldrb	r3, [r3, #12]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f040 808e 	bne.w	8006918 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	785b      	ldrb	r3, [r3, #1]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d044      	beq.n	800688e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4413      	add	r3, r2
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006812:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006818:	2b00      	cmp	r3, #0
 800681a:	d01b      	beq.n	8006854 <USB_DeactivateEndpoint+0x6c>
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	b29b      	uxth	r3, r3
 800682a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800682e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006832:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	441a      	add	r2, r3
 800683e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006840:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006844:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800684c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006850:	b29b      	uxth	r3, r3
 8006852:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4413      	add	r3, r2
 800685e:	881b      	ldrh	r3, [r3, #0]
 8006860:	b29b      	uxth	r3, r3
 8006862:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800686a:	857b      	strh	r3, [r7, #42]	; 0x2a
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	441a      	add	r2, r3
 8006876:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006878:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800687c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006880:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006888:	b29b      	uxth	r3, r3
 800688a:	8013      	strh	r3, [r2, #0]
 800688c:	e192      	b.n	8006bb4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4413      	add	r3, r2
 8006898:	881b      	ldrh	r3, [r3, #0]
 800689a:	853b      	strh	r3, [r7, #40]	; 0x28
 800689c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800689e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d01b      	beq.n	80068de <USB_DeactivateEndpoint+0xf6>
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068bc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	441a      	add	r2, r3
 80068c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80068ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068da:	b29b      	uxth	r3, r3
 80068dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	881b      	ldrh	r3, [r3, #0]
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068f4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	441a      	add	r2, r3
 8006900:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006902:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006906:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800690a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800690e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006912:	b29b      	uxth	r3, r3
 8006914:	8013      	strh	r3, [r2, #0]
 8006916:	e14d      	b.n	8006bb4 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	785b      	ldrb	r3, [r3, #1]
 800691c:	2b00      	cmp	r3, #0
 800691e:	f040 80a5 	bne.w	8006a6c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	881b      	ldrh	r3, [r3, #0]
 800692e:	847b      	strh	r3, [r7, #34]	; 0x22
 8006930:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d01b      	beq.n	8006972 <USB_DeactivateEndpoint+0x18a>
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	4413      	add	r3, r2
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	b29b      	uxth	r3, r3
 8006948:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800694c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006950:	843b      	strh	r3, [r7, #32]
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	441a      	add	r2, r3
 800695c:	8c3b      	ldrh	r3, [r7, #32]
 800695e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006962:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006966:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800696a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800696e:	b29b      	uxth	r3, r3
 8006970:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	83fb      	strh	r3, [r7, #30]
 8006980:	8bfb      	ldrh	r3, [r7, #30]
 8006982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006986:	2b00      	cmp	r3, #0
 8006988:	d01b      	beq.n	80069c2 <USB_DeactivateEndpoint+0x1da>
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	b29b      	uxth	r3, r3
 8006998:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800699c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069a0:	83bb      	strh	r3, [r7, #28]
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	441a      	add	r2, r3
 80069ac:	8bbb      	ldrh	r3, [r7, #28]
 80069ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80069be:	b29b      	uxth	r3, r3
 80069c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	881b      	ldrh	r3, [r3, #0]
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d8:	837b      	strh	r3, [r7, #26]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	441a      	add	r2, r3
 80069e4:	8b7b      	ldrh	r3, [r7, #26]
 80069e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	4413      	add	r3, r2
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a10:	833b      	strh	r3, [r7, #24]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	441a      	add	r2, r3
 8006a1c:	8b3b      	ldrh	r3, [r7, #24]
 8006a1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a48:	82fb      	strh	r3, [r7, #22]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	441a      	add	r2, r3
 8006a54:	8afb      	ldrh	r3, [r7, #22]
 8006a56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	8013      	strh	r3, [r2, #0]
 8006a6a:	e0a3      	b.n	8006bb4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4413      	add	r3, r2
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	82bb      	strh	r3, [r7, #20]
 8006a7a:	8abb      	ldrh	r3, [r7, #20]
 8006a7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01b      	beq.n	8006abc <USB_DeactivateEndpoint+0x2d4>
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9a:	827b      	strh	r3, [r7, #18]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	441a      	add	r2, r3
 8006aa6:	8a7b      	ldrh	r3, [r7, #18]
 8006aa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006aac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ab0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	881b      	ldrh	r3, [r3, #0]
 8006ac8:	823b      	strh	r3, [r7, #16]
 8006aca:	8a3b      	ldrh	r3, [r7, #16]
 8006acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01b      	beq.n	8006b0c <USB_DeactivateEndpoint+0x324>
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4413      	add	r3, r2
 8006ade:	881b      	ldrh	r3, [r3, #0]
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aea:	81fb      	strh	r3, [r7, #14]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	441a      	add	r2, r3
 8006af6:	89fb      	ldrh	r3, [r7, #14]
 8006af8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006afc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b04:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	4413      	add	r3, r2
 8006b16:	881b      	ldrh	r3, [r3, #0]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b22:	81bb      	strh	r3, [r7, #12]
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	441a      	add	r2, r3
 8006b2e:	89bb      	ldrh	r3, [r7, #12]
 8006b30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	4413      	add	r3, r2
 8006b4e:	881b      	ldrh	r3, [r3, #0]
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b5a:	817b      	strh	r3, [r7, #10]
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	441a      	add	r2, r3
 8006b66:	897b      	ldrh	r3, [r7, #10]
 8006b68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b92:	813b      	strh	r3, [r7, #8]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	441a      	add	r2, r3
 8006b9e:	893b      	ldrh	r3, [r7, #8]
 8006ba0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ba4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ba8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3734      	adds	r7, #52	; 0x34
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bc80      	pop	{r7}
 8006bbe:	4770      	bx	lr

08006bc0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b0ce      	sub	sp, #312	; 0x138
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	1d3b      	adds	r3, r7, #4
 8006bc8:	6018      	str	r0, [r3, #0]
 8006bca:	463b      	mov	r3, r7
 8006bcc:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006bce:	463b      	mov	r3, r7
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	785b      	ldrb	r3, [r3, #1]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	f040 873e 	bne.w	8007a56 <USB_EPStartXfer+0xe96>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006bda:	463b      	mov	r3, r7
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	699a      	ldr	r2, [r3, #24]
 8006be0:	463b      	mov	r3, r7
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d905      	bls.n	8006bf6 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8006bea:	463b      	mov	r3, r7
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	691b      	ldr	r3, [r3, #16]
 8006bf0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8006bf4:	e004      	b.n	8006c00 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8006bf6:	463b      	mov	r3, r7
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006c00:	463b      	mov	r3, r7
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	7b1b      	ldrb	r3, [r3, #12]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d12e      	bne.n	8006c68 <USB_EPStartXfer+0xa8>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006c0a:	463b      	mov	r3, r7
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	6959      	ldr	r1, [r3, #20]
 8006c10:	463b      	mov	r3, r7
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	88da      	ldrh	r2, [r3, #6]
 8006c16:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	1d38      	adds	r0, r7, #4
 8006c1e:	6800      	ldr	r0, [r0, #0]
 8006c20:	f001 fc13 	bl	800844a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006c24:	1d3b      	adds	r3, r7, #4
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c2c:	1d3b      	adds	r3, r7, #4
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	461a      	mov	r2, r3
 8006c38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c3c:	4413      	add	r3, r2
 8006c3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c42:	463b      	mov	r3, r7
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	011a      	lsls	r2, r3, #4
 8006c4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c4e:	4413      	add	r3, r2
 8006c50:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006c58:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006c62:	801a      	strh	r2, [r3, #0]
 8006c64:	f000 bec2 	b.w	80079ec <USB_EPStartXfer+0xe2c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006c68:	463b      	mov	r3, r7
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	78db      	ldrb	r3, [r3, #3]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	f040 836a 	bne.w	8007348 <USB_EPStartXfer+0x788>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006c74:	463b      	mov	r3, r7
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6a1a      	ldr	r2, [r3, #32]
 8006c7a:	463b      	mov	r3, r7
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	f240 830e 	bls.w	80072a2 <USB_EPStartXfer+0x6e2>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8006c86:	1d3b      	adds	r3, r7, #4
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	463b      	mov	r3, r7
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	4413      	add	r3, r2
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca0:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8006ca4:	1d3b      	adds	r3, r7, #4
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	463b      	mov	r3, r7
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	441a      	add	r2, r3
 8006cb2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006cb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cbe:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006cca:	463b      	mov	r3, r7
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6a1a      	ldr	r2, [r3, #32]
 8006cd0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006cd4:	1ad2      	subs	r2, r2, r3
 8006cd6:	463b      	mov	r3, r7
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006cdc:	1d3b      	adds	r3, r7, #4
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	463b      	mov	r3, r7
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	4413      	add	r3, r2
 8006cea:	881b      	ldrh	r3, [r3, #0]
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 817c 	beq.w	8006ff0 <USB_EPStartXfer+0x430>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006cf8:	1d3b      	adds	r3, r7, #4
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006d00:	463b      	mov	r3, r7
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	785b      	ldrb	r3, [r3, #1]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d16f      	bne.n	8006dea <USB_EPStartXfer+0x22a>
 8006d0a:	1d3b      	adds	r3, r7, #4
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d12:	1d3b      	adds	r3, r7, #4
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d22:	4413      	add	r3, r2
 8006d24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d28:	463b      	mov	r3, r7
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	011a      	lsls	r2, r3, #4
 8006d30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d34:	4413      	add	r3, r2
 8006d36:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006d3a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d3e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d116      	bne.n	8006d74 <USB_EPStartXfer+0x1b4>
 8006d46:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d4a:	881b      	ldrh	r3, [r3, #0]
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d58:	801a      	strh	r2, [r3, #0]
 8006d5a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d5e:	881b      	ldrh	r3, [r3, #0]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d70:	801a      	strh	r2, [r3, #0]
 8006d72:	e05b      	b.n	8006e2c <USB_EPStartXfer+0x26c>
 8006d74:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d78:	2b3e      	cmp	r3, #62	; 0x3e
 8006d7a:	d818      	bhi.n	8006dae <USB_EPStartXfer+0x1ee>
 8006d7c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d80:	085b      	lsrs	r3, r3, #1
 8006d82:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006d86:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d004      	beq.n	8006d9c <USB_EPStartXfer+0x1dc>
 8006d92:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006d96:	3301      	adds	r3, #1
 8006d98:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006d9c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	029b      	lsls	r3, r3, #10
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006daa:	801a      	strh	r2, [r3, #0]
 8006dac:	e03e      	b.n	8006e2c <USB_EPStartXfer+0x26c>
 8006dae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006db2:	095b      	lsrs	r3, r3, #5
 8006db4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006db8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006dbc:	f003 031f 	and.w	r3, r3, #31
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d104      	bne.n	8006dce <USB_EPStartXfer+0x20e>
 8006dc4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006dce:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	029b      	lsls	r3, r3, #10
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ddc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006de6:	801a      	strh	r2, [r3, #0]
 8006de8:	e020      	b.n	8006e2c <USB_EPStartXfer+0x26c>
 8006dea:	463b      	mov	r3, r7
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	785b      	ldrb	r3, [r3, #1]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d11b      	bne.n	8006e2c <USB_EPStartXfer+0x26c>
 8006df4:	1d3b      	adds	r3, r7, #4
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e04:	4413      	add	r3, r2
 8006e06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e0a:	463b      	mov	r3, r7
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	011a      	lsls	r2, r3, #4
 8006e12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e16:	4413      	add	r3, r2
 8006e18:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e1c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e20:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e2a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006e2c:	463b      	mov	r3, r7
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	895b      	ldrh	r3, [r3, #10]
 8006e32:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e36:	463b      	mov	r3, r7
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	6959      	ldr	r1, [r3, #20]
 8006e3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8006e46:	1d38      	adds	r0, r7, #4
 8006e48:	6800      	ldr	r0, [r0, #0]
 8006e4a:	f001 fafe 	bl	800844a <USB_WritePMA>
            ep->xfer_buff += len;
 8006e4e:	463b      	mov	r3, r7
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	695a      	ldr	r2, [r3, #20]
 8006e54:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e58:	441a      	add	r2, r3
 8006e5a:	463b      	mov	r3, r7
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006e60:	463b      	mov	r3, r7
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6a1a      	ldr	r2, [r3, #32]
 8006e66:	463b      	mov	r3, r7
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d909      	bls.n	8006e84 <USB_EPStartXfer+0x2c4>
            {
              ep->xfer_len_db -= len;
 8006e70:	463b      	mov	r3, r7
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6a1a      	ldr	r2, [r3, #32]
 8006e76:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e7a:	1ad2      	subs	r2, r2, r3
 8006e7c:	463b      	mov	r3, r7
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	621a      	str	r2, [r3, #32]
 8006e82:	e008      	b.n	8006e96 <USB_EPStartXfer+0x2d6>
            }
            else
            {
              len = ep->xfer_len_db;
 8006e84:	463b      	mov	r3, r7
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
              ep->xfer_len_db = 0U;
 8006e8e:	463b      	mov	r3, r7
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2200      	movs	r2, #0
 8006e94:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006e96:	463b      	mov	r3, r7
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	785b      	ldrb	r3, [r3, #1]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d16f      	bne.n	8006f80 <USB_EPStartXfer+0x3c0>
 8006ea0:	1d3b      	adds	r3, r7, #4
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006ea8:	1d3b      	adds	r3, r7, #4
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006eb8:	4413      	add	r3, r2
 8006eba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006ebe:	463b      	mov	r3, r7
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	011a      	lsls	r2, r3, #4
 8006ec6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006eca:	4413      	add	r3, r2
 8006ecc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ed0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006ed4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d116      	bne.n	8006f0a <USB_EPStartXfer+0x34a>
 8006edc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ee0:	881b      	ldrh	r3, [r3, #0]
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006eee:	801a      	strh	r2, [r3, #0]
 8006ef0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ef4:	881b      	ldrh	r3, [r3, #0]
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006efc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f06:	801a      	strh	r2, [r3, #0]
 8006f08:	e05f      	b.n	8006fca <USB_EPStartXfer+0x40a>
 8006f0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f0e:	2b3e      	cmp	r3, #62	; 0x3e
 8006f10:	d818      	bhi.n	8006f44 <USB_EPStartXfer+0x384>
 8006f12:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f16:	085b      	lsrs	r3, r3, #1
 8006f18:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f20:	f003 0301 	and.w	r3, r3, #1
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d004      	beq.n	8006f32 <USB_EPStartXfer+0x372>
 8006f28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	029b      	lsls	r3, r3, #10
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f40:	801a      	strh	r2, [r3, #0]
 8006f42:	e042      	b.n	8006fca <USB_EPStartXfer+0x40a>
 8006f44:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f48:	095b      	lsrs	r3, r3, #5
 8006f4a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f52:	f003 031f 	and.w	r3, r3, #31
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d104      	bne.n	8006f64 <USB_EPStartXfer+0x3a4>
 8006f5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006f64:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	029b      	lsls	r3, r3, #10
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f7c:	801a      	strh	r2, [r3, #0]
 8006f7e:	e024      	b.n	8006fca <USB_EPStartXfer+0x40a>
 8006f80:	463b      	mov	r3, r7
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	785b      	ldrb	r3, [r3, #1]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d11f      	bne.n	8006fca <USB_EPStartXfer+0x40a>
 8006f8a:	1d3b      	adds	r3, r7, #4
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f92:	1d3b      	adds	r3, r7, #4
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006fa8:	463b      	mov	r3, r7
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	011a      	lsls	r2, r3, #4
 8006fb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006fba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006fbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006fc8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006fca:	463b      	mov	r3, r7
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	891b      	ldrh	r3, [r3, #8]
 8006fd0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006fd4:	463b      	mov	r3, r7
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	6959      	ldr	r1, [r3, #20]
 8006fda:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8006fe4:	1d38      	adds	r0, r7, #4
 8006fe6:	6800      	ldr	r0, [r0, #0]
 8006fe8:	f001 fa2f 	bl	800844a <USB_WritePMA>
 8006fec:	f000 bcfe 	b.w	80079ec <USB_EPStartXfer+0xe2c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006ff0:	463b      	mov	r3, r7
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	785b      	ldrb	r3, [r3, #1]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d164      	bne.n	80070c4 <USB_EPStartXfer+0x504>
 8006ffa:	1d3b      	adds	r3, r7, #4
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007000:	1d3b      	adds	r3, r7, #4
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007008:	b29b      	uxth	r3, r3
 800700a:	461a      	mov	r2, r3
 800700c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800700e:	4413      	add	r3, r2
 8007010:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007012:	463b      	mov	r3, r7
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	011a      	lsls	r2, r3, #4
 800701a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800701c:	4413      	add	r3, r2
 800701e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007022:	67bb      	str	r3, [r7, #120]	; 0x78
 8007024:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007028:	2b00      	cmp	r3, #0
 800702a:	d112      	bne.n	8007052 <USB_EPStartXfer+0x492>
 800702c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800702e:	881b      	ldrh	r3, [r3, #0]
 8007030:	b29b      	uxth	r3, r3
 8007032:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007036:	b29a      	uxth	r2, r3
 8007038:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800703a:	801a      	strh	r2, [r3, #0]
 800703c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800703e:	881b      	ldrh	r3, [r3, #0]
 8007040:	b29b      	uxth	r3, r3
 8007042:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007046:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800704a:	b29a      	uxth	r2, r3
 800704c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800704e:	801a      	strh	r2, [r3, #0]
 8007050:	e057      	b.n	8007102 <USB_EPStartXfer+0x542>
 8007052:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007056:	2b3e      	cmp	r3, #62	; 0x3e
 8007058:	d817      	bhi.n	800708a <USB_EPStartXfer+0x4ca>
 800705a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800705e:	085b      	lsrs	r3, r3, #1
 8007060:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007064:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007068:	f003 0301 	and.w	r3, r3, #1
 800706c:	2b00      	cmp	r3, #0
 800706e:	d004      	beq.n	800707a <USB_EPStartXfer+0x4ba>
 8007070:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007074:	3301      	adds	r3, #1
 8007076:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800707a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800707e:	b29b      	uxth	r3, r3
 8007080:	029b      	lsls	r3, r3, #10
 8007082:	b29a      	uxth	r2, r3
 8007084:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007086:	801a      	strh	r2, [r3, #0]
 8007088:	e03b      	b.n	8007102 <USB_EPStartXfer+0x542>
 800708a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800708e:	095b      	lsrs	r3, r3, #5
 8007090:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007094:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007098:	f003 031f 	and.w	r3, r3, #31
 800709c:	2b00      	cmp	r3, #0
 800709e:	d104      	bne.n	80070aa <USB_EPStartXfer+0x4ea>
 80070a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070a4:	3b01      	subs	r3, #1
 80070a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80070aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	029b      	lsls	r3, r3, #10
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070bc:	b29a      	uxth	r2, r3
 80070be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070c0:	801a      	strh	r2, [r3, #0]
 80070c2:	e01e      	b.n	8007102 <USB_EPStartXfer+0x542>
 80070c4:	463b      	mov	r3, r7
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	785b      	ldrb	r3, [r3, #1]
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d119      	bne.n	8007102 <USB_EPStartXfer+0x542>
 80070ce:	1d3b      	adds	r3, r7, #4
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	677b      	str	r3, [r7, #116]	; 0x74
 80070d4:	1d3b      	adds	r3, r7, #4
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070dc:	b29b      	uxth	r3, r3
 80070de:	461a      	mov	r2, r3
 80070e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070e2:	4413      	add	r3, r2
 80070e4:	677b      	str	r3, [r7, #116]	; 0x74
 80070e6:	463b      	mov	r3, r7
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	011a      	lsls	r2, r3, #4
 80070ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070f0:	4413      	add	r3, r2
 80070f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80070f6:	673b      	str	r3, [r7, #112]	; 0x70
 80070f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80070fc:	b29a      	uxth	r2, r3
 80070fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007100:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007102:	463b      	mov	r3, r7
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	891b      	ldrh	r3, [r3, #8]
 8007108:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800710c:	463b      	mov	r3, r7
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6959      	ldr	r1, [r3, #20]
 8007112:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007116:	b29b      	uxth	r3, r3
 8007118:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 800711c:	1d38      	adds	r0, r7, #4
 800711e:	6800      	ldr	r0, [r0, #0]
 8007120:	f001 f993 	bl	800844a <USB_WritePMA>
            ep->xfer_buff += len;
 8007124:	463b      	mov	r3, r7
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	695a      	ldr	r2, [r3, #20]
 800712a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800712e:	441a      	add	r2, r3
 8007130:	463b      	mov	r3, r7
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007136:	463b      	mov	r3, r7
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6a1a      	ldr	r2, [r3, #32]
 800713c:	463b      	mov	r3, r7
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	429a      	cmp	r2, r3
 8007144:	d909      	bls.n	800715a <USB_EPStartXfer+0x59a>
            {
              ep->xfer_len_db -= len;
 8007146:	463b      	mov	r3, r7
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6a1a      	ldr	r2, [r3, #32]
 800714c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007150:	1ad2      	subs	r2, r2, r3
 8007152:	463b      	mov	r3, r7
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	621a      	str	r2, [r3, #32]
 8007158:	e008      	b.n	800716c <USB_EPStartXfer+0x5ac>
            }
            else
            {
              len = ep->xfer_len_db;
 800715a:	463b      	mov	r3, r7
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6a1b      	ldr	r3, [r3, #32]
 8007160:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
              ep->xfer_len_db = 0U;
 8007164:	463b      	mov	r3, r7
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2200      	movs	r2, #0
 800716a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800716c:	1d3b      	adds	r3, r7, #4
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007172:	463b      	mov	r3, r7
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	785b      	ldrb	r3, [r3, #1]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d164      	bne.n	8007246 <USB_EPStartXfer+0x686>
 800717c:	1d3b      	adds	r3, r7, #4
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	66bb      	str	r3, [r7, #104]	; 0x68
 8007182:	1d3b      	adds	r3, r7, #4
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800718a:	b29b      	uxth	r3, r3
 800718c:	461a      	mov	r2, r3
 800718e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007190:	4413      	add	r3, r2
 8007192:	66bb      	str	r3, [r7, #104]	; 0x68
 8007194:	463b      	mov	r3, r7
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	781b      	ldrb	r3, [r3, #0]
 800719a:	011a      	lsls	r2, r3, #4
 800719c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800719e:	4413      	add	r3, r2
 80071a0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80071a4:	667b      	str	r3, [r7, #100]	; 0x64
 80071a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d112      	bne.n	80071d4 <USB_EPStartXfer+0x614>
 80071ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071b0:	881b      	ldrh	r3, [r3, #0]
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071bc:	801a      	strh	r2, [r3, #0]
 80071be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071c0:	881b      	ldrh	r3, [r3, #0]
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071d0:	801a      	strh	r2, [r3, #0]
 80071d2:	e054      	b.n	800727e <USB_EPStartXfer+0x6be>
 80071d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071d8:	2b3e      	cmp	r3, #62	; 0x3e
 80071da:	d817      	bhi.n	800720c <USB_EPStartXfer+0x64c>
 80071dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071e0:	085b      	lsrs	r3, r3, #1
 80071e2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80071e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d004      	beq.n	80071fc <USB_EPStartXfer+0x63c>
 80071f2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80071f6:	3301      	adds	r3, #1
 80071f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80071fc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007200:	b29b      	uxth	r3, r3
 8007202:	029b      	lsls	r3, r3, #10
 8007204:	b29a      	uxth	r2, r3
 8007206:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007208:	801a      	strh	r2, [r3, #0]
 800720a:	e038      	b.n	800727e <USB_EPStartXfer+0x6be>
 800720c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007210:	095b      	lsrs	r3, r3, #5
 8007212:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007216:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800721a:	f003 031f 	and.w	r3, r3, #31
 800721e:	2b00      	cmp	r3, #0
 8007220:	d104      	bne.n	800722c <USB_EPStartXfer+0x66c>
 8007222:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007226:	3b01      	subs	r3, #1
 8007228:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800722c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007230:	b29b      	uxth	r3, r3
 8007232:	029b      	lsls	r3, r3, #10
 8007234:	b29b      	uxth	r3, r3
 8007236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800723a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800723e:	b29a      	uxth	r2, r3
 8007240:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007242:	801a      	strh	r2, [r3, #0]
 8007244:	e01b      	b.n	800727e <USB_EPStartXfer+0x6be>
 8007246:	463b      	mov	r3, r7
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	785b      	ldrb	r3, [r3, #1]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d116      	bne.n	800727e <USB_EPStartXfer+0x6be>
 8007250:	1d3b      	adds	r3, r7, #4
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007258:	b29b      	uxth	r3, r3
 800725a:	461a      	mov	r2, r3
 800725c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800725e:	4413      	add	r3, r2
 8007260:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007262:	463b      	mov	r3, r7
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	011a      	lsls	r2, r3, #4
 800726a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800726c:	4413      	add	r3, r2
 800726e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007272:	663b      	str	r3, [r7, #96]	; 0x60
 8007274:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007278:	b29a      	uxth	r2, r3
 800727a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800727c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800727e:	463b      	mov	r3, r7
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	895b      	ldrh	r3, [r3, #10]
 8007284:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007288:	463b      	mov	r3, r7
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6959      	ldr	r1, [r3, #20]
 800728e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007292:	b29b      	uxth	r3, r3
 8007294:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8007298:	1d38      	adds	r0, r7, #4
 800729a:	6800      	ldr	r0, [r0, #0]
 800729c:	f001 f8d5 	bl	800844a <USB_WritePMA>
 80072a0:	e3a4      	b.n	80079ec <USB_EPStartXfer+0xe2c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80072a2:	463b      	mov	r3, r7
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80072ac:	1d3b      	adds	r3, r7, #4
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	463b      	mov	r3, r7
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	4413      	add	r3, r2
 80072ba:	881b      	ldrh	r3, [r3, #0]
 80072bc:	b29b      	uxth	r3, r3
 80072be:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80072c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80072ca:	1d3b      	adds	r3, r7, #4
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	463b      	mov	r3, r7
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	441a      	add	r2, r3
 80072d8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80072dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80072f0:	1d3b      	adds	r3, r7, #4
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80072f6:	1d3b      	adds	r3, r7, #4
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072fe:	b29b      	uxth	r3, r3
 8007300:	461a      	mov	r2, r3
 8007302:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007304:	4413      	add	r3, r2
 8007306:	65bb      	str	r3, [r7, #88]	; 0x58
 8007308:	463b      	mov	r3, r7
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	011a      	lsls	r2, r3, #4
 8007310:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007312:	4413      	add	r3, r2
 8007314:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007318:	657b      	str	r3, [r7, #84]	; 0x54
 800731a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800731e:	b29a      	uxth	r2, r3
 8007320:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007322:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007324:	463b      	mov	r3, r7
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	891b      	ldrh	r3, [r3, #8]
 800732a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800732e:	463b      	mov	r3, r7
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6959      	ldr	r1, [r3, #20]
 8007334:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007338:	b29b      	uxth	r3, r3
 800733a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 800733e:	1d38      	adds	r0, r7, #4
 8007340:	6800      	ldr	r0, [r0, #0]
 8007342:	f001 f882 	bl	800844a <USB_WritePMA>
 8007346:	e351      	b.n	80079ec <USB_EPStartXfer+0xe2c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8007348:	1d3b      	adds	r3, r7, #4
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	463b      	mov	r3, r7
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	881b      	ldrh	r3, [r3, #0]
 8007358:	b29b      	uxth	r3, r3
 800735a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800735e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007362:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8007366:	1d3b      	adds	r3, r7, #4
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	463b      	mov	r3, r7
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	441a      	add	r2, r3
 8007374:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8007378:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800737c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007380:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007388:	b29b      	uxth	r3, r3
 800738a:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800738c:	463b      	mov	r3, r7
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	6a1a      	ldr	r2, [r3, #32]
 8007392:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007396:	1ad2      	subs	r2, r2, r3
 8007398:	463b      	mov	r3, r7
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800739e:	1d3b      	adds	r3, r7, #4
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	463b      	mov	r3, r7
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f000 8178 	beq.w	80076aa <USB_EPStartXfer+0xaea>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80073ba:	1d3b      	adds	r3, r7, #4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073c0:	463b      	mov	r3, r7
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	785b      	ldrb	r3, [r3, #1]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d164      	bne.n	8007494 <USB_EPStartXfer+0x8d4>
 80073ca:	1d3b      	adds	r3, r7, #4
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80073d0:	1d3b      	adds	r3, r7, #4
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073d8:	b29b      	uxth	r3, r3
 80073da:	461a      	mov	r2, r3
 80073dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073de:	4413      	add	r3, r2
 80073e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80073e2:	463b      	mov	r3, r7
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	011a      	lsls	r2, r3, #4
 80073ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073ec:	4413      	add	r3, r2
 80073ee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80073f2:	647b      	str	r3, [r7, #68]	; 0x44
 80073f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d112      	bne.n	8007422 <USB_EPStartXfer+0x862>
 80073fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	b29b      	uxth	r3, r3
 8007402:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007406:	b29a      	uxth	r2, r3
 8007408:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800740a:	801a      	strh	r2, [r3, #0]
 800740c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	b29b      	uxth	r3, r3
 8007412:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007416:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800741a:	b29a      	uxth	r2, r3
 800741c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800741e:	801a      	strh	r2, [r3, #0]
 8007420:	e054      	b.n	80074cc <USB_EPStartXfer+0x90c>
 8007422:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007426:	2b3e      	cmp	r3, #62	; 0x3e
 8007428:	d817      	bhi.n	800745a <USB_EPStartXfer+0x89a>
 800742a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800742e:	085b      	lsrs	r3, r3, #1
 8007430:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007434:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d004      	beq.n	800744a <USB_EPStartXfer+0x88a>
 8007440:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007444:	3301      	adds	r3, #1
 8007446:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800744a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800744e:	b29b      	uxth	r3, r3
 8007450:	029b      	lsls	r3, r3, #10
 8007452:	b29a      	uxth	r2, r3
 8007454:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007456:	801a      	strh	r2, [r3, #0]
 8007458:	e038      	b.n	80074cc <USB_EPStartXfer+0x90c>
 800745a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800745e:	095b      	lsrs	r3, r3, #5
 8007460:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007464:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007468:	f003 031f 	and.w	r3, r3, #31
 800746c:	2b00      	cmp	r3, #0
 800746e:	d104      	bne.n	800747a <USB_EPStartXfer+0x8ba>
 8007470:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007474:	3b01      	subs	r3, #1
 8007476:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800747a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800747e:	b29b      	uxth	r3, r3
 8007480:	029b      	lsls	r3, r3, #10
 8007482:	b29b      	uxth	r3, r3
 8007484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800748c:	b29a      	uxth	r2, r3
 800748e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007490:	801a      	strh	r2, [r3, #0]
 8007492:	e01b      	b.n	80074cc <USB_EPStartXfer+0x90c>
 8007494:	463b      	mov	r3, r7
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	785b      	ldrb	r3, [r3, #1]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d116      	bne.n	80074cc <USB_EPStartXfer+0x90c>
 800749e:	1d3b      	adds	r3, r7, #4
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	461a      	mov	r2, r3
 80074aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074ac:	4413      	add	r3, r2
 80074ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074b0:	463b      	mov	r3, r7
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	011a      	lsls	r2, r3, #4
 80074b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074ba:	4413      	add	r3, r2
 80074bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074c0:	643b      	str	r3, [r7, #64]	; 0x40
 80074c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80074cc:	463b      	mov	r3, r7
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	895b      	ldrh	r3, [r3, #10]
 80074d2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074d6:	463b      	mov	r3, r7
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	6959      	ldr	r1, [r3, #20]
 80074dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80074e6:	1d38      	adds	r0, r7, #4
 80074e8:	6800      	ldr	r0, [r0, #0]
 80074ea:	f000 ffae 	bl	800844a <USB_WritePMA>
          ep->xfer_buff += len;
 80074ee:	463b      	mov	r3, r7
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	695a      	ldr	r2, [r3, #20]
 80074f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80074f8:	441a      	add	r2, r3
 80074fa:	463b      	mov	r3, r7
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007500:	463b      	mov	r3, r7
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6a1a      	ldr	r2, [r3, #32]
 8007506:	463b      	mov	r3, r7
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	429a      	cmp	r2, r3
 800750e:	d909      	bls.n	8007524 <USB_EPStartXfer+0x964>
          {
            ep->xfer_len_db -= len;
 8007510:	463b      	mov	r3, r7
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6a1a      	ldr	r2, [r3, #32]
 8007516:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	463b      	mov	r3, r7
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	621a      	str	r2, [r3, #32]
 8007522:	e008      	b.n	8007536 <USB_EPStartXfer+0x976>
          }
          else
          {
            len = ep->xfer_len_db;
 8007524:	463b      	mov	r3, r7
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
            ep->xfer_len_db = 0U;
 800752e:	463b      	mov	r3, r7
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2200      	movs	r2, #0
 8007534:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8007536:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800753a:	2b00      	cmp	r3, #0
 800753c:	f000 8256 	beq.w	80079ec <USB_EPStartXfer+0xe2c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007540:	463b      	mov	r3, r7
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	785b      	ldrb	r3, [r3, #1]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d172      	bne.n	8007630 <USB_EPStartXfer+0xa70>
 800754a:	1d3b      	adds	r3, r7, #4
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007550:	1d3b      	adds	r3, r7, #4
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007558:	b29b      	uxth	r3, r3
 800755a:	461a      	mov	r2, r3
 800755c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800755e:	4413      	add	r3, r2
 8007560:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007562:	463b      	mov	r3, r7
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	011a      	lsls	r2, r3, #4
 800756a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800756c:	4413      	add	r3, r2
 800756e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007572:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007576:	601a      	str	r2, [r3, #0]
 8007578:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800757c:	2b00      	cmp	r3, #0
 800757e:	d11a      	bne.n	80075b6 <USB_EPStartXfer+0x9f6>
 8007580:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800758e:	b29a      	uxth	r2, r3
 8007590:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	801a      	strh	r2, [r3, #0]
 8007598:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	881b      	ldrh	r3, [r3, #0]
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	801a      	strh	r2, [r3, #0]
 80075b4:	e067      	b.n	8007686 <USB_EPStartXfer+0xac6>
 80075b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075ba:	2b3e      	cmp	r3, #62	; 0x3e
 80075bc:	d819      	bhi.n	80075f2 <USB_EPStartXfer+0xa32>
 80075be:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075c2:	085b      	lsrs	r3, r3, #1
 80075c4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80075c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075cc:	f003 0301 	and.w	r3, r3, #1
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d004      	beq.n	80075de <USB_EPStartXfer+0xa1e>
 80075d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80075d8:	3301      	adds	r3, #1
 80075da:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80075de:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	029b      	lsls	r3, r3, #10
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	801a      	strh	r2, [r3, #0]
 80075f0:	e049      	b.n	8007686 <USB_EPStartXfer+0xac6>
 80075f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075f6:	095b      	lsrs	r3, r3, #5
 80075f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80075fc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007600:	f003 031f 	and.w	r3, r3, #31
 8007604:	2b00      	cmp	r3, #0
 8007606:	d104      	bne.n	8007612 <USB_EPStartXfer+0xa52>
 8007608:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800760c:	3b01      	subs	r3, #1
 800760e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007612:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007616:	b29b      	uxth	r3, r3
 8007618:	029b      	lsls	r3, r3, #10
 800761a:	b29b      	uxth	r3, r3
 800761c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007620:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007624:	b29a      	uxth	r2, r3
 8007626:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	801a      	strh	r2, [r3, #0]
 800762e:	e02a      	b.n	8007686 <USB_EPStartXfer+0xac6>
 8007630:	463b      	mov	r3, r7
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	785b      	ldrb	r3, [r3, #1]
 8007636:	2b01      	cmp	r3, #1
 8007638:	d125      	bne.n	8007686 <USB_EPStartXfer+0xac6>
 800763a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800763e:	1d3a      	adds	r2, r7, #4
 8007640:	6812      	ldr	r2, [r2, #0]
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	1d3b      	adds	r3, r7, #4
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800764c:	b29b      	uxth	r3, r3
 800764e:	4619      	mov	r1, r3
 8007650:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007654:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8007658:	6812      	ldr	r2, [r2, #0]
 800765a:	440a      	add	r2, r1
 800765c:	601a      	str	r2, [r3, #0]
 800765e:	463b      	mov	r3, r7
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	011a      	lsls	r2, r3, #4
 8007666:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4413      	add	r3, r2
 800766e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007672:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800767c:	b29a      	uxth	r2, r3
 800767e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007686:	463b      	mov	r3, r7
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	891b      	ldrh	r3, [r3, #8]
 800768c:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007690:	463b      	mov	r3, r7
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6959      	ldr	r1, [r3, #20]
 8007696:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800769a:	b29b      	uxth	r3, r3
 800769c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80076a0:	1d38      	adds	r0, r7, #4
 80076a2:	6800      	ldr	r0, [r0, #0]
 80076a4:	f000 fed1 	bl	800844a <USB_WritePMA>
 80076a8:	e1a0      	b.n	80079ec <USB_EPStartXfer+0xe2c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80076aa:	463b      	mov	r3, r7
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	785b      	ldrb	r3, [r3, #1]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d17a      	bne.n	80077aa <USB_EPStartXfer+0xbea>
 80076b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80076b8:	1d3a      	adds	r2, r7, #4
 80076ba:	6812      	ldr	r2, [r2, #0]
 80076bc:	601a      	str	r2, [r3, #0]
 80076be:	1d3b      	adds	r3, r7, #4
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	4619      	mov	r1, r3
 80076ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80076ce:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80076d2:	6812      	ldr	r2, [r2, #0]
 80076d4:	440a      	add	r2, r1
 80076d6:	601a      	str	r2, [r3, #0]
 80076d8:	463b      	mov	r3, r7
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	011a      	lsls	r2, r3, #4
 80076e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4413      	add	r3, r2
 80076e8:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80076ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d11a      	bne.n	8007730 <USB_EPStartXfer+0xb70>
 80076fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	881b      	ldrh	r3, [r3, #0]
 8007702:	b29b      	uxth	r3, r3
 8007704:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007708:	b29a      	uxth	r2, r3
 800770a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	801a      	strh	r2, [r3, #0]
 8007712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	881b      	ldrh	r3, [r3, #0]
 800771a:	b29b      	uxth	r3, r3
 800771c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007720:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007724:	b29a      	uxth	r2, r3
 8007726:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	801a      	strh	r2, [r3, #0]
 800772e:	e067      	b.n	8007800 <USB_EPStartXfer+0xc40>
 8007730:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007734:	2b3e      	cmp	r3, #62	; 0x3e
 8007736:	d819      	bhi.n	800776c <USB_EPStartXfer+0xbac>
 8007738:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800773c:	085b      	lsrs	r3, r3, #1
 800773e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007742:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	2b00      	cmp	r3, #0
 800774c:	d004      	beq.n	8007758 <USB_EPStartXfer+0xb98>
 800774e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007752:	3301      	adds	r3, #1
 8007754:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007758:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800775c:	b29b      	uxth	r3, r3
 800775e:	029b      	lsls	r3, r3, #10
 8007760:	b29a      	uxth	r2, r3
 8007762:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	801a      	strh	r2, [r3, #0]
 800776a:	e049      	b.n	8007800 <USB_EPStartXfer+0xc40>
 800776c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007770:	095b      	lsrs	r3, r3, #5
 8007772:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007776:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800777a:	f003 031f 	and.w	r3, r3, #31
 800777e:	2b00      	cmp	r3, #0
 8007780:	d104      	bne.n	800778c <USB_EPStartXfer+0xbcc>
 8007782:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007786:	3b01      	subs	r3, #1
 8007788:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800778c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007790:	b29b      	uxth	r3, r3
 8007792:	029b      	lsls	r3, r3, #10
 8007794:	b29b      	uxth	r3, r3
 8007796:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800779a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800779e:	b29a      	uxth	r2, r3
 80077a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	801a      	strh	r2, [r3, #0]
 80077a8:	e02a      	b.n	8007800 <USB_EPStartXfer+0xc40>
 80077aa:	463b      	mov	r3, r7
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	785b      	ldrb	r3, [r3, #1]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d125      	bne.n	8007800 <USB_EPStartXfer+0xc40>
 80077b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077b8:	1d3a      	adds	r2, r7, #4
 80077ba:	6812      	ldr	r2, [r2, #0]
 80077bc:	601a      	str	r2, [r3, #0]
 80077be:	1d3b      	adds	r3, r7, #4
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	4619      	mov	r1, r3
 80077ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077ce:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80077d2:	6812      	ldr	r2, [r2, #0]
 80077d4:	440a      	add	r2, r1
 80077d6:	601a      	str	r2, [r3, #0]
 80077d8:	463b      	mov	r3, r7
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	011a      	lsls	r2, r3, #4
 80077e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4413      	add	r3, r2
 80077e8:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80077ec:	f107 0320 	add.w	r3, r7, #32
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	f107 0320 	add.w	r3, r7, #32
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007800:	463b      	mov	r3, r7
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	891b      	ldrh	r3, [r3, #8]
 8007806:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800780a:	463b      	mov	r3, r7
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6959      	ldr	r1, [r3, #20]
 8007810:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007814:	b29b      	uxth	r3, r3
 8007816:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 800781a:	1d38      	adds	r0, r7, #4
 800781c:	6800      	ldr	r0, [r0, #0]
 800781e:	f000 fe14 	bl	800844a <USB_WritePMA>
          ep->xfer_buff += len;
 8007822:	463b      	mov	r3, r7
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	695a      	ldr	r2, [r3, #20]
 8007828:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800782c:	441a      	add	r2, r3
 800782e:	463b      	mov	r3, r7
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007834:	463b      	mov	r3, r7
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6a1a      	ldr	r2, [r3, #32]
 800783a:	463b      	mov	r3, r7
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	429a      	cmp	r2, r3
 8007842:	d909      	bls.n	8007858 <USB_EPStartXfer+0xc98>
          {
            ep->xfer_len_db -= len;
 8007844:	463b      	mov	r3, r7
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6a1a      	ldr	r2, [r3, #32]
 800784a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800784e:	1ad2      	subs	r2, r2, r3
 8007850:	463b      	mov	r3, r7
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	621a      	str	r2, [r3, #32]
 8007856:	e008      	b.n	800786a <USB_EPStartXfer+0xcaa>
          }
          else
          {
            len = ep->xfer_len_db;
 8007858:	463b      	mov	r3, r7
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
            ep->xfer_len_db = 0U;
 8007862:	463b      	mov	r3, r7
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2200      	movs	r2, #0
 8007868:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800786a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 80bc 	beq.w	80079ec <USB_EPStartXfer+0xe2c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007874:	f107 031c 	add.w	r3, r7, #28
 8007878:	1d3a      	adds	r2, r7, #4
 800787a:	6812      	ldr	r2, [r2, #0]
 800787c:	601a      	str	r2, [r3, #0]
 800787e:	463b      	mov	r3, r7
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	785b      	ldrb	r3, [r3, #1]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d17a      	bne.n	800797e <USB_EPStartXfer+0xdbe>
 8007888:	f107 0318 	add.w	r3, r7, #24
 800788c:	1d3a      	adds	r2, r7, #4
 800788e:	6812      	ldr	r2, [r2, #0]
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	1d3b      	adds	r3, r7, #4
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800789a:	b29b      	uxth	r3, r3
 800789c:	4619      	mov	r1, r3
 800789e:	f107 0318 	add.w	r3, r7, #24
 80078a2:	f107 0218 	add.w	r2, r7, #24
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	440a      	add	r2, r1
 80078aa:	601a      	str	r2, [r3, #0]
 80078ac:	463b      	mov	r3, r7
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	781b      	ldrb	r3, [r3, #0]
 80078b2:	011a      	lsls	r2, r3, #4
 80078b4:	f107 0318 	add.w	r3, r7, #24
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4413      	add	r3, r2
 80078bc:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80078c0:	f107 0314 	add.w	r3, r7, #20
 80078c4:	601a      	str	r2, [r3, #0]
 80078c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d11a      	bne.n	8007904 <USB_EPStartXfer+0xd44>
 80078ce:	f107 0314 	add.w	r3, r7, #20
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078dc:	b29a      	uxth	r2, r3
 80078de:	f107 0314 	add.w	r3, r7, #20
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	801a      	strh	r2, [r3, #0]
 80078e6:	f107 0314 	add.w	r3, r7, #20
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	881b      	ldrh	r3, [r3, #0]
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078f8:	b29a      	uxth	r2, r3
 80078fa:	f107 0314 	add.w	r3, r7, #20
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	801a      	strh	r2, [r3, #0]
 8007902:	e062      	b.n	80079ca <USB_EPStartXfer+0xe0a>
 8007904:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007908:	2b3e      	cmp	r3, #62	; 0x3e
 800790a:	d819      	bhi.n	8007940 <USB_EPStartXfer+0xd80>
 800790c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007910:	085b      	lsrs	r3, r3, #1
 8007912:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007916:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800791a:	f003 0301 	and.w	r3, r3, #1
 800791e:	2b00      	cmp	r3, #0
 8007920:	d004      	beq.n	800792c <USB_EPStartXfer+0xd6c>
 8007922:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007926:	3301      	adds	r3, #1
 8007928:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800792c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007930:	b29b      	uxth	r3, r3
 8007932:	029b      	lsls	r3, r3, #10
 8007934:	b29a      	uxth	r2, r3
 8007936:	f107 0314 	add.w	r3, r7, #20
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	801a      	strh	r2, [r3, #0]
 800793e:	e044      	b.n	80079ca <USB_EPStartXfer+0xe0a>
 8007940:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007944:	095b      	lsrs	r3, r3, #5
 8007946:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800794a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800794e:	f003 031f 	and.w	r3, r3, #31
 8007952:	2b00      	cmp	r3, #0
 8007954:	d104      	bne.n	8007960 <USB_EPStartXfer+0xda0>
 8007956:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800795a:	3b01      	subs	r3, #1
 800795c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007960:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007964:	b29b      	uxth	r3, r3
 8007966:	029b      	lsls	r3, r3, #10
 8007968:	b29b      	uxth	r3, r3
 800796a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800796e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007972:	b29a      	uxth	r2, r3
 8007974:	f107 0314 	add.w	r3, r7, #20
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	801a      	strh	r2, [r3, #0]
 800797c:	e025      	b.n	80079ca <USB_EPStartXfer+0xe0a>
 800797e:	463b      	mov	r3, r7
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	785b      	ldrb	r3, [r3, #1]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d120      	bne.n	80079ca <USB_EPStartXfer+0xe0a>
 8007988:	1d3b      	adds	r3, r7, #4
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007990:	b29b      	uxth	r3, r3
 8007992:	4619      	mov	r1, r3
 8007994:	f107 031c 	add.w	r3, r7, #28
 8007998:	f107 021c 	add.w	r2, r7, #28
 800799c:	6812      	ldr	r2, [r2, #0]
 800799e:	440a      	add	r2, r1
 80079a0:	601a      	str	r2, [r3, #0]
 80079a2:	463b      	mov	r3, r7
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	011a      	lsls	r2, r3, #4
 80079aa:	f107 031c 	add.w	r3, r7, #28
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4413      	add	r3, r2
 80079b2:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80079b6:	f107 0310 	add.w	r3, r7, #16
 80079ba:	601a      	str	r2, [r3, #0]
 80079bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80079c0:	b29a      	uxth	r2, r3
 80079c2:	f107 0310 	add.w	r3, r7, #16
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80079ca:	463b      	mov	r3, r7
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	895b      	ldrh	r3, [r3, #10]
 80079d0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079d4:	463b      	mov	r3, r7
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6959      	ldr	r1, [r3, #20]
 80079da:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80079de:	b29b      	uxth	r3, r3
 80079e0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80079e4:	1d38      	adds	r0, r7, #4
 80079e6:	6800      	ldr	r0, [r0, #0]
 80079e8:	f000 fd2f 	bl	800844a <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80079ec:	1d3b      	adds	r3, r7, #4
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	463b      	mov	r3, r7
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4413      	add	r3, r2
 80079fa:	881b      	ldrh	r3, [r3, #0]
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	f107 020e 	add.w	r2, r7, #14
 8007a02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a0a:	8013      	strh	r3, [r2, #0]
 8007a0c:	f107 030e 	add.w	r3, r7, #14
 8007a10:	f107 020e 	add.w	r2, r7, #14
 8007a14:	8812      	ldrh	r2, [r2, #0]
 8007a16:	f082 0210 	eor.w	r2, r2, #16
 8007a1a:	801a      	strh	r2, [r3, #0]
 8007a1c:	f107 030e 	add.w	r3, r7, #14
 8007a20:	f107 020e 	add.w	r2, r7, #14
 8007a24:	8812      	ldrh	r2, [r2, #0]
 8007a26:	f082 0220 	eor.w	r2, r2, #32
 8007a2a:	801a      	strh	r2, [r3, #0]
 8007a2c:	1d3b      	adds	r3, r7, #4
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	463b      	mov	r3, r7
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	441a      	add	r2, r3
 8007a3a:	f107 030e 	add.w	r3, r7, #14
 8007a3e:	881b      	ldrh	r3, [r3, #0]
 8007a40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	8013      	strh	r3, [r2, #0]
 8007a54:	e3b5      	b.n	80081c2 <USB_EPStartXfer+0x1602>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007a56:	463b      	mov	r3, r7
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	7b1b      	ldrb	r3, [r3, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f040 8090 	bne.w	8007b82 <USB_EPStartXfer+0xfc2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007a62:	463b      	mov	r3, r7
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	699a      	ldr	r2, [r3, #24]
 8007a68:	463b      	mov	r3, r7
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d90e      	bls.n	8007a90 <USB_EPStartXfer+0xed0>
      {
        len = ep->maxpacket;
 8007a72:	463b      	mov	r3, r7
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
        ep->xfer_len -= len;
 8007a7c:	463b      	mov	r3, r7
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	699a      	ldr	r2, [r3, #24]
 8007a82:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007a86:	1ad2      	subs	r2, r2, r3
 8007a88:	463b      	mov	r3, r7
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	619a      	str	r2, [r3, #24]
 8007a8e:	e008      	b.n	8007aa2 <USB_EPStartXfer+0xee2>
      }
      else
      {
        len = ep->xfer_len;
 8007a90:	463b      	mov	r3, r7
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
        ep->xfer_len = 0U;
 8007a9a:	463b      	mov	r3, r7
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007aa2:	1d3b      	adds	r3, r7, #4
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007aaa:	1d3b      	adds	r3, r7, #4
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007aba:	4413      	add	r3, r2
 8007abc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ac0:	463b      	mov	r3, r7
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	011a      	lsls	r2, r3, #4
 8007ac8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007acc:	4413      	add	r3, r2
 8007ace:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ad2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ad6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d116      	bne.n	8007b0c <USB_EPStartXfer+0xf4c>
 8007ade:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007ae2:	881b      	ldrh	r3, [r3, #0]
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007aea:	b29a      	uxth	r2, r3
 8007aec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007af0:	801a      	strh	r2, [r3, #0]
 8007af2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007af6:	881b      	ldrh	r3, [r3, #0]
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007afe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b08:	801a      	strh	r2, [r3, #0]
 8007b0a:	e32c      	b.n	8008166 <USB_EPStartXfer+0x15a6>
 8007b0c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b10:	2b3e      	cmp	r3, #62	; 0x3e
 8007b12:	d818      	bhi.n	8007b46 <USB_EPStartXfer+0xf86>
 8007b14:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b18:	085b      	lsrs	r3, r3, #1
 8007b1a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d004      	beq.n	8007b34 <USB_EPStartXfer+0xf74>
 8007b2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b2e:	3301      	adds	r3, #1
 8007b30:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b34:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	029b      	lsls	r3, r3, #10
 8007b3c:	b29a      	uxth	r2, r3
 8007b3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b42:	801a      	strh	r2, [r3, #0]
 8007b44:	e30f      	b.n	8008166 <USB_EPStartXfer+0x15a6>
 8007b46:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b4a:	095b      	lsrs	r3, r3, #5
 8007b4c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b50:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b54:	f003 031f 	and.w	r3, r3, #31
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d104      	bne.n	8007b66 <USB_EPStartXfer+0xfa6>
 8007b5c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b60:	3b01      	subs	r3, #1
 8007b62:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007b66:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	029b      	lsls	r3, r3, #10
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007b7e:	801a      	strh	r2, [r3, #0]
 8007b80:	e2f1      	b.n	8008166 <USB_EPStartXfer+0x15a6>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007b82:	463b      	mov	r3, r7
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	78db      	ldrb	r3, [r3, #3]
 8007b88:	2b02      	cmp	r3, #2
 8007b8a:	f040 818f 	bne.w	8007eac <USB_EPStartXfer+0x12ec>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007b8e:	463b      	mov	r3, r7
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	785b      	ldrb	r3, [r3, #1]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d175      	bne.n	8007c84 <USB_EPStartXfer+0x10c4>
 8007b98:	1d3b      	adds	r3, r7, #4
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007ba0:	1d3b      	adds	r3, r7, #4
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	461a      	mov	r2, r3
 8007bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007bb6:	463b      	mov	r3, r7
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	011a      	lsls	r2, r3, #4
 8007bbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bc2:	4413      	add	r3, r2
 8007bc4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007bcc:	463b      	mov	r3, r7
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d116      	bne.n	8007c04 <USB_EPStartXfer+0x1044>
 8007bd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bda:	881b      	ldrh	r3, [r3, #0]
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007be8:	801a      	strh	r2, [r3, #0]
 8007bea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bee:	881b      	ldrh	r3, [r3, #0]
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c00:	801a      	strh	r2, [r3, #0]
 8007c02:	e065      	b.n	8007cd0 <USB_EPStartXfer+0x1110>
 8007c04:	463b      	mov	r3, r7
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	2b3e      	cmp	r3, #62	; 0x3e
 8007c0c:	d81a      	bhi.n	8007c44 <USB_EPStartXfer+0x1084>
 8007c0e:	463b      	mov	r3, r7
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	691b      	ldr	r3, [r3, #16]
 8007c14:	085b      	lsrs	r3, r3, #1
 8007c16:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c1a:	463b      	mov	r3, r7
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d004      	beq.n	8007c32 <USB_EPStartXfer+0x1072>
 8007c28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	029b      	lsls	r3, r3, #10
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c40:	801a      	strh	r2, [r3, #0]
 8007c42:	e045      	b.n	8007cd0 <USB_EPStartXfer+0x1110>
 8007c44:	463b      	mov	r3, r7
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	095b      	lsrs	r3, r3, #5
 8007c4c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c50:	463b      	mov	r3, r7
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	f003 031f 	and.w	r3, r3, #31
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d104      	bne.n	8007c68 <USB_EPStartXfer+0x10a8>
 8007c5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c62:	3b01      	subs	r3, #1
 8007c64:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	029b      	lsls	r3, r3, #10
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c7a:	b29a      	uxth	r2, r3
 8007c7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c80:	801a      	strh	r2, [r3, #0]
 8007c82:	e025      	b.n	8007cd0 <USB_EPStartXfer+0x1110>
 8007c84:	463b      	mov	r3, r7
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	785b      	ldrb	r3, [r3, #1]
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	d120      	bne.n	8007cd0 <USB_EPStartXfer+0x1110>
 8007c8e:	1d3b      	adds	r3, r7, #4
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007c96:	1d3b      	adds	r3, r7, #4
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ca6:	4413      	add	r3, r2
 8007ca8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007cac:	463b      	mov	r3, r7
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	011a      	lsls	r2, r3, #4
 8007cb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007cb8:	4413      	add	r3, r2
 8007cba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007cbe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cc2:	463b      	mov	r3, r7
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007cce:	801a      	strh	r2, [r3, #0]
 8007cd0:	1d3b      	adds	r3, r7, #4
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007cd8:	463b      	mov	r3, r7
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	785b      	ldrb	r3, [r3, #1]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d175      	bne.n	8007dce <USB_EPStartXfer+0x120e>
 8007ce2:	1d3b      	adds	r3, r7, #4
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007cea:	1d3b      	adds	r3, r7, #4
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007cfa:	4413      	add	r3, r2
 8007cfc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d00:	463b      	mov	r3, r7
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	011a      	lsls	r2, r3, #4
 8007d08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007d16:	463b      	mov	r3, r7
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d116      	bne.n	8007d4e <USB_EPStartXfer+0x118e>
 8007d20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d24:	881b      	ldrh	r3, [r3, #0]
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d32:	801a      	strh	r2, [r3, #0]
 8007d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d38:	881b      	ldrh	r3, [r3, #0]
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d4a:	801a      	strh	r2, [r3, #0]
 8007d4c:	e061      	b.n	8007e12 <USB_EPStartXfer+0x1252>
 8007d4e:	463b      	mov	r3, r7
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	2b3e      	cmp	r3, #62	; 0x3e
 8007d56:	d81a      	bhi.n	8007d8e <USB_EPStartXfer+0x11ce>
 8007d58:	463b      	mov	r3, r7
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	691b      	ldr	r3, [r3, #16]
 8007d5e:	085b      	lsrs	r3, r3, #1
 8007d60:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007d64:	463b      	mov	r3, r7
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	f003 0301 	and.w	r3, r3, #1
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d004      	beq.n	8007d7c <USB_EPStartXfer+0x11bc>
 8007d72:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007d76:	3301      	adds	r3, #1
 8007d78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007d7c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	029b      	lsls	r3, r3, #10
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d8a:	801a      	strh	r2, [r3, #0]
 8007d8c:	e041      	b.n	8007e12 <USB_EPStartXfer+0x1252>
 8007d8e:	463b      	mov	r3, r7
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	095b      	lsrs	r3, r3, #5
 8007d96:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	f003 031f 	and.w	r3, r3, #31
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d104      	bne.n	8007db2 <USB_EPStartXfer+0x11f2>
 8007da8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007dac:	3b01      	subs	r3, #1
 8007dae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007db2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	029b      	lsls	r3, r3, #10
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007dca:	801a      	strh	r2, [r3, #0]
 8007dcc:	e021      	b.n	8007e12 <USB_EPStartXfer+0x1252>
 8007dce:	463b      	mov	r3, r7
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	785b      	ldrb	r3, [r3, #1]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d11c      	bne.n	8007e12 <USB_EPStartXfer+0x1252>
 8007dd8:	1d3b      	adds	r3, r7, #4
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	461a      	mov	r2, r3
 8007de4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007de8:	4413      	add	r3, r2
 8007dea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007dee:	463b      	mov	r3, r7
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	011a      	lsls	r2, r3, #4
 8007df6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007dfa:	4413      	add	r3, r2
 8007dfc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e04:	463b      	mov	r3, r7
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007e10:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007e12:	463b      	mov	r3, r7
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	69db      	ldr	r3, [r3, #28]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 81a4 	beq.w	8008166 <USB_EPStartXfer+0x15a6>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007e1e:	1d3b      	adds	r3, r7, #4
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	463b      	mov	r3, r7
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	4413      	add	r3, r2
 8007e2c:	881b      	ldrh	r3, [r3, #0]
 8007e2e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e32:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d005      	beq.n	8007e4a <USB_EPStartXfer+0x128a>
 8007e3e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10d      	bne.n	8007e66 <USB_EPStartXfer+0x12a6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f040 8187 	bne.w	8008166 <USB_EPStartXfer+0x15a6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f040 8180 	bne.w	8008166 <USB_EPStartXfer+0x15a6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007e66:	1d3b      	adds	r3, r7, #4
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	463b      	mov	r3, r7
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	4413      	add	r3, r2
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e80:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
 8007e84:	1d3b      	adds	r3, r7, #4
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	463b      	mov	r3, r7
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	441a      	add	r2, r3
 8007e92:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8007e96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ea2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	8013      	strh	r3, [r2, #0]
 8007eaa:	e15c      	b.n	8008166 <USB_EPStartXfer+0x15a6>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007eac:	463b      	mov	r3, r7
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	78db      	ldrb	r3, [r3, #3]
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	f040 8155 	bne.w	8008162 <USB_EPStartXfer+0x15a2>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007eb8:	463b      	mov	r3, r7
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	699a      	ldr	r2, [r3, #24]
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d90e      	bls.n	8007ee6 <USB_EPStartXfer+0x1326>
        {
          len = ep->maxpacket;
 8007ec8:	463b      	mov	r3, r7
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
          ep->xfer_len -= len;
 8007ed2:	463b      	mov	r3, r7
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	699a      	ldr	r2, [r3, #24]
 8007ed8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007edc:	1ad2      	subs	r2, r2, r3
 8007ede:	463b      	mov	r3, r7
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	619a      	str	r2, [r3, #24]
 8007ee4:	e008      	b.n	8007ef8 <USB_EPStartXfer+0x1338>
        }
        else
        {
          len = ep->xfer_len;
 8007ee6:	463b      	mov	r3, r7
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	699b      	ldr	r3, [r3, #24]
 8007eec:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
          ep->xfer_len = 0U;
 8007ef0:	463b      	mov	r3, r7
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007ef8:	463b      	mov	r3, r7
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	785b      	ldrb	r3, [r3, #1]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d16f      	bne.n	8007fe2 <USB_EPStartXfer+0x1422>
 8007f02:	1d3b      	adds	r3, r7, #4
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f0a:	1d3b      	adds	r3, r7, #4
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	461a      	mov	r2, r3
 8007f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f20:	463b      	mov	r3, r7
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	011a      	lsls	r2, r3, #4
 8007f28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f32:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007f36:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d116      	bne.n	8007f6c <USB_EPStartXfer+0x13ac>
 8007f3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f42:	881b      	ldrh	r3, [r3, #0]
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f4a:	b29a      	uxth	r2, r3
 8007f4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f50:	801a      	strh	r2, [r3, #0]
 8007f52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f56:	881b      	ldrh	r3, [r3, #0]
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f68:	801a      	strh	r2, [r3, #0]
 8007f6a:	e05f      	b.n	800802c <USB_EPStartXfer+0x146c>
 8007f6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f70:	2b3e      	cmp	r3, #62	; 0x3e
 8007f72:	d818      	bhi.n	8007fa6 <USB_EPStartXfer+0x13e6>
 8007f74:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f78:	085b      	lsrs	r3, r3, #1
 8007f7a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007f7e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d004      	beq.n	8007f94 <USB_EPStartXfer+0x13d4>
 8007f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f8e:	3301      	adds	r3, #1
 8007f90:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	029b      	lsls	r3, r3, #10
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007fa2:	801a      	strh	r2, [r3, #0]
 8007fa4:	e042      	b.n	800802c <USB_EPStartXfer+0x146c>
 8007fa6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007faa:	095b      	lsrs	r3, r3, #5
 8007fac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007fb0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007fb4:	f003 031f 	and.w	r3, r3, #31
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d104      	bne.n	8007fc6 <USB_EPStartXfer+0x1406>
 8007fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	029b      	lsls	r3, r3, #10
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007fde:	801a      	strh	r2, [r3, #0]
 8007fe0:	e024      	b.n	800802c <USB_EPStartXfer+0x146c>
 8007fe2:	463b      	mov	r3, r7
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	785b      	ldrb	r3, [r3, #1]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d11f      	bne.n	800802c <USB_EPStartXfer+0x146c>
 8007fec:	1d3b      	adds	r3, r7, #4
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007ff4:	1d3b      	adds	r3, r7, #4
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	461a      	mov	r2, r3
 8008000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008004:	4413      	add	r3, r2
 8008006:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800800a:	463b      	mov	r3, r7
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	011a      	lsls	r2, r3, #4
 8008012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008016:	4413      	add	r3, r2
 8008018:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800801c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008020:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008024:	b29a      	uxth	r2, r3
 8008026:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800802a:	801a      	strh	r2, [r3, #0]
 800802c:	1d3b      	adds	r3, r7, #4
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008034:	463b      	mov	r3, r7
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	785b      	ldrb	r3, [r3, #1]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d16f      	bne.n	800811e <USB_EPStartXfer+0x155e>
 800803e:	1d3b      	adds	r3, r7, #4
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008046:	1d3b      	adds	r3, r7, #4
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800804e:	b29b      	uxth	r3, r3
 8008050:	461a      	mov	r2, r3
 8008052:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008056:	4413      	add	r3, r2
 8008058:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800805c:	463b      	mov	r3, r7
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	781b      	ldrb	r3, [r3, #0]
 8008062:	011a      	lsls	r2, r3, #4
 8008064:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008068:	4413      	add	r3, r2
 800806a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800806e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008072:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008076:	2b00      	cmp	r3, #0
 8008078:	d116      	bne.n	80080a8 <USB_EPStartXfer+0x14e8>
 800807a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800807e:	881b      	ldrh	r3, [r3, #0]
 8008080:	b29b      	uxth	r3, r3
 8008082:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008086:	b29a      	uxth	r2, r3
 8008088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800808c:	801a      	strh	r2, [r3, #0]
 800808e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008092:	881b      	ldrh	r3, [r3, #0]
 8008094:	b29b      	uxth	r3, r3
 8008096:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800809a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800809e:	b29a      	uxth	r2, r3
 80080a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080a4:	801a      	strh	r2, [r3, #0]
 80080a6:	e05e      	b.n	8008166 <USB_EPStartXfer+0x15a6>
 80080a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080ac:	2b3e      	cmp	r3, #62	; 0x3e
 80080ae:	d818      	bhi.n	80080e2 <USB_EPStartXfer+0x1522>
 80080b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080b4:	085b      	lsrs	r3, r3, #1
 80080b6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d004      	beq.n	80080d0 <USB_EPStartXfer+0x1510>
 80080c6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080ca:	3301      	adds	r3, #1
 80080cc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080d0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	029b      	lsls	r3, r3, #10
 80080d8:	b29a      	uxth	r2, r3
 80080da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080de:	801a      	strh	r2, [r3, #0]
 80080e0:	e041      	b.n	8008166 <USB_EPStartXfer+0x15a6>
 80080e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080e6:	095b      	lsrs	r3, r3, #5
 80080e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80080f0:	f003 031f 	and.w	r3, r3, #31
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d104      	bne.n	8008102 <USB_EPStartXfer+0x1542>
 80080f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080fc:	3b01      	subs	r3, #1
 80080fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008102:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008106:	b29b      	uxth	r3, r3
 8008108:	029b      	lsls	r3, r3, #10
 800810a:	b29b      	uxth	r3, r3
 800810c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008110:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008114:	b29a      	uxth	r2, r3
 8008116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800811a:	801a      	strh	r2, [r3, #0]
 800811c:	e023      	b.n	8008166 <USB_EPStartXfer+0x15a6>
 800811e:	463b      	mov	r3, r7
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	785b      	ldrb	r3, [r3, #1]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d11e      	bne.n	8008166 <USB_EPStartXfer+0x15a6>
 8008128:	1d3b      	adds	r3, r7, #4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008130:	b29b      	uxth	r3, r3
 8008132:	461a      	mov	r2, r3
 8008134:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008138:	4413      	add	r3, r2
 800813a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800813e:	463b      	mov	r3, r7
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	011a      	lsls	r2, r3, #4
 8008146:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800814a:	4413      	add	r3, r2
 800814c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008150:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008154:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008158:	b29a      	uxth	r2, r3
 800815a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800815e:	801a      	strh	r2, [r3, #0]
 8008160:	e001      	b.n	8008166 <USB_EPStartXfer+0x15a6>
      }
      else
      {
        return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e02e      	b.n	80081c4 <USB_EPStartXfer+0x1604>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008166:	1d3b      	adds	r3, r7, #4
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	463b      	mov	r3, r7
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	4413      	add	r3, r2
 8008174:	881b      	ldrh	r3, [r3, #0]
 8008176:	b29b      	uxth	r3, r3
 8008178:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800817c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008180:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8008184:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8008188:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800818c:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8008190:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8008194:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008198:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 800819c:	1d3b      	adds	r3, r7, #4
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	463b      	mov	r3, r7
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	441a      	add	r2, r3
 80081aa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80081ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081be:	b29b      	uxth	r3, r3
 80081c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b085      	sub	sp, #20
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	785b      	ldrb	r3, [r3, #1]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d020      	beq.n	8008222 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	881b      	ldrh	r3, [r3, #0]
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081f6:	81fb      	strh	r3, [r7, #14]
 80081f8:	89fb      	ldrh	r3, [r7, #14]
 80081fa:	f083 0310 	eor.w	r3, r3, #16
 80081fe:	81fb      	strh	r3, [r7, #14]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	441a      	add	r2, r3
 800820a:	89fb      	ldrh	r3, [r7, #14]
 800820c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008210:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008214:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800821c:	b29b      	uxth	r3, r3
 800821e:	8013      	strh	r3, [r2, #0]
 8008220:	e01f      	b.n	8008262 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	781b      	ldrb	r3, [r3, #0]
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4413      	add	r3, r2
 800822c:	881b      	ldrh	r3, [r3, #0]
 800822e:	b29b      	uxth	r3, r3
 8008230:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008238:	81bb      	strh	r3, [r7, #12]
 800823a:	89bb      	ldrh	r3, [r7, #12]
 800823c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008240:	81bb      	strh	r3, [r7, #12]
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	441a      	add	r2, r3
 800824c:	89bb      	ldrh	r3, [r7, #12]
 800824e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008252:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800825a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800825e:	b29b      	uxth	r3, r3
 8008260:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3714      	adds	r7, #20
 8008268:	46bd      	mov	sp, r7
 800826a:	bc80      	pop	{r7}
 800826c:	4770      	bx	lr

0800826e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800826e:	b480      	push	{r7}
 8008270:	b087      	sub	sp, #28
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
 8008276:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	7b1b      	ldrb	r3, [r3, #12]
 800827c:	2b00      	cmp	r3, #0
 800827e:	f040 809d 	bne.w	80083bc <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	785b      	ldrb	r3, [r3, #1]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d04c      	beq.n	8008324 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	4413      	add	r3, r2
 8008294:	881b      	ldrh	r3, [r3, #0]
 8008296:	82fb      	strh	r3, [r7, #22]
 8008298:	8afb      	ldrh	r3, [r7, #22]
 800829a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d01b      	beq.n	80082da <USB_EPClearStall+0x6c>
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	4413      	add	r3, r2
 80082ac:	881b      	ldrh	r3, [r3, #0]
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082b8:	82bb      	strh	r3, [r7, #20]
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	441a      	add	r2, r3
 80082c4:	8abb      	ldrh	r3, [r7, #20]
 80082c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	78db      	ldrb	r3, [r3, #3]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d06c      	beq.n	80083bc <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082f8:	827b      	strh	r3, [r7, #18]
 80082fa:	8a7b      	ldrh	r3, [r7, #18]
 80082fc:	f083 0320 	eor.w	r3, r3, #32
 8008300:	827b      	strh	r3, [r7, #18]
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	441a      	add	r2, r3
 800830c:	8a7b      	ldrh	r3, [r7, #18]
 800830e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008312:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008316:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800831a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800831e:	b29b      	uxth	r3, r3
 8008320:	8013      	strh	r3, [r2, #0]
 8008322:	e04b      	b.n	80083bc <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	881b      	ldrh	r3, [r3, #0]
 8008330:	823b      	strh	r3, [r7, #16]
 8008332:	8a3b      	ldrh	r3, [r7, #16]
 8008334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008338:	2b00      	cmp	r3, #0
 800833a:	d01b      	beq.n	8008374 <USB_EPClearStall+0x106>
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	4413      	add	r3, r2
 8008346:	881b      	ldrh	r3, [r3, #0]
 8008348:	b29b      	uxth	r3, r3
 800834a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800834e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008352:	81fb      	strh	r3, [r7, #14]
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	441a      	add	r2, r3
 800835e:	89fb      	ldrh	r3, [r7, #14]
 8008360:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008364:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008368:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800836c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008370:	b29b      	uxth	r3, r3
 8008372:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	881b      	ldrh	r3, [r3, #0]
 8008380:	b29b      	uxth	r3, r3
 8008382:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800838a:	81bb      	strh	r3, [r7, #12]
 800838c:	89bb      	ldrh	r3, [r7, #12]
 800838e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008392:	81bb      	strh	r3, [r7, #12]
 8008394:	89bb      	ldrh	r3, [r7, #12]
 8008396:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800839a:	81bb      	strh	r3, [r7, #12]
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	441a      	add	r2, r3
 80083a6:	89bb      	ldrh	r3, [r7, #12]
 80083a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	371c      	adds	r7, #28
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bc80      	pop	{r7}
 80083c6:	4770      	bx	lr

080083c8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	460b      	mov	r3, r1
 80083d2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80083d4:	78fb      	ldrb	r3, [r7, #3]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d103      	bne.n	80083e2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2280      	movs	r2, #128	; 0x80
 80083de:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	370c      	adds	r7, #12
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bc80      	pop	{r7}
 80083ec:	4770      	bx	lr

080083ee <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b083      	sub	sp, #12
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80083f6:	2300      	movs	r3, #0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bc80      	pop	{r7}
 8008400:	4770      	bx	lr

08008402 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008402:	b480      	push	{r7}
 8008404:	b083      	sub	sp, #12
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	bc80      	pop	{r7}
 8008414:	4770      	bx	lr

08008416 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008416:	b480      	push	{r7}
 8008418:	b085      	sub	sp, #20
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008424:	b29b      	uxth	r3, r3
 8008426:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008428:	68fb      	ldr	r3, [r7, #12]
}
 800842a:	4618      	mov	r0, r3
 800842c:	3714      	adds	r7, #20
 800842e:	46bd      	mov	sp, r7
 8008430:	bc80      	pop	{r7}
 8008432:	4770      	bx	lr

08008434 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	bc80      	pop	{r7}
 8008448:	4770      	bx	lr

0800844a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800844a:	b480      	push	{r7}
 800844c:	b08d      	sub	sp, #52	; 0x34
 800844e:	af00      	add	r7, sp, #0
 8008450:	60f8      	str	r0, [r7, #12]
 8008452:	60b9      	str	r1, [r7, #8]
 8008454:	4611      	mov	r1, r2
 8008456:	461a      	mov	r2, r3
 8008458:	460b      	mov	r3, r1
 800845a:	80fb      	strh	r3, [r7, #6]
 800845c:	4613      	mov	r3, r2
 800845e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008460:	88bb      	ldrh	r3, [r7, #4]
 8008462:	3301      	adds	r3, #1
 8008464:	085b      	lsrs	r3, r3, #1
 8008466:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008470:	88fb      	ldrh	r3, [r7, #6]
 8008472:	005a      	lsls	r2, r3, #1
 8008474:	69fb      	ldr	r3, [r7, #28]
 8008476:	4413      	add	r3, r2
 8008478:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800847c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008482:	e01e      	b.n	80084c2 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800848a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848c:	3301      	adds	r3, #1
 800848e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	b29b      	uxth	r3, r3
 8008496:	021b      	lsls	r3, r3, #8
 8008498:	b29b      	uxth	r3, r3
 800849a:	461a      	mov	r2, r3
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	4313      	orrs	r3, r2
 80084a0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084a8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80084aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ac:	3302      	adds	r3, #2
 80084ae:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80084b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b2:	3302      	adds	r3, #2
 80084b4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	3301      	adds	r3, #1
 80084ba:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80084bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084be:	3b01      	subs	r3, #1
 80084c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d1dd      	bne.n	8008484 <USB_WritePMA+0x3a>
  }
}
 80084c8:	bf00      	nop
 80084ca:	3734      	adds	r7, #52	; 0x34
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bc80      	pop	{r7}
 80084d0:	4770      	bx	lr

080084d2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80084d2:	b480      	push	{r7}
 80084d4:	b08b      	sub	sp, #44	; 0x2c
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	60f8      	str	r0, [r7, #12]
 80084da:	60b9      	str	r1, [r7, #8]
 80084dc:	4611      	mov	r1, r2
 80084de:	461a      	mov	r2, r3
 80084e0:	460b      	mov	r3, r1
 80084e2:	80fb      	strh	r3, [r7, #6]
 80084e4:	4613      	mov	r3, r2
 80084e6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80084e8:	88bb      	ldrh	r3, [r7, #4]
 80084ea:	085b      	lsrs	r3, r3, #1
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80084f8:	88fb      	ldrh	r3, [r7, #6]
 80084fa:	005a      	lsls	r2, r3, #1
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008504:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	627b      	str	r3, [r7, #36]	; 0x24
 800850a:	e01b      	b.n	8008544 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800850c:	6a3b      	ldr	r3, [r7, #32]
 800850e:	881b      	ldrh	r3, [r3, #0]
 8008510:	b29b      	uxth	r3, r3
 8008512:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008514:	6a3b      	ldr	r3, [r7, #32]
 8008516:	3302      	adds	r3, #2
 8008518:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	b2da      	uxtb	r2, r3
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008522:	69fb      	ldr	r3, [r7, #28]
 8008524:	3301      	adds	r3, #1
 8008526:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	0a1b      	lsrs	r3, r3, #8
 800852c:	b2da      	uxtb	r2, r3
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008532:	69fb      	ldr	r3, [r7, #28]
 8008534:	3301      	adds	r3, #1
 8008536:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	3302      	adds	r3, #2
 800853c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800853e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008540:	3b01      	subs	r3, #1
 8008542:	627b      	str	r3, [r7, #36]	; 0x24
 8008544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1e0      	bne.n	800850c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800854a:	88bb      	ldrh	r3, [r7, #4]
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	b29b      	uxth	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	d007      	beq.n	8008566 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	b29b      	uxth	r3, r3
 800855c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	b2da      	uxtb	r2, r3
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	701a      	strb	r2, [r3, #0]
  }
}
 8008566:	bf00      	nop
 8008568:	372c      	adds	r7, #44	; 0x2c
 800856a:	46bd      	mov	sp, r7
 800856c:	bc80      	pop	{r7}
 800856e:	4770      	bx	lr

08008570 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	460b      	mov	r3, r1
 800857a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800857c:	2300      	movs	r3, #0
 800857e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	7c1b      	ldrb	r3, [r3, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d115      	bne.n	80085b4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008588:	f44f 7300 	mov.w	r3, #512	; 0x200
 800858c:	2202      	movs	r2, #2
 800858e:	2181      	movs	r1, #129	; 0x81
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f003 f85e 	bl	800b652 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2201      	movs	r2, #1
 800859a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800859c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085a0:	2202      	movs	r2, #2
 80085a2:	2101      	movs	r1, #1
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f003 f854 	bl	800b652 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80085b2:	e012      	b.n	80085da <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085b4:	2340      	movs	r3, #64	; 0x40
 80085b6:	2202      	movs	r2, #2
 80085b8:	2181      	movs	r1, #129	; 0x81
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f003 f849 	bl	800b652 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085c6:	2340      	movs	r3, #64	; 0x40
 80085c8:	2202      	movs	r2, #2
 80085ca:	2101      	movs	r1, #1
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f003 f840 	bl	800b652 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80085da:	2308      	movs	r3, #8
 80085dc:	2203      	movs	r2, #3
 80085de:	2182      	movs	r1, #130	; 0x82
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f003 f836 	bl	800b652 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2201      	movs	r2, #1
 80085ea:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80085ec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80085f0:	f003 f956 	bl	800b8a0 <USBD_static_malloc>
 80085f4:	4602      	mov	r2, r0
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008602:	2b00      	cmp	r3, #0
 8008604:	d102      	bne.n	800860c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008606:	2301      	movs	r3, #1
 8008608:	73fb      	strb	r3, [r7, #15]
 800860a:	e026      	b.n	800865a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008612:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	2200      	movs	r2, #0
 8008622:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	2200      	movs	r2, #0
 800862a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	7c1b      	ldrb	r3, [r3, #16]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d109      	bne.n	800864a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800863c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008640:	2101      	movs	r1, #1
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f003 f8f6 	bl	800b834 <USBD_LL_PrepareReceive>
 8008648:	e007      	b.n	800865a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008650:	2340      	movs	r3, #64	; 0x40
 8008652:	2101      	movs	r1, #1
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f003 f8ed 	bl	800b834 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800865a:	7bfb      	ldrb	r3, [r7, #15]
}
 800865c:	4618      	mov	r0, r3
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	460b      	mov	r3, r1
 800866e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008674:	2181      	movs	r1, #129	; 0x81
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f003 f811 	bl	800b69e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008682:	2101      	movs	r1, #1
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f003 f80a 	bl	800b69e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008692:	2182      	movs	r1, #130	; 0x82
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f003 f802 	bl	800b69e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00e      	beq.n	80086c8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ba:	4618      	mov	r0, r3
 80086bc:	f003 f8fc 	bl	800b8b8 <USBD_static_free>
    pdev->pClassData = NULL;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80086c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3710      	adds	r7, #16
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}

080086d2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80086d2:	b580      	push	{r7, lr}
 80086d4:	b086      	sub	sp, #24
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
 80086da:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086e2:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80086e8:	2300      	movs	r3, #0
 80086ea:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80086ec:	2300      	movs	r3, #0
 80086ee:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d039      	beq.n	8008770 <USBD_CDC_Setup+0x9e>
 80086fc:	2b20      	cmp	r3, #32
 80086fe:	d17c      	bne.n	80087fa <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	88db      	ldrh	r3, [r3, #6]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d029      	beq.n	800875c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	b25b      	sxtb	r3, r3
 800870e:	2b00      	cmp	r3, #0
 8008710:	da11      	bge.n	8008736 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008718:	689b      	ldr	r3, [r3, #8]
 800871a:	683a      	ldr	r2, [r7, #0]
 800871c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800871e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008720:	683a      	ldr	r2, [r7, #0]
 8008722:	88d2      	ldrh	r2, [r2, #6]
 8008724:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008726:	6939      	ldr	r1, [r7, #16]
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	88db      	ldrh	r3, [r3, #6]
 800872c:	461a      	mov	r2, r3
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f001 f9fa 	bl	8009b28 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008734:	e068      	b.n	8008808 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	785a      	ldrb	r2, [r3, #1]
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	88db      	ldrh	r3, [r3, #6]
 8008744:	b2da      	uxtb	r2, r3
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800874c:	6939      	ldr	r1, [r7, #16]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	88db      	ldrh	r3, [r3, #6]
 8008752:	461a      	mov	r2, r3
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f001 fa15 	bl	8009b84 <USBD_CtlPrepareRx>
      break;
 800875a:	e055      	b.n	8008808 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	683a      	ldr	r2, [r7, #0]
 8008766:	7850      	ldrb	r0, [r2, #1]
 8008768:	2200      	movs	r2, #0
 800876a:	6839      	ldr	r1, [r7, #0]
 800876c:	4798      	blx	r3
      break;
 800876e:	e04b      	b.n	8008808 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	785b      	ldrb	r3, [r3, #1]
 8008774:	2b0a      	cmp	r3, #10
 8008776:	d017      	beq.n	80087a8 <USBD_CDC_Setup+0xd6>
 8008778:	2b0b      	cmp	r3, #11
 800877a:	d029      	beq.n	80087d0 <USBD_CDC_Setup+0xfe>
 800877c:	2b00      	cmp	r3, #0
 800877e:	d133      	bne.n	80087e8 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008786:	2b03      	cmp	r3, #3
 8008788:	d107      	bne.n	800879a <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800878a:	f107 030c 	add.w	r3, r7, #12
 800878e:	2202      	movs	r2, #2
 8008790:	4619      	mov	r1, r3
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f001 f9c8 	bl	8009b28 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008798:	e02e      	b.n	80087f8 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800879a:	6839      	ldr	r1, [r7, #0]
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f001 f959 	bl	8009a54 <USBD_CtlError>
            ret = USBD_FAIL;
 80087a2:	2302      	movs	r3, #2
 80087a4:	75fb      	strb	r3, [r7, #23]
          break;
 80087a6:	e027      	b.n	80087f8 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087ae:	2b03      	cmp	r3, #3
 80087b0:	d107      	bne.n	80087c2 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80087b2:	f107 030f 	add.w	r3, r7, #15
 80087b6:	2201      	movs	r2, #1
 80087b8:	4619      	mov	r1, r3
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f001 f9b4 	bl	8009b28 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087c0:	e01a      	b.n	80087f8 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80087c2:	6839      	ldr	r1, [r7, #0]
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f001 f945 	bl	8009a54 <USBD_CtlError>
            ret = USBD_FAIL;
 80087ca:	2302      	movs	r3, #2
 80087cc:	75fb      	strb	r3, [r7, #23]
          break;
 80087ce:	e013      	b.n	80087f8 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087d6:	2b03      	cmp	r3, #3
 80087d8:	d00d      	beq.n	80087f6 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f001 f939 	bl	8009a54 <USBD_CtlError>
            ret = USBD_FAIL;
 80087e2:	2302      	movs	r3, #2
 80087e4:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80087e6:	e006      	b.n	80087f6 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f001 f932 	bl	8009a54 <USBD_CtlError>
          ret = USBD_FAIL;
 80087f0:	2302      	movs	r3, #2
 80087f2:	75fb      	strb	r3, [r7, #23]
          break;
 80087f4:	e000      	b.n	80087f8 <USBD_CDC_Setup+0x126>
          break;
 80087f6:	bf00      	nop
      }
      break;
 80087f8:	e006      	b.n	8008808 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f001 f929 	bl	8009a54 <USBD_CtlError>
      ret = USBD_FAIL;
 8008802:	2302      	movs	r3, #2
 8008804:	75fb      	strb	r3, [r7, #23]
      break;
 8008806:	bf00      	nop
  }

  return ret;
 8008808:	7dfb      	ldrb	r3, [r7, #23]
}
 800880a:	4618      	mov	r0, r3
 800880c:	3718      	adds	r7, #24
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008812:	b580      	push	{r7, lr}
 8008814:	b084      	sub	sp, #16
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	460b      	mov	r3, r1
 800881c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008824:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800882c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008834:	2b00      	cmp	r3, #0
 8008836:	d03a      	beq.n	80088ae <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008838:	78fa      	ldrb	r2, [r7, #3]
 800883a:	6879      	ldr	r1, [r7, #4]
 800883c:	4613      	mov	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	440b      	add	r3, r1
 8008846:	331c      	adds	r3, #28
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d029      	beq.n	80088a2 <USBD_CDC_DataIn+0x90>
 800884e:	78fa      	ldrb	r2, [r7, #3]
 8008850:	6879      	ldr	r1, [r7, #4]
 8008852:	4613      	mov	r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	4413      	add	r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	440b      	add	r3, r1
 800885c:	331c      	adds	r3, #28
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	78f9      	ldrb	r1, [r7, #3]
 8008862:	68b8      	ldr	r0, [r7, #8]
 8008864:	460b      	mov	r3, r1
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	440b      	add	r3, r1
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	4403      	add	r3, r0
 800886e:	3338      	adds	r3, #56	; 0x38
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	fbb2 f1f3 	udiv	r1, r2, r3
 8008876:	fb03 f301 	mul.w	r3, r3, r1
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	d110      	bne.n	80088a2 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008880:	78fa      	ldrb	r2, [r7, #3]
 8008882:	6879      	ldr	r1, [r7, #4]
 8008884:	4613      	mov	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4413      	add	r3, r2
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	440b      	add	r3, r1
 800888e:	331c      	adds	r3, #28
 8008890:	2200      	movs	r2, #0
 8008892:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008894:	78f9      	ldrb	r1, [r7, #3]
 8008896:	2300      	movs	r3, #0
 8008898:	2200      	movs	r2, #0
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f002 ffa7 	bl	800b7ee <USBD_LL_Transmit>
 80088a0:	e003      	b.n	80088aa <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80088aa:	2300      	movs	r3, #0
 80088ac:	e000      	b.n	80088b0 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80088ae:	2302      	movs	r3, #2
  }
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3710      	adds	r7, #16
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	460b      	mov	r3, r1
 80088c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088ca:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80088cc:	78fb      	ldrb	r3, [r7, #3]
 80088ce:	4619      	mov	r1, r3
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f002 ffd2 	bl	800b87a <USBD_LL_GetRxDataSize>
 80088d6:	4602      	mov	r2, r0
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d00d      	beq.n	8008904 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	68fa      	ldr	r2, [r7, #12]
 80088f2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80088fc:	4611      	mov	r1, r2
 80088fe:	4798      	blx	r3

    return USBD_OK;
 8008900:	2300      	movs	r3, #0
 8008902:	e000      	b.n	8008906 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008904:	2302      	movs	r3, #2
  }
}
 8008906:	4618      	mov	r0, r3
 8008908:	3710      	adds	r7, #16
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800891c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008924:	2b00      	cmp	r3, #0
 8008926:	d015      	beq.n	8008954 <USBD_CDC_EP0_RxReady+0x46>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800892e:	2bff      	cmp	r3, #255	; 0xff
 8008930:	d010      	beq.n	8008954 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	68fa      	ldr	r2, [r7, #12]
 800893c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008940:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008948:	b292      	uxth	r2, r2
 800894a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	22ff      	movs	r2, #255	; 0xff
 8008950:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	3710      	adds	r7, #16
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
	...

08008960 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2243      	movs	r2, #67	; 0x43
 800896c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800896e:	4b03      	ldr	r3, [pc, #12]	; (800897c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008970:	4618      	mov	r0, r3
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	bc80      	pop	{r7}
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	20000094 	.word	0x20000094

08008980 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2243      	movs	r2, #67	; 0x43
 800898c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800898e:	4b03      	ldr	r3, [pc, #12]	; (800899c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008990:	4618      	mov	r0, r3
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	bc80      	pop	{r7}
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	20000050 	.word	0x20000050

080089a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2243      	movs	r2, #67	; 0x43
 80089ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80089ae:	4b03      	ldr	r3, [pc, #12]	; (80089bc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bc80      	pop	{r7}
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	200000d8 	.word	0x200000d8

080089c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	220a      	movs	r2, #10
 80089cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80089ce:	4b03      	ldr	r3, [pc, #12]	; (80089dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bc80      	pop	{r7}
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	2000000c 	.word	0x2000000c

080089e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b085      	sub	sp, #20
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80089ea:	2302      	movs	r3, #2
 80089ec:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d005      	beq.n	8008a00 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bc80      	pop	{r7}
 8008a0a:	4770      	bx	lr

08008a0c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b087      	sub	sp, #28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	4613      	mov	r3, r2
 8008a18:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a20:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008a2a:	88fa      	ldrh	r2, [r7, #6]
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008a32:	2300      	movs	r3, #0
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	371c      	adds	r7, #28
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bc80      	pop	{r7}
 8008a3c:	4770      	bx	lr

08008a3e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b085      	sub	sp, #20
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a4e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	683a      	ldr	r2, [r7, #0]
 8008a54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3714      	adds	r7, #20
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bc80      	pop	{r7}
 8008a62:	4770      	bx	lr

08008a64 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a72:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d01c      	beq.n	8008ab8 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d115      	bne.n	8008ab4 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	2181      	movs	r1, #129	; 0x81
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f002 fe9f 	bl	800b7ee <USBD_LL_Transmit>

      return USBD_OK;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	e002      	b.n	8008aba <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e000      	b.n	8008aba <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008ab8:	2302      	movs	r3, #2
  }
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}

08008ac2 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ac2:	b580      	push	{r7, lr}
 8008ac4:	b084      	sub	sp, #16
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ad0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d017      	beq.n	8008b0c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	7c1b      	ldrb	r3, [r3, #16]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d109      	bne.n	8008af8 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008aea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008aee:	2101      	movs	r1, #1
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f002 fe9f 	bl	800b834 <USBD_LL_PrepareReceive>
 8008af6:	e007      	b.n	8008b08 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008afe:	2340      	movs	r3, #64	; 0x40
 8008b00:	2101      	movs	r1, #1
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f002 fe96 	bl	800b834 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	e000      	b.n	8008b0e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008b0c:	2302      	movs	r3, #2
  }
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3710      	adds	r7, #16
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}

08008b16 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b16:	b580      	push	{r7, lr}
 8008b18:	b084      	sub	sp, #16
 8008b1a:	af00      	add	r7, sp, #0
 8008b1c:	60f8      	str	r0, [r7, #12]
 8008b1e:	60b9      	str	r1, [r7, #8]
 8008b20:	4613      	mov	r3, r2
 8008b22:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d101      	bne.n	8008b2e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008b2a:	2302      	movs	r3, #2
 8008b2c:	e01a      	b.n	8008b64 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d003      	beq.n	8008b40 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d003      	beq.n	8008b4e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	79fa      	ldrb	r2, [r7, #7]
 8008b5a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f002 fd03 	bl	800b568 <USBD_LL_Init>

  return USBD_OK;
 8008b62:	2300      	movs	r3, #0
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3710      	adds	r7, #16
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008b76:	2300      	movs	r3, #0
 8008b78:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d006      	beq.n	8008b8e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	683a      	ldr	r2, [r7, #0]
 8008b84:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	73fb      	strb	r3, [r7, #15]
 8008b8c:	e001      	b.n	8008b92 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008b8e:	2302      	movs	r3, #2
 8008b90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bc80      	pop	{r7}
 8008b9c:	4770      	bx	lr

08008b9e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b082      	sub	sp, #8
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f002 fd38 	bl	800b61c <USBD_LL_Start>

  return USBD_OK;
 8008bac:	2300      	movs	r3, #0
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b083      	sub	sp, #12
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr

08008bca <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b084      	sub	sp, #16
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008bd6:	2302      	movs	r3, #2
 8008bd8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00c      	beq.n	8008bfe <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	78fa      	ldrb	r2, [r7, #3]
 8008bee:	4611      	mov	r1, r2
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	4798      	blx	r3
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3710      	adds	r7, #16
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	460b      	mov	r3, r1
 8008c12:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	78fa      	ldrb	r2, [r7, #3]
 8008c1e:	4611      	mov	r1, r2
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	4798      	blx	r3

  return USBD_OK;
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3708      	adds	r7, #8
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}

08008c2e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b082      	sub	sp, #8
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f000 fecb 	bl	80099dc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008c54:	461a      	mov	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008c62:	f003 031f 	and.w	r3, r3, #31
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d00c      	beq.n	8008c84 <USBD_LL_SetupStage+0x56>
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d302      	bcc.n	8008c74 <USBD_LL_SetupStage+0x46>
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	d010      	beq.n	8008c94 <USBD_LL_SetupStage+0x66>
 8008c72:	e017      	b.n	8008ca4 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f9cb 	bl	8009018 <USBD_StdDevReq>
      break;
 8008c82:	e01a      	b.n	8008cba <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 fa2d 	bl	80090ec <USBD_StdItfReq>
      break;
 8008c92:	e012      	b.n	8008cba <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 fa6b 	bl	8009178 <USBD_StdEPReq>
      break;
 8008ca2:	e00a      	b.n	8008cba <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008caa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f002 fd12 	bl	800b6dc <USBD_LL_StallEP>
      break;
 8008cb8:	bf00      	nop
  }

  return USBD_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3708      	adds	r7, #8
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b086      	sub	sp, #24
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008cd2:	7afb      	ldrb	r3, [r7, #11]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d14b      	bne.n	8008d70 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008cde:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008ce6:	2b03      	cmp	r3, #3
 8008ce8:	d134      	bne.n	8008d54 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	68da      	ldr	r2, [r3, #12]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d919      	bls.n	8008d2a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	68da      	ldr	r2, [r3, #12]
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	691b      	ldr	r3, [r3, #16]
 8008cfe:	1ad2      	subs	r2, r2, r3
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	68da      	ldr	r2, [r3, #12]
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d203      	bcs.n	8008d18 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	e002      	b.n	8008d1e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	461a      	mov	r2, r3
 8008d20:	6879      	ldr	r1, [r7, #4]
 8008d22:	68f8      	ldr	r0, [r7, #12]
 8008d24:	f000 ff4c 	bl	8009bc0 <USBD_CtlContinueRx>
 8008d28:	e038      	b.n	8008d9c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00a      	beq.n	8008d4c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d3c:	2b03      	cmp	r3, #3
 8008d3e:	d105      	bne.n	8008d4c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d46:	691b      	ldr	r3, [r3, #16]
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f000 ff49 	bl	8009be4 <USBD_CtlSendStatus>
 8008d52:	e023      	b.n	8008d9c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d5a:	2b05      	cmp	r3, #5
 8008d5c:	d11e      	bne.n	8008d9c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008d66:	2100      	movs	r1, #0
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f002 fcb7 	bl	800b6dc <USBD_LL_StallEP>
 8008d6e:	e015      	b.n	8008d9c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d76:	699b      	ldr	r3, [r3, #24]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00d      	beq.n	8008d98 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d82:	2b03      	cmp	r3, #3
 8008d84:	d108      	bne.n	8008d98 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d8c:	699b      	ldr	r3, [r3, #24]
 8008d8e:	7afa      	ldrb	r2, [r7, #11]
 8008d90:	4611      	mov	r1, r2
 8008d92:	68f8      	ldr	r0, [r7, #12]
 8008d94:	4798      	blx	r3
 8008d96:	e001      	b.n	8008d9c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008d98:	2302      	movs	r3, #2
 8008d9a:	e000      	b.n	8008d9e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008d9c:	2300      	movs	r3, #0
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3718      	adds	r7, #24
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b086      	sub	sp, #24
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	60f8      	str	r0, [r7, #12]
 8008dae:	460b      	mov	r3, r1
 8008db0:	607a      	str	r2, [r7, #4]
 8008db2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008db4:	7afb      	ldrb	r3, [r7, #11]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d17f      	bne.n	8008eba <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3314      	adds	r3, #20
 8008dbe:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008dc6:	2b02      	cmp	r3, #2
 8008dc8:	d15c      	bne.n	8008e84 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	68da      	ldr	r2, [r3, #12]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d915      	bls.n	8008e02 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	68da      	ldr	r2, [r3, #12]
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	1ad2      	subs	r2, r2, r3
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	461a      	mov	r2, r3
 8008dec:	6879      	ldr	r1, [r7, #4]
 8008dee:	68f8      	ldr	r0, [r7, #12]
 8008df0:	f000 feb6 	bl	8009b60 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008df4:	2300      	movs	r3, #0
 8008df6:	2200      	movs	r2, #0
 8008df8:	2100      	movs	r1, #0
 8008dfa:	68f8      	ldr	r0, [r7, #12]
 8008dfc:	f002 fd1a 	bl	800b834 <USBD_LL_PrepareReceive>
 8008e00:	e04e      	b.n	8008ea0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	6912      	ldr	r2, [r2, #16]
 8008e0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e0e:	fb02 f201 	mul.w	r2, r2, r1
 8008e12:	1a9b      	subs	r3, r3, r2
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d11c      	bne.n	8008e52 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	689a      	ldr	r2, [r3, #8]
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d316      	bcc.n	8008e52 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	689a      	ldr	r2, [r3, #8]
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d20f      	bcs.n	8008e52 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e32:	2200      	movs	r2, #0
 8008e34:	2100      	movs	r1, #0
 8008e36:	68f8      	ldr	r0, [r7, #12]
 8008e38:	f000 fe92 	bl	8009b60 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e44:	2300      	movs	r3, #0
 8008e46:	2200      	movs	r2, #0
 8008e48:	2100      	movs	r1, #0
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f002 fcf2 	bl	800b834 <USBD_LL_PrepareReceive>
 8008e50:	e026      	b.n	8008ea0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00a      	beq.n	8008e74 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d105      	bne.n	8008e74 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	68f8      	ldr	r0, [r7, #12]
 8008e72:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008e74:	2180      	movs	r1, #128	; 0x80
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f002 fc30 	bl	800b6dc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008e7c:	68f8      	ldr	r0, [r7, #12]
 8008e7e:	f000 fec4 	bl	8009c0a <USBD_CtlReceiveStatus>
 8008e82:	e00d      	b.n	8008ea0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008e8a:	2b04      	cmp	r3, #4
 8008e8c:	d004      	beq.n	8008e98 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d103      	bne.n	8008ea0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008e98:	2180      	movs	r1, #128	; 0x80
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f002 fc1e 	bl	800b6dc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d11d      	bne.n	8008ee6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	f7ff fe83 	bl	8008bb6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008eb8:	e015      	b.n	8008ee6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d00d      	beq.n	8008ee2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008ecc:	2b03      	cmp	r3, #3
 8008ece:	d108      	bne.n	8008ee2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ed6:	695b      	ldr	r3, [r3, #20]
 8008ed8:	7afa      	ldrb	r2, [r7, #11]
 8008eda:	4611      	mov	r1, r2
 8008edc:	68f8      	ldr	r0, [r7, #12]
 8008ede:	4798      	blx	r3
 8008ee0:	e001      	b.n	8008ee6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008ee2:	2302      	movs	r3, #2
 8008ee4:	e000      	b.n	8008ee8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008ee6:	2300      	movs	r3, #0
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3718      	adds	r7, #24
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ef8:	2340      	movs	r3, #64	; 0x40
 8008efa:	2200      	movs	r2, #0
 8008efc:	2100      	movs	r1, #0
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f002 fba7 	bl	800b652 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2201      	movs	r2, #1
 8008f08:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2240      	movs	r2, #64	; 0x40
 8008f10:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f14:	2340      	movs	r3, #64	; 0x40
 8008f16:	2200      	movs	r2, #0
 8008f18:	2180      	movs	r1, #128	; 0x80
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f002 fb99 	bl	800b652 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2240      	movs	r2, #64	; 0x40
 8008f2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d009      	beq.n	8008f68 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	6852      	ldr	r2, [r2, #4]
 8008f60:	b2d2      	uxtb	r2, r2
 8008f62:	4611      	mov	r1, r2
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	4798      	blx	r3
  }

  return USBD_OK;
 8008f68:	2300      	movs	r3, #0
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3708      	adds	r7, #8
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}

08008f72 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b083      	sub	sp, #12
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	78fa      	ldrb	r2, [r7, #3]
 8008f82:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008f84:	2300      	movs	r3, #0
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	370c      	adds	r7, #12
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bc80      	pop	{r7}
 8008f8e:	4770      	bx	lr

08008f90 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2204      	movs	r2, #4
 8008fa8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	370c      	adds	r7, #12
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bc80      	pop	{r7}
 8008fb6:	4770      	bx	lr

08008fb8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	d105      	bne.n	8008fd6 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bc80      	pop	{r7}
 8008fe0:	4770      	bx	lr

08008fe2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b082      	sub	sp, #8
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ff0:	2b03      	cmp	r3, #3
 8008ff2:	d10b      	bne.n	800900c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ffa:	69db      	ldr	r3, [r3, #28]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d005      	beq.n	800900c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009006:	69db      	ldr	r3, [r3, #28]
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800902e:	2b20      	cmp	r3, #32
 8009030:	d004      	beq.n	800903c <USBD_StdDevReq+0x24>
 8009032:	2b40      	cmp	r3, #64	; 0x40
 8009034:	d002      	beq.n	800903c <USBD_StdDevReq+0x24>
 8009036:	2b00      	cmp	r3, #0
 8009038:	d008      	beq.n	800904c <USBD_StdDevReq+0x34>
 800903a:	e04c      	b.n	80090d6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	6839      	ldr	r1, [r7, #0]
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	4798      	blx	r3
      break;
 800904a:	e049      	b.n	80090e0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	785b      	ldrb	r3, [r3, #1]
 8009050:	2b09      	cmp	r3, #9
 8009052:	d83a      	bhi.n	80090ca <USBD_StdDevReq+0xb2>
 8009054:	a201      	add	r2, pc, #4	; (adr r2, 800905c <USBD_StdDevReq+0x44>)
 8009056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800905a:	bf00      	nop
 800905c:	080090ad 	.word	0x080090ad
 8009060:	080090c1 	.word	0x080090c1
 8009064:	080090cb 	.word	0x080090cb
 8009068:	080090b7 	.word	0x080090b7
 800906c:	080090cb 	.word	0x080090cb
 8009070:	0800908f 	.word	0x0800908f
 8009074:	08009085 	.word	0x08009085
 8009078:	080090cb 	.word	0x080090cb
 800907c:	080090a3 	.word	0x080090a3
 8009080:	08009099 	.word	0x08009099
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009084:	6839      	ldr	r1, [r7, #0]
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 f9d4 	bl	8009434 <USBD_GetDescriptor>
          break;
 800908c:	e022      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800908e:	6839      	ldr	r1, [r7, #0]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fb37 	bl	8009704 <USBD_SetAddress>
          break;
 8009096:	e01d      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009098:	6839      	ldr	r1, [r7, #0]
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 fb74 	bl	8009788 <USBD_SetConfig>
          break;
 80090a0:	e018      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80090a2:	6839      	ldr	r1, [r7, #0]
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 fbfd 	bl	80098a4 <USBD_GetConfig>
          break;
 80090aa:	e013      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80090ac:	6839      	ldr	r1, [r7, #0]
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 fc2c 	bl	800990c <USBD_GetStatus>
          break;
 80090b4:	e00e      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80090b6:	6839      	ldr	r1, [r7, #0]
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 fc5a 	bl	8009972 <USBD_SetFeature>
          break;
 80090be:	e009      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80090c0:	6839      	ldr	r1, [r7, #0]
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 fc69 	bl	800999a <USBD_ClrFeature>
          break;
 80090c8:	e004      	b.n	80090d4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80090ca:	6839      	ldr	r1, [r7, #0]
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 fcc1 	bl	8009a54 <USBD_CtlError>
          break;
 80090d2:	bf00      	nop
      }
      break;
 80090d4:	e004      	b.n	80090e0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80090d6:	6839      	ldr	r1, [r7, #0]
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 fcbb 	bl	8009a54 <USBD_CtlError>
      break;
 80090de:	bf00      	nop
  }

  return ret;
 80090e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop

080090ec <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090f6:	2300      	movs	r3, #0
 80090f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009102:	2b20      	cmp	r3, #32
 8009104:	d003      	beq.n	800910e <USBD_StdItfReq+0x22>
 8009106:	2b40      	cmp	r3, #64	; 0x40
 8009108:	d001      	beq.n	800910e <USBD_StdItfReq+0x22>
 800910a:	2b00      	cmp	r3, #0
 800910c:	d12a      	bne.n	8009164 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009114:	3b01      	subs	r3, #1
 8009116:	2b02      	cmp	r3, #2
 8009118:	d81d      	bhi.n	8009156 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	889b      	ldrh	r3, [r3, #4]
 800911e:	b2db      	uxtb	r3, r3
 8009120:	2b01      	cmp	r3, #1
 8009122:	d813      	bhi.n	800914c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	6839      	ldr	r1, [r7, #0]
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	4798      	blx	r3
 8009132:	4603      	mov	r3, r0
 8009134:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	88db      	ldrh	r3, [r3, #6]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d110      	bne.n	8009160 <USBD_StdItfReq+0x74>
 800913e:	7bfb      	ldrb	r3, [r7, #15]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10d      	bne.n	8009160 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fd4d 	bl	8009be4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800914a:	e009      	b.n	8009160 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800914c:	6839      	ldr	r1, [r7, #0]
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f000 fc80 	bl	8009a54 <USBD_CtlError>
          break;
 8009154:	e004      	b.n	8009160 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009156:	6839      	ldr	r1, [r7, #0]
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f000 fc7b 	bl	8009a54 <USBD_CtlError>
          break;
 800915e:	e000      	b.n	8009162 <USBD_StdItfReq+0x76>
          break;
 8009160:	bf00      	nop
      }
      break;
 8009162:	e004      	b.n	800916e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009164:	6839      	ldr	r1, [r7, #0]
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fc74 	bl	8009a54 <USBD_CtlError>
      break;
 800916c:	bf00      	nop
  }

  return USBD_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009182:	2300      	movs	r3, #0
 8009184:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	889b      	ldrh	r3, [r3, #4]
 800918a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	781b      	ldrb	r3, [r3, #0]
 8009190:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009194:	2b20      	cmp	r3, #32
 8009196:	d004      	beq.n	80091a2 <USBD_StdEPReq+0x2a>
 8009198:	2b40      	cmp	r3, #64	; 0x40
 800919a:	d002      	beq.n	80091a2 <USBD_StdEPReq+0x2a>
 800919c:	2b00      	cmp	r3, #0
 800919e:	d008      	beq.n	80091b2 <USBD_StdEPReq+0x3a>
 80091a0:	e13d      	b.n	800941e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	6839      	ldr	r1, [r7, #0]
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	4798      	blx	r3
      break;
 80091b0:	e13a      	b.n	8009428 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091ba:	2b20      	cmp	r3, #32
 80091bc:	d10a      	bne.n	80091d4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	4798      	blx	r3
 80091cc:	4603      	mov	r3, r0
 80091ce:	73fb      	strb	r3, [r7, #15]

        return ret;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
 80091d2:	e12a      	b.n	800942a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	785b      	ldrb	r3, [r3, #1]
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d03e      	beq.n	800925a <USBD_StdEPReq+0xe2>
 80091dc:	2b03      	cmp	r3, #3
 80091de:	d002      	beq.n	80091e6 <USBD_StdEPReq+0x6e>
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d070      	beq.n	80092c6 <USBD_StdEPReq+0x14e>
 80091e4:	e115      	b.n	8009412 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091ec:	2b02      	cmp	r3, #2
 80091ee:	d002      	beq.n	80091f6 <USBD_StdEPReq+0x7e>
 80091f0:	2b03      	cmp	r3, #3
 80091f2:	d015      	beq.n	8009220 <USBD_StdEPReq+0xa8>
 80091f4:	e02b      	b.n	800924e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091f6:	7bbb      	ldrb	r3, [r7, #14]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00c      	beq.n	8009216 <USBD_StdEPReq+0x9e>
 80091fc:	7bbb      	ldrb	r3, [r7, #14]
 80091fe:	2b80      	cmp	r3, #128	; 0x80
 8009200:	d009      	beq.n	8009216 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009202:	7bbb      	ldrb	r3, [r7, #14]
 8009204:	4619      	mov	r1, r3
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f002 fa68 	bl	800b6dc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800920c:	2180      	movs	r1, #128	; 0x80
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f002 fa64 	bl	800b6dc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009214:	e020      	b.n	8009258 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8009216:	6839      	ldr	r1, [r7, #0]
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 fc1b 	bl	8009a54 <USBD_CtlError>
              break;
 800921e:	e01b      	b.n	8009258 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	885b      	ldrh	r3, [r3, #2]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10e      	bne.n	8009246 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009228:	7bbb      	ldrb	r3, [r7, #14]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00b      	beq.n	8009246 <USBD_StdEPReq+0xce>
 800922e:	7bbb      	ldrb	r3, [r7, #14]
 8009230:	2b80      	cmp	r3, #128	; 0x80
 8009232:	d008      	beq.n	8009246 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	88db      	ldrh	r3, [r3, #6]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d104      	bne.n	8009246 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800923c:	7bbb      	ldrb	r3, [r7, #14]
 800923e:	4619      	mov	r1, r3
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f002 fa4b 	bl	800b6dc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f000 fccc 	bl	8009be4 <USBD_CtlSendStatus>

              break;
 800924c:	e004      	b.n	8009258 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800924e:	6839      	ldr	r1, [r7, #0]
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 fbff 	bl	8009a54 <USBD_CtlError>
              break;
 8009256:	bf00      	nop
          }
          break;
 8009258:	e0e0      	b.n	800941c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009260:	2b02      	cmp	r3, #2
 8009262:	d002      	beq.n	800926a <USBD_StdEPReq+0xf2>
 8009264:	2b03      	cmp	r3, #3
 8009266:	d015      	beq.n	8009294 <USBD_StdEPReq+0x11c>
 8009268:	e026      	b.n	80092b8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800926a:	7bbb      	ldrb	r3, [r7, #14]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00c      	beq.n	800928a <USBD_StdEPReq+0x112>
 8009270:	7bbb      	ldrb	r3, [r7, #14]
 8009272:	2b80      	cmp	r3, #128	; 0x80
 8009274:	d009      	beq.n	800928a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009276:	7bbb      	ldrb	r3, [r7, #14]
 8009278:	4619      	mov	r1, r3
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f002 fa2e 	bl	800b6dc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009280:	2180      	movs	r1, #128	; 0x80
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f002 fa2a 	bl	800b6dc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009288:	e01c      	b.n	80092c4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800928a:	6839      	ldr	r1, [r7, #0]
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 fbe1 	bl	8009a54 <USBD_CtlError>
              break;
 8009292:	e017      	b.n	80092c4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	885b      	ldrh	r3, [r3, #2]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d112      	bne.n	80092c2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800929c:	7bbb      	ldrb	r3, [r7, #14]
 800929e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d004      	beq.n	80092b0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80092a6:	7bbb      	ldrb	r3, [r7, #14]
 80092a8:	4619      	mov	r1, r3
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f002 fa35 	bl	800b71a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fc97 	bl	8009be4 <USBD_CtlSendStatus>
              }
              break;
 80092b6:	e004      	b.n	80092c2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80092b8:	6839      	ldr	r1, [r7, #0]
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 fbca 	bl	8009a54 <USBD_CtlError>
              break;
 80092c0:	e000      	b.n	80092c4 <USBD_StdEPReq+0x14c>
              break;
 80092c2:	bf00      	nop
          }
          break;
 80092c4:	e0aa      	b.n	800941c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d002      	beq.n	80092d6 <USBD_StdEPReq+0x15e>
 80092d0:	2b03      	cmp	r3, #3
 80092d2:	d032      	beq.n	800933a <USBD_StdEPReq+0x1c2>
 80092d4:	e097      	b.n	8009406 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092d6:	7bbb      	ldrb	r3, [r7, #14]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d007      	beq.n	80092ec <USBD_StdEPReq+0x174>
 80092dc:	7bbb      	ldrb	r3, [r7, #14]
 80092de:	2b80      	cmp	r3, #128	; 0x80
 80092e0:	d004      	beq.n	80092ec <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 80092e2:	6839      	ldr	r1, [r7, #0]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 fbb5 	bl	8009a54 <USBD_CtlError>
                break;
 80092ea:	e091      	b.n	8009410 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	da0b      	bge.n	800930c <USBD_StdEPReq+0x194>
 80092f4:	7bbb      	ldrb	r3, [r7, #14]
 80092f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80092fa:	4613      	mov	r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	4413      	add	r3, r2
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	3310      	adds	r3, #16
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	4413      	add	r3, r2
 8009308:	3304      	adds	r3, #4
 800930a:	e00b      	b.n	8009324 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800930c:	7bbb      	ldrb	r3, [r7, #14]
 800930e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009312:	4613      	mov	r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	4413      	add	r3, r2
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	4413      	add	r3, r2
 8009322:	3304      	adds	r3, #4
 8009324:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	2200      	movs	r2, #0
 800932a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	2202      	movs	r2, #2
 8009330:	4619      	mov	r1, r3
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fbf8 	bl	8009b28 <USBD_CtlSendData>
              break;
 8009338:	e06a      	b.n	8009410 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800933a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800933e:	2b00      	cmp	r3, #0
 8009340:	da11      	bge.n	8009366 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009342:	7bbb      	ldrb	r3, [r7, #14]
 8009344:	f003 020f 	and.w	r2, r3, #15
 8009348:	6879      	ldr	r1, [r7, #4]
 800934a:	4613      	mov	r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	4413      	add	r3, r2
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	440b      	add	r3, r1
 8009354:	3318      	adds	r3, #24
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d117      	bne.n	800938c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800935c:	6839      	ldr	r1, [r7, #0]
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 fb78 	bl	8009a54 <USBD_CtlError>
                  break;
 8009364:	e054      	b.n	8009410 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009366:	7bbb      	ldrb	r3, [r7, #14]
 8009368:	f003 020f 	and.w	r2, r3, #15
 800936c:	6879      	ldr	r1, [r7, #4]
 800936e:	4613      	mov	r3, r2
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	4413      	add	r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	440b      	add	r3, r1
 8009378:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d104      	bne.n	800938c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009382:	6839      	ldr	r1, [r7, #0]
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f000 fb65 	bl	8009a54 <USBD_CtlError>
                  break;
 800938a:	e041      	b.n	8009410 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800938c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009390:	2b00      	cmp	r3, #0
 8009392:	da0b      	bge.n	80093ac <USBD_StdEPReq+0x234>
 8009394:	7bbb      	ldrb	r3, [r7, #14]
 8009396:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800939a:	4613      	mov	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	3310      	adds	r3, #16
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	4413      	add	r3, r2
 80093a8:	3304      	adds	r3, #4
 80093aa:	e00b      	b.n	80093c4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093ac:	7bbb      	ldrb	r3, [r7, #14]
 80093ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093b2:	4613      	mov	r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4413      	add	r3, r2
 80093b8:	009b      	lsls	r3, r3, #2
 80093ba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80093be:	687a      	ldr	r2, [r7, #4]
 80093c0:	4413      	add	r3, r2
 80093c2:	3304      	adds	r3, #4
 80093c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80093c6:	7bbb      	ldrb	r3, [r7, #14]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d002      	beq.n	80093d2 <USBD_StdEPReq+0x25a>
 80093cc:	7bbb      	ldrb	r3, [r7, #14]
 80093ce:	2b80      	cmp	r3, #128	; 0x80
 80093d0:	d103      	bne.n	80093da <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	2200      	movs	r2, #0
 80093d6:	601a      	str	r2, [r3, #0]
 80093d8:	e00e      	b.n	80093f8 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80093da:	7bbb      	ldrb	r3, [r7, #14]
 80093dc:	4619      	mov	r1, r3
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f002 f9ba 	bl	800b758 <USBD_LL_IsStallEP>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d003      	beq.n	80093f2 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	2201      	movs	r2, #1
 80093ee:	601a      	str	r2, [r3, #0]
 80093f0:	e002      	b.n	80093f8 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	2200      	movs	r2, #0
 80093f6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	2202      	movs	r2, #2
 80093fc:	4619      	mov	r1, r3
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 fb92 	bl	8009b28 <USBD_CtlSendData>
              break;
 8009404:	e004      	b.n	8009410 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8009406:	6839      	ldr	r1, [r7, #0]
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fb23 	bl	8009a54 <USBD_CtlError>
              break;
 800940e:	bf00      	nop
          }
          break;
 8009410:	e004      	b.n	800941c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8009412:	6839      	ldr	r1, [r7, #0]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 fb1d 	bl	8009a54 <USBD_CtlError>
          break;
 800941a:	bf00      	nop
      }
      break;
 800941c:	e004      	b.n	8009428 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800941e:	6839      	ldr	r1, [r7, #0]
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 fb17 	bl	8009a54 <USBD_CtlError>
      break;
 8009426:	bf00      	nop
  }

  return ret;
 8009428:	7bfb      	ldrb	r3, [r7, #15]
}
 800942a:	4618      	mov	r0, r3
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
	...

08009434 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800943e:	2300      	movs	r3, #0
 8009440:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009442:	2300      	movs	r3, #0
 8009444:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009446:	2300      	movs	r3, #0
 8009448:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	885b      	ldrh	r3, [r3, #2]
 800944e:	0a1b      	lsrs	r3, r3, #8
 8009450:	b29b      	uxth	r3, r3
 8009452:	3b01      	subs	r3, #1
 8009454:	2b06      	cmp	r3, #6
 8009456:	f200 8128 	bhi.w	80096aa <USBD_GetDescriptor+0x276>
 800945a:	a201      	add	r2, pc, #4	; (adr r2, 8009460 <USBD_GetDescriptor+0x2c>)
 800945c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009460:	0800947d 	.word	0x0800947d
 8009464:	08009495 	.word	0x08009495
 8009468:	080094d5 	.word	0x080094d5
 800946c:	080096ab 	.word	0x080096ab
 8009470:	080096ab 	.word	0x080096ab
 8009474:	0800964b 	.word	0x0800964b
 8009478:	08009677 	.word	0x08009677
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	687a      	ldr	r2, [r7, #4]
 8009486:	7c12      	ldrb	r2, [r2, #16]
 8009488:	f107 0108 	add.w	r1, r7, #8
 800948c:	4610      	mov	r0, r2
 800948e:	4798      	blx	r3
 8009490:	60f8      	str	r0, [r7, #12]
      break;
 8009492:	e112      	b.n	80096ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	7c1b      	ldrb	r3, [r3, #16]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10d      	bne.n	80094b8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094a4:	f107 0208 	add.w	r2, r7, #8
 80094a8:	4610      	mov	r0, r2
 80094aa:	4798      	blx	r3
 80094ac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	3301      	adds	r3, #1
 80094b2:	2202      	movs	r2, #2
 80094b4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80094b6:	e100      	b.n	80096ba <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c0:	f107 0208 	add.w	r2, r7, #8
 80094c4:	4610      	mov	r0, r2
 80094c6:	4798      	blx	r3
 80094c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	3301      	adds	r3, #1
 80094ce:	2202      	movs	r2, #2
 80094d0:	701a      	strb	r2, [r3, #0]
      break;
 80094d2:	e0f2      	b.n	80096ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	885b      	ldrh	r3, [r3, #2]
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	2b05      	cmp	r3, #5
 80094dc:	f200 80ac 	bhi.w	8009638 <USBD_GetDescriptor+0x204>
 80094e0:	a201      	add	r2, pc, #4	; (adr r2, 80094e8 <USBD_GetDescriptor+0xb4>)
 80094e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094e6:	bf00      	nop
 80094e8:	08009501 	.word	0x08009501
 80094ec:	08009535 	.word	0x08009535
 80094f0:	08009569 	.word	0x08009569
 80094f4:	0800959d 	.word	0x0800959d
 80094f8:	080095d1 	.word	0x080095d1
 80094fc:	08009605 	.word	0x08009605
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d00b      	beq.n	8009524 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	7c12      	ldrb	r2, [r2, #16]
 8009518:	f107 0108 	add.w	r1, r7, #8
 800951c:	4610      	mov	r0, r2
 800951e:	4798      	blx	r3
 8009520:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009522:	e091      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 fa94 	bl	8009a54 <USBD_CtlError>
            err++;
 800952c:	7afb      	ldrb	r3, [r7, #11]
 800952e:	3301      	adds	r3, #1
 8009530:	72fb      	strb	r3, [r7, #11]
          break;
 8009532:	e089      	b.n	8009648 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00b      	beq.n	8009558 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009546:	689b      	ldr	r3, [r3, #8]
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	7c12      	ldrb	r2, [r2, #16]
 800954c:	f107 0108 	add.w	r1, r7, #8
 8009550:	4610      	mov	r0, r2
 8009552:	4798      	blx	r3
 8009554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009556:	e077      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009558:	6839      	ldr	r1, [r7, #0]
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 fa7a 	bl	8009a54 <USBD_CtlError>
            err++;
 8009560:	7afb      	ldrb	r3, [r7, #11]
 8009562:	3301      	adds	r3, #1
 8009564:	72fb      	strb	r3, [r7, #11]
          break;
 8009566:	e06f      	b.n	8009648 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d00b      	beq.n	800958c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	7c12      	ldrb	r2, [r2, #16]
 8009580:	f107 0108 	add.w	r1, r7, #8
 8009584:	4610      	mov	r0, r2
 8009586:	4798      	blx	r3
 8009588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800958a:	e05d      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800958c:	6839      	ldr	r1, [r7, #0]
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 fa60 	bl	8009a54 <USBD_CtlError>
            err++;
 8009594:	7afb      	ldrb	r3, [r7, #11]
 8009596:	3301      	adds	r3, #1
 8009598:	72fb      	strb	r3, [r7, #11]
          break;
 800959a:	e055      	b.n	8009648 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00b      	beq.n	80095c0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ae:	691b      	ldr	r3, [r3, #16]
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	7c12      	ldrb	r2, [r2, #16]
 80095b4:	f107 0108 	add.w	r1, r7, #8
 80095b8:	4610      	mov	r0, r2
 80095ba:	4798      	blx	r3
 80095bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095be:	e043      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fa46 	bl	8009a54 <USBD_CtlError>
            err++;
 80095c8:	7afb      	ldrb	r3, [r7, #11]
 80095ca:	3301      	adds	r3, #1
 80095cc:	72fb      	strb	r3, [r7, #11]
          break;
 80095ce:	e03b      	b.n	8009648 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095d6:	695b      	ldr	r3, [r3, #20]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d00b      	beq.n	80095f4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095e2:	695b      	ldr	r3, [r3, #20]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	7c12      	ldrb	r2, [r2, #16]
 80095e8:	f107 0108 	add.w	r1, r7, #8
 80095ec:	4610      	mov	r0, r2
 80095ee:	4798      	blx	r3
 80095f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095f2:	e029      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095f4:	6839      	ldr	r1, [r7, #0]
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 fa2c 	bl	8009a54 <USBD_CtlError>
            err++;
 80095fc:	7afb      	ldrb	r3, [r7, #11]
 80095fe:	3301      	adds	r3, #1
 8009600:	72fb      	strb	r3, [r7, #11]
          break;
 8009602:	e021      	b.n	8009648 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800960a:	699b      	ldr	r3, [r3, #24]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00b      	beq.n	8009628 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	7c12      	ldrb	r2, [r2, #16]
 800961c:	f107 0108 	add.w	r1, r7, #8
 8009620:	4610      	mov	r0, r2
 8009622:	4798      	blx	r3
 8009624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009626:	e00f      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009628:	6839      	ldr	r1, [r7, #0]
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 fa12 	bl	8009a54 <USBD_CtlError>
            err++;
 8009630:	7afb      	ldrb	r3, [r7, #11]
 8009632:	3301      	adds	r3, #1
 8009634:	72fb      	strb	r3, [r7, #11]
          break;
 8009636:	e007      	b.n	8009648 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009638:	6839      	ldr	r1, [r7, #0]
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 fa0a 	bl	8009a54 <USBD_CtlError>
          err++;
 8009640:	7afb      	ldrb	r3, [r7, #11]
 8009642:	3301      	adds	r3, #1
 8009644:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009646:	e038      	b.n	80096ba <USBD_GetDescriptor+0x286>
 8009648:	e037      	b.n	80096ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	7c1b      	ldrb	r3, [r3, #16]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d109      	bne.n	8009666 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800965a:	f107 0208 	add.w	r2, r7, #8
 800965e:	4610      	mov	r0, r2
 8009660:	4798      	blx	r3
 8009662:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009664:	e029      	b.n	80096ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009666:	6839      	ldr	r1, [r7, #0]
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f9f3 	bl	8009a54 <USBD_CtlError>
        err++;
 800966e:	7afb      	ldrb	r3, [r7, #11]
 8009670:	3301      	adds	r3, #1
 8009672:	72fb      	strb	r3, [r7, #11]
      break;
 8009674:	e021      	b.n	80096ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	7c1b      	ldrb	r3, [r3, #16]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d10d      	bne.n	800969a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009686:	f107 0208 	add.w	r2, r7, #8
 800968a:	4610      	mov	r0, r2
 800968c:	4798      	blx	r3
 800968e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	3301      	adds	r3, #1
 8009694:	2207      	movs	r2, #7
 8009696:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009698:	e00f      	b.n	80096ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800969a:	6839      	ldr	r1, [r7, #0]
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 f9d9 	bl	8009a54 <USBD_CtlError>
        err++;
 80096a2:	7afb      	ldrb	r3, [r7, #11]
 80096a4:	3301      	adds	r3, #1
 80096a6:	72fb      	strb	r3, [r7, #11]
      break;
 80096a8:	e007      	b.n	80096ba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80096aa:	6839      	ldr	r1, [r7, #0]
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 f9d1 	bl	8009a54 <USBD_CtlError>
      err++;
 80096b2:	7afb      	ldrb	r3, [r7, #11]
 80096b4:	3301      	adds	r3, #1
 80096b6:	72fb      	strb	r3, [r7, #11]
      break;
 80096b8:	bf00      	nop
  }

  if (err != 0U)
 80096ba:	7afb      	ldrb	r3, [r7, #11]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d11c      	bne.n	80096fa <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80096c0:	893b      	ldrh	r3, [r7, #8]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d011      	beq.n	80096ea <USBD_GetDescriptor+0x2b6>
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	88db      	ldrh	r3, [r3, #6]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00d      	beq.n	80096ea <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	88da      	ldrh	r2, [r3, #6]
 80096d2:	893b      	ldrh	r3, [r7, #8]
 80096d4:	4293      	cmp	r3, r2
 80096d6:	bf28      	it	cs
 80096d8:	4613      	movcs	r3, r2
 80096da:	b29b      	uxth	r3, r3
 80096dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80096de:	893b      	ldrh	r3, [r7, #8]
 80096e0:	461a      	mov	r2, r3
 80096e2:	68f9      	ldr	r1, [r7, #12]
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 fa1f 	bl	8009b28 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	88db      	ldrh	r3, [r3, #6]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d104      	bne.n	80096fc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 fa76 	bl	8009be4 <USBD_CtlSendStatus>
 80096f8:	e000      	b.n	80096fc <USBD_GetDescriptor+0x2c8>
    return;
 80096fa:	bf00      	nop
    }
  }
}
 80096fc:	3710      	adds	r7, #16
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop

08009704 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	889b      	ldrh	r3, [r3, #4]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d130      	bne.n	8009778 <USBD_SetAddress+0x74>
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	88db      	ldrh	r3, [r3, #6]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d12c      	bne.n	8009778 <USBD_SetAddress+0x74>
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	885b      	ldrh	r3, [r3, #2]
 8009722:	2b7f      	cmp	r3, #127	; 0x7f
 8009724:	d828      	bhi.n	8009778 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	885b      	ldrh	r3, [r3, #2]
 800972a:	b2db      	uxtb	r3, r3
 800972c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009730:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009738:	2b03      	cmp	r3, #3
 800973a:	d104      	bne.n	8009746 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800973c:	6839      	ldr	r1, [r7, #0]
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f988 	bl	8009a54 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009744:	e01c      	b.n	8009780 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	7bfa      	ldrb	r2, [r7, #15]
 800974a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800974e:	7bfb      	ldrb	r3, [r7, #15]
 8009750:	4619      	mov	r1, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f002 f82c 	bl	800b7b0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 fa43 	bl	8009be4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800975e:	7bfb      	ldrb	r3, [r7, #15]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d004      	beq.n	800976e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2202      	movs	r2, #2
 8009768:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800976c:	e008      	b.n	8009780 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2201      	movs	r2, #1
 8009772:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009776:	e003      	b.n	8009780 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009778:	6839      	ldr	r1, [r7, #0]
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 f96a 	bl	8009a54 <USBD_CtlError>
  }
}
 8009780:	bf00      	nop
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	885b      	ldrh	r3, [r3, #2]
 8009796:	b2da      	uxtb	r2, r3
 8009798:	4b41      	ldr	r3, [pc, #260]	; (80098a0 <USBD_SetConfig+0x118>)
 800979a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800979c:	4b40      	ldr	r3, [pc, #256]	; (80098a0 <USBD_SetConfig+0x118>)
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d904      	bls.n	80097ae <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80097a4:	6839      	ldr	r1, [r7, #0]
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f954 	bl	8009a54 <USBD_CtlError>
 80097ac:	e075      	b.n	800989a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097b4:	2b02      	cmp	r3, #2
 80097b6:	d002      	beq.n	80097be <USBD_SetConfig+0x36>
 80097b8:	2b03      	cmp	r3, #3
 80097ba:	d023      	beq.n	8009804 <USBD_SetConfig+0x7c>
 80097bc:	e062      	b.n	8009884 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80097be:	4b38      	ldr	r3, [pc, #224]	; (80098a0 <USBD_SetConfig+0x118>)
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d01a      	beq.n	80097fc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80097c6:	4b36      	ldr	r3, [pc, #216]	; (80098a0 <USBD_SetConfig+0x118>)
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	461a      	mov	r2, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2203      	movs	r2, #3
 80097d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80097d8:	4b31      	ldr	r3, [pc, #196]	; (80098a0 <USBD_SetConfig+0x118>)
 80097da:	781b      	ldrb	r3, [r3, #0]
 80097dc:	4619      	mov	r1, r3
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f7ff f9f3 	bl	8008bca <USBD_SetClassConfig>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b02      	cmp	r3, #2
 80097e8:	d104      	bne.n	80097f4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80097ea:	6839      	ldr	r1, [r7, #0]
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 f931 	bl	8009a54 <USBD_CtlError>
            return;
 80097f2:	e052      	b.n	800989a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 f9f5 	bl	8009be4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80097fa:	e04e      	b.n	800989a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 f9f1 	bl	8009be4 <USBD_CtlSendStatus>
        break;
 8009802:	e04a      	b.n	800989a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009804:	4b26      	ldr	r3, [pc, #152]	; (80098a0 <USBD_SetConfig+0x118>)
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d112      	bne.n	8009832 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2202      	movs	r2, #2
 8009810:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009814:	4b22      	ldr	r3, [pc, #136]	; (80098a0 <USBD_SetConfig+0x118>)
 8009816:	781b      	ldrb	r3, [r3, #0]
 8009818:	461a      	mov	r2, r3
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800981e:	4b20      	ldr	r3, [pc, #128]	; (80098a0 <USBD_SetConfig+0x118>)
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	4619      	mov	r1, r3
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f7ff f9ef 	bl	8008c08 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 f9da 	bl	8009be4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009830:	e033      	b.n	800989a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009832:	4b1b      	ldr	r3, [pc, #108]	; (80098a0 <USBD_SetConfig+0x118>)
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	429a      	cmp	r2, r3
 800983e:	d01d      	beq.n	800987c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	b2db      	uxtb	r3, r3
 8009846:	4619      	mov	r1, r3
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f7ff f9dd 	bl	8008c08 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800984e:	4b14      	ldr	r3, [pc, #80]	; (80098a0 <USBD_SetConfig+0x118>)
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	461a      	mov	r2, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009858:	4b11      	ldr	r3, [pc, #68]	; (80098a0 <USBD_SetConfig+0x118>)
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	4619      	mov	r1, r3
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7ff f9b3 	bl	8008bca <USBD_SetClassConfig>
 8009864:	4603      	mov	r3, r0
 8009866:	2b02      	cmp	r3, #2
 8009868:	d104      	bne.n	8009874 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800986a:	6839      	ldr	r1, [r7, #0]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f8f1 	bl	8009a54 <USBD_CtlError>
            return;
 8009872:	e012      	b.n	800989a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f000 f9b5 	bl	8009be4 <USBD_CtlSendStatus>
        break;
 800987a:	e00e      	b.n	800989a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f9b1 	bl	8009be4 <USBD_CtlSendStatus>
        break;
 8009882:	e00a      	b.n	800989a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009884:	6839      	ldr	r1, [r7, #0]
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f000 f8e4 	bl	8009a54 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800988c:	4b04      	ldr	r3, [pc, #16]	; (80098a0 <USBD_SetConfig+0x118>)
 800988e:	781b      	ldrb	r3, [r3, #0]
 8009890:	4619      	mov	r1, r3
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f7ff f9b8 	bl	8008c08 <USBD_ClrClassConfig>
        break;
 8009898:	bf00      	nop
    }
  }
}
 800989a:	3708      	adds	r7, #8
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	200005c8 	.word	0x200005c8

080098a4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	88db      	ldrh	r3, [r3, #6]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d004      	beq.n	80098c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80098b6:	6839      	ldr	r1, [r7, #0]
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f8cb 	bl	8009a54 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80098be:	e021      	b.n	8009904 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	db17      	blt.n	80098fa <USBD_GetConfig+0x56>
 80098ca:	2b02      	cmp	r3, #2
 80098cc:	dd02      	ble.n	80098d4 <USBD_GetConfig+0x30>
 80098ce:	2b03      	cmp	r3, #3
 80098d0:	d00b      	beq.n	80098ea <USBD_GetConfig+0x46>
 80098d2:	e012      	b.n	80098fa <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	3308      	adds	r3, #8
 80098de:	2201      	movs	r2, #1
 80098e0:	4619      	mov	r1, r3
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 f920 	bl	8009b28 <USBD_CtlSendData>
        break;
 80098e8:	e00c      	b.n	8009904 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	3304      	adds	r3, #4
 80098ee:	2201      	movs	r2, #1
 80098f0:	4619      	mov	r1, r3
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 f918 	bl	8009b28 <USBD_CtlSendData>
        break;
 80098f8:	e004      	b.n	8009904 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80098fa:	6839      	ldr	r1, [r7, #0]
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f8a9 	bl	8009a54 <USBD_CtlError>
        break;
 8009902:	bf00      	nop
}
 8009904:	bf00      	nop
 8009906:	3708      	adds	r7, #8
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800991c:	3b01      	subs	r3, #1
 800991e:	2b02      	cmp	r3, #2
 8009920:	d81e      	bhi.n	8009960 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	88db      	ldrh	r3, [r3, #6]
 8009926:	2b02      	cmp	r3, #2
 8009928:	d004      	beq.n	8009934 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800992a:	6839      	ldr	r1, [r7, #0]
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f000 f891 	bl	8009a54 <USBD_CtlError>
        break;
 8009932:	e01a      	b.n	800996a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009940:	2b00      	cmp	r3, #0
 8009942:	d005      	beq.n	8009950 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	68db      	ldr	r3, [r3, #12]
 8009948:	f043 0202 	orr.w	r2, r3, #2
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	330c      	adds	r3, #12
 8009954:	2202      	movs	r2, #2
 8009956:	4619      	mov	r1, r3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f8e5 	bl	8009b28 <USBD_CtlSendData>
      break;
 800995e:	e004      	b.n	800996a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f876 	bl	8009a54 <USBD_CtlError>
      break;
 8009968:	bf00      	nop
  }
}
 800996a:	bf00      	nop
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b082      	sub	sp, #8
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
 800997a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	885b      	ldrh	r3, [r3, #2]
 8009980:	2b01      	cmp	r3, #1
 8009982:	d106      	bne.n	8009992 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 f929 	bl	8009be4 <USBD_CtlSendStatus>
  }
}
 8009992:	bf00      	nop
 8009994:	3708      	adds	r7, #8
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800999a:	b580      	push	{r7, lr}
 800999c:	b082      	sub	sp, #8
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099aa:	3b01      	subs	r3, #1
 80099ac:	2b02      	cmp	r3, #2
 80099ae:	d80b      	bhi.n	80099c8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	885b      	ldrh	r3, [r3, #2]
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d10c      	bne.n	80099d2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f000 f90f 	bl	8009be4 <USBD_CtlSendStatus>
      }
      break;
 80099c6:	e004      	b.n	80099d2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80099c8:	6839      	ldr	r1, [r7, #0]
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 f842 	bl	8009a54 <USBD_CtlError>
      break;
 80099d0:	e000      	b.n	80099d4 <USBD_ClrFeature+0x3a>
      break;
 80099d2:	bf00      	nop
  }
}
 80099d4:	bf00      	nop
 80099d6:	3708      	adds	r7, #8
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	781a      	ldrb	r2, [r3, #0]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	785a      	ldrb	r2, [r3, #1]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	3302      	adds	r3, #2
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	b29a      	uxth	r2, r3
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	3303      	adds	r3, #3
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	b29b      	uxth	r3, r3
 8009a06:	021b      	lsls	r3, r3, #8
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	4413      	add	r3, r2
 8009a0c:	b29a      	uxth	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	3304      	adds	r3, #4
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	b29a      	uxth	r2, r3
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	3305      	adds	r3, #5
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	021b      	lsls	r3, r3, #8
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	4413      	add	r3, r2
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	3306      	adds	r3, #6
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	b29a      	uxth	r2, r3
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	3307      	adds	r3, #7
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	021b      	lsls	r3, r3, #8
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	4413      	add	r3, r2
 8009a44:	b29a      	uxth	r2, r3
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	80da      	strh	r2, [r3, #6]

}
 8009a4a:	bf00      	nop
 8009a4c:	370c      	adds	r7, #12
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bc80      	pop	{r7}
 8009a52:	4770      	bx	lr

08009a54 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b082      	sub	sp, #8
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009a5e:	2180      	movs	r1, #128	; 0x80
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f001 fe3b 	bl	800b6dc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009a66:	2100      	movs	r1, #0
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f001 fe37 	bl	800b6dc <USBD_LL_StallEP>
}
 8009a6e:	bf00      	nop
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b086      	sub	sp, #24
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	60f8      	str	r0, [r7, #12]
 8009a7e:	60b9      	str	r1, [r7, #8]
 8009a80:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d032      	beq.n	8009af2 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f000 f834 	bl	8009afa <USBD_GetLen>
 8009a92:	4603      	mov	r3, r0
 8009a94:	3301      	adds	r3, #1
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	005b      	lsls	r3, r3, #1
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009aa0:	7dfb      	ldrb	r3, [r7, #23]
 8009aa2:	1c5a      	adds	r2, r3, #1
 8009aa4:	75fa      	strb	r2, [r7, #23]
 8009aa6:	461a      	mov	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	4413      	add	r3, r2
 8009aac:	687a      	ldr	r2, [r7, #4]
 8009aae:	7812      	ldrb	r2, [r2, #0]
 8009ab0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009ab2:	7dfb      	ldrb	r3, [r7, #23]
 8009ab4:	1c5a      	adds	r2, r3, #1
 8009ab6:	75fa      	strb	r2, [r7, #23]
 8009ab8:	461a      	mov	r2, r3
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	4413      	add	r3, r2
 8009abe:	2203      	movs	r2, #3
 8009ac0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009ac2:	e012      	b.n	8009aea <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009ac4:	7dfb      	ldrb	r3, [r7, #23]
 8009ac6:	1c5a      	adds	r2, r3, #1
 8009ac8:	75fa      	strb	r2, [r7, #23]
 8009aca:	461a      	mov	r2, r3
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	441a      	add	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	1c59      	adds	r1, r3, #1
 8009ad4:	60f9      	str	r1, [r7, #12]
 8009ad6:	781b      	ldrb	r3, [r3, #0]
 8009ad8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009ada:	7dfb      	ldrb	r3, [r7, #23]
 8009adc:	1c5a      	adds	r2, r3, #1
 8009ade:	75fa      	strb	r2, [r7, #23]
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d1e8      	bne.n	8009ac4 <USBD_GetString+0x4e>
    }
  }
}
 8009af2:	bf00      	nop
 8009af4:	3718      	adds	r7, #24
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009afa:	b480      	push	{r7}
 8009afc:	b085      	sub	sp, #20
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b02:	2300      	movs	r3, #0
 8009b04:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009b06:	e005      	b.n	8009b14 <USBD_GetLen+0x1a>
  {
    len++;
 8009b08:	7bfb      	ldrb	r3, [r7, #15]
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	3301      	adds	r3, #1
 8009b12:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	781b      	ldrb	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1f5      	bne.n	8009b08 <USBD_GetLen+0xe>
  }

  return len;
 8009b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bc80      	pop	{r7}
 8009b26:	4770      	bx	lr

08009b28 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	4613      	mov	r3, r2
 8009b34:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2202      	movs	r2, #2
 8009b3a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009b3e:	88fa      	ldrh	r2, [r7, #6]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009b44:	88fa      	ldrh	r2, [r7, #6]
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b4a:	88fb      	ldrh	r3, [r7, #6]
 8009b4c:	68ba      	ldr	r2, [r7, #8]
 8009b4e:	2100      	movs	r1, #0
 8009b50:	68f8      	ldr	r0, [r7, #12]
 8009b52:	f001 fe4c 	bl	800b7ee <USBD_LL_Transmit>

  return USBD_OK;
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	60b9      	str	r1, [r7, #8]
 8009b6a:	4613      	mov	r3, r2
 8009b6c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b6e:	88fb      	ldrh	r3, [r7, #6]
 8009b70:	68ba      	ldr	r2, [r7, #8]
 8009b72:	2100      	movs	r1, #0
 8009b74:	68f8      	ldr	r0, [r7, #12]
 8009b76:	f001 fe3a 	bl	800b7ee <USBD_LL_Transmit>

  return USBD_OK;
 8009b7a:	2300      	movs	r3, #0
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3710      	adds	r7, #16
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b084      	sub	sp, #16
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	4613      	mov	r3, r2
 8009b90:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2203      	movs	r2, #3
 8009b96:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009b9a:	88fa      	ldrh	r2, [r7, #6]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009ba2:	88fa      	ldrh	r2, [r7, #6]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009baa:	88fb      	ldrh	r3, [r7, #6]
 8009bac:	68ba      	ldr	r2, [r7, #8]
 8009bae:	2100      	movs	r1, #0
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f001 fe3f 	bl	800b834 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3710      	adds	r7, #16
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	4613      	mov	r3, r2
 8009bcc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009bce:	88fb      	ldrh	r3, [r7, #6]
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	2100      	movs	r1, #0
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f001 fe2d 	bl	800b834 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2204      	movs	r2, #4
 8009bf0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f001 fdf7 	bl	800b7ee <USBD_LL_Transmit>

  return USBD_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3708      	adds	r7, #8
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}

08009c0a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c0a:	b580      	push	{r7, lr}
 8009c0c:	b082      	sub	sp, #8
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2205      	movs	r2, #5
 8009c16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	2100      	movs	r1, #0
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f001 fe07 	bl	800b834 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3708      	adds	r7, #8
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b085      	sub	sp, #20
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	4603      	mov	r3, r0
 8009c38:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009c3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009c42:	2b84      	cmp	r3, #132	; 0x84
 8009c44:	d005      	beq.n	8009c52 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009c46:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	3303      	adds	r3, #3
 8009c50:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009c52:	68fb      	ldr	r3, [r7, #12]
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3714      	adds	r7, #20
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bc80      	pop	{r7}
 8009c5c:	4770      	bx	lr

08009c5e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009c5e:	b580      	push	{r7, lr}
 8009c60:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009c62:	f000 fe49 	bl	800a8f8 <vTaskStartScheduler>
  
  return osOK;
 8009c66:	2300      	movs	r3, #0
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c6e:	b089      	sub	sp, #36	; 0x24
 8009c70:	af04      	add	r7, sp, #16
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	695b      	ldr	r3, [r3, #20]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d020      	beq.n	8009cc0 <osThreadCreate+0x54>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	699b      	ldr	r3, [r3, #24]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d01c      	beq.n	8009cc0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685c      	ldr	r4, [r3, #4]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681d      	ldr	r5, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	691e      	ldr	r6, [r3, #16]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7ff ffc9 	bl	8009c30 <makeFreeRtosPriority>
 8009c9e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	695b      	ldr	r3, [r3, #20]
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ca8:	9202      	str	r2, [sp, #8]
 8009caa:	9301      	str	r3, [sp, #4]
 8009cac:	9100      	str	r1, [sp, #0]
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	4632      	mov	r2, r6
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	f000 fc65 	bl	800a584 <xTaskCreateStatic>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	60fb      	str	r3, [r7, #12]
 8009cbe:	e01c      	b.n	8009cfa <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	685c      	ldr	r4, [r3, #4]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ccc:	b29e      	uxth	r6, r3
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7ff ffab 	bl	8009c30 <makeFreeRtosPriority>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	f107 030c 	add.w	r3, r7, #12
 8009ce0:	9301      	str	r3, [sp, #4]
 8009ce2:	9200      	str	r2, [sp, #0]
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	4632      	mov	r2, r6
 8009ce8:	4629      	mov	r1, r5
 8009cea:	4620      	mov	r0, r4
 8009cec:	f000 fca3 	bl	800a636 <xTaskCreate>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d001      	beq.n	8009cfa <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	e000      	b.n	8009cfc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3714      	adds	r7, #20
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d04 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <osDelay+0x16>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	e000      	b.n	8009d1c <osDelay+0x18>
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f000 fdb7 	bl	800a890 <vTaskDelay>
  
  return osOK;
 8009d22:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3710      	adds	r7, #16
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f103 0208 	add.w	r2, r3, #8
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f04f 32ff 	mov.w	r2, #4294967295
 8009d44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f103 0208 	add.w	r2, r3, #8
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f103 0208 	add.w	r2, r3, #8
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009d60:	bf00      	nop
 8009d62:	370c      	adds	r7, #12
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bc80      	pop	{r7}
 8009d68:	4770      	bx	lr

08009d6a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009d6a:	b480      	push	{r7}
 8009d6c:	b083      	sub	sp, #12
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009d78:	bf00      	nop
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bc80      	pop	{r7}
 8009d80:	4770      	bx	lr

08009d82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d82:	b480      	push	{r7}
 8009d84:	b085      	sub	sp, #20
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
 8009d8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	689a      	ldr	r2, [r3, #8]
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	689b      	ldr	r3, [r3, #8]
 8009da4:	683a      	ldr	r2, [r7, #0]
 8009da6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	683a      	ldr	r2, [r7, #0]
 8009dac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	1c5a      	adds	r2, r3, #1
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	601a      	str	r2, [r3, #0]
}
 8009dbe:	bf00      	nop
 8009dc0:	3714      	adds	r7, #20
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bc80      	pop	{r7}
 8009dc6:	4770      	bx	lr

08009dc8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b085      	sub	sp, #20
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dde:	d103      	bne.n	8009de8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	691b      	ldr	r3, [r3, #16]
 8009de4:	60fb      	str	r3, [r7, #12]
 8009de6:	e00c      	b.n	8009e02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	3308      	adds	r3, #8
 8009dec:	60fb      	str	r3, [r7, #12]
 8009dee:	e002      	b.n	8009df6 <vListInsert+0x2e>
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	60fb      	str	r3, [r7, #12]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d9f6      	bls.n	8009df0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	685a      	ldr	r2, [r3, #4]
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	683a      	ldr	r2, [r7, #0]
 8009e10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	1c5a      	adds	r2, r3, #1
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	601a      	str	r2, [r3, #0]
}
 8009e2e:	bf00      	nop
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bc80      	pop	{r7}
 8009e36:	4770      	bx	lr

08009e38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	691b      	ldr	r3, [r3, #16]
 8009e44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	6892      	ldr	r2, [r2, #8]
 8009e4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	689b      	ldr	r3, [r3, #8]
 8009e54:	687a      	ldr	r2, [r7, #4]
 8009e56:	6852      	ldr	r2, [r2, #4]
 8009e58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	685a      	ldr	r2, [r3, #4]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d103      	bne.n	8009e6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	689a      	ldr	r2, [r3, #8]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	1e5a      	subs	r2, r3, #1
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3714      	adds	r7, #20
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bc80      	pop	{r7}
 8009e88:	4770      	bx	lr
	...

08009e8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	60b9      	str	r1, [r7, #8]
 8009e96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	3b04      	subs	r3, #4
 8009e9c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009ea4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	3b04      	subs	r3, #4
 8009eaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	f023 0201 	bic.w	r2, r3, #1
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	3b04      	subs	r3, #4
 8009eba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ebc:	4a08      	ldr	r2, [pc, #32]	; (8009ee0 <pxPortInitialiseStack+0x54>)
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	3b14      	subs	r3, #20
 8009ec6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	3b20      	subs	r3, #32
 8009ed2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bc80      	pop	{r7}
 8009ede:	4770      	bx	lr
 8009ee0:	08009ee5 	.word	0x08009ee5

08009ee4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b085      	sub	sp, #20
 8009ee8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009eea:	2300      	movs	r3, #0
 8009eec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009eee:	4b10      	ldr	r3, [pc, #64]	; (8009f30 <prvTaskExitError+0x4c>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef6:	d009      	beq.n	8009f0c <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009efc:	f383 8811 	msr	BASEPRI, r3
 8009f00:	f3bf 8f6f 	isb	sy
 8009f04:	f3bf 8f4f 	dsb	sy
 8009f08:	60fb      	str	r3, [r7, #12]
 8009f0a:	e7fe      	b.n	8009f0a <prvTaskExitError+0x26>
 8009f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f10:	f383 8811 	msr	BASEPRI, r3
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	f3bf 8f4f 	dsb	sy
 8009f1c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f1e:	bf00      	nop
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d0fc      	beq.n	8009f20 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f26:	bf00      	nop
 8009f28:	3714      	adds	r7, #20
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bc80      	pop	{r7}
 8009f2e:	4770      	bx	lr
 8009f30:	2000011c 	.word	0x2000011c
	...

08009f40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f40:	4b07      	ldr	r3, [pc, #28]	; (8009f60 <pxCurrentTCBConst2>)
 8009f42:	6819      	ldr	r1, [r3, #0]
 8009f44:	6808      	ldr	r0, [r1, #0]
 8009f46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009f4a:	f380 8809 	msr	PSP, r0
 8009f4e:	f3bf 8f6f 	isb	sy
 8009f52:	f04f 0000 	mov.w	r0, #0
 8009f56:	f380 8811 	msr	BASEPRI, r0
 8009f5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009f5e:	4770      	bx	lr

08009f60 <pxCurrentTCBConst2>:
 8009f60:	200011e8 	.word	0x200011e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop

08009f68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009f68:	4806      	ldr	r0, [pc, #24]	; (8009f84 <prvPortStartFirstTask+0x1c>)
 8009f6a:	6800      	ldr	r0, [r0, #0]
 8009f6c:	6800      	ldr	r0, [r0, #0]
 8009f6e:	f380 8808 	msr	MSP, r0
 8009f72:	b662      	cpsie	i
 8009f74:	b661      	cpsie	f
 8009f76:	f3bf 8f4f 	dsb	sy
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	df00      	svc	0
 8009f80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f82:	bf00      	nop
 8009f84:	e000ed08 	.word	0xe000ed08

08009f88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f8e:	4b31      	ldr	r3, [pc, #196]	; (800a054 <xPortStartScheduler+0xcc>)
 8009f90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	22ff      	movs	r2, #255	; 0xff
 8009f9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	b2db      	uxtb	r3, r3
 8009fa6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009fa8:	78fb      	ldrb	r3, [r7, #3]
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009fb0:	b2da      	uxtb	r2, r3
 8009fb2:	4b29      	ldr	r3, [pc, #164]	; (800a058 <xPortStartScheduler+0xd0>)
 8009fb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009fb6:	4b29      	ldr	r3, [pc, #164]	; (800a05c <xPortStartScheduler+0xd4>)
 8009fb8:	2207      	movs	r2, #7
 8009fba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009fbc:	e009      	b.n	8009fd2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009fbe:	4b27      	ldr	r3, [pc, #156]	; (800a05c <xPortStartScheduler+0xd4>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	4a25      	ldr	r2, [pc, #148]	; (800a05c <xPortStartScheduler+0xd4>)
 8009fc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009fc8:	78fb      	ldrb	r3, [r7, #3]
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	005b      	lsls	r3, r3, #1
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009fd2:	78fb      	ldrb	r3, [r7, #3]
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fda:	2b80      	cmp	r3, #128	; 0x80
 8009fdc:	d0ef      	beq.n	8009fbe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009fde:	4b1f      	ldr	r3, [pc, #124]	; (800a05c <xPortStartScheduler+0xd4>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f1c3 0307 	rsb	r3, r3, #7
 8009fe6:	2b04      	cmp	r3, #4
 8009fe8:	d009      	beq.n	8009ffe <xPortStartScheduler+0x76>
 8009fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fee:	f383 8811 	msr	BASEPRI, r3
 8009ff2:	f3bf 8f6f 	isb	sy
 8009ff6:	f3bf 8f4f 	dsb	sy
 8009ffa:	60bb      	str	r3, [r7, #8]
 8009ffc:	e7fe      	b.n	8009ffc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ffe:	4b17      	ldr	r3, [pc, #92]	; (800a05c <xPortStartScheduler+0xd4>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	021b      	lsls	r3, r3, #8
 800a004:	4a15      	ldr	r2, [pc, #84]	; (800a05c <xPortStartScheduler+0xd4>)
 800a006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a008:	4b14      	ldr	r3, [pc, #80]	; (800a05c <xPortStartScheduler+0xd4>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a010:	4a12      	ldr	r2, [pc, #72]	; (800a05c <xPortStartScheduler+0xd4>)
 800a012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	b2da      	uxtb	r2, r3
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a01c:	4a10      	ldr	r2, [pc, #64]	; (800a060 <xPortStartScheduler+0xd8>)
 800a01e:	4b10      	ldr	r3, [pc, #64]	; (800a060 <xPortStartScheduler+0xd8>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a028:	4a0d      	ldr	r2, [pc, #52]	; (800a060 <xPortStartScheduler+0xd8>)
 800a02a:	4b0d      	ldr	r3, [pc, #52]	; (800a060 <xPortStartScheduler+0xd8>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a034:	f000 f8b0 	bl	800a198 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a038:	4b0a      	ldr	r3, [pc, #40]	; (800a064 <xPortStartScheduler+0xdc>)
 800a03a:	2200      	movs	r2, #0
 800a03c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a03e:	f7ff ff93 	bl	8009f68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a042:	f000 fe1d 	bl	800ac80 <vTaskSwitchContext>
	prvTaskExitError();
 800a046:	f7ff ff4d 	bl	8009ee4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a04a:	2300      	movs	r3, #0
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3710      	adds	r7, #16
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}
 800a054:	e000e400 	.word	0xe000e400
 800a058:	200005c9 	.word	0x200005c9
 800a05c:	200005cc 	.word	0x200005cc
 800a060:	e000ed20 	.word	0xe000ed20
 800a064:	2000011c 	.word	0x2000011c

0800a068 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a072:	f383 8811 	msr	BASEPRI, r3
 800a076:	f3bf 8f6f 	isb	sy
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a080:	4b0e      	ldr	r3, [pc, #56]	; (800a0bc <vPortEnterCritical+0x54>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	3301      	adds	r3, #1
 800a086:	4a0d      	ldr	r2, [pc, #52]	; (800a0bc <vPortEnterCritical+0x54>)
 800a088:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a08a:	4b0c      	ldr	r3, [pc, #48]	; (800a0bc <vPortEnterCritical+0x54>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d10e      	bne.n	800a0b0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a092:	4b0b      	ldr	r3, [pc, #44]	; (800a0c0 <vPortEnterCritical+0x58>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	b2db      	uxtb	r3, r3
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d009      	beq.n	800a0b0 <vPortEnterCritical+0x48>
 800a09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a0:	f383 8811 	msr	BASEPRI, r3
 800a0a4:	f3bf 8f6f 	isb	sy
 800a0a8:	f3bf 8f4f 	dsb	sy
 800a0ac:	603b      	str	r3, [r7, #0]
 800a0ae:	e7fe      	b.n	800a0ae <vPortEnterCritical+0x46>
	}
}
 800a0b0:	bf00      	nop
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bc80      	pop	{r7}
 800a0b8:	4770      	bx	lr
 800a0ba:	bf00      	nop
 800a0bc:	2000011c 	.word	0x2000011c
 800a0c0:	e000ed04 	.word	0xe000ed04

0800a0c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b083      	sub	sp, #12
 800a0c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a0ca:	4b10      	ldr	r3, [pc, #64]	; (800a10c <vPortExitCritical+0x48>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d109      	bne.n	800a0e6 <vPortExitCritical+0x22>
 800a0d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d6:	f383 8811 	msr	BASEPRI, r3
 800a0da:	f3bf 8f6f 	isb	sy
 800a0de:	f3bf 8f4f 	dsb	sy
 800a0e2:	607b      	str	r3, [r7, #4]
 800a0e4:	e7fe      	b.n	800a0e4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800a0e6:	4b09      	ldr	r3, [pc, #36]	; (800a10c <vPortExitCritical+0x48>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	4a07      	ldr	r2, [pc, #28]	; (800a10c <vPortExitCritical+0x48>)
 800a0ee:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0f0:	4b06      	ldr	r3, [pc, #24]	; (800a10c <vPortExitCritical+0x48>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d104      	bne.n	800a102 <vPortExitCritical+0x3e>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a102:	bf00      	nop
 800a104:	370c      	adds	r7, #12
 800a106:	46bd      	mov	sp, r7
 800a108:	bc80      	pop	{r7}
 800a10a:	4770      	bx	lr
 800a10c:	2000011c 	.word	0x2000011c

0800a110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a110:	f3ef 8009 	mrs	r0, PSP
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	4b0d      	ldr	r3, [pc, #52]	; (800a150 <pxCurrentTCBConst>)
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a120:	6010      	str	r0, [r2, #0]
 800a122:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a126:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a12a:	f380 8811 	msr	BASEPRI, r0
 800a12e:	f000 fda7 	bl	800ac80 <vTaskSwitchContext>
 800a132:	f04f 0000 	mov.w	r0, #0
 800a136:	f380 8811 	msr	BASEPRI, r0
 800a13a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a13e:	6819      	ldr	r1, [r3, #0]
 800a140:	6808      	ldr	r0, [r1, #0]
 800a142:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a146:	f380 8809 	msr	PSP, r0
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	4770      	bx	lr

0800a150 <pxCurrentTCBConst>:
 800a150:	200011e8 	.word	0x200011e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a154:	bf00      	nop
 800a156:	bf00      	nop

0800a158 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b082      	sub	sp, #8
 800a15c:	af00      	add	r7, sp, #0
	__asm volatile
 800a15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a162:	f383 8811 	msr	BASEPRI, r3
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	f3bf 8f4f 	dsb	sy
 800a16e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a170:	f000 fcca 	bl	800ab08 <xTaskIncrementTick>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d003      	beq.n	800a182 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a17a:	4b06      	ldr	r3, [pc, #24]	; (800a194 <SysTick_Handler+0x3c>)
 800a17c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a180:	601a      	str	r2, [r3, #0]
 800a182:	2300      	movs	r3, #0
 800a184:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a18c:	bf00      	nop
 800a18e:	3708      	adds	r7, #8
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	e000ed04 	.word	0xe000ed04

0800a198 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a198:	b480      	push	{r7}
 800a19a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a19c:	4b0a      	ldr	r3, [pc, #40]	; (800a1c8 <vPortSetupTimerInterrupt+0x30>)
 800a19e:	2200      	movs	r2, #0
 800a1a0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a1a2:	4b0a      	ldr	r3, [pc, #40]	; (800a1cc <vPortSetupTimerInterrupt+0x34>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a1a8:	4a09      	ldr	r2, [pc, #36]	; (800a1d0 <vPortSetupTimerInterrupt+0x38>)
 800a1aa:	4b0a      	ldr	r3, [pc, #40]	; (800a1d4 <vPortSetupTimerInterrupt+0x3c>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	490a      	ldr	r1, [pc, #40]	; (800a1d8 <vPortSetupTimerInterrupt+0x40>)
 800a1b0:	fba1 1303 	umull	r1, r3, r1, r3
 800a1b4:	099b      	lsrs	r3, r3, #6
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a1ba:	4b03      	ldr	r3, [pc, #12]	; (800a1c8 <vPortSetupTimerInterrupt+0x30>)
 800a1bc:	2207      	movs	r2, #7
 800a1be:	601a      	str	r2, [r3, #0]
}
 800a1c0:	bf00      	nop
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bc80      	pop	{r7}
 800a1c6:	4770      	bx	lr
 800a1c8:	e000e010 	.word	0xe000e010
 800a1cc:	e000e018 	.word	0xe000e018
 800a1d0:	e000e014 	.word	0xe000e014
 800a1d4:	20000000 	.word	0x20000000
 800a1d8:	10624dd3 	.word	0x10624dd3

0800a1dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b08a      	sub	sp, #40	; 0x28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a1e8:	f000 fbe4 	bl	800a9b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a1ec:	4b57      	ldr	r3, [pc, #348]	; (800a34c <pvPortMalloc+0x170>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d101      	bne.n	800a1f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a1f4:	f000 f90c 	bl	800a410 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a1f8:	4b55      	ldr	r3, [pc, #340]	; (800a350 <pvPortMalloc+0x174>)
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4013      	ands	r3, r2
 800a200:	2b00      	cmp	r3, #0
 800a202:	f040 808c 	bne.w	800a31e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d01c      	beq.n	800a246 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a20c:	2208      	movs	r2, #8
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4413      	add	r3, r2
 800a212:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f003 0307 	and.w	r3, r3, #7
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d013      	beq.n	800a246 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f023 0307 	bic.w	r3, r3, #7
 800a224:	3308      	adds	r3, #8
 800a226:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f003 0307 	and.w	r3, r3, #7
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d009      	beq.n	800a246 <pvPortMalloc+0x6a>
	__asm volatile
 800a232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a236:	f383 8811 	msr	BASEPRI, r3
 800a23a:	f3bf 8f6f 	isb	sy
 800a23e:	f3bf 8f4f 	dsb	sy
 800a242:	617b      	str	r3, [r7, #20]
 800a244:	e7fe      	b.n	800a244 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d068      	beq.n	800a31e <pvPortMalloc+0x142>
 800a24c:	4b41      	ldr	r3, [pc, #260]	; (800a354 <pvPortMalloc+0x178>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	687a      	ldr	r2, [r7, #4]
 800a252:	429a      	cmp	r2, r3
 800a254:	d863      	bhi.n	800a31e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a256:	4b40      	ldr	r3, [pc, #256]	; (800a358 <pvPortMalloc+0x17c>)
 800a258:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a25a:	4b3f      	ldr	r3, [pc, #252]	; (800a358 <pvPortMalloc+0x17c>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a260:	e004      	b.n	800a26c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	429a      	cmp	r2, r3
 800a274:	d203      	bcs.n	800a27e <pvPortMalloc+0xa2>
 800a276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d1f1      	bne.n	800a262 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a27e:	4b33      	ldr	r3, [pc, #204]	; (800a34c <pvPortMalloc+0x170>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a284:	429a      	cmp	r2, r3
 800a286:	d04a      	beq.n	800a31e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a288:	6a3b      	ldr	r3, [r7, #32]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	2208      	movs	r2, #8
 800a28e:	4413      	add	r3, r2
 800a290:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	6a3b      	ldr	r3, [r7, #32]
 800a298:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29c:	685a      	ldr	r2, [r3, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	1ad2      	subs	r2, r2, r3
 800a2a2:	2308      	movs	r3, #8
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d91e      	bls.n	800a2e8 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a2aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4413      	add	r3, r2
 800a2b0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	f003 0307 	and.w	r3, r3, #7
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d009      	beq.n	800a2d0 <pvPortMalloc+0xf4>
 800a2bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c0:	f383 8811 	msr	BASEPRI, r3
 800a2c4:	f3bf 8f6f 	isb	sy
 800a2c8:	f3bf 8f4f 	dsb	sy
 800a2cc:	613b      	str	r3, [r7, #16]
 800a2ce:	e7fe      	b.n	800a2ce <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d2:	685a      	ldr	r2, [r3, #4]
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	1ad2      	subs	r2, r2, r3
 800a2d8:	69bb      	ldr	r3, [r7, #24]
 800a2da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2e2:	69b8      	ldr	r0, [r7, #24]
 800a2e4:	f000 f8f6 	bl	800a4d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2e8:	4b1a      	ldr	r3, [pc, #104]	; (800a354 <pvPortMalloc+0x178>)
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	4a18      	ldr	r2, [pc, #96]	; (800a354 <pvPortMalloc+0x178>)
 800a2f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a2f6:	4b17      	ldr	r3, [pc, #92]	; (800a354 <pvPortMalloc+0x178>)
 800a2f8:	681a      	ldr	r2, [r3, #0]
 800a2fa:	4b18      	ldr	r3, [pc, #96]	; (800a35c <pvPortMalloc+0x180>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d203      	bcs.n	800a30a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a302:	4b14      	ldr	r3, [pc, #80]	; (800a354 <pvPortMalloc+0x178>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a15      	ldr	r2, [pc, #84]	; (800a35c <pvPortMalloc+0x180>)
 800a308:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a30c:	685a      	ldr	r2, [r3, #4]
 800a30e:	4b10      	ldr	r3, [pc, #64]	; (800a350 <pvPortMalloc+0x174>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	431a      	orrs	r2, r3
 800a314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a316:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31a:	2200      	movs	r2, #0
 800a31c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a31e:	f000 fb57 	bl	800a9d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a322:	69fb      	ldr	r3, [r7, #28]
 800a324:	f003 0307 	and.w	r3, r3, #7
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d009      	beq.n	800a340 <pvPortMalloc+0x164>
 800a32c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a330:	f383 8811 	msr	BASEPRI, r3
 800a334:	f3bf 8f6f 	isb	sy
 800a338:	f3bf 8f4f 	dsb	sy
 800a33c:	60fb      	str	r3, [r7, #12]
 800a33e:	e7fe      	b.n	800a33e <pvPortMalloc+0x162>
	return pvReturn;
 800a340:	69fb      	ldr	r3, [r7, #28]
}
 800a342:	4618      	mov	r0, r3
 800a344:	3728      	adds	r7, #40	; 0x28
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	200011d8 	.word	0x200011d8
 800a350:	200011e4 	.word	0x200011e4
 800a354:	200011dc 	.word	0x200011dc
 800a358:	200011d0 	.word	0x200011d0
 800a35c:	200011e0 	.word	0x200011e0

0800a360 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b086      	sub	sp, #24
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d046      	beq.n	800a400 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a372:	2308      	movs	r3, #8
 800a374:	425b      	negs	r3, r3
 800a376:	697a      	ldr	r2, [r7, #20]
 800a378:	4413      	add	r3, r2
 800a37a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	685a      	ldr	r2, [r3, #4]
 800a384:	4b20      	ldr	r3, [pc, #128]	; (800a408 <vPortFree+0xa8>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4013      	ands	r3, r2
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d109      	bne.n	800a3a2 <vPortFree+0x42>
 800a38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a392:	f383 8811 	msr	BASEPRI, r3
 800a396:	f3bf 8f6f 	isb	sy
 800a39a:	f3bf 8f4f 	dsb	sy
 800a39e:	60fb      	str	r3, [r7, #12]
 800a3a0:	e7fe      	b.n	800a3a0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d009      	beq.n	800a3be <vPortFree+0x5e>
 800a3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ae:	f383 8811 	msr	BASEPRI, r3
 800a3b2:	f3bf 8f6f 	isb	sy
 800a3b6:	f3bf 8f4f 	dsb	sy
 800a3ba:	60bb      	str	r3, [r7, #8]
 800a3bc:	e7fe      	b.n	800a3bc <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	685a      	ldr	r2, [r3, #4]
 800a3c2:	4b11      	ldr	r3, [pc, #68]	; (800a408 <vPortFree+0xa8>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4013      	ands	r3, r2
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d019      	beq.n	800a400 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d115      	bne.n	800a400 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	685a      	ldr	r2, [r3, #4]
 800a3d8:	4b0b      	ldr	r3, [pc, #44]	; (800a408 <vPortFree+0xa8>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	43db      	mvns	r3, r3
 800a3de:	401a      	ands	r2, r3
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a3e4:	f000 fae6 	bl	800a9b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	685a      	ldr	r2, [r3, #4]
 800a3ec:	4b07      	ldr	r3, [pc, #28]	; (800a40c <vPortFree+0xac>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	4a06      	ldr	r2, [pc, #24]	; (800a40c <vPortFree+0xac>)
 800a3f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3f6:	6938      	ldr	r0, [r7, #16]
 800a3f8:	f000 f86c 	bl	800a4d4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a3fc:	f000 fae8 	bl	800a9d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a400:	bf00      	nop
 800a402:	3718      	adds	r7, #24
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}
 800a408:	200011e4 	.word	0x200011e4
 800a40c:	200011dc 	.word	0x200011dc

0800a410 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a416:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a41a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a41c:	4b27      	ldr	r3, [pc, #156]	; (800a4bc <prvHeapInit+0xac>)
 800a41e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f003 0307 	and.w	r3, r3, #7
 800a426:	2b00      	cmp	r3, #0
 800a428:	d00c      	beq.n	800a444 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	3307      	adds	r3, #7
 800a42e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f023 0307 	bic.w	r3, r3, #7
 800a436:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a438:	68ba      	ldr	r2, [r7, #8]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	1ad3      	subs	r3, r2, r3
 800a43e:	4a1f      	ldr	r2, [pc, #124]	; (800a4bc <prvHeapInit+0xac>)
 800a440:	4413      	add	r3, r2
 800a442:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a448:	4a1d      	ldr	r2, [pc, #116]	; (800a4c0 <prvHeapInit+0xb0>)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a44e:	4b1c      	ldr	r3, [pc, #112]	; (800a4c0 <prvHeapInit+0xb0>)
 800a450:	2200      	movs	r2, #0
 800a452:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	4413      	add	r3, r2
 800a45a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a45c:	2208      	movs	r2, #8
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	1a9b      	subs	r3, r3, r2
 800a462:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f023 0307 	bic.w	r3, r3, #7
 800a46a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	4a15      	ldr	r2, [pc, #84]	; (800a4c4 <prvHeapInit+0xb4>)
 800a470:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a472:	4b14      	ldr	r3, [pc, #80]	; (800a4c4 <prvHeapInit+0xb4>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	2200      	movs	r2, #0
 800a478:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a47a:	4b12      	ldr	r3, [pc, #72]	; (800a4c4 <prvHeapInit+0xb4>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	2200      	movs	r2, #0
 800a480:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	68fa      	ldr	r2, [r7, #12]
 800a48a:	1ad2      	subs	r2, r2, r3
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a490:	4b0c      	ldr	r3, [pc, #48]	; (800a4c4 <prvHeapInit+0xb4>)
 800a492:	681a      	ldr	r2, [r3, #0]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	4a0a      	ldr	r2, [pc, #40]	; (800a4c8 <prvHeapInit+0xb8>)
 800a49e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	4a09      	ldr	r2, [pc, #36]	; (800a4cc <prvHeapInit+0xbc>)
 800a4a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a4a8:	4b09      	ldr	r3, [pc, #36]	; (800a4d0 <prvHeapInit+0xc0>)
 800a4aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a4ae:	601a      	str	r2, [r3, #0]
}
 800a4b0:	bf00      	nop
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bc80      	pop	{r7}
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop
 800a4bc:	200005d0 	.word	0x200005d0
 800a4c0:	200011d0 	.word	0x200011d0
 800a4c4:	200011d8 	.word	0x200011d8
 800a4c8:	200011e0 	.word	0x200011e0
 800a4cc:	200011dc 	.word	0x200011dc
 800a4d0:	200011e4 	.word	0x200011e4

0800a4d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a4dc:	4b27      	ldr	r3, [pc, #156]	; (800a57c <prvInsertBlockIntoFreeList+0xa8>)
 800a4de:	60fb      	str	r3, [r7, #12]
 800a4e0:	e002      	b.n	800a4e8 <prvInsertBlockIntoFreeList+0x14>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	60fb      	str	r3, [r7, #12]
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d3f7      	bcc.n	800a4e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	685b      	ldr	r3, [r3, #4]
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	441a      	add	r2, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	429a      	cmp	r2, r3
 800a502:	d108      	bne.n	800a516 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	685a      	ldr	r2, [r3, #4]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	441a      	add	r2, r3
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	441a      	add	r2, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	429a      	cmp	r2, r3
 800a528:	d118      	bne.n	800a55c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	4b14      	ldr	r3, [pc, #80]	; (800a580 <prvInsertBlockIntoFreeList+0xac>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	429a      	cmp	r2, r3
 800a534:	d00d      	beq.n	800a552 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	685a      	ldr	r2, [r3, #4]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	441a      	add	r2, r3
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	601a      	str	r2, [r3, #0]
 800a550:	e008      	b.n	800a564 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a552:	4b0b      	ldr	r3, [pc, #44]	; (800a580 <prvInsertBlockIntoFreeList+0xac>)
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	601a      	str	r2, [r3, #0]
 800a55a:	e003      	b.n	800a564 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a564:	68fa      	ldr	r2, [r7, #12]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d002      	beq.n	800a572 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a572:	bf00      	nop
 800a574:	3714      	adds	r7, #20
 800a576:	46bd      	mov	sp, r7
 800a578:	bc80      	pop	{r7}
 800a57a:	4770      	bx	lr
 800a57c:	200011d0 	.word	0x200011d0
 800a580:	200011d8 	.word	0x200011d8

0800a584 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a584:	b580      	push	{r7, lr}
 800a586:	b08e      	sub	sp, #56	; 0x38
 800a588:	af04      	add	r7, sp, #16
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a594:	2b00      	cmp	r3, #0
 800a596:	d109      	bne.n	800a5ac <xTaskCreateStatic+0x28>
 800a598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a59c:	f383 8811 	msr	BASEPRI, r3
 800a5a0:	f3bf 8f6f 	isb	sy
 800a5a4:	f3bf 8f4f 	dsb	sy
 800a5a8:	623b      	str	r3, [r7, #32]
 800a5aa:	e7fe      	b.n	800a5aa <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800a5ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d109      	bne.n	800a5c6 <xTaskCreateStatic+0x42>
 800a5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b6:	f383 8811 	msr	BASEPRI, r3
 800a5ba:	f3bf 8f6f 	isb	sy
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	61fb      	str	r3, [r7, #28]
 800a5c4:	e7fe      	b.n	800a5c4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a5c6:	2354      	movs	r3, #84	; 0x54
 800a5c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	2b54      	cmp	r3, #84	; 0x54
 800a5ce:	d009      	beq.n	800a5e4 <xTaskCreateStatic+0x60>
 800a5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d4:	f383 8811 	msr	BASEPRI, r3
 800a5d8:	f3bf 8f6f 	isb	sy
 800a5dc:	f3bf 8f4f 	dsb	sy
 800a5e0:	61bb      	str	r3, [r7, #24]
 800a5e2:	e7fe      	b.n	800a5e2 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a5e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d01e      	beq.n	800a628 <xTaskCreateStatic+0xa4>
 800a5ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d01b      	beq.n	800a628 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a5f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5f2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a5f8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5fc:	2202      	movs	r2, #2
 800a5fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a602:	2300      	movs	r3, #0
 800a604:	9303      	str	r3, [sp, #12]
 800a606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a608:	9302      	str	r3, [sp, #8]
 800a60a:	f107 0314 	add.w	r3, r7, #20
 800a60e:	9301      	str	r3, [sp, #4]
 800a610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	68b9      	ldr	r1, [r7, #8]
 800a61a:	68f8      	ldr	r0, [r7, #12]
 800a61c:	f000 f850 	bl	800a6c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a620:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a622:	f000 f8cb 	bl	800a7bc <prvAddNewTaskToReadyList>
 800a626:	e001      	b.n	800a62c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800a628:	2300      	movs	r3, #0
 800a62a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a62c:	697b      	ldr	r3, [r7, #20]
	}
 800a62e:	4618      	mov	r0, r3
 800a630:	3728      	adds	r7, #40	; 0x28
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}

0800a636 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a636:	b580      	push	{r7, lr}
 800a638:	b08c      	sub	sp, #48	; 0x30
 800a63a:	af04      	add	r7, sp, #16
 800a63c:	60f8      	str	r0, [r7, #12]
 800a63e:	60b9      	str	r1, [r7, #8]
 800a640:	603b      	str	r3, [r7, #0]
 800a642:	4613      	mov	r3, r2
 800a644:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a646:	88fb      	ldrh	r3, [r7, #6]
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	4618      	mov	r0, r3
 800a64c:	f7ff fdc6 	bl	800a1dc <pvPortMalloc>
 800a650:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d00e      	beq.n	800a676 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a658:	2054      	movs	r0, #84	; 0x54
 800a65a:	f7ff fdbf 	bl	800a1dc <pvPortMalloc>
 800a65e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d003      	beq.n	800a66e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a666:	69fb      	ldr	r3, [r7, #28]
 800a668:	697a      	ldr	r2, [r7, #20]
 800a66a:	631a      	str	r2, [r3, #48]	; 0x30
 800a66c:	e005      	b.n	800a67a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a66e:	6978      	ldr	r0, [r7, #20]
 800a670:	f7ff fe76 	bl	800a360 <vPortFree>
 800a674:	e001      	b.n	800a67a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a676:	2300      	movs	r3, #0
 800a678:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a67a:	69fb      	ldr	r3, [r7, #28]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d017      	beq.n	800a6b0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a680:	69fb      	ldr	r3, [r7, #28]
 800a682:	2200      	movs	r2, #0
 800a684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a688:	88fa      	ldrh	r2, [r7, #6]
 800a68a:	2300      	movs	r3, #0
 800a68c:	9303      	str	r3, [sp, #12]
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	9302      	str	r3, [sp, #8]
 800a692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a694:	9301      	str	r3, [sp, #4]
 800a696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	68b9      	ldr	r1, [r7, #8]
 800a69e:	68f8      	ldr	r0, [r7, #12]
 800a6a0:	f000 f80e 	bl	800a6c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a6a4:	69f8      	ldr	r0, [r7, #28]
 800a6a6:	f000 f889 	bl	800a7bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	61bb      	str	r3, [r7, #24]
 800a6ae:	e002      	b.n	800a6b6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a6b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a6b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a6b6:	69bb      	ldr	r3, [r7, #24]
	}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	3720      	adds	r7, #32
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}

0800a6c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b088      	sub	sp, #32
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	60f8      	str	r0, [r7, #12]
 800a6c8:	60b9      	str	r1, [r7, #8]
 800a6ca:	607a      	str	r2, [r7, #4]
 800a6cc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a6d8:	3b01      	subs	r3, #1
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	4413      	add	r3, r2
 800a6de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a6e0:	69bb      	ldr	r3, [r7, #24]
 800a6e2:	f023 0307 	bic.w	r3, r3, #7
 800a6e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	f003 0307 	and.w	r3, r3, #7
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d009      	beq.n	800a706 <prvInitialiseNewTask+0x46>
 800a6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f6:	f383 8811 	msr	BASEPRI, r3
 800a6fa:	f3bf 8f6f 	isb	sy
 800a6fe:	f3bf 8f4f 	dsb	sy
 800a702:	617b      	str	r3, [r7, #20]
 800a704:	e7fe      	b.n	800a704 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a706:	2300      	movs	r3, #0
 800a708:	61fb      	str	r3, [r7, #28]
 800a70a:	e012      	b.n	800a732 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a70c:	68ba      	ldr	r2, [r7, #8]
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	4413      	add	r3, r2
 800a712:	7819      	ldrb	r1, [r3, #0]
 800a714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a716:	69fb      	ldr	r3, [r7, #28]
 800a718:	4413      	add	r3, r2
 800a71a:	3334      	adds	r3, #52	; 0x34
 800a71c:	460a      	mov	r2, r1
 800a71e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	4413      	add	r3, r2
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d006      	beq.n	800a73a <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a72c:	69fb      	ldr	r3, [r7, #28]
 800a72e:	3301      	adds	r3, #1
 800a730:	61fb      	str	r3, [r7, #28]
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	2b0f      	cmp	r3, #15
 800a736:	d9e9      	bls.n	800a70c <prvInitialiseNewTask+0x4c>
 800a738:	e000      	b.n	800a73c <prvInitialiseNewTask+0x7c>
		{
			break;
 800a73a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a73c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a746:	2b06      	cmp	r3, #6
 800a748:	d901      	bls.n	800a74e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a74a:	2306      	movs	r3, #6
 800a74c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a750:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a752:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a756:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a758:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75c:	2200      	movs	r2, #0
 800a75e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a762:	3304      	adds	r3, #4
 800a764:	4618      	mov	r0, r3
 800a766:	f7ff fb00 	bl	8009d6a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76c:	3318      	adds	r3, #24
 800a76e:	4618      	mov	r0, r3
 800a770:	f7ff fafb 	bl	8009d6a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a776:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a778:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77c:	f1c3 0207 	rsb	r2, r3, #7
 800a780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a782:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a786:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a788:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a78c:	2200      	movs	r2, #0
 800a78e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a798:	683a      	ldr	r2, [r7, #0]
 800a79a:	68f9      	ldr	r1, [r7, #12]
 800a79c:	69b8      	ldr	r0, [r7, #24]
 800a79e:	f7ff fb75 	bl	8009e8c <pxPortInitialiseStack>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d002      	beq.n	800a7b4 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a7ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7b4:	bf00      	nop
 800a7b6:	3720      	adds	r7, #32
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a7c4:	f7ff fc50 	bl	800a068 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a7c8:	4b2a      	ldr	r3, [pc, #168]	; (800a874 <prvAddNewTaskToReadyList+0xb8>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	3301      	adds	r3, #1
 800a7ce:	4a29      	ldr	r2, [pc, #164]	; (800a874 <prvAddNewTaskToReadyList+0xb8>)
 800a7d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7d2:	4b29      	ldr	r3, [pc, #164]	; (800a878 <prvAddNewTaskToReadyList+0xbc>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d109      	bne.n	800a7ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7da:	4a27      	ldr	r2, [pc, #156]	; (800a878 <prvAddNewTaskToReadyList+0xbc>)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7e0:	4b24      	ldr	r3, [pc, #144]	; (800a874 <prvAddNewTaskToReadyList+0xb8>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d110      	bne.n	800a80a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7e8:	f000 fabc 	bl	800ad64 <prvInitialiseTaskLists>
 800a7ec:	e00d      	b.n	800a80a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a7ee:	4b23      	ldr	r3, [pc, #140]	; (800a87c <prvAddNewTaskToReadyList+0xc0>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d109      	bne.n	800a80a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a7f6:	4b20      	ldr	r3, [pc, #128]	; (800a878 <prvAddNewTaskToReadyList+0xbc>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a800:	429a      	cmp	r2, r3
 800a802:	d802      	bhi.n	800a80a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a804:	4a1c      	ldr	r2, [pc, #112]	; (800a878 <prvAddNewTaskToReadyList+0xbc>)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a80a:	4b1d      	ldr	r3, [pc, #116]	; (800a880 <prvAddNewTaskToReadyList+0xc4>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	3301      	adds	r3, #1
 800a810:	4a1b      	ldr	r2, [pc, #108]	; (800a880 <prvAddNewTaskToReadyList+0xc4>)
 800a812:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a818:	2201      	movs	r2, #1
 800a81a:	409a      	lsls	r2, r3
 800a81c:	4b19      	ldr	r3, [pc, #100]	; (800a884 <prvAddNewTaskToReadyList+0xc8>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4313      	orrs	r3, r2
 800a822:	4a18      	ldr	r2, [pc, #96]	; (800a884 <prvAddNewTaskToReadyList+0xc8>)
 800a824:	6013      	str	r3, [r2, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a82a:	4613      	mov	r3, r2
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	4413      	add	r3, r2
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	4a15      	ldr	r2, [pc, #84]	; (800a888 <prvAddNewTaskToReadyList+0xcc>)
 800a834:	441a      	add	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	3304      	adds	r3, #4
 800a83a:	4619      	mov	r1, r3
 800a83c:	4610      	mov	r0, r2
 800a83e:	f7ff faa0 	bl	8009d82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a842:	f7ff fc3f 	bl	800a0c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a846:	4b0d      	ldr	r3, [pc, #52]	; (800a87c <prvAddNewTaskToReadyList+0xc0>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d00e      	beq.n	800a86c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a84e:	4b0a      	ldr	r3, [pc, #40]	; (800a878 <prvAddNewTaskToReadyList+0xbc>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a858:	429a      	cmp	r2, r3
 800a85a:	d207      	bcs.n	800a86c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a85c:	4b0b      	ldr	r3, [pc, #44]	; (800a88c <prvAddNewTaskToReadyList+0xd0>)
 800a85e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a862:	601a      	str	r2, [r3, #0]
 800a864:	f3bf 8f4f 	dsb	sy
 800a868:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a86c:	bf00      	nop
 800a86e:	3708      	adds	r7, #8
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	200012e8 	.word	0x200012e8
 800a878:	200011e8 	.word	0x200011e8
 800a87c:	200012f4 	.word	0x200012f4
 800a880:	20001304 	.word	0x20001304
 800a884:	200012f0 	.word	0x200012f0
 800a888:	200011ec 	.word	0x200011ec
 800a88c:	e000ed04 	.word	0xe000ed04

0800a890 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a890:	b580      	push	{r7, lr}
 800a892:	b084      	sub	sp, #16
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a898:	2300      	movs	r3, #0
 800a89a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d016      	beq.n	800a8d0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a8a2:	4b13      	ldr	r3, [pc, #76]	; (800a8f0 <vTaskDelay+0x60>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d009      	beq.n	800a8be <vTaskDelay+0x2e>
 800a8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ae:	f383 8811 	msr	BASEPRI, r3
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	f3bf 8f4f 	dsb	sy
 800a8ba:	60bb      	str	r3, [r7, #8]
 800a8bc:	e7fe      	b.n	800a8bc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800a8be:	f000 f879 	bl	800a9b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a8c2:	2100      	movs	r1, #0
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 fb0b 	bl	800aee0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a8ca:	f000 f881 	bl	800a9d0 <xTaskResumeAll>
 800a8ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d107      	bne.n	800a8e6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800a8d6:	4b07      	ldr	r3, [pc, #28]	; (800a8f4 <vTaskDelay+0x64>)
 800a8d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8dc:	601a      	str	r2, [r3, #0]
 800a8de:	f3bf 8f4f 	dsb	sy
 800a8e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a8e6:	bf00      	nop
 800a8e8:	3710      	adds	r7, #16
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20001310 	.word	0x20001310
 800a8f4:	e000ed04 	.word	0xe000ed04

0800a8f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b08a      	sub	sp, #40	; 0x28
 800a8fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a8fe:	2300      	movs	r3, #0
 800a900:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a902:	2300      	movs	r3, #0
 800a904:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a906:	463a      	mov	r2, r7
 800a908:	1d39      	adds	r1, r7, #4
 800a90a:	f107 0308 	add.w	r3, r7, #8
 800a90e:	4618      	mov	r0, r3
 800a910:	f7f6 fa74 	bl	8000dfc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a914:	6839      	ldr	r1, [r7, #0]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	68ba      	ldr	r2, [r7, #8]
 800a91a:	9202      	str	r2, [sp, #8]
 800a91c:	9301      	str	r3, [sp, #4]
 800a91e:	2300      	movs	r3, #0
 800a920:	9300      	str	r3, [sp, #0]
 800a922:	2300      	movs	r3, #0
 800a924:	460a      	mov	r2, r1
 800a926:	491d      	ldr	r1, [pc, #116]	; (800a99c <vTaskStartScheduler+0xa4>)
 800a928:	481d      	ldr	r0, [pc, #116]	; (800a9a0 <vTaskStartScheduler+0xa8>)
 800a92a:	f7ff fe2b 	bl	800a584 <xTaskCreateStatic>
 800a92e:	4602      	mov	r2, r0
 800a930:	4b1c      	ldr	r3, [pc, #112]	; (800a9a4 <vTaskStartScheduler+0xac>)
 800a932:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a934:	4b1b      	ldr	r3, [pc, #108]	; (800a9a4 <vTaskStartScheduler+0xac>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d002      	beq.n	800a942 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a93c:	2301      	movs	r3, #1
 800a93e:	617b      	str	r3, [r7, #20]
 800a940:	e001      	b.n	800a946 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a942:	2300      	movs	r3, #0
 800a944:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d115      	bne.n	800a978 <vTaskStartScheduler+0x80>
 800a94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a950:	f383 8811 	msr	BASEPRI, r3
 800a954:	f3bf 8f6f 	isb	sy
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a95e:	4b12      	ldr	r3, [pc, #72]	; (800a9a8 <vTaskStartScheduler+0xb0>)
 800a960:	f04f 32ff 	mov.w	r2, #4294967295
 800a964:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a966:	4b11      	ldr	r3, [pc, #68]	; (800a9ac <vTaskStartScheduler+0xb4>)
 800a968:	2201      	movs	r2, #1
 800a96a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a96c:	4b10      	ldr	r3, [pc, #64]	; (800a9b0 <vTaskStartScheduler+0xb8>)
 800a96e:	2200      	movs	r2, #0
 800a970:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a972:	f7ff fb09 	bl	8009f88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a976:	e00d      	b.n	800a994 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a97e:	d109      	bne.n	800a994 <vTaskStartScheduler+0x9c>
 800a980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a984:	f383 8811 	msr	BASEPRI, r3
 800a988:	f3bf 8f6f 	isb	sy
 800a98c:	f3bf 8f4f 	dsb	sy
 800a990:	60fb      	str	r3, [r7, #12]
 800a992:	e7fe      	b.n	800a992 <vTaskStartScheduler+0x9a>
}
 800a994:	bf00      	nop
 800a996:	3718      	adds	r7, #24
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}
 800a99c:	0800e93c 	.word	0x0800e93c
 800a9a0:	0800ad35 	.word	0x0800ad35
 800a9a4:	2000130c 	.word	0x2000130c
 800a9a8:	20001308 	.word	0x20001308
 800a9ac:	200012f4 	.word	0x200012f4
 800a9b0:	200012ec 	.word	0x200012ec

0800a9b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a9b8:	4b04      	ldr	r3, [pc, #16]	; (800a9cc <vTaskSuspendAll+0x18>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	4a03      	ldr	r2, [pc, #12]	; (800a9cc <vTaskSuspendAll+0x18>)
 800a9c0:	6013      	str	r3, [r2, #0]
}
 800a9c2:	bf00      	nop
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bc80      	pop	{r7}
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	20001310 	.word	0x20001310

0800a9d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a9de:	4b41      	ldr	r3, [pc, #260]	; (800aae4 <xTaskResumeAll+0x114>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d109      	bne.n	800a9fa <xTaskResumeAll+0x2a>
 800a9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ea:	f383 8811 	msr	BASEPRI, r3
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f3bf 8f4f 	dsb	sy
 800a9f6:	603b      	str	r3, [r7, #0]
 800a9f8:	e7fe      	b.n	800a9f8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a9fa:	f7ff fb35 	bl	800a068 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a9fe:	4b39      	ldr	r3, [pc, #228]	; (800aae4 <xTaskResumeAll+0x114>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	3b01      	subs	r3, #1
 800aa04:	4a37      	ldr	r2, [pc, #220]	; (800aae4 <xTaskResumeAll+0x114>)
 800aa06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa08:	4b36      	ldr	r3, [pc, #216]	; (800aae4 <xTaskResumeAll+0x114>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d161      	bne.n	800aad4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aa10:	4b35      	ldr	r3, [pc, #212]	; (800aae8 <xTaskResumeAll+0x118>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d05d      	beq.n	800aad4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa18:	e02e      	b.n	800aa78 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800aa1a:	4b34      	ldr	r3, [pc, #208]	; (800aaec <xTaskResumeAll+0x11c>)
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	3318      	adds	r3, #24
 800aa26:	4618      	mov	r0, r3
 800aa28:	f7ff fa06 	bl	8009e38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	3304      	adds	r3, #4
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7ff fa01 	bl	8009e38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	409a      	lsls	r2, r3
 800aa3e:	4b2c      	ldr	r3, [pc, #176]	; (800aaf0 <xTaskResumeAll+0x120>)
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	4a2a      	ldr	r2, [pc, #168]	; (800aaf0 <xTaskResumeAll+0x120>)
 800aa46:	6013      	str	r3, [r2, #0]
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4a27      	ldr	r2, [pc, #156]	; (800aaf4 <xTaskResumeAll+0x124>)
 800aa56:	441a      	add	r2, r3
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	3304      	adds	r3, #4
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	4610      	mov	r0, r2
 800aa60:	f7ff f98f 	bl	8009d82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa68:	4b23      	ldr	r3, [pc, #140]	; (800aaf8 <xTaskResumeAll+0x128>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d302      	bcc.n	800aa78 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800aa72:	4b22      	ldr	r3, [pc, #136]	; (800aafc <xTaskResumeAll+0x12c>)
 800aa74:	2201      	movs	r2, #1
 800aa76:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa78:	4b1c      	ldr	r3, [pc, #112]	; (800aaec <xTaskResumeAll+0x11c>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d1cc      	bne.n	800aa1a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d001      	beq.n	800aa8a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa86:	f000 fa07 	bl	800ae98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800aa8a:	4b1d      	ldr	r3, [pc, #116]	; (800ab00 <xTaskResumeAll+0x130>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d010      	beq.n	800aab8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aa96:	f000 f837 	bl	800ab08 <xTaskIncrementTick>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d002      	beq.n	800aaa6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800aaa0:	4b16      	ldr	r3, [pc, #88]	; (800aafc <xTaskResumeAll+0x12c>)
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	3b01      	subs	r3, #1
 800aaaa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d1f1      	bne.n	800aa96 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800aab2:	4b13      	ldr	r3, [pc, #76]	; (800ab00 <xTaskResumeAll+0x130>)
 800aab4:	2200      	movs	r2, #0
 800aab6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aab8:	4b10      	ldr	r3, [pc, #64]	; (800aafc <xTaskResumeAll+0x12c>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d009      	beq.n	800aad4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aac0:	2301      	movs	r3, #1
 800aac2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aac4:	4b0f      	ldr	r3, [pc, #60]	; (800ab04 <xTaskResumeAll+0x134>)
 800aac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaca:	601a      	str	r2, [r3, #0]
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aad4:	f7ff faf6 	bl	800a0c4 <vPortExitCritical>

	return xAlreadyYielded;
 800aad8:	68bb      	ldr	r3, [r7, #8]
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3710      	adds	r7, #16
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
 800aae2:	bf00      	nop
 800aae4:	20001310 	.word	0x20001310
 800aae8:	200012e8 	.word	0x200012e8
 800aaec:	200012a8 	.word	0x200012a8
 800aaf0:	200012f0 	.word	0x200012f0
 800aaf4:	200011ec 	.word	0x200011ec
 800aaf8:	200011e8 	.word	0x200011e8
 800aafc:	200012fc 	.word	0x200012fc
 800ab00:	200012f8 	.word	0x200012f8
 800ab04:	e000ed04 	.word	0xe000ed04

0800ab08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b086      	sub	sp, #24
 800ab0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab12:	4b50      	ldr	r3, [pc, #320]	; (800ac54 <xTaskIncrementTick+0x14c>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f040 808c 	bne.w	800ac34 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ab1c:	4b4e      	ldr	r3, [pc, #312]	; (800ac58 <xTaskIncrementTick+0x150>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	3301      	adds	r3, #1
 800ab22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ab24:	4a4c      	ldr	r2, [pc, #304]	; (800ac58 <xTaskIncrementTick+0x150>)
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d11f      	bne.n	800ab70 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab30:	4b4a      	ldr	r3, [pc, #296]	; (800ac5c <xTaskIncrementTick+0x154>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d009      	beq.n	800ab4e <xTaskIncrementTick+0x46>
 800ab3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3e:	f383 8811 	msr	BASEPRI, r3
 800ab42:	f3bf 8f6f 	isb	sy
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	603b      	str	r3, [r7, #0]
 800ab4c:	e7fe      	b.n	800ab4c <xTaskIncrementTick+0x44>
 800ab4e:	4b43      	ldr	r3, [pc, #268]	; (800ac5c <xTaskIncrementTick+0x154>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	4b42      	ldr	r3, [pc, #264]	; (800ac60 <xTaskIncrementTick+0x158>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a40      	ldr	r2, [pc, #256]	; (800ac5c <xTaskIncrementTick+0x154>)
 800ab5a:	6013      	str	r3, [r2, #0]
 800ab5c:	4a40      	ldr	r2, [pc, #256]	; (800ac60 <xTaskIncrementTick+0x158>)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6013      	str	r3, [r2, #0]
 800ab62:	4b40      	ldr	r3, [pc, #256]	; (800ac64 <xTaskIncrementTick+0x15c>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	3301      	adds	r3, #1
 800ab68:	4a3e      	ldr	r2, [pc, #248]	; (800ac64 <xTaskIncrementTick+0x15c>)
 800ab6a:	6013      	str	r3, [r2, #0]
 800ab6c:	f000 f994 	bl	800ae98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ab70:	4b3d      	ldr	r3, [pc, #244]	; (800ac68 <xTaskIncrementTick+0x160>)
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	693a      	ldr	r2, [r7, #16]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d34d      	bcc.n	800ac16 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab7a:	4b38      	ldr	r3, [pc, #224]	; (800ac5c <xTaskIncrementTick+0x154>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d101      	bne.n	800ab88 <xTaskIncrementTick+0x80>
 800ab84:	2301      	movs	r3, #1
 800ab86:	e000      	b.n	800ab8a <xTaskIncrementTick+0x82>
 800ab88:	2300      	movs	r3, #0
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d004      	beq.n	800ab98 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab8e:	4b36      	ldr	r3, [pc, #216]	; (800ac68 <xTaskIncrementTick+0x160>)
 800ab90:	f04f 32ff 	mov.w	r2, #4294967295
 800ab94:	601a      	str	r2, [r3, #0]
					break;
 800ab96:	e03e      	b.n	800ac16 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ab98:	4b30      	ldr	r3, [pc, #192]	; (800ac5c <xTaskIncrementTick+0x154>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	685b      	ldr	r3, [r3, #4]
 800aba6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aba8:	693a      	ldr	r2, [r7, #16]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	429a      	cmp	r2, r3
 800abae:	d203      	bcs.n	800abb8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800abb0:	4a2d      	ldr	r2, [pc, #180]	; (800ac68 <xTaskIncrementTick+0x160>)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6013      	str	r3, [r2, #0]
						break;
 800abb6:	e02e      	b.n	800ac16 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	3304      	adds	r3, #4
 800abbc:	4618      	mov	r0, r3
 800abbe:	f7ff f93b 	bl	8009e38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d004      	beq.n	800abd4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	3318      	adds	r3, #24
 800abce:	4618      	mov	r0, r3
 800abd0:	f7ff f932 	bl	8009e38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abd8:	2201      	movs	r2, #1
 800abda:	409a      	lsls	r2, r3
 800abdc:	4b23      	ldr	r3, [pc, #140]	; (800ac6c <xTaskIncrementTick+0x164>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	4313      	orrs	r3, r2
 800abe2:	4a22      	ldr	r2, [pc, #136]	; (800ac6c <xTaskIncrementTick+0x164>)
 800abe4:	6013      	str	r3, [r2, #0]
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abea:	4613      	mov	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	4a1f      	ldr	r2, [pc, #124]	; (800ac70 <xTaskIncrementTick+0x168>)
 800abf4:	441a      	add	r2, r3
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	3304      	adds	r3, #4
 800abfa:	4619      	mov	r1, r3
 800abfc:	4610      	mov	r0, r2
 800abfe:	f7ff f8c0 	bl	8009d82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac06:	4b1b      	ldr	r3, [pc, #108]	; (800ac74 <xTaskIncrementTick+0x16c>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d3b4      	bcc.n	800ab7a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800ac10:	2301      	movs	r3, #1
 800ac12:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac14:	e7b1      	b.n	800ab7a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ac16:	4b17      	ldr	r3, [pc, #92]	; (800ac74 <xTaskIncrementTick+0x16c>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac1c:	4914      	ldr	r1, [pc, #80]	; (800ac70 <xTaskIncrementTick+0x168>)
 800ac1e:	4613      	mov	r3, r2
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4413      	add	r3, r2
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	440b      	add	r3, r1
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d907      	bls.n	800ac3e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	617b      	str	r3, [r7, #20]
 800ac32:	e004      	b.n	800ac3e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ac34:	4b10      	ldr	r3, [pc, #64]	; (800ac78 <xTaskIncrementTick+0x170>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	3301      	adds	r3, #1
 800ac3a:	4a0f      	ldr	r2, [pc, #60]	; (800ac78 <xTaskIncrementTick+0x170>)
 800ac3c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ac3e:	4b0f      	ldr	r3, [pc, #60]	; (800ac7c <xTaskIncrementTick+0x174>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d001      	beq.n	800ac4a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800ac46:	2301      	movs	r3, #1
 800ac48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ac4a:	697b      	ldr	r3, [r7, #20]
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3718      	adds	r7, #24
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	20001310 	.word	0x20001310
 800ac58:	200012ec 	.word	0x200012ec
 800ac5c:	200012a0 	.word	0x200012a0
 800ac60:	200012a4 	.word	0x200012a4
 800ac64:	20001300 	.word	0x20001300
 800ac68:	20001308 	.word	0x20001308
 800ac6c:	200012f0 	.word	0x200012f0
 800ac70:	200011ec 	.word	0x200011ec
 800ac74:	200011e8 	.word	0x200011e8
 800ac78:	200012f8 	.word	0x200012f8
 800ac7c:	200012fc 	.word	0x200012fc

0800ac80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ac80:	b480      	push	{r7}
 800ac82:	b087      	sub	sp, #28
 800ac84:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac86:	4b26      	ldr	r3, [pc, #152]	; (800ad20 <vTaskSwitchContext+0xa0>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d003      	beq.n	800ac96 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac8e:	4b25      	ldr	r3, [pc, #148]	; (800ad24 <vTaskSwitchContext+0xa4>)
 800ac90:	2201      	movs	r2, #1
 800ac92:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac94:	e03e      	b.n	800ad14 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800ac96:	4b23      	ldr	r3, [pc, #140]	; (800ad24 <vTaskSwitchContext+0xa4>)
 800ac98:	2200      	movs	r2, #0
 800ac9a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800ac9c:	4b22      	ldr	r3, [pc, #136]	; (800ad28 <vTaskSwitchContext+0xa8>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	fab3 f383 	clz	r3, r3
 800aca8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800acaa:	7afb      	ldrb	r3, [r7, #11]
 800acac:	f1c3 031f 	rsb	r3, r3, #31
 800acb0:	617b      	str	r3, [r7, #20]
 800acb2:	491e      	ldr	r1, [pc, #120]	; (800ad2c <vTaskSwitchContext+0xac>)
 800acb4:	697a      	ldr	r2, [r7, #20]
 800acb6:	4613      	mov	r3, r2
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	4413      	add	r3, r2
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	440b      	add	r3, r1
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d109      	bne.n	800acda <vTaskSwitchContext+0x5a>
	__asm volatile
 800acc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acca:	f383 8811 	msr	BASEPRI, r3
 800acce:	f3bf 8f6f 	isb	sy
 800acd2:	f3bf 8f4f 	dsb	sy
 800acd6:	607b      	str	r3, [r7, #4]
 800acd8:	e7fe      	b.n	800acd8 <vTaskSwitchContext+0x58>
 800acda:	697a      	ldr	r2, [r7, #20]
 800acdc:	4613      	mov	r3, r2
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	4413      	add	r3, r2
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	4a11      	ldr	r2, [pc, #68]	; (800ad2c <vTaskSwitchContext+0xac>)
 800ace6:	4413      	add	r3, r2
 800ace8:	613b      	str	r3, [r7, #16]
 800acea:	693b      	ldr	r3, [r7, #16]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	685a      	ldr	r2, [r3, #4]
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	605a      	str	r2, [r3, #4]
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	685a      	ldr	r2, [r3, #4]
 800acf8:	693b      	ldr	r3, [r7, #16]
 800acfa:	3308      	adds	r3, #8
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d104      	bne.n	800ad0a <vTaskSwitchContext+0x8a>
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	685a      	ldr	r2, [r3, #4]
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	605a      	str	r2, [r3, #4]
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	4a07      	ldr	r2, [pc, #28]	; (800ad30 <vTaskSwitchContext+0xb0>)
 800ad12:	6013      	str	r3, [r2, #0]
}
 800ad14:	bf00      	nop
 800ad16:	371c      	adds	r7, #28
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bc80      	pop	{r7}
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	20001310 	.word	0x20001310
 800ad24:	200012fc 	.word	0x200012fc
 800ad28:	200012f0 	.word	0x200012f0
 800ad2c:	200011ec 	.word	0x200011ec
 800ad30:	200011e8 	.word	0x200011e8

0800ad34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b082      	sub	sp, #8
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ad3c:	f000 f852 	bl	800ade4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ad40:	4b06      	ldr	r3, [pc, #24]	; (800ad5c <prvIdleTask+0x28>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d9f9      	bls.n	800ad3c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad48:	4b05      	ldr	r3, [pc, #20]	; (800ad60 <prvIdleTask+0x2c>)
 800ad4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad4e:	601a      	str	r2, [r3, #0]
 800ad50:	f3bf 8f4f 	dsb	sy
 800ad54:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ad58:	e7f0      	b.n	800ad3c <prvIdleTask+0x8>
 800ad5a:	bf00      	nop
 800ad5c:	200011ec 	.word	0x200011ec
 800ad60:	e000ed04 	.word	0xe000ed04

0800ad64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	607b      	str	r3, [r7, #4]
 800ad6e:	e00c      	b.n	800ad8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad70:	687a      	ldr	r2, [r7, #4]
 800ad72:	4613      	mov	r3, r2
 800ad74:	009b      	lsls	r3, r3, #2
 800ad76:	4413      	add	r3, r2
 800ad78:	009b      	lsls	r3, r3, #2
 800ad7a:	4a12      	ldr	r2, [pc, #72]	; (800adc4 <prvInitialiseTaskLists+0x60>)
 800ad7c:	4413      	add	r3, r2
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7fe ffd4 	bl	8009d2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	3301      	adds	r3, #1
 800ad88:	607b      	str	r3, [r7, #4]
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2b06      	cmp	r3, #6
 800ad8e:	d9ef      	bls.n	800ad70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad90:	480d      	ldr	r0, [pc, #52]	; (800adc8 <prvInitialiseTaskLists+0x64>)
 800ad92:	f7fe ffcb 	bl	8009d2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad96:	480d      	ldr	r0, [pc, #52]	; (800adcc <prvInitialiseTaskLists+0x68>)
 800ad98:	f7fe ffc8 	bl	8009d2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad9c:	480c      	ldr	r0, [pc, #48]	; (800add0 <prvInitialiseTaskLists+0x6c>)
 800ad9e:	f7fe ffc5 	bl	8009d2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ada2:	480c      	ldr	r0, [pc, #48]	; (800add4 <prvInitialiseTaskLists+0x70>)
 800ada4:	f7fe ffc2 	bl	8009d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ada8:	480b      	ldr	r0, [pc, #44]	; (800add8 <prvInitialiseTaskLists+0x74>)
 800adaa:	f7fe ffbf 	bl	8009d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800adae:	4b0b      	ldr	r3, [pc, #44]	; (800addc <prvInitialiseTaskLists+0x78>)
 800adb0:	4a05      	ldr	r2, [pc, #20]	; (800adc8 <prvInitialiseTaskLists+0x64>)
 800adb2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800adb4:	4b0a      	ldr	r3, [pc, #40]	; (800ade0 <prvInitialiseTaskLists+0x7c>)
 800adb6:	4a05      	ldr	r2, [pc, #20]	; (800adcc <prvInitialiseTaskLists+0x68>)
 800adb8:	601a      	str	r2, [r3, #0]
}
 800adba:	bf00      	nop
 800adbc:	3708      	adds	r7, #8
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	200011ec 	.word	0x200011ec
 800adc8:	20001278 	.word	0x20001278
 800adcc:	2000128c 	.word	0x2000128c
 800add0:	200012a8 	.word	0x200012a8
 800add4:	200012bc 	.word	0x200012bc
 800add8:	200012d4 	.word	0x200012d4
 800addc:	200012a0 	.word	0x200012a0
 800ade0:	200012a4 	.word	0x200012a4

0800ade4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b082      	sub	sp, #8
 800ade8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800adea:	e019      	b.n	800ae20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800adec:	f7ff f93c 	bl	800a068 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800adf0:	4b0f      	ldr	r3, [pc, #60]	; (800ae30 <prvCheckTasksWaitingTermination+0x4c>)
 800adf2:	68db      	ldr	r3, [r3, #12]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	3304      	adds	r3, #4
 800adfc:	4618      	mov	r0, r3
 800adfe:	f7ff f81b 	bl	8009e38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae02:	4b0c      	ldr	r3, [pc, #48]	; (800ae34 <prvCheckTasksWaitingTermination+0x50>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	3b01      	subs	r3, #1
 800ae08:	4a0a      	ldr	r2, [pc, #40]	; (800ae34 <prvCheckTasksWaitingTermination+0x50>)
 800ae0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ae0c:	4b0a      	ldr	r3, [pc, #40]	; (800ae38 <prvCheckTasksWaitingTermination+0x54>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	3b01      	subs	r3, #1
 800ae12:	4a09      	ldr	r2, [pc, #36]	; (800ae38 <prvCheckTasksWaitingTermination+0x54>)
 800ae14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ae16:	f7ff f955 	bl	800a0c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 f80e 	bl	800ae3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae20:	4b05      	ldr	r3, [pc, #20]	; (800ae38 <prvCheckTasksWaitingTermination+0x54>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d1e1      	bne.n	800adec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae28:	bf00      	nop
 800ae2a:	3708      	adds	r7, #8
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	200012bc 	.word	0x200012bc
 800ae34:	200012e8 	.word	0x200012e8
 800ae38:	200012d0 	.word	0x200012d0

0800ae3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d108      	bne.n	800ae60 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae52:	4618      	mov	r0, r3
 800ae54:	f7ff fa84 	bl	800a360 <vPortFree>
				vPortFree( pxTCB );
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f7ff fa81 	bl	800a360 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ae5e:	e017      	b.n	800ae90 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d103      	bne.n	800ae72 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f7ff fa78 	bl	800a360 <vPortFree>
	}
 800ae70:	e00e      	b.n	800ae90 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae78:	2b02      	cmp	r3, #2
 800ae7a:	d009      	beq.n	800ae90 <prvDeleteTCB+0x54>
 800ae7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae80:	f383 8811 	msr	BASEPRI, r3
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	f3bf 8f4f 	dsb	sy
 800ae8c:	60fb      	str	r3, [r7, #12]
 800ae8e:	e7fe      	b.n	800ae8e <prvDeleteTCB+0x52>
	}
 800ae90:	bf00      	nop
 800ae92:	3710      	adds	r7, #16
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae9e:	4b0e      	ldr	r3, [pc, #56]	; (800aed8 <prvResetNextTaskUnblockTime+0x40>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d101      	bne.n	800aeac <prvResetNextTaskUnblockTime+0x14>
 800aea8:	2301      	movs	r3, #1
 800aeaa:	e000      	b.n	800aeae <prvResetNextTaskUnblockTime+0x16>
 800aeac:	2300      	movs	r3, #0
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d004      	beq.n	800aebc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aeb2:	4b0a      	ldr	r3, [pc, #40]	; (800aedc <prvResetNextTaskUnblockTime+0x44>)
 800aeb4:	f04f 32ff 	mov.w	r2, #4294967295
 800aeb8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aeba:	e008      	b.n	800aece <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aebc:	4b06      	ldr	r3, [pc, #24]	; (800aed8 <prvResetNextTaskUnblockTime+0x40>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	68db      	ldr	r3, [r3, #12]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	4a04      	ldr	r2, [pc, #16]	; (800aedc <prvResetNextTaskUnblockTime+0x44>)
 800aecc:	6013      	str	r3, [r2, #0]
}
 800aece:	bf00      	nop
 800aed0:	370c      	adds	r7, #12
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bc80      	pop	{r7}
 800aed6:	4770      	bx	lr
 800aed8:	200012a0 	.word	0x200012a0
 800aedc:	20001308 	.word	0x20001308

0800aee0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b084      	sub	sp, #16
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aeea:	4b29      	ldr	r3, [pc, #164]	; (800af90 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aef0:	4b28      	ldr	r3, [pc, #160]	; (800af94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	3304      	adds	r3, #4
 800aef6:	4618      	mov	r0, r3
 800aef8:	f7fe ff9e 	bl	8009e38 <uxListRemove>
 800aefc:	4603      	mov	r3, r0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d10b      	bne.n	800af1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800af02:	4b24      	ldr	r3, [pc, #144]	; (800af94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af08:	2201      	movs	r2, #1
 800af0a:	fa02 f303 	lsl.w	r3, r2, r3
 800af0e:	43da      	mvns	r2, r3
 800af10:	4b21      	ldr	r3, [pc, #132]	; (800af98 <prvAddCurrentTaskToDelayedList+0xb8>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	4013      	ands	r3, r2
 800af16:	4a20      	ldr	r2, [pc, #128]	; (800af98 <prvAddCurrentTaskToDelayedList+0xb8>)
 800af18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af20:	d10a      	bne.n	800af38 <prvAddCurrentTaskToDelayedList+0x58>
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d007      	beq.n	800af38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af28:	4b1a      	ldr	r3, [pc, #104]	; (800af94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	3304      	adds	r3, #4
 800af2e:	4619      	mov	r1, r3
 800af30:	481a      	ldr	r0, [pc, #104]	; (800af9c <prvAddCurrentTaskToDelayedList+0xbc>)
 800af32:	f7fe ff26 	bl	8009d82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af36:	e026      	b.n	800af86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af38:	68fa      	ldr	r2, [r7, #12]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	4413      	add	r3, r2
 800af3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af40:	4b14      	ldr	r3, [pc, #80]	; (800af94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68ba      	ldr	r2, [r7, #8]
 800af46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	429a      	cmp	r2, r3
 800af4e:	d209      	bcs.n	800af64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af50:	4b13      	ldr	r3, [pc, #76]	; (800afa0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	4b0f      	ldr	r3, [pc, #60]	; (800af94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	3304      	adds	r3, #4
 800af5a:	4619      	mov	r1, r3
 800af5c:	4610      	mov	r0, r2
 800af5e:	f7fe ff33 	bl	8009dc8 <vListInsert>
}
 800af62:	e010      	b.n	800af86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af64:	4b0f      	ldr	r3, [pc, #60]	; (800afa4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	4b0a      	ldr	r3, [pc, #40]	; (800af94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	3304      	adds	r3, #4
 800af6e:	4619      	mov	r1, r3
 800af70:	4610      	mov	r0, r2
 800af72:	f7fe ff29 	bl	8009dc8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af76:	4b0c      	ldr	r3, [pc, #48]	; (800afa8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	68ba      	ldr	r2, [r7, #8]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d202      	bcs.n	800af86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800af80:	4a09      	ldr	r2, [pc, #36]	; (800afa8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	6013      	str	r3, [r2, #0]
}
 800af86:	bf00      	nop
 800af88:	3710      	adds	r7, #16
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}
 800af8e:	bf00      	nop
 800af90:	200012ec 	.word	0x200012ec
 800af94:	200011e8 	.word	0x200011e8
 800af98:	200012f0 	.word	0x200012f0
 800af9c:	200012d4 	.word	0x200012d4
 800afa0:	200012a4 	.word	0x200012a4
 800afa4:	200012a0 	.word	0x200012a0
 800afa8:	20001308 	.word	0x20001308

0800afac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800afb0:	2200      	movs	r2, #0
 800afb2:	4912      	ldr	r1, [pc, #72]	; (800affc <MX_USB_DEVICE_Init+0x50>)
 800afb4:	4812      	ldr	r0, [pc, #72]	; (800b000 <MX_USB_DEVICE_Init+0x54>)
 800afb6:	f7fd fdae 	bl	8008b16 <USBD_Init>
 800afba:	4603      	mov	r3, r0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d001      	beq.n	800afc4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800afc0:	f7f6 f900 	bl	80011c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800afc4:	490f      	ldr	r1, [pc, #60]	; (800b004 <MX_USB_DEVICE_Init+0x58>)
 800afc6:	480e      	ldr	r0, [pc, #56]	; (800b000 <MX_USB_DEVICE_Init+0x54>)
 800afc8:	f7fd fdd0 	bl	8008b6c <USBD_RegisterClass>
 800afcc:	4603      	mov	r3, r0
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d001      	beq.n	800afd6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800afd2:	f7f6 f8f7 	bl	80011c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800afd6:	490c      	ldr	r1, [pc, #48]	; (800b008 <MX_USB_DEVICE_Init+0x5c>)
 800afd8:	4809      	ldr	r0, [pc, #36]	; (800b000 <MX_USB_DEVICE_Init+0x54>)
 800afda:	f7fd fd01 	bl	80089e0 <USBD_CDC_RegisterInterface>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d001      	beq.n	800afe8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800afe4:	f7f6 f8ee 	bl	80011c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800afe8:	4805      	ldr	r0, [pc, #20]	; (800b000 <MX_USB_DEVICE_Init+0x54>)
 800afea:	f7fd fdd8 	bl	8008b9e <USBD_Start>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d001      	beq.n	800aff8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aff4:	f7f6 f8e6 	bl	80011c4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aff8:	bf00      	nop
 800affa:	bd80      	pop	{r7, pc}
 800affc:	20000130 	.word	0x20000130
 800b000:	200018a0 	.word	0x200018a0
 800b004:	20000018 	.word	0x20000018
 800b008:	20000120 	.word	0x20000120

0800b00c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b010:	2200      	movs	r2, #0
 800b012:	4905      	ldr	r1, [pc, #20]	; (800b028 <CDC_Init_FS+0x1c>)
 800b014:	4805      	ldr	r0, [pc, #20]	; (800b02c <CDC_Init_FS+0x20>)
 800b016:	f7fd fcf9 	bl	8008a0c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b01a:	4905      	ldr	r1, [pc, #20]	; (800b030 <CDC_Init_FS+0x24>)
 800b01c:	4803      	ldr	r0, [pc, #12]	; (800b02c <CDC_Init_FS+0x20>)
 800b01e:	f7fd fd0e 	bl	8008a3e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b022:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b024:	4618      	mov	r0, r3
 800b026:	bd80      	pop	{r7, pc}
 800b028:	20001bc8 	.word	0x20001bc8
 800b02c:	200018a0 	.word	0x200018a0
 800b030:	20001b64 	.word	0x20001b64

0800b034 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b034:	b480      	push	{r7}
 800b036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b038:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bc80      	pop	{r7}
 800b040:	4770      	bx	lr
	...

0800b044 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b044:	b480      	push	{r7}
 800b046:	b083      	sub	sp, #12
 800b048:	af00      	add	r7, sp, #0
 800b04a:	4603      	mov	r3, r0
 800b04c:	6039      	str	r1, [r7, #0]
 800b04e:	71fb      	strb	r3, [r7, #7]
 800b050:	4613      	mov	r3, r2
 800b052:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b054:	79fb      	ldrb	r3, [r7, #7]
 800b056:	2b23      	cmp	r3, #35	; 0x23
 800b058:	d84a      	bhi.n	800b0f0 <CDC_Control_FS+0xac>
 800b05a:	a201      	add	r2, pc, #4	; (adr r2, 800b060 <CDC_Control_FS+0x1c>)
 800b05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b060:	0800b0f1 	.word	0x0800b0f1
 800b064:	0800b0f1 	.word	0x0800b0f1
 800b068:	0800b0f1 	.word	0x0800b0f1
 800b06c:	0800b0f1 	.word	0x0800b0f1
 800b070:	0800b0f1 	.word	0x0800b0f1
 800b074:	0800b0f1 	.word	0x0800b0f1
 800b078:	0800b0f1 	.word	0x0800b0f1
 800b07c:	0800b0f1 	.word	0x0800b0f1
 800b080:	0800b0f1 	.word	0x0800b0f1
 800b084:	0800b0f1 	.word	0x0800b0f1
 800b088:	0800b0f1 	.word	0x0800b0f1
 800b08c:	0800b0f1 	.word	0x0800b0f1
 800b090:	0800b0f1 	.word	0x0800b0f1
 800b094:	0800b0f1 	.word	0x0800b0f1
 800b098:	0800b0f1 	.word	0x0800b0f1
 800b09c:	0800b0f1 	.word	0x0800b0f1
 800b0a0:	0800b0f1 	.word	0x0800b0f1
 800b0a4:	0800b0f1 	.word	0x0800b0f1
 800b0a8:	0800b0f1 	.word	0x0800b0f1
 800b0ac:	0800b0f1 	.word	0x0800b0f1
 800b0b0:	0800b0f1 	.word	0x0800b0f1
 800b0b4:	0800b0f1 	.word	0x0800b0f1
 800b0b8:	0800b0f1 	.word	0x0800b0f1
 800b0bc:	0800b0f1 	.word	0x0800b0f1
 800b0c0:	0800b0f1 	.word	0x0800b0f1
 800b0c4:	0800b0f1 	.word	0x0800b0f1
 800b0c8:	0800b0f1 	.word	0x0800b0f1
 800b0cc:	0800b0f1 	.word	0x0800b0f1
 800b0d0:	0800b0f1 	.word	0x0800b0f1
 800b0d4:	0800b0f1 	.word	0x0800b0f1
 800b0d8:	0800b0f1 	.word	0x0800b0f1
 800b0dc:	0800b0f1 	.word	0x0800b0f1
 800b0e0:	0800b0f1 	.word	0x0800b0f1
 800b0e4:	0800b0f1 	.word	0x0800b0f1
 800b0e8:	0800b0f1 	.word	0x0800b0f1
 800b0ec:	0800b0f1 	.word	0x0800b0f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b0f0:	bf00      	nop
  }

  return (USBD_OK);
 800b0f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	370c      	adds	r7, #12
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bc80      	pop	{r7}
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop

0800b100 <CDC_Receive_FS>:
int idx=0;
void ReadComand(char * Bufer,int Leng);


static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b10a:	6879      	ldr	r1, [r7, #4]
 800b10c:	4818      	ldr	r0, [pc, #96]	; (800b170 <CDC_Receive_FS+0x70>)
 800b10e:	f7fd fc96 	bl	8008a3e <USBD_CDC_SetRxBuffer>



  if(Buf[0]=='\r'){
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	781b      	ldrb	r3, [r3, #0]
 800b116:	2b0d      	cmp	r3, #13
 800b118:	d112      	bne.n	800b140 <CDC_Receive_FS+0x40>
     BuferUsb[idx++]=Buf[0];
 800b11a:	4b16      	ldr	r3, [pc, #88]	; (800b174 <CDC_Receive_FS+0x74>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	1c5a      	adds	r2, r3, #1
 800b120:	4914      	ldr	r1, [pc, #80]	; (800b174 <CDC_Receive_FS+0x74>)
 800b122:	600a      	str	r2, [r1, #0]
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	7811      	ldrb	r1, [r2, #0]
 800b128:	4a13      	ldr	r2, [pc, #76]	; (800b178 <CDC_Receive_FS+0x78>)
 800b12a:	54d1      	strb	r1, [r2, r3]
    ReadComand(BuferUsb,idx);
 800b12c:	4b11      	ldr	r3, [pc, #68]	; (800b174 <CDC_Receive_FS+0x74>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4619      	mov	r1, r3
 800b132:	4811      	ldr	r0, [pc, #68]	; (800b178 <CDC_Receive_FS+0x78>)
 800b134:	f000 fc00 	bl	800b938 <ReadComand>
     idx=0;
 800b138:	4b0e      	ldr	r3, [pc, #56]	; (800b174 <CDC_Receive_FS+0x74>)
 800b13a:	2200      	movs	r2, #0
 800b13c:	601a      	str	r2, [r3, #0]
 800b13e:	e00f      	b.n	800b160 <CDC_Receive_FS+0x60>

  }else{
      if(idx>=100){idx=0;}
 800b140:	4b0c      	ldr	r3, [pc, #48]	; (800b174 <CDC_Receive_FS+0x74>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	2b63      	cmp	r3, #99	; 0x63
 800b146:	dd02      	ble.n	800b14e <CDC_Receive_FS+0x4e>
 800b148:	4b0a      	ldr	r3, [pc, #40]	; (800b174 <CDC_Receive_FS+0x74>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	601a      	str	r2, [r3, #0]
      BuferUsb[idx++]=Buf[0];
 800b14e:	4b09      	ldr	r3, [pc, #36]	; (800b174 <CDC_Receive_FS+0x74>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	1c5a      	adds	r2, r3, #1
 800b154:	4907      	ldr	r1, [pc, #28]	; (800b174 <CDC_Receive_FS+0x74>)
 800b156:	600a      	str	r2, [r1, #0]
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	7811      	ldrb	r1, [r2, #0]
 800b15c:	4a06      	ldr	r2, [pc, #24]	; (800b178 <CDC_Receive_FS+0x78>)
 800b15e:	54d1      	strb	r1, [r2, r3]

  }



  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b160:	4803      	ldr	r0, [pc, #12]	; (800b170 <CDC_Receive_FS+0x70>)
 800b162:	f7fd fcae 	bl	8008ac2 <USBD_CDC_ReceivePacket>


  return (USBD_OK);
 800b166:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3708      	adds	r7, #8
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	200018a0 	.word	0x200018a0
 800b174:	20001378 	.word	0x20001378
 800b178:	20001314 	.word	0x20001314

0800b17c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
 800b184:	460b      	mov	r3, r1
 800b186:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b188:	2300      	movs	r3, #0
 800b18a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b18c:	4b0d      	ldr	r3, [pc, #52]	; (800b1c4 <CDC_Transmit_FS+0x48>)
 800b18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b192:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d001      	beq.n	800b1a2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e00b      	b.n	800b1ba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b1a2:	887b      	ldrh	r3, [r7, #2]
 800b1a4:	461a      	mov	r2, r3
 800b1a6:	6879      	ldr	r1, [r7, #4]
 800b1a8:	4806      	ldr	r0, [pc, #24]	; (800b1c4 <CDC_Transmit_FS+0x48>)
 800b1aa:	f7fd fc2f 	bl	8008a0c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b1ae:	4805      	ldr	r0, [pc, #20]	; (800b1c4 <CDC_Transmit_FS+0x48>)
 800b1b0:	f7fd fc58 	bl	8008a64 <USBD_CDC_TransmitPacket>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	200018a0 	.word	0x200018a0

0800b1c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	6039      	str	r1, [r7, #0]
 800b1d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	2212      	movs	r2, #18
 800b1d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b1da:	4b03      	ldr	r3, [pc, #12]	; (800b1e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	370c      	adds	r7, #12
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bc80      	pop	{r7}
 800b1e4:	4770      	bx	lr
 800b1e6:	bf00      	nop
 800b1e8:	2000014c 	.word	0x2000014c

0800b1ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	6039      	str	r1, [r7, #0]
 800b1f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	2204      	movs	r2, #4
 800b1fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b1fe:	4b03      	ldr	r3, [pc, #12]	; (800b20c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b200:	4618      	mov	r0, r3
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	bc80      	pop	{r7}
 800b208:	4770      	bx	lr
 800b20a:	bf00      	nop
 800b20c:	20000160 	.word	0x20000160

0800b210 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
 800b216:	4603      	mov	r3, r0
 800b218:	6039      	str	r1, [r7, #0]
 800b21a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b21c:	79fb      	ldrb	r3, [r7, #7]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d105      	bne.n	800b22e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	4907      	ldr	r1, [pc, #28]	; (800b244 <USBD_FS_ProductStrDescriptor+0x34>)
 800b226:	4808      	ldr	r0, [pc, #32]	; (800b248 <USBD_FS_ProductStrDescriptor+0x38>)
 800b228:	f7fe fc25 	bl	8009a76 <USBD_GetString>
 800b22c:	e004      	b.n	800b238 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b22e:	683a      	ldr	r2, [r7, #0]
 800b230:	4904      	ldr	r1, [pc, #16]	; (800b244 <USBD_FS_ProductStrDescriptor+0x34>)
 800b232:	4805      	ldr	r0, [pc, #20]	; (800b248 <USBD_FS_ProductStrDescriptor+0x38>)
 800b234:	f7fe fc1f 	bl	8009a76 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b238:	4b02      	ldr	r3, [pc, #8]	; (800b244 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3708      	adds	r7, #8
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	20001c2c 	.word	0x20001c2c
 800b248:	0800e944 	.word	0x0800e944

0800b24c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b082      	sub	sp, #8
 800b250:	af00      	add	r7, sp, #0
 800b252:	4603      	mov	r3, r0
 800b254:	6039      	str	r1, [r7, #0]
 800b256:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b258:	683a      	ldr	r2, [r7, #0]
 800b25a:	4904      	ldr	r1, [pc, #16]	; (800b26c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b25c:	4804      	ldr	r0, [pc, #16]	; (800b270 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b25e:	f7fe fc0a 	bl	8009a76 <USBD_GetString>
  return USBD_StrDesc;
 800b262:	4b02      	ldr	r3, [pc, #8]	; (800b26c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b264:	4618      	mov	r0, r3
 800b266:	3708      	adds	r7, #8
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	20001c2c 	.word	0x20001c2c
 800b270:	0800e94c 	.word	0x0800e94c

0800b274 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	4603      	mov	r3, r0
 800b27c:	6039      	str	r1, [r7, #0]
 800b27e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	221a      	movs	r2, #26
 800b284:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b286:	f000 f843 	bl	800b310 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b28a:	4b02      	ldr	r3, [pc, #8]	; (800b294 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3708      	adds	r7, #8
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	20000164 	.word	0x20000164

0800b298 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b082      	sub	sp, #8
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	4603      	mov	r3, r0
 800b2a0:	6039      	str	r1, [r7, #0]
 800b2a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b2a4:	79fb      	ldrb	r3, [r7, #7]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d105      	bne.n	800b2b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2aa:	683a      	ldr	r2, [r7, #0]
 800b2ac:	4907      	ldr	r1, [pc, #28]	; (800b2cc <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2ae:	4808      	ldr	r0, [pc, #32]	; (800b2d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b2b0:	f7fe fbe1 	bl	8009a76 <USBD_GetString>
 800b2b4:	e004      	b.n	800b2c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b2b6:	683a      	ldr	r2, [r7, #0]
 800b2b8:	4904      	ldr	r1, [pc, #16]	; (800b2cc <USBD_FS_ConfigStrDescriptor+0x34>)
 800b2ba:	4805      	ldr	r0, [pc, #20]	; (800b2d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b2bc:	f7fe fbdb 	bl	8009a76 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b2c0:	4b02      	ldr	r3, [pc, #8]	; (800b2cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3708      	adds	r7, #8
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	20001c2c 	.word	0x20001c2c
 800b2d0:	0800e960 	.word	0x0800e960

0800b2d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b082      	sub	sp, #8
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	4603      	mov	r3, r0
 800b2dc:	6039      	str	r1, [r7, #0]
 800b2de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b2e0:	79fb      	ldrb	r3, [r7, #7]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d105      	bne.n	800b2f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b2e6:	683a      	ldr	r2, [r7, #0]
 800b2e8:	4907      	ldr	r1, [pc, #28]	; (800b308 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b2ea:	4808      	ldr	r0, [pc, #32]	; (800b30c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b2ec:	f7fe fbc3 	bl	8009a76 <USBD_GetString>
 800b2f0:	e004      	b.n	800b2fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b2f2:	683a      	ldr	r2, [r7, #0]
 800b2f4:	4904      	ldr	r1, [pc, #16]	; (800b308 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b2f6:	4805      	ldr	r0, [pc, #20]	; (800b30c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b2f8:	f7fe fbbd 	bl	8009a76 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b2fc:	4b02      	ldr	r3, [pc, #8]	; (800b308 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3708      	adds	r7, #8
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop
 800b308:	20001c2c 	.word	0x20001c2c
 800b30c:	0800e96c 	.word	0x0800e96c

0800b310 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b084      	sub	sp, #16
 800b314:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b316:	4b0f      	ldr	r3, [pc, #60]	; (800b354 <Get_SerialNum+0x44>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b31c:	4b0e      	ldr	r3, [pc, #56]	; (800b358 <Get_SerialNum+0x48>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b322:	4b0e      	ldr	r3, [pc, #56]	; (800b35c <Get_SerialNum+0x4c>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b328:	68fa      	ldr	r2, [r7, #12]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4413      	add	r3, r2
 800b32e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d009      	beq.n	800b34a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b336:	2208      	movs	r2, #8
 800b338:	4909      	ldr	r1, [pc, #36]	; (800b360 <Get_SerialNum+0x50>)
 800b33a:	68f8      	ldr	r0, [r7, #12]
 800b33c:	f000 f814 	bl	800b368 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b340:	2204      	movs	r2, #4
 800b342:	4908      	ldr	r1, [pc, #32]	; (800b364 <Get_SerialNum+0x54>)
 800b344:	68b8      	ldr	r0, [r7, #8]
 800b346:	f000 f80f 	bl	800b368 <IntToUnicode>
  }
}
 800b34a:	bf00      	nop
 800b34c:	3710      	adds	r7, #16
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}
 800b352:	bf00      	nop
 800b354:	1ffff7e8 	.word	0x1ffff7e8
 800b358:	1ffff7ec 	.word	0x1ffff7ec
 800b35c:	1ffff7f0 	.word	0x1ffff7f0
 800b360:	20000166 	.word	0x20000166
 800b364:	20000176 	.word	0x20000176

0800b368 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b368:	b480      	push	{r7}
 800b36a:	b087      	sub	sp, #28
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	4613      	mov	r3, r2
 800b374:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b376:	2300      	movs	r3, #0
 800b378:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b37a:	2300      	movs	r3, #0
 800b37c:	75fb      	strb	r3, [r7, #23]
 800b37e:	e027      	b.n	800b3d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	0f1b      	lsrs	r3, r3, #28
 800b384:	2b09      	cmp	r3, #9
 800b386:	d80b      	bhi.n	800b3a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b388:	7dfb      	ldrb	r3, [r7, #23]
 800b38a:	005b      	lsls	r3, r3, #1
 800b38c:	461a      	mov	r2, r3
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	4413      	add	r3, r2
 800b392:	68fa      	ldr	r2, [r7, #12]
 800b394:	0f12      	lsrs	r2, r2, #28
 800b396:	b2d2      	uxtb	r2, r2
 800b398:	3230      	adds	r2, #48	; 0x30
 800b39a:	b2d2      	uxtb	r2, r2
 800b39c:	701a      	strb	r2, [r3, #0]
 800b39e:	e00a      	b.n	800b3b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b3a0:	7dfb      	ldrb	r3, [r7, #23]
 800b3a2:	005b      	lsls	r3, r3, #1
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	4413      	add	r3, r2
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	0f12      	lsrs	r2, r2, #28
 800b3ae:	b2d2      	uxtb	r2, r2
 800b3b0:	3237      	adds	r2, #55	; 0x37
 800b3b2:	b2d2      	uxtb	r2, r2
 800b3b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	011b      	lsls	r3, r3, #4
 800b3ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b3bc:	7dfb      	ldrb	r3, [r7, #23]
 800b3be:	005b      	lsls	r3, r3, #1
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	68ba      	ldr	r2, [r7, #8]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b3ca:	7dfb      	ldrb	r3, [r7, #23]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	75fb      	strb	r3, [r7, #23]
 800b3d0:	7dfa      	ldrb	r2, [r7, #23]
 800b3d2:	79fb      	ldrb	r3, [r7, #7]
 800b3d4:	429a      	cmp	r2, r3
 800b3d6:	d3d3      	bcc.n	800b380 <IntToUnicode+0x18>
  }
}
 800b3d8:	bf00      	nop
 800b3da:	371c      	adds	r7, #28
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bc80      	pop	{r7}
 800b3e0:	4770      	bx	lr
	...

0800b3e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4a0d      	ldr	r2, [pc, #52]	; (800b428 <HAL_PCD_MspInit+0x44>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d113      	bne.n	800b41e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b3f6:	4a0d      	ldr	r2, [pc, #52]	; (800b42c <HAL_PCD_MspInit+0x48>)
 800b3f8:	4b0c      	ldr	r3, [pc, #48]	; (800b42c <HAL_PCD_MspInit+0x48>)
 800b3fa:	69db      	ldr	r3, [r3, #28]
 800b3fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b400:	61d3      	str	r3, [r2, #28]
 800b402:	4b0a      	ldr	r3, [pc, #40]	; (800b42c <HAL_PCD_MspInit+0x48>)
 800b404:	69db      	ldr	r3, [r3, #28]
 800b406:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b40a:	60fb      	str	r3, [r7, #12]
 800b40c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800b40e:	2200      	movs	r2, #0
 800b410:	2105      	movs	r1, #5
 800b412:	2014      	movs	r0, #20
 800b414:	f7f6 fa9c 	bl	8001950 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b418:	2014      	movs	r0, #20
 800b41a:	f7f6 fac5 	bl	80019a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b41e:	bf00      	nop
 800b420:	3710      	adds	r7, #16
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}
 800b426:	bf00      	nop
 800b428:	40005c00 	.word	0x40005c00
 800b42c:	40021000 	.word	0x40021000

0800b430 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b444:	4619      	mov	r1, r3
 800b446:	4610      	mov	r0, r2
 800b448:	f7fd fbf1 	bl	8008c2e <USBD_LL_SetupStage>
}
 800b44c:	bf00      	nop
 800b44e:	3708      	adds	r7, #8
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	460b      	mov	r3, r1
 800b45e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b466:	78fa      	ldrb	r2, [r7, #3]
 800b468:	6879      	ldr	r1, [r7, #4]
 800b46a:	4613      	mov	r3, r2
 800b46c:	009b      	lsls	r3, r3, #2
 800b46e:	4413      	add	r3, r2
 800b470:	00db      	lsls	r3, r3, #3
 800b472:	440b      	add	r3, r1
 800b474:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	78fb      	ldrb	r3, [r7, #3]
 800b47c:	4619      	mov	r1, r3
 800b47e:	f7fd fc21 	bl	8008cc4 <USBD_LL_DataOutStage>
}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b082      	sub	sp, #8
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
 800b492:	460b      	mov	r3, r1
 800b494:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b49c:	78fa      	ldrb	r2, [r7, #3]
 800b49e:	6879      	ldr	r1, [r7, #4]
 800b4a0:	4613      	mov	r3, r2
 800b4a2:	009b      	lsls	r3, r3, #2
 800b4a4:	4413      	add	r3, r2
 800b4a6:	00db      	lsls	r3, r3, #3
 800b4a8:	440b      	add	r3, r1
 800b4aa:	333c      	adds	r3, #60	; 0x3c
 800b4ac:	681a      	ldr	r2, [r3, #0]
 800b4ae:	78fb      	ldrb	r3, [r7, #3]
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	f7fd fc78 	bl	8008da6 <USBD_LL_DataInStage>
}
 800b4b6:	bf00      	nop
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}

0800b4be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4be:	b580      	push	{r7, lr}
 800b4c0:	b082      	sub	sp, #8
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f7fd fd88 	bl	8008fe2 <USBD_LL_SOF>
}
 800b4d2:	bf00      	nop
 800b4d4:	3708      	adds	r7, #8
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}

0800b4da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b084      	sub	sp, #16
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	2b02      	cmp	r3, #2
 800b4ec:	d001      	beq.n	800b4f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b4ee:	f7f5 fe69 	bl	80011c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b4f8:	7bfa      	ldrb	r2, [r7, #15]
 800b4fa:	4611      	mov	r1, r2
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f7fd fd38 	bl	8008f72 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b508:	4618      	mov	r0, r3
 800b50a:	f7fd fcf1 	bl	8008ef0 <USBD_LL_Reset>
}
 800b50e:	bf00      	nop
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
	...

0800b518 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b526:	4618      	mov	r0, r3
 800b528:	f7fd fd32 	bl	8008f90 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	699b      	ldr	r3, [r3, #24]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d005      	beq.n	800b540 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b534:	4a04      	ldr	r2, [pc, #16]	; (800b548 <HAL_PCD_SuspendCallback+0x30>)
 800b536:	4b04      	ldr	r3, [pc, #16]	; (800b548 <HAL_PCD_SuspendCallback+0x30>)
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	f043 0306 	orr.w	r3, r3, #6
 800b53e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b540:	bf00      	nop
 800b542:	3708      	adds	r7, #8
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}
 800b548:	e000ed00 	.word	0xe000ed00

0800b54c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b082      	sub	sp, #8
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7fd fd2c 	bl	8008fb8 <USBD_LL_Resume>
}
 800b560:	bf00      	nop
 800b562:	3708      	adds	r7, #8
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}

0800b568 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b082      	sub	sp, #8
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b570:	4a28      	ldr	r2, [pc, #160]	; (800b614 <USBD_LL_Init+0xac>)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4a26      	ldr	r2, [pc, #152]	; (800b614 <USBD_LL_Init+0xac>)
 800b57c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b580:	4b24      	ldr	r3, [pc, #144]	; (800b614 <USBD_LL_Init+0xac>)
 800b582:	4a25      	ldr	r2, [pc, #148]	; (800b618 <USBD_LL_Init+0xb0>)
 800b584:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b586:	4b23      	ldr	r3, [pc, #140]	; (800b614 <USBD_LL_Init+0xac>)
 800b588:	2208      	movs	r2, #8
 800b58a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b58c:	4b21      	ldr	r3, [pc, #132]	; (800b614 <USBD_LL_Init+0xac>)
 800b58e:	2202      	movs	r2, #2
 800b590:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b592:	4b20      	ldr	r3, [pc, #128]	; (800b614 <USBD_LL_Init+0xac>)
 800b594:	2200      	movs	r2, #0
 800b596:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b598:	4b1e      	ldr	r3, [pc, #120]	; (800b614 <USBD_LL_Init+0xac>)
 800b59a:	2200      	movs	r2, #0
 800b59c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b59e:	4b1d      	ldr	r3, [pc, #116]	; (800b614 <USBD_LL_Init+0xac>)
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b5a4:	481b      	ldr	r0, [pc, #108]	; (800b614 <USBD_LL_Init+0xac>)
 800b5a6:	f7f6 ffe7 	bl	8002578 <HAL_PCD_Init>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d001      	beq.n	800b5b4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b5b0:	f7f5 fe08 	bl	80011c4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5ba:	2318      	movs	r3, #24
 800b5bc:	2200      	movs	r2, #0
 800b5be:	2100      	movs	r1, #0
 800b5c0:	f7f8 fc87 	bl	8003ed2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5ca:	2358      	movs	r3, #88	; 0x58
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	2180      	movs	r1, #128	; 0x80
 800b5d0:	f7f8 fc7f 	bl	8003ed2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5da:	23c0      	movs	r3, #192	; 0xc0
 800b5dc:	2200      	movs	r2, #0
 800b5de:	2181      	movs	r1, #129	; 0x81
 800b5e0:	f7f8 fc77 	bl	8003ed2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5ea:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	f7f8 fc6e 	bl	8003ed2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b600:	2200      	movs	r2, #0
 800b602:	2182      	movs	r1, #130	; 0x82
 800b604:	f7f8 fc65 	bl	8003ed2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3708      	adds	r7, #8
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	20001e2c 	.word	0x20001e2c
 800b618:	40005c00 	.word	0x40005c00

0800b61c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b624:	2300      	movs	r3, #0
 800b626:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b628:	2300      	movs	r3, #0
 800b62a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b632:	4618      	mov	r0, r3
 800b634:	f7f7 f8b8 	bl	80027a8 <HAL_PCD_Start>
 800b638:	4603      	mov	r3, r0
 800b63a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b63c:	7bfb      	ldrb	r3, [r7, #15]
 800b63e:	4618      	mov	r0, r3
 800b640:	f000 f94e 	bl	800b8e0 <USBD_Get_USB_Status>
 800b644:	4603      	mov	r3, r0
 800b646:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b648:	7bbb      	ldrb	r3, [r7, #14]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3710      	adds	r7, #16
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}

0800b652 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b652:	b580      	push	{r7, lr}
 800b654:	b084      	sub	sp, #16
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
 800b65a:	4608      	mov	r0, r1
 800b65c:	4611      	mov	r1, r2
 800b65e:	461a      	mov	r2, r3
 800b660:	4603      	mov	r3, r0
 800b662:	70fb      	strb	r3, [r7, #3]
 800b664:	460b      	mov	r3, r1
 800b666:	70bb      	strb	r3, [r7, #2]
 800b668:	4613      	mov	r3, r2
 800b66a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b66c:	2300      	movs	r3, #0
 800b66e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b670:	2300      	movs	r3, #0
 800b672:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b67a:	78bb      	ldrb	r3, [r7, #2]
 800b67c:	883a      	ldrh	r2, [r7, #0]
 800b67e:	78f9      	ldrb	r1, [r7, #3]
 800b680:	f7f7 fa32 	bl	8002ae8 <HAL_PCD_EP_Open>
 800b684:	4603      	mov	r3, r0
 800b686:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b688:	7bfb      	ldrb	r3, [r7, #15]
 800b68a:	4618      	mov	r0, r3
 800b68c:	f000 f928 	bl	800b8e0 <USBD_Get_USB_Status>
 800b690:	4603      	mov	r3, r0
 800b692:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b694:	7bbb      	ldrb	r3, [r7, #14]
}
 800b696:	4618      	mov	r0, r3
 800b698:	3710      	adds	r7, #16
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}

0800b69e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b69e:	b580      	push	{r7, lr}
 800b6a0:	b084      	sub	sp, #16
 800b6a2:	af00      	add	r7, sp, #0
 800b6a4:	6078      	str	r0, [r7, #4]
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b6b8:	78fa      	ldrb	r2, [r7, #3]
 800b6ba:	4611      	mov	r1, r2
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f7f7 fa79 	bl	8002bb4 <HAL_PCD_EP_Close>
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6c6:	7bfb      	ldrb	r3, [r7, #15]
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f000 f909 	bl	800b8e0 <USBD_Get_USB_Status>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b6f6:	78fa      	ldrb	r2, [r7, #3]
 800b6f8:	4611      	mov	r1, r2
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7f7 fb39 	bl	8002d72 <HAL_PCD_EP_SetStall>
 800b700:	4603      	mov	r3, r0
 800b702:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b704:	7bfb      	ldrb	r3, [r7, #15]
 800b706:	4618      	mov	r0, r3
 800b708:	f000 f8ea 	bl	800b8e0 <USBD_Get_USB_Status>
 800b70c:	4603      	mov	r3, r0
 800b70e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b710:	7bbb      	ldrb	r3, [r7, #14]
}
 800b712:	4618      	mov	r0, r3
 800b714:	3710      	adds	r7, #16
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}

0800b71a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b71a:	b580      	push	{r7, lr}
 800b71c:	b084      	sub	sp, #16
 800b71e:	af00      	add	r7, sp, #0
 800b720:	6078      	str	r0, [r7, #4]
 800b722:	460b      	mov	r3, r1
 800b724:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b726:	2300      	movs	r3, #0
 800b728:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b72a:	2300      	movs	r3, #0
 800b72c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b734:	78fa      	ldrb	r2, [r7, #3]
 800b736:	4611      	mov	r1, r2
 800b738:	4618      	mov	r0, r3
 800b73a:	f7f7 fb7a 	bl	8002e32 <HAL_PCD_EP_ClrStall>
 800b73e:	4603      	mov	r3, r0
 800b740:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b742:	7bfb      	ldrb	r3, [r7, #15]
 800b744:	4618      	mov	r0, r3
 800b746:	f000 f8cb 	bl	800b8e0 <USBD_Get_USB_Status>
 800b74a:	4603      	mov	r3, r0
 800b74c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b74e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b750:	4618      	mov	r0, r3
 800b752:	3710      	adds	r7, #16
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b758:	b480      	push	{r7}
 800b75a:	b085      	sub	sp, #20
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	460b      	mov	r3, r1
 800b762:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b76a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b76c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b770:	2b00      	cmp	r3, #0
 800b772:	da0c      	bge.n	800b78e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b774:	78fb      	ldrb	r3, [r7, #3]
 800b776:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b77a:	68f9      	ldr	r1, [r7, #12]
 800b77c:	1c5a      	adds	r2, r3, #1
 800b77e:	4613      	mov	r3, r2
 800b780:	009b      	lsls	r3, r3, #2
 800b782:	4413      	add	r3, r2
 800b784:	00db      	lsls	r3, r3, #3
 800b786:	440b      	add	r3, r1
 800b788:	3302      	adds	r3, #2
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	e00b      	b.n	800b7a6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b78e:	78fb      	ldrb	r3, [r7, #3]
 800b790:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b794:	68f9      	ldr	r1, [r7, #12]
 800b796:	4613      	mov	r3, r2
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	00db      	lsls	r3, r3, #3
 800b79e:	440b      	add	r3, r1
 800b7a0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b7a4:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3714      	adds	r7, #20
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bc80      	pop	{r7}
 800b7ae:	4770      	bx	lr

0800b7b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b084      	sub	sp, #16
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b7ca:	78fa      	ldrb	r2, [r7, #3]
 800b7cc:	4611      	mov	r1, r2
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f7f7 f965 	bl	8002a9e <HAL_PCD_SetAddress>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7d8:	7bfb      	ldrb	r3, [r7, #15]
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f000 f880 	bl	800b8e0 <USBD_Get_USB_Status>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3710      	adds	r7, #16
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}

0800b7ee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b7ee:	b580      	push	{r7, lr}
 800b7f0:	b086      	sub	sp, #24
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	60f8      	str	r0, [r7, #12]
 800b7f6:	607a      	str	r2, [r7, #4]
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	72fb      	strb	r3, [r7, #11]
 800b7fe:	4613      	mov	r3, r2
 800b800:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b802:	2300      	movs	r3, #0
 800b804:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b806:	2300      	movs	r3, #0
 800b808:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b810:	893b      	ldrh	r3, [r7, #8]
 800b812:	7af9      	ldrb	r1, [r7, #11]
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	f7f7 fa69 	bl	8002cec <HAL_PCD_EP_Transmit>
 800b81a:	4603      	mov	r3, r0
 800b81c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b81e:	7dfb      	ldrb	r3, [r7, #23]
 800b820:	4618      	mov	r0, r3
 800b822:	f000 f85d 	bl	800b8e0 <USBD_Get_USB_Status>
 800b826:	4603      	mov	r3, r0
 800b828:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b82a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3718      	adds	r7, #24
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b086      	sub	sp, #24
 800b838:	af00      	add	r7, sp, #0
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	607a      	str	r2, [r7, #4]
 800b83e:	461a      	mov	r2, r3
 800b840:	460b      	mov	r3, r1
 800b842:	72fb      	strb	r3, [r7, #11]
 800b844:	4613      	mov	r3, r2
 800b846:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b848:	2300      	movs	r3, #0
 800b84a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b84c:	2300      	movs	r3, #0
 800b84e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b856:	893b      	ldrh	r3, [r7, #8]
 800b858:	7af9      	ldrb	r1, [r7, #11]
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	f7f7 f9f2 	bl	8002c44 <HAL_PCD_EP_Receive>
 800b860:	4603      	mov	r3, r0
 800b862:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b864:	7dfb      	ldrb	r3, [r7, #23]
 800b866:	4618      	mov	r0, r3
 800b868:	f000 f83a 	bl	800b8e0 <USBD_Get_USB_Status>
 800b86c:	4603      	mov	r3, r0
 800b86e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b870:	7dbb      	ldrb	r3, [r7, #22]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3718      	adds	r7, #24
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b082      	sub	sp, #8
 800b87e:	af00      	add	r7, sp, #0
 800b880:	6078      	str	r0, [r7, #4]
 800b882:	460b      	mov	r3, r1
 800b884:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b88c:	78fa      	ldrb	r2, [r7, #3]
 800b88e:	4611      	mov	r1, r2
 800b890:	4618      	mov	r0, r3
 800b892:	f7f7 fa14 	bl	8002cbe <HAL_PCD_EP_GetRxCount>
 800b896:	4603      	mov	r3, r0
}
 800b898:	4618      	mov	r0, r3
 800b89a:	3708      	adds	r7, #8
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}

0800b8a0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b8a8:	4b02      	ldr	r3, [pc, #8]	; (800b8b4 <USBD_static_malloc+0x14>)
}
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	370c      	adds	r7, #12
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bc80      	pop	{r7}
 800b8b2:	4770      	bx	lr
 800b8b4:	2000137c 	.word	0x2000137c

0800b8b8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]

}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bc80      	pop	{r7}
 800b8c8:	4770      	bx	lr

0800b8ca <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8ca:	b480      	push	{r7}
 800b8cc:	b083      	sub	sp, #12
 800b8ce:	af00      	add	r7, sp, #0
 800b8d0:	6078      	str	r0, [r7, #4]
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b8d6:	bf00      	nop
 800b8d8:	370c      	adds	r7, #12
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bc80      	pop	{r7}
 800b8de:	4770      	bx	lr

0800b8e0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b085      	sub	sp, #20
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b8ee:	79fb      	ldrb	r3, [r7, #7]
 800b8f0:	2b03      	cmp	r3, #3
 800b8f2:	d817      	bhi.n	800b924 <USBD_Get_USB_Status+0x44>
 800b8f4:	a201      	add	r2, pc, #4	; (adr r2, 800b8fc <USBD_Get_USB_Status+0x1c>)
 800b8f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8fa:	bf00      	nop
 800b8fc:	0800b90d 	.word	0x0800b90d
 800b900:	0800b913 	.word	0x0800b913
 800b904:	0800b919 	.word	0x0800b919
 800b908:	0800b91f 	.word	0x0800b91f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b90c:	2300      	movs	r3, #0
 800b90e:	73fb      	strb	r3, [r7, #15]
    break;
 800b910:	e00b      	b.n	800b92a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b912:	2302      	movs	r3, #2
 800b914:	73fb      	strb	r3, [r7, #15]
    break;
 800b916:	e008      	b.n	800b92a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b918:	2301      	movs	r3, #1
 800b91a:	73fb      	strb	r3, [r7, #15]
    break;
 800b91c:	e005      	b.n	800b92a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b91e:	2302      	movs	r3, #2
 800b920:	73fb      	strb	r3, [r7, #15]
    break;
 800b922:	e002      	b.n	800b92a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b924:	2302      	movs	r3, #2
 800b926:	73fb      	strb	r3, [r7, #15]
    break;
 800b928:	bf00      	nop
  }
  return usb_status;
 800b92a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	3714      	adds	r7, #20
 800b930:	46bd      	mov	sp, r7
 800b932:	bc80      	pop	{r7}
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop

0800b938 <ReadComand>:





void ReadComand(char * Bufer,int Leng){
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	6039      	str	r1, [r7, #0]


 /// HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxData,1);
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxData,ReceivSize);
  HAL_UART_Transmit_DMA (&huart1  ,Bufer,Leng);
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	b29b      	uxth	r3, r3
 800b946:	461a      	mov	r2, r3
 800b948:	6879      	ldr	r1, [r7, #4]
 800b94a:	4803      	ldr	r0, [pc, #12]	; (800b958 <ReadComand+0x20>)
 800b94c:	f7f9 fd6a 	bl	8005424 <HAL_UART_Transmit_DMA>

  //CDC_Transmit_FS(Bufer, Leng);



}
 800b950:	bf00      	nop
 800b952:	3708      	adds	r7, #8
 800b954:	46bd      	mov	sp, r7
 800b956:	bd80      	pop	{r7, pc}
 800b958:	20001814 	.word	0x20001814

0800b95c <SendToUSB>:




  int GPS_Read(char *data);
void SendToUSB(void){
 800b95c:	b580      	push	{r7, lr}
 800b95e:	af00      	add	r7, sp, #0

  if((SizeGSM !=0) &&(statusDMA==0)){
 800b960:	4b15      	ldr	r3, [pc, #84]	; (800b9b8 <SendToUSB+0x5c>)
 800b962:	781b      	ldrb	r3, [r3, #0]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d010      	beq.n	800b98a <SendToUSB+0x2e>
 800b968:	4b14      	ldr	r3, [pc, #80]	; (800b9bc <SendToUSB+0x60>)
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d10c      	bne.n	800b98a <SendToUSB+0x2e>
	  statusDMA=1;
 800b970:	4b12      	ldr	r3, [pc, #72]	; (800b9bc <SendToUSB+0x60>)
 800b972:	2201      	movs	r2, #1
 800b974:	701a      	strb	r2, [r3, #0]
      CDC_Transmit_FS(RxDataGSM,SizeGSM);
 800b976:	4b10      	ldr	r3, [pc, #64]	; (800b9b8 <SendToUSB+0x5c>)
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	4619      	mov	r1, r3
 800b97e:	4810      	ldr	r0, [pc, #64]	; (800b9c0 <SendToUSB+0x64>)
 800b980:	f7ff fbfc 	bl	800b17c <CDC_Transmit_FS>
      SizeGSM=0;
 800b984:	4b0c      	ldr	r3, [pc, #48]	; (800b9b8 <SendToUSB+0x5c>)
 800b986:	2200      	movs	r2, #0
 800b988:	701a      	strb	r2, [r3, #0]
  }

  if((SizeGPS !=0) &&(statusDMA==0)){
 800b98a:	4b0e      	ldr	r3, [pc, #56]	; (800b9c4 <SendToUSB+0x68>)
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d00c      	beq.n	800b9ac <SendToUSB+0x50>
 800b992:	4b0a      	ldr	r3, [pc, #40]	; (800b9bc <SendToUSB+0x60>)
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d108      	bne.n	800b9ac <SendToUSB+0x50>
	  statusDMA=1;
 800b99a:	4b08      	ldr	r3, [pc, #32]	; (800b9bc <SendToUSB+0x60>)
 800b99c:	2201      	movs	r2, #1
 800b99e:	701a      	strb	r2, [r3, #0]
      GPS_Read(RxDataGPS);
 800b9a0:	4809      	ldr	r0, [pc, #36]	; (800b9c8 <SendToUSB+0x6c>)
 800b9a2:	f000 fa33 	bl	800be0c <GPS_Read>
      SizeGSM=0;
 800b9a6:	4b04      	ldr	r3, [pc, #16]	; (800b9b8 <SendToUSB+0x5c>)
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	701a      	strb	r2, [r3, #0]





  statusDMA=0;
 800b9ac:	4b03      	ldr	r3, [pc, #12]	; (800b9bc <SendToUSB+0x60>)
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	701a      	strb	r2, [r3, #0]

}
 800b9b2:	bf00      	nop
 800b9b4:	bd80      	pop	{r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	2000159c 	.word	0x2000159c
 800b9bc:	200016a1 	.word	0x200016a1
 800b9c0:	200015a0 	.word	0x200015a0
 800b9c4:	200016a0 	.word	0x200016a0
 800b9c8:	20002118 	.word	0x20002118

0800b9cc <SendUSB_DT>:


void SendUSB_DT(char *Bufer, short Leng){
 800b9cc:	b480      	push	{r7}
 800b9ce:	b085      	sub	sp, #20
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	460b      	mov	r3, r1
 800b9d6:	807b      	strh	r3, [r7, #2]
	SizeGPS=0;
 800b9d8:	4b12      	ldr	r3, [pc, #72]	; (800ba24 <SendUSB_DT+0x58>)
 800b9da:	2200      	movs	r2, #0
 800b9dc:	701a      	strb	r2, [r3, #0]
	for (short var = 0;  var < Leng ;var++ ) {
 800b9de:	2300      	movs	r3, #0
 800b9e0:	81fb      	strh	r3, [r7, #14]
 800b9e2:	e013      	b.n	800ba0c <SendUSB_DT+0x40>
	  RxDataGSM[SizeGSM++] = Bufer[var];
 800b9e4:	4b10      	ldr	r3, [pc, #64]	; (800ba28 <SendUSB_DT+0x5c>)
 800b9e6:	781b      	ldrb	r3, [r3, #0]
 800b9e8:	1c5a      	adds	r2, r3, #1
 800b9ea:	b2d1      	uxtb	r1, r2
 800b9ec:	4a0e      	ldr	r2, [pc, #56]	; (800ba28 <SendUSB_DT+0x5c>)
 800b9ee:	7011      	strb	r1, [r2, #0]
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b9f6:	687a      	ldr	r2, [r7, #4]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	781a      	ldrb	r2, [r3, #0]
 800b9fc:	4b0b      	ldr	r3, [pc, #44]	; (800ba2c <SendUSB_DT+0x60>)
 800b9fe:	545a      	strb	r2, [r3, r1]
	for (short var = 0;  var < Leng ;var++ ) {
 800ba00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	3301      	adds	r3, #1
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	81fb      	strh	r3, [r7, #14]
 800ba0c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ba10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	dbe5      	blt.n	800b9e4 <SendUSB_DT+0x18>
	                          } }
 800ba18:	bf00      	nop
 800ba1a:	3714      	adds	r7, #20
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bc80      	pop	{r7}
 800ba20:	4770      	bx	lr
 800ba22:	bf00      	nop
 800ba24:	200016a0 	.word	0x200016a0
 800ba28:	2000159c 	.word	0x2000159c
 800ba2c:	200015a0 	.word	0x200015a0

0800ba30 <HAL_UARTEx_RxEventCallback>:





 void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b0c4      	sub	sp, #272	; 0x110
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	1d3b      	adds	r3, r7, #4
 800ba38:	6018      	str	r0, [r3, #0]
 800ba3a:	460a      	mov	r2, r1
 800ba3c:	1cbb      	adds	r3, r7, #2
 800ba3e:	801a      	strh	r2, [r3, #0]
      HAL_StatusTypeDef  error;
      unsigned char RxDataBuf[257];
      statusDMA=1;
 800ba40:	4b62      	ldr	r3, [pc, #392]	; (800bbcc <HAL_UARTEx_RxEventCallback+0x19c>)
 800ba42:	2201      	movs	r2, #1
 800ba44:	701a      	strb	r2, [r3, #0]

      if(huart ==&huart1 ){
 800ba46:	1d3b      	adds	r3, r7, #4
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	4a61      	ldr	r2, [pc, #388]	; (800bbd0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d153      	bne.n	800baf8 <HAL_UARTEx_RxEventCallback+0xc8>

          error = HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataBuf,Size);
 800ba50:	1cbb      	adds	r3, r7, #2
 800ba52:	881a      	ldrh	r2, [r3, #0]
 800ba54:	f107 0308 	add.w	r3, r7, #8
 800ba58:	4619      	mov	r1, r3
 800ba5a:	485d      	ldr	r0, [pc, #372]	; (800bbd0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800ba5c:	f7f9 fd4e 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
 800ba60:	4603      	mov	r3, r0
 800ba62:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
                           if( error == HAL_OK){
 800ba66:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d128      	bne.n	800bac0 <HAL_UARTEx_RxEventCallback+0x90>
                            for (short var = 0;  var < Size; ) {RxDataGSM[SizeGSM++] = RxDataBuf[var++];}
 800ba6e:	2300      	movs	r3, #0
 800ba70:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 800ba74:	e012      	b.n	800ba9c <HAL_UARTEx_RxEventCallback+0x6c>
 800ba76:	4b57      	ldr	r3, [pc, #348]	; (800bbd4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800ba78:	781b      	ldrb	r3, [r3, #0]
 800ba7a:	1c5a      	adds	r2, r3, #1
 800ba7c:	b2d1      	uxtb	r1, r2
 800ba7e:	4a55      	ldr	r2, [pc, #340]	; (800bbd4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800ba80:	7011      	strb	r1, [r2, #0]
 800ba82:	4619      	mov	r1, r3
 800ba84:	f9b7 210e 	ldrsh.w	r2, [r7, #270]	; 0x10e
 800ba88:	b293      	uxth	r3, r2
 800ba8a:	3301      	adds	r3, #1
 800ba8c:	b29b      	uxth	r3, r3
 800ba8e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 800ba92:	f107 0308 	add.w	r3, r7, #8
 800ba96:	5c9a      	ldrb	r2, [r3, r2]
 800ba98:	4b4f      	ldr	r3, [pc, #316]	; (800bbd8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800ba9a:	545a      	strb	r2, [r3, r1]
 800ba9c:	f9b7 210e 	ldrsh.w	r2, [r7, #270]	; 0x10e
 800baa0:	1cbb      	adds	r3, r7, #2
 800baa2:	881b      	ldrh	r3, [r3, #0]
 800baa4:	429a      	cmp	r2, r3
 800baa6:	dbe6      	blt.n	800ba76 <HAL_UARTEx_RxEventCallback+0x46>
                            error = HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataBuf,Size);
 800baa8:	1cbb      	adds	r3, r7, #2
 800baaa:	881a      	ldrh	r2, [r3, #0]
 800baac:	f107 0308 	add.w	r3, r7, #8
 800bab0:	4619      	mov	r1, r3
 800bab2:	4847      	ldr	r0, [pc, #284]	; (800bbd0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800bab4:	f7f9 fd22 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
 800bab8:	4603      	mov	r3, r0
 800baba:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800babe:	e07c      	b.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                           }else{

                         if( error ==HAL_BUSY){HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);}else{
 800bac0:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bac4:	2b02      	cmp	r3, #2
 800bac6:	d106      	bne.n	800bad6 <HAL_UARTEx_RxEventCallback+0xa6>
 800bac8:	2200      	movs	r2, #0
 800baca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bace:	4843      	ldr	r0, [pc, #268]	; (800bbdc <HAL_UARTEx_RxEventCallback+0x1ac>)
 800bad0:	f7f6 fd20 	bl	8002514 <HAL_GPIO_WritePin>
 800bad4:	e071      	b.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                          if( error ==HAL_ERROR){
 800bad6:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bada:	2b01      	cmp	r3, #1
 800badc:	d16d      	bne.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                           MX_USART1_UART_Init();
 800bade:	f7f5 fcab 	bl	8001438 <MX_USART1_UART_Init>
           error =  HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataGSM,ReceivSize);
 800bae2:	2364      	movs	r3, #100	; 0x64
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	461a      	mov	r2, r3
 800bae8:	493b      	ldr	r1, [pc, #236]	; (800bbd8 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800baea:	4839      	ldr	r0, [pc, #228]	; (800bbd0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800baec:	f7f9 fd06 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
 800baf0:	4603      	mov	r3, r0
 800baf2:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800baf6:	e060      	b.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                          }}}


      }else{
                if(huart==&huart2 ){
 800baf8:	1d3b      	adds	r3, r7, #4
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	4a38      	ldr	r2, [pc, #224]	; (800bbe0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d15b      	bne.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                error = HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataBuf,255);
 800bb02:	f107 0308 	add.w	r3, r7, #8
 800bb06:	22ff      	movs	r2, #255	; 0xff
 800bb08:	4619      	mov	r1, r3
 800bb0a:	4835      	ldr	r0, [pc, #212]	; (800bbe0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800bb0c:	f7f9 fcf6 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
 800bb10:	4603      	mov	r3, r0
 800bb12:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
                                 if( error == HAL_OK){
 800bb16:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d134      	bne.n	800bb88 <HAL_UARTEx_RxEventCallback+0x158>
                                  for (short var = 0;  var < Size; ) {
 800bb1e:	2300      	movs	r3, #0
 800bb20:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 800bb24:	e019      	b.n	800bb5a <HAL_UARTEx_RxEventCallback+0x12a>
                                        RxDataGPS[SizeGPS++] = RxDataBuf[var++];
 800bb26:	4b2f      	ldr	r3, [pc, #188]	; (800bbe4 <HAL_UARTEx_RxEventCallback+0x1b4>)
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	b2d1      	uxtb	r1, r2
 800bb2e:	4a2d      	ldr	r2, [pc, #180]	; (800bbe4 <HAL_UARTEx_RxEventCallback+0x1b4>)
 800bb30:	7011      	strb	r1, [r2, #0]
 800bb32:	4619      	mov	r1, r3
 800bb34:	f9b7 210c 	ldrsh.w	r2, [r7, #268]	; 0x10c
 800bb38:	b293      	uxth	r3, r2
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	b29b      	uxth	r3, r3
 800bb3e:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 800bb42:	f107 0308 	add.w	r3, r7, #8
 800bb46:	5c9a      	ldrb	r2, [r3, r2]
 800bb48:	4b27      	ldr	r3, [pc, #156]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1b8>)
 800bb4a:	545a      	strb	r2, [r3, r1]
                                        RxDataBuf[var-1]=0; }
 800bb4c:	f9b7 310c 	ldrsh.w	r3, [r7, #268]	; 0x10c
 800bb50:	3b01      	subs	r3, #1
 800bb52:	f107 0208 	add.w	r2, r7, #8
 800bb56:	2100      	movs	r1, #0
 800bb58:	54d1      	strb	r1, [r2, r3]
                                  for (short var = 0;  var < Size; ) {
 800bb5a:	f9b7 210c 	ldrsh.w	r2, [r7, #268]	; 0x10c
 800bb5e:	1cbb      	adds	r3, r7, #2
 800bb60:	881b      	ldrh	r3, [r3, #0]
 800bb62:	429a      	cmp	r2, r3
 800bb64:	dbdf      	blt.n	800bb26 <HAL_UARTEx_RxEventCallback+0xf6>
                                  GPS_Read(RxDataGPS);
 800bb66:	4820      	ldr	r0, [pc, #128]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1b8>)
 800bb68:	f000 f950 	bl	800be0c <GPS_Read>
                                 // CDC_Transmit_FS(RxDataGPS,SizeGPS);
                                  SizeGSM=0;
 800bb6c:	4b19      	ldr	r3, [pc, #100]	; (800bbd4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800bb6e:	2200      	movs	r2, #0
 800bb70:	701a      	strb	r2, [r3, #0]


                                  error = HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataBuf,255);}else{
 800bb72:	f107 0308 	add.w	r3, r7, #8
 800bb76:	22ff      	movs	r2, #255	; 0xff
 800bb78:	4619      	mov	r1, r3
 800bb7a:	4819      	ldr	r0, [pc, #100]	; (800bbe0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800bb7c:	f7f9 fcbe 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
 800bb80:	4603      	mov	r3, r0
 800bb82:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800bb86:	e018      	b.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                               if( error ==HAL_BUSY){ HAL_GPIO_WritePin(GPIOC, LED_WORK_Pin, GPIO_PIN_RESET);}else{
 800bb88:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bb8c:	2b02      	cmp	r3, #2
 800bb8e:	d106      	bne.n	800bb9e <HAL_UARTEx_RxEventCallback+0x16e>
 800bb90:	2200      	movs	r2, #0
 800bb92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bb96:	4811      	ldr	r0, [pc, #68]	; (800bbdc <HAL_UARTEx_RxEventCallback+0x1ac>)
 800bb98:	f7f6 fcbc 	bl	8002514 <HAL_GPIO_WritePin>
 800bb9c:	e00d      	b.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                                if( error ==HAL_ERROR){
 800bb9e:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d109      	bne.n	800bbba <HAL_UARTEx_RxEventCallback+0x18a>
                                 MX_USART1_UART_Init();
 800bba6:	f7f5 fc47 	bl	8001438 <MX_USART1_UART_Init>
                 error =  HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataGPS,255);
 800bbaa:	22ff      	movs	r2, #255	; 0xff
 800bbac:	490e      	ldr	r1, [pc, #56]	; (800bbe8 <HAL_UARTEx_RxEventCallback+0x1b8>)
 800bbae:	480c      	ldr	r0, [pc, #48]	; (800bbe0 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800bbb0:	f7f9 fca4 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
                                }}}  }}
                                 statusDMA=0;
 800bbba:	4b04      	ldr	r3, [pc, #16]	; (800bbcc <HAL_UARTEx_RxEventCallback+0x19c>)
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	701a      	strb	r2, [r3, #0]
}
 800bbc0:	bf00      	nop
 800bbc2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	200016a1 	.word	0x200016a1
 800bbd0:	20001814 	.word	0x20001814
 800bbd4:	2000159c 	.word	0x2000159c
 800bbd8:	200015a0 	.word	0x200015a0
 800bbdc:	40011000 	.word	0x40011000
 800bbe0:	20001858 	.word	0x20001858
 800bbe4:	200016a0 	.word	0x200016a0
 800bbe8:	20002118 	.word	0x20002118

0800bbec <ReadUart>:


void  ReadUart(void){
 800bbec:	b580      	push	{r7, lr}
 800bbee:	af00      	add	r7, sp, #0
	        HAL_UARTEx_ReceiveToIdle_DMA(&huart1 ,RxDataGSM, ReceivSize);
 800bbf0:	2364      	movs	r3, #100	; 0x64
 800bbf2:	b29b      	uxth	r3, r3
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	4906      	ldr	r1, [pc, #24]	; (800bc10 <ReadUart+0x24>)
 800bbf8:	4806      	ldr	r0, [pc, #24]	; (800bc14 <ReadUart+0x28>)
 800bbfa:	f7f9 fc7f 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
	        HAL_UARTEx_ReceiveToIdle_DMA(&huart2 ,RxDataGPS, ReceivSize);
 800bbfe:	2364      	movs	r3, #100	; 0x64
 800bc00:	b29b      	uxth	r3, r3
 800bc02:	461a      	mov	r2, r3
 800bc04:	4904      	ldr	r1, [pc, #16]	; (800bc18 <ReadUart+0x2c>)
 800bc06:	4805      	ldr	r0, [pc, #20]	; (800bc1c <ReadUart+0x30>)
 800bc08:	f7f9 fc78 	bl	80054fc <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800bc0c:	bf00      	nop
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	200015a0 	.word	0x200015a0
 800bc14:	20001814 	.word	0x20001814
 800bc18:	20002118 	.word	0x20002118
 800bc1c:	20001858 	.word	0x20001858

0800bc20 <get_coordinates>:
    float longitude;
};

char test[100];

char get_coordinates( char* data, struct Coordinates* coords) {
 800bc20:	b590      	push	{r4, r7, lr}
 800bc22:	b08f      	sub	sp, #60	; 0x3c
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
 800bc28:	6039      	str	r1, [r7, #0]


//$GNRMC,153652.621,A,5045.030632,N,02520.324466,E,0.10,0.00,210423,,,A*70$GNVTG,0.00,T,,M,0.10,N,0.18,K,A*2B
	    // Find the RMC data   // Find the line with coordinates
	    char* ptr = strstr(data, "$GNRMC");
 800bc2a:	4970      	ldr	r1, [pc, #448]	; (800bdec <get_coordinates+0x1cc>)
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f000 f9ee 	bl	800c00e <strstr>
 800bc32:	6378      	str	r0, [r7, #52]	; 0x34
	    if (ptr == NULL) {
 800bc34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d101      	bne.n	800bc3e <get_coordinates+0x1e>

	        return 0;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	e0d1      	b.n	800bde2 <get_coordinates+0x1c2>
	    }

	    // Parse latitude
	    strcpy(test, ptr);
 800bc3e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bc40:	486b      	ldr	r0, [pc, #428]	; (800bdf0 <get_coordinates+0x1d0>)
 800bc42:	f000 f9dc 	bl	800bffe <strcpy>
	    ptr = strtok(NULL, ",");
 800bc46:	496b      	ldr	r1, [pc, #428]	; (800bdf4 <get_coordinates+0x1d4>)
 800bc48:	2000      	movs	r0, #0
 800bc4a:	f001 f827 	bl	800cc9c <strtok>
 800bc4e:	6378      	str	r0, [r7, #52]	; 0x34
	    strcpy(test, ptr);
 800bc50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bc52:	4867      	ldr	r0, [pc, #412]	; (800bdf0 <get_coordinates+0x1d0>)
 800bc54:	f000 f9d3 	bl	800bffe <strcpy>
	    ptr = strtok(NULL, ",");
 800bc58:	4966      	ldr	r1, [pc, #408]	; (800bdf4 <get_coordinates+0x1d4>)
 800bc5a:	2000      	movs	r0, #0
 800bc5c:	f001 f81e 	bl	800cc9c <strtok>
 800bc60:	6378      	str	r0, [r7, #52]	; 0x34
	    strcpy(test, ptr);
 800bc62:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bc64:	4862      	ldr	r0, [pc, #392]	; (800bdf0 <get_coordinates+0x1d0>)
 800bc66:	f000 f9ca 	bl	800bffe <strcpy>
	    ptr = strtok(NULL, ",");
 800bc6a:	4962      	ldr	r1, [pc, #392]	; (800bdf4 <get_coordinates+0x1d4>)
 800bc6c:	2000      	movs	r0, #0
 800bc6e:	f001 f815 	bl	800cc9c <strtok>
 800bc72:	6378      	str	r0, [r7, #52]	; 0x34

	    strcpy(test, ptr);
 800bc74:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bc76:	485e      	ldr	r0, [pc, #376]	; (800bdf0 <get_coordinates+0x1d0>)
 800bc78:	f000 f9c1 	bl	800bffe <strcpy>

	    double latitude_degrees = atof(ptr) / 100;
 800bc7c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bc7e:	f000 f94a 	bl	800bf16 <atof>
 800bc82:	4603      	mov	r3, r0
 800bc84:	4a5c      	ldr	r2, [pc, #368]	; (800bdf8 <get_coordinates+0x1d8>)
 800bc86:	fb82 1203 	smull	r1, r2, r2, r3
 800bc8a:	1152      	asrs	r2, r2, #5
 800bc8c:	17db      	asrs	r3, r3, #31
 800bc8e:	1ad3      	subs	r3, r2, r3
 800bc90:	4618      	mov	r0, r3
 800bc92:	f7f4 fbc1 	bl	8000418 <__aeabi_i2d>
 800bc96:	4603      	mov	r3, r0
 800bc98:	460c      	mov	r4, r1
 800bc9a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	    double latitude_minutes = fmod(atof(ptr), 100);
 800bc9e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bca0:	f000 f939 	bl	800bf16 <atof>
 800bca4:	4603      	mov	r3, r0
 800bca6:	4618      	mov	r0, r3
 800bca8:	f7f4 fbb6 	bl	8000418 <__aeabi_i2d>
 800bcac:	f04f 0200 	mov.w	r2, #0
 800bcb0:	4b52      	ldr	r3, [pc, #328]	; (800bdfc <get_coordinates+0x1dc>)
 800bcb2:	f002 fb91 	bl	800e3d8 <fmod>
 800bcb6:	e9c7 0108 	strd	r0, r1, [r7, #32]
	    coords->latitude = latitude_degrees + latitude_minutes / 60;
 800bcba:	f04f 0200 	mov.w	r2, #0
 800bcbe:	4b50      	ldr	r3, [pc, #320]	; (800be00 <get_coordinates+0x1e0>)
 800bcc0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bcc4:	f7f4 fd38 	bl	8000738 <__aeabi_ddiv>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	460c      	mov	r4, r1
 800bccc:	4618      	mov	r0, r3
 800bcce:	4621      	mov	r1, r4
 800bcd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bcd4:	f7f4 fa54 	bl	8000180 <__adddf3>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	460c      	mov	r4, r1
 800bcdc:	4618      	mov	r0, r3
 800bcde:	4621      	mov	r1, r4
 800bce0:	f7f4 fef8 	bl	8000ad4 <__aeabi_d2f>
 800bce4:	4602      	mov	r2, r0
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	601a      	str	r2, [r3, #0]
	    // Declare variables to store latitude and longitude
	    float latitude, longitude;

	    // Parse latitude

	    ptr = strtok(NULL, ","); // Skip time
 800bcea:	4942      	ldr	r1, [pc, #264]	; (800bdf4 <get_coordinates+0x1d4>)
 800bcec:	2000      	movs	r0, #0
 800bcee:	f000 ffd5 	bl	800cc9c <strtok>
 800bcf2:	6378      	str	r0, [r7, #52]	; 0x34
	    latitude = atof(ptr);
 800bcf4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bcf6:	f000 f90e 	bl	800bf16 <atof>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7f4 fff3 	bl	8000ce8 <__aeabi_i2f>
 800bd02:	4603      	mov	r3, r0
 800bd04:	61fb      	str	r3, [r7, #28]
	    ptr = strtok(NULL, ",");
 800bd06:	493b      	ldr	r1, [pc, #236]	; (800bdf4 <get_coordinates+0x1d4>)
 800bd08:	2000      	movs	r0, #0
 800bd0a:	f000 ffc7 	bl	800cc9c <strtok>
 800bd0e:	6378      	str	r0, [r7, #52]	; 0x34
	    if (ptr[0] == 'S') {
 800bd10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	2b53      	cmp	r3, #83	; 0x53
 800bd16:	d103      	bne.n	800bd20 <get_coordinates+0x100>
	        latitude = -latitude;
 800bd18:	69fb      	ldr	r3, [r7, #28]
 800bd1a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800bd1e:	61fb      	str	r3, [r7, #28]
	    }


	    // Parse N/S indicator
	    ptr = strtok(NULL, ",");
 800bd20:	4934      	ldr	r1, [pc, #208]	; (800bdf4 <get_coordinates+0x1d4>)
 800bd22:	2000      	movs	r0, #0
 800bd24:	f000 ffba 	bl	800cc9c <strtok>
 800bd28:	6378      	str	r0, [r7, #52]	; 0x34
	    if (strcmp(ptr, "S") == 0) {
 800bd2a:	4936      	ldr	r1, [pc, #216]	; (800be04 <get_coordinates+0x1e4>)
 800bd2c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd2e:	f7f4 fa0f 	bl	8000150 <strcmp>
 800bd32:	4603      	mov	r3, r0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d105      	bne.n	800bd44 <get_coordinates+0x124>
	        coords->latitude *= -1;
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	601a      	str	r2, [r3, #0]
	    }

	    // Parse longitude
	    ptr = strtok(NULL, ",");
 800bd44:	492b      	ldr	r1, [pc, #172]	; (800bdf4 <get_coordinates+0x1d4>)
 800bd46:	2000      	movs	r0, #0
 800bd48:	f000 ffa8 	bl	800cc9c <strtok>
 800bd4c:	6378      	str	r0, [r7, #52]	; 0x34
	    double longitude_degrees = atof(ptr) / 100;
 800bd4e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd50:	f000 f8e1 	bl	800bf16 <atof>
 800bd54:	4603      	mov	r3, r0
 800bd56:	4a28      	ldr	r2, [pc, #160]	; (800bdf8 <get_coordinates+0x1d8>)
 800bd58:	fb82 1203 	smull	r1, r2, r2, r3
 800bd5c:	1152      	asrs	r2, r2, #5
 800bd5e:	17db      	asrs	r3, r3, #31
 800bd60:	1ad3      	subs	r3, r2, r3
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7f4 fb58 	bl	8000418 <__aeabi_i2d>
 800bd68:	4603      	mov	r3, r0
 800bd6a:	460c      	mov	r4, r1
 800bd6c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	    double longitude_minutes = fmod(atof(ptr), 100);
 800bd70:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd72:	f000 f8d0 	bl	800bf16 <atof>
 800bd76:	4603      	mov	r3, r0
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7f4 fb4d 	bl	8000418 <__aeabi_i2d>
 800bd7e:	f04f 0200 	mov.w	r2, #0
 800bd82:	4b1e      	ldr	r3, [pc, #120]	; (800bdfc <get_coordinates+0x1dc>)
 800bd84:	f002 fb28 	bl	800e3d8 <fmod>
 800bd88:	e9c7 0102 	strd	r0, r1, [r7, #8]
	    coords->longitude = longitude_degrees + longitude_minutes / 60;
 800bd8c:	f04f 0200 	mov.w	r2, #0
 800bd90:	4b1b      	ldr	r3, [pc, #108]	; (800be00 <get_coordinates+0x1e0>)
 800bd92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd96:	f7f4 fccf 	bl	8000738 <__aeabi_ddiv>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	460c      	mov	r4, r1
 800bd9e:	4618      	mov	r0, r3
 800bda0:	4621      	mov	r1, r4
 800bda2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bda6:	f7f4 f9eb 	bl	8000180 <__adddf3>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	460c      	mov	r4, r1
 800bdae:	4618      	mov	r0, r3
 800bdb0:	4621      	mov	r1, r4
 800bdb2:	f7f4 fe8f 	bl	8000ad4 <__aeabi_d2f>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	605a      	str	r2, [r3, #4]

	    // Parse E/W indicator
	    ptr = strtok(NULL, ",");
 800bdbc:	490d      	ldr	r1, [pc, #52]	; (800bdf4 <get_coordinates+0x1d4>)
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	f000 ff6c 	bl	800cc9c <strtok>
 800bdc4:	6378      	str	r0, [r7, #52]	; 0x34
	    if (strcmp(ptr, "W") == 0) {
 800bdc6:	4910      	ldr	r1, [pc, #64]	; (800be08 <get_coordinates+0x1e8>)
 800bdc8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bdca:	f7f4 f9c1 	bl	8000150 <strcmp>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d105      	bne.n	800bde0 <get_coordinates+0x1c0>
	        coords->longitude *= -1;
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	605a      	str	r2, [r3, #4]
	    }
	    return 1;
 800bde0:	2301      	movs	r3, #1

}
 800bde2:	4618      	mov	r0, r3
 800bde4:	373c      	adds	r7, #60	; 0x3c
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd90      	pop	{r4, r7, pc}
 800bdea:	bf00      	nop
 800bdec:	0800e97c 	.word	0x0800e97c
 800bdf0:	20002244 	.word	0x20002244
 800bdf4:	0800e984 	.word	0x0800e984
 800bdf8:	51eb851f 	.word	0x51eb851f
 800bdfc:	40590000 	.word	0x40590000
 800be00:	404e0000 	.word	0x404e0000
 800be04:	0800e988 	.word	0x0800e988
 800be08:	0800e98c 	.word	0x0800e98c

0800be0c <GPS_Read>:


void SendUSB_DT(char *Bufer, short Leng);


int GPS_Read(char *data) {
 800be0c:	b590      	push	{r4, r7, lr}
 800be0e:	b09d      	sub	sp, #116	; 0x74
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]

    struct Coordinates coords;
   if(0 ==get_coordinates(data, &coords)){ return 0;};
 800be14:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800be18:	4619      	mov	r1, r3
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f7ff ff00 	bl	800bc20 <get_coordinates>
 800be20:	4603      	mov	r3, r0
 800be22:	2b00      	cmp	r3, #0
 800be24:	d101      	bne.n	800be2a <GPS_Read+0x1e>
 800be26:	2300      	movs	r3, #0
 800be28:	e048      	b.n	800bebc <GPS_Read+0xb0>

    char latitude_string[20]; //    
    //    
    sprintf(latitude_string, "%.7f", coords.latitude);
 800be2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be2c:	4618      	mov	r0, r3
 800be2e:	f7f4 fb05 	bl	800043c <__aeabi_f2d>
 800be32:	4603      	mov	r3, r0
 800be34:	460c      	mov	r4, r1
 800be36:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800be3a:	461a      	mov	r2, r3
 800be3c:	4623      	mov	r3, r4
 800be3e:	4921      	ldr	r1, [pc, #132]	; (800bec4 <GPS_Read+0xb8>)
 800be40:	f000 f8aa 	bl	800bf98 <siprintf>

    char longitude_string[20]; //    
    //    
    sprintf(longitude_string, "%.7f", coords.longitude);
 800be44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be46:	4618      	mov	r0, r3
 800be48:	f7f4 faf8 	bl	800043c <__aeabi_f2d>
 800be4c:	4603      	mov	r3, r0
 800be4e:	460c      	mov	r4, r1
 800be50:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800be54:	461a      	mov	r2, r3
 800be56:	4623      	mov	r3, r4
 800be58:	491a      	ldr	r1, [pc, #104]	; (800bec4 <GPS_Read+0xb8>)
 800be5a:	f000 f89d 	bl	800bf98 <siprintf>

    char coordinates_string[50]; //      
    //    
    strcpy(coordinates_string, latitude_string);
 800be5e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800be62:	f107 0308 	add.w	r3, r7, #8
 800be66:	4611      	mov	r1, r2
 800be68:	4618      	mov	r0, r3
 800be6a:	f000 f8c8 	bl	800bffe <strcpy>
    strcat(coordinates_string, ",");
 800be6e:	f107 0308 	add.w	r3, r7, #8
 800be72:	4618      	mov	r0, r3
 800be74:	f7f4 f976 	bl	8000164 <strlen>
 800be78:	4603      	mov	r3, r0
 800be7a:	461a      	mov	r2, r3
 800be7c:	f107 0308 	add.w	r3, r7, #8
 800be80:	4413      	add	r3, r2
 800be82:	4911      	ldr	r1, [pc, #68]	; (800bec8 <GPS_Read+0xbc>)
 800be84:	461a      	mov	r2, r3
 800be86:	460b      	mov	r3, r1
 800be88:	881b      	ldrh	r3, [r3, #0]
 800be8a:	8013      	strh	r3, [r2, #0]
    strcat(coordinates_string, longitude_string);
 800be8c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800be90:	f107 0308 	add.w	r3, r7, #8
 800be94:	4611      	mov	r1, r2
 800be96:	4618      	mov	r0, r3
 800be98:	f000 f8a2 	bl	800bfe0 <strcat>
    int len = strlen(coordinates_string);
 800be9c:	f107 0308 	add.w	r3, r7, #8
 800bea0:	4618      	mov	r0, r3
 800bea2:	f7f4 f95f 	bl	8000164 <strlen>
 800bea6:	4603      	mov	r3, r0
 800bea8:	66fb      	str	r3, [r7, #108]	; 0x6c
    SendUSB_DT(coordinates_string, len);
 800beaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800beac:	b21a      	sxth	r2, r3
 800beae:	f107 0308 	add.w	r3, r7, #8
 800beb2:	4611      	mov	r1, r2
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7ff fd89 	bl	800b9cc <SendUSB_DT>

    return 1;
 800beba:	2301      	movs	r3, #1
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3774      	adds	r7, #116	; 0x74
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd90      	pop	{r4, r7, pc}
 800bec4:	0800e990 	.word	0x0800e990
 800bec8:	0800e984 	.word	0x0800e984

0800becc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800becc:	480c      	ldr	r0, [pc, #48]	; (800bf00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800bece:	490d      	ldr	r1, [pc, #52]	; (800bf04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800bed0:	4a0d      	ldr	r2, [pc, #52]	; (800bf08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800bed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800bed4:	e002      	b.n	800bedc <LoopCopyDataInit>

0800bed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800bed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800bed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800beda:	3304      	adds	r3, #4

0800bedc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800bedc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800bede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800bee0:	d3f9      	bcc.n	800bed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800bee2:	4a0a      	ldr	r2, [pc, #40]	; (800bf0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800bee4:	4c0a      	ldr	r4, [pc, #40]	; (800bf10 <LoopFillZerobss+0x22>)
  movs r3, #0
 800bee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800bee8:	e001      	b.n	800beee <LoopFillZerobss>

0800beea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800beea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800beec:	3204      	adds	r2, #4

0800beee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800beee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800bef0:	d3fb      	bcc.n	800beea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800bef2:	f7f5 fa95 	bl	8001420 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800bef6:	f000 f817 	bl	800bf28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800befa:	f7f5 f8d7 	bl	80010ac <main>
  bx lr
 800befe:	4770      	bx	lr
  ldr r0, =_sdata
 800bf00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800bf04:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 800bf08:	0800ec70 	.word	0x0800ec70
  ldr r2, =_sbss
 800bf0c:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 800bf10:	200022ac 	.word	0x200022ac

0800bf14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800bf14:	e7fe      	b.n	800bf14 <ADC1_2_IRQHandler>

0800bf16 <atof>:
 800bf16:	2100      	movs	r1, #0
 800bf18:	f000 beae 	b.w	800cc78 <strtod>

0800bf1c <__errno>:
 800bf1c:	4b01      	ldr	r3, [pc, #4]	; (800bf24 <__errno+0x8>)
 800bf1e:	6818      	ldr	r0, [r3, #0]
 800bf20:	4770      	bx	lr
 800bf22:	bf00      	nop
 800bf24:	20000180 	.word	0x20000180

0800bf28 <__libc_init_array>:
 800bf28:	b570      	push	{r4, r5, r6, lr}
 800bf2a:	2500      	movs	r5, #0
 800bf2c:	4e0c      	ldr	r6, [pc, #48]	; (800bf60 <__libc_init_array+0x38>)
 800bf2e:	4c0d      	ldr	r4, [pc, #52]	; (800bf64 <__libc_init_array+0x3c>)
 800bf30:	1ba4      	subs	r4, r4, r6
 800bf32:	10a4      	asrs	r4, r4, #2
 800bf34:	42a5      	cmp	r5, r4
 800bf36:	d109      	bne.n	800bf4c <__libc_init_array+0x24>
 800bf38:	f002 fbb2 	bl	800e6a0 <_init>
 800bf3c:	2500      	movs	r5, #0
 800bf3e:	4e0a      	ldr	r6, [pc, #40]	; (800bf68 <__libc_init_array+0x40>)
 800bf40:	4c0a      	ldr	r4, [pc, #40]	; (800bf6c <__libc_init_array+0x44>)
 800bf42:	1ba4      	subs	r4, r4, r6
 800bf44:	10a4      	asrs	r4, r4, #2
 800bf46:	42a5      	cmp	r5, r4
 800bf48:	d105      	bne.n	800bf56 <__libc_init_array+0x2e>
 800bf4a:	bd70      	pop	{r4, r5, r6, pc}
 800bf4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bf50:	4798      	blx	r3
 800bf52:	3501      	adds	r5, #1
 800bf54:	e7ee      	b.n	800bf34 <__libc_init_array+0xc>
 800bf56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bf5a:	4798      	blx	r3
 800bf5c:	3501      	adds	r5, #1
 800bf5e:	e7f2      	b.n	800bf46 <__libc_init_array+0x1e>
 800bf60:	0800ec68 	.word	0x0800ec68
 800bf64:	0800ec68 	.word	0x0800ec68
 800bf68:	0800ec68 	.word	0x0800ec68
 800bf6c:	0800ec6c 	.word	0x0800ec6c

0800bf70 <memcpy>:
 800bf70:	b510      	push	{r4, lr}
 800bf72:	1e43      	subs	r3, r0, #1
 800bf74:	440a      	add	r2, r1
 800bf76:	4291      	cmp	r1, r2
 800bf78:	d100      	bne.n	800bf7c <memcpy+0xc>
 800bf7a:	bd10      	pop	{r4, pc}
 800bf7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf80:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf84:	e7f7      	b.n	800bf76 <memcpy+0x6>

0800bf86 <memset>:
 800bf86:	4603      	mov	r3, r0
 800bf88:	4402      	add	r2, r0
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d100      	bne.n	800bf90 <memset+0xa>
 800bf8e:	4770      	bx	lr
 800bf90:	f803 1b01 	strb.w	r1, [r3], #1
 800bf94:	e7f9      	b.n	800bf8a <memset+0x4>
	...

0800bf98 <siprintf>:
 800bf98:	b40e      	push	{r1, r2, r3}
 800bf9a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800bf9e:	b500      	push	{lr}
 800bfa0:	b09c      	sub	sp, #112	; 0x70
 800bfa2:	f8ad 1014 	strh.w	r1, [sp, #20]
 800bfa6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bfaa:	9104      	str	r1, [sp, #16]
 800bfac:	9107      	str	r1, [sp, #28]
 800bfae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800bfb2:	ab1d      	add	r3, sp, #116	; 0x74
 800bfb4:	9002      	str	r0, [sp, #8]
 800bfb6:	9006      	str	r0, [sp, #24]
 800bfb8:	4808      	ldr	r0, [pc, #32]	; (800bfdc <siprintf+0x44>)
 800bfba:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfbe:	f8ad 1016 	strh.w	r1, [sp, #22]
 800bfc2:	6800      	ldr	r0, [r0, #0]
 800bfc4:	a902      	add	r1, sp, #8
 800bfc6:	9301      	str	r3, [sp, #4]
 800bfc8:	f001 fef2 	bl	800ddb0 <_svfiprintf_r>
 800bfcc:	2200      	movs	r2, #0
 800bfce:	9b02      	ldr	r3, [sp, #8]
 800bfd0:	701a      	strb	r2, [r3, #0]
 800bfd2:	b01c      	add	sp, #112	; 0x70
 800bfd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfd8:	b003      	add	sp, #12
 800bfda:	4770      	bx	lr
 800bfdc:	20000180 	.word	0x20000180

0800bfe0 <strcat>:
 800bfe0:	4602      	mov	r2, r0
 800bfe2:	b510      	push	{r4, lr}
 800bfe4:	4613      	mov	r3, r2
 800bfe6:	781c      	ldrb	r4, [r3, #0]
 800bfe8:	3201      	adds	r2, #1
 800bfea:	2c00      	cmp	r4, #0
 800bfec:	d1fa      	bne.n	800bfe4 <strcat+0x4>
 800bfee:	3b01      	subs	r3, #1
 800bff0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bff4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bff8:	2a00      	cmp	r2, #0
 800bffa:	d1f9      	bne.n	800bff0 <strcat+0x10>
 800bffc:	bd10      	pop	{r4, pc}

0800bffe <strcpy>:
 800bffe:	4603      	mov	r3, r0
 800c000:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c004:	f803 2b01 	strb.w	r2, [r3], #1
 800c008:	2a00      	cmp	r2, #0
 800c00a:	d1f9      	bne.n	800c000 <strcpy+0x2>
 800c00c:	4770      	bx	lr

0800c00e <strstr>:
 800c00e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c010:	7803      	ldrb	r3, [r0, #0]
 800c012:	b133      	cbz	r3, 800c022 <strstr+0x14>
 800c014:	4603      	mov	r3, r0
 800c016:	4618      	mov	r0, r3
 800c018:	1c5e      	adds	r6, r3, #1
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	b933      	cbnz	r3, 800c02c <strstr+0x1e>
 800c01e:	4618      	mov	r0, r3
 800c020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c022:	780b      	ldrb	r3, [r1, #0]
 800c024:	2b00      	cmp	r3, #0
 800c026:	bf18      	it	ne
 800c028:	2000      	movne	r0, #0
 800c02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c02c:	1e4d      	subs	r5, r1, #1
 800c02e:	1e44      	subs	r4, r0, #1
 800c030:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800c034:	2a00      	cmp	r2, #0
 800c036:	d0f3      	beq.n	800c020 <strstr+0x12>
 800c038:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800c03c:	4633      	mov	r3, r6
 800c03e:	4297      	cmp	r7, r2
 800c040:	d0f6      	beq.n	800c030 <strstr+0x22>
 800c042:	e7e8      	b.n	800c016 <strstr+0x8>

0800c044 <sulp>:
 800c044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c048:	460f      	mov	r7, r1
 800c04a:	4690      	mov	r8, r2
 800c04c:	f001 fc74 	bl	800d938 <__ulp>
 800c050:	4604      	mov	r4, r0
 800c052:	460d      	mov	r5, r1
 800c054:	f1b8 0f00 	cmp.w	r8, #0
 800c058:	d011      	beq.n	800c07e <sulp+0x3a>
 800c05a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c05e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c062:	2b00      	cmp	r3, #0
 800c064:	dd0b      	ble.n	800c07e <sulp+0x3a>
 800c066:	2400      	movs	r4, #0
 800c068:	051b      	lsls	r3, r3, #20
 800c06a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c06e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c072:	4622      	mov	r2, r4
 800c074:	462b      	mov	r3, r5
 800c076:	f7f4 fa35 	bl	80004e4 <__aeabi_dmul>
 800c07a:	4604      	mov	r4, r0
 800c07c:	460d      	mov	r5, r1
 800c07e:	4620      	mov	r0, r4
 800c080:	4629      	mov	r1, r5
 800c082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c088 <_strtod_l>:
 800c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08c:	4699      	mov	r9, r3
 800c08e:	2300      	movs	r3, #0
 800c090:	b09f      	sub	sp, #124	; 0x7c
 800c092:	4680      	mov	r8, r0
 800c094:	4648      	mov	r0, r9
 800c096:	460c      	mov	r4, r1
 800c098:	9215      	str	r2, [sp, #84]	; 0x54
 800c09a:	931a      	str	r3, [sp, #104]	; 0x68
 800c09c:	f001 f96f 	bl	800d37e <__localeconv_l>
 800c0a0:	4607      	mov	r7, r0
 800c0a2:	6800      	ldr	r0, [r0, #0]
 800c0a4:	f7f4 f85e 	bl	8000164 <strlen>
 800c0a8:	f04f 0a00 	mov.w	sl, #0
 800c0ac:	4605      	mov	r5, r0
 800c0ae:	f04f 0b00 	mov.w	fp, #0
 800c0b2:	9419      	str	r4, [sp, #100]	; 0x64
 800c0b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c0b6:	781a      	ldrb	r2, [r3, #0]
 800c0b8:	2a0d      	cmp	r2, #13
 800c0ba:	d833      	bhi.n	800c124 <_strtod_l+0x9c>
 800c0bc:	2a09      	cmp	r2, #9
 800c0be:	d237      	bcs.n	800c130 <_strtod_l+0xa8>
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	d03f      	beq.n	800c144 <_strtod_l+0xbc>
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c0c8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800c0ca:	7833      	ldrb	r3, [r6, #0]
 800c0cc:	2b30      	cmp	r3, #48	; 0x30
 800c0ce:	f040 8101 	bne.w	800c2d4 <_strtod_l+0x24c>
 800c0d2:	7873      	ldrb	r3, [r6, #1]
 800c0d4:	2b58      	cmp	r3, #88	; 0x58
 800c0d6:	d001      	beq.n	800c0dc <_strtod_l+0x54>
 800c0d8:	2b78      	cmp	r3, #120	; 0x78
 800c0da:	d16b      	bne.n	800c1b4 <_strtod_l+0x12c>
 800c0dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0de:	f8cd 9008 	str.w	r9, [sp, #8]
 800c0e2:	9301      	str	r3, [sp, #4]
 800c0e4:	ab1a      	add	r3, sp, #104	; 0x68
 800c0e6:	9300      	str	r3, [sp, #0]
 800c0e8:	4aaa      	ldr	r2, [pc, #680]	; (800c394 <_strtod_l+0x30c>)
 800c0ea:	ab1b      	add	r3, sp, #108	; 0x6c
 800c0ec:	a919      	add	r1, sp, #100	; 0x64
 800c0ee:	4640      	mov	r0, r8
 800c0f0:	f000 fe71 	bl	800cdd6 <__gethex>
 800c0f4:	f010 0407 	ands.w	r4, r0, #7
 800c0f8:	4605      	mov	r5, r0
 800c0fa:	d005      	beq.n	800c108 <_strtod_l+0x80>
 800c0fc:	2c06      	cmp	r4, #6
 800c0fe:	d12b      	bne.n	800c158 <_strtod_l+0xd0>
 800c100:	2300      	movs	r3, #0
 800c102:	3601      	adds	r6, #1
 800c104:	9619      	str	r6, [sp, #100]	; 0x64
 800c106:	9309      	str	r3, [sp, #36]	; 0x24
 800c108:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	f040 859d 	bne.w	800cc4a <_strtod_l+0xbc2>
 800c110:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c112:	b1e3      	cbz	r3, 800c14e <_strtod_l+0xc6>
 800c114:	4652      	mov	r2, sl
 800c116:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c11a:	4610      	mov	r0, r2
 800c11c:	4619      	mov	r1, r3
 800c11e:	b01f      	add	sp, #124	; 0x7c
 800c120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c124:	2a2b      	cmp	r2, #43	; 0x2b
 800c126:	d006      	beq.n	800c136 <_strtod_l+0xae>
 800c128:	2a2d      	cmp	r2, #45	; 0x2d
 800c12a:	d013      	beq.n	800c154 <_strtod_l+0xcc>
 800c12c:	2a20      	cmp	r2, #32
 800c12e:	d1c9      	bne.n	800c0c4 <_strtod_l+0x3c>
 800c130:	3301      	adds	r3, #1
 800c132:	9319      	str	r3, [sp, #100]	; 0x64
 800c134:	e7be      	b.n	800c0b4 <_strtod_l+0x2c>
 800c136:	2200      	movs	r2, #0
 800c138:	9209      	str	r2, [sp, #36]	; 0x24
 800c13a:	1c5a      	adds	r2, r3, #1
 800c13c:	9219      	str	r2, [sp, #100]	; 0x64
 800c13e:	785b      	ldrb	r3, [r3, #1]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d1c1      	bne.n	800c0c8 <_strtod_l+0x40>
 800c144:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c146:	9419      	str	r4, [sp, #100]	; 0x64
 800c148:	2b00      	cmp	r3, #0
 800c14a:	f040 857c 	bne.w	800cc46 <_strtod_l+0xbbe>
 800c14e:	4652      	mov	r2, sl
 800c150:	465b      	mov	r3, fp
 800c152:	e7e2      	b.n	800c11a <_strtod_l+0x92>
 800c154:	2201      	movs	r2, #1
 800c156:	e7ef      	b.n	800c138 <_strtod_l+0xb0>
 800c158:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c15a:	b13a      	cbz	r2, 800c16c <_strtod_l+0xe4>
 800c15c:	2135      	movs	r1, #53	; 0x35
 800c15e:	a81c      	add	r0, sp, #112	; 0x70
 800c160:	f001 fcd7 	bl	800db12 <__copybits>
 800c164:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c166:	4640      	mov	r0, r8
 800c168:	f001 f95a 	bl	800d420 <_Bfree>
 800c16c:	3c01      	subs	r4, #1
 800c16e:	2c04      	cmp	r4, #4
 800c170:	d808      	bhi.n	800c184 <_strtod_l+0xfc>
 800c172:	e8df f004 	tbb	[pc, r4]
 800c176:	030c      	.short	0x030c
 800c178:	1a17      	.short	0x1a17
 800c17a:	0c          	.byte	0x0c
 800c17b:	00          	.byte	0x00
 800c17c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c180:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800c184:	0729      	lsls	r1, r5, #28
 800c186:	d5bf      	bpl.n	800c108 <_strtod_l+0x80>
 800c188:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c18c:	e7bc      	b.n	800c108 <_strtod_l+0x80>
 800c18e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c190:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c192:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c196:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c19a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c19e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c1a2:	e7ef      	b.n	800c184 <_strtod_l+0xfc>
 800c1a4:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 800c3a0 <_strtod_l+0x318>
 800c1a8:	e7ec      	b.n	800c184 <_strtod_l+0xfc>
 800c1aa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c1ae:	f04f 3aff 	mov.w	sl, #4294967295
 800c1b2:	e7e7      	b.n	800c184 <_strtod_l+0xfc>
 800c1b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c1b6:	1c5a      	adds	r2, r3, #1
 800c1b8:	9219      	str	r2, [sp, #100]	; 0x64
 800c1ba:	785b      	ldrb	r3, [r3, #1]
 800c1bc:	2b30      	cmp	r3, #48	; 0x30
 800c1be:	d0f9      	beq.n	800c1b4 <_strtod_l+0x12c>
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d0a1      	beq.n	800c108 <_strtod_l+0x80>
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	9308      	str	r3, [sp, #32]
 800c1c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c1ca:	220a      	movs	r2, #10
 800c1cc:	930a      	str	r3, [sp, #40]	; 0x28
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	9305      	str	r3, [sp, #20]
 800c1d2:	9306      	str	r3, [sp, #24]
 800c1d4:	9304      	str	r3, [sp, #16]
 800c1d6:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c1d8:	7806      	ldrb	r6, [r0, #0]
 800c1da:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c1de:	b2d9      	uxtb	r1, r3
 800c1e0:	2909      	cmp	r1, #9
 800c1e2:	d979      	bls.n	800c2d8 <_strtod_l+0x250>
 800c1e4:	462a      	mov	r2, r5
 800c1e6:	6839      	ldr	r1, [r7, #0]
 800c1e8:	f002 f87e 	bl	800e2e8 <strncmp>
 800c1ec:	2800      	cmp	r0, #0
 800c1ee:	f000 8085 	beq.w	800c2fc <_strtod_l+0x274>
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	4633      	mov	r3, r6
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	4601      	mov	r1, r0
 800c1fa:	9d04      	ldr	r5, [sp, #16]
 800c1fc:	2b65      	cmp	r3, #101	; 0x65
 800c1fe:	d002      	beq.n	800c206 <_strtod_l+0x17e>
 800c200:	2b45      	cmp	r3, #69	; 0x45
 800c202:	f040 80ef 	bne.w	800c3e4 <_strtod_l+0x35c>
 800c206:	b925      	cbnz	r5, 800c212 <_strtod_l+0x18a>
 800c208:	b910      	cbnz	r0, 800c210 <_strtod_l+0x188>
 800c20a:	9b08      	ldr	r3, [sp, #32]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d099      	beq.n	800c144 <_strtod_l+0xbc>
 800c210:	2500      	movs	r5, #0
 800c212:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800c214:	1c63      	adds	r3, r4, #1
 800c216:	9319      	str	r3, [sp, #100]	; 0x64
 800c218:	7863      	ldrb	r3, [r4, #1]
 800c21a:	2b2b      	cmp	r3, #43	; 0x2b
 800c21c:	f000 80cf 	beq.w	800c3be <_strtod_l+0x336>
 800c220:	2b2d      	cmp	r3, #45	; 0x2d
 800c222:	f000 80d2 	beq.w	800c3ca <_strtod_l+0x342>
 800c226:	2600      	movs	r6, #0
 800c228:	9607      	str	r6, [sp, #28]
 800c22a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800c22e:	2e09      	cmp	r6, #9
 800c230:	f200 80d7 	bhi.w	800c3e2 <_strtod_l+0x35a>
 800c234:	2b30      	cmp	r3, #48	; 0x30
 800c236:	f000 80ca 	beq.w	800c3ce <_strtod_l+0x346>
 800c23a:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800c23e:	2e08      	cmp	r6, #8
 800c240:	f200 80d0 	bhi.w	800c3e4 <_strtod_l+0x35c>
 800c244:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800c248:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c24a:	f04f 0c0a 	mov.w	ip, #10
 800c24e:	461f      	mov	r7, r3
 800c250:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c252:	1c5e      	adds	r6, r3, #1
 800c254:	9619      	str	r6, [sp, #100]	; 0x64
 800c256:	785b      	ldrb	r3, [r3, #1]
 800c258:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 800c25c:	f1b9 0f09 	cmp.w	r9, #9
 800c260:	f240 80ba 	bls.w	800c3d8 <_strtod_l+0x350>
 800c264:	1bf6      	subs	r6, r6, r7
 800c266:	2e08      	cmp	r6, #8
 800c268:	f644 691f 	movw	r9, #19999	; 0x4e1f
 800c26c:	dc02      	bgt.n	800c274 <_strtod_l+0x1ec>
 800c26e:	45f1      	cmp	r9, lr
 800c270:	bfa8      	it	ge
 800c272:	46f1      	movge	r9, lr
 800c274:	9e07      	ldr	r6, [sp, #28]
 800c276:	b10e      	cbz	r6, 800c27c <_strtod_l+0x1f4>
 800c278:	f1c9 0900 	rsb	r9, r9, #0
 800c27c:	2d00      	cmp	r5, #0
 800c27e:	f040 80d7 	bne.w	800c430 <_strtod_l+0x3a8>
 800c282:	2800      	cmp	r0, #0
 800c284:	f47f af40 	bne.w	800c108 <_strtod_l+0x80>
 800c288:	9a08      	ldr	r2, [sp, #32]
 800c28a:	2a00      	cmp	r2, #0
 800c28c:	f47f af3c 	bne.w	800c108 <_strtod_l+0x80>
 800c290:	2900      	cmp	r1, #0
 800c292:	f47f af57 	bne.w	800c144 <_strtod_l+0xbc>
 800c296:	2b4e      	cmp	r3, #78	; 0x4e
 800c298:	f000 80ad 	beq.w	800c3f6 <_strtod_l+0x36e>
 800c29c:	f300 80a5 	bgt.w	800c3ea <_strtod_l+0x362>
 800c2a0:	2b49      	cmp	r3, #73	; 0x49
 800c2a2:	f47f af4f 	bne.w	800c144 <_strtod_l+0xbc>
 800c2a6:	493c      	ldr	r1, [pc, #240]	; (800c398 <_strtod_l+0x310>)
 800c2a8:	a819      	add	r0, sp, #100	; 0x64
 800c2aa:	f000 ffc5 	bl	800d238 <__match>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	f43f af48 	beq.w	800c144 <_strtod_l+0xbc>
 800c2b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c2b6:	4939      	ldr	r1, [pc, #228]	; (800c39c <_strtod_l+0x314>)
 800c2b8:	3b01      	subs	r3, #1
 800c2ba:	a819      	add	r0, sp, #100	; 0x64
 800c2bc:	9319      	str	r3, [sp, #100]	; 0x64
 800c2be:	f000 ffbb 	bl	800d238 <__match>
 800c2c2:	b910      	cbnz	r0, 800c2ca <_strtod_l+0x242>
 800c2c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	9319      	str	r3, [sp, #100]	; 0x64
 800c2ca:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 800c3a0 <_strtod_l+0x318>
 800c2ce:	f04f 0a00 	mov.w	sl, #0
 800c2d2:	e719      	b.n	800c108 <_strtod_l+0x80>
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	e776      	b.n	800c1c6 <_strtod_l+0x13e>
 800c2d8:	9904      	ldr	r1, [sp, #16]
 800c2da:	3001      	adds	r0, #1
 800c2dc:	2908      	cmp	r1, #8
 800c2de:	bfd5      	itete	le
 800c2e0:	9906      	ldrle	r1, [sp, #24]
 800c2e2:	9905      	ldrgt	r1, [sp, #20]
 800c2e4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c2e8:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c2ec:	bfd4      	ite	le
 800c2ee:	9306      	strle	r3, [sp, #24]
 800c2f0:	9305      	strgt	r3, [sp, #20]
 800c2f2:	9b04      	ldr	r3, [sp, #16]
 800c2f4:	9019      	str	r0, [sp, #100]	; 0x64
 800c2f6:	3301      	adds	r3, #1
 800c2f8:	9304      	str	r3, [sp, #16]
 800c2fa:	e76c      	b.n	800c1d6 <_strtod_l+0x14e>
 800c2fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c2fe:	195a      	adds	r2, r3, r5
 800c300:	9219      	str	r2, [sp, #100]	; 0x64
 800c302:	9a04      	ldr	r2, [sp, #16]
 800c304:	5d5b      	ldrb	r3, [r3, r5]
 800c306:	2a00      	cmp	r2, #0
 800c308:	d154      	bne.n	800c3b4 <_strtod_l+0x32c>
 800c30a:	4610      	mov	r0, r2
 800c30c:	2b30      	cmp	r3, #48	; 0x30
 800c30e:	d02a      	beq.n	800c366 <_strtod_l+0x2de>
 800c310:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800c314:	2a08      	cmp	r2, #8
 800c316:	f200 849d 	bhi.w	800cc54 <_strtod_l+0xbcc>
 800c31a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c31c:	920a      	str	r2, [sp, #40]	; 0x28
 800c31e:	4602      	mov	r2, r0
 800c320:	2000      	movs	r0, #0
 800c322:	4605      	mov	r5, r0
 800c324:	3b30      	subs	r3, #48	; 0x30
 800c326:	f100 0101 	add.w	r1, r0, #1
 800c32a:	d011      	beq.n	800c350 <_strtod_l+0x2c8>
 800c32c:	440a      	add	r2, r1
 800c32e:	260a      	movs	r6, #10
 800c330:	4629      	mov	r1, r5
 800c332:	eb00 0c05 	add.w	ip, r0, r5
 800c336:	4561      	cmp	r1, ip
 800c338:	d11b      	bne.n	800c372 <_strtod_l+0x2ea>
 800c33a:	4428      	add	r0, r5
 800c33c:	2808      	cmp	r0, #8
 800c33e:	f100 0501 	add.w	r5, r0, #1
 800c342:	dc2f      	bgt.n	800c3a4 <_strtod_l+0x31c>
 800c344:	210a      	movs	r1, #10
 800c346:	9806      	ldr	r0, [sp, #24]
 800c348:	fb01 3300 	mla	r3, r1, r0, r3
 800c34c:	9306      	str	r3, [sp, #24]
 800c34e:	2100      	movs	r1, #0
 800c350:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c352:	1c58      	adds	r0, r3, #1
 800c354:	9019      	str	r0, [sp, #100]	; 0x64
 800c356:	4608      	mov	r0, r1
 800c358:	785b      	ldrb	r3, [r3, #1]
 800c35a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c35e:	2909      	cmp	r1, #9
 800c360:	d9e0      	bls.n	800c324 <_strtod_l+0x29c>
 800c362:	2101      	movs	r1, #1
 800c364:	e74a      	b.n	800c1fc <_strtod_l+0x174>
 800c366:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c368:	3001      	adds	r0, #1
 800c36a:	1c5a      	adds	r2, r3, #1
 800c36c:	9219      	str	r2, [sp, #100]	; 0x64
 800c36e:	785b      	ldrb	r3, [r3, #1]
 800c370:	e7cc      	b.n	800c30c <_strtod_l+0x284>
 800c372:	3101      	adds	r1, #1
 800c374:	f101 3eff 	add.w	lr, r1, #4294967295
 800c378:	f1be 0f08 	cmp.w	lr, #8
 800c37c:	dc03      	bgt.n	800c386 <_strtod_l+0x2fe>
 800c37e:	9f06      	ldr	r7, [sp, #24]
 800c380:	4377      	muls	r7, r6
 800c382:	9706      	str	r7, [sp, #24]
 800c384:	e7d7      	b.n	800c336 <_strtod_l+0x2ae>
 800c386:	2910      	cmp	r1, #16
 800c388:	bfde      	ittt	le
 800c38a:	9f05      	ldrle	r7, [sp, #20]
 800c38c:	4377      	mulle	r7, r6
 800c38e:	9705      	strle	r7, [sp, #20]
 800c390:	e7d1      	b.n	800c336 <_strtod_l+0x2ae>
 800c392:	bf00      	nop
 800c394:	0800e9bc 	.word	0x0800e9bc
 800c398:	0800e9b0 	.word	0x0800e9b0
 800c39c:	0800e9b3 	.word	0x0800e9b3
 800c3a0:	7ff00000 	.word	0x7ff00000
 800c3a4:	2d10      	cmp	r5, #16
 800c3a6:	bfdf      	itttt	le
 800c3a8:	210a      	movle	r1, #10
 800c3aa:	9805      	ldrle	r0, [sp, #20]
 800c3ac:	fb01 3300 	mlale	r3, r1, r0, r3
 800c3b0:	9305      	strle	r3, [sp, #20]
 800c3b2:	e7cc      	b.n	800c34e <_strtod_l+0x2c6>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	9d04      	ldr	r5, [sp, #16]
 800c3b8:	e7cf      	b.n	800c35a <_strtod_l+0x2d2>
 800c3ba:	2101      	movs	r1, #1
 800c3bc:	e724      	b.n	800c208 <_strtod_l+0x180>
 800c3be:	2300      	movs	r3, #0
 800c3c0:	9307      	str	r3, [sp, #28]
 800c3c2:	1ca3      	adds	r3, r4, #2
 800c3c4:	9319      	str	r3, [sp, #100]	; 0x64
 800c3c6:	78a3      	ldrb	r3, [r4, #2]
 800c3c8:	e72f      	b.n	800c22a <_strtod_l+0x1a2>
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	e7f8      	b.n	800c3c0 <_strtod_l+0x338>
 800c3ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3d0:	1c5e      	adds	r6, r3, #1
 800c3d2:	9619      	str	r6, [sp, #100]	; 0x64
 800c3d4:	785b      	ldrb	r3, [r3, #1]
 800c3d6:	e72d      	b.n	800c234 <_strtod_l+0x1ac>
 800c3d8:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800c3dc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c3e0:	e736      	b.n	800c250 <_strtod_l+0x1c8>
 800c3e2:	9419      	str	r4, [sp, #100]	; 0x64
 800c3e4:	f04f 0900 	mov.w	r9, #0
 800c3e8:	e748      	b.n	800c27c <_strtod_l+0x1f4>
 800c3ea:	2b69      	cmp	r3, #105	; 0x69
 800c3ec:	f43f af5b 	beq.w	800c2a6 <_strtod_l+0x21e>
 800c3f0:	2b6e      	cmp	r3, #110	; 0x6e
 800c3f2:	f47f aea7 	bne.w	800c144 <_strtod_l+0xbc>
 800c3f6:	498c      	ldr	r1, [pc, #560]	; (800c628 <_strtod_l+0x5a0>)
 800c3f8:	a819      	add	r0, sp, #100	; 0x64
 800c3fa:	f000 ff1d 	bl	800d238 <__match>
 800c3fe:	2800      	cmp	r0, #0
 800c400:	f43f aea0 	beq.w	800c144 <_strtod_l+0xbc>
 800c404:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	2b28      	cmp	r3, #40	; 0x28
 800c40a:	d10e      	bne.n	800c42a <_strtod_l+0x3a2>
 800c40c:	aa1c      	add	r2, sp, #112	; 0x70
 800c40e:	4987      	ldr	r1, [pc, #540]	; (800c62c <_strtod_l+0x5a4>)
 800c410:	a819      	add	r0, sp, #100	; 0x64
 800c412:	f000 ff24 	bl	800d25e <__hexnan>
 800c416:	2805      	cmp	r0, #5
 800c418:	d107      	bne.n	800c42a <_strtod_l+0x3a2>
 800c41a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c41c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c420:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c424:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c428:	e66e      	b.n	800c108 <_strtod_l+0x80>
 800c42a:	f8df b210 	ldr.w	fp, [pc, #528]	; 800c63c <_strtod_l+0x5b4>
 800c42e:	e74e      	b.n	800c2ce <_strtod_l+0x246>
 800c430:	9b04      	ldr	r3, [sp, #16]
 800c432:	462c      	mov	r4, r5
 800c434:	2b00      	cmp	r3, #0
 800c436:	bf08      	it	eq
 800c438:	462b      	moveq	r3, r5
 800c43a:	2d10      	cmp	r5, #16
 800c43c:	bfa8      	it	ge
 800c43e:	2410      	movge	r4, #16
 800c440:	9806      	ldr	r0, [sp, #24]
 800c442:	eba9 0902 	sub.w	r9, r9, r2
 800c446:	9304      	str	r3, [sp, #16]
 800c448:	f7f3 ffd6 	bl	80003f8 <__aeabi_ui2d>
 800c44c:	2c09      	cmp	r4, #9
 800c44e:	4682      	mov	sl, r0
 800c450:	468b      	mov	fp, r1
 800c452:	dd13      	ble.n	800c47c <_strtod_l+0x3f4>
 800c454:	4b76      	ldr	r3, [pc, #472]	; (800c630 <_strtod_l+0x5a8>)
 800c456:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c45a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c45e:	f7f4 f841 	bl	80004e4 <__aeabi_dmul>
 800c462:	4606      	mov	r6, r0
 800c464:	9805      	ldr	r0, [sp, #20]
 800c466:	460f      	mov	r7, r1
 800c468:	f7f3 ffc6 	bl	80003f8 <__aeabi_ui2d>
 800c46c:	4602      	mov	r2, r0
 800c46e:	460b      	mov	r3, r1
 800c470:	4630      	mov	r0, r6
 800c472:	4639      	mov	r1, r7
 800c474:	f7f3 fe84 	bl	8000180 <__adddf3>
 800c478:	4682      	mov	sl, r0
 800c47a:	468b      	mov	fp, r1
 800c47c:	2d0f      	cmp	r5, #15
 800c47e:	dc36      	bgt.n	800c4ee <_strtod_l+0x466>
 800c480:	f1b9 0f00 	cmp.w	r9, #0
 800c484:	f43f ae40 	beq.w	800c108 <_strtod_l+0x80>
 800c488:	dd24      	ble.n	800c4d4 <_strtod_l+0x44c>
 800c48a:	f1b9 0f16 	cmp.w	r9, #22
 800c48e:	dc0b      	bgt.n	800c4a8 <_strtod_l+0x420>
 800c490:	4652      	mov	r2, sl
 800c492:	465b      	mov	r3, fp
 800c494:	4d66      	ldr	r5, [pc, #408]	; (800c630 <_strtod_l+0x5a8>)
 800c496:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 800c49a:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c49e:	f7f4 f821 	bl	80004e4 <__aeabi_dmul>
 800c4a2:	4682      	mov	sl, r0
 800c4a4:	468b      	mov	fp, r1
 800c4a6:	e62f      	b.n	800c108 <_strtod_l+0x80>
 800c4a8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c4ac:	4599      	cmp	r9, r3
 800c4ae:	dc1e      	bgt.n	800c4ee <_strtod_l+0x466>
 800c4b0:	4c5f      	ldr	r4, [pc, #380]	; (800c630 <_strtod_l+0x5a8>)
 800c4b2:	f1c5 050f 	rsb	r5, r5, #15
 800c4b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c4ba:	eba9 0505 	sub.w	r5, r9, r5
 800c4be:	4652      	mov	r2, sl
 800c4c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4c4:	465b      	mov	r3, fp
 800c4c6:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c4ca:	f7f4 f80b 	bl	80004e4 <__aeabi_dmul>
 800c4ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c4d2:	e7e4      	b.n	800c49e <_strtod_l+0x416>
 800c4d4:	f119 0f16 	cmn.w	r9, #22
 800c4d8:	db09      	blt.n	800c4ee <_strtod_l+0x466>
 800c4da:	4d55      	ldr	r5, [pc, #340]	; (800c630 <_strtod_l+0x5a8>)
 800c4dc:	4650      	mov	r0, sl
 800c4de:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 800c4e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4e6:	4659      	mov	r1, fp
 800c4e8:	f7f4 f926 	bl	8000738 <__aeabi_ddiv>
 800c4ec:	e7d9      	b.n	800c4a2 <_strtod_l+0x41a>
 800c4ee:	1b2c      	subs	r4, r5, r4
 800c4f0:	444c      	add	r4, r9
 800c4f2:	2c00      	cmp	r4, #0
 800c4f4:	dd73      	ble.n	800c5de <_strtod_l+0x556>
 800c4f6:	f014 030f 	ands.w	r3, r4, #15
 800c4fa:	d00a      	beq.n	800c512 <_strtod_l+0x48a>
 800c4fc:	494c      	ldr	r1, [pc, #304]	; (800c630 <_strtod_l+0x5a8>)
 800c4fe:	4652      	mov	r2, sl
 800c500:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c504:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c508:	465b      	mov	r3, fp
 800c50a:	f7f3 ffeb 	bl	80004e4 <__aeabi_dmul>
 800c50e:	4682      	mov	sl, r0
 800c510:	468b      	mov	fp, r1
 800c512:	f034 040f 	bics.w	r4, r4, #15
 800c516:	d054      	beq.n	800c5c2 <_strtod_l+0x53a>
 800c518:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800c51c:	dd27      	ble.n	800c56e <_strtod_l+0x4e6>
 800c51e:	f04f 0900 	mov.w	r9, #0
 800c522:	f8cd 9010 	str.w	r9, [sp, #16]
 800c526:	f8cd 901c 	str.w	r9, [sp, #28]
 800c52a:	f8cd 9018 	str.w	r9, [sp, #24]
 800c52e:	2322      	movs	r3, #34	; 0x22
 800c530:	f04f 0a00 	mov.w	sl, #0
 800c534:	f8df b108 	ldr.w	fp, [pc, #264]	; 800c640 <_strtod_l+0x5b8>
 800c538:	f8c8 3000 	str.w	r3, [r8]
 800c53c:	9b07      	ldr	r3, [sp, #28]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	f43f ade2 	beq.w	800c108 <_strtod_l+0x80>
 800c544:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c546:	4640      	mov	r0, r8
 800c548:	f000 ff6a 	bl	800d420 <_Bfree>
 800c54c:	9906      	ldr	r1, [sp, #24]
 800c54e:	4640      	mov	r0, r8
 800c550:	f000 ff66 	bl	800d420 <_Bfree>
 800c554:	9904      	ldr	r1, [sp, #16]
 800c556:	4640      	mov	r0, r8
 800c558:	f000 ff62 	bl	800d420 <_Bfree>
 800c55c:	9907      	ldr	r1, [sp, #28]
 800c55e:	4640      	mov	r0, r8
 800c560:	f000 ff5e 	bl	800d420 <_Bfree>
 800c564:	4649      	mov	r1, r9
 800c566:	4640      	mov	r0, r8
 800c568:	f000 ff5a 	bl	800d420 <_Bfree>
 800c56c:	e5cc      	b.n	800c108 <_strtod_l+0x80>
 800c56e:	2300      	movs	r3, #0
 800c570:	4650      	mov	r0, sl
 800c572:	4659      	mov	r1, fp
 800c574:	461f      	mov	r7, r3
 800c576:	4e2f      	ldr	r6, [pc, #188]	; (800c634 <_strtod_l+0x5ac>)
 800c578:	1124      	asrs	r4, r4, #4
 800c57a:	2c01      	cmp	r4, #1
 800c57c:	dc24      	bgt.n	800c5c8 <_strtod_l+0x540>
 800c57e:	b10b      	cbz	r3, 800c584 <_strtod_l+0x4fc>
 800c580:	4682      	mov	sl, r0
 800c582:	468b      	mov	fp, r1
 800c584:	4b2b      	ldr	r3, [pc, #172]	; (800c634 <_strtod_l+0x5ac>)
 800c586:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c58a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c58e:	4652      	mov	r2, sl
 800c590:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c594:	465b      	mov	r3, fp
 800c596:	f7f3 ffa5 	bl	80004e4 <__aeabi_dmul>
 800c59a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c59e:	468b      	mov	fp, r1
 800c5a0:	460a      	mov	r2, r1
 800c5a2:	0d1b      	lsrs	r3, r3, #20
 800c5a4:	4924      	ldr	r1, [pc, #144]	; (800c638 <_strtod_l+0x5b0>)
 800c5a6:	051b      	lsls	r3, r3, #20
 800c5a8:	428b      	cmp	r3, r1
 800c5aa:	4682      	mov	sl, r0
 800c5ac:	d8b7      	bhi.n	800c51e <_strtod_l+0x496>
 800c5ae:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c5b2:	428b      	cmp	r3, r1
 800c5b4:	bf86      	itte	hi
 800c5b6:	f04f 3aff 	movhi.w	sl, #4294967295
 800c5ba:	f8df b088 	ldrhi.w	fp, [pc, #136]	; 800c644 <_strtod_l+0x5bc>
 800c5be:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	9305      	str	r3, [sp, #20]
 800c5c6:	e070      	b.n	800c6aa <_strtod_l+0x622>
 800c5c8:	07e2      	lsls	r2, r4, #31
 800c5ca:	d504      	bpl.n	800c5d6 <_strtod_l+0x54e>
 800c5cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5d0:	f7f3 ff88 	bl	80004e4 <__aeabi_dmul>
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	3701      	adds	r7, #1
 800c5d8:	1064      	asrs	r4, r4, #1
 800c5da:	3608      	adds	r6, #8
 800c5dc:	e7cd      	b.n	800c57a <_strtod_l+0x4f2>
 800c5de:	d0f0      	beq.n	800c5c2 <_strtod_l+0x53a>
 800c5e0:	4264      	negs	r4, r4
 800c5e2:	f014 020f 	ands.w	r2, r4, #15
 800c5e6:	d00a      	beq.n	800c5fe <_strtod_l+0x576>
 800c5e8:	4b11      	ldr	r3, [pc, #68]	; (800c630 <_strtod_l+0x5a8>)
 800c5ea:	4650      	mov	r0, sl
 800c5ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5f0:	4659      	mov	r1, fp
 800c5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f6:	f7f4 f89f 	bl	8000738 <__aeabi_ddiv>
 800c5fa:	4682      	mov	sl, r0
 800c5fc:	468b      	mov	fp, r1
 800c5fe:	1124      	asrs	r4, r4, #4
 800c600:	d0df      	beq.n	800c5c2 <_strtod_l+0x53a>
 800c602:	2c1f      	cmp	r4, #31
 800c604:	dd20      	ble.n	800c648 <_strtod_l+0x5c0>
 800c606:	f04f 0900 	mov.w	r9, #0
 800c60a:	f8cd 9010 	str.w	r9, [sp, #16]
 800c60e:	f8cd 901c 	str.w	r9, [sp, #28]
 800c612:	f8cd 9018 	str.w	r9, [sp, #24]
 800c616:	2322      	movs	r3, #34	; 0x22
 800c618:	f04f 0a00 	mov.w	sl, #0
 800c61c:	f04f 0b00 	mov.w	fp, #0
 800c620:	f8c8 3000 	str.w	r3, [r8]
 800c624:	e78a      	b.n	800c53c <_strtod_l+0x4b4>
 800c626:	bf00      	nop
 800c628:	0800e9b9 	.word	0x0800e9b9
 800c62c:	0800e9d0 	.word	0x0800e9d0
 800c630:	0800ea48 	.word	0x0800ea48
 800c634:	0800ea20 	.word	0x0800ea20
 800c638:	7ca00000 	.word	0x7ca00000
 800c63c:	fff80000 	.word	0xfff80000
 800c640:	7ff00000 	.word	0x7ff00000
 800c644:	7fefffff 	.word	0x7fefffff
 800c648:	f014 0310 	ands.w	r3, r4, #16
 800c64c:	bf18      	it	ne
 800c64e:	236a      	movne	r3, #106	; 0x6a
 800c650:	4650      	mov	r0, sl
 800c652:	9305      	str	r3, [sp, #20]
 800c654:	4659      	mov	r1, fp
 800c656:	2300      	movs	r3, #0
 800c658:	4e9f      	ldr	r6, [pc, #636]	; (800c8d8 <_strtod_l+0x850>)
 800c65a:	2c00      	cmp	r4, #0
 800c65c:	f300 8109 	bgt.w	800c872 <_strtod_l+0x7ea>
 800c660:	b10b      	cbz	r3, 800c666 <_strtod_l+0x5de>
 800c662:	4682      	mov	sl, r0
 800c664:	468b      	mov	fp, r1
 800c666:	9b05      	ldr	r3, [sp, #20]
 800c668:	b1bb      	cbz	r3, 800c69a <_strtod_l+0x612>
 800c66a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800c66e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c672:	2b00      	cmp	r3, #0
 800c674:	4659      	mov	r1, fp
 800c676:	dd10      	ble.n	800c69a <_strtod_l+0x612>
 800c678:	2b1f      	cmp	r3, #31
 800c67a:	f340 8104 	ble.w	800c886 <_strtod_l+0x7fe>
 800c67e:	2b34      	cmp	r3, #52	; 0x34
 800c680:	bfd8      	it	le
 800c682:	f04f 32ff 	movle.w	r2, #4294967295
 800c686:	f04f 0a00 	mov.w	sl, #0
 800c68a:	bfcf      	iteee	gt
 800c68c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c690:	3b20      	suble	r3, #32
 800c692:	fa02 f303 	lslle.w	r3, r2, r3
 800c696:	ea03 0b01 	andle.w	fp, r3, r1
 800c69a:	2200      	movs	r2, #0
 800c69c:	2300      	movs	r3, #0
 800c69e:	4650      	mov	r0, sl
 800c6a0:	4659      	mov	r1, fp
 800c6a2:	f7f4 f987 	bl	80009b4 <__aeabi_dcmpeq>
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	d1ad      	bne.n	800c606 <_strtod_l+0x57e>
 800c6aa:	9b06      	ldr	r3, [sp, #24]
 800c6ac:	9a04      	ldr	r2, [sp, #16]
 800c6ae:	9300      	str	r3, [sp, #0]
 800c6b0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c6b2:	462b      	mov	r3, r5
 800c6b4:	4640      	mov	r0, r8
 800c6b6:	f000 ff05 	bl	800d4c4 <__s2b>
 800c6ba:	9007      	str	r0, [sp, #28]
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	f43f af2e 	beq.w	800c51e <_strtod_l+0x496>
 800c6c2:	f1b9 0f00 	cmp.w	r9, #0
 800c6c6:	f1c9 0300 	rsb	r3, r9, #0
 800c6ca:	bfa8      	it	ge
 800c6cc:	2300      	movge	r3, #0
 800c6ce:	930e      	str	r3, [sp, #56]	; 0x38
 800c6d0:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 800c6d4:	f04f 0900 	mov.w	r9, #0
 800c6d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6da:	f8cd 9010 	str.w	r9, [sp, #16]
 800c6de:	9b07      	ldr	r3, [sp, #28]
 800c6e0:	4640      	mov	r0, r8
 800c6e2:	6859      	ldr	r1, [r3, #4]
 800c6e4:	f000 fe68 	bl	800d3b8 <_Balloc>
 800c6e8:	9006      	str	r0, [sp, #24]
 800c6ea:	2800      	cmp	r0, #0
 800c6ec:	f43f af1f 	beq.w	800c52e <_strtod_l+0x4a6>
 800c6f0:	9b07      	ldr	r3, [sp, #28]
 800c6f2:	300c      	adds	r0, #12
 800c6f4:	691a      	ldr	r2, [r3, #16]
 800c6f6:	f103 010c 	add.w	r1, r3, #12
 800c6fa:	3202      	adds	r2, #2
 800c6fc:	0092      	lsls	r2, r2, #2
 800c6fe:	f7ff fc37 	bl	800bf70 <memcpy>
 800c702:	ab1c      	add	r3, sp, #112	; 0x70
 800c704:	9301      	str	r3, [sp, #4]
 800c706:	ab1b      	add	r3, sp, #108	; 0x6c
 800c708:	9300      	str	r3, [sp, #0]
 800c70a:	4652      	mov	r2, sl
 800c70c:	465b      	mov	r3, fp
 800c70e:	4640      	mov	r0, r8
 800c710:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800c714:	f001 f986 	bl	800da24 <__d2b>
 800c718:	901a      	str	r0, [sp, #104]	; 0x68
 800c71a:	2800      	cmp	r0, #0
 800c71c:	f43f af07 	beq.w	800c52e <_strtod_l+0x4a6>
 800c720:	2101      	movs	r1, #1
 800c722:	4640      	mov	r0, r8
 800c724:	f000 ff5a 	bl	800d5dc <__i2b>
 800c728:	9004      	str	r0, [sp, #16]
 800c72a:	4603      	mov	r3, r0
 800c72c:	2800      	cmp	r0, #0
 800c72e:	f43f aefe 	beq.w	800c52e <_strtod_l+0x4a6>
 800c732:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c734:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c736:	2d00      	cmp	r5, #0
 800c738:	bfab      	itete	ge
 800c73a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800c73c:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800c73e:	195e      	addge	r6, r3, r5
 800c740:	1b5c      	sublt	r4, r3, r5
 800c742:	9b05      	ldr	r3, [sp, #20]
 800c744:	bfa8      	it	ge
 800c746:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 800c748:	eba5 0503 	sub.w	r5, r5, r3
 800c74c:	4415      	add	r5, r2
 800c74e:	4b63      	ldr	r3, [pc, #396]	; (800c8dc <_strtod_l+0x854>)
 800c750:	f105 35ff 	add.w	r5, r5, #4294967295
 800c754:	bfb8      	it	lt
 800c756:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800c758:	429d      	cmp	r5, r3
 800c75a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c75e:	f280 80a4 	bge.w	800c8aa <_strtod_l+0x822>
 800c762:	1b5b      	subs	r3, r3, r5
 800c764:	2b1f      	cmp	r3, #31
 800c766:	eba2 0203 	sub.w	r2, r2, r3
 800c76a:	f04f 0701 	mov.w	r7, #1
 800c76e:	f300 8091 	bgt.w	800c894 <_strtod_l+0x80c>
 800c772:	2500      	movs	r5, #0
 800c774:	fa07 f303 	lsl.w	r3, r7, r3
 800c778:	9314      	str	r3, [sp, #80]	; 0x50
 800c77a:	18b7      	adds	r7, r6, r2
 800c77c:	9b05      	ldr	r3, [sp, #20]
 800c77e:	42be      	cmp	r6, r7
 800c780:	4414      	add	r4, r2
 800c782:	441c      	add	r4, r3
 800c784:	4633      	mov	r3, r6
 800c786:	bfa8      	it	ge
 800c788:	463b      	movge	r3, r7
 800c78a:	42a3      	cmp	r3, r4
 800c78c:	bfa8      	it	ge
 800c78e:	4623      	movge	r3, r4
 800c790:	2b00      	cmp	r3, #0
 800c792:	bfc2      	ittt	gt
 800c794:	1aff      	subgt	r7, r7, r3
 800c796:	1ae4      	subgt	r4, r4, r3
 800c798:	1af6      	subgt	r6, r6, r3
 800c79a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c79c:	b1bb      	cbz	r3, 800c7ce <_strtod_l+0x746>
 800c79e:	461a      	mov	r2, r3
 800c7a0:	9904      	ldr	r1, [sp, #16]
 800c7a2:	4640      	mov	r0, r8
 800c7a4:	f000 ffb0 	bl	800d708 <__pow5mult>
 800c7a8:	9004      	str	r0, [sp, #16]
 800c7aa:	2800      	cmp	r0, #0
 800c7ac:	f43f aebf 	beq.w	800c52e <_strtod_l+0x4a6>
 800c7b0:	4601      	mov	r1, r0
 800c7b2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c7b4:	4640      	mov	r0, r8
 800c7b6:	f000 ff1a 	bl	800d5ee <__multiply>
 800c7ba:	9008      	str	r0, [sp, #32]
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	f43f aeb6 	beq.w	800c52e <_strtod_l+0x4a6>
 800c7c2:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c7c4:	4640      	mov	r0, r8
 800c7c6:	f000 fe2b 	bl	800d420 <_Bfree>
 800c7ca:	9b08      	ldr	r3, [sp, #32]
 800c7cc:	931a      	str	r3, [sp, #104]	; 0x68
 800c7ce:	2f00      	cmp	r7, #0
 800c7d0:	dc6f      	bgt.n	800c8b2 <_strtod_l+0x82a>
 800c7d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d175      	bne.n	800c8c4 <_strtod_l+0x83c>
 800c7d8:	2c00      	cmp	r4, #0
 800c7da:	dd08      	ble.n	800c7ee <_strtod_l+0x766>
 800c7dc:	4622      	mov	r2, r4
 800c7de:	9906      	ldr	r1, [sp, #24]
 800c7e0:	4640      	mov	r0, r8
 800c7e2:	f000 ffdf 	bl	800d7a4 <__lshift>
 800c7e6:	9006      	str	r0, [sp, #24]
 800c7e8:	2800      	cmp	r0, #0
 800c7ea:	f43f aea0 	beq.w	800c52e <_strtod_l+0x4a6>
 800c7ee:	2e00      	cmp	r6, #0
 800c7f0:	dd08      	ble.n	800c804 <_strtod_l+0x77c>
 800c7f2:	4632      	mov	r2, r6
 800c7f4:	9904      	ldr	r1, [sp, #16]
 800c7f6:	4640      	mov	r0, r8
 800c7f8:	f000 ffd4 	bl	800d7a4 <__lshift>
 800c7fc:	9004      	str	r0, [sp, #16]
 800c7fe:	2800      	cmp	r0, #0
 800c800:	f43f ae95 	beq.w	800c52e <_strtod_l+0x4a6>
 800c804:	9a06      	ldr	r2, [sp, #24]
 800c806:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c808:	4640      	mov	r0, r8
 800c80a:	f001 f836 	bl	800d87a <__mdiff>
 800c80e:	4681      	mov	r9, r0
 800c810:	2800      	cmp	r0, #0
 800c812:	f43f ae8c 	beq.w	800c52e <_strtod_l+0x4a6>
 800c816:	2400      	movs	r4, #0
 800c818:	68c3      	ldr	r3, [r0, #12]
 800c81a:	9904      	ldr	r1, [sp, #16]
 800c81c:	60c4      	str	r4, [r0, #12]
 800c81e:	9308      	str	r3, [sp, #32]
 800c820:	f001 f811 	bl	800d846 <__mcmp>
 800c824:	42a0      	cmp	r0, r4
 800c826:	da5b      	bge.n	800c8e0 <_strtod_l+0x858>
 800c828:	9b08      	ldr	r3, [sp, #32]
 800c82a:	b9f3      	cbnz	r3, 800c86a <_strtod_l+0x7e2>
 800c82c:	f1ba 0f00 	cmp.w	sl, #0
 800c830:	d11b      	bne.n	800c86a <_strtod_l+0x7e2>
 800c832:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c836:	b9c3      	cbnz	r3, 800c86a <_strtod_l+0x7e2>
 800c838:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c83c:	0d1b      	lsrs	r3, r3, #20
 800c83e:	051b      	lsls	r3, r3, #20
 800c840:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c844:	d911      	bls.n	800c86a <_strtod_l+0x7e2>
 800c846:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800c84a:	b91b      	cbnz	r3, 800c854 <_strtod_l+0x7cc>
 800c84c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c850:	2b01      	cmp	r3, #1
 800c852:	dd0a      	ble.n	800c86a <_strtod_l+0x7e2>
 800c854:	4649      	mov	r1, r9
 800c856:	2201      	movs	r2, #1
 800c858:	4640      	mov	r0, r8
 800c85a:	f000 ffa3 	bl	800d7a4 <__lshift>
 800c85e:	9904      	ldr	r1, [sp, #16]
 800c860:	4681      	mov	r9, r0
 800c862:	f000 fff0 	bl	800d846 <__mcmp>
 800c866:	2800      	cmp	r0, #0
 800c868:	dc6b      	bgt.n	800c942 <_strtod_l+0x8ba>
 800c86a:	9b05      	ldr	r3, [sp, #20]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d175      	bne.n	800c95c <_strtod_l+0x8d4>
 800c870:	e668      	b.n	800c544 <_strtod_l+0x4bc>
 800c872:	07e2      	lsls	r2, r4, #31
 800c874:	d504      	bpl.n	800c880 <_strtod_l+0x7f8>
 800c876:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c87a:	f7f3 fe33 	bl	80004e4 <__aeabi_dmul>
 800c87e:	2301      	movs	r3, #1
 800c880:	1064      	asrs	r4, r4, #1
 800c882:	3608      	adds	r6, #8
 800c884:	e6e9      	b.n	800c65a <_strtod_l+0x5d2>
 800c886:	f04f 32ff 	mov.w	r2, #4294967295
 800c88a:	fa02 f303 	lsl.w	r3, r2, r3
 800c88e:	ea03 0a0a 	and.w	sl, r3, sl
 800c892:	e702      	b.n	800c69a <_strtod_l+0x612>
 800c894:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800c898:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800c89c:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800c8a0:	35e2      	adds	r5, #226	; 0xe2
 800c8a2:	fa07 f505 	lsl.w	r5, r7, r5
 800c8a6:	9714      	str	r7, [sp, #80]	; 0x50
 800c8a8:	e767      	b.n	800c77a <_strtod_l+0x6f2>
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	2500      	movs	r5, #0
 800c8ae:	9314      	str	r3, [sp, #80]	; 0x50
 800c8b0:	e763      	b.n	800c77a <_strtod_l+0x6f2>
 800c8b2:	463a      	mov	r2, r7
 800c8b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c8b6:	4640      	mov	r0, r8
 800c8b8:	f000 ff74 	bl	800d7a4 <__lshift>
 800c8bc:	901a      	str	r0, [sp, #104]	; 0x68
 800c8be:	2800      	cmp	r0, #0
 800c8c0:	d187      	bne.n	800c7d2 <_strtod_l+0x74a>
 800c8c2:	e634      	b.n	800c52e <_strtod_l+0x4a6>
 800c8c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c8c6:	9906      	ldr	r1, [sp, #24]
 800c8c8:	4640      	mov	r0, r8
 800c8ca:	f000 ff1d 	bl	800d708 <__pow5mult>
 800c8ce:	9006      	str	r0, [sp, #24]
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	d181      	bne.n	800c7d8 <_strtod_l+0x750>
 800c8d4:	e62b      	b.n	800c52e <_strtod_l+0x4a6>
 800c8d6:	bf00      	nop
 800c8d8:	0800e9e8 	.word	0x0800e9e8
 800c8dc:	fffffc02 	.word	0xfffffc02
 800c8e0:	f040 8086 	bne.w	800c9f0 <_strtod_l+0x968>
 800c8e4:	9a08      	ldr	r2, [sp, #32]
 800c8e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8ea:	b332      	cbz	r2, 800c93a <_strtod_l+0x8b2>
 800c8ec:	4aac      	ldr	r2, [pc, #688]	; (800cba0 <_strtod_l+0xb18>)
 800c8ee:	4659      	mov	r1, fp
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	d152      	bne.n	800c99a <_strtod_l+0x912>
 800c8f4:	9b05      	ldr	r3, [sp, #20]
 800c8f6:	4650      	mov	r0, sl
 800c8f8:	b1d3      	cbz	r3, 800c930 <_strtod_l+0x8a8>
 800c8fa:	4aaa      	ldr	r2, [pc, #680]	; (800cba4 <_strtod_l+0xb1c>)
 800c8fc:	f04f 34ff 	mov.w	r4, #4294967295
 800c900:	400a      	ands	r2, r1
 800c902:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c906:	d816      	bhi.n	800c936 <_strtod_l+0x8ae>
 800c908:	0d12      	lsrs	r2, r2, #20
 800c90a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c90e:	fa04 f303 	lsl.w	r3, r4, r3
 800c912:	4283      	cmp	r3, r0
 800c914:	d141      	bne.n	800c99a <_strtod_l+0x912>
 800c916:	4aa4      	ldr	r2, [pc, #656]	; (800cba8 <_strtod_l+0xb20>)
 800c918:	4291      	cmp	r1, r2
 800c91a:	d102      	bne.n	800c922 <_strtod_l+0x89a>
 800c91c:	3301      	adds	r3, #1
 800c91e:	f43f ae06 	beq.w	800c52e <_strtod_l+0x4a6>
 800c922:	4ba0      	ldr	r3, [pc, #640]	; (800cba4 <_strtod_l+0xb1c>)
 800c924:	f04f 0a00 	mov.w	sl, #0
 800c928:	400b      	ands	r3, r1
 800c92a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c92e:	e79c      	b.n	800c86a <_strtod_l+0x7e2>
 800c930:	f04f 33ff 	mov.w	r3, #4294967295
 800c934:	e7ed      	b.n	800c912 <_strtod_l+0x88a>
 800c936:	4623      	mov	r3, r4
 800c938:	e7eb      	b.n	800c912 <_strtod_l+0x88a>
 800c93a:	bb73      	cbnz	r3, 800c99a <_strtod_l+0x912>
 800c93c:	f1ba 0f00 	cmp.w	sl, #0
 800c940:	d12b      	bne.n	800c99a <_strtod_l+0x912>
 800c942:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c946:	9a05      	ldr	r2, [sp, #20]
 800c948:	0d1b      	lsrs	r3, r3, #20
 800c94a:	051b      	lsls	r3, r3, #20
 800c94c:	b1e2      	cbz	r2, 800c988 <_strtod_l+0x900>
 800c94e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c952:	dc19      	bgt.n	800c988 <_strtod_l+0x900>
 800c954:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800c958:	f77f ae5d 	ble.w	800c616 <_strtod_l+0x58e>
 800c95c:	4b93      	ldr	r3, [pc, #588]	; (800cbac <_strtod_l+0xb24>)
 800c95e:	4650      	mov	r0, sl
 800c960:	930d      	str	r3, [sp, #52]	; 0x34
 800c962:	2300      	movs	r3, #0
 800c964:	930c      	str	r3, [sp, #48]	; 0x30
 800c966:	4659      	mov	r1, fp
 800c968:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c96c:	f7f3 fdba 	bl	80004e4 <__aeabi_dmul>
 800c970:	4682      	mov	sl, r0
 800c972:	468b      	mov	fp, r1
 800c974:	2900      	cmp	r1, #0
 800c976:	f47f ade5 	bne.w	800c544 <_strtod_l+0x4bc>
 800c97a:	2800      	cmp	r0, #0
 800c97c:	f47f ade2 	bne.w	800c544 <_strtod_l+0x4bc>
 800c980:	2322      	movs	r3, #34	; 0x22
 800c982:	f8c8 3000 	str.w	r3, [r8]
 800c986:	e5dd      	b.n	800c544 <_strtod_l+0x4bc>
 800c988:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c98c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c990:	f04f 3aff 	mov.w	sl, #4294967295
 800c994:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c998:	e767      	b.n	800c86a <_strtod_l+0x7e2>
 800c99a:	b19d      	cbz	r5, 800c9c4 <_strtod_l+0x93c>
 800c99c:	ea15 0f0b 	tst.w	r5, fp
 800c9a0:	f43f af63 	beq.w	800c86a <_strtod_l+0x7e2>
 800c9a4:	9b08      	ldr	r3, [sp, #32]
 800c9a6:	9a05      	ldr	r2, [sp, #20]
 800c9a8:	4650      	mov	r0, sl
 800c9aa:	4659      	mov	r1, fp
 800c9ac:	b173      	cbz	r3, 800c9cc <_strtod_l+0x944>
 800c9ae:	f7ff fb49 	bl	800c044 <sulp>
 800c9b2:	4602      	mov	r2, r0
 800c9b4:	460b      	mov	r3, r1
 800c9b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c9ba:	f7f3 fbe1 	bl	8000180 <__adddf3>
 800c9be:	4682      	mov	sl, r0
 800c9c0:	468b      	mov	fp, r1
 800c9c2:	e752      	b.n	800c86a <_strtod_l+0x7e2>
 800c9c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c9c6:	ea13 0f0a 	tst.w	r3, sl
 800c9ca:	e7e9      	b.n	800c9a0 <_strtod_l+0x918>
 800c9cc:	f7ff fb3a 	bl	800c044 <sulp>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c9d8:	f7f3 fbd0 	bl	800017c <__aeabi_dsub>
 800c9dc:	2200      	movs	r2, #0
 800c9de:	2300      	movs	r3, #0
 800c9e0:	4682      	mov	sl, r0
 800c9e2:	468b      	mov	fp, r1
 800c9e4:	f7f3 ffe6 	bl	80009b4 <__aeabi_dcmpeq>
 800c9e8:	2800      	cmp	r0, #0
 800c9ea:	f47f ae14 	bne.w	800c616 <_strtod_l+0x58e>
 800c9ee:	e73c      	b.n	800c86a <_strtod_l+0x7e2>
 800c9f0:	9904      	ldr	r1, [sp, #16]
 800c9f2:	4648      	mov	r0, r9
 800c9f4:	f001 f865 	bl	800dac2 <__ratio>
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c9fe:	4606      	mov	r6, r0
 800ca00:	460f      	mov	r7, r1
 800ca02:	f7f3 ffeb 	bl	80009dc <__aeabi_dcmple>
 800ca06:	2800      	cmp	r0, #0
 800ca08:	d070      	beq.n	800caec <_strtod_l+0xa64>
 800ca0a:	9b08      	ldr	r3, [sp, #32]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d043      	beq.n	800ca98 <_strtod_l+0xa10>
 800ca10:	2600      	movs	r6, #0
 800ca12:	4f67      	ldr	r7, [pc, #412]	; (800cbb0 <_strtod_l+0xb28>)
 800ca14:	4d66      	ldr	r5, [pc, #408]	; (800cbb0 <_strtod_l+0xb28>)
 800ca16:	4b63      	ldr	r3, [pc, #396]	; (800cba4 <_strtod_l+0xb1c>)
 800ca18:	ea0b 0303 	and.w	r3, fp, r3
 800ca1c:	9314      	str	r3, [sp, #80]	; 0x50
 800ca1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ca20:	4b64      	ldr	r3, [pc, #400]	; (800cbb4 <_strtod_l+0xb2c>)
 800ca22:	429a      	cmp	r2, r3
 800ca24:	f040 80ce 	bne.w	800cbc4 <_strtod_l+0xb3c>
 800ca28:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ca2c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ca30:	4650      	mov	r0, sl
 800ca32:	4659      	mov	r1, fp
 800ca34:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ca38:	f000 ff7e 	bl	800d938 <__ulp>
 800ca3c:	4602      	mov	r2, r0
 800ca3e:	460b      	mov	r3, r1
 800ca40:	4630      	mov	r0, r6
 800ca42:	4639      	mov	r1, r7
 800ca44:	f7f3 fd4e 	bl	80004e4 <__aeabi_dmul>
 800ca48:	4652      	mov	r2, sl
 800ca4a:	465b      	mov	r3, fp
 800ca4c:	f7f3 fb98 	bl	8000180 <__adddf3>
 800ca50:	4a54      	ldr	r2, [pc, #336]	; (800cba4 <_strtod_l+0xb1c>)
 800ca52:	4b59      	ldr	r3, [pc, #356]	; (800cbb8 <_strtod_l+0xb30>)
 800ca54:	400a      	ands	r2, r1
 800ca56:	429a      	cmp	r2, r3
 800ca58:	4682      	mov	sl, r0
 800ca5a:	d95d      	bls.n	800cb18 <_strtod_l+0xa90>
 800ca5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca5e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d103      	bne.n	800ca6e <_strtod_l+0x9e6>
 800ca66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca68:	3301      	adds	r3, #1
 800ca6a:	f43f ad60 	beq.w	800c52e <_strtod_l+0x4a6>
 800ca6e:	f04f 3aff 	mov.w	sl, #4294967295
 800ca72:	f8df b134 	ldr.w	fp, [pc, #308]	; 800cba8 <_strtod_l+0xb20>
 800ca76:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ca78:	4640      	mov	r0, r8
 800ca7a:	f000 fcd1 	bl	800d420 <_Bfree>
 800ca7e:	9906      	ldr	r1, [sp, #24]
 800ca80:	4640      	mov	r0, r8
 800ca82:	f000 fccd 	bl	800d420 <_Bfree>
 800ca86:	9904      	ldr	r1, [sp, #16]
 800ca88:	4640      	mov	r0, r8
 800ca8a:	f000 fcc9 	bl	800d420 <_Bfree>
 800ca8e:	4649      	mov	r1, r9
 800ca90:	4640      	mov	r0, r8
 800ca92:	f000 fcc5 	bl	800d420 <_Bfree>
 800ca96:	e622      	b.n	800c6de <_strtod_l+0x656>
 800ca98:	f1ba 0f00 	cmp.w	sl, #0
 800ca9c:	d118      	bne.n	800cad0 <_strtod_l+0xa48>
 800ca9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800caa2:	b9e3      	cbnz	r3, 800cade <_strtod_l+0xa56>
 800caa4:	2200      	movs	r2, #0
 800caa6:	4b42      	ldr	r3, [pc, #264]	; (800cbb0 <_strtod_l+0xb28>)
 800caa8:	4630      	mov	r0, r6
 800caaa:	4639      	mov	r1, r7
 800caac:	f7f3 ff8c 	bl	80009c8 <__aeabi_dcmplt>
 800cab0:	b9c8      	cbnz	r0, 800cae6 <_strtod_l+0xa5e>
 800cab2:	2200      	movs	r2, #0
 800cab4:	4b41      	ldr	r3, [pc, #260]	; (800cbbc <_strtod_l+0xb34>)
 800cab6:	4630      	mov	r0, r6
 800cab8:	4639      	mov	r1, r7
 800caba:	f7f3 fd13 	bl	80004e4 <__aeabi_dmul>
 800cabe:	4604      	mov	r4, r0
 800cac0:	460d      	mov	r5, r1
 800cac2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800cac6:	9416      	str	r4, [sp, #88]	; 0x58
 800cac8:	9317      	str	r3, [sp, #92]	; 0x5c
 800caca:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800cace:	e7a2      	b.n	800ca16 <_strtod_l+0x98e>
 800cad0:	f1ba 0f01 	cmp.w	sl, #1
 800cad4:	d103      	bne.n	800cade <_strtod_l+0xa56>
 800cad6:	f1bb 0f00 	cmp.w	fp, #0
 800cada:	f43f ad9c 	beq.w	800c616 <_strtod_l+0x58e>
 800cade:	2600      	movs	r6, #0
 800cae0:	4f37      	ldr	r7, [pc, #220]	; (800cbc0 <_strtod_l+0xb38>)
 800cae2:	2400      	movs	r4, #0
 800cae4:	e796      	b.n	800ca14 <_strtod_l+0x98c>
 800cae6:	9c08      	ldr	r4, [sp, #32]
 800cae8:	4d34      	ldr	r5, [pc, #208]	; (800cbbc <_strtod_l+0xb34>)
 800caea:	e7ea      	b.n	800cac2 <_strtod_l+0xa3a>
 800caec:	4b33      	ldr	r3, [pc, #204]	; (800cbbc <_strtod_l+0xb34>)
 800caee:	2200      	movs	r2, #0
 800caf0:	4630      	mov	r0, r6
 800caf2:	4639      	mov	r1, r7
 800caf4:	f7f3 fcf6 	bl	80004e4 <__aeabi_dmul>
 800caf8:	9b08      	ldr	r3, [sp, #32]
 800cafa:	4604      	mov	r4, r0
 800cafc:	460d      	mov	r5, r1
 800cafe:	b933      	cbnz	r3, 800cb0e <_strtod_l+0xa86>
 800cb00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb04:	9010      	str	r0, [sp, #64]	; 0x40
 800cb06:	9311      	str	r3, [sp, #68]	; 0x44
 800cb08:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800cb0c:	e783      	b.n	800ca16 <_strtod_l+0x98e>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800cb16:	e7f7      	b.n	800cb08 <_strtod_l+0xa80>
 800cb18:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800cb1c:	9b05      	ldr	r3, [sp, #20]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d1a9      	bne.n	800ca76 <_strtod_l+0x9ee>
 800cb22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cb26:	0d1b      	lsrs	r3, r3, #20
 800cb28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb2a:	051b      	lsls	r3, r3, #20
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	465e      	mov	r6, fp
 800cb30:	d1a1      	bne.n	800ca76 <_strtod_l+0x9ee>
 800cb32:	4629      	mov	r1, r5
 800cb34:	4620      	mov	r0, r4
 800cb36:	f7f3 ff85 	bl	8000a44 <__aeabi_d2iz>
 800cb3a:	f7f3 fc6d 	bl	8000418 <__aeabi_i2d>
 800cb3e:	460b      	mov	r3, r1
 800cb40:	4602      	mov	r2, r0
 800cb42:	4629      	mov	r1, r5
 800cb44:	4620      	mov	r0, r4
 800cb46:	f7f3 fb19 	bl	800017c <__aeabi_dsub>
 800cb4a:	9b08      	ldr	r3, [sp, #32]
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	460d      	mov	r5, r1
 800cb50:	b933      	cbnz	r3, 800cb60 <_strtod_l+0xad8>
 800cb52:	f1ba 0f00 	cmp.w	sl, #0
 800cb56:	d103      	bne.n	800cb60 <_strtod_l+0xad8>
 800cb58:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cb5c:	2e00      	cmp	r6, #0
 800cb5e:	d06c      	beq.n	800cc3a <_strtod_l+0xbb2>
 800cb60:	a30b      	add	r3, pc, #44	; (adr r3, 800cb90 <_strtod_l+0xb08>)
 800cb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb66:	4620      	mov	r0, r4
 800cb68:	4629      	mov	r1, r5
 800cb6a:	f7f3 ff2d 	bl	80009c8 <__aeabi_dcmplt>
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	f47f ace8 	bne.w	800c544 <_strtod_l+0x4bc>
 800cb74:	a308      	add	r3, pc, #32	; (adr r3, 800cb98 <_strtod_l+0xb10>)
 800cb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	4629      	mov	r1, r5
 800cb7e:	f7f3 ff41 	bl	8000a04 <__aeabi_dcmpgt>
 800cb82:	2800      	cmp	r0, #0
 800cb84:	f43f af77 	beq.w	800ca76 <_strtod_l+0x9ee>
 800cb88:	e4dc      	b.n	800c544 <_strtod_l+0x4bc>
 800cb8a:	bf00      	nop
 800cb8c:	f3af 8000 	nop.w
 800cb90:	94a03595 	.word	0x94a03595
 800cb94:	3fdfffff 	.word	0x3fdfffff
 800cb98:	35afe535 	.word	0x35afe535
 800cb9c:	3fe00000 	.word	0x3fe00000
 800cba0:	000fffff 	.word	0x000fffff
 800cba4:	7ff00000 	.word	0x7ff00000
 800cba8:	7fefffff 	.word	0x7fefffff
 800cbac:	39500000 	.word	0x39500000
 800cbb0:	3ff00000 	.word	0x3ff00000
 800cbb4:	7fe00000 	.word	0x7fe00000
 800cbb8:	7c9fffff 	.word	0x7c9fffff
 800cbbc:	3fe00000 	.word	0x3fe00000
 800cbc0:	bff00000 	.word	0xbff00000
 800cbc4:	9b05      	ldr	r3, [sp, #20]
 800cbc6:	b313      	cbz	r3, 800cc0e <_strtod_l+0xb86>
 800cbc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cbca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cbce:	d81e      	bhi.n	800cc0e <_strtod_l+0xb86>
 800cbd0:	a325      	add	r3, pc, #148	; (adr r3, 800cc68 <_strtod_l+0xbe0>)
 800cbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	4629      	mov	r1, r5
 800cbda:	f7f3 feff 	bl	80009dc <__aeabi_dcmple>
 800cbde:	b190      	cbz	r0, 800cc06 <_strtod_l+0xb7e>
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	f7f3 ff56 	bl	8000a94 <__aeabi_d2uiz>
 800cbe8:	2800      	cmp	r0, #0
 800cbea:	bf08      	it	eq
 800cbec:	2001      	moveq	r0, #1
 800cbee:	f7f3 fc03 	bl	80003f8 <__aeabi_ui2d>
 800cbf2:	9b08      	ldr	r3, [sp, #32]
 800cbf4:	4604      	mov	r4, r0
 800cbf6:	460d      	mov	r5, r1
 800cbf8:	b9d3      	cbnz	r3, 800cc30 <_strtod_l+0xba8>
 800cbfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cbfe:	9012      	str	r0, [sp, #72]	; 0x48
 800cc00:	9313      	str	r3, [sp, #76]	; 0x4c
 800cc02:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800cc06:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cc08:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800cc0c:	1a9f      	subs	r7, r3, r2
 800cc0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cc12:	f000 fe91 	bl	800d938 <__ulp>
 800cc16:	4602      	mov	r2, r0
 800cc18:	460b      	mov	r3, r1
 800cc1a:	4630      	mov	r0, r6
 800cc1c:	4639      	mov	r1, r7
 800cc1e:	f7f3 fc61 	bl	80004e4 <__aeabi_dmul>
 800cc22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cc26:	f7f3 faab 	bl	8000180 <__adddf3>
 800cc2a:	4682      	mov	sl, r0
 800cc2c:	468b      	mov	fp, r1
 800cc2e:	e775      	b.n	800cb1c <_strtod_l+0xa94>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800cc38:	e7e3      	b.n	800cc02 <_strtod_l+0xb7a>
 800cc3a:	a30d      	add	r3, pc, #52	; (adr r3, 800cc70 <_strtod_l+0xbe8>)
 800cc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc40:	f7f3 fec2 	bl	80009c8 <__aeabi_dcmplt>
 800cc44:	e79d      	b.n	800cb82 <_strtod_l+0xafa>
 800cc46:	2300      	movs	r3, #0
 800cc48:	9309      	str	r3, [sp, #36]	; 0x24
 800cc4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc4c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800cc4e:	6013      	str	r3, [r2, #0]
 800cc50:	f7ff ba5e 	b.w	800c110 <_strtod_l+0x88>
 800cc54:	2b65      	cmp	r3, #101	; 0x65
 800cc56:	f04f 0200 	mov.w	r2, #0
 800cc5a:	f43f abae 	beq.w	800c3ba <_strtod_l+0x332>
 800cc5e:	4615      	mov	r5, r2
 800cc60:	2101      	movs	r1, #1
 800cc62:	f7ff bacd 	b.w	800c200 <_strtod_l+0x178>
 800cc66:	bf00      	nop
 800cc68:	ffc00000 	.word	0xffc00000
 800cc6c:	41dfffff 	.word	0x41dfffff
 800cc70:	94a03595 	.word	0x94a03595
 800cc74:	3fcfffff 	.word	0x3fcfffff

0800cc78 <strtod>:
 800cc78:	4b06      	ldr	r3, [pc, #24]	; (800cc94 <strtod+0x1c>)
 800cc7a:	b410      	push	{r4}
 800cc7c:	681c      	ldr	r4, [r3, #0]
 800cc7e:	4a06      	ldr	r2, [pc, #24]	; (800cc98 <strtod+0x20>)
 800cc80:	6a23      	ldr	r3, [r4, #32]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	bf08      	it	eq
 800cc86:	4613      	moveq	r3, r2
 800cc88:	460a      	mov	r2, r1
 800cc8a:	4601      	mov	r1, r0
 800cc8c:	4620      	mov	r0, r4
 800cc8e:	bc10      	pop	{r4}
 800cc90:	f7ff b9fa 	b.w	800c088 <_strtod_l>
 800cc94:	20000180 	.word	0x20000180
 800cc98:	200001e4 	.word	0x200001e4

0800cc9c <strtok>:
 800cc9c:	4b13      	ldr	r3, [pc, #76]	; (800ccec <strtok+0x50>)
 800cc9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cca2:	681d      	ldr	r5, [r3, #0]
 800cca4:	4606      	mov	r6, r0
 800cca6:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800cca8:	460f      	mov	r7, r1
 800ccaa:	b9b4      	cbnz	r4, 800ccda <strtok+0x3e>
 800ccac:	2050      	movs	r0, #80	; 0x50
 800ccae:	f000 fb69 	bl	800d384 <malloc>
 800ccb2:	65a8      	str	r0, [r5, #88]	; 0x58
 800ccb4:	6004      	str	r4, [r0, #0]
 800ccb6:	6044      	str	r4, [r0, #4]
 800ccb8:	6084      	str	r4, [r0, #8]
 800ccba:	60c4      	str	r4, [r0, #12]
 800ccbc:	6104      	str	r4, [r0, #16]
 800ccbe:	6144      	str	r4, [r0, #20]
 800ccc0:	6184      	str	r4, [r0, #24]
 800ccc2:	6284      	str	r4, [r0, #40]	; 0x28
 800ccc4:	62c4      	str	r4, [r0, #44]	; 0x2c
 800ccc6:	6304      	str	r4, [r0, #48]	; 0x30
 800ccc8:	6344      	str	r4, [r0, #52]	; 0x34
 800ccca:	6384      	str	r4, [r0, #56]	; 0x38
 800cccc:	63c4      	str	r4, [r0, #60]	; 0x3c
 800ccce:	6404      	str	r4, [r0, #64]	; 0x40
 800ccd0:	6444      	str	r4, [r0, #68]	; 0x44
 800ccd2:	6484      	str	r4, [r0, #72]	; 0x48
 800ccd4:	64c4      	str	r4, [r0, #76]	; 0x4c
 800ccd6:	7704      	strb	r4, [r0, #28]
 800ccd8:	6244      	str	r4, [r0, #36]	; 0x24
 800ccda:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800ccdc:	4639      	mov	r1, r7
 800ccde:	4630      	mov	r0, r6
 800cce0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cce4:	2301      	movs	r3, #1
 800cce6:	f000 b803 	b.w	800ccf0 <__strtok_r>
 800ccea:	bf00      	nop
 800ccec:	20000180 	.word	0x20000180

0800ccf0 <__strtok_r>:
 800ccf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccf2:	b918      	cbnz	r0, 800ccfc <__strtok_r+0xc>
 800ccf4:	6810      	ldr	r0, [r2, #0]
 800ccf6:	b908      	cbnz	r0, 800ccfc <__strtok_r+0xc>
 800ccf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccfa:	4620      	mov	r0, r4
 800ccfc:	4604      	mov	r4, r0
 800ccfe:	460f      	mov	r7, r1
 800cd00:	f814 5b01 	ldrb.w	r5, [r4], #1
 800cd04:	f817 6b01 	ldrb.w	r6, [r7], #1
 800cd08:	b91e      	cbnz	r6, 800cd12 <__strtok_r+0x22>
 800cd0a:	b965      	cbnz	r5, 800cd26 <__strtok_r+0x36>
 800cd0c:	6015      	str	r5, [r2, #0]
 800cd0e:	4628      	mov	r0, r5
 800cd10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd12:	42b5      	cmp	r5, r6
 800cd14:	d1f6      	bne.n	800cd04 <__strtok_r+0x14>
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d1ef      	bne.n	800ccfa <__strtok_r+0xa>
 800cd1a:	6014      	str	r4, [r2, #0]
 800cd1c:	7003      	strb	r3, [r0, #0]
 800cd1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd20:	461c      	mov	r4, r3
 800cd22:	e00c      	b.n	800cd3e <__strtok_r+0x4e>
 800cd24:	b915      	cbnz	r5, 800cd2c <__strtok_r+0x3c>
 800cd26:	460e      	mov	r6, r1
 800cd28:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd2c:	f816 5b01 	ldrb.w	r5, [r6], #1
 800cd30:	42ab      	cmp	r3, r5
 800cd32:	d1f7      	bne.n	800cd24 <__strtok_r+0x34>
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d0f3      	beq.n	800cd20 <__strtok_r+0x30>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	f804 3c01 	strb.w	r3, [r4, #-1]
 800cd3e:	6014      	str	r4, [r2, #0]
 800cd40:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cd42 <rshift>:
 800cd42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd44:	6906      	ldr	r6, [r0, #16]
 800cd46:	114b      	asrs	r3, r1, #5
 800cd48:	42b3      	cmp	r3, r6
 800cd4a:	f100 0514 	add.w	r5, r0, #20
 800cd4e:	da2b      	bge.n	800cda8 <rshift+0x66>
 800cd50:	f011 011f 	ands.w	r1, r1, #31
 800cd54:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800cd58:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800cd5c:	d108      	bne.n	800cd70 <rshift+0x2e>
 800cd5e:	4629      	mov	r1, r5
 800cd60:	42b2      	cmp	r2, r6
 800cd62:	460b      	mov	r3, r1
 800cd64:	d210      	bcs.n	800cd88 <rshift+0x46>
 800cd66:	f852 3b04 	ldr.w	r3, [r2], #4
 800cd6a:	f841 3b04 	str.w	r3, [r1], #4
 800cd6e:	e7f7      	b.n	800cd60 <rshift+0x1e>
 800cd70:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800cd74:	462b      	mov	r3, r5
 800cd76:	f1c1 0e20 	rsb	lr, r1, #32
 800cd7a:	3204      	adds	r2, #4
 800cd7c:	40cc      	lsrs	r4, r1
 800cd7e:	42b2      	cmp	r2, r6
 800cd80:	d308      	bcc.n	800cd94 <rshift+0x52>
 800cd82:	601c      	str	r4, [r3, #0]
 800cd84:	b104      	cbz	r4, 800cd88 <rshift+0x46>
 800cd86:	3304      	adds	r3, #4
 800cd88:	1b5b      	subs	r3, r3, r5
 800cd8a:	109b      	asrs	r3, r3, #2
 800cd8c:	6103      	str	r3, [r0, #16]
 800cd8e:	b903      	cbnz	r3, 800cd92 <rshift+0x50>
 800cd90:	6143      	str	r3, [r0, #20]
 800cd92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd94:	6817      	ldr	r7, [r2, #0]
 800cd96:	fa07 f70e 	lsl.w	r7, r7, lr
 800cd9a:	433c      	orrs	r4, r7
 800cd9c:	f843 4b04 	str.w	r4, [r3], #4
 800cda0:	f852 4b04 	ldr.w	r4, [r2], #4
 800cda4:	40cc      	lsrs	r4, r1
 800cda6:	e7ea      	b.n	800cd7e <rshift+0x3c>
 800cda8:	462b      	mov	r3, r5
 800cdaa:	e7ed      	b.n	800cd88 <rshift+0x46>

0800cdac <__hexdig_fun>:
 800cdac:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cdb0:	2b09      	cmp	r3, #9
 800cdb2:	d802      	bhi.n	800cdba <__hexdig_fun+0xe>
 800cdb4:	3820      	subs	r0, #32
 800cdb6:	b2c0      	uxtb	r0, r0
 800cdb8:	4770      	bx	lr
 800cdba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cdbe:	2b05      	cmp	r3, #5
 800cdc0:	d801      	bhi.n	800cdc6 <__hexdig_fun+0x1a>
 800cdc2:	3847      	subs	r0, #71	; 0x47
 800cdc4:	e7f7      	b.n	800cdb6 <__hexdig_fun+0xa>
 800cdc6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cdca:	2b05      	cmp	r3, #5
 800cdcc:	d801      	bhi.n	800cdd2 <__hexdig_fun+0x26>
 800cdce:	3827      	subs	r0, #39	; 0x27
 800cdd0:	e7f1      	b.n	800cdb6 <__hexdig_fun+0xa>
 800cdd2:	2000      	movs	r0, #0
 800cdd4:	4770      	bx	lr

0800cdd6 <__gethex>:
 800cdd6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdda:	b08b      	sub	sp, #44	; 0x2c
 800cddc:	9002      	str	r0, [sp, #8]
 800cdde:	9816      	ldr	r0, [sp, #88]	; 0x58
 800cde0:	468a      	mov	sl, r1
 800cde2:	4690      	mov	r8, r2
 800cde4:	9306      	str	r3, [sp, #24]
 800cde6:	f000 faca 	bl	800d37e <__localeconv_l>
 800cdea:	6803      	ldr	r3, [r0, #0]
 800cdec:	f04f 0b00 	mov.w	fp, #0
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	9303      	str	r3, [sp, #12]
 800cdf4:	f7f3 f9b6 	bl	8000164 <strlen>
 800cdf8:	9b03      	ldr	r3, [sp, #12]
 800cdfa:	9001      	str	r0, [sp, #4]
 800cdfc:	4403      	add	r3, r0
 800cdfe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ce02:	9307      	str	r3, [sp, #28]
 800ce04:	f8da 3000 	ldr.w	r3, [sl]
 800ce08:	3302      	adds	r3, #2
 800ce0a:	461f      	mov	r7, r3
 800ce0c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ce10:	2830      	cmp	r0, #48	; 0x30
 800ce12:	d06c      	beq.n	800ceee <__gethex+0x118>
 800ce14:	f7ff ffca 	bl	800cdac <__hexdig_fun>
 800ce18:	4604      	mov	r4, r0
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	d16a      	bne.n	800cef4 <__gethex+0x11e>
 800ce1e:	9a01      	ldr	r2, [sp, #4]
 800ce20:	9903      	ldr	r1, [sp, #12]
 800ce22:	4638      	mov	r0, r7
 800ce24:	f001 fa60 	bl	800e2e8 <strncmp>
 800ce28:	2800      	cmp	r0, #0
 800ce2a:	d166      	bne.n	800cefa <__gethex+0x124>
 800ce2c:	9b01      	ldr	r3, [sp, #4]
 800ce2e:	5cf8      	ldrb	r0, [r7, r3]
 800ce30:	18fe      	adds	r6, r7, r3
 800ce32:	f7ff ffbb 	bl	800cdac <__hexdig_fun>
 800ce36:	2800      	cmp	r0, #0
 800ce38:	d062      	beq.n	800cf00 <__gethex+0x12a>
 800ce3a:	4633      	mov	r3, r6
 800ce3c:	7818      	ldrb	r0, [r3, #0]
 800ce3e:	461f      	mov	r7, r3
 800ce40:	2830      	cmp	r0, #48	; 0x30
 800ce42:	f103 0301 	add.w	r3, r3, #1
 800ce46:	d0f9      	beq.n	800ce3c <__gethex+0x66>
 800ce48:	f7ff ffb0 	bl	800cdac <__hexdig_fun>
 800ce4c:	fab0 f580 	clz	r5, r0
 800ce50:	4634      	mov	r4, r6
 800ce52:	f04f 0b01 	mov.w	fp, #1
 800ce56:	096d      	lsrs	r5, r5, #5
 800ce58:	463a      	mov	r2, r7
 800ce5a:	4616      	mov	r6, r2
 800ce5c:	7830      	ldrb	r0, [r6, #0]
 800ce5e:	3201      	adds	r2, #1
 800ce60:	f7ff ffa4 	bl	800cdac <__hexdig_fun>
 800ce64:	2800      	cmp	r0, #0
 800ce66:	d1f8      	bne.n	800ce5a <__gethex+0x84>
 800ce68:	9a01      	ldr	r2, [sp, #4]
 800ce6a:	9903      	ldr	r1, [sp, #12]
 800ce6c:	4630      	mov	r0, r6
 800ce6e:	f001 fa3b 	bl	800e2e8 <strncmp>
 800ce72:	b950      	cbnz	r0, 800ce8a <__gethex+0xb4>
 800ce74:	b954      	cbnz	r4, 800ce8c <__gethex+0xb6>
 800ce76:	9b01      	ldr	r3, [sp, #4]
 800ce78:	18f4      	adds	r4, r6, r3
 800ce7a:	4622      	mov	r2, r4
 800ce7c:	4616      	mov	r6, r2
 800ce7e:	7830      	ldrb	r0, [r6, #0]
 800ce80:	3201      	adds	r2, #1
 800ce82:	f7ff ff93 	bl	800cdac <__hexdig_fun>
 800ce86:	2800      	cmp	r0, #0
 800ce88:	d1f8      	bne.n	800ce7c <__gethex+0xa6>
 800ce8a:	b10c      	cbz	r4, 800ce90 <__gethex+0xba>
 800ce8c:	1ba4      	subs	r4, r4, r6
 800ce8e:	00a4      	lsls	r4, r4, #2
 800ce90:	7833      	ldrb	r3, [r6, #0]
 800ce92:	2b50      	cmp	r3, #80	; 0x50
 800ce94:	d001      	beq.n	800ce9a <__gethex+0xc4>
 800ce96:	2b70      	cmp	r3, #112	; 0x70
 800ce98:	d140      	bne.n	800cf1c <__gethex+0x146>
 800ce9a:	7873      	ldrb	r3, [r6, #1]
 800ce9c:	2b2b      	cmp	r3, #43	; 0x2b
 800ce9e:	d035      	beq.n	800cf0c <__gethex+0x136>
 800cea0:	2b2d      	cmp	r3, #45	; 0x2d
 800cea2:	d02f      	beq.n	800cf04 <__gethex+0x12e>
 800cea4:	f04f 0900 	mov.w	r9, #0
 800cea8:	1c71      	adds	r1, r6, #1
 800ceaa:	7808      	ldrb	r0, [r1, #0]
 800ceac:	f7ff ff7e 	bl	800cdac <__hexdig_fun>
 800ceb0:	1e43      	subs	r3, r0, #1
 800ceb2:	b2db      	uxtb	r3, r3
 800ceb4:	2b18      	cmp	r3, #24
 800ceb6:	d831      	bhi.n	800cf1c <__gethex+0x146>
 800ceb8:	f1a0 0210 	sub.w	r2, r0, #16
 800cebc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cec0:	f7ff ff74 	bl	800cdac <__hexdig_fun>
 800cec4:	1e43      	subs	r3, r0, #1
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	2b18      	cmp	r3, #24
 800ceca:	d922      	bls.n	800cf12 <__gethex+0x13c>
 800cecc:	f1b9 0f00 	cmp.w	r9, #0
 800ced0:	d000      	beq.n	800ced4 <__gethex+0xfe>
 800ced2:	4252      	negs	r2, r2
 800ced4:	4414      	add	r4, r2
 800ced6:	f8ca 1000 	str.w	r1, [sl]
 800ceda:	b30d      	cbz	r5, 800cf20 <__gethex+0x14a>
 800cedc:	f1bb 0f00 	cmp.w	fp, #0
 800cee0:	bf14      	ite	ne
 800cee2:	2700      	movne	r7, #0
 800cee4:	2706      	moveq	r7, #6
 800cee6:	4638      	mov	r0, r7
 800cee8:	b00b      	add	sp, #44	; 0x2c
 800ceea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceee:	f10b 0b01 	add.w	fp, fp, #1
 800cef2:	e78a      	b.n	800ce0a <__gethex+0x34>
 800cef4:	2500      	movs	r5, #0
 800cef6:	462c      	mov	r4, r5
 800cef8:	e7ae      	b.n	800ce58 <__gethex+0x82>
 800cefa:	463e      	mov	r6, r7
 800cefc:	2501      	movs	r5, #1
 800cefe:	e7c7      	b.n	800ce90 <__gethex+0xba>
 800cf00:	4604      	mov	r4, r0
 800cf02:	e7fb      	b.n	800cefc <__gethex+0x126>
 800cf04:	f04f 0901 	mov.w	r9, #1
 800cf08:	1cb1      	adds	r1, r6, #2
 800cf0a:	e7ce      	b.n	800ceaa <__gethex+0xd4>
 800cf0c:	f04f 0900 	mov.w	r9, #0
 800cf10:	e7fa      	b.n	800cf08 <__gethex+0x132>
 800cf12:	230a      	movs	r3, #10
 800cf14:	fb03 0202 	mla	r2, r3, r2, r0
 800cf18:	3a10      	subs	r2, #16
 800cf1a:	e7cf      	b.n	800cebc <__gethex+0xe6>
 800cf1c:	4631      	mov	r1, r6
 800cf1e:	e7da      	b.n	800ced6 <__gethex+0x100>
 800cf20:	4629      	mov	r1, r5
 800cf22:	1bf3      	subs	r3, r6, r7
 800cf24:	3b01      	subs	r3, #1
 800cf26:	2b07      	cmp	r3, #7
 800cf28:	dc49      	bgt.n	800cfbe <__gethex+0x1e8>
 800cf2a:	9802      	ldr	r0, [sp, #8]
 800cf2c:	f000 fa44 	bl	800d3b8 <_Balloc>
 800cf30:	f04f 0b00 	mov.w	fp, #0
 800cf34:	4605      	mov	r5, r0
 800cf36:	46da      	mov	sl, fp
 800cf38:	9b01      	ldr	r3, [sp, #4]
 800cf3a:	f100 0914 	add.w	r9, r0, #20
 800cf3e:	f1c3 0301 	rsb	r3, r3, #1
 800cf42:	f8cd 9010 	str.w	r9, [sp, #16]
 800cf46:	9308      	str	r3, [sp, #32]
 800cf48:	42b7      	cmp	r7, r6
 800cf4a:	d33b      	bcc.n	800cfc4 <__gethex+0x1ee>
 800cf4c:	9804      	ldr	r0, [sp, #16]
 800cf4e:	f840 ab04 	str.w	sl, [r0], #4
 800cf52:	eba0 0009 	sub.w	r0, r0, r9
 800cf56:	1080      	asrs	r0, r0, #2
 800cf58:	6128      	str	r0, [r5, #16]
 800cf5a:	0147      	lsls	r7, r0, #5
 800cf5c:	4650      	mov	r0, sl
 800cf5e:	f000 faef 	bl	800d540 <__hi0bits>
 800cf62:	f8d8 6000 	ldr.w	r6, [r8]
 800cf66:	1a3f      	subs	r7, r7, r0
 800cf68:	42b7      	cmp	r7, r6
 800cf6a:	dd64      	ble.n	800d036 <__gethex+0x260>
 800cf6c:	1bbf      	subs	r7, r7, r6
 800cf6e:	4639      	mov	r1, r7
 800cf70:	4628      	mov	r0, r5
 800cf72:	f000 fde8 	bl	800db46 <__any_on>
 800cf76:	4682      	mov	sl, r0
 800cf78:	b178      	cbz	r0, 800cf9a <__gethex+0x1c4>
 800cf7a:	f04f 0a01 	mov.w	sl, #1
 800cf7e:	1e7b      	subs	r3, r7, #1
 800cf80:	1159      	asrs	r1, r3, #5
 800cf82:	f003 021f 	and.w	r2, r3, #31
 800cf86:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cf8a:	fa0a f202 	lsl.w	r2, sl, r2
 800cf8e:	420a      	tst	r2, r1
 800cf90:	d003      	beq.n	800cf9a <__gethex+0x1c4>
 800cf92:	4553      	cmp	r3, sl
 800cf94:	dc46      	bgt.n	800d024 <__gethex+0x24e>
 800cf96:	f04f 0a02 	mov.w	sl, #2
 800cf9a:	4639      	mov	r1, r7
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	f7ff fed0 	bl	800cd42 <rshift>
 800cfa2:	443c      	add	r4, r7
 800cfa4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cfa8:	429c      	cmp	r4, r3
 800cfaa:	dd52      	ble.n	800d052 <__gethex+0x27c>
 800cfac:	4629      	mov	r1, r5
 800cfae:	9802      	ldr	r0, [sp, #8]
 800cfb0:	f000 fa36 	bl	800d420 <_Bfree>
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cfb8:	27a3      	movs	r7, #163	; 0xa3
 800cfba:	6013      	str	r3, [r2, #0]
 800cfbc:	e793      	b.n	800cee6 <__gethex+0x110>
 800cfbe:	3101      	adds	r1, #1
 800cfc0:	105b      	asrs	r3, r3, #1
 800cfc2:	e7b0      	b.n	800cf26 <__gethex+0x150>
 800cfc4:	1e73      	subs	r3, r6, #1
 800cfc6:	9305      	str	r3, [sp, #20]
 800cfc8:	9a07      	ldr	r2, [sp, #28]
 800cfca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d018      	beq.n	800d004 <__gethex+0x22e>
 800cfd2:	f1bb 0f20 	cmp.w	fp, #32
 800cfd6:	d107      	bne.n	800cfe8 <__gethex+0x212>
 800cfd8:	9b04      	ldr	r3, [sp, #16]
 800cfda:	f8c3 a000 	str.w	sl, [r3]
 800cfde:	f04f 0a00 	mov.w	sl, #0
 800cfe2:	46d3      	mov	fp, sl
 800cfe4:	3304      	adds	r3, #4
 800cfe6:	9304      	str	r3, [sp, #16]
 800cfe8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cfec:	f7ff fede 	bl	800cdac <__hexdig_fun>
 800cff0:	f000 000f 	and.w	r0, r0, #15
 800cff4:	fa00 f00b 	lsl.w	r0, r0, fp
 800cff8:	ea4a 0a00 	orr.w	sl, sl, r0
 800cffc:	f10b 0b04 	add.w	fp, fp, #4
 800d000:	9b05      	ldr	r3, [sp, #20]
 800d002:	e00d      	b.n	800d020 <__gethex+0x24a>
 800d004:	9b05      	ldr	r3, [sp, #20]
 800d006:	9a08      	ldr	r2, [sp, #32]
 800d008:	4413      	add	r3, r2
 800d00a:	429f      	cmp	r7, r3
 800d00c:	d8e1      	bhi.n	800cfd2 <__gethex+0x1fc>
 800d00e:	4618      	mov	r0, r3
 800d010:	9a01      	ldr	r2, [sp, #4]
 800d012:	9903      	ldr	r1, [sp, #12]
 800d014:	9309      	str	r3, [sp, #36]	; 0x24
 800d016:	f001 f967 	bl	800e2e8 <strncmp>
 800d01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d01c:	2800      	cmp	r0, #0
 800d01e:	d1d8      	bne.n	800cfd2 <__gethex+0x1fc>
 800d020:	461e      	mov	r6, r3
 800d022:	e791      	b.n	800cf48 <__gethex+0x172>
 800d024:	1eb9      	subs	r1, r7, #2
 800d026:	4628      	mov	r0, r5
 800d028:	f000 fd8d 	bl	800db46 <__any_on>
 800d02c:	2800      	cmp	r0, #0
 800d02e:	d0b2      	beq.n	800cf96 <__gethex+0x1c0>
 800d030:	f04f 0a03 	mov.w	sl, #3
 800d034:	e7b1      	b.n	800cf9a <__gethex+0x1c4>
 800d036:	da09      	bge.n	800d04c <__gethex+0x276>
 800d038:	1bf7      	subs	r7, r6, r7
 800d03a:	4629      	mov	r1, r5
 800d03c:	463a      	mov	r2, r7
 800d03e:	9802      	ldr	r0, [sp, #8]
 800d040:	f000 fbb0 	bl	800d7a4 <__lshift>
 800d044:	4605      	mov	r5, r0
 800d046:	1be4      	subs	r4, r4, r7
 800d048:	f100 0914 	add.w	r9, r0, #20
 800d04c:	f04f 0a00 	mov.w	sl, #0
 800d050:	e7a8      	b.n	800cfa4 <__gethex+0x1ce>
 800d052:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d056:	4284      	cmp	r4, r0
 800d058:	da6b      	bge.n	800d132 <__gethex+0x35c>
 800d05a:	1b04      	subs	r4, r0, r4
 800d05c:	42a6      	cmp	r6, r4
 800d05e:	dc2e      	bgt.n	800d0be <__gethex+0x2e8>
 800d060:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d064:	2b02      	cmp	r3, #2
 800d066:	d022      	beq.n	800d0ae <__gethex+0x2d8>
 800d068:	2b03      	cmp	r3, #3
 800d06a:	d024      	beq.n	800d0b6 <__gethex+0x2e0>
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	d115      	bne.n	800d09c <__gethex+0x2c6>
 800d070:	42a6      	cmp	r6, r4
 800d072:	d113      	bne.n	800d09c <__gethex+0x2c6>
 800d074:	2e01      	cmp	r6, #1
 800d076:	dc0b      	bgt.n	800d090 <__gethex+0x2ba>
 800d078:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d07c:	9a06      	ldr	r2, [sp, #24]
 800d07e:	2762      	movs	r7, #98	; 0x62
 800d080:	6013      	str	r3, [r2, #0]
 800d082:	2301      	movs	r3, #1
 800d084:	612b      	str	r3, [r5, #16]
 800d086:	f8c9 3000 	str.w	r3, [r9]
 800d08a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d08c:	601d      	str	r5, [r3, #0]
 800d08e:	e72a      	b.n	800cee6 <__gethex+0x110>
 800d090:	1e71      	subs	r1, r6, #1
 800d092:	4628      	mov	r0, r5
 800d094:	f000 fd57 	bl	800db46 <__any_on>
 800d098:	2800      	cmp	r0, #0
 800d09a:	d1ed      	bne.n	800d078 <__gethex+0x2a2>
 800d09c:	4629      	mov	r1, r5
 800d09e:	9802      	ldr	r0, [sp, #8]
 800d0a0:	f000 f9be 	bl	800d420 <_Bfree>
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0a8:	2750      	movs	r7, #80	; 0x50
 800d0aa:	6013      	str	r3, [r2, #0]
 800d0ac:	e71b      	b.n	800cee6 <__gethex+0x110>
 800d0ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d0e1      	beq.n	800d078 <__gethex+0x2a2>
 800d0b4:	e7f2      	b.n	800d09c <__gethex+0x2c6>
 800d0b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d1dd      	bne.n	800d078 <__gethex+0x2a2>
 800d0bc:	e7ee      	b.n	800d09c <__gethex+0x2c6>
 800d0be:	1e67      	subs	r7, r4, #1
 800d0c0:	f1ba 0f00 	cmp.w	sl, #0
 800d0c4:	d132      	bne.n	800d12c <__gethex+0x356>
 800d0c6:	b127      	cbz	r7, 800d0d2 <__gethex+0x2fc>
 800d0c8:	4639      	mov	r1, r7
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	f000 fd3b 	bl	800db46 <__any_on>
 800d0d0:	4682      	mov	sl, r0
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	117a      	asrs	r2, r7, #5
 800d0d6:	f007 071f 	and.w	r7, r7, #31
 800d0da:	fa03 f707 	lsl.w	r7, r3, r7
 800d0de:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800d0e2:	4621      	mov	r1, r4
 800d0e4:	421f      	tst	r7, r3
 800d0e6:	f04f 0702 	mov.w	r7, #2
 800d0ea:	4628      	mov	r0, r5
 800d0ec:	bf18      	it	ne
 800d0ee:	f04a 0a02 	orrne.w	sl, sl, #2
 800d0f2:	1b36      	subs	r6, r6, r4
 800d0f4:	f7ff fe25 	bl	800cd42 <rshift>
 800d0f8:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d0fc:	f1ba 0f00 	cmp.w	sl, #0
 800d100:	d045      	beq.n	800d18e <__gethex+0x3b8>
 800d102:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d106:	2b02      	cmp	r3, #2
 800d108:	d015      	beq.n	800d136 <__gethex+0x360>
 800d10a:	2b03      	cmp	r3, #3
 800d10c:	d017      	beq.n	800d13e <__gethex+0x368>
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d109      	bne.n	800d126 <__gethex+0x350>
 800d112:	f01a 0f02 	tst.w	sl, #2
 800d116:	d006      	beq.n	800d126 <__gethex+0x350>
 800d118:	f8d9 3000 	ldr.w	r3, [r9]
 800d11c:	ea4a 0a03 	orr.w	sl, sl, r3
 800d120:	f01a 0f01 	tst.w	sl, #1
 800d124:	d10e      	bne.n	800d144 <__gethex+0x36e>
 800d126:	f047 0710 	orr.w	r7, r7, #16
 800d12a:	e030      	b.n	800d18e <__gethex+0x3b8>
 800d12c:	f04f 0a01 	mov.w	sl, #1
 800d130:	e7cf      	b.n	800d0d2 <__gethex+0x2fc>
 800d132:	2701      	movs	r7, #1
 800d134:	e7e2      	b.n	800d0fc <__gethex+0x326>
 800d136:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d138:	f1c3 0301 	rsb	r3, r3, #1
 800d13c:	9315      	str	r3, [sp, #84]	; 0x54
 800d13e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d140:	2b00      	cmp	r3, #0
 800d142:	d0f0      	beq.n	800d126 <__gethex+0x350>
 800d144:	2000      	movs	r0, #0
 800d146:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800d14a:	f105 0314 	add.w	r3, r5, #20
 800d14e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800d152:	eb03 010a 	add.w	r1, r3, sl
 800d156:	681a      	ldr	r2, [r3, #0]
 800d158:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d15c:	d01c      	beq.n	800d198 <__gethex+0x3c2>
 800d15e:	3201      	adds	r2, #1
 800d160:	601a      	str	r2, [r3, #0]
 800d162:	2f02      	cmp	r7, #2
 800d164:	f105 0314 	add.w	r3, r5, #20
 800d168:	d138      	bne.n	800d1dc <__gethex+0x406>
 800d16a:	f8d8 2000 	ldr.w	r2, [r8]
 800d16e:	3a01      	subs	r2, #1
 800d170:	4296      	cmp	r6, r2
 800d172:	d10a      	bne.n	800d18a <__gethex+0x3b4>
 800d174:	2201      	movs	r2, #1
 800d176:	1171      	asrs	r1, r6, #5
 800d178:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d17c:	f006 061f 	and.w	r6, r6, #31
 800d180:	fa02 f606 	lsl.w	r6, r2, r6
 800d184:	421e      	tst	r6, r3
 800d186:	bf18      	it	ne
 800d188:	4617      	movne	r7, r2
 800d18a:	f047 0720 	orr.w	r7, r7, #32
 800d18e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d190:	601d      	str	r5, [r3, #0]
 800d192:	9b06      	ldr	r3, [sp, #24]
 800d194:	601c      	str	r4, [r3, #0]
 800d196:	e6a6      	b.n	800cee6 <__gethex+0x110>
 800d198:	f843 0b04 	str.w	r0, [r3], #4
 800d19c:	4299      	cmp	r1, r3
 800d19e:	d8da      	bhi.n	800d156 <__gethex+0x380>
 800d1a0:	68ab      	ldr	r3, [r5, #8]
 800d1a2:	4599      	cmp	r9, r3
 800d1a4:	db12      	blt.n	800d1cc <__gethex+0x3f6>
 800d1a6:	6869      	ldr	r1, [r5, #4]
 800d1a8:	9802      	ldr	r0, [sp, #8]
 800d1aa:	3101      	adds	r1, #1
 800d1ac:	f000 f904 	bl	800d3b8 <_Balloc>
 800d1b0:	4683      	mov	fp, r0
 800d1b2:	692a      	ldr	r2, [r5, #16]
 800d1b4:	f105 010c 	add.w	r1, r5, #12
 800d1b8:	3202      	adds	r2, #2
 800d1ba:	0092      	lsls	r2, r2, #2
 800d1bc:	300c      	adds	r0, #12
 800d1be:	f7fe fed7 	bl	800bf70 <memcpy>
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	9802      	ldr	r0, [sp, #8]
 800d1c6:	f000 f92b 	bl	800d420 <_Bfree>
 800d1ca:	465d      	mov	r5, fp
 800d1cc:	692b      	ldr	r3, [r5, #16]
 800d1ce:	1c5a      	adds	r2, r3, #1
 800d1d0:	612a      	str	r2, [r5, #16]
 800d1d2:	2201      	movs	r2, #1
 800d1d4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d1d8:	615a      	str	r2, [r3, #20]
 800d1da:	e7c2      	b.n	800d162 <__gethex+0x38c>
 800d1dc:	692a      	ldr	r2, [r5, #16]
 800d1de:	4591      	cmp	r9, r2
 800d1e0:	da0b      	bge.n	800d1fa <__gethex+0x424>
 800d1e2:	2101      	movs	r1, #1
 800d1e4:	4628      	mov	r0, r5
 800d1e6:	f7ff fdac 	bl	800cd42 <rshift>
 800d1ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d1ee:	3401      	adds	r4, #1
 800d1f0:	429c      	cmp	r4, r3
 800d1f2:	f73f aedb 	bgt.w	800cfac <__gethex+0x1d6>
 800d1f6:	2701      	movs	r7, #1
 800d1f8:	e7c7      	b.n	800d18a <__gethex+0x3b4>
 800d1fa:	f016 061f 	ands.w	r6, r6, #31
 800d1fe:	d0fa      	beq.n	800d1f6 <__gethex+0x420>
 800d200:	449a      	add	sl, r3
 800d202:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d206:	f000 f99b 	bl	800d540 <__hi0bits>
 800d20a:	f1c6 0620 	rsb	r6, r6, #32
 800d20e:	42b0      	cmp	r0, r6
 800d210:	dbe7      	blt.n	800d1e2 <__gethex+0x40c>
 800d212:	e7f0      	b.n	800d1f6 <__gethex+0x420>

0800d214 <L_shift>:
 800d214:	f1c2 0208 	rsb	r2, r2, #8
 800d218:	0092      	lsls	r2, r2, #2
 800d21a:	b570      	push	{r4, r5, r6, lr}
 800d21c:	f1c2 0620 	rsb	r6, r2, #32
 800d220:	6843      	ldr	r3, [r0, #4]
 800d222:	6804      	ldr	r4, [r0, #0]
 800d224:	fa03 f506 	lsl.w	r5, r3, r6
 800d228:	432c      	orrs	r4, r5
 800d22a:	40d3      	lsrs	r3, r2
 800d22c:	6004      	str	r4, [r0, #0]
 800d22e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d232:	4288      	cmp	r0, r1
 800d234:	d3f4      	bcc.n	800d220 <L_shift+0xc>
 800d236:	bd70      	pop	{r4, r5, r6, pc}

0800d238 <__match>:
 800d238:	b530      	push	{r4, r5, lr}
 800d23a:	6803      	ldr	r3, [r0, #0]
 800d23c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d240:	3301      	adds	r3, #1
 800d242:	b914      	cbnz	r4, 800d24a <__match+0x12>
 800d244:	6003      	str	r3, [r0, #0]
 800d246:	2001      	movs	r0, #1
 800d248:	bd30      	pop	{r4, r5, pc}
 800d24a:	781a      	ldrb	r2, [r3, #0]
 800d24c:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d250:	2d19      	cmp	r5, #25
 800d252:	bf98      	it	ls
 800d254:	3220      	addls	r2, #32
 800d256:	42a2      	cmp	r2, r4
 800d258:	d0f0      	beq.n	800d23c <__match+0x4>
 800d25a:	2000      	movs	r0, #0
 800d25c:	bd30      	pop	{r4, r5, pc}

0800d25e <__hexnan>:
 800d25e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d262:	2500      	movs	r5, #0
 800d264:	680b      	ldr	r3, [r1, #0]
 800d266:	4682      	mov	sl, r0
 800d268:	115f      	asrs	r7, r3, #5
 800d26a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d26e:	f013 031f 	ands.w	r3, r3, #31
 800d272:	bf18      	it	ne
 800d274:	3704      	addne	r7, #4
 800d276:	1f3e      	subs	r6, r7, #4
 800d278:	4690      	mov	r8, r2
 800d27a:	46b1      	mov	r9, r6
 800d27c:	4634      	mov	r4, r6
 800d27e:	46ab      	mov	fp, r5
 800d280:	b087      	sub	sp, #28
 800d282:	6801      	ldr	r1, [r0, #0]
 800d284:	9302      	str	r3, [sp, #8]
 800d286:	f847 5c04 	str.w	r5, [r7, #-4]
 800d28a:	9501      	str	r5, [sp, #4]
 800d28c:	784a      	ldrb	r2, [r1, #1]
 800d28e:	1c4b      	adds	r3, r1, #1
 800d290:	9303      	str	r3, [sp, #12]
 800d292:	b342      	cbz	r2, 800d2e6 <__hexnan+0x88>
 800d294:	4610      	mov	r0, r2
 800d296:	9105      	str	r1, [sp, #20]
 800d298:	9204      	str	r2, [sp, #16]
 800d29a:	f7ff fd87 	bl	800cdac <__hexdig_fun>
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	d143      	bne.n	800d32a <__hexnan+0xcc>
 800d2a2:	9a04      	ldr	r2, [sp, #16]
 800d2a4:	9905      	ldr	r1, [sp, #20]
 800d2a6:	2a20      	cmp	r2, #32
 800d2a8:	d818      	bhi.n	800d2dc <__hexnan+0x7e>
 800d2aa:	9b01      	ldr	r3, [sp, #4]
 800d2ac:	459b      	cmp	fp, r3
 800d2ae:	dd13      	ble.n	800d2d8 <__hexnan+0x7a>
 800d2b0:	454c      	cmp	r4, r9
 800d2b2:	d206      	bcs.n	800d2c2 <__hexnan+0x64>
 800d2b4:	2d07      	cmp	r5, #7
 800d2b6:	dc04      	bgt.n	800d2c2 <__hexnan+0x64>
 800d2b8:	462a      	mov	r2, r5
 800d2ba:	4649      	mov	r1, r9
 800d2bc:	4620      	mov	r0, r4
 800d2be:	f7ff ffa9 	bl	800d214 <L_shift>
 800d2c2:	4544      	cmp	r4, r8
 800d2c4:	d944      	bls.n	800d350 <__hexnan+0xf2>
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	f1a4 0904 	sub.w	r9, r4, #4
 800d2cc:	f844 3c04 	str.w	r3, [r4, #-4]
 800d2d0:	461d      	mov	r5, r3
 800d2d2:	464c      	mov	r4, r9
 800d2d4:	f8cd b004 	str.w	fp, [sp, #4]
 800d2d8:	9903      	ldr	r1, [sp, #12]
 800d2da:	e7d7      	b.n	800d28c <__hexnan+0x2e>
 800d2dc:	2a29      	cmp	r2, #41	; 0x29
 800d2de:	d14a      	bne.n	800d376 <__hexnan+0x118>
 800d2e0:	3102      	adds	r1, #2
 800d2e2:	f8ca 1000 	str.w	r1, [sl]
 800d2e6:	f1bb 0f00 	cmp.w	fp, #0
 800d2ea:	d044      	beq.n	800d376 <__hexnan+0x118>
 800d2ec:	454c      	cmp	r4, r9
 800d2ee:	d206      	bcs.n	800d2fe <__hexnan+0xa0>
 800d2f0:	2d07      	cmp	r5, #7
 800d2f2:	dc04      	bgt.n	800d2fe <__hexnan+0xa0>
 800d2f4:	462a      	mov	r2, r5
 800d2f6:	4649      	mov	r1, r9
 800d2f8:	4620      	mov	r0, r4
 800d2fa:	f7ff ff8b 	bl	800d214 <L_shift>
 800d2fe:	4544      	cmp	r4, r8
 800d300:	d928      	bls.n	800d354 <__hexnan+0xf6>
 800d302:	4643      	mov	r3, r8
 800d304:	f854 2b04 	ldr.w	r2, [r4], #4
 800d308:	42a6      	cmp	r6, r4
 800d30a:	f843 2b04 	str.w	r2, [r3], #4
 800d30e:	d2f9      	bcs.n	800d304 <__hexnan+0xa6>
 800d310:	2200      	movs	r2, #0
 800d312:	f843 2b04 	str.w	r2, [r3], #4
 800d316:	429e      	cmp	r6, r3
 800d318:	d2fb      	bcs.n	800d312 <__hexnan+0xb4>
 800d31a:	6833      	ldr	r3, [r6, #0]
 800d31c:	b91b      	cbnz	r3, 800d326 <__hexnan+0xc8>
 800d31e:	4546      	cmp	r6, r8
 800d320:	d127      	bne.n	800d372 <__hexnan+0x114>
 800d322:	2301      	movs	r3, #1
 800d324:	6033      	str	r3, [r6, #0]
 800d326:	2005      	movs	r0, #5
 800d328:	e026      	b.n	800d378 <__hexnan+0x11a>
 800d32a:	3501      	adds	r5, #1
 800d32c:	2d08      	cmp	r5, #8
 800d32e:	f10b 0b01 	add.w	fp, fp, #1
 800d332:	dd06      	ble.n	800d342 <__hexnan+0xe4>
 800d334:	4544      	cmp	r4, r8
 800d336:	d9cf      	bls.n	800d2d8 <__hexnan+0x7a>
 800d338:	2300      	movs	r3, #0
 800d33a:	2501      	movs	r5, #1
 800d33c:	f844 3c04 	str.w	r3, [r4, #-4]
 800d340:	3c04      	subs	r4, #4
 800d342:	6822      	ldr	r2, [r4, #0]
 800d344:	f000 000f 	and.w	r0, r0, #15
 800d348:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d34c:	6020      	str	r0, [r4, #0]
 800d34e:	e7c3      	b.n	800d2d8 <__hexnan+0x7a>
 800d350:	2508      	movs	r5, #8
 800d352:	e7c1      	b.n	800d2d8 <__hexnan+0x7a>
 800d354:	9b02      	ldr	r3, [sp, #8]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d0df      	beq.n	800d31a <__hexnan+0xbc>
 800d35a:	f04f 32ff 	mov.w	r2, #4294967295
 800d35e:	f1c3 0320 	rsb	r3, r3, #32
 800d362:	fa22 f303 	lsr.w	r3, r2, r3
 800d366:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800d36a:	401a      	ands	r2, r3
 800d36c:	f847 2c04 	str.w	r2, [r7, #-4]
 800d370:	e7d3      	b.n	800d31a <__hexnan+0xbc>
 800d372:	3e04      	subs	r6, #4
 800d374:	e7d1      	b.n	800d31a <__hexnan+0xbc>
 800d376:	2004      	movs	r0, #4
 800d378:	b007      	add	sp, #28
 800d37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d37e <__localeconv_l>:
 800d37e:	30f0      	adds	r0, #240	; 0xf0
 800d380:	4770      	bx	lr
	...

0800d384 <malloc>:
 800d384:	4b02      	ldr	r3, [pc, #8]	; (800d390 <malloc+0xc>)
 800d386:	4601      	mov	r1, r0
 800d388:	6818      	ldr	r0, [r3, #0]
 800d38a:	f000 bc57 	b.w	800dc3c <_malloc_r>
 800d38e:	bf00      	nop
 800d390:	20000180 	.word	0x20000180

0800d394 <__ascii_mbtowc>:
 800d394:	b082      	sub	sp, #8
 800d396:	b901      	cbnz	r1, 800d39a <__ascii_mbtowc+0x6>
 800d398:	a901      	add	r1, sp, #4
 800d39a:	b142      	cbz	r2, 800d3ae <__ascii_mbtowc+0x1a>
 800d39c:	b14b      	cbz	r3, 800d3b2 <__ascii_mbtowc+0x1e>
 800d39e:	7813      	ldrb	r3, [r2, #0]
 800d3a0:	600b      	str	r3, [r1, #0]
 800d3a2:	7812      	ldrb	r2, [r2, #0]
 800d3a4:	1c10      	adds	r0, r2, #0
 800d3a6:	bf18      	it	ne
 800d3a8:	2001      	movne	r0, #1
 800d3aa:	b002      	add	sp, #8
 800d3ac:	4770      	bx	lr
 800d3ae:	4610      	mov	r0, r2
 800d3b0:	e7fb      	b.n	800d3aa <__ascii_mbtowc+0x16>
 800d3b2:	f06f 0001 	mvn.w	r0, #1
 800d3b6:	e7f8      	b.n	800d3aa <__ascii_mbtowc+0x16>

0800d3b8 <_Balloc>:
 800d3b8:	b570      	push	{r4, r5, r6, lr}
 800d3ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d3bc:	4604      	mov	r4, r0
 800d3be:	460e      	mov	r6, r1
 800d3c0:	b93d      	cbnz	r5, 800d3d2 <_Balloc+0x1a>
 800d3c2:	2010      	movs	r0, #16
 800d3c4:	f7ff ffde 	bl	800d384 <malloc>
 800d3c8:	6260      	str	r0, [r4, #36]	; 0x24
 800d3ca:	6045      	str	r5, [r0, #4]
 800d3cc:	6085      	str	r5, [r0, #8]
 800d3ce:	6005      	str	r5, [r0, #0]
 800d3d0:	60c5      	str	r5, [r0, #12]
 800d3d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d3d4:	68eb      	ldr	r3, [r5, #12]
 800d3d6:	b183      	cbz	r3, 800d3fa <_Balloc+0x42>
 800d3d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d3da:	68db      	ldr	r3, [r3, #12]
 800d3dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d3e0:	b9b8      	cbnz	r0, 800d412 <_Balloc+0x5a>
 800d3e2:	2101      	movs	r1, #1
 800d3e4:	fa01 f506 	lsl.w	r5, r1, r6
 800d3e8:	1d6a      	adds	r2, r5, #5
 800d3ea:	0092      	lsls	r2, r2, #2
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	f000 fbcb 	bl	800db88 <_calloc_r>
 800d3f2:	b160      	cbz	r0, 800d40e <_Balloc+0x56>
 800d3f4:	6046      	str	r6, [r0, #4]
 800d3f6:	6085      	str	r5, [r0, #8]
 800d3f8:	e00e      	b.n	800d418 <_Balloc+0x60>
 800d3fa:	2221      	movs	r2, #33	; 0x21
 800d3fc:	2104      	movs	r1, #4
 800d3fe:	4620      	mov	r0, r4
 800d400:	f000 fbc2 	bl	800db88 <_calloc_r>
 800d404:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d406:	60e8      	str	r0, [r5, #12]
 800d408:	68db      	ldr	r3, [r3, #12]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d1e4      	bne.n	800d3d8 <_Balloc+0x20>
 800d40e:	2000      	movs	r0, #0
 800d410:	bd70      	pop	{r4, r5, r6, pc}
 800d412:	6802      	ldr	r2, [r0, #0]
 800d414:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d418:	2300      	movs	r3, #0
 800d41a:	6103      	str	r3, [r0, #16]
 800d41c:	60c3      	str	r3, [r0, #12]
 800d41e:	bd70      	pop	{r4, r5, r6, pc}

0800d420 <_Bfree>:
 800d420:	b570      	push	{r4, r5, r6, lr}
 800d422:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d424:	4606      	mov	r6, r0
 800d426:	460d      	mov	r5, r1
 800d428:	b93c      	cbnz	r4, 800d43a <_Bfree+0x1a>
 800d42a:	2010      	movs	r0, #16
 800d42c:	f7ff ffaa 	bl	800d384 <malloc>
 800d430:	6270      	str	r0, [r6, #36]	; 0x24
 800d432:	6044      	str	r4, [r0, #4]
 800d434:	6084      	str	r4, [r0, #8]
 800d436:	6004      	str	r4, [r0, #0]
 800d438:	60c4      	str	r4, [r0, #12]
 800d43a:	b13d      	cbz	r5, 800d44c <_Bfree+0x2c>
 800d43c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d43e:	686a      	ldr	r2, [r5, #4]
 800d440:	68db      	ldr	r3, [r3, #12]
 800d442:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d446:	6029      	str	r1, [r5, #0]
 800d448:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d44c:	bd70      	pop	{r4, r5, r6, pc}

0800d44e <__multadd>:
 800d44e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d452:	461f      	mov	r7, r3
 800d454:	4606      	mov	r6, r0
 800d456:	460c      	mov	r4, r1
 800d458:	2300      	movs	r3, #0
 800d45a:	690d      	ldr	r5, [r1, #16]
 800d45c:	f101 0e14 	add.w	lr, r1, #20
 800d460:	f8de 0000 	ldr.w	r0, [lr]
 800d464:	3301      	adds	r3, #1
 800d466:	b281      	uxth	r1, r0
 800d468:	fb02 7101 	mla	r1, r2, r1, r7
 800d46c:	0c00      	lsrs	r0, r0, #16
 800d46e:	0c0f      	lsrs	r7, r1, #16
 800d470:	fb02 7000 	mla	r0, r2, r0, r7
 800d474:	b289      	uxth	r1, r1
 800d476:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d47a:	429d      	cmp	r5, r3
 800d47c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d480:	f84e 1b04 	str.w	r1, [lr], #4
 800d484:	dcec      	bgt.n	800d460 <__multadd+0x12>
 800d486:	b1d7      	cbz	r7, 800d4be <__multadd+0x70>
 800d488:	68a3      	ldr	r3, [r4, #8]
 800d48a:	429d      	cmp	r5, r3
 800d48c:	db12      	blt.n	800d4b4 <__multadd+0x66>
 800d48e:	6861      	ldr	r1, [r4, #4]
 800d490:	4630      	mov	r0, r6
 800d492:	3101      	adds	r1, #1
 800d494:	f7ff ff90 	bl	800d3b8 <_Balloc>
 800d498:	4680      	mov	r8, r0
 800d49a:	6922      	ldr	r2, [r4, #16]
 800d49c:	f104 010c 	add.w	r1, r4, #12
 800d4a0:	3202      	adds	r2, #2
 800d4a2:	0092      	lsls	r2, r2, #2
 800d4a4:	300c      	adds	r0, #12
 800d4a6:	f7fe fd63 	bl	800bf70 <memcpy>
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	4630      	mov	r0, r6
 800d4ae:	f7ff ffb7 	bl	800d420 <_Bfree>
 800d4b2:	4644      	mov	r4, r8
 800d4b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d4b8:	3501      	adds	r5, #1
 800d4ba:	615f      	str	r7, [r3, #20]
 800d4bc:	6125      	str	r5, [r4, #16]
 800d4be:	4620      	mov	r0, r4
 800d4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d4c4 <__s2b>:
 800d4c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4c8:	4615      	mov	r5, r2
 800d4ca:	2209      	movs	r2, #9
 800d4cc:	461f      	mov	r7, r3
 800d4ce:	3308      	adds	r3, #8
 800d4d0:	460c      	mov	r4, r1
 800d4d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d4d6:	4606      	mov	r6, r0
 800d4d8:	2201      	movs	r2, #1
 800d4da:	2100      	movs	r1, #0
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	db20      	blt.n	800d522 <__s2b+0x5e>
 800d4e0:	4630      	mov	r0, r6
 800d4e2:	f7ff ff69 	bl	800d3b8 <_Balloc>
 800d4e6:	9b08      	ldr	r3, [sp, #32]
 800d4e8:	2d09      	cmp	r5, #9
 800d4ea:	6143      	str	r3, [r0, #20]
 800d4ec:	f04f 0301 	mov.w	r3, #1
 800d4f0:	6103      	str	r3, [r0, #16]
 800d4f2:	dd19      	ble.n	800d528 <__s2b+0x64>
 800d4f4:	f104 0909 	add.w	r9, r4, #9
 800d4f8:	46c8      	mov	r8, r9
 800d4fa:	442c      	add	r4, r5
 800d4fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d500:	4601      	mov	r1, r0
 800d502:	3b30      	subs	r3, #48	; 0x30
 800d504:	220a      	movs	r2, #10
 800d506:	4630      	mov	r0, r6
 800d508:	f7ff ffa1 	bl	800d44e <__multadd>
 800d50c:	45a0      	cmp	r8, r4
 800d50e:	d1f5      	bne.n	800d4fc <__s2b+0x38>
 800d510:	f1a5 0408 	sub.w	r4, r5, #8
 800d514:	444c      	add	r4, r9
 800d516:	1b2d      	subs	r5, r5, r4
 800d518:	1963      	adds	r3, r4, r5
 800d51a:	42bb      	cmp	r3, r7
 800d51c:	db07      	blt.n	800d52e <__s2b+0x6a>
 800d51e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d522:	0052      	lsls	r2, r2, #1
 800d524:	3101      	adds	r1, #1
 800d526:	e7d9      	b.n	800d4dc <__s2b+0x18>
 800d528:	340a      	adds	r4, #10
 800d52a:	2509      	movs	r5, #9
 800d52c:	e7f3      	b.n	800d516 <__s2b+0x52>
 800d52e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d532:	4601      	mov	r1, r0
 800d534:	3b30      	subs	r3, #48	; 0x30
 800d536:	220a      	movs	r2, #10
 800d538:	4630      	mov	r0, r6
 800d53a:	f7ff ff88 	bl	800d44e <__multadd>
 800d53e:	e7eb      	b.n	800d518 <__s2b+0x54>

0800d540 <__hi0bits>:
 800d540:	0c02      	lsrs	r2, r0, #16
 800d542:	0412      	lsls	r2, r2, #16
 800d544:	4603      	mov	r3, r0
 800d546:	b9b2      	cbnz	r2, 800d576 <__hi0bits+0x36>
 800d548:	0403      	lsls	r3, r0, #16
 800d54a:	2010      	movs	r0, #16
 800d54c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d550:	bf04      	itt	eq
 800d552:	021b      	lsleq	r3, r3, #8
 800d554:	3008      	addeq	r0, #8
 800d556:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d55a:	bf04      	itt	eq
 800d55c:	011b      	lsleq	r3, r3, #4
 800d55e:	3004      	addeq	r0, #4
 800d560:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d564:	bf04      	itt	eq
 800d566:	009b      	lsleq	r3, r3, #2
 800d568:	3002      	addeq	r0, #2
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	db06      	blt.n	800d57c <__hi0bits+0x3c>
 800d56e:	005b      	lsls	r3, r3, #1
 800d570:	d503      	bpl.n	800d57a <__hi0bits+0x3a>
 800d572:	3001      	adds	r0, #1
 800d574:	4770      	bx	lr
 800d576:	2000      	movs	r0, #0
 800d578:	e7e8      	b.n	800d54c <__hi0bits+0xc>
 800d57a:	2020      	movs	r0, #32
 800d57c:	4770      	bx	lr

0800d57e <__lo0bits>:
 800d57e:	6803      	ldr	r3, [r0, #0]
 800d580:	4601      	mov	r1, r0
 800d582:	f013 0207 	ands.w	r2, r3, #7
 800d586:	d00b      	beq.n	800d5a0 <__lo0bits+0x22>
 800d588:	07da      	lsls	r2, r3, #31
 800d58a:	d423      	bmi.n	800d5d4 <__lo0bits+0x56>
 800d58c:	0798      	lsls	r0, r3, #30
 800d58e:	bf49      	itett	mi
 800d590:	085b      	lsrmi	r3, r3, #1
 800d592:	089b      	lsrpl	r3, r3, #2
 800d594:	2001      	movmi	r0, #1
 800d596:	600b      	strmi	r3, [r1, #0]
 800d598:	bf5c      	itt	pl
 800d59a:	600b      	strpl	r3, [r1, #0]
 800d59c:	2002      	movpl	r0, #2
 800d59e:	4770      	bx	lr
 800d5a0:	b298      	uxth	r0, r3
 800d5a2:	b9a8      	cbnz	r0, 800d5d0 <__lo0bits+0x52>
 800d5a4:	2010      	movs	r0, #16
 800d5a6:	0c1b      	lsrs	r3, r3, #16
 800d5a8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d5ac:	bf04      	itt	eq
 800d5ae:	0a1b      	lsreq	r3, r3, #8
 800d5b0:	3008      	addeq	r0, #8
 800d5b2:	071a      	lsls	r2, r3, #28
 800d5b4:	bf04      	itt	eq
 800d5b6:	091b      	lsreq	r3, r3, #4
 800d5b8:	3004      	addeq	r0, #4
 800d5ba:	079a      	lsls	r2, r3, #30
 800d5bc:	bf04      	itt	eq
 800d5be:	089b      	lsreq	r3, r3, #2
 800d5c0:	3002      	addeq	r0, #2
 800d5c2:	07da      	lsls	r2, r3, #31
 800d5c4:	d402      	bmi.n	800d5cc <__lo0bits+0x4e>
 800d5c6:	085b      	lsrs	r3, r3, #1
 800d5c8:	d006      	beq.n	800d5d8 <__lo0bits+0x5a>
 800d5ca:	3001      	adds	r0, #1
 800d5cc:	600b      	str	r3, [r1, #0]
 800d5ce:	4770      	bx	lr
 800d5d0:	4610      	mov	r0, r2
 800d5d2:	e7e9      	b.n	800d5a8 <__lo0bits+0x2a>
 800d5d4:	2000      	movs	r0, #0
 800d5d6:	4770      	bx	lr
 800d5d8:	2020      	movs	r0, #32
 800d5da:	4770      	bx	lr

0800d5dc <__i2b>:
 800d5dc:	b510      	push	{r4, lr}
 800d5de:	460c      	mov	r4, r1
 800d5e0:	2101      	movs	r1, #1
 800d5e2:	f7ff fee9 	bl	800d3b8 <_Balloc>
 800d5e6:	2201      	movs	r2, #1
 800d5e8:	6144      	str	r4, [r0, #20]
 800d5ea:	6102      	str	r2, [r0, #16]
 800d5ec:	bd10      	pop	{r4, pc}

0800d5ee <__multiply>:
 800d5ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5f2:	4614      	mov	r4, r2
 800d5f4:	690a      	ldr	r2, [r1, #16]
 800d5f6:	6923      	ldr	r3, [r4, #16]
 800d5f8:	4689      	mov	r9, r1
 800d5fa:	429a      	cmp	r2, r3
 800d5fc:	bfbe      	ittt	lt
 800d5fe:	460b      	movlt	r3, r1
 800d600:	46a1      	movlt	r9, r4
 800d602:	461c      	movlt	r4, r3
 800d604:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d608:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d60c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d610:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d614:	eb07 060a 	add.w	r6, r7, sl
 800d618:	429e      	cmp	r6, r3
 800d61a:	bfc8      	it	gt
 800d61c:	3101      	addgt	r1, #1
 800d61e:	f7ff fecb 	bl	800d3b8 <_Balloc>
 800d622:	f100 0514 	add.w	r5, r0, #20
 800d626:	462b      	mov	r3, r5
 800d628:	2200      	movs	r2, #0
 800d62a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d62e:	4543      	cmp	r3, r8
 800d630:	d316      	bcc.n	800d660 <__multiply+0x72>
 800d632:	f104 0214 	add.w	r2, r4, #20
 800d636:	f109 0114 	add.w	r1, r9, #20
 800d63a:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800d63e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d642:	9301      	str	r3, [sp, #4]
 800d644:	9c01      	ldr	r4, [sp, #4]
 800d646:	4613      	mov	r3, r2
 800d648:	4294      	cmp	r4, r2
 800d64a:	d80c      	bhi.n	800d666 <__multiply+0x78>
 800d64c:	2e00      	cmp	r6, #0
 800d64e:	dd03      	ble.n	800d658 <__multiply+0x6a>
 800d650:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d654:	2b00      	cmp	r3, #0
 800d656:	d054      	beq.n	800d702 <__multiply+0x114>
 800d658:	6106      	str	r6, [r0, #16]
 800d65a:	b003      	add	sp, #12
 800d65c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d660:	f843 2b04 	str.w	r2, [r3], #4
 800d664:	e7e3      	b.n	800d62e <__multiply+0x40>
 800d666:	f8b3 a000 	ldrh.w	sl, [r3]
 800d66a:	3204      	adds	r2, #4
 800d66c:	f1ba 0f00 	cmp.w	sl, #0
 800d670:	d020      	beq.n	800d6b4 <__multiply+0xc6>
 800d672:	46ae      	mov	lr, r5
 800d674:	4689      	mov	r9, r1
 800d676:	f04f 0c00 	mov.w	ip, #0
 800d67a:	f859 4b04 	ldr.w	r4, [r9], #4
 800d67e:	f8be b000 	ldrh.w	fp, [lr]
 800d682:	b2a3      	uxth	r3, r4
 800d684:	fb0a b303 	mla	r3, sl, r3, fp
 800d688:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800d68c:	f8de 4000 	ldr.w	r4, [lr]
 800d690:	4463      	add	r3, ip
 800d692:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d696:	fb0a c40b 	mla	r4, sl, fp, ip
 800d69a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d6a4:	454f      	cmp	r7, r9
 800d6a6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d6aa:	f84e 3b04 	str.w	r3, [lr], #4
 800d6ae:	d8e4      	bhi.n	800d67a <__multiply+0x8c>
 800d6b0:	f8ce c000 	str.w	ip, [lr]
 800d6b4:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800d6b8:	f1b9 0f00 	cmp.w	r9, #0
 800d6bc:	d01f      	beq.n	800d6fe <__multiply+0x110>
 800d6be:	46ae      	mov	lr, r5
 800d6c0:	468c      	mov	ip, r1
 800d6c2:	f04f 0a00 	mov.w	sl, #0
 800d6c6:	682b      	ldr	r3, [r5, #0]
 800d6c8:	f8bc 4000 	ldrh.w	r4, [ip]
 800d6cc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d6d0:	b29b      	uxth	r3, r3
 800d6d2:	fb09 b404 	mla	r4, r9, r4, fp
 800d6d6:	44a2      	add	sl, r4
 800d6d8:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800d6dc:	f84e 3b04 	str.w	r3, [lr], #4
 800d6e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d6e4:	f8be 4000 	ldrh.w	r4, [lr]
 800d6e8:	0c1b      	lsrs	r3, r3, #16
 800d6ea:	fb09 4303 	mla	r3, r9, r3, r4
 800d6ee:	4567      	cmp	r7, ip
 800d6f0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800d6f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6f8:	d8e6      	bhi.n	800d6c8 <__multiply+0xda>
 800d6fa:	f8ce 3000 	str.w	r3, [lr]
 800d6fe:	3504      	adds	r5, #4
 800d700:	e7a0      	b.n	800d644 <__multiply+0x56>
 800d702:	3e01      	subs	r6, #1
 800d704:	e7a2      	b.n	800d64c <__multiply+0x5e>
	...

0800d708 <__pow5mult>:
 800d708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d70c:	4615      	mov	r5, r2
 800d70e:	f012 0203 	ands.w	r2, r2, #3
 800d712:	4606      	mov	r6, r0
 800d714:	460f      	mov	r7, r1
 800d716:	d007      	beq.n	800d728 <__pow5mult+0x20>
 800d718:	4c21      	ldr	r4, [pc, #132]	; (800d7a0 <__pow5mult+0x98>)
 800d71a:	3a01      	subs	r2, #1
 800d71c:	2300      	movs	r3, #0
 800d71e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d722:	f7ff fe94 	bl	800d44e <__multadd>
 800d726:	4607      	mov	r7, r0
 800d728:	10ad      	asrs	r5, r5, #2
 800d72a:	d035      	beq.n	800d798 <__pow5mult+0x90>
 800d72c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d72e:	b93c      	cbnz	r4, 800d740 <__pow5mult+0x38>
 800d730:	2010      	movs	r0, #16
 800d732:	f7ff fe27 	bl	800d384 <malloc>
 800d736:	6270      	str	r0, [r6, #36]	; 0x24
 800d738:	6044      	str	r4, [r0, #4]
 800d73a:	6084      	str	r4, [r0, #8]
 800d73c:	6004      	str	r4, [r0, #0]
 800d73e:	60c4      	str	r4, [r0, #12]
 800d740:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d744:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d748:	b94c      	cbnz	r4, 800d75e <__pow5mult+0x56>
 800d74a:	f240 2171 	movw	r1, #625	; 0x271
 800d74e:	4630      	mov	r0, r6
 800d750:	f7ff ff44 	bl	800d5dc <__i2b>
 800d754:	2300      	movs	r3, #0
 800d756:	4604      	mov	r4, r0
 800d758:	f8c8 0008 	str.w	r0, [r8, #8]
 800d75c:	6003      	str	r3, [r0, #0]
 800d75e:	f04f 0800 	mov.w	r8, #0
 800d762:	07eb      	lsls	r3, r5, #31
 800d764:	d50a      	bpl.n	800d77c <__pow5mult+0x74>
 800d766:	4639      	mov	r1, r7
 800d768:	4622      	mov	r2, r4
 800d76a:	4630      	mov	r0, r6
 800d76c:	f7ff ff3f 	bl	800d5ee <__multiply>
 800d770:	4681      	mov	r9, r0
 800d772:	4639      	mov	r1, r7
 800d774:	4630      	mov	r0, r6
 800d776:	f7ff fe53 	bl	800d420 <_Bfree>
 800d77a:	464f      	mov	r7, r9
 800d77c:	106d      	asrs	r5, r5, #1
 800d77e:	d00b      	beq.n	800d798 <__pow5mult+0x90>
 800d780:	6820      	ldr	r0, [r4, #0]
 800d782:	b938      	cbnz	r0, 800d794 <__pow5mult+0x8c>
 800d784:	4622      	mov	r2, r4
 800d786:	4621      	mov	r1, r4
 800d788:	4630      	mov	r0, r6
 800d78a:	f7ff ff30 	bl	800d5ee <__multiply>
 800d78e:	6020      	str	r0, [r4, #0]
 800d790:	f8c0 8000 	str.w	r8, [r0]
 800d794:	4604      	mov	r4, r0
 800d796:	e7e4      	b.n	800d762 <__pow5mult+0x5a>
 800d798:	4638      	mov	r0, r7
 800d79a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d79e:	bf00      	nop
 800d7a0:	0800eb10 	.word	0x0800eb10

0800d7a4 <__lshift>:
 800d7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a8:	460c      	mov	r4, r1
 800d7aa:	4607      	mov	r7, r0
 800d7ac:	4616      	mov	r6, r2
 800d7ae:	6923      	ldr	r3, [r4, #16]
 800d7b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7b4:	eb0a 0903 	add.w	r9, sl, r3
 800d7b8:	6849      	ldr	r1, [r1, #4]
 800d7ba:	68a3      	ldr	r3, [r4, #8]
 800d7bc:	f109 0501 	add.w	r5, r9, #1
 800d7c0:	42ab      	cmp	r3, r5
 800d7c2:	db31      	blt.n	800d828 <__lshift+0x84>
 800d7c4:	4638      	mov	r0, r7
 800d7c6:	f7ff fdf7 	bl	800d3b8 <_Balloc>
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	4680      	mov	r8, r0
 800d7ce:	4611      	mov	r1, r2
 800d7d0:	f100 0314 	add.w	r3, r0, #20
 800d7d4:	4552      	cmp	r2, sl
 800d7d6:	db2a      	blt.n	800d82e <__lshift+0x8a>
 800d7d8:	6920      	ldr	r0, [r4, #16]
 800d7da:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d7de:	f104 0114 	add.w	r1, r4, #20
 800d7e2:	f016 021f 	ands.w	r2, r6, #31
 800d7e6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800d7ea:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800d7ee:	d022      	beq.n	800d836 <__lshift+0x92>
 800d7f0:	2000      	movs	r0, #0
 800d7f2:	f1c2 0c20 	rsb	ip, r2, #32
 800d7f6:	680e      	ldr	r6, [r1, #0]
 800d7f8:	4096      	lsls	r6, r2
 800d7fa:	4330      	orrs	r0, r6
 800d7fc:	f843 0b04 	str.w	r0, [r3], #4
 800d800:	f851 0b04 	ldr.w	r0, [r1], #4
 800d804:	458e      	cmp	lr, r1
 800d806:	fa20 f00c 	lsr.w	r0, r0, ip
 800d80a:	d8f4      	bhi.n	800d7f6 <__lshift+0x52>
 800d80c:	6018      	str	r0, [r3, #0]
 800d80e:	b108      	cbz	r0, 800d814 <__lshift+0x70>
 800d810:	f109 0502 	add.w	r5, r9, #2
 800d814:	3d01      	subs	r5, #1
 800d816:	4638      	mov	r0, r7
 800d818:	f8c8 5010 	str.w	r5, [r8, #16]
 800d81c:	4621      	mov	r1, r4
 800d81e:	f7ff fdff 	bl	800d420 <_Bfree>
 800d822:	4640      	mov	r0, r8
 800d824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d828:	3101      	adds	r1, #1
 800d82a:	005b      	lsls	r3, r3, #1
 800d82c:	e7c8      	b.n	800d7c0 <__lshift+0x1c>
 800d82e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d832:	3201      	adds	r2, #1
 800d834:	e7ce      	b.n	800d7d4 <__lshift+0x30>
 800d836:	3b04      	subs	r3, #4
 800d838:	f851 2b04 	ldr.w	r2, [r1], #4
 800d83c:	458e      	cmp	lr, r1
 800d83e:	f843 2f04 	str.w	r2, [r3, #4]!
 800d842:	d8f9      	bhi.n	800d838 <__lshift+0x94>
 800d844:	e7e6      	b.n	800d814 <__lshift+0x70>

0800d846 <__mcmp>:
 800d846:	6903      	ldr	r3, [r0, #16]
 800d848:	690a      	ldr	r2, [r1, #16]
 800d84a:	b530      	push	{r4, r5, lr}
 800d84c:	1a9b      	subs	r3, r3, r2
 800d84e:	d10c      	bne.n	800d86a <__mcmp+0x24>
 800d850:	0092      	lsls	r2, r2, #2
 800d852:	3014      	adds	r0, #20
 800d854:	3114      	adds	r1, #20
 800d856:	1884      	adds	r4, r0, r2
 800d858:	4411      	add	r1, r2
 800d85a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d85e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d862:	4295      	cmp	r5, r2
 800d864:	d003      	beq.n	800d86e <__mcmp+0x28>
 800d866:	d305      	bcc.n	800d874 <__mcmp+0x2e>
 800d868:	2301      	movs	r3, #1
 800d86a:	4618      	mov	r0, r3
 800d86c:	bd30      	pop	{r4, r5, pc}
 800d86e:	42a0      	cmp	r0, r4
 800d870:	d3f3      	bcc.n	800d85a <__mcmp+0x14>
 800d872:	e7fa      	b.n	800d86a <__mcmp+0x24>
 800d874:	f04f 33ff 	mov.w	r3, #4294967295
 800d878:	e7f7      	b.n	800d86a <__mcmp+0x24>

0800d87a <__mdiff>:
 800d87a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d87e:	460d      	mov	r5, r1
 800d880:	4607      	mov	r7, r0
 800d882:	4611      	mov	r1, r2
 800d884:	4628      	mov	r0, r5
 800d886:	4614      	mov	r4, r2
 800d888:	f7ff ffdd 	bl	800d846 <__mcmp>
 800d88c:	1e06      	subs	r6, r0, #0
 800d88e:	d108      	bne.n	800d8a2 <__mdiff+0x28>
 800d890:	4631      	mov	r1, r6
 800d892:	4638      	mov	r0, r7
 800d894:	f7ff fd90 	bl	800d3b8 <_Balloc>
 800d898:	2301      	movs	r3, #1
 800d89a:	6146      	str	r6, [r0, #20]
 800d89c:	6103      	str	r3, [r0, #16]
 800d89e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8a2:	bfa4      	itt	ge
 800d8a4:	4623      	movge	r3, r4
 800d8a6:	462c      	movge	r4, r5
 800d8a8:	4638      	mov	r0, r7
 800d8aa:	6861      	ldr	r1, [r4, #4]
 800d8ac:	bfa6      	itte	ge
 800d8ae:	461d      	movge	r5, r3
 800d8b0:	2600      	movge	r6, #0
 800d8b2:	2601      	movlt	r6, #1
 800d8b4:	f7ff fd80 	bl	800d3b8 <_Balloc>
 800d8b8:	f04f 0c00 	mov.w	ip, #0
 800d8bc:	60c6      	str	r6, [r0, #12]
 800d8be:	692b      	ldr	r3, [r5, #16]
 800d8c0:	6926      	ldr	r6, [r4, #16]
 800d8c2:	f104 0214 	add.w	r2, r4, #20
 800d8c6:	f105 0914 	add.w	r9, r5, #20
 800d8ca:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d8ce:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d8d2:	f100 0114 	add.w	r1, r0, #20
 800d8d6:	f852 ab04 	ldr.w	sl, [r2], #4
 800d8da:	f859 5b04 	ldr.w	r5, [r9], #4
 800d8de:	fa1f f38a 	uxth.w	r3, sl
 800d8e2:	4463      	add	r3, ip
 800d8e4:	b2ac      	uxth	r4, r5
 800d8e6:	1b1b      	subs	r3, r3, r4
 800d8e8:	0c2c      	lsrs	r4, r5, #16
 800d8ea:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800d8ee:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800d8f8:	45c8      	cmp	r8, r9
 800d8fa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800d8fe:	4696      	mov	lr, r2
 800d900:	f841 4b04 	str.w	r4, [r1], #4
 800d904:	d8e7      	bhi.n	800d8d6 <__mdiff+0x5c>
 800d906:	45be      	cmp	lr, r7
 800d908:	d305      	bcc.n	800d916 <__mdiff+0x9c>
 800d90a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d90e:	b18b      	cbz	r3, 800d934 <__mdiff+0xba>
 800d910:	6106      	str	r6, [r0, #16]
 800d912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d916:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d91a:	b2a2      	uxth	r2, r4
 800d91c:	4462      	add	r2, ip
 800d91e:	1413      	asrs	r3, r2, #16
 800d920:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d924:	b292      	uxth	r2, r2
 800d926:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d92a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d92e:	f841 2b04 	str.w	r2, [r1], #4
 800d932:	e7e8      	b.n	800d906 <__mdiff+0x8c>
 800d934:	3e01      	subs	r6, #1
 800d936:	e7e8      	b.n	800d90a <__mdiff+0x90>

0800d938 <__ulp>:
 800d938:	4b10      	ldr	r3, [pc, #64]	; (800d97c <__ulp+0x44>)
 800d93a:	400b      	ands	r3, r1
 800d93c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d940:	2b00      	cmp	r3, #0
 800d942:	dd02      	ble.n	800d94a <__ulp+0x12>
 800d944:	2000      	movs	r0, #0
 800d946:	4619      	mov	r1, r3
 800d948:	4770      	bx	lr
 800d94a:	425b      	negs	r3, r3
 800d94c:	151b      	asrs	r3, r3, #20
 800d94e:	2b13      	cmp	r3, #19
 800d950:	f04f 0000 	mov.w	r0, #0
 800d954:	f04f 0100 	mov.w	r1, #0
 800d958:	dc04      	bgt.n	800d964 <__ulp+0x2c>
 800d95a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d95e:	fa42 f103 	asr.w	r1, r2, r3
 800d962:	4770      	bx	lr
 800d964:	2201      	movs	r2, #1
 800d966:	3b14      	subs	r3, #20
 800d968:	2b1e      	cmp	r3, #30
 800d96a:	bfce      	itee	gt
 800d96c:	4613      	movgt	r3, r2
 800d96e:	f1c3 031f 	rsble	r3, r3, #31
 800d972:	fa02 f303 	lslle.w	r3, r2, r3
 800d976:	4618      	mov	r0, r3
 800d978:	4770      	bx	lr
 800d97a:	bf00      	nop
 800d97c:	7ff00000 	.word	0x7ff00000

0800d980 <__b2d>:
 800d980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d984:	6907      	ldr	r7, [r0, #16]
 800d986:	f100 0914 	add.w	r9, r0, #20
 800d98a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800d98e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800d992:	f1a7 0804 	sub.w	r8, r7, #4
 800d996:	4630      	mov	r0, r6
 800d998:	f7ff fdd2 	bl	800d540 <__hi0bits>
 800d99c:	f1c0 0320 	rsb	r3, r0, #32
 800d9a0:	280a      	cmp	r0, #10
 800d9a2:	600b      	str	r3, [r1, #0]
 800d9a4:	491e      	ldr	r1, [pc, #120]	; (800da20 <__b2d+0xa0>)
 800d9a6:	dc17      	bgt.n	800d9d8 <__b2d+0x58>
 800d9a8:	45c1      	cmp	r9, r8
 800d9aa:	bf28      	it	cs
 800d9ac:	2200      	movcs	r2, #0
 800d9ae:	f1c0 0e0b 	rsb	lr, r0, #11
 800d9b2:	fa26 f30e 	lsr.w	r3, r6, lr
 800d9b6:	bf38      	it	cc
 800d9b8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d9bc:	ea43 0501 	orr.w	r5, r3, r1
 800d9c0:	f100 0315 	add.w	r3, r0, #21
 800d9c4:	fa06 f303 	lsl.w	r3, r6, r3
 800d9c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d9cc:	ea43 0402 	orr.w	r4, r3, r2
 800d9d0:	4620      	mov	r0, r4
 800d9d2:	4629      	mov	r1, r5
 800d9d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9d8:	45c1      	cmp	r9, r8
 800d9da:	bf3a      	itte	cc
 800d9dc:	f1a7 0808 	subcc.w	r8, r7, #8
 800d9e0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d9e4:	2200      	movcs	r2, #0
 800d9e6:	f1b0 030b 	subs.w	r3, r0, #11
 800d9ea:	d015      	beq.n	800da18 <__b2d+0x98>
 800d9ec:	409e      	lsls	r6, r3
 800d9ee:	f1c3 0720 	rsb	r7, r3, #32
 800d9f2:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800d9f6:	fa22 f107 	lsr.w	r1, r2, r7
 800d9fa:	45c8      	cmp	r8, r9
 800d9fc:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800da00:	ea46 0501 	orr.w	r5, r6, r1
 800da04:	bf94      	ite	ls
 800da06:	2100      	movls	r1, #0
 800da08:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800da0c:	fa02 f003 	lsl.w	r0, r2, r3
 800da10:	40f9      	lsrs	r1, r7
 800da12:	ea40 0401 	orr.w	r4, r0, r1
 800da16:	e7db      	b.n	800d9d0 <__b2d+0x50>
 800da18:	ea46 0501 	orr.w	r5, r6, r1
 800da1c:	4614      	mov	r4, r2
 800da1e:	e7d7      	b.n	800d9d0 <__b2d+0x50>
 800da20:	3ff00000 	.word	0x3ff00000

0800da24 <__d2b>:
 800da24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800da28:	461c      	mov	r4, r3
 800da2a:	2101      	movs	r1, #1
 800da2c:	4690      	mov	r8, r2
 800da2e:	9e08      	ldr	r6, [sp, #32]
 800da30:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800da32:	f7ff fcc1 	bl	800d3b8 <_Balloc>
 800da36:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800da3a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800da3e:	4607      	mov	r7, r0
 800da40:	bb34      	cbnz	r4, 800da90 <__d2b+0x6c>
 800da42:	9201      	str	r2, [sp, #4]
 800da44:	f1b8 0f00 	cmp.w	r8, #0
 800da48:	d027      	beq.n	800da9a <__d2b+0x76>
 800da4a:	a802      	add	r0, sp, #8
 800da4c:	f840 8d08 	str.w	r8, [r0, #-8]!
 800da50:	f7ff fd95 	bl	800d57e <__lo0bits>
 800da54:	9900      	ldr	r1, [sp, #0]
 800da56:	b1f0      	cbz	r0, 800da96 <__d2b+0x72>
 800da58:	9a01      	ldr	r2, [sp, #4]
 800da5a:	f1c0 0320 	rsb	r3, r0, #32
 800da5e:	fa02 f303 	lsl.w	r3, r2, r3
 800da62:	430b      	orrs	r3, r1
 800da64:	40c2      	lsrs	r2, r0
 800da66:	617b      	str	r3, [r7, #20]
 800da68:	9201      	str	r2, [sp, #4]
 800da6a:	9b01      	ldr	r3, [sp, #4]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	bf14      	ite	ne
 800da70:	2102      	movne	r1, #2
 800da72:	2101      	moveq	r1, #1
 800da74:	61bb      	str	r3, [r7, #24]
 800da76:	6139      	str	r1, [r7, #16]
 800da78:	b1c4      	cbz	r4, 800daac <__d2b+0x88>
 800da7a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800da7e:	4404      	add	r4, r0
 800da80:	6034      	str	r4, [r6, #0]
 800da82:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800da86:	6028      	str	r0, [r5, #0]
 800da88:	4638      	mov	r0, r7
 800da8a:	b002      	add	sp, #8
 800da8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da90:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800da94:	e7d5      	b.n	800da42 <__d2b+0x1e>
 800da96:	6179      	str	r1, [r7, #20]
 800da98:	e7e7      	b.n	800da6a <__d2b+0x46>
 800da9a:	a801      	add	r0, sp, #4
 800da9c:	f7ff fd6f 	bl	800d57e <__lo0bits>
 800daa0:	2101      	movs	r1, #1
 800daa2:	9b01      	ldr	r3, [sp, #4]
 800daa4:	6139      	str	r1, [r7, #16]
 800daa6:	617b      	str	r3, [r7, #20]
 800daa8:	3020      	adds	r0, #32
 800daaa:	e7e5      	b.n	800da78 <__d2b+0x54>
 800daac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dab0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800dab4:	6030      	str	r0, [r6, #0]
 800dab6:	6918      	ldr	r0, [r3, #16]
 800dab8:	f7ff fd42 	bl	800d540 <__hi0bits>
 800dabc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dac0:	e7e1      	b.n	800da86 <__d2b+0x62>

0800dac2 <__ratio>:
 800dac2:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800dac6:	4688      	mov	r8, r1
 800dac8:	4669      	mov	r1, sp
 800daca:	4681      	mov	r9, r0
 800dacc:	f7ff ff58 	bl	800d980 <__b2d>
 800dad0:	460d      	mov	r5, r1
 800dad2:	4604      	mov	r4, r0
 800dad4:	a901      	add	r1, sp, #4
 800dad6:	4640      	mov	r0, r8
 800dad8:	f7ff ff52 	bl	800d980 <__b2d>
 800dadc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dae0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dae4:	9e00      	ldr	r6, [sp, #0]
 800dae6:	1a9a      	subs	r2, r3, r2
 800dae8:	9b01      	ldr	r3, [sp, #4]
 800daea:	1af3      	subs	r3, r6, r3
 800daec:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	bfd6      	itet	le
 800daf4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800daf8:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 800dafc:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 800db00:	4602      	mov	r2, r0
 800db02:	460b      	mov	r3, r1
 800db04:	4620      	mov	r0, r4
 800db06:	4629      	mov	r1, r5
 800db08:	f7f2 fe16 	bl	8000738 <__aeabi_ddiv>
 800db0c:	b002      	add	sp, #8
 800db0e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0800db12 <__copybits>:
 800db12:	3901      	subs	r1, #1
 800db14:	b510      	push	{r4, lr}
 800db16:	1149      	asrs	r1, r1, #5
 800db18:	6914      	ldr	r4, [r2, #16]
 800db1a:	3101      	adds	r1, #1
 800db1c:	f102 0314 	add.w	r3, r2, #20
 800db20:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800db24:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800db28:	42a3      	cmp	r3, r4
 800db2a:	4602      	mov	r2, r0
 800db2c:	d303      	bcc.n	800db36 <__copybits+0x24>
 800db2e:	2300      	movs	r3, #0
 800db30:	428a      	cmp	r2, r1
 800db32:	d305      	bcc.n	800db40 <__copybits+0x2e>
 800db34:	bd10      	pop	{r4, pc}
 800db36:	f853 2b04 	ldr.w	r2, [r3], #4
 800db3a:	f840 2b04 	str.w	r2, [r0], #4
 800db3e:	e7f3      	b.n	800db28 <__copybits+0x16>
 800db40:	f842 3b04 	str.w	r3, [r2], #4
 800db44:	e7f4      	b.n	800db30 <__copybits+0x1e>

0800db46 <__any_on>:
 800db46:	f100 0214 	add.w	r2, r0, #20
 800db4a:	6900      	ldr	r0, [r0, #16]
 800db4c:	114b      	asrs	r3, r1, #5
 800db4e:	4298      	cmp	r0, r3
 800db50:	b510      	push	{r4, lr}
 800db52:	db11      	blt.n	800db78 <__any_on+0x32>
 800db54:	dd0a      	ble.n	800db6c <__any_on+0x26>
 800db56:	f011 011f 	ands.w	r1, r1, #31
 800db5a:	d007      	beq.n	800db6c <__any_on+0x26>
 800db5c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800db60:	fa24 f001 	lsr.w	r0, r4, r1
 800db64:	fa00 f101 	lsl.w	r1, r0, r1
 800db68:	428c      	cmp	r4, r1
 800db6a:	d10b      	bne.n	800db84 <__any_on+0x3e>
 800db6c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800db70:	4293      	cmp	r3, r2
 800db72:	d803      	bhi.n	800db7c <__any_on+0x36>
 800db74:	2000      	movs	r0, #0
 800db76:	bd10      	pop	{r4, pc}
 800db78:	4603      	mov	r3, r0
 800db7a:	e7f7      	b.n	800db6c <__any_on+0x26>
 800db7c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db80:	2900      	cmp	r1, #0
 800db82:	d0f5      	beq.n	800db70 <__any_on+0x2a>
 800db84:	2001      	movs	r0, #1
 800db86:	bd10      	pop	{r4, pc}

0800db88 <_calloc_r>:
 800db88:	b538      	push	{r3, r4, r5, lr}
 800db8a:	fb02 f401 	mul.w	r4, r2, r1
 800db8e:	4621      	mov	r1, r4
 800db90:	f000 f854 	bl	800dc3c <_malloc_r>
 800db94:	4605      	mov	r5, r0
 800db96:	b118      	cbz	r0, 800dba0 <_calloc_r+0x18>
 800db98:	4622      	mov	r2, r4
 800db9a:	2100      	movs	r1, #0
 800db9c:	f7fe f9f3 	bl	800bf86 <memset>
 800dba0:	4628      	mov	r0, r5
 800dba2:	bd38      	pop	{r3, r4, r5, pc}

0800dba4 <_free_r>:
 800dba4:	b538      	push	{r3, r4, r5, lr}
 800dba6:	4605      	mov	r5, r0
 800dba8:	2900      	cmp	r1, #0
 800dbaa:	d043      	beq.n	800dc34 <_free_r+0x90>
 800dbac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbb0:	1f0c      	subs	r4, r1, #4
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	bfb8      	it	lt
 800dbb6:	18e4      	addlt	r4, r4, r3
 800dbb8:	f000 fbdd 	bl	800e376 <__malloc_lock>
 800dbbc:	4a1e      	ldr	r2, [pc, #120]	; (800dc38 <_free_r+0x94>)
 800dbbe:	6813      	ldr	r3, [r2, #0]
 800dbc0:	4610      	mov	r0, r2
 800dbc2:	b933      	cbnz	r3, 800dbd2 <_free_r+0x2e>
 800dbc4:	6063      	str	r3, [r4, #4]
 800dbc6:	6014      	str	r4, [r2, #0]
 800dbc8:	4628      	mov	r0, r5
 800dbca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbce:	f000 bbd3 	b.w	800e378 <__malloc_unlock>
 800dbd2:	42a3      	cmp	r3, r4
 800dbd4:	d90b      	bls.n	800dbee <_free_r+0x4a>
 800dbd6:	6821      	ldr	r1, [r4, #0]
 800dbd8:	1862      	adds	r2, r4, r1
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	bf01      	itttt	eq
 800dbde:	681a      	ldreq	r2, [r3, #0]
 800dbe0:	685b      	ldreq	r3, [r3, #4]
 800dbe2:	1852      	addeq	r2, r2, r1
 800dbe4:	6022      	streq	r2, [r4, #0]
 800dbe6:	6063      	str	r3, [r4, #4]
 800dbe8:	6004      	str	r4, [r0, #0]
 800dbea:	e7ed      	b.n	800dbc8 <_free_r+0x24>
 800dbec:	4613      	mov	r3, r2
 800dbee:	685a      	ldr	r2, [r3, #4]
 800dbf0:	b10a      	cbz	r2, 800dbf6 <_free_r+0x52>
 800dbf2:	42a2      	cmp	r2, r4
 800dbf4:	d9fa      	bls.n	800dbec <_free_r+0x48>
 800dbf6:	6819      	ldr	r1, [r3, #0]
 800dbf8:	1858      	adds	r0, r3, r1
 800dbfa:	42a0      	cmp	r0, r4
 800dbfc:	d10b      	bne.n	800dc16 <_free_r+0x72>
 800dbfe:	6820      	ldr	r0, [r4, #0]
 800dc00:	4401      	add	r1, r0
 800dc02:	1858      	adds	r0, r3, r1
 800dc04:	4282      	cmp	r2, r0
 800dc06:	6019      	str	r1, [r3, #0]
 800dc08:	d1de      	bne.n	800dbc8 <_free_r+0x24>
 800dc0a:	6810      	ldr	r0, [r2, #0]
 800dc0c:	6852      	ldr	r2, [r2, #4]
 800dc0e:	4401      	add	r1, r0
 800dc10:	6019      	str	r1, [r3, #0]
 800dc12:	605a      	str	r2, [r3, #4]
 800dc14:	e7d8      	b.n	800dbc8 <_free_r+0x24>
 800dc16:	d902      	bls.n	800dc1e <_free_r+0x7a>
 800dc18:	230c      	movs	r3, #12
 800dc1a:	602b      	str	r3, [r5, #0]
 800dc1c:	e7d4      	b.n	800dbc8 <_free_r+0x24>
 800dc1e:	6820      	ldr	r0, [r4, #0]
 800dc20:	1821      	adds	r1, r4, r0
 800dc22:	428a      	cmp	r2, r1
 800dc24:	bf01      	itttt	eq
 800dc26:	6811      	ldreq	r1, [r2, #0]
 800dc28:	6852      	ldreq	r2, [r2, #4]
 800dc2a:	1809      	addeq	r1, r1, r0
 800dc2c:	6021      	streq	r1, [r4, #0]
 800dc2e:	6062      	str	r2, [r4, #4]
 800dc30:	605c      	str	r4, [r3, #4]
 800dc32:	e7c9      	b.n	800dbc8 <_free_r+0x24>
 800dc34:	bd38      	pop	{r3, r4, r5, pc}
 800dc36:	bf00      	nop
 800dc38:	200016a4 	.word	0x200016a4

0800dc3c <_malloc_r>:
 800dc3c:	b570      	push	{r4, r5, r6, lr}
 800dc3e:	1ccd      	adds	r5, r1, #3
 800dc40:	f025 0503 	bic.w	r5, r5, #3
 800dc44:	3508      	adds	r5, #8
 800dc46:	2d0c      	cmp	r5, #12
 800dc48:	bf38      	it	cc
 800dc4a:	250c      	movcc	r5, #12
 800dc4c:	2d00      	cmp	r5, #0
 800dc4e:	4606      	mov	r6, r0
 800dc50:	db01      	blt.n	800dc56 <_malloc_r+0x1a>
 800dc52:	42a9      	cmp	r1, r5
 800dc54:	d903      	bls.n	800dc5e <_malloc_r+0x22>
 800dc56:	230c      	movs	r3, #12
 800dc58:	6033      	str	r3, [r6, #0]
 800dc5a:	2000      	movs	r0, #0
 800dc5c:	bd70      	pop	{r4, r5, r6, pc}
 800dc5e:	f000 fb8a 	bl	800e376 <__malloc_lock>
 800dc62:	4a23      	ldr	r2, [pc, #140]	; (800dcf0 <_malloc_r+0xb4>)
 800dc64:	6814      	ldr	r4, [r2, #0]
 800dc66:	4621      	mov	r1, r4
 800dc68:	b991      	cbnz	r1, 800dc90 <_malloc_r+0x54>
 800dc6a:	4c22      	ldr	r4, [pc, #136]	; (800dcf4 <_malloc_r+0xb8>)
 800dc6c:	6823      	ldr	r3, [r4, #0]
 800dc6e:	b91b      	cbnz	r3, 800dc78 <_malloc_r+0x3c>
 800dc70:	4630      	mov	r0, r6
 800dc72:	f000 fb29 	bl	800e2c8 <_sbrk_r>
 800dc76:	6020      	str	r0, [r4, #0]
 800dc78:	4629      	mov	r1, r5
 800dc7a:	4630      	mov	r0, r6
 800dc7c:	f000 fb24 	bl	800e2c8 <_sbrk_r>
 800dc80:	1c43      	adds	r3, r0, #1
 800dc82:	d126      	bne.n	800dcd2 <_malloc_r+0x96>
 800dc84:	230c      	movs	r3, #12
 800dc86:	4630      	mov	r0, r6
 800dc88:	6033      	str	r3, [r6, #0]
 800dc8a:	f000 fb75 	bl	800e378 <__malloc_unlock>
 800dc8e:	e7e4      	b.n	800dc5a <_malloc_r+0x1e>
 800dc90:	680b      	ldr	r3, [r1, #0]
 800dc92:	1b5b      	subs	r3, r3, r5
 800dc94:	d41a      	bmi.n	800dccc <_malloc_r+0x90>
 800dc96:	2b0b      	cmp	r3, #11
 800dc98:	d90f      	bls.n	800dcba <_malloc_r+0x7e>
 800dc9a:	600b      	str	r3, [r1, #0]
 800dc9c:	18cc      	adds	r4, r1, r3
 800dc9e:	50cd      	str	r5, [r1, r3]
 800dca0:	4630      	mov	r0, r6
 800dca2:	f000 fb69 	bl	800e378 <__malloc_unlock>
 800dca6:	f104 000b 	add.w	r0, r4, #11
 800dcaa:	1d23      	adds	r3, r4, #4
 800dcac:	f020 0007 	bic.w	r0, r0, #7
 800dcb0:	1ac3      	subs	r3, r0, r3
 800dcb2:	d01b      	beq.n	800dcec <_malloc_r+0xb0>
 800dcb4:	425a      	negs	r2, r3
 800dcb6:	50e2      	str	r2, [r4, r3]
 800dcb8:	bd70      	pop	{r4, r5, r6, pc}
 800dcba:	428c      	cmp	r4, r1
 800dcbc:	bf0b      	itete	eq
 800dcbe:	6863      	ldreq	r3, [r4, #4]
 800dcc0:	684b      	ldrne	r3, [r1, #4]
 800dcc2:	6013      	streq	r3, [r2, #0]
 800dcc4:	6063      	strne	r3, [r4, #4]
 800dcc6:	bf18      	it	ne
 800dcc8:	460c      	movne	r4, r1
 800dcca:	e7e9      	b.n	800dca0 <_malloc_r+0x64>
 800dccc:	460c      	mov	r4, r1
 800dcce:	6849      	ldr	r1, [r1, #4]
 800dcd0:	e7ca      	b.n	800dc68 <_malloc_r+0x2c>
 800dcd2:	1cc4      	adds	r4, r0, #3
 800dcd4:	f024 0403 	bic.w	r4, r4, #3
 800dcd8:	42a0      	cmp	r0, r4
 800dcda:	d005      	beq.n	800dce8 <_malloc_r+0xac>
 800dcdc:	1a21      	subs	r1, r4, r0
 800dcde:	4630      	mov	r0, r6
 800dce0:	f000 faf2 	bl	800e2c8 <_sbrk_r>
 800dce4:	3001      	adds	r0, #1
 800dce6:	d0cd      	beq.n	800dc84 <_malloc_r+0x48>
 800dce8:	6025      	str	r5, [r4, #0]
 800dcea:	e7d9      	b.n	800dca0 <_malloc_r+0x64>
 800dcec:	bd70      	pop	{r4, r5, r6, pc}
 800dcee:	bf00      	nop
 800dcf0:	200016a4 	.word	0x200016a4
 800dcf4:	200016a8 	.word	0x200016a8

0800dcf8 <__ssputs_r>:
 800dcf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcfc:	688e      	ldr	r6, [r1, #8]
 800dcfe:	4682      	mov	sl, r0
 800dd00:	429e      	cmp	r6, r3
 800dd02:	460c      	mov	r4, r1
 800dd04:	4691      	mov	r9, r2
 800dd06:	4698      	mov	r8, r3
 800dd08:	d835      	bhi.n	800dd76 <__ssputs_r+0x7e>
 800dd0a:	898a      	ldrh	r2, [r1, #12]
 800dd0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dd10:	d031      	beq.n	800dd76 <__ssputs_r+0x7e>
 800dd12:	2302      	movs	r3, #2
 800dd14:	6825      	ldr	r5, [r4, #0]
 800dd16:	6909      	ldr	r1, [r1, #16]
 800dd18:	1a6f      	subs	r7, r5, r1
 800dd1a:	6965      	ldr	r5, [r4, #20]
 800dd1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dd20:	fb95 f5f3 	sdiv	r5, r5, r3
 800dd24:	f108 0301 	add.w	r3, r8, #1
 800dd28:	443b      	add	r3, r7
 800dd2a:	429d      	cmp	r5, r3
 800dd2c:	bf38      	it	cc
 800dd2e:	461d      	movcc	r5, r3
 800dd30:	0553      	lsls	r3, r2, #21
 800dd32:	d531      	bpl.n	800dd98 <__ssputs_r+0xa0>
 800dd34:	4629      	mov	r1, r5
 800dd36:	f7ff ff81 	bl	800dc3c <_malloc_r>
 800dd3a:	4606      	mov	r6, r0
 800dd3c:	b950      	cbnz	r0, 800dd54 <__ssputs_r+0x5c>
 800dd3e:	230c      	movs	r3, #12
 800dd40:	f8ca 3000 	str.w	r3, [sl]
 800dd44:	89a3      	ldrh	r3, [r4, #12]
 800dd46:	f04f 30ff 	mov.w	r0, #4294967295
 800dd4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd4e:	81a3      	strh	r3, [r4, #12]
 800dd50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd54:	463a      	mov	r2, r7
 800dd56:	6921      	ldr	r1, [r4, #16]
 800dd58:	f7fe f90a 	bl	800bf70 <memcpy>
 800dd5c:	89a3      	ldrh	r3, [r4, #12]
 800dd5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dd62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd66:	81a3      	strh	r3, [r4, #12]
 800dd68:	6126      	str	r6, [r4, #16]
 800dd6a:	443e      	add	r6, r7
 800dd6c:	6026      	str	r6, [r4, #0]
 800dd6e:	4646      	mov	r6, r8
 800dd70:	6165      	str	r5, [r4, #20]
 800dd72:	1bed      	subs	r5, r5, r7
 800dd74:	60a5      	str	r5, [r4, #8]
 800dd76:	4546      	cmp	r6, r8
 800dd78:	bf28      	it	cs
 800dd7a:	4646      	movcs	r6, r8
 800dd7c:	4649      	mov	r1, r9
 800dd7e:	4632      	mov	r2, r6
 800dd80:	6820      	ldr	r0, [r4, #0]
 800dd82:	f000 fade 	bl	800e342 <memmove>
 800dd86:	68a3      	ldr	r3, [r4, #8]
 800dd88:	2000      	movs	r0, #0
 800dd8a:	1b9b      	subs	r3, r3, r6
 800dd8c:	60a3      	str	r3, [r4, #8]
 800dd8e:	6823      	ldr	r3, [r4, #0]
 800dd90:	441e      	add	r6, r3
 800dd92:	6026      	str	r6, [r4, #0]
 800dd94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd98:	462a      	mov	r2, r5
 800dd9a:	f000 faee 	bl	800e37a <_realloc_r>
 800dd9e:	4606      	mov	r6, r0
 800dda0:	2800      	cmp	r0, #0
 800dda2:	d1e1      	bne.n	800dd68 <__ssputs_r+0x70>
 800dda4:	6921      	ldr	r1, [r4, #16]
 800dda6:	4650      	mov	r0, sl
 800dda8:	f7ff fefc 	bl	800dba4 <_free_r>
 800ddac:	e7c7      	b.n	800dd3e <__ssputs_r+0x46>
	...

0800ddb0 <_svfiprintf_r>:
 800ddb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb4:	b09d      	sub	sp, #116	; 0x74
 800ddb6:	9303      	str	r3, [sp, #12]
 800ddb8:	898b      	ldrh	r3, [r1, #12]
 800ddba:	4680      	mov	r8, r0
 800ddbc:	061c      	lsls	r4, r3, #24
 800ddbe:	460d      	mov	r5, r1
 800ddc0:	4616      	mov	r6, r2
 800ddc2:	d50f      	bpl.n	800dde4 <_svfiprintf_r+0x34>
 800ddc4:	690b      	ldr	r3, [r1, #16]
 800ddc6:	b96b      	cbnz	r3, 800dde4 <_svfiprintf_r+0x34>
 800ddc8:	2140      	movs	r1, #64	; 0x40
 800ddca:	f7ff ff37 	bl	800dc3c <_malloc_r>
 800ddce:	6028      	str	r0, [r5, #0]
 800ddd0:	6128      	str	r0, [r5, #16]
 800ddd2:	b928      	cbnz	r0, 800dde0 <_svfiprintf_r+0x30>
 800ddd4:	230c      	movs	r3, #12
 800ddd6:	f8c8 3000 	str.w	r3, [r8]
 800ddda:	f04f 30ff 	mov.w	r0, #4294967295
 800ddde:	e0c4      	b.n	800df6a <_svfiprintf_r+0x1ba>
 800dde0:	2340      	movs	r3, #64	; 0x40
 800dde2:	616b      	str	r3, [r5, #20]
 800dde4:	2300      	movs	r3, #0
 800dde6:	9309      	str	r3, [sp, #36]	; 0x24
 800dde8:	2320      	movs	r3, #32
 800ddea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ddee:	2330      	movs	r3, #48	; 0x30
 800ddf0:	f04f 0b01 	mov.w	fp, #1
 800ddf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ddf8:	4637      	mov	r7, r6
 800ddfa:	463c      	mov	r4, r7
 800ddfc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800de00:	2b00      	cmp	r3, #0
 800de02:	d13c      	bne.n	800de7e <_svfiprintf_r+0xce>
 800de04:	ebb7 0a06 	subs.w	sl, r7, r6
 800de08:	d00b      	beq.n	800de22 <_svfiprintf_r+0x72>
 800de0a:	4653      	mov	r3, sl
 800de0c:	4632      	mov	r2, r6
 800de0e:	4629      	mov	r1, r5
 800de10:	4640      	mov	r0, r8
 800de12:	f7ff ff71 	bl	800dcf8 <__ssputs_r>
 800de16:	3001      	adds	r0, #1
 800de18:	f000 80a2 	beq.w	800df60 <_svfiprintf_r+0x1b0>
 800de1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de1e:	4453      	add	r3, sl
 800de20:	9309      	str	r3, [sp, #36]	; 0x24
 800de22:	783b      	ldrb	r3, [r7, #0]
 800de24:	2b00      	cmp	r3, #0
 800de26:	f000 809b 	beq.w	800df60 <_svfiprintf_r+0x1b0>
 800de2a:	2300      	movs	r3, #0
 800de2c:	f04f 32ff 	mov.w	r2, #4294967295
 800de30:	9304      	str	r3, [sp, #16]
 800de32:	9307      	str	r3, [sp, #28]
 800de34:	9205      	str	r2, [sp, #20]
 800de36:	9306      	str	r3, [sp, #24]
 800de38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800de3c:	931a      	str	r3, [sp, #104]	; 0x68
 800de3e:	2205      	movs	r2, #5
 800de40:	7821      	ldrb	r1, [r4, #0]
 800de42:	4850      	ldr	r0, [pc, #320]	; (800df84 <_svfiprintf_r+0x1d4>)
 800de44:	f000 fa6f 	bl	800e326 <memchr>
 800de48:	1c67      	adds	r7, r4, #1
 800de4a:	9b04      	ldr	r3, [sp, #16]
 800de4c:	b9d8      	cbnz	r0, 800de86 <_svfiprintf_r+0xd6>
 800de4e:	06d9      	lsls	r1, r3, #27
 800de50:	bf44      	itt	mi
 800de52:	2220      	movmi	r2, #32
 800de54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800de58:	071a      	lsls	r2, r3, #28
 800de5a:	bf44      	itt	mi
 800de5c:	222b      	movmi	r2, #43	; 0x2b
 800de5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800de62:	7822      	ldrb	r2, [r4, #0]
 800de64:	2a2a      	cmp	r2, #42	; 0x2a
 800de66:	d016      	beq.n	800de96 <_svfiprintf_r+0xe6>
 800de68:	2100      	movs	r1, #0
 800de6a:	200a      	movs	r0, #10
 800de6c:	9a07      	ldr	r2, [sp, #28]
 800de6e:	4627      	mov	r7, r4
 800de70:	783b      	ldrb	r3, [r7, #0]
 800de72:	3401      	adds	r4, #1
 800de74:	3b30      	subs	r3, #48	; 0x30
 800de76:	2b09      	cmp	r3, #9
 800de78:	d950      	bls.n	800df1c <_svfiprintf_r+0x16c>
 800de7a:	b1c9      	cbz	r1, 800deb0 <_svfiprintf_r+0x100>
 800de7c:	e011      	b.n	800dea2 <_svfiprintf_r+0xf2>
 800de7e:	2b25      	cmp	r3, #37	; 0x25
 800de80:	d0c0      	beq.n	800de04 <_svfiprintf_r+0x54>
 800de82:	4627      	mov	r7, r4
 800de84:	e7b9      	b.n	800ddfa <_svfiprintf_r+0x4a>
 800de86:	4a3f      	ldr	r2, [pc, #252]	; (800df84 <_svfiprintf_r+0x1d4>)
 800de88:	463c      	mov	r4, r7
 800de8a:	1a80      	subs	r0, r0, r2
 800de8c:	fa0b f000 	lsl.w	r0, fp, r0
 800de90:	4318      	orrs	r0, r3
 800de92:	9004      	str	r0, [sp, #16]
 800de94:	e7d3      	b.n	800de3e <_svfiprintf_r+0x8e>
 800de96:	9a03      	ldr	r2, [sp, #12]
 800de98:	1d11      	adds	r1, r2, #4
 800de9a:	6812      	ldr	r2, [r2, #0]
 800de9c:	9103      	str	r1, [sp, #12]
 800de9e:	2a00      	cmp	r2, #0
 800dea0:	db01      	blt.n	800dea6 <_svfiprintf_r+0xf6>
 800dea2:	9207      	str	r2, [sp, #28]
 800dea4:	e004      	b.n	800deb0 <_svfiprintf_r+0x100>
 800dea6:	4252      	negs	r2, r2
 800dea8:	f043 0302 	orr.w	r3, r3, #2
 800deac:	9207      	str	r2, [sp, #28]
 800deae:	9304      	str	r3, [sp, #16]
 800deb0:	783b      	ldrb	r3, [r7, #0]
 800deb2:	2b2e      	cmp	r3, #46	; 0x2e
 800deb4:	d10d      	bne.n	800ded2 <_svfiprintf_r+0x122>
 800deb6:	787b      	ldrb	r3, [r7, #1]
 800deb8:	1c79      	adds	r1, r7, #1
 800deba:	2b2a      	cmp	r3, #42	; 0x2a
 800debc:	d132      	bne.n	800df24 <_svfiprintf_r+0x174>
 800debe:	9b03      	ldr	r3, [sp, #12]
 800dec0:	3702      	adds	r7, #2
 800dec2:	1d1a      	adds	r2, r3, #4
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	9203      	str	r2, [sp, #12]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	bfb8      	it	lt
 800decc:	f04f 33ff 	movlt.w	r3, #4294967295
 800ded0:	9305      	str	r3, [sp, #20]
 800ded2:	4c2d      	ldr	r4, [pc, #180]	; (800df88 <_svfiprintf_r+0x1d8>)
 800ded4:	2203      	movs	r2, #3
 800ded6:	7839      	ldrb	r1, [r7, #0]
 800ded8:	4620      	mov	r0, r4
 800deda:	f000 fa24 	bl	800e326 <memchr>
 800dede:	b138      	cbz	r0, 800def0 <_svfiprintf_r+0x140>
 800dee0:	2340      	movs	r3, #64	; 0x40
 800dee2:	1b00      	subs	r0, r0, r4
 800dee4:	fa03 f000 	lsl.w	r0, r3, r0
 800dee8:	9b04      	ldr	r3, [sp, #16]
 800deea:	3701      	adds	r7, #1
 800deec:	4303      	orrs	r3, r0
 800deee:	9304      	str	r3, [sp, #16]
 800def0:	7839      	ldrb	r1, [r7, #0]
 800def2:	2206      	movs	r2, #6
 800def4:	4825      	ldr	r0, [pc, #148]	; (800df8c <_svfiprintf_r+0x1dc>)
 800def6:	1c7e      	adds	r6, r7, #1
 800def8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800defc:	f000 fa13 	bl	800e326 <memchr>
 800df00:	2800      	cmp	r0, #0
 800df02:	d035      	beq.n	800df70 <_svfiprintf_r+0x1c0>
 800df04:	4b22      	ldr	r3, [pc, #136]	; (800df90 <_svfiprintf_r+0x1e0>)
 800df06:	b9fb      	cbnz	r3, 800df48 <_svfiprintf_r+0x198>
 800df08:	9b03      	ldr	r3, [sp, #12]
 800df0a:	3307      	adds	r3, #7
 800df0c:	f023 0307 	bic.w	r3, r3, #7
 800df10:	3308      	adds	r3, #8
 800df12:	9303      	str	r3, [sp, #12]
 800df14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df16:	444b      	add	r3, r9
 800df18:	9309      	str	r3, [sp, #36]	; 0x24
 800df1a:	e76d      	b.n	800ddf8 <_svfiprintf_r+0x48>
 800df1c:	fb00 3202 	mla	r2, r0, r2, r3
 800df20:	2101      	movs	r1, #1
 800df22:	e7a4      	b.n	800de6e <_svfiprintf_r+0xbe>
 800df24:	2300      	movs	r3, #0
 800df26:	240a      	movs	r4, #10
 800df28:	4618      	mov	r0, r3
 800df2a:	9305      	str	r3, [sp, #20]
 800df2c:	460f      	mov	r7, r1
 800df2e:	783a      	ldrb	r2, [r7, #0]
 800df30:	3101      	adds	r1, #1
 800df32:	3a30      	subs	r2, #48	; 0x30
 800df34:	2a09      	cmp	r2, #9
 800df36:	d903      	bls.n	800df40 <_svfiprintf_r+0x190>
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d0ca      	beq.n	800ded2 <_svfiprintf_r+0x122>
 800df3c:	9005      	str	r0, [sp, #20]
 800df3e:	e7c8      	b.n	800ded2 <_svfiprintf_r+0x122>
 800df40:	fb04 2000 	mla	r0, r4, r0, r2
 800df44:	2301      	movs	r3, #1
 800df46:	e7f1      	b.n	800df2c <_svfiprintf_r+0x17c>
 800df48:	ab03      	add	r3, sp, #12
 800df4a:	9300      	str	r3, [sp, #0]
 800df4c:	462a      	mov	r2, r5
 800df4e:	4b11      	ldr	r3, [pc, #68]	; (800df94 <_svfiprintf_r+0x1e4>)
 800df50:	a904      	add	r1, sp, #16
 800df52:	4640      	mov	r0, r8
 800df54:	f3af 8000 	nop.w
 800df58:	f1b0 3fff 	cmp.w	r0, #4294967295
 800df5c:	4681      	mov	r9, r0
 800df5e:	d1d9      	bne.n	800df14 <_svfiprintf_r+0x164>
 800df60:	89ab      	ldrh	r3, [r5, #12]
 800df62:	065b      	lsls	r3, r3, #25
 800df64:	f53f af39 	bmi.w	800ddda <_svfiprintf_r+0x2a>
 800df68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800df6a:	b01d      	add	sp, #116	; 0x74
 800df6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df70:	ab03      	add	r3, sp, #12
 800df72:	9300      	str	r3, [sp, #0]
 800df74:	462a      	mov	r2, r5
 800df76:	4b07      	ldr	r3, [pc, #28]	; (800df94 <_svfiprintf_r+0x1e4>)
 800df78:	a904      	add	r1, sp, #16
 800df7a:	4640      	mov	r0, r8
 800df7c:	f000 f884 	bl	800e088 <_printf_i>
 800df80:	e7ea      	b.n	800df58 <_svfiprintf_r+0x1a8>
 800df82:	bf00      	nop
 800df84:	0800eb1c 	.word	0x0800eb1c
 800df88:	0800eb22 	.word	0x0800eb22
 800df8c:	0800eb26 	.word	0x0800eb26
 800df90:	00000000 	.word	0x00000000
 800df94:	0800dcf9 	.word	0x0800dcf9

0800df98 <_printf_common>:
 800df98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df9c:	4691      	mov	r9, r2
 800df9e:	461f      	mov	r7, r3
 800dfa0:	688a      	ldr	r2, [r1, #8]
 800dfa2:	690b      	ldr	r3, [r1, #16]
 800dfa4:	4606      	mov	r6, r0
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	bfb8      	it	lt
 800dfaa:	4613      	movlt	r3, r2
 800dfac:	f8c9 3000 	str.w	r3, [r9]
 800dfb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dfb4:	460c      	mov	r4, r1
 800dfb6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dfba:	b112      	cbz	r2, 800dfc2 <_printf_common+0x2a>
 800dfbc:	3301      	adds	r3, #1
 800dfbe:	f8c9 3000 	str.w	r3, [r9]
 800dfc2:	6823      	ldr	r3, [r4, #0]
 800dfc4:	0699      	lsls	r1, r3, #26
 800dfc6:	bf42      	ittt	mi
 800dfc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800dfcc:	3302      	addmi	r3, #2
 800dfce:	f8c9 3000 	strmi.w	r3, [r9]
 800dfd2:	6825      	ldr	r5, [r4, #0]
 800dfd4:	f015 0506 	ands.w	r5, r5, #6
 800dfd8:	d107      	bne.n	800dfea <_printf_common+0x52>
 800dfda:	f104 0a19 	add.w	sl, r4, #25
 800dfde:	68e3      	ldr	r3, [r4, #12]
 800dfe0:	f8d9 2000 	ldr.w	r2, [r9]
 800dfe4:	1a9b      	subs	r3, r3, r2
 800dfe6:	429d      	cmp	r5, r3
 800dfe8:	db2a      	blt.n	800e040 <_printf_common+0xa8>
 800dfea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800dfee:	6822      	ldr	r2, [r4, #0]
 800dff0:	3300      	adds	r3, #0
 800dff2:	bf18      	it	ne
 800dff4:	2301      	movne	r3, #1
 800dff6:	0692      	lsls	r2, r2, #26
 800dff8:	d42f      	bmi.n	800e05a <_printf_common+0xc2>
 800dffa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dffe:	4639      	mov	r1, r7
 800e000:	4630      	mov	r0, r6
 800e002:	47c0      	blx	r8
 800e004:	3001      	adds	r0, #1
 800e006:	d022      	beq.n	800e04e <_printf_common+0xb6>
 800e008:	6823      	ldr	r3, [r4, #0]
 800e00a:	68e5      	ldr	r5, [r4, #12]
 800e00c:	f003 0306 	and.w	r3, r3, #6
 800e010:	2b04      	cmp	r3, #4
 800e012:	bf18      	it	ne
 800e014:	2500      	movne	r5, #0
 800e016:	f8d9 2000 	ldr.w	r2, [r9]
 800e01a:	f04f 0900 	mov.w	r9, #0
 800e01e:	bf08      	it	eq
 800e020:	1aad      	subeq	r5, r5, r2
 800e022:	68a3      	ldr	r3, [r4, #8]
 800e024:	6922      	ldr	r2, [r4, #16]
 800e026:	bf08      	it	eq
 800e028:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e02c:	4293      	cmp	r3, r2
 800e02e:	bfc4      	itt	gt
 800e030:	1a9b      	subgt	r3, r3, r2
 800e032:	18ed      	addgt	r5, r5, r3
 800e034:	341a      	adds	r4, #26
 800e036:	454d      	cmp	r5, r9
 800e038:	d11b      	bne.n	800e072 <_printf_common+0xda>
 800e03a:	2000      	movs	r0, #0
 800e03c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e040:	2301      	movs	r3, #1
 800e042:	4652      	mov	r2, sl
 800e044:	4639      	mov	r1, r7
 800e046:	4630      	mov	r0, r6
 800e048:	47c0      	blx	r8
 800e04a:	3001      	adds	r0, #1
 800e04c:	d103      	bne.n	800e056 <_printf_common+0xbe>
 800e04e:	f04f 30ff 	mov.w	r0, #4294967295
 800e052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e056:	3501      	adds	r5, #1
 800e058:	e7c1      	b.n	800dfde <_printf_common+0x46>
 800e05a:	2030      	movs	r0, #48	; 0x30
 800e05c:	18e1      	adds	r1, r4, r3
 800e05e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e062:	1c5a      	adds	r2, r3, #1
 800e064:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e068:	4422      	add	r2, r4
 800e06a:	3302      	adds	r3, #2
 800e06c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e070:	e7c3      	b.n	800dffa <_printf_common+0x62>
 800e072:	2301      	movs	r3, #1
 800e074:	4622      	mov	r2, r4
 800e076:	4639      	mov	r1, r7
 800e078:	4630      	mov	r0, r6
 800e07a:	47c0      	blx	r8
 800e07c:	3001      	adds	r0, #1
 800e07e:	d0e6      	beq.n	800e04e <_printf_common+0xb6>
 800e080:	f109 0901 	add.w	r9, r9, #1
 800e084:	e7d7      	b.n	800e036 <_printf_common+0x9e>
	...

0800e088 <_printf_i>:
 800e088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e08c:	4617      	mov	r7, r2
 800e08e:	7e0a      	ldrb	r2, [r1, #24]
 800e090:	b085      	sub	sp, #20
 800e092:	2a6e      	cmp	r2, #110	; 0x6e
 800e094:	4698      	mov	r8, r3
 800e096:	4606      	mov	r6, r0
 800e098:	460c      	mov	r4, r1
 800e09a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e09c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800e0a0:	f000 80bc 	beq.w	800e21c <_printf_i+0x194>
 800e0a4:	d81a      	bhi.n	800e0dc <_printf_i+0x54>
 800e0a6:	2a63      	cmp	r2, #99	; 0x63
 800e0a8:	d02e      	beq.n	800e108 <_printf_i+0x80>
 800e0aa:	d80a      	bhi.n	800e0c2 <_printf_i+0x3a>
 800e0ac:	2a00      	cmp	r2, #0
 800e0ae:	f000 80c8 	beq.w	800e242 <_printf_i+0x1ba>
 800e0b2:	2a58      	cmp	r2, #88	; 0x58
 800e0b4:	f000 808a 	beq.w	800e1cc <_printf_i+0x144>
 800e0b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0bc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800e0c0:	e02a      	b.n	800e118 <_printf_i+0x90>
 800e0c2:	2a64      	cmp	r2, #100	; 0x64
 800e0c4:	d001      	beq.n	800e0ca <_printf_i+0x42>
 800e0c6:	2a69      	cmp	r2, #105	; 0x69
 800e0c8:	d1f6      	bne.n	800e0b8 <_printf_i+0x30>
 800e0ca:	6821      	ldr	r1, [r4, #0]
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	f011 0f80 	tst.w	r1, #128	; 0x80
 800e0d2:	d023      	beq.n	800e11c <_printf_i+0x94>
 800e0d4:	1d11      	adds	r1, r2, #4
 800e0d6:	6019      	str	r1, [r3, #0]
 800e0d8:	6813      	ldr	r3, [r2, #0]
 800e0da:	e027      	b.n	800e12c <_printf_i+0xa4>
 800e0dc:	2a73      	cmp	r2, #115	; 0x73
 800e0de:	f000 80b4 	beq.w	800e24a <_printf_i+0x1c2>
 800e0e2:	d808      	bhi.n	800e0f6 <_printf_i+0x6e>
 800e0e4:	2a6f      	cmp	r2, #111	; 0x6f
 800e0e6:	d02a      	beq.n	800e13e <_printf_i+0xb6>
 800e0e8:	2a70      	cmp	r2, #112	; 0x70
 800e0ea:	d1e5      	bne.n	800e0b8 <_printf_i+0x30>
 800e0ec:	680a      	ldr	r2, [r1, #0]
 800e0ee:	f042 0220 	orr.w	r2, r2, #32
 800e0f2:	600a      	str	r2, [r1, #0]
 800e0f4:	e003      	b.n	800e0fe <_printf_i+0x76>
 800e0f6:	2a75      	cmp	r2, #117	; 0x75
 800e0f8:	d021      	beq.n	800e13e <_printf_i+0xb6>
 800e0fa:	2a78      	cmp	r2, #120	; 0x78
 800e0fc:	d1dc      	bne.n	800e0b8 <_printf_i+0x30>
 800e0fe:	2278      	movs	r2, #120	; 0x78
 800e100:	496f      	ldr	r1, [pc, #444]	; (800e2c0 <_printf_i+0x238>)
 800e102:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800e106:	e064      	b.n	800e1d2 <_printf_i+0x14a>
 800e108:	681a      	ldr	r2, [r3, #0]
 800e10a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800e10e:	1d11      	adds	r1, r2, #4
 800e110:	6019      	str	r1, [r3, #0]
 800e112:	6813      	ldr	r3, [r2, #0]
 800e114:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e118:	2301      	movs	r3, #1
 800e11a:	e0a3      	b.n	800e264 <_printf_i+0x1dc>
 800e11c:	f011 0f40 	tst.w	r1, #64	; 0x40
 800e120:	f102 0104 	add.w	r1, r2, #4
 800e124:	6019      	str	r1, [r3, #0]
 800e126:	d0d7      	beq.n	800e0d8 <_printf_i+0x50>
 800e128:	f9b2 3000 	ldrsh.w	r3, [r2]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	da03      	bge.n	800e138 <_printf_i+0xb0>
 800e130:	222d      	movs	r2, #45	; 0x2d
 800e132:	425b      	negs	r3, r3
 800e134:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e138:	4962      	ldr	r1, [pc, #392]	; (800e2c4 <_printf_i+0x23c>)
 800e13a:	220a      	movs	r2, #10
 800e13c:	e017      	b.n	800e16e <_printf_i+0xe6>
 800e13e:	6820      	ldr	r0, [r4, #0]
 800e140:	6819      	ldr	r1, [r3, #0]
 800e142:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e146:	d003      	beq.n	800e150 <_printf_i+0xc8>
 800e148:	1d08      	adds	r0, r1, #4
 800e14a:	6018      	str	r0, [r3, #0]
 800e14c:	680b      	ldr	r3, [r1, #0]
 800e14e:	e006      	b.n	800e15e <_printf_i+0xd6>
 800e150:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e154:	f101 0004 	add.w	r0, r1, #4
 800e158:	6018      	str	r0, [r3, #0]
 800e15a:	d0f7      	beq.n	800e14c <_printf_i+0xc4>
 800e15c:	880b      	ldrh	r3, [r1, #0]
 800e15e:	2a6f      	cmp	r2, #111	; 0x6f
 800e160:	bf14      	ite	ne
 800e162:	220a      	movne	r2, #10
 800e164:	2208      	moveq	r2, #8
 800e166:	4957      	ldr	r1, [pc, #348]	; (800e2c4 <_printf_i+0x23c>)
 800e168:	2000      	movs	r0, #0
 800e16a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800e16e:	6865      	ldr	r5, [r4, #4]
 800e170:	2d00      	cmp	r5, #0
 800e172:	60a5      	str	r5, [r4, #8]
 800e174:	f2c0 809c 	blt.w	800e2b0 <_printf_i+0x228>
 800e178:	6820      	ldr	r0, [r4, #0]
 800e17a:	f020 0004 	bic.w	r0, r0, #4
 800e17e:	6020      	str	r0, [r4, #0]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d13f      	bne.n	800e204 <_printf_i+0x17c>
 800e184:	2d00      	cmp	r5, #0
 800e186:	f040 8095 	bne.w	800e2b4 <_printf_i+0x22c>
 800e18a:	4675      	mov	r5, lr
 800e18c:	2a08      	cmp	r2, #8
 800e18e:	d10b      	bne.n	800e1a8 <_printf_i+0x120>
 800e190:	6823      	ldr	r3, [r4, #0]
 800e192:	07da      	lsls	r2, r3, #31
 800e194:	d508      	bpl.n	800e1a8 <_printf_i+0x120>
 800e196:	6923      	ldr	r3, [r4, #16]
 800e198:	6862      	ldr	r2, [r4, #4]
 800e19a:	429a      	cmp	r2, r3
 800e19c:	bfde      	ittt	le
 800e19e:	2330      	movle	r3, #48	; 0x30
 800e1a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e1a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e1a8:	ebae 0305 	sub.w	r3, lr, r5
 800e1ac:	6123      	str	r3, [r4, #16]
 800e1ae:	f8cd 8000 	str.w	r8, [sp]
 800e1b2:	463b      	mov	r3, r7
 800e1b4:	aa03      	add	r2, sp, #12
 800e1b6:	4621      	mov	r1, r4
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f7ff feed 	bl	800df98 <_printf_common>
 800e1be:	3001      	adds	r0, #1
 800e1c0:	d155      	bne.n	800e26e <_printf_i+0x1e6>
 800e1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c6:	b005      	add	sp, #20
 800e1c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1cc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800e1d0:	493c      	ldr	r1, [pc, #240]	; (800e2c4 <_printf_i+0x23c>)
 800e1d2:	6822      	ldr	r2, [r4, #0]
 800e1d4:	6818      	ldr	r0, [r3, #0]
 800e1d6:	f012 0f80 	tst.w	r2, #128	; 0x80
 800e1da:	f100 0504 	add.w	r5, r0, #4
 800e1de:	601d      	str	r5, [r3, #0]
 800e1e0:	d001      	beq.n	800e1e6 <_printf_i+0x15e>
 800e1e2:	6803      	ldr	r3, [r0, #0]
 800e1e4:	e002      	b.n	800e1ec <_printf_i+0x164>
 800e1e6:	0655      	lsls	r5, r2, #25
 800e1e8:	d5fb      	bpl.n	800e1e2 <_printf_i+0x15a>
 800e1ea:	8803      	ldrh	r3, [r0, #0]
 800e1ec:	07d0      	lsls	r0, r2, #31
 800e1ee:	bf44      	itt	mi
 800e1f0:	f042 0220 	orrmi.w	r2, r2, #32
 800e1f4:	6022      	strmi	r2, [r4, #0]
 800e1f6:	b91b      	cbnz	r3, 800e200 <_printf_i+0x178>
 800e1f8:	6822      	ldr	r2, [r4, #0]
 800e1fa:	f022 0220 	bic.w	r2, r2, #32
 800e1fe:	6022      	str	r2, [r4, #0]
 800e200:	2210      	movs	r2, #16
 800e202:	e7b1      	b.n	800e168 <_printf_i+0xe0>
 800e204:	4675      	mov	r5, lr
 800e206:	fbb3 f0f2 	udiv	r0, r3, r2
 800e20a:	fb02 3310 	mls	r3, r2, r0, r3
 800e20e:	5ccb      	ldrb	r3, [r1, r3]
 800e210:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e214:	4603      	mov	r3, r0
 800e216:	2800      	cmp	r0, #0
 800e218:	d1f5      	bne.n	800e206 <_printf_i+0x17e>
 800e21a:	e7b7      	b.n	800e18c <_printf_i+0x104>
 800e21c:	6808      	ldr	r0, [r1, #0]
 800e21e:	681a      	ldr	r2, [r3, #0]
 800e220:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e224:	6949      	ldr	r1, [r1, #20]
 800e226:	d004      	beq.n	800e232 <_printf_i+0x1aa>
 800e228:	1d10      	adds	r0, r2, #4
 800e22a:	6018      	str	r0, [r3, #0]
 800e22c:	6813      	ldr	r3, [r2, #0]
 800e22e:	6019      	str	r1, [r3, #0]
 800e230:	e007      	b.n	800e242 <_printf_i+0x1ba>
 800e232:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e236:	f102 0004 	add.w	r0, r2, #4
 800e23a:	6018      	str	r0, [r3, #0]
 800e23c:	6813      	ldr	r3, [r2, #0]
 800e23e:	d0f6      	beq.n	800e22e <_printf_i+0x1a6>
 800e240:	8019      	strh	r1, [r3, #0]
 800e242:	2300      	movs	r3, #0
 800e244:	4675      	mov	r5, lr
 800e246:	6123      	str	r3, [r4, #16]
 800e248:	e7b1      	b.n	800e1ae <_printf_i+0x126>
 800e24a:	681a      	ldr	r2, [r3, #0]
 800e24c:	1d11      	adds	r1, r2, #4
 800e24e:	6019      	str	r1, [r3, #0]
 800e250:	6815      	ldr	r5, [r2, #0]
 800e252:	2100      	movs	r1, #0
 800e254:	6862      	ldr	r2, [r4, #4]
 800e256:	4628      	mov	r0, r5
 800e258:	f000 f865 	bl	800e326 <memchr>
 800e25c:	b108      	cbz	r0, 800e262 <_printf_i+0x1da>
 800e25e:	1b40      	subs	r0, r0, r5
 800e260:	6060      	str	r0, [r4, #4]
 800e262:	6863      	ldr	r3, [r4, #4]
 800e264:	6123      	str	r3, [r4, #16]
 800e266:	2300      	movs	r3, #0
 800e268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e26c:	e79f      	b.n	800e1ae <_printf_i+0x126>
 800e26e:	6923      	ldr	r3, [r4, #16]
 800e270:	462a      	mov	r2, r5
 800e272:	4639      	mov	r1, r7
 800e274:	4630      	mov	r0, r6
 800e276:	47c0      	blx	r8
 800e278:	3001      	adds	r0, #1
 800e27a:	d0a2      	beq.n	800e1c2 <_printf_i+0x13a>
 800e27c:	6823      	ldr	r3, [r4, #0]
 800e27e:	079b      	lsls	r3, r3, #30
 800e280:	d507      	bpl.n	800e292 <_printf_i+0x20a>
 800e282:	2500      	movs	r5, #0
 800e284:	f104 0919 	add.w	r9, r4, #25
 800e288:	68e3      	ldr	r3, [r4, #12]
 800e28a:	9a03      	ldr	r2, [sp, #12]
 800e28c:	1a9b      	subs	r3, r3, r2
 800e28e:	429d      	cmp	r5, r3
 800e290:	db05      	blt.n	800e29e <_printf_i+0x216>
 800e292:	68e0      	ldr	r0, [r4, #12]
 800e294:	9b03      	ldr	r3, [sp, #12]
 800e296:	4298      	cmp	r0, r3
 800e298:	bfb8      	it	lt
 800e29a:	4618      	movlt	r0, r3
 800e29c:	e793      	b.n	800e1c6 <_printf_i+0x13e>
 800e29e:	2301      	movs	r3, #1
 800e2a0:	464a      	mov	r2, r9
 800e2a2:	4639      	mov	r1, r7
 800e2a4:	4630      	mov	r0, r6
 800e2a6:	47c0      	blx	r8
 800e2a8:	3001      	adds	r0, #1
 800e2aa:	d08a      	beq.n	800e1c2 <_printf_i+0x13a>
 800e2ac:	3501      	adds	r5, #1
 800e2ae:	e7eb      	b.n	800e288 <_printf_i+0x200>
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d1a7      	bne.n	800e204 <_printf_i+0x17c>
 800e2b4:	780b      	ldrb	r3, [r1, #0]
 800e2b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e2ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e2be:	e765      	b.n	800e18c <_printf_i+0x104>
 800e2c0:	0800eb3e 	.word	0x0800eb3e
 800e2c4:	0800eb2d 	.word	0x0800eb2d

0800e2c8 <_sbrk_r>:
 800e2c8:	b538      	push	{r3, r4, r5, lr}
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	4c05      	ldr	r4, [pc, #20]	; (800e2e4 <_sbrk_r+0x1c>)
 800e2ce:	4605      	mov	r5, r0
 800e2d0:	4608      	mov	r0, r1
 800e2d2:	6023      	str	r3, [r4, #0]
 800e2d4:	f7f3 f878 	bl	80013c8 <_sbrk>
 800e2d8:	1c43      	adds	r3, r0, #1
 800e2da:	d102      	bne.n	800e2e2 <_sbrk_r+0x1a>
 800e2dc:	6823      	ldr	r3, [r4, #0]
 800e2de:	b103      	cbz	r3, 800e2e2 <_sbrk_r+0x1a>
 800e2e0:	602b      	str	r3, [r5, #0]
 800e2e2:	bd38      	pop	{r3, r4, r5, pc}
 800e2e4:	200022a8 	.word	0x200022a8

0800e2e8 <strncmp>:
 800e2e8:	b510      	push	{r4, lr}
 800e2ea:	b16a      	cbz	r2, 800e308 <strncmp+0x20>
 800e2ec:	3901      	subs	r1, #1
 800e2ee:	1884      	adds	r4, r0, r2
 800e2f0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e2f4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e2f8:	4293      	cmp	r3, r2
 800e2fa:	d103      	bne.n	800e304 <strncmp+0x1c>
 800e2fc:	42a0      	cmp	r0, r4
 800e2fe:	d001      	beq.n	800e304 <strncmp+0x1c>
 800e300:	2b00      	cmp	r3, #0
 800e302:	d1f5      	bne.n	800e2f0 <strncmp+0x8>
 800e304:	1a98      	subs	r0, r3, r2
 800e306:	bd10      	pop	{r4, pc}
 800e308:	4610      	mov	r0, r2
 800e30a:	bd10      	pop	{r4, pc}

0800e30c <__ascii_wctomb>:
 800e30c:	b149      	cbz	r1, 800e322 <__ascii_wctomb+0x16>
 800e30e:	2aff      	cmp	r2, #255	; 0xff
 800e310:	bf8b      	itete	hi
 800e312:	238a      	movhi	r3, #138	; 0x8a
 800e314:	700a      	strbls	r2, [r1, #0]
 800e316:	6003      	strhi	r3, [r0, #0]
 800e318:	2001      	movls	r0, #1
 800e31a:	bf88      	it	hi
 800e31c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e320:	4770      	bx	lr
 800e322:	4608      	mov	r0, r1
 800e324:	4770      	bx	lr

0800e326 <memchr>:
 800e326:	b510      	push	{r4, lr}
 800e328:	b2c9      	uxtb	r1, r1
 800e32a:	4402      	add	r2, r0
 800e32c:	4290      	cmp	r0, r2
 800e32e:	4603      	mov	r3, r0
 800e330:	d101      	bne.n	800e336 <memchr+0x10>
 800e332:	2000      	movs	r0, #0
 800e334:	bd10      	pop	{r4, pc}
 800e336:	781c      	ldrb	r4, [r3, #0]
 800e338:	3001      	adds	r0, #1
 800e33a:	428c      	cmp	r4, r1
 800e33c:	d1f6      	bne.n	800e32c <memchr+0x6>
 800e33e:	4618      	mov	r0, r3
 800e340:	bd10      	pop	{r4, pc}

0800e342 <memmove>:
 800e342:	4288      	cmp	r0, r1
 800e344:	b510      	push	{r4, lr}
 800e346:	eb01 0302 	add.w	r3, r1, r2
 800e34a:	d803      	bhi.n	800e354 <memmove+0x12>
 800e34c:	1e42      	subs	r2, r0, #1
 800e34e:	4299      	cmp	r1, r3
 800e350:	d10c      	bne.n	800e36c <memmove+0x2a>
 800e352:	bd10      	pop	{r4, pc}
 800e354:	4298      	cmp	r0, r3
 800e356:	d2f9      	bcs.n	800e34c <memmove+0xa>
 800e358:	1881      	adds	r1, r0, r2
 800e35a:	1ad2      	subs	r2, r2, r3
 800e35c:	42d3      	cmn	r3, r2
 800e35e:	d100      	bne.n	800e362 <memmove+0x20>
 800e360:	bd10      	pop	{r4, pc}
 800e362:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e366:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e36a:	e7f7      	b.n	800e35c <memmove+0x1a>
 800e36c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e370:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e374:	e7eb      	b.n	800e34e <memmove+0xc>

0800e376 <__malloc_lock>:
 800e376:	4770      	bx	lr

0800e378 <__malloc_unlock>:
 800e378:	4770      	bx	lr

0800e37a <_realloc_r>:
 800e37a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e37c:	4607      	mov	r7, r0
 800e37e:	4614      	mov	r4, r2
 800e380:	460e      	mov	r6, r1
 800e382:	b921      	cbnz	r1, 800e38e <_realloc_r+0x14>
 800e384:	4611      	mov	r1, r2
 800e386:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e38a:	f7ff bc57 	b.w	800dc3c <_malloc_r>
 800e38e:	b922      	cbnz	r2, 800e39a <_realloc_r+0x20>
 800e390:	f7ff fc08 	bl	800dba4 <_free_r>
 800e394:	4625      	mov	r5, r4
 800e396:	4628      	mov	r0, r5
 800e398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e39a:	f000 f814 	bl	800e3c6 <_malloc_usable_size_r>
 800e39e:	4284      	cmp	r4, r0
 800e3a0:	d90f      	bls.n	800e3c2 <_realloc_r+0x48>
 800e3a2:	4621      	mov	r1, r4
 800e3a4:	4638      	mov	r0, r7
 800e3a6:	f7ff fc49 	bl	800dc3c <_malloc_r>
 800e3aa:	4605      	mov	r5, r0
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	d0f2      	beq.n	800e396 <_realloc_r+0x1c>
 800e3b0:	4631      	mov	r1, r6
 800e3b2:	4622      	mov	r2, r4
 800e3b4:	f7fd fddc 	bl	800bf70 <memcpy>
 800e3b8:	4631      	mov	r1, r6
 800e3ba:	4638      	mov	r0, r7
 800e3bc:	f7ff fbf2 	bl	800dba4 <_free_r>
 800e3c0:	e7e9      	b.n	800e396 <_realloc_r+0x1c>
 800e3c2:	4635      	mov	r5, r6
 800e3c4:	e7e7      	b.n	800e396 <_realloc_r+0x1c>

0800e3c6 <_malloc_usable_size_r>:
 800e3c6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800e3ca:	2800      	cmp	r0, #0
 800e3cc:	f1a0 0004 	sub.w	r0, r0, #4
 800e3d0:	bfbc      	itt	lt
 800e3d2:	580b      	ldrlt	r3, [r1, r0]
 800e3d4:	18c0      	addlt	r0, r0, r3
 800e3d6:	4770      	bx	lr

0800e3d8 <fmod>:
 800e3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3dc:	b08b      	sub	sp, #44	; 0x2c
 800e3de:	461f      	mov	r7, r3
 800e3e0:	4604      	mov	r4, r0
 800e3e2:	460d      	mov	r5, r1
 800e3e4:	4616      	mov	r6, r2
 800e3e6:	f000 f853 	bl	800e490 <__ieee754_fmod>
 800e3ea:	4b27      	ldr	r3, [pc, #156]	; (800e488 <fmod+0xb0>)
 800e3ec:	4680      	mov	r8, r0
 800e3ee:	f993 a000 	ldrsb.w	sl, [r3]
 800e3f2:	4689      	mov	r9, r1
 800e3f4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e3f8:	d030      	beq.n	800e45c <fmod+0x84>
 800e3fa:	4632      	mov	r2, r6
 800e3fc:	463b      	mov	r3, r7
 800e3fe:	4630      	mov	r0, r6
 800e400:	4639      	mov	r1, r7
 800e402:	f7f2 fb09 	bl	8000a18 <__aeabi_dcmpun>
 800e406:	bb48      	cbnz	r0, 800e45c <fmod+0x84>
 800e408:	4622      	mov	r2, r4
 800e40a:	462b      	mov	r3, r5
 800e40c:	4620      	mov	r0, r4
 800e40e:	4629      	mov	r1, r5
 800e410:	f7f2 fb02 	bl	8000a18 <__aeabi_dcmpun>
 800e414:	4683      	mov	fp, r0
 800e416:	bb08      	cbnz	r0, 800e45c <fmod+0x84>
 800e418:	2200      	movs	r2, #0
 800e41a:	2300      	movs	r3, #0
 800e41c:	4630      	mov	r0, r6
 800e41e:	4639      	mov	r1, r7
 800e420:	f7f2 fac8 	bl	80009b4 <__aeabi_dcmpeq>
 800e424:	b1d0      	cbz	r0, 800e45c <fmod+0x84>
 800e426:	2301      	movs	r3, #1
 800e428:	9300      	str	r3, [sp, #0]
 800e42a:	4b18      	ldr	r3, [pc, #96]	; (800e48c <fmod+0xb4>)
 800e42c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800e430:	9301      	str	r3, [sp, #4]
 800e432:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e436:	f8cd b020 	str.w	fp, [sp, #32]
 800e43a:	f1ba 0f00 	cmp.w	sl, #0
 800e43e:	d112      	bne.n	800e466 <fmod+0x8e>
 800e440:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e444:	4668      	mov	r0, sp
 800e446:	f000 f929 	bl	800e69c <matherr>
 800e44a:	b1b8      	cbz	r0, 800e47c <fmod+0xa4>
 800e44c:	9b08      	ldr	r3, [sp, #32]
 800e44e:	b11b      	cbz	r3, 800e458 <fmod+0x80>
 800e450:	f7fd fd64 	bl	800bf1c <__errno>
 800e454:	9b08      	ldr	r3, [sp, #32]
 800e456:	6003      	str	r3, [r0, #0]
 800e458:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800e45c:	4640      	mov	r0, r8
 800e45e:	4649      	mov	r1, r9
 800e460:	b00b      	add	sp, #44	; 0x2c
 800e462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e466:	2200      	movs	r2, #0
 800e468:	2300      	movs	r3, #0
 800e46a:	4610      	mov	r0, r2
 800e46c:	4619      	mov	r1, r3
 800e46e:	f7f2 f963 	bl	8000738 <__aeabi_ddiv>
 800e472:	f1ba 0f02 	cmp.w	sl, #2
 800e476:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e47a:	d1e3      	bne.n	800e444 <fmod+0x6c>
 800e47c:	f7fd fd4e 	bl	800bf1c <__errno>
 800e480:	2321      	movs	r3, #33	; 0x21
 800e482:	6003      	str	r3, [r0, #0]
 800e484:	e7e2      	b.n	800e44c <fmod+0x74>
 800e486:	bf00      	nop
 800e488:	20000350 	.word	0x20000350
 800e48c:	0800ec50 	.word	0x0800ec50

0800e490 <__ieee754_fmod>:
 800e490:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e494:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800e498:	ea52 0507 	orrs.w	r5, r2, r7
 800e49c:	4681      	mov	r9, r0
 800e49e:	468a      	mov	sl, r1
 800e4a0:	4604      	mov	r4, r0
 800e4a2:	4694      	mov	ip, r2
 800e4a4:	461e      	mov	r6, r3
 800e4a6:	4696      	mov	lr, r2
 800e4a8:	d00c      	beq.n	800e4c4 <__ieee754_fmod+0x34>
 800e4aa:	4d75      	ldr	r5, [pc, #468]	; (800e680 <__ieee754_fmod+0x1f0>)
 800e4ac:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800e4b0:	45a8      	cmp	r8, r5
 800e4b2:	dc07      	bgt.n	800e4c4 <__ieee754_fmod+0x34>
 800e4b4:	4255      	negs	r5, r2
 800e4b6:	4315      	orrs	r5, r2
 800e4b8:	f8df b1dc 	ldr.w	fp, [pc, #476]	; 800e698 <__ieee754_fmod+0x208>
 800e4bc:	ea47 75d5 	orr.w	r5, r7, r5, lsr #31
 800e4c0:	455d      	cmp	r5, fp
 800e4c2:	d907      	bls.n	800e4d4 <__ieee754_fmod+0x44>
 800e4c4:	f7f2 f80e 	bl	80004e4 <__aeabi_dmul>
 800e4c8:	4602      	mov	r2, r0
 800e4ca:	460b      	mov	r3, r1
 800e4cc:	f7f2 f934 	bl	8000738 <__aeabi_ddiv>
 800e4d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4d4:	45b8      	cmp	r8, r7
 800e4d6:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e4da:	dc0a      	bgt.n	800e4f2 <__ieee754_fmod+0x62>
 800e4dc:	dbf8      	blt.n	800e4d0 <__ieee754_fmod+0x40>
 800e4de:	4290      	cmp	r0, r2
 800e4e0:	d3f6      	bcc.n	800e4d0 <__ieee754_fmod+0x40>
 800e4e2:	d106      	bne.n	800e4f2 <__ieee754_fmod+0x62>
 800e4e4:	4a67      	ldr	r2, [pc, #412]	; (800e684 <__ieee754_fmod+0x1f4>)
 800e4e6:	0fed      	lsrs	r5, r5, #31
 800e4e8:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800e4ec:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e4f0:	e7ee      	b.n	800e4d0 <__ieee754_fmod+0x40>
 800e4f2:	4b65      	ldr	r3, [pc, #404]	; (800e688 <__ieee754_fmod+0x1f8>)
 800e4f4:	4598      	cmp	r8, r3
 800e4f6:	dc47      	bgt.n	800e588 <__ieee754_fmod+0xf8>
 800e4f8:	f1b8 0f00 	cmp.w	r8, #0
 800e4fc:	d13b      	bne.n	800e576 <__ieee754_fmod+0xe6>
 800e4fe:	464a      	mov	r2, r9
 800e500:	4962      	ldr	r1, [pc, #392]	; (800e68c <__ieee754_fmod+0x1fc>)
 800e502:	2a00      	cmp	r2, #0
 800e504:	dc34      	bgt.n	800e570 <__ieee754_fmod+0xe0>
 800e506:	429f      	cmp	r7, r3
 800e508:	dc4e      	bgt.n	800e5a8 <__ieee754_fmod+0x118>
 800e50a:	2f00      	cmp	r7, #0
 800e50c:	d144      	bne.n	800e598 <__ieee754_fmod+0x108>
 800e50e:	4663      	mov	r3, ip
 800e510:	4a5e      	ldr	r2, [pc, #376]	; (800e68c <__ieee754_fmod+0x1fc>)
 800e512:	2b00      	cmp	r3, #0
 800e514:	dc3d      	bgt.n	800e592 <__ieee754_fmod+0x102>
 800e516:	485e      	ldr	r0, [pc, #376]	; (800e690 <__ieee754_fmod+0x200>)
 800e518:	4281      	cmp	r1, r0
 800e51a:	db49      	blt.n	800e5b0 <__ieee754_fmod+0x120>
 800e51c:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800e520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e524:	485a      	ldr	r0, [pc, #360]	; (800e690 <__ieee754_fmod+0x200>)
 800e526:	4282      	cmp	r2, r0
 800e528:	db56      	blt.n	800e5d8 <__ieee754_fmod+0x148>
 800e52a:	f3c6 0013 	ubfx	r0, r6, #0, #20
 800e52e:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800e532:	1a89      	subs	r1, r1, r2
 800e534:	1a1e      	subs	r6, r3, r0
 800e536:	2900      	cmp	r1, #0
 800e538:	d164      	bne.n	800e604 <__ieee754_fmod+0x174>
 800e53a:	4574      	cmp	r4, lr
 800e53c:	bf38      	it	cc
 800e53e:	f106 36ff 	addcc.w	r6, r6, #4294967295
 800e542:	2e00      	cmp	r6, #0
 800e544:	bfa4      	itt	ge
 800e546:	4633      	movge	r3, r6
 800e548:	eba4 040e 	subge.w	r4, r4, lr
 800e54c:	ea53 0104 	orrs.w	r1, r3, r4
 800e550:	d0c8      	beq.n	800e4e4 <__ieee754_fmod+0x54>
 800e552:	494d      	ldr	r1, [pc, #308]	; (800e688 <__ieee754_fmod+0x1f8>)
 800e554:	428b      	cmp	r3, r1
 800e556:	dd6b      	ble.n	800e630 <__ieee754_fmod+0x1a0>
 800e558:	494d      	ldr	r1, [pc, #308]	; (800e690 <__ieee754_fmod+0x200>)
 800e55a:	428a      	cmp	r2, r1
 800e55c:	db6e      	blt.n	800e63c <__ieee754_fmod+0x1ac>
 800e55e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e562:	431d      	orrs	r5, r3
 800e564:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800e568:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 800e56c:	4620      	mov	r0, r4
 800e56e:	e7af      	b.n	800e4d0 <__ieee754_fmod+0x40>
 800e570:	3901      	subs	r1, #1
 800e572:	0052      	lsls	r2, r2, #1
 800e574:	e7c5      	b.n	800e502 <__ieee754_fmod+0x72>
 800e576:	4946      	ldr	r1, [pc, #280]	; (800e690 <__ieee754_fmod+0x200>)
 800e578:	ea4f 22c8 	mov.w	r2, r8, lsl #11
 800e57c:	0052      	lsls	r2, r2, #1
 800e57e:	2a00      	cmp	r2, #0
 800e580:	f101 31ff 	add.w	r1, r1, #4294967295
 800e584:	dcfa      	bgt.n	800e57c <__ieee754_fmod+0xec>
 800e586:	e7be      	b.n	800e506 <__ieee754_fmod+0x76>
 800e588:	ea4f 5128 	mov.w	r1, r8, asr #20
 800e58c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e590:	e7b9      	b.n	800e506 <__ieee754_fmod+0x76>
 800e592:	3a01      	subs	r2, #1
 800e594:	005b      	lsls	r3, r3, #1
 800e596:	e7bc      	b.n	800e512 <__ieee754_fmod+0x82>
 800e598:	4a3d      	ldr	r2, [pc, #244]	; (800e690 <__ieee754_fmod+0x200>)
 800e59a:	02fb      	lsls	r3, r7, #11
 800e59c:	005b      	lsls	r3, r3, #1
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	f102 32ff 	add.w	r2, r2, #4294967295
 800e5a4:	dcfa      	bgt.n	800e59c <__ieee754_fmod+0x10c>
 800e5a6:	e7b6      	b.n	800e516 <__ieee754_fmod+0x86>
 800e5a8:	153a      	asrs	r2, r7, #20
 800e5aa:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e5ae:	e7b2      	b.n	800e516 <__ieee754_fmod+0x86>
 800e5b0:	1a44      	subs	r4, r0, r1
 800e5b2:	2c1f      	cmp	r4, #31
 800e5b4:	dc0a      	bgt.n	800e5cc <__ieee754_fmod+0x13c>
 800e5b6:	f1c4 0320 	rsb	r3, r4, #32
 800e5ba:	fa08 f804 	lsl.w	r8, r8, r4
 800e5be:	fa29 f303 	lsr.w	r3, r9, r3
 800e5c2:	ea43 0308 	orr.w	r3, r3, r8
 800e5c6:	fa09 f404 	lsl.w	r4, r9, r4
 800e5ca:	e7ab      	b.n	800e524 <__ieee754_fmod+0x94>
 800e5cc:	4b31      	ldr	r3, [pc, #196]	; (800e694 <__ieee754_fmod+0x204>)
 800e5ce:	2400      	movs	r4, #0
 800e5d0:	1a5b      	subs	r3, r3, r1
 800e5d2:	fa09 f303 	lsl.w	r3, r9, r3
 800e5d6:	e7a5      	b.n	800e524 <__ieee754_fmod+0x94>
 800e5d8:	eba0 0e02 	sub.w	lr, r0, r2
 800e5dc:	f1be 0f1f 	cmp.w	lr, #31
 800e5e0:	dc09      	bgt.n	800e5f6 <__ieee754_fmod+0x166>
 800e5e2:	f1ce 0020 	rsb	r0, lr, #32
 800e5e6:	fa07 f70e 	lsl.w	r7, r7, lr
 800e5ea:	fa2c f000 	lsr.w	r0, ip, r0
 800e5ee:	4338      	orrs	r0, r7
 800e5f0:	fa0c fe0e 	lsl.w	lr, ip, lr
 800e5f4:	e79d      	b.n	800e532 <__ieee754_fmod+0xa2>
 800e5f6:	4827      	ldr	r0, [pc, #156]	; (800e694 <__ieee754_fmod+0x204>)
 800e5f8:	f04f 0e00 	mov.w	lr, #0
 800e5fc:	1a80      	subs	r0, r0, r2
 800e5fe:	fa0c f000 	lsl.w	r0, ip, r0
 800e602:	e796      	b.n	800e532 <__ieee754_fmod+0xa2>
 800e604:	4574      	cmp	r4, lr
 800e606:	bf38      	it	cc
 800e608:	f106 36ff 	addcc.w	r6, r6, #4294967295
 800e60c:	2e00      	cmp	r6, #0
 800e60e:	da05      	bge.n	800e61c <__ieee754_fmod+0x18c>
 800e610:	0fe6      	lsrs	r6, r4, #31
 800e612:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800e616:	0064      	lsls	r4, r4, #1
 800e618:	3901      	subs	r1, #1
 800e61a:	e78b      	b.n	800e534 <__ieee754_fmod+0xa4>
 800e61c:	eba4 040e 	sub.w	r4, r4, lr
 800e620:	ea56 0304 	orrs.w	r3, r6, r4
 800e624:	f43f af5e 	beq.w	800e4e4 <__ieee754_fmod+0x54>
 800e628:	0fe3      	lsrs	r3, r4, #31
 800e62a:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 800e62e:	e7f2      	b.n	800e616 <__ieee754_fmod+0x186>
 800e630:	0fe0      	lsrs	r0, r4, #31
 800e632:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800e636:	0064      	lsls	r4, r4, #1
 800e638:	3a01      	subs	r2, #1
 800e63a:	e78b      	b.n	800e554 <__ieee754_fmod+0xc4>
 800e63c:	1a89      	subs	r1, r1, r2
 800e63e:	2914      	cmp	r1, #20
 800e640:	dc0a      	bgt.n	800e658 <__ieee754_fmod+0x1c8>
 800e642:	f1c1 0220 	rsb	r2, r1, #32
 800e646:	fa03 f202 	lsl.w	r2, r3, r2
 800e64a:	40cc      	lsrs	r4, r1
 800e64c:	4322      	orrs	r2, r4
 800e64e:	410b      	asrs	r3, r1
 800e650:	ea43 0105 	orr.w	r1, r3, r5
 800e654:	4610      	mov	r0, r2
 800e656:	e73b      	b.n	800e4d0 <__ieee754_fmod+0x40>
 800e658:	291f      	cmp	r1, #31
 800e65a:	dc07      	bgt.n	800e66c <__ieee754_fmod+0x1dc>
 800e65c:	fa24 f201 	lsr.w	r2, r4, r1
 800e660:	f1c1 0120 	rsb	r1, r1, #32
 800e664:	408b      	lsls	r3, r1
 800e666:	431a      	orrs	r2, r3
 800e668:	462b      	mov	r3, r5
 800e66a:	e7f1      	b.n	800e650 <__ieee754_fmod+0x1c0>
 800e66c:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800e670:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e674:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800e678:	32e2      	adds	r2, #226	; 0xe2
 800e67a:	fa43 f202 	asr.w	r2, r3, r2
 800e67e:	e7f3      	b.n	800e668 <__ieee754_fmod+0x1d8>
 800e680:	7fefffff 	.word	0x7fefffff
 800e684:	0800ec58 	.word	0x0800ec58
 800e688:	000fffff 	.word	0x000fffff
 800e68c:	fffffbed 	.word	0xfffffbed
 800e690:	fffffc02 	.word	0xfffffc02
 800e694:	fffffbe2 	.word	0xfffffbe2
 800e698:	7ff00000 	.word	0x7ff00000

0800e69c <matherr>:
 800e69c:	2000      	movs	r0, #0
 800e69e:	4770      	bx	lr

0800e6a0 <_init>:
 800e6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6a2:	bf00      	nop
 800e6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6a6:	bc08      	pop	{r3}
 800e6a8:	469e      	mov	lr, r3
 800e6aa:	4770      	bx	lr

0800e6ac <_fini>:
 800e6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ae:	bf00      	nop
 800e6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6b2:	bc08      	pop	{r3}
 800e6b4:	469e      	mov	lr, r3
 800e6b6:	4770      	bx	lr
