// Seed: 1731300168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout uwire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = -1'h0;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6,
    inout wor id_7,
    output uwire id_8,
    input tri1 id_9
);
  bit id_11 = id_3;
  reg id_12 = 1;
  always @(id_12);
  always
    case (- -1 + id_4)
      id_7: begin : LABEL_0
        id_11 <= id_4;
        wait ({id_12, id_11, -1} == -1) begin : LABEL_1
          id_1 <= id_9;
        end
      end
      id_5: id_12 <= id_12;
    endcase
  wire id_13 = id_2;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
